[
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.736571",
        "publicationYear": "1998",
        "publicationDate": "Dec. 1998",
        "articleNumber": "736571",
        "articleTitle": "Retiming DAGs [direct acyclic graph]",
        "volume": "17",
        "issue": "12",
        "startPage": "1319",
        "endPage": "1325",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37352179700,
                "preferredName": "P.Y. Calland",
                "firstName": "P.Y.",
                "lastName": "Calland"
            },
            {
                "id": 37373680700,
                "preferredName": "A. Mignotte",
                "firstName": "A.",
                "lastName": "Mignotte"
            },
            {
                "id": 37283383000,
                "preferredName": "O. Peyran",
                "firstName": "O.",
                "lastName": "Peyran"
            },
            {
                "id": 37283850600,
                "preferredName": "Y. Robert",
                "firstName": "Y.",
                "lastName": "Robert"
            },
            {
                "id": 37321080700,
                "preferredName": "F. Vivien",
                "firstName": "F.",
                "lastName": "Vivien"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.736188",
        "publicationYear": "1998",
        "publicationDate": "Nov. 1998",
        "articleNumber": "736188",
        "articleTitle": "New discretization scheme for two-dimensional semiconductor device simulation on triangular grid",
        "volume": "17",
        "issue": "11",
        "startPage": "1160",
        "endPage": "1165",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37267868500,
                "preferredName": "M.B. Patil",
                "firstName": "M.B.",
                "lastName": "Patil"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.703938",
        "publicationYear": "1998",
        "publicationDate": "May 1998",
        "articleNumber": "703938",
        "articleTitle": "Rebel: a clustering algorithm for look-up table FPGA's",
        "volume": "17",
        "issue": "5",
        "startPage": "444",
        "endPage": "451",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37387520200,
                "preferredName": "J. Beetem",
                "firstName": "J.",
                "lastName": "Beetem"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.712097",
        "publicationYear": "1998",
        "publicationDate": "Aug. 1998",
        "articleNumber": "712097",
        "articleTitle": "PRIMA: passive reduced-order interconnect macromodeling algorithm",
        "volume": "17",
        "issue": "8",
        "startPage": "645",
        "endPage": "654",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37373083900,
                "preferredName": "A. Odabasioglu",
                "firstName": "A.",
                "lastName": "Odabasioglu"
            },
            {
                "id": 37302319000,
                "preferredName": "M. Celik",
                "firstName": "M.",
                "lastName": "Celik"
            },
            {
                "id": 37273687500,
                "preferredName": "L.T. Pileggi",
                "firstName": "L.T.",
                "lastName": "Pileggi"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.736561",
        "publicationYear": "1998",
        "publicationDate": "Dec. 1998",
        "articleNumber": "736561",
        "articleTitle": "A framework for comparing models of computation",
        "volume": "17",
        "issue": "12",
        "startPage": "1217",
        "endPage": "1229",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37277525600,
                "preferredName": "E.A. Lee",
                "firstName": "E.A.",
                "lastName": "Lee"
            },
            {
                "id": 38271978500,
                "preferredName": "A. Sangiovanni-Vincentelli",
                "firstName": "A.",
                "lastName": "Sangiovanni-Vincentelli"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.736572",
        "publicationYear": "1998",
        "publicationDate": "Dec. 1998",
        "articleNumber": "736572",
        "articleTitle": "Techniques for minimizing power dissipation in scan and combinational circuits during test application",
        "volume": "17",
        "issue": "12",
        "startPage": "1325",
        "endPage": "1333",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37346863200,
                "preferredName": "V. Dabholkar",
                "firstName": "V.",
                "lastName": "Dabholkar"
            },
            {
                "id": 37328660700,
                "preferredName": "S. Chakravarty",
                "firstName": "S.",
                "lastName": "Chakravarty"
            },
            {
                "id": 37276072700,
                "preferredName": "I. Pomeranz",
                "firstName": "I.",
                "lastName": "Pomeranz"
            },
            {
                "id": 37276068300,
                "preferredName": "S. Reddy",
                "firstName": "S.",
                "lastName": "Reddy"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.728912",
        "publicationYear": "1998",
        "publicationDate": "Oct. 1998",
        "articleNumber": "728912",
        "articleTitle": "Faster maximum and minimum mean cycle algorithms for system-performance analysis",
        "volume": "17",
        "issue": "10",
        "startPage": "889",
        "endPage": "899",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37298460300,
                "preferredName": "A. Dasdan",
                "firstName": "A.",
                "lastName": "Dasdan"
            },
            {
                "id": 37272679300,
                "preferredName": "R.K. Gupta",
                "firstName": "R.K.",
                "lastName": "Gupta"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.712099",
        "publicationYear": "1998",
        "publicationDate": "Aug. 1998",
        "articleNumber": "712099",
        "articleTitle": "ILLIADS-T: an electrothermal timing simulator for temperature-sensitive reliability diagnosis of CMOS VLSI chips",
        "volume": "17",
        "issue": "8",
        "startPage": "668",
        "endPage": "681",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087285128,
                "preferredName": "Yi-Kan Cheng",
                "firstName": null,
                "lastName": "Yi-Kan Cheng"
            },
            {
                "id": 37282979400,
                "preferredName": "P. Raha",
                "firstName": "P.",
                "lastName": "Raha"
            },
            {
                "id": 37087164324,
                "preferredName": "Chin-Chi Teng",
                "firstName": null,
                "lastName": "Chin-Chi Teng"
            },
            {
                "id": 37274772700,
                "preferredName": "E. Rosenbaum",
                "firstName": "E.",
                "lastName": "Rosenbaum"
            },
            {
                "id": 37087165235,
                "preferredName": "Sung-Mo Kang",
                "firstName": null,
                "lastName": "Sung-Mo Kang"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.728924",
        "publicationYear": "1998",
        "publicationDate": "Oct. 1998",
        "articleNumber": "728924",
        "articleTitle": "Guarded evaluation: pushing power management to logic synthesis/design",
        "volume": "17",
        "issue": "10",
        "startPage": "1051",
        "endPage": "1060",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37357531000,
                "preferredName": "V. Tiwari",
                "firstName": "V.",
                "lastName": "Tiwari"
            },
            {
                "id": 37267339800,
                "preferredName": "S. Malik",
                "firstName": "S.",
                "lastName": "Malik"
            },
            {
                "id": 37327231400,
                "preferredName": "P. Ashar",
                "firstName": "P.",
                "lastName": "Ashar"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.673630",
        "publicationYear": "1998",
        "publicationDate": "Jan. 1998",
        "articleNumber": "673630",
        "articleTitle": "Efficient algorithms for the minimum shortest path Steiner arborescence problem with applications to VLSI physical design",
        "volume": "17",
        "issue": "1",
        "startPage": "24",
        "endPage": "39",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37276009100,
                "preferredName": "J. Cong",
                "firstName": "J.",
                "lastName": "Cong"
            },
            {
                "id": 37273666400,
                "preferredName": "A.B. Kahng",
                "firstName": "A.B.",
                "lastName": "Kahng"
            },
            {
                "id": 37087145322,
                "preferredName": "Kwok-Shing Leung",
                "firstName": null,
                "lastName": "Kwok-Shing Leung"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.736189",
        "publicationYear": "1998",
        "publicationDate": "Nov. 1998",
        "articleNumber": "736189",
        "articleTitle": "A matrix synthesis approach to thermal placement",
        "volume": "17",
        "issue": "11",
        "startPage": "1166",
        "endPage": "1174",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37277309700,
                "preferredName": "C.C.N. Chu",
                "firstName": "C.C.N.",
                "lastName": "Chu"
            },
            {
                "id": 37279776500,
                "preferredName": "D.F. Wong",
                "firstName": "D.F.",
                "lastName": "Wong"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.728918",
        "publicationYear": "1998",
        "publicationDate": "Oct. 1998",
        "articleNumber": "728918",
        "articleTitle": "Circuit optimization using carry-save-adder cells",
        "volume": "17",
        "issue": "10",
        "startPage": "974",
        "endPage": "984",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087170856,
                "preferredName": "Taewhan Kim",
                "firstName": null,
                "lastName": "Taewhan Kim"
            },
            {
                "id": 37372704000,
                "preferredName": "W. Jao",
                "firstName": "W.",
                "lastName": "Jao"
            },
            {
                "id": 37348469800,
                "preferredName": "S. Tjiang",
                "firstName": "S.",
                "lastName": "Tjiang"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.736569",
        "publicationYear": "1998",
        "publicationDate": "Dec. 1998",
        "articleNumber": "736569",
        "articleTitle": "JiffyTune: circuit optimization using time-domain sensitivities",
        "volume": "17",
        "issue": "12",
        "startPage": "1292",
        "endPage": "1309",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37299297200,
                "preferredName": "A.R. Conn",
                "firstName": "A.R.",
                "lastName": "Conn"
            },
            {
                "id": 37373805800,
                "preferredName": "P.K. Coulman",
                "firstName": "P.K.",
                "lastName": "Coulman"
            },
            {
                "id": 37270517000,
                "preferredName": "R.A. Haring",
                "firstName": "R.A.",
                "lastName": "Haring"
            },
            {
                "id": 37373807000,
                "preferredName": "G.L. Morrill",
                "firstName": "G.L.",
                "lastName": "Morrill"
            },
            {
                "id": 37265037200,
                "preferredName": "C. Visweswariah",
                "firstName": "C.",
                "lastName": "Visweswariah"
            },
            {
                "id": 37087196124,
                "preferredName": "Chai Wah Wu",
                "firstName": null,
                "lastName": "Chai Wah Wu"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.703941",
        "publicationYear": "1998",
        "publicationDate": "May 1998",
        "articleNumber": "703941",
        "articleTitle": "Zero-aliasing space compaction using linear compactors with bounded overhead",
        "volume": "17",
        "issue": "5",
        "startPage": "452",
        "endPage": "457",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37273459000,
                "preferredName": "K. Chakrabarty",
                "firstName": "K.",
                "lastName": "Chakrabarty"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.703830",
        "publicationYear": "1998",
        "publicationDate": "June 1998",
        "articleNumber": "703830",
        "articleTitle": "Optimal clock period clustering for sequential circuits with retiming",
        "volume": "17",
        "issue": "6",
        "startPage": "489",
        "endPage": "498",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37284001000,
                "preferredName": "P. Pan",
                "firstName": "P.",
                "lastName": "Pan"
            },
            {
                "id": 37369124400,
                "preferredName": "A.K. Karandikar",
                "firstName": "A.K.",
                "lastName": "Karandikar"
            },
            {
                "id": 37280619500,
                "preferredName": "C.L. Liu",
                "firstName": "C.L.",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.712101",
        "publicationYear": "1998",
        "publicationDate": "Aug. 1998",
        "articleNumber": "712101",
        "articleTitle": "Efficient BIST TPG design and test set compaction via input reduction",
        "volume": "17",
        "issue": "8",
        "startPage": "692",
        "endPage": "705",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087191287,
                "preferredName": "Chih-Ang Chen",
                "firstName": null,
                "lastName": "Chih-Ang Chen"
            },
            {
                "id": 37279066900,
                "preferredName": "S.K. Gupta",
                "firstName": "S.K.",
                "lastName": "Gupta"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.736183",
        "publicationYear": "1998",
        "publicationDate": "Nov. 1998",
        "articleNumber": "736183",
        "articleTitle": "A novel macromodel for power estimation in CMOS structures",
        "volume": "17",
        "issue": "11",
        "startPage": "1090",
        "endPage": "1098",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37347605400,
                "preferredName": "S. Turgis",
                "firstName": "S.",
                "lastName": "Turgis"
            },
            {
                "id": 37265804200,
                "preferredName": "D. Auvergne",
                "firstName": "D.",
                "lastName": "Auvergne"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.673628",
        "publicationYear": "1998",
        "publicationDate": "Jan. 1998",
        "articleNumber": "673628",
        "articleTitle": "Faster minimization of linear wirelength for global placement",
        "volume": "17",
        "issue": "1",
        "startPage": "3",
        "endPage": "13",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37275750300,
                "preferredName": "C.J. Alpert",
                "firstName": "C.J.",
                "lastName": "Alpert"
            },
            {
                "id": 37277015900,
                "preferredName": "T.F. Chan",
                "firstName": "T.F.",
                "lastName": "Chan"
            },
            {
                "id": 37273666400,
                "preferredName": "A.B. Kahng",
                "firstName": "A.B.",
                "lastName": "Kahng"
            },
            {
                "id": 37267052900,
                "preferredName": "I.L. Markov",
                "firstName": "I.L.",
                "lastName": "Markov"
            },
            {
                "id": 37621798200,
                "preferredName": "P. Mulet",
                "firstName": "P.",
                "lastName": "Mulet"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.728923",
        "publicationYear": "1998",
        "publicationDate": "Oct. 1998",
        "articleNumber": "728923",
        "articleTitle": "Design of built-in test generator circuits using width compression",
        "volume": "17",
        "issue": "10",
        "startPage": "1044",
        "endPage": "1051",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37273459000,
                "preferredName": "K. Chakrabarty",
                "firstName": "K.",
                "lastName": "Chakrabarty"
            },
            {
                "id": 37325925300,
                "preferredName": "B.T. Murray",
                "firstName": "B.T.",
                "lastName": "Murray"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.681261",
        "publicationYear": "1998",
        "publicationDate": "Feb. 1998",
        "articleNumber": "681261",
        "articleTitle": "Optimizing dominant time constant in RC circuits",
        "volume": "17",
        "issue": "2",
        "startPage": "110",
        "endPage": "125",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37295698600,
                "preferredName": "L. Vandenberghe",
                "firstName": "L.",
                "lastName": "Vandenberghe"
            },
            {
                "id": 37275279800,
                "preferredName": "S. Boyd",
                "firstName": "S.",
                "lastName": "Boyd"
            },
            {
                "id": 37274961200,
                "preferredName": "A. El Gamal",
                "firstName": "A.",
                "lastName": "El Gamal"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.703828",
        "publicationYear": "1998",
        "publicationDate": "June 1998",
        "articleNumber": "703828",
        "articleTitle": "Stratified random sampling for power estimation",
        "volume": "17",
        "issue": "6",
        "startPage": "465",
        "endPage": "471",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087174610,
                "preferredName": "Chih-Shun Ding",
                "firstName": null,
                "lastName": "Chih-Shun Ding"
            },
            {
                "id": 37087172590,
                "preferredName": "Qing Wu",
                "firstName": null,
                "lastName": "Qing Wu"
            },
            {
                "id": 37087171881,
                "preferredName": "Cheng-Ta Hsieh",
                "firstName": null,
                "lastName": "Cheng-Ta Hsieh"
            },
            {
                "id": 37278158100,
                "preferredName": "M. Pedram",
                "firstName": "M.",
                "lastName": "Pedram"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.703834",
        "publicationYear": "1998",
        "publicationDate": "June 1998",
        "articleNumber": "703834",
        "articleTitle": "Signature analysis for analog and mixed-signal circuit test response compaction",
        "volume": "17",
        "issue": "6",
        "startPage": "540",
        "endPage": "546",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37349239200,
                "preferredName": "N. Nagi",
                "firstName": "N.",
                "lastName": "Nagi"
            },
            {
                "id": 37273696200,
                "preferredName": "A. Chatterjee",
                "firstName": "A.",
                "lastName": "Chatterjee"
            },
            {
                "id": 37087533513,
                "preferredName": "Heebyung Yoon",
                "firstName": null,
                "lastName": "Heebyung Yoon"
            },
            {
                "id": 37276152300,
                "preferredName": "J.A. Abraham",
                "firstName": "J.A.",
                "lastName": "Abraham"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.736573",
        "publicationYear": "1998",
        "publicationDate": "Dec. 1998",
        "articleNumber": "736573",
        "articleTitle": "Efficient state classification of finite-state Markov chains",
        "volume": "17",
        "issue": "12",
        "startPage": "1334",
        "endPage": "1339",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087299155,
                "preferredName": "Aiguo Xie",
                "firstName": null,
                "lastName": "Aiguo Xie"
            },
            {
                "id": 37298735900,
                "preferredName": "P.A. Beerel",
                "firstName": "P.A.",
                "lastName": "Beerel"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.681263",
        "publicationYear": "1998",
        "publicationDate": "Feb. 1998",
        "articleNumber": "681263",
        "articleTitle": "Diagnosis of clustered faults and wafer testing",
        "volume": "17",
        "issue": "2",
        "startPage": "136",
        "endPage": "148",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087357261,
                "preferredName": "Kaiyuan Huang",
                "firstName": null,
                "lastName": "Kaiyuan Huang"
            },
            {
                "id": 37307557800,
                "preferredName": "V.K. Agarwal",
                "firstName": "V.K.",
                "lastName": "Agarwal"
            },
            {
                "id": 37281602900,
                "preferredName": "K. Thulasiraman",
                "firstName": "K.",
                "lastName": "Thulasiraman"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.736185",
        "publicationYear": "1998",
        "publicationDate": "Nov. 1998",
        "articleNumber": "736185",
        "articleTitle": "Structural methods for the synthesis of speed-independent circuits",
        "volume": "17",
        "issue": "11",
        "startPage": "1108",
        "endPage": "1129",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37267841000,
                "preferredName": "E. Pastor",
                "firstName": "E.",
                "lastName": "Pastor"
            },
            {
                "id": 37274480900,
                "preferredName": "J. Cortadella",
                "firstName": "J.",
                "lastName": "Cortadella"
            },
            {
                "id": 37274500300,
                "preferredName": "A. Kondratyev",
                "firstName": "A.",
                "lastName": "Kondratyev"
            },
            {
                "id": 37330663700,
                "preferredName": "O. Roig",
                "firstName": "O.",
                "lastName": "Roig"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.709399",
        "publicationYear": "1998",
        "publicationDate": "July 1998",
        "articleNumber": "709399",
        "articleTitle": "A note on computing a maximal planar subgraph using PQ-trees",
        "volume": "17",
        "issue": "7",
        "startPage": "609",
        "endPage": "612",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37373696100,
                "preferredName": "M. Junger",
                "firstName": "M.",
                "lastName": "Junger"
            },
            {
                "id": 37087969232,
                "preferredName": "S. Leipert",
                "firstName": "S.",
                "lastName": "Leipert"
            },
            {
                "id": 37373697000,
                "preferredName": "P. Mutzel",
                "firstName": "P.",
                "lastName": "Mutzel"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.681268",
        "publicationYear": "1998",
        "publicationDate": "Feb. 1998",
        "articleNumber": "681268",
        "articleTitle": "NEWS: a net-even-wiring system for the routing on a multilayer PGA package",
        "volume": "17",
        "issue": "2",
        "startPage": "182",
        "endPage": "189",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087166030,
                "preferredName": "Chia-Chun Tsai",
                "firstName": null,
                "lastName": "Chia-Chun Tsai"
            },
            {
                "id": 37087356666,
                "preferredName": "Chwan-Ming Wang",
                "firstName": null,
                "lastName": "Chwan-Ming Wang"
            },
            {
                "id": 37087164827,
                "preferredName": "Sao-Jie Chen",
                "firstName": null,
                "lastName": "Sao-Jie Chen"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.712096",
        "publicationYear": "1998",
        "publicationDate": "Aug. 1998",
        "articleNumber": "712096",
        "articleTitle": "A unified MOSFET channel charge model for device modeling in circuit simulation",
        "volume": "17",
        "issue": "8",
        "startPage": "641",
        "endPage": "644",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087152379,
                "preferredName": "Yuhua Cheng",
                "firstName": null,
                "lastName": "Yuhua Cheng"
            },
            {
                "id": 37087174405,
                "preferredName": "Kai Chen",
                "firstName": null,
                "lastName": "Kai Chen"
            },
            {
                "id": 37275157800,
                "preferredName": "K. Imai",
                "firstName": "K.",
                "lastName": "Imai"
            },
            {
                "id": 37087074328,
                "preferredName": "Chenming Hu",
                "firstName": null,
                "lastName": "Chenming Hu"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.700719",
        "publicationYear": "1998",
        "publicationDate": "March 1998",
        "articleNumber": "700719",
        "articleTitle": "Covering conditions and algorithms for the synthesis of speed-independent circuits",
        "volume": "17",
        "issue": "3",
        "startPage": "205",
        "endPage": "219",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37298735900,
                "preferredName": "P.A. Beerel",
                "firstName": "P.A.",
                "lastName": "Beerel"
            },
            {
                "id": 37290173800,
                "preferredName": "C.J. Myers",
                "firstName": "C.J.",
                "lastName": "Myers"
            },
            {
                "id": 37271326800,
                "preferredName": "T.H. Meng",
                "firstName": "T.H.",
                "lastName": "Meng"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.703827",
        "publicationYear": "1998",
        "publicationDate": "April 1998",
        "articleNumber": "703827",
        "articleTitle": "Comments on \"A small-signal MOSFET model for radio frequency IC applications\"",
        "volume": "17",
        "issue": "4",
        "startPage": "372",
        "endPage": "374",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087208764,
                "preferredName": "Suet Fong Tin",
                "firstName": null,
                "lastName": "Suet Fong Tin"
            },
            {
                "id": 37362080300,
                "preferredName": "A.A. Osman",
                "firstName": "A.A.",
                "lastName": "Osman"
            },
            {
                "id": 37276800400,
                "preferredName": "K. Mayaram",
                "firstName": "K.",
                "lastName": "Mayaram"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.700725",
        "publicationYear": "1998",
        "publicationDate": "March 1998",
        "articleNumber": "700725",
        "articleTitle": "Sequential logic optimization for low power using input-disabling precomputation architectures",
        "volume": "17",
        "issue": "3",
        "startPage": "279",
        "endPage": "284",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37270010900,
                "preferredName": "J. Monteiro",
                "firstName": "J.",
                "lastName": "Monteiro"
            },
            {
                "id": 37283553100,
                "preferredName": "S. Devadas",
                "firstName": "S.",
                "lastName": "Devadas"
            },
            {
                "id": 37350250700,
                "preferredName": "A. Ghosh",
                "firstName": "A.",
                "lastName": "Ghosh"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.673631",
        "publicationYear": "1998",
        "publicationDate": "Jan. 1998",
        "articleNumber": "673631",
        "articleTitle": "EWA: efficient wiring-sizing algorithm for signal nets and clock nets",
        "volume": "17",
        "issue": "1",
        "startPage": "40",
        "endPage": "49",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37365020500,
                "preferredName": "R. Kay",
                "firstName": "R.",
                "lastName": "Kay"
            },
            {
                "id": 37273687500,
                "preferredName": "L.T. Pileggi",
                "firstName": "L.T.",
                "lastName": "Pileggi"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.720316",
        "publicationYear": "1998",
        "publicationDate": "Sept. 1998",
        "articleNumber": "720316",
        "articleTitle": "Four-bend top-down global routing",
        "volume": "17",
        "issue": "9",
        "startPage": "793",
        "endPage": "802",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087280790,
                "preferredName": "J.D. Cho",
                "firstName": "J.D.",
                "lastName": "Cho"
            },
            {
                "id": 37278987300,
                "preferredName": "M. Sarrafzadeh",
                "firstName": "M.",
                "lastName": "Sarrafzadeh"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.709401",
        "publicationYear": "1998",
        "publicationDate": "July 1998",
        "articleNumber": "709401",
        "articleTitle": "Direct mapping of RTL structures onto LUT-based FPGA's",
        "volume": "17",
        "issue": "7",
        "startPage": "624",
        "endPage": "631",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37373488700,
                "preferredName": "A.R. Naseer",
                "firstName": "A.R.",
                "lastName": "Naseer"
            },
            {
                "id": 37276191600,
                "preferredName": "M. Balakrishnan",
                "firstName": "M.",
                "lastName": "Balakrishnan"
            },
            {
                "id": 37279682300,
                "preferredName": "A. Kumar",
                "firstName": "A.",
                "lastName": "Kumar"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.720323",
        "publicationYear": "1998",
        "publicationDate": "Sept. 1998",
        "articleNumber": "720323",
        "articleTitle": "Locating bridging faults using dynamically computed stuck-at fault dictionaries",
        "volume": "17",
        "issue": "9",
        "startPage": "876",
        "endPage": "887",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087391166,
                "preferredName": "Yuming Gong",
                "firstName": null,
                "lastName": "Yuming Gong"
            },
            {
                "id": 37328660700,
                "preferredName": "S. Chakravarty",
                "firstName": "S.",
                "lastName": "Chakravarty"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.736562",
        "publicationYear": "1998",
        "publicationDate": "Dec. 1998",
        "articleNumber": "736562",
        "articleTitle": "Comparison of statistical enhancement methods for Monte Carlo semiconductor simulation",
        "volume": "17",
        "issue": "12",
        "startPage": "1230",
        "endPage": "1235",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37373786300,
                "preferredName": "C.J. Wordelman",
                "firstName": "C.J.",
                "lastName": "Wordelman"
            },
            {
                "id": 37275348000,
                "preferredName": "T.J.T. Kwan",
                "firstName": "T.J.T.",
                "lastName": "Kwan"
            },
            {
                "id": 37370263000,
                "preferredName": "C.M. Snell",
                "firstName": "C.M.",
                "lastName": "Snell"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.736565",
        "publicationYear": "1998",
        "publicationDate": "Dec. 1998",
        "articleNumber": "736565",
        "articleTitle": "Multiobjective optimization of VLSI interconnect parameters",
        "volume": "17",
        "issue": "12",
        "startPage": "1252",
        "endPage": "1261",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37332141100,
                "preferredName": "M.B. Anand",
                "firstName": "M.B.",
                "lastName": "Anand"
            },
            {
                "id": 37275354600,
                "preferredName": "H. Shibata",
                "firstName": "H.",
                "lastName": "Shibata"
            },
            {
                "id": 37265000100,
                "preferredName": "M. Kakumu",
                "firstName": "M.",
                "lastName": "Kakumu"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.720322",
        "publicationYear": "1998",
        "publicationDate": "Sept. 1998",
        "articleNumber": "720322",
        "articleTitle": "A parallel-vector concurrent-fault simulator and generation of single-input-change tests for path-delay faults",
        "volume": "17",
        "issue": "9",
        "startPage": "873",
        "endPage": "876",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37353836900,
                "preferredName": "M.A. Gharaybeh",
                "firstName": "M.A.",
                "lastName": "Gharaybeh"
            },
            {
                "id": 37330540600,
                "preferredName": "M.L. Bushnell",
                "firstName": "M.L.",
                "lastName": "Bushnell"
            },
            {
                "id": 37285278500,
                "preferredName": "V.D. Agrawal",
                "firstName": "V.D.",
                "lastName": "Agrawal"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.681264",
        "publicationYear": "1998",
        "publicationDate": "Feb. 1998",
        "articleNumber": "681264",
        "articleTitle": "Grid quality and its influence on accuracy and convergence in device simulation",
        "volume": "17",
        "issue": "2",
        "startPage": "149",
        "endPage": "157",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37089139135,
                "preferredName": "V. Axelrad",
                "firstName": "V.",
                "lastName": "Axelrad"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.700721",
        "publicationYear": "1998",
        "publicationDate": "March 1998",
        "articleNumber": "700721",
        "articleTitle": "An improved method for computing a generalized spectral coefficient",
        "volume": "17",
        "issue": "3",
        "startPage": "233",
        "endPage": "238",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37277088800,
                "preferredName": "D.M. Miller",
                "firstName": "D.M.",
                "lastName": "Miller"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.703928",
        "publicationYear": "1998",
        "publicationDate": "May 1998",
        "articleNumber": "703928",
        "articleTitle": "On crossing minimization problem",
        "volume": "17",
        "issue": "5",
        "startPage": "406",
        "endPage": "418",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087614047,
                "preferredName": "H.-F.S. Chen",
                "firstName": "H.-F.S.",
                "lastName": "Chen"
            },
            {
                "id": 38184402500,
                "preferredName": "D.T. Lee",
                "firstName": "D.T.",
                "lastName": "Lee"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.736192",
        "publicationYear": "1998",
        "publicationDate": "Nov. 1998",
        "articleNumber": "736192",
        "articleTitle": "Oscillation and sequential behavior caused by opens in the routing in digital CMOS circuits",
        "volume": "17",
        "issue": "11",
        "startPage": "1200",
        "endPage": "1210",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37330274100,
                "preferredName": "H. Konuk",
                "firstName": "H.",
                "lastName": "Konuk"
            },
            {
                "id": 37442133300,
                "preferredName": "F.J. Ferguson",
                "firstName": "F.J.",
                "lastName": "Ferguson"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.681267",
        "publicationYear": "1998",
        "publicationDate": "Feb. 1998",
        "articleNumber": "681267",
        "articleTitle": "Speeding up pipelined circuits through a combination of gate sizing and clock skew optimization",
        "volume": "17",
        "issue": "2",
        "startPage": "173",
        "endPage": "182",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 38124882500,
                "preferredName": "H. Sathyamurthy",
                "firstName": "H.",
                "lastName": "Sathyamurthy"
            },
            {
                "id": 37276061900,
                "preferredName": "S.S. Sapatnekar",
                "firstName": "S.S.",
                "lastName": "Sapatnekar"
            },
            {
                "id": 37324151700,
                "preferredName": "J.P. Fishburn",
                "firstName": "J.P.",
                "lastName": "Fishburn"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.703835",
        "publicationYear": "1998",
        "publicationDate": "June 1998",
        "articleNumber": "703835",
        "articleTitle": "Efficient timing analysis for CMOS circuits considering data dependent delays",
        "volume": "17",
        "issue": "6",
        "startPage": "546",
        "endPage": "552",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087521235,
                "preferredName": "Shang-Zhi Sun",
                "firstName": null,
                "lastName": "Shang-Zhi Sun"
            },
            {
                "id": 37273036200,
                "preferredName": "D.H.C. Du",
                "firstName": "D.H.C.",
                "lastName": "Du"
            },
            {
                "id": 37087282575,
                "preferredName": "Hsi-Chuan Chen",
                "firstName": null,
                "lastName": "Hsi-Chuan Chen"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.736187",
        "publicationYear": "1998",
        "publicationDate": "Nov. 1998",
        "articleNumber": "736187",
        "articleTitle": "High-precision interconnect analysis",
        "volume": "17",
        "issue": "11",
        "startPage": "1148",
        "endPage": "1159",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 38558676000,
                "preferredName": "R. Martins",
                "firstName": "R.",
                "lastName": "Martins"
            },
            {
                "id": 37373744900,
                "preferredName": "W. Pyka",
                "firstName": "W.",
                "lastName": "Pyka"
            },
            {
                "id": 38558117900,
                "preferredName": "R. Sabelka",
                "firstName": "R.",
                "lastName": "Sabelka"
            },
            {
                "id": 38543793800,
                "preferredName": "S. Selberherr",
                "firstName": "S.",
                "lastName": "Selberherr"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.736563",
        "publicationYear": "1998",
        "publicationDate": "Dec. 1998",
        "articleNumber": "736563",
        "articleTitle": "Monte Carlo simulation of silicon amorphization during ion implantation",
        "volume": "17",
        "issue": "12",
        "startPage": "1236",
        "endPage": "1243",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 38556628800,
                "preferredName": "W. Bohmayr",
                "firstName": "W.",
                "lastName": "Bohmayr"
            },
            {
                "id": 37369070300,
                "preferredName": "A. Burenkov",
                "firstName": "A.",
                "lastName": "Burenkov"
            },
            {
                "id": 37364647700,
                "preferredName": "J. Lorenz",
                "firstName": "J.",
                "lastName": "Lorenz"
            },
            {
                "id": 37312674900,
                "preferredName": "H. Ryssel",
                "firstName": "H.",
                "lastName": "Ryssel"
            },
            {
                "id": 38543793800,
                "preferredName": "S. Selberherr",
                "firstName": "S.",
                "lastName": "Selberherr"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.703829",
        "publicationYear": "1998",
        "publicationDate": "June 1998",
        "articleNumber": "703829",
        "articleTitle": "Theory and algorithms for face hypercube embedding",
        "volume": "17",
        "issue": "6",
        "startPage": "472",
        "endPage": "488",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37375781200,
                "preferredName": "E.I. Goldberg",
                "firstName": "E.I.",
                "lastName": "Goldberg"
            },
            {
                "id": 37320616000,
                "preferredName": "T. Villa",
                "firstName": "T.",
                "lastName": "Villa"
            },
            {
                "id": 37275814500,
                "preferredName": "R.K. Brayton",
                "firstName": "R.K.",
                "lastName": "Brayton"
            },
            {
                "id": 38271978500,
                "preferredName": "A.L. Sangiovanni-Vincentelli",
                "firstName": "A.L.",
                "lastName": "Sangiovanni-Vincentelli"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.736193",
        "publicationYear": "1998",
        "publicationDate": "Nov. 1998",
        "articleNumber": "736193",
        "articleTitle": "Some remarks on terminology in spectral techniques for logic design: Walsh transform and Hadamard matrices",
        "volume": "17",
        "issue": "11",
        "startPage": "1211",
        "endPage": "1214",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37269708300,
                "preferredName": "R.S. Stankovic",
                "firstName": "R.S.",
                "lastName": "Stankovic"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.703924",
        "publicationYear": "1998",
        "publicationDate": "May 1998",
        "articleNumber": "703924",
        "articleTitle": "Model-adaptable MOSFET parameter-extraction method using an intermediate model",
        "volume": "17",
        "issue": "5",
        "startPage": "400",
        "endPage": "405",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37360914000,
                "preferredName": "M. Kondo",
                "firstName": "M.",
                "lastName": "Kondo"
            },
            {
                "id": 37267032100,
                "preferredName": "H. Onodera",
                "firstName": "H.",
                "lastName": "Onodera"
            },
            {
                "id": 37325321600,
                "preferredName": "K. Tamaru",
                "firstName": "K.",
                "lastName": "Tamaru"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.703945",
        "publicationYear": "1998",
        "publicationDate": "May 1998",
        "articleNumber": "703945",
        "articleTitle": "Performance optimization by gate sizing and path sensitization",
        "volume": "17",
        "issue": "5",
        "startPage": "459",
        "endPage": "462",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087771257,
                "preferredName": "J. Kim",
                "firstName": "J.",
                "lastName": "Kim"
            },
            {
                "id": 37273036200,
                "preferredName": "D.H.C. Du",
                "firstName": "D.H.C.",
                "lastName": "Du"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.703824",
        "publicationYear": "1998",
        "publicationDate": "April 1998",
        "articleNumber": "703824",
        "articleTitle": "Clock skew reduction in ASIC logic design: a methodology for clock tree management",
        "volume": "17",
        "issue": "4",
        "startPage": "344",
        "endPage": "356",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37372115000,
                "preferredName": "A. Balboni",
                "firstName": "A.",
                "lastName": "Balboni"
            },
            {
                "id": 37372117100,
                "preferredName": "C. Costi",
                "firstName": "C.",
                "lastName": "Costi"
            },
            {
                "id": 37087524392,
                "preferredName": "M. Pellencin",
                "firstName": "M.",
                "lastName": "Pellencin"
            },
            {
                "id": 37087523909,
                "preferredName": "A. Quadrini",
                "firstName": "A.",
                "lastName": "Quadrini"
            },
            {
                "id": 37273958200,
                "preferredName": "D. Sciuto",
                "firstName": "D.",
                "lastName": "Sciuto"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.703821",
        "publicationYear": "1998",
        "publicationDate": "April 1998",
        "articleNumber": "703821",
        "articleTitle": "Switch bound allocation for maximizing routability in timing-driven routing of FPGA's",
        "volume": "17",
        "issue": "4",
        "startPage": "316",
        "endPage": "323",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087209519,
                "preferredName": "Kai Zhu",
                "firstName": null,
                "lastName": "Kai Zhu"
            },
            {
                "id": 37279776500,
                "preferredName": "D.F. Wong",
                "firstName": "D.F.",
                "lastName": "Wong"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.703825",
        "publicationYear": "1998",
        "publicationDate": "April 1998",
        "articleNumber": "703825",
        "articleTitle": "A hybrid methodology for switching activities estimation",
        "volume": "17",
        "issue": "4",
        "startPage": "357",
        "endPage": "366",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087521429,
                "preferredName": "D.L. Cheng",
                "firstName": "D.L.",
                "lastName": "Cheng"
            },
            {
                "id": 37087149426,
                "preferredName": "Kwang-Ting Cheng",
                "firstName": null,
                "lastName": "Kwang-Ting Cheng"
            },
            {
                "id": 37384145000,
                "preferredName": "D.C. Wang",
                "firstName": "D.C.",
                "lastName": "Wang"
            },
            {
                "id": 37274844200,
                "preferredName": "M. Marek-Sadowska",
                "firstName": "M.",
                "lastName": "Marek-Sadowska"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.709402",
        "publicationYear": "1998",
        "publicationDate": "July 1998",
        "articleNumber": "709402",
        "articleTitle": "A simple, continuous, analytical charge/capacitance model for the short-channel MOSFET",
        "volume": "17",
        "issue": "7",
        "startPage": "631",
        "endPage": "638",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37355389600,
                "preferredName": "R.S. Winton",
                "firstName": "R.S.",
                "lastName": "Winton"
            },
            {
                "id": 37329473600,
                "preferredName": "W.R. Bandy",
                "firstName": "W.R.",
                "lastName": "Bandy"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.720314",
        "publicationYear": "1998",
        "publicationDate": "Sept. 1998",
        "articleNumber": "720314",
        "articleTitle": "Exploiting near symmetry in multilevel logic synthesis",
        "volume": "17",
        "issue": "9",
        "startPage": "772",
        "endPage": "781",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37086770443,
                "preferredName": "Feng Wang",
                "firstName": null,
                "lastName": "Feng Wang"
            },
            {
                "id": 37374329100,
                "preferredName": "D.L. Dietmeyer",
                "firstName": "D.L.",
                "lastName": "Dietmeyer"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.681266",
        "publicationYear": "1998",
        "publicationDate": "Feb. 1998",
        "articleNumber": "681266",
        "articleTitle": "A compact and unified MOS DC current model with highly continuous conductances for low-voltage ICs",
        "volume": "17",
        "issue": "2",
        "startPage": "169",
        "endPage": "172",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37089104310,
                "preferredName": "S.H. Jen",
                "firstName": "S.H.",
                "lastName": "Jen"
            },
            {
                "id": 37087254069,
                "preferredName": "Bing Sheu",
                "firstName": null,
                "lastName": "Bing Sheu"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.709400",
        "publicationYear": "1998",
        "publicationDate": "July 1998",
        "articleNumber": "709400",
        "articleTitle": "Machine learning-based VLSI cells shape function estimation",
        "volume": "17",
        "issue": "7",
        "startPage": "613",
        "endPage": "623",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087401770,
                "preferredName": "Xiao Quan Li",
                "firstName": null,
                "lastName": "Xiao Quan Li"
            },
            {
                "id": 37350527100,
                "preferredName": "M.A. Jabri",
                "firstName": "M.A.",
                "lastName": "Jabri"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.703943",
        "publicationYear": "1998",
        "publicationDate": "May 1998",
        "articleNumber": "703943",
        "articleTitle": "The complexity of the inclusion operation on OFDD's",
        "volume": "17",
        "issue": "5",
        "startPage": "457",
        "endPage": "459",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37276502700,
                "preferredName": "R. Drechsler",
                "firstName": "R.",
                "lastName": "Drechsler"
            },
            {
                "id": 37347330700,
                "preferredName": "M. Sauerhoff",
                "firstName": "M.",
                "lastName": "Sauerhoff"
            },
            {
                "id": 37087877832,
                "preferredName": "D. Sieling",
                "firstName": "D.",
                "lastName": "Sieling"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.709394",
        "publicationYear": "1998",
        "publicationDate": "July 1998",
        "articleNumber": "709394",
        "articleTitle": "Mixed-element decomposition method for three-dimensional grid adaptation",
        "volume": "17",
        "issue": "7",
        "startPage": "561",
        "endPage": "572",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 38556053500,
                "preferredName": "E. Leitner",
                "firstName": "E.",
                "lastName": "Leitner"
            },
            {
                "id": 38543793800,
                "preferredName": "S. Selberherr",
                "firstName": "S.",
                "lastName": "Selberherr"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.703826",
        "publicationYear": "1998",
        "publicationDate": "April 1998",
        "articleNumber": "703826",
        "articleTitle": "Three-dimensional defect sensitivity modeling for open circuits in ULSI structures",
        "volume": "17",
        "issue": "4",
        "startPage": "366",
        "endPage": "371",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37372470900,
                "preferredName": "M.K. Kidambi",
                "firstName": "M.K.",
                "lastName": "Kidambi"
            },
            {
                "id": 37274506900,
                "preferredName": "A. Tyagi",
                "firstName": "A.",
                "lastName": "Tyagi"
            },
            {
                "id": 37063097600,
                "preferredName": "M.R. Madani",
                "firstName": "M.R.",
                "lastName": "Madani"
            },
            {
                "id": 37273386500,
                "preferredName": "M.A. Bayoumi",
                "firstName": "M.A.",
                "lastName": "Bayoumi"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.709395",
        "publicationYear": "1998",
        "publicationDate": "July 1998",
        "articleNumber": "709395",
        "articleTitle": "Computing observability don't cares efficiently through polarization",
        "volume": "17",
        "issue": "7",
        "startPage": "573",
        "endPage": "581",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37370236900,
                "preferredName": "H. Arts",
                "firstName": "H.",
                "lastName": "Arts"
            },
            {
                "id": 38225237100,
                "preferredName": "M. Berkelaar",
                "firstName": "M.",
                "lastName": "Berkelaar"
            },
            {
                "id": 37373552100,
                "preferredName": "K. Van Eijk",
                "firstName": "K.",
                "lastName": "Van Eijk"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.728914",
        "publicationYear": "1998",
        "publicationDate": "Oct. 1998",
        "articleNumber": "728914",
        "articleTitle": "MOGAC: a multiobjective genetic algorithm for hardware-software cosynthesis of distributed embedded systems",
        "volume": "17",
        "issue": "10",
        "startPage": "920",
        "endPage": "935",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37282417600,
                "preferredName": "R.P. Dick",
                "firstName": "R.P.",
                "lastName": "Dick"
            },
            {
                "id": 37278972600,
                "preferredName": "N.K. Jha",
                "firstName": "N.K.",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.736181",
        "publicationYear": "1998",
        "publicationDate": "Nov. 1998",
        "articleNumber": "736181",
        "articleTitle": "High-level power modeling, estimation, and optimization",
        "volume": "17",
        "issue": "11",
        "startPage": "1061",
        "endPage": "1079",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37267985100,
                "preferredName": "E. Macii",
                "firstName": "E.",
                "lastName": "Macii"
            },
            {
                "id": 37278158100,
                "preferredName": "M. Pedram",
                "firstName": "M.",
                "lastName": "Pedram"
            },
            {
                "id": 37274843600,
                "preferredName": "F. Somenzi",
                "firstName": "F.",
                "lastName": "Somenzi"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.703820",
        "publicationYear": "1998",
        "publicationDate": "April 1998",
        "articleNumber": "703820",
        "articleTitle": "Numerically stable Green function for modeling and analysis of substrate coupling in integrated circuits",
        "volume": "17",
        "issue": "4",
        "startPage": "305",
        "endPage": "315",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37280807800,
                "preferredName": "A.M. Niknejad",
                "firstName": "A.M.",
                "lastName": "Niknejad"
            },
            {
                "id": 37282428100,
                "preferredName": "R. Gharpurey",
                "firstName": "R.",
                "lastName": "Gharpurey"
            },
            {
                "id": 37265432600,
                "preferredName": "R.G. Meyer",
                "firstName": "R.G.",
                "lastName": "Meyer"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.703832",
        "publicationYear": "1998",
        "publicationDate": "June 1998",
        "articleNumber": "703832",
        "articleTitle": "Module packing based on the BSG-structure and IC layout applications",
        "volume": "17",
        "issue": "6",
        "startPage": "519",
        "endPage": "530",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37269691600,
                "preferredName": "S. Nakatake",
                "firstName": "S.",
                "lastName": "Nakatake"
            },
            {
                "id": 37265657900,
                "preferredName": "K. Fujiyoshi",
                "firstName": "K.",
                "lastName": "Fujiyoshi"
            },
            {
                "id": 37069697000,
                "preferredName": "H. Murata",
                "firstName": "H.",
                "lastName": "Murata"
            },
            {
                "id": 37265748600,
                "preferredName": "Y. Kajitani",
                "firstName": "Y.",
                "lastName": "Kajitani"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.681258",
        "publicationYear": "1998",
        "publicationDate": "Feb. 1998",
        "articleNumber": "681258",
        "articleTitle": "Probabilistic modeling of dependencies during switching activity analysis",
        "volume": "17",
        "issue": "2",
        "startPage": "73",
        "endPage": "83",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37273691800,
                "preferredName": "R. Marculescu",
                "firstName": "R.",
                "lastName": "Marculescu"
            },
            {
                "id": 37273684500,
                "preferredName": "D. Marculescu",
                "firstName": "D.",
                "lastName": "Marculescu"
            },
            {
                "id": 37278158100,
                "preferredName": "M. Pedram",
                "firstName": "M.",
                "lastName": "Pedram"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.700720",
        "publicationYear": "1998",
        "publicationDate": "March 1998",
        "articleNumber": "700720",
        "articleTitle": "Telescopic units: a new paradigm for performance optimization of VLSI designs",
        "volume": "17",
        "issue": "3",
        "startPage": "220",
        "endPage": "232",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37274443600,
                "preferredName": "L. Benini",
                "firstName": "L.",
                "lastName": "Benini"
            },
            {
                "id": 37267985100,
                "preferredName": "E. Macii",
                "firstName": "E.",
                "lastName": "Macii"
            },
            {
                "id": 37274445600,
                "preferredName": "M. Poncino",
                "firstName": "M.",
                "lastName": "Poncino"
            },
            {
                "id": 37274174300,
                "preferredName": "G. De Micheli",
                "firstName": "G.",
                "lastName": "De Micheli"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.712098",
        "publicationYear": "1998",
        "publicationDate": "Aug. 1998",
        "articleNumber": "712098",
        "articleTitle": "Multilevel circuit partitioning",
        "volume": "17",
        "issue": "8",
        "startPage": "655",
        "endPage": "667",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37275750300,
                "preferredName": "C.J. Alpert",
                "firstName": "C.J.",
                "lastName": "Alpert"
            },
            {
                "id": 37087390844,
                "preferredName": "Jen-Hsin Huang",
                "firstName": null,
                "lastName": "Jen-Hsin Huang"
            },
            {
                "id": 37273666400,
                "preferredName": "A.B. Kahng",
                "firstName": "A.B.",
                "lastName": "Kahng"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.712103",
        "publicationYear": "1998",
        "publicationDate": "Aug. 1998",
        "articleNumber": "712103",
        "articleTitle": "Sequential circuit fault simulation using logic emulation",
        "volume": "17",
        "issue": "8",
        "startPage": "724",
        "endPage": "736",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087640540,
                "preferredName": "Shih-Arn Hwang",
                "firstName": null,
                "lastName": "Shih-Arn Hwang"
            },
            {
                "id": 37087184443,
                "preferredName": "Jin-Hua Hong",
                "firstName": null,
                "lastName": "Jin-Hua Hong"
            },
            {
                "id": 37087145298,
                "preferredName": "Cheng-Wen Wu",
                "firstName": null,
                "lastName": "Cheng-Wen Wu"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.709396",
        "publicationYear": "1998",
        "publicationDate": "July 1998",
        "articleNumber": "709396",
        "articleTitle": "Preservation of passivity during RLC network reduction via split congruence transformations",
        "volume": "17",
        "issue": "7",
        "startPage": "582",
        "endPage": "591",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37350910300,
                "preferredName": "K.J. Kerns",
                "firstName": "K.J.",
                "lastName": "Kerns"
            },
            {
                "id": 37345771400,
                "preferredName": "A.T. Yang",
                "firstName": "A.T.",
                "lastName": "Yang"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.700723",
        "publicationYear": "1998",
        "publicationDate": "March 1998",
        "articleNumber": "700723",
        "articleTitle": "Diagnosing realistic bridging faults with single stuck-at information",
        "volume": "17",
        "issue": "3",
        "startPage": "255",
        "endPage": "268",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37330619000,
                "preferredName": "D.B. Lavo",
                "firstName": "D.B.",
                "lastName": "Lavo"
            },
            {
                "id": 37282360300,
                "preferredName": "B. Chess",
                "firstName": "B.",
                "lastName": "Chess"
            },
            {
                "id": 37330621300,
                "preferredName": "T. Larrabee",
                "firstName": "T.",
                "lastName": "Larrabee"
            },
            {
                "id": 37442133300,
                "preferredName": "F.J. Ferguson",
                "firstName": "F.J.",
                "lastName": "Ferguson"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.736184",
        "publicationYear": "1998",
        "publicationDate": "Nov. 1998",
        "articleNumber": "736184",
        "articleTitle": "Gate-level power estimation using tagged probabilistic simulation",
        "volume": "17",
        "issue": "11",
        "startPage": "1099",
        "endPage": "1107",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087174610,
                "preferredName": "Chih-Shun Ding",
                "firstName": null,
                "lastName": "Chih-Shun Ding"
            },
            {
                "id": 37087156377,
                "preferredName": "Chi-Ying Tsui",
                "firstName": null,
                "lastName": "Chi-Ying Tsui"
            },
            {
                "id": 37278158100,
                "preferredName": "M. Pedram",
                "firstName": "M.",
                "lastName": "Pedram"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.736182",
        "publicationYear": "1998",
        "publicationDate": "Nov. 1998",
        "articleNumber": "736182",
        "articleTitle": "Microprocessor power estimation using profile-driven program synthesis",
        "volume": "17",
        "issue": "11",
        "startPage": "1080",
        "endPage": "1089",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087171881,
                "preferredName": "Cheng-Ta Hsieh",
                "firstName": null,
                "lastName": "Cheng-Ta Hsieh"
            },
            {
                "id": 37278158100,
                "preferredName": "M. Pedram",
                "firstName": "M.",
                "lastName": "Pedram"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.712102",
        "publicationYear": "1998",
        "publicationDate": "Aug. 1998",
        "articleNumber": "712102",
        "articleTitle": "A design-for-testability technique for register-transfer level circuits using control/data flow extraction",
        "volume": "17",
        "issue": "8",
        "startPage": "706",
        "endPage": "723",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37313880800,
                "preferredName": "I. Ghosh",
                "firstName": "I.",
                "lastName": "Ghosh"
            },
            {
                "id": 37275475300,
                "preferredName": "A. Raghunathan",
                "firstName": "A.",
                "lastName": "Raghunathan"
            },
            {
                "id": 37278972600,
                "preferredName": "N.K. Jha",
                "firstName": "N.K.",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.736568",
        "publicationYear": "1998",
        "publicationDate": "Dec. 1998",
        "articleNumber": "736568",
        "articleTitle": "Low-power state assignment targeting two- and multilevel logic implementations",
        "volume": "17",
        "issue": "12",
        "startPage": "1281",
        "endPage": "1291",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087156377,
                "preferredName": "Chi-Ying Tsui",
                "firstName": null,
                "lastName": "Chi-Ying Tsui"
            },
            {
                "id": 37278158100,
                "preferredName": "M. Pedram",
                "firstName": "M.",
                "lastName": "Pedram"
            },
            {
                "id": 37344362400,
                "preferredName": "A.M. Despain",
                "firstName": "A.M.",
                "lastName": "Despain"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.728919",
        "publicationYear": "1998",
        "publicationDate": "Oct. 1998",
        "articleNumber": "728919",
        "articleTitle": "Characterization and parameterized generation of synthetic combinational benchmark circuits",
        "volume": "17",
        "issue": "10",
        "startPage": "985",
        "endPage": "996",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37265021500,
                "preferredName": "M.D. Hutton",
                "firstName": "M.D.",
                "lastName": "Hutton"
            },
            {
                "id": 37277511800,
                "preferredName": "J. Rose",
                "firstName": "J.",
                "lastName": "Rose"
            },
            {
                "id": 37265437000,
                "preferredName": "J.P. Grossman",
                "firstName": "J.P.",
                "lastName": "Grossman"
            },
            {
                "id": 37329247200,
                "preferredName": "D.G. Corneil",
                "firstName": "D.G.",
                "lastName": "Corneil"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.673633",
        "publicationYear": "1998",
        "publicationDate": "Jan. 1998",
        "articleNumber": "673633",
        "articleTitle": "VLSI/PCB placement with obstacles based on sequence pair",
        "volume": "17",
        "issue": "1",
        "startPage": "60",
        "endPage": "68",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37069697000,
                "preferredName": "H. Murata",
                "firstName": "H.",
                "lastName": "Murata"
            },
            {
                "id": 37265657900,
                "preferredName": "K. Fujiyoshi",
                "firstName": "K.",
                "lastName": "Fujiyoshi"
            },
            {
                "id": 37087744867,
                "preferredName": "M. Kaneko",
                "firstName": "M.",
                "lastName": "Kaneko"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.728917",
        "publicationYear": "1998",
        "publicationDate": "Oct. 1998",
        "articleNumber": "728917",
        "articleTitle": "Ordered Kronecker functional decision diagrams-a data structure for representation and manipulation of Boolean functions",
        "volume": "17",
        "issue": "10",
        "startPage": "965",
        "endPage": "973",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37276502700,
                "preferredName": "R. Drechsler",
                "firstName": "R.",
                "lastName": "Drechsler"
            },
            {
                "id": 37273427200,
                "preferredName": "B. Becker",
                "firstName": "B.",
                "lastName": "Becker"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.720318",
        "publicationYear": "1998",
        "publicationDate": "Sept. 1998",
        "articleNumber": "720318",
        "articleTitle": "Hardware/software partitioning for multifunction systems",
        "volume": "17",
        "issue": "9",
        "startPage": "819",
        "endPage": "837",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37355019800,
                "preferredName": "A. Kalavade",
                "firstName": "A.",
                "lastName": "Kalavade"
            },
            {
                "id": 37354279400,
                "preferredName": "P.A. Subrahmanyam",
                "firstName": "P.A.",
                "lastName": "Subrahmanyam"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.703823",
        "publicationYear": "1998",
        "publicationDate": "April 1998",
        "articleNumber": "703823",
        "articleTitle": "Design-for-testability for path delay faults in large combinational circuits using test points",
        "volume": "17",
        "issue": "4",
        "startPage": "333",
        "endPage": "343",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "I. Pomeranz",
                "firstName": "I.",
                "lastName": "Pomeranz"
            },
            {
                "id": 37276068300,
                "preferredName": "S.M. Reddy",
                "firstName": "S.M.",
                "lastName": "Reddy"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.728913",
        "publicationYear": "1998",
        "publicationDate": "Oct. 1998",
        "articleNumber": "728913",
        "articleTitle": "COHRA: hardware-software cosynthesis of hierarchical heterogeneous distributed embedded systems",
        "volume": "17",
        "issue": "10",
        "startPage": "900",
        "endPage": "919",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37375836200,
                "preferredName": "B.P. Dave",
                "firstName": "B.P.",
                "lastName": "Dave"
            },
            {
                "id": 37278972600,
                "preferredName": "N.K. Jha",
                "firstName": "N.K.",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.703822",
        "publicationYear": "1998",
        "publicationDate": "April 1998",
        "articleNumber": "703822",
        "articleTitle": "The path-status graph with application to delay fault simulation",
        "volume": "17",
        "issue": "4",
        "startPage": "324",
        "endPage": "332",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37353836900,
                "preferredName": "M.A. Gharaybeh",
                "firstName": "M.A.",
                "lastName": "Gharaybeh"
            },
            {
                "id": 37330540600,
                "preferredName": "M.L. Bushnell",
                "firstName": "M.L.",
                "lastName": "Bushnell"
            },
            {
                "id": 37285278500,
                "preferredName": "V.D. Agrawal",
                "firstName": "V.D.",
                "lastName": "Agrawal"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.720321",
        "publicationYear": "1998",
        "publicationDate": "Sept. 1998",
        "articleNumber": "720321",
        "articleTitle": "Probabilistic fault detection and the selection of measurements for analog integrated circuits",
        "volume": "17",
        "issue": "9",
        "startPage": "862",
        "endPage": "872",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087074245,
                "preferredName": "Zhihua Wang",
                "firstName": null,
                "lastName": "Zhihua Wang"
            },
            {
                "id": 37275184800,
                "preferredName": "G. Gielen",
                "firstName": "G.",
                "lastName": "Gielen"
            },
            {
                "id": 37275189100,
                "preferredName": "W. Sansen",
                "firstName": "W.",
                "lastName": "Sansen"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.703833",
        "publicationYear": "1998",
        "publicationDate": "June 1998",
        "articleNumber": "703833",
        "articleTitle": "Hardware-optimal test register insertion",
        "volume": "17",
        "issue": "6",
        "startPage": "531",
        "endPage": "539",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37352025200,
                "preferredName": "A.P. Stroele",
                "firstName": "A.P.",
                "lastName": "Stroele"
            },
            {
                "id": 37295737000,
                "preferredName": "H.-J. Wunderlich",
                "firstName": "H.-J.",
                "lastName": "Wunderlich"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.673632",
        "publicationYear": "1998",
        "publicationDate": "Jan. 1998",
        "articleNumber": "673632",
        "articleTitle": "Network-flow-based multiway partitioning with area and pin constraints",
        "volume": "17",
        "issue": "1",
        "startPage": "50",
        "endPage": "59",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087280798,
                "preferredName": "Huiqun Liu",
                "firstName": null,
                "lastName": "Huiqun Liu"
            },
            {
                "id": 37279776500,
                "preferredName": "D.F. Wong",
                "firstName": "D.F.",
                "lastName": "Wong"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.728920",
        "publicationYear": "1998",
        "publicationDate": "Oct. 1998",
        "articleNumber": "728920",
        "articleTitle": "Full-wave analysis of high-speed interconnects using complex frequency hopping",
        "volume": "17",
        "issue": "10",
        "startPage": "997",
        "endPage": "1016",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37276460100,
                "preferredName": "R. Achar",
                "firstName": "R.",
                "lastName": "Achar"
            },
            {
                "id": 37276462100,
                "preferredName": "M.S. Nakhla",
                "firstName": "M.S.",
                "lastName": "Nakhla"
            },
            {
                "id": 37086977856,
                "preferredName": "Qi-Jun Zhang",
                "firstName": null,
                "lastName": "Qi-Jun Zhang"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.720313",
        "publicationYear": "1998",
        "publicationDate": "Sept. 1998",
        "articleNumber": "720313",
        "articleTitle": "Hazard-free implementation of speed-independent circuits",
        "volume": "17",
        "issue": "9",
        "startPage": "749",
        "endPage": "771",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37274500300,
                "preferredName": "A. Kondratyev",
                "firstName": "A.",
                "lastName": "Kondratyev"
            },
            {
                "id": 37282143100,
                "preferredName": "M. Kishinevsky",
                "firstName": "M.",
                "lastName": "Kishinevsky"
            },
            {
                "id": 37281350900,
                "preferredName": "A. Yakovlev",
                "firstName": "A.",
                "lastName": "Yakovlev"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.681260",
        "publicationYear": "1998",
        "publicationDate": "Feb. 1998",
        "articleNumber": "681260",
        "articleTitle": "Incorporating DRAM access modes into high-level synthesis",
        "volume": "17",
        "issue": "2",
        "startPage": "96",
        "endPage": "109",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087332337,
                "preferredName": "P. Ranjan Panda",
                "firstName": "P.",
                "lastName": "Ranjan Panda"
            },
            {
                "id": 37265889400,
                "preferredName": "N.D. Dutt",
                "firstName": "N.D.",
                "lastName": "Dutt"
            },
            {
                "id": 37271711300,
                "preferredName": "A. Nicolau",
                "firstName": "A.",
                "lastName": "Nicolau"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.709398",
        "publicationYear": "1998",
        "publicationDate": "July 1998",
        "articleNumber": "709398",
        "articleTitle": "Code density optimization for embedded DSP processors using data compression techniques",
        "volume": "17",
        "issue": "7",
        "startPage": "601",
        "endPage": "608",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37344809900,
                "preferredName": "S.Y. Liao",
                "firstName": "S.Y.",
                "lastName": "Liao"
            },
            {
                "id": 37283553100,
                "preferredName": "S. Devadas",
                "firstName": "S.",
                "lastName": "Devadas"
            },
            {
                "id": 37267034900,
                "preferredName": "K. Keutzer",
                "firstName": "K.",
                "lastName": "Keutzer"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.736186",
        "publicationYear": "1998",
        "publicationDate": "Nov. 1998",
        "articleNumber": "736186",
        "articleTitle": "Fast heuristic and exact algorithms for two-level hazard-free logic minimization",
        "volume": "17",
        "issue": "11",
        "startPage": "1130",
        "endPage": "1147",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37353885300,
                "preferredName": "M. Theobald",
                "firstName": "M.",
                "lastName": "Theobald"
            },
            {
                "id": 37278359300,
                "preferredName": "S.M. Nowick",
                "firstName": "S.M.",
                "lastName": "Nowick"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.703831",
        "publicationYear": "1998",
        "publicationDate": "June 1998",
        "articleNumber": "703831",
        "articleTitle": "Performance-driven simultaneous placement and routing for FPGA's",
        "volume": "17",
        "issue": "6",
        "startPage": "499",
        "endPage": "518",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37368019600,
                "preferredName": "S.K. Nag",
                "firstName": "S.K.",
                "lastName": "Nag"
            },
            {
                "id": 37282471300,
                "preferredName": "R.A. Rutenbar",
                "firstName": "R.A.",
                "lastName": "Rutenbar"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.673629",
        "publicationYear": "1998",
        "publicationDate": "Jan. 1998",
        "articleNumber": "673629",
        "articleTitle": "C5M-a control-logic layout synthesis system for high-performance microprocessors",
        "volume": "17",
        "issue": "1",
        "startPage": "14",
        "endPage": "23",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37266285900,
                "preferredName": "J.L. Burns",
                "firstName": "J.L.",
                "lastName": "Burns"
            },
            {
                "id": 37375050700,
                "preferredName": "J.A. Feldman",
                "firstName": "J.A.",
                "lastName": "Feldman"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.736191",
        "publicationYear": "1998",
        "publicationDate": "Nov. 1998",
        "articleNumber": "736191",
        "articleTitle": "Partial-scan delay fault testing of asynchronous circuits",
        "volume": "17",
        "issue": "11",
        "startPage": "1184",
        "endPage": "1199",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37282143100,
                "preferredName": "M. Kishinevsky",
                "firstName": "M.",
                "lastName": "Kishinevsky"
            },
            {
                "id": 37274500300,
                "preferredName": "A. Kondratyev",
                "firstName": "A.",
                "lastName": "Kondratyev"
            },
            {
                "id": 37274501100,
                "preferredName": "L. Lavagno",
                "firstName": "L.",
                "lastName": "Lavagno"
            },
            {
                "id": 37345080700,
                "preferredName": "A. Saldanha",
                "firstName": "A.",
                "lastName": "Saldanha"
            },
            {
                "id": 37275723300,
                "preferredName": "A. Taubin",
                "firstName": "A.",
                "lastName": "Taubin"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.736567",
        "publicationYear": "1998",
        "publicationDate": "Dec. 1998",
        "articleNumber": "736567",
        "articleTitle": "High-reliability, low-energy microarchitecture synthesis",
        "volume": "17",
        "issue": "12",
        "startPage": "1273",
        "endPage": "1280",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37346695400,
                "preferredName": "A. Dasgupta",
                "firstName": "A.",
                "lastName": "Dasgupta"
            },
            {
                "id": 37269471300,
                "preferredName": "R. Karri",
                "firstName": "R.",
                "lastName": "Karri"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.700718",
        "publicationYear": "1998",
        "publicationDate": "March 1998",
        "articleNumber": "700718",
        "articleTitle": "GRCA: a hybrid genetic algorithm for circuit ratio-cut partitioning",
        "volume": "17",
        "issue": "3",
        "startPage": "193",
        "endPage": "204",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087163549,
                "preferredName": "Thang Nguyen Bui",
                "firstName": null,
                "lastName": "Thang Nguyen Bui"
            },
            {
                "id": 37087163560,
                "preferredName": "Byung-Ro Moon",
                "firstName": null,
                "lastName": "Byung-Ro Moon"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.700722",
        "publicationYear": "1998",
        "publicationDate": "March 1998",
        "articleNumber": "700722",
        "articleTitle": "Application of genetically engineered finite-state-machine sequences to sequential circuit ATPG",
        "volume": "17",
        "issue": "3",
        "startPage": "239",
        "endPage": "254",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37292053300,
                "preferredName": "M.S. Hsiao",
                "firstName": "M.S.",
                "lastName": "Hsiao"
            },
            {
                "id": 37281607700,
                "preferredName": "E.M. Rudnick",
                "firstName": "E.M.",
                "lastName": "Rudnick"
            },
            {
                "id": 37273471900,
                "preferredName": "J.H. Patel",
                "firstName": "J.H.",
                "lastName": "Patel"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.709397",
        "publicationYear": "1998",
        "publicationDate": "July 1998",
        "articleNumber": "709397",
        "articleTitle": "Using cone structures for circuit partitioning into FPGA packages",
        "volume": "17",
        "issue": "7",
        "startPage": "592",
        "endPage": "600",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37078568000,
                "preferredName": "D.R. Brasen",
                "firstName": "D.R.",
                "lastName": "Brasen"
            },
            {
                "id": 37317111900,
                "preferredName": "G. Saucier",
                "firstName": "G.",
                "lastName": "Saucier"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.720319",
        "publicationYear": "1998",
        "publicationDate": "Sept. 1998",
        "articleNumber": "720319",
        "articleTitle": "Test-point insertion: scan paths through functional logic",
        "volume": "17",
        "issue": "9",
        "startPage": "838",
        "endPage": "851",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087177441,
                "preferredName": "Chih-Chang Lin",
                "firstName": null,
                "lastName": "Chih-Chang Lin"
            },
            {
                "id": 37274844200,
                "preferredName": "M. Marek-Sadowska",
                "firstName": "M.",
                "lastName": "Marek-Sadowska"
            },
            {
                "id": 37087149426,
                "preferredName": "Kwang-Ting Cheng",
                "firstName": null,
                "lastName": "Kwang-Ting Cheng"
            },
            {
                "id": 37089076554,
                "preferredName": "M.T.-C. Lee",
                "firstName": "M.T.-C.",
                "lastName": "Lee"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.703919",
        "publicationYear": "1998",
        "publicationDate": "May 1998",
        "articleNumber": "703919",
        "articleTitle": "Address generation for memories containing multiple arrays",
        "volume": "17",
        "issue": "5",
        "startPage": "377",
        "endPage": "385",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37273365800,
                "preferredName": "H. Schmit",
                "firstName": "H.",
                "lastName": "Schmit"
            },
            {
                "id": 37275840300,
                "preferredName": "D.E. Thomas",
                "firstName": "D.E.",
                "lastName": "Thomas"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.720312",
        "publicationYear": "1998",
        "publicationDate": "Sept. 1998",
        "articleNumber": "720312",
        "articleTitle": "An efficient algorithm for performance-optimal FPGA technology mapping with retiming",
        "volume": "17",
        "issue": "9",
        "startPage": "738",
        "endPage": "748",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37276009100,
                "preferredName": "J. Cong",
                "firstName": "J.",
                "lastName": "Cong"
            },
            {
                "id": 37087449680,
                "preferredName": "Chang Wu",
                "firstName": null,
                "lastName": "Chang Wu"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.703932",
        "publicationYear": "1998",
        "publicationDate": "May 1998",
        "articleNumber": "703932",
        "articleTitle": "A joint gate sizing and buffer insertion method for optimizing delay and power in CMOS and BiCMOS combinational logic",
        "volume": "17",
        "issue": "5",
        "startPage": "419",
        "endPage": "434",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37366062100,
                "preferredName": "K.S. Lowe",
                "firstName": "K.S.",
                "lastName": "Lowe"
            },
            {
                "id": 37445101500,
                "preferredName": "P.G. Gulak",
                "firstName": "P.G.",
                "lastName": "Gulak"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.703921",
        "publicationYear": "1998",
        "publicationDate": "May 1998",
        "articleNumber": "703921",
        "articleTitle": "LOT: Logic Optimization with Testability. New transformations for logic synthesis",
        "volume": "17",
        "issue": "5",
        "startPage": "386",
        "endPage": "399",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37349740500,
                "preferredName": "M. Chatterjee",
                "firstName": "M.",
                "lastName": "Chatterjee"
            },
            {
                "id": 37276263100,
                "preferredName": "D.K. Pradhan",
                "firstName": "D.K.",
                "lastName": "Pradhan"
            },
            {
                "id": 37274539900,
                "preferredName": "W. Kunz",
                "firstName": "W.",
                "lastName": "Kunz"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.720317",
        "publicationYear": "1998",
        "publicationDate": "Sept. 1998",
        "articleNumber": "720317",
        "articleTitle": "Maple-opt: a performance-oriented simultaneous technology mapping, placement, and global routing algorithm for FPGAs",
        "volume": "17",
        "issue": "9",
        "startPage": "803",
        "endPage": "818",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37267415800,
                "preferredName": "N. Togawa",
                "firstName": "N.",
                "lastName": "Togawa"
            },
            {
                "id": 37278761600,
                "preferredName": "M. Yanagisawa",
                "firstName": "M.",
                "lastName": "Yanagisawa"
            },
            {
                "id": 37268988600,
                "preferredName": "T. Ohtsuki",
                "firstName": "T.",
                "lastName": "Ohtsuki"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.728921",
        "publicationYear": "1998",
        "publicationDate": "Oct. 1998",
        "articleNumber": "728921",
        "articleTitle": "Test sequences to achieve high defect coverage for synchronous sequential circuits",
        "volume": "17",
        "issue": "10",
        "startPage": "1017",
        "endPage": "1029",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "I. Pomeranz",
                "firstName": "I.",
                "lastName": "Pomeranz"
            },
            {
                "id": 37276068300,
                "preferredName": "S.M. Reddy",
                "firstName": "S.M.",
                "lastName": "Reddy"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.681259",
        "publicationYear": "1998",
        "publicationDate": "Feb. 1998",
        "articleNumber": "681259",
        "articleTitle": "Automatic configuration of embedded multicomputer systems",
        "volume": "17",
        "issue": "2",
        "startPage": "84",
        "endPage": "95",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 38182425000,
                "preferredName": "J.E. Beck",
                "firstName": "J.E.",
                "lastName": "Beck"
            },
            {
                "id": 37271735200,
                "preferredName": "D.P. Siewiorek",
                "firstName": "D.P.",
                "lastName": "Siewiorek"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.728916",
        "publicationYear": "1998",
        "publicationDate": "Oct. 1998",
        "articleNumber": "728916",
        "articleTitle": "Iterative remapping for logic circuits",
        "volume": "17",
        "issue": "10",
        "startPage": "948",
        "endPage": "964",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37274443600,
                "preferredName": "L. Benini",
                "firstName": "L.",
                "lastName": "Benini"
            },
            {
                "id": 37374047400,
                "preferredName": "P. Vuillod",
                "firstName": "P.",
                "lastName": "Vuillod"
            },
            {
                "id": 37274174300,
                "preferredName": "G. De Micheli",
                "firstName": "G.",
                "lastName": "De Micheli"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.703819",
        "publicationYear": "1998",
        "publicationDate": "April 1998",
        "articleNumber": "703819",
        "articleTitle": "Don't cares in synthesis: theoretical pitfalls and practical solutions",
        "volume": "17",
        "issue": "4",
        "startPage": "285",
        "endPage": "304",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37372456100,
                "preferredName": "D. Brand",
                "firstName": "D.",
                "lastName": "Brand"
            },
            {
                "id": 37300515100,
                "preferredName": "R.A. Bergamaschi",
                "firstName": "R.A.",
                "lastName": "Bergamaschi"
            },
            {
                "id": 37370198100,
                "preferredName": "L. Stok",
                "firstName": "L.",
                "lastName": "Stok"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.681265",
        "publicationYear": "1998",
        "publicationDate": "Feb. 1998",
        "articleNumber": "681265",
        "articleTitle": "A controller redesign technique to enhance testability of controller-data path circuits",
        "volume": "17",
        "issue": "2",
        "startPage": "157",
        "endPage": "168",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37278573500,
                "preferredName": "S. Dey",
                "firstName": "S.",
                "lastName": "Dey"
            },
            {
                "id": 37299261800,
                "preferredName": "V. Gangaram",
                "firstName": "V.",
                "lastName": "Gangaram"
            },
            {
                "id": 37279233100,
                "preferredName": "M. Potkonjak",
                "firstName": "M.",
                "lastName": "Potkonjak"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.681262",
        "publicationYear": "1998",
        "publicationDate": "Feb. 1998",
        "articleNumber": "681262",
        "articleTitle": "A unified approach to topology generation and optimal sizing of floorplans",
        "volume": "17",
        "issue": "2",
        "startPage": "126",
        "endPage": "135",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37288667500,
                "preferredName": "P.S. Dasgupta",
                "firstName": "P.S.",
                "lastName": "Dasgupta"
            },
            {
                "id": 38272422400,
                "preferredName": "S. Sur-Kolay",
                "firstName": "S.",
                "lastName": "Sur-Kolay"
            },
            {
                "id": 37270419600,
                "preferredName": "B.B. Bhattacharya",
                "firstName": "B.B.",
                "lastName": "Bhattacharya"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.720320",
        "publicationYear": "1998",
        "publicationDate": "Sept. 1998",
        "articleNumber": "720320",
        "articleTitle": "Cost-free scan: a low-overhead scan path design",
        "volume": "17",
        "issue": "9",
        "startPage": "852",
        "endPage": "861",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087177441,
                "preferredName": "Chih-Chang Lin",
                "firstName": null,
                "lastName": "Chih-Chang Lin"
            },
            {
                "id": 37274844200,
                "preferredName": "M. Marek-Sadowska",
                "firstName": "M.",
                "lastName": "Marek-Sadowska"
            },
            {
                "id": 37089076554,
                "preferredName": "M.T.-C. Lee",
                "firstName": "M.T.-C.",
                "lastName": "Lee"
            },
            {
                "id": 37087149292,
                "preferredName": "Kuang-Chien Chen",
                "firstName": null,
                "lastName": "Kuang-Chien Chen"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.736190",
        "publicationYear": "1998",
        "publicationDate": "Nov. 1998",
        "articleNumber": "736190",
        "articleTitle": "Optimal min-area min-cut replication in partitioned circuits",
        "volume": "17",
        "issue": "11",
        "startPage": "1175",
        "endPage": "1183",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37278140400,
                "preferredName": "H.H. Yang",
                "firstName": "H.H.",
                "lastName": "Yang"
            },
            {
                "id": 37279776500,
                "preferredName": "D.F. Wong",
                "firstName": "D.F.",
                "lastName": "Wong"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.709393",
        "publicationYear": "1998",
        "publicationDate": "July 1998",
        "articleNumber": "709393",
        "articleTitle": "An interpolated flux scheme for cellular automaton device simulation",
        "volume": "17",
        "issue": "7",
        "startPage": "553",
        "endPage": "560",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37286051800,
                "preferredName": "K. Fukuda",
                "firstName": "K.",
                "lastName": "Fukuda"
            },
            {
                "id": 37363425900,
                "preferredName": "K. Nishi",
                "firstName": "K.",
                "lastName": "Nishi"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.728915",
        "publicationYear": "1998",
        "publicationDate": "Oct. 1998",
        "articleNumber": "728915",
        "articleTitle": "Behavioral optimization using the manipulation of timing constraints",
        "volume": "17",
        "issue": "10",
        "startPage": "936",
        "endPage": "947",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37279233100,
                "preferredName": "M. Potkonjak",
                "firstName": "M.",
                "lastName": "Potkonjak"
            },
            {
                "id": 37272238500,
                "preferredName": "M. Srivastava",
                "firstName": "M.",
                "lastName": "Srivastava"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.712100",
        "publicationYear": "1998",
        "publicationDate": "Aug. 1998",
        "articleNumber": "712100",
        "articleTitle": "Event suppression by optimizing VHDL programs",
        "volume": "17",
        "issue": "8",
        "startPage": "682",
        "endPage": "691",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37086998602,
                "preferredName": "Kwang Il Park",
                "firstName": null,
                "lastName": "Kwang Il Park"
            },
            {
                "id": 37087144965,
                "preferredName": "Kyu Ho Park",
                "firstName": null,
                "lastName": "Kyu Ho Park"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.720315",
        "publicationYear": "1998",
        "publicationDate": "Sept. 1998",
        "articleNumber": "720315",
        "articleTitle": "BDD-based synthesis of extended burst-mode controllers",
        "volume": "17",
        "issue": "9",
        "startPage": "782",
        "endPage": "792",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37279387800,
                "preferredName": "K.Y. Yun",
                "firstName": "K.Y.",
                "lastName": "Yun"
            },
            {
                "id": 37276211100,
                "preferredName": "B. Lin",
                "firstName": "B.",
                "lastName": "Lin"
            },
            {
                "id": 37352445100,
                "preferredName": "D.L. Dill",
                "firstName": "D.L.",
                "lastName": "Dill"
            },
            {
                "id": 37283553100,
                "preferredName": "S. Devadas",
                "firstName": "S.",
                "lastName": "Devadas"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.736564",
        "publicationYear": "1998",
        "publicationDate": "Dec. 1998",
        "articleNumber": "736564",
        "articleTitle": "Integrated optimization capabilities in the VISTA technology CAD framework",
        "volume": "17",
        "issue": "12",
        "startPage": "1244",
        "endPage": "1251",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 38559028100,
                "preferredName": "R. Plasun",
                "firstName": "R.",
                "lastName": "Plasun"
            },
            {
                "id": 37089125251,
                "preferredName": "M. Stockinger",
                "firstName": "M.",
                "lastName": "Stockinger"
            },
            {
                "id": 38543793800,
                "preferredName": "S. Selberherr",
                "firstName": "S.",
                "lastName": "Selberherr"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.736566",
        "publicationYear": "1998",
        "publicationDate": "Dec. 1998",
        "articleNumber": "736566",
        "articleTitle": "A layout approach to monolithic microwave IC",
        "volume": "17",
        "issue": "12",
        "startPage": "1262",
        "endPage": "1272",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37373799500,
                "preferredName": "A. Nagao",
                "firstName": "A.",
                "lastName": "Nagao"
            },
            {
                "id": 37270891800,
                "preferredName": "I. Shirakawa",
                "firstName": "I.",
                "lastName": "Shirakawa"
            },
            {
                "id": 37357753400,
                "preferredName": "T. Kambe",
                "firstName": "T.",
                "lastName": "Kambe"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.728922",
        "publicationYear": "1998",
        "publicationDate": "Oct. 1998",
        "articleNumber": "728922",
        "articleTitle": "A graph representation for programmable logic arrays to facilitate testing and logic design",
        "volume": "17",
        "issue": "10",
        "startPage": "1030",
        "endPage": "1043",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087142739,
                "preferredName": "Jing-Jou Tang",
                "firstName": null,
                "lastName": "Jing-Jou Tang"
            },
            {
                "id": 37087179832,
                "preferredName": "Kuen-Jong Lee",
                "firstName": null,
                "lastName": "Kuen-Jong Lee"
            },
            {
                "id": 38257768900,
                "preferredName": "Bin-Da Liu",
                "firstName": null,
                "lastName": "Bin-Da Liu"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.703936",
        "publicationYear": "1998",
        "publicationDate": "May 1998",
        "articleNumber": "703936",
        "articleTitle": "Multicycle generalization. A new way to improve the convergence of waveform relaxation for circuit simulation",
        "volume": "17",
        "issue": "5",
        "startPage": "435",
        "endPage": "443",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 38276284400,
                "preferredName": "V.B. Dmitriev-Zdorov",
                "firstName": "V.B.",
                "lastName": "Dmitriev-Zdorov"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.700724",
        "publicationYear": "1998",
        "publicationDate": "March 1998",
        "articleNumber": "700724",
        "articleTitle": "Low-complexity fault simulation under the multiple observation time and the restricted multiple observation time testing approaches",
        "volume": "17",
        "issue": "3",
        "startPage": "269",
        "endPage": "278",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "I. Pomeranz",
                "firstName": "I.",
                "lastName": "Pomeranz"
            },
            {
                "id": 37276068300,
                "preferredName": "S.M. Reddy",
                "firstName": "S.M.",
                "lastName": "Reddy"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.736570",
        "publicationYear": "1998",
        "publicationDate": "Dec. 1998",
        "articleNumber": "736570",
        "articleTitle": "Random pattern testability of memory address logic",
        "volume": "17",
        "issue": "12",
        "startPage": "1310",
        "endPage": "1318",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37267256400,
                "preferredName": "J. Savir",
                "firstName": "J.",
                "lastName": "Savir"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.1998.673627",
        "publicationYear": "1998",
        "publicationDate": "Jan. 1998",
        "articleNumber": "673627",
        "articleTitle": "Guest Editorial",
        "volume": "17",
        "issue": "1",
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 766036324400935,
                "preferredName": "A.B. Kahng",
                "firstName": "A.B.",
                "lastName": "Kahng"
            },
            {
                "id": 37086905847,
                "preferredName": "M. Sarrafzadeh",
                "firstName": "M.",
                "lastName": "Sarrafzadeh"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.1998.736574",
        "publicationYear": "1998",
        "publicationDate": "Dec. 1998",
        "articleNumber": "736574",
        "articleTitle": "Author index",
        "volume": "17",
        "issue": "12",
        "startPage": "1340",
        "endPage": "1353",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": []
    }
]