 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -input_pins
        -nets
        -max_paths 500
        -transition_time
        -capacitance
Design : system
Version: X-2025.06-SP1
Date   : Sat Nov  8 14:55:51 2025
****************************************

Operating Conditions: tt0p8v25c_i0p8v   Library: saed14lvt_dlvl_tt0p8v25c_i0p8v
Wire Load Model Mode: top

  Startpoint: u_eth_top/miim1/outctrl/Mdo_reg
              (rising edge-triggered flip-flop)
  Endpoint: md_pad_io (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             140000                saed14lvt_dlvl_tt0p8v25c_i0p8v

  Point                                               Fanout       Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------------
  u_eth_top/miim1/outctrl/Mdo_reg/CK (SAEDRVT14_FDPRBQ_V2_4)              0.0973    0.0000     0.0000 r
  u_eth_top/miim1/outctrl/Mdo_reg/Q (SAEDRVT14_FDPRBQ_V2_4)               0.0412    0.0748     0.0748 r
  u_eth_top/miim1/outctrl/Mdo (net)                     2      47.3703              0.0000     0.0748 r
  u_eth_top/miim1/outctrl/Mdo (eth_outputcontrol)                                   0.0000     0.0748 r
  u_eth_top/miim1/Mdo (net)                                    47.3703              0.0000     0.0748 r
  u_eth_top/miim1/Mdo (eth_miim)                                                    0.0000     0.0748 r
  u_eth_top/md_pad_o (net)                                     47.3703              0.0000     0.0748 r
  u_eth_top/md_pad_o (eth_top)                                                      0.0000     0.0748 r
  md_pad_o (net)                                               47.3703              0.0000     0.0748 r
  u_iobuf/I (generic_iobuf)                                                         0.0000     0.0748 r
  u_iobuf/I (net)                                              47.3703              0.0000     0.0748 r
  u_iobuf/IO_tri/DIN (D4I1025_EW)                                         0.0412   11.1083    11.1831 r
  u_iobuf/IO_tri/PADIO (D4I1025_EW)                                       0.0624    0.3077    11.4907 r
  u_iobuf/IO (net)                                      2     907.8868              0.0000    11.4907 r
  u_iobuf/IO (generic_iobuf)                                                        0.0000    11.4907 r
  md_pad_io (net)                                             907.8868              0.0000    11.4907 r
  md_pad_io (inout)                                                       0.0624    0.0004    11.4911 r
  data arrival time                                                                           11.4911
  ------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: u_eth_top/miim1/outctrl/Mdo_reg
              (rising edge-triggered flip-flop)
  Endpoint: md_pad_io (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             140000                saed14lvt_dlvl_tt0p8v25c_i0p8v

  Point                                               Fanout       Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------------
  u_eth_top/miim1/outctrl/Mdo_reg/CK (SAEDRVT14_FDPRBQ_V2_4)              0.0973    0.0000     0.0000 r
  u_eth_top/miim1/outctrl/Mdo_reg/Q (SAEDRVT14_FDPRBQ_V2_4)               0.0354    0.0700     0.0700 f
  u_eth_top/miim1/outctrl/Mdo (net)                     2      47.3703              0.0000     0.0700 f
  u_eth_top/miim1/outctrl/Mdo (eth_outputcontrol)                                   0.0000     0.0700 f
  u_eth_top/miim1/Mdo (net)                                    47.3703              0.0000     0.0700 f
  u_eth_top/miim1/Mdo (eth_miim)                                                    0.0000     0.0700 f
  u_eth_top/md_pad_o (net)                                     47.3703              0.0000     0.0700 f
  u_eth_top/md_pad_o (eth_top)                                                      0.0000     0.0700 f
  md_pad_o (net)                                               47.3703              0.0000     0.0700 f
  u_iobuf/I (generic_iobuf)                                                         0.0000     0.0700 f
  u_iobuf/I (net)                                              47.3703              0.0000     0.0700 f
  u_iobuf/IO_tri/DIN (D4I1025_EW)                                         0.0354   11.1083    11.1783 f
  u_iobuf/IO_tri/PADIO (D4I1025_EW)                                       0.1070    0.1684    11.3467 f
  u_iobuf/IO (net)                                      2     907.8868              0.0000    11.3467 f
  u_iobuf/IO (generic_iobuf)                                                        0.0000    11.3467 f
  md_pad_io (net)                                             907.8868              0.0000    11.3467 f
  md_pad_io (inout)                                                       0.1070    0.0004    11.3471 f
  data arrival time                                                                           11.3471
  ------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: u_eth_top/miim1/outctrl/MdoEn_reg
              (rising edge-triggered flip-flop)
  Endpoint: md_pad_io (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             140000                saed14lvt_dlvl_tt0p8v25c_i0p8v

  Point                                                   Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------
  u_eth_top/miim1/outctrl/MdoEn_reg/CK (SAEDRVT14_FDPRBQ_V2_0P5)              0.0973    0.0000     0.0000 r
  u_eth_top/miim1/outctrl/MdoEn_reg/Q (SAEDRVT14_FDPRBQ_V2_0P5)               0.0045    0.0407     0.0407 r
  u_eth_top/miim1/outctrl/MdoEn (net)                       2       0.4556              0.0000     0.0407 r
  u_eth_top/miim1/outctrl/MdoEn (eth_outputcontrol)                                     0.0000     0.0407 r
  u_eth_top/miim1/MdoEn (net)                                       0.4556              0.0000     0.0407 r
  u_eth_top/miim1/MdoEn (eth_miim)                                                      0.0000     0.0407 r
  u_eth_top/md_padoe_o (net)                                        0.4556              0.0000     0.0407 r
  u_eth_top/md_padoe_o (eth_top)                                                        0.0000     0.0407 r
  md_padoe_o (net)                                                  0.4556              0.0000     0.0407 r
  U10/A (SAEDHVT14_INV_0P5)                                                   0.0045    0.0582     0.0989 r
  U10/X (SAEDHVT14_INV_0P5)                                                   0.0038    0.0054     0.1043 f
  n221 (net)                                                1       0.4695              0.0000     0.1043 f
  u_iobuf/T (generic_iobuf)                                                             0.0000     0.1043 f
  u_iobuf/T (net)                                                   0.4695              0.0000     0.1043 f
  u_iobuf/U1/A (SAEDHVT14_INV_S_1P5)                                          0.0038    0.0948     0.1991 f
  u_iobuf/U1/X (SAEDHVT14_INV_S_1P5)                                          0.0981    0.0710     0.2701 r
  u_iobuf/n2 (net)                                          1      39.8229              0.0000     0.2701 r
  u_iobuf/IO_tri/EN (D4I1025_EW)                                              0.0981    8.0437     8.3138 r
  u_iobuf/IO_tri/PADIO (D4I1025_EW)                                           0.1070    0.3958     8.7097 f
  u_iobuf/IO (net)                                          2     907.8868              0.0000     8.7097 f
  u_iobuf/IO (generic_iobuf)                                                            0.0000     8.7097 f
  md_pad_io (net)                                                 907.8868              0.0000     8.7097 f
  md_pad_io (inout)                                                           0.1070    0.0004     8.7100 f
  data arrival time                                                                                8.7100
  ----------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: u_eth_top/miim1/outctrl/MdoEn_reg
              (rising edge-triggered flip-flop)
  Endpoint: md_pad_io (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             140000                saed14lvt_dlvl_tt0p8v25c_i0p8v

  Point                                                   Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------
  u_eth_top/miim1/outctrl/MdoEn_reg/CK (SAEDRVT14_FDPRBQ_V2_0P5)              0.0973    0.0000     0.0000 r
  u_eth_top/miim1/outctrl/MdoEn_reg/Q (SAEDRVT14_FDPRBQ_V2_0P5)               0.0045    0.0407     0.0407 r
  u_eth_top/miim1/outctrl/MdoEn (net)                       2       0.4556              0.0000     0.0407 r
  u_eth_top/miim1/outctrl/MdoEn (eth_outputcontrol)                                     0.0000     0.0407 r
  u_eth_top/miim1/MdoEn (net)                                       0.4556              0.0000     0.0407 r
  u_eth_top/miim1/MdoEn (eth_miim)                                                      0.0000     0.0407 r
  u_eth_top/md_padoe_o (net)                                        0.4556              0.0000     0.0407 r
  u_eth_top/md_padoe_o (eth_top)                                                        0.0000     0.0407 r
  md_padoe_o (net)                                                  0.4556              0.0000     0.0407 r
  U10/A (SAEDHVT14_INV_0P5)                                                   0.0045    0.0582     0.0989 r
  U10/X (SAEDHVT14_INV_0P5)                                                   0.0038    0.0054     0.1043 f
  n221 (net)                                                1       0.4695              0.0000     0.1043 f
  u_iobuf/T (generic_iobuf)                                                             0.0000     0.1043 f
  u_iobuf/T (net)                                                   0.4695              0.0000     0.1043 f
  u_iobuf/U1/A (SAEDHVT14_INV_S_1P5)                                          0.0038    0.0948     0.1991 f
  u_iobuf/U1/X (SAEDHVT14_INV_S_1P5)                                          0.0981    0.0710     0.2701 r
  u_iobuf/n2 (net)                                          1      39.8229              0.0000     0.2701 r
  u_iobuf/IO_tri/EN (D4I1025_EW)                                              0.0981    8.0437     8.3138 r
  u_iobuf/IO_tri/PADIO (D4I1025_EW)                                           0.0624    0.3740     8.6879 r
  u_iobuf/IO (net)                                          2     907.8868              0.0000     8.6879 r
  u_iobuf/IO (generic_iobuf)                                                            0.0000     8.6879 r
  md_pad_io (net)                                                 907.8868              0.0000     8.6879 r
  md_pad_io (inout)                                                           0.0624    0.0004     8.6882 r
  data arrival time                                                                                8.6882
  ----------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: u_eth_top/miim1/outctrl/MdoEn_reg
              (rising edge-triggered flip-flop)
  Endpoint: md_pad_io (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             140000                saed14lvt_dlvl_tt0p8v25c_i0p8v

  Point                                                   Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------
  u_eth_top/miim1/outctrl/MdoEn_reg/CK (SAEDRVT14_FDPRBQ_V2_0P5)              0.0973    0.0000     0.0000 r
  u_eth_top/miim1/outctrl/MdoEn_reg/Q (SAEDRVT14_FDPRBQ_V2_0P5)               0.0038    0.0398     0.0398 f
  u_eth_top/miim1/outctrl/MdoEn (net)                       2       0.4556              0.0000     0.0398 f
  u_eth_top/miim1/outctrl/MdoEn (eth_outputcontrol)                                     0.0000     0.0398 f
  u_eth_top/miim1/MdoEn (net)                                       0.4556              0.0000     0.0398 f
  u_eth_top/miim1/MdoEn (eth_miim)                                                      0.0000     0.0398 f
  u_eth_top/md_padoe_o (net)                                        0.4556              0.0000     0.0398 f
  u_eth_top/md_padoe_o (eth_top)                                                        0.0000     0.0398 f
  md_padoe_o (net)                                                  0.4556              0.0000     0.0398 f
  U10/A (SAEDHVT14_INV_0P5)                                                   0.0038    0.0582     0.0981 f
  U10/X (SAEDHVT14_INV_0P5)                                                   0.0034    0.0045     0.1026 r
  n221 (net)                                                1       0.4695              0.0000     0.1026 r
  u_iobuf/T (generic_iobuf)                                                             0.0000     0.1026 r
  u_iobuf/T (net)                                                   0.4695              0.0000     0.1026 r
  u_iobuf/U1/A (SAEDHVT14_INV_S_1P5)                                          0.0034    0.0948     0.1974 r
  u_iobuf/U1/X (SAEDHVT14_INV_S_1P5)                                          0.1113    0.0802     0.2777 f
  u_iobuf/n2 (net)                                          1      39.8229              0.0000     0.2777 f
  u_iobuf/IO_tri/EN (D4I1025_EW)                                              0.1113    8.0437     8.3214 f
  u_iobuf/IO_tri/PADIO (D4I1025_EW)                                           0.0624    0.0671     8.3886 r
  u_iobuf/IO (net)                                          2     907.8868              0.0000     8.3886 r
  u_iobuf/IO (generic_iobuf)                                                            0.0000     8.3886 r
  md_pad_io (net)                                                 907.8868              0.0000     8.3886 r
  md_pad_io (inout)                                                           0.0624    0.0004     8.3889 r
  data arrival time                                                                                8.3889
  ----------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: u_eth_top/miim1/outctrl/MdoEn_reg
              (rising edge-triggered flip-flop)
  Endpoint: md_pad_io (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             140000                saed14lvt_dlvl_tt0p8v25c_i0p8v

  Point                                                   Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------------
  u_eth_top/miim1/outctrl/MdoEn_reg/CK (SAEDRVT14_FDPRBQ_V2_0P5)              0.0973    0.0000     0.0000 r
  u_eth_top/miim1/outctrl/MdoEn_reg/Q (SAEDRVT14_FDPRBQ_V2_0P5)               0.0038    0.0398     0.0398 f
  u_eth_top/miim1/outctrl/MdoEn (net)                       2       0.4556              0.0000     0.0398 f
  u_eth_top/miim1/outctrl/MdoEn (eth_outputcontrol)                                     0.0000     0.0398 f
  u_eth_top/miim1/MdoEn (net)                                       0.4556              0.0000     0.0398 f
  u_eth_top/miim1/MdoEn (eth_miim)                                                      0.0000     0.0398 f
  u_eth_top/md_padoe_o (net)                                        0.4556              0.0000     0.0398 f
  u_eth_top/md_padoe_o (eth_top)                                                        0.0000     0.0398 f
  md_padoe_o (net)                                                  0.4556              0.0000     0.0398 f
  U10/A (SAEDHVT14_INV_0P5)                                                   0.0038    0.0582     0.0981 f
  U10/X (SAEDHVT14_INV_0P5)                                                   0.0034    0.0045     0.1026 r
  n221 (net)                                                1       0.4695              0.0000     0.1026 r
  u_iobuf/T (generic_iobuf)                                                             0.0000     0.1026 r
  u_iobuf/T (net)                                                   0.4695              0.0000     0.1026 r
  u_iobuf/U1/A (SAEDHVT14_INV_S_1P5)                                          0.0034    0.0948     0.1974 r
  u_iobuf/U1/X (SAEDHVT14_INV_S_1P5)                                          0.1113    0.0802     0.2777 f
  u_iobuf/n2 (net)                                          1      39.8229              0.0000     0.2777 f
  u_iobuf/IO_tri/EN (D4I1025_EW)                                              0.1113    8.0437     8.3214 f
  u_iobuf/IO_tri/PADIO (D4I1025_EW)                                           0.1070    0.0360     8.3574 f
  u_iobuf/IO (net)                                          2     907.8868              0.0000     8.3574 f
  u_iobuf/IO (generic_iobuf)                                                            0.0000     8.3574 f
  md_pad_io (net)                                                 907.8868              0.0000     8.3574 f
  md_pad_io (inout)                                                           0.1070    0.0004     8.3577 f
  data arrival time                                                                                8.3577
  ----------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: brd_rst (input port)
  Endpoint: phy_reset_n
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             140000                saed14lvt_dlvl_tt0p8v25c_i0p8v

  Point                               Fanout       Cap     Trans      Incr       Path
  --------------------------------------------------------------------------------------
  input external delay                                              0.0000     0.0000 r
  brd_rst (in)                                            0.0000    0.0000     0.0000 r
  brd_rst (net)                         1       0.2830              0.0000     0.0000 r
  u_clocks_resets/i_brd_rst (clocks_resets)                         0.0000     0.0000 r
  u_clocks_resets/i_brd_rst (net)               0.2830              0.0000     0.0000 r
  u_clocks_resets/U3/A (SAEDHVT14_BUF_U_0P5)              0.0000    0.0572     0.0572 r
  u_clocks_resets/U3/X (SAEDHVT14_BUF_U_0P5)              0.0097    0.0105     0.0676 r
  u_clocks_resets/o_sys_rst (net)       5       1.2200              0.0000     0.0676 r
  u_clocks_resets/o_sys_rst (clocks_resets)                         0.0000     0.0676 r
  sys_rst (net)                                 1.2200              0.0000     0.0676 r
  U11/A (SAEDHVT14_INV_0P5)                               0.0097    0.0777     0.1453 r
  U11/X (SAEDHVT14_INV_0P5)                               0.0050    0.0077     0.1530 f
  phy_reset_n (net)                     3       0.4804              0.0000     0.1530 f
  phy_reset_n (out)                                       0.0050    0.0010     0.1540 f
  data arrival time                                                            0.1540
  --------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: brd_rst (input port)
  Endpoint: phy_reset_n
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             140000                saed14lvt_dlvl_tt0p8v25c_i0p8v

  Point                               Fanout       Cap     Trans      Incr       Path
  --------------------------------------------------------------------------------------
  input external delay                                              0.0000     0.0000 f
  brd_rst (in)                                            0.0000    0.0000     0.0000 f
  brd_rst (net)                         1       0.2830              0.0000     0.0000 f
  u_clocks_resets/i_brd_rst (clocks_resets)                         0.0000     0.0000 f
  u_clocks_resets/i_brd_rst (net)               0.2830              0.0000     0.0000 f
  u_clocks_resets/U3/A (SAEDHVT14_BUF_U_0P5)              0.0000    0.0572     0.0572 f
  u_clocks_resets/U3/X (SAEDHVT14_BUF_U_0P5)              0.0075    0.0095     0.0667 f
  u_clocks_resets/o_sys_rst (net)       5       1.2200              0.0000     0.0667 f
  u_clocks_resets/o_sys_rst (clocks_resets)                         0.0000     0.0667 f
  sys_rst (net)                                 1.2200              0.0000     0.0667 f
  U11/A (SAEDHVT14_INV_0P5)                               0.0075    0.0777     0.1444 f
  U11/X (SAEDHVT14_INV_0P5)                               0.0043    0.0061     0.1505 r
  phy_reset_n (net)                     3       0.4804              0.0000     0.1505 r
  phy_reset_n (out)                                       0.0043    0.0010     0.1515 r
  data arrival time                                                            0.1515
  --------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: u_uart0/txd_reg
              (rising edge-triggered flip-flop)
  Endpoint: o_uart0_rx (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             140000                saed14lvt_dlvl_tt0p8v25c_i0p8v

  Point                                Fanout       Cap     Trans      Incr       Path
  ---------------------------------------------------------------------------------------
  u_uart0/txd_reg/CK (SAEDHVT14_FDPQB_V2LP_1)              0.0398    0.0000     0.0000 r
  u_uart0/txd_reg/QN (SAEDHVT14_FDPQB_V2LP_1)              0.0049    0.0350     0.0350 r
  u_uart0/n4 (net)                       2       0.4901              0.0000     0.0350 r
  u_uart0/U884/A (SAEDHVT14_INV_0P5)                       0.0049    0.0582     0.0933 r
  u_uart0/U884/X (SAEDHVT14_INV_0P5)                       0.0018    0.0035     0.0968 f
  u_uart0/o_uart_txd (net)               1       0.0029              0.0000     0.0968 f
  u_uart0/o_uart_txd (uart_1)                                        0.0000     0.0968 f
  o_uart0_rx (net)                               0.0029              0.0000     0.0968 f
  o_uart0_rx (out)                                         0.0018    0.0006     0.0974 f
  data arrival time                                                             0.0974
  ---------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: u_uart1/txd_reg
              (rising edge-triggered flip-flop)
  Endpoint: o_uart1_rx (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             140000                saed14lvt_dlvl_tt0p8v25c_i0p8v

  Point                                Fanout       Cap     Trans      Incr       Path
  ---------------------------------------------------------------------------------------
  u_uart1/txd_reg/CK (SAEDHVT14_FDPQB_V2LP_1)              0.0398    0.0000     0.0000 r
  u_uart1/txd_reg/QN (SAEDHVT14_FDPQB_V2LP_1)              0.0049    0.0350     0.0350 r
  u_uart1/n2037 (net)                    2       0.4901              0.0000     0.0350 r
  u_uart1/U884/A (SAEDHVT14_INV_0P5)                       0.0049    0.0582     0.0933 r
  u_uart1/U884/X (SAEDHVT14_INV_0P5)                       0.0018    0.0035     0.0968 f
  u_uart1/o_uart_txd (net)               1       0.0029              0.0000     0.0968 f
  u_uart1/o_uart_txd (uart_0)                                        0.0000     0.0968 f
  o_uart1_rx (net)                               0.0029              0.0000     0.0968 f
  o_uart1_rx (out)                                         0.0018    0.0006     0.0974 f
  data arrival time                                                             0.0974
  ---------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: u_uart0/txd_reg
              (rising edge-triggered flip-flop)
  Endpoint: o_uart0_rx (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             140000                saed14lvt_dlvl_tt0p8v25c_i0p8v

  Point                                Fanout       Cap     Trans      Incr       Path
  ---------------------------------------------------------------------------------------
  u_uart0/txd_reg/CK (SAEDHVT14_FDPQB_V2LP_1)              0.0398    0.0000     0.0000 r
  u_uart0/txd_reg/QN (SAEDHVT14_FDPQB_V2LP_1)              0.0043    0.0336     0.0336 f
  u_uart0/n4 (net)                       2       0.4901              0.0000     0.0336 f
  u_uart0/U884/A (SAEDHVT14_INV_0P5)                       0.0043    0.0582     0.0918 f
  u_uart0/U884/X (SAEDHVT14_INV_0P5)                       0.0017    0.0029     0.0947 r
  u_uart0/o_uart_txd (net)               1       0.0029              0.0000     0.0947 r
  u_uart0/o_uart_txd (uart_1)                                        0.0000     0.0947 r
  o_uart0_rx (net)                               0.0029              0.0000     0.0947 r
  o_uart0_rx (out)                                         0.0017    0.0006     0.0953 r
  data arrival time                                                             0.0953
  ---------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: u_uart1/txd_reg
              (rising edge-triggered flip-flop)
  Endpoint: o_uart1_rx (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             140000                saed14lvt_dlvl_tt0p8v25c_i0p8v

  Point                                Fanout       Cap     Trans      Incr       Path
  ---------------------------------------------------------------------------------------
  u_uart1/txd_reg/CK (SAEDHVT14_FDPQB_V2LP_1)              0.0398    0.0000     0.0000 r
  u_uart1/txd_reg/QN (SAEDHVT14_FDPQB_V2LP_1)              0.0043    0.0336     0.0336 f
  u_uart1/n2037 (net)                    2       0.4901              0.0000     0.0336 f
  u_uart1/U884/A (SAEDHVT14_INV_0P5)                       0.0043    0.0582     0.0918 f
  u_uart1/U884/X (SAEDHVT14_INV_0P5)                       0.0017    0.0029     0.0947 r
  u_uart1/o_uart_txd (net)               1       0.0029              0.0000     0.0947 r
  u_uart1/o_uart_txd (uart_0)                                        0.0000     0.0947 r
  o_uart1_rx (net)                               0.0029              0.0000     0.0947 r
  o_uart1_rx (out)                                         0.0017    0.0006     0.0953 r
  data arrival time                                                             0.0953
  ---------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: u_eth_top/miim1/clkgen/Mdc_reg
              (rising edge-triggered flip-flop)
  Endpoint: mdc_pad_o (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             140000                saed14lvt_dlvl_tt0p8v25c_i0p8v

  Point                                                Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------------
  u_eth_top/miim1/clkgen/Mdc_reg/CK (SAEDRVT14_FDPRBQ_V2_0P5)              0.0973    0.0000     0.0000 r
  u_eth_top/miim1/clkgen/Mdc_reg/Q (SAEDRVT14_FDPRBQ_V2_0P5)               0.0071    0.0429     0.0429 r
  u_eth_top/miim1/clkgen/Mdc (net)                       4       0.9057              0.0000     0.0429 r
  u_eth_top/miim1/clkgen/Mdc (eth_clockgen)                                          0.0000     0.0429 r
  u_eth_top/miim1/Mdc (net)                                      0.9057              0.0000     0.0429 r
  u_eth_top/miim1/Mdc (eth_miim)                                                     0.0000     0.0429 r
  u_eth_top/mdc_pad_o (net)                                      0.9057              0.0000     0.0429 r
  u_eth_top/mdc_pad_o (eth_top)                                                      0.0000     0.0429 r
  mdc_pad_o (net)                                                0.9057              0.0000     0.0429 r
  mdc_pad_o (out)                                                          0.0071    0.0012     0.0440 r
  data arrival time                                                                             0.0440
  -------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: u_eth_top/txethmac1/MTxD_reg_3_
              (rising edge-triggered flip-flop)
  Endpoint: mtxd_pad_o[3]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             140000                saed14lvt_dlvl_tt0p8v25c_i0p8v

  Point                                                 Fanout       Cap     Trans      Incr       Path
  --------------------------------------------------------------------------------------------------------
  u_eth_top/txethmac1/MTxD_reg_3_/CK (SAEDRVT14_FDPRBQ_V2_0P5)              0.1297    0.0000     0.0000 r
  u_eth_top/txethmac1/MTxD_reg_3_/Q (SAEDRVT14_FDPRBQ_V2_0P5)               0.0031    0.0427     0.0427 r
  u_eth_top/txethmac1/MTxD[3] (net)                       2       0.2120              0.0000     0.0427 r
  u_eth_top/txethmac1/MTxD[3] (eth_txethmac)                                          0.0000     0.0427 r
  u_eth_top/mtxd_pad_o[3] (net)                                   0.2120              0.0000     0.0427 r
  u_eth_top/mtxd_pad_o[3] (eth_top)                                                   0.0000     0.0427 r
  mtxd_pad_o[3] (net)                                             0.2120              0.0000     0.0427 r
  mtxd_pad_o[3] (out)                                                       0.0031    0.0008     0.0435 r
  data arrival time                                                                              0.0435
  --------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: u_eth_top/txethmac1/MTxD_reg_2_
              (rising edge-triggered flip-flop)
  Endpoint: mtxd_pad_o[2]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             140000                saed14lvt_dlvl_tt0p8v25c_i0p8v

  Point                                                 Fanout       Cap     Trans      Incr       Path
  --------------------------------------------------------------------------------------------------------
  u_eth_top/txethmac1/MTxD_reg_2_/CK (SAEDRVT14_FDPRBQ_V2_0P5)              0.1297    0.0000     0.0000 r
  u_eth_top/txethmac1/MTxD_reg_2_/Q (SAEDRVT14_FDPRBQ_V2_0P5)               0.0031    0.0427     0.0427 r
  u_eth_top/txethmac1/MTxD[2] (net)                       2       0.2120              0.0000     0.0427 r
  u_eth_top/txethmac1/MTxD[2] (eth_txethmac)                                          0.0000     0.0427 r
  u_eth_top/mtxd_pad_o[2] (net)                                   0.2120              0.0000     0.0427 r
  u_eth_top/mtxd_pad_o[2] (eth_top)                                                   0.0000     0.0427 r
  mtxd_pad_o[2] (net)                                             0.2120              0.0000     0.0427 r
  mtxd_pad_o[2] (out)                                                       0.0031    0.0008     0.0435 r
  data arrival time                                                                              0.0435
  --------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: u_eth_top/txethmac1/MTxD_reg_1_
              (rising edge-triggered flip-flop)
  Endpoint: mtxd_pad_o[1]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             140000                saed14lvt_dlvl_tt0p8v25c_i0p8v

  Point                                                 Fanout       Cap     Trans      Incr       Path
  --------------------------------------------------------------------------------------------------------
  u_eth_top/txethmac1/MTxD_reg_1_/CK (SAEDRVT14_FDPRBQ_V2_0P5)              0.1297    0.0000     0.0000 r
  u_eth_top/txethmac1/MTxD_reg_1_/Q (SAEDRVT14_FDPRBQ_V2_0P5)               0.0031    0.0427     0.0427 r
  u_eth_top/txethmac1/MTxD[1] (net)                       2       0.2120              0.0000     0.0427 r
  u_eth_top/txethmac1/MTxD[1] (eth_txethmac)                                          0.0000     0.0427 r
  u_eth_top/mtxd_pad_o[1] (net)                                   0.2120              0.0000     0.0427 r
  u_eth_top/mtxd_pad_o[1] (eth_top)                                                   0.0000     0.0427 r
  mtxd_pad_o[1] (net)                                             0.2120              0.0000     0.0427 r
  mtxd_pad_o[1] (out)                                                       0.0031    0.0008     0.0435 r
  data arrival time                                                                              0.0435
  --------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: u_eth_top/txethmac1/MTxD_reg_0_
              (rising edge-triggered flip-flop)
  Endpoint: mtxd_pad_o[0]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             140000                saed14lvt_dlvl_tt0p8v25c_i0p8v

  Point                                                 Fanout       Cap     Trans      Incr       Path
  --------------------------------------------------------------------------------------------------------
  u_eth_top/txethmac1/MTxD_reg_0_/CK (SAEDRVT14_FDPRBQ_V2_0P5)              0.1297    0.0000     0.0000 r
  u_eth_top/txethmac1/MTxD_reg_0_/Q (SAEDRVT14_FDPRBQ_V2_0P5)               0.0031    0.0427     0.0427 r
  u_eth_top/txethmac1/MTxD[0] (net)                       2       0.2120              0.0000     0.0427 r
  u_eth_top/txethmac1/MTxD[0] (eth_txethmac)                                          0.0000     0.0427 r
  u_eth_top/mtxd_pad_o[0] (net)                                   0.2120              0.0000     0.0427 r
  u_eth_top/mtxd_pad_o[0] (eth_top)                                                   0.0000     0.0427 r
  mtxd_pad_o[0] (net)                                             0.2120              0.0000     0.0427 r
  mtxd_pad_o[0] (out)                                                       0.0031    0.0008     0.0435 r
  data arrival time                                                                              0.0435
  --------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: u_eth_top/txethmac1/MTxEn_reg
              (rising edge-triggered flip-flop)
  Endpoint: mtxen_pad_o
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             140000                saed14lvt_dlvl_tt0p8v25c_i0p8v

  Point                                               Fanout       Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------------
  u_eth_top/txethmac1/MTxEn_reg/CK (SAEDRVT14_FDPRBQ_V2_0P5)              0.1297    0.0000     0.0000 r
  u_eth_top/txethmac1/MTxEn_reg/Q (SAEDRVT14_FDPRBQ_V2_0P5)               0.0031    0.0427     0.0427 r
  u_eth_top/txethmac1/MTxEn (net)                       2       0.2088              0.0000     0.0427 r
  u_eth_top/txethmac1/MTxEn (eth_txethmac)                                          0.0000     0.0427 r
  u_eth_top/mtxen_pad_o (net)                                   0.2088              0.0000     0.0427 r
  u_eth_top/mtxen_pad_o (eth_top)                                                   0.0000     0.0427 r
  mtxen_pad_o (net)                                             0.2088              0.0000     0.0427 r
  mtxen_pad_o (out)                                                       0.0031    0.0008     0.0435 r
  data arrival time                                                                            0.0435
  ------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: u_eth_top/txethmac1/MTxErr_reg
              (rising edge-triggered flip-flop)
  Endpoint: mtxerr_pad_o
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             140000                saed14lvt_dlvl_tt0p8v25c_i0p8v

  Point                                                Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------------
  u_eth_top/txethmac1/MTxErr_reg/CK (SAEDRVT14_FDPRBQ_V2_0P5)              0.1297    0.0000     0.0000 r
  u_eth_top/txethmac1/MTxErr_reg/Q (SAEDRVT14_FDPRBQ_V2_0P5)               0.0031    0.0427     0.0427 r
  u_eth_top/txethmac1/MTxErr (net)                       2       0.2088              0.0000     0.0427 r
  u_eth_top/txethmac1/MTxErr (eth_txethmac)                                          0.0000     0.0427 r
  u_eth_top/mtxerr_pad_o (net)                                   0.2088              0.0000     0.0427 r
  u_eth_top/mtxerr_pad_o (eth_top)                                                   0.0000     0.0427 r
  mtxerr_pad_o (net)                                             0.2088              0.0000     0.0427 r
  mtxerr_pad_o (out)                                                       0.0031    0.0008     0.0435 r
  data arrival time                                                                             0.0435
  -------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: u_eth_top/miim1/clkgen/Mdc_reg
              (rising edge-triggered flip-flop)
  Endpoint: mdc_pad_o (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             140000                saed14lvt_dlvl_tt0p8v25c_i0p8v

  Point                                                Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------------
  u_eth_top/miim1/clkgen/Mdc_reg/CK (SAEDRVT14_FDPRBQ_V2_0P5)              0.0973    0.0000     0.0000 r
  u_eth_top/miim1/clkgen/Mdc_reg/Q (SAEDRVT14_FDPRBQ_V2_0P5)               0.0060    0.0416     0.0416 f
  u_eth_top/miim1/clkgen/Mdc (net)                       4       0.9057              0.0000     0.0416 f
  u_eth_top/miim1/clkgen/Mdc (eth_clockgen)                                          0.0000     0.0416 f
  u_eth_top/miim1/Mdc (net)                                      0.9057              0.0000     0.0416 f
  u_eth_top/miim1/Mdc (eth_miim)                                                     0.0000     0.0416 f
  u_eth_top/mdc_pad_o (net)                                      0.9057              0.0000     0.0416 f
  u_eth_top/mdc_pad_o (eth_top)                                                      0.0000     0.0416 f
  mdc_pad_o (net)                                                0.9057              0.0000     0.0416 f
  mdc_pad_o (out)                                                          0.0060    0.0012     0.0428 f
  data arrival time                                                                             0.0428
  -------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: u_eth_top/txethmac1/MTxD_reg_3_
              (rising edge-triggered flip-flop)
  Endpoint: mtxd_pad_o[3]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             140000                saed14lvt_dlvl_tt0p8v25c_i0p8v

  Point                                                 Fanout       Cap     Trans      Incr       Path
  --------------------------------------------------------------------------------------------------------
  u_eth_top/txethmac1/MTxD_reg_3_/CK (SAEDRVT14_FDPRBQ_V2_0P5)              0.1297    0.0000     0.0000 r
  u_eth_top/txethmac1/MTxD_reg_3_/Q (SAEDRVT14_FDPRBQ_V2_0P5)               0.0027    0.0416     0.0416 f
  u_eth_top/txethmac1/MTxD[3] (net)                       2       0.2120              0.0000     0.0416 f
  u_eth_top/txethmac1/MTxD[3] (eth_txethmac)                                          0.0000     0.0416 f
  u_eth_top/mtxd_pad_o[3] (net)                                   0.2120              0.0000     0.0416 f
  u_eth_top/mtxd_pad_o[3] (eth_top)                                                   0.0000     0.0416 f
  mtxd_pad_o[3] (net)                                             0.2120              0.0000     0.0416 f
  mtxd_pad_o[3] (out)                                                       0.0027    0.0008     0.0424 f
  data arrival time                                                                              0.0424
  --------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: u_eth_top/txethmac1/MTxD_reg_2_
              (rising edge-triggered flip-flop)
  Endpoint: mtxd_pad_o[2]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             140000                saed14lvt_dlvl_tt0p8v25c_i0p8v

  Point                                                 Fanout       Cap     Trans      Incr       Path
  --------------------------------------------------------------------------------------------------------
  u_eth_top/txethmac1/MTxD_reg_2_/CK (SAEDRVT14_FDPRBQ_V2_0P5)              0.1297    0.0000     0.0000 r
  u_eth_top/txethmac1/MTxD_reg_2_/Q (SAEDRVT14_FDPRBQ_V2_0P5)               0.0027    0.0416     0.0416 f
  u_eth_top/txethmac1/MTxD[2] (net)                       2       0.2120              0.0000     0.0416 f
  u_eth_top/txethmac1/MTxD[2] (eth_txethmac)                                          0.0000     0.0416 f
  u_eth_top/mtxd_pad_o[2] (net)                                   0.2120              0.0000     0.0416 f
  u_eth_top/mtxd_pad_o[2] (eth_top)                                                   0.0000     0.0416 f
  mtxd_pad_o[2] (net)                                             0.2120              0.0000     0.0416 f
  mtxd_pad_o[2] (out)                                                       0.0027    0.0008     0.0424 f
  data arrival time                                                                              0.0424
  --------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: u_eth_top/txethmac1/MTxD_reg_1_
              (rising edge-triggered flip-flop)
  Endpoint: mtxd_pad_o[1]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             140000                saed14lvt_dlvl_tt0p8v25c_i0p8v

  Point                                                 Fanout       Cap     Trans      Incr       Path
  --------------------------------------------------------------------------------------------------------
  u_eth_top/txethmac1/MTxD_reg_1_/CK (SAEDRVT14_FDPRBQ_V2_0P5)              0.1297    0.0000     0.0000 r
  u_eth_top/txethmac1/MTxD_reg_1_/Q (SAEDRVT14_FDPRBQ_V2_0P5)               0.0027    0.0416     0.0416 f
  u_eth_top/txethmac1/MTxD[1] (net)                       2       0.2120              0.0000     0.0416 f
  u_eth_top/txethmac1/MTxD[1] (eth_txethmac)                                          0.0000     0.0416 f
  u_eth_top/mtxd_pad_o[1] (net)                                   0.2120              0.0000     0.0416 f
  u_eth_top/mtxd_pad_o[1] (eth_top)                                                   0.0000     0.0416 f
  mtxd_pad_o[1] (net)                                             0.2120              0.0000     0.0416 f
  mtxd_pad_o[1] (out)                                                       0.0027    0.0008     0.0424 f
  data arrival time                                                                              0.0424
  --------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: u_eth_top/txethmac1/MTxD_reg_0_
              (rising edge-triggered flip-flop)
  Endpoint: mtxd_pad_o[0]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             140000                saed14lvt_dlvl_tt0p8v25c_i0p8v

  Point                                                 Fanout       Cap     Trans      Incr       Path
  --------------------------------------------------------------------------------------------------------
  u_eth_top/txethmac1/MTxD_reg_0_/CK (SAEDRVT14_FDPRBQ_V2_0P5)              0.1297    0.0000     0.0000 r
  u_eth_top/txethmac1/MTxD_reg_0_/Q (SAEDRVT14_FDPRBQ_V2_0P5)               0.0027    0.0416     0.0416 f
  u_eth_top/txethmac1/MTxD[0] (net)                       2       0.2120              0.0000     0.0416 f
  u_eth_top/txethmac1/MTxD[0] (eth_txethmac)                                          0.0000     0.0416 f
  u_eth_top/mtxd_pad_o[0] (net)                                   0.2120              0.0000     0.0416 f
  u_eth_top/mtxd_pad_o[0] (eth_top)                                                   0.0000     0.0416 f
  mtxd_pad_o[0] (net)                                             0.2120              0.0000     0.0416 f
  mtxd_pad_o[0] (out)                                                       0.0027    0.0008     0.0424 f
  data arrival time                                                                              0.0424
  --------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: u_eth_top/txethmac1/MTxEn_reg
              (rising edge-triggered flip-flop)
  Endpoint: mtxen_pad_o
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             140000                saed14lvt_dlvl_tt0p8v25c_i0p8v

  Point                                               Fanout       Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------------
  u_eth_top/txethmac1/MTxEn_reg/CK (SAEDRVT14_FDPRBQ_V2_0P5)              0.1297    0.0000     0.0000 r
  u_eth_top/txethmac1/MTxEn_reg/Q (SAEDRVT14_FDPRBQ_V2_0P5)               0.0027    0.0416     0.0416 f
  u_eth_top/txethmac1/MTxEn (net)                       2       0.2088              0.0000     0.0416 f
  u_eth_top/txethmac1/MTxEn (eth_txethmac)                                          0.0000     0.0416 f
  u_eth_top/mtxen_pad_o (net)                                   0.2088              0.0000     0.0416 f
  u_eth_top/mtxen_pad_o (eth_top)                                                   0.0000     0.0416 f
  mtxen_pad_o (net)                                             0.2088              0.0000     0.0416 f
  mtxen_pad_o (out)                                                       0.0027    0.0008     0.0424 f
  data arrival time                                                                            0.0424
  ------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: u_eth_top/txethmac1/MTxErr_reg
              (rising edge-triggered flip-flop)
  Endpoint: mtxerr_pad_o
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             140000                saed14lvt_dlvl_tt0p8v25c_i0p8v

  Point                                                Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------------
  u_eth_top/txethmac1/MTxErr_reg/CK (SAEDRVT14_FDPRBQ_V2_0P5)              0.1297    0.0000     0.0000 r
  u_eth_top/txethmac1/MTxErr_reg/Q (SAEDRVT14_FDPRBQ_V2_0P5)               0.0027    0.0416     0.0416 f
  u_eth_top/txethmac1/MTxErr (net)                       2       0.2088              0.0000     0.0416 f
  u_eth_top/txethmac1/MTxErr (eth_txethmac)                                          0.0000     0.0416 f
  u_eth_top/mtxerr_pad_o (net)                                   0.2088              0.0000     0.0416 f
  u_eth_top/mtxerr_pad_o (eth_top)                                                   0.0000     0.0416 f
  mtxerr_pad_o (net)                                             0.2088              0.0000     0.0416 f
  mtxerr_pad_o (out)                                                       0.0027    0.0008     0.0424 f
  data arrival time                                                                             0.0424
  -------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: u_uart0/rxen_reg
              (rising edge-triggered flip-flop)
  Endpoint: o_uart0_cts
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             140000                saed14lvt_dlvl_tt0p8v25c_i0p8v

  Point                                 Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------
  u_uart0/rxen_reg/CK (SAEDHVT14_FDPQB_V2LP_1)              0.0410    0.0000     0.0000 r
  u_uart0/rxen_reg/QN (SAEDHVT14_FDPQB_V2LP_1)              0.0048    0.0352     0.0352 r
  u_uart0/o_uart_rts_n (net)              2       0.4512              0.0000     0.0352 r
  u_uart0/o_uart_rts_n (uart_1)                                       0.0000     0.0352 r
  o_uart0_cts (net)                               0.4512              0.0000     0.0352 r
  o_uart0_cts (out)                                         0.0048    0.0008     0.0360 r
  data arrival time                                                              0.0360
  ----------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: u_uart1/rxen_reg
              (rising edge-triggered flip-flop)
  Endpoint: o_uart1_cts
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             140000                saed14lvt_dlvl_tt0p8v25c_i0p8v

  Point                                 Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------
  u_uart1/rxen_reg/CK (SAEDHVT14_FDPQB_V2LP_1)              0.0402    0.0000     0.0000 r
  u_uart1/rxen_reg/QN (SAEDHVT14_FDPQB_V2LP_1)              0.0048    0.0350     0.0350 r
  u_uart1/o_uart_rts_n (net)              2       0.4512              0.0000     0.0350 r
  u_uart1/o_uart_rts_n (uart_0)                                       0.0000     0.0350 r
  o_uart1_cts (net)                               0.4512              0.0000     0.0350 r
  o_uart1_cts (out)                                         0.0048    0.0008     0.0358 r
  data arrival time                                                              0.0358
  ----------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: u_uart0/rxen_reg
              (rising edge-triggered flip-flop)
  Endpoint: o_uart0_cts
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             140000                saed14lvt_dlvl_tt0p8v25c_i0p8v

  Point                                 Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------
  u_uart0/rxen_reg/CK (SAEDHVT14_FDPQB_V2LP_1)              0.0410    0.0000     0.0000 r
  u_uart0/rxen_reg/QN (SAEDHVT14_FDPQB_V2LP_1)              0.0041    0.0337     0.0337 f
  u_uart0/o_uart_rts_n (net)              2       0.4512              0.0000     0.0337 f
  u_uart0/o_uart_rts_n (uart_1)                                       0.0000     0.0337 f
  o_uart0_cts (net)                               0.4512              0.0000     0.0337 f
  o_uart0_cts (out)                                         0.0041    0.0008     0.0345 f
  data arrival time                                                              0.0345
  ----------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: u_uart1/rxen_reg
              (rising edge-triggered flip-flop)
  Endpoint: o_uart1_cts
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system             140000                saed14lvt_dlvl_tt0p8v25c_i0p8v

  Point                                 Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------
  u_uart1/rxen_reg/CK (SAEDHVT14_FDPQB_V2LP_1)              0.0402    0.0000     0.0000 r
  u_uart1/rxen_reg/QN (SAEDHVT14_FDPQB_V2LP_1)              0.0041    0.0335     0.0335 f
  u_uart1/o_uart_rts_n (net)              2       0.4512              0.0000     0.0335 f
  u_uart1/o_uart_rts_n (uart_0)                                       0.0000     0.0335 f
  o_uart1_cts (net)                               0.4512              0.0000     0.0335 f
  o_uart1_cts (out)                                         0.0041    0.0008     0.0343 f
  data arrival time                                                              0.0343
  ----------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_dq[15] (internal pin)
  Endpoint: ddr3_dq[15]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_dq[15] (inout)                              0.0000    0.0000     0.0000 r
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_dq[14] (internal pin)
  Endpoint: ddr3_dq[14]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_dq[14] (inout)                              0.0000    0.0000     0.0000 r
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_dq[13] (internal pin)
  Endpoint: ddr3_dq[13]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_dq[13] (inout)                              0.0000    0.0000     0.0000 r
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_dq[12] (internal pin)
  Endpoint: ddr3_dq[12]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_dq[12] (inout)                              0.0000    0.0000     0.0000 r
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_dq[11] (internal pin)
  Endpoint: ddr3_dq[11]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_dq[11] (inout)                              0.0000    0.0000     0.0000 r
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_dq[10] (internal pin)
  Endpoint: ddr3_dq[10]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_dq[10] (inout)                              0.0000    0.0000     0.0000 r
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_dq[9] (internal pin)
  Endpoint: ddr3_dq[9] (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_dq[9] (inout)                               0.0000    0.0000     0.0000 r
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_dq[8] (internal pin)
  Endpoint: ddr3_dq[8] (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_dq[8] (inout)                               0.0000    0.0000     0.0000 r
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_dq[7] (internal pin)
  Endpoint: ddr3_dq[7] (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_dq[7] (inout)                               0.0000    0.0000     0.0000 r
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_dq[6] (internal pin)
  Endpoint: ddr3_dq[6] (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_dq[6] (inout)                               0.0000    0.0000     0.0000 r
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_dq[5] (internal pin)
  Endpoint: ddr3_dq[5] (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_dq[5] (inout)                               0.0000    0.0000     0.0000 r
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_dq[4] (internal pin)
  Endpoint: ddr3_dq[4] (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_dq[4] (inout)                               0.0000    0.0000     0.0000 r
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_dq[3] (internal pin)
  Endpoint: ddr3_dq[3] (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_dq[3] (inout)                               0.0000    0.0000     0.0000 r
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_dq[2] (internal pin)
  Endpoint: ddr3_dq[2] (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_dq[2] (inout)                               0.0000    0.0000     0.0000 r
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_dq[1] (internal pin)
  Endpoint: ddr3_dq[1] (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_dq[1] (inout)                               0.0000    0.0000     0.0000 r
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_dq[0] (internal pin)
  Endpoint: ddr3_dq[0] (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_dq[0] (inout)                               0.0000    0.0000     0.0000 r
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_addr[12] (internal pin)
  Endpoint: ddr3_addr[12]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_addr[12] (out)                              0.0000    0.0000     0.0000 r
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_addr[11] (internal pin)
  Endpoint: ddr3_addr[11]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_addr[11] (out)                              0.0000    0.0000     0.0000 r
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_addr[10] (internal pin)
  Endpoint: ddr3_addr[10]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_addr[10] (out)                              0.0000    0.0000     0.0000 r
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_addr[9] (internal pin)
  Endpoint: ddr3_addr[9]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_addr[9] (out)                               0.0000    0.0000     0.0000 r
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_addr[8] (internal pin)
  Endpoint: ddr3_addr[8]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_addr[8] (out)                               0.0000    0.0000     0.0000 r
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_addr[7] (internal pin)
  Endpoint: ddr3_addr[7]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_addr[7] (out)                               0.0000    0.0000     0.0000 r
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_addr[6] (internal pin)
  Endpoint: ddr3_addr[6]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_addr[6] (out)                               0.0000    0.0000     0.0000 r
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_addr[5] (internal pin)
  Endpoint: ddr3_addr[5]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_addr[5] (out)                               0.0000    0.0000     0.0000 r
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_addr[4] (internal pin)
  Endpoint: ddr3_addr[4]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_addr[4] (out)                               0.0000    0.0000     0.0000 r
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_addr[3] (internal pin)
  Endpoint: ddr3_addr[3]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_addr[3] (out)                               0.0000    0.0000     0.0000 r
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_addr[2] (internal pin)
  Endpoint: ddr3_addr[2]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_addr[2] (out)                               0.0000    0.0000     0.0000 r
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_addr[1] (internal pin)
  Endpoint: ddr3_addr[1]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_addr[1] (out)                               0.0000    0.0000     0.0000 r
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_addr[0] (internal pin)
  Endpoint: ddr3_addr[0]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_addr[0] (out)                               0.0000    0.0000     0.0000 r
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_ba[2] (internal pin)
  Endpoint: ddr3_ba[2] (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_ba[2] (out)                                 0.0000    0.0000     0.0000 r
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_ba[1] (internal pin)
  Endpoint: ddr3_ba[1] (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_ba[1] (out)                                 0.0000    0.0000     0.0000 r
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_ba[0] (internal pin)
  Endpoint: ddr3_ba[0] (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_ba[0] (out)                                 0.0000    0.0000     0.0000 r
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_ras_n (internal pin)
  Endpoint: ddr3_ras_n (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_ras_n (out)                                 0.0000    0.0000     0.0000 r
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_cas_n (internal pin)
  Endpoint: ddr3_cas_n (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_cas_n (out)                                 0.0000    0.0000     0.0000 r
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_we_n (internal pin)
  Endpoint: ddr3_we_n (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_we_n (out)                                  0.0000    0.0000     0.0000 r
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_odt (internal pin)
  Endpoint: ddr3_odt (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_odt (out)                                   0.0000    0.0000     0.0000 r
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_reset_n (internal pin)
  Endpoint: ddr3_reset_n
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_reset_n (out)                               0.0000    0.0000     0.0000 r
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_cke (internal pin)
  Endpoint: ddr3_cke (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_cke (out)                                   0.0000    0.0000     0.0000 r
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_dm[1] (internal pin)
  Endpoint: ddr3_dm[1] (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_dm[1] (out)                                 0.0000    0.0000     0.0000 r
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_dm[0] (internal pin)
  Endpoint: ddr3_dm[0] (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_dm[0] (out)                                 0.0000    0.0000     0.0000 r
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_dqs_p[1] (internal pin)
  Endpoint: ddr3_dqs_p[1]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_dqs_p[1] (inout)                            0.0000    0.0000     0.0000 r
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_dqs_p[0] (internal pin)
  Endpoint: ddr3_dqs_p[0]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_dqs_p[0] (inout)                            0.0000    0.0000     0.0000 r
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_dqs_n[1] (internal pin)
  Endpoint: ddr3_dqs_n[1]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_dqs_n[1] (inout)                            0.0000    0.0000     0.0000 r
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_dqs_n[0] (internal pin)
  Endpoint: ddr3_dqs_n[0]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_dqs_n[0] (inout)                            0.0000    0.0000     0.0000 r
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_ck_p (internal pin)
  Endpoint: ddr3_ck_p (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_ck_p (out)                                  0.0000    0.0000     0.0000 r
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_ck_n (internal pin)
  Endpoint: ddr3_ck_n (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_ck_n (out)                                  0.0000    0.0000     0.0000 r
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_dq[15] (internal pin)
  Endpoint: ddr3_dq[15]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_dq[15] (inout)                              0.0000    0.0000     0.0000 f
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_dq[14] (internal pin)
  Endpoint: ddr3_dq[14]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_dq[14] (inout)                              0.0000    0.0000     0.0000 f
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_dq[13] (internal pin)
  Endpoint: ddr3_dq[13]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_dq[13] (inout)                              0.0000    0.0000     0.0000 f
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_dq[12] (internal pin)
  Endpoint: ddr3_dq[12]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_dq[12] (inout)                              0.0000    0.0000     0.0000 f
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_dq[11] (internal pin)
  Endpoint: ddr3_dq[11]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_dq[11] (inout)                              0.0000    0.0000     0.0000 f
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_dq[10] (internal pin)
  Endpoint: ddr3_dq[10]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_dq[10] (inout)                              0.0000    0.0000     0.0000 f
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_dq[9] (internal pin)
  Endpoint: ddr3_dq[9] (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_dq[9] (inout)                               0.0000    0.0000     0.0000 f
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_dq[8] (internal pin)
  Endpoint: ddr3_dq[8] (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_dq[8] (inout)                               0.0000    0.0000     0.0000 f
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_dq[7] (internal pin)
  Endpoint: ddr3_dq[7] (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_dq[7] (inout)                               0.0000    0.0000     0.0000 f
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_dq[6] (internal pin)
  Endpoint: ddr3_dq[6] (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_dq[6] (inout)                               0.0000    0.0000     0.0000 f
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_dq[5] (internal pin)
  Endpoint: ddr3_dq[5] (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_dq[5] (inout)                               0.0000    0.0000     0.0000 f
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_dq[4] (internal pin)
  Endpoint: ddr3_dq[4] (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_dq[4] (inout)                               0.0000    0.0000     0.0000 f
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_dq[3] (internal pin)
  Endpoint: ddr3_dq[3] (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_dq[3] (inout)                               0.0000    0.0000     0.0000 f
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_dq[2] (internal pin)
  Endpoint: ddr3_dq[2] (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_dq[2] (inout)                               0.0000    0.0000     0.0000 f
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_dq[1] (internal pin)
  Endpoint: ddr3_dq[1] (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_dq[1] (inout)                               0.0000    0.0000     0.0000 f
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_dq[0] (internal pin)
  Endpoint: ddr3_dq[0] (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_dq[0] (inout)                               0.0000    0.0000     0.0000 f
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_addr[12] (internal pin)
  Endpoint: ddr3_addr[12]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_addr[12] (out)                              0.0000    0.0000     0.0000 f
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_addr[11] (internal pin)
  Endpoint: ddr3_addr[11]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_addr[11] (out)                              0.0000    0.0000     0.0000 f
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_addr[10] (internal pin)
  Endpoint: ddr3_addr[10]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_addr[10] (out)                              0.0000    0.0000     0.0000 f
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_addr[9] (internal pin)
  Endpoint: ddr3_addr[9]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_addr[9] (out)                               0.0000    0.0000     0.0000 f
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_addr[8] (internal pin)
  Endpoint: ddr3_addr[8]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_addr[8] (out)                               0.0000    0.0000     0.0000 f
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_addr[7] (internal pin)
  Endpoint: ddr3_addr[7]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_addr[7] (out)                               0.0000    0.0000     0.0000 f
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_addr[6] (internal pin)
  Endpoint: ddr3_addr[6]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_addr[6] (out)                               0.0000    0.0000     0.0000 f
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_addr[5] (internal pin)
  Endpoint: ddr3_addr[5]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_addr[5] (out)                               0.0000    0.0000     0.0000 f
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_addr[4] (internal pin)
  Endpoint: ddr3_addr[4]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_addr[4] (out)                               0.0000    0.0000     0.0000 f
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_addr[3] (internal pin)
  Endpoint: ddr3_addr[3]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_addr[3] (out)                               0.0000    0.0000     0.0000 f
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_addr[2] (internal pin)
  Endpoint: ddr3_addr[2]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_addr[2] (out)                               0.0000    0.0000     0.0000 f
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_addr[1] (internal pin)
  Endpoint: ddr3_addr[1]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_addr[1] (out)                               0.0000    0.0000     0.0000 f
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_addr[0] (internal pin)
  Endpoint: ddr3_addr[0]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_addr[0] (out)                               0.0000    0.0000     0.0000 f
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_ba[2] (internal pin)
  Endpoint: ddr3_ba[2] (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_ba[2] (out)                                 0.0000    0.0000     0.0000 f
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_ba[1] (internal pin)
  Endpoint: ddr3_ba[1] (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_ba[1] (out)                                 0.0000    0.0000     0.0000 f
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_ba[0] (internal pin)
  Endpoint: ddr3_ba[0] (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_ba[0] (out)                                 0.0000    0.0000     0.0000 f
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_ras_n (internal pin)
  Endpoint: ddr3_ras_n (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_ras_n (out)                                 0.0000    0.0000     0.0000 f
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_cas_n (internal pin)
  Endpoint: ddr3_cas_n (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_cas_n (out)                                 0.0000    0.0000     0.0000 f
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_we_n (internal pin)
  Endpoint: ddr3_we_n (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_we_n (out)                                  0.0000    0.0000     0.0000 f
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_odt (internal pin)
  Endpoint: ddr3_odt (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_odt (out)                                   0.0000    0.0000     0.0000 f
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_reset_n (internal pin)
  Endpoint: ddr3_reset_n
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_reset_n (out)                               0.0000    0.0000     0.0000 f
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_cke (internal pin)
  Endpoint: ddr3_cke (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_cke (out)                                   0.0000    0.0000     0.0000 f
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_dm[1] (internal pin)
  Endpoint: ddr3_dm[1] (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_dm[1] (out)                                 0.0000    0.0000     0.0000 f
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_dm[0] (internal pin)
  Endpoint: ddr3_dm[0] (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_dm[0] (out)                                 0.0000    0.0000     0.0000 f
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_dqs_p[1] (internal pin)
  Endpoint: ddr3_dqs_p[1]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_dqs_p[1] (inout)                            0.0000    0.0000     0.0000 f
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_dqs_p[0] (internal pin)
  Endpoint: ddr3_dqs_p[0]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_dqs_p[0] (inout)                            0.0000    0.0000     0.0000 f
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_dqs_n[1] (internal pin)
  Endpoint: ddr3_dqs_n[1]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_dqs_n[1] (inout)                            0.0000    0.0000     0.0000 f
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_dqs_n[0] (internal pin)
  Endpoint: ddr3_dqs_n[0]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_dqs_n[0] (inout)                            0.0000    0.0000     0.0000 f
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_ck_p (internal pin)
  Endpoint: ddr3_ck_p (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_ck_p (out)                                  0.0000    0.0000     0.0000 f
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ddr3_ck_n (internal pin)
  Endpoint: ddr3_ck_n (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  ddr3_ck_n (out)                                  0.0000    0.0000     0.0000 f
  data arrival time                                                     0.0000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


1
