Analysis & Synthesis report for RISCV
Fri Mar 07 10:52:13 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for cpu:CPU|memory_controller:Memory|main_memory:MainMemory|altsyncram:altsyncram_component|altsyncram_oll2:auto_generated
 15. Source assignments for cpu:CPU|memory_controller:Memory|graphics_memory:GraphicsMemory|altsyncram:altsyncram_component|altsyncram_9if2:auto_generated
 16. Parameter Settings for User Entity Instance: cpu_clock:CPUClockGen|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: gpu_clock:GPUClockGen|altpll:altpll_component
 18. Parameter Settings for User Entity Instance: cpu:CPU|memory_controller:Memory|main_memory:MainMemory|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: cpu:CPU|memory_controller:Memory|graphics_memory:GraphicsMemory|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: vga_driver:VGA
 21. altpll Parameter Settings by Entity Instance
 22. altsyncram Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "vga_driver:VGA"
 24. Port Connectivity Checks: "cpu:CPU|memory_controller:Memory|graphics_memory:GraphicsMemory"
 25. Port Connectivity Checks: "cpu:CPU|memory_controller:Memory|main_memory:MainMemory"
 26. Port Connectivity Checks: "cpu:CPU|memory_controller:Memory"
 27. Port Connectivity Checks: "cpu:CPU"
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Mar 07 10:52:13 2025       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; RISCV                                       ;
; Top-level Entity Name              ; RISCV                                       ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 3,912                                       ;
;     Total combinational functions  ; 2,952                                       ;
;     Dedicated logic registers      ; 1,050                                       ;
; Total registers                    ; 1050                                        ;
; Total pins                         ; 79                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,310,720                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 2                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; RISCV              ; RISCV              ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+-----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+-----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; RISCV.sv                          ; yes             ; User SystemVerilog HDL File            ; K:/Code/CPU/riscv/RISCV.sv                                                   ;         ;
; cpu.sv                            ; yes             ; User SystemVerilog HDL File            ; K:/Code/CPU/riscv/cpu.sv                                                     ;         ;
; cpu_clock.v                       ; yes             ; User Wizard-Generated File             ; K:/Code/CPU/riscv/cpu_clock.v                                                ;         ;
; gpu_clock.v                       ; yes             ; User Wizard-Generated File             ; K:/Code/CPU/riscv/gpu_clock.v                                                ;         ;
; gpu.sv                            ; yes             ; User SystemVerilog HDL File            ; K:/Code/CPU/riscv/gpu.sv                                                     ;         ;
; main_memory.v                     ; yes             ; User Wizard-Generated File             ; K:/Code/CPU/riscv/main_memory.v                                              ;         ;
; graphics_memory.v                 ; yes             ; User Wizard-Generated File             ; K:/Code/CPU/riscv/graphics_memory.v                                          ;         ;
; altpll.tdf                        ; yes             ; Megafunction                           ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal181.inc                    ; yes             ; Megafunction                           ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; stratix_pll.inc                   ; yes             ; Megafunction                           ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                 ; yes             ; Megafunction                           ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                 ; yes             ; Megafunction                           ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/cpu_clock_altpll.v             ; yes             ; Auto-Generated Megafunction            ; K:/Code/CPU/riscv/db/cpu_clock_altpll.v                                      ;         ;
; db/gpu_clock_altpll.v             ; yes             ; Auto-Generated Megafunction            ; K:/Code/CPU/riscv/db/gpu_clock_altpll.v                                      ;         ;
; altsyncram.tdf                    ; yes             ; Megafunction                           ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc             ; yes             ; Megafunction                           ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                       ; yes             ; Megafunction                           ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                    ; yes             ; Megafunction                           ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                     ; yes             ; Megafunction                           ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                        ; yes             ; Megafunction                           ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                        ; yes             ; Megafunction                           ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                      ; yes             ; Megafunction                           ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_oll2.tdf            ; yes             ; Auto-Generated Megafunction            ; K:/Code/CPU/riscv/db/altsyncram_oll2.tdf                                     ;         ;
; K:/Code/CPU/riscv/risc/output.mif ; yes             ; Auto-Found Memory Initialization File  ; K:/Code/CPU/riscv/risc/output.mif                                            ;         ;
; db/altsyncram_9if2.tdf            ; yes             ; Auto-Generated Megafunction            ; K:/Code/CPU/riscv/db/altsyncram_9if2.tdf                                     ;         ;
; db/decode_c7a.tdf                 ; yes             ; Auto-Generated Megafunction            ; K:/Code/CPU/riscv/db/decode_c7a.tdf                                          ;         ;
; db/decode_5j9.tdf                 ; yes             ; Auto-Generated Megafunction            ; K:/Code/CPU/riscv/db/decode_5j9.tdf                                          ;         ;
; db/mux_93b.tdf                    ; yes             ; Auto-Generated Megafunction            ; K:/Code/CPU/riscv/db/mux_93b.tdf                                             ;         ;
+-----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                  ;
+---------------------------------------------+------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                          ;
+---------------------------------------------+------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 3,912                                                                                          ;
;                                             ;                                                                                                ;
; Total combinational functions               ; 2952                                                                                           ;
; Logic element usage by number of LUT inputs ;                                                                                                ;
;     -- 4 input functions                    ; 2298                                                                                           ;
;     -- 3 input functions                    ; 524                                                                                            ;
;     -- <=2 input functions                  ; 130                                                                                            ;
;                                             ;                                                                                                ;
; Logic elements by mode                      ;                                                                                                ;
;     -- normal mode                          ; 2703                                                                                           ;
;     -- arithmetic mode                      ; 249                                                                                            ;
;                                             ;                                                                                                ;
; Total registers                             ; 1050                                                                                           ;
;     -- Dedicated logic registers            ; 1050                                                                                           ;
;     -- I/O registers                        ; 0                                                                                              ;
;                                             ;                                                                                                ;
; I/O pins                                    ; 79                                                                                             ;
; Total memory bits                           ; 1310720                                                                                        ;
;                                             ;                                                                                                ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                              ;
;                                             ;                                                                                                ;
; Total PLLs                                  ; 2                                                                                              ;
;     -- PLLs                                 ; 2                                                                                              ;
;                                             ;                                                                                                ;
; Maximum fan-out node                        ; cpu_clock:CPUClockGen|altpll:altpll_component|cpu_clock_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1185                                                                                           ;
; Total fan-out                               ; 19636                                                                                          ;
; Average fan-out                             ; 4.54                                                                                           ;
+---------------------------------------------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                            ; Entity Name           ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |RISCV                                          ; 2952 (21)           ; 1050 (0)                  ; 1310720     ; 0          ; 0            ; 0       ; 0         ; 79   ; 0            ; 0          ; |RISCV                                                                                                                                                         ; RISCV                 ; work         ;
;    |cpu:CPU|                                    ; 2752 (1083)         ; 1028 (30)                 ; 1310720     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV|cpu:CPU                                                                                                                                                 ; cpu                   ; work         ;
;       |arithmetic_logic_unit:ALU|               ; 741 (741)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV|cpu:CPU|arithmetic_logic_unit:ALU                                                                                                                       ; arithmetic_logic_unit ; work         ;
;       |cpu_control:Control|                     ; 40 (40)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV|cpu:CPU|cpu_control:Control                                                                                                                             ; cpu_control           ; work         ;
;       |immediate_generator:Imm|                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV|cpu:CPU|immediate_generator:Imm                                                                                                                         ; immediate_generator   ; work         ;
;       |memory_controller:Memory|                ; 180 (104)           ; 6 (2)                     ; 1310720     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV|cpu:CPU|memory_controller:Memory                                                                                                                        ; memory_controller     ; work         ;
;          |graphics_memory:GraphicsMemory|       ; 76 (0)              ; 4 (0)                     ; 1048576     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV|cpu:CPU|memory_controller:Memory|graphics_memory:GraphicsMemory                                                                                         ; graphics_memory       ; work         ;
;             |altsyncram:altsyncram_component|   ; 76 (0)              ; 4 (0)                     ; 1048576     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV|cpu:CPU|memory_controller:Memory|graphics_memory:GraphicsMemory|altsyncram:altsyncram_component                                                         ; altsyncram            ; work         ;
;                |altsyncram_9if2:auto_generated| ; 76 (0)              ; 4 (4)                     ; 1048576     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV|cpu:CPU|memory_controller:Memory|graphics_memory:GraphicsMemory|altsyncram:altsyncram_component|altsyncram_9if2:auto_generated                          ; altsyncram_9if2       ; work         ;
;                   |decode_5j9:rden_decode_a|    ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV|cpu:CPU|memory_controller:Memory|graphics_memory:GraphicsMemory|altsyncram:altsyncram_component|altsyncram_9if2:auto_generated|decode_5j9:rden_decode_a ; decode_5j9            ; work         ;
;                   |decode_5j9:rden_decode_b|    ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV|cpu:CPU|memory_controller:Memory|graphics_memory:GraphicsMemory|altsyncram:altsyncram_component|altsyncram_9if2:auto_generated|decode_5j9:rden_decode_b ; decode_5j9            ; work         ;
;                   |decode_c7a:decode2|          ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV|cpu:CPU|memory_controller:Memory|graphics_memory:GraphicsMemory|altsyncram:altsyncram_component|altsyncram_9if2:auto_generated|decode_c7a:decode2       ; decode_c7a            ; work         ;
;                   |mux_93b:mux4|                ; 64 (64)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV|cpu:CPU|memory_controller:Memory|graphics_memory:GraphicsMemory|altsyncram:altsyncram_component|altsyncram_9if2:auto_generated|mux_93b:mux4             ; mux_93b               ; work         ;
;          |main_memory:MainMemory|               ; 0 (0)               ; 0 (0)                     ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV|cpu:CPU|memory_controller:Memory|main_memory:MainMemory                                                                                                 ; main_memory           ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV|cpu:CPU|memory_controller:Memory|main_memory:MainMemory|altsyncram:altsyncram_component                                                                 ; altsyncram            ; work         ;
;                |altsyncram_oll2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV|cpu:CPU|memory_controller:Memory|main_memory:MainMemory|altsyncram:altsyncram_component|altsyncram_oll2:auto_generated                                  ; altsyncram_oll2       ; work         ;
;       |register_file:Registers|                 ; 705 (705)           ; 992 (992)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV|cpu:CPU|register_file:Registers                                                                                                                         ; register_file         ; work         ;
;    |cpu_clock:CPUClockGen|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV|cpu_clock:CPUClockGen                                                                                                                                   ; cpu_clock             ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV|cpu_clock:CPUClockGen|altpll:altpll_component                                                                                                           ; altpll                ; work         ;
;          |cpu_clock_altpll:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV|cpu_clock:CPUClockGen|altpll:altpll_component|cpu_clock_altpll:auto_generated                                                                           ; cpu_clock_altpll      ; work         ;
;    |gpu_clock:GPUClockGen|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV|gpu_clock:GPUClockGen                                                                                                                                   ; gpu_clock             ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV|gpu_clock:GPUClockGen|altpll:altpll_component                                                                                                           ; altpll                ; work         ;
;          |gpu_clock_altpll:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV|gpu_clock:GPUClockGen|altpll:altpll_component|gpu_clock_altpll:auto_generated                                                                           ; gpu_clock_altpll      ; work         ;
;    |hex_display:comb_36|                        ; 38 (38)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV|hex_display:comb_36                                                                                                                                     ; hex_display           ; work         ;
;    |vga_driver:VGA|                             ; 141 (141)           ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV|vga_driver:VGA                                                                                                                                          ; vga_driver            ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+-----------------------------------+
; Name                                                                                                                                      ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+-----------------------------------+
; cpu:CPU|memory_controller:Memory|graphics_memory:GraphicsMemory|altsyncram:altsyncram_component|altsyncram_9if2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 32768        ; 32           ; 32768        ; 32           ; 1048576 ; None                              ;
; cpu:CPU|memory_controller:Memory|main_memory:MainMemory|altsyncram:altsyncram_component|altsyncram_oll2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 8192         ; 32           ; 8192         ; 32           ; 262144  ; K:/Code/CPU/riscv/risc/output.mif ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                        ; IP Include File   ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------+-------------------+
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |RISCV|cpu:CPU|memory_controller:Memory|graphics_memory:GraphicsMemory ; graphics_memory.v ;
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |RISCV|cpu:CPU|memory_controller:Memory|main_memory:MainMemory         ; main_memory.v     ;
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |RISCV|cpu_clock:CPUClockGen                                           ; cpu_clock.v       ;
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |RISCV|gpu_clock:GPUClockGen                                           ; gpu_clock.v       ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------+-------------------+


+-------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                        ;
+--------------------------------------------------+----------------------------------------+
; Register name                                    ; Reason for Removal                     ;
+--------------------------------------------------+----------------------------------------+
; cpu:CPU|PC[0,1]                                  ; Stuck at GND due to stuck port data_in ;
; cpu:CPU|register_file:Registers|Registers[0][31] ; Stuck at GND due to stuck port data_in ;
; cpu:CPU|register_file:Registers|Registers[0][17] ; Stuck at GND due to stuck port data_in ;
; cpu:CPU|register_file:Registers|Registers[0][18] ; Stuck at GND due to stuck port data_in ;
; cpu:CPU|register_file:Registers|Registers[0][0]  ; Stuck at GND due to stuck port data_in ;
; cpu:CPU|register_file:Registers|Registers[0][19] ; Stuck at GND due to stuck port data_in ;
; cpu:CPU|register_file:Registers|Registers[0][20] ; Stuck at GND due to stuck port data_in ;
; cpu:CPU|register_file:Registers|Registers[0][1]  ; Stuck at GND due to stuck port data_in ;
; cpu:CPU|register_file:Registers|Registers[0][21] ; Stuck at GND due to stuck port data_in ;
; cpu:CPU|register_file:Registers|Registers[0][22] ; Stuck at GND due to stuck port data_in ;
; cpu:CPU|register_file:Registers|Registers[0][23] ; Stuck at GND due to stuck port data_in ;
; cpu:CPU|register_file:Registers|Registers[0][24] ; Stuck at GND due to stuck port data_in ;
; cpu:CPU|register_file:Registers|Registers[0][2]  ; Stuck at GND due to stuck port data_in ;
; cpu:CPU|register_file:Registers|Registers[0][25] ; Stuck at GND due to stuck port data_in ;
; cpu:CPU|register_file:Registers|Registers[0][26] ; Stuck at GND due to stuck port data_in ;
; cpu:CPU|register_file:Registers|Registers[0][27] ; Stuck at GND due to stuck port data_in ;
; cpu:CPU|register_file:Registers|Registers[0][28] ; Stuck at GND due to stuck port data_in ;
; cpu:CPU|register_file:Registers|Registers[0][29] ; Stuck at GND due to stuck port data_in ;
; cpu:CPU|register_file:Registers|Registers[0][30] ; Stuck at GND due to stuck port data_in ;
; cpu:CPU|register_file:Registers|Registers[0][3]  ; Stuck at GND due to stuck port data_in ;
; cpu:CPU|register_file:Registers|Registers[0][4]  ; Stuck at GND due to stuck port data_in ;
; cpu:CPU|register_file:Registers|Registers[0][13] ; Stuck at GND due to stuck port data_in ;
; cpu:CPU|register_file:Registers|Registers[0][14] ; Stuck at GND due to stuck port data_in ;
; cpu:CPU|register_file:Registers|Registers[0][16] ; Stuck at GND due to stuck port data_in ;
; cpu:CPU|register_file:Registers|Registers[0][15] ; Stuck at GND due to stuck port data_in ;
; cpu:CPU|register_file:Registers|Registers[0][12] ; Stuck at GND due to stuck port data_in ;
; cpu:CPU|register_file:Registers|Registers[0][6]  ; Stuck at GND due to stuck port data_in ;
; cpu:CPU|register_file:Registers|Registers[0][7]  ; Stuck at GND due to stuck port data_in ;
; cpu:CPU|register_file:Registers|Registers[0][5]  ; Stuck at GND due to stuck port data_in ;
; cpu:CPU|register_file:Registers|Registers[0][8]  ; Stuck at GND due to stuck port data_in ;
; cpu:CPU|register_file:Registers|Registers[0][9]  ; Stuck at GND due to stuck port data_in ;
; cpu:CPU|register_file:Registers|Registers[0][10] ; Stuck at GND due to stuck port data_in ;
; cpu:CPU|register_file:Registers|Registers[0][11] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 34           ;                                        ;
+--------------------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                   ;
+---------------+---------------------------+---------------------------------------------------+
; Register name ; Reason for Removal        ; Registers Removed due to This Register            ;
+---------------+---------------------------+---------------------------------------------------+
; cpu:CPU|PC[1] ; Stuck at GND              ; cpu:CPU|register_file:Registers|Registers[0][31], ;
;               ; due to stuck port data_in ; cpu:CPU|register_file:Registers|Registers[0][17], ;
;               ;                           ; cpu:CPU|register_file:Registers|Registers[0][18], ;
;               ;                           ; cpu:CPU|register_file:Registers|Registers[0][19], ;
;               ;                           ; cpu:CPU|register_file:Registers|Registers[0][20], ;
;               ;                           ; cpu:CPU|register_file:Registers|Registers[0][1],  ;
;               ;                           ; cpu:CPU|register_file:Registers|Registers[0][21], ;
;               ;                           ; cpu:CPU|register_file:Registers|Registers[0][22], ;
;               ;                           ; cpu:CPU|register_file:Registers|Registers[0][23], ;
;               ;                           ; cpu:CPU|register_file:Registers|Registers[0][24], ;
;               ;                           ; cpu:CPU|register_file:Registers|Registers[0][28], ;
;               ;                           ; cpu:CPU|register_file:Registers|Registers[0][29], ;
;               ;                           ; cpu:CPU|register_file:Registers|Registers[0][30], ;
;               ;                           ; cpu:CPU|register_file:Registers|Registers[0][13], ;
;               ;                           ; cpu:CPU|register_file:Registers|Registers[0][14], ;
;               ;                           ; cpu:CPU|register_file:Registers|Registers[0][16], ;
;               ;                           ; cpu:CPU|register_file:Registers|Registers[0][15], ;
;               ;                           ; cpu:CPU|register_file:Registers|Registers[0][12], ;
;               ;                           ; cpu:CPU|register_file:Registers|Registers[0][6],  ;
;               ;                           ; cpu:CPU|register_file:Registers|Registers[0][7],  ;
;               ;                           ; cpu:CPU|register_file:Registers|Registers[0][8],  ;
;               ;                           ; cpu:CPU|register_file:Registers|Registers[0][9],  ;
;               ;                           ; cpu:CPU|register_file:Registers|Registers[0][10], ;
;               ;                           ; cpu:CPU|register_file:Registers|Registers[0][11]  ;
; cpu:CPU|PC[0] ; Stuck at GND              ; cpu:CPU|register_file:Registers|Registers[0][0]   ;
;               ; due to stuck port data_in ;                                                   ;
+---------------+---------------------------+---------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1050  ;
; Number of registers using Synchronous Clear  ; 39    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1003  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RISCV|cpu:CPU|register_file:Registers|Registers[0][7] ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |RISCV|vga_driver:VGA|h_count[9]                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |RISCV|vga_driver:VGA|v_count[10]                      ;
; 7:1                ; 17 bits   ; 68 LEs        ; 51 LEs               ; 17 LEs                 ; Yes        ; |RISCV|cpu:CPU|PC[22]                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |RISCV|cpu:CPU|memory_controller:Memory|Selector2      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |RISCV|vga_driver:VGA|r[1]                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |RISCV|cpu:CPU|memory_controller:Memory|Selector19     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |RISCV|cpu:CPU|memory_controller:Memory|Selector28     ;
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; No         ; |RISCV|cpu:CPU|comb                                    ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |RISCV|cpu:CPU|memory_controller:Memory|Selector20     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |RISCV|cpu:CPU|memory_controller:Memory|Selector4      ;
; 32:1               ; 2 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; No         ; |RISCV|cpu:CPU|cpu_control:Control|Selector1           ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |RISCV|cpu:CPU|register_file:Registers|Mux33           ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; No         ; |RISCV|cpu:CPU|comb                                    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |RISCV|cpu:CPU|comb                                    ;
; 8:1                ; 5 bits    ; 25 LEs        ; 15 LEs               ; 10 LEs                 ; No         ; |RISCV|cpu:CPU|comb                                    ;
; 33:1               ; 2 bits    ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |RISCV|cpu:CPU|comb                                    ;
; 33:1               ; 30 bits   ; 660 LEs       ; 660 LEs              ; 0 LEs                  ; No         ; |RISCV|cpu:CPU|comb                                    ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; No         ; |RISCV|cpu:CPU|Selector60                              ;
; 6:1                ; 16 bits   ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; No         ; |RISCV|cpu:CPU|Selector14                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |RISCV|cpu:CPU|memory_controller:Memory|Selector66     ;
; 9:1                ; 7 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; No         ; |RISCV|cpu:CPU|Selector21                              ;
; 22:1               ; 7 bits    ; 98 LEs        ; 56 LEs               ; 42 LEs                 ; No         ; |RISCV|cpu:CPU|arithmetic_logic_unit:ALU|Selector20    ;
; 23:1               ; 7 bits    ; 105 LEs       ; 56 LEs               ; 49 LEs                 ; No         ; |RISCV|cpu:CPU|arithmetic_logic_unit:ALU|Selector10    ;
; 8:1                ; 5 bits    ; 25 LEs        ; 25 LEs               ; 0 LEs                  ; No         ; |RISCV|cpu:CPU|Selector27                              ;
; 23:1               ; 4 bits    ; 60 LEs        ; 36 LEs               ; 24 LEs                 ; No         ; |RISCV|cpu:CPU|arithmetic_logic_unit:ALU|Selector26    ;
; 24:1               ; 4 bits    ; 64 LEs        ; 36 LEs               ; 28 LEs                 ; No         ; |RISCV|cpu:CPU|arithmetic_logic_unit:ALU|Selector7     ;
; 24:1               ; 2 bits    ; 32 LEs        ; 20 LEs               ; 12 LEs                 ; No         ; |RISCV|cpu:CPU|arithmetic_logic_unit:ALU|Selector29    ;
; 25:1               ; 2 bits    ; 32 LEs        ; 20 LEs               ; 12 LEs                 ; No         ; |RISCV|cpu:CPU|arithmetic_logic_unit:ALU|Selector2     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:CPU|memory_controller:Memory|main_memory:MainMemory|altsyncram:altsyncram_component|altsyncram_oll2:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:CPU|memory_controller:Memory|graphics_memory:GraphicsMemory|altsyncram:altsyncram_component|altsyncram_9if2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_clock:CPUClockGen|altpll:altpll_component ;
+-------------------------------+-----------------------------+------------------------------+
; Parameter Name                ; Value                       ; Type                         ;
+-------------------------------+-----------------------------+------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                      ;
; PLL_TYPE                      ; AUTO                        ; Untyped                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=cpu_clock ; Untyped                      ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                      ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                      ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                      ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer               ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                      ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                      ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                      ;
; LOCK_HIGH                     ; 1                           ; Untyped                      ;
; LOCK_LOW                      ; 1                           ; Untyped                      ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                      ;
; SKIP_VCO                      ; OFF                         ; Untyped                      ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                      ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                      ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                      ;
; BANDWIDTH                     ; 0                           ; Untyped                      ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                      ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                      ;
; DOWN_SPREAD                   ; 0                           ; Untyped                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                      ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                      ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                      ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                      ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                      ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                      ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                      ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                      ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                      ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped                      ;
; CLK0_MULTIPLY_BY              ; 2                           ; Signed Integer               ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                      ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                      ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                      ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                      ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                      ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                      ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                      ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                      ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped                      ;
; CLK0_DIVIDE_BY                ; 5                           ; Signed Integer               ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                      ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                      ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                      ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                      ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                      ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                      ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                      ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                      ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                      ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                      ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                      ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                      ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                      ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                      ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped                      ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                      ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                      ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                      ;
; DPA_DIVIDER                   ; 0                           ; Untyped                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                      ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                      ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                      ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                      ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                      ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                      ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                      ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                      ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                      ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                      ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                      ;
; VCO_MIN                       ; 0                           ; Untyped                      ;
; VCO_MAX                       ; 0                           ; Untyped                      ;
; VCO_CENTER                    ; 0                           ; Untyped                      ;
; PFD_MIN                       ; 0                           ; Untyped                      ;
; PFD_MAX                       ; 0                           ; Untyped                      ;
; M_INITIAL                     ; 0                           ; Untyped                      ;
; M                             ; 0                           ; Untyped                      ;
; N                             ; 1                           ; Untyped                      ;
; M2                            ; 1                           ; Untyped                      ;
; N2                            ; 1                           ; Untyped                      ;
; SS                            ; 1                           ; Untyped                      ;
; C0_HIGH                       ; 0                           ; Untyped                      ;
; C1_HIGH                       ; 0                           ; Untyped                      ;
; C2_HIGH                       ; 0                           ; Untyped                      ;
; C3_HIGH                       ; 0                           ; Untyped                      ;
; C4_HIGH                       ; 0                           ; Untyped                      ;
; C5_HIGH                       ; 0                           ; Untyped                      ;
; C6_HIGH                       ; 0                           ; Untyped                      ;
; C7_HIGH                       ; 0                           ; Untyped                      ;
; C8_HIGH                       ; 0                           ; Untyped                      ;
; C9_HIGH                       ; 0                           ; Untyped                      ;
; C0_LOW                        ; 0                           ; Untyped                      ;
; C1_LOW                        ; 0                           ; Untyped                      ;
; C2_LOW                        ; 0                           ; Untyped                      ;
; C3_LOW                        ; 0                           ; Untyped                      ;
; C4_LOW                        ; 0                           ; Untyped                      ;
; C5_LOW                        ; 0                           ; Untyped                      ;
; C6_LOW                        ; 0                           ; Untyped                      ;
; C7_LOW                        ; 0                           ; Untyped                      ;
; C8_LOW                        ; 0                           ; Untyped                      ;
; C9_LOW                        ; 0                           ; Untyped                      ;
; C0_INITIAL                    ; 0                           ; Untyped                      ;
; C1_INITIAL                    ; 0                           ; Untyped                      ;
; C2_INITIAL                    ; 0                           ; Untyped                      ;
; C3_INITIAL                    ; 0                           ; Untyped                      ;
; C4_INITIAL                    ; 0                           ; Untyped                      ;
; C5_INITIAL                    ; 0                           ; Untyped                      ;
; C6_INITIAL                    ; 0                           ; Untyped                      ;
; C7_INITIAL                    ; 0                           ; Untyped                      ;
; C8_INITIAL                    ; 0                           ; Untyped                      ;
; C9_INITIAL                    ; 0                           ; Untyped                      ;
; C0_MODE                       ; BYPASS                      ; Untyped                      ;
; C1_MODE                       ; BYPASS                      ; Untyped                      ;
; C2_MODE                       ; BYPASS                      ; Untyped                      ;
; C3_MODE                       ; BYPASS                      ; Untyped                      ;
; C4_MODE                       ; BYPASS                      ; Untyped                      ;
; C5_MODE                       ; BYPASS                      ; Untyped                      ;
; C6_MODE                       ; BYPASS                      ; Untyped                      ;
; C7_MODE                       ; BYPASS                      ; Untyped                      ;
; C8_MODE                       ; BYPASS                      ; Untyped                      ;
; C9_MODE                       ; BYPASS                      ; Untyped                      ;
; C0_PH                         ; 0                           ; Untyped                      ;
; C1_PH                         ; 0                           ; Untyped                      ;
; C2_PH                         ; 0                           ; Untyped                      ;
; C3_PH                         ; 0                           ; Untyped                      ;
; C4_PH                         ; 0                           ; Untyped                      ;
; C5_PH                         ; 0                           ; Untyped                      ;
; C6_PH                         ; 0                           ; Untyped                      ;
; C7_PH                         ; 0                           ; Untyped                      ;
; C8_PH                         ; 0                           ; Untyped                      ;
; C9_PH                         ; 0                           ; Untyped                      ;
; L0_HIGH                       ; 1                           ; Untyped                      ;
; L1_HIGH                       ; 1                           ; Untyped                      ;
; G0_HIGH                       ; 1                           ; Untyped                      ;
; G1_HIGH                       ; 1                           ; Untyped                      ;
; G2_HIGH                       ; 1                           ; Untyped                      ;
; G3_HIGH                       ; 1                           ; Untyped                      ;
; E0_HIGH                       ; 1                           ; Untyped                      ;
; E1_HIGH                       ; 1                           ; Untyped                      ;
; E2_HIGH                       ; 1                           ; Untyped                      ;
; E3_HIGH                       ; 1                           ; Untyped                      ;
; L0_LOW                        ; 1                           ; Untyped                      ;
; L1_LOW                        ; 1                           ; Untyped                      ;
; G0_LOW                        ; 1                           ; Untyped                      ;
; G1_LOW                        ; 1                           ; Untyped                      ;
; G2_LOW                        ; 1                           ; Untyped                      ;
; G3_LOW                        ; 1                           ; Untyped                      ;
; E0_LOW                        ; 1                           ; Untyped                      ;
; E1_LOW                        ; 1                           ; Untyped                      ;
; E2_LOW                        ; 1                           ; Untyped                      ;
; E3_LOW                        ; 1                           ; Untyped                      ;
; L0_INITIAL                    ; 1                           ; Untyped                      ;
; L1_INITIAL                    ; 1                           ; Untyped                      ;
; G0_INITIAL                    ; 1                           ; Untyped                      ;
; G1_INITIAL                    ; 1                           ; Untyped                      ;
; G2_INITIAL                    ; 1                           ; Untyped                      ;
; G3_INITIAL                    ; 1                           ; Untyped                      ;
; E0_INITIAL                    ; 1                           ; Untyped                      ;
; E1_INITIAL                    ; 1                           ; Untyped                      ;
; E2_INITIAL                    ; 1                           ; Untyped                      ;
; E3_INITIAL                    ; 1                           ; Untyped                      ;
; L0_MODE                       ; BYPASS                      ; Untyped                      ;
; L1_MODE                       ; BYPASS                      ; Untyped                      ;
; G0_MODE                       ; BYPASS                      ; Untyped                      ;
; G1_MODE                       ; BYPASS                      ; Untyped                      ;
; G2_MODE                       ; BYPASS                      ; Untyped                      ;
; G3_MODE                       ; BYPASS                      ; Untyped                      ;
; E0_MODE                       ; BYPASS                      ; Untyped                      ;
; E1_MODE                       ; BYPASS                      ; Untyped                      ;
; E2_MODE                       ; BYPASS                      ; Untyped                      ;
; E3_MODE                       ; BYPASS                      ; Untyped                      ;
; L0_PH                         ; 0                           ; Untyped                      ;
; L1_PH                         ; 0                           ; Untyped                      ;
; G0_PH                         ; 0                           ; Untyped                      ;
; G1_PH                         ; 0                           ; Untyped                      ;
; G2_PH                         ; 0                           ; Untyped                      ;
; G3_PH                         ; 0                           ; Untyped                      ;
; E0_PH                         ; 0                           ; Untyped                      ;
; E1_PH                         ; 0                           ; Untyped                      ;
; E2_PH                         ; 0                           ; Untyped                      ;
; E3_PH                         ; 0                           ; Untyped                      ;
; M_PH                          ; 0                           ; Untyped                      ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                      ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                      ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                      ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                      ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                      ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                      ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                      ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                      ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                      ;
; CLK0_COUNTER                  ; G0                          ; Untyped                      ;
; CLK1_COUNTER                  ; G0                          ; Untyped                      ;
; CLK2_COUNTER                  ; G0                          ; Untyped                      ;
; CLK3_COUNTER                  ; G0                          ; Untyped                      ;
; CLK4_COUNTER                  ; G0                          ; Untyped                      ;
; CLK5_COUNTER                  ; G0                          ; Untyped                      ;
; CLK6_COUNTER                  ; E0                          ; Untyped                      ;
; CLK7_COUNTER                  ; E1                          ; Untyped                      ;
; CLK8_COUNTER                  ; E2                          ; Untyped                      ;
; CLK9_COUNTER                  ; E3                          ; Untyped                      ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                      ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                      ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                      ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                      ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                      ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                      ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                      ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                      ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                      ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                      ;
; M_TIME_DELAY                  ; 0                           ; Untyped                      ;
; N_TIME_DELAY                  ; 0                           ; Untyped                      ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                      ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                      ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                      ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                      ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                      ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                      ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                      ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                      ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                      ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                      ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                      ;
; VCO_POST_SCALE                ; 0                           ; Untyped                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                      ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                      ; Untyped                      ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                      ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                      ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                      ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                      ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                      ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped                      ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                      ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                      ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                      ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                      ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                      ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                      ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                      ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                      ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                      ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                      ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                      ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                      ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                      ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                      ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                      ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                      ;
; CBXI_PARAMETER                ; cpu_clock_altpll            ; Untyped                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                      ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                      ;
; DEVICE_FAMILY                 ; MAX 10                      ; Untyped                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                      ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE               ;
+-------------------------------+-----------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gpu_clock:GPUClockGen|altpll:altpll_component ;
+-------------------------------+-----------------------------+------------------------------+
; Parameter Name                ; Value                       ; Type                         ;
+-------------------------------+-----------------------------+------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                      ;
; PLL_TYPE                      ; AUTO                        ; Untyped                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=gpu_clock ; Untyped                      ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                      ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                      ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                      ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer               ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                      ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                      ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                      ;
; LOCK_HIGH                     ; 1                           ; Untyped                      ;
; LOCK_LOW                      ; 1                           ; Untyped                      ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                      ;
; SKIP_VCO                      ; OFF                         ; Untyped                      ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                      ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                      ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                      ;
; BANDWIDTH                     ; 0                           ; Untyped                      ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                      ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                      ;
; DOWN_SPREAD                   ; 0                           ; Untyped                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                      ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                      ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                      ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                      ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                      ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                      ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                      ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                      ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                      ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped                      ;
; CLK0_MULTIPLY_BY              ; 1007                        ; Signed Integer               ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                      ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                      ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                      ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                      ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                      ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                      ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                      ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                      ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped                      ;
; CLK0_DIVIDE_BY                ; 2000                        ; Signed Integer               ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                      ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                      ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                      ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                      ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                      ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                      ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                      ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                      ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                      ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                      ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                      ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                      ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                      ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                      ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                      ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped                      ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                      ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                      ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                      ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                      ;
; DPA_DIVIDER                   ; 0                           ; Untyped                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                      ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                      ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                      ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                      ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                      ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                      ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                      ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                      ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                      ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                      ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                      ;
; VCO_MIN                       ; 0                           ; Untyped                      ;
; VCO_MAX                       ; 0                           ; Untyped                      ;
; VCO_CENTER                    ; 0                           ; Untyped                      ;
; PFD_MIN                       ; 0                           ; Untyped                      ;
; PFD_MAX                       ; 0                           ; Untyped                      ;
; M_INITIAL                     ; 0                           ; Untyped                      ;
; M                             ; 0                           ; Untyped                      ;
; N                             ; 1                           ; Untyped                      ;
; M2                            ; 1                           ; Untyped                      ;
; N2                            ; 1                           ; Untyped                      ;
; SS                            ; 1                           ; Untyped                      ;
; C0_HIGH                       ; 0                           ; Untyped                      ;
; C1_HIGH                       ; 0                           ; Untyped                      ;
; C2_HIGH                       ; 0                           ; Untyped                      ;
; C3_HIGH                       ; 0                           ; Untyped                      ;
; C4_HIGH                       ; 0                           ; Untyped                      ;
; C5_HIGH                       ; 0                           ; Untyped                      ;
; C6_HIGH                       ; 0                           ; Untyped                      ;
; C7_HIGH                       ; 0                           ; Untyped                      ;
; C8_HIGH                       ; 0                           ; Untyped                      ;
; C9_HIGH                       ; 0                           ; Untyped                      ;
; C0_LOW                        ; 0                           ; Untyped                      ;
; C1_LOW                        ; 0                           ; Untyped                      ;
; C2_LOW                        ; 0                           ; Untyped                      ;
; C3_LOW                        ; 0                           ; Untyped                      ;
; C4_LOW                        ; 0                           ; Untyped                      ;
; C5_LOW                        ; 0                           ; Untyped                      ;
; C6_LOW                        ; 0                           ; Untyped                      ;
; C7_LOW                        ; 0                           ; Untyped                      ;
; C8_LOW                        ; 0                           ; Untyped                      ;
; C9_LOW                        ; 0                           ; Untyped                      ;
; C0_INITIAL                    ; 0                           ; Untyped                      ;
; C1_INITIAL                    ; 0                           ; Untyped                      ;
; C2_INITIAL                    ; 0                           ; Untyped                      ;
; C3_INITIAL                    ; 0                           ; Untyped                      ;
; C4_INITIAL                    ; 0                           ; Untyped                      ;
; C5_INITIAL                    ; 0                           ; Untyped                      ;
; C6_INITIAL                    ; 0                           ; Untyped                      ;
; C7_INITIAL                    ; 0                           ; Untyped                      ;
; C8_INITIAL                    ; 0                           ; Untyped                      ;
; C9_INITIAL                    ; 0                           ; Untyped                      ;
; C0_MODE                       ; BYPASS                      ; Untyped                      ;
; C1_MODE                       ; BYPASS                      ; Untyped                      ;
; C2_MODE                       ; BYPASS                      ; Untyped                      ;
; C3_MODE                       ; BYPASS                      ; Untyped                      ;
; C4_MODE                       ; BYPASS                      ; Untyped                      ;
; C5_MODE                       ; BYPASS                      ; Untyped                      ;
; C6_MODE                       ; BYPASS                      ; Untyped                      ;
; C7_MODE                       ; BYPASS                      ; Untyped                      ;
; C8_MODE                       ; BYPASS                      ; Untyped                      ;
; C9_MODE                       ; BYPASS                      ; Untyped                      ;
; C0_PH                         ; 0                           ; Untyped                      ;
; C1_PH                         ; 0                           ; Untyped                      ;
; C2_PH                         ; 0                           ; Untyped                      ;
; C3_PH                         ; 0                           ; Untyped                      ;
; C4_PH                         ; 0                           ; Untyped                      ;
; C5_PH                         ; 0                           ; Untyped                      ;
; C6_PH                         ; 0                           ; Untyped                      ;
; C7_PH                         ; 0                           ; Untyped                      ;
; C8_PH                         ; 0                           ; Untyped                      ;
; C9_PH                         ; 0                           ; Untyped                      ;
; L0_HIGH                       ; 1                           ; Untyped                      ;
; L1_HIGH                       ; 1                           ; Untyped                      ;
; G0_HIGH                       ; 1                           ; Untyped                      ;
; G1_HIGH                       ; 1                           ; Untyped                      ;
; G2_HIGH                       ; 1                           ; Untyped                      ;
; G3_HIGH                       ; 1                           ; Untyped                      ;
; E0_HIGH                       ; 1                           ; Untyped                      ;
; E1_HIGH                       ; 1                           ; Untyped                      ;
; E2_HIGH                       ; 1                           ; Untyped                      ;
; E3_HIGH                       ; 1                           ; Untyped                      ;
; L0_LOW                        ; 1                           ; Untyped                      ;
; L1_LOW                        ; 1                           ; Untyped                      ;
; G0_LOW                        ; 1                           ; Untyped                      ;
; G1_LOW                        ; 1                           ; Untyped                      ;
; G2_LOW                        ; 1                           ; Untyped                      ;
; G3_LOW                        ; 1                           ; Untyped                      ;
; E0_LOW                        ; 1                           ; Untyped                      ;
; E1_LOW                        ; 1                           ; Untyped                      ;
; E2_LOW                        ; 1                           ; Untyped                      ;
; E3_LOW                        ; 1                           ; Untyped                      ;
; L0_INITIAL                    ; 1                           ; Untyped                      ;
; L1_INITIAL                    ; 1                           ; Untyped                      ;
; G0_INITIAL                    ; 1                           ; Untyped                      ;
; G1_INITIAL                    ; 1                           ; Untyped                      ;
; G2_INITIAL                    ; 1                           ; Untyped                      ;
; G3_INITIAL                    ; 1                           ; Untyped                      ;
; E0_INITIAL                    ; 1                           ; Untyped                      ;
; E1_INITIAL                    ; 1                           ; Untyped                      ;
; E2_INITIAL                    ; 1                           ; Untyped                      ;
; E3_INITIAL                    ; 1                           ; Untyped                      ;
; L0_MODE                       ; BYPASS                      ; Untyped                      ;
; L1_MODE                       ; BYPASS                      ; Untyped                      ;
; G0_MODE                       ; BYPASS                      ; Untyped                      ;
; G1_MODE                       ; BYPASS                      ; Untyped                      ;
; G2_MODE                       ; BYPASS                      ; Untyped                      ;
; G3_MODE                       ; BYPASS                      ; Untyped                      ;
; E0_MODE                       ; BYPASS                      ; Untyped                      ;
; E1_MODE                       ; BYPASS                      ; Untyped                      ;
; E2_MODE                       ; BYPASS                      ; Untyped                      ;
; E3_MODE                       ; BYPASS                      ; Untyped                      ;
; L0_PH                         ; 0                           ; Untyped                      ;
; L1_PH                         ; 0                           ; Untyped                      ;
; G0_PH                         ; 0                           ; Untyped                      ;
; G1_PH                         ; 0                           ; Untyped                      ;
; G2_PH                         ; 0                           ; Untyped                      ;
; G3_PH                         ; 0                           ; Untyped                      ;
; E0_PH                         ; 0                           ; Untyped                      ;
; E1_PH                         ; 0                           ; Untyped                      ;
; E2_PH                         ; 0                           ; Untyped                      ;
; E3_PH                         ; 0                           ; Untyped                      ;
; M_PH                          ; 0                           ; Untyped                      ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                      ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                      ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                      ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                      ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                      ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                      ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                      ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                      ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                      ;
; CLK0_COUNTER                  ; G0                          ; Untyped                      ;
; CLK1_COUNTER                  ; G0                          ; Untyped                      ;
; CLK2_COUNTER                  ; G0                          ; Untyped                      ;
; CLK3_COUNTER                  ; G0                          ; Untyped                      ;
; CLK4_COUNTER                  ; G0                          ; Untyped                      ;
; CLK5_COUNTER                  ; G0                          ; Untyped                      ;
; CLK6_COUNTER                  ; E0                          ; Untyped                      ;
; CLK7_COUNTER                  ; E1                          ; Untyped                      ;
; CLK8_COUNTER                  ; E2                          ; Untyped                      ;
; CLK9_COUNTER                  ; E3                          ; Untyped                      ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                      ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                      ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                      ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                      ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                      ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                      ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                      ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                      ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                      ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                      ;
; M_TIME_DELAY                  ; 0                           ; Untyped                      ;
; N_TIME_DELAY                  ; 0                           ; Untyped                      ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                      ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                      ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                      ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                      ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                      ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                      ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                      ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                      ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                      ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                      ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                      ;
; VCO_POST_SCALE                ; 0                           ; Untyped                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                      ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                      ; Untyped                      ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                      ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                      ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                      ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                      ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                      ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                      ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped                      ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                      ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                      ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                      ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                      ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                      ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                      ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                      ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                      ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                      ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                      ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                      ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                      ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                      ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                      ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                      ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                      ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                      ;
; CBXI_PARAMETER                ; gpu_clock_altpll            ; Untyped                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                      ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                      ;
; DEVICE_FAMILY                 ; MAX 10                      ; Untyped                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                      ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE               ;
+-------------------------------+-----------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|memory_controller:Memory|main_memory:MainMemory|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                                        ;
+------------------------------------+-----------------------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                   ; Untyped                                                     ;
; WIDTH_A                            ; 32                                ; Signed Integer                                              ;
; WIDTHAD_A                          ; 13                                ; Signed Integer                                              ;
; NUMWORDS_A                         ; 8192                              ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                                     ;
; WIDTH_B                            ; 32                                ; Signed Integer                                              ;
; WIDTHAD_B                          ; 13                                ; Signed Integer                                              ;
; NUMWORDS_B                         ; 8192                              ; Signed Integer                                              ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 4                                 ; Signed Integer                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                                 ; Signed Integer                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ            ; Untyped                                                     ;
; INIT_FILE                          ; K:/Code/CPU/riscv/risc/output.mif ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                            ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                            ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                                                     ;
; DEVICE_FAMILY                      ; MAX 10                            ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_oll2                   ; Untyped                                                     ;
+------------------------------------+-----------------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|memory_controller:Memory|graphics_memory:GraphicsMemory|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                                           ;
+------------------------------------+------------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                                                        ;
; WIDTH_A                            ; 32                     ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 15                     ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 32768                  ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                                        ;
; WIDTH_B                            ; 32                     ; Signed Integer                                                                 ;
; WIDTHAD_B                          ; 15                     ; Signed Integer                                                                 ;
; NUMWORDS_B                         ; 32768                  ; Signed Integer                                                                 ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 4                      ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; UNUSED                 ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; MAX 10                 ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_9if2        ; Untyped                                                                        ;
+------------------------------------+------------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_driver:VGA ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; H_PIXELS       ; 640   ; Signed Integer                     ;
; H_FP           ; 16    ; Signed Integer                     ;
; H_PW           ; 96    ; Signed Integer                     ;
; H_BP           ; 48    ; Signed Integer                     ;
; H_TOTAL        ; 800   ; Signed Integer                     ;
; V_PIXELS       ; 480   ; Signed Integer                     ;
; V_FP           ; 10    ; Signed Integer                     ;
; V_PW           ; 2     ; Signed Integer                     ;
; V_BP           ; 33    ; Signed Integer                     ;
; V_TOTAL        ; 525   ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                  ;
+-------------------------------+-----------------------------------------------+
; Name                          ; Value                                         ;
+-------------------------------+-----------------------------------------------+
; Number of entity instances    ; 2                                             ;
; Entity Instance               ; cpu_clock:CPUClockGen|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                        ;
;     -- PLL_TYPE               ; AUTO                                          ;
;     -- PRIMARY_CLOCK          ; INCLK0                                        ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                         ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                             ;
;     -- VCO_MULTIPLY_BY        ; 0                                             ;
;     -- VCO_DIVIDE_BY          ; 0                                             ;
; Entity Instance               ; gpu_clock:GPUClockGen|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                        ;
;     -- PLL_TYPE               ; AUTO                                          ;
;     -- PRIMARY_CLOCK          ; INCLK0                                        ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                         ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                             ;
;     -- VCO_MULTIPLY_BY        ; 0                                             ;
;     -- VCO_DIVIDE_BY          ; 0                                             ;
+-------------------------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                            ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                           ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                               ;
; Entity Instance                           ; cpu:CPU|memory_controller:Memory|main_memory:MainMemory|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                              ;
;     -- NUMWORDS_A                         ; 8192                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                              ;
;     -- NUMWORDS_B                         ; 8192                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                       ;
; Entity Instance                           ; cpu:CPU|memory_controller:Memory|graphics_memory:GraphicsMemory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                              ;
;     -- NUMWORDS_A                         ; 32768                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                              ;
;     -- NUMWORDS_B                         ; 32768                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                       ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_driver:VGA"                                                                              ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; x[0]          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; y[0]          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Color.r[0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; Color.g[0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; Color.b[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:CPU|memory_controller:Memory|graphics_memory:GraphicsMemory" ;
+--------+-------+----------+-----------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                         ;
+--------+-------+----------+-----------------------------------------------------------------+
; data_b ; Input ; Info     ; Stuck at GND                                                    ;
; wren_b ; Input ; Info     ; Stuck at GND                                                    ;
+--------+-------+----------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:CPU|memory_controller:Memory|main_memory:MainMemory"                                                                                                                               ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_a ; Input ; Warning  ; Input port expression (14 bits) is wider than the input port (13 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; address_b ; Input ; Warning  ; Input port expression (14 bits) is wider than the input port (13 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data_a    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren_a    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "cpu:CPU|memory_controller:Memory"  ;
+-----------------------------+-------+----------+--------------+
; Port                        ; Type  ; Severity ; Details      ;
+-----------------------------+-------+----------+--------------+
; CPUInstructionAddress[1..0] ; Input ; Info     ; Stuck at GND ;
+-----------------------------+-------+----------+--------------+


+------------------------------------------------------+
; Port Connectivity Checks: "cpu:CPU"                  ;
+--------------------+-------+----------+--------------+
; Port               ; Type  ; Severity ; Details      ;
+--------------------+-------+----------+--------------+
; GPUAddress[31..19] ; Input ; Info     ; Stuck at GND ;
+--------------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 79                          ;
; cycloneiii_ff         ; 1050                        ;
;     ENA               ; 992                         ;
;     ENA SCLR          ; 11                          ;
;     SCLR              ; 28                          ;
;     plain             ; 19                          ;
; cycloneiii_lcell_comb ; 2958                        ;
;     arith             ; 249                         ;
;         2 data inputs ; 56                          ;
;         3 data inputs ; 193                         ;
;     normal            ; 2709                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 68                          ;
;         3 data inputs ; 331                         ;
;         4 data inputs ; 2298                        ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 160                         ;
;                       ;                             ;
; Max LUT depth         ; 27.00                       ;
; Average LUT depth     ; 19.13                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Mar 07 10:51:55 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV -c RISCV
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file riscv.sv
    Info (12023): Found entity 1: RISCV File: K:/Code/CPU/riscv/RISCV.sv Line: 1
    Info (12023): Found entity 2: hex_display File: K:/Code/CPU/riscv/RISCV.sv Line: 73
Info (12021): Found 6 design units, including 6 entities, in source file cpu.sv
    Info (12023): Found entity 1: register_file File: K:/Code/CPU/riscv/cpu.sv Line: 1
    Info (12023): Found entity 2: arithmetic_logic_unit File: K:/Code/CPU/riscv/cpu.sv Line: 52
    Info (12023): Found entity 3: cpu_control File: K:/Code/CPU/riscv/cpu.sv Line: 126
    Info (12023): Found entity 4: immediate_generator File: K:/Code/CPU/riscv/cpu.sv Line: 288
    Info (12023): Found entity 5: memory_controller File: K:/Code/CPU/riscv/cpu.sv Line: 313
    Info (12023): Found entity 6: cpu File: K:/Code/CPU/riscv/cpu.sv Line: 482
Info (12021): Found 1 design units, including 1 entities, in source file cpu_clock.v
    Info (12023): Found entity 1: cpu_clock File: K:/Code/CPU/riscv/cpu_clock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file gpu_clock.v
    Info (12023): Found entity 1: gpu_clock File: K:/Code/CPU/riscv/gpu_clock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file gpu.sv
    Info (12023): Found entity 1: vga_driver File: K:/Code/CPU/riscv/gpu.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: testbench File: K:/Code/CPU/riscv/testbench.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file main_memory.v
    Info (12023): Found entity 1: main_memory File: K:/Code/CPU/riscv/main_memory.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file graphics_memory.v
    Info (12023): Found entity 1: graphics_memory File: K:/Code/CPU/riscv/graphics_memory.v Line: 39
Critical Warning (10846): Verilog HDL Instantiation warning at RISCV.sv(69): instance has no name File: K:/Code/CPU/riscv/RISCV.sv Line: 69
Info (12127): Elaborating entity "RISCV" for the top level hierarchy
Warning (10034): Output port "LEDR" at RISCV.sv(5) has no driver File: K:/Code/CPU/riscv/RISCV.sv Line: 5
Info (12128): Elaborating entity "cpu_clock" for hierarchy "cpu_clock:CPUClockGen" File: K:/Code/CPU/riscv/RISCV.sv Line: 31
Info (12128): Elaborating entity "altpll" for hierarchy "cpu_clock:CPUClockGen|altpll:altpll_component" File: K:/Code/CPU/riscv/cpu_clock.v Line: 90
Info (12130): Elaborated megafunction instantiation "cpu_clock:CPUClockGen|altpll:altpll_component" File: K:/Code/CPU/riscv/cpu_clock.v Line: 90
Info (12133): Instantiated megafunction "cpu_clock:CPUClockGen|altpll:altpll_component" with the following parameter: File: K:/Code/CPU/riscv/cpu_clock.v Line: 90
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=cpu_clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/cpu_clock_altpll.v
    Info (12023): Found entity 1: cpu_clock_altpll File: K:/Code/CPU/riscv/db/cpu_clock_altpll.v Line: 29
Info (12128): Elaborating entity "cpu_clock_altpll" for hierarchy "cpu_clock:CPUClockGen|altpll:altpll_component|cpu_clock_altpll:auto_generated" File: e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "gpu_clock" for hierarchy "gpu_clock:GPUClockGen" File: K:/Code/CPU/riscv/RISCV.sv Line: 36
Info (12128): Elaborating entity "altpll" for hierarchy "gpu_clock:GPUClockGen|altpll:altpll_component" File: K:/Code/CPU/riscv/gpu_clock.v Line: 90
Info (12130): Elaborated megafunction instantiation "gpu_clock:GPUClockGen|altpll:altpll_component" File: K:/Code/CPU/riscv/gpu_clock.v Line: 90
Info (12133): Instantiated megafunction "gpu_clock:GPUClockGen|altpll:altpll_component" with the following parameter: File: K:/Code/CPU/riscv/gpu_clock.v Line: 90
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1007"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=gpu_clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/gpu_clock_altpll.v
    Info (12023): Found entity 1: gpu_clock_altpll File: K:/Code/CPU/riscv/db/gpu_clock_altpll.v Line: 29
Info (12128): Elaborating entity "gpu_clock_altpll" for hierarchy "gpu_clock:GPUClockGen|altpll:altpll_component|gpu_clock_altpll:auto_generated" File: e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:CPU" File: K:/Code/CPU/riscv/RISCV.sv Line: 47
Info (12128): Elaborating entity "register_file" for hierarchy "cpu:CPU|register_file:Registers" File: K:/Code/CPU/riscv/cpu.sv Line: 529
Info (12128): Elaborating entity "immediate_generator" for hierarchy "cpu:CPU|immediate_generator:Imm" File: K:/Code/CPU/riscv/cpu.sv Line: 535
Warning (10270): Verilog HDL Case Statement warning at cpu.sv(301): incomplete case statement has no default case item File: K:/Code/CPU/riscv/cpu.sv Line: 301
Info (12128): Elaborating entity "arithmetic_logic_unit" for hierarchy "cpu:CPU|arithmetic_logic_unit:ALU" File: K:/Code/CPU/riscv/cpu.sv Line: 542
Info (12128): Elaborating entity "memory_controller" for hierarchy "cpu:CPU|memory_controller:Memory" File: K:/Code/CPU/riscv/cpu.sv Line: 561
Warning (10230): Verilog HDL assignment warning at cpu.sv(349): truncated value with size 32 to match size of target (8) File: K:/Code/CPU/riscv/cpu.sv Line: 349
Warning (10230): Verilog HDL assignment warning at cpu.sv(352): truncated value with size 32 to match size of target (16) File: K:/Code/CPU/riscv/cpu.sv Line: 352
Warning (10270): Verilog HDL Case Statement warning at cpu.sv(360): incomplete case statement has no default case item File: K:/Code/CPU/riscv/cpu.sv Line: 360
Warning (10270): Verilog HDL Case Statement warning at cpu.sv(396): incomplete case statement has no default case item File: K:/Code/CPU/riscv/cpu.sv Line: 396
Info (12128): Elaborating entity "main_memory" for hierarchy "cpu:CPU|memory_controller:Memory|main_memory:MainMemory" File: K:/Code/CPU/riscv/cpu.sv Line: 433
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu:CPU|memory_controller:Memory|main_memory:MainMemory|altsyncram:altsyncram_component" File: K:/Code/CPU/riscv/main_memory.v Line: 102
Info (12130): Elaborated megafunction instantiation "cpu:CPU|memory_controller:Memory|main_memory:MainMemory|altsyncram:altsyncram_component" File: K:/Code/CPU/riscv/main_memory.v Line: 102
Info (12133): Instantiated megafunction "cpu:CPU|memory_controller:Memory|main_memory:MainMemory|altsyncram:altsyncram_component" with the following parameter: File: K:/Code/CPU/riscv/main_memory.v Line: 102
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "K:/Code/CPU/riscv/risc/output.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "8192"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "13"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oll2.tdf
    Info (12023): Found entity 1: altsyncram_oll2 File: K:/Code/CPU/riscv/db/altsyncram_oll2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_oll2" for hierarchy "cpu:CPU|memory_controller:Memory|main_memory:MainMemory|altsyncram:altsyncram_component|altsyncram_oll2:auto_generated" File: e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "graphics_memory" for hierarchy "cpu:CPU|memory_controller:Memory|graphics_memory:GraphicsMemory" File: K:/Code/CPU/riscv/cpu.sv Line: 454
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu:CPU|memory_controller:Memory|graphics_memory:GraphicsMemory|altsyncram:altsyncram_component" File: K:/Code/CPU/riscv/graphics_memory.v Line: 102
Info (12130): Elaborated megafunction instantiation "cpu:CPU|memory_controller:Memory|graphics_memory:GraphicsMemory|altsyncram:altsyncram_component" File: K:/Code/CPU/riscv/graphics_memory.v Line: 102
Info (12133): Instantiated megafunction "cpu:CPU|memory_controller:Memory|graphics_memory:GraphicsMemory|altsyncram:altsyncram_component" with the following parameter: File: K:/Code/CPU/riscv/graphics_memory.v Line: 102
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "numwords_b" = "32768"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9if2.tdf
    Info (12023): Found entity 1: altsyncram_9if2 File: K:/Code/CPU/riscv/db/altsyncram_9if2.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_9if2" for hierarchy "cpu:CPU|memory_controller:Memory|graphics_memory:GraphicsMemory|altsyncram:altsyncram_component|altsyncram_9if2:auto_generated" File: e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf
    Info (12023): Found entity 1: decode_c7a File: K:/Code/CPU/riscv/db/decode_c7a.tdf Line: 22
Info (12128): Elaborating entity "decode_c7a" for hierarchy "cpu:CPU|memory_controller:Memory|graphics_memory:GraphicsMemory|altsyncram:altsyncram_component|altsyncram_9if2:auto_generated|decode_c7a:decode2" File: K:/Code/CPU/riscv/db/altsyncram_9if2.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5j9.tdf
    Info (12023): Found entity 1: decode_5j9 File: K:/Code/CPU/riscv/db/decode_5j9.tdf Line: 22
Info (12128): Elaborating entity "decode_5j9" for hierarchy "cpu:CPU|memory_controller:Memory|graphics_memory:GraphicsMemory|altsyncram:altsyncram_component|altsyncram_9if2:auto_generated|decode_5j9:rden_decode_a" File: K:/Code/CPU/riscv/db/altsyncram_9if2.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_93b.tdf
    Info (12023): Found entity 1: mux_93b File: K:/Code/CPU/riscv/db/mux_93b.tdf Line: 22
Info (12128): Elaborating entity "mux_93b" for hierarchy "cpu:CPU|memory_controller:Memory|graphics_memory:GraphicsMemory|altsyncram:altsyncram_component|altsyncram_9if2:auto_generated|mux_93b:mux4" File: K:/Code/CPU/riscv/db/altsyncram_9if2.tdf Line: 54
Info (12128): Elaborating entity "cpu_control" for hierarchy "cpu:CPU|cpu_control:Control" File: K:/Code/CPU/riscv/cpu.sv Line: 575
Warning (10270): Verilog HDL Case Statement warning at cpu.sv(235): incomplete case statement has no default case item File: K:/Code/CPU/riscv/cpu.sv Line: 235
Warning (10270): Verilog HDL Case Statement warning at cpu.sv(249): incomplete case statement has no default case item File: K:/Code/CPU/riscv/cpu.sv Line: 249
Warning (10270): Verilog HDL Case Statement warning at cpu.sv(273): incomplete case statement has no default case item File: K:/Code/CPU/riscv/cpu.sv Line: 273
Warning (10270): Verilog HDL Case Statement warning at cpu.sv(159): incomplete case statement has no default case item File: K:/Code/CPU/riscv/cpu.sv Line: 159
Info (12128): Elaborating entity "vga_driver" for hierarchy "vga_driver:VGA" File: K:/Code/CPU/riscv/RISCV.sv Line: 67
Warning (10230): Verilog HDL assignment warning at gpu.sv(43): truncated value with size 32 to match size of target (11) File: K:/Code/CPU/riscv/gpu.sv Line: 43
Warning (10230): Verilog HDL assignment warning at gpu.sv(47): truncated value with size 32 to match size of target (11) File: K:/Code/CPU/riscv/gpu.sv Line: 47
Warning (10230): Verilog HDL assignment warning at gpu.sv(58): truncated value with size 32 to match size of target (10) File: K:/Code/CPU/riscv/gpu.sv Line: 58
Warning (10230): Verilog HDL assignment warning at gpu.sv(59): truncated value with size 32 to match size of target (10) File: K:/Code/CPU/riscv/gpu.sv Line: 59
Warning (10230): Verilog HDL assignment warning at gpu.sv(61): truncated value with size 32 to match size of target (4) File: K:/Code/CPU/riscv/gpu.sv Line: 61
Warning (10230): Verilog HDL assignment warning at gpu.sv(62): truncated value with size 32 to match size of target (4) File: K:/Code/CPU/riscv/gpu.sv Line: 62
Warning (10230): Verilog HDL assignment warning at gpu.sv(63): truncated value with size 32 to match size of target (4) File: K:/Code/CPU/riscv/gpu.sv Line: 63
Info (12128): Elaborating entity "hex_display" for hierarchy "hex_display:comb_36" File: K:/Code/CPU/riscv/RISCV.sv Line: 69
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: K:/Code/CPU/riscv/RISCV.sv Line: 5
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: K:/Code/CPU/riscv/RISCV.sv Line: 5
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: K:/Code/CPU/riscv/RISCV.sv Line: 5
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: K:/Code/CPU/riscv/RISCV.sv Line: 5
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: K:/Code/CPU/riscv/RISCV.sv Line: 5
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: K:/Code/CPU/riscv/RISCV.sv Line: 5
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: K:/Code/CPU/riscv/RISCV.sv Line: 5
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: K:/Code/CPU/riscv/RISCV.sv Line: 5
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: K:/Code/CPU/riscv/RISCV.sv Line: 5
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: K:/Code/CPU/riscv/RISCV.sv Line: 5
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: K:/Code/CPU/riscv/RISCV.sv Line: 8
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: K:/Code/CPU/riscv/RISCV.sv Line: 9
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: K:/Code/CPU/riscv/RISCV.sv Line: 10
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: K:/Code/CPU/riscv/RISCV.sv Line: 10
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: K:/Code/CPU/riscv/RISCV.sv Line: 12
Info (286030): Timing-Driven Synthesis is running
Warning (20013): Ignored 24 assignments for entity "RISC_CPU" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity RISC_CPU -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity RISC_CPU -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity RISC_CPU -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity RISC_CPU -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity RISC_CPU -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity RISC_CPU -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity RISC_CPU -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity RISC_CPU -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity RISC_CPU -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity RISC_CPU -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity RISC_CPU -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity RISC_CPU -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity RISC_CPU -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity RISC_CPU -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity RISC_CPU -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity RISC_CPU -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity RISC_CPU -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity RISC_CPU -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity RISC_CPU -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity RISC_CPU -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity RISC_CPU -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity RISC_CPU -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity RISC_CPU -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity RISC_CPU -section_id Top was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: K:/Code/CPU/riscv/RISCV.sv Line: 3
    Warning (15610): No output dependent on input pin "KEY[1]" File: K:/Code/CPU/riscv/RISCV.sv Line: 3
    Warning (15610): No output dependent on input pin "SW[2]" File: K:/Code/CPU/riscv/RISCV.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[3]" File: K:/Code/CPU/riscv/RISCV.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[4]" File: K:/Code/CPU/riscv/RISCV.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[5]" File: K:/Code/CPU/riscv/RISCV.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[6]" File: K:/Code/CPU/riscv/RISCV.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[7]" File: K:/Code/CPU/riscv/RISCV.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[8]" File: K:/Code/CPU/riscv/RISCV.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[9]" File: K:/Code/CPU/riscv/RISCV.sv Line: 4
Info (21057): Implemented 4189 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 66 output pins
    Info (21061): Implemented 3948 logic cells
    Info (21064): Implemented 160 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings
    Info: Peak virtual memory: 4892 megabytes
    Info: Processing ended: Fri Mar 07 10:52:13 2025
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:27


