

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_37_1'
================================================================
* Date:           Sat Jan 31 23:55:21 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.038 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       10|       10|  0.100 us|  0.100 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_37_1  |        8|        8|         1|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.03>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%jb = alloca i32 1" [top.cpp:37]   --->   Operation 4 'alloca' 'jb' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.48ns)   --->   "%store_ln37 = store i7 0, i7 %jb" [top.cpp:37]   --->   Operation 5 'store' 'store_ln37' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_39_2"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%jb_1 = load i7 %jb" [top.cpp:37]   --->   Operation 7 'load' 'jb_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %jb_1, i32 6" [top.cpp:37]   --->   Operation 8 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %tmp, void %VITIS_LOOP_39_2.split, void %VITIS_LOOP_46_3.exitStub" [top.cpp:37]   --->   Operation 9 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i7 %jb_1" [top.cpp:37]   --->   Operation 10 'trunc' 'trunc_ln37' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln38 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [top.cpp:38]   --->   Operation 11 'specpipeline' 'specpipeline_ln38' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%speclooptripcount_ln37 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [top.cpp:37]   --->   Operation 12 'speclooptripcount' 'speclooptripcount_ln37' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [top.cpp:37]   --->   Operation 13 'specloopname' 'specloopname_ln37' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.88ns)   --->   "%icmp_ln13 = icmp_eq  i6 %trunc_ln37, i6 48" [top.cpp:13]   --->   Operation 14 'icmp' 'icmp_ln13' <Predicate = (!tmp)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.88ns)   --->   "%icmp_ln13_1 = icmp_eq  i6 %trunc_ln37, i6 40" [top.cpp:13]   --->   Operation 15 'icmp' 'icmp_ln13_1' <Predicate = (!tmp)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.88ns)   --->   "%icmp_ln13_2 = icmp_eq  i6 %trunc_ln37, i6 32" [top.cpp:13]   --->   Operation 16 'icmp' 'icmp_ln13_2' <Predicate = (!tmp)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.88ns)   --->   "%icmp_ln13_3 = icmp_eq  i6 %trunc_ln37, i6 24" [top.cpp:13]   --->   Operation 17 'icmp' 'icmp_ln13_3' <Predicate = (!tmp)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node or_ln13_4)   --->   "%or_ln13 = or i1 %icmp_ln13_1, i1 %icmp_ln13" [top.cpp:13]   --->   Operation 18 'or' 'or_ln13' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.88ns)   --->   "%icmp_ln13_4 = icmp_eq  i6 %trunc_ln37, i6 16" [top.cpp:13]   --->   Operation 19 'icmp' 'icmp_ln13_4' <Predicate = (!tmp)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node or_ln13_4)   --->   "%or_ln13_1 = or i1 %or_ln13, i1 %icmp_ln13_2" [top.cpp:13]   --->   Operation 20 'or' 'or_ln13_1' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.88ns)   --->   "%icmp_ln13_5 = icmp_eq  i6 %trunc_ln37, i6 8" [top.cpp:13]   --->   Operation 21 'icmp' 'icmp_ln13_5' <Predicate = (!tmp)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node or_ln13_4)   --->   "%or_ln13_2 = or i1 %or_ln13_1, i1 %icmp_ln13_3" [top.cpp:13]   --->   Operation 22 'or' 'or_ln13_2' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.88ns)   --->   "%icmp_ln13_6 = icmp_eq  i6 %trunc_ln37, i6 0" [top.cpp:13]   --->   Operation 23 'icmp' 'icmp_ln13_6' <Predicate = (!tmp)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node or_ln13_4)   --->   "%or_ln13_3 = or i1 %or_ln13_2, i1 %icmp_ln13_4" [top.cpp:13]   --->   Operation 24 'or' 'or_ln13_3' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln13_4 = or i1 %or_ln13_3, i1 %icmp_ln13_5" [top.cpp:13]   --->   Operation 25 'or' 'or_ln13_4' <Predicate = (!tmp)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln13_5 = or i1 %or_ln13_4, i1 %icmp_ln13_6" [top.cpp:13]   --->   Operation 26 'or' 'or_ln13_5' <Predicate = (!tmp)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %or_ln13_5, void %arrayidx.7.case.63, void %arrayidx.7.exit" [top.cpp:13]   --->   Operation 27 'br' 'br_ln13' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln41 = br void %arrayidx.7.exit" [top.cpp:41]   --->   Operation 28 'br' 'br_ln41' <Predicate = (!tmp & !or_ln13_5)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.89ns)   --->   "%add_ln37 = add i7 %jb_1, i7 8" [top.cpp:37]   --->   Operation 29 'add' 'add_ln37' <Predicate = (!tmp)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.48ns)   --->   "%store_ln37 = store i7 %add_ln37, i7 %jb" [top.cpp:37]   --->   Operation 30 'store' 'store_ln37' <Predicate = (!tmp)> <Delay = 0.48>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln37 = br void %VITIS_LOOP_39_2" [top.cpp:37]   --->   Operation 31 'br' 'br_ln37' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 32 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.48>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.038ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln37', top.cpp:37) of constant 0 on local variable 'jb', top.cpp:37 [2]  (0.489 ns)
	'load' operation 7 bit ('jb', top.cpp:37) on local variable 'jb', top.cpp:37 [5]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln13_4', top.cpp:13) [18]  (0.887 ns)
	'or' operation 1 bit ('or_ln13_3', top.cpp:13) [23]  (0.000 ns)
	'or' operation 1 bit ('or_ln13_4', top.cpp:13) [24]  (0.331 ns)
	'or' operation 1 bit ('or_ln13_5', top.cpp:13) [25]  (0.331 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
