<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/AArch64InstrInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;12.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">AArch64InstrInfo.h</div></div>
</div><!--header-->
<div class="contents">
<a href="AArch64InstrInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===- AArch64InstrInfo.h - AArch64 Instruction Information -----*- C++ -*-===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// This file contains the AArch64 implementation of the TargetInstrInfo class.</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">//</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span> </div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#ifndef LLVM_LIB_TARGET_AARCH64_AARCH64INSTRINFO_H</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#define LLVM_LIB_TARGET_AARCH64_AARCH64INSTRINFO_H</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span> </div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;<a class="code" href="AArch64_8h.html">AArch64.h</a>&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="AArch64RegisterInfo_8h.html">AArch64RegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="Optional_8h.html">llvm/ADT/Optional.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="MachineCombinerPattern_8h.html">llvm/CodeGen/MachineCombinerPattern.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="TypeSize_8h.html">llvm/Support/TypeSize.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8h.html#ab12de263eb2ee622714701bc1946fad6">   23</a></span><span class="preprocessor">#define GET_INSTRINFO_HEADER</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &quot;AArch64GenInstrInfo.inc&quot;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span> </div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span> </div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="keyword">class </span>AArch64Subtarget;</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="keyword">class </span>AArch64TargetMachine;</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="namespacellvm.html#acecb758d131c550fcdf82d6211884138">   31</a></span><span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_enumeration" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> <a class="code hl_variable" href="namespacellvm.html#acecb758d131c550fcdf82d6211884138">MOSuppressPair</a> =</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span>    <a class="code hl_enumvalue" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddace83cf304d65cdb6b3b22cc485eed877">MachineMemOperand::MOTargetFlag1</a>;</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="namespacellvm.html#adcbbc11398a037540fd4fbab96e6f6a4">   33</a></span><span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_enumeration" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> <a class="code hl_variable" href="namespacellvm.html#adcbbc11398a037540fd4fbab96e6f6a4">MOStridedAccess</a> =</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>    <a class="code hl_enumvalue" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda036efcf0f4eac932646d211f480528c3">MachineMemOperand::MOTargetFlag2</a>;</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8h.html#a309185dacbbc2610d98ea8130927f3b3">   36</a></span><span class="preprocessor">#define FALKOR_STRIDED_ACCESS_MD &quot;falkor.strided.access&quot;</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="foldopen" id="foldopen00038" data-start="{" data-end="};">
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html">   38</a></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1AArch64InstrInfo.html">AArch64InstrInfo</a> final : <span class="keyword">public</span> <a class="code hl_class" href="classAArch64GenInstrInfo.html">AArch64GenInstrInfo</a> {</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AArch64RegisterInfo.html">AArch64RegisterInfo</a> RI;</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;Subtarget;</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span> </div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span>  <span class="keyword">explicit</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a685d0f817c9260ea16202a9964652fe6">AArch64InstrInfo</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;STI);</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment"></span> </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">  /// getRegisterInfo - TargetInstrInfo is a superset of MRegister info.  As</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">  /// such, whenever a client has an instance of instruction info, it should</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">  /// always be able to get register info as well (through this method).</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a616fc69908b11c1c62addae537191ad4">   48</a></span><span class="comment"></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AArch64RegisterInfo.html">AArch64RegisterInfo</a> &amp;<a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a616fc69908b11c1c62addae537191ad4">getRegisterInfo</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> RI; }</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span> </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a1bf38b3bbe867377cde6e530a0256b29">getInstSizeInBytes</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span> </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#ade267f03d50e04004e9ef2019ce25738">isAsCheapAsAMove</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span> </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a3477f1dd30b1caa79a5216523b50ce8c">isCoalescableExtInstr</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg,</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>                             <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> &amp;DstReg, <span class="keywordtype">unsigned</span> &amp;SubIdx) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>  <span class="keywordtype">bool</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>  <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a23fc03605ab508eb40a5fb968a78e139">areMemAccessesTriviallyDisjoint</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MIa</a>,</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>                                  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MIb</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span> </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a9577820d8006811afa3d9713624c1e01">isLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>                               <span class="keywordtype">int</span> &amp;FrameIndex) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#abb85cb5e394d43767d67d067075a7b4f">isStoreToStackSlot</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>                              <span class="keywordtype">int</span> &amp;FrameIndex) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment"></span> </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">  /// Does this instruction set its full destination register to zero?</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#acb53158b2fba2683ec41c5873eb16a2f">isGPRZero</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment"></span> </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">  /// Does this instruction rename a GPR without modifying bits?</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a2a037132ef2f33daa0522efe92a983ed">isGPRCopy</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment"></span> </div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">  /// Does this instruction rename an FPR without modifying bits?</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a0f025e2cec1b7eb026b572b2d12800fd">isFPRCopy</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment"></span> </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment">  /// Return true if pairing the given load or store is hinted to be</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">  /// unprofitable.</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#aaa692777da741a4f7da2822b9f154a42">isLdStPairSuppressed</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment"></span> </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment">  /// Return true if the given load or store is a strided memory access.</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a801e90197138f0d232f8efcf2426dd81">isStridedAccess</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment"></span> </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment">  /// Return true if this is an unscaled load/store.</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#aaf6a746794da53626b45e8869bf9dac5">isUnscaledLdSt</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="foldopen" id="foldopen00084" data-start="{" data-end="}">
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a1bd5895683e2ea4630c241c94f8050f0">   84</a></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a1bd5895683e2ea4630c241c94f8050f0">isUnscaledLdSt</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#aaf6a746794da53626b45e8869bf9dac5">isUnscaledLdSt</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode());</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>  }</div>
</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment"></span> </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment">  /// Returns the unscaled load/store for the scaled load/store opcode,</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">  /// if there is a corresponding unscaled variant available.</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment"></span>  <span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Optional&lt;unsigned&gt;</a> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a66319864880e0ab3ae40570927171410">getUnscaledLdSt</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment"></span> </div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment">  /// Scaling factor for (scaled or unscaled) load or store.</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#af269ff6efde917e353e6652a11e473ec">getMemScale</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="foldopen" id="foldopen00094" data-start="{" data-end="}">
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a11e0c0c1465e563be81d564f2ba60abb">   94</a></span>  <span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a11e0c0c1465e563be81d564f2ba60abb">getMemScale</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#af269ff6efde917e353e6652a11e473ec">getMemScale</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode());</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>  }</div>
</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span> </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment"></span> </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment">  /// Returns the index for the immediate for a given instruction.</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#ac473d40b6b8803f2924e0c6751f51bf3">getLoadStoreImmIdx</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment"></span> </div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment">  /// Return true if pairing the given load or store may be paired with another.</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a5c41685529bfa4394f6b8f15207809c1">isPairableLdStInst</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment"></span> </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment">  /// Return the opcode that set flags when possible.  The caller is</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">  /// responsible for ensuring the opc has a flag setting equivalent.</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a6effe3eb87233c936c9045b64d717b3a">convertToFlagSettingOpc</a>(<span class="keywordtype">unsigned</span> Opc, <span class="keywordtype">bool</span> &amp;Is64Bit);</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment"></span> </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">  /// Return true if this is a load/store that can be potentially paired/merged.</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#af28ada2e1e13faab18ee3746c01e684c">isCandidateToMergeOrPair</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment"></span> </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment">  /// Hint that pairing the given load or store is unprofitable.</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#ae2f38a334980a3888a4fc55b8e9542ac">suppressLdStPair</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span> </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Optional&lt;ExtAddrMode&gt;</a></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>  <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#aac18d93aac27c111a825e08152ad2897">getAddrModeFromMemoryOp</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MemI,</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>                          <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span> </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a90a17ebfc2faf34552e728b4bd90800c">getMemOperandsWithOffsetWidth</a>(</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVectorImpl&lt;const MachineOperand *&gt;</a> &amp;BaseOps,</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>      int64_t &amp;<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>, <span class="keywordtype">bool</span> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetIsScalable</a>, <span class="keywordtype">unsigned</span> &amp;Width,</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment"></span> </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">  /// If \p OffsetIsScalable is set to &#39;true&#39;, the offset is scaled by `vscale`.</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment">  /// This is true for some SVE instructions like ldr/str that have a</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment">  /// &#39;reg + imm&#39; addressing mode where the immediate is an index to the</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">  /// scalable vector located at &#39;reg + imm * vscale x #bytes&#39;.</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a1e330d75233f2f61fdb64b374f55ee04">getMemOperandWithOffsetWidth</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>                                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BaseOp</a>,</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>                                    int64_t &amp;<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>, <span class="keywordtype">bool</span> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetIsScalable</a>,</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>                                    <span class="keywordtype">unsigned</span> &amp;Width,</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>                                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment"></span> </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">  /// Return the immediate offset of the base register in a load/store \p LdSt.</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a9f95e557fb675ab6ef80f2fc4b8b3e01">getMemOpBaseRegImmOfsOffsetOperand</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LdSt</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment"></span> </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">  /// Returns true if opcode \p Opc is a memory operation. If it is, set</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">  /// \p Scale, \p Width, \p MinOffset, and \p MaxOffset accordingly.</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">  /// For unscaled instructions, \p Scale is set to 1.</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#aaab2023296750137637c02807f30ef25">getMemOpInfo</a>(<span class="keywordtype">unsigned</span> Opcode, <a class="code hl_class" href="classllvm_1_1TypeSize.html">TypeSize</a> &amp;Scale, <span class="keywordtype">unsigned</span> &amp;Width,</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>                           int64_t &amp;MinOffset, int64_t &amp;MaxOffset);</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span> </div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a1c6c6052f4f028c5fc16a59cce34dd14">shouldClusterMemOps</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;const MachineOperand *&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BaseOps1</a>,</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>                           <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;const MachineOperand *&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BaseOps2</a>,</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>                           <span class="keywordtype">unsigned</span> NumLoads, <span class="keywordtype">unsigned</span> NumBytes) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span> </div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#af01e300c1d03a13eb9edabea4ed9aef5">copyPhysRegTuple</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>                        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg,</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>                        <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg, <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">KillSrc</a>, <span class="keywordtype">unsigned</span> Opcode,</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>                        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">llvm::ArrayRef&lt;unsigned&gt;</a> Indices) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a989da0fe668d5de76ef2ccd3c04a8d35">copyGPRRegTuple</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>                       <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> SrcReg,</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>                       <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">KillSrc</a>, <span class="keywordtype">unsigned</span> Opcode, <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ZeroReg</a>,</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>                       <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">llvm::ArrayRef&lt;unsigned&gt;</a> Indices) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a298be1031f30bb6d33dda81a8fc572fc">copyPhysReg</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>                   <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg, <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg,</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>                   <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">KillSrc</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span> </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a2bc56fd5f72b1378f6036ca1a1a632cd">storeRegToStackSlot</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>                           <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg,</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>                           <span class="keywordtype">bool</span> isKill, <span class="keywordtype">int</span> FrameIndex,</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span> </div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#aff58a698653ef99fe70d047a7fb0101a">loadRegFromStackSlot</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>                            <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DestReg,</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>                            <span class="keywordtype">int</span> FrameIndex, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span> </div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>  <span class="comment">// This tells target independent code that it is okay to pass instructions</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>  <span class="comment">// with subreg operands to foldMemoryOperandImpl.</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a1990769eead413855ac08a24140f3175">  173</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a1990769eead413855ac08a24140f3175">isSubregFoldable</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span> </div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>  <span class="keyword">using </span><a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a0a1e73b39957ad3da60cb9d3a690df89">TargetInstrInfo::foldMemoryOperandImpl</a>;</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>  <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a64505b70265bcadc4993631d532a5fd5">foldMemoryOperandImpl</a>(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>                        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;unsigned&gt;</a> Ops,</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>                        <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertPt, <span class="keywordtype">int</span> FrameIndex,</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>                        <a class="code hl_class" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS = <span class="keyword">nullptr</span>,</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>                        <a class="code hl_class" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment"></span> </div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment">  /// \returns true if a branch from an instruction with opcode \p BranchOpc</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment">  ///  bytes is capable of jumping to a position \p BrOffset bytes away.</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a2d997a80040d5eea603cf8ca302c2dbc">isBranchOffsetInRange</a>(<span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BranchOpc</a>,</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>                             int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BrOffset</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span> </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a15b71869ae17ba55cfb477020eaadc19">getBranchDestBlock</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span> </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#aa61674464afddf4b2a24ab65f3833233">analyzeBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;TBB,</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>                     <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB,</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>                     <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;<a class="code hl_variable" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>,</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>                     <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AllowModify</a> = <span class="keyword">false</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a51f54f2b0fd916f4c01b600905180782">analyzeBranchPredicate</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>                              MachineBranchPredicate &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MBP</a>,</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>                              <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AllowModify</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a94cd6ca17535844dc42503cc7b6f32ef">removeBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>                        <span class="keywordtype">int</span> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BytesRemoved</a> = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#ab8903896a25679d038ebd3e8769233f6">insertBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB,</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>                        <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;MachineOperand&gt;</a> <a class="code hl_variable" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>,</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>                        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>                        <span class="keywordtype">int</span> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BytesAdded</a> = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>  <span class="keywordtype">bool</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>  <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a7cca5afbdfdcb468161ffe0b888668d0">reverseBranchCondition</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;<a class="code hl_variable" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a2fe077e55074778fb173f0f5cc8f5ca2">canInsertSelect</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;MachineOperand&gt;</a> <a class="code hl_variable" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>,</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>                       <a class="code hl_class" href="classllvm_1_1Register.html">Register</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a>, <span class="keywordtype">int</span> &amp;, <span class="keywordtype">int</span> &amp;,</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>                       <span class="keywordtype">int</span> &amp;) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a029c7ad54d8731492ed559aa860e3395">insertSelect</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg,</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>                    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;MachineOperand&gt;</a> <a class="code hl_variable" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TrueReg</a>,</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>                    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FalseReg</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a6ded0a85b004be3aabc164799210a125">getNoop</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NopInst</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span> </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#ab46fe6f7eb24fe0268c273a28452ecba">isSchedulingBoundary</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment"></span> </div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment">  /// analyzeCompare - For a comparison instruction, return the source registers</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment">  /// in SrcReg and SrcReg2, and the value it compares against in CmpValue.</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment">  /// Return true if the comparison instruction can be analyzed.</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a6f656e74bba92b14bc851a3eee67d2a0">analyzeCompare</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg,</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>                      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcReg2</a>, <span class="keywordtype">int</span> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CmpMask</a>,</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>                      <span class="keywordtype">int</span> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CmpValue</a>) <span class="keyword">const override</span>;<span class="comment"></span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment">  /// optimizeCompareInstr - Convert the instruction supplying the argument to</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment">  /// the comparison into one that sets the zero bit in the flags register.</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a1f3179bfdef4e9bd974720c92bfb8fbf">optimizeCompareInstr</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CmpInstr</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg,</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>                            <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcReg2</a>, <span class="keywordtype">int</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CmpMask</a>, <span class="keywordtype">int</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CmpValue</a>,</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#af0bbac5dd9f698f2c73477c4e5f36b60">optimizeCondBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment"></span> </div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment">  /// Return true when a code sequence can improve throughput. It</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment">  /// should be called only for instructions in loops.</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment">  /// \param Pattern - combiner pattern</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a10ff9c7b29be1debe32fa6ba92256068">isThroughputPattern</a>(<a class="code hl_enumeration" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> <a class="code hl_class" href="classllvm_1_1Pattern.html">Pattern</a>) <span class="keyword">const override</span>;<span class="comment"></span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment">  /// Return true when there is potentially a faster code sequence</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment">  /// for an instruction chain ending in ``Root``. All potential patterns are</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment">  /// listed in the ``Patterns`` array.</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment"></span>  <span class="keywordtype">bool</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>  <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#abe8ebb102b353daa82abe17d08054c6e">getMachineCombinerPatterns</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root,</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>                             <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVectorImpl&lt;MachineCombinerPattern&gt;</a> &amp;Patterns,</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>                             <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DoRegPressureReduce</a>) <span class="keyword">const override</span>;<span class="comment"></span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment">  /// Return true when Inst is associative and commutative so that it can be</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment">  /// reassociated.</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a87b656660a62cefd44342a4909d88dfd">isAssociativeAndCommutative</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst) <span class="keyword">const override</span>;<span class="comment"></span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment">  /// When getMachineCombinerPatterns() finds patterns, this function generates</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment">  /// the instructions that could replace the original code sequence</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a80ae2cc1410980d536c9032568832dab">genAlternativeCodeSequence</a>(</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>      <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="code hl_enumeration" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> <a class="code hl_class" href="classllvm_1_1Pattern.html">Pattern</a>,</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsInstrs</a>,</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DelInstrs</a>,</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DenseMap&lt;unsigned, unsigned&gt;</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InstrIdxForVirtReg</a>) <span class="keyword">const override</span>;<span class="comment"></span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment">  /// AArch64 supports MachineCombiner.</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a74804e3c6e291fe90c0cb697632dcf0e">useMachineCombiner</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span> </div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a8997d907b1de0e1b433c59102335b06a">expandPostRAPseudo</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span> </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>  std::pair&lt;unsigned, unsigned&gt;</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>  <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#acb8985e96f5a8a270fc9d57fc8c99920">decomposeMachineOperandsTargetFlags</a>(<span class="keywordtype">unsigned</span> TF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;</a>&gt;</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>  <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a9e7195b691e065ac34568c1b3340a3f8">getSerializableDirectMachineOperandTargetFlags</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;</a>&gt;</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>  <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#aedb4c96bbe231a3c622b06e15fdb05cb">getSerializableBitmaskMachineOperandTargetFlags</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;std::pair&lt;MachineMemOperand::Flags, const char *&gt;</a>&gt;</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>  <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a74f4174a5d158b611050cdf7abd04b58">getSerializableMachineMemOperandTargetFlags</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span> </div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a8e7ea4a37a21caeb8c336ef3e95f8ee0">isFunctionSafeToOutlineFrom</a>(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>                                   <span class="keywordtype">bool</span> OutlineFromLinkOnceODRs) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>  <a class="code hl_struct" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#ac091833891ee8d22563063570f1cfad0">getOutliningCandidateInfo</a>(</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>      std::vector&lt;outliner::Candidate&gt; &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RepeatedSequenceLocs</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>  <a class="code hl_enumeration" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52">outliner::InstrType</a></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>  <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a7b66755cbe9d309216c9cba0088132e2">getOutliningType</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MIT</a>, <span class="keywordtype">unsigned</span> Flags) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a0d93655abe7a956170573a09a78814ff">isMBBSafeToOutlineFrom</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>                              <span class="keywordtype">unsigned</span> &amp;Flags) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a9b0a622dbae74cb8a4b9b87a8b559b25">buildOutlinedFrame</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>                          <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OF</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>  <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a1bebf2efd349fef461e2b5cf865d4d97">insertOutlinedCall</a>(<a class="code hl_class" href="classllvm_1_1Module.html">Module</a> &amp;M, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>                     <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;It, <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>                     <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a944bf3cc625b6bf05e52bc6daa2cc47f">shouldOutlineFromFunctionByDefault</a>(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;<span class="comment"></span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment">  /// Returns the vector element size (B, H, S or D) of an SVE opcode.</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment"></span>  uint64_t <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a225bf56c837056189e19a6d525e9a93a">getElementSizeForOpcode</a>(<span class="keywordtype">unsigned</span> Opc) <span class="keyword">const</span>;<span class="comment"></span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment">  /// Returns true if the opcode is for an SVE instruction that sets the</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment">  /// condition codes as if it&#39;s results had been fed to a PTEST instruction</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment">  /// along with the same general predicate.</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#af93867ed83dede2b0063fbaa26a3086d">isPTestLikeOpcode</a>(<span class="keywordtype">unsigned</span> Opc) <span class="keyword">const</span>;<span class="comment"></span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment">  /// Returns true if the opcode is for an SVE WHILE## instruction.</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a38f8066c29c8c7afd3906d08e8407282">isWhileOpcode</a>(<span class="keywordtype">unsigned</span> Opc) <span class="keyword">const</span>;<span class="comment"></span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment">  /// Returns true if the instruction has a shift by immediate that can be</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment">  /// executed in one cycle less.</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a796a2f531a01a5d72a58920fa8ec61b9">isFalkorShiftExtFast</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);<span class="comment"></span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment">  /// Return true if the instructions is a SEH instruciton used for unwinding</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment">  /// on Windows.</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a52619cc1f9c5c3029a03a6c956b32595">isSEHInstruction</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span> </div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Optional&lt;RegImmPair&gt;</a> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#ac0d6e98e9e62fcea7cbd5b74cf3ce915">isAddImmediate</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>                                      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span> </div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Optional&lt;ParamLoadedValue&gt;</a> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a86f1c1272defde9d16425ad0a169bb98">describeLoadedValue</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>                                                 <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span> </div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>  <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a06abc64620fa2741d4756f05c337c9aa">decomposeStackOffsetForFrameOffsets</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1StackOffset.html">StackOffset</a> &amp;<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>,</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>                                                  int64_t &amp;NumBytes,</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>                                                  int64_t &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumPredicateVectors</a>,</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>                                                  int64_t &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumDataVectors</a>);</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>  <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#aff8cfe59027e5ffa1af1ff646a2da516">decomposeStackOffsetForDwarfOffsets</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1StackOffset.html">StackOffset</a> &amp;<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>,</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>                                                  int64_t &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ByteSized</a>,</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>                                                  int64_t &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VGSized</a>);</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8h.html#ae3a5564e9b47164e48b07656ac0e2098">  309</a></span><span class="preprocessor">#define GET_INSTRINFO_HELPER_DECLS</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="preprocessor">#include &quot;AArch64GenInstrInfo.inc&quot;</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span> </div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="keyword">protected</span>:<span class="comment"></span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment">  /// If the specific machine instruction is an instruction that moves/copies</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment">  /// value from one register to another register return destination and source</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment">  /// registers as machine operands.</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment"></span>  Optional&lt;DestSourcePair&gt;</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>  <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a9b3dff1d6a474cf694125bccc4b03ea0">isCopyInstrImpl</a>(<span class="keyword">const</span> MachineInstr &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span> </div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>  <span class="keywordtype">unsigned</span> getInstBundleLength(<span class="keyword">const</span> MachineInstr &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment"></span> </div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment">  /// Sets the offsets on outlined instructions in \p MBB which use SP</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment">  /// so that they will be valid post-outlining.</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment">  /// \param MBB A \p MachineBasicBlock in an outlined function.</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment"></span>  <span class="keywordtype">void</span> fixupPostOutline(MachineBasicBlock &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span> </div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>  <span class="keywordtype">void</span> instantiateCondBranch(MachineBasicBlock &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <span class="keyword">const</span> DebugLoc &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>                             MachineBasicBlock *TBB,</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>                             ArrayRef&lt;MachineOperand&gt; <a class="code hl_variable" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>  <span class="keywordtype">bool</span> substituteCmpToZero(MachineInstr &amp;CmpInstr, <span class="keywordtype">unsigned</span> SrcReg,</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>                           <span class="keyword">const</span> MachineRegisterInfo *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment"></span> </div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment">  /// Returns an unused general-purpose register which can be used for</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment">  /// constructing an outlined call if one exists. Returns 0 otherwise.</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment"></span>  <span class="keywordtype">unsigned</span> findRegisterToSaveLRTo(<span class="keyword">const</span> outliner::Candidate &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment"></span> </div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment">  /// Remove a ptest of a predicate-generating operation that already sets, or</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment">  /// can be made to set, the condition codes in an identical manner</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment"></span>  <span class="keywordtype">bool</span> optimizePTestInstr(MachineInstr *PTest, <span class="keywordtype">unsigned</span> MaskReg,</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>                          <span class="keywordtype">unsigned</span> PredReg,</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>                          <span class="keyword">const</span> MachineRegisterInfo *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>};</div>
</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment"></span> </div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment">/// Return true if there is an instruction /after/ \p DefMI and before \p UseMI</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment">/// which either reads or clobbers NZCV.</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#adb26c86c4abcccbe5376b3f7e5e8af69">isNZCVTouchedInInstructionRange</a>(<span class="keyword">const</span> MachineInstr &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>,</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>                                     <span class="keyword">const</span> MachineInstr &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>,</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>                                     <span class="keyword">const</span> TargetRegisterInfo *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment"></span> </div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment">/// emitFrameOffset - Emit instructions as needed to set DestReg to SrcReg</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment">/// plus Offset.  This is intended to be used from within the prolog/epilog</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment">/// insertion (PEI) pass, where a virtual scratch register may be allocated</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment">/// if necessary, to be replaced by the scavenger at the end of PEI.</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment"></span><span class="keywordtype">void</span> <a class="code hl_function" href="namespacellvm.html#a7ca18378642f2bd46b5701a0cef0b3cc">emitFrameOffset</a>(MachineBasicBlock &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_typedef" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>,</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>                     <span class="keyword">const</span> DebugLoc &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> SrcReg,</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>                     StackOffset <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>, <span class="keyword">const</span> TargetInstrInfo *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>                     <a class="code hl_enumeration" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518">MachineInstr::MIFlag</a> = <a class="code hl_enumvalue" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a75967179a013c48b7d5b1690cb0b47cc">MachineInstr::NoFlags</a>,</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>                     <span class="keywordtype">bool</span> SetNZCV = <span class="keyword">false</span>, <span class="keywordtype">bool</span> NeedsWinCFI = <span class="keyword">false</span>,</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>                     <span class="keywordtype">bool</span> *HasWinCFI = <span class="keyword">nullptr</span>);</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment"></span> </div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment">/// rewriteAArch64FrameIndex - Rewrite MI to access &#39;Offset&#39; bytes from the</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="comment">/// FP. Return false if the offset could not be handled directly in MI, and</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment">/// return the left-over portion by reference.</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#acbe69ef233b07b4362366dcfc380abca">rewriteAArch64FrameIndex</a>(MachineInstr &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> FrameRegIdx,</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>                              <span class="keywordtype">unsigned</span> FrameReg, StackOffset &amp;<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>,</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>                              <span class="keyword">const</span> AArch64InstrInfo *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>);</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment"></span> </div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment">/// Use to report the frame offset status in isAArch64FrameOffsetLegal.</span></div>
<div class="foldopen" id="foldopen00370" data-start="{" data-end="};">
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226">  370</a></span><span class="comment"></span><span class="keyword">enum</span> <a class="code hl_enumeration" href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226">AArch64FrameOffsetStatus</a> {</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226afb5cb35207b915f8db3811db32920094">  371</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226afb5cb35207b915f8db3811db32920094">AArch64FrameOffsetCannotUpdate</a> = 0x0, <span class="comment">///&lt; Offset cannot apply.</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226a11e259103be968c42cfd9c607f12904a">  372</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226a11e259103be968c42cfd9c607f12904a">AArch64FrameOffsetIsLegal</a> = 0x1,      <span class="comment">///&lt; Offset is legal.</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>  <a class="code hl_enumvalue" href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226a8dc2c9caf2dbb5337725c3f2dc11f72f">AArch64FrameOffsetCanUpdate</a> = 0x2     <span class="comment">///&lt; Offset can apply, at least partly.</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226a8dc2c9caf2dbb5337725c3f2dc11f72f">  374</a></span>};</div>
</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment"></span> </div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment">/// Check if the @p Offset is a valid frame offset for @p MI.</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment">/// The returned value reports the validity of the frame offset for @p MI.</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment">/// It uses the values defined by AArch64FrameOffsetStatus for that.</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment">/// If result == AArch64FrameOffsetCannotUpdate, @p MI cannot be updated to</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment">/// use an offset.eq</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment">/// If result &amp; AArch64FrameOffsetIsLegal, @p Offset can completely be</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment">/// rewritten in @p MI.</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="comment">/// If result &amp; AArch64FrameOffsetCanUpdate, @p Offset contains the</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="comment">/// amount that is off the limit of the legal offset.</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment">/// If set, @p OutUseUnscaledOp will contain the whether @p MI should be</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="comment">/// turned into an unscaled operator, which opcode is in @p OutUnscaledOp.</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment">/// If set, @p EmittableOffset contains the amount that can be set in @p MI</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment">/// (possibly with @p OutUnscaledOp if OutUseUnscaledOp is true) and that</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment">/// is a legal offset.</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment"></span><span class="keywordtype">int</span> <a class="code hl_function" href="namespacellvm.html#a18dec717578f39bfcff50e325c2d27c5">isAArch64FrameOffsetLegal</a>(<span class="keyword">const</span> MachineInstr &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, StackOffset &amp;<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>,</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>                              <span class="keywordtype">bool</span> *OutUseUnscaledOp = <span class="keyword">nullptr</span>,</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>                              <span class="keywordtype">unsigned</span> *OutUnscaledOp = <span class="keyword">nullptr</span>,</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>                              int64_t *EmittableOffset = <span class="keyword">nullptr</span>);</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span> </div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">  395</a></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">isUncondBranchOpcode</a>(<span class="keywordtype">int</span> Opc) { <span class="keywordflow">return</span> Opc == AArch64::B; }</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span> </div>
<div class="foldopen" id="foldopen00397" data-start="{" data-end="}">
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="namespacellvm.html#a0e6336a1dd23986cd15023ea0aae5269">  397</a></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#a0e6336a1dd23986cd15023ea0aae5269">isCondBranchOpcode</a>(<span class="keywordtype">int</span> Opc) {</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>  <span class="keywordflow">case</span> AArch64::Bcc:</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>  <span class="keywordflow">case</span> AArch64::CBZW:</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>  <span class="keywordflow">case</span> AArch64::CBZX:</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>  <span class="keywordflow">case</span> AArch64::CBNZW:</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>  <span class="keywordflow">case</span> AArch64::CBNZX:</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>  <span class="keywordflow">case</span> AArch64::TBZW:</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>  <span class="keywordflow">case</span> AArch64::TBZX:</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>  <span class="keywordflow">case</span> AArch64::TBNZW:</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>  <span class="keywordflow">case</span> AArch64::TBNZX:</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>  }</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>}</div>
</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span> </div>
<div class="foldopen" id="foldopen00414" data-start="{" data-end="}">
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="namespacellvm.html#a25ebb5d5fa4431b1a1835d0a5f4e2796">  414</a></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#a25ebb5d5fa4431b1a1835d0a5f4e2796">isIndirectBranchOpcode</a>(<span class="keywordtype">int</span> Opc) {</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>  <span class="keywordflow">case</span> AArch64::BR:</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>  <span class="keywordflow">case</span> AArch64::BRAA:</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>  <span class="keywordflow">case</span> AArch64::BRAB:</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>  <span class="keywordflow">case</span> AArch64::BRAAZ:</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>  <span class="keywordflow">case</span> AArch64::BRABZ:</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>  }</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>}</div>
</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span> </div>
<div class="foldopen" id="foldopen00426" data-start="{" data-end="}">
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="namespacellvm.html#a133ece1ebe8f30b0e292213ab8c16753">  426</a></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#a133ece1ebe8f30b0e292213ab8c16753">isPTrueOpcode</a>(<span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>  <span class="keywordflow">case</span> AArch64::PTRUE_B:</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>  <span class="keywordflow">case</span> AArch64::PTRUE_H:</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>  <span class="keywordflow">case</span> AArch64::PTRUE_S:</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>  <span class="keywordflow">case</span> AArch64::PTRUE_D:</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>  }</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>}</div>
</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="comment"></span> </div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="comment">/// Return opcode to be used for indirect calls.</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm.html#a3a91375dbee36ddeeee15b974e39782c">getBLRCallOpcode</a>(<span class="keyword">const</span> MachineFunction &amp;MF);</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span> </div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment">// struct TSFlags {</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8h.html#afdc269c742e7e39baabcbc2e110bb8da">  442</a></span><span class="preprocessor">#define TSFLAG_ELEMENT_SIZE_TYPE(X)      (X)       </span><span class="comment">// 3-bits</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8h.html#a3287cf6d372c025dfa662057a353dbe7">  443</a></span><span class="preprocessor">#define TSFLAG_DESTRUCTIVE_INST_TYPE(X) ((X) &lt;&lt; 3) </span><span class="comment">// 4-bit</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8h.html#ac8eb75ab10dd8c899fd76221bec7cf48">  444</a></span><span class="preprocessor">#define TSFLAG_FALSE_LANE_TYPE(X)       ((X) &lt;&lt; 7) </span><span class="comment">// 2-bits</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8h.html#af7abfed88e18e1d45e98ffaf9da945be">  445</a></span><span class="preprocessor">#define TSFLAG_INSTR_FLAGS(X)           ((X) &lt;&lt; 9) </span><span class="comment">// 2-bits</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment">// }</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span> </div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="keyword">namespace </span>AArch64 {</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span> </div>
<div class="foldopen" id="foldopen00450" data-start="{" data-end="};">
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6da">  450</a></span><span class="keyword">enum</span> <a class="code hl_enumeration" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6da">ElementSizeType</a> {</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daabba4d0fbf16c6ed6a4a264351f1441e8">  451</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daabba4d0fbf16c6ed6a4a264351f1441e8">ElementSizeMask</a> = <a class="code hl_define" href="AArch64InstrInfo_8h.html#afdc269c742e7e39baabcbc2e110bb8da">TSFLAG_ELEMENT_SIZE_TYPE</a>(0x7),</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa2bfd6e51621618cc84253fa9978daa0d">  452</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa2bfd6e51621618cc84253fa9978daa0d">ElementSizeNone</a> = <a class="code hl_define" href="AArch64InstrInfo_8h.html#afdc269c742e7e39baabcbc2e110bb8da">TSFLAG_ELEMENT_SIZE_TYPE</a>(0x0),</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa86e49744f5bdd2e0dde6362eb361c36f">  453</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa86e49744f5bdd2e0dde6362eb361c36f">ElementSizeB</a>    = <a class="code hl_define" href="AArch64InstrInfo_8h.html#afdc269c742e7e39baabcbc2e110bb8da">TSFLAG_ELEMENT_SIZE_TYPE</a>(0x1),</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa9c56a686c669bc5f183fe934b739fa7a">  454</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa9c56a686c669bc5f183fe934b739fa7a">ElementSizeH</a>    = <a class="code hl_define" href="AArch64InstrInfo_8h.html#afdc269c742e7e39baabcbc2e110bb8da">TSFLAG_ELEMENT_SIZE_TYPE</a>(0x2),</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa6e4491d21c679ebbe32f408bd4a95384">  455</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa6e4491d21c679ebbe32f408bd4a95384">ElementSizeS</a>    = <a class="code hl_define" href="AArch64InstrInfo_8h.html#afdc269c742e7e39baabcbc2e110bb8da">TSFLAG_ELEMENT_SIZE_TYPE</a>(0x3),</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa26a9036d8df05103ba023c211af2a2fd">  456</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa26a9036d8df05103ba023c211af2a2fd">ElementSizeD</a>    = <a class="code hl_define" href="AArch64InstrInfo_8h.html#afdc269c742e7e39baabcbc2e110bb8da">TSFLAG_ELEMENT_SIZE_TYPE</a>(0x4),</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>};</div>
</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span> </div>
<div class="foldopen" id="foldopen00459" data-start="{" data-end="};">
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3">  459</a></span><span class="keyword">enum</span> <a class="code hl_enumeration" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3">DestructiveInstType</a> {</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a5d4b2d85cc2cd3a994c3a731eae4ff70">  460</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a5d4b2d85cc2cd3a994c3a731eae4ff70">DestructiveInstTypeMask</a>       = <a class="code hl_define" href="AArch64InstrInfo_8h.html#a3287cf6d372c025dfa662057a353dbe7">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(0xf),</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3ada7a732b37b8e29a5113758fbf312d4e">  461</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3ada7a732b37b8e29a5113758fbf312d4e">NotDestructive</a>                = <a class="code hl_define" href="AArch64InstrInfo_8h.html#a3287cf6d372c025dfa662057a353dbe7">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(0x0),</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a063c677656d8ba54d5960a332b7127f2">  462</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a063c677656d8ba54d5960a332b7127f2">DestructiveOther</a>              = <a class="code hl_define" href="AArch64InstrInfo_8h.html#a3287cf6d372c025dfa662057a353dbe7">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(0x1),</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a5d06cb3e2d54e1ceadb295cf61c127ec">  463</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a5d06cb3e2d54e1ceadb295cf61c127ec">DestructiveUnary</a>              = <a class="code hl_define" href="AArch64InstrInfo_8h.html#a3287cf6d372c025dfa662057a353dbe7">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(0x2),</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a608a22b649a4064f9069daa0d3c94224">  464</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a608a22b649a4064f9069daa0d3c94224">DestructiveBinaryImm</a>          = <a class="code hl_define" href="AArch64InstrInfo_8h.html#a3287cf6d372c025dfa662057a353dbe7">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(0x3),</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a312eeb238c2ad5ab45e23b277da66655">  465</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a312eeb238c2ad5ab45e23b277da66655">DestructiveBinaryShImmUnpred</a>  = <a class="code hl_define" href="AArch64InstrInfo_8h.html#a3287cf6d372c025dfa662057a353dbe7">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(0x4),</div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a9949c4c0d4c07b3b489ccbb1a9703deb">  466</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a9949c4c0d4c07b3b489ccbb1a9703deb">DestructiveBinary</a>             = <a class="code hl_define" href="AArch64InstrInfo_8h.html#a3287cf6d372c025dfa662057a353dbe7">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(0x5),</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3ab9d09a98448a81fe45e62295fbd5b5f7">  467</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3ab9d09a98448a81fe45e62295fbd5b5f7">DestructiveBinaryComm</a>         = <a class="code hl_define" href="AArch64InstrInfo_8h.html#a3287cf6d372c025dfa662057a353dbe7">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(0x6),</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3ae895a7ece5dad8d4828eea671fd45c1f">  468</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3ae895a7ece5dad8d4828eea671fd45c1f">DestructiveBinaryCommWithRev</a>  = <a class="code hl_define" href="AArch64InstrInfo_8h.html#a3287cf6d372c025dfa662057a353dbe7">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(0x7),</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3ac8f7708d93adc55bcd69c2523a610d1f">  469</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3ac8f7708d93adc55bcd69c2523a610d1f">DestructiveTernaryCommWithRev</a> = <a class="code hl_define" href="AArch64InstrInfo_8h.html#a3287cf6d372c025dfa662057a353dbe7">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(0x8),</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>};</div>
</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span> </div>
<div class="foldopen" id="foldopen00472" data-start="{" data-end="};">
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a0c2254380bc875ff7a0c0631c45a05a1">  472</a></span><span class="keyword">enum</span> <a class="code hl_enumeration" href="namespacellvm_1_1AArch64.html#a0c2254380bc875ff7a0c0631c45a05a1">FalseLaneType</a> {</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a0c2254380bc875ff7a0c0631c45a05a1a9f0d21044a64e7e86fc6166d6e8f2766">  473</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#a0c2254380bc875ff7a0c0631c45a05a1a9f0d21044a64e7e86fc6166d6e8f2766">FalseLanesMask</a>  = <a class="code hl_define" href="AArch64InstrInfo_8h.html#ac8eb75ab10dd8c899fd76221bec7cf48">TSFLAG_FALSE_LANE_TYPE</a>(0x3),</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a0c2254380bc875ff7a0c0631c45a05a1a8802372ecac79ca18a5dcda12b70f48c">  474</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#a0c2254380bc875ff7a0c0631c45a05a1a8802372ecac79ca18a5dcda12b70f48c">FalseLanesZero</a>  = <a class="code hl_define" href="AArch64InstrInfo_8h.html#ac8eb75ab10dd8c899fd76221bec7cf48">TSFLAG_FALSE_LANE_TYPE</a>(0x1),</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a0c2254380bc875ff7a0c0631c45a05a1aab2740986b96806d2a1f0dc5e7d3261e">  475</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64.html#a0c2254380bc875ff7a0c0631c45a05a1aab2740986b96806d2a1f0dc5e7d3261e">FalseLanesUndef</a> = <a class="code hl_define" href="AArch64InstrInfo_8h.html#ac8eb75ab10dd8c899fd76221bec7cf48">TSFLAG_FALSE_LANE_TYPE</a>(0x2),</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>};</div>
</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span> </div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment">// NOTE: This is a bit field.</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a55a90256e857e185aeaac9aabf606133">  479</a></span><span class="keyword">static</span> <span class="keyword">const</span> uint64_t <a class="code hl_variable" href="namespacellvm_1_1AArch64.html#a55a90256e857e185aeaac9aabf606133">InstrFlagIsWhile</a>     = <a class="code hl_define" href="AArch64InstrInfo_8h.html#af7abfed88e18e1d45e98ffaf9da945be">TSFLAG_INSTR_FLAGS</a>(0x1);</div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a6d80df9ebba012ae0264f1a6bfefb887">  480</a></span><span class="keyword">static</span> <span class="keyword">const</span> uint64_t <a class="code hl_variable" href="namespacellvm_1_1AArch64.html#a6d80df9ebba012ae0264f1a6bfefb887">InstrFlagIsPTestLike</a> = <a class="code hl_define" href="AArch64InstrInfo_8h.html#af7abfed88e18e1d45e98ffaf9da945be">TSFLAG_INSTR_FLAGS</a>(0x2);</div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span> </div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="preprocessor">#undef TSFLAG_ELEMENT_SIZE_TYPE</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="preprocessor">#undef TSFLAG_DESTRUCTIVE_INST_TYPE</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="preprocessor">#undef TSFLAG_FALSE_LANE_TYPE</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="preprocessor">#undef TSFLAG_INSTR_FLAGS</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span> </div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#adf45e97d6e46b991fa7604fcfd62bac2">  487</a></span><span class="keywordtype">int</span> <a class="code hl_function" href="namespacellvm_1_1AArch64.html#adf45e97d6e46b991fa7604fcfd62bac2">getSVEPseudoMap</a>(<a class="code hl_class" href="classuint16__t.html">uint16_t</a> Opcode);</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a0be8ef5cd466708d68f127d3e2e156ae">  488</a></span><span class="keywordtype">int</span> <a class="code hl_function" href="namespacellvm_1_1AArch64.html#a0be8ef5cd466708d68f127d3e2e156ae">getSVERevInstr</a>(<a class="code hl_class" href="classuint16__t.html">uint16_t</a> Opcode);</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#af70553c20e5491cad4fad3ce00af56fc">  489</a></span><span class="keywordtype">int</span> <a class="code hl_function" href="namespacellvm_1_1AArch64.html#af70553c20e5491cad4fad3ce00af56fc">getSVENonRevInstr</a>(<a class="code hl_class" href="classuint16__t.html">uint16_t</a> Opcode);</div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>}</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span> </div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span> </div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="preprocessor">#endif</span></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aAArch64ExpandPseudoInsts_8cpp_html_a6cf2f8996b1e9aaf2d7a435aaa62382f"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a></div><div class="ttdeci">MachineInstrBuilder &amp; UseMI</div><div class="ttdef"><b>Definition</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00099">AArch64ExpandPseudoInsts.cpp:99</a></div></div>
<div class="ttc" id="aAArch64ExpandPseudoInsts_8cpp_html_ad3ece0ac2421637044624c9b01c42466"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a></div><div class="ttdeci">MachineInstrBuilder MachineInstrBuilder &amp; DefMI</div><div class="ttdef"><b>Definition</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00100">AArch64ExpandPseudoInsts.cpp:100</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8h_html_a3287cf6d372c025dfa662057a353dbe7"><div class="ttname"><a href="AArch64InstrInfo_8h.html#a3287cf6d372c025dfa662057a353dbe7">TSFLAG_DESTRUCTIVE_INST_TYPE</a></div><div class="ttdeci">#define TSFLAG_DESTRUCTIVE_INST_TYPE(X)</div><div class="ttdef"><b>Definition</b> <a href="#l00443">AArch64InstrInfo.h:443</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8h_html_ac8eb75ab10dd8c899fd76221bec7cf48"><div class="ttname"><a href="AArch64InstrInfo_8h.html#ac8eb75ab10dd8c899fd76221bec7cf48">TSFLAG_FALSE_LANE_TYPE</a></div><div class="ttdeci">#define TSFLAG_FALSE_LANE_TYPE(X)</div><div class="ttdef"><b>Definition</b> <a href="#l00444">AArch64InstrInfo.h:444</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8h_html_af7abfed88e18e1d45e98ffaf9da945be"><div class="ttname"><a href="AArch64InstrInfo_8h.html#af7abfed88e18e1d45e98ffaf9da945be">TSFLAG_INSTR_FLAGS</a></div><div class="ttdeci">#define TSFLAG_INSTR_FLAGS(X)</div><div class="ttdef"><b>Definition</b> <a href="#l00445">AArch64InstrInfo.h:445</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8h_html_afdc269c742e7e39baabcbc2e110bb8da"><div class="ttname"><a href="AArch64InstrInfo_8h.html#afdc269c742e7e39baabcbc2e110bb8da">TSFLAG_ELEMENT_SIZE_TYPE</a></div><div class="ttdeci">#define TSFLAG_ELEMENT_SIZE_TYPE(X)</div><div class="ttdef"><b>Definition</b> <a href="#l00442">AArch64InstrInfo.h:442</a></div></div>
<div class="ttc" id="aAArch64RegisterInfo_8h_html"><div class="ttname"><a href="AArch64RegisterInfo_8h.html">AArch64RegisterInfo.h</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition</b> <a href="AArch64SLSHardening_8cpp_source.html#l00074">AArch64SLSHardening.cpp:74</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad467c4ab9119043f9b7750ab986be61a"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL</div><div class="ttdef"><b>Definition</b> <a href="AArch64SLSHardening_8cpp_source.html#l00076">AArch64SLSHardening.cpp:76</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad5f691fdc1a09aaf6df5fef958b35a3d"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator MBBI</div><div class="ttdef"><b>Definition</b> <a href="AArch64SLSHardening_8cpp_source.html#l00075">AArch64SLSHardening.cpp:75</a></div></div>
<div class="ttc" id="aAArch64_8h_html"><div class="ttname"><a href="AArch64_8h.html">AArch64.h</a></div></div>
<div class="ttc" id="aBasicBlockSections_8cpp_html_a5fd0741d696f28faf65b33f6c6af8fda"><div class="ttname"><a href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a></div><div class="ttdeci">SmallVector&lt; MachineOperand, 4 &gt; Cond</div><div class="ttdef"><b>Definition</b> <a href="BasicBlockSections_8cpp_source.html#l00161">BasicBlockSections.cpp:161</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a694d9607a781d330039787de0726acc0"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a></div><div class="ttdeci">static GCRegistry::Add&lt; ShadowStackGC &gt; C(&quot;shadow-stack&quot;, &quot;Very portable GC for uncooperative code generators&quot;)</div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_a250e66aa31a03567cc345ca1bc463b8c"><div class="ttname"><a href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a></div><div class="ttdeci">uint64_t Offset</div><div class="ttdef"><b>Definition</b> <a href="ELFObjHandler_8cpp_source.html#l00081">ELFObjHandler.cpp:81</a></div></div>
<div class="ttc" id="aHexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00129">HexagonCopyToCombine.cpp:129</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition</b> <a href="IRTranslator_8cpp_source.html#l00100">IRTranslator.cpp:100</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition</b> <a href="MD5_8cpp_source.html#l00059">MD5.cpp:59</a></div></div>
<div class="ttc" id="aMachineCombinerPattern_8h_html"><div class="ttname"><a href="MachineCombinerPattern_8h.html">MachineCombinerPattern.h</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition</b> <a href="MachineSink_8cpp_source.html#l01371">MachineSink.cpp:1371</a></div></div>
<div class="ttc" id="aOptional_8h_html"><div class="ttname"><a href="Optional_8h.html">Optional.h</a></div></div>
<div class="ttc" id="aTargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="aTypeSize_8h_html"><div class="ttname"><a href="TypeSize_8h.html">TypeSize.h</a></div></div>
<div class="ttc" id="aclassAArch64GenInstrInfo_html"><div class="ttname"><a href="classAArch64GenInstrInfo.html">AArch64GenInstrInfo</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></div><div class="ttdef"><b>Definition</b> <a href="#l00038">AArch64InstrInfo.h:38</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a029c7ad54d8731492ed559aa860e3395"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a029c7ad54d8731492ed559aa860e3395">llvm::AArch64InstrInfo::insertSelect</a></div><div class="ttdeci">void insertSelect(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, Register DstReg, ArrayRef&lt; MachineOperand &gt; Cond, Register TrueReg, Register FalseReg) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l00656">AArch64InstrInfo.cpp:656</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a06abc64620fa2741d4756f05c337c9aa"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a06abc64620fa2741d4756f05c337c9aa">llvm::AArch64InstrInfo::decomposeStackOffsetForFrameOffsets</a></div><div class="ttdeci">static void decomposeStackOffsetForFrameOffsets(const StackOffset &amp;Offset, int64_t &amp;NumBytes, int64_t &amp;NumPredicateVectors, int64_t &amp;NumDataVectors)</div><div class="ttdoc">Returns the offset in parts to which this frame offset can be decomposed for the purpose of describin...</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l03581">AArch64InstrInfo.cpp:3581</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a0d93655abe7a956170573a09a78814ff"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a0d93655abe7a956170573a09a78814ff">llvm::AArch64InstrInfo::isMBBSafeToOutlineFrom</a></div><div class="ttdeci">bool isMBBSafeToOutlineFrom(MachineBasicBlock &amp;MBB, unsigned &amp;Flags) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l06534">AArch64InstrInfo.cpp:6534</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a0f025e2cec1b7eb026b572b2d12800fd"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a0f025e2cec1b7eb026b572b2d12800fd">llvm::AArch64InstrInfo::isFPRCopy</a></div><div class="ttdeci">static bool isFPRCopy(const MachineInstr &amp;MI)</div><div class="ttdoc">Does this instruction rename an FPR without modifying bits?</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l01882">AArch64InstrInfo.cpp:1882</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a10ff9c7b29be1debe32fa6ba92256068"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a10ff9c7b29be1debe32fa6ba92256068">llvm::AArch64InstrInfo::isThroughputPattern</a></div><div class="ttdeci">bool isThroughputPattern(MachineCombinerPattern Pattern) const override</div><div class="ttdoc">Return true when a code sequence can improve throughput.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l04531">AArch64InstrInfo.cpp:4531</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a11e0c0c1465e563be81d564f2ba60abb"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a11e0c0c1465e563be81d564f2ba60abb">llvm::AArch64InstrInfo::getMemScale</a></div><div class="ttdeci">static int getMemScale(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition</b> <a href="#l00094">AArch64InstrInfo.h:94</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a15b71869ae17ba55cfb477020eaadc19"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a15b71869ae17ba55cfb477020eaadc19">llvm::AArch64InstrInfo::getBranchDestBlock</a></div><div class="ttdeci">MachineBasicBlock * getBranchDestBlock(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l00217">AArch64InstrInfo.cpp:217</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a1990769eead413855ac08a24140f3175"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a1990769eead413855ac08a24140f3175">llvm::AArch64InstrInfo::isSubregFoldable</a></div><div class="ttdeci">bool isSubregFoldable() const override</div><div class="ttdef"><b>Definition</b> <a href="#l00173">AArch64InstrInfo.h:173</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a1bd5895683e2ea4630c241c94f8050f0"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a1bd5895683e2ea4630c241c94f8050f0">llvm::AArch64InstrInfo::isUnscaledLdSt</a></div><div class="ttdeci">static bool isUnscaledLdSt(MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition</b> <a href="#l00084">AArch64InstrInfo.h:84</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a1bebf2efd349fef461e2b5cf865d4d97"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a1bebf2efd349fef461e2b5cf865d4d97">llvm::AArch64InstrInfo::insertOutlinedCall</a></div><div class="ttdeci">MachineBasicBlock::iterator insertOutlinedCall(Module &amp;M, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator &amp;It, MachineFunction &amp;MF, const outliner::Candidate &amp;C) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l06975">AArch64InstrInfo.cpp:6975</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a1bf38b3bbe867377cde6e530a0256b29"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a1bf38b3bbe867377cde6e530a0256b29">llvm::AArch64InstrInfo::getInstSizeInBytes</a></div><div class="ttdeci">unsigned getInstSizeInBytes(const MachineInstr &amp;MI) const override</div><div class="ttdoc">GetInstSize - Return the number of bytes of code the specified instruction may be.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l00076">AArch64InstrInfo.cpp:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a1c6c6052f4f028c5fc16a59cce34dd14"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a1c6c6052f4f028c5fc16a59cce34dd14">llvm::AArch64InstrInfo::shouldClusterMemOps</a></div><div class="ttdeci">bool shouldClusterMemOps(ArrayRef&lt; const MachineOperand * &gt; BaseOps1, ArrayRef&lt; const MachineOperand * &gt; BaseOps2, unsigned NumLoads, unsigned NumBytes) const override</div><div class="ttdoc">Detect opportunities for ldp/stp formation.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l02757">AArch64InstrInfo.cpp:2757</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a1e330d75233f2f61fdb64b374f55ee04"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a1e330d75233f2f61fdb64b374f55ee04">llvm::AArch64InstrInfo::getMemOperandWithOffsetWidth</a></div><div class="ttdeci">bool getMemOperandWithOffsetWidth(const MachineInstr &amp;MI, const MachineOperand *&amp;BaseOp, int64_t &amp;Offset, bool &amp;OffsetIsScalable, unsigned &amp;Width, const TargetRegisterInfo *TRI) const</div><div class="ttdoc">If OffsetIsScalable is set to 'true', the offset is scaled by vscale.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l02295">AArch64InstrInfo.cpp:2295</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a1f3179bfdef4e9bd974720c92bfb8fbf"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a1f3179bfdef4e9bd974720c92bfb8fbf">llvm::AArch64InstrInfo::optimizeCompareInstr</a></div><div class="ttdeci">bool optimizeCompareInstr(MachineInstr &amp;CmpInstr, Register SrcReg, Register SrcReg2, int CmpMask, int CmpValue, const MachineRegisterInfo *MRI) const override</div><div class="ttdoc">optimizeCompareInstr - Convert the instruction supplying the argument to the comparison into one that...</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l01431">AArch64InstrInfo.cpp:1431</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a225bf56c837056189e19a6d525e9a93a"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a225bf56c837056189e19a6d525e9a93a">llvm::AArch64InstrInfo::getElementSizeForOpcode</a></div><div class="ttdeci">uint64_t getElementSizeForOpcode(unsigned Opc) const</div><div class="ttdoc">Returns the vector element size (B, H, S or D) of an SVE opcode.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l07174">AArch64InstrInfo.cpp:7174</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a23fc03605ab508eb40a5fb968a78e139"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a23fc03605ab508eb40a5fb968a78e139">llvm::AArch64InstrInfo::areMemAccessesTriviallyDisjoint</a></div><div class="ttdeci">bool areMemAccessesTriviallyDisjoint(const MachineInstr &amp;MIa, const MachineInstr &amp;MIb) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l01049">AArch64InstrInfo.cpp:1049</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a298be1031f30bb6d33dda81a8fc572fc"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a298be1031f30bb6d33dda81a8fc572fc">llvm::AArch64InstrInfo::copyPhysReg</a></div><div class="ttdeci">void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l02896">AArch64InstrInfo.cpp:2896</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a2a037132ef2f33daa0522efe92a983ed"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a2a037132ef2f33daa0522efe92a983ed">llvm::AArch64InstrInfo::isGPRCopy</a></div><div class="ttdeci">static bool isGPRCopy(const MachineInstr &amp;MI)</div><div class="ttdoc">Does this instruction rename a GPR without modifying bits?</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l01852">AArch64InstrInfo.cpp:1852</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a2bc56fd5f72b1378f6036ca1a1a632cd"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a2bc56fd5f72b1378f6036ca1a1a632cd">llvm::AArch64InstrInfo::storeRegToStackSlot</a></div><div class="ttdeci">void storeRegToStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, Register SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l03268">AArch64InstrInfo.cpp:3268</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a2d997a80040d5eea603cf8ca302c2dbc"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a2d997a80040d5eea603cf8ca302c2dbc">llvm::AArch64InstrInfo::isBranchOffsetInRange</a></div><div class="ttdeci">bool isBranchOffsetInRange(unsigned BranchOpc, int64_t BrOffset) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l00208">AArch64InstrInfo.cpp:208</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a2fe077e55074778fb173f0f5cc8f5ca2"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a2fe077e55074778fb173f0f5cc8f5ca2">llvm::AArch64InstrInfo::canInsertSelect</a></div><div class="ttdeci">bool canInsertSelect(const MachineBasicBlock &amp;, ArrayRef&lt; MachineOperand &gt; Cond, Register, Register, Register, int &amp;, int &amp;, int &amp;) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l00607">AArch64InstrInfo.cpp:607</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a3477f1dd30b1caa79a5216523b50ce8c"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a3477f1dd30b1caa79a5216523b50ce8c">llvm::AArch64InstrInfo::isCoalescableExtInstr</a></div><div class="ttdeci">bool isCoalescableExtInstr(const MachineInstr &amp;MI, Register &amp;SrcReg, Register &amp;DstReg, unsigned &amp;SubIdx) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l01029">AArch64InstrInfo.cpp:1029</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a38f8066c29c8c7afd3906d08e8407282"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a38f8066c29c8c7afd3906d08e8407282">llvm::AArch64InstrInfo::isWhileOpcode</a></div><div class="ttdeci">bool isWhileOpcode(unsigned Opc) const</div><div class="ttdoc">Returns true if the opcode is for an SVE WHILE## instruction.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l07182">AArch64InstrInfo.cpp:7182</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a51f54f2b0fd916f4c01b600905180782"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a51f54f2b0fd916f4c01b600905180782">llvm::AArch64InstrInfo::analyzeBranchPredicate</a></div><div class="ttdeci">bool analyzeBranchPredicate(MachineBasicBlock &amp;MBB, MachineBranchPredicate &amp;MBP, bool AllowModify) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l00356">AArch64InstrInfo.cpp:356</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a52619cc1f9c5c3029a03a6c956b32595"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a52619cc1f9c5c3029a03a6c956b32595">llvm::AArch64InstrInfo::isSEHInstruction</a></div><div class="ttdeci">static bool isSEHInstruction(const MachineInstr &amp;MI)</div><div class="ttdoc">Return true if the instructions is a SEH instruciton used for unwinding on Windows.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l01003">AArch64InstrInfo.cpp:1003</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a5c41685529bfa4394f6b8f15207809c1"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a5c41685529bfa4394f6b8f15207809c1">llvm::AArch64InstrInfo::isPairableLdStInst</a></div><div class="ttdeci">static bool isPairableLdStInst(const MachineInstr &amp;MI)</div><div class="ttdoc">Return true if pairing the given load or store may be paired with another.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l02087">AArch64InstrInfo.cpp:2087</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a616fc69908b11c1c62addae537191ad4"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a616fc69908b11c1c62addae537191ad4">llvm::AArch64InstrInfo::getRegisterInfo</a></div><div class="ttdeci">const AArch64RegisterInfo &amp; getRegisterInfo() const</div><div class="ttdoc">getRegisterInfo - TargetInstrInfo is a superset of MRegister info.</div><div class="ttdef"><b>Definition</b> <a href="#l00048">AArch64InstrInfo.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a64505b70265bcadc4993631d532a5fd5"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a64505b70265bcadc4993631d532a5fd5">llvm::AArch64InstrInfo::foldMemoryOperandImpl</a></div><div class="ttdeci">MachineInstr * foldMemoryOperandImpl(MachineFunction &amp;MF, MachineInstr &amp;MI, ArrayRef&lt; unsigned &gt; Ops, MachineBasicBlock::iterator InsertPt, int FrameIndex, LiveIntervals *LIS=nullptr, VirtRegMap *VRM=nullptr) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l03747">AArch64InstrInfo.cpp:3747</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a66319864880e0ab3ae40570927171410"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a66319864880e0ab3ae40570927171410">llvm::AArch64InstrInfo::getUnscaledLdSt</a></div><div class="ttdeci">static Optional&lt; unsigned &gt; getUnscaledLdSt(unsigned Opc)</div><div class="ttdoc">Returns the unscaled load/store for the scaled load/store opcode, if there is a corresponding unscale...</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l01996">AArch64InstrInfo.cpp:1996</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a685d0f817c9260ea16202a9964652fe6"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a685d0f817c9260ea16202a9964652fe6">llvm::AArch64InstrInfo::AArch64InstrInfo</a></div><div class="ttdeci">AArch64InstrInfo(const AArch64Subtarget &amp;STI)</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l00069">AArch64InstrInfo.cpp:69</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a6ded0a85b004be3aabc164799210a125"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a6ded0a85b004be3aabc164799210a125">llvm::AArch64InstrInfo::getNoop</a></div><div class="ttdeci">void getNoop(MCInst &amp;NopInst) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l04057">AArch64InstrInfo.cpp:4057</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a6effe3eb87233c936c9045b64d717b3a"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a6effe3eb87233c936c9045b64d717b3a">llvm::AArch64InstrInfo::convertToFlagSettingOpc</a></div><div class="ttdeci">static unsigned convertToFlagSettingOpc(unsigned Opc, bool &amp;Is64Bit)</div><div class="ttdoc">Return the opcode that set flags when possible.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l02119">AArch64InstrInfo.cpp:2119</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a6f656e74bba92b14bc851a3eee67d2a0"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a6f656e74bba92b14bc851a3eee67d2a0">llvm::AArch64InstrInfo::analyzeCompare</a></div><div class="ttdeci">bool analyzeCompare(const MachineInstr &amp;MI, Register &amp;SrcReg, Register &amp;SrcReg2, int &amp;CmpMask, int &amp;CmpValue) const override</div><div class="ttdoc">analyzeCompare - For a comparison instruction, return the source registers in SrcReg and SrcReg2,...</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l01110">AArch64InstrInfo.cpp:1110</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a74804e3c6e291fe90c0cb697632dcf0e"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a74804e3c6e291fe90c0cb697632dcf0e">llvm::AArch64InstrInfo::useMachineCombiner</a></div><div class="ttdeci">bool useMachineCombiner() const override</div><div class="ttdoc">AArch64 supports MachineCombiner.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l04063">AArch64InstrInfo.cpp:4063</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a74f4174a5d158b611050cdf7abd04b58"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a74f4174a5d158b611050cdf7abd04b58">llvm::AArch64InstrInfo::getSerializableMachineMemOperandTargetFlags</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; MachineMemOperand::Flags, const char * &gt; &gt; getSerializableMachineMemOperandTargetFlags() const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l05911">AArch64InstrInfo.cpp:5911</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a796a2f531a01a5d72a58920fa8ec61b9"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a796a2f531a01a5d72a58920fa8ec61b9">llvm::AArch64InstrInfo::isFalkorShiftExtFast</a></div><div class="ttdeci">static bool isFalkorShiftExtFast(const MachineInstr &amp;MI)</div><div class="ttdoc">Returns true if the instruction has a shift by immediate that can be executed in one cycle less.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l00881">AArch64InstrInfo.cpp:881</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a7b66755cbe9d309216c9cba0088132e2"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a7b66755cbe9d309216c9cba0088132e2">llvm::AArch64InstrInfo::getOutliningType</a></div><div class="ttdeci">outliner::InstrType getOutliningType(MachineBasicBlock::iterator &amp;MIT, unsigned Flags) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l06601">AArch64InstrInfo.cpp:6601</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a7cca5afbdfdcb468161ffe0b888668d0"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a7cca5afbdfdcb468161ffe0b888668d0">llvm::AArch64InstrInfo::reverseBranchCondition</a></div><div class="ttdeci">bool reverseBranchCondition(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l00406">AArch64InstrInfo.cpp:406</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a801e90197138f0d232f8efcf2426dd81"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a801e90197138f0d232f8efcf2426dd81">llvm::AArch64InstrInfo::isStridedAccess</a></div><div class="ttdeci">static bool isStridedAccess(const MachineInstr &amp;MI)</div><div class="ttdoc">Return true if the given load or store is a strided memory access.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l01965">AArch64InstrInfo.cpp:1965</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a80ae2cc1410980d536c9032568832dab"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a80ae2cc1410980d536c9032568832dab">llvm::AArch64InstrInfo::genAlternativeCodeSequence</a></div><div class="ttdeci">void genAlternativeCodeSequence(MachineInstr &amp;Root, MachineCombinerPattern Pattern, SmallVectorImpl&lt; MachineInstr * &gt; &amp;InsInstrs, SmallVectorImpl&lt; MachineInstr * &gt; &amp;DelInstrs, DenseMap&lt; unsigned, unsigned &gt; &amp;InstrIdxForVirtReg) const override</div><div class="ttdoc">When getMachineCombinerPatterns() finds patterns, this function generates the instructions that could...</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l04864">AArch64InstrInfo.cpp:4864</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a86f1c1272defde9d16425ad0a169bb98"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a86f1c1272defde9d16425ad0a169bb98">llvm::AArch64InstrInfo::describeLoadedValue</a></div><div class="ttdeci">Optional&lt; ParamLoadedValue &gt; describeLoadedValue(const MachineInstr &amp;MI, Register Reg) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l07147">AArch64InstrInfo.cpp:7147</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a87b656660a62cefd44342a4909d88dfd"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a87b656660a62cefd44342a4909d88dfd">llvm::AArch64InstrInfo::isAssociativeAndCommutative</a></div><div class="ttdeci">bool isAssociativeAndCommutative(const MachineInstr &amp;Inst) const override</div><div class="ttdoc">Return true when Inst is associative and commutative so that it can be reassociated.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l04219">AArch64InstrInfo.cpp:4219</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a8997d907b1de0e1b433c59102335b06a"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a8997d907b1de0e1b433c59102335b06a">llvm::AArch64InstrInfo::expandPostRAPseudo</a></div><div class="ttdeci">bool expandPostRAPseudo(MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l01720">AArch64InstrInfo.cpp:1720</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a8e7ea4a37a21caeb8c336ef3e95f8ee0"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a8e7ea4a37a21caeb8c336ef3e95f8ee0">llvm::AArch64InstrInfo::isFunctionSafeToOutlineFrom</a></div><div class="ttdeci">bool isFunctionSafeToOutlineFrom(MachineFunction &amp;MF, bool OutlineFromLinkOnceODRs) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l06504">AArch64InstrInfo.cpp:6504</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a90a17ebfc2faf34552e728b4bd90800c"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a90a17ebfc2faf34552e728b4bd90800c">llvm::AArch64InstrInfo::getMemOperandsWithOffsetWidth</a></div><div class="ttdeci">bool getMemOperandsWithOffsetWidth(const MachineInstr &amp;MI, SmallVectorImpl&lt; const MachineOperand * &gt; &amp;BaseOps, int64_t &amp;Offset, bool &amp;OffsetIsScalable, unsigned &amp;Width, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l02262">AArch64InstrInfo.cpp:2262</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a944bf3cc625b6bf05e52bc6daa2cc47f"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a944bf3cc625b6bf05e52bc6daa2cc47f">llvm::AArch64InstrInfo::shouldOutlineFromFunctionByDefault</a></div><div class="ttdeci">bool shouldOutlineFromFunctionByDefault(MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l07047">AArch64InstrInfo.cpp:7047</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a94cd6ca17535844dc42503cc7b6f32ef"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a94cd6ca17535844dc42503cc7b6f32ef">llvm::AArch64InstrInfo::removeBranch</a></div><div class="ttdeci">unsigned removeBranch(MachineBasicBlock &amp;MBB, int *BytesRemoved=nullptr) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l00447">AArch64InstrInfo.cpp:447</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a9577820d8006811afa3d9713624c1e01"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a9577820d8006811afa3d9713624c1e01">llvm::AArch64InstrInfo::isLoadFromStackSlot</a></div><div class="ttdeci">unsigned isLoadFromStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l01903">AArch64InstrInfo.cpp:1903</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a989da0fe668d5de76ef2ccd3c04a8d35"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a989da0fe668d5de76ef2ccd3c04a8d35">llvm::AArch64InstrInfo::copyGPRRegTuple</a></div><div class="ttdeci">void copyGPRRegTuple(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, DebugLoc DL, unsigned DestReg, unsigned SrcReg, bool KillSrc, unsigned Opcode, unsigned ZeroReg, llvm::ArrayRef&lt; unsigned &gt; Indices) const</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l02871">AArch64InstrInfo.cpp:2871</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a9b0a622dbae74cb8a4b9b87a8b559b25"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a9b0a622dbae74cb8a4b9b87a8b559b25">llvm::AArch64InstrInfo::buildOutlinedFrame</a></div><div class="ttdeci">void buildOutlinedFrame(MachineBasicBlock &amp;MBB, MachineFunction &amp;MF, const outliner::OutlinedFunction &amp;OF) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l06839">AArch64InstrInfo.cpp:6839</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a9b3dff1d6a474cf694125bccc4b03ea0"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a9b3dff1d6a474cf694125bccc4b03ea0">llvm::AArch64InstrInfo::isCopyInstrImpl</a></div><div class="ttdeci">Optional&lt; DestSourcePair &gt; isCopyInstrImpl(const MachineInstr &amp;MI) const override</div><div class="ttdoc">If the specific machine instruction is an instruction that moves/copies value from one register to an...</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l07053">AArch64InstrInfo.cpp:7053</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a9e7195b691e065ac34568c1b3340a3f8"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a9e7195b691e065ac34568c1b3340a3f8">llvm::AArch64InstrInfo::getSerializableDirectMachineOperandTargetFlags</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; unsigned, const char * &gt; &gt; getSerializableDirectMachineOperandTargetFlags() const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l05883">AArch64InstrInfo.cpp:5883</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a9f95e557fb675ab6ef80f2fc4b8b3e01"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a9f95e557fb675ab6ef80f2fc4b8b3e01">llvm::AArch64InstrInfo::getMemOpBaseRegImmOfsOffsetOperand</a></div><div class="ttdeci">MachineOperand &amp; getMemOpBaseRegImmOfsOffsetOperand(MachineInstr &amp;LdSt) const</div><div class="ttdoc">Return the immediate offset of the base register in a load/store LdSt.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l02344">AArch64InstrInfo.cpp:2344</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_aa61674464afddf4b2a24ab65f3833233"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#aa61674464afddf4b2a24ab65f3833233">llvm::AArch64InstrInfo::analyzeBranch</a></div><div class="ttdeci">bool analyzeBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify=false) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l00238">AArch64InstrInfo.cpp:238</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_aaa692777da741a4f7da2822b9f154a42"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#aaa692777da741a4f7da2822b9f154a42">llvm::AArch64InstrInfo::isLdStPairSuppressed</a></div><div class="ttdeci">static bool isLdStPairSuppressed(const MachineInstr &amp;MI)</div><div class="ttdoc">Return true if pairing the given load or store is hinted to be unprofitable.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l01951">AArch64InstrInfo.cpp:1951</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_aaab2023296750137637c02807f30ef25"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#aaab2023296750137637c02807f30ef25">llvm::AArch64InstrInfo::getMemOpInfo</a></div><div class="ttdeci">static bool getMemOpInfo(unsigned Opcode, TypeSize &amp;Scale, unsigned &amp;Width, int64_t &amp;MinOffset, int64_t &amp;MaxOffset)</div><div class="ttdoc">Returns true if opcode Opc is a memory operation.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l02351">AArch64InstrInfo.cpp:2351</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_aac18d93aac27c111a825e08152ad2897"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#aac18d93aac27c111a825e08152ad2897">llvm::AArch64InstrInfo::getAddrModeFromMemoryOp</a></div><div class="ttdeci">Optional&lt; ExtAddrMode &gt; getAddrModeFromMemoryOp(const MachineInstr &amp;MemI, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l02278">AArch64InstrInfo.cpp:2278</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_aaf6a746794da53626b45e8869bf9dac5"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#aaf6a746794da53626b45e8869bf9dac5">llvm::AArch64InstrInfo::isUnscaledLdSt</a></div><div class="ttdeci">static bool isUnscaledLdSt(unsigned Opc)</div><div class="ttdoc">Return true if this is an unscaled load/store.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l01971">AArch64InstrInfo.cpp:1971</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_ab46fe6f7eb24fe0268c273a28452ecba"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ab46fe6f7eb24fe0268c273a28452ecba">llvm::AArch64InstrInfo::isSchedulingBoundary</a></div><div class="ttdeci">bool isSchedulingBoundary(const MachineInstr &amp;MI, const MachineBasicBlock *MBB, const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l01087">AArch64InstrInfo.cpp:1087</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_ab8903896a25679d038ebd3e8769233f6"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ab8903896a25679d038ebd3e8769233f6">llvm::AArch64InstrInfo::insertBranch</a></div><div class="ttdeci">unsigned insertBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef&lt; MachineOperand &gt; Cond, const DebugLoc &amp;DL, int *BytesAdded=nullptr) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l00499">AArch64InstrInfo.cpp:499</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_abb85cb5e394d43767d67d067075a7b4f"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#abb85cb5e394d43767d67d067075a7b4f">llvm::AArch64InstrInfo::isStoreToStackSlot</a></div><div class="ttdeci">unsigned isStoreToStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l01926">AArch64InstrInfo.cpp:1926</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_abe8ebb102b353daa82abe17d08054c6e"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#abe8ebb102b353daa82abe17d08054c6e">llvm::AArch64InstrInfo::getMachineCombinerPatterns</a></div><div class="ttdeci">bool getMachineCombinerPatterns(MachineInstr &amp;Root, SmallVectorImpl&lt; MachineCombinerPattern &gt; &amp;Patterns, bool DoRegPressureReduce) const override</div><div class="ttdoc">Return true when there is potentially a faster code sequence for an instruction chain ending in Root.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l04640">AArch64InstrInfo.cpp:4640</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_ac091833891ee8d22563063570f1cfad0"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ac091833891ee8d22563063570f1cfad0">llvm::AArch64InstrInfo::getOutliningCandidateInfo</a></div><div class="ttdeci">outliner::OutlinedFunction getOutliningCandidateInfo(std::vector&lt; outliner::Candidate &gt; &amp;RepeatedSequenceLocs) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l06062">AArch64InstrInfo.cpp:6062</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_ac0d6e98e9e62fcea7cbd5b74cf3ce915"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ac0d6e98e9e62fcea7cbd5b74cf3ce915">llvm::AArch64InstrInfo::isAddImmediate</a></div><div class="ttdeci">Optional&lt; RegImmPair &gt; isAddImmediate(const MachineInstr &amp;MI, Register Reg) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l07072">AArch64InstrInfo.cpp:7072</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_ac473d40b6b8803f2924e0c6751f51bf3"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ac473d40b6b8803f2924e0c6751f51bf3">llvm::AArch64InstrInfo::getLoadStoreImmIdx</a></div><div class="ttdeci">static unsigned getLoadStoreImmIdx(unsigned Opc)</div><div class="ttdoc">Returns the index for the immediate for a given instruction.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l02026">AArch64InstrInfo.cpp:2026</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_acb53158b2fba2683ec41c5873eb16a2f"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#acb53158b2fba2683ec41c5873eb16a2f">llvm::AArch64InstrInfo::isGPRZero</a></div><div class="ttdeci">static bool isGPRZero(const MachineInstr &amp;MI)</div><div class="ttdoc">Does this instruction set its full destination register to zero?</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l01828">AArch64InstrInfo.cpp:1828</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_acb8985e96f5a8a270fc9d57fc8c99920"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#acb8985e96f5a8a270fc9d57fc8c99920">llvm::AArch64InstrInfo::decomposeMachineOperandsTargetFlags</a></div><div class="ttdeci">std::pair&lt; unsigned, unsigned &gt; decomposeMachineOperandsTargetFlags(unsigned TF) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l05877">AArch64InstrInfo.cpp:5877</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_ade267f03d50e04004e9ef2019ce25738"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ade267f03d50e04004e9ef2019ce25738">llvm::AArch64InstrInfo::isAsCheapAsAMove</a></div><div class="ttdeci">bool isAsCheapAsAMove(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l00802">AArch64InstrInfo.cpp:802</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_ae2f38a334980a3888a4fc55b8e9542ac"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ae2f38a334980a3888a4fc55b8e9542ac">llvm::AArch64InstrInfo::suppressLdStPair</a></div><div class="ttdeci">static void suppressLdStPair(MachineInstr &amp;MI)</div><div class="ttdoc">Hint that pairing the given load or store is unprofitable.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l01958">AArch64InstrInfo.cpp:1958</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_aedb4c96bbe231a3c622b06e15fdb05cb"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#aedb4c96bbe231a3c622b06e15fdb05cb">llvm::AArch64InstrInfo::getSerializableBitmaskMachineOperandTargetFlags</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; unsigned, const char * &gt; &gt; getSerializableBitmaskMachineOperandTargetFlags() const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l05895">AArch64InstrInfo.cpp:5895</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_af01e300c1d03a13eb9edabea4ed9aef5"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#af01e300c1d03a13eb9edabea4ed9aef5">llvm::AArch64InstrInfo::copyPhysRegTuple</a></div><div class="ttdeci">void copyPhysRegTuple(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc, unsigned Opcode, llvm::ArrayRef&lt; unsigned &gt; Indices) const</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l02844">AArch64InstrInfo.cpp:2844</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_af0bbac5dd9f698f2c73477c4e5f36b60"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#af0bbac5dd9f698f2c73477c4e5f36b60">llvm::AArch64InstrInfo::optimizeCondBranch</a></div><div class="ttdeci">bool optimizeCondBranch(MachineInstr &amp;MI) const override</div><div class="ttdoc">Replace csincr-branch sequence by simple conditional branch.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l05739">AArch64InstrInfo.cpp:5739</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_af269ff6efde917e353e6652a11e473ec"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#af269ff6efde917e353e6652a11e473ec">llvm::AArch64InstrInfo::getMemScale</a></div><div class="ttdeci">static int getMemScale(unsigned Opc)</div><div class="ttdoc">Scaling factor for (scaled or unscaled) load or store.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l02632">AArch64InstrInfo.cpp:2632</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_af28ada2e1e13faab18ee3746c01e684c"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#af28ada2e1e13faab18ee3746c01e684c">llvm::AArch64InstrInfo::isCandidateToMergeOrPair</a></div><div class="ttdeci">bool isCandidateToMergeOrPair(const MachineInstr &amp;MI) const</div><div class="ttdoc">Return true if this is a load/store that can be potentially paired/merged.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l02209">AArch64InstrInfo.cpp:2209</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_af93867ed83dede2b0063fbaa26a3086d"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#af93867ed83dede2b0063fbaa26a3086d">llvm::AArch64InstrInfo::isPTestLikeOpcode</a></div><div class="ttdeci">bool isPTestLikeOpcode(unsigned Opc) const</div><div class="ttdoc">Returns true if the opcode is for an SVE instruction that sets the condition codes as if it's results...</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l07178">AArch64InstrInfo.cpp:7178</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_aff58a698653ef99fe70d047a7fb0101a"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#aff58a698653ef99fe70d047a7fb0101a">llvm::AArch64InstrInfo::loadRegFromStackSlot</a></div><div class="ttdeci">void loadRegFromStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, Register DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l03422">AArch64InstrInfo.cpp:3422</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_aff8cfe59027e5ffa1af1ff646a2da516"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#aff8cfe59027e5ffa1af1ff646a2da516">llvm::AArch64InstrInfo::decomposeStackOffsetForDwarfOffsets</a></div><div class="ttdeci">static void decomposeStackOffsetForDwarfOffsets(const StackOffset &amp;Offset, int64_t &amp;ByteSized, int64_t &amp;VGSized)</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l03562">AArch64InstrInfo.cpp:3562</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html">llvm::AArch64RegisterInfo</a></div><div class="ttdef"><b>Definition</b> <a href="AArch64RegisterInfo_8h_source.html#l00026">AArch64RegisterInfo.h:26</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64Subtarget_html"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html">llvm::AArch64Subtarget</a></div><div class="ttdef"><b>Definition</b> <a href="AArch64Subtarget_8h_source.html#l00038">AArch64Subtarget.h:38</a></div></div>
<div class="ttc" id="aclassllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location.</div><div class="ttdef"><b>Definition</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition</b> <a href="LiveIntervals_8h_source.html#l00054">LiveIntervals.h:54</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction.</div><div class="ttdef"><b>Definition</b> <a href="MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value.</div><div class="ttdef"><b>Definition</b> <a href="MCRegister_8h_source.html#l00022">MCRegister.h:22</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition</b> <a href="MachineBasicBlock_8h_source.html#l00095">MachineBasicBlock.h:96</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_ae34c996b58df9b9ce6695a0c8b70c533"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">llvm::MachineBasicBlock::iterator</a></div><div class="ttdeci">MachineInstrBundleIterator&lt; MachineInstr &gt; iterator</div><div class="ttdef"><b>Definition</b> <a href="MachineBasicBlock_8h_source.html#l00227">MachineBasicBlock.h:227</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00227">MachineFunction.h:227</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstr_8h_source.html#l00062">MachineInstr.h:64</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_aafacf84de1cb994a92dc045f4aa1d518"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518">llvm::MachineInstr::MIFlag</a></div><div class="ttdeci">MIFlag</div><div class="ttdef"><b>Definition</b> <a href="MachineInstr_8h_source.html#l00078">MachineInstr.h:78</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_aafacf84de1cb994a92dc045f4aa1d518a75967179a013c48b7d5b1690cb0b47cc"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a75967179a013c48b7d5b1690cb0b47cc">llvm::MachineInstr::NoFlags</a></div><div class="ttdeci">@ NoFlags</div><div class="ttdef"><b>Definition</b> <a href="MachineInstr_8h_source.html#l00079">MachineInstr.h:79</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dd"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">llvm::MachineMemOperand::Flags</a></div><div class="ttdeci">Flags</div><div class="ttdoc">Flags values. These may be or'd together.</div><div class="ttdef"><b>Definition</b> <a href="MachineMemOperand_8h_source.html#l00130">MachineMemOperand.h:130</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda036efcf0f4eac932646d211f480528c3"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda036efcf0f4eac932646d211f480528c3">llvm::MachineMemOperand::MOTargetFlag2</a></div><div class="ttdeci">@ MOTargetFlag2</div><div class="ttdef"><b>Definition</b> <a href="MachineMemOperand_8h_source.html#l00151">MachineMemOperand.h:151</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddace83cf304d65cdb6b3b22cc485eed877"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddace83cf304d65cdb6b3b22cc485eed877">llvm::MachineMemOperand::MOTargetFlag1</a></div><div class="ttdeci">@ MOTargetFlag1</div><div class="ttdef"><b>Definition</b> <a href="MachineMemOperand_8h_source.html#l00150">MachineMemOperand.h:150</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00049">MachineOperand.h:49</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1Module_html"><div class="ttname"><a href="classllvm_1_1Module.html">llvm::Module</a></div><div class="ttdoc">A Module instance is used to store all the information related to an LLVM module.</div><div class="ttdef"><b>Definition</b> <a href="Module_8h_source.html#l00067">Module.h:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1Pattern_html"><div class="ttname"><a href="classllvm_1_1Pattern.html">llvm::Pattern</a></div><div class="ttdef"><b>Definition</b> <a href="FileCheckImpl_8h_source.html#l00573">FileCheckImpl.h:573</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1StackOffset_html"><div class="ttname"><a href="classllvm_1_1StackOffset.html">llvm::StackOffset</a></div><div class="ttdoc">StackOffset is a class to represent an offset with 2 dimensions, named fixed and scalable,...</div><div class="ttdef"><b>Definition</b> <a href="TypeSize_8h_source.html#l00130">TypeSize.h:130</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a0a1e73b39957ad3da60cb9d3a690df89"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a0a1e73b39957ad3da60cb9d3a690df89">llvm::TargetInstrInfo::foldMemoryOperandImpl</a></div><div class="ttdeci">virtual MachineInstr * foldMemoryOperandImpl(MachineFunction &amp;MF, MachineInstr &amp;MI, ArrayRef&lt; unsigned &gt; Ops, MachineBasicBlock::iterator InsertPt, int FrameIndex, LiveIntervals *LIS=nullptr, VirtRegMap *VRM=nullptr) const</div><div class="ttdoc">Target-dependent implementation for foldMemoryOperand.</div><div class="ttdef"><b>Definition</b> <a href="TargetInstrInfo_8h_source.html#l01171">TargetInstrInfo.h:1171</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition</b> <a href="TargetRegisterInfo_8h_source.html#l00046">TargetRegisterInfo.h:46</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition</b> <a href="TargetRegisterInfo_8h_source.html#l00229">TargetRegisterInfo.h:229</a></div></div>
<div class="ttc" id="aclassllvm_1_1TypeSize_html"><div class="ttname"><a href="classllvm_1_1TypeSize.html">llvm::TypeSize</a></div><div class="ttdef"><b>Definition</b> <a href="TypeSize_8h_source.html#l00412">TypeSize.h:412</a></div></div>
<div class="ttc" id="aclassllvm_1_1VirtRegMap_html"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html">llvm::VirtRegMap</a></div><div class="ttdef"><b>Definition</b> <a href="VirtRegMap_8h_source.html#l00033">VirtRegMap.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1ilist__node__impl_html"><div class="ttname"><a href="classllvm_1_1ilist__node__impl.html">llvm::ilist_node_impl</a></div><div class="ttdoc">Implementation for an ilist node.</div><div class="ttdef"><b>Definition</b> <a href="ilist__node_8h_source.html#l00039">ilist_node.h:39</a></div></div>
<div class="ttc" id="aclassuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a0be8ef5cd466708d68f127d3e2e156ae"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a0be8ef5cd466708d68f127d3e2e156ae">llvm::AArch64::getSVERevInstr</a></div><div class="ttdeci">int getSVERevInstr(uint16_t Opcode)</div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a0c2254380bc875ff7a0c0631c45a05a1"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a0c2254380bc875ff7a0c0631c45a05a1">llvm::AArch64::FalseLaneType</a></div><div class="ttdeci">FalseLaneType</div><div class="ttdef"><b>Definition</b> <a href="#l00472">AArch64InstrInfo.h:472</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a0c2254380bc875ff7a0c0631c45a05a1a8802372ecac79ca18a5dcda12b70f48c"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a0c2254380bc875ff7a0c0631c45a05a1a8802372ecac79ca18a5dcda12b70f48c">llvm::AArch64::FalseLanesZero</a></div><div class="ttdeci">@ FalseLanesZero</div><div class="ttdef"><b>Definition</b> <a href="#l00474">AArch64InstrInfo.h:474</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a0c2254380bc875ff7a0c0631c45a05a1a9f0d21044a64e7e86fc6166d6e8f2766"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a0c2254380bc875ff7a0c0631c45a05a1a9f0d21044a64e7e86fc6166d6e8f2766">llvm::AArch64::FalseLanesMask</a></div><div class="ttdeci">@ FalseLanesMask</div><div class="ttdef"><b>Definition</b> <a href="#l00473">AArch64InstrInfo.h:473</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a0c2254380bc875ff7a0c0631c45a05a1aab2740986b96806d2a1f0dc5e7d3261e"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a0c2254380bc875ff7a0c0631c45a05a1aab2740986b96806d2a1f0dc5e7d3261e">llvm::AArch64::FalseLanesUndef</a></div><div class="ttdeci">@ FalseLanesUndef</div><div class="ttdef"><b>Definition</b> <a href="#l00475">AArch64InstrInfo.h:475</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a2a41a022b24374a579418d7d2476e6da"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6da">llvm::AArch64::ElementSizeType</a></div><div class="ttdeci">ElementSizeType</div><div class="ttdef"><b>Definition</b> <a href="#l00450">AArch64InstrInfo.h:450</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a2a41a022b24374a579418d7d2476e6daa26a9036d8df05103ba023c211af2a2fd"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa26a9036d8df05103ba023c211af2a2fd">llvm::AArch64::ElementSizeD</a></div><div class="ttdeci">@ ElementSizeD</div><div class="ttdef"><b>Definition</b> <a href="#l00456">AArch64InstrInfo.h:456</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a2a41a022b24374a579418d7d2476e6daa2bfd6e51621618cc84253fa9978daa0d"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa2bfd6e51621618cc84253fa9978daa0d">llvm::AArch64::ElementSizeNone</a></div><div class="ttdeci">@ ElementSizeNone</div><div class="ttdef"><b>Definition</b> <a href="#l00452">AArch64InstrInfo.h:452</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a2a41a022b24374a579418d7d2476e6daa6e4491d21c679ebbe32f408bd4a95384"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa6e4491d21c679ebbe32f408bd4a95384">llvm::AArch64::ElementSizeS</a></div><div class="ttdeci">@ ElementSizeS</div><div class="ttdef"><b>Definition</b> <a href="#l00455">AArch64InstrInfo.h:455</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a2a41a022b24374a579418d7d2476e6daa86e49744f5bdd2e0dde6362eb361c36f"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa86e49744f5bdd2e0dde6362eb361c36f">llvm::AArch64::ElementSizeB</a></div><div class="ttdeci">@ ElementSizeB</div><div class="ttdef"><b>Definition</b> <a href="#l00453">AArch64InstrInfo.h:453</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a2a41a022b24374a579418d7d2476e6daa9c56a686c669bc5f183fe934b739fa7a"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa9c56a686c669bc5f183fe934b739fa7a">llvm::AArch64::ElementSizeH</a></div><div class="ttdeci">@ ElementSizeH</div><div class="ttdef"><b>Definition</b> <a href="#l00454">AArch64InstrInfo.h:454</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a2a41a022b24374a579418d7d2476e6daabba4d0fbf16c6ed6a4a264351f1441e8"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daabba4d0fbf16c6ed6a4a264351f1441e8">llvm::AArch64::ElementSizeMask</a></div><div class="ttdeci">@ ElementSizeMask</div><div class="ttdef"><b>Definition</b> <a href="#l00451">AArch64InstrInfo.h:451</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a55a90256e857e185aeaac9aabf606133"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a55a90256e857e185aeaac9aabf606133">llvm::AArch64::InstrFlagIsWhile</a></div><div class="ttdeci">static const uint64_t InstrFlagIsWhile</div><div class="ttdef"><b>Definition</b> <a href="#l00479">AArch64InstrInfo.h:479</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a6d80df9ebba012ae0264f1a6bfefb887"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a6d80df9ebba012ae0264f1a6bfefb887">llvm::AArch64::InstrFlagIsPTestLike</a></div><div class="ttdeci">static const uint64_t InstrFlagIsPTestLike</div><div class="ttdef"><b>Definition</b> <a href="#l00480">AArch64InstrInfo.h:480</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a9185ad5ca0c71ea4d0cf8baaf80415f3"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3">llvm::AArch64::DestructiveInstType</a></div><div class="ttdeci">DestructiveInstType</div><div class="ttdef"><b>Definition</b> <a href="#l00459">AArch64InstrInfo.h:459</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a9185ad5ca0c71ea4d0cf8baaf80415f3a063c677656d8ba54d5960a332b7127f2"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a063c677656d8ba54d5960a332b7127f2">llvm::AArch64::DestructiveOther</a></div><div class="ttdeci">@ DestructiveOther</div><div class="ttdef"><b>Definition</b> <a href="#l00462">AArch64InstrInfo.h:462</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a9185ad5ca0c71ea4d0cf8baaf80415f3a312eeb238c2ad5ab45e23b277da66655"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a312eeb238c2ad5ab45e23b277da66655">llvm::AArch64::DestructiveBinaryShImmUnpred</a></div><div class="ttdeci">@ DestructiveBinaryShImmUnpred</div><div class="ttdef"><b>Definition</b> <a href="#l00465">AArch64InstrInfo.h:465</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a9185ad5ca0c71ea4d0cf8baaf80415f3a5d06cb3e2d54e1ceadb295cf61c127ec"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a5d06cb3e2d54e1ceadb295cf61c127ec">llvm::AArch64::DestructiveUnary</a></div><div class="ttdeci">@ DestructiveUnary</div><div class="ttdef"><b>Definition</b> <a href="#l00463">AArch64InstrInfo.h:463</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a9185ad5ca0c71ea4d0cf8baaf80415f3a5d4b2d85cc2cd3a994c3a731eae4ff70"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a5d4b2d85cc2cd3a994c3a731eae4ff70">llvm::AArch64::DestructiveInstTypeMask</a></div><div class="ttdeci">@ DestructiveInstTypeMask</div><div class="ttdef"><b>Definition</b> <a href="#l00460">AArch64InstrInfo.h:460</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a9185ad5ca0c71ea4d0cf8baaf80415f3a608a22b649a4064f9069daa0d3c94224"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a608a22b649a4064f9069daa0d3c94224">llvm::AArch64::DestructiveBinaryImm</a></div><div class="ttdeci">@ DestructiveBinaryImm</div><div class="ttdef"><b>Definition</b> <a href="#l00464">AArch64InstrInfo.h:464</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a9185ad5ca0c71ea4d0cf8baaf80415f3a9949c4c0d4c07b3b489ccbb1a9703deb"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a9949c4c0d4c07b3b489ccbb1a9703deb">llvm::AArch64::DestructiveBinary</a></div><div class="ttdeci">@ DestructiveBinary</div><div class="ttdef"><b>Definition</b> <a href="#l00466">AArch64InstrInfo.h:466</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a9185ad5ca0c71ea4d0cf8baaf80415f3ab9d09a98448a81fe45e62295fbd5b5f7"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3ab9d09a98448a81fe45e62295fbd5b5f7">llvm::AArch64::DestructiveBinaryComm</a></div><div class="ttdeci">@ DestructiveBinaryComm</div><div class="ttdef"><b>Definition</b> <a href="#l00467">AArch64InstrInfo.h:467</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a9185ad5ca0c71ea4d0cf8baaf80415f3ac8f7708d93adc55bcd69c2523a610d1f"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3ac8f7708d93adc55bcd69c2523a610d1f">llvm::AArch64::DestructiveTernaryCommWithRev</a></div><div class="ttdeci">@ DestructiveTernaryCommWithRev</div><div class="ttdef"><b>Definition</b> <a href="#l00469">AArch64InstrInfo.h:469</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a9185ad5ca0c71ea4d0cf8baaf80415f3ada7a732b37b8e29a5113758fbf312d4e"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3ada7a732b37b8e29a5113758fbf312d4e">llvm::AArch64::NotDestructive</a></div><div class="ttdeci">@ NotDestructive</div><div class="ttdef"><b>Definition</b> <a href="#l00461">AArch64InstrInfo.h:461</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a9185ad5ca0c71ea4d0cf8baaf80415f3ae895a7ece5dad8d4828eea671fd45c1f"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3ae895a7ece5dad8d4828eea671fd45c1f">llvm::AArch64::DestructiveBinaryCommWithRev</a></div><div class="ttdeci">@ DestructiveBinaryCommWithRev</div><div class="ttdef"><b>Definition</b> <a href="#l00468">AArch64InstrInfo.h:468</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_adf45e97d6e46b991fa7604fcfd62bac2"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#adf45e97d6e46b991fa7604fcfd62bac2">llvm::AArch64::getSVEPseudoMap</a></div><div class="ttdeci">int getSVEPseudoMap(uint16_t Opcode)</div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_af70553c20e5491cad4fad3ce00af56fc"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#af70553c20e5491cad4fad3ce00af56fc">llvm::AArch64::getSVENonRevInstr</a></div><div class="ttdeci">int getSVENonRevInstr(uint16_t Opcode)</div></div>
<div class="ttc" id="anamespacellvm_1_1outliner_html_a0765e098fe7aae0f01b60ec890ac1b52"><div class="ttname"><a href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52">llvm::outliner::InstrType</a></div><div class="ttdeci">InstrType</div><div class="ttdoc">Represents how an instruction should be mapped by the outliner.</div><div class="ttdef"><b>Definition</b> <a href="MachineOutliner_8h_source.html#l00034">MachineOutliner.h:34</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants.</div><div class="ttdef"><b>Definition</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_a0e6336a1dd23986cd15023ea0aae5269"><div class="ttname"><a href="namespacellvm.html#a0e6336a1dd23986cd15023ea0aae5269">llvm::isCondBranchOpcode</a></div><div class="ttdeci">static bool isCondBranchOpcode(int Opc)</div><div class="ttdef"><b>Definition</b> <a href="#l00397">AArch64InstrInfo.h:397</a></div></div>
<div class="ttc" id="anamespacellvm_html_a133ece1ebe8f30b0e292213ab8c16753"><div class="ttname"><a href="namespacellvm.html#a133ece1ebe8f30b0e292213ab8c16753">llvm::isPTrueOpcode</a></div><div class="ttdeci">static bool isPTrueOpcode(unsigned Opc)</div><div class="ttdef"><b>Definition</b> <a href="#l00426">AArch64InstrInfo.h:426</a></div></div>
<div class="ttc" id="anamespacellvm_html_a18dec717578f39bfcff50e325c2d27c5"><div class="ttname"><a href="namespacellvm.html#a18dec717578f39bfcff50e325c2d27c5">llvm::isAArch64FrameOffsetLegal</a></div><div class="ttdeci">int isAArch64FrameOffsetLegal(const MachineInstr &amp;MI, StackOffset &amp;Offset, bool *OutUseUnscaledOp=nullptr, unsigned *OutUnscaledOp=nullptr, int64_t *EmittableOffset=nullptr)</div><div class="ttdoc">Check if the Offset is a valid frame offset for MI.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l03925">AArch64InstrInfo.cpp:3925</a></div></div>
<div class="ttc" id="anamespacellvm_html_a25ebb5d5fa4431b1a1835d0a5f4e2796"><div class="ttname"><a href="namespacellvm.html#a25ebb5d5fa4431b1a1835d0a5f4e2796">llvm::isIndirectBranchOpcode</a></div><div class="ttdeci">static bool isIndirectBranchOpcode(int Opc)</div><div class="ttdef"><b>Definition</b> <a href="#l00414">AArch64InstrInfo.h:414</a></div></div>
<div class="ttc" id="anamespacellvm_html_a3a91375dbee36ddeeee15b974e39782c"><div class="ttname"><a href="namespacellvm.html#a3a91375dbee36ddeeee15b974e39782c">llvm::getBLRCallOpcode</a></div><div class="ttdeci">unsigned getBLRCallOpcode(const MachineFunction &amp;MF)</div><div class="ttdoc">Return opcode to be used for indirect calls.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l07186">AArch64InstrInfo.cpp:7186</a></div></div>
<div class="ttc" id="anamespacellvm_html_a3d42df7595bb7da318e52023ffe95226"><div class="ttname"><a href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226">llvm::AArch64FrameOffsetStatus</a></div><div class="ttdeci">AArch64FrameOffsetStatus</div><div class="ttdoc">Use to report the frame offset status in isAArch64FrameOffsetLegal.</div><div class="ttdef"><b>Definition</b> <a href="#l00370">AArch64InstrInfo.h:370</a></div></div>
<div class="ttc" id="anamespacellvm_html_a3d42df7595bb7da318e52023ffe95226a11e259103be968c42cfd9c607f12904a"><div class="ttname"><a href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226a11e259103be968c42cfd9c607f12904a">llvm::AArch64FrameOffsetIsLegal</a></div><div class="ttdeci">@ AArch64FrameOffsetIsLegal</div><div class="ttdoc">Offset is legal.</div><div class="ttdef"><b>Definition</b> <a href="#l00372">AArch64InstrInfo.h:372</a></div></div>
<div class="ttc" id="anamespacellvm_html_a3d42df7595bb7da318e52023ffe95226a8dc2c9caf2dbb5337725c3f2dc11f72f"><div class="ttname"><a href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226a8dc2c9caf2dbb5337725c3f2dc11f72f">llvm::AArch64FrameOffsetCanUpdate</a></div><div class="ttdeci">@ AArch64FrameOffsetCanUpdate</div><div class="ttdoc">Offset can apply, at least partly.</div><div class="ttdef"><b>Definition</b> <a href="#l00374">AArch64InstrInfo.h:373</a></div></div>
<div class="ttc" id="anamespacellvm_html_a3d42df7595bb7da318e52023ffe95226afb5cb35207b915f8db3811db32920094"><div class="ttname"><a href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226afb5cb35207b915f8db3811db32920094">llvm::AArch64FrameOffsetCannotUpdate</a></div><div class="ttdeci">@ AArch64FrameOffsetCannotUpdate</div><div class="ttdoc">Offset cannot apply.</div><div class="ttdef"><b>Definition</b> <a href="#l00371">AArch64InstrInfo.h:371</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7ca18378642f2bd46b5701a0cef0b3cc"><div class="ttname"><a href="namespacellvm.html#a7ca18378642f2bd46b5701a0cef0b3cc">llvm::emitFrameOffset</a></div><div class="ttdeci">void emitFrameOffset(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, const DebugLoc &amp;DL, unsigned DestReg, unsigned SrcReg, StackOffset Offset, const TargetInstrInfo *TII, MachineInstr::MIFlag=MachineInstr::NoFlags, bool SetNZCV=false, bool NeedsWinCFI=false, bool *HasWinCFI=nullptr)</div><div class="ttdoc">emitFrameOffset - Emit instructions as needed to set DestReg to SrcReg plus Offset.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l03705">AArch64InstrInfo.cpp:3705</a></div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">llvm::MachineCombinerPattern</a></div><div class="ttdeci">MachineCombinerPattern</div><div class="ttdoc">These are instruction patterns matched by the machine combiner pass.</div><div class="ttdef"><b>Definition</b> <a href="MachineCombinerPattern_8h_source.html#l00020">MachineCombinerPattern.h:20</a></div></div>
<div class="ttc" id="anamespacellvm_html_abbf5784629864b659e702b4861bc3b1e"><div class="ttname"><a href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">llvm::isUncondBranchOpcode</a></div><div class="ttdeci">static bool isUncondBranchOpcode(int Opc)</div><div class="ttdef"><b>Definition</b> <a href="#l00395">AArch64InstrInfo.h:395</a></div></div>
<div class="ttc" id="anamespacellvm_html_acbe69ef233b07b4362366dcfc380abca"><div class="ttname"><a href="namespacellvm.html#acbe69ef233b07b4362366dcfc380abca">llvm::rewriteAArch64FrameIndex</a></div><div class="ttdeci">bool rewriteAArch64FrameIndex(MachineInstr &amp;MI, unsigned FrameRegIdx, unsigned FrameReg, StackOffset &amp;Offset, const AArch64InstrInfo *TII)</div><div class="ttdoc">rewriteAArch64FrameIndex - Rewrite MI to access 'Offset' bytes from the FP.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l04022">AArch64InstrInfo.cpp:4022</a></div></div>
<div class="ttc" id="anamespacellvm_html_acecb758d131c550fcdf82d6211884138"><div class="ttname"><a href="namespacellvm.html#acecb758d131c550fcdf82d6211884138">llvm::MOSuppressPair</a></div><div class="ttdeci">static const MachineMemOperand::Flags MOSuppressPair</div><div class="ttdef"><b>Definition</b> <a href="#l00031">AArch64InstrInfo.h:31</a></div></div>
<div class="ttc" id="anamespacellvm_html_adb26c86c4abcccbe5376b3f7e5e8af69"><div class="ttname"><a href="namespacellvm.html#adb26c86c4abcccbe5376b3f7e5e8af69">llvm::isNZCVTouchedInInstructionRange</a></div><div class="ttdeci">bool isNZCVTouchedInInstructionRange(const MachineInstr &amp;DefMI, const MachineInstr &amp;UseMI, const TargetRegisterInfo *TRI)</div><div class="ttdoc">Return true if there is an instruction /after/ DefMI and before UseMI which either reads or clobbers ...</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l03551">AArch64InstrInfo.cpp:3551</a></div></div>
<div class="ttc" id="anamespacellvm_html_adcbbc11398a037540fd4fbab96e6f6a4"><div class="ttname"><a href="namespacellvm.html#adcbbc11398a037540fd4fbab96e6f6a4">llvm::MOStridedAccess</a></div><div class="ttdeci">static const MachineMemOperand::Flags MOStridedAccess</div><div class="ttdef"><b>Definition</b> <a href="#l00033">AArch64InstrInfo.h:33</a></div></div>
<div class="ttc" id="astructllvm_1_1outliner_1_1Candidate_html"><div class="ttname"><a href="structllvm_1_1outliner_1_1Candidate.html">llvm::outliner::Candidate</a></div><div class="ttdoc">An individual sequence of instructions to be replaced with a call to an outlined function.</div><div class="ttdef"><b>Definition</b> <a href="MachineOutliner_8h_source.html#l00038">MachineOutliner.h:38</a></div></div>
<div class="ttc" id="astructllvm_1_1outliner_1_1OutlinedFunction_html"><div class="ttname"><a href="structllvm_1_1outliner_1_1OutlinedFunction.html">llvm::outliner::OutlinedFunction</a></div><div class="ttdoc">The information necessary to create an outlined function for some class of candidate.</div><div class="ttdef"><b>Definition</b> <a href="MachineOutliner_8h_source.html#l00164">MachineOutliner.h:164</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 14:03:28 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
