
Rubiks Cube.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006838  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  080069d8  080069d8  000079d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006a74  08006a74  00008060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006a74  08006a74  00007a74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006a7c  08006a7c  00008060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006a7c  08006a7c  00007a7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006a80  08006a80  00007a80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08006a84  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004d10  20000060  08006ae4  00008060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004d70  08006ae4  00008d70  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  00008060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001996a  00000000  00000000  00008096  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000039a6  00000000  00000000  00021a00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001528  00000000  00000000  000253a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fce  00000000  00000000  000268d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003afd  00000000  00000000  0002789e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000178c4  00000000  00000000  0002b39b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00099e06  00000000  00000000  00042c5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      0000006f  00000000  00000000  000dca65  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005b40  00000000  00000000  000dcad4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  000e2614  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_ranges 00000740  00000000  00000000  000e267a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000060 	.word	0x20000060
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080069c0 	.word	0x080069c0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000064 	.word	0x20000064
 80001dc:	080069c0 	.word	0x080069c0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	b094      	sub	sp, #80	@ 0x50
 8000284:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000286:	f000 fcef 	bl	8000c68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800028a:	f000 f845 	bl	8000318 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800028e:	f000 f925 	bl	80004dc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000292:	f000 f8f9 	bl	8000488 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8000296:	f000 f8ab 	bl	80003f0 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  stepper_tim3_enable_ir();
 800029a:	f000 fb23 	bl	80008e4 <stepper_tim3_enable_ir>
  stepper_init_all();
 800029e:	f000 f9eb 	bl	8000678 <stepper_init_all>

  uint8_t cube[54] = {0};
 80002a2:	f107 0314 	add.w	r3, r7, #20
 80002a6:	2236      	movs	r2, #54	@ 0x36
 80002a8:	2100      	movs	r1, #0
 80002aa:	4618      	mov	r0, r3
 80002ac:	f005 fac3 	bl	8005836 <memset>
  solver_move moves[16];
  uint32_t n = solve_cube(cube, moves, 16);
 80002b0:	1d39      	adds	r1, r7, #4
 80002b2:	f107 0314 	add.w	r3, r7, #20
 80002b6:	2210      	movs	r2, #16
 80002b8:	4618      	mov	r0, r3
 80002ba:	f005 fa95 	bl	80057e8 <solve_cube>
 80002be:	64f8      	str	r0, [r7, #76]	@ 0x4c
  snprintf(uart_buf, sizeof(uart_buf), "n=%lu\r\n", (unsigned long)n);
 80002c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80002c2:	4a0f      	ldr	r2, [pc, #60]	@ (8000300 <main+0x80>)
 80002c4:	2164      	movs	r1, #100	@ 0x64
 80002c6:	480f      	ldr	r0, [pc, #60]	@ (8000304 <main+0x84>)
 80002c8:	f005 fe7e 	bl	8005fc8 <sniprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, strlen(uart_buf), HAL_MAX_DELAY);
 80002cc:	480d      	ldr	r0, [pc, #52]	@ (8000304 <main+0x84>)
 80002ce:	f005 fa98 	bl	8005802 <strlen>
 80002d2:	4603      	mov	r3, r0
 80002d4:	b29a      	uxth	r2, r3
 80002d6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80002da:	490a      	ldr	r1, [pc, #40]	@ (8000304 <main+0x84>)
 80002dc:	480a      	ldr	r0, [pc, #40]	@ (8000308 <main+0x88>)
 80002de:	f002 f8d3 	bl	8002488 <HAL_UART_Transmit>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80002e2:	f002 fcd1 	bl	8002c88 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of MotionTask */
  MotionTaskHandle = osThreadNew(MotionTaskStart, NULL, &MotionTask_attributes);
 80002e6:	4a09      	ldr	r2, [pc, #36]	@ (800030c <main+0x8c>)
 80002e8:	2100      	movs	r1, #0
 80002ea:	4809      	ldr	r0, [pc, #36]	@ (8000310 <main+0x90>)
 80002ec:	f002 fd16 	bl	8002d1c <osThreadNew>
 80002f0:	4603      	mov	r3, r0
 80002f2:	4a08      	ldr	r2, [pc, #32]	@ (8000314 <main+0x94>)
 80002f4:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80002f6:	f002 fceb 	bl	8002cd0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80002fa:	bf00      	nop
 80002fc:	e7fd      	b.n	80002fa <main+0x7a>
 80002fe:	bf00      	nop
 8000300:	080069e4 	.word	0x080069e4
 8000304:	20000110 	.word	0x20000110
 8000308:	200000c4 	.word	0x200000c4
 800030c:	08006a04 	.word	0x08006a04
 8000310:	0800062d 	.word	0x0800062d
 8000314:	2000010c 	.word	0x2000010c

08000318 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000318:	b580      	push	{r7, lr}
 800031a:	b094      	sub	sp, #80	@ 0x50
 800031c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800031e:	f107 0320 	add.w	r3, r7, #32
 8000322:	2230      	movs	r2, #48	@ 0x30
 8000324:	2100      	movs	r1, #0
 8000326:	4618      	mov	r0, r3
 8000328:	f005 fa85 	bl	8005836 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800032c:	f107 030c 	add.w	r3, r7, #12
 8000330:	2200      	movs	r2, #0
 8000332:	601a      	str	r2, [r3, #0]
 8000334:	605a      	str	r2, [r3, #4]
 8000336:	609a      	str	r2, [r3, #8]
 8000338:	60da      	str	r2, [r3, #12]
 800033a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800033c:	2300      	movs	r3, #0
 800033e:	60bb      	str	r3, [r7, #8]
 8000340:	4b29      	ldr	r3, [pc, #164]	@ (80003e8 <SystemClock_Config+0xd0>)
 8000342:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000344:	4a28      	ldr	r2, [pc, #160]	@ (80003e8 <SystemClock_Config+0xd0>)
 8000346:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800034a:	6413      	str	r3, [r2, #64]	@ 0x40
 800034c:	4b26      	ldr	r3, [pc, #152]	@ (80003e8 <SystemClock_Config+0xd0>)
 800034e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000350:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000354:	60bb      	str	r3, [r7, #8]
 8000356:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000358:	2300      	movs	r3, #0
 800035a:	607b      	str	r3, [r7, #4]
 800035c:	4b23      	ldr	r3, [pc, #140]	@ (80003ec <SystemClock_Config+0xd4>)
 800035e:	681b      	ldr	r3, [r3, #0]
 8000360:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000364:	4a21      	ldr	r2, [pc, #132]	@ (80003ec <SystemClock_Config+0xd4>)
 8000366:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800036a:	6013      	str	r3, [r2, #0]
 800036c:	4b1f      	ldr	r3, [pc, #124]	@ (80003ec <SystemClock_Config+0xd4>)
 800036e:	681b      	ldr	r3, [r3, #0]
 8000370:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000374:	607b      	str	r3, [r7, #4]
 8000376:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000378:	2302      	movs	r3, #2
 800037a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800037c:	2301      	movs	r3, #1
 800037e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000380:	2310      	movs	r3, #16
 8000382:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000384:	2302      	movs	r3, #2
 8000386:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000388:	2300      	movs	r3, #0
 800038a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 800038c:	2310      	movs	r3, #16
 800038e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000390:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000394:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000396:	2304      	movs	r3, #4
 8000398:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800039a:	2307      	movs	r3, #7
 800039c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800039e:	f107 0320 	add.w	r3, r7, #32
 80003a2:	4618      	mov	r0, r3
 80003a4:	f000 ff22 	bl	80011ec <HAL_RCC_OscConfig>
 80003a8:	4603      	mov	r3, r0
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	d001      	beq.n	80003b2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80003ae:	f000 f95d 	bl	800066c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003b2:	230f      	movs	r3, #15
 80003b4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003b6:	2302      	movs	r3, #2
 80003b8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003ba:	2300      	movs	r3, #0
 80003bc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80003be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80003c2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003c4:	2300      	movs	r3, #0
 80003c6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80003c8:	f107 030c 	add.w	r3, r7, #12
 80003cc:	2102      	movs	r1, #2
 80003ce:	4618      	mov	r0, r3
 80003d0:	f001 f984 	bl	80016dc <HAL_RCC_ClockConfig>
 80003d4:	4603      	mov	r3, r0
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d001      	beq.n	80003de <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80003da:	f000 f947 	bl	800066c <Error_Handler>
  }
}
 80003de:	bf00      	nop
 80003e0:	3750      	adds	r7, #80	@ 0x50
 80003e2:	46bd      	mov	sp, r7
 80003e4:	bd80      	pop	{r7, pc}
 80003e6:	bf00      	nop
 80003e8:	40023800 	.word	0x40023800
 80003ec:	40007000 	.word	0x40007000

080003f0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	b086      	sub	sp, #24
 80003f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80003f6:	f107 0308 	add.w	r3, r7, #8
 80003fa:	2200      	movs	r2, #0
 80003fc:	601a      	str	r2, [r3, #0]
 80003fe:	605a      	str	r2, [r3, #4]
 8000400:	609a      	str	r2, [r3, #8]
 8000402:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000404:	463b      	mov	r3, r7
 8000406:	2200      	movs	r2, #0
 8000408:	601a      	str	r2, [r3, #0]
 800040a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800040c:	4b1c      	ldr	r3, [pc, #112]	@ (8000480 <MX_TIM3_Init+0x90>)
 800040e:	4a1d      	ldr	r2, [pc, #116]	@ (8000484 <MX_TIM3_Init+0x94>)
 8000410:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 8000412:	4b1b      	ldr	r3, [pc, #108]	@ (8000480 <MX_TIM3_Init+0x90>)
 8000414:	2253      	movs	r2, #83	@ 0x53
 8000416:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000418:	4b19      	ldr	r3, [pc, #100]	@ (8000480 <MX_TIM3_Init+0x90>)
 800041a:	2200      	movs	r2, #0
 800041c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 49;
 800041e:	4b18      	ldr	r3, [pc, #96]	@ (8000480 <MX_TIM3_Init+0x90>)
 8000420:	2231      	movs	r2, #49	@ 0x31
 8000422:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000424:	4b16      	ldr	r3, [pc, #88]	@ (8000480 <MX_TIM3_Init+0x90>)
 8000426:	2200      	movs	r2, #0
 8000428:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800042a:	4b15      	ldr	r3, [pc, #84]	@ (8000480 <MX_TIM3_Init+0x90>)
 800042c:	2200      	movs	r2, #0
 800042e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000430:	4813      	ldr	r0, [pc, #76]	@ (8000480 <MX_TIM3_Init+0x90>)
 8000432:	f001 fba5 	bl	8001b80 <HAL_TIM_Base_Init>
 8000436:	4603      	mov	r3, r0
 8000438:	2b00      	cmp	r3, #0
 800043a:	d001      	beq.n	8000440 <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 800043c:	f000 f916 	bl	800066c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000440:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000444:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000446:	f107 0308 	add.w	r3, r7, #8
 800044a:	4619      	mov	r1, r3
 800044c:	480c      	ldr	r0, [pc, #48]	@ (8000480 <MX_TIM3_Init+0x90>)
 800044e:	f001 fd39 	bl	8001ec4 <HAL_TIM_ConfigClockSource>
 8000452:	4603      	mov	r3, r0
 8000454:	2b00      	cmp	r3, #0
 8000456:	d001      	beq.n	800045c <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 8000458:	f000 f908 	bl	800066c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800045c:	2300      	movs	r3, #0
 800045e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000460:	2300      	movs	r3, #0
 8000462:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000464:	463b      	mov	r3, r7
 8000466:	4619      	mov	r1, r3
 8000468:	4805      	ldr	r0, [pc, #20]	@ (8000480 <MX_TIM3_Init+0x90>)
 800046a:	f001 ff3b 	bl	80022e4 <HAL_TIMEx_MasterConfigSynchronization>
 800046e:	4603      	mov	r3, r0
 8000470:	2b00      	cmp	r3, #0
 8000472:	d001      	beq.n	8000478 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 8000474:	f000 f8fa 	bl	800066c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000478:	bf00      	nop
 800047a:	3718      	adds	r7, #24
 800047c:	46bd      	mov	sp, r7
 800047e:	bd80      	pop	{r7, pc}
 8000480:	2000007c 	.word	0x2000007c
 8000484:	40000400 	.word	0x40000400

08000488 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000488:	b580      	push	{r7, lr}
 800048a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800048c:	4b11      	ldr	r3, [pc, #68]	@ (80004d4 <MX_USART2_UART_Init+0x4c>)
 800048e:	4a12      	ldr	r2, [pc, #72]	@ (80004d8 <MX_USART2_UART_Init+0x50>)
 8000490:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000492:	4b10      	ldr	r3, [pc, #64]	@ (80004d4 <MX_USART2_UART_Init+0x4c>)
 8000494:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000498:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800049a:	4b0e      	ldr	r3, [pc, #56]	@ (80004d4 <MX_USART2_UART_Init+0x4c>)
 800049c:	2200      	movs	r2, #0
 800049e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80004a0:	4b0c      	ldr	r3, [pc, #48]	@ (80004d4 <MX_USART2_UART_Init+0x4c>)
 80004a2:	2200      	movs	r2, #0
 80004a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80004a6:	4b0b      	ldr	r3, [pc, #44]	@ (80004d4 <MX_USART2_UART_Init+0x4c>)
 80004a8:	2200      	movs	r2, #0
 80004aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80004ac:	4b09      	ldr	r3, [pc, #36]	@ (80004d4 <MX_USART2_UART_Init+0x4c>)
 80004ae:	220c      	movs	r2, #12
 80004b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80004b2:	4b08      	ldr	r3, [pc, #32]	@ (80004d4 <MX_USART2_UART_Init+0x4c>)
 80004b4:	2200      	movs	r2, #0
 80004b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80004b8:	4b06      	ldr	r3, [pc, #24]	@ (80004d4 <MX_USART2_UART_Init+0x4c>)
 80004ba:	2200      	movs	r2, #0
 80004bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80004be:	4805      	ldr	r0, [pc, #20]	@ (80004d4 <MX_USART2_UART_Init+0x4c>)
 80004c0:	f001 ff92 	bl	80023e8 <HAL_UART_Init>
 80004c4:	4603      	mov	r3, r0
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	d001      	beq.n	80004ce <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80004ca:	f000 f8cf 	bl	800066c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80004ce:	bf00      	nop
 80004d0:	bd80      	pop	{r7, pc}
 80004d2:	bf00      	nop
 80004d4:	200000c4 	.word	0x200000c4
 80004d8:	40004400 	.word	0x40004400

080004dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004dc:	b580      	push	{r7, lr}
 80004de:	b08a      	sub	sp, #40	@ 0x28
 80004e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004e2:	f107 0314 	add.w	r3, r7, #20
 80004e6:	2200      	movs	r2, #0
 80004e8:	601a      	str	r2, [r3, #0]
 80004ea:	605a      	str	r2, [r3, #4]
 80004ec:	609a      	str	r2, [r3, #8]
 80004ee:	60da      	str	r2, [r3, #12]
 80004f0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004f2:	2300      	movs	r3, #0
 80004f4:	613b      	str	r3, [r7, #16]
 80004f6:	4b49      	ldr	r3, [pc, #292]	@ (800061c <MX_GPIO_Init+0x140>)
 80004f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004fa:	4a48      	ldr	r2, [pc, #288]	@ (800061c <MX_GPIO_Init+0x140>)
 80004fc:	f043 0304 	orr.w	r3, r3, #4
 8000500:	6313      	str	r3, [r2, #48]	@ 0x30
 8000502:	4b46      	ldr	r3, [pc, #280]	@ (800061c <MX_GPIO_Init+0x140>)
 8000504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000506:	f003 0304 	and.w	r3, r3, #4
 800050a:	613b      	str	r3, [r7, #16]
 800050c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800050e:	2300      	movs	r3, #0
 8000510:	60fb      	str	r3, [r7, #12]
 8000512:	4b42      	ldr	r3, [pc, #264]	@ (800061c <MX_GPIO_Init+0x140>)
 8000514:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000516:	4a41      	ldr	r2, [pc, #260]	@ (800061c <MX_GPIO_Init+0x140>)
 8000518:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800051c:	6313      	str	r3, [r2, #48]	@ 0x30
 800051e:	4b3f      	ldr	r3, [pc, #252]	@ (800061c <MX_GPIO_Init+0x140>)
 8000520:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000522:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000526:	60fb      	str	r3, [r7, #12]
 8000528:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800052a:	2300      	movs	r3, #0
 800052c:	60bb      	str	r3, [r7, #8]
 800052e:	4b3b      	ldr	r3, [pc, #236]	@ (800061c <MX_GPIO_Init+0x140>)
 8000530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000532:	4a3a      	ldr	r2, [pc, #232]	@ (800061c <MX_GPIO_Init+0x140>)
 8000534:	f043 0301 	orr.w	r3, r3, #1
 8000538:	6313      	str	r3, [r2, #48]	@ 0x30
 800053a:	4b38      	ldr	r3, [pc, #224]	@ (800061c <MX_GPIO_Init+0x140>)
 800053c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800053e:	f003 0301 	and.w	r3, r3, #1
 8000542:	60bb      	str	r3, [r7, #8]
 8000544:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000546:	2300      	movs	r3, #0
 8000548:	607b      	str	r3, [r7, #4]
 800054a:	4b34      	ldr	r3, [pc, #208]	@ (800061c <MX_GPIO_Init+0x140>)
 800054c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800054e:	4a33      	ldr	r2, [pc, #204]	@ (800061c <MX_GPIO_Init+0x140>)
 8000550:	f043 0302 	orr.w	r3, r3, #2
 8000554:	6313      	str	r3, [r2, #48]	@ 0x30
 8000556:	4b31      	ldr	r3, [pc, #196]	@ (800061c <MX_GPIO_Init+0x140>)
 8000558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800055a:	f003 0302 	and.w	r3, r3, #2
 800055e:	607b      	str	r3, [r7, #4]
 8000560:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8000562:	2200      	movs	r2, #0
 8000564:	2103      	movs	r1, #3
 8000566:	482e      	ldr	r0, [pc, #184]	@ (8000620 <MX_GPIO_Init+0x144>)
 8000568:	f000 fe26 	bl	80011b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_8
 800056c:	2200      	movs	r2, #0
 800056e:	f240 7113 	movw	r1, #1811	@ 0x713
 8000572:	482c      	ldr	r0, [pc, #176]	@ (8000624 <MX_GPIO_Init+0x148>)
 8000574:	f000 fe20 	bl	80011b8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4
 8000578:	2200      	movs	r2, #0
 800057a:	f240 4139 	movw	r1, #1081	@ 0x439
 800057e:	482a      	ldr	r0, [pc, #168]	@ (8000628 <MX_GPIO_Init+0x14c>)
 8000580:	f000 fe1a 	bl	80011b8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000584:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000588:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800058a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800058e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000590:	2300      	movs	r3, #0
 8000592:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000594:	f107 0314 	add.w	r3, r7, #20
 8000598:	4619      	mov	r1, r3
 800059a:	4821      	ldr	r0, [pc, #132]	@ (8000620 <MX_GPIO_Init+0x144>)
 800059c:	f000 fc88 	bl	8000eb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80005a0:	2303      	movs	r3, #3
 80005a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005a4:	2301      	movs	r3, #1
 80005a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005a8:	2300      	movs	r3, #0
 80005aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005ac:	2300      	movs	r3, #0
 80005ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80005b0:	f107 0314 	add.w	r3, r7, #20
 80005b4:	4619      	mov	r1, r3
 80005b6:	481a      	ldr	r0, [pc, #104]	@ (8000620 <MX_GPIO_Init+0x144>)
 80005b8:	f000 fc7a 	bl	8000eb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80005bc:	2303      	movs	r3, #3
 80005be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005c0:	2301      	movs	r3, #1
 80005c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005c4:	2300      	movs	r3, #0
 80005c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005c8:	2302      	movs	r3, #2
 80005ca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005cc:	f107 0314 	add.w	r3, r7, #20
 80005d0:	4619      	mov	r1, r3
 80005d2:	4814      	ldr	r0, [pc, #80]	@ (8000624 <MX_GPIO_Init+0x148>)
 80005d4:	f000 fc6c 	bl	8000eb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA8 PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 80005d8:	f44f 63e2 	mov.w	r3, #1808	@ 0x710
 80005dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005de:	2301      	movs	r3, #1
 80005e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e2:	2300      	movs	r3, #0
 80005e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005e6:	2300      	movs	r3, #0
 80005e8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005ea:	f107 0314 	add.w	r3, r7, #20
 80005ee:	4619      	mov	r1, r3
 80005f0:	480c      	ldr	r0, [pc, #48]	@ (8000624 <MX_GPIO_Init+0x148>)
 80005f2:	f000 fc5d 	bl	8000eb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB10 PB3 PB4
                           PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4
 80005f6:	f240 4339 	movw	r3, #1081	@ 0x439
 80005fa:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005fc:	2301      	movs	r3, #1
 80005fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000600:	2300      	movs	r3, #0
 8000602:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000604:	2300      	movs	r3, #0
 8000606:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000608:	f107 0314 	add.w	r3, r7, #20
 800060c:	4619      	mov	r1, r3
 800060e:	4806      	ldr	r0, [pc, #24]	@ (8000628 <MX_GPIO_Init+0x14c>)
 8000610:	f000 fc4e 	bl	8000eb0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000614:	bf00      	nop
 8000616:	3728      	adds	r7, #40	@ 0x28
 8000618:	46bd      	mov	sp, r7
 800061a:	bd80      	pop	{r7, pc}
 800061c:	40023800 	.word	0x40023800
 8000620:	40020800 	.word	0x40020800
 8000624:	40020000 	.word	0x40020000
 8000628:	40020400 	.word	0x40020400

0800062c <MotionTaskStart>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_MotionTaskStart */
void MotionTaskStart(void *argument)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b082      	sub	sp, #8
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
//	uint8_t cube[54] = {0};
//	Move moves[16];
//	uint32_t n = solve_cube(cube, moves, 16);
//	snprintf(uart_buf, sizeof(uart_buf), "n=%lu\r\n", (unsigned long)n);
//	HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, strlen(uart_buf), HAL_MAX_DELAY);
	stepper_move_90(MOTOR_U, TURN_CW);
 8000634:	2100      	movs	r1, #0
 8000636:	2000      	movs	r0, #0
 8000638:	f000 f8b0 	bl	800079c <stepper_move_90>
    osDelay(1000);
 800063c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000640:	f002 fbfe 	bl	8002e40 <osDelay>
	stepper_move_90(MOTOR_U, TURN_CW);
 8000644:	bf00      	nop
 8000646:	e7f5      	b.n	8000634 <MotionTaskStart+0x8>

08000648 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b082      	sub	sp, #8
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM10)
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	4a04      	ldr	r2, [pc, #16]	@ (8000668 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000656:	4293      	cmp	r3, r2
 8000658:	d101      	bne.n	800065e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800065a:	f000 fb27 	bl	8000cac <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800065e:	bf00      	nop
 8000660:	3708      	adds	r7, #8
 8000662:	46bd      	mov	sp, r7
 8000664:	bd80      	pop	{r7, pc}
 8000666:	bf00      	nop
 8000668:	40014400 	.word	0x40014400

0800066c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800066c:	b480      	push	{r7}
 800066e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000670:	b672      	cpsid	i
}
 8000672:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000674:	bf00      	nop
 8000676:	e7fd      	b.n	8000674 <Error_Handler+0x8>

08000678 <stepper_init_all>:
#define STEPS_90_DEG ((FULL_STEPS_PER_REV * MICROSTEPS) / 4)

stepper_t steppers[MOTOR_COUNT]; // Define steppers array
volatile motor_id_t active_motor = MOTOR_U;

void stepper_init_all(void){ // Fill steppers array with initialized data
 8000678:	b480      	push	{r7}
 800067a:	b09f      	sub	sp, #124	@ 0x7c
 800067c:	af00      	add	r7, sp, #0

	steppers[MOTOR_U] = (stepper_t){
 800067e:	4b43      	ldr	r3, [pc, #268]	@ (800078c <stepper_init_all+0x114>)
 8000680:	461a      	mov	r2, r3
 8000682:	2300      	movs	r3, #0
 8000684:	6013      	str	r3, [r2, #0]
 8000686:	6053      	str	r3, [r2, #4]
 8000688:	6093      	str	r3, [r2, #8]
 800068a:	60d3      	str	r3, [r2, #12]
 800068c:	6113      	str	r3, [r2, #16]
 800068e:	4b3f      	ldr	r3, [pc, #252]	@ (800078c <stepper_init_all+0x114>)
 8000690:	4a3f      	ldr	r2, [pc, #252]	@ (8000790 <stepper_init_all+0x118>)
 8000692:	601a      	str	r2, [r3, #0]
 8000694:	4b3d      	ldr	r3, [pc, #244]	@ (800078c <stepper_init_all+0x114>)
 8000696:	2201      	movs	r2, #1
 8000698:	809a      	strh	r2, [r3, #4]
 800069a:	4b3c      	ldr	r3, [pc, #240]	@ (800078c <stepper_init_all+0x114>)
 800069c:	4a3c      	ldr	r2, [pc, #240]	@ (8000790 <stepper_init_all+0x118>)
 800069e:	609a      	str	r2, [r3, #8]
 80006a0:	4b3a      	ldr	r3, [pc, #232]	@ (800078c <stepper_init_all+0x114>)
 80006a2:	2202      	movs	r2, #2
 80006a4:	819a      	strh	r2, [r3, #12]
		.step_port = U_STEP_GPIO_Port,
		.step_pin  = U_STEP_Pin,
		.dir_port  = U_DIR_GPIO_Port,
		.dir_pin   = U_DIR_Pin
	};
	steppers[MOTOR_D] = (stepper_t){
 80006a6:	4b39      	ldr	r3, [pc, #228]	@ (800078c <stepper_init_all+0x114>)
 80006a8:	3314      	adds	r3, #20
 80006aa:	2200      	movs	r2, #0
 80006ac:	601a      	str	r2, [r3, #0]
 80006ae:	605a      	str	r2, [r3, #4]
 80006b0:	609a      	str	r2, [r3, #8]
 80006b2:	60da      	str	r2, [r3, #12]
 80006b4:	611a      	str	r2, [r3, #16]
 80006b6:	4b35      	ldr	r3, [pc, #212]	@ (800078c <stepper_init_all+0x114>)
 80006b8:	4a35      	ldr	r2, [pc, #212]	@ (8000790 <stepper_init_all+0x118>)
 80006ba:	615a      	str	r2, [r3, #20]
 80006bc:	4b33      	ldr	r3, [pc, #204]	@ (800078c <stepper_init_all+0x114>)
 80006be:	2210      	movs	r2, #16
 80006c0:	831a      	strh	r2, [r3, #24]
 80006c2:	4b32      	ldr	r3, [pc, #200]	@ (800078c <stepper_init_all+0x114>)
 80006c4:	4a33      	ldr	r2, [pc, #204]	@ (8000794 <stepper_init_all+0x11c>)
 80006c6:	61da      	str	r2, [r3, #28]
 80006c8:	4b30      	ldr	r3, [pc, #192]	@ (800078c <stepper_init_all+0x114>)
 80006ca:	2201      	movs	r2, #1
 80006cc:	841a      	strh	r2, [r3, #32]
		.step_port = D_STEP_GPIO_Port,
		.step_pin  = D_STEP_Pin,
		.dir_port  = D_DIR_GPIO_Port,
		.dir_pin   = D_DIR_Pin
	};
	steppers[MOTOR_L] = (stepper_t){
 80006ce:	4b2f      	ldr	r3, [pc, #188]	@ (800078c <stepper_init_all+0x114>)
 80006d0:	3328      	adds	r3, #40	@ 0x28
 80006d2:	2200      	movs	r2, #0
 80006d4:	601a      	str	r2, [r3, #0]
 80006d6:	605a      	str	r2, [r3, #4]
 80006d8:	609a      	str	r2, [r3, #8]
 80006da:	60da      	str	r2, [r3, #12]
 80006dc:	611a      	str	r2, [r3, #16]
 80006de:	4b2b      	ldr	r3, [pc, #172]	@ (800078c <stepper_init_all+0x114>)
 80006e0:	4a2d      	ldr	r2, [pc, #180]	@ (8000798 <stepper_init_all+0x120>)
 80006e2:	629a      	str	r2, [r3, #40]	@ 0x28
 80006e4:	4b29      	ldr	r3, [pc, #164]	@ (800078c <stepper_init_all+0x114>)
 80006e6:	2202      	movs	r2, #2
 80006e8:	859a      	strh	r2, [r3, #44]	@ 0x2c
 80006ea:	4b28      	ldr	r3, [pc, #160]	@ (800078c <stepper_init_all+0x114>)
 80006ec:	4a2a      	ldr	r2, [pc, #168]	@ (8000798 <stepper_init_all+0x120>)
 80006ee:	631a      	str	r2, [r3, #48]	@ 0x30
 80006f0:	4b26      	ldr	r3, [pc, #152]	@ (800078c <stepper_init_all+0x114>)
 80006f2:	2201      	movs	r2, #1
 80006f4:	869a      	strh	r2, [r3, #52]	@ 0x34
		.step_port = L_STEP_GPIO_Port,
		.step_pin  = L_STEP_Pin,
		.dir_port  = L_DIR_GPIO_Port,
		.dir_pin   = L_DIR_Pin
	};
	steppers[MOTOR_R] = (stepper_t){
 80006f6:	4b25      	ldr	r3, [pc, #148]	@ (800078c <stepper_init_all+0x114>)
 80006f8:	333c      	adds	r3, #60	@ 0x3c
 80006fa:	2200      	movs	r2, #0
 80006fc:	601a      	str	r2, [r3, #0]
 80006fe:	605a      	str	r2, [r3, #4]
 8000700:	609a      	str	r2, [r3, #8]
 8000702:	60da      	str	r2, [r3, #12]
 8000704:	611a      	str	r2, [r3, #16]
 8000706:	4b21      	ldr	r3, [pc, #132]	@ (800078c <stepper_init_all+0x114>)
 8000708:	4a22      	ldr	r2, [pc, #136]	@ (8000794 <stepper_init_all+0x11c>)
 800070a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800070c:	4b1f      	ldr	r3, [pc, #124]	@ (800078c <stepper_init_all+0x114>)
 800070e:	2208      	movs	r2, #8
 8000710:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
 8000714:	4b1d      	ldr	r3, [pc, #116]	@ (800078c <stepper_init_all+0x114>)
 8000716:	4a1e      	ldr	r2, [pc, #120]	@ (8000790 <stepper_init_all+0x118>)
 8000718:	645a      	str	r2, [r3, #68]	@ 0x44
 800071a:	4b1c      	ldr	r3, [pc, #112]	@ (800078c <stepper_init_all+0x114>)
 800071c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000720:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
		.step_port = R_STEP_GPIO_Port,
		.step_pin  = R_STEP_Pin,
		.dir_port  = R_DIR_GPIO_Port,
		.dir_pin   = R_DIR_Pin
	};
	steppers[MOTOR_F] = (stepper_t){
 8000724:	4b19      	ldr	r3, [pc, #100]	@ (800078c <stepper_init_all+0x114>)
 8000726:	3350      	adds	r3, #80	@ 0x50
 8000728:	2200      	movs	r2, #0
 800072a:	601a      	str	r2, [r3, #0]
 800072c:	605a      	str	r2, [r3, #4]
 800072e:	609a      	str	r2, [r3, #8]
 8000730:	60da      	str	r2, [r3, #12]
 8000732:	611a      	str	r2, [r3, #16]
 8000734:	4b15      	ldr	r3, [pc, #84]	@ (800078c <stepper_init_all+0x114>)
 8000736:	4a17      	ldr	r2, [pc, #92]	@ (8000794 <stepper_init_all+0x11c>)
 8000738:	651a      	str	r2, [r3, #80]	@ 0x50
 800073a:	4b14      	ldr	r3, [pc, #80]	@ (800078c <stepper_init_all+0x114>)
 800073c:	2210      	movs	r2, #16
 800073e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
 8000742:	4b12      	ldr	r3, [pc, #72]	@ (800078c <stepper_init_all+0x114>)
 8000744:	4a13      	ldr	r2, [pc, #76]	@ (8000794 <stepper_init_all+0x11c>)
 8000746:	659a      	str	r2, [r3, #88]	@ 0x58
 8000748:	4b10      	ldr	r3, [pc, #64]	@ (800078c <stepper_init_all+0x114>)
 800074a:	2220      	movs	r2, #32
 800074c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
		.step_port = F_STEP_GPIO_Port,
		.step_pin  = F_STEP_Pin,
		.dir_port  = F_DIR_GPIO_Port,
		.dir_pin   = F_DIR_Pin
	};
	steppers[MOTOR_B] = (stepper_t){
 8000750:	4b0e      	ldr	r3, [pc, #56]	@ (800078c <stepper_init_all+0x114>)
 8000752:	3364      	adds	r3, #100	@ 0x64
 8000754:	2200      	movs	r2, #0
 8000756:	601a      	str	r2, [r3, #0]
 8000758:	605a      	str	r2, [r3, #4]
 800075a:	609a      	str	r2, [r3, #8]
 800075c:	60da      	str	r2, [r3, #12]
 800075e:	611a      	str	r2, [r3, #16]
 8000760:	4b0a      	ldr	r3, [pc, #40]	@ (800078c <stepper_init_all+0x114>)
 8000762:	4a0b      	ldr	r2, [pc, #44]	@ (8000790 <stepper_init_all+0x118>)
 8000764:	665a      	str	r2, [r3, #100]	@ 0x64
 8000766:	4b09      	ldr	r3, [pc, #36]	@ (800078c <stepper_init_all+0x114>)
 8000768:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800076c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 8000770:	4b06      	ldr	r3, [pc, #24]	@ (800078c <stepper_init_all+0x114>)
 8000772:	4a08      	ldr	r2, [pc, #32]	@ (8000794 <stepper_init_all+0x11c>)
 8000774:	66da      	str	r2, [r3, #108]	@ 0x6c
 8000776:	4b05      	ldr	r3, [pc, #20]	@ (800078c <stepper_init_all+0x114>)
 8000778:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800077c:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
		.step_port = B_STEP_GPIO_Port,
		.step_pin  = B_STEP_Pin,
		.dir_port  = B_DIR_GPIO_Port,
		.dir_pin   = B_DIR_Pin
	};
}
 8000780:	bf00      	nop
 8000782:	377c      	adds	r7, #124	@ 0x7c
 8000784:	46bd      	mov	sp, r7
 8000786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078a:	4770      	bx	lr
 800078c:	20000174 	.word	0x20000174
 8000790:	40020000 	.word	0x40020000
 8000794:	40020400 	.word	0x40020400
 8000798:	40020800 	.word	0x40020800

0800079c <stepper_move_90>:

void stepper_move_90(motor_id_t motor, turn_dir_t dir){
 800079c:	b580      	push	{r7, lr}
 800079e:	b084      	sub	sp, #16
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	4603      	mov	r3, r0
 80007a4:	460a      	mov	r2, r1
 80007a6:	71fb      	strb	r3, [r7, #7]
 80007a8:	4613      	mov	r3, r2
 80007aa:	71bb      	strb	r3, [r7, #6]
	stepper_t *m = &steppers[motor]; // Pointer to motor in question
 80007ac:	79fa      	ldrb	r2, [r7, #7]
 80007ae:	4613      	mov	r3, r2
 80007b0:	009b      	lsls	r3, r3, #2
 80007b2:	4413      	add	r3, r2
 80007b4:	009b      	lsls	r3, r3, #2
 80007b6:	4a0f      	ldr	r2, [pc, #60]	@ (80007f4 <stepper_move_90+0x58>)
 80007b8:	4413      	add	r3, r2
 80007ba:	60fb      	str	r3, [r7, #12]

	// Set/Reset DIR pin
	HAL_GPIO_WritePin(
 80007bc:	68fb      	ldr	r3, [r7, #12]
 80007be:	6898      	ldr	r0, [r3, #8]
 80007c0:	68fb      	ldr	r3, [r7, #12]
 80007c2:	8999      	ldrh	r1, [r3, #12]
 80007c4:	79bb      	ldrb	r3, [r7, #6]
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	bf0c      	ite	eq
 80007ca:	2301      	moveq	r3, #1
 80007cc:	2300      	movne	r3, #0
 80007ce:	b2db      	uxtb	r3, r3
 80007d0:	461a      	mov	r2, r3
 80007d2:	f000 fcf1 	bl	80011b8 <HAL_GPIO_WritePin>
			m->dir_port,
			m->dir_pin,
			(dir == TURN_CW) ? GPIO_PIN_SET : GPIO_PIN_RESET);

	// Critical section: assigning steps
	taskENTER_CRITICAL();
 80007d6:	f004 fcf7 	bl	80051c8 <vPortEnterCritical>
	m->steps_remaining = STEPS_90_DEG;
 80007da:	68fb      	ldr	r3, [r7, #12]
 80007dc:	f44f 7248 	mov.w	r2, #800	@ 0x320
 80007e0:	611a      	str	r2, [r3, #16]
	taskEXIT_CRITICAL();
 80007e2:	f004 fd23 	bl	800522c <vPortExitCritical>

	stepper_tim3_start();
 80007e6:	f000 f85b 	bl	80008a0 <stepper_tim3_start>
}
 80007ea:	bf00      	nop
 80007ec:	3710      	adds	r7, #16
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	bf00      	nop
 80007f4:	20000174 	.word	0x20000174

080007f8 <stepper_tim3_irqhandler>:

extern volatile motor_id_t active_motor;

// For TIM3 configuration info, check MX_TIM3_Init() in main.c

void stepper_tim3_irqhandler(void){
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b082      	sub	sp, #8
 80007fc:	af00      	add	r7, sp, #0
	static uint8_t step_level = 0; // Tracks rising or falling STEP edge
	if (TIM3->SR & TIM_SR_UIF){ // If Update Interrupt Flag (UIF) bit is set in the status register, then interrupt requested
 80007fe:	4b24      	ldr	r3, [pc, #144]	@ (8000890 <stepper_tim3_irqhandler+0x98>)
 8000800:	691b      	ldr	r3, [r3, #16]
 8000802:	f003 0301 	and.w	r3, r3, #1
 8000806:	2b00      	cmp	r3, #0
 8000808:	d03d      	beq.n	8000886 <stepper_tim3_irqhandler+0x8e>
		TIM3->SR &= ~TIM_SR_UIF; // clears UIF
 800080a:	4b21      	ldr	r3, [pc, #132]	@ (8000890 <stepper_tim3_irqhandler+0x98>)
 800080c:	691b      	ldr	r3, [r3, #16]
 800080e:	4a20      	ldr	r2, [pc, #128]	@ (8000890 <stepper_tim3_irqhandler+0x98>)
 8000810:	f023 0301 	bic.w	r3, r3, #1
 8000814:	6113      	str	r3, [r2, #16]

		stepper_t *m = &steppers[active_motor]; // Pointer to active motor
 8000816:	4b1f      	ldr	r3, [pc, #124]	@ (8000894 <stepper_tim3_irqhandler+0x9c>)
 8000818:	781b      	ldrb	r3, [r3, #0]
 800081a:	b2db      	uxtb	r3, r3
 800081c:	461a      	mov	r2, r3
 800081e:	4613      	mov	r3, r2
 8000820:	009b      	lsls	r3, r3, #2
 8000822:	4413      	add	r3, r2
 8000824:	009b      	lsls	r3, r3, #2
 8000826:	4a1c      	ldr	r2, [pc, #112]	@ (8000898 <stepper_tim3_irqhandler+0xa0>)
 8000828:	4413      	add	r3, r2
 800082a:	607b      	str	r3, [r7, #4]

		if(m->steps_remaining > 0){ // If the active motor hasn't finished its 90 degree turn
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	691b      	ldr	r3, [r3, #16]
 8000830:	2b00      	cmp	r3, #0
 8000832:	dd1e      	ble.n	8000872 <stepper_tim3_irqhandler+0x7a>
			/* Toggle STEP pin */
			HAL_GPIO_WritePin(
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	6818      	ldr	r0, [r3, #0]
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	8899      	ldrh	r1, [r3, #4]
 800083c:	4b17      	ldr	r3, [pc, #92]	@ (800089c <stepper_tim3_irqhandler+0xa4>)
 800083e:	781b      	ldrb	r3, [r3, #0]
 8000840:	2b00      	cmp	r3, #0
 8000842:	bf0c      	ite	eq
 8000844:	2301      	moveq	r3, #1
 8000846:	2300      	movne	r3, #0
 8000848:	b2db      	uxtb	r3, r3
 800084a:	461a      	mov	r2, r3
 800084c:	f000 fcb4 	bl	80011b8 <HAL_GPIO_WritePin>
				m->step_pin,
				step_level ? GPIO_PIN_RESET : GPIO_PIN_SET // If step is high, transition low
			);

			// If step is HIGH, decrement. Do nothing when step is low (this is why step rate is 1/2 TIM3 frequency)
			if(step_level) m->steps_remaining--;
 8000850:	4b12      	ldr	r3, [pc, #72]	@ (800089c <stepper_tim3_irqhandler+0xa4>)
 8000852:	781b      	ldrb	r3, [r3, #0]
 8000854:	2b00      	cmp	r3, #0
 8000856:	d004      	beq.n	8000862 <stepper_tim3_irqhandler+0x6a>
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	691b      	ldr	r3, [r3, #16]
 800085c:	1e5a      	subs	r2, r3, #1
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	611a      	str	r2, [r3, #16]

			step_level ^= 1; // Invert step_level
 8000862:	4b0e      	ldr	r3, [pc, #56]	@ (800089c <stepper_tim3_irqhandler+0xa4>)
 8000864:	781b      	ldrb	r3, [r3, #0]
 8000866:	f083 0301 	eor.w	r3, r3, #1
 800086a:	b2da      	uxtb	r2, r3
 800086c:	4b0b      	ldr	r3, [pc, #44]	@ (800089c <stepper_tim3_irqhandler+0xa4>)
 800086e:	701a      	strb	r2, [r3, #0]
			);

			stepper_tim3_stop();
		}
	}
}
 8000870:	e009      	b.n	8000886 <stepper_tim3_irqhandler+0x8e>
			HAL_GPIO_WritePin(
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	6818      	ldr	r0, [r3, #0]
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	889b      	ldrh	r3, [r3, #4]
 800087a:	2200      	movs	r2, #0
 800087c:	4619      	mov	r1, r3
 800087e:	f000 fc9b 	bl	80011b8 <HAL_GPIO_WritePin>
			stepper_tim3_stop();
 8000882:	f000 f81f 	bl	80008c4 <stepper_tim3_stop>
}
 8000886:	bf00      	nop
 8000888:	3708      	adds	r7, #8
 800088a:	46bd      	mov	sp, r7
 800088c:	bd80      	pop	{r7, pc}
 800088e:	bf00      	nop
 8000890:	40000400 	.word	0x40000400
 8000894:	200001ec 	.word	0x200001ec
 8000898:	20000174 	.word	0x20000174
 800089c:	200001ed 	.word	0x200001ed

080008a0 <stepper_tim3_start>:

void stepper_tim3_start(void){
 80008a0:	b480      	push	{r7}
 80008a2:	af00      	add	r7, sp, #0
    TIM3->CNT = 0;
 80008a4:	4b06      	ldr	r3, [pc, #24]	@ (80008c0 <stepper_tim3_start+0x20>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	625a      	str	r2, [r3, #36]	@ 0x24
    TIM3->CR1 |= TIM_CR1_CEN;
 80008aa:	4b05      	ldr	r3, [pc, #20]	@ (80008c0 <stepper_tim3_start+0x20>)
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	4a04      	ldr	r2, [pc, #16]	@ (80008c0 <stepper_tim3_start+0x20>)
 80008b0:	f043 0301 	orr.w	r3, r3, #1
 80008b4:	6013      	str	r3, [r2, #0]
}
 80008b6:	bf00      	nop
 80008b8:	46bd      	mov	sp, r7
 80008ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008be:	4770      	bx	lr
 80008c0:	40000400 	.word	0x40000400

080008c4 <stepper_tim3_stop>:

void stepper_tim3_stop(void){
 80008c4:	b480      	push	{r7}
 80008c6:	af00      	add	r7, sp, #0
	TIM3->CR1 &= ~TIM_CR1_CEN;
 80008c8:	4b05      	ldr	r3, [pc, #20]	@ (80008e0 <stepper_tim3_stop+0x1c>)
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	4a04      	ldr	r2, [pc, #16]	@ (80008e0 <stepper_tim3_stop+0x1c>)
 80008ce:	f023 0301 	bic.w	r3, r3, #1
 80008d2:	6013      	str	r3, [r2, #0]
}
 80008d4:	bf00      	nop
 80008d6:	46bd      	mov	sp, r7
 80008d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008dc:	4770      	bx	lr
 80008de:	bf00      	nop
 80008e0:	40000400 	.word	0x40000400

080008e4 <stepper_tim3_enable_ir>:

void stepper_tim3_enable_ir(void){
 80008e4:	b480      	push	{r7}
 80008e6:	af00      	add	r7, sp, #0
	TIM3->DIER |= TIM_DIER_UIE;  // enable update interrupt
 80008e8:	4b05      	ldr	r3, [pc, #20]	@ (8000900 <stepper_tim3_enable_ir+0x1c>)
 80008ea:	68db      	ldr	r3, [r3, #12]
 80008ec:	4a04      	ldr	r2, [pc, #16]	@ (8000900 <stepper_tim3_enable_ir+0x1c>)
 80008ee:	f043 0301 	orr.w	r3, r3, #1
 80008f2:	60d3      	str	r3, [r2, #12]
}
 80008f4:	bf00      	nop
 80008f6:	46bd      	mov	sp, r7
 80008f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fc:	4770      	bx	lr
 80008fe:	bf00      	nop
 8000900:	40000400 	.word	0x40000400

08000904 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b082      	sub	sp, #8
 8000908:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800090a:	2300      	movs	r3, #0
 800090c:	607b      	str	r3, [r7, #4]
 800090e:	4b12      	ldr	r3, [pc, #72]	@ (8000958 <HAL_MspInit+0x54>)
 8000910:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000912:	4a11      	ldr	r2, [pc, #68]	@ (8000958 <HAL_MspInit+0x54>)
 8000914:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000918:	6453      	str	r3, [r2, #68]	@ 0x44
 800091a:	4b0f      	ldr	r3, [pc, #60]	@ (8000958 <HAL_MspInit+0x54>)
 800091c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800091e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000922:	607b      	str	r3, [r7, #4]
 8000924:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000926:	2300      	movs	r3, #0
 8000928:	603b      	str	r3, [r7, #0]
 800092a:	4b0b      	ldr	r3, [pc, #44]	@ (8000958 <HAL_MspInit+0x54>)
 800092c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800092e:	4a0a      	ldr	r2, [pc, #40]	@ (8000958 <HAL_MspInit+0x54>)
 8000930:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000934:	6413      	str	r3, [r2, #64]	@ 0x40
 8000936:	4b08      	ldr	r3, [pc, #32]	@ (8000958 <HAL_MspInit+0x54>)
 8000938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800093a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800093e:	603b      	str	r3, [r7, #0]
 8000940:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000942:	2200      	movs	r2, #0
 8000944:	210f      	movs	r1, #15
 8000946:	f06f 0001 	mvn.w	r0, #1
 800094a:	f000 fa87 	bl	8000e5c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800094e:	bf00      	nop
 8000950:	3708      	adds	r7, #8
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}
 8000956:	bf00      	nop
 8000958:	40023800 	.word	0x40023800

0800095c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b084      	sub	sp, #16
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	4a0e      	ldr	r2, [pc, #56]	@ (80009a4 <HAL_TIM_Base_MspInit+0x48>)
 800096a:	4293      	cmp	r3, r2
 800096c:	d115      	bne.n	800099a <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800096e:	2300      	movs	r3, #0
 8000970:	60fb      	str	r3, [r7, #12]
 8000972:	4b0d      	ldr	r3, [pc, #52]	@ (80009a8 <HAL_TIM_Base_MspInit+0x4c>)
 8000974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000976:	4a0c      	ldr	r2, [pc, #48]	@ (80009a8 <HAL_TIM_Base_MspInit+0x4c>)
 8000978:	f043 0302 	orr.w	r3, r3, #2
 800097c:	6413      	str	r3, [r2, #64]	@ 0x40
 800097e:	4b0a      	ldr	r3, [pc, #40]	@ (80009a8 <HAL_TIM_Base_MspInit+0x4c>)
 8000980:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000982:	f003 0302 	and.w	r3, r3, #2
 8000986:	60fb      	str	r3, [r7, #12]
 8000988:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 800098a:	2200      	movs	r2, #0
 800098c:	2105      	movs	r1, #5
 800098e:	201d      	movs	r0, #29
 8000990:	f000 fa64 	bl	8000e5c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000994:	201d      	movs	r0, #29
 8000996:	f000 fa7d 	bl	8000e94 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 800099a:	bf00      	nop
 800099c:	3710      	adds	r7, #16
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}
 80009a2:	bf00      	nop
 80009a4:	40000400 	.word	0x40000400
 80009a8:	40023800 	.word	0x40023800

080009ac <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b08a      	sub	sp, #40	@ 0x28
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009b4:	f107 0314 	add.w	r3, r7, #20
 80009b8:	2200      	movs	r2, #0
 80009ba:	601a      	str	r2, [r3, #0]
 80009bc:	605a      	str	r2, [r3, #4]
 80009be:	609a      	str	r2, [r3, #8]
 80009c0:	60da      	str	r2, [r3, #12]
 80009c2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	4a19      	ldr	r2, [pc, #100]	@ (8000a30 <HAL_UART_MspInit+0x84>)
 80009ca:	4293      	cmp	r3, r2
 80009cc:	d12b      	bne.n	8000a26 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80009ce:	2300      	movs	r3, #0
 80009d0:	613b      	str	r3, [r7, #16]
 80009d2:	4b18      	ldr	r3, [pc, #96]	@ (8000a34 <HAL_UART_MspInit+0x88>)
 80009d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009d6:	4a17      	ldr	r2, [pc, #92]	@ (8000a34 <HAL_UART_MspInit+0x88>)
 80009d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80009dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80009de:	4b15      	ldr	r3, [pc, #84]	@ (8000a34 <HAL_UART_MspInit+0x88>)
 80009e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80009e6:	613b      	str	r3, [r7, #16]
 80009e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ea:	2300      	movs	r3, #0
 80009ec:	60fb      	str	r3, [r7, #12]
 80009ee:	4b11      	ldr	r3, [pc, #68]	@ (8000a34 <HAL_UART_MspInit+0x88>)
 80009f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009f2:	4a10      	ldr	r2, [pc, #64]	@ (8000a34 <HAL_UART_MspInit+0x88>)
 80009f4:	f043 0301 	orr.w	r3, r3, #1
 80009f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80009fa:	4b0e      	ldr	r3, [pc, #56]	@ (8000a34 <HAL_UART_MspInit+0x88>)
 80009fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009fe:	f003 0301 	and.w	r3, r3, #1
 8000a02:	60fb      	str	r3, [r7, #12]
 8000a04:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000a06:	230c      	movs	r3, #12
 8000a08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a0a:	2302      	movs	r3, #2
 8000a0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a12:	2300      	movs	r3, #0
 8000a14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a16:	2307      	movs	r3, #7
 8000a18:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a1a:	f107 0314 	add.w	r3, r7, #20
 8000a1e:	4619      	mov	r1, r3
 8000a20:	4805      	ldr	r0, [pc, #20]	@ (8000a38 <HAL_UART_MspInit+0x8c>)
 8000a22:	f000 fa45 	bl	8000eb0 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000a26:	bf00      	nop
 8000a28:	3728      	adds	r7, #40	@ 0x28
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}
 8000a2e:	bf00      	nop
 8000a30:	40004400 	.word	0x40004400
 8000a34:	40023800 	.word	0x40023800
 8000a38:	40020000 	.word	0x40020000

08000a3c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b08c      	sub	sp, #48	@ 0x30
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000a44:	2300      	movs	r3, #0
 8000a46:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM10 clock */
  __HAL_RCC_TIM10_CLK_ENABLE();
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	60bb      	str	r3, [r7, #8]
 8000a50:	4b2e      	ldr	r3, [pc, #184]	@ (8000b0c <HAL_InitTick+0xd0>)
 8000a52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a54:	4a2d      	ldr	r2, [pc, #180]	@ (8000b0c <HAL_InitTick+0xd0>)
 8000a56:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a5a:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a5c:	4b2b      	ldr	r3, [pc, #172]	@ (8000b0c <HAL_InitTick+0xd0>)
 8000a5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a64:	60bb      	str	r3, [r7, #8]
 8000a66:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000a68:	f107 020c 	add.w	r2, r7, #12
 8000a6c:	f107 0310 	add.w	r3, r7, #16
 8000a70:	4611      	mov	r1, r2
 8000a72:	4618      	mov	r0, r3
 8000a74:	f001 f852 	bl	8001b1c <HAL_RCC_GetClockConfig>

  /* Compute TIM10 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000a78:	f001 f83c 	bl	8001af4 <HAL_RCC_GetPCLK2Freq>
 8000a7c:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM10 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000a7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a80:	4a23      	ldr	r2, [pc, #140]	@ (8000b10 <HAL_InitTick+0xd4>)
 8000a82:	fba2 2303 	umull	r2, r3, r2, r3
 8000a86:	0c9b      	lsrs	r3, r3, #18
 8000a88:	3b01      	subs	r3, #1
 8000a8a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM10 */
  htim10.Instance = TIM10;
 8000a8c:	4b21      	ldr	r3, [pc, #132]	@ (8000b14 <HAL_InitTick+0xd8>)
 8000a8e:	4a22      	ldr	r2, [pc, #136]	@ (8000b18 <HAL_InitTick+0xdc>)
 8000a90:	601a      	str	r2, [r3, #0]
   * Period = [(TIM10CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim10.Init.Period = (1000000U / 1000U) - 1U;
 8000a92:	4b20      	ldr	r3, [pc, #128]	@ (8000b14 <HAL_InitTick+0xd8>)
 8000a94:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000a98:	60da      	str	r2, [r3, #12]
  htim10.Init.Prescaler = uwPrescalerValue;
 8000a9a:	4a1e      	ldr	r2, [pc, #120]	@ (8000b14 <HAL_InitTick+0xd8>)
 8000a9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a9e:	6053      	str	r3, [r2, #4]
  htim10.Init.ClockDivision = 0;
 8000aa0:	4b1c      	ldr	r3, [pc, #112]	@ (8000b14 <HAL_InitTick+0xd8>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	611a      	str	r2, [r3, #16]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000aa6:	4b1b      	ldr	r3, [pc, #108]	@ (8000b14 <HAL_InitTick+0xd8>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	609a      	str	r2, [r3, #8]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000aac:	4b19      	ldr	r3, [pc, #100]	@ (8000b14 <HAL_InitTick+0xd8>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim10);
 8000ab2:	4818      	ldr	r0, [pc, #96]	@ (8000b14 <HAL_InitTick+0xd8>)
 8000ab4:	f001 f864 	bl	8001b80 <HAL_TIM_Base_Init>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000abe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d11b      	bne.n	8000afe <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim10);
 8000ac6:	4813      	ldr	r0, [pc, #76]	@ (8000b14 <HAL_InitTick+0xd8>)
 8000ac8:	f001 f8aa 	bl	8001c20 <HAL_TIM_Base_Start_IT>
 8000acc:	4603      	mov	r3, r0
 8000ace:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000ad2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d111      	bne.n	8000afe <HAL_InitTick+0xc2>
    {
    /* Enable the TIM10 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000ada:	2019      	movs	r0, #25
 8000adc:	f000 f9da 	bl	8000e94 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	2b0f      	cmp	r3, #15
 8000ae4:	d808      	bhi.n	8000af8 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	6879      	ldr	r1, [r7, #4]
 8000aea:	2019      	movs	r0, #25
 8000aec:	f000 f9b6 	bl	8000e5c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000af0:	4a0a      	ldr	r2, [pc, #40]	@ (8000b1c <HAL_InitTick+0xe0>)
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	6013      	str	r3, [r2, #0]
 8000af6:	e002      	b.n	8000afe <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000af8:	2301      	movs	r3, #1
 8000afa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000afe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000b02:	4618      	mov	r0, r3
 8000b04:	3730      	adds	r7, #48	@ 0x30
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	40023800 	.word	0x40023800
 8000b10:	431bde83 	.word	0x431bde83
 8000b14:	200001f0 	.word	0x200001f0
 8000b18:	40014400 	.word	0x40014400
 8000b1c:	20000004 	.word	0x20000004

08000b20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b20:	b480      	push	{r7}
 8000b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b24:	bf00      	nop
 8000b26:	e7fd      	b.n	8000b24 <NMI_Handler+0x4>

08000b28 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b2c:	bf00      	nop
 8000b2e:	e7fd      	b.n	8000b2c <HardFault_Handler+0x4>

08000b30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b30:	b480      	push	{r7}
 8000b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b34:	bf00      	nop
 8000b36:	e7fd      	b.n	8000b34 <MemManage_Handler+0x4>

08000b38 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b3c:	bf00      	nop
 8000b3e:	e7fd      	b.n	8000b3c <BusFault_Handler+0x4>

08000b40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b40:	b480      	push	{r7}
 8000b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b44:	bf00      	nop
 8000b46:	e7fd      	b.n	8000b44 <UsageFault_Handler+0x4>

08000b48 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b4c:	bf00      	nop
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b54:	4770      	bx	lr
	...

08000b58 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8000b5c:	4802      	ldr	r0, [pc, #8]	@ (8000b68 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000b5e:	f001 f8c1 	bl	8001ce4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000b62:	bf00      	nop
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	200001f0 	.word	0x200001f0

08000b6c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	stepper_tim3_irqhandler();
 8000b70:	f7ff fe42 	bl	80007f8 <stepper_tim3_irqhandler>
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000b74:	4802      	ldr	r0, [pc, #8]	@ (8000b80 <TIM3_IRQHandler+0x14>)
 8000b76:	f001 f8b5 	bl	8001ce4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000b7a:	bf00      	nop
 8000b7c:	bd80      	pop	{r7, pc}
 8000b7e:	bf00      	nop
 8000b80:	2000007c 	.word	0x2000007c

08000b84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b086      	sub	sp, #24
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b8c:	4a14      	ldr	r2, [pc, #80]	@ (8000be0 <_sbrk+0x5c>)
 8000b8e:	4b15      	ldr	r3, [pc, #84]	@ (8000be4 <_sbrk+0x60>)
 8000b90:	1ad3      	subs	r3, r2, r3
 8000b92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b94:	697b      	ldr	r3, [r7, #20]
 8000b96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b98:	4b13      	ldr	r3, [pc, #76]	@ (8000be8 <_sbrk+0x64>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d102      	bne.n	8000ba6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ba0:	4b11      	ldr	r3, [pc, #68]	@ (8000be8 <_sbrk+0x64>)
 8000ba2:	4a12      	ldr	r2, [pc, #72]	@ (8000bec <_sbrk+0x68>)
 8000ba4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ba6:	4b10      	ldr	r3, [pc, #64]	@ (8000be8 <_sbrk+0x64>)
 8000ba8:	681a      	ldr	r2, [r3, #0]
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	4413      	add	r3, r2
 8000bae:	693a      	ldr	r2, [r7, #16]
 8000bb0:	429a      	cmp	r2, r3
 8000bb2:	d207      	bcs.n	8000bc4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bb4:	f005 fa3e 	bl	8006034 <__errno>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	220c      	movs	r2, #12
 8000bbc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bbe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000bc2:	e009      	b.n	8000bd8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bc4:	4b08      	ldr	r3, [pc, #32]	@ (8000be8 <_sbrk+0x64>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bca:	4b07      	ldr	r3, [pc, #28]	@ (8000be8 <_sbrk+0x64>)
 8000bcc:	681a      	ldr	r2, [r3, #0]
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	4413      	add	r3, r2
 8000bd2:	4a05      	ldr	r2, [pc, #20]	@ (8000be8 <_sbrk+0x64>)
 8000bd4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bd6:	68fb      	ldr	r3, [r7, #12]
}
 8000bd8:	4618      	mov	r0, r3
 8000bda:	3718      	adds	r7, #24
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}
 8000be0:	20018000 	.word	0x20018000
 8000be4:	00000400 	.word	0x00000400
 8000be8:	20000238 	.word	0x20000238
 8000bec:	20004d70 	.word	0x20004d70

08000bf0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000bf4:	4b06      	ldr	r3, [pc, #24]	@ (8000c10 <SystemInit+0x20>)
 8000bf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000bfa:	4a05      	ldr	r2, [pc, #20]	@ (8000c10 <SystemInit+0x20>)
 8000bfc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c00:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c04:	bf00      	nop
 8000c06:	46bd      	mov	sp, r7
 8000c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0c:	4770      	bx	lr
 8000c0e:	bf00      	nop
 8000c10:	e000ed00 	.word	0xe000ed00

08000c14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000c14:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000c4c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000c18:	f7ff ffea 	bl	8000bf0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c1c:	480c      	ldr	r0, [pc, #48]	@ (8000c50 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000c1e:	490d      	ldr	r1, [pc, #52]	@ (8000c54 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000c20:	4a0d      	ldr	r2, [pc, #52]	@ (8000c58 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000c22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c24:	e002      	b.n	8000c2c <LoopCopyDataInit>

08000c26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c2a:	3304      	adds	r3, #4

08000c2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c30:	d3f9      	bcc.n	8000c26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c32:	4a0a      	ldr	r2, [pc, #40]	@ (8000c5c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000c34:	4c0a      	ldr	r4, [pc, #40]	@ (8000c60 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000c36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c38:	e001      	b.n	8000c3e <LoopFillZerobss>

08000c3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c3c:	3204      	adds	r2, #4

08000c3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c40:	d3fb      	bcc.n	8000c3a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8000c42:	f005 f9fd 	bl	8006040 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c46:	f7ff fb1b 	bl	8000280 <main>
  bx  lr    
 8000c4a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000c4c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000c50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c54:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000c58:	08006a84 	.word	0x08006a84
  ldr r2, =_sbss
 8000c5c:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000c60:	20004d70 	.word	0x20004d70

08000c64 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c64:	e7fe      	b.n	8000c64 <ADC_IRQHandler>
	...

08000c68 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c6c:	4b0e      	ldr	r3, [pc, #56]	@ (8000ca8 <HAL_Init+0x40>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	4a0d      	ldr	r2, [pc, #52]	@ (8000ca8 <HAL_Init+0x40>)
 8000c72:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000c76:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c78:	4b0b      	ldr	r3, [pc, #44]	@ (8000ca8 <HAL_Init+0x40>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	4a0a      	ldr	r2, [pc, #40]	@ (8000ca8 <HAL_Init+0x40>)
 8000c7e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000c82:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c84:	4b08      	ldr	r3, [pc, #32]	@ (8000ca8 <HAL_Init+0x40>)
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	4a07      	ldr	r2, [pc, #28]	@ (8000ca8 <HAL_Init+0x40>)
 8000c8a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c8e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c90:	2003      	movs	r0, #3
 8000c92:	f000 f8d8 	bl	8000e46 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c96:	200f      	movs	r0, #15
 8000c98:	f7ff fed0 	bl	8000a3c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c9c:	f7ff fe32 	bl	8000904 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ca0:	2300      	movs	r3, #0
}
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	bd80      	pop	{r7, pc}
 8000ca6:	bf00      	nop
 8000ca8:	40023c00 	.word	0x40023c00

08000cac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cac:	b480      	push	{r7}
 8000cae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cb0:	4b06      	ldr	r3, [pc, #24]	@ (8000ccc <HAL_IncTick+0x20>)
 8000cb2:	781b      	ldrb	r3, [r3, #0]
 8000cb4:	461a      	mov	r2, r3
 8000cb6:	4b06      	ldr	r3, [pc, #24]	@ (8000cd0 <HAL_IncTick+0x24>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	4413      	add	r3, r2
 8000cbc:	4a04      	ldr	r2, [pc, #16]	@ (8000cd0 <HAL_IncTick+0x24>)
 8000cbe:	6013      	str	r3, [r2, #0]
}
 8000cc0:	bf00      	nop
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc8:	4770      	bx	lr
 8000cca:	bf00      	nop
 8000ccc:	20000008 	.word	0x20000008
 8000cd0:	2000023c 	.word	0x2000023c

08000cd4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	af00      	add	r7, sp, #0
  return uwTick;
 8000cd8:	4b03      	ldr	r3, [pc, #12]	@ (8000ce8 <HAL_GetTick+0x14>)
 8000cda:	681b      	ldr	r3, [r3, #0]
}
 8000cdc:	4618      	mov	r0, r3
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop
 8000ce8:	2000023c 	.word	0x2000023c

08000cec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cec:	b480      	push	{r7}
 8000cee:	b085      	sub	sp, #20
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	f003 0307 	and.w	r3, r3, #7
 8000cfa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cfc:	4b0c      	ldr	r3, [pc, #48]	@ (8000d30 <__NVIC_SetPriorityGrouping+0x44>)
 8000cfe:	68db      	ldr	r3, [r3, #12]
 8000d00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d02:	68ba      	ldr	r2, [r7, #8]
 8000d04:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000d08:	4013      	ands	r3, r2
 8000d0a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d10:	68bb      	ldr	r3, [r7, #8]
 8000d12:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d14:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000d18:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d1c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d1e:	4a04      	ldr	r2, [pc, #16]	@ (8000d30 <__NVIC_SetPriorityGrouping+0x44>)
 8000d20:	68bb      	ldr	r3, [r7, #8]
 8000d22:	60d3      	str	r3, [r2, #12]
}
 8000d24:	bf00      	nop
 8000d26:	3714      	adds	r7, #20
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2e:	4770      	bx	lr
 8000d30:	e000ed00 	.word	0xe000ed00

08000d34 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d34:	b480      	push	{r7}
 8000d36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d38:	4b04      	ldr	r3, [pc, #16]	@ (8000d4c <__NVIC_GetPriorityGrouping+0x18>)
 8000d3a:	68db      	ldr	r3, [r3, #12]
 8000d3c:	0a1b      	lsrs	r3, r3, #8
 8000d3e:	f003 0307 	and.w	r3, r3, #7
}
 8000d42:	4618      	mov	r0, r3
 8000d44:	46bd      	mov	sp, r7
 8000d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4a:	4770      	bx	lr
 8000d4c:	e000ed00 	.word	0xe000ed00

08000d50 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d50:	b480      	push	{r7}
 8000d52:	b083      	sub	sp, #12
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	4603      	mov	r3, r0
 8000d58:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	db0b      	blt.n	8000d7a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d62:	79fb      	ldrb	r3, [r7, #7]
 8000d64:	f003 021f 	and.w	r2, r3, #31
 8000d68:	4907      	ldr	r1, [pc, #28]	@ (8000d88 <__NVIC_EnableIRQ+0x38>)
 8000d6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d6e:	095b      	lsrs	r3, r3, #5
 8000d70:	2001      	movs	r0, #1
 8000d72:	fa00 f202 	lsl.w	r2, r0, r2
 8000d76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000d7a:	bf00      	nop
 8000d7c:	370c      	adds	r7, #12
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d84:	4770      	bx	lr
 8000d86:	bf00      	nop
 8000d88:	e000e100 	.word	0xe000e100

08000d8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	b083      	sub	sp, #12
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	4603      	mov	r3, r0
 8000d94:	6039      	str	r1, [r7, #0]
 8000d96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	db0a      	blt.n	8000db6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000da0:	683b      	ldr	r3, [r7, #0]
 8000da2:	b2da      	uxtb	r2, r3
 8000da4:	490c      	ldr	r1, [pc, #48]	@ (8000dd8 <__NVIC_SetPriority+0x4c>)
 8000da6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000daa:	0112      	lsls	r2, r2, #4
 8000dac:	b2d2      	uxtb	r2, r2
 8000dae:	440b      	add	r3, r1
 8000db0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000db4:	e00a      	b.n	8000dcc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000db6:	683b      	ldr	r3, [r7, #0]
 8000db8:	b2da      	uxtb	r2, r3
 8000dba:	4908      	ldr	r1, [pc, #32]	@ (8000ddc <__NVIC_SetPriority+0x50>)
 8000dbc:	79fb      	ldrb	r3, [r7, #7]
 8000dbe:	f003 030f 	and.w	r3, r3, #15
 8000dc2:	3b04      	subs	r3, #4
 8000dc4:	0112      	lsls	r2, r2, #4
 8000dc6:	b2d2      	uxtb	r2, r2
 8000dc8:	440b      	add	r3, r1
 8000dca:	761a      	strb	r2, [r3, #24]
}
 8000dcc:	bf00      	nop
 8000dce:	370c      	adds	r7, #12
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd6:	4770      	bx	lr
 8000dd8:	e000e100 	.word	0xe000e100
 8000ddc:	e000ed00 	.word	0xe000ed00

08000de0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000de0:	b480      	push	{r7}
 8000de2:	b089      	sub	sp, #36	@ 0x24
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	60f8      	str	r0, [r7, #12]
 8000de8:	60b9      	str	r1, [r7, #8]
 8000dea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000dec:	68fb      	ldr	r3, [r7, #12]
 8000dee:	f003 0307 	and.w	r3, r3, #7
 8000df2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000df4:	69fb      	ldr	r3, [r7, #28]
 8000df6:	f1c3 0307 	rsb	r3, r3, #7
 8000dfa:	2b04      	cmp	r3, #4
 8000dfc:	bf28      	it	cs
 8000dfe:	2304      	movcs	r3, #4
 8000e00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e02:	69fb      	ldr	r3, [r7, #28]
 8000e04:	3304      	adds	r3, #4
 8000e06:	2b06      	cmp	r3, #6
 8000e08:	d902      	bls.n	8000e10 <NVIC_EncodePriority+0x30>
 8000e0a:	69fb      	ldr	r3, [r7, #28]
 8000e0c:	3b03      	subs	r3, #3
 8000e0e:	e000      	b.n	8000e12 <NVIC_EncodePriority+0x32>
 8000e10:	2300      	movs	r3, #0
 8000e12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e14:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000e18:	69bb      	ldr	r3, [r7, #24]
 8000e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e1e:	43da      	mvns	r2, r3
 8000e20:	68bb      	ldr	r3, [r7, #8]
 8000e22:	401a      	ands	r2, r3
 8000e24:	697b      	ldr	r3, [r7, #20]
 8000e26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e28:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000e2c:	697b      	ldr	r3, [r7, #20]
 8000e2e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e32:	43d9      	mvns	r1, r3
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e38:	4313      	orrs	r3, r2
         );
}
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	3724      	adds	r7, #36	@ 0x24
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e44:	4770      	bx	lr

08000e46 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e46:	b580      	push	{r7, lr}
 8000e48:	b082      	sub	sp, #8
 8000e4a:	af00      	add	r7, sp, #0
 8000e4c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e4e:	6878      	ldr	r0, [r7, #4]
 8000e50:	f7ff ff4c 	bl	8000cec <__NVIC_SetPriorityGrouping>
}
 8000e54:	bf00      	nop
 8000e56:	3708      	adds	r7, #8
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	bd80      	pop	{r7, pc}

08000e5c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b086      	sub	sp, #24
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	4603      	mov	r3, r0
 8000e64:	60b9      	str	r1, [r7, #8]
 8000e66:	607a      	str	r2, [r7, #4]
 8000e68:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e6e:	f7ff ff61 	bl	8000d34 <__NVIC_GetPriorityGrouping>
 8000e72:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e74:	687a      	ldr	r2, [r7, #4]
 8000e76:	68b9      	ldr	r1, [r7, #8]
 8000e78:	6978      	ldr	r0, [r7, #20]
 8000e7a:	f7ff ffb1 	bl	8000de0 <NVIC_EncodePriority>
 8000e7e:	4602      	mov	r2, r0
 8000e80:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e84:	4611      	mov	r1, r2
 8000e86:	4618      	mov	r0, r3
 8000e88:	f7ff ff80 	bl	8000d8c <__NVIC_SetPriority>
}
 8000e8c:	bf00      	nop
 8000e8e:	3718      	adds	r7, #24
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}

08000e94 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b082      	sub	sp, #8
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f7ff ff54 	bl	8000d50 <__NVIC_EnableIRQ>
}
 8000ea8:	bf00      	nop
 8000eaa:	3708      	adds	r7, #8
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd80      	pop	{r7, pc}

08000eb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	b089      	sub	sp, #36	@ 0x24
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
 8000eb8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	61fb      	str	r3, [r7, #28]
 8000eca:	e159      	b.n	8001180 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000ecc:	2201      	movs	r2, #1
 8000ece:	69fb      	ldr	r3, [r7, #28]
 8000ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	697a      	ldr	r2, [r7, #20]
 8000edc:	4013      	ands	r3, r2
 8000ede:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000ee0:	693a      	ldr	r2, [r7, #16]
 8000ee2:	697b      	ldr	r3, [r7, #20]
 8000ee4:	429a      	cmp	r2, r3
 8000ee6:	f040 8148 	bne.w	800117a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	685b      	ldr	r3, [r3, #4]
 8000eee:	f003 0303 	and.w	r3, r3, #3
 8000ef2:	2b01      	cmp	r3, #1
 8000ef4:	d005      	beq.n	8000f02 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ef6:	683b      	ldr	r3, [r7, #0]
 8000ef8:	685b      	ldr	r3, [r3, #4]
 8000efa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000efe:	2b02      	cmp	r3, #2
 8000f00:	d130      	bne.n	8000f64 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	689b      	ldr	r3, [r3, #8]
 8000f06:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f08:	69fb      	ldr	r3, [r7, #28]
 8000f0a:	005b      	lsls	r3, r3, #1
 8000f0c:	2203      	movs	r2, #3
 8000f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f12:	43db      	mvns	r3, r3
 8000f14:	69ba      	ldr	r2, [r7, #24]
 8000f16:	4013      	ands	r3, r2
 8000f18:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f1a:	683b      	ldr	r3, [r7, #0]
 8000f1c:	68da      	ldr	r2, [r3, #12]
 8000f1e:	69fb      	ldr	r3, [r7, #28]
 8000f20:	005b      	lsls	r3, r3, #1
 8000f22:	fa02 f303 	lsl.w	r3, r2, r3
 8000f26:	69ba      	ldr	r2, [r7, #24]
 8000f28:	4313      	orrs	r3, r2
 8000f2a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	69ba      	ldr	r2, [r7, #24]
 8000f30:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	685b      	ldr	r3, [r3, #4]
 8000f36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f38:	2201      	movs	r2, #1
 8000f3a:	69fb      	ldr	r3, [r7, #28]
 8000f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f40:	43db      	mvns	r3, r3
 8000f42:	69ba      	ldr	r2, [r7, #24]
 8000f44:	4013      	ands	r3, r2
 8000f46:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	685b      	ldr	r3, [r3, #4]
 8000f4c:	091b      	lsrs	r3, r3, #4
 8000f4e:	f003 0201 	and.w	r2, r3, #1
 8000f52:	69fb      	ldr	r3, [r7, #28]
 8000f54:	fa02 f303 	lsl.w	r3, r2, r3
 8000f58:	69ba      	ldr	r2, [r7, #24]
 8000f5a:	4313      	orrs	r3, r2
 8000f5c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	69ba      	ldr	r2, [r7, #24]
 8000f62:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	685b      	ldr	r3, [r3, #4]
 8000f68:	f003 0303 	and.w	r3, r3, #3
 8000f6c:	2b03      	cmp	r3, #3
 8000f6e:	d017      	beq.n	8000fa0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	68db      	ldr	r3, [r3, #12]
 8000f74:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000f76:	69fb      	ldr	r3, [r7, #28]
 8000f78:	005b      	lsls	r3, r3, #1
 8000f7a:	2203      	movs	r2, #3
 8000f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f80:	43db      	mvns	r3, r3
 8000f82:	69ba      	ldr	r2, [r7, #24]
 8000f84:	4013      	ands	r3, r2
 8000f86:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	689a      	ldr	r2, [r3, #8]
 8000f8c:	69fb      	ldr	r3, [r7, #28]
 8000f8e:	005b      	lsls	r3, r3, #1
 8000f90:	fa02 f303 	lsl.w	r3, r2, r3
 8000f94:	69ba      	ldr	r2, [r7, #24]
 8000f96:	4313      	orrs	r3, r2
 8000f98:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	69ba      	ldr	r2, [r7, #24]
 8000f9e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	685b      	ldr	r3, [r3, #4]
 8000fa4:	f003 0303 	and.w	r3, r3, #3
 8000fa8:	2b02      	cmp	r3, #2
 8000faa:	d123      	bne.n	8000ff4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000fac:	69fb      	ldr	r3, [r7, #28]
 8000fae:	08da      	lsrs	r2, r3, #3
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	3208      	adds	r2, #8
 8000fb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fb8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000fba:	69fb      	ldr	r3, [r7, #28]
 8000fbc:	f003 0307 	and.w	r3, r3, #7
 8000fc0:	009b      	lsls	r3, r3, #2
 8000fc2:	220f      	movs	r2, #15
 8000fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc8:	43db      	mvns	r3, r3
 8000fca:	69ba      	ldr	r2, [r7, #24]
 8000fcc:	4013      	ands	r3, r2
 8000fce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000fd0:	683b      	ldr	r3, [r7, #0]
 8000fd2:	691a      	ldr	r2, [r3, #16]
 8000fd4:	69fb      	ldr	r3, [r7, #28]
 8000fd6:	f003 0307 	and.w	r3, r3, #7
 8000fda:	009b      	lsls	r3, r3, #2
 8000fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe0:	69ba      	ldr	r2, [r7, #24]
 8000fe2:	4313      	orrs	r3, r2
 8000fe4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000fe6:	69fb      	ldr	r3, [r7, #28]
 8000fe8:	08da      	lsrs	r2, r3, #3
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	3208      	adds	r2, #8
 8000fee:	69b9      	ldr	r1, [r7, #24]
 8000ff0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000ffa:	69fb      	ldr	r3, [r7, #28]
 8000ffc:	005b      	lsls	r3, r3, #1
 8000ffe:	2203      	movs	r2, #3
 8001000:	fa02 f303 	lsl.w	r3, r2, r3
 8001004:	43db      	mvns	r3, r3
 8001006:	69ba      	ldr	r2, [r7, #24]
 8001008:	4013      	ands	r3, r2
 800100a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	f003 0203 	and.w	r2, r3, #3
 8001014:	69fb      	ldr	r3, [r7, #28]
 8001016:	005b      	lsls	r3, r3, #1
 8001018:	fa02 f303 	lsl.w	r3, r2, r3
 800101c:	69ba      	ldr	r2, [r7, #24]
 800101e:	4313      	orrs	r3, r2
 8001020:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	69ba      	ldr	r2, [r7, #24]
 8001026:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	685b      	ldr	r3, [r3, #4]
 800102c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001030:	2b00      	cmp	r3, #0
 8001032:	f000 80a2 	beq.w	800117a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001036:	2300      	movs	r3, #0
 8001038:	60fb      	str	r3, [r7, #12]
 800103a:	4b57      	ldr	r3, [pc, #348]	@ (8001198 <HAL_GPIO_Init+0x2e8>)
 800103c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800103e:	4a56      	ldr	r2, [pc, #344]	@ (8001198 <HAL_GPIO_Init+0x2e8>)
 8001040:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001044:	6453      	str	r3, [r2, #68]	@ 0x44
 8001046:	4b54      	ldr	r3, [pc, #336]	@ (8001198 <HAL_GPIO_Init+0x2e8>)
 8001048:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800104a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800104e:	60fb      	str	r3, [r7, #12]
 8001050:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001052:	4a52      	ldr	r2, [pc, #328]	@ (800119c <HAL_GPIO_Init+0x2ec>)
 8001054:	69fb      	ldr	r3, [r7, #28]
 8001056:	089b      	lsrs	r3, r3, #2
 8001058:	3302      	adds	r3, #2
 800105a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800105e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001060:	69fb      	ldr	r3, [r7, #28]
 8001062:	f003 0303 	and.w	r3, r3, #3
 8001066:	009b      	lsls	r3, r3, #2
 8001068:	220f      	movs	r2, #15
 800106a:	fa02 f303 	lsl.w	r3, r2, r3
 800106e:	43db      	mvns	r3, r3
 8001070:	69ba      	ldr	r2, [r7, #24]
 8001072:	4013      	ands	r3, r2
 8001074:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	4a49      	ldr	r2, [pc, #292]	@ (80011a0 <HAL_GPIO_Init+0x2f0>)
 800107a:	4293      	cmp	r3, r2
 800107c:	d019      	beq.n	80010b2 <HAL_GPIO_Init+0x202>
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	4a48      	ldr	r2, [pc, #288]	@ (80011a4 <HAL_GPIO_Init+0x2f4>)
 8001082:	4293      	cmp	r3, r2
 8001084:	d013      	beq.n	80010ae <HAL_GPIO_Init+0x1fe>
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	4a47      	ldr	r2, [pc, #284]	@ (80011a8 <HAL_GPIO_Init+0x2f8>)
 800108a:	4293      	cmp	r3, r2
 800108c:	d00d      	beq.n	80010aa <HAL_GPIO_Init+0x1fa>
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	4a46      	ldr	r2, [pc, #280]	@ (80011ac <HAL_GPIO_Init+0x2fc>)
 8001092:	4293      	cmp	r3, r2
 8001094:	d007      	beq.n	80010a6 <HAL_GPIO_Init+0x1f6>
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	4a45      	ldr	r2, [pc, #276]	@ (80011b0 <HAL_GPIO_Init+0x300>)
 800109a:	4293      	cmp	r3, r2
 800109c:	d101      	bne.n	80010a2 <HAL_GPIO_Init+0x1f2>
 800109e:	2304      	movs	r3, #4
 80010a0:	e008      	b.n	80010b4 <HAL_GPIO_Init+0x204>
 80010a2:	2307      	movs	r3, #7
 80010a4:	e006      	b.n	80010b4 <HAL_GPIO_Init+0x204>
 80010a6:	2303      	movs	r3, #3
 80010a8:	e004      	b.n	80010b4 <HAL_GPIO_Init+0x204>
 80010aa:	2302      	movs	r3, #2
 80010ac:	e002      	b.n	80010b4 <HAL_GPIO_Init+0x204>
 80010ae:	2301      	movs	r3, #1
 80010b0:	e000      	b.n	80010b4 <HAL_GPIO_Init+0x204>
 80010b2:	2300      	movs	r3, #0
 80010b4:	69fa      	ldr	r2, [r7, #28]
 80010b6:	f002 0203 	and.w	r2, r2, #3
 80010ba:	0092      	lsls	r2, r2, #2
 80010bc:	4093      	lsls	r3, r2
 80010be:	69ba      	ldr	r2, [r7, #24]
 80010c0:	4313      	orrs	r3, r2
 80010c2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80010c4:	4935      	ldr	r1, [pc, #212]	@ (800119c <HAL_GPIO_Init+0x2ec>)
 80010c6:	69fb      	ldr	r3, [r7, #28]
 80010c8:	089b      	lsrs	r3, r3, #2
 80010ca:	3302      	adds	r3, #2
 80010cc:	69ba      	ldr	r2, [r7, #24]
 80010ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80010d2:	4b38      	ldr	r3, [pc, #224]	@ (80011b4 <HAL_GPIO_Init+0x304>)
 80010d4:	689b      	ldr	r3, [r3, #8]
 80010d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010d8:	693b      	ldr	r3, [r7, #16]
 80010da:	43db      	mvns	r3, r3
 80010dc:	69ba      	ldr	r2, [r7, #24]
 80010de:	4013      	ands	r3, r2
 80010e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	685b      	ldr	r3, [r3, #4]
 80010e6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d003      	beq.n	80010f6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80010ee:	69ba      	ldr	r2, [r7, #24]
 80010f0:	693b      	ldr	r3, [r7, #16]
 80010f2:	4313      	orrs	r3, r2
 80010f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80010f6:	4a2f      	ldr	r2, [pc, #188]	@ (80011b4 <HAL_GPIO_Init+0x304>)
 80010f8:	69bb      	ldr	r3, [r7, #24]
 80010fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80010fc:	4b2d      	ldr	r3, [pc, #180]	@ (80011b4 <HAL_GPIO_Init+0x304>)
 80010fe:	68db      	ldr	r3, [r3, #12]
 8001100:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001102:	693b      	ldr	r3, [r7, #16]
 8001104:	43db      	mvns	r3, r3
 8001106:	69ba      	ldr	r2, [r7, #24]
 8001108:	4013      	ands	r3, r2
 800110a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800110c:	683b      	ldr	r3, [r7, #0]
 800110e:	685b      	ldr	r3, [r3, #4]
 8001110:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001114:	2b00      	cmp	r3, #0
 8001116:	d003      	beq.n	8001120 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001118:	69ba      	ldr	r2, [r7, #24]
 800111a:	693b      	ldr	r3, [r7, #16]
 800111c:	4313      	orrs	r3, r2
 800111e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001120:	4a24      	ldr	r2, [pc, #144]	@ (80011b4 <HAL_GPIO_Init+0x304>)
 8001122:	69bb      	ldr	r3, [r7, #24]
 8001124:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001126:	4b23      	ldr	r3, [pc, #140]	@ (80011b4 <HAL_GPIO_Init+0x304>)
 8001128:	685b      	ldr	r3, [r3, #4]
 800112a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800112c:	693b      	ldr	r3, [r7, #16]
 800112e:	43db      	mvns	r3, r3
 8001130:	69ba      	ldr	r2, [r7, #24]
 8001132:	4013      	ands	r3, r2
 8001134:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001136:	683b      	ldr	r3, [r7, #0]
 8001138:	685b      	ldr	r3, [r3, #4]
 800113a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800113e:	2b00      	cmp	r3, #0
 8001140:	d003      	beq.n	800114a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001142:	69ba      	ldr	r2, [r7, #24]
 8001144:	693b      	ldr	r3, [r7, #16]
 8001146:	4313      	orrs	r3, r2
 8001148:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800114a:	4a1a      	ldr	r2, [pc, #104]	@ (80011b4 <HAL_GPIO_Init+0x304>)
 800114c:	69bb      	ldr	r3, [r7, #24]
 800114e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001150:	4b18      	ldr	r3, [pc, #96]	@ (80011b4 <HAL_GPIO_Init+0x304>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001156:	693b      	ldr	r3, [r7, #16]
 8001158:	43db      	mvns	r3, r3
 800115a:	69ba      	ldr	r2, [r7, #24]
 800115c:	4013      	ands	r3, r2
 800115e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001168:	2b00      	cmp	r3, #0
 800116a:	d003      	beq.n	8001174 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800116c:	69ba      	ldr	r2, [r7, #24]
 800116e:	693b      	ldr	r3, [r7, #16]
 8001170:	4313      	orrs	r3, r2
 8001172:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001174:	4a0f      	ldr	r2, [pc, #60]	@ (80011b4 <HAL_GPIO_Init+0x304>)
 8001176:	69bb      	ldr	r3, [r7, #24]
 8001178:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800117a:	69fb      	ldr	r3, [r7, #28]
 800117c:	3301      	adds	r3, #1
 800117e:	61fb      	str	r3, [r7, #28]
 8001180:	69fb      	ldr	r3, [r7, #28]
 8001182:	2b0f      	cmp	r3, #15
 8001184:	f67f aea2 	bls.w	8000ecc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001188:	bf00      	nop
 800118a:	bf00      	nop
 800118c:	3724      	adds	r7, #36	@ 0x24
 800118e:	46bd      	mov	sp, r7
 8001190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001194:	4770      	bx	lr
 8001196:	bf00      	nop
 8001198:	40023800 	.word	0x40023800
 800119c:	40013800 	.word	0x40013800
 80011a0:	40020000 	.word	0x40020000
 80011a4:	40020400 	.word	0x40020400
 80011a8:	40020800 	.word	0x40020800
 80011ac:	40020c00 	.word	0x40020c00
 80011b0:	40021000 	.word	0x40021000
 80011b4:	40013c00 	.word	0x40013c00

080011b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011b8:	b480      	push	{r7}
 80011ba:	b083      	sub	sp, #12
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
 80011c0:	460b      	mov	r3, r1
 80011c2:	807b      	strh	r3, [r7, #2]
 80011c4:	4613      	mov	r3, r2
 80011c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80011c8:	787b      	ldrb	r3, [r7, #1]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d003      	beq.n	80011d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80011ce:	887a      	ldrh	r2, [r7, #2]
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80011d4:	e003      	b.n	80011de <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80011d6:	887b      	ldrh	r3, [r7, #2]
 80011d8:	041a      	lsls	r2, r3, #16
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	619a      	str	r2, [r3, #24]
}
 80011de:	bf00      	nop
 80011e0:	370c      	adds	r7, #12
 80011e2:	46bd      	mov	sp, r7
 80011e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e8:	4770      	bx	lr
	...

080011ec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b086      	sub	sp, #24
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d101      	bne.n	80011fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80011fa:	2301      	movs	r3, #1
 80011fc:	e267      	b.n	80016ce <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	f003 0301 	and.w	r3, r3, #1
 8001206:	2b00      	cmp	r3, #0
 8001208:	d075      	beq.n	80012f6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800120a:	4b88      	ldr	r3, [pc, #544]	@ (800142c <HAL_RCC_OscConfig+0x240>)
 800120c:	689b      	ldr	r3, [r3, #8]
 800120e:	f003 030c 	and.w	r3, r3, #12
 8001212:	2b04      	cmp	r3, #4
 8001214:	d00c      	beq.n	8001230 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001216:	4b85      	ldr	r3, [pc, #532]	@ (800142c <HAL_RCC_OscConfig+0x240>)
 8001218:	689b      	ldr	r3, [r3, #8]
 800121a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800121e:	2b08      	cmp	r3, #8
 8001220:	d112      	bne.n	8001248 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001222:	4b82      	ldr	r3, [pc, #520]	@ (800142c <HAL_RCC_OscConfig+0x240>)
 8001224:	685b      	ldr	r3, [r3, #4]
 8001226:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800122a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800122e:	d10b      	bne.n	8001248 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001230:	4b7e      	ldr	r3, [pc, #504]	@ (800142c <HAL_RCC_OscConfig+0x240>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001238:	2b00      	cmp	r3, #0
 800123a:	d05b      	beq.n	80012f4 <HAL_RCC_OscConfig+0x108>
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d157      	bne.n	80012f4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001244:	2301      	movs	r3, #1
 8001246:	e242      	b.n	80016ce <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	685b      	ldr	r3, [r3, #4]
 800124c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001250:	d106      	bne.n	8001260 <HAL_RCC_OscConfig+0x74>
 8001252:	4b76      	ldr	r3, [pc, #472]	@ (800142c <HAL_RCC_OscConfig+0x240>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4a75      	ldr	r2, [pc, #468]	@ (800142c <HAL_RCC_OscConfig+0x240>)
 8001258:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800125c:	6013      	str	r3, [r2, #0]
 800125e:	e01d      	b.n	800129c <HAL_RCC_OscConfig+0xb0>
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	685b      	ldr	r3, [r3, #4]
 8001264:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001268:	d10c      	bne.n	8001284 <HAL_RCC_OscConfig+0x98>
 800126a:	4b70      	ldr	r3, [pc, #448]	@ (800142c <HAL_RCC_OscConfig+0x240>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	4a6f      	ldr	r2, [pc, #444]	@ (800142c <HAL_RCC_OscConfig+0x240>)
 8001270:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001274:	6013      	str	r3, [r2, #0]
 8001276:	4b6d      	ldr	r3, [pc, #436]	@ (800142c <HAL_RCC_OscConfig+0x240>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	4a6c      	ldr	r2, [pc, #432]	@ (800142c <HAL_RCC_OscConfig+0x240>)
 800127c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001280:	6013      	str	r3, [r2, #0]
 8001282:	e00b      	b.n	800129c <HAL_RCC_OscConfig+0xb0>
 8001284:	4b69      	ldr	r3, [pc, #420]	@ (800142c <HAL_RCC_OscConfig+0x240>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4a68      	ldr	r2, [pc, #416]	@ (800142c <HAL_RCC_OscConfig+0x240>)
 800128a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800128e:	6013      	str	r3, [r2, #0]
 8001290:	4b66      	ldr	r3, [pc, #408]	@ (800142c <HAL_RCC_OscConfig+0x240>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	4a65      	ldr	r2, [pc, #404]	@ (800142c <HAL_RCC_OscConfig+0x240>)
 8001296:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800129a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	685b      	ldr	r3, [r3, #4]
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d013      	beq.n	80012cc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012a4:	f7ff fd16 	bl	8000cd4 <HAL_GetTick>
 80012a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012aa:	e008      	b.n	80012be <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012ac:	f7ff fd12 	bl	8000cd4 <HAL_GetTick>
 80012b0:	4602      	mov	r2, r0
 80012b2:	693b      	ldr	r3, [r7, #16]
 80012b4:	1ad3      	subs	r3, r2, r3
 80012b6:	2b64      	cmp	r3, #100	@ 0x64
 80012b8:	d901      	bls.n	80012be <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80012ba:	2303      	movs	r3, #3
 80012bc:	e207      	b.n	80016ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012be:	4b5b      	ldr	r3, [pc, #364]	@ (800142c <HAL_RCC_OscConfig+0x240>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d0f0      	beq.n	80012ac <HAL_RCC_OscConfig+0xc0>
 80012ca:	e014      	b.n	80012f6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012cc:	f7ff fd02 	bl	8000cd4 <HAL_GetTick>
 80012d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012d2:	e008      	b.n	80012e6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012d4:	f7ff fcfe 	bl	8000cd4 <HAL_GetTick>
 80012d8:	4602      	mov	r2, r0
 80012da:	693b      	ldr	r3, [r7, #16]
 80012dc:	1ad3      	subs	r3, r2, r3
 80012de:	2b64      	cmp	r3, #100	@ 0x64
 80012e0:	d901      	bls.n	80012e6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80012e2:	2303      	movs	r3, #3
 80012e4:	e1f3      	b.n	80016ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012e6:	4b51      	ldr	r3, [pc, #324]	@ (800142c <HAL_RCC_OscConfig+0x240>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d1f0      	bne.n	80012d4 <HAL_RCC_OscConfig+0xe8>
 80012f2:	e000      	b.n	80012f6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f003 0302 	and.w	r3, r3, #2
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d063      	beq.n	80013ca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001302:	4b4a      	ldr	r3, [pc, #296]	@ (800142c <HAL_RCC_OscConfig+0x240>)
 8001304:	689b      	ldr	r3, [r3, #8]
 8001306:	f003 030c 	and.w	r3, r3, #12
 800130a:	2b00      	cmp	r3, #0
 800130c:	d00b      	beq.n	8001326 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800130e:	4b47      	ldr	r3, [pc, #284]	@ (800142c <HAL_RCC_OscConfig+0x240>)
 8001310:	689b      	ldr	r3, [r3, #8]
 8001312:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001316:	2b08      	cmp	r3, #8
 8001318:	d11c      	bne.n	8001354 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800131a:	4b44      	ldr	r3, [pc, #272]	@ (800142c <HAL_RCC_OscConfig+0x240>)
 800131c:	685b      	ldr	r3, [r3, #4]
 800131e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001322:	2b00      	cmp	r3, #0
 8001324:	d116      	bne.n	8001354 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001326:	4b41      	ldr	r3, [pc, #260]	@ (800142c <HAL_RCC_OscConfig+0x240>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f003 0302 	and.w	r3, r3, #2
 800132e:	2b00      	cmp	r3, #0
 8001330:	d005      	beq.n	800133e <HAL_RCC_OscConfig+0x152>
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	68db      	ldr	r3, [r3, #12]
 8001336:	2b01      	cmp	r3, #1
 8001338:	d001      	beq.n	800133e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800133a:	2301      	movs	r3, #1
 800133c:	e1c7      	b.n	80016ce <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800133e:	4b3b      	ldr	r3, [pc, #236]	@ (800142c <HAL_RCC_OscConfig+0x240>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	691b      	ldr	r3, [r3, #16]
 800134a:	00db      	lsls	r3, r3, #3
 800134c:	4937      	ldr	r1, [pc, #220]	@ (800142c <HAL_RCC_OscConfig+0x240>)
 800134e:	4313      	orrs	r3, r2
 8001350:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001352:	e03a      	b.n	80013ca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	68db      	ldr	r3, [r3, #12]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d020      	beq.n	800139e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800135c:	4b34      	ldr	r3, [pc, #208]	@ (8001430 <HAL_RCC_OscConfig+0x244>)
 800135e:	2201      	movs	r2, #1
 8001360:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001362:	f7ff fcb7 	bl	8000cd4 <HAL_GetTick>
 8001366:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001368:	e008      	b.n	800137c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800136a:	f7ff fcb3 	bl	8000cd4 <HAL_GetTick>
 800136e:	4602      	mov	r2, r0
 8001370:	693b      	ldr	r3, [r7, #16]
 8001372:	1ad3      	subs	r3, r2, r3
 8001374:	2b02      	cmp	r3, #2
 8001376:	d901      	bls.n	800137c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001378:	2303      	movs	r3, #3
 800137a:	e1a8      	b.n	80016ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800137c:	4b2b      	ldr	r3, [pc, #172]	@ (800142c <HAL_RCC_OscConfig+0x240>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	f003 0302 	and.w	r3, r3, #2
 8001384:	2b00      	cmp	r3, #0
 8001386:	d0f0      	beq.n	800136a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001388:	4b28      	ldr	r3, [pc, #160]	@ (800142c <HAL_RCC_OscConfig+0x240>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	691b      	ldr	r3, [r3, #16]
 8001394:	00db      	lsls	r3, r3, #3
 8001396:	4925      	ldr	r1, [pc, #148]	@ (800142c <HAL_RCC_OscConfig+0x240>)
 8001398:	4313      	orrs	r3, r2
 800139a:	600b      	str	r3, [r1, #0]
 800139c:	e015      	b.n	80013ca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800139e:	4b24      	ldr	r3, [pc, #144]	@ (8001430 <HAL_RCC_OscConfig+0x244>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013a4:	f7ff fc96 	bl	8000cd4 <HAL_GetTick>
 80013a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013aa:	e008      	b.n	80013be <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013ac:	f7ff fc92 	bl	8000cd4 <HAL_GetTick>
 80013b0:	4602      	mov	r2, r0
 80013b2:	693b      	ldr	r3, [r7, #16]
 80013b4:	1ad3      	subs	r3, r2, r3
 80013b6:	2b02      	cmp	r3, #2
 80013b8:	d901      	bls.n	80013be <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80013ba:	2303      	movs	r3, #3
 80013bc:	e187      	b.n	80016ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013be:	4b1b      	ldr	r3, [pc, #108]	@ (800142c <HAL_RCC_OscConfig+0x240>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f003 0302 	and.w	r3, r3, #2
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d1f0      	bne.n	80013ac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f003 0308 	and.w	r3, r3, #8
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d036      	beq.n	8001444 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	695b      	ldr	r3, [r3, #20]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d016      	beq.n	800140c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80013de:	4b15      	ldr	r3, [pc, #84]	@ (8001434 <HAL_RCC_OscConfig+0x248>)
 80013e0:	2201      	movs	r2, #1
 80013e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013e4:	f7ff fc76 	bl	8000cd4 <HAL_GetTick>
 80013e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013ea:	e008      	b.n	80013fe <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013ec:	f7ff fc72 	bl	8000cd4 <HAL_GetTick>
 80013f0:	4602      	mov	r2, r0
 80013f2:	693b      	ldr	r3, [r7, #16]
 80013f4:	1ad3      	subs	r3, r2, r3
 80013f6:	2b02      	cmp	r3, #2
 80013f8:	d901      	bls.n	80013fe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80013fa:	2303      	movs	r3, #3
 80013fc:	e167      	b.n	80016ce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013fe:	4b0b      	ldr	r3, [pc, #44]	@ (800142c <HAL_RCC_OscConfig+0x240>)
 8001400:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001402:	f003 0302 	and.w	r3, r3, #2
 8001406:	2b00      	cmp	r3, #0
 8001408:	d0f0      	beq.n	80013ec <HAL_RCC_OscConfig+0x200>
 800140a:	e01b      	b.n	8001444 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800140c:	4b09      	ldr	r3, [pc, #36]	@ (8001434 <HAL_RCC_OscConfig+0x248>)
 800140e:	2200      	movs	r2, #0
 8001410:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001412:	f7ff fc5f 	bl	8000cd4 <HAL_GetTick>
 8001416:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001418:	e00e      	b.n	8001438 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800141a:	f7ff fc5b 	bl	8000cd4 <HAL_GetTick>
 800141e:	4602      	mov	r2, r0
 8001420:	693b      	ldr	r3, [r7, #16]
 8001422:	1ad3      	subs	r3, r2, r3
 8001424:	2b02      	cmp	r3, #2
 8001426:	d907      	bls.n	8001438 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001428:	2303      	movs	r3, #3
 800142a:	e150      	b.n	80016ce <HAL_RCC_OscConfig+0x4e2>
 800142c:	40023800 	.word	0x40023800
 8001430:	42470000 	.word	0x42470000
 8001434:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001438:	4b88      	ldr	r3, [pc, #544]	@ (800165c <HAL_RCC_OscConfig+0x470>)
 800143a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800143c:	f003 0302 	and.w	r3, r3, #2
 8001440:	2b00      	cmp	r3, #0
 8001442:	d1ea      	bne.n	800141a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	f003 0304 	and.w	r3, r3, #4
 800144c:	2b00      	cmp	r3, #0
 800144e:	f000 8097 	beq.w	8001580 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001452:	2300      	movs	r3, #0
 8001454:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001456:	4b81      	ldr	r3, [pc, #516]	@ (800165c <HAL_RCC_OscConfig+0x470>)
 8001458:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800145a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800145e:	2b00      	cmp	r3, #0
 8001460:	d10f      	bne.n	8001482 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001462:	2300      	movs	r3, #0
 8001464:	60bb      	str	r3, [r7, #8]
 8001466:	4b7d      	ldr	r3, [pc, #500]	@ (800165c <HAL_RCC_OscConfig+0x470>)
 8001468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800146a:	4a7c      	ldr	r2, [pc, #496]	@ (800165c <HAL_RCC_OscConfig+0x470>)
 800146c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001470:	6413      	str	r3, [r2, #64]	@ 0x40
 8001472:	4b7a      	ldr	r3, [pc, #488]	@ (800165c <HAL_RCC_OscConfig+0x470>)
 8001474:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001476:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800147a:	60bb      	str	r3, [r7, #8]
 800147c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800147e:	2301      	movs	r3, #1
 8001480:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001482:	4b77      	ldr	r3, [pc, #476]	@ (8001660 <HAL_RCC_OscConfig+0x474>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800148a:	2b00      	cmp	r3, #0
 800148c:	d118      	bne.n	80014c0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800148e:	4b74      	ldr	r3, [pc, #464]	@ (8001660 <HAL_RCC_OscConfig+0x474>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	4a73      	ldr	r2, [pc, #460]	@ (8001660 <HAL_RCC_OscConfig+0x474>)
 8001494:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001498:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800149a:	f7ff fc1b 	bl	8000cd4 <HAL_GetTick>
 800149e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014a0:	e008      	b.n	80014b4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014a2:	f7ff fc17 	bl	8000cd4 <HAL_GetTick>
 80014a6:	4602      	mov	r2, r0
 80014a8:	693b      	ldr	r3, [r7, #16]
 80014aa:	1ad3      	subs	r3, r2, r3
 80014ac:	2b02      	cmp	r3, #2
 80014ae:	d901      	bls.n	80014b4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80014b0:	2303      	movs	r3, #3
 80014b2:	e10c      	b.n	80016ce <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014b4:	4b6a      	ldr	r3, [pc, #424]	@ (8001660 <HAL_RCC_OscConfig+0x474>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d0f0      	beq.n	80014a2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	689b      	ldr	r3, [r3, #8]
 80014c4:	2b01      	cmp	r3, #1
 80014c6:	d106      	bne.n	80014d6 <HAL_RCC_OscConfig+0x2ea>
 80014c8:	4b64      	ldr	r3, [pc, #400]	@ (800165c <HAL_RCC_OscConfig+0x470>)
 80014ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80014cc:	4a63      	ldr	r2, [pc, #396]	@ (800165c <HAL_RCC_OscConfig+0x470>)
 80014ce:	f043 0301 	orr.w	r3, r3, #1
 80014d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80014d4:	e01c      	b.n	8001510 <HAL_RCC_OscConfig+0x324>
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	689b      	ldr	r3, [r3, #8]
 80014da:	2b05      	cmp	r3, #5
 80014dc:	d10c      	bne.n	80014f8 <HAL_RCC_OscConfig+0x30c>
 80014de:	4b5f      	ldr	r3, [pc, #380]	@ (800165c <HAL_RCC_OscConfig+0x470>)
 80014e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80014e2:	4a5e      	ldr	r2, [pc, #376]	@ (800165c <HAL_RCC_OscConfig+0x470>)
 80014e4:	f043 0304 	orr.w	r3, r3, #4
 80014e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80014ea:	4b5c      	ldr	r3, [pc, #368]	@ (800165c <HAL_RCC_OscConfig+0x470>)
 80014ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80014ee:	4a5b      	ldr	r2, [pc, #364]	@ (800165c <HAL_RCC_OscConfig+0x470>)
 80014f0:	f043 0301 	orr.w	r3, r3, #1
 80014f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80014f6:	e00b      	b.n	8001510 <HAL_RCC_OscConfig+0x324>
 80014f8:	4b58      	ldr	r3, [pc, #352]	@ (800165c <HAL_RCC_OscConfig+0x470>)
 80014fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80014fc:	4a57      	ldr	r2, [pc, #348]	@ (800165c <HAL_RCC_OscConfig+0x470>)
 80014fe:	f023 0301 	bic.w	r3, r3, #1
 8001502:	6713      	str	r3, [r2, #112]	@ 0x70
 8001504:	4b55      	ldr	r3, [pc, #340]	@ (800165c <HAL_RCC_OscConfig+0x470>)
 8001506:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001508:	4a54      	ldr	r2, [pc, #336]	@ (800165c <HAL_RCC_OscConfig+0x470>)
 800150a:	f023 0304 	bic.w	r3, r3, #4
 800150e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	689b      	ldr	r3, [r3, #8]
 8001514:	2b00      	cmp	r3, #0
 8001516:	d015      	beq.n	8001544 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001518:	f7ff fbdc 	bl	8000cd4 <HAL_GetTick>
 800151c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800151e:	e00a      	b.n	8001536 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001520:	f7ff fbd8 	bl	8000cd4 <HAL_GetTick>
 8001524:	4602      	mov	r2, r0
 8001526:	693b      	ldr	r3, [r7, #16]
 8001528:	1ad3      	subs	r3, r2, r3
 800152a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800152e:	4293      	cmp	r3, r2
 8001530:	d901      	bls.n	8001536 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001532:	2303      	movs	r3, #3
 8001534:	e0cb      	b.n	80016ce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001536:	4b49      	ldr	r3, [pc, #292]	@ (800165c <HAL_RCC_OscConfig+0x470>)
 8001538:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800153a:	f003 0302 	and.w	r3, r3, #2
 800153e:	2b00      	cmp	r3, #0
 8001540:	d0ee      	beq.n	8001520 <HAL_RCC_OscConfig+0x334>
 8001542:	e014      	b.n	800156e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001544:	f7ff fbc6 	bl	8000cd4 <HAL_GetTick>
 8001548:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800154a:	e00a      	b.n	8001562 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800154c:	f7ff fbc2 	bl	8000cd4 <HAL_GetTick>
 8001550:	4602      	mov	r2, r0
 8001552:	693b      	ldr	r3, [r7, #16]
 8001554:	1ad3      	subs	r3, r2, r3
 8001556:	f241 3288 	movw	r2, #5000	@ 0x1388
 800155a:	4293      	cmp	r3, r2
 800155c:	d901      	bls.n	8001562 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800155e:	2303      	movs	r3, #3
 8001560:	e0b5      	b.n	80016ce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001562:	4b3e      	ldr	r3, [pc, #248]	@ (800165c <HAL_RCC_OscConfig+0x470>)
 8001564:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001566:	f003 0302 	and.w	r3, r3, #2
 800156a:	2b00      	cmp	r3, #0
 800156c:	d1ee      	bne.n	800154c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800156e:	7dfb      	ldrb	r3, [r7, #23]
 8001570:	2b01      	cmp	r3, #1
 8001572:	d105      	bne.n	8001580 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001574:	4b39      	ldr	r3, [pc, #228]	@ (800165c <HAL_RCC_OscConfig+0x470>)
 8001576:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001578:	4a38      	ldr	r2, [pc, #224]	@ (800165c <HAL_RCC_OscConfig+0x470>)
 800157a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800157e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	699b      	ldr	r3, [r3, #24]
 8001584:	2b00      	cmp	r3, #0
 8001586:	f000 80a1 	beq.w	80016cc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800158a:	4b34      	ldr	r3, [pc, #208]	@ (800165c <HAL_RCC_OscConfig+0x470>)
 800158c:	689b      	ldr	r3, [r3, #8]
 800158e:	f003 030c 	and.w	r3, r3, #12
 8001592:	2b08      	cmp	r3, #8
 8001594:	d05c      	beq.n	8001650 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	699b      	ldr	r3, [r3, #24]
 800159a:	2b02      	cmp	r3, #2
 800159c:	d141      	bne.n	8001622 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800159e:	4b31      	ldr	r3, [pc, #196]	@ (8001664 <HAL_RCC_OscConfig+0x478>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015a4:	f7ff fb96 	bl	8000cd4 <HAL_GetTick>
 80015a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015aa:	e008      	b.n	80015be <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015ac:	f7ff fb92 	bl	8000cd4 <HAL_GetTick>
 80015b0:	4602      	mov	r2, r0
 80015b2:	693b      	ldr	r3, [r7, #16]
 80015b4:	1ad3      	subs	r3, r2, r3
 80015b6:	2b02      	cmp	r3, #2
 80015b8:	d901      	bls.n	80015be <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80015ba:	2303      	movs	r3, #3
 80015bc:	e087      	b.n	80016ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015be:	4b27      	ldr	r3, [pc, #156]	@ (800165c <HAL_RCC_OscConfig+0x470>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d1f0      	bne.n	80015ac <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	69da      	ldr	r2, [r3, #28]
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	6a1b      	ldr	r3, [r3, #32]
 80015d2:	431a      	orrs	r2, r3
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015d8:	019b      	lsls	r3, r3, #6
 80015da:	431a      	orrs	r2, r3
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015e0:	085b      	lsrs	r3, r3, #1
 80015e2:	3b01      	subs	r3, #1
 80015e4:	041b      	lsls	r3, r3, #16
 80015e6:	431a      	orrs	r2, r3
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015ec:	061b      	lsls	r3, r3, #24
 80015ee:	491b      	ldr	r1, [pc, #108]	@ (800165c <HAL_RCC_OscConfig+0x470>)
 80015f0:	4313      	orrs	r3, r2
 80015f2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80015f4:	4b1b      	ldr	r3, [pc, #108]	@ (8001664 <HAL_RCC_OscConfig+0x478>)
 80015f6:	2201      	movs	r2, #1
 80015f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015fa:	f7ff fb6b 	bl	8000cd4 <HAL_GetTick>
 80015fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001600:	e008      	b.n	8001614 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001602:	f7ff fb67 	bl	8000cd4 <HAL_GetTick>
 8001606:	4602      	mov	r2, r0
 8001608:	693b      	ldr	r3, [r7, #16]
 800160a:	1ad3      	subs	r3, r2, r3
 800160c:	2b02      	cmp	r3, #2
 800160e:	d901      	bls.n	8001614 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001610:	2303      	movs	r3, #3
 8001612:	e05c      	b.n	80016ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001614:	4b11      	ldr	r3, [pc, #68]	@ (800165c <HAL_RCC_OscConfig+0x470>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800161c:	2b00      	cmp	r3, #0
 800161e:	d0f0      	beq.n	8001602 <HAL_RCC_OscConfig+0x416>
 8001620:	e054      	b.n	80016cc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001622:	4b10      	ldr	r3, [pc, #64]	@ (8001664 <HAL_RCC_OscConfig+0x478>)
 8001624:	2200      	movs	r2, #0
 8001626:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001628:	f7ff fb54 	bl	8000cd4 <HAL_GetTick>
 800162c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800162e:	e008      	b.n	8001642 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001630:	f7ff fb50 	bl	8000cd4 <HAL_GetTick>
 8001634:	4602      	mov	r2, r0
 8001636:	693b      	ldr	r3, [r7, #16]
 8001638:	1ad3      	subs	r3, r2, r3
 800163a:	2b02      	cmp	r3, #2
 800163c:	d901      	bls.n	8001642 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800163e:	2303      	movs	r3, #3
 8001640:	e045      	b.n	80016ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001642:	4b06      	ldr	r3, [pc, #24]	@ (800165c <HAL_RCC_OscConfig+0x470>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800164a:	2b00      	cmp	r3, #0
 800164c:	d1f0      	bne.n	8001630 <HAL_RCC_OscConfig+0x444>
 800164e:	e03d      	b.n	80016cc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	699b      	ldr	r3, [r3, #24]
 8001654:	2b01      	cmp	r3, #1
 8001656:	d107      	bne.n	8001668 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001658:	2301      	movs	r3, #1
 800165a:	e038      	b.n	80016ce <HAL_RCC_OscConfig+0x4e2>
 800165c:	40023800 	.word	0x40023800
 8001660:	40007000 	.word	0x40007000
 8001664:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001668:	4b1b      	ldr	r3, [pc, #108]	@ (80016d8 <HAL_RCC_OscConfig+0x4ec>)
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	699b      	ldr	r3, [r3, #24]
 8001672:	2b01      	cmp	r3, #1
 8001674:	d028      	beq.n	80016c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001680:	429a      	cmp	r2, r3
 8001682:	d121      	bne.n	80016c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800168e:	429a      	cmp	r2, r3
 8001690:	d11a      	bne.n	80016c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001692:	68fa      	ldr	r2, [r7, #12]
 8001694:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001698:	4013      	ands	r3, r2
 800169a:	687a      	ldr	r2, [r7, #4]
 800169c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800169e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80016a0:	4293      	cmp	r3, r2
 80016a2:	d111      	bne.n	80016c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016ae:	085b      	lsrs	r3, r3, #1
 80016b0:	3b01      	subs	r3, #1
 80016b2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80016b4:	429a      	cmp	r2, r3
 80016b6:	d107      	bne.n	80016c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016c2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80016c4:	429a      	cmp	r2, r3
 80016c6:	d001      	beq.n	80016cc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80016c8:	2301      	movs	r3, #1
 80016ca:	e000      	b.n	80016ce <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80016cc:	2300      	movs	r3, #0
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	3718      	adds	r7, #24
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	40023800 	.word	0x40023800

080016dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b084      	sub	sp, #16
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
 80016e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d101      	bne.n	80016f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80016ec:	2301      	movs	r3, #1
 80016ee:	e0cc      	b.n	800188a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80016f0:	4b68      	ldr	r3, [pc, #416]	@ (8001894 <HAL_RCC_ClockConfig+0x1b8>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f003 0307 	and.w	r3, r3, #7
 80016f8:	683a      	ldr	r2, [r7, #0]
 80016fa:	429a      	cmp	r2, r3
 80016fc:	d90c      	bls.n	8001718 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016fe:	4b65      	ldr	r3, [pc, #404]	@ (8001894 <HAL_RCC_ClockConfig+0x1b8>)
 8001700:	683a      	ldr	r2, [r7, #0]
 8001702:	b2d2      	uxtb	r2, r2
 8001704:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001706:	4b63      	ldr	r3, [pc, #396]	@ (8001894 <HAL_RCC_ClockConfig+0x1b8>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	f003 0307 	and.w	r3, r3, #7
 800170e:	683a      	ldr	r2, [r7, #0]
 8001710:	429a      	cmp	r2, r3
 8001712:	d001      	beq.n	8001718 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001714:	2301      	movs	r3, #1
 8001716:	e0b8      	b.n	800188a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f003 0302 	and.w	r3, r3, #2
 8001720:	2b00      	cmp	r3, #0
 8001722:	d020      	beq.n	8001766 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	f003 0304 	and.w	r3, r3, #4
 800172c:	2b00      	cmp	r3, #0
 800172e:	d005      	beq.n	800173c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001730:	4b59      	ldr	r3, [pc, #356]	@ (8001898 <HAL_RCC_ClockConfig+0x1bc>)
 8001732:	689b      	ldr	r3, [r3, #8]
 8001734:	4a58      	ldr	r2, [pc, #352]	@ (8001898 <HAL_RCC_ClockConfig+0x1bc>)
 8001736:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800173a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f003 0308 	and.w	r3, r3, #8
 8001744:	2b00      	cmp	r3, #0
 8001746:	d005      	beq.n	8001754 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001748:	4b53      	ldr	r3, [pc, #332]	@ (8001898 <HAL_RCC_ClockConfig+0x1bc>)
 800174a:	689b      	ldr	r3, [r3, #8]
 800174c:	4a52      	ldr	r2, [pc, #328]	@ (8001898 <HAL_RCC_ClockConfig+0x1bc>)
 800174e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001752:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001754:	4b50      	ldr	r3, [pc, #320]	@ (8001898 <HAL_RCC_ClockConfig+0x1bc>)
 8001756:	689b      	ldr	r3, [r3, #8]
 8001758:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	689b      	ldr	r3, [r3, #8]
 8001760:	494d      	ldr	r1, [pc, #308]	@ (8001898 <HAL_RCC_ClockConfig+0x1bc>)
 8001762:	4313      	orrs	r3, r2
 8001764:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f003 0301 	and.w	r3, r3, #1
 800176e:	2b00      	cmp	r3, #0
 8001770:	d044      	beq.n	80017fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	2b01      	cmp	r3, #1
 8001778:	d107      	bne.n	800178a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800177a:	4b47      	ldr	r3, [pc, #284]	@ (8001898 <HAL_RCC_ClockConfig+0x1bc>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001782:	2b00      	cmp	r3, #0
 8001784:	d119      	bne.n	80017ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001786:	2301      	movs	r3, #1
 8001788:	e07f      	b.n	800188a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	685b      	ldr	r3, [r3, #4]
 800178e:	2b02      	cmp	r3, #2
 8001790:	d003      	beq.n	800179a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001796:	2b03      	cmp	r3, #3
 8001798:	d107      	bne.n	80017aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800179a:	4b3f      	ldr	r3, [pc, #252]	@ (8001898 <HAL_RCC_ClockConfig+0x1bc>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d109      	bne.n	80017ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017a6:	2301      	movs	r3, #1
 80017a8:	e06f      	b.n	800188a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017aa:	4b3b      	ldr	r3, [pc, #236]	@ (8001898 <HAL_RCC_ClockConfig+0x1bc>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f003 0302 	and.w	r3, r3, #2
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d101      	bne.n	80017ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017b6:	2301      	movs	r3, #1
 80017b8:	e067      	b.n	800188a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80017ba:	4b37      	ldr	r3, [pc, #220]	@ (8001898 <HAL_RCC_ClockConfig+0x1bc>)
 80017bc:	689b      	ldr	r3, [r3, #8]
 80017be:	f023 0203 	bic.w	r2, r3, #3
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	4934      	ldr	r1, [pc, #208]	@ (8001898 <HAL_RCC_ClockConfig+0x1bc>)
 80017c8:	4313      	orrs	r3, r2
 80017ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80017cc:	f7ff fa82 	bl	8000cd4 <HAL_GetTick>
 80017d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017d2:	e00a      	b.n	80017ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017d4:	f7ff fa7e 	bl	8000cd4 <HAL_GetTick>
 80017d8:	4602      	mov	r2, r0
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	1ad3      	subs	r3, r2, r3
 80017de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d901      	bls.n	80017ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80017e6:	2303      	movs	r3, #3
 80017e8:	e04f      	b.n	800188a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017ea:	4b2b      	ldr	r3, [pc, #172]	@ (8001898 <HAL_RCC_ClockConfig+0x1bc>)
 80017ec:	689b      	ldr	r3, [r3, #8]
 80017ee:	f003 020c 	and.w	r2, r3, #12
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	009b      	lsls	r3, r3, #2
 80017f8:	429a      	cmp	r2, r3
 80017fa:	d1eb      	bne.n	80017d4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80017fc:	4b25      	ldr	r3, [pc, #148]	@ (8001894 <HAL_RCC_ClockConfig+0x1b8>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f003 0307 	and.w	r3, r3, #7
 8001804:	683a      	ldr	r2, [r7, #0]
 8001806:	429a      	cmp	r2, r3
 8001808:	d20c      	bcs.n	8001824 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800180a:	4b22      	ldr	r3, [pc, #136]	@ (8001894 <HAL_RCC_ClockConfig+0x1b8>)
 800180c:	683a      	ldr	r2, [r7, #0]
 800180e:	b2d2      	uxtb	r2, r2
 8001810:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001812:	4b20      	ldr	r3, [pc, #128]	@ (8001894 <HAL_RCC_ClockConfig+0x1b8>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f003 0307 	and.w	r3, r3, #7
 800181a:	683a      	ldr	r2, [r7, #0]
 800181c:	429a      	cmp	r2, r3
 800181e:	d001      	beq.n	8001824 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001820:	2301      	movs	r3, #1
 8001822:	e032      	b.n	800188a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f003 0304 	and.w	r3, r3, #4
 800182c:	2b00      	cmp	r3, #0
 800182e:	d008      	beq.n	8001842 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001830:	4b19      	ldr	r3, [pc, #100]	@ (8001898 <HAL_RCC_ClockConfig+0x1bc>)
 8001832:	689b      	ldr	r3, [r3, #8]
 8001834:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	68db      	ldr	r3, [r3, #12]
 800183c:	4916      	ldr	r1, [pc, #88]	@ (8001898 <HAL_RCC_ClockConfig+0x1bc>)
 800183e:	4313      	orrs	r3, r2
 8001840:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f003 0308 	and.w	r3, r3, #8
 800184a:	2b00      	cmp	r3, #0
 800184c:	d009      	beq.n	8001862 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800184e:	4b12      	ldr	r3, [pc, #72]	@ (8001898 <HAL_RCC_ClockConfig+0x1bc>)
 8001850:	689b      	ldr	r3, [r3, #8]
 8001852:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	691b      	ldr	r3, [r3, #16]
 800185a:	00db      	lsls	r3, r3, #3
 800185c:	490e      	ldr	r1, [pc, #56]	@ (8001898 <HAL_RCC_ClockConfig+0x1bc>)
 800185e:	4313      	orrs	r3, r2
 8001860:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001862:	f000 f821 	bl	80018a8 <HAL_RCC_GetSysClockFreq>
 8001866:	4602      	mov	r2, r0
 8001868:	4b0b      	ldr	r3, [pc, #44]	@ (8001898 <HAL_RCC_ClockConfig+0x1bc>)
 800186a:	689b      	ldr	r3, [r3, #8]
 800186c:	091b      	lsrs	r3, r3, #4
 800186e:	f003 030f 	and.w	r3, r3, #15
 8001872:	490a      	ldr	r1, [pc, #40]	@ (800189c <HAL_RCC_ClockConfig+0x1c0>)
 8001874:	5ccb      	ldrb	r3, [r1, r3]
 8001876:	fa22 f303 	lsr.w	r3, r2, r3
 800187a:	4a09      	ldr	r2, [pc, #36]	@ (80018a0 <HAL_RCC_ClockConfig+0x1c4>)
 800187c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800187e:	4b09      	ldr	r3, [pc, #36]	@ (80018a4 <HAL_RCC_ClockConfig+0x1c8>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4618      	mov	r0, r3
 8001884:	f7ff f8da 	bl	8000a3c <HAL_InitTick>

  return HAL_OK;
 8001888:	2300      	movs	r3, #0
}
 800188a:	4618      	mov	r0, r3
 800188c:	3710      	adds	r7, #16
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	40023c00 	.word	0x40023c00
 8001898:	40023800 	.word	0x40023800
 800189c:	08006a28 	.word	0x08006a28
 80018a0:	20000000 	.word	0x20000000
 80018a4:	20000004 	.word	0x20000004

080018a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80018a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80018ac:	b094      	sub	sp, #80	@ 0x50
 80018ae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80018b0:	2300      	movs	r3, #0
 80018b2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80018b4:	2300      	movs	r3, #0
 80018b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80018b8:	2300      	movs	r3, #0
 80018ba:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80018bc:	2300      	movs	r3, #0
 80018be:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80018c0:	4b79      	ldr	r3, [pc, #484]	@ (8001aa8 <HAL_RCC_GetSysClockFreq+0x200>)
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	f003 030c 	and.w	r3, r3, #12
 80018c8:	2b08      	cmp	r3, #8
 80018ca:	d00d      	beq.n	80018e8 <HAL_RCC_GetSysClockFreq+0x40>
 80018cc:	2b08      	cmp	r3, #8
 80018ce:	f200 80e1 	bhi.w	8001a94 <HAL_RCC_GetSysClockFreq+0x1ec>
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d002      	beq.n	80018dc <HAL_RCC_GetSysClockFreq+0x34>
 80018d6:	2b04      	cmp	r3, #4
 80018d8:	d003      	beq.n	80018e2 <HAL_RCC_GetSysClockFreq+0x3a>
 80018da:	e0db      	b.n	8001a94 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80018dc:	4b73      	ldr	r3, [pc, #460]	@ (8001aac <HAL_RCC_GetSysClockFreq+0x204>)
 80018de:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80018e0:	e0db      	b.n	8001a9a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80018e2:	4b73      	ldr	r3, [pc, #460]	@ (8001ab0 <HAL_RCC_GetSysClockFreq+0x208>)
 80018e4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80018e6:	e0d8      	b.n	8001a9a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80018e8:	4b6f      	ldr	r3, [pc, #444]	@ (8001aa8 <HAL_RCC_GetSysClockFreq+0x200>)
 80018ea:	685b      	ldr	r3, [r3, #4]
 80018ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80018f0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80018f2:	4b6d      	ldr	r3, [pc, #436]	@ (8001aa8 <HAL_RCC_GetSysClockFreq+0x200>)
 80018f4:	685b      	ldr	r3, [r3, #4]
 80018f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d063      	beq.n	80019c6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018fe:	4b6a      	ldr	r3, [pc, #424]	@ (8001aa8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001900:	685b      	ldr	r3, [r3, #4]
 8001902:	099b      	lsrs	r3, r3, #6
 8001904:	2200      	movs	r2, #0
 8001906:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001908:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800190a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800190c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001910:	633b      	str	r3, [r7, #48]	@ 0x30
 8001912:	2300      	movs	r3, #0
 8001914:	637b      	str	r3, [r7, #52]	@ 0x34
 8001916:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800191a:	4622      	mov	r2, r4
 800191c:	462b      	mov	r3, r5
 800191e:	f04f 0000 	mov.w	r0, #0
 8001922:	f04f 0100 	mov.w	r1, #0
 8001926:	0159      	lsls	r1, r3, #5
 8001928:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800192c:	0150      	lsls	r0, r2, #5
 800192e:	4602      	mov	r2, r0
 8001930:	460b      	mov	r3, r1
 8001932:	4621      	mov	r1, r4
 8001934:	1a51      	subs	r1, r2, r1
 8001936:	6139      	str	r1, [r7, #16]
 8001938:	4629      	mov	r1, r5
 800193a:	eb63 0301 	sbc.w	r3, r3, r1
 800193e:	617b      	str	r3, [r7, #20]
 8001940:	f04f 0200 	mov.w	r2, #0
 8001944:	f04f 0300 	mov.w	r3, #0
 8001948:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800194c:	4659      	mov	r1, fp
 800194e:	018b      	lsls	r3, r1, #6
 8001950:	4651      	mov	r1, sl
 8001952:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001956:	4651      	mov	r1, sl
 8001958:	018a      	lsls	r2, r1, #6
 800195a:	4651      	mov	r1, sl
 800195c:	ebb2 0801 	subs.w	r8, r2, r1
 8001960:	4659      	mov	r1, fp
 8001962:	eb63 0901 	sbc.w	r9, r3, r1
 8001966:	f04f 0200 	mov.w	r2, #0
 800196a:	f04f 0300 	mov.w	r3, #0
 800196e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001972:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001976:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800197a:	4690      	mov	r8, r2
 800197c:	4699      	mov	r9, r3
 800197e:	4623      	mov	r3, r4
 8001980:	eb18 0303 	adds.w	r3, r8, r3
 8001984:	60bb      	str	r3, [r7, #8]
 8001986:	462b      	mov	r3, r5
 8001988:	eb49 0303 	adc.w	r3, r9, r3
 800198c:	60fb      	str	r3, [r7, #12]
 800198e:	f04f 0200 	mov.w	r2, #0
 8001992:	f04f 0300 	mov.w	r3, #0
 8001996:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800199a:	4629      	mov	r1, r5
 800199c:	024b      	lsls	r3, r1, #9
 800199e:	4621      	mov	r1, r4
 80019a0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80019a4:	4621      	mov	r1, r4
 80019a6:	024a      	lsls	r2, r1, #9
 80019a8:	4610      	mov	r0, r2
 80019aa:	4619      	mov	r1, r3
 80019ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80019ae:	2200      	movs	r2, #0
 80019b0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80019b2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80019b4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80019b8:	f003 ffc0 	bl	800593c <__aeabi_uldivmod>
 80019bc:	4602      	mov	r2, r0
 80019be:	460b      	mov	r3, r1
 80019c0:	4613      	mov	r3, r2
 80019c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80019c4:	e058      	b.n	8001a78 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019c6:	4b38      	ldr	r3, [pc, #224]	@ (8001aa8 <HAL_RCC_GetSysClockFreq+0x200>)
 80019c8:	685b      	ldr	r3, [r3, #4]
 80019ca:	099b      	lsrs	r3, r3, #6
 80019cc:	2200      	movs	r2, #0
 80019ce:	4618      	mov	r0, r3
 80019d0:	4611      	mov	r1, r2
 80019d2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80019d6:	623b      	str	r3, [r7, #32]
 80019d8:	2300      	movs	r3, #0
 80019da:	627b      	str	r3, [r7, #36]	@ 0x24
 80019dc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80019e0:	4642      	mov	r2, r8
 80019e2:	464b      	mov	r3, r9
 80019e4:	f04f 0000 	mov.w	r0, #0
 80019e8:	f04f 0100 	mov.w	r1, #0
 80019ec:	0159      	lsls	r1, r3, #5
 80019ee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80019f2:	0150      	lsls	r0, r2, #5
 80019f4:	4602      	mov	r2, r0
 80019f6:	460b      	mov	r3, r1
 80019f8:	4641      	mov	r1, r8
 80019fa:	ebb2 0a01 	subs.w	sl, r2, r1
 80019fe:	4649      	mov	r1, r9
 8001a00:	eb63 0b01 	sbc.w	fp, r3, r1
 8001a04:	f04f 0200 	mov.w	r2, #0
 8001a08:	f04f 0300 	mov.w	r3, #0
 8001a0c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001a10:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001a14:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001a18:	ebb2 040a 	subs.w	r4, r2, sl
 8001a1c:	eb63 050b 	sbc.w	r5, r3, fp
 8001a20:	f04f 0200 	mov.w	r2, #0
 8001a24:	f04f 0300 	mov.w	r3, #0
 8001a28:	00eb      	lsls	r3, r5, #3
 8001a2a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001a2e:	00e2      	lsls	r2, r4, #3
 8001a30:	4614      	mov	r4, r2
 8001a32:	461d      	mov	r5, r3
 8001a34:	4643      	mov	r3, r8
 8001a36:	18e3      	adds	r3, r4, r3
 8001a38:	603b      	str	r3, [r7, #0]
 8001a3a:	464b      	mov	r3, r9
 8001a3c:	eb45 0303 	adc.w	r3, r5, r3
 8001a40:	607b      	str	r3, [r7, #4]
 8001a42:	f04f 0200 	mov.w	r2, #0
 8001a46:	f04f 0300 	mov.w	r3, #0
 8001a4a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001a4e:	4629      	mov	r1, r5
 8001a50:	028b      	lsls	r3, r1, #10
 8001a52:	4621      	mov	r1, r4
 8001a54:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001a58:	4621      	mov	r1, r4
 8001a5a:	028a      	lsls	r2, r1, #10
 8001a5c:	4610      	mov	r0, r2
 8001a5e:	4619      	mov	r1, r3
 8001a60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001a62:	2200      	movs	r2, #0
 8001a64:	61bb      	str	r3, [r7, #24]
 8001a66:	61fa      	str	r2, [r7, #28]
 8001a68:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a6c:	f003 ff66 	bl	800593c <__aeabi_uldivmod>
 8001a70:	4602      	mov	r2, r0
 8001a72:	460b      	mov	r3, r1
 8001a74:	4613      	mov	r3, r2
 8001a76:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001a78:	4b0b      	ldr	r3, [pc, #44]	@ (8001aa8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	0c1b      	lsrs	r3, r3, #16
 8001a7e:	f003 0303 	and.w	r3, r3, #3
 8001a82:	3301      	adds	r3, #1
 8001a84:	005b      	lsls	r3, r3, #1
 8001a86:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001a88:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001a8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001a8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a90:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001a92:	e002      	b.n	8001a9a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001a94:	4b05      	ldr	r3, [pc, #20]	@ (8001aac <HAL_RCC_GetSysClockFreq+0x204>)
 8001a96:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001a98:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001a9a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	3750      	adds	r7, #80	@ 0x50
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001aa6:	bf00      	nop
 8001aa8:	40023800 	.word	0x40023800
 8001aac:	00f42400 	.word	0x00f42400
 8001ab0:	007a1200 	.word	0x007a1200

08001ab4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ab8:	4b03      	ldr	r3, [pc, #12]	@ (8001ac8 <HAL_RCC_GetHCLKFreq+0x14>)
 8001aba:	681b      	ldr	r3, [r3, #0]
}
 8001abc:	4618      	mov	r0, r3
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr
 8001ac6:	bf00      	nop
 8001ac8:	20000000 	.word	0x20000000

08001acc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001ad0:	f7ff fff0 	bl	8001ab4 <HAL_RCC_GetHCLKFreq>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	4b05      	ldr	r3, [pc, #20]	@ (8001aec <HAL_RCC_GetPCLK1Freq+0x20>)
 8001ad8:	689b      	ldr	r3, [r3, #8]
 8001ada:	0a9b      	lsrs	r3, r3, #10
 8001adc:	f003 0307 	and.w	r3, r3, #7
 8001ae0:	4903      	ldr	r1, [pc, #12]	@ (8001af0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ae2:	5ccb      	ldrb	r3, [r1, r3]
 8001ae4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ae8:	4618      	mov	r0, r3
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	40023800 	.word	0x40023800
 8001af0:	08006a38 	.word	0x08006a38

08001af4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001af8:	f7ff ffdc 	bl	8001ab4 <HAL_RCC_GetHCLKFreq>
 8001afc:	4602      	mov	r2, r0
 8001afe:	4b05      	ldr	r3, [pc, #20]	@ (8001b14 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001b00:	689b      	ldr	r3, [r3, #8]
 8001b02:	0b5b      	lsrs	r3, r3, #13
 8001b04:	f003 0307 	and.w	r3, r3, #7
 8001b08:	4903      	ldr	r1, [pc, #12]	@ (8001b18 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b0a:	5ccb      	ldrb	r3, [r1, r3]
 8001b0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b10:	4618      	mov	r0, r3
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	40023800 	.word	0x40023800
 8001b18:	08006a38 	.word	0x08006a38

08001b1c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	b083      	sub	sp, #12
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
 8001b24:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	220f      	movs	r2, #15
 8001b2a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001b2c:	4b12      	ldr	r3, [pc, #72]	@ (8001b78 <HAL_RCC_GetClockConfig+0x5c>)
 8001b2e:	689b      	ldr	r3, [r3, #8]
 8001b30:	f003 0203 	and.w	r2, r3, #3
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001b38:	4b0f      	ldr	r3, [pc, #60]	@ (8001b78 <HAL_RCC_GetClockConfig+0x5c>)
 8001b3a:	689b      	ldr	r3, [r3, #8]
 8001b3c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001b44:	4b0c      	ldr	r3, [pc, #48]	@ (8001b78 <HAL_RCC_GetClockConfig+0x5c>)
 8001b46:	689b      	ldr	r3, [r3, #8]
 8001b48:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001b50:	4b09      	ldr	r3, [pc, #36]	@ (8001b78 <HAL_RCC_GetClockConfig+0x5c>)
 8001b52:	689b      	ldr	r3, [r3, #8]
 8001b54:	08db      	lsrs	r3, r3, #3
 8001b56:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001b5e:	4b07      	ldr	r3, [pc, #28]	@ (8001b7c <HAL_RCC_GetClockConfig+0x60>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f003 0207 	and.w	r2, r3, #7
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	601a      	str	r2, [r3, #0]
}
 8001b6a:	bf00      	nop
 8001b6c:	370c      	adds	r7, #12
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b74:	4770      	bx	lr
 8001b76:	bf00      	nop
 8001b78:	40023800 	.word	0x40023800
 8001b7c:	40023c00 	.word	0x40023c00

08001b80 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b082      	sub	sp, #8
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d101      	bne.n	8001b92 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	e041      	b.n	8001c16 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001b98:	b2db      	uxtb	r3, r3
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d106      	bne.n	8001bac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001ba6:	6878      	ldr	r0, [r7, #4]
 8001ba8:	f7fe fed8 	bl	800095c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2202      	movs	r2, #2
 8001bb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681a      	ldr	r2, [r3, #0]
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	3304      	adds	r3, #4
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	4610      	mov	r0, r2
 8001bc0:	f000 fa70 	bl	80020a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2201      	movs	r2, #1
 8001bc8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	2201      	movs	r2, #1
 8001bd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2201      	movs	r2, #1
 8001be0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2201      	movs	r2, #1
 8001be8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2201      	movs	r2, #1
 8001bf0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2201      	movs	r2, #1
 8001bf8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	2201      	movs	r2, #1
 8001c00:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2201      	movs	r2, #1
 8001c08:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2201      	movs	r2, #1
 8001c10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001c14:	2300      	movs	r3, #0
}
 8001c16:	4618      	mov	r0, r3
 8001c18:	3708      	adds	r7, #8
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}
	...

08001c20 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b085      	sub	sp, #20
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001c2e:	b2db      	uxtb	r3, r3
 8001c30:	2b01      	cmp	r3, #1
 8001c32:	d001      	beq.n	8001c38 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001c34:	2301      	movs	r3, #1
 8001c36:	e044      	b.n	8001cc2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2202      	movs	r2, #2
 8001c3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	68da      	ldr	r2, [r3, #12]
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f042 0201 	orr.w	r2, r2, #1
 8001c4e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a1e      	ldr	r2, [pc, #120]	@ (8001cd0 <HAL_TIM_Base_Start_IT+0xb0>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d018      	beq.n	8001c8c <HAL_TIM_Base_Start_IT+0x6c>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c62:	d013      	beq.n	8001c8c <HAL_TIM_Base_Start_IT+0x6c>
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a1a      	ldr	r2, [pc, #104]	@ (8001cd4 <HAL_TIM_Base_Start_IT+0xb4>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d00e      	beq.n	8001c8c <HAL_TIM_Base_Start_IT+0x6c>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	4a19      	ldr	r2, [pc, #100]	@ (8001cd8 <HAL_TIM_Base_Start_IT+0xb8>)
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d009      	beq.n	8001c8c <HAL_TIM_Base_Start_IT+0x6c>
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a17      	ldr	r2, [pc, #92]	@ (8001cdc <HAL_TIM_Base_Start_IT+0xbc>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d004      	beq.n	8001c8c <HAL_TIM_Base_Start_IT+0x6c>
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	4a16      	ldr	r2, [pc, #88]	@ (8001ce0 <HAL_TIM_Base_Start_IT+0xc0>)
 8001c88:	4293      	cmp	r3, r2
 8001c8a:	d111      	bne.n	8001cb0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	689b      	ldr	r3, [r3, #8]
 8001c92:	f003 0307 	and.w	r3, r3, #7
 8001c96:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	2b06      	cmp	r3, #6
 8001c9c:	d010      	beq.n	8001cc0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	681a      	ldr	r2, [r3, #0]
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f042 0201 	orr.w	r2, r2, #1
 8001cac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001cae:	e007      	b.n	8001cc0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	681a      	ldr	r2, [r3, #0]
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f042 0201 	orr.w	r2, r2, #1
 8001cbe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001cc0:	2300      	movs	r3, #0
}
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	3714      	adds	r7, #20
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ccc:	4770      	bx	lr
 8001cce:	bf00      	nop
 8001cd0:	40010000 	.word	0x40010000
 8001cd4:	40000400 	.word	0x40000400
 8001cd8:	40000800 	.word	0x40000800
 8001cdc:	40000c00 	.word	0x40000c00
 8001ce0:	40014000 	.word	0x40014000

08001ce4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b084      	sub	sp, #16
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	68db      	ldr	r3, [r3, #12]
 8001cf2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	691b      	ldr	r3, [r3, #16]
 8001cfa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001cfc:	68bb      	ldr	r3, [r7, #8]
 8001cfe:	f003 0302 	and.w	r3, r3, #2
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d020      	beq.n	8001d48 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	f003 0302 	and.w	r3, r3, #2
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d01b      	beq.n	8001d48 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f06f 0202 	mvn.w	r2, #2
 8001d18:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	2201      	movs	r2, #1
 8001d1e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	699b      	ldr	r3, [r3, #24]
 8001d26:	f003 0303 	and.w	r3, r3, #3
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d003      	beq.n	8001d36 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001d2e:	6878      	ldr	r0, [r7, #4]
 8001d30:	f000 f999 	bl	8002066 <HAL_TIM_IC_CaptureCallback>
 8001d34:	e005      	b.n	8001d42 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d36:	6878      	ldr	r0, [r7, #4]
 8001d38:	f000 f98b 	bl	8002052 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d3c:	6878      	ldr	r0, [r7, #4]
 8001d3e:	f000 f99c 	bl	800207a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	2200      	movs	r2, #0
 8001d46:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001d48:	68bb      	ldr	r3, [r7, #8]
 8001d4a:	f003 0304 	and.w	r3, r3, #4
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d020      	beq.n	8001d94 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	f003 0304 	and.w	r3, r3, #4
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d01b      	beq.n	8001d94 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f06f 0204 	mvn.w	r2, #4
 8001d64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	2202      	movs	r2, #2
 8001d6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	699b      	ldr	r3, [r3, #24]
 8001d72:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d003      	beq.n	8001d82 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d7a:	6878      	ldr	r0, [r7, #4]
 8001d7c:	f000 f973 	bl	8002066 <HAL_TIM_IC_CaptureCallback>
 8001d80:	e005      	b.n	8001d8e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d82:	6878      	ldr	r0, [r7, #4]
 8001d84:	f000 f965 	bl	8002052 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d88:	6878      	ldr	r0, [r7, #4]
 8001d8a:	f000 f976 	bl	800207a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	2200      	movs	r2, #0
 8001d92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001d94:	68bb      	ldr	r3, [r7, #8]
 8001d96:	f003 0308 	and.w	r3, r3, #8
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d020      	beq.n	8001de0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	f003 0308 	and.w	r3, r3, #8
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d01b      	beq.n	8001de0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f06f 0208 	mvn.w	r2, #8
 8001db0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2204      	movs	r2, #4
 8001db6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	69db      	ldr	r3, [r3, #28]
 8001dbe:	f003 0303 	and.w	r3, r3, #3
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d003      	beq.n	8001dce <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001dc6:	6878      	ldr	r0, [r7, #4]
 8001dc8:	f000 f94d 	bl	8002066 <HAL_TIM_IC_CaptureCallback>
 8001dcc:	e005      	b.n	8001dda <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001dce:	6878      	ldr	r0, [r7, #4]
 8001dd0:	f000 f93f 	bl	8002052 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001dd4:	6878      	ldr	r0, [r7, #4]
 8001dd6:	f000 f950 	bl	800207a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	2200      	movs	r2, #0
 8001dde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001de0:	68bb      	ldr	r3, [r7, #8]
 8001de2:	f003 0310 	and.w	r3, r3, #16
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d020      	beq.n	8001e2c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	f003 0310 	and.w	r3, r3, #16
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d01b      	beq.n	8001e2c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f06f 0210 	mvn.w	r2, #16
 8001dfc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	2208      	movs	r2, #8
 8001e02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	69db      	ldr	r3, [r3, #28]
 8001e0a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d003      	beq.n	8001e1a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e12:	6878      	ldr	r0, [r7, #4]
 8001e14:	f000 f927 	bl	8002066 <HAL_TIM_IC_CaptureCallback>
 8001e18:	e005      	b.n	8001e26 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e1a:	6878      	ldr	r0, [r7, #4]
 8001e1c:	f000 f919 	bl	8002052 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e20:	6878      	ldr	r0, [r7, #4]
 8001e22:	f000 f92a 	bl	800207a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	2200      	movs	r2, #0
 8001e2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001e2c:	68bb      	ldr	r3, [r7, #8]
 8001e2e:	f003 0301 	and.w	r3, r3, #1
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d00c      	beq.n	8001e50 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	f003 0301 	and.w	r3, r3, #1
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d007      	beq.n	8001e50 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f06f 0201 	mvn.w	r2, #1
 8001e48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001e4a:	6878      	ldr	r0, [r7, #4]
 8001e4c:	f7fe fbfc 	bl	8000648 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001e50:	68bb      	ldr	r3, [r7, #8]
 8001e52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d00c      	beq.n	8001e74 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d007      	beq.n	8001e74 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001e6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001e6e:	6878      	ldr	r0, [r7, #4]
 8001e70:	f000 fab0 	bl	80023d4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001e74:	68bb      	ldr	r3, [r7, #8]
 8001e76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d00c      	beq.n	8001e98 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d007      	beq.n	8001e98 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001e90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001e92:	6878      	ldr	r0, [r7, #4]
 8001e94:	f000 f8fb 	bl	800208e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001e98:	68bb      	ldr	r3, [r7, #8]
 8001e9a:	f003 0320 	and.w	r3, r3, #32
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d00c      	beq.n	8001ebc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	f003 0320 	and.w	r3, r3, #32
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d007      	beq.n	8001ebc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f06f 0220 	mvn.w	r2, #32
 8001eb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001eb6:	6878      	ldr	r0, [r7, #4]
 8001eb8:	f000 fa82 	bl	80023c0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001ebc:	bf00      	nop
 8001ebe:	3710      	adds	r7, #16
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}

08001ec4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b084      	sub	sp, #16
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
 8001ecc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001ed8:	2b01      	cmp	r3, #1
 8001eda:	d101      	bne.n	8001ee0 <HAL_TIM_ConfigClockSource+0x1c>
 8001edc:	2302      	movs	r3, #2
 8001ede:	e0b4      	b.n	800204a <HAL_TIM_ConfigClockSource+0x186>
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2202      	movs	r2, #2
 8001eec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	689b      	ldr	r3, [r3, #8]
 8001ef6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001ef8:	68bb      	ldr	r3, [r7, #8]
 8001efa:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8001efe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001f00:	68bb      	ldr	r3, [r7, #8]
 8001f02:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001f06:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	68ba      	ldr	r2, [r7, #8]
 8001f0e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001f18:	d03e      	beq.n	8001f98 <HAL_TIM_ConfigClockSource+0xd4>
 8001f1a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001f1e:	f200 8087 	bhi.w	8002030 <HAL_TIM_ConfigClockSource+0x16c>
 8001f22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001f26:	f000 8086 	beq.w	8002036 <HAL_TIM_ConfigClockSource+0x172>
 8001f2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001f2e:	d87f      	bhi.n	8002030 <HAL_TIM_ConfigClockSource+0x16c>
 8001f30:	2b70      	cmp	r3, #112	@ 0x70
 8001f32:	d01a      	beq.n	8001f6a <HAL_TIM_ConfigClockSource+0xa6>
 8001f34:	2b70      	cmp	r3, #112	@ 0x70
 8001f36:	d87b      	bhi.n	8002030 <HAL_TIM_ConfigClockSource+0x16c>
 8001f38:	2b60      	cmp	r3, #96	@ 0x60
 8001f3a:	d050      	beq.n	8001fde <HAL_TIM_ConfigClockSource+0x11a>
 8001f3c:	2b60      	cmp	r3, #96	@ 0x60
 8001f3e:	d877      	bhi.n	8002030 <HAL_TIM_ConfigClockSource+0x16c>
 8001f40:	2b50      	cmp	r3, #80	@ 0x50
 8001f42:	d03c      	beq.n	8001fbe <HAL_TIM_ConfigClockSource+0xfa>
 8001f44:	2b50      	cmp	r3, #80	@ 0x50
 8001f46:	d873      	bhi.n	8002030 <HAL_TIM_ConfigClockSource+0x16c>
 8001f48:	2b40      	cmp	r3, #64	@ 0x40
 8001f4a:	d058      	beq.n	8001ffe <HAL_TIM_ConfigClockSource+0x13a>
 8001f4c:	2b40      	cmp	r3, #64	@ 0x40
 8001f4e:	d86f      	bhi.n	8002030 <HAL_TIM_ConfigClockSource+0x16c>
 8001f50:	2b30      	cmp	r3, #48	@ 0x30
 8001f52:	d064      	beq.n	800201e <HAL_TIM_ConfigClockSource+0x15a>
 8001f54:	2b30      	cmp	r3, #48	@ 0x30
 8001f56:	d86b      	bhi.n	8002030 <HAL_TIM_ConfigClockSource+0x16c>
 8001f58:	2b20      	cmp	r3, #32
 8001f5a:	d060      	beq.n	800201e <HAL_TIM_ConfigClockSource+0x15a>
 8001f5c:	2b20      	cmp	r3, #32
 8001f5e:	d867      	bhi.n	8002030 <HAL_TIM_ConfigClockSource+0x16c>
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d05c      	beq.n	800201e <HAL_TIM_ConfigClockSource+0x15a>
 8001f64:	2b10      	cmp	r3, #16
 8001f66:	d05a      	beq.n	800201e <HAL_TIM_ConfigClockSource+0x15a>
 8001f68:	e062      	b.n	8002030 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001f7a:	f000 f993 	bl	80022a4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	689b      	ldr	r3, [r3, #8]
 8001f84:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001f86:	68bb      	ldr	r3, [r7, #8]
 8001f88:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8001f8c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	68ba      	ldr	r2, [r7, #8]
 8001f94:	609a      	str	r2, [r3, #8]
      break;
 8001f96:	e04f      	b.n	8002038 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001fa8:	f000 f97c 	bl	80022a4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	689a      	ldr	r2, [r3, #8]
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001fba:	609a      	str	r2, [r3, #8]
      break;
 8001fbc:	e03c      	b.n	8002038 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001fca:	461a      	mov	r2, r3
 8001fcc:	f000 f8f0 	bl	80021b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	2150      	movs	r1, #80	@ 0x50
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f000 f949 	bl	800226e <TIM_ITRx_SetConfig>
      break;
 8001fdc:	e02c      	b.n	8002038 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001fea:	461a      	mov	r2, r3
 8001fec:	f000 f90f 	bl	800220e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	2160      	movs	r1, #96	@ 0x60
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	f000 f939 	bl	800226e <TIM_ITRx_SetConfig>
      break;
 8001ffc:	e01c      	b.n	8002038 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800200a:	461a      	mov	r2, r3
 800200c:	f000 f8d0 	bl	80021b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	2140      	movs	r1, #64	@ 0x40
 8002016:	4618      	mov	r0, r3
 8002018:	f000 f929 	bl	800226e <TIM_ITRx_SetConfig>
      break;
 800201c:	e00c      	b.n	8002038 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681a      	ldr	r2, [r3, #0]
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	4619      	mov	r1, r3
 8002028:	4610      	mov	r0, r2
 800202a:	f000 f920 	bl	800226e <TIM_ITRx_SetConfig>
      break;
 800202e:	e003      	b.n	8002038 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002030:	2301      	movs	r3, #1
 8002032:	73fb      	strb	r3, [r7, #15]
      break;
 8002034:	e000      	b.n	8002038 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002036:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2201      	movs	r2, #1
 800203c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2200      	movs	r2, #0
 8002044:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002048:	7bfb      	ldrb	r3, [r7, #15]
}
 800204a:	4618      	mov	r0, r3
 800204c:	3710      	adds	r7, #16
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}

08002052 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002052:	b480      	push	{r7}
 8002054:	b083      	sub	sp, #12
 8002056:	af00      	add	r7, sp, #0
 8002058:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800205a:	bf00      	nop
 800205c:	370c      	adds	r7, #12
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr

08002066 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002066:	b480      	push	{r7}
 8002068:	b083      	sub	sp, #12
 800206a:	af00      	add	r7, sp, #0
 800206c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800206e:	bf00      	nop
 8002070:	370c      	adds	r7, #12
 8002072:	46bd      	mov	sp, r7
 8002074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002078:	4770      	bx	lr

0800207a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800207a:	b480      	push	{r7}
 800207c:	b083      	sub	sp, #12
 800207e:	af00      	add	r7, sp, #0
 8002080:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002082:	bf00      	nop
 8002084:	370c      	adds	r7, #12
 8002086:	46bd      	mov	sp, r7
 8002088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208c:	4770      	bx	lr

0800208e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800208e:	b480      	push	{r7}
 8002090:	b083      	sub	sp, #12
 8002092:	af00      	add	r7, sp, #0
 8002094:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002096:	bf00      	nop
 8002098:	370c      	adds	r7, #12
 800209a:	46bd      	mov	sp, r7
 800209c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a0:	4770      	bx	lr
	...

080020a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b085      	sub	sp, #20
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
 80020ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	4a37      	ldr	r2, [pc, #220]	@ (8002194 <TIM_Base_SetConfig+0xf0>)
 80020b8:	4293      	cmp	r3, r2
 80020ba:	d00f      	beq.n	80020dc <TIM_Base_SetConfig+0x38>
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80020c2:	d00b      	beq.n	80020dc <TIM_Base_SetConfig+0x38>
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	4a34      	ldr	r2, [pc, #208]	@ (8002198 <TIM_Base_SetConfig+0xf4>)
 80020c8:	4293      	cmp	r3, r2
 80020ca:	d007      	beq.n	80020dc <TIM_Base_SetConfig+0x38>
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	4a33      	ldr	r2, [pc, #204]	@ (800219c <TIM_Base_SetConfig+0xf8>)
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d003      	beq.n	80020dc <TIM_Base_SetConfig+0x38>
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	4a32      	ldr	r2, [pc, #200]	@ (80021a0 <TIM_Base_SetConfig+0xfc>)
 80020d8:	4293      	cmp	r3, r2
 80020da:	d108      	bne.n	80020ee <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80020e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	68fa      	ldr	r2, [r7, #12]
 80020ea:	4313      	orrs	r3, r2
 80020ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	4a28      	ldr	r2, [pc, #160]	@ (8002194 <TIM_Base_SetConfig+0xf0>)
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d01b      	beq.n	800212e <TIM_Base_SetConfig+0x8a>
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80020fc:	d017      	beq.n	800212e <TIM_Base_SetConfig+0x8a>
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	4a25      	ldr	r2, [pc, #148]	@ (8002198 <TIM_Base_SetConfig+0xf4>)
 8002102:	4293      	cmp	r3, r2
 8002104:	d013      	beq.n	800212e <TIM_Base_SetConfig+0x8a>
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	4a24      	ldr	r2, [pc, #144]	@ (800219c <TIM_Base_SetConfig+0xf8>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d00f      	beq.n	800212e <TIM_Base_SetConfig+0x8a>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	4a23      	ldr	r2, [pc, #140]	@ (80021a0 <TIM_Base_SetConfig+0xfc>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d00b      	beq.n	800212e <TIM_Base_SetConfig+0x8a>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	4a22      	ldr	r2, [pc, #136]	@ (80021a4 <TIM_Base_SetConfig+0x100>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d007      	beq.n	800212e <TIM_Base_SetConfig+0x8a>
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	4a21      	ldr	r2, [pc, #132]	@ (80021a8 <TIM_Base_SetConfig+0x104>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d003      	beq.n	800212e <TIM_Base_SetConfig+0x8a>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	4a20      	ldr	r2, [pc, #128]	@ (80021ac <TIM_Base_SetConfig+0x108>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d108      	bne.n	8002140 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002134:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	68db      	ldr	r3, [r3, #12]
 800213a:	68fa      	ldr	r2, [r7, #12]
 800213c:	4313      	orrs	r3, r2
 800213e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	695b      	ldr	r3, [r3, #20]
 800214a:	4313      	orrs	r3, r2
 800214c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	689a      	ldr	r2, [r3, #8]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	681a      	ldr	r2, [r3, #0]
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	4a0c      	ldr	r2, [pc, #48]	@ (8002194 <TIM_Base_SetConfig+0xf0>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d103      	bne.n	800216e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	691a      	ldr	r2, [r3, #16]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f043 0204 	orr.w	r2, r3, #4
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	2201      	movs	r2, #1
 800217e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	68fa      	ldr	r2, [r7, #12]
 8002184:	601a      	str	r2, [r3, #0]
}
 8002186:	bf00      	nop
 8002188:	3714      	adds	r7, #20
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr
 8002192:	bf00      	nop
 8002194:	40010000 	.word	0x40010000
 8002198:	40000400 	.word	0x40000400
 800219c:	40000800 	.word	0x40000800
 80021a0:	40000c00 	.word	0x40000c00
 80021a4:	40014000 	.word	0x40014000
 80021a8:	40014400 	.word	0x40014400
 80021ac:	40014800 	.word	0x40014800

080021b0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b087      	sub	sp, #28
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	60f8      	str	r0, [r7, #12]
 80021b8:	60b9      	str	r1, [r7, #8]
 80021ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	6a1b      	ldr	r3, [r3, #32]
 80021c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	6a1b      	ldr	r3, [r3, #32]
 80021c6:	f023 0201 	bic.w	r2, r3, #1
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	699b      	ldr	r3, [r3, #24]
 80021d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80021d4:	693b      	ldr	r3, [r7, #16]
 80021d6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80021da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	011b      	lsls	r3, r3, #4
 80021e0:	693a      	ldr	r2, [r7, #16]
 80021e2:	4313      	orrs	r3, r2
 80021e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80021e6:	697b      	ldr	r3, [r7, #20]
 80021e8:	f023 030a 	bic.w	r3, r3, #10
 80021ec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80021ee:	697a      	ldr	r2, [r7, #20]
 80021f0:	68bb      	ldr	r3, [r7, #8]
 80021f2:	4313      	orrs	r3, r2
 80021f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	693a      	ldr	r2, [r7, #16]
 80021fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	697a      	ldr	r2, [r7, #20]
 8002200:	621a      	str	r2, [r3, #32]
}
 8002202:	bf00      	nop
 8002204:	371c      	adds	r7, #28
 8002206:	46bd      	mov	sp, r7
 8002208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220c:	4770      	bx	lr

0800220e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800220e:	b480      	push	{r7}
 8002210:	b087      	sub	sp, #28
 8002212:	af00      	add	r7, sp, #0
 8002214:	60f8      	str	r0, [r7, #12]
 8002216:	60b9      	str	r1, [r7, #8]
 8002218:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	6a1b      	ldr	r3, [r3, #32]
 800221e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	6a1b      	ldr	r3, [r3, #32]
 8002224:	f023 0210 	bic.w	r2, r3, #16
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	699b      	ldr	r3, [r3, #24]
 8002230:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002232:	693b      	ldr	r3, [r7, #16]
 8002234:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002238:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	031b      	lsls	r3, r3, #12
 800223e:	693a      	ldr	r2, [r7, #16]
 8002240:	4313      	orrs	r3, r2
 8002242:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002244:	697b      	ldr	r3, [r7, #20]
 8002246:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800224a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800224c:	68bb      	ldr	r3, [r7, #8]
 800224e:	011b      	lsls	r3, r3, #4
 8002250:	697a      	ldr	r2, [r7, #20]
 8002252:	4313      	orrs	r3, r2
 8002254:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	693a      	ldr	r2, [r7, #16]
 800225a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	697a      	ldr	r2, [r7, #20]
 8002260:	621a      	str	r2, [r3, #32]
}
 8002262:	bf00      	nop
 8002264:	371c      	adds	r7, #28
 8002266:	46bd      	mov	sp, r7
 8002268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226c:	4770      	bx	lr

0800226e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800226e:	b480      	push	{r7}
 8002270:	b085      	sub	sp, #20
 8002272:	af00      	add	r7, sp, #0
 8002274:	6078      	str	r0, [r7, #4]
 8002276:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	689b      	ldr	r3, [r3, #8]
 800227c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002284:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002286:	683a      	ldr	r2, [r7, #0]
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	4313      	orrs	r3, r2
 800228c:	f043 0307 	orr.w	r3, r3, #7
 8002290:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	68fa      	ldr	r2, [r7, #12]
 8002296:	609a      	str	r2, [r3, #8]
}
 8002298:	bf00      	nop
 800229a:	3714      	adds	r7, #20
 800229c:	46bd      	mov	sp, r7
 800229e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a2:	4770      	bx	lr

080022a4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b087      	sub	sp, #28
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	60f8      	str	r0, [r7, #12]
 80022ac:	60b9      	str	r1, [r7, #8]
 80022ae:	607a      	str	r2, [r7, #4]
 80022b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	689b      	ldr	r3, [r3, #8]
 80022b6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80022b8:	697b      	ldr	r3, [r7, #20]
 80022ba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80022be:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	021a      	lsls	r2, r3, #8
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	431a      	orrs	r2, r3
 80022c8:	68bb      	ldr	r3, [r7, #8]
 80022ca:	4313      	orrs	r3, r2
 80022cc:	697a      	ldr	r2, [r7, #20]
 80022ce:	4313      	orrs	r3, r2
 80022d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	697a      	ldr	r2, [r7, #20]
 80022d6:	609a      	str	r2, [r3, #8]
}
 80022d8:	bf00      	nop
 80022da:	371c      	adds	r7, #28
 80022dc:	46bd      	mov	sp, r7
 80022de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e2:	4770      	bx	lr

080022e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80022e4:	b480      	push	{r7}
 80022e6:	b085      	sub	sp, #20
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
 80022ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80022f4:	2b01      	cmp	r3, #1
 80022f6:	d101      	bne.n	80022fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80022f8:	2302      	movs	r3, #2
 80022fa:	e050      	b.n	800239e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2201      	movs	r2, #1
 8002300:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2202      	movs	r2, #2
 8002308:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	689b      	ldr	r3, [r3, #8]
 800231a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002322:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	68fa      	ldr	r2, [r7, #12]
 800232a:	4313      	orrs	r3, r2
 800232c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	68fa      	ldr	r2, [r7, #12]
 8002334:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4a1c      	ldr	r2, [pc, #112]	@ (80023ac <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800233c:	4293      	cmp	r3, r2
 800233e:	d018      	beq.n	8002372 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002348:	d013      	beq.n	8002372 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4a18      	ldr	r2, [pc, #96]	@ (80023b0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002350:	4293      	cmp	r3, r2
 8002352:	d00e      	beq.n	8002372 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a16      	ldr	r2, [pc, #88]	@ (80023b4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d009      	beq.n	8002372 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	4a15      	ldr	r2, [pc, #84]	@ (80023b8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8002364:	4293      	cmp	r3, r2
 8002366:	d004      	beq.n	8002372 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	4a13      	ldr	r2, [pc, #76]	@ (80023bc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d10c      	bne.n	800238c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002372:	68bb      	ldr	r3, [r7, #8]
 8002374:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002378:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	68ba      	ldr	r2, [r7, #8]
 8002380:	4313      	orrs	r3, r2
 8002382:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	68ba      	ldr	r2, [r7, #8]
 800238a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2201      	movs	r2, #1
 8002390:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2200      	movs	r2, #0
 8002398:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800239c:	2300      	movs	r3, #0
}
 800239e:	4618      	mov	r0, r3
 80023a0:	3714      	adds	r7, #20
 80023a2:	46bd      	mov	sp, r7
 80023a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a8:	4770      	bx	lr
 80023aa:	bf00      	nop
 80023ac:	40010000 	.word	0x40010000
 80023b0:	40000400 	.word	0x40000400
 80023b4:	40000800 	.word	0x40000800
 80023b8:	40000c00 	.word	0x40000c00
 80023bc:	40014000 	.word	0x40014000

080023c0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b083      	sub	sp, #12
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80023c8:	bf00      	nop
 80023ca:	370c      	adds	r7, #12
 80023cc:	46bd      	mov	sp, r7
 80023ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d2:	4770      	bx	lr

080023d4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b083      	sub	sp, #12
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80023dc:	bf00      	nop
 80023de:	370c      	adds	r7, #12
 80023e0:	46bd      	mov	sp, r7
 80023e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e6:	4770      	bx	lr

080023e8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b082      	sub	sp, #8
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d101      	bne.n	80023fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
 80023f8:	e042      	b.n	8002480 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002400:	b2db      	uxtb	r3, r3
 8002402:	2b00      	cmp	r3, #0
 8002404:	d106      	bne.n	8002414 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2200      	movs	r2, #0
 800240a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800240e:	6878      	ldr	r0, [r7, #4]
 8002410:	f7fe facc 	bl	80009ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2224      	movs	r2, #36	@ 0x24
 8002418:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	68da      	ldr	r2, [r3, #12]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800242a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800242c:	6878      	ldr	r0, [r7, #4]
 800242e:	f000 f973 	bl	8002718 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	691a      	ldr	r2, [r3, #16]
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002440:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	695a      	ldr	r2, [r3, #20]
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002450:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	68da      	ldr	r2, [r3, #12]
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002460:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	2200      	movs	r2, #0
 8002466:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2220      	movs	r2, #32
 800246c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2220      	movs	r2, #32
 8002474:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2200      	movs	r2, #0
 800247c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800247e:	2300      	movs	r3, #0
}
 8002480:	4618      	mov	r0, r3
 8002482:	3708      	adds	r7, #8
 8002484:	46bd      	mov	sp, r7
 8002486:	bd80      	pop	{r7, pc}

08002488 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b08a      	sub	sp, #40	@ 0x28
 800248c:	af02      	add	r7, sp, #8
 800248e:	60f8      	str	r0, [r7, #12]
 8002490:	60b9      	str	r1, [r7, #8]
 8002492:	603b      	str	r3, [r7, #0]
 8002494:	4613      	mov	r3, r2
 8002496:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002498:	2300      	movs	r3, #0
 800249a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80024a2:	b2db      	uxtb	r3, r3
 80024a4:	2b20      	cmp	r3, #32
 80024a6:	d175      	bne.n	8002594 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80024a8:	68bb      	ldr	r3, [r7, #8]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d002      	beq.n	80024b4 <HAL_UART_Transmit+0x2c>
 80024ae:	88fb      	ldrh	r3, [r7, #6]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d101      	bne.n	80024b8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80024b4:	2301      	movs	r3, #1
 80024b6:	e06e      	b.n	8002596 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	2200      	movs	r2, #0
 80024bc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	2221      	movs	r2, #33	@ 0x21
 80024c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80024c6:	f7fe fc05 	bl	8000cd4 <HAL_GetTick>
 80024ca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	88fa      	ldrh	r2, [r7, #6]
 80024d0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	88fa      	ldrh	r2, [r7, #6]
 80024d6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	689b      	ldr	r3, [r3, #8]
 80024dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80024e0:	d108      	bne.n	80024f4 <HAL_UART_Transmit+0x6c>
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	691b      	ldr	r3, [r3, #16]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d104      	bne.n	80024f4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80024ea:	2300      	movs	r3, #0
 80024ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80024ee:	68bb      	ldr	r3, [r7, #8]
 80024f0:	61bb      	str	r3, [r7, #24]
 80024f2:	e003      	b.n	80024fc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80024f4:	68bb      	ldr	r3, [r7, #8]
 80024f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80024f8:	2300      	movs	r3, #0
 80024fa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80024fc:	e02e      	b.n	800255c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	9300      	str	r3, [sp, #0]
 8002502:	697b      	ldr	r3, [r7, #20]
 8002504:	2200      	movs	r2, #0
 8002506:	2180      	movs	r1, #128	@ 0x80
 8002508:	68f8      	ldr	r0, [r7, #12]
 800250a:	f000 f848 	bl	800259e <UART_WaitOnFlagUntilTimeout>
 800250e:	4603      	mov	r3, r0
 8002510:	2b00      	cmp	r3, #0
 8002512:	d005      	beq.n	8002520 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	2220      	movs	r2, #32
 8002518:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800251c:	2303      	movs	r3, #3
 800251e:	e03a      	b.n	8002596 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002520:	69fb      	ldr	r3, [r7, #28]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d10b      	bne.n	800253e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002526:	69bb      	ldr	r3, [r7, #24]
 8002528:	881b      	ldrh	r3, [r3, #0]
 800252a:	461a      	mov	r2, r3
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002534:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002536:	69bb      	ldr	r3, [r7, #24]
 8002538:	3302      	adds	r3, #2
 800253a:	61bb      	str	r3, [r7, #24]
 800253c:	e007      	b.n	800254e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800253e:	69fb      	ldr	r3, [r7, #28]
 8002540:	781a      	ldrb	r2, [r3, #0]
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002548:	69fb      	ldr	r3, [r7, #28]
 800254a:	3301      	adds	r3, #1
 800254c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002552:	b29b      	uxth	r3, r3
 8002554:	3b01      	subs	r3, #1
 8002556:	b29a      	uxth	r2, r3
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002560:	b29b      	uxth	r3, r3
 8002562:	2b00      	cmp	r3, #0
 8002564:	d1cb      	bne.n	80024fe <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	9300      	str	r3, [sp, #0]
 800256a:	697b      	ldr	r3, [r7, #20]
 800256c:	2200      	movs	r2, #0
 800256e:	2140      	movs	r1, #64	@ 0x40
 8002570:	68f8      	ldr	r0, [r7, #12]
 8002572:	f000 f814 	bl	800259e <UART_WaitOnFlagUntilTimeout>
 8002576:	4603      	mov	r3, r0
 8002578:	2b00      	cmp	r3, #0
 800257a:	d005      	beq.n	8002588 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	2220      	movs	r2, #32
 8002580:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002584:	2303      	movs	r3, #3
 8002586:	e006      	b.n	8002596 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	2220      	movs	r2, #32
 800258c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002590:	2300      	movs	r3, #0
 8002592:	e000      	b.n	8002596 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002594:	2302      	movs	r3, #2
  }
}
 8002596:	4618      	mov	r0, r3
 8002598:	3720      	adds	r7, #32
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}

0800259e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800259e:	b580      	push	{r7, lr}
 80025a0:	b086      	sub	sp, #24
 80025a2:	af00      	add	r7, sp, #0
 80025a4:	60f8      	str	r0, [r7, #12]
 80025a6:	60b9      	str	r1, [r7, #8]
 80025a8:	603b      	str	r3, [r7, #0]
 80025aa:	4613      	mov	r3, r2
 80025ac:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80025ae:	e03b      	b.n	8002628 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80025b0:	6a3b      	ldr	r3, [r7, #32]
 80025b2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80025b6:	d037      	beq.n	8002628 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80025b8:	f7fe fb8c 	bl	8000cd4 <HAL_GetTick>
 80025bc:	4602      	mov	r2, r0
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	1ad3      	subs	r3, r2, r3
 80025c2:	6a3a      	ldr	r2, [r7, #32]
 80025c4:	429a      	cmp	r2, r3
 80025c6:	d302      	bcc.n	80025ce <UART_WaitOnFlagUntilTimeout+0x30>
 80025c8:	6a3b      	ldr	r3, [r7, #32]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d101      	bne.n	80025d2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80025ce:	2303      	movs	r3, #3
 80025d0:	e03a      	b.n	8002648 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	68db      	ldr	r3, [r3, #12]
 80025d8:	f003 0304 	and.w	r3, r3, #4
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d023      	beq.n	8002628 <UART_WaitOnFlagUntilTimeout+0x8a>
 80025e0:	68bb      	ldr	r3, [r7, #8]
 80025e2:	2b80      	cmp	r3, #128	@ 0x80
 80025e4:	d020      	beq.n	8002628 <UART_WaitOnFlagUntilTimeout+0x8a>
 80025e6:	68bb      	ldr	r3, [r7, #8]
 80025e8:	2b40      	cmp	r3, #64	@ 0x40
 80025ea:	d01d      	beq.n	8002628 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f003 0308 	and.w	r3, r3, #8
 80025f6:	2b08      	cmp	r3, #8
 80025f8:	d116      	bne.n	8002628 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80025fa:	2300      	movs	r3, #0
 80025fc:	617b      	str	r3, [r7, #20]
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	617b      	str	r3, [r7, #20]
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	617b      	str	r3, [r7, #20]
 800260e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002610:	68f8      	ldr	r0, [r7, #12]
 8002612:	f000 f81d 	bl	8002650 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	2208      	movs	r2, #8
 800261a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	2200      	movs	r2, #0
 8002620:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002624:	2301      	movs	r3, #1
 8002626:	e00f      	b.n	8002648 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	681a      	ldr	r2, [r3, #0]
 800262e:	68bb      	ldr	r3, [r7, #8]
 8002630:	4013      	ands	r3, r2
 8002632:	68ba      	ldr	r2, [r7, #8]
 8002634:	429a      	cmp	r2, r3
 8002636:	bf0c      	ite	eq
 8002638:	2301      	moveq	r3, #1
 800263a:	2300      	movne	r3, #0
 800263c:	b2db      	uxtb	r3, r3
 800263e:	461a      	mov	r2, r3
 8002640:	79fb      	ldrb	r3, [r7, #7]
 8002642:	429a      	cmp	r2, r3
 8002644:	d0b4      	beq.n	80025b0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002646:	2300      	movs	r3, #0
}
 8002648:	4618      	mov	r0, r3
 800264a:	3718      	adds	r7, #24
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}

08002650 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002650:	b480      	push	{r7}
 8002652:	b095      	sub	sp, #84	@ 0x54
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	330c      	adds	r3, #12
 800265e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002660:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002662:	e853 3f00 	ldrex	r3, [r3]
 8002666:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002668:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800266a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800266e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	330c      	adds	r3, #12
 8002676:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002678:	643a      	str	r2, [r7, #64]	@ 0x40
 800267a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800267c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800267e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002680:	e841 2300 	strex	r3, r2, [r1]
 8002684:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002686:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002688:	2b00      	cmp	r3, #0
 800268a:	d1e5      	bne.n	8002658 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	3314      	adds	r3, #20
 8002692:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002694:	6a3b      	ldr	r3, [r7, #32]
 8002696:	e853 3f00 	ldrex	r3, [r3]
 800269a:	61fb      	str	r3, [r7, #28]
   return(result);
 800269c:	69fb      	ldr	r3, [r7, #28]
 800269e:	f023 0301 	bic.w	r3, r3, #1
 80026a2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	3314      	adds	r3, #20
 80026aa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80026ac:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80026ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026b0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80026b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80026b4:	e841 2300 	strex	r3, r2, [r1]
 80026b8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80026ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d1e5      	bne.n	800268c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026c4:	2b01      	cmp	r3, #1
 80026c6:	d119      	bne.n	80026fc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	330c      	adds	r3, #12
 80026ce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	e853 3f00 	ldrex	r3, [r3]
 80026d6:	60bb      	str	r3, [r7, #8]
   return(result);
 80026d8:	68bb      	ldr	r3, [r7, #8]
 80026da:	f023 0310 	bic.w	r3, r3, #16
 80026de:	647b      	str	r3, [r7, #68]	@ 0x44
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	330c      	adds	r3, #12
 80026e6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80026e8:	61ba      	str	r2, [r7, #24]
 80026ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026ec:	6979      	ldr	r1, [r7, #20]
 80026ee:	69ba      	ldr	r2, [r7, #24]
 80026f0:	e841 2300 	strex	r3, r2, [r1]
 80026f4:	613b      	str	r3, [r7, #16]
   return(result);
 80026f6:	693b      	ldr	r3, [r7, #16]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d1e5      	bne.n	80026c8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2220      	movs	r2, #32
 8002700:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2200      	movs	r2, #0
 8002708:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800270a:	bf00      	nop
 800270c:	3754      	adds	r7, #84	@ 0x54
 800270e:	46bd      	mov	sp, r7
 8002710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002714:	4770      	bx	lr
	...

08002718 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002718:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800271c:	b0c0      	sub	sp, #256	@ 0x100
 800271e:	af00      	add	r7, sp, #0
 8002720:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002724:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	691b      	ldr	r3, [r3, #16]
 800272c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002730:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002734:	68d9      	ldr	r1, [r3, #12]
 8002736:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800273a:	681a      	ldr	r2, [r3, #0]
 800273c:	ea40 0301 	orr.w	r3, r0, r1
 8002740:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002742:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002746:	689a      	ldr	r2, [r3, #8]
 8002748:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800274c:	691b      	ldr	r3, [r3, #16]
 800274e:	431a      	orrs	r2, r3
 8002750:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002754:	695b      	ldr	r3, [r3, #20]
 8002756:	431a      	orrs	r2, r3
 8002758:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800275c:	69db      	ldr	r3, [r3, #28]
 800275e:	4313      	orrs	r3, r2
 8002760:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002764:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	68db      	ldr	r3, [r3, #12]
 800276c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002770:	f021 010c 	bic.w	r1, r1, #12
 8002774:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800277e:	430b      	orrs	r3, r1
 8002780:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002782:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	695b      	ldr	r3, [r3, #20]
 800278a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800278e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002792:	6999      	ldr	r1, [r3, #24]
 8002794:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002798:	681a      	ldr	r2, [r3, #0]
 800279a:	ea40 0301 	orr.w	r3, r0, r1
 800279e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80027a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027a4:	681a      	ldr	r2, [r3, #0]
 80027a6:	4b8f      	ldr	r3, [pc, #572]	@ (80029e4 <UART_SetConfig+0x2cc>)
 80027a8:	429a      	cmp	r2, r3
 80027aa:	d005      	beq.n	80027b8 <UART_SetConfig+0xa0>
 80027ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027b0:	681a      	ldr	r2, [r3, #0]
 80027b2:	4b8d      	ldr	r3, [pc, #564]	@ (80029e8 <UART_SetConfig+0x2d0>)
 80027b4:	429a      	cmp	r2, r3
 80027b6:	d104      	bne.n	80027c2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80027b8:	f7ff f99c 	bl	8001af4 <HAL_RCC_GetPCLK2Freq>
 80027bc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80027c0:	e003      	b.n	80027ca <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80027c2:	f7ff f983 	bl	8001acc <HAL_RCC_GetPCLK1Freq>
 80027c6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80027ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027ce:	69db      	ldr	r3, [r3, #28]
 80027d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80027d4:	f040 810c 	bne.w	80029f0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80027d8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80027dc:	2200      	movs	r2, #0
 80027de:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80027e2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80027e6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80027ea:	4622      	mov	r2, r4
 80027ec:	462b      	mov	r3, r5
 80027ee:	1891      	adds	r1, r2, r2
 80027f0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80027f2:	415b      	adcs	r3, r3
 80027f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80027f6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80027fa:	4621      	mov	r1, r4
 80027fc:	eb12 0801 	adds.w	r8, r2, r1
 8002800:	4629      	mov	r1, r5
 8002802:	eb43 0901 	adc.w	r9, r3, r1
 8002806:	f04f 0200 	mov.w	r2, #0
 800280a:	f04f 0300 	mov.w	r3, #0
 800280e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002812:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002816:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800281a:	4690      	mov	r8, r2
 800281c:	4699      	mov	r9, r3
 800281e:	4623      	mov	r3, r4
 8002820:	eb18 0303 	adds.w	r3, r8, r3
 8002824:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002828:	462b      	mov	r3, r5
 800282a:	eb49 0303 	adc.w	r3, r9, r3
 800282e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002832:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002836:	685b      	ldr	r3, [r3, #4]
 8002838:	2200      	movs	r2, #0
 800283a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800283e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002842:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002846:	460b      	mov	r3, r1
 8002848:	18db      	adds	r3, r3, r3
 800284a:	653b      	str	r3, [r7, #80]	@ 0x50
 800284c:	4613      	mov	r3, r2
 800284e:	eb42 0303 	adc.w	r3, r2, r3
 8002852:	657b      	str	r3, [r7, #84]	@ 0x54
 8002854:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002858:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800285c:	f003 f86e 	bl	800593c <__aeabi_uldivmod>
 8002860:	4602      	mov	r2, r0
 8002862:	460b      	mov	r3, r1
 8002864:	4b61      	ldr	r3, [pc, #388]	@ (80029ec <UART_SetConfig+0x2d4>)
 8002866:	fba3 2302 	umull	r2, r3, r3, r2
 800286a:	095b      	lsrs	r3, r3, #5
 800286c:	011c      	lsls	r4, r3, #4
 800286e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002872:	2200      	movs	r2, #0
 8002874:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002878:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800287c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002880:	4642      	mov	r2, r8
 8002882:	464b      	mov	r3, r9
 8002884:	1891      	adds	r1, r2, r2
 8002886:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002888:	415b      	adcs	r3, r3
 800288a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800288c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002890:	4641      	mov	r1, r8
 8002892:	eb12 0a01 	adds.w	sl, r2, r1
 8002896:	4649      	mov	r1, r9
 8002898:	eb43 0b01 	adc.w	fp, r3, r1
 800289c:	f04f 0200 	mov.w	r2, #0
 80028a0:	f04f 0300 	mov.w	r3, #0
 80028a4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80028a8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80028ac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80028b0:	4692      	mov	sl, r2
 80028b2:	469b      	mov	fp, r3
 80028b4:	4643      	mov	r3, r8
 80028b6:	eb1a 0303 	adds.w	r3, sl, r3
 80028ba:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80028be:	464b      	mov	r3, r9
 80028c0:	eb4b 0303 	adc.w	r3, fp, r3
 80028c4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80028c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	2200      	movs	r2, #0
 80028d0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80028d4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80028d8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80028dc:	460b      	mov	r3, r1
 80028de:	18db      	adds	r3, r3, r3
 80028e0:	643b      	str	r3, [r7, #64]	@ 0x40
 80028e2:	4613      	mov	r3, r2
 80028e4:	eb42 0303 	adc.w	r3, r2, r3
 80028e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80028ea:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80028ee:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80028f2:	f003 f823 	bl	800593c <__aeabi_uldivmod>
 80028f6:	4602      	mov	r2, r0
 80028f8:	460b      	mov	r3, r1
 80028fa:	4611      	mov	r1, r2
 80028fc:	4b3b      	ldr	r3, [pc, #236]	@ (80029ec <UART_SetConfig+0x2d4>)
 80028fe:	fba3 2301 	umull	r2, r3, r3, r1
 8002902:	095b      	lsrs	r3, r3, #5
 8002904:	2264      	movs	r2, #100	@ 0x64
 8002906:	fb02 f303 	mul.w	r3, r2, r3
 800290a:	1acb      	subs	r3, r1, r3
 800290c:	00db      	lsls	r3, r3, #3
 800290e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002912:	4b36      	ldr	r3, [pc, #216]	@ (80029ec <UART_SetConfig+0x2d4>)
 8002914:	fba3 2302 	umull	r2, r3, r3, r2
 8002918:	095b      	lsrs	r3, r3, #5
 800291a:	005b      	lsls	r3, r3, #1
 800291c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002920:	441c      	add	r4, r3
 8002922:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002926:	2200      	movs	r2, #0
 8002928:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800292c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002930:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002934:	4642      	mov	r2, r8
 8002936:	464b      	mov	r3, r9
 8002938:	1891      	adds	r1, r2, r2
 800293a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800293c:	415b      	adcs	r3, r3
 800293e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002940:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002944:	4641      	mov	r1, r8
 8002946:	1851      	adds	r1, r2, r1
 8002948:	6339      	str	r1, [r7, #48]	@ 0x30
 800294a:	4649      	mov	r1, r9
 800294c:	414b      	adcs	r3, r1
 800294e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002950:	f04f 0200 	mov.w	r2, #0
 8002954:	f04f 0300 	mov.w	r3, #0
 8002958:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800295c:	4659      	mov	r1, fp
 800295e:	00cb      	lsls	r3, r1, #3
 8002960:	4651      	mov	r1, sl
 8002962:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002966:	4651      	mov	r1, sl
 8002968:	00ca      	lsls	r2, r1, #3
 800296a:	4610      	mov	r0, r2
 800296c:	4619      	mov	r1, r3
 800296e:	4603      	mov	r3, r0
 8002970:	4642      	mov	r2, r8
 8002972:	189b      	adds	r3, r3, r2
 8002974:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002978:	464b      	mov	r3, r9
 800297a:	460a      	mov	r2, r1
 800297c:	eb42 0303 	adc.w	r3, r2, r3
 8002980:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002984:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	2200      	movs	r2, #0
 800298c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002990:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002994:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002998:	460b      	mov	r3, r1
 800299a:	18db      	adds	r3, r3, r3
 800299c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800299e:	4613      	mov	r3, r2
 80029a0:	eb42 0303 	adc.w	r3, r2, r3
 80029a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80029a6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80029aa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80029ae:	f002 ffc5 	bl	800593c <__aeabi_uldivmod>
 80029b2:	4602      	mov	r2, r0
 80029b4:	460b      	mov	r3, r1
 80029b6:	4b0d      	ldr	r3, [pc, #52]	@ (80029ec <UART_SetConfig+0x2d4>)
 80029b8:	fba3 1302 	umull	r1, r3, r3, r2
 80029bc:	095b      	lsrs	r3, r3, #5
 80029be:	2164      	movs	r1, #100	@ 0x64
 80029c0:	fb01 f303 	mul.w	r3, r1, r3
 80029c4:	1ad3      	subs	r3, r2, r3
 80029c6:	00db      	lsls	r3, r3, #3
 80029c8:	3332      	adds	r3, #50	@ 0x32
 80029ca:	4a08      	ldr	r2, [pc, #32]	@ (80029ec <UART_SetConfig+0x2d4>)
 80029cc:	fba2 2303 	umull	r2, r3, r2, r3
 80029d0:	095b      	lsrs	r3, r3, #5
 80029d2:	f003 0207 	and.w	r2, r3, #7
 80029d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4422      	add	r2, r4
 80029de:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80029e0:	e106      	b.n	8002bf0 <UART_SetConfig+0x4d8>
 80029e2:	bf00      	nop
 80029e4:	40011000 	.word	0x40011000
 80029e8:	40011400 	.word	0x40011400
 80029ec:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80029f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80029f4:	2200      	movs	r2, #0
 80029f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80029fa:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80029fe:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002a02:	4642      	mov	r2, r8
 8002a04:	464b      	mov	r3, r9
 8002a06:	1891      	adds	r1, r2, r2
 8002a08:	6239      	str	r1, [r7, #32]
 8002a0a:	415b      	adcs	r3, r3
 8002a0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a0e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002a12:	4641      	mov	r1, r8
 8002a14:	1854      	adds	r4, r2, r1
 8002a16:	4649      	mov	r1, r9
 8002a18:	eb43 0501 	adc.w	r5, r3, r1
 8002a1c:	f04f 0200 	mov.w	r2, #0
 8002a20:	f04f 0300 	mov.w	r3, #0
 8002a24:	00eb      	lsls	r3, r5, #3
 8002a26:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002a2a:	00e2      	lsls	r2, r4, #3
 8002a2c:	4614      	mov	r4, r2
 8002a2e:	461d      	mov	r5, r3
 8002a30:	4643      	mov	r3, r8
 8002a32:	18e3      	adds	r3, r4, r3
 8002a34:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002a38:	464b      	mov	r3, r9
 8002a3a:	eb45 0303 	adc.w	r3, r5, r3
 8002a3e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002a42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	2200      	movs	r2, #0
 8002a4a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002a4e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002a52:	f04f 0200 	mov.w	r2, #0
 8002a56:	f04f 0300 	mov.w	r3, #0
 8002a5a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002a5e:	4629      	mov	r1, r5
 8002a60:	008b      	lsls	r3, r1, #2
 8002a62:	4621      	mov	r1, r4
 8002a64:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002a68:	4621      	mov	r1, r4
 8002a6a:	008a      	lsls	r2, r1, #2
 8002a6c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002a70:	f002 ff64 	bl	800593c <__aeabi_uldivmod>
 8002a74:	4602      	mov	r2, r0
 8002a76:	460b      	mov	r3, r1
 8002a78:	4b60      	ldr	r3, [pc, #384]	@ (8002bfc <UART_SetConfig+0x4e4>)
 8002a7a:	fba3 2302 	umull	r2, r3, r3, r2
 8002a7e:	095b      	lsrs	r3, r3, #5
 8002a80:	011c      	lsls	r4, r3, #4
 8002a82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002a86:	2200      	movs	r2, #0
 8002a88:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002a8c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002a90:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002a94:	4642      	mov	r2, r8
 8002a96:	464b      	mov	r3, r9
 8002a98:	1891      	adds	r1, r2, r2
 8002a9a:	61b9      	str	r1, [r7, #24]
 8002a9c:	415b      	adcs	r3, r3
 8002a9e:	61fb      	str	r3, [r7, #28]
 8002aa0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002aa4:	4641      	mov	r1, r8
 8002aa6:	1851      	adds	r1, r2, r1
 8002aa8:	6139      	str	r1, [r7, #16]
 8002aaa:	4649      	mov	r1, r9
 8002aac:	414b      	adcs	r3, r1
 8002aae:	617b      	str	r3, [r7, #20]
 8002ab0:	f04f 0200 	mov.w	r2, #0
 8002ab4:	f04f 0300 	mov.w	r3, #0
 8002ab8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002abc:	4659      	mov	r1, fp
 8002abe:	00cb      	lsls	r3, r1, #3
 8002ac0:	4651      	mov	r1, sl
 8002ac2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002ac6:	4651      	mov	r1, sl
 8002ac8:	00ca      	lsls	r2, r1, #3
 8002aca:	4610      	mov	r0, r2
 8002acc:	4619      	mov	r1, r3
 8002ace:	4603      	mov	r3, r0
 8002ad0:	4642      	mov	r2, r8
 8002ad2:	189b      	adds	r3, r3, r2
 8002ad4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002ad8:	464b      	mov	r3, r9
 8002ada:	460a      	mov	r2, r1
 8002adc:	eb42 0303 	adc.w	r3, r2, r3
 8002ae0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002ae4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	2200      	movs	r2, #0
 8002aec:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002aee:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002af0:	f04f 0200 	mov.w	r2, #0
 8002af4:	f04f 0300 	mov.w	r3, #0
 8002af8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002afc:	4649      	mov	r1, r9
 8002afe:	008b      	lsls	r3, r1, #2
 8002b00:	4641      	mov	r1, r8
 8002b02:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002b06:	4641      	mov	r1, r8
 8002b08:	008a      	lsls	r2, r1, #2
 8002b0a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002b0e:	f002 ff15 	bl	800593c <__aeabi_uldivmod>
 8002b12:	4602      	mov	r2, r0
 8002b14:	460b      	mov	r3, r1
 8002b16:	4611      	mov	r1, r2
 8002b18:	4b38      	ldr	r3, [pc, #224]	@ (8002bfc <UART_SetConfig+0x4e4>)
 8002b1a:	fba3 2301 	umull	r2, r3, r3, r1
 8002b1e:	095b      	lsrs	r3, r3, #5
 8002b20:	2264      	movs	r2, #100	@ 0x64
 8002b22:	fb02 f303 	mul.w	r3, r2, r3
 8002b26:	1acb      	subs	r3, r1, r3
 8002b28:	011b      	lsls	r3, r3, #4
 8002b2a:	3332      	adds	r3, #50	@ 0x32
 8002b2c:	4a33      	ldr	r2, [pc, #204]	@ (8002bfc <UART_SetConfig+0x4e4>)
 8002b2e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b32:	095b      	lsrs	r3, r3, #5
 8002b34:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002b38:	441c      	add	r4, r3
 8002b3a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002b3e:	2200      	movs	r2, #0
 8002b40:	673b      	str	r3, [r7, #112]	@ 0x70
 8002b42:	677a      	str	r2, [r7, #116]	@ 0x74
 8002b44:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002b48:	4642      	mov	r2, r8
 8002b4a:	464b      	mov	r3, r9
 8002b4c:	1891      	adds	r1, r2, r2
 8002b4e:	60b9      	str	r1, [r7, #8]
 8002b50:	415b      	adcs	r3, r3
 8002b52:	60fb      	str	r3, [r7, #12]
 8002b54:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002b58:	4641      	mov	r1, r8
 8002b5a:	1851      	adds	r1, r2, r1
 8002b5c:	6039      	str	r1, [r7, #0]
 8002b5e:	4649      	mov	r1, r9
 8002b60:	414b      	adcs	r3, r1
 8002b62:	607b      	str	r3, [r7, #4]
 8002b64:	f04f 0200 	mov.w	r2, #0
 8002b68:	f04f 0300 	mov.w	r3, #0
 8002b6c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002b70:	4659      	mov	r1, fp
 8002b72:	00cb      	lsls	r3, r1, #3
 8002b74:	4651      	mov	r1, sl
 8002b76:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002b7a:	4651      	mov	r1, sl
 8002b7c:	00ca      	lsls	r2, r1, #3
 8002b7e:	4610      	mov	r0, r2
 8002b80:	4619      	mov	r1, r3
 8002b82:	4603      	mov	r3, r0
 8002b84:	4642      	mov	r2, r8
 8002b86:	189b      	adds	r3, r3, r2
 8002b88:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002b8a:	464b      	mov	r3, r9
 8002b8c:	460a      	mov	r2, r1
 8002b8e:	eb42 0303 	adc.w	r3, r2, r3
 8002b92:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002b94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b98:	685b      	ldr	r3, [r3, #4]
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	663b      	str	r3, [r7, #96]	@ 0x60
 8002b9e:	667a      	str	r2, [r7, #100]	@ 0x64
 8002ba0:	f04f 0200 	mov.w	r2, #0
 8002ba4:	f04f 0300 	mov.w	r3, #0
 8002ba8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002bac:	4649      	mov	r1, r9
 8002bae:	008b      	lsls	r3, r1, #2
 8002bb0:	4641      	mov	r1, r8
 8002bb2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002bb6:	4641      	mov	r1, r8
 8002bb8:	008a      	lsls	r2, r1, #2
 8002bba:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002bbe:	f002 febd 	bl	800593c <__aeabi_uldivmod>
 8002bc2:	4602      	mov	r2, r0
 8002bc4:	460b      	mov	r3, r1
 8002bc6:	4b0d      	ldr	r3, [pc, #52]	@ (8002bfc <UART_SetConfig+0x4e4>)
 8002bc8:	fba3 1302 	umull	r1, r3, r3, r2
 8002bcc:	095b      	lsrs	r3, r3, #5
 8002bce:	2164      	movs	r1, #100	@ 0x64
 8002bd0:	fb01 f303 	mul.w	r3, r1, r3
 8002bd4:	1ad3      	subs	r3, r2, r3
 8002bd6:	011b      	lsls	r3, r3, #4
 8002bd8:	3332      	adds	r3, #50	@ 0x32
 8002bda:	4a08      	ldr	r2, [pc, #32]	@ (8002bfc <UART_SetConfig+0x4e4>)
 8002bdc:	fba2 2303 	umull	r2, r3, r2, r3
 8002be0:	095b      	lsrs	r3, r3, #5
 8002be2:	f003 020f 	and.w	r2, r3, #15
 8002be6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4422      	add	r2, r4
 8002bee:	609a      	str	r2, [r3, #8]
}
 8002bf0:	bf00      	nop
 8002bf2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002bfc:	51eb851f 	.word	0x51eb851f

08002c00 <__NVIC_SetPriority>:
{
 8002c00:	b480      	push	{r7}
 8002c02:	b083      	sub	sp, #12
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	4603      	mov	r3, r0
 8002c08:	6039      	str	r1, [r7, #0]
 8002c0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	db0a      	blt.n	8002c2a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	b2da      	uxtb	r2, r3
 8002c18:	490c      	ldr	r1, [pc, #48]	@ (8002c4c <__NVIC_SetPriority+0x4c>)
 8002c1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c1e:	0112      	lsls	r2, r2, #4
 8002c20:	b2d2      	uxtb	r2, r2
 8002c22:	440b      	add	r3, r1
 8002c24:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002c28:	e00a      	b.n	8002c40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	b2da      	uxtb	r2, r3
 8002c2e:	4908      	ldr	r1, [pc, #32]	@ (8002c50 <__NVIC_SetPriority+0x50>)
 8002c30:	79fb      	ldrb	r3, [r7, #7]
 8002c32:	f003 030f 	and.w	r3, r3, #15
 8002c36:	3b04      	subs	r3, #4
 8002c38:	0112      	lsls	r2, r2, #4
 8002c3a:	b2d2      	uxtb	r2, r2
 8002c3c:	440b      	add	r3, r1
 8002c3e:	761a      	strb	r2, [r3, #24]
}
 8002c40:	bf00      	nop
 8002c42:	370c      	adds	r7, #12
 8002c44:	46bd      	mov	sp, r7
 8002c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4a:	4770      	bx	lr
 8002c4c:	e000e100 	.word	0xe000e100
 8002c50:	e000ed00 	.word	0xe000ed00

08002c54 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8002c54:	b580      	push	{r7, lr}
 8002c56:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8002c58:	4b05      	ldr	r3, [pc, #20]	@ (8002c70 <SysTick_Handler+0x1c>)
 8002c5a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8002c5c:	f001 fd46 	bl	80046ec <xTaskGetSchedulerState>
 8002c60:	4603      	mov	r3, r0
 8002c62:	2b01      	cmp	r3, #1
 8002c64:	d001      	beq.n	8002c6a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8002c66:	f002 fb3f 	bl	80052e8 <xPortSysTickHandler>
  }
}
 8002c6a:	bf00      	nop
 8002c6c:	bd80      	pop	{r7, pc}
 8002c6e:	bf00      	nop
 8002c70:	e000e010 	.word	0xe000e010

08002c74 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8002c74:	b580      	push	{r7, lr}
 8002c76:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8002c78:	2100      	movs	r1, #0
 8002c7a:	f06f 0004 	mvn.w	r0, #4
 8002c7e:	f7ff ffbf 	bl	8002c00 <__NVIC_SetPriority>
#endif
}
 8002c82:	bf00      	nop
 8002c84:	bd80      	pop	{r7, pc}
	...

08002c88 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8002c88:	b480      	push	{r7}
 8002c8a:	b083      	sub	sp, #12
 8002c8c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002c8e:	f3ef 8305 	mrs	r3, IPSR
 8002c92:	603b      	str	r3, [r7, #0]
  return(result);
 8002c94:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d003      	beq.n	8002ca2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8002c9a:	f06f 0305 	mvn.w	r3, #5
 8002c9e:	607b      	str	r3, [r7, #4]
 8002ca0:	e00c      	b.n	8002cbc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8002ca2:	4b0a      	ldr	r3, [pc, #40]	@ (8002ccc <osKernelInitialize+0x44>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d105      	bne.n	8002cb6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8002caa:	4b08      	ldr	r3, [pc, #32]	@ (8002ccc <osKernelInitialize+0x44>)
 8002cac:	2201      	movs	r2, #1
 8002cae:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	607b      	str	r3, [r7, #4]
 8002cb4:	e002      	b.n	8002cbc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8002cb6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002cba:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002cbc:	687b      	ldr	r3, [r7, #4]
}
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	370c      	adds	r7, #12
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc8:	4770      	bx	lr
 8002cca:	bf00      	nop
 8002ccc:	20000240 	.word	0x20000240

08002cd0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b082      	sub	sp, #8
 8002cd4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002cd6:	f3ef 8305 	mrs	r3, IPSR
 8002cda:	603b      	str	r3, [r7, #0]
  return(result);
 8002cdc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d003      	beq.n	8002cea <osKernelStart+0x1a>
    stat = osErrorISR;
 8002ce2:	f06f 0305 	mvn.w	r3, #5
 8002ce6:	607b      	str	r3, [r7, #4]
 8002ce8:	e010      	b.n	8002d0c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8002cea:	4b0b      	ldr	r3, [pc, #44]	@ (8002d18 <osKernelStart+0x48>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	2b01      	cmp	r3, #1
 8002cf0:	d109      	bne.n	8002d06 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8002cf2:	f7ff ffbf 	bl	8002c74 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8002cf6:	4b08      	ldr	r3, [pc, #32]	@ (8002d18 <osKernelStart+0x48>)
 8002cf8:	2202      	movs	r2, #2
 8002cfa:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8002cfc:	f001 f892 	bl	8003e24 <vTaskStartScheduler>
      stat = osOK;
 8002d00:	2300      	movs	r3, #0
 8002d02:	607b      	str	r3, [r7, #4]
 8002d04:	e002      	b.n	8002d0c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8002d06:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002d0a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002d0c:	687b      	ldr	r3, [r7, #4]
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	3708      	adds	r7, #8
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	bf00      	nop
 8002d18:	20000240 	.word	0x20000240

08002d1c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b08e      	sub	sp, #56	@ 0x38
 8002d20:	af04      	add	r7, sp, #16
 8002d22:	60f8      	str	r0, [r7, #12]
 8002d24:	60b9      	str	r1, [r7, #8]
 8002d26:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8002d28:	2300      	movs	r3, #0
 8002d2a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002d2c:	f3ef 8305 	mrs	r3, IPSR
 8002d30:	617b      	str	r3, [r7, #20]
  return(result);
 8002d32:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d17e      	bne.n	8002e36 <osThreadNew+0x11a>
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d07b      	beq.n	8002e36 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8002d3e:	2380      	movs	r3, #128	@ 0x80
 8002d40:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8002d42:	2318      	movs	r3, #24
 8002d44:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8002d46:	2300      	movs	r3, #0
 8002d48:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8002d4a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002d4e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d045      	beq.n	8002de2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d002      	beq.n	8002d64 <osThreadNew+0x48>
        name = attr->name;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	699b      	ldr	r3, [r3, #24]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d002      	beq.n	8002d72 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	699b      	ldr	r3, [r3, #24]
 8002d70:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8002d72:	69fb      	ldr	r3, [r7, #28]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d008      	beq.n	8002d8a <osThreadNew+0x6e>
 8002d78:	69fb      	ldr	r3, [r7, #28]
 8002d7a:	2b38      	cmp	r3, #56	@ 0x38
 8002d7c:	d805      	bhi.n	8002d8a <osThreadNew+0x6e>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	f003 0301 	and.w	r3, r3, #1
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d001      	beq.n	8002d8e <osThreadNew+0x72>
        return (NULL);
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	e054      	b.n	8002e38 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	695b      	ldr	r3, [r3, #20]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d003      	beq.n	8002d9e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	695b      	ldr	r3, [r3, #20]
 8002d9a:	089b      	lsrs	r3, r3, #2
 8002d9c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	689b      	ldr	r3, [r3, #8]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d00e      	beq.n	8002dc4 <osThreadNew+0xa8>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	68db      	ldr	r3, [r3, #12]
 8002daa:	2ba7      	cmp	r3, #167	@ 0xa7
 8002dac:	d90a      	bls.n	8002dc4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d006      	beq.n	8002dc4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	695b      	ldr	r3, [r3, #20]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d002      	beq.n	8002dc4 <osThreadNew+0xa8>
        mem = 1;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	61bb      	str	r3, [r7, #24]
 8002dc2:	e010      	b.n	8002de6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	689b      	ldr	r3, [r3, #8]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d10c      	bne.n	8002de6 <osThreadNew+0xca>
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	68db      	ldr	r3, [r3, #12]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d108      	bne.n	8002de6 <osThreadNew+0xca>
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	691b      	ldr	r3, [r3, #16]
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d104      	bne.n	8002de6 <osThreadNew+0xca>
          mem = 0;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	61bb      	str	r3, [r7, #24]
 8002de0:	e001      	b.n	8002de6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8002de2:	2300      	movs	r3, #0
 8002de4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8002de6:	69bb      	ldr	r3, [r7, #24]
 8002de8:	2b01      	cmp	r3, #1
 8002dea:	d110      	bne.n	8002e0e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8002df0:	687a      	ldr	r2, [r7, #4]
 8002df2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002df4:	9202      	str	r2, [sp, #8]
 8002df6:	9301      	str	r3, [sp, #4]
 8002df8:	69fb      	ldr	r3, [r7, #28]
 8002dfa:	9300      	str	r3, [sp, #0]
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	6a3a      	ldr	r2, [r7, #32]
 8002e00:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002e02:	68f8      	ldr	r0, [r7, #12]
 8002e04:	f000 fe1a 	bl	8003a3c <xTaskCreateStatic>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	613b      	str	r3, [r7, #16]
 8002e0c:	e013      	b.n	8002e36 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8002e0e:	69bb      	ldr	r3, [r7, #24]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d110      	bne.n	8002e36 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8002e14:	6a3b      	ldr	r3, [r7, #32]
 8002e16:	b29a      	uxth	r2, r3
 8002e18:	f107 0310 	add.w	r3, r7, #16
 8002e1c:	9301      	str	r3, [sp, #4]
 8002e1e:	69fb      	ldr	r3, [r7, #28]
 8002e20:	9300      	str	r3, [sp, #0]
 8002e22:	68bb      	ldr	r3, [r7, #8]
 8002e24:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002e26:	68f8      	ldr	r0, [r7, #12]
 8002e28:	f000 fe68 	bl	8003afc <xTaskCreate>
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	2b01      	cmp	r3, #1
 8002e30:	d001      	beq.n	8002e36 <osThreadNew+0x11a>
            hTask = NULL;
 8002e32:	2300      	movs	r3, #0
 8002e34:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8002e36:	693b      	ldr	r3, [r7, #16]
}
 8002e38:	4618      	mov	r0, r3
 8002e3a:	3728      	adds	r7, #40	@ 0x28
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	bd80      	pop	{r7, pc}

08002e40 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b084      	sub	sp, #16
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002e48:	f3ef 8305 	mrs	r3, IPSR
 8002e4c:	60bb      	str	r3, [r7, #8]
  return(result);
 8002e4e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d003      	beq.n	8002e5c <osDelay+0x1c>
    stat = osErrorISR;
 8002e54:	f06f 0305 	mvn.w	r3, #5
 8002e58:	60fb      	str	r3, [r7, #12]
 8002e5a:	e007      	b.n	8002e6c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d002      	beq.n	8002e6c <osDelay+0x2c>
      vTaskDelay(ticks);
 8002e66:	6878      	ldr	r0, [r7, #4]
 8002e68:	f000 ffa6 	bl	8003db8 <vTaskDelay>
    }
  }

  return (stat);
 8002e6c:	68fb      	ldr	r3, [r7, #12]
}
 8002e6e:	4618      	mov	r0, r3
 8002e70:	3710      	adds	r7, #16
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bd80      	pop	{r7, pc}
	...

08002e78 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002e78:	b480      	push	{r7}
 8002e7a:	b085      	sub	sp, #20
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	60f8      	str	r0, [r7, #12]
 8002e80:	60b9      	str	r1, [r7, #8]
 8002e82:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	4a07      	ldr	r2, [pc, #28]	@ (8002ea4 <vApplicationGetIdleTaskMemory+0x2c>)
 8002e88:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002e8a:	68bb      	ldr	r3, [r7, #8]
 8002e8c:	4a06      	ldr	r2, [pc, #24]	@ (8002ea8 <vApplicationGetIdleTaskMemory+0x30>)
 8002e8e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2280      	movs	r2, #128	@ 0x80
 8002e94:	601a      	str	r2, [r3, #0]
}
 8002e96:	bf00      	nop
 8002e98:	3714      	adds	r7, #20
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea0:	4770      	bx	lr
 8002ea2:	bf00      	nop
 8002ea4:	20000244 	.word	0x20000244
 8002ea8:	200002ec 	.word	0x200002ec

08002eac <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002eac:	b480      	push	{r7}
 8002eae:	b085      	sub	sp, #20
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	60f8      	str	r0, [r7, #12]
 8002eb4:	60b9      	str	r1, [r7, #8]
 8002eb6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	4a07      	ldr	r2, [pc, #28]	@ (8002ed8 <vApplicationGetTimerTaskMemory+0x2c>)
 8002ebc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002ebe:	68bb      	ldr	r3, [r7, #8]
 8002ec0:	4a06      	ldr	r2, [pc, #24]	@ (8002edc <vApplicationGetTimerTaskMemory+0x30>)
 8002ec2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002eca:	601a      	str	r2, [r3, #0]
}
 8002ecc:	bf00      	nop
 8002ece:	3714      	adds	r7, #20
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed6:	4770      	bx	lr
 8002ed8:	200004ec 	.word	0x200004ec
 8002edc:	20000594 	.word	0x20000594

08002ee0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b083      	sub	sp, #12
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	f103 0208 	add.w	r2, r3, #8
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002ef8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	f103 0208 	add.w	r2, r3, #8
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	f103 0208 	add.w	r2, r3, #8
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2200      	movs	r2, #0
 8002f12:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002f14:	bf00      	nop
 8002f16:	370c      	adds	r7, #12
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1e:	4770      	bx	lr

08002f20 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002f20:	b480      	push	{r7}
 8002f22:	b083      	sub	sp, #12
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002f2e:	bf00      	nop
 8002f30:	370c      	adds	r7, #12
 8002f32:	46bd      	mov	sp, r7
 8002f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f38:	4770      	bx	lr

08002f3a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002f3a:	b480      	push	{r7}
 8002f3c:	b085      	sub	sp, #20
 8002f3e:	af00      	add	r7, sp, #0
 8002f40:	6078      	str	r0, [r7, #4]
 8002f42:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	68fa      	ldr	r2, [r7, #12]
 8002f4e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	689a      	ldr	r2, [r3, #8]
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	689b      	ldr	r3, [r3, #8]
 8002f5c:	683a      	ldr	r2, [r7, #0]
 8002f5e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	683a      	ldr	r2, [r7, #0]
 8002f64:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	687a      	ldr	r2, [r7, #4]
 8002f6a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	1c5a      	adds	r2, r3, #1
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	601a      	str	r2, [r3, #0]
}
 8002f76:	bf00      	nop
 8002f78:	3714      	adds	r7, #20
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f80:	4770      	bx	lr

08002f82 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002f82:	b480      	push	{r7}
 8002f84:	b085      	sub	sp, #20
 8002f86:	af00      	add	r7, sp, #0
 8002f88:	6078      	str	r0, [r7, #4]
 8002f8a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002f92:	68bb      	ldr	r3, [r7, #8]
 8002f94:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002f98:	d103      	bne.n	8002fa2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	691b      	ldr	r3, [r3, #16]
 8002f9e:	60fb      	str	r3, [r7, #12]
 8002fa0:	e00c      	b.n	8002fbc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	3308      	adds	r3, #8
 8002fa6:	60fb      	str	r3, [r7, #12]
 8002fa8:	e002      	b.n	8002fb0 <vListInsert+0x2e>
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	60fb      	str	r3, [r7, #12]
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	68ba      	ldr	r2, [r7, #8]
 8002fb8:	429a      	cmp	r2, r3
 8002fba:	d2f6      	bcs.n	8002faa <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	685a      	ldr	r2, [r3, #4]
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	683a      	ldr	r2, [r7, #0]
 8002fca:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	68fa      	ldr	r2, [r7, #12]
 8002fd0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	683a      	ldr	r2, [r7, #0]
 8002fd6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	687a      	ldr	r2, [r7, #4]
 8002fdc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	1c5a      	adds	r2, r3, #1
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	601a      	str	r2, [r3, #0]
}
 8002fe8:	bf00      	nop
 8002fea:	3714      	adds	r7, #20
 8002fec:	46bd      	mov	sp, r7
 8002fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff2:	4770      	bx	lr

08002ff4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b085      	sub	sp, #20
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	691b      	ldr	r3, [r3, #16]
 8003000:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	687a      	ldr	r2, [r7, #4]
 8003008:	6892      	ldr	r2, [r2, #8]
 800300a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	689b      	ldr	r3, [r3, #8]
 8003010:	687a      	ldr	r2, [r7, #4]
 8003012:	6852      	ldr	r2, [r2, #4]
 8003014:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	687a      	ldr	r2, [r7, #4]
 800301c:	429a      	cmp	r2, r3
 800301e:	d103      	bne.n	8003028 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	689a      	ldr	r2, [r3, #8]
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2200      	movs	r2, #0
 800302c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	1e5a      	subs	r2, r3, #1
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
}
 800303c:	4618      	mov	r0, r3
 800303e:	3714      	adds	r7, #20
 8003040:	46bd      	mov	sp, r7
 8003042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003046:	4770      	bx	lr

08003048 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b084      	sub	sp, #16
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
 8003050:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	2b00      	cmp	r3, #0
 800305a:	d10b      	bne.n	8003074 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800305c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003060:	f383 8811 	msr	BASEPRI, r3
 8003064:	f3bf 8f6f 	isb	sy
 8003068:	f3bf 8f4f 	dsb	sy
 800306c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800306e:	bf00      	nop
 8003070:	bf00      	nop
 8003072:	e7fd      	b.n	8003070 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003074:	f002 f8a8 	bl	80051c8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681a      	ldr	r2, [r3, #0]
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003080:	68f9      	ldr	r1, [r7, #12]
 8003082:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003084:	fb01 f303 	mul.w	r3, r1, r3
 8003088:	441a      	add	r2, r3
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	2200      	movs	r2, #0
 8003092:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681a      	ldr	r2, [r3, #0]
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681a      	ldr	r2, [r3, #0]
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030a4:	3b01      	subs	r3, #1
 80030a6:	68f9      	ldr	r1, [r7, #12]
 80030a8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80030aa:	fb01 f303 	mul.w	r3, r1, r3
 80030ae:	441a      	add	r2, r3
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	22ff      	movs	r2, #255	@ 0xff
 80030b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	22ff      	movs	r2, #255	@ 0xff
 80030c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d114      	bne.n	80030f4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	691b      	ldr	r3, [r3, #16]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d01a      	beq.n	8003108 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	3310      	adds	r3, #16
 80030d6:	4618      	mov	r0, r3
 80030d8:	f001 f942 	bl	8004360 <xTaskRemoveFromEventList>
 80030dc:	4603      	mov	r3, r0
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d012      	beq.n	8003108 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80030e2:	4b0d      	ldr	r3, [pc, #52]	@ (8003118 <xQueueGenericReset+0xd0>)
 80030e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80030e8:	601a      	str	r2, [r3, #0]
 80030ea:	f3bf 8f4f 	dsb	sy
 80030ee:	f3bf 8f6f 	isb	sy
 80030f2:	e009      	b.n	8003108 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	3310      	adds	r3, #16
 80030f8:	4618      	mov	r0, r3
 80030fa:	f7ff fef1 	bl	8002ee0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	3324      	adds	r3, #36	@ 0x24
 8003102:	4618      	mov	r0, r3
 8003104:	f7ff feec 	bl	8002ee0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003108:	f002 f890 	bl	800522c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800310c:	2301      	movs	r3, #1
}
 800310e:	4618      	mov	r0, r3
 8003110:	3710      	adds	r7, #16
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}
 8003116:	bf00      	nop
 8003118:	e000ed04 	.word	0xe000ed04

0800311c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800311c:	b580      	push	{r7, lr}
 800311e:	b08e      	sub	sp, #56	@ 0x38
 8003120:	af02      	add	r7, sp, #8
 8003122:	60f8      	str	r0, [r7, #12]
 8003124:	60b9      	str	r1, [r7, #8]
 8003126:	607a      	str	r2, [r7, #4]
 8003128:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	2b00      	cmp	r3, #0
 800312e:	d10b      	bne.n	8003148 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8003130:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003134:	f383 8811 	msr	BASEPRI, r3
 8003138:	f3bf 8f6f 	isb	sy
 800313c:	f3bf 8f4f 	dsb	sy
 8003140:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003142:	bf00      	nop
 8003144:	bf00      	nop
 8003146:	e7fd      	b.n	8003144 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d10b      	bne.n	8003166 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800314e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003152:	f383 8811 	msr	BASEPRI, r3
 8003156:	f3bf 8f6f 	isb	sy
 800315a:	f3bf 8f4f 	dsb	sy
 800315e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003160:	bf00      	nop
 8003162:	bf00      	nop
 8003164:	e7fd      	b.n	8003162 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d002      	beq.n	8003172 <xQueueGenericCreateStatic+0x56>
 800316c:	68bb      	ldr	r3, [r7, #8]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d001      	beq.n	8003176 <xQueueGenericCreateStatic+0x5a>
 8003172:	2301      	movs	r3, #1
 8003174:	e000      	b.n	8003178 <xQueueGenericCreateStatic+0x5c>
 8003176:	2300      	movs	r3, #0
 8003178:	2b00      	cmp	r3, #0
 800317a:	d10b      	bne.n	8003194 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800317c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003180:	f383 8811 	msr	BASEPRI, r3
 8003184:	f3bf 8f6f 	isb	sy
 8003188:	f3bf 8f4f 	dsb	sy
 800318c:	623b      	str	r3, [r7, #32]
}
 800318e:	bf00      	nop
 8003190:	bf00      	nop
 8003192:	e7fd      	b.n	8003190 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d102      	bne.n	80031a0 <xQueueGenericCreateStatic+0x84>
 800319a:	68bb      	ldr	r3, [r7, #8]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d101      	bne.n	80031a4 <xQueueGenericCreateStatic+0x88>
 80031a0:	2301      	movs	r3, #1
 80031a2:	e000      	b.n	80031a6 <xQueueGenericCreateStatic+0x8a>
 80031a4:	2300      	movs	r3, #0
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d10b      	bne.n	80031c2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80031aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031ae:	f383 8811 	msr	BASEPRI, r3
 80031b2:	f3bf 8f6f 	isb	sy
 80031b6:	f3bf 8f4f 	dsb	sy
 80031ba:	61fb      	str	r3, [r7, #28]
}
 80031bc:	bf00      	nop
 80031be:	bf00      	nop
 80031c0:	e7fd      	b.n	80031be <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80031c2:	2350      	movs	r3, #80	@ 0x50
 80031c4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80031c6:	697b      	ldr	r3, [r7, #20]
 80031c8:	2b50      	cmp	r3, #80	@ 0x50
 80031ca:	d00b      	beq.n	80031e4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80031cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031d0:	f383 8811 	msr	BASEPRI, r3
 80031d4:	f3bf 8f6f 	isb	sy
 80031d8:	f3bf 8f4f 	dsb	sy
 80031dc:	61bb      	str	r3, [r7, #24]
}
 80031de:	bf00      	nop
 80031e0:	bf00      	nop
 80031e2:	e7fd      	b.n	80031e0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80031e4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80031ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d00d      	beq.n	800320c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80031f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031f2:	2201      	movs	r2, #1
 80031f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80031f8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80031fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031fe:	9300      	str	r3, [sp, #0]
 8003200:	4613      	mov	r3, r2
 8003202:	687a      	ldr	r2, [r7, #4]
 8003204:	68b9      	ldr	r1, [r7, #8]
 8003206:	68f8      	ldr	r0, [r7, #12]
 8003208:	f000 f805 	bl	8003216 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800320c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800320e:	4618      	mov	r0, r3
 8003210:	3730      	adds	r7, #48	@ 0x30
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}

08003216 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003216:	b580      	push	{r7, lr}
 8003218:	b084      	sub	sp, #16
 800321a:	af00      	add	r7, sp, #0
 800321c:	60f8      	str	r0, [r7, #12]
 800321e:	60b9      	str	r1, [r7, #8]
 8003220:	607a      	str	r2, [r7, #4]
 8003222:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003224:	68bb      	ldr	r3, [r7, #8]
 8003226:	2b00      	cmp	r3, #0
 8003228:	d103      	bne.n	8003232 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800322a:	69bb      	ldr	r3, [r7, #24]
 800322c:	69ba      	ldr	r2, [r7, #24]
 800322e:	601a      	str	r2, [r3, #0]
 8003230:	e002      	b.n	8003238 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003232:	69bb      	ldr	r3, [r7, #24]
 8003234:	687a      	ldr	r2, [r7, #4]
 8003236:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003238:	69bb      	ldr	r3, [r7, #24]
 800323a:	68fa      	ldr	r2, [r7, #12]
 800323c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800323e:	69bb      	ldr	r3, [r7, #24]
 8003240:	68ba      	ldr	r2, [r7, #8]
 8003242:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003244:	2101      	movs	r1, #1
 8003246:	69b8      	ldr	r0, [r7, #24]
 8003248:	f7ff fefe 	bl	8003048 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800324c:	69bb      	ldr	r3, [r7, #24]
 800324e:	78fa      	ldrb	r2, [r7, #3]
 8003250:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003254:	bf00      	nop
 8003256:	3710      	adds	r7, #16
 8003258:	46bd      	mov	sp, r7
 800325a:	bd80      	pop	{r7, pc}

0800325c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b08e      	sub	sp, #56	@ 0x38
 8003260:	af00      	add	r7, sp, #0
 8003262:	60f8      	str	r0, [r7, #12]
 8003264:	60b9      	str	r1, [r7, #8]
 8003266:	607a      	str	r2, [r7, #4]
 8003268:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800326a:	2300      	movs	r3, #0
 800326c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8003272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003274:	2b00      	cmp	r3, #0
 8003276:	d10b      	bne.n	8003290 <xQueueGenericSend+0x34>
	__asm volatile
 8003278:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800327c:	f383 8811 	msr	BASEPRI, r3
 8003280:	f3bf 8f6f 	isb	sy
 8003284:	f3bf 8f4f 	dsb	sy
 8003288:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800328a:	bf00      	nop
 800328c:	bf00      	nop
 800328e:	e7fd      	b.n	800328c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003290:	68bb      	ldr	r3, [r7, #8]
 8003292:	2b00      	cmp	r3, #0
 8003294:	d103      	bne.n	800329e <xQueueGenericSend+0x42>
 8003296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003298:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800329a:	2b00      	cmp	r3, #0
 800329c:	d101      	bne.n	80032a2 <xQueueGenericSend+0x46>
 800329e:	2301      	movs	r3, #1
 80032a0:	e000      	b.n	80032a4 <xQueueGenericSend+0x48>
 80032a2:	2300      	movs	r3, #0
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d10b      	bne.n	80032c0 <xQueueGenericSend+0x64>
	__asm volatile
 80032a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032ac:	f383 8811 	msr	BASEPRI, r3
 80032b0:	f3bf 8f6f 	isb	sy
 80032b4:	f3bf 8f4f 	dsb	sy
 80032b8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80032ba:	bf00      	nop
 80032bc:	bf00      	nop
 80032be:	e7fd      	b.n	80032bc <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	2b02      	cmp	r3, #2
 80032c4:	d103      	bne.n	80032ce <xQueueGenericSend+0x72>
 80032c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032ca:	2b01      	cmp	r3, #1
 80032cc:	d101      	bne.n	80032d2 <xQueueGenericSend+0x76>
 80032ce:	2301      	movs	r3, #1
 80032d0:	e000      	b.n	80032d4 <xQueueGenericSend+0x78>
 80032d2:	2300      	movs	r3, #0
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d10b      	bne.n	80032f0 <xQueueGenericSend+0x94>
	__asm volatile
 80032d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032dc:	f383 8811 	msr	BASEPRI, r3
 80032e0:	f3bf 8f6f 	isb	sy
 80032e4:	f3bf 8f4f 	dsb	sy
 80032e8:	623b      	str	r3, [r7, #32]
}
 80032ea:	bf00      	nop
 80032ec:	bf00      	nop
 80032ee:	e7fd      	b.n	80032ec <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80032f0:	f001 f9fc 	bl	80046ec <xTaskGetSchedulerState>
 80032f4:	4603      	mov	r3, r0
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d102      	bne.n	8003300 <xQueueGenericSend+0xa4>
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d101      	bne.n	8003304 <xQueueGenericSend+0xa8>
 8003300:	2301      	movs	r3, #1
 8003302:	e000      	b.n	8003306 <xQueueGenericSend+0xaa>
 8003304:	2300      	movs	r3, #0
 8003306:	2b00      	cmp	r3, #0
 8003308:	d10b      	bne.n	8003322 <xQueueGenericSend+0xc6>
	__asm volatile
 800330a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800330e:	f383 8811 	msr	BASEPRI, r3
 8003312:	f3bf 8f6f 	isb	sy
 8003316:	f3bf 8f4f 	dsb	sy
 800331a:	61fb      	str	r3, [r7, #28]
}
 800331c:	bf00      	nop
 800331e:	bf00      	nop
 8003320:	e7fd      	b.n	800331e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003322:	f001 ff51 	bl	80051c8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003326:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003328:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800332a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800332c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800332e:	429a      	cmp	r2, r3
 8003330:	d302      	bcc.n	8003338 <xQueueGenericSend+0xdc>
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	2b02      	cmp	r3, #2
 8003336:	d129      	bne.n	800338c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003338:	683a      	ldr	r2, [r7, #0]
 800333a:	68b9      	ldr	r1, [r7, #8]
 800333c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800333e:	f000 fa0f 	bl	8003760 <prvCopyDataToQueue>
 8003342:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003344:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003346:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003348:	2b00      	cmp	r3, #0
 800334a:	d010      	beq.n	800336e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800334c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800334e:	3324      	adds	r3, #36	@ 0x24
 8003350:	4618      	mov	r0, r3
 8003352:	f001 f805 	bl	8004360 <xTaskRemoveFromEventList>
 8003356:	4603      	mov	r3, r0
 8003358:	2b00      	cmp	r3, #0
 800335a:	d013      	beq.n	8003384 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800335c:	4b3f      	ldr	r3, [pc, #252]	@ (800345c <xQueueGenericSend+0x200>)
 800335e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003362:	601a      	str	r2, [r3, #0]
 8003364:	f3bf 8f4f 	dsb	sy
 8003368:	f3bf 8f6f 	isb	sy
 800336c:	e00a      	b.n	8003384 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800336e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003370:	2b00      	cmp	r3, #0
 8003372:	d007      	beq.n	8003384 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003374:	4b39      	ldr	r3, [pc, #228]	@ (800345c <xQueueGenericSend+0x200>)
 8003376:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800337a:	601a      	str	r2, [r3, #0]
 800337c:	f3bf 8f4f 	dsb	sy
 8003380:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003384:	f001 ff52 	bl	800522c <vPortExitCritical>
				return pdPASS;
 8003388:	2301      	movs	r3, #1
 800338a:	e063      	b.n	8003454 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d103      	bne.n	800339a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003392:	f001 ff4b 	bl	800522c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003396:	2300      	movs	r3, #0
 8003398:	e05c      	b.n	8003454 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800339a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800339c:	2b00      	cmp	r3, #0
 800339e:	d106      	bne.n	80033ae <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80033a0:	f107 0314 	add.w	r3, r7, #20
 80033a4:	4618      	mov	r0, r3
 80033a6:	f001 f83f 	bl	8004428 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80033aa:	2301      	movs	r3, #1
 80033ac:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80033ae:	f001 ff3d 	bl	800522c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80033b2:	f000 fda7 	bl	8003f04 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80033b6:	f001 ff07 	bl	80051c8 <vPortEnterCritical>
 80033ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033bc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80033c0:	b25b      	sxtb	r3, r3
 80033c2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80033c6:	d103      	bne.n	80033d0 <xQueueGenericSend+0x174>
 80033c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033ca:	2200      	movs	r2, #0
 80033cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80033d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033d2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80033d6:	b25b      	sxtb	r3, r3
 80033d8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80033dc:	d103      	bne.n	80033e6 <xQueueGenericSend+0x18a>
 80033de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033e0:	2200      	movs	r2, #0
 80033e2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80033e6:	f001 ff21 	bl	800522c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80033ea:	1d3a      	adds	r2, r7, #4
 80033ec:	f107 0314 	add.w	r3, r7, #20
 80033f0:	4611      	mov	r1, r2
 80033f2:	4618      	mov	r0, r3
 80033f4:	f001 f82e 	bl	8004454 <xTaskCheckForTimeOut>
 80033f8:	4603      	mov	r3, r0
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d124      	bne.n	8003448 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80033fe:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003400:	f000 faa6 	bl	8003950 <prvIsQueueFull>
 8003404:	4603      	mov	r3, r0
 8003406:	2b00      	cmp	r3, #0
 8003408:	d018      	beq.n	800343c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800340a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800340c:	3310      	adds	r3, #16
 800340e:	687a      	ldr	r2, [r7, #4]
 8003410:	4611      	mov	r1, r2
 8003412:	4618      	mov	r0, r3
 8003414:	f000 ff52 	bl	80042bc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003418:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800341a:	f000 fa31 	bl	8003880 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800341e:	f000 fd7f 	bl	8003f20 <xTaskResumeAll>
 8003422:	4603      	mov	r3, r0
 8003424:	2b00      	cmp	r3, #0
 8003426:	f47f af7c 	bne.w	8003322 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800342a:	4b0c      	ldr	r3, [pc, #48]	@ (800345c <xQueueGenericSend+0x200>)
 800342c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003430:	601a      	str	r2, [r3, #0]
 8003432:	f3bf 8f4f 	dsb	sy
 8003436:	f3bf 8f6f 	isb	sy
 800343a:	e772      	b.n	8003322 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800343c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800343e:	f000 fa1f 	bl	8003880 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003442:	f000 fd6d 	bl	8003f20 <xTaskResumeAll>
 8003446:	e76c      	b.n	8003322 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003448:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800344a:	f000 fa19 	bl	8003880 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800344e:	f000 fd67 	bl	8003f20 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003452:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003454:	4618      	mov	r0, r3
 8003456:	3738      	adds	r7, #56	@ 0x38
 8003458:	46bd      	mov	sp, r7
 800345a:	bd80      	pop	{r7, pc}
 800345c:	e000ed04 	.word	0xe000ed04

08003460 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b090      	sub	sp, #64	@ 0x40
 8003464:	af00      	add	r7, sp, #0
 8003466:	60f8      	str	r0, [r7, #12]
 8003468:	60b9      	str	r1, [r7, #8]
 800346a:	607a      	str	r2, [r7, #4]
 800346c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8003472:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003474:	2b00      	cmp	r3, #0
 8003476:	d10b      	bne.n	8003490 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8003478:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800347c:	f383 8811 	msr	BASEPRI, r3
 8003480:	f3bf 8f6f 	isb	sy
 8003484:	f3bf 8f4f 	dsb	sy
 8003488:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800348a:	bf00      	nop
 800348c:	bf00      	nop
 800348e:	e7fd      	b.n	800348c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003490:	68bb      	ldr	r3, [r7, #8]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d103      	bne.n	800349e <xQueueGenericSendFromISR+0x3e>
 8003496:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003498:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800349a:	2b00      	cmp	r3, #0
 800349c:	d101      	bne.n	80034a2 <xQueueGenericSendFromISR+0x42>
 800349e:	2301      	movs	r3, #1
 80034a0:	e000      	b.n	80034a4 <xQueueGenericSendFromISR+0x44>
 80034a2:	2300      	movs	r3, #0
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d10b      	bne.n	80034c0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80034a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034ac:	f383 8811 	msr	BASEPRI, r3
 80034b0:	f3bf 8f6f 	isb	sy
 80034b4:	f3bf 8f4f 	dsb	sy
 80034b8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80034ba:	bf00      	nop
 80034bc:	bf00      	nop
 80034be:	e7fd      	b.n	80034bc <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	2b02      	cmp	r3, #2
 80034c4:	d103      	bne.n	80034ce <xQueueGenericSendFromISR+0x6e>
 80034c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034ca:	2b01      	cmp	r3, #1
 80034cc:	d101      	bne.n	80034d2 <xQueueGenericSendFromISR+0x72>
 80034ce:	2301      	movs	r3, #1
 80034d0:	e000      	b.n	80034d4 <xQueueGenericSendFromISR+0x74>
 80034d2:	2300      	movs	r3, #0
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d10b      	bne.n	80034f0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80034d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034dc:	f383 8811 	msr	BASEPRI, r3
 80034e0:	f3bf 8f6f 	isb	sy
 80034e4:	f3bf 8f4f 	dsb	sy
 80034e8:	623b      	str	r3, [r7, #32]
}
 80034ea:	bf00      	nop
 80034ec:	bf00      	nop
 80034ee:	e7fd      	b.n	80034ec <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80034f0:	f001 ff4a 	bl	8005388 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80034f4:	f3ef 8211 	mrs	r2, BASEPRI
 80034f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034fc:	f383 8811 	msr	BASEPRI, r3
 8003500:	f3bf 8f6f 	isb	sy
 8003504:	f3bf 8f4f 	dsb	sy
 8003508:	61fa      	str	r2, [r7, #28]
 800350a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800350c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800350e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003510:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003512:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003514:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003516:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003518:	429a      	cmp	r2, r3
 800351a:	d302      	bcc.n	8003522 <xQueueGenericSendFromISR+0xc2>
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	2b02      	cmp	r3, #2
 8003520:	d12f      	bne.n	8003582 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003522:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003524:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003528:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800352c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800352e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003530:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003532:	683a      	ldr	r2, [r7, #0]
 8003534:	68b9      	ldr	r1, [r7, #8]
 8003536:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003538:	f000 f912 	bl	8003760 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800353c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8003540:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003544:	d112      	bne.n	800356c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003546:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003548:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800354a:	2b00      	cmp	r3, #0
 800354c:	d016      	beq.n	800357c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800354e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003550:	3324      	adds	r3, #36	@ 0x24
 8003552:	4618      	mov	r0, r3
 8003554:	f000 ff04 	bl	8004360 <xTaskRemoveFromEventList>
 8003558:	4603      	mov	r3, r0
 800355a:	2b00      	cmp	r3, #0
 800355c:	d00e      	beq.n	800357c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d00b      	beq.n	800357c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2201      	movs	r2, #1
 8003568:	601a      	str	r2, [r3, #0]
 800356a:	e007      	b.n	800357c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800356c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003570:	3301      	adds	r3, #1
 8003572:	b2db      	uxtb	r3, r3
 8003574:	b25a      	sxtb	r2, r3
 8003576:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003578:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800357c:	2301      	movs	r3, #1
 800357e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8003580:	e001      	b.n	8003586 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003582:	2300      	movs	r3, #0
 8003584:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003586:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003588:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800358a:	697b      	ldr	r3, [r7, #20]
 800358c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003590:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003592:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8003594:	4618      	mov	r0, r3
 8003596:	3740      	adds	r7, #64	@ 0x40
 8003598:	46bd      	mov	sp, r7
 800359a:	bd80      	pop	{r7, pc}

0800359c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b08c      	sub	sp, #48	@ 0x30
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	60f8      	str	r0, [r7, #12]
 80035a4:	60b9      	str	r1, [r7, #8]
 80035a6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80035a8:	2300      	movs	r3, #0
 80035aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80035b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d10b      	bne.n	80035ce <xQueueReceive+0x32>
	__asm volatile
 80035b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035ba:	f383 8811 	msr	BASEPRI, r3
 80035be:	f3bf 8f6f 	isb	sy
 80035c2:	f3bf 8f4f 	dsb	sy
 80035c6:	623b      	str	r3, [r7, #32]
}
 80035c8:	bf00      	nop
 80035ca:	bf00      	nop
 80035cc:	e7fd      	b.n	80035ca <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80035ce:	68bb      	ldr	r3, [r7, #8]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d103      	bne.n	80035dc <xQueueReceive+0x40>
 80035d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d101      	bne.n	80035e0 <xQueueReceive+0x44>
 80035dc:	2301      	movs	r3, #1
 80035de:	e000      	b.n	80035e2 <xQueueReceive+0x46>
 80035e0:	2300      	movs	r3, #0
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d10b      	bne.n	80035fe <xQueueReceive+0x62>
	__asm volatile
 80035e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035ea:	f383 8811 	msr	BASEPRI, r3
 80035ee:	f3bf 8f6f 	isb	sy
 80035f2:	f3bf 8f4f 	dsb	sy
 80035f6:	61fb      	str	r3, [r7, #28]
}
 80035f8:	bf00      	nop
 80035fa:	bf00      	nop
 80035fc:	e7fd      	b.n	80035fa <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80035fe:	f001 f875 	bl	80046ec <xTaskGetSchedulerState>
 8003602:	4603      	mov	r3, r0
 8003604:	2b00      	cmp	r3, #0
 8003606:	d102      	bne.n	800360e <xQueueReceive+0x72>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d101      	bne.n	8003612 <xQueueReceive+0x76>
 800360e:	2301      	movs	r3, #1
 8003610:	e000      	b.n	8003614 <xQueueReceive+0x78>
 8003612:	2300      	movs	r3, #0
 8003614:	2b00      	cmp	r3, #0
 8003616:	d10b      	bne.n	8003630 <xQueueReceive+0x94>
	__asm volatile
 8003618:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800361c:	f383 8811 	msr	BASEPRI, r3
 8003620:	f3bf 8f6f 	isb	sy
 8003624:	f3bf 8f4f 	dsb	sy
 8003628:	61bb      	str	r3, [r7, #24]
}
 800362a:	bf00      	nop
 800362c:	bf00      	nop
 800362e:	e7fd      	b.n	800362c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003630:	f001 fdca 	bl	80051c8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003634:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003636:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003638:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800363a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800363c:	2b00      	cmp	r3, #0
 800363e:	d01f      	beq.n	8003680 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003640:	68b9      	ldr	r1, [r7, #8]
 8003642:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003644:	f000 f8f6 	bl	8003834 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003648:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800364a:	1e5a      	subs	r2, r3, #1
 800364c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800364e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003650:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003652:	691b      	ldr	r3, [r3, #16]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d00f      	beq.n	8003678 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003658:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800365a:	3310      	adds	r3, #16
 800365c:	4618      	mov	r0, r3
 800365e:	f000 fe7f 	bl	8004360 <xTaskRemoveFromEventList>
 8003662:	4603      	mov	r3, r0
 8003664:	2b00      	cmp	r3, #0
 8003666:	d007      	beq.n	8003678 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003668:	4b3c      	ldr	r3, [pc, #240]	@ (800375c <xQueueReceive+0x1c0>)
 800366a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800366e:	601a      	str	r2, [r3, #0]
 8003670:	f3bf 8f4f 	dsb	sy
 8003674:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003678:	f001 fdd8 	bl	800522c <vPortExitCritical>
				return pdPASS;
 800367c:	2301      	movs	r3, #1
 800367e:	e069      	b.n	8003754 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d103      	bne.n	800368e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003686:	f001 fdd1 	bl	800522c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800368a:	2300      	movs	r3, #0
 800368c:	e062      	b.n	8003754 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800368e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003690:	2b00      	cmp	r3, #0
 8003692:	d106      	bne.n	80036a2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003694:	f107 0310 	add.w	r3, r7, #16
 8003698:	4618      	mov	r0, r3
 800369a:	f000 fec5 	bl	8004428 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800369e:	2301      	movs	r3, #1
 80036a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80036a2:	f001 fdc3 	bl	800522c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80036a6:	f000 fc2d 	bl	8003f04 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80036aa:	f001 fd8d 	bl	80051c8 <vPortEnterCritical>
 80036ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036b0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80036b4:	b25b      	sxtb	r3, r3
 80036b6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80036ba:	d103      	bne.n	80036c4 <xQueueReceive+0x128>
 80036bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036be:	2200      	movs	r2, #0
 80036c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80036c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036c6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80036ca:	b25b      	sxtb	r3, r3
 80036cc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80036d0:	d103      	bne.n	80036da <xQueueReceive+0x13e>
 80036d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036d4:	2200      	movs	r2, #0
 80036d6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80036da:	f001 fda7 	bl	800522c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80036de:	1d3a      	adds	r2, r7, #4
 80036e0:	f107 0310 	add.w	r3, r7, #16
 80036e4:	4611      	mov	r1, r2
 80036e6:	4618      	mov	r0, r3
 80036e8:	f000 feb4 	bl	8004454 <xTaskCheckForTimeOut>
 80036ec:	4603      	mov	r3, r0
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d123      	bne.n	800373a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80036f2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80036f4:	f000 f916 	bl	8003924 <prvIsQueueEmpty>
 80036f8:	4603      	mov	r3, r0
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d017      	beq.n	800372e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80036fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003700:	3324      	adds	r3, #36	@ 0x24
 8003702:	687a      	ldr	r2, [r7, #4]
 8003704:	4611      	mov	r1, r2
 8003706:	4618      	mov	r0, r3
 8003708:	f000 fdd8 	bl	80042bc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800370c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800370e:	f000 f8b7 	bl	8003880 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003712:	f000 fc05 	bl	8003f20 <xTaskResumeAll>
 8003716:	4603      	mov	r3, r0
 8003718:	2b00      	cmp	r3, #0
 800371a:	d189      	bne.n	8003630 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800371c:	4b0f      	ldr	r3, [pc, #60]	@ (800375c <xQueueReceive+0x1c0>)
 800371e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003722:	601a      	str	r2, [r3, #0]
 8003724:	f3bf 8f4f 	dsb	sy
 8003728:	f3bf 8f6f 	isb	sy
 800372c:	e780      	b.n	8003630 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800372e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003730:	f000 f8a6 	bl	8003880 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003734:	f000 fbf4 	bl	8003f20 <xTaskResumeAll>
 8003738:	e77a      	b.n	8003630 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800373a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800373c:	f000 f8a0 	bl	8003880 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003740:	f000 fbee 	bl	8003f20 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003744:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003746:	f000 f8ed 	bl	8003924 <prvIsQueueEmpty>
 800374a:	4603      	mov	r3, r0
 800374c:	2b00      	cmp	r3, #0
 800374e:	f43f af6f 	beq.w	8003630 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003752:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003754:	4618      	mov	r0, r3
 8003756:	3730      	adds	r7, #48	@ 0x30
 8003758:	46bd      	mov	sp, r7
 800375a:	bd80      	pop	{r7, pc}
 800375c:	e000ed04 	.word	0xe000ed04

08003760 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b086      	sub	sp, #24
 8003764:	af00      	add	r7, sp, #0
 8003766:	60f8      	str	r0, [r7, #12]
 8003768:	60b9      	str	r1, [r7, #8]
 800376a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800376c:	2300      	movs	r3, #0
 800376e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003774:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800377a:	2b00      	cmp	r3, #0
 800377c:	d10d      	bne.n	800379a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d14d      	bne.n	8003822 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	689b      	ldr	r3, [r3, #8]
 800378a:	4618      	mov	r0, r3
 800378c:	f000 ffcc 	bl	8004728 <xTaskPriorityDisinherit>
 8003790:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	2200      	movs	r2, #0
 8003796:	609a      	str	r2, [r3, #8]
 8003798:	e043      	b.n	8003822 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2b00      	cmp	r3, #0
 800379e:	d119      	bne.n	80037d4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	6858      	ldr	r0, [r3, #4]
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037a8:	461a      	mov	r2, r3
 80037aa:	68b9      	ldr	r1, [r7, #8]
 80037ac:	f002 f8bf 	bl	800592e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	685a      	ldr	r2, [r3, #4]
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037b8:	441a      	add	r2, r3
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	685a      	ldr	r2, [r3, #4]
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	689b      	ldr	r3, [r3, #8]
 80037c6:	429a      	cmp	r2, r3
 80037c8:	d32b      	bcc.n	8003822 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681a      	ldr	r2, [r3, #0]
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	605a      	str	r2, [r3, #4]
 80037d2:	e026      	b.n	8003822 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	68d8      	ldr	r0, [r3, #12]
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037dc:	461a      	mov	r2, r3
 80037de:	68b9      	ldr	r1, [r7, #8]
 80037e0:	f002 f8a5 	bl	800592e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	68da      	ldr	r2, [r3, #12]
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037ec:	425b      	negs	r3, r3
 80037ee:	441a      	add	r2, r3
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	68da      	ldr	r2, [r3, #12]
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	429a      	cmp	r2, r3
 80037fe:	d207      	bcs.n	8003810 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	689a      	ldr	r2, [r3, #8]
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003808:	425b      	negs	r3, r3
 800380a:	441a      	add	r2, r3
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2b02      	cmp	r3, #2
 8003814:	d105      	bne.n	8003822 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003816:	693b      	ldr	r3, [r7, #16]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d002      	beq.n	8003822 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800381c:	693b      	ldr	r3, [r7, #16]
 800381e:	3b01      	subs	r3, #1
 8003820:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003822:	693b      	ldr	r3, [r7, #16]
 8003824:	1c5a      	adds	r2, r3, #1
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800382a:	697b      	ldr	r3, [r7, #20]
}
 800382c:	4618      	mov	r0, r3
 800382e:	3718      	adds	r7, #24
 8003830:	46bd      	mov	sp, r7
 8003832:	bd80      	pop	{r7, pc}

08003834 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b082      	sub	sp, #8
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
 800383c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003842:	2b00      	cmp	r3, #0
 8003844:	d018      	beq.n	8003878 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	68da      	ldr	r2, [r3, #12]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800384e:	441a      	add	r2, r3
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	68da      	ldr	r2, [r3, #12]
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	689b      	ldr	r3, [r3, #8]
 800385c:	429a      	cmp	r2, r3
 800385e:	d303      	bcc.n	8003868 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681a      	ldr	r2, [r3, #0]
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	68d9      	ldr	r1, [r3, #12]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003870:	461a      	mov	r2, r3
 8003872:	6838      	ldr	r0, [r7, #0]
 8003874:	f002 f85b 	bl	800592e <memcpy>
	}
}
 8003878:	bf00      	nop
 800387a:	3708      	adds	r7, #8
 800387c:	46bd      	mov	sp, r7
 800387e:	bd80      	pop	{r7, pc}

08003880 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b084      	sub	sp, #16
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003888:	f001 fc9e 	bl	80051c8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003892:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003894:	e011      	b.n	80038ba <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800389a:	2b00      	cmp	r3, #0
 800389c:	d012      	beq.n	80038c4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	3324      	adds	r3, #36	@ 0x24
 80038a2:	4618      	mov	r0, r3
 80038a4:	f000 fd5c 	bl	8004360 <xTaskRemoveFromEventList>
 80038a8:	4603      	mov	r3, r0
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d001      	beq.n	80038b2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80038ae:	f000 fe35 	bl	800451c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80038b2:	7bfb      	ldrb	r3, [r7, #15]
 80038b4:	3b01      	subs	r3, #1
 80038b6:	b2db      	uxtb	r3, r3
 80038b8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80038ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	dce9      	bgt.n	8003896 <prvUnlockQueue+0x16>
 80038c2:	e000      	b.n	80038c6 <prvUnlockQueue+0x46>
					break;
 80038c4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	22ff      	movs	r2, #255	@ 0xff
 80038ca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80038ce:	f001 fcad 	bl	800522c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80038d2:	f001 fc79 	bl	80051c8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80038dc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80038de:	e011      	b.n	8003904 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	691b      	ldr	r3, [r3, #16]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d012      	beq.n	800390e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	3310      	adds	r3, #16
 80038ec:	4618      	mov	r0, r3
 80038ee:	f000 fd37 	bl	8004360 <xTaskRemoveFromEventList>
 80038f2:	4603      	mov	r3, r0
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d001      	beq.n	80038fc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80038f8:	f000 fe10 	bl	800451c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80038fc:	7bbb      	ldrb	r3, [r7, #14]
 80038fe:	3b01      	subs	r3, #1
 8003900:	b2db      	uxtb	r3, r3
 8003902:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003904:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003908:	2b00      	cmp	r3, #0
 800390a:	dce9      	bgt.n	80038e0 <prvUnlockQueue+0x60>
 800390c:	e000      	b.n	8003910 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800390e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	22ff      	movs	r2, #255	@ 0xff
 8003914:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8003918:	f001 fc88 	bl	800522c <vPortExitCritical>
}
 800391c:	bf00      	nop
 800391e:	3710      	adds	r7, #16
 8003920:	46bd      	mov	sp, r7
 8003922:	bd80      	pop	{r7, pc}

08003924 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b084      	sub	sp, #16
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800392c:	f001 fc4c 	bl	80051c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003934:	2b00      	cmp	r3, #0
 8003936:	d102      	bne.n	800393e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003938:	2301      	movs	r3, #1
 800393a:	60fb      	str	r3, [r7, #12]
 800393c:	e001      	b.n	8003942 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800393e:	2300      	movs	r3, #0
 8003940:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003942:	f001 fc73 	bl	800522c <vPortExitCritical>

	return xReturn;
 8003946:	68fb      	ldr	r3, [r7, #12]
}
 8003948:	4618      	mov	r0, r3
 800394a:	3710      	adds	r7, #16
 800394c:	46bd      	mov	sp, r7
 800394e:	bd80      	pop	{r7, pc}

08003950 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b084      	sub	sp, #16
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003958:	f001 fc36 	bl	80051c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003964:	429a      	cmp	r2, r3
 8003966:	d102      	bne.n	800396e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003968:	2301      	movs	r3, #1
 800396a:	60fb      	str	r3, [r7, #12]
 800396c:	e001      	b.n	8003972 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800396e:	2300      	movs	r3, #0
 8003970:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003972:	f001 fc5b 	bl	800522c <vPortExitCritical>

	return xReturn;
 8003976:	68fb      	ldr	r3, [r7, #12]
}
 8003978:	4618      	mov	r0, r3
 800397a:	3710      	adds	r7, #16
 800397c:	46bd      	mov	sp, r7
 800397e:	bd80      	pop	{r7, pc}

08003980 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003980:	b480      	push	{r7}
 8003982:	b085      	sub	sp, #20
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
 8003988:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800398a:	2300      	movs	r3, #0
 800398c:	60fb      	str	r3, [r7, #12]
 800398e:	e014      	b.n	80039ba <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003990:	4a0f      	ldr	r2, [pc, #60]	@ (80039d0 <vQueueAddToRegistry+0x50>)
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d10b      	bne.n	80039b4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800399c:	490c      	ldr	r1, [pc, #48]	@ (80039d0 <vQueueAddToRegistry+0x50>)
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	683a      	ldr	r2, [r7, #0]
 80039a2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80039a6:	4a0a      	ldr	r2, [pc, #40]	@ (80039d0 <vQueueAddToRegistry+0x50>)
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	00db      	lsls	r3, r3, #3
 80039ac:	4413      	add	r3, r2
 80039ae:	687a      	ldr	r2, [r7, #4]
 80039b0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80039b2:	e006      	b.n	80039c2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	3301      	adds	r3, #1
 80039b8:	60fb      	str	r3, [r7, #12]
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	2b07      	cmp	r3, #7
 80039be:	d9e7      	bls.n	8003990 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80039c0:	bf00      	nop
 80039c2:	bf00      	nop
 80039c4:	3714      	adds	r7, #20
 80039c6:	46bd      	mov	sp, r7
 80039c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039cc:	4770      	bx	lr
 80039ce:	bf00      	nop
 80039d0:	20000994 	.word	0x20000994

080039d4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b086      	sub	sp, #24
 80039d8:	af00      	add	r7, sp, #0
 80039da:	60f8      	str	r0, [r7, #12]
 80039dc:	60b9      	str	r1, [r7, #8]
 80039de:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80039e4:	f001 fbf0 	bl	80051c8 <vPortEnterCritical>
 80039e8:	697b      	ldr	r3, [r7, #20]
 80039ea:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80039ee:	b25b      	sxtb	r3, r3
 80039f0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80039f4:	d103      	bne.n	80039fe <vQueueWaitForMessageRestricted+0x2a>
 80039f6:	697b      	ldr	r3, [r7, #20]
 80039f8:	2200      	movs	r2, #0
 80039fa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80039fe:	697b      	ldr	r3, [r7, #20]
 8003a00:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003a04:	b25b      	sxtb	r3, r3
 8003a06:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003a0a:	d103      	bne.n	8003a14 <vQueueWaitForMessageRestricted+0x40>
 8003a0c:	697b      	ldr	r3, [r7, #20]
 8003a0e:	2200      	movs	r2, #0
 8003a10:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003a14:	f001 fc0a 	bl	800522c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003a18:	697b      	ldr	r3, [r7, #20]
 8003a1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d106      	bne.n	8003a2e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003a20:	697b      	ldr	r3, [r7, #20]
 8003a22:	3324      	adds	r3, #36	@ 0x24
 8003a24:	687a      	ldr	r2, [r7, #4]
 8003a26:	68b9      	ldr	r1, [r7, #8]
 8003a28:	4618      	mov	r0, r3
 8003a2a:	f000 fc6d 	bl	8004308 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003a2e:	6978      	ldr	r0, [r7, #20]
 8003a30:	f7ff ff26 	bl	8003880 <prvUnlockQueue>
	}
 8003a34:	bf00      	nop
 8003a36:	3718      	adds	r7, #24
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}

08003a3c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b08e      	sub	sp, #56	@ 0x38
 8003a40:	af04      	add	r7, sp, #16
 8003a42:	60f8      	str	r0, [r7, #12]
 8003a44:	60b9      	str	r1, [r7, #8]
 8003a46:	607a      	str	r2, [r7, #4]
 8003a48:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003a4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d10b      	bne.n	8003a68 <xTaskCreateStatic+0x2c>
	__asm volatile
 8003a50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a54:	f383 8811 	msr	BASEPRI, r3
 8003a58:	f3bf 8f6f 	isb	sy
 8003a5c:	f3bf 8f4f 	dsb	sy
 8003a60:	623b      	str	r3, [r7, #32]
}
 8003a62:	bf00      	nop
 8003a64:	bf00      	nop
 8003a66:	e7fd      	b.n	8003a64 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003a68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d10b      	bne.n	8003a86 <xTaskCreateStatic+0x4a>
	__asm volatile
 8003a6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a72:	f383 8811 	msr	BASEPRI, r3
 8003a76:	f3bf 8f6f 	isb	sy
 8003a7a:	f3bf 8f4f 	dsb	sy
 8003a7e:	61fb      	str	r3, [r7, #28]
}
 8003a80:	bf00      	nop
 8003a82:	bf00      	nop
 8003a84:	e7fd      	b.n	8003a82 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003a86:	23a8      	movs	r3, #168	@ 0xa8
 8003a88:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003a8a:	693b      	ldr	r3, [r7, #16]
 8003a8c:	2ba8      	cmp	r3, #168	@ 0xa8
 8003a8e:	d00b      	beq.n	8003aa8 <xTaskCreateStatic+0x6c>
	__asm volatile
 8003a90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a94:	f383 8811 	msr	BASEPRI, r3
 8003a98:	f3bf 8f6f 	isb	sy
 8003a9c:	f3bf 8f4f 	dsb	sy
 8003aa0:	61bb      	str	r3, [r7, #24]
}
 8003aa2:	bf00      	nop
 8003aa4:	bf00      	nop
 8003aa6:	e7fd      	b.n	8003aa4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003aa8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003aaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d01e      	beq.n	8003aee <xTaskCreateStatic+0xb2>
 8003ab0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d01b      	beq.n	8003aee <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003ab6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ab8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003aba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003abc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003abe:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ac2:	2202      	movs	r2, #2
 8003ac4:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003ac8:	2300      	movs	r3, #0
 8003aca:	9303      	str	r3, [sp, #12]
 8003acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ace:	9302      	str	r3, [sp, #8]
 8003ad0:	f107 0314 	add.w	r3, r7, #20
 8003ad4:	9301      	str	r3, [sp, #4]
 8003ad6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ad8:	9300      	str	r3, [sp, #0]
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	687a      	ldr	r2, [r7, #4]
 8003ade:	68b9      	ldr	r1, [r7, #8]
 8003ae0:	68f8      	ldr	r0, [r7, #12]
 8003ae2:	f000 f851 	bl	8003b88 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003ae6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003ae8:	f000 f8f6 	bl	8003cd8 <prvAddNewTaskToReadyList>
 8003aec:	e001      	b.n	8003af2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8003aee:	2300      	movs	r3, #0
 8003af0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003af2:	697b      	ldr	r3, [r7, #20]
	}
 8003af4:	4618      	mov	r0, r3
 8003af6:	3728      	adds	r7, #40	@ 0x28
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bd80      	pop	{r7, pc}

08003afc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b08c      	sub	sp, #48	@ 0x30
 8003b00:	af04      	add	r7, sp, #16
 8003b02:	60f8      	str	r0, [r7, #12]
 8003b04:	60b9      	str	r1, [r7, #8]
 8003b06:	603b      	str	r3, [r7, #0]
 8003b08:	4613      	mov	r3, r2
 8003b0a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003b0c:	88fb      	ldrh	r3, [r7, #6]
 8003b0e:	009b      	lsls	r3, r3, #2
 8003b10:	4618      	mov	r0, r3
 8003b12:	f001 fc7b 	bl	800540c <pvPortMalloc>
 8003b16:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003b18:	697b      	ldr	r3, [r7, #20]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d00e      	beq.n	8003b3c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003b1e:	20a8      	movs	r0, #168	@ 0xa8
 8003b20:	f001 fc74 	bl	800540c <pvPortMalloc>
 8003b24:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003b26:	69fb      	ldr	r3, [r7, #28]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d003      	beq.n	8003b34 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003b2c:	69fb      	ldr	r3, [r7, #28]
 8003b2e:	697a      	ldr	r2, [r7, #20]
 8003b30:	631a      	str	r2, [r3, #48]	@ 0x30
 8003b32:	e005      	b.n	8003b40 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003b34:	6978      	ldr	r0, [r7, #20]
 8003b36:	f001 fd37 	bl	80055a8 <vPortFree>
 8003b3a:	e001      	b.n	8003b40 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003b40:	69fb      	ldr	r3, [r7, #28]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d017      	beq.n	8003b76 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003b46:	69fb      	ldr	r3, [r7, #28]
 8003b48:	2200      	movs	r2, #0
 8003b4a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003b4e:	88fa      	ldrh	r2, [r7, #6]
 8003b50:	2300      	movs	r3, #0
 8003b52:	9303      	str	r3, [sp, #12]
 8003b54:	69fb      	ldr	r3, [r7, #28]
 8003b56:	9302      	str	r3, [sp, #8]
 8003b58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b5a:	9301      	str	r3, [sp, #4]
 8003b5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b5e:	9300      	str	r3, [sp, #0]
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	68b9      	ldr	r1, [r7, #8]
 8003b64:	68f8      	ldr	r0, [r7, #12]
 8003b66:	f000 f80f 	bl	8003b88 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003b6a:	69f8      	ldr	r0, [r7, #28]
 8003b6c:	f000 f8b4 	bl	8003cd8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003b70:	2301      	movs	r3, #1
 8003b72:	61bb      	str	r3, [r7, #24]
 8003b74:	e002      	b.n	8003b7c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003b76:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003b7a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003b7c:	69bb      	ldr	r3, [r7, #24]
	}
 8003b7e:	4618      	mov	r0, r3
 8003b80:	3720      	adds	r7, #32
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bd80      	pop	{r7, pc}
	...

08003b88 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b088      	sub	sp, #32
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	60f8      	str	r0, [r7, #12]
 8003b90:	60b9      	str	r1, [r7, #8]
 8003b92:	607a      	str	r2, [r7, #4]
 8003b94:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003b96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b98:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	009b      	lsls	r3, r3, #2
 8003b9e:	461a      	mov	r2, r3
 8003ba0:	21a5      	movs	r1, #165	@ 0xa5
 8003ba2:	f001 fe48 	bl	8005836 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003ba6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ba8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003bb0:	3b01      	subs	r3, #1
 8003bb2:	009b      	lsls	r3, r3, #2
 8003bb4:	4413      	add	r3, r2
 8003bb6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003bb8:	69bb      	ldr	r3, [r7, #24]
 8003bba:	f023 0307 	bic.w	r3, r3, #7
 8003bbe:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003bc0:	69bb      	ldr	r3, [r7, #24]
 8003bc2:	f003 0307 	and.w	r3, r3, #7
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d00b      	beq.n	8003be2 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8003bca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bce:	f383 8811 	msr	BASEPRI, r3
 8003bd2:	f3bf 8f6f 	isb	sy
 8003bd6:	f3bf 8f4f 	dsb	sy
 8003bda:	617b      	str	r3, [r7, #20]
}
 8003bdc:	bf00      	nop
 8003bde:	bf00      	nop
 8003be0:	e7fd      	b.n	8003bde <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003be2:	68bb      	ldr	r3, [r7, #8]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d01f      	beq.n	8003c28 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003be8:	2300      	movs	r3, #0
 8003bea:	61fb      	str	r3, [r7, #28]
 8003bec:	e012      	b.n	8003c14 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003bee:	68ba      	ldr	r2, [r7, #8]
 8003bf0:	69fb      	ldr	r3, [r7, #28]
 8003bf2:	4413      	add	r3, r2
 8003bf4:	7819      	ldrb	r1, [r3, #0]
 8003bf6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003bf8:	69fb      	ldr	r3, [r7, #28]
 8003bfa:	4413      	add	r3, r2
 8003bfc:	3334      	adds	r3, #52	@ 0x34
 8003bfe:	460a      	mov	r2, r1
 8003c00:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003c02:	68ba      	ldr	r2, [r7, #8]
 8003c04:	69fb      	ldr	r3, [r7, #28]
 8003c06:	4413      	add	r3, r2
 8003c08:	781b      	ldrb	r3, [r3, #0]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d006      	beq.n	8003c1c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003c0e:	69fb      	ldr	r3, [r7, #28]
 8003c10:	3301      	adds	r3, #1
 8003c12:	61fb      	str	r3, [r7, #28]
 8003c14:	69fb      	ldr	r3, [r7, #28]
 8003c16:	2b0f      	cmp	r3, #15
 8003c18:	d9e9      	bls.n	8003bee <prvInitialiseNewTask+0x66>
 8003c1a:	e000      	b.n	8003c1e <prvInitialiseNewTask+0x96>
			{
				break;
 8003c1c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003c1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c20:	2200      	movs	r2, #0
 8003c22:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003c26:	e003      	b.n	8003c30 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003c28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003c30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c32:	2b37      	cmp	r3, #55	@ 0x37
 8003c34:	d901      	bls.n	8003c3a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003c36:	2337      	movs	r3, #55	@ 0x37
 8003c38:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003c3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c3c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003c3e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003c40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c42:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003c44:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003c46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c48:	2200      	movs	r2, #0
 8003c4a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003c4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c4e:	3304      	adds	r3, #4
 8003c50:	4618      	mov	r0, r3
 8003c52:	f7ff f965 	bl	8002f20 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003c56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c58:	3318      	adds	r3, #24
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	f7ff f960 	bl	8002f20 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003c60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c62:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003c64:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003c66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c68:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8003c6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c6e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003c70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003c74:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003c76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c78:	2200      	movs	r2, #0
 8003c7a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003c7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c80:	2200      	movs	r2, #0
 8003c82:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8003c86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c88:	3354      	adds	r3, #84	@ 0x54
 8003c8a:	224c      	movs	r2, #76	@ 0x4c
 8003c8c:	2100      	movs	r1, #0
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f001 fdd1 	bl	8005836 <memset>
 8003c94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c96:	4a0d      	ldr	r2, [pc, #52]	@ (8003ccc <prvInitialiseNewTask+0x144>)
 8003c98:	659a      	str	r2, [r3, #88]	@ 0x58
 8003c9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c9c:	4a0c      	ldr	r2, [pc, #48]	@ (8003cd0 <prvInitialiseNewTask+0x148>)
 8003c9e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003ca0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ca2:	4a0c      	ldr	r2, [pc, #48]	@ (8003cd4 <prvInitialiseNewTask+0x14c>)
 8003ca4:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003ca6:	683a      	ldr	r2, [r7, #0]
 8003ca8:	68f9      	ldr	r1, [r7, #12]
 8003caa:	69b8      	ldr	r0, [r7, #24]
 8003cac:	f001 f95a 	bl	8004f64 <pxPortInitialiseStack>
 8003cb0:	4602      	mov	r2, r0
 8003cb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cb4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003cb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d002      	beq.n	8003cc2 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003cbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cbe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003cc0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003cc2:	bf00      	nop
 8003cc4:	3720      	adds	r7, #32
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	bd80      	pop	{r7, pc}
 8003cca:	bf00      	nop
 8003ccc:	20004c28 	.word	0x20004c28
 8003cd0:	20004c90 	.word	0x20004c90
 8003cd4:	20004cf8 	.word	0x20004cf8

08003cd8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b082      	sub	sp, #8
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003ce0:	f001 fa72 	bl	80051c8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003ce4:	4b2d      	ldr	r3, [pc, #180]	@ (8003d9c <prvAddNewTaskToReadyList+0xc4>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	3301      	adds	r3, #1
 8003cea:	4a2c      	ldr	r2, [pc, #176]	@ (8003d9c <prvAddNewTaskToReadyList+0xc4>)
 8003cec:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003cee:	4b2c      	ldr	r3, [pc, #176]	@ (8003da0 <prvAddNewTaskToReadyList+0xc8>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d109      	bne.n	8003d0a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003cf6:	4a2a      	ldr	r2, [pc, #168]	@ (8003da0 <prvAddNewTaskToReadyList+0xc8>)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003cfc:	4b27      	ldr	r3, [pc, #156]	@ (8003d9c <prvAddNewTaskToReadyList+0xc4>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	2b01      	cmp	r3, #1
 8003d02:	d110      	bne.n	8003d26 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003d04:	f000 fc2e 	bl	8004564 <prvInitialiseTaskLists>
 8003d08:	e00d      	b.n	8003d26 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003d0a:	4b26      	ldr	r3, [pc, #152]	@ (8003da4 <prvAddNewTaskToReadyList+0xcc>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d109      	bne.n	8003d26 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003d12:	4b23      	ldr	r3, [pc, #140]	@ (8003da0 <prvAddNewTaskToReadyList+0xc8>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d1c:	429a      	cmp	r2, r3
 8003d1e:	d802      	bhi.n	8003d26 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003d20:	4a1f      	ldr	r2, [pc, #124]	@ (8003da0 <prvAddNewTaskToReadyList+0xc8>)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003d26:	4b20      	ldr	r3, [pc, #128]	@ (8003da8 <prvAddNewTaskToReadyList+0xd0>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	3301      	adds	r3, #1
 8003d2c:	4a1e      	ldr	r2, [pc, #120]	@ (8003da8 <prvAddNewTaskToReadyList+0xd0>)
 8003d2e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003d30:	4b1d      	ldr	r3, [pc, #116]	@ (8003da8 <prvAddNewTaskToReadyList+0xd0>)
 8003d32:	681a      	ldr	r2, [r3, #0]
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d3c:	4b1b      	ldr	r3, [pc, #108]	@ (8003dac <prvAddNewTaskToReadyList+0xd4>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	429a      	cmp	r2, r3
 8003d42:	d903      	bls.n	8003d4c <prvAddNewTaskToReadyList+0x74>
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d48:	4a18      	ldr	r2, [pc, #96]	@ (8003dac <prvAddNewTaskToReadyList+0xd4>)
 8003d4a:	6013      	str	r3, [r2, #0]
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d50:	4613      	mov	r3, r2
 8003d52:	009b      	lsls	r3, r3, #2
 8003d54:	4413      	add	r3, r2
 8003d56:	009b      	lsls	r3, r3, #2
 8003d58:	4a15      	ldr	r2, [pc, #84]	@ (8003db0 <prvAddNewTaskToReadyList+0xd8>)
 8003d5a:	441a      	add	r2, r3
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	3304      	adds	r3, #4
 8003d60:	4619      	mov	r1, r3
 8003d62:	4610      	mov	r0, r2
 8003d64:	f7ff f8e9 	bl	8002f3a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003d68:	f001 fa60 	bl	800522c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003d6c:	4b0d      	ldr	r3, [pc, #52]	@ (8003da4 <prvAddNewTaskToReadyList+0xcc>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d00e      	beq.n	8003d92 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003d74:	4b0a      	ldr	r3, [pc, #40]	@ (8003da0 <prvAddNewTaskToReadyList+0xc8>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d7e:	429a      	cmp	r2, r3
 8003d80:	d207      	bcs.n	8003d92 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003d82:	4b0c      	ldr	r3, [pc, #48]	@ (8003db4 <prvAddNewTaskToReadyList+0xdc>)
 8003d84:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d88:	601a      	str	r2, [r3, #0]
 8003d8a:	f3bf 8f4f 	dsb	sy
 8003d8e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003d92:	bf00      	nop
 8003d94:	3708      	adds	r7, #8
 8003d96:	46bd      	mov	sp, r7
 8003d98:	bd80      	pop	{r7, pc}
 8003d9a:	bf00      	nop
 8003d9c:	20000ea8 	.word	0x20000ea8
 8003da0:	200009d4 	.word	0x200009d4
 8003da4:	20000eb4 	.word	0x20000eb4
 8003da8:	20000ec4 	.word	0x20000ec4
 8003dac:	20000eb0 	.word	0x20000eb0
 8003db0:	200009d8 	.word	0x200009d8
 8003db4:	e000ed04 	.word	0xe000ed04

08003db8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b084      	sub	sp, #16
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d018      	beq.n	8003dfc <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003dca:	4b14      	ldr	r3, [pc, #80]	@ (8003e1c <vTaskDelay+0x64>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d00b      	beq.n	8003dea <vTaskDelay+0x32>
	__asm volatile
 8003dd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003dd6:	f383 8811 	msr	BASEPRI, r3
 8003dda:	f3bf 8f6f 	isb	sy
 8003dde:	f3bf 8f4f 	dsb	sy
 8003de2:	60bb      	str	r3, [r7, #8]
}
 8003de4:	bf00      	nop
 8003de6:	bf00      	nop
 8003de8:	e7fd      	b.n	8003de6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003dea:	f000 f88b 	bl	8003f04 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003dee:	2100      	movs	r1, #0
 8003df0:	6878      	ldr	r0, [r7, #4]
 8003df2:	f000 fd09 	bl	8004808 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003df6:	f000 f893 	bl	8003f20 <xTaskResumeAll>
 8003dfa:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d107      	bne.n	8003e12 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8003e02:	4b07      	ldr	r3, [pc, #28]	@ (8003e20 <vTaskDelay+0x68>)
 8003e04:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003e08:	601a      	str	r2, [r3, #0]
 8003e0a:	f3bf 8f4f 	dsb	sy
 8003e0e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003e12:	bf00      	nop
 8003e14:	3710      	adds	r7, #16
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bd80      	pop	{r7, pc}
 8003e1a:	bf00      	nop
 8003e1c:	20000ed0 	.word	0x20000ed0
 8003e20:	e000ed04 	.word	0xe000ed04

08003e24 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b08a      	sub	sp, #40	@ 0x28
 8003e28:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003e32:	463a      	mov	r2, r7
 8003e34:	1d39      	adds	r1, r7, #4
 8003e36:	f107 0308 	add.w	r3, r7, #8
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	f7ff f81c 	bl	8002e78 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003e40:	6839      	ldr	r1, [r7, #0]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	68ba      	ldr	r2, [r7, #8]
 8003e46:	9202      	str	r2, [sp, #8]
 8003e48:	9301      	str	r3, [sp, #4]
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	9300      	str	r3, [sp, #0]
 8003e4e:	2300      	movs	r3, #0
 8003e50:	460a      	mov	r2, r1
 8003e52:	4924      	ldr	r1, [pc, #144]	@ (8003ee4 <vTaskStartScheduler+0xc0>)
 8003e54:	4824      	ldr	r0, [pc, #144]	@ (8003ee8 <vTaskStartScheduler+0xc4>)
 8003e56:	f7ff fdf1 	bl	8003a3c <xTaskCreateStatic>
 8003e5a:	4603      	mov	r3, r0
 8003e5c:	4a23      	ldr	r2, [pc, #140]	@ (8003eec <vTaskStartScheduler+0xc8>)
 8003e5e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003e60:	4b22      	ldr	r3, [pc, #136]	@ (8003eec <vTaskStartScheduler+0xc8>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d002      	beq.n	8003e6e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003e68:	2301      	movs	r3, #1
 8003e6a:	617b      	str	r3, [r7, #20]
 8003e6c:	e001      	b.n	8003e72 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003e6e:	2300      	movs	r3, #0
 8003e70:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003e72:	697b      	ldr	r3, [r7, #20]
 8003e74:	2b01      	cmp	r3, #1
 8003e76:	d102      	bne.n	8003e7e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003e78:	f000 fd1a 	bl	80048b0 <xTimerCreateTimerTask>
 8003e7c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003e7e:	697b      	ldr	r3, [r7, #20]
 8003e80:	2b01      	cmp	r3, #1
 8003e82:	d11b      	bne.n	8003ebc <vTaskStartScheduler+0x98>
	__asm volatile
 8003e84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e88:	f383 8811 	msr	BASEPRI, r3
 8003e8c:	f3bf 8f6f 	isb	sy
 8003e90:	f3bf 8f4f 	dsb	sy
 8003e94:	613b      	str	r3, [r7, #16]
}
 8003e96:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003e98:	4b15      	ldr	r3, [pc, #84]	@ (8003ef0 <vTaskStartScheduler+0xcc>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	3354      	adds	r3, #84	@ 0x54
 8003e9e:	4a15      	ldr	r2, [pc, #84]	@ (8003ef4 <vTaskStartScheduler+0xd0>)
 8003ea0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003ea2:	4b15      	ldr	r3, [pc, #84]	@ (8003ef8 <vTaskStartScheduler+0xd4>)
 8003ea4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003ea8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003eaa:	4b14      	ldr	r3, [pc, #80]	@ (8003efc <vTaskStartScheduler+0xd8>)
 8003eac:	2201      	movs	r2, #1
 8003eae:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003eb0:	4b13      	ldr	r3, [pc, #76]	@ (8003f00 <vTaskStartScheduler+0xdc>)
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003eb6:	f001 f8e3 	bl	8005080 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003eba:	e00f      	b.n	8003edc <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003ebc:	697b      	ldr	r3, [r7, #20]
 8003ebe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003ec2:	d10b      	bne.n	8003edc <vTaskStartScheduler+0xb8>
	__asm volatile
 8003ec4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ec8:	f383 8811 	msr	BASEPRI, r3
 8003ecc:	f3bf 8f6f 	isb	sy
 8003ed0:	f3bf 8f4f 	dsb	sy
 8003ed4:	60fb      	str	r3, [r7, #12]
}
 8003ed6:	bf00      	nop
 8003ed8:	bf00      	nop
 8003eda:	e7fd      	b.n	8003ed8 <vTaskStartScheduler+0xb4>
}
 8003edc:	bf00      	nop
 8003ede:	3718      	adds	r7, #24
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	bd80      	pop	{r7, pc}
 8003ee4:	080069ec 	.word	0x080069ec
 8003ee8:	08004535 	.word	0x08004535
 8003eec:	20000ecc 	.word	0x20000ecc
 8003ef0:	200009d4 	.word	0x200009d4
 8003ef4:	20000010 	.word	0x20000010
 8003ef8:	20000ec8 	.word	0x20000ec8
 8003efc:	20000eb4 	.word	0x20000eb4
 8003f00:	20000eac 	.word	0x20000eac

08003f04 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003f04:	b480      	push	{r7}
 8003f06:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003f08:	4b04      	ldr	r3, [pc, #16]	@ (8003f1c <vTaskSuspendAll+0x18>)
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	3301      	adds	r3, #1
 8003f0e:	4a03      	ldr	r2, [pc, #12]	@ (8003f1c <vTaskSuspendAll+0x18>)
 8003f10:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003f12:	bf00      	nop
 8003f14:	46bd      	mov	sp, r7
 8003f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1a:	4770      	bx	lr
 8003f1c:	20000ed0 	.word	0x20000ed0

08003f20 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b084      	sub	sp, #16
 8003f24:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003f26:	2300      	movs	r3, #0
 8003f28:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003f2e:	4b42      	ldr	r3, [pc, #264]	@ (8004038 <xTaskResumeAll+0x118>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d10b      	bne.n	8003f4e <xTaskResumeAll+0x2e>
	__asm volatile
 8003f36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f3a:	f383 8811 	msr	BASEPRI, r3
 8003f3e:	f3bf 8f6f 	isb	sy
 8003f42:	f3bf 8f4f 	dsb	sy
 8003f46:	603b      	str	r3, [r7, #0]
}
 8003f48:	bf00      	nop
 8003f4a:	bf00      	nop
 8003f4c:	e7fd      	b.n	8003f4a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003f4e:	f001 f93b 	bl	80051c8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003f52:	4b39      	ldr	r3, [pc, #228]	@ (8004038 <xTaskResumeAll+0x118>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	3b01      	subs	r3, #1
 8003f58:	4a37      	ldr	r2, [pc, #220]	@ (8004038 <xTaskResumeAll+0x118>)
 8003f5a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003f5c:	4b36      	ldr	r3, [pc, #216]	@ (8004038 <xTaskResumeAll+0x118>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d162      	bne.n	800402a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003f64:	4b35      	ldr	r3, [pc, #212]	@ (800403c <xTaskResumeAll+0x11c>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d05e      	beq.n	800402a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003f6c:	e02f      	b.n	8003fce <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f6e:	4b34      	ldr	r3, [pc, #208]	@ (8004040 <xTaskResumeAll+0x120>)
 8003f70:	68db      	ldr	r3, [r3, #12]
 8003f72:	68db      	ldr	r3, [r3, #12]
 8003f74:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	3318      	adds	r3, #24
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	f7ff f83a 	bl	8002ff4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	3304      	adds	r3, #4
 8003f84:	4618      	mov	r0, r3
 8003f86:	f7ff f835 	bl	8002ff4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f8e:	4b2d      	ldr	r3, [pc, #180]	@ (8004044 <xTaskResumeAll+0x124>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	429a      	cmp	r2, r3
 8003f94:	d903      	bls.n	8003f9e <xTaskResumeAll+0x7e>
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f9a:	4a2a      	ldr	r2, [pc, #168]	@ (8004044 <xTaskResumeAll+0x124>)
 8003f9c:	6013      	str	r3, [r2, #0]
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003fa2:	4613      	mov	r3, r2
 8003fa4:	009b      	lsls	r3, r3, #2
 8003fa6:	4413      	add	r3, r2
 8003fa8:	009b      	lsls	r3, r3, #2
 8003faa:	4a27      	ldr	r2, [pc, #156]	@ (8004048 <xTaskResumeAll+0x128>)
 8003fac:	441a      	add	r2, r3
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	3304      	adds	r3, #4
 8003fb2:	4619      	mov	r1, r3
 8003fb4:	4610      	mov	r0, r2
 8003fb6:	f7fe ffc0 	bl	8002f3a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003fbe:	4b23      	ldr	r3, [pc, #140]	@ (800404c <xTaskResumeAll+0x12c>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fc4:	429a      	cmp	r2, r3
 8003fc6:	d302      	bcc.n	8003fce <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8003fc8:	4b21      	ldr	r3, [pc, #132]	@ (8004050 <xTaskResumeAll+0x130>)
 8003fca:	2201      	movs	r2, #1
 8003fcc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003fce:	4b1c      	ldr	r3, [pc, #112]	@ (8004040 <xTaskResumeAll+0x120>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d1cb      	bne.n	8003f6e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d001      	beq.n	8003fe0 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003fdc:	f000 fb66 	bl	80046ac <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003fe0:	4b1c      	ldr	r3, [pc, #112]	@ (8004054 <xTaskResumeAll+0x134>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d010      	beq.n	800400e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003fec:	f000 f846 	bl	800407c <xTaskIncrementTick>
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d002      	beq.n	8003ffc <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8003ff6:	4b16      	ldr	r3, [pc, #88]	@ (8004050 <xTaskResumeAll+0x130>)
 8003ff8:	2201      	movs	r2, #1
 8003ffa:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	3b01      	subs	r3, #1
 8004000:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2b00      	cmp	r3, #0
 8004006:	d1f1      	bne.n	8003fec <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8004008:	4b12      	ldr	r3, [pc, #72]	@ (8004054 <xTaskResumeAll+0x134>)
 800400a:	2200      	movs	r2, #0
 800400c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800400e:	4b10      	ldr	r3, [pc, #64]	@ (8004050 <xTaskResumeAll+0x130>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	2b00      	cmp	r3, #0
 8004014:	d009      	beq.n	800402a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004016:	2301      	movs	r3, #1
 8004018:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800401a:	4b0f      	ldr	r3, [pc, #60]	@ (8004058 <xTaskResumeAll+0x138>)
 800401c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004020:	601a      	str	r2, [r3, #0]
 8004022:	f3bf 8f4f 	dsb	sy
 8004026:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800402a:	f001 f8ff 	bl	800522c <vPortExitCritical>

	return xAlreadyYielded;
 800402e:	68bb      	ldr	r3, [r7, #8]
}
 8004030:	4618      	mov	r0, r3
 8004032:	3710      	adds	r7, #16
 8004034:	46bd      	mov	sp, r7
 8004036:	bd80      	pop	{r7, pc}
 8004038:	20000ed0 	.word	0x20000ed0
 800403c:	20000ea8 	.word	0x20000ea8
 8004040:	20000e68 	.word	0x20000e68
 8004044:	20000eb0 	.word	0x20000eb0
 8004048:	200009d8 	.word	0x200009d8
 800404c:	200009d4 	.word	0x200009d4
 8004050:	20000ebc 	.word	0x20000ebc
 8004054:	20000eb8 	.word	0x20000eb8
 8004058:	e000ed04 	.word	0xe000ed04

0800405c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800405c:	b480      	push	{r7}
 800405e:	b083      	sub	sp, #12
 8004060:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004062:	4b05      	ldr	r3, [pc, #20]	@ (8004078 <xTaskGetTickCount+0x1c>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004068:	687b      	ldr	r3, [r7, #4]
}
 800406a:	4618      	mov	r0, r3
 800406c:	370c      	adds	r7, #12
 800406e:	46bd      	mov	sp, r7
 8004070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004074:	4770      	bx	lr
 8004076:	bf00      	nop
 8004078:	20000eac 	.word	0x20000eac

0800407c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b086      	sub	sp, #24
 8004080:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004082:	2300      	movs	r3, #0
 8004084:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004086:	4b4f      	ldr	r3, [pc, #316]	@ (80041c4 <xTaskIncrementTick+0x148>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	2b00      	cmp	r3, #0
 800408c:	f040 8090 	bne.w	80041b0 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004090:	4b4d      	ldr	r3, [pc, #308]	@ (80041c8 <xTaskIncrementTick+0x14c>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	3301      	adds	r3, #1
 8004096:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004098:	4a4b      	ldr	r2, [pc, #300]	@ (80041c8 <xTaskIncrementTick+0x14c>)
 800409a:	693b      	ldr	r3, [r7, #16]
 800409c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d121      	bne.n	80040e8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80040a4:	4b49      	ldr	r3, [pc, #292]	@ (80041cc <xTaskIncrementTick+0x150>)
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d00b      	beq.n	80040c6 <xTaskIncrementTick+0x4a>
	__asm volatile
 80040ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040b2:	f383 8811 	msr	BASEPRI, r3
 80040b6:	f3bf 8f6f 	isb	sy
 80040ba:	f3bf 8f4f 	dsb	sy
 80040be:	603b      	str	r3, [r7, #0]
}
 80040c0:	bf00      	nop
 80040c2:	bf00      	nop
 80040c4:	e7fd      	b.n	80040c2 <xTaskIncrementTick+0x46>
 80040c6:	4b41      	ldr	r3, [pc, #260]	@ (80041cc <xTaskIncrementTick+0x150>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	60fb      	str	r3, [r7, #12]
 80040cc:	4b40      	ldr	r3, [pc, #256]	@ (80041d0 <xTaskIncrementTick+0x154>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4a3e      	ldr	r2, [pc, #248]	@ (80041cc <xTaskIncrementTick+0x150>)
 80040d2:	6013      	str	r3, [r2, #0]
 80040d4:	4a3e      	ldr	r2, [pc, #248]	@ (80041d0 <xTaskIncrementTick+0x154>)
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	6013      	str	r3, [r2, #0]
 80040da:	4b3e      	ldr	r3, [pc, #248]	@ (80041d4 <xTaskIncrementTick+0x158>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	3301      	adds	r3, #1
 80040e0:	4a3c      	ldr	r2, [pc, #240]	@ (80041d4 <xTaskIncrementTick+0x158>)
 80040e2:	6013      	str	r3, [r2, #0]
 80040e4:	f000 fae2 	bl	80046ac <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80040e8:	4b3b      	ldr	r3, [pc, #236]	@ (80041d8 <xTaskIncrementTick+0x15c>)
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	693a      	ldr	r2, [r7, #16]
 80040ee:	429a      	cmp	r2, r3
 80040f0:	d349      	bcc.n	8004186 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80040f2:	4b36      	ldr	r3, [pc, #216]	@ (80041cc <xTaskIncrementTick+0x150>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d104      	bne.n	8004106 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80040fc:	4b36      	ldr	r3, [pc, #216]	@ (80041d8 <xTaskIncrementTick+0x15c>)
 80040fe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004102:	601a      	str	r2, [r3, #0]
					break;
 8004104:	e03f      	b.n	8004186 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004106:	4b31      	ldr	r3, [pc, #196]	@ (80041cc <xTaskIncrementTick+0x150>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	68db      	ldr	r3, [r3, #12]
 800410c:	68db      	ldr	r3, [r3, #12]
 800410e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004110:	68bb      	ldr	r3, [r7, #8]
 8004112:	685b      	ldr	r3, [r3, #4]
 8004114:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004116:	693a      	ldr	r2, [r7, #16]
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	429a      	cmp	r2, r3
 800411c:	d203      	bcs.n	8004126 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800411e:	4a2e      	ldr	r2, [pc, #184]	@ (80041d8 <xTaskIncrementTick+0x15c>)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004124:	e02f      	b.n	8004186 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004126:	68bb      	ldr	r3, [r7, #8]
 8004128:	3304      	adds	r3, #4
 800412a:	4618      	mov	r0, r3
 800412c:	f7fe ff62 	bl	8002ff4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004130:	68bb      	ldr	r3, [r7, #8]
 8004132:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004134:	2b00      	cmp	r3, #0
 8004136:	d004      	beq.n	8004142 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004138:	68bb      	ldr	r3, [r7, #8]
 800413a:	3318      	adds	r3, #24
 800413c:	4618      	mov	r0, r3
 800413e:	f7fe ff59 	bl	8002ff4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004142:	68bb      	ldr	r3, [r7, #8]
 8004144:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004146:	4b25      	ldr	r3, [pc, #148]	@ (80041dc <xTaskIncrementTick+0x160>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	429a      	cmp	r2, r3
 800414c:	d903      	bls.n	8004156 <xTaskIncrementTick+0xda>
 800414e:	68bb      	ldr	r3, [r7, #8]
 8004150:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004152:	4a22      	ldr	r2, [pc, #136]	@ (80041dc <xTaskIncrementTick+0x160>)
 8004154:	6013      	str	r3, [r2, #0]
 8004156:	68bb      	ldr	r3, [r7, #8]
 8004158:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800415a:	4613      	mov	r3, r2
 800415c:	009b      	lsls	r3, r3, #2
 800415e:	4413      	add	r3, r2
 8004160:	009b      	lsls	r3, r3, #2
 8004162:	4a1f      	ldr	r2, [pc, #124]	@ (80041e0 <xTaskIncrementTick+0x164>)
 8004164:	441a      	add	r2, r3
 8004166:	68bb      	ldr	r3, [r7, #8]
 8004168:	3304      	adds	r3, #4
 800416a:	4619      	mov	r1, r3
 800416c:	4610      	mov	r0, r2
 800416e:	f7fe fee4 	bl	8002f3a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004172:	68bb      	ldr	r3, [r7, #8]
 8004174:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004176:	4b1b      	ldr	r3, [pc, #108]	@ (80041e4 <xTaskIncrementTick+0x168>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800417c:	429a      	cmp	r2, r3
 800417e:	d3b8      	bcc.n	80040f2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8004180:	2301      	movs	r3, #1
 8004182:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004184:	e7b5      	b.n	80040f2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004186:	4b17      	ldr	r3, [pc, #92]	@ (80041e4 <xTaskIncrementTick+0x168>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800418c:	4914      	ldr	r1, [pc, #80]	@ (80041e0 <xTaskIncrementTick+0x164>)
 800418e:	4613      	mov	r3, r2
 8004190:	009b      	lsls	r3, r3, #2
 8004192:	4413      	add	r3, r2
 8004194:	009b      	lsls	r3, r3, #2
 8004196:	440b      	add	r3, r1
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	2b01      	cmp	r3, #1
 800419c:	d901      	bls.n	80041a2 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800419e:	2301      	movs	r3, #1
 80041a0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80041a2:	4b11      	ldr	r3, [pc, #68]	@ (80041e8 <xTaskIncrementTick+0x16c>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d007      	beq.n	80041ba <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80041aa:	2301      	movs	r3, #1
 80041ac:	617b      	str	r3, [r7, #20]
 80041ae:	e004      	b.n	80041ba <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80041b0:	4b0e      	ldr	r3, [pc, #56]	@ (80041ec <xTaskIncrementTick+0x170>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	3301      	adds	r3, #1
 80041b6:	4a0d      	ldr	r2, [pc, #52]	@ (80041ec <xTaskIncrementTick+0x170>)
 80041b8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80041ba:	697b      	ldr	r3, [r7, #20]
}
 80041bc:	4618      	mov	r0, r3
 80041be:	3718      	adds	r7, #24
 80041c0:	46bd      	mov	sp, r7
 80041c2:	bd80      	pop	{r7, pc}
 80041c4:	20000ed0 	.word	0x20000ed0
 80041c8:	20000eac 	.word	0x20000eac
 80041cc:	20000e60 	.word	0x20000e60
 80041d0:	20000e64 	.word	0x20000e64
 80041d4:	20000ec0 	.word	0x20000ec0
 80041d8:	20000ec8 	.word	0x20000ec8
 80041dc:	20000eb0 	.word	0x20000eb0
 80041e0:	200009d8 	.word	0x200009d8
 80041e4:	200009d4 	.word	0x200009d4
 80041e8:	20000ebc 	.word	0x20000ebc
 80041ec:	20000eb8 	.word	0x20000eb8

080041f0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80041f0:	b480      	push	{r7}
 80041f2:	b085      	sub	sp, #20
 80041f4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80041f6:	4b2b      	ldr	r3, [pc, #172]	@ (80042a4 <vTaskSwitchContext+0xb4>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d003      	beq.n	8004206 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80041fe:	4b2a      	ldr	r3, [pc, #168]	@ (80042a8 <vTaskSwitchContext+0xb8>)
 8004200:	2201      	movs	r2, #1
 8004202:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004204:	e047      	b.n	8004296 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8004206:	4b28      	ldr	r3, [pc, #160]	@ (80042a8 <vTaskSwitchContext+0xb8>)
 8004208:	2200      	movs	r2, #0
 800420a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800420c:	4b27      	ldr	r3, [pc, #156]	@ (80042ac <vTaskSwitchContext+0xbc>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	60fb      	str	r3, [r7, #12]
 8004212:	e011      	b.n	8004238 <vTaskSwitchContext+0x48>
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d10b      	bne.n	8004232 <vTaskSwitchContext+0x42>
	__asm volatile
 800421a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800421e:	f383 8811 	msr	BASEPRI, r3
 8004222:	f3bf 8f6f 	isb	sy
 8004226:	f3bf 8f4f 	dsb	sy
 800422a:	607b      	str	r3, [r7, #4]
}
 800422c:	bf00      	nop
 800422e:	bf00      	nop
 8004230:	e7fd      	b.n	800422e <vTaskSwitchContext+0x3e>
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	3b01      	subs	r3, #1
 8004236:	60fb      	str	r3, [r7, #12]
 8004238:	491d      	ldr	r1, [pc, #116]	@ (80042b0 <vTaskSwitchContext+0xc0>)
 800423a:	68fa      	ldr	r2, [r7, #12]
 800423c:	4613      	mov	r3, r2
 800423e:	009b      	lsls	r3, r3, #2
 8004240:	4413      	add	r3, r2
 8004242:	009b      	lsls	r3, r3, #2
 8004244:	440b      	add	r3, r1
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d0e3      	beq.n	8004214 <vTaskSwitchContext+0x24>
 800424c:	68fa      	ldr	r2, [r7, #12]
 800424e:	4613      	mov	r3, r2
 8004250:	009b      	lsls	r3, r3, #2
 8004252:	4413      	add	r3, r2
 8004254:	009b      	lsls	r3, r3, #2
 8004256:	4a16      	ldr	r2, [pc, #88]	@ (80042b0 <vTaskSwitchContext+0xc0>)
 8004258:	4413      	add	r3, r2
 800425a:	60bb      	str	r3, [r7, #8]
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	685a      	ldr	r2, [r3, #4]
 8004262:	68bb      	ldr	r3, [r7, #8]
 8004264:	605a      	str	r2, [r3, #4]
 8004266:	68bb      	ldr	r3, [r7, #8]
 8004268:	685a      	ldr	r2, [r3, #4]
 800426a:	68bb      	ldr	r3, [r7, #8]
 800426c:	3308      	adds	r3, #8
 800426e:	429a      	cmp	r2, r3
 8004270:	d104      	bne.n	800427c <vTaskSwitchContext+0x8c>
 8004272:	68bb      	ldr	r3, [r7, #8]
 8004274:	685b      	ldr	r3, [r3, #4]
 8004276:	685a      	ldr	r2, [r3, #4]
 8004278:	68bb      	ldr	r3, [r7, #8]
 800427a:	605a      	str	r2, [r3, #4]
 800427c:	68bb      	ldr	r3, [r7, #8]
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	68db      	ldr	r3, [r3, #12]
 8004282:	4a0c      	ldr	r2, [pc, #48]	@ (80042b4 <vTaskSwitchContext+0xc4>)
 8004284:	6013      	str	r3, [r2, #0]
 8004286:	4a09      	ldr	r2, [pc, #36]	@ (80042ac <vTaskSwitchContext+0xbc>)
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800428c:	4b09      	ldr	r3, [pc, #36]	@ (80042b4 <vTaskSwitchContext+0xc4>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	3354      	adds	r3, #84	@ 0x54
 8004292:	4a09      	ldr	r2, [pc, #36]	@ (80042b8 <vTaskSwitchContext+0xc8>)
 8004294:	6013      	str	r3, [r2, #0]
}
 8004296:	bf00      	nop
 8004298:	3714      	adds	r7, #20
 800429a:	46bd      	mov	sp, r7
 800429c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a0:	4770      	bx	lr
 80042a2:	bf00      	nop
 80042a4:	20000ed0 	.word	0x20000ed0
 80042a8:	20000ebc 	.word	0x20000ebc
 80042ac:	20000eb0 	.word	0x20000eb0
 80042b0:	200009d8 	.word	0x200009d8
 80042b4:	200009d4 	.word	0x200009d4
 80042b8:	20000010 	.word	0x20000010

080042bc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b084      	sub	sp, #16
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
 80042c4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d10b      	bne.n	80042e4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80042cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042d0:	f383 8811 	msr	BASEPRI, r3
 80042d4:	f3bf 8f6f 	isb	sy
 80042d8:	f3bf 8f4f 	dsb	sy
 80042dc:	60fb      	str	r3, [r7, #12]
}
 80042de:	bf00      	nop
 80042e0:	bf00      	nop
 80042e2:	e7fd      	b.n	80042e0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80042e4:	4b07      	ldr	r3, [pc, #28]	@ (8004304 <vTaskPlaceOnEventList+0x48>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	3318      	adds	r3, #24
 80042ea:	4619      	mov	r1, r3
 80042ec:	6878      	ldr	r0, [r7, #4]
 80042ee:	f7fe fe48 	bl	8002f82 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80042f2:	2101      	movs	r1, #1
 80042f4:	6838      	ldr	r0, [r7, #0]
 80042f6:	f000 fa87 	bl	8004808 <prvAddCurrentTaskToDelayedList>
}
 80042fa:	bf00      	nop
 80042fc:	3710      	adds	r7, #16
 80042fe:	46bd      	mov	sp, r7
 8004300:	bd80      	pop	{r7, pc}
 8004302:	bf00      	nop
 8004304:	200009d4 	.word	0x200009d4

08004308 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004308:	b580      	push	{r7, lr}
 800430a:	b086      	sub	sp, #24
 800430c:	af00      	add	r7, sp, #0
 800430e:	60f8      	str	r0, [r7, #12]
 8004310:	60b9      	str	r1, [r7, #8]
 8004312:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d10b      	bne.n	8004332 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800431a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800431e:	f383 8811 	msr	BASEPRI, r3
 8004322:	f3bf 8f6f 	isb	sy
 8004326:	f3bf 8f4f 	dsb	sy
 800432a:	617b      	str	r3, [r7, #20]
}
 800432c:	bf00      	nop
 800432e:	bf00      	nop
 8004330:	e7fd      	b.n	800432e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004332:	4b0a      	ldr	r3, [pc, #40]	@ (800435c <vTaskPlaceOnEventListRestricted+0x54>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	3318      	adds	r3, #24
 8004338:	4619      	mov	r1, r3
 800433a:	68f8      	ldr	r0, [r7, #12]
 800433c:	f7fe fdfd 	bl	8002f3a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d002      	beq.n	800434c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8004346:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800434a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800434c:	6879      	ldr	r1, [r7, #4]
 800434e:	68b8      	ldr	r0, [r7, #8]
 8004350:	f000 fa5a 	bl	8004808 <prvAddCurrentTaskToDelayedList>
	}
 8004354:	bf00      	nop
 8004356:	3718      	adds	r7, #24
 8004358:	46bd      	mov	sp, r7
 800435a:	bd80      	pop	{r7, pc}
 800435c:	200009d4 	.word	0x200009d4

08004360 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b086      	sub	sp, #24
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	68db      	ldr	r3, [r3, #12]
 800436c:	68db      	ldr	r3, [r3, #12]
 800436e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004370:	693b      	ldr	r3, [r7, #16]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d10b      	bne.n	800438e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8004376:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800437a:	f383 8811 	msr	BASEPRI, r3
 800437e:	f3bf 8f6f 	isb	sy
 8004382:	f3bf 8f4f 	dsb	sy
 8004386:	60fb      	str	r3, [r7, #12]
}
 8004388:	bf00      	nop
 800438a:	bf00      	nop
 800438c:	e7fd      	b.n	800438a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800438e:	693b      	ldr	r3, [r7, #16]
 8004390:	3318      	adds	r3, #24
 8004392:	4618      	mov	r0, r3
 8004394:	f7fe fe2e 	bl	8002ff4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004398:	4b1d      	ldr	r3, [pc, #116]	@ (8004410 <xTaskRemoveFromEventList+0xb0>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	2b00      	cmp	r3, #0
 800439e:	d11d      	bne.n	80043dc <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80043a0:	693b      	ldr	r3, [r7, #16]
 80043a2:	3304      	adds	r3, #4
 80043a4:	4618      	mov	r0, r3
 80043a6:	f7fe fe25 	bl	8002ff4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80043aa:	693b      	ldr	r3, [r7, #16]
 80043ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80043ae:	4b19      	ldr	r3, [pc, #100]	@ (8004414 <xTaskRemoveFromEventList+0xb4>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	429a      	cmp	r2, r3
 80043b4:	d903      	bls.n	80043be <xTaskRemoveFromEventList+0x5e>
 80043b6:	693b      	ldr	r3, [r7, #16]
 80043b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043ba:	4a16      	ldr	r2, [pc, #88]	@ (8004414 <xTaskRemoveFromEventList+0xb4>)
 80043bc:	6013      	str	r3, [r2, #0]
 80043be:	693b      	ldr	r3, [r7, #16]
 80043c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80043c2:	4613      	mov	r3, r2
 80043c4:	009b      	lsls	r3, r3, #2
 80043c6:	4413      	add	r3, r2
 80043c8:	009b      	lsls	r3, r3, #2
 80043ca:	4a13      	ldr	r2, [pc, #76]	@ (8004418 <xTaskRemoveFromEventList+0xb8>)
 80043cc:	441a      	add	r2, r3
 80043ce:	693b      	ldr	r3, [r7, #16]
 80043d0:	3304      	adds	r3, #4
 80043d2:	4619      	mov	r1, r3
 80043d4:	4610      	mov	r0, r2
 80043d6:	f7fe fdb0 	bl	8002f3a <vListInsertEnd>
 80043da:	e005      	b.n	80043e8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80043dc:	693b      	ldr	r3, [r7, #16]
 80043de:	3318      	adds	r3, #24
 80043e0:	4619      	mov	r1, r3
 80043e2:	480e      	ldr	r0, [pc, #56]	@ (800441c <xTaskRemoveFromEventList+0xbc>)
 80043e4:	f7fe fda9 	bl	8002f3a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80043e8:	693b      	ldr	r3, [r7, #16]
 80043ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80043ec:	4b0c      	ldr	r3, [pc, #48]	@ (8004420 <xTaskRemoveFromEventList+0xc0>)
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043f2:	429a      	cmp	r2, r3
 80043f4:	d905      	bls.n	8004402 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80043f6:	2301      	movs	r3, #1
 80043f8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80043fa:	4b0a      	ldr	r3, [pc, #40]	@ (8004424 <xTaskRemoveFromEventList+0xc4>)
 80043fc:	2201      	movs	r2, #1
 80043fe:	601a      	str	r2, [r3, #0]
 8004400:	e001      	b.n	8004406 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8004402:	2300      	movs	r3, #0
 8004404:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004406:	697b      	ldr	r3, [r7, #20]
}
 8004408:	4618      	mov	r0, r3
 800440a:	3718      	adds	r7, #24
 800440c:	46bd      	mov	sp, r7
 800440e:	bd80      	pop	{r7, pc}
 8004410:	20000ed0 	.word	0x20000ed0
 8004414:	20000eb0 	.word	0x20000eb0
 8004418:	200009d8 	.word	0x200009d8
 800441c:	20000e68 	.word	0x20000e68
 8004420:	200009d4 	.word	0x200009d4
 8004424:	20000ebc 	.word	0x20000ebc

08004428 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004428:	b480      	push	{r7}
 800442a:	b083      	sub	sp, #12
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004430:	4b06      	ldr	r3, [pc, #24]	@ (800444c <vTaskInternalSetTimeOutState+0x24>)
 8004432:	681a      	ldr	r2, [r3, #0]
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004438:	4b05      	ldr	r3, [pc, #20]	@ (8004450 <vTaskInternalSetTimeOutState+0x28>)
 800443a:	681a      	ldr	r2, [r3, #0]
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	605a      	str	r2, [r3, #4]
}
 8004440:	bf00      	nop
 8004442:	370c      	adds	r7, #12
 8004444:	46bd      	mov	sp, r7
 8004446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444a:	4770      	bx	lr
 800444c:	20000ec0 	.word	0x20000ec0
 8004450:	20000eac 	.word	0x20000eac

08004454 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b088      	sub	sp, #32
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
 800445c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d10b      	bne.n	800447c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8004464:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004468:	f383 8811 	msr	BASEPRI, r3
 800446c:	f3bf 8f6f 	isb	sy
 8004470:	f3bf 8f4f 	dsb	sy
 8004474:	613b      	str	r3, [r7, #16]
}
 8004476:	bf00      	nop
 8004478:	bf00      	nop
 800447a:	e7fd      	b.n	8004478 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d10b      	bne.n	800449a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8004482:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004486:	f383 8811 	msr	BASEPRI, r3
 800448a:	f3bf 8f6f 	isb	sy
 800448e:	f3bf 8f4f 	dsb	sy
 8004492:	60fb      	str	r3, [r7, #12]
}
 8004494:	bf00      	nop
 8004496:	bf00      	nop
 8004498:	e7fd      	b.n	8004496 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800449a:	f000 fe95 	bl	80051c8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800449e:	4b1d      	ldr	r3, [pc, #116]	@ (8004514 <xTaskCheckForTimeOut+0xc0>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	685b      	ldr	r3, [r3, #4]
 80044a8:	69ba      	ldr	r2, [r7, #24]
 80044aa:	1ad3      	subs	r3, r2, r3
 80044ac:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80044b6:	d102      	bne.n	80044be <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80044b8:	2300      	movs	r3, #0
 80044ba:	61fb      	str	r3, [r7, #28]
 80044bc:	e023      	b.n	8004506 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681a      	ldr	r2, [r3, #0]
 80044c2:	4b15      	ldr	r3, [pc, #84]	@ (8004518 <xTaskCheckForTimeOut+0xc4>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	429a      	cmp	r2, r3
 80044c8:	d007      	beq.n	80044da <xTaskCheckForTimeOut+0x86>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	69ba      	ldr	r2, [r7, #24]
 80044d0:	429a      	cmp	r2, r3
 80044d2:	d302      	bcc.n	80044da <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80044d4:	2301      	movs	r3, #1
 80044d6:	61fb      	str	r3, [r7, #28]
 80044d8:	e015      	b.n	8004506 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	697a      	ldr	r2, [r7, #20]
 80044e0:	429a      	cmp	r2, r3
 80044e2:	d20b      	bcs.n	80044fc <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	681a      	ldr	r2, [r3, #0]
 80044e8:	697b      	ldr	r3, [r7, #20]
 80044ea:	1ad2      	subs	r2, r2, r3
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80044f0:	6878      	ldr	r0, [r7, #4]
 80044f2:	f7ff ff99 	bl	8004428 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80044f6:	2300      	movs	r3, #0
 80044f8:	61fb      	str	r3, [r7, #28]
 80044fa:	e004      	b.n	8004506 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	2200      	movs	r2, #0
 8004500:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004502:	2301      	movs	r3, #1
 8004504:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004506:	f000 fe91 	bl	800522c <vPortExitCritical>

	return xReturn;
 800450a:	69fb      	ldr	r3, [r7, #28]
}
 800450c:	4618      	mov	r0, r3
 800450e:	3720      	adds	r7, #32
 8004510:	46bd      	mov	sp, r7
 8004512:	bd80      	pop	{r7, pc}
 8004514:	20000eac 	.word	0x20000eac
 8004518:	20000ec0 	.word	0x20000ec0

0800451c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800451c:	b480      	push	{r7}
 800451e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004520:	4b03      	ldr	r3, [pc, #12]	@ (8004530 <vTaskMissedYield+0x14>)
 8004522:	2201      	movs	r2, #1
 8004524:	601a      	str	r2, [r3, #0]
}
 8004526:	bf00      	nop
 8004528:	46bd      	mov	sp, r7
 800452a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452e:	4770      	bx	lr
 8004530:	20000ebc 	.word	0x20000ebc

08004534 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b082      	sub	sp, #8
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800453c:	f000 f852 	bl	80045e4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004540:	4b06      	ldr	r3, [pc, #24]	@ (800455c <prvIdleTask+0x28>)
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	2b01      	cmp	r3, #1
 8004546:	d9f9      	bls.n	800453c <prvIdleTask+0x8>
			{
				taskYIELD();
 8004548:	4b05      	ldr	r3, [pc, #20]	@ (8004560 <prvIdleTask+0x2c>)
 800454a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800454e:	601a      	str	r2, [r3, #0]
 8004550:	f3bf 8f4f 	dsb	sy
 8004554:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004558:	e7f0      	b.n	800453c <prvIdleTask+0x8>
 800455a:	bf00      	nop
 800455c:	200009d8 	.word	0x200009d8
 8004560:	e000ed04 	.word	0xe000ed04

08004564 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b082      	sub	sp, #8
 8004568:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800456a:	2300      	movs	r3, #0
 800456c:	607b      	str	r3, [r7, #4]
 800456e:	e00c      	b.n	800458a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004570:	687a      	ldr	r2, [r7, #4]
 8004572:	4613      	mov	r3, r2
 8004574:	009b      	lsls	r3, r3, #2
 8004576:	4413      	add	r3, r2
 8004578:	009b      	lsls	r3, r3, #2
 800457a:	4a12      	ldr	r2, [pc, #72]	@ (80045c4 <prvInitialiseTaskLists+0x60>)
 800457c:	4413      	add	r3, r2
 800457e:	4618      	mov	r0, r3
 8004580:	f7fe fcae 	bl	8002ee0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	3301      	adds	r3, #1
 8004588:	607b      	str	r3, [r7, #4]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2b37      	cmp	r3, #55	@ 0x37
 800458e:	d9ef      	bls.n	8004570 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004590:	480d      	ldr	r0, [pc, #52]	@ (80045c8 <prvInitialiseTaskLists+0x64>)
 8004592:	f7fe fca5 	bl	8002ee0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004596:	480d      	ldr	r0, [pc, #52]	@ (80045cc <prvInitialiseTaskLists+0x68>)
 8004598:	f7fe fca2 	bl	8002ee0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800459c:	480c      	ldr	r0, [pc, #48]	@ (80045d0 <prvInitialiseTaskLists+0x6c>)
 800459e:	f7fe fc9f 	bl	8002ee0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80045a2:	480c      	ldr	r0, [pc, #48]	@ (80045d4 <prvInitialiseTaskLists+0x70>)
 80045a4:	f7fe fc9c 	bl	8002ee0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80045a8:	480b      	ldr	r0, [pc, #44]	@ (80045d8 <prvInitialiseTaskLists+0x74>)
 80045aa:	f7fe fc99 	bl	8002ee0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80045ae:	4b0b      	ldr	r3, [pc, #44]	@ (80045dc <prvInitialiseTaskLists+0x78>)
 80045b0:	4a05      	ldr	r2, [pc, #20]	@ (80045c8 <prvInitialiseTaskLists+0x64>)
 80045b2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80045b4:	4b0a      	ldr	r3, [pc, #40]	@ (80045e0 <prvInitialiseTaskLists+0x7c>)
 80045b6:	4a05      	ldr	r2, [pc, #20]	@ (80045cc <prvInitialiseTaskLists+0x68>)
 80045b8:	601a      	str	r2, [r3, #0]
}
 80045ba:	bf00      	nop
 80045bc:	3708      	adds	r7, #8
 80045be:	46bd      	mov	sp, r7
 80045c0:	bd80      	pop	{r7, pc}
 80045c2:	bf00      	nop
 80045c4:	200009d8 	.word	0x200009d8
 80045c8:	20000e38 	.word	0x20000e38
 80045cc:	20000e4c 	.word	0x20000e4c
 80045d0:	20000e68 	.word	0x20000e68
 80045d4:	20000e7c 	.word	0x20000e7c
 80045d8:	20000e94 	.word	0x20000e94
 80045dc:	20000e60 	.word	0x20000e60
 80045e0:	20000e64 	.word	0x20000e64

080045e4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b082      	sub	sp, #8
 80045e8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80045ea:	e019      	b.n	8004620 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80045ec:	f000 fdec 	bl	80051c8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80045f0:	4b10      	ldr	r3, [pc, #64]	@ (8004634 <prvCheckTasksWaitingTermination+0x50>)
 80045f2:	68db      	ldr	r3, [r3, #12]
 80045f4:	68db      	ldr	r3, [r3, #12]
 80045f6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	3304      	adds	r3, #4
 80045fc:	4618      	mov	r0, r3
 80045fe:	f7fe fcf9 	bl	8002ff4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004602:	4b0d      	ldr	r3, [pc, #52]	@ (8004638 <prvCheckTasksWaitingTermination+0x54>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	3b01      	subs	r3, #1
 8004608:	4a0b      	ldr	r2, [pc, #44]	@ (8004638 <prvCheckTasksWaitingTermination+0x54>)
 800460a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800460c:	4b0b      	ldr	r3, [pc, #44]	@ (800463c <prvCheckTasksWaitingTermination+0x58>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	3b01      	subs	r3, #1
 8004612:	4a0a      	ldr	r2, [pc, #40]	@ (800463c <prvCheckTasksWaitingTermination+0x58>)
 8004614:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004616:	f000 fe09 	bl	800522c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800461a:	6878      	ldr	r0, [r7, #4]
 800461c:	f000 f810 	bl	8004640 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004620:	4b06      	ldr	r3, [pc, #24]	@ (800463c <prvCheckTasksWaitingTermination+0x58>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d1e1      	bne.n	80045ec <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004628:	bf00      	nop
 800462a:	bf00      	nop
 800462c:	3708      	adds	r7, #8
 800462e:	46bd      	mov	sp, r7
 8004630:	bd80      	pop	{r7, pc}
 8004632:	bf00      	nop
 8004634:	20000e7c 	.word	0x20000e7c
 8004638:	20000ea8 	.word	0x20000ea8
 800463c:	20000e90 	.word	0x20000e90

08004640 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004640:	b580      	push	{r7, lr}
 8004642:	b084      	sub	sp, #16
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	3354      	adds	r3, #84	@ 0x54
 800464c:	4618      	mov	r0, r3
 800464e:	f001 fd1d 	bl	800608c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8004658:	2b00      	cmp	r3, #0
 800465a:	d108      	bne.n	800466e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004660:	4618      	mov	r0, r3
 8004662:	f000 ffa1 	bl	80055a8 <vPortFree>
				vPortFree( pxTCB );
 8004666:	6878      	ldr	r0, [r7, #4]
 8004668:	f000 ff9e 	bl	80055a8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800466c:	e019      	b.n	80046a2 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8004674:	2b01      	cmp	r3, #1
 8004676:	d103      	bne.n	8004680 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8004678:	6878      	ldr	r0, [r7, #4]
 800467a:	f000 ff95 	bl	80055a8 <vPortFree>
	}
 800467e:	e010      	b.n	80046a2 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8004686:	2b02      	cmp	r3, #2
 8004688:	d00b      	beq.n	80046a2 <prvDeleteTCB+0x62>
	__asm volatile
 800468a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800468e:	f383 8811 	msr	BASEPRI, r3
 8004692:	f3bf 8f6f 	isb	sy
 8004696:	f3bf 8f4f 	dsb	sy
 800469a:	60fb      	str	r3, [r7, #12]
}
 800469c:	bf00      	nop
 800469e:	bf00      	nop
 80046a0:	e7fd      	b.n	800469e <prvDeleteTCB+0x5e>
	}
 80046a2:	bf00      	nop
 80046a4:	3710      	adds	r7, #16
 80046a6:	46bd      	mov	sp, r7
 80046a8:	bd80      	pop	{r7, pc}
	...

080046ac <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80046ac:	b480      	push	{r7}
 80046ae:	b083      	sub	sp, #12
 80046b0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80046b2:	4b0c      	ldr	r3, [pc, #48]	@ (80046e4 <prvResetNextTaskUnblockTime+0x38>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d104      	bne.n	80046c6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80046bc:	4b0a      	ldr	r3, [pc, #40]	@ (80046e8 <prvResetNextTaskUnblockTime+0x3c>)
 80046be:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80046c2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80046c4:	e008      	b.n	80046d8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80046c6:	4b07      	ldr	r3, [pc, #28]	@ (80046e4 <prvResetNextTaskUnblockTime+0x38>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	68db      	ldr	r3, [r3, #12]
 80046cc:	68db      	ldr	r3, [r3, #12]
 80046ce:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	685b      	ldr	r3, [r3, #4]
 80046d4:	4a04      	ldr	r2, [pc, #16]	@ (80046e8 <prvResetNextTaskUnblockTime+0x3c>)
 80046d6:	6013      	str	r3, [r2, #0]
}
 80046d8:	bf00      	nop
 80046da:	370c      	adds	r7, #12
 80046dc:	46bd      	mov	sp, r7
 80046de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e2:	4770      	bx	lr
 80046e4:	20000e60 	.word	0x20000e60
 80046e8:	20000ec8 	.word	0x20000ec8

080046ec <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80046ec:	b480      	push	{r7}
 80046ee:	b083      	sub	sp, #12
 80046f0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80046f2:	4b0b      	ldr	r3, [pc, #44]	@ (8004720 <xTaskGetSchedulerState+0x34>)
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d102      	bne.n	8004700 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80046fa:	2301      	movs	r3, #1
 80046fc:	607b      	str	r3, [r7, #4]
 80046fe:	e008      	b.n	8004712 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004700:	4b08      	ldr	r3, [pc, #32]	@ (8004724 <xTaskGetSchedulerState+0x38>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	2b00      	cmp	r3, #0
 8004706:	d102      	bne.n	800470e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004708:	2302      	movs	r3, #2
 800470a:	607b      	str	r3, [r7, #4]
 800470c:	e001      	b.n	8004712 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800470e:	2300      	movs	r3, #0
 8004710:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004712:	687b      	ldr	r3, [r7, #4]
	}
 8004714:	4618      	mov	r0, r3
 8004716:	370c      	adds	r7, #12
 8004718:	46bd      	mov	sp, r7
 800471a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471e:	4770      	bx	lr
 8004720:	20000eb4 	.word	0x20000eb4
 8004724:	20000ed0 	.word	0x20000ed0

08004728 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004728:	b580      	push	{r7, lr}
 800472a:	b086      	sub	sp, #24
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004734:	2300      	movs	r3, #0
 8004736:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d058      	beq.n	80047f0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800473e:	4b2f      	ldr	r3, [pc, #188]	@ (80047fc <xTaskPriorityDisinherit+0xd4>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	693a      	ldr	r2, [r7, #16]
 8004744:	429a      	cmp	r2, r3
 8004746:	d00b      	beq.n	8004760 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8004748:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800474c:	f383 8811 	msr	BASEPRI, r3
 8004750:	f3bf 8f6f 	isb	sy
 8004754:	f3bf 8f4f 	dsb	sy
 8004758:	60fb      	str	r3, [r7, #12]
}
 800475a:	bf00      	nop
 800475c:	bf00      	nop
 800475e:	e7fd      	b.n	800475c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004760:	693b      	ldr	r3, [r7, #16]
 8004762:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004764:	2b00      	cmp	r3, #0
 8004766:	d10b      	bne.n	8004780 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8004768:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800476c:	f383 8811 	msr	BASEPRI, r3
 8004770:	f3bf 8f6f 	isb	sy
 8004774:	f3bf 8f4f 	dsb	sy
 8004778:	60bb      	str	r3, [r7, #8]
}
 800477a:	bf00      	nop
 800477c:	bf00      	nop
 800477e:	e7fd      	b.n	800477c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8004780:	693b      	ldr	r3, [r7, #16]
 8004782:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004784:	1e5a      	subs	r2, r3, #1
 8004786:	693b      	ldr	r3, [r7, #16]
 8004788:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800478a:	693b      	ldr	r3, [r7, #16]
 800478c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800478e:	693b      	ldr	r3, [r7, #16]
 8004790:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004792:	429a      	cmp	r2, r3
 8004794:	d02c      	beq.n	80047f0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004796:	693b      	ldr	r3, [r7, #16]
 8004798:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800479a:	2b00      	cmp	r3, #0
 800479c:	d128      	bne.n	80047f0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800479e:	693b      	ldr	r3, [r7, #16]
 80047a0:	3304      	adds	r3, #4
 80047a2:	4618      	mov	r0, r3
 80047a4:	f7fe fc26 	bl	8002ff4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80047a8:	693b      	ldr	r3, [r7, #16]
 80047aa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80047ac:	693b      	ldr	r3, [r7, #16]
 80047ae:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80047b0:	693b      	ldr	r3, [r7, #16]
 80047b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047b4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80047b8:	693b      	ldr	r3, [r7, #16]
 80047ba:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80047bc:	693b      	ldr	r3, [r7, #16]
 80047be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047c0:	4b0f      	ldr	r3, [pc, #60]	@ (8004800 <xTaskPriorityDisinherit+0xd8>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	429a      	cmp	r2, r3
 80047c6:	d903      	bls.n	80047d0 <xTaskPriorityDisinherit+0xa8>
 80047c8:	693b      	ldr	r3, [r7, #16]
 80047ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047cc:	4a0c      	ldr	r2, [pc, #48]	@ (8004800 <xTaskPriorityDisinherit+0xd8>)
 80047ce:	6013      	str	r3, [r2, #0]
 80047d0:	693b      	ldr	r3, [r7, #16]
 80047d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047d4:	4613      	mov	r3, r2
 80047d6:	009b      	lsls	r3, r3, #2
 80047d8:	4413      	add	r3, r2
 80047da:	009b      	lsls	r3, r3, #2
 80047dc:	4a09      	ldr	r2, [pc, #36]	@ (8004804 <xTaskPriorityDisinherit+0xdc>)
 80047de:	441a      	add	r2, r3
 80047e0:	693b      	ldr	r3, [r7, #16]
 80047e2:	3304      	adds	r3, #4
 80047e4:	4619      	mov	r1, r3
 80047e6:	4610      	mov	r0, r2
 80047e8:	f7fe fba7 	bl	8002f3a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80047ec:	2301      	movs	r3, #1
 80047ee:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80047f0:	697b      	ldr	r3, [r7, #20]
	}
 80047f2:	4618      	mov	r0, r3
 80047f4:	3718      	adds	r7, #24
 80047f6:	46bd      	mov	sp, r7
 80047f8:	bd80      	pop	{r7, pc}
 80047fa:	bf00      	nop
 80047fc:	200009d4 	.word	0x200009d4
 8004800:	20000eb0 	.word	0x20000eb0
 8004804:	200009d8 	.word	0x200009d8

08004808 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b084      	sub	sp, #16
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
 8004810:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004812:	4b21      	ldr	r3, [pc, #132]	@ (8004898 <prvAddCurrentTaskToDelayedList+0x90>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004818:	4b20      	ldr	r3, [pc, #128]	@ (800489c <prvAddCurrentTaskToDelayedList+0x94>)
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	3304      	adds	r3, #4
 800481e:	4618      	mov	r0, r3
 8004820:	f7fe fbe8 	bl	8002ff4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800482a:	d10a      	bne.n	8004842 <prvAddCurrentTaskToDelayedList+0x3a>
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d007      	beq.n	8004842 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004832:	4b1a      	ldr	r3, [pc, #104]	@ (800489c <prvAddCurrentTaskToDelayedList+0x94>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	3304      	adds	r3, #4
 8004838:	4619      	mov	r1, r3
 800483a:	4819      	ldr	r0, [pc, #100]	@ (80048a0 <prvAddCurrentTaskToDelayedList+0x98>)
 800483c:	f7fe fb7d 	bl	8002f3a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004840:	e026      	b.n	8004890 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004842:	68fa      	ldr	r2, [r7, #12]
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	4413      	add	r3, r2
 8004848:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800484a:	4b14      	ldr	r3, [pc, #80]	@ (800489c <prvAddCurrentTaskToDelayedList+0x94>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	68ba      	ldr	r2, [r7, #8]
 8004850:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004852:	68ba      	ldr	r2, [r7, #8]
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	429a      	cmp	r2, r3
 8004858:	d209      	bcs.n	800486e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800485a:	4b12      	ldr	r3, [pc, #72]	@ (80048a4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800485c:	681a      	ldr	r2, [r3, #0]
 800485e:	4b0f      	ldr	r3, [pc, #60]	@ (800489c <prvAddCurrentTaskToDelayedList+0x94>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	3304      	adds	r3, #4
 8004864:	4619      	mov	r1, r3
 8004866:	4610      	mov	r0, r2
 8004868:	f7fe fb8b 	bl	8002f82 <vListInsert>
}
 800486c:	e010      	b.n	8004890 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800486e:	4b0e      	ldr	r3, [pc, #56]	@ (80048a8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8004870:	681a      	ldr	r2, [r3, #0]
 8004872:	4b0a      	ldr	r3, [pc, #40]	@ (800489c <prvAddCurrentTaskToDelayedList+0x94>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	3304      	adds	r3, #4
 8004878:	4619      	mov	r1, r3
 800487a:	4610      	mov	r0, r2
 800487c:	f7fe fb81 	bl	8002f82 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004880:	4b0a      	ldr	r3, [pc, #40]	@ (80048ac <prvAddCurrentTaskToDelayedList+0xa4>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	68ba      	ldr	r2, [r7, #8]
 8004886:	429a      	cmp	r2, r3
 8004888:	d202      	bcs.n	8004890 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800488a:	4a08      	ldr	r2, [pc, #32]	@ (80048ac <prvAddCurrentTaskToDelayedList+0xa4>)
 800488c:	68bb      	ldr	r3, [r7, #8]
 800488e:	6013      	str	r3, [r2, #0]
}
 8004890:	bf00      	nop
 8004892:	3710      	adds	r7, #16
 8004894:	46bd      	mov	sp, r7
 8004896:	bd80      	pop	{r7, pc}
 8004898:	20000eac 	.word	0x20000eac
 800489c:	200009d4 	.word	0x200009d4
 80048a0:	20000e94 	.word	0x20000e94
 80048a4:	20000e64 	.word	0x20000e64
 80048a8:	20000e60 	.word	0x20000e60
 80048ac:	20000ec8 	.word	0x20000ec8

080048b0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b08a      	sub	sp, #40	@ 0x28
 80048b4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80048b6:	2300      	movs	r3, #0
 80048b8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80048ba:	f000 fb13 	bl	8004ee4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80048be:	4b1d      	ldr	r3, [pc, #116]	@ (8004934 <xTimerCreateTimerTask+0x84>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d021      	beq.n	800490a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80048c6:	2300      	movs	r3, #0
 80048c8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80048ca:	2300      	movs	r3, #0
 80048cc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80048ce:	1d3a      	adds	r2, r7, #4
 80048d0:	f107 0108 	add.w	r1, r7, #8
 80048d4:	f107 030c 	add.w	r3, r7, #12
 80048d8:	4618      	mov	r0, r3
 80048da:	f7fe fae7 	bl	8002eac <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80048de:	6879      	ldr	r1, [r7, #4]
 80048e0:	68bb      	ldr	r3, [r7, #8]
 80048e2:	68fa      	ldr	r2, [r7, #12]
 80048e4:	9202      	str	r2, [sp, #8]
 80048e6:	9301      	str	r3, [sp, #4]
 80048e8:	2302      	movs	r3, #2
 80048ea:	9300      	str	r3, [sp, #0]
 80048ec:	2300      	movs	r3, #0
 80048ee:	460a      	mov	r2, r1
 80048f0:	4911      	ldr	r1, [pc, #68]	@ (8004938 <xTimerCreateTimerTask+0x88>)
 80048f2:	4812      	ldr	r0, [pc, #72]	@ (800493c <xTimerCreateTimerTask+0x8c>)
 80048f4:	f7ff f8a2 	bl	8003a3c <xTaskCreateStatic>
 80048f8:	4603      	mov	r3, r0
 80048fa:	4a11      	ldr	r2, [pc, #68]	@ (8004940 <xTimerCreateTimerTask+0x90>)
 80048fc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80048fe:	4b10      	ldr	r3, [pc, #64]	@ (8004940 <xTimerCreateTimerTask+0x90>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d001      	beq.n	800490a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004906:	2301      	movs	r3, #1
 8004908:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800490a:	697b      	ldr	r3, [r7, #20]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d10b      	bne.n	8004928 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8004910:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004914:	f383 8811 	msr	BASEPRI, r3
 8004918:	f3bf 8f6f 	isb	sy
 800491c:	f3bf 8f4f 	dsb	sy
 8004920:	613b      	str	r3, [r7, #16]
}
 8004922:	bf00      	nop
 8004924:	bf00      	nop
 8004926:	e7fd      	b.n	8004924 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004928:	697b      	ldr	r3, [r7, #20]
}
 800492a:	4618      	mov	r0, r3
 800492c:	3718      	adds	r7, #24
 800492e:	46bd      	mov	sp, r7
 8004930:	bd80      	pop	{r7, pc}
 8004932:	bf00      	nop
 8004934:	20000f04 	.word	0x20000f04
 8004938:	080069f4 	.word	0x080069f4
 800493c:	08004a7d 	.word	0x08004a7d
 8004940:	20000f08 	.word	0x20000f08

08004944 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004944:	b580      	push	{r7, lr}
 8004946:	b08a      	sub	sp, #40	@ 0x28
 8004948:	af00      	add	r7, sp, #0
 800494a:	60f8      	str	r0, [r7, #12]
 800494c:	60b9      	str	r1, [r7, #8]
 800494e:	607a      	str	r2, [r7, #4]
 8004950:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004952:	2300      	movs	r3, #0
 8004954:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d10b      	bne.n	8004974 <xTimerGenericCommand+0x30>
	__asm volatile
 800495c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004960:	f383 8811 	msr	BASEPRI, r3
 8004964:	f3bf 8f6f 	isb	sy
 8004968:	f3bf 8f4f 	dsb	sy
 800496c:	623b      	str	r3, [r7, #32]
}
 800496e:	bf00      	nop
 8004970:	bf00      	nop
 8004972:	e7fd      	b.n	8004970 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004974:	4b19      	ldr	r3, [pc, #100]	@ (80049dc <xTimerGenericCommand+0x98>)
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	2b00      	cmp	r3, #0
 800497a:	d02a      	beq.n	80049d2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800497c:	68bb      	ldr	r3, [r7, #8]
 800497e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004988:	68bb      	ldr	r3, [r7, #8]
 800498a:	2b05      	cmp	r3, #5
 800498c:	dc18      	bgt.n	80049c0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800498e:	f7ff fead 	bl	80046ec <xTaskGetSchedulerState>
 8004992:	4603      	mov	r3, r0
 8004994:	2b02      	cmp	r3, #2
 8004996:	d109      	bne.n	80049ac <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004998:	4b10      	ldr	r3, [pc, #64]	@ (80049dc <xTimerGenericCommand+0x98>)
 800499a:	6818      	ldr	r0, [r3, #0]
 800499c:	f107 0110 	add.w	r1, r7, #16
 80049a0:	2300      	movs	r3, #0
 80049a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80049a4:	f7fe fc5a 	bl	800325c <xQueueGenericSend>
 80049a8:	6278      	str	r0, [r7, #36]	@ 0x24
 80049aa:	e012      	b.n	80049d2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80049ac:	4b0b      	ldr	r3, [pc, #44]	@ (80049dc <xTimerGenericCommand+0x98>)
 80049ae:	6818      	ldr	r0, [r3, #0]
 80049b0:	f107 0110 	add.w	r1, r7, #16
 80049b4:	2300      	movs	r3, #0
 80049b6:	2200      	movs	r2, #0
 80049b8:	f7fe fc50 	bl	800325c <xQueueGenericSend>
 80049bc:	6278      	str	r0, [r7, #36]	@ 0x24
 80049be:	e008      	b.n	80049d2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80049c0:	4b06      	ldr	r3, [pc, #24]	@ (80049dc <xTimerGenericCommand+0x98>)
 80049c2:	6818      	ldr	r0, [r3, #0]
 80049c4:	f107 0110 	add.w	r1, r7, #16
 80049c8:	2300      	movs	r3, #0
 80049ca:	683a      	ldr	r2, [r7, #0]
 80049cc:	f7fe fd48 	bl	8003460 <xQueueGenericSendFromISR>
 80049d0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80049d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80049d4:	4618      	mov	r0, r3
 80049d6:	3728      	adds	r7, #40	@ 0x28
 80049d8:	46bd      	mov	sp, r7
 80049da:	bd80      	pop	{r7, pc}
 80049dc:	20000f04 	.word	0x20000f04

080049e0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b088      	sub	sp, #32
 80049e4:	af02      	add	r7, sp, #8
 80049e6:	6078      	str	r0, [r7, #4]
 80049e8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80049ea:	4b23      	ldr	r3, [pc, #140]	@ (8004a78 <prvProcessExpiredTimer+0x98>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	68db      	ldr	r3, [r3, #12]
 80049f0:	68db      	ldr	r3, [r3, #12]
 80049f2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80049f4:	697b      	ldr	r3, [r7, #20]
 80049f6:	3304      	adds	r3, #4
 80049f8:	4618      	mov	r0, r3
 80049fa:	f7fe fafb 	bl	8002ff4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80049fe:	697b      	ldr	r3, [r7, #20]
 8004a00:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004a04:	f003 0304 	and.w	r3, r3, #4
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d023      	beq.n	8004a54 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004a0c:	697b      	ldr	r3, [r7, #20]
 8004a0e:	699a      	ldr	r2, [r3, #24]
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	18d1      	adds	r1, r2, r3
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	683a      	ldr	r2, [r7, #0]
 8004a18:	6978      	ldr	r0, [r7, #20]
 8004a1a:	f000 f8d5 	bl	8004bc8 <prvInsertTimerInActiveList>
 8004a1e:	4603      	mov	r3, r0
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d020      	beq.n	8004a66 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004a24:	2300      	movs	r3, #0
 8004a26:	9300      	str	r3, [sp, #0]
 8004a28:	2300      	movs	r3, #0
 8004a2a:	687a      	ldr	r2, [r7, #4]
 8004a2c:	2100      	movs	r1, #0
 8004a2e:	6978      	ldr	r0, [r7, #20]
 8004a30:	f7ff ff88 	bl	8004944 <xTimerGenericCommand>
 8004a34:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004a36:	693b      	ldr	r3, [r7, #16]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d114      	bne.n	8004a66 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8004a3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a40:	f383 8811 	msr	BASEPRI, r3
 8004a44:	f3bf 8f6f 	isb	sy
 8004a48:	f3bf 8f4f 	dsb	sy
 8004a4c:	60fb      	str	r3, [r7, #12]
}
 8004a4e:	bf00      	nop
 8004a50:	bf00      	nop
 8004a52:	e7fd      	b.n	8004a50 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004a54:	697b      	ldr	r3, [r7, #20]
 8004a56:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004a5a:	f023 0301 	bic.w	r3, r3, #1
 8004a5e:	b2da      	uxtb	r2, r3
 8004a60:	697b      	ldr	r3, [r7, #20]
 8004a62:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004a66:	697b      	ldr	r3, [r7, #20]
 8004a68:	6a1b      	ldr	r3, [r3, #32]
 8004a6a:	6978      	ldr	r0, [r7, #20]
 8004a6c:	4798      	blx	r3
}
 8004a6e:	bf00      	nop
 8004a70:	3718      	adds	r7, #24
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bd80      	pop	{r7, pc}
 8004a76:	bf00      	nop
 8004a78:	20000efc 	.word	0x20000efc

08004a7c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	b084      	sub	sp, #16
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004a84:	f107 0308 	add.w	r3, r7, #8
 8004a88:	4618      	mov	r0, r3
 8004a8a:	f000 f859 	bl	8004b40 <prvGetNextExpireTime>
 8004a8e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004a90:	68bb      	ldr	r3, [r7, #8]
 8004a92:	4619      	mov	r1, r3
 8004a94:	68f8      	ldr	r0, [r7, #12]
 8004a96:	f000 f805 	bl	8004aa4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004a9a:	f000 f8d7 	bl	8004c4c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004a9e:	bf00      	nop
 8004aa0:	e7f0      	b.n	8004a84 <prvTimerTask+0x8>
	...

08004aa4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b084      	sub	sp, #16
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
 8004aac:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004aae:	f7ff fa29 	bl	8003f04 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004ab2:	f107 0308 	add.w	r3, r7, #8
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	f000 f866 	bl	8004b88 <prvSampleTimeNow>
 8004abc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d130      	bne.n	8004b26 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d10a      	bne.n	8004ae0 <prvProcessTimerOrBlockTask+0x3c>
 8004aca:	687a      	ldr	r2, [r7, #4]
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	429a      	cmp	r2, r3
 8004ad0:	d806      	bhi.n	8004ae0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004ad2:	f7ff fa25 	bl	8003f20 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004ad6:	68f9      	ldr	r1, [r7, #12]
 8004ad8:	6878      	ldr	r0, [r7, #4]
 8004ada:	f7ff ff81 	bl	80049e0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004ade:	e024      	b.n	8004b2a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d008      	beq.n	8004af8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004ae6:	4b13      	ldr	r3, [pc, #76]	@ (8004b34 <prvProcessTimerOrBlockTask+0x90>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d101      	bne.n	8004af4 <prvProcessTimerOrBlockTask+0x50>
 8004af0:	2301      	movs	r3, #1
 8004af2:	e000      	b.n	8004af6 <prvProcessTimerOrBlockTask+0x52>
 8004af4:	2300      	movs	r3, #0
 8004af6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004af8:	4b0f      	ldr	r3, [pc, #60]	@ (8004b38 <prvProcessTimerOrBlockTask+0x94>)
 8004afa:	6818      	ldr	r0, [r3, #0]
 8004afc:	687a      	ldr	r2, [r7, #4]
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	1ad3      	subs	r3, r2, r3
 8004b02:	683a      	ldr	r2, [r7, #0]
 8004b04:	4619      	mov	r1, r3
 8004b06:	f7fe ff65 	bl	80039d4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004b0a:	f7ff fa09 	bl	8003f20 <xTaskResumeAll>
 8004b0e:	4603      	mov	r3, r0
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d10a      	bne.n	8004b2a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004b14:	4b09      	ldr	r3, [pc, #36]	@ (8004b3c <prvProcessTimerOrBlockTask+0x98>)
 8004b16:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b1a:	601a      	str	r2, [r3, #0]
 8004b1c:	f3bf 8f4f 	dsb	sy
 8004b20:	f3bf 8f6f 	isb	sy
}
 8004b24:	e001      	b.n	8004b2a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004b26:	f7ff f9fb 	bl	8003f20 <xTaskResumeAll>
}
 8004b2a:	bf00      	nop
 8004b2c:	3710      	adds	r7, #16
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	bd80      	pop	{r7, pc}
 8004b32:	bf00      	nop
 8004b34:	20000f00 	.word	0x20000f00
 8004b38:	20000f04 	.word	0x20000f04
 8004b3c:	e000ed04 	.word	0xe000ed04

08004b40 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004b40:	b480      	push	{r7}
 8004b42:	b085      	sub	sp, #20
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004b48:	4b0e      	ldr	r3, [pc, #56]	@ (8004b84 <prvGetNextExpireTime+0x44>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d101      	bne.n	8004b56 <prvGetNextExpireTime+0x16>
 8004b52:	2201      	movs	r2, #1
 8004b54:	e000      	b.n	8004b58 <prvGetNextExpireTime+0x18>
 8004b56:	2200      	movs	r2, #0
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d105      	bne.n	8004b70 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004b64:	4b07      	ldr	r3, [pc, #28]	@ (8004b84 <prvGetNextExpireTime+0x44>)
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	68db      	ldr	r3, [r3, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	60fb      	str	r3, [r7, #12]
 8004b6e:	e001      	b.n	8004b74 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004b70:	2300      	movs	r3, #0
 8004b72:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004b74:	68fb      	ldr	r3, [r7, #12]
}
 8004b76:	4618      	mov	r0, r3
 8004b78:	3714      	adds	r7, #20
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b80:	4770      	bx	lr
 8004b82:	bf00      	nop
 8004b84:	20000efc 	.word	0x20000efc

08004b88 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b084      	sub	sp, #16
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004b90:	f7ff fa64 	bl	800405c <xTaskGetTickCount>
 8004b94:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8004b96:	4b0b      	ldr	r3, [pc, #44]	@ (8004bc4 <prvSampleTimeNow+0x3c>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	68fa      	ldr	r2, [r7, #12]
 8004b9c:	429a      	cmp	r2, r3
 8004b9e:	d205      	bcs.n	8004bac <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004ba0:	f000 f93a 	bl	8004e18 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2201      	movs	r2, #1
 8004ba8:	601a      	str	r2, [r3, #0]
 8004baa:	e002      	b.n	8004bb2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004bb2:	4a04      	ldr	r2, [pc, #16]	@ (8004bc4 <prvSampleTimeNow+0x3c>)
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
}
 8004bba:	4618      	mov	r0, r3
 8004bbc:	3710      	adds	r7, #16
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	bd80      	pop	{r7, pc}
 8004bc2:	bf00      	nop
 8004bc4:	20000f0c 	.word	0x20000f0c

08004bc8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b086      	sub	sp, #24
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	60f8      	str	r0, [r7, #12]
 8004bd0:	60b9      	str	r1, [r7, #8]
 8004bd2:	607a      	str	r2, [r7, #4]
 8004bd4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	68ba      	ldr	r2, [r7, #8]
 8004bde:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	68fa      	ldr	r2, [r7, #12]
 8004be4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004be6:	68ba      	ldr	r2, [r7, #8]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	429a      	cmp	r2, r3
 8004bec:	d812      	bhi.n	8004c14 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004bee:	687a      	ldr	r2, [r7, #4]
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	1ad2      	subs	r2, r2, r3
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	699b      	ldr	r3, [r3, #24]
 8004bf8:	429a      	cmp	r2, r3
 8004bfa:	d302      	bcc.n	8004c02 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	617b      	str	r3, [r7, #20]
 8004c00:	e01b      	b.n	8004c3a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004c02:	4b10      	ldr	r3, [pc, #64]	@ (8004c44 <prvInsertTimerInActiveList+0x7c>)
 8004c04:	681a      	ldr	r2, [r3, #0]
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	3304      	adds	r3, #4
 8004c0a:	4619      	mov	r1, r3
 8004c0c:	4610      	mov	r0, r2
 8004c0e:	f7fe f9b8 	bl	8002f82 <vListInsert>
 8004c12:	e012      	b.n	8004c3a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004c14:	687a      	ldr	r2, [r7, #4]
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	429a      	cmp	r2, r3
 8004c1a:	d206      	bcs.n	8004c2a <prvInsertTimerInActiveList+0x62>
 8004c1c:	68ba      	ldr	r2, [r7, #8]
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	429a      	cmp	r2, r3
 8004c22:	d302      	bcc.n	8004c2a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004c24:	2301      	movs	r3, #1
 8004c26:	617b      	str	r3, [r7, #20]
 8004c28:	e007      	b.n	8004c3a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004c2a:	4b07      	ldr	r3, [pc, #28]	@ (8004c48 <prvInsertTimerInActiveList+0x80>)
 8004c2c:	681a      	ldr	r2, [r3, #0]
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	3304      	adds	r3, #4
 8004c32:	4619      	mov	r1, r3
 8004c34:	4610      	mov	r0, r2
 8004c36:	f7fe f9a4 	bl	8002f82 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004c3a:	697b      	ldr	r3, [r7, #20]
}
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	3718      	adds	r7, #24
 8004c40:	46bd      	mov	sp, r7
 8004c42:	bd80      	pop	{r7, pc}
 8004c44:	20000f00 	.word	0x20000f00
 8004c48:	20000efc 	.word	0x20000efc

08004c4c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b08e      	sub	sp, #56	@ 0x38
 8004c50:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004c52:	e0ce      	b.n	8004df2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	da19      	bge.n	8004c8e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004c5a:	1d3b      	adds	r3, r7, #4
 8004c5c:	3304      	adds	r3, #4
 8004c5e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004c60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d10b      	bne.n	8004c7e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8004c66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c6a:	f383 8811 	msr	BASEPRI, r3
 8004c6e:	f3bf 8f6f 	isb	sy
 8004c72:	f3bf 8f4f 	dsb	sy
 8004c76:	61fb      	str	r3, [r7, #28]
}
 8004c78:	bf00      	nop
 8004c7a:	bf00      	nop
 8004c7c:	e7fd      	b.n	8004c7a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004c7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004c84:	6850      	ldr	r0, [r2, #4]
 8004c86:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004c88:	6892      	ldr	r2, [r2, #8]
 8004c8a:	4611      	mov	r1, r2
 8004c8c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	f2c0 80ae 	blt.w	8004df2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004c9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c9c:	695b      	ldr	r3, [r3, #20]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d004      	beq.n	8004cac <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004ca2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ca4:	3304      	adds	r3, #4
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	f7fe f9a4 	bl	8002ff4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004cac:	463b      	mov	r3, r7
 8004cae:	4618      	mov	r0, r3
 8004cb0:	f7ff ff6a 	bl	8004b88 <prvSampleTimeNow>
 8004cb4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2b09      	cmp	r3, #9
 8004cba:	f200 8097 	bhi.w	8004dec <prvProcessReceivedCommands+0x1a0>
 8004cbe:	a201      	add	r2, pc, #4	@ (adr r2, 8004cc4 <prvProcessReceivedCommands+0x78>)
 8004cc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cc4:	08004ced 	.word	0x08004ced
 8004cc8:	08004ced 	.word	0x08004ced
 8004ccc:	08004ced 	.word	0x08004ced
 8004cd0:	08004d63 	.word	0x08004d63
 8004cd4:	08004d77 	.word	0x08004d77
 8004cd8:	08004dc3 	.word	0x08004dc3
 8004cdc:	08004ced 	.word	0x08004ced
 8004ce0:	08004ced 	.word	0x08004ced
 8004ce4:	08004d63 	.word	0x08004d63
 8004ce8:	08004d77 	.word	0x08004d77
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004cec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004cf2:	f043 0301 	orr.w	r3, r3, #1
 8004cf6:	b2da      	uxtb	r2, r3
 8004cf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cfa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004cfe:	68ba      	ldr	r2, [r7, #8]
 8004d00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d02:	699b      	ldr	r3, [r3, #24]
 8004d04:	18d1      	adds	r1, r2, r3
 8004d06:	68bb      	ldr	r3, [r7, #8]
 8004d08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d0a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004d0c:	f7ff ff5c 	bl	8004bc8 <prvInsertTimerInActiveList>
 8004d10:	4603      	mov	r3, r0
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d06c      	beq.n	8004df0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004d16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d18:	6a1b      	ldr	r3, [r3, #32]
 8004d1a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004d1c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004d1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d20:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004d24:	f003 0304 	and.w	r3, r3, #4
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d061      	beq.n	8004df0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004d2c:	68ba      	ldr	r2, [r7, #8]
 8004d2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d30:	699b      	ldr	r3, [r3, #24]
 8004d32:	441a      	add	r2, r3
 8004d34:	2300      	movs	r3, #0
 8004d36:	9300      	str	r3, [sp, #0]
 8004d38:	2300      	movs	r3, #0
 8004d3a:	2100      	movs	r1, #0
 8004d3c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004d3e:	f7ff fe01 	bl	8004944 <xTimerGenericCommand>
 8004d42:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004d44:	6a3b      	ldr	r3, [r7, #32]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d152      	bne.n	8004df0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8004d4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d4e:	f383 8811 	msr	BASEPRI, r3
 8004d52:	f3bf 8f6f 	isb	sy
 8004d56:	f3bf 8f4f 	dsb	sy
 8004d5a:	61bb      	str	r3, [r7, #24]
}
 8004d5c:	bf00      	nop
 8004d5e:	bf00      	nop
 8004d60:	e7fd      	b.n	8004d5e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004d62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d64:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004d68:	f023 0301 	bic.w	r3, r3, #1
 8004d6c:	b2da      	uxtb	r2, r3
 8004d6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d70:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8004d74:	e03d      	b.n	8004df2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004d76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d78:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004d7c:	f043 0301 	orr.w	r3, r3, #1
 8004d80:	b2da      	uxtb	r2, r3
 8004d82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d84:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004d88:	68ba      	ldr	r2, [r7, #8]
 8004d8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d8c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004d8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d90:	699b      	ldr	r3, [r3, #24]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d10b      	bne.n	8004dae <prvProcessReceivedCommands+0x162>
	__asm volatile
 8004d96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d9a:	f383 8811 	msr	BASEPRI, r3
 8004d9e:	f3bf 8f6f 	isb	sy
 8004da2:	f3bf 8f4f 	dsb	sy
 8004da6:	617b      	str	r3, [r7, #20]
}
 8004da8:	bf00      	nop
 8004daa:	bf00      	nop
 8004dac:	e7fd      	b.n	8004daa <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004dae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004db0:	699a      	ldr	r2, [r3, #24]
 8004db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004db4:	18d1      	adds	r1, r2, r3
 8004db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004db8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004dba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004dbc:	f7ff ff04 	bl	8004bc8 <prvInsertTimerInActiveList>
					break;
 8004dc0:	e017      	b.n	8004df2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004dc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dc4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004dc8:	f003 0302 	and.w	r3, r3, #2
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d103      	bne.n	8004dd8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8004dd0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004dd2:	f000 fbe9 	bl	80055a8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004dd6:	e00c      	b.n	8004df2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004dd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dda:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004dde:	f023 0301 	bic.w	r3, r3, #1
 8004de2:	b2da      	uxtb	r2, r3
 8004de4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004de6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8004dea:	e002      	b.n	8004df2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8004dec:	bf00      	nop
 8004dee:	e000      	b.n	8004df2 <prvProcessReceivedCommands+0x1a6>
					break;
 8004df0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004df2:	4b08      	ldr	r3, [pc, #32]	@ (8004e14 <prvProcessReceivedCommands+0x1c8>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	1d39      	adds	r1, r7, #4
 8004df8:	2200      	movs	r2, #0
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	f7fe fbce 	bl	800359c <xQueueReceive>
 8004e00:	4603      	mov	r3, r0
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	f47f af26 	bne.w	8004c54 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8004e08:	bf00      	nop
 8004e0a:	bf00      	nop
 8004e0c:	3730      	adds	r7, #48	@ 0x30
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	bd80      	pop	{r7, pc}
 8004e12:	bf00      	nop
 8004e14:	20000f04 	.word	0x20000f04

08004e18 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b088      	sub	sp, #32
 8004e1c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004e1e:	e049      	b.n	8004eb4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004e20:	4b2e      	ldr	r3, [pc, #184]	@ (8004edc <prvSwitchTimerLists+0xc4>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	68db      	ldr	r3, [r3, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004e2a:	4b2c      	ldr	r3, [pc, #176]	@ (8004edc <prvSwitchTimerLists+0xc4>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	68db      	ldr	r3, [r3, #12]
 8004e30:	68db      	ldr	r3, [r3, #12]
 8004e32:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	3304      	adds	r3, #4
 8004e38:	4618      	mov	r0, r3
 8004e3a:	f7fe f8db 	bl	8002ff4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	6a1b      	ldr	r3, [r3, #32]
 8004e42:	68f8      	ldr	r0, [r7, #12]
 8004e44:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004e4c:	f003 0304 	and.w	r3, r3, #4
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d02f      	beq.n	8004eb4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	699b      	ldr	r3, [r3, #24]
 8004e58:	693a      	ldr	r2, [r7, #16]
 8004e5a:	4413      	add	r3, r2
 8004e5c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004e5e:	68ba      	ldr	r2, [r7, #8]
 8004e60:	693b      	ldr	r3, [r7, #16]
 8004e62:	429a      	cmp	r2, r3
 8004e64:	d90e      	bls.n	8004e84 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	68ba      	ldr	r2, [r7, #8]
 8004e6a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	68fa      	ldr	r2, [r7, #12]
 8004e70:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004e72:	4b1a      	ldr	r3, [pc, #104]	@ (8004edc <prvSwitchTimerLists+0xc4>)
 8004e74:	681a      	ldr	r2, [r3, #0]
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	3304      	adds	r3, #4
 8004e7a:	4619      	mov	r1, r3
 8004e7c:	4610      	mov	r0, r2
 8004e7e:	f7fe f880 	bl	8002f82 <vListInsert>
 8004e82:	e017      	b.n	8004eb4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004e84:	2300      	movs	r3, #0
 8004e86:	9300      	str	r3, [sp, #0]
 8004e88:	2300      	movs	r3, #0
 8004e8a:	693a      	ldr	r2, [r7, #16]
 8004e8c:	2100      	movs	r1, #0
 8004e8e:	68f8      	ldr	r0, [r7, #12]
 8004e90:	f7ff fd58 	bl	8004944 <xTimerGenericCommand>
 8004e94:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d10b      	bne.n	8004eb4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8004e9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ea0:	f383 8811 	msr	BASEPRI, r3
 8004ea4:	f3bf 8f6f 	isb	sy
 8004ea8:	f3bf 8f4f 	dsb	sy
 8004eac:	603b      	str	r3, [r7, #0]
}
 8004eae:	bf00      	nop
 8004eb0:	bf00      	nop
 8004eb2:	e7fd      	b.n	8004eb0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004eb4:	4b09      	ldr	r3, [pc, #36]	@ (8004edc <prvSwitchTimerLists+0xc4>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d1b0      	bne.n	8004e20 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004ebe:	4b07      	ldr	r3, [pc, #28]	@ (8004edc <prvSwitchTimerLists+0xc4>)
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004ec4:	4b06      	ldr	r3, [pc, #24]	@ (8004ee0 <prvSwitchTimerLists+0xc8>)
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	4a04      	ldr	r2, [pc, #16]	@ (8004edc <prvSwitchTimerLists+0xc4>)
 8004eca:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004ecc:	4a04      	ldr	r2, [pc, #16]	@ (8004ee0 <prvSwitchTimerLists+0xc8>)
 8004ece:	697b      	ldr	r3, [r7, #20]
 8004ed0:	6013      	str	r3, [r2, #0]
}
 8004ed2:	bf00      	nop
 8004ed4:	3718      	adds	r7, #24
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	bd80      	pop	{r7, pc}
 8004eda:	bf00      	nop
 8004edc:	20000efc 	.word	0x20000efc
 8004ee0:	20000f00 	.word	0x20000f00

08004ee4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b082      	sub	sp, #8
 8004ee8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004eea:	f000 f96d 	bl	80051c8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004eee:	4b15      	ldr	r3, [pc, #84]	@ (8004f44 <prvCheckForValidListAndQueue+0x60>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d120      	bne.n	8004f38 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004ef6:	4814      	ldr	r0, [pc, #80]	@ (8004f48 <prvCheckForValidListAndQueue+0x64>)
 8004ef8:	f7fd fff2 	bl	8002ee0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004efc:	4813      	ldr	r0, [pc, #76]	@ (8004f4c <prvCheckForValidListAndQueue+0x68>)
 8004efe:	f7fd ffef 	bl	8002ee0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004f02:	4b13      	ldr	r3, [pc, #76]	@ (8004f50 <prvCheckForValidListAndQueue+0x6c>)
 8004f04:	4a10      	ldr	r2, [pc, #64]	@ (8004f48 <prvCheckForValidListAndQueue+0x64>)
 8004f06:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004f08:	4b12      	ldr	r3, [pc, #72]	@ (8004f54 <prvCheckForValidListAndQueue+0x70>)
 8004f0a:	4a10      	ldr	r2, [pc, #64]	@ (8004f4c <prvCheckForValidListAndQueue+0x68>)
 8004f0c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004f0e:	2300      	movs	r3, #0
 8004f10:	9300      	str	r3, [sp, #0]
 8004f12:	4b11      	ldr	r3, [pc, #68]	@ (8004f58 <prvCheckForValidListAndQueue+0x74>)
 8004f14:	4a11      	ldr	r2, [pc, #68]	@ (8004f5c <prvCheckForValidListAndQueue+0x78>)
 8004f16:	2110      	movs	r1, #16
 8004f18:	200a      	movs	r0, #10
 8004f1a:	f7fe f8ff 	bl	800311c <xQueueGenericCreateStatic>
 8004f1e:	4603      	mov	r3, r0
 8004f20:	4a08      	ldr	r2, [pc, #32]	@ (8004f44 <prvCheckForValidListAndQueue+0x60>)
 8004f22:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004f24:	4b07      	ldr	r3, [pc, #28]	@ (8004f44 <prvCheckForValidListAndQueue+0x60>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d005      	beq.n	8004f38 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004f2c:	4b05      	ldr	r3, [pc, #20]	@ (8004f44 <prvCheckForValidListAndQueue+0x60>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	490b      	ldr	r1, [pc, #44]	@ (8004f60 <prvCheckForValidListAndQueue+0x7c>)
 8004f32:	4618      	mov	r0, r3
 8004f34:	f7fe fd24 	bl	8003980 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004f38:	f000 f978 	bl	800522c <vPortExitCritical>
}
 8004f3c:	bf00      	nop
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	bd80      	pop	{r7, pc}
 8004f42:	bf00      	nop
 8004f44:	20000f04 	.word	0x20000f04
 8004f48:	20000ed4 	.word	0x20000ed4
 8004f4c:	20000ee8 	.word	0x20000ee8
 8004f50:	20000efc 	.word	0x20000efc
 8004f54:	20000f00 	.word	0x20000f00
 8004f58:	20000fb0 	.word	0x20000fb0
 8004f5c:	20000f10 	.word	0x20000f10
 8004f60:	080069fc 	.word	0x080069fc

08004f64 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004f64:	b480      	push	{r7}
 8004f66:	b085      	sub	sp, #20
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	60f8      	str	r0, [r7, #12]
 8004f6c:	60b9      	str	r1, [r7, #8]
 8004f6e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	3b04      	subs	r3, #4
 8004f74:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004f7c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	3b04      	subs	r3, #4
 8004f82:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004f84:	68bb      	ldr	r3, [r7, #8]
 8004f86:	f023 0201 	bic.w	r2, r3, #1
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	3b04      	subs	r3, #4
 8004f92:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004f94:	4a0c      	ldr	r2, [pc, #48]	@ (8004fc8 <pxPortInitialiseStack+0x64>)
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	3b14      	subs	r3, #20
 8004f9e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004fa0:	687a      	ldr	r2, [r7, #4]
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	3b04      	subs	r3, #4
 8004faa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	f06f 0202 	mvn.w	r2, #2
 8004fb2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	3b20      	subs	r3, #32
 8004fb8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004fba:	68fb      	ldr	r3, [r7, #12]
}
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	3714      	adds	r7, #20
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc6:	4770      	bx	lr
 8004fc8:	08004fcd 	.word	0x08004fcd

08004fcc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004fcc:	b480      	push	{r7}
 8004fce:	b085      	sub	sp, #20
 8004fd0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004fd6:	4b13      	ldr	r3, [pc, #76]	@ (8005024 <prvTaskExitError+0x58>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004fde:	d00b      	beq.n	8004ff8 <prvTaskExitError+0x2c>
	__asm volatile
 8004fe0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fe4:	f383 8811 	msr	BASEPRI, r3
 8004fe8:	f3bf 8f6f 	isb	sy
 8004fec:	f3bf 8f4f 	dsb	sy
 8004ff0:	60fb      	str	r3, [r7, #12]
}
 8004ff2:	bf00      	nop
 8004ff4:	bf00      	nop
 8004ff6:	e7fd      	b.n	8004ff4 <prvTaskExitError+0x28>
	__asm volatile
 8004ff8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ffc:	f383 8811 	msr	BASEPRI, r3
 8005000:	f3bf 8f6f 	isb	sy
 8005004:	f3bf 8f4f 	dsb	sy
 8005008:	60bb      	str	r3, [r7, #8]
}
 800500a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800500c:	bf00      	nop
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2b00      	cmp	r3, #0
 8005012:	d0fc      	beq.n	800500e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005014:	bf00      	nop
 8005016:	bf00      	nop
 8005018:	3714      	adds	r7, #20
 800501a:	46bd      	mov	sp, r7
 800501c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005020:	4770      	bx	lr
 8005022:	bf00      	nop
 8005024:	2000000c 	.word	0x2000000c
	...

08005030 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005030:	4b07      	ldr	r3, [pc, #28]	@ (8005050 <pxCurrentTCBConst2>)
 8005032:	6819      	ldr	r1, [r3, #0]
 8005034:	6808      	ldr	r0, [r1, #0]
 8005036:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800503a:	f380 8809 	msr	PSP, r0
 800503e:	f3bf 8f6f 	isb	sy
 8005042:	f04f 0000 	mov.w	r0, #0
 8005046:	f380 8811 	msr	BASEPRI, r0
 800504a:	4770      	bx	lr
 800504c:	f3af 8000 	nop.w

08005050 <pxCurrentTCBConst2>:
 8005050:	200009d4 	.word	0x200009d4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005054:	bf00      	nop
 8005056:	bf00      	nop

08005058 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005058:	4808      	ldr	r0, [pc, #32]	@ (800507c <prvPortStartFirstTask+0x24>)
 800505a:	6800      	ldr	r0, [r0, #0]
 800505c:	6800      	ldr	r0, [r0, #0]
 800505e:	f380 8808 	msr	MSP, r0
 8005062:	f04f 0000 	mov.w	r0, #0
 8005066:	f380 8814 	msr	CONTROL, r0
 800506a:	b662      	cpsie	i
 800506c:	b661      	cpsie	f
 800506e:	f3bf 8f4f 	dsb	sy
 8005072:	f3bf 8f6f 	isb	sy
 8005076:	df00      	svc	0
 8005078:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800507a:	bf00      	nop
 800507c:	e000ed08 	.word	0xe000ed08

08005080 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005080:	b580      	push	{r7, lr}
 8005082:	b086      	sub	sp, #24
 8005084:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005086:	4b47      	ldr	r3, [pc, #284]	@ (80051a4 <xPortStartScheduler+0x124>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4a47      	ldr	r2, [pc, #284]	@ (80051a8 <xPortStartScheduler+0x128>)
 800508c:	4293      	cmp	r3, r2
 800508e:	d10b      	bne.n	80050a8 <xPortStartScheduler+0x28>
	__asm volatile
 8005090:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005094:	f383 8811 	msr	BASEPRI, r3
 8005098:	f3bf 8f6f 	isb	sy
 800509c:	f3bf 8f4f 	dsb	sy
 80050a0:	60fb      	str	r3, [r7, #12]
}
 80050a2:	bf00      	nop
 80050a4:	bf00      	nop
 80050a6:	e7fd      	b.n	80050a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80050a8:	4b3e      	ldr	r3, [pc, #248]	@ (80051a4 <xPortStartScheduler+0x124>)
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	4a3f      	ldr	r2, [pc, #252]	@ (80051ac <xPortStartScheduler+0x12c>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d10b      	bne.n	80050ca <xPortStartScheduler+0x4a>
	__asm volatile
 80050b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050b6:	f383 8811 	msr	BASEPRI, r3
 80050ba:	f3bf 8f6f 	isb	sy
 80050be:	f3bf 8f4f 	dsb	sy
 80050c2:	613b      	str	r3, [r7, #16]
}
 80050c4:	bf00      	nop
 80050c6:	bf00      	nop
 80050c8:	e7fd      	b.n	80050c6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80050ca:	4b39      	ldr	r3, [pc, #228]	@ (80051b0 <xPortStartScheduler+0x130>)
 80050cc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80050ce:	697b      	ldr	r3, [r7, #20]
 80050d0:	781b      	ldrb	r3, [r3, #0]
 80050d2:	b2db      	uxtb	r3, r3
 80050d4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80050d6:	697b      	ldr	r3, [r7, #20]
 80050d8:	22ff      	movs	r2, #255	@ 0xff
 80050da:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80050dc:	697b      	ldr	r3, [r7, #20]
 80050de:	781b      	ldrb	r3, [r3, #0]
 80050e0:	b2db      	uxtb	r3, r3
 80050e2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80050e4:	78fb      	ldrb	r3, [r7, #3]
 80050e6:	b2db      	uxtb	r3, r3
 80050e8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80050ec:	b2da      	uxtb	r2, r3
 80050ee:	4b31      	ldr	r3, [pc, #196]	@ (80051b4 <xPortStartScheduler+0x134>)
 80050f0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80050f2:	4b31      	ldr	r3, [pc, #196]	@ (80051b8 <xPortStartScheduler+0x138>)
 80050f4:	2207      	movs	r2, #7
 80050f6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80050f8:	e009      	b.n	800510e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80050fa:	4b2f      	ldr	r3, [pc, #188]	@ (80051b8 <xPortStartScheduler+0x138>)
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	3b01      	subs	r3, #1
 8005100:	4a2d      	ldr	r2, [pc, #180]	@ (80051b8 <xPortStartScheduler+0x138>)
 8005102:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005104:	78fb      	ldrb	r3, [r7, #3]
 8005106:	b2db      	uxtb	r3, r3
 8005108:	005b      	lsls	r3, r3, #1
 800510a:	b2db      	uxtb	r3, r3
 800510c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800510e:	78fb      	ldrb	r3, [r7, #3]
 8005110:	b2db      	uxtb	r3, r3
 8005112:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005116:	2b80      	cmp	r3, #128	@ 0x80
 8005118:	d0ef      	beq.n	80050fa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800511a:	4b27      	ldr	r3, [pc, #156]	@ (80051b8 <xPortStartScheduler+0x138>)
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f1c3 0307 	rsb	r3, r3, #7
 8005122:	2b04      	cmp	r3, #4
 8005124:	d00b      	beq.n	800513e <xPortStartScheduler+0xbe>
	__asm volatile
 8005126:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800512a:	f383 8811 	msr	BASEPRI, r3
 800512e:	f3bf 8f6f 	isb	sy
 8005132:	f3bf 8f4f 	dsb	sy
 8005136:	60bb      	str	r3, [r7, #8]
}
 8005138:	bf00      	nop
 800513a:	bf00      	nop
 800513c:	e7fd      	b.n	800513a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800513e:	4b1e      	ldr	r3, [pc, #120]	@ (80051b8 <xPortStartScheduler+0x138>)
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	021b      	lsls	r3, r3, #8
 8005144:	4a1c      	ldr	r2, [pc, #112]	@ (80051b8 <xPortStartScheduler+0x138>)
 8005146:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005148:	4b1b      	ldr	r3, [pc, #108]	@ (80051b8 <xPortStartScheduler+0x138>)
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005150:	4a19      	ldr	r2, [pc, #100]	@ (80051b8 <xPortStartScheduler+0x138>)
 8005152:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	b2da      	uxtb	r2, r3
 8005158:	697b      	ldr	r3, [r7, #20]
 800515a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800515c:	4b17      	ldr	r3, [pc, #92]	@ (80051bc <xPortStartScheduler+0x13c>)
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	4a16      	ldr	r2, [pc, #88]	@ (80051bc <xPortStartScheduler+0x13c>)
 8005162:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005166:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005168:	4b14      	ldr	r3, [pc, #80]	@ (80051bc <xPortStartScheduler+0x13c>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	4a13      	ldr	r2, [pc, #76]	@ (80051bc <xPortStartScheduler+0x13c>)
 800516e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005172:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005174:	f000 f8da 	bl	800532c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005178:	4b11      	ldr	r3, [pc, #68]	@ (80051c0 <xPortStartScheduler+0x140>)
 800517a:	2200      	movs	r2, #0
 800517c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800517e:	f000 f8f9 	bl	8005374 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005182:	4b10      	ldr	r3, [pc, #64]	@ (80051c4 <xPortStartScheduler+0x144>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	4a0f      	ldr	r2, [pc, #60]	@ (80051c4 <xPortStartScheduler+0x144>)
 8005188:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800518c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800518e:	f7ff ff63 	bl	8005058 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005192:	f7ff f82d 	bl	80041f0 <vTaskSwitchContext>
	prvTaskExitError();
 8005196:	f7ff ff19 	bl	8004fcc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800519a:	2300      	movs	r3, #0
}
 800519c:	4618      	mov	r0, r3
 800519e:	3718      	adds	r7, #24
 80051a0:	46bd      	mov	sp, r7
 80051a2:	bd80      	pop	{r7, pc}
 80051a4:	e000ed00 	.word	0xe000ed00
 80051a8:	410fc271 	.word	0x410fc271
 80051ac:	410fc270 	.word	0x410fc270
 80051b0:	e000e400 	.word	0xe000e400
 80051b4:	20001000 	.word	0x20001000
 80051b8:	20001004 	.word	0x20001004
 80051bc:	e000ed20 	.word	0xe000ed20
 80051c0:	2000000c 	.word	0x2000000c
 80051c4:	e000ef34 	.word	0xe000ef34

080051c8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80051c8:	b480      	push	{r7}
 80051ca:	b083      	sub	sp, #12
 80051cc:	af00      	add	r7, sp, #0
	__asm volatile
 80051ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051d2:	f383 8811 	msr	BASEPRI, r3
 80051d6:	f3bf 8f6f 	isb	sy
 80051da:	f3bf 8f4f 	dsb	sy
 80051de:	607b      	str	r3, [r7, #4]
}
 80051e0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80051e2:	4b10      	ldr	r3, [pc, #64]	@ (8005224 <vPortEnterCritical+0x5c>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	3301      	adds	r3, #1
 80051e8:	4a0e      	ldr	r2, [pc, #56]	@ (8005224 <vPortEnterCritical+0x5c>)
 80051ea:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80051ec:	4b0d      	ldr	r3, [pc, #52]	@ (8005224 <vPortEnterCritical+0x5c>)
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	2b01      	cmp	r3, #1
 80051f2:	d110      	bne.n	8005216 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80051f4:	4b0c      	ldr	r3, [pc, #48]	@ (8005228 <vPortEnterCritical+0x60>)
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	b2db      	uxtb	r3, r3
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d00b      	beq.n	8005216 <vPortEnterCritical+0x4e>
	__asm volatile
 80051fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005202:	f383 8811 	msr	BASEPRI, r3
 8005206:	f3bf 8f6f 	isb	sy
 800520a:	f3bf 8f4f 	dsb	sy
 800520e:	603b      	str	r3, [r7, #0]
}
 8005210:	bf00      	nop
 8005212:	bf00      	nop
 8005214:	e7fd      	b.n	8005212 <vPortEnterCritical+0x4a>
	}
}
 8005216:	bf00      	nop
 8005218:	370c      	adds	r7, #12
 800521a:	46bd      	mov	sp, r7
 800521c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005220:	4770      	bx	lr
 8005222:	bf00      	nop
 8005224:	2000000c 	.word	0x2000000c
 8005228:	e000ed04 	.word	0xe000ed04

0800522c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800522c:	b480      	push	{r7}
 800522e:	b083      	sub	sp, #12
 8005230:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005232:	4b12      	ldr	r3, [pc, #72]	@ (800527c <vPortExitCritical+0x50>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	2b00      	cmp	r3, #0
 8005238:	d10b      	bne.n	8005252 <vPortExitCritical+0x26>
	__asm volatile
 800523a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800523e:	f383 8811 	msr	BASEPRI, r3
 8005242:	f3bf 8f6f 	isb	sy
 8005246:	f3bf 8f4f 	dsb	sy
 800524a:	607b      	str	r3, [r7, #4]
}
 800524c:	bf00      	nop
 800524e:	bf00      	nop
 8005250:	e7fd      	b.n	800524e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005252:	4b0a      	ldr	r3, [pc, #40]	@ (800527c <vPortExitCritical+0x50>)
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	3b01      	subs	r3, #1
 8005258:	4a08      	ldr	r2, [pc, #32]	@ (800527c <vPortExitCritical+0x50>)
 800525a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800525c:	4b07      	ldr	r3, [pc, #28]	@ (800527c <vPortExitCritical+0x50>)
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	2b00      	cmp	r3, #0
 8005262:	d105      	bne.n	8005270 <vPortExitCritical+0x44>
 8005264:	2300      	movs	r3, #0
 8005266:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	f383 8811 	msr	BASEPRI, r3
}
 800526e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005270:	bf00      	nop
 8005272:	370c      	adds	r7, #12
 8005274:	46bd      	mov	sp, r7
 8005276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527a:	4770      	bx	lr
 800527c:	2000000c 	.word	0x2000000c

08005280 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005280:	f3ef 8009 	mrs	r0, PSP
 8005284:	f3bf 8f6f 	isb	sy
 8005288:	4b15      	ldr	r3, [pc, #84]	@ (80052e0 <pxCurrentTCBConst>)
 800528a:	681a      	ldr	r2, [r3, #0]
 800528c:	f01e 0f10 	tst.w	lr, #16
 8005290:	bf08      	it	eq
 8005292:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005296:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800529a:	6010      	str	r0, [r2, #0]
 800529c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80052a0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80052a4:	f380 8811 	msr	BASEPRI, r0
 80052a8:	f3bf 8f4f 	dsb	sy
 80052ac:	f3bf 8f6f 	isb	sy
 80052b0:	f7fe ff9e 	bl	80041f0 <vTaskSwitchContext>
 80052b4:	f04f 0000 	mov.w	r0, #0
 80052b8:	f380 8811 	msr	BASEPRI, r0
 80052bc:	bc09      	pop	{r0, r3}
 80052be:	6819      	ldr	r1, [r3, #0]
 80052c0:	6808      	ldr	r0, [r1, #0]
 80052c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052c6:	f01e 0f10 	tst.w	lr, #16
 80052ca:	bf08      	it	eq
 80052cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80052d0:	f380 8809 	msr	PSP, r0
 80052d4:	f3bf 8f6f 	isb	sy
 80052d8:	4770      	bx	lr
 80052da:	bf00      	nop
 80052dc:	f3af 8000 	nop.w

080052e0 <pxCurrentTCBConst>:
 80052e0:	200009d4 	.word	0x200009d4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80052e4:	bf00      	nop
 80052e6:	bf00      	nop

080052e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b082      	sub	sp, #8
 80052ec:	af00      	add	r7, sp, #0
	__asm volatile
 80052ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052f2:	f383 8811 	msr	BASEPRI, r3
 80052f6:	f3bf 8f6f 	isb	sy
 80052fa:	f3bf 8f4f 	dsb	sy
 80052fe:	607b      	str	r3, [r7, #4]
}
 8005300:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005302:	f7fe febb 	bl	800407c <xTaskIncrementTick>
 8005306:	4603      	mov	r3, r0
 8005308:	2b00      	cmp	r3, #0
 800530a:	d003      	beq.n	8005314 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800530c:	4b06      	ldr	r3, [pc, #24]	@ (8005328 <xPortSysTickHandler+0x40>)
 800530e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005312:	601a      	str	r2, [r3, #0]
 8005314:	2300      	movs	r3, #0
 8005316:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	f383 8811 	msr	BASEPRI, r3
}
 800531e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005320:	bf00      	nop
 8005322:	3708      	adds	r7, #8
 8005324:	46bd      	mov	sp, r7
 8005326:	bd80      	pop	{r7, pc}
 8005328:	e000ed04 	.word	0xe000ed04

0800532c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800532c:	b480      	push	{r7}
 800532e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005330:	4b0b      	ldr	r3, [pc, #44]	@ (8005360 <vPortSetupTimerInterrupt+0x34>)
 8005332:	2200      	movs	r2, #0
 8005334:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005336:	4b0b      	ldr	r3, [pc, #44]	@ (8005364 <vPortSetupTimerInterrupt+0x38>)
 8005338:	2200      	movs	r2, #0
 800533a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800533c:	4b0a      	ldr	r3, [pc, #40]	@ (8005368 <vPortSetupTimerInterrupt+0x3c>)
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4a0a      	ldr	r2, [pc, #40]	@ (800536c <vPortSetupTimerInterrupt+0x40>)
 8005342:	fba2 2303 	umull	r2, r3, r2, r3
 8005346:	099b      	lsrs	r3, r3, #6
 8005348:	4a09      	ldr	r2, [pc, #36]	@ (8005370 <vPortSetupTimerInterrupt+0x44>)
 800534a:	3b01      	subs	r3, #1
 800534c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800534e:	4b04      	ldr	r3, [pc, #16]	@ (8005360 <vPortSetupTimerInterrupt+0x34>)
 8005350:	2207      	movs	r2, #7
 8005352:	601a      	str	r2, [r3, #0]
}
 8005354:	bf00      	nop
 8005356:	46bd      	mov	sp, r7
 8005358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535c:	4770      	bx	lr
 800535e:	bf00      	nop
 8005360:	e000e010 	.word	0xe000e010
 8005364:	e000e018 	.word	0xe000e018
 8005368:	20000000 	.word	0x20000000
 800536c:	10624dd3 	.word	0x10624dd3
 8005370:	e000e014 	.word	0xe000e014

08005374 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005374:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8005384 <vPortEnableVFP+0x10>
 8005378:	6801      	ldr	r1, [r0, #0]
 800537a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800537e:	6001      	str	r1, [r0, #0]
 8005380:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005382:	bf00      	nop
 8005384:	e000ed88 	.word	0xe000ed88

08005388 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005388:	b480      	push	{r7}
 800538a:	b085      	sub	sp, #20
 800538c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800538e:	f3ef 8305 	mrs	r3, IPSR
 8005392:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	2b0f      	cmp	r3, #15
 8005398:	d915      	bls.n	80053c6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800539a:	4a18      	ldr	r2, [pc, #96]	@ (80053fc <vPortValidateInterruptPriority+0x74>)
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	4413      	add	r3, r2
 80053a0:	781b      	ldrb	r3, [r3, #0]
 80053a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80053a4:	4b16      	ldr	r3, [pc, #88]	@ (8005400 <vPortValidateInterruptPriority+0x78>)
 80053a6:	781b      	ldrb	r3, [r3, #0]
 80053a8:	7afa      	ldrb	r2, [r7, #11]
 80053aa:	429a      	cmp	r2, r3
 80053ac:	d20b      	bcs.n	80053c6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80053ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053b2:	f383 8811 	msr	BASEPRI, r3
 80053b6:	f3bf 8f6f 	isb	sy
 80053ba:	f3bf 8f4f 	dsb	sy
 80053be:	607b      	str	r3, [r7, #4]
}
 80053c0:	bf00      	nop
 80053c2:	bf00      	nop
 80053c4:	e7fd      	b.n	80053c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80053c6:	4b0f      	ldr	r3, [pc, #60]	@ (8005404 <vPortValidateInterruptPriority+0x7c>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80053ce:	4b0e      	ldr	r3, [pc, #56]	@ (8005408 <vPortValidateInterruptPriority+0x80>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	429a      	cmp	r2, r3
 80053d4:	d90b      	bls.n	80053ee <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80053d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053da:	f383 8811 	msr	BASEPRI, r3
 80053de:	f3bf 8f6f 	isb	sy
 80053e2:	f3bf 8f4f 	dsb	sy
 80053e6:	603b      	str	r3, [r7, #0]
}
 80053e8:	bf00      	nop
 80053ea:	bf00      	nop
 80053ec:	e7fd      	b.n	80053ea <vPortValidateInterruptPriority+0x62>
	}
 80053ee:	bf00      	nop
 80053f0:	3714      	adds	r7, #20
 80053f2:	46bd      	mov	sp, r7
 80053f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f8:	4770      	bx	lr
 80053fa:	bf00      	nop
 80053fc:	e000e3f0 	.word	0xe000e3f0
 8005400:	20001000 	.word	0x20001000
 8005404:	e000ed0c 	.word	0xe000ed0c
 8005408:	20001004 	.word	0x20001004

0800540c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800540c:	b580      	push	{r7, lr}
 800540e:	b08a      	sub	sp, #40	@ 0x28
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005414:	2300      	movs	r3, #0
 8005416:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005418:	f7fe fd74 	bl	8003f04 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800541c:	4b5c      	ldr	r3, [pc, #368]	@ (8005590 <pvPortMalloc+0x184>)
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	2b00      	cmp	r3, #0
 8005422:	d101      	bne.n	8005428 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005424:	f000 f924 	bl	8005670 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005428:	4b5a      	ldr	r3, [pc, #360]	@ (8005594 <pvPortMalloc+0x188>)
 800542a:	681a      	ldr	r2, [r3, #0]
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	4013      	ands	r3, r2
 8005430:	2b00      	cmp	r3, #0
 8005432:	f040 8095 	bne.w	8005560 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d01e      	beq.n	800547a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800543c:	2208      	movs	r2, #8
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	4413      	add	r3, r2
 8005442:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	f003 0307 	and.w	r3, r3, #7
 800544a:	2b00      	cmp	r3, #0
 800544c:	d015      	beq.n	800547a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	f023 0307 	bic.w	r3, r3, #7
 8005454:	3308      	adds	r3, #8
 8005456:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	f003 0307 	and.w	r3, r3, #7
 800545e:	2b00      	cmp	r3, #0
 8005460:	d00b      	beq.n	800547a <pvPortMalloc+0x6e>
	__asm volatile
 8005462:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005466:	f383 8811 	msr	BASEPRI, r3
 800546a:	f3bf 8f6f 	isb	sy
 800546e:	f3bf 8f4f 	dsb	sy
 8005472:	617b      	str	r3, [r7, #20]
}
 8005474:	bf00      	nop
 8005476:	bf00      	nop
 8005478:	e7fd      	b.n	8005476 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2b00      	cmp	r3, #0
 800547e:	d06f      	beq.n	8005560 <pvPortMalloc+0x154>
 8005480:	4b45      	ldr	r3, [pc, #276]	@ (8005598 <pvPortMalloc+0x18c>)
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	687a      	ldr	r2, [r7, #4]
 8005486:	429a      	cmp	r2, r3
 8005488:	d86a      	bhi.n	8005560 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800548a:	4b44      	ldr	r3, [pc, #272]	@ (800559c <pvPortMalloc+0x190>)
 800548c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800548e:	4b43      	ldr	r3, [pc, #268]	@ (800559c <pvPortMalloc+0x190>)
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005494:	e004      	b.n	80054a0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8005496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005498:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800549a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80054a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054a2:	685b      	ldr	r3, [r3, #4]
 80054a4:	687a      	ldr	r2, [r7, #4]
 80054a6:	429a      	cmp	r2, r3
 80054a8:	d903      	bls.n	80054b2 <pvPortMalloc+0xa6>
 80054aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d1f1      	bne.n	8005496 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80054b2:	4b37      	ldr	r3, [pc, #220]	@ (8005590 <pvPortMalloc+0x184>)
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054b8:	429a      	cmp	r2, r3
 80054ba:	d051      	beq.n	8005560 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80054bc:	6a3b      	ldr	r3, [r7, #32]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	2208      	movs	r2, #8
 80054c2:	4413      	add	r3, r2
 80054c4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80054c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054c8:	681a      	ldr	r2, [r3, #0]
 80054ca:	6a3b      	ldr	r3, [r7, #32]
 80054cc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80054ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054d0:	685a      	ldr	r2, [r3, #4]
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	1ad2      	subs	r2, r2, r3
 80054d6:	2308      	movs	r3, #8
 80054d8:	005b      	lsls	r3, r3, #1
 80054da:	429a      	cmp	r2, r3
 80054dc:	d920      	bls.n	8005520 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80054de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	4413      	add	r3, r2
 80054e4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80054e6:	69bb      	ldr	r3, [r7, #24]
 80054e8:	f003 0307 	and.w	r3, r3, #7
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d00b      	beq.n	8005508 <pvPortMalloc+0xfc>
	__asm volatile
 80054f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054f4:	f383 8811 	msr	BASEPRI, r3
 80054f8:	f3bf 8f6f 	isb	sy
 80054fc:	f3bf 8f4f 	dsb	sy
 8005500:	613b      	str	r3, [r7, #16]
}
 8005502:	bf00      	nop
 8005504:	bf00      	nop
 8005506:	e7fd      	b.n	8005504 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800550a:	685a      	ldr	r2, [r3, #4]
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	1ad2      	subs	r2, r2, r3
 8005510:	69bb      	ldr	r3, [r7, #24]
 8005512:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005516:	687a      	ldr	r2, [r7, #4]
 8005518:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800551a:	69b8      	ldr	r0, [r7, #24]
 800551c:	f000 f90a 	bl	8005734 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005520:	4b1d      	ldr	r3, [pc, #116]	@ (8005598 <pvPortMalloc+0x18c>)
 8005522:	681a      	ldr	r2, [r3, #0]
 8005524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005526:	685b      	ldr	r3, [r3, #4]
 8005528:	1ad3      	subs	r3, r2, r3
 800552a:	4a1b      	ldr	r2, [pc, #108]	@ (8005598 <pvPortMalloc+0x18c>)
 800552c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800552e:	4b1a      	ldr	r3, [pc, #104]	@ (8005598 <pvPortMalloc+0x18c>)
 8005530:	681a      	ldr	r2, [r3, #0]
 8005532:	4b1b      	ldr	r3, [pc, #108]	@ (80055a0 <pvPortMalloc+0x194>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	429a      	cmp	r2, r3
 8005538:	d203      	bcs.n	8005542 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800553a:	4b17      	ldr	r3, [pc, #92]	@ (8005598 <pvPortMalloc+0x18c>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	4a18      	ldr	r2, [pc, #96]	@ (80055a0 <pvPortMalloc+0x194>)
 8005540:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005544:	685a      	ldr	r2, [r3, #4]
 8005546:	4b13      	ldr	r3, [pc, #76]	@ (8005594 <pvPortMalloc+0x188>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	431a      	orrs	r2, r3
 800554c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800554e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005550:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005552:	2200      	movs	r2, #0
 8005554:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005556:	4b13      	ldr	r3, [pc, #76]	@ (80055a4 <pvPortMalloc+0x198>)
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	3301      	adds	r3, #1
 800555c:	4a11      	ldr	r2, [pc, #68]	@ (80055a4 <pvPortMalloc+0x198>)
 800555e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005560:	f7fe fcde 	bl	8003f20 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005564:	69fb      	ldr	r3, [r7, #28]
 8005566:	f003 0307 	and.w	r3, r3, #7
 800556a:	2b00      	cmp	r3, #0
 800556c:	d00b      	beq.n	8005586 <pvPortMalloc+0x17a>
	__asm volatile
 800556e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005572:	f383 8811 	msr	BASEPRI, r3
 8005576:	f3bf 8f6f 	isb	sy
 800557a:	f3bf 8f4f 	dsb	sy
 800557e:	60fb      	str	r3, [r7, #12]
}
 8005580:	bf00      	nop
 8005582:	bf00      	nop
 8005584:	e7fd      	b.n	8005582 <pvPortMalloc+0x176>
	return pvReturn;
 8005586:	69fb      	ldr	r3, [r7, #28]
}
 8005588:	4618      	mov	r0, r3
 800558a:	3728      	adds	r7, #40	@ 0x28
 800558c:	46bd      	mov	sp, r7
 800558e:	bd80      	pop	{r7, pc}
 8005590:	20004c10 	.word	0x20004c10
 8005594:	20004c24 	.word	0x20004c24
 8005598:	20004c14 	.word	0x20004c14
 800559c:	20004c08 	.word	0x20004c08
 80055a0:	20004c18 	.word	0x20004c18
 80055a4:	20004c1c 	.word	0x20004c1c

080055a8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b086      	sub	sp, #24
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d04f      	beq.n	800565a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80055ba:	2308      	movs	r3, #8
 80055bc:	425b      	negs	r3, r3
 80055be:	697a      	ldr	r2, [r7, #20]
 80055c0:	4413      	add	r3, r2
 80055c2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80055c4:	697b      	ldr	r3, [r7, #20]
 80055c6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80055c8:	693b      	ldr	r3, [r7, #16]
 80055ca:	685a      	ldr	r2, [r3, #4]
 80055cc:	4b25      	ldr	r3, [pc, #148]	@ (8005664 <vPortFree+0xbc>)
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4013      	ands	r3, r2
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d10b      	bne.n	80055ee <vPortFree+0x46>
	__asm volatile
 80055d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055da:	f383 8811 	msr	BASEPRI, r3
 80055de:	f3bf 8f6f 	isb	sy
 80055e2:	f3bf 8f4f 	dsb	sy
 80055e6:	60fb      	str	r3, [r7, #12]
}
 80055e8:	bf00      	nop
 80055ea:	bf00      	nop
 80055ec:	e7fd      	b.n	80055ea <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80055ee:	693b      	ldr	r3, [r7, #16]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d00b      	beq.n	800560e <vPortFree+0x66>
	__asm volatile
 80055f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055fa:	f383 8811 	msr	BASEPRI, r3
 80055fe:	f3bf 8f6f 	isb	sy
 8005602:	f3bf 8f4f 	dsb	sy
 8005606:	60bb      	str	r3, [r7, #8]
}
 8005608:	bf00      	nop
 800560a:	bf00      	nop
 800560c:	e7fd      	b.n	800560a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800560e:	693b      	ldr	r3, [r7, #16]
 8005610:	685a      	ldr	r2, [r3, #4]
 8005612:	4b14      	ldr	r3, [pc, #80]	@ (8005664 <vPortFree+0xbc>)
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	4013      	ands	r3, r2
 8005618:	2b00      	cmp	r3, #0
 800561a:	d01e      	beq.n	800565a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800561c:	693b      	ldr	r3, [r7, #16]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	2b00      	cmp	r3, #0
 8005622:	d11a      	bne.n	800565a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005624:	693b      	ldr	r3, [r7, #16]
 8005626:	685a      	ldr	r2, [r3, #4]
 8005628:	4b0e      	ldr	r3, [pc, #56]	@ (8005664 <vPortFree+0xbc>)
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	43db      	mvns	r3, r3
 800562e:	401a      	ands	r2, r3
 8005630:	693b      	ldr	r3, [r7, #16]
 8005632:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005634:	f7fe fc66 	bl	8003f04 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005638:	693b      	ldr	r3, [r7, #16]
 800563a:	685a      	ldr	r2, [r3, #4]
 800563c:	4b0a      	ldr	r3, [pc, #40]	@ (8005668 <vPortFree+0xc0>)
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4413      	add	r3, r2
 8005642:	4a09      	ldr	r2, [pc, #36]	@ (8005668 <vPortFree+0xc0>)
 8005644:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005646:	6938      	ldr	r0, [r7, #16]
 8005648:	f000 f874 	bl	8005734 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800564c:	4b07      	ldr	r3, [pc, #28]	@ (800566c <vPortFree+0xc4>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	3301      	adds	r3, #1
 8005652:	4a06      	ldr	r2, [pc, #24]	@ (800566c <vPortFree+0xc4>)
 8005654:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005656:	f7fe fc63 	bl	8003f20 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800565a:	bf00      	nop
 800565c:	3718      	adds	r7, #24
 800565e:	46bd      	mov	sp, r7
 8005660:	bd80      	pop	{r7, pc}
 8005662:	bf00      	nop
 8005664:	20004c24 	.word	0x20004c24
 8005668:	20004c14 	.word	0x20004c14
 800566c:	20004c20 	.word	0x20004c20

08005670 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005670:	b480      	push	{r7}
 8005672:	b085      	sub	sp, #20
 8005674:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005676:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800567a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800567c:	4b27      	ldr	r3, [pc, #156]	@ (800571c <prvHeapInit+0xac>)
 800567e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	f003 0307 	and.w	r3, r3, #7
 8005686:	2b00      	cmp	r3, #0
 8005688:	d00c      	beq.n	80056a4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	3307      	adds	r3, #7
 800568e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	f023 0307 	bic.w	r3, r3, #7
 8005696:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005698:	68ba      	ldr	r2, [r7, #8]
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	1ad3      	subs	r3, r2, r3
 800569e:	4a1f      	ldr	r2, [pc, #124]	@ (800571c <prvHeapInit+0xac>)
 80056a0:	4413      	add	r3, r2
 80056a2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80056a8:	4a1d      	ldr	r2, [pc, #116]	@ (8005720 <prvHeapInit+0xb0>)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80056ae:	4b1c      	ldr	r3, [pc, #112]	@ (8005720 <prvHeapInit+0xb0>)
 80056b0:	2200      	movs	r2, #0
 80056b2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	68ba      	ldr	r2, [r7, #8]
 80056b8:	4413      	add	r3, r2
 80056ba:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80056bc:	2208      	movs	r2, #8
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	1a9b      	subs	r3, r3, r2
 80056c2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	f023 0307 	bic.w	r3, r3, #7
 80056ca:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	4a15      	ldr	r2, [pc, #84]	@ (8005724 <prvHeapInit+0xb4>)
 80056d0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80056d2:	4b14      	ldr	r3, [pc, #80]	@ (8005724 <prvHeapInit+0xb4>)
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	2200      	movs	r2, #0
 80056d8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80056da:	4b12      	ldr	r3, [pc, #72]	@ (8005724 <prvHeapInit+0xb4>)
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	2200      	movs	r2, #0
 80056e0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	68fa      	ldr	r2, [r7, #12]
 80056ea:	1ad2      	subs	r2, r2, r3
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80056f0:	4b0c      	ldr	r3, [pc, #48]	@ (8005724 <prvHeapInit+0xb4>)
 80056f2:	681a      	ldr	r2, [r3, #0]
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80056f8:	683b      	ldr	r3, [r7, #0]
 80056fa:	685b      	ldr	r3, [r3, #4]
 80056fc:	4a0a      	ldr	r2, [pc, #40]	@ (8005728 <prvHeapInit+0xb8>)
 80056fe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	685b      	ldr	r3, [r3, #4]
 8005704:	4a09      	ldr	r2, [pc, #36]	@ (800572c <prvHeapInit+0xbc>)
 8005706:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005708:	4b09      	ldr	r3, [pc, #36]	@ (8005730 <prvHeapInit+0xc0>)
 800570a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800570e:	601a      	str	r2, [r3, #0]
}
 8005710:	bf00      	nop
 8005712:	3714      	adds	r7, #20
 8005714:	46bd      	mov	sp, r7
 8005716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571a:	4770      	bx	lr
 800571c:	20001008 	.word	0x20001008
 8005720:	20004c08 	.word	0x20004c08
 8005724:	20004c10 	.word	0x20004c10
 8005728:	20004c18 	.word	0x20004c18
 800572c:	20004c14 	.word	0x20004c14
 8005730:	20004c24 	.word	0x20004c24

08005734 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005734:	b480      	push	{r7}
 8005736:	b085      	sub	sp, #20
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800573c:	4b28      	ldr	r3, [pc, #160]	@ (80057e0 <prvInsertBlockIntoFreeList+0xac>)
 800573e:	60fb      	str	r3, [r7, #12]
 8005740:	e002      	b.n	8005748 <prvInsertBlockIntoFreeList+0x14>
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	60fb      	str	r3, [r7, #12]
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	687a      	ldr	r2, [r7, #4]
 800574e:	429a      	cmp	r2, r3
 8005750:	d8f7      	bhi.n	8005742 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	68ba      	ldr	r2, [r7, #8]
 800575c:	4413      	add	r3, r2
 800575e:	687a      	ldr	r2, [r7, #4]
 8005760:	429a      	cmp	r2, r3
 8005762:	d108      	bne.n	8005776 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	685a      	ldr	r2, [r3, #4]
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	685b      	ldr	r3, [r3, #4]
 800576c:	441a      	add	r2, r3
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	685b      	ldr	r3, [r3, #4]
 800577e:	68ba      	ldr	r2, [r7, #8]
 8005780:	441a      	add	r2, r3
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	429a      	cmp	r2, r3
 8005788:	d118      	bne.n	80057bc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681a      	ldr	r2, [r3, #0]
 800578e:	4b15      	ldr	r3, [pc, #84]	@ (80057e4 <prvInsertBlockIntoFreeList+0xb0>)
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	429a      	cmp	r2, r3
 8005794:	d00d      	beq.n	80057b2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	685a      	ldr	r2, [r3, #4]
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	685b      	ldr	r3, [r3, #4]
 80057a0:	441a      	add	r2, r3
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	681a      	ldr	r2, [r3, #0]
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	601a      	str	r2, [r3, #0]
 80057b0:	e008      	b.n	80057c4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80057b2:	4b0c      	ldr	r3, [pc, #48]	@ (80057e4 <prvInsertBlockIntoFreeList+0xb0>)
 80057b4:	681a      	ldr	r2, [r3, #0]
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	601a      	str	r2, [r3, #0]
 80057ba:	e003      	b.n	80057c4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681a      	ldr	r2, [r3, #0]
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80057c4:	68fa      	ldr	r2, [r7, #12]
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	429a      	cmp	r2, r3
 80057ca:	d002      	beq.n	80057d2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	687a      	ldr	r2, [r7, #4]
 80057d0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80057d2:	bf00      	nop
 80057d4:	3714      	adds	r7, #20
 80057d6:	46bd      	mov	sp, r7
 80057d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057dc:	4770      	bx	lr
 80057de:	bf00      	nop
 80057e0:	20004c08 	.word	0x20004c08
 80057e4:	20004c10 	.word	0x20004c10

080057e8 <solve_cube>:
 80057e8:	b580      	push	{r7, lr}
 80057ea:	466f      	mov	r7, sp
 80057ec:	2a04      	cmp	r2, #4
 80057ee:	bf3c      	itt	cc
 80057f0:	2000      	movcc	r0, #0
 80057f2:	bd80      	popcc	{r7, pc}
 80057f4:	f241 0009 	movw	r0, #4105	@ 0x1009
 80057f8:	f6c0 6003 	movt	r0, #3587	@ 0xe03
 80057fc:	6008      	str	r0, [r1, #0]
 80057fe:	2004      	movs	r0, #4
 8005800:	bd80      	pop	{r7, pc}

08005802 <strlen>:
 8005802:	b580      	push	{r7, lr}
 8005804:	466f      	mov	r7, sp
 8005806:	4601      	mov	r1, r0
 8005808:	7800      	ldrb	r0, [r0, #0]
 800580a:	b160      	cbz	r0, 8005826 <strlen+0x24>
 800580c:	2000      	movs	r0, #0
 800580e:	180a      	adds	r2, r1, r0
 8005810:	7853      	ldrb	r3, [r2, #1]
 8005812:	b153      	cbz	r3, 800582a <strlen+0x28>
 8005814:	7893      	ldrb	r3, [r2, #2]
 8005816:	b153      	cbz	r3, 800582e <strlen+0x2c>
 8005818:	78d3      	ldrb	r3, [r2, #3]
 800581a:	b153      	cbz	r3, 8005832 <strlen+0x30>
 800581c:	7912      	ldrb	r2, [r2, #4]
 800581e:	3004      	adds	r0, #4
 8005820:	2a00      	cmp	r2, #0
 8005822:	d1f4      	bne.n	800580e <strlen+0xc>
 8005824:	bd80      	pop	{r7, pc}
 8005826:	2000      	movs	r0, #0
 8005828:	bd80      	pop	{r7, pc}
 800582a:	3001      	adds	r0, #1
 800582c:	bd80      	pop	{r7, pc}
 800582e:	3002      	adds	r0, #2
 8005830:	bd80      	pop	{r7, pc}
 8005832:	3003      	adds	r0, #3
 8005834:	bd80      	pop	{r7, pc}

08005836 <memset>:
 8005836:	b5b0      	push	{r4, r5, r7, lr}
 8005838:	af02      	add	r7, sp, #8
 800583a:	2a10      	cmp	r2, #16
 800583c:	d371      	bcc.n	8005922 <memset+0xec>
 800583e:	4243      	negs	r3, r0
 8005840:	f003 0c03 	and.w	ip, r3, #3
 8005844:	eb00 050c 	add.w	r5, r0, ip
 8005848:	42a8      	cmp	r0, r5
 800584a:	d217      	bcs.n	800587c <memset+0x46>
 800584c:	f1ac 0e01 	sub.w	lr, ip, #1
 8005850:	f1bc 0f00 	cmp.w	ip, #0
 8005854:	4604      	mov	r4, r0
 8005856:	bf1e      	ittt	ne
 8005858:	4604      	movne	r4, r0
 800585a:	f804 1b01 	strbne.w	r1, [r4], #1
 800585e:	f1bc 0f01 	cmpne.w	ip, #1
 8005862:	d153      	bne.n	800590c <memset+0xd6>
 8005864:	f1be 0f03 	cmp.w	lr, #3
 8005868:	d308      	bcc.n	800587c <memset+0x46>
 800586a:	3c04      	subs	r4, #4
 800586c:	f804 1f04 	strb.w	r1, [r4, #4]!
 8005870:	1d23      	adds	r3, r4, #4
 8005872:	42ab      	cmp	r3, r5
 8005874:	70e1      	strb	r1, [r4, #3]
 8005876:	70a1      	strb	r1, [r4, #2]
 8005878:	7061      	strb	r1, [r4, #1]
 800587a:	d1f7      	bne.n	800586c <memset+0x36>
 800587c:	eba2 0e0c 	sub.w	lr, r2, ip
 8005880:	f02e 0203 	bic.w	r2, lr, #3
 8005884:	eb05 0c02 	add.w	ip, r5, r2
 8005888:	4565      	cmp	r5, ip
 800588a:	d213      	bcs.n	80058b4 <memset+0x7e>
 800588c:	b2ca      	uxtb	r2, r1
 800588e:	f04f 3401 	mov.w	r4, #16843009	@ 0x1010101
 8005892:	4362      	muls	r2, r4
 8005894:	f845 2b04 	str.w	r2, [r5], #4
 8005898:	4565      	cmp	r5, ip
 800589a:	d20b      	bcs.n	80058b4 <memset+0x7e>
 800589c:	f845 2b04 	str.w	r2, [r5], #4
 80058a0:	4565      	cmp	r5, ip
 80058a2:	bf3c      	itt	cc
 80058a4:	f845 2b04 	strcc.w	r2, [r5], #4
 80058a8:	4565      	cmpcc	r5, ip
 80058aa:	d203      	bcs.n	80058b4 <memset+0x7e>
 80058ac:	f845 2b04 	str.w	r2, [r5], #4
 80058b0:	4565      	cmp	r5, ip
 80058b2:	d3ef      	bcc.n	8005894 <memset+0x5e>
 80058b4:	f00e 0203 	and.w	r2, lr, #3
 80058b8:	eb0c 0302 	add.w	r3, ip, r2
 80058bc:	459c      	cmp	ip, r3
 80058be:	d224      	bcs.n	800590a <memset+0xd4>
 80058c0:	f1a2 0e01 	sub.w	lr, r2, #1
 80058c4:	f012 0403 	ands.w	r4, r2, #3
 80058c8:	d012      	beq.n	80058f0 <memset+0xba>
 80058ca:	4662      	mov	r2, ip
 80058cc:	2c01      	cmp	r4, #1
 80058ce:	f802 1b01 	strb.w	r1, [r2], #1
 80058d2:	d009      	beq.n	80058e8 <memset+0xb2>
 80058d4:	f88c 1001 	strb.w	r1, [ip, #1]
 80058d8:	2c02      	cmp	r4, #2
 80058da:	bf1a      	itte	ne
 80058dc:	f88c 1002 	strbne.w	r1, [ip, #2]
 80058e0:	f10c 0203 	addne.w	r2, ip, #3
 80058e4:	f10c 0202 	addeq.w	r2, ip, #2
 80058e8:	f1be 0f03 	cmp.w	lr, #3
 80058ec:	d204      	bcs.n	80058f8 <memset+0xc2>
 80058ee:	e00c      	b.n	800590a <memset+0xd4>
 80058f0:	4662      	mov	r2, ip
 80058f2:	f1be 0f03 	cmp.w	lr, #3
 80058f6:	d308      	bcc.n	800590a <memset+0xd4>
 80058f8:	3a04      	subs	r2, #4
 80058fa:	f802 1f04 	strb.w	r1, [r2, #4]!
 80058fe:	1d15      	adds	r5, r2, #4
 8005900:	429d      	cmp	r5, r3
 8005902:	70d1      	strb	r1, [r2, #3]
 8005904:	7091      	strb	r1, [r2, #2]
 8005906:	7051      	strb	r1, [r2, #1]
 8005908:	d1f7      	bne.n	80058fa <memset+0xc4>
 800590a:	bdb0      	pop	{r4, r5, r7, pc}
 800590c:	7041      	strb	r1, [r0, #1]
 800590e:	f1bc 0f02 	cmp.w	ip, #2
 8005912:	bf1a      	itte	ne
 8005914:	7081      	strbne	r1, [r0, #2]
 8005916:	1cc4      	addne	r4, r0, #3
 8005918:	1c84      	addeq	r4, r0, #2
 800591a:	f1be 0f03 	cmp.w	lr, #3
 800591e:	d2a4      	bcs.n	800586a <memset+0x34>
 8005920:	e7ac      	b.n	800587c <memset+0x46>
 8005922:	4684      	mov	ip, r0
 8005924:	eb0c 0302 	add.w	r3, ip, r2
 8005928:	459c      	cmp	ip, r3
 800592a:	d3c9      	bcc.n	80058c0 <memset+0x8a>
 800592c:	e7ed      	b.n	800590a <memset+0xd4>

0800592e <memcpy>:
 800592e:	b580      	push	{r7, lr}
 8005930:	466f      	mov	r7, sp
 8005932:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005936:	f000 b80b 	b.w	8005950 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE>
	...

0800593c <__aeabi_uldivmod>:
 800593c:	b510      	push	{r4, lr}
 800593e:	b084      	sub	sp, #16
 8005940:	ac02      	add	r4, sp, #8
 8005942:	9400      	str	r4, [sp, #0]
 8005944:	f000 f977 	bl	8005c36 <__udivmoddi4>
 8005948:	9a02      	ldr	r2, [sp, #8]
 800594a:	9b03      	ldr	r3, [sp, #12]
 800594c:	b004      	add	sp, #16
 800594e:	bd10      	pop	{r4, pc}

08005950 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE>:
 8005950:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005952:	af03      	add	r7, sp, #12
 8005954:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
 8005958:	b08c      	sub	sp, #48	@ 0x30
 800595a:	2a10      	cmp	r2, #16
 800595c:	d31e      	bcc.n	800599c <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x4c>
 800595e:	4243      	negs	r3, r0
 8005960:	f003 0803 	and.w	r8, r3, #3
 8005964:	eb00 0308 	add.w	r3, r0, r8
 8005968:	4298      	cmp	r0, r3
 800596a:	d233      	bcs.n	80059d4 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x84>
 800596c:	f1a8 0c01 	sub.w	ip, r8, #1
 8005970:	4606      	mov	r6, r0
 8005972:	460c      	mov	r4, r1
 8005974:	f1b8 0f00 	cmp.w	r8, #0
 8005978:	d01a      	beq.n	80059b0 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x60>
 800597a:	460c      	mov	r4, r1
 800597c:	4606      	mov	r6, r0
 800597e:	f814 eb01 	ldrb.w	lr, [r4], #1
 8005982:	f1b8 0f01 	cmp.w	r8, #1
 8005986:	f806 eb01 	strb.w	lr, [r6], #1
 800598a:	d011      	beq.n	80059b0 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x60>
 800598c:	784e      	ldrb	r6, [r1, #1]
 800598e:	f1b8 0f02 	cmp.w	r8, #2
 8005992:	7046      	strb	r6, [r0, #1]
 8005994:	d108      	bne.n	80059a8 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x58>
 8005996:	1c8c      	adds	r4, r1, #2
 8005998:	1c86      	adds	r6, r0, #2
 800599a:	e009      	b.n	80059b0 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x60>
 800599c:	4684      	mov	ip, r0
 800599e:	eb0c 0302 	add.w	r3, ip, r2
 80059a2:	459c      	cmp	ip, r3
 80059a4:	d340      	bcc.n	8005a28 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0xd8>
 80059a6:	e06c      	b.n	8005a82 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x132>
 80059a8:	788e      	ldrb	r6, [r1, #2]
 80059aa:	1ccc      	adds	r4, r1, #3
 80059ac:	7086      	strb	r6, [r0, #2]
 80059ae:	1cc6      	adds	r6, r0, #3
 80059b0:	f1bc 0f03 	cmp.w	ip, #3
 80059b4:	d30e      	bcc.n	80059d4 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x84>
 80059b6:	3c04      	subs	r4, #4
 80059b8:	3e04      	subs	r6, #4
 80059ba:	f814 5f04 	ldrb.w	r5, [r4, #4]!
 80059be:	f806 5f04 	strb.w	r5, [r6, #4]!
 80059c2:	7865      	ldrb	r5, [r4, #1]
 80059c4:	7075      	strb	r5, [r6, #1]
 80059c6:	78a5      	ldrb	r5, [r4, #2]
 80059c8:	70b5      	strb	r5, [r6, #2]
 80059ca:	78e5      	ldrb	r5, [r4, #3]
 80059cc:	70f5      	strb	r5, [r6, #3]
 80059ce:	1d35      	adds	r5, r6, #4
 80059d0:	429d      	cmp	r5, r3
 80059d2:	d1f2      	bne.n	80059ba <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x6a>
 80059d4:	eba2 0e08 	sub.w	lr, r2, r8
 80059d8:	eb01 0408 	add.w	r4, r1, r8
 80059dc:	f02e 0203 	bic.w	r2, lr, #3
 80059e0:	f014 0603 	ands.w	r6, r4, #3
 80059e4:	eb03 0c02 	add.w	ip, r3, r2
 80059e8:	d159      	bne.n	8005a9e <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x14e>
 80059ea:	4563      	cmp	r3, ip
 80059ec:	d215      	bcs.n	8005a1a <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0xca>
 80059ee:	4621      	mov	r1, r4
 80059f0:	680d      	ldr	r5, [r1, #0]
 80059f2:	f843 5b04 	str.w	r5, [r3], #4
 80059f6:	4563      	cmp	r3, ip
 80059f8:	d20f      	bcs.n	8005a1a <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0xca>
 80059fa:	684d      	ldr	r5, [r1, #4]
 80059fc:	f843 5b04 	str.w	r5, [r3], #4
 8005a00:	4563      	cmp	r3, ip
 8005a02:	bf3e      	ittt	cc
 8005a04:	688d      	ldrcc	r5, [r1, #8]
 8005a06:	f843 5b04 	strcc.w	r5, [r3], #4
 8005a0a:	4563      	cmpcc	r3, ip
 8005a0c:	d205      	bcs.n	8005a1a <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0xca>
 8005a0e:	68cd      	ldr	r5, [r1, #12]
 8005a10:	3110      	adds	r1, #16
 8005a12:	f843 5b04 	str.w	r5, [r3], #4
 8005a16:	4563      	cmp	r3, ip
 8005a18:	d3ea      	bcc.n	80059f0 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0xa0>
 8005a1a:	18a1      	adds	r1, r4, r2
 8005a1c:	f00e 0203 	and.w	r2, lr, #3
 8005a20:	eb0c 0302 	add.w	r3, ip, r2
 8005a24:	459c      	cmp	ip, r3
 8005a26:	d22c      	bcs.n	8005a82 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x132>
 8005a28:	f1a2 0e01 	sub.w	lr, r2, #1
 8005a2c:	f012 0403 	ands.w	r4, r2, #3
 8005a30:	d013      	beq.n	8005a5a <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x10a>
 8005a32:	460a      	mov	r2, r1
 8005a34:	4665      	mov	r5, ip
 8005a36:	f812 6b01 	ldrb.w	r6, [r2], #1
 8005a3a:	2c01      	cmp	r4, #1
 8005a3c:	f805 6b01 	strb.w	r6, [r5], #1
 8005a40:	d00d      	beq.n	8005a5e <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x10e>
 8005a42:	784a      	ldrb	r2, [r1, #1]
 8005a44:	2c02      	cmp	r4, #2
 8005a46:	f88c 2001 	strb.w	r2, [ip, #1]
 8005a4a:	d11e      	bne.n	8005a8a <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x13a>
 8005a4c:	1c8a      	adds	r2, r1, #2
 8005a4e:	f10c 0502 	add.w	r5, ip, #2
 8005a52:	f1be 0f03 	cmp.w	lr, #3
 8005a56:	d205      	bcs.n	8005a64 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x114>
 8005a58:	e013      	b.n	8005a82 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x132>
 8005a5a:	4665      	mov	r5, ip
 8005a5c:	460a      	mov	r2, r1
 8005a5e:	f1be 0f03 	cmp.w	lr, #3
 8005a62:	d30e      	bcc.n	8005a82 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x132>
 8005a64:	1f11      	subs	r1, r2, #4
 8005a66:	1f2a      	subs	r2, r5, #4
 8005a68:	f811 6f04 	ldrb.w	r6, [r1, #4]!
 8005a6c:	f802 6f04 	strb.w	r6, [r2, #4]!
 8005a70:	784e      	ldrb	r6, [r1, #1]
 8005a72:	7056      	strb	r6, [r2, #1]
 8005a74:	788e      	ldrb	r6, [r1, #2]
 8005a76:	7096      	strb	r6, [r2, #2]
 8005a78:	78ce      	ldrb	r6, [r1, #3]
 8005a7a:	70d6      	strb	r6, [r2, #3]
 8005a7c:	1d16      	adds	r6, r2, #4
 8005a7e:	429e      	cmp	r6, r3
 8005a80:	d1f2      	bne.n	8005a68 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x118>
 8005a82:	b00c      	add	sp, #48	@ 0x30
 8005a84:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 8005a88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a8a:	788a      	ldrb	r2, [r1, #2]
 8005a8c:	f10c 0503 	add.w	r5, ip, #3
 8005a90:	f88c 2002 	strb.w	r2, [ip, #2]
 8005a94:	1cca      	adds	r2, r1, #3
 8005a96:	f1be 0f03 	cmp.w	lr, #3
 8005a9a:	d2e3      	bcs.n	8005a64 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x114>
 8005a9c:	e7f1      	b.n	8005a82 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x132>
 8005a9e:	f04f 0900 	mov.w	r9, #0
 8005aa2:	f1c6 0a04 	rsb	sl, r6, #4
 8005aa6:	ad0b      	add	r5, sp, #44	@ 0x2c
 8005aa8:	f8cd 902c 	str.w	r9, [sp, #44]	@ 0x2c
 8005aac:	eb05 0b06 	add.w	fp, r5, r6
 8005ab0:	ea5f 75ca 	movs.w	r5, sl, lsl #31
 8005ab4:	bf1e      	ittt	ne
 8005ab6:	7825      	ldrbne	r5, [r4, #0]
 8005ab8:	f88b 5000 	strbne.w	r5, [fp]
 8005abc:	f04f 0901 	movne.w	r9, #1
 8005ac0:	1ba5      	subs	r5, r4, r6
 8005ac2:	9507      	str	r5, [sp, #28]
 8005ac4:	00f5      	lsls	r5, r6, #3
 8005ac6:	9501      	str	r5, [sp, #4]
 8005ac8:	ea5f 758a 	movs.w	r5, sl, lsl #30
 8005acc:	bf44      	itt	mi
 8005ace:	f834 5009 	ldrhmi.w	r5, [r4, r9]
 8005ad2:	f82b 5009 	strhmi.w	r5, [fp, r9]
 8005ad6:	1d1d      	adds	r5, r3, #4
 8005ad8:	f8dd b02c 	ldr.w	fp, [sp, #44]	@ 0x2c
 8005adc:	4565      	cmp	r5, ip
 8005ade:	9d01      	ldr	r5, [sp, #4]
 8005ae0:	46aa      	mov	sl, r5
 8005ae2:	f1c5 0500 	rsb	r5, r5, #0
 8005ae6:	d25c      	bcs.n	8005ba2 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x252>
 8005ae8:	4273      	negs	r3, r6
 8005aea:	9500      	str	r5, [sp, #0]
 8005aec:	eb01 0903 	add.w	r9, r1, r3
 8005af0:	f005 0118 	and.w	r1, r5, #24
 8005af4:	4605      	mov	r5, r0
 8005af6:	9107      	str	r1, [sp, #28]
 8005af8:	f8cd 9010 	str.w	r9, [sp, #16]
 8005afc:	44c1      	add	r9, r8
 8005afe:	9b07      	ldr	r3, [sp, #28]
 8005b00:	fa2b fb0a 	lsr.w	fp, fp, sl
 8005b04:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005b08:	9108      	str	r1, [sp, #32]
 8005b0a:	fa01 f303 	lsl.w	r3, r1, r3
 8005b0e:	eb05 0108 	add.w	r1, r5, r8
 8005b12:	ea43 030b 	orr.w	r3, r3, fp
 8005b16:	468b      	mov	fp, r1
 8005b18:	f84b 3b08 	str.w	r3, [fp], #8
 8005b1c:	45e3      	cmp	fp, ip
 8005b1e:	d242      	bcs.n	8005ba6 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x256>
 8005b20:	9b08      	ldr	r3, [sp, #32]
 8005b22:	9503      	str	r5, [sp, #12]
 8005b24:	f8cd 9018 	str.w	r9, [sp, #24]
 8005b28:	fa23 f50a 	lsr.w	r5, r3, sl
 8005b2c:	f8d9 9008 	ldr.w	r9, [r9, #8]
 8005b30:	9b07      	ldr	r3, [sp, #28]
 8005b32:	9105      	str	r1, [sp, #20]
 8005b34:	fa09 f303 	lsl.w	r3, r9, r3
 8005b38:	432b      	orrs	r3, r5
 8005b3a:	604b      	str	r3, [r1, #4]
 8005b3c:	f101 030c 	add.w	r3, r1, #12
 8005b40:	4563      	cmp	r3, ip
 8005b42:	d236      	bcs.n	8005bb2 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x262>
 8005b44:	9d06      	ldr	r5, [sp, #24]
 8005b46:	68ed      	ldr	r5, [r5, #12]
 8005b48:	9508      	str	r5, [sp, #32]
 8005b4a:	fa29 f50a 	lsr.w	r5, r9, sl
 8005b4e:	9502      	str	r5, [sp, #8]
 8005b50:	e9dd 5107 	ldrd	r5, r1, [sp, #28]
 8005b54:	fa01 f905 	lsl.w	r9, r1, r5
 8005b58:	9905      	ldr	r1, [sp, #20]
 8005b5a:	9d02      	ldr	r5, [sp, #8]
 8005b5c:	3110      	adds	r1, #16
 8005b5e:	ea45 0509 	orr.w	r5, r5, r9
 8005b62:	4561      	cmp	r1, ip
 8005b64:	f8cb 5000 	str.w	r5, [fp]
 8005b68:	d22d      	bcs.n	8005bc6 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x276>
 8005b6a:	9906      	ldr	r1, [sp, #24]
 8005b6c:	9d07      	ldr	r5, [sp, #28]
 8005b6e:	f8dd 9010 	ldr.w	r9, [sp, #16]
 8005b72:	f8d1 b010 	ldr.w	fp, [r1, #16]
 8005b76:	9908      	ldr	r1, [sp, #32]
 8005b78:	f109 0910 	add.w	r9, r9, #16
 8005b7c:	fa0b f505 	lsl.w	r5, fp, r5
 8005b80:	fa21 f10a 	lsr.w	r1, r1, sl
 8005b84:	4329      	orrs	r1, r5
 8005b86:	9d03      	ldr	r5, [sp, #12]
 8005b88:	6019      	str	r1, [r3, #0]
 8005b8a:	3510      	adds	r5, #16
 8005b8c:	eb05 0308 	add.w	r3, r5, r8
 8005b90:	1d19      	adds	r1, r3, #4
 8005b92:	4561      	cmp	r1, ip
 8005b94:	d3b0      	bcc.n	8005af8 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x1a8>
 8005b96:	eb09 0108 	add.w	r1, r9, r8
 8005b9a:	9107      	str	r1, [sp, #28]
 8005b9c:	f8dd a000 	ldr.w	sl, [sp]
 8005ba0:	e018      	b.n	8005bd4 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x284>
 8005ba2:	46aa      	mov	sl, r5
 8005ba4:	e016      	b.n	8005bd4 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x284>
 8005ba6:	460b      	mov	r3, r1
 8005ba8:	f109 0104 	add.w	r1, r9, #4
 8005bac:	9107      	str	r1, [sp, #28]
 8005bae:	3304      	adds	r3, #4
 8005bb0:	e00c      	b.n	8005bcc <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x27c>
 8005bb2:	9906      	ldr	r1, [sp, #24]
 8005bb4:	46cb      	mov	fp, r9
 8005bb6:	f8dd a000 	ldr.w	sl, [sp]
 8005bba:	3108      	adds	r1, #8
 8005bbc:	9107      	str	r1, [sp, #28]
 8005bbe:	9905      	ldr	r1, [sp, #20]
 8005bc0:	f101 0308 	add.w	r3, r1, #8
 8005bc4:	e006      	b.n	8005bd4 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x284>
 8005bc6:	9906      	ldr	r1, [sp, #24]
 8005bc8:	310c      	adds	r1, #12
 8005bca:	9107      	str	r1, [sp, #28]
 8005bcc:	f8dd a000 	ldr.w	sl, [sp]
 8005bd0:	f8dd b020 	ldr.w	fp, [sp, #32]
 8005bd4:	2500      	movs	r5, #0
 8005bd6:	2e01      	cmp	r6, #1
 8005bd8:	f88d 5028 	strb.w	r5, [sp, #40]	@ 0x28
 8005bdc:	f807 5c26 	strb.w	r5, [r7, #-38]
 8005be0:	d105      	bne.n	8005bee <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x29e>
 8005be2:	f10d 0828 	add.w	r8, sp, #40	@ 0x28
 8005be6:	f04f 0900 	mov.w	r9, #0
 8005bea:	2100      	movs	r1, #0
 8005bec:	e009      	b.n	8005c02 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x2b2>
 8005bee:	9907      	ldr	r1, [sp, #28]
 8005bf0:	f1a7 0826 	sub.w	r8, r7, #38	@ 0x26
 8005bf4:	790d      	ldrb	r5, [r1, #4]
 8005bf6:	7949      	ldrb	r1, [r1, #5]
 8005bf8:	f88d 5028 	strb.w	r5, [sp, #40]	@ 0x28
 8005bfc:	ea4f 2901 	mov.w	r9, r1, lsl #8
 8005c00:	2102      	movs	r1, #2
 8005c02:	07e6      	lsls	r6, r4, #31
 8005c04:	d101      	bne.n	8005c0a <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x2ba>
 8005c06:	2100      	movs	r1, #0
 8005c08:	e009      	b.n	8005c1e <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x2ce>
 8005c0a:	9d07      	ldr	r5, [sp, #28]
 8005c0c:	3504      	adds	r5, #4
 8005c0e:	5c69      	ldrb	r1, [r5, r1]
 8005c10:	f888 1000 	strb.w	r1, [r8]
 8005c14:	f817 1c26 	ldrb.w	r1, [r7, #-38]
 8005c18:	f89d 5028 	ldrb.w	r5, [sp, #40]	@ 0x28
 8005c1c:	0409      	lsls	r1, r1, #16
 8005c1e:	ea41 0109 	orr.w	r1, r1, r9
 8005c22:	9e01      	ldr	r6, [sp, #4]
 8005c24:	4329      	orrs	r1, r5
 8005c26:	f00a 0518 	and.w	r5, sl, #24
 8005c2a:	40a9      	lsls	r1, r5
 8005c2c:	fa2b f606 	lsr.w	r6, fp, r6
 8005c30:	4331      	orrs	r1, r6
 8005c32:	6019      	str	r1, [r3, #0]
 8005c34:	e6f1      	b.n	8005a1a <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0xca>

08005c36 <__udivmoddi4>:
 8005c36:	b580      	push	{r7, lr}
 8005c38:	466f      	mov	r7, sp
 8005c3a:	b086      	sub	sp, #24
 8005c3c:	4684      	mov	ip, r0
 8005c3e:	a802      	add	r0, sp, #8
 8005c40:	e9cd 2300 	strd	r2, r3, [sp]
 8005c44:	4662      	mov	r2, ip
 8005c46:	460b      	mov	r3, r1
 8005c48:	f000 f80d 	bl	8005c66 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E>
 8005c4c:	f8d7 c008 	ldr.w	ip, [r7, #8]
 8005c50:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c54:	f1bc 0f00 	cmp.w	ip, #0
 8005c58:	bf1c      	itt	ne
 8005c5a:	e9dd 3204 	ldrdne	r3, r2, [sp, #16]
 8005c5e:	e9cc 3200 	strdne	r3, r2, [ip]
 8005c62:	b006      	add	sp, #24
 8005c64:	bd80      	pop	{r7, pc}

08005c66 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E>:
 8005c66:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c68:	af03      	add	r7, sp, #12
 8005c6a:	e92d 0b00 	stmdb	sp!, {r8, r9, fp}
 8005c6e:	e9d7 e802 	ldrd	lr, r8, [r7, #8]
 8005c72:	f1be 0f00 	cmp.w	lr, #0
 8005c76:	d072      	beq.n	8005d5e <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0xf8>
 8005c78:	f1b8 0f00 	cmp.w	r8, #0
 8005c7c:	d16f      	bne.n	8005d5e <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0xf8>
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	f000 80fc 	beq.w	8005e7c <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x216>
 8005c84:	4573      	cmp	r3, lr
 8005c86:	f080 8107 	bcs.w	8005e98 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x232>
 8005c8a:	fab3 f183 	clz	r1, r3
 8005c8e:	fabe f68e 	clz	r6, lr
 8005c92:	1a71      	subs	r1, r6, r1
 8005c94:	f101 0620 	add.w	r6, r1, #32
 8005c98:	bf08      	it	eq
 8005c9a:	261f      	moveq	r6, #31
 8005c9c:	f1c6 0520 	rsb	r5, r6, #32
 8005ca0:	fa08 f106 	lsl.w	r1, r8, r6
 8005ca4:	fa0e f806 	lsl.w	r8, lr, r6
 8005ca8:	fa2e f505 	lsr.w	r5, lr, r5
 8005cac:	4329      	orrs	r1, r5
 8005cae:	f1b6 0520 	subs.w	r5, r6, #32
 8005cb2:	f006 061f 	and.w	r6, r6, #31
 8005cb6:	bf58      	it	pl
 8005cb8:	fa0e f105 	lslpl.w	r1, lr, r5
 8005cbc:	f04f 0501 	mov.w	r5, #1
 8005cc0:	fa05 fc06 	lsl.w	ip, r5, r6
 8005cc4:	f04f 0500 	mov.w	r5, #0
 8005cc8:	bf58      	it	pl
 8005cca:	f04f 0800 	movpl.w	r8, #0
 8005cce:	e008      	b.n	8005ce2 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x7c>
 8005cd0:	4622      	mov	r2, r4
 8005cd2:	4633      	mov	r3, r6
 8005cd4:	ea4f 1418 	mov.w	r4, r8, lsr #4
 8005cd8:	ea44 7801 	orr.w	r8, r4, r1, lsl #28
 8005cdc:	ea4f 1c1c 	mov.w	ip, ip, lsr #4
 8005ce0:	0909      	lsrs	r1, r1, #4
 8005ce2:	ebb2 0408 	subs.w	r4, r2, r8
 8005ce6:	eb63 0601 	sbc.w	r6, r3, r1
 8005cea:	2e00      	cmp	r6, #0
 8005cec:	d403      	bmi.n	8005cf6 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x90>
 8005cee:	ea45 050c 	orr.w	r5, r5, ip
 8005cf2:	d102      	bne.n	8005cfa <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x94>
 8005cf4:	e02d      	b.n	8005d52 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0xec>
 8005cf6:	4614      	mov	r4, r2
 8005cf8:	461e      	mov	r6, r3
 8005cfa:	ea5f 0351 	movs.w	r3, r1, lsr #1
 8005cfe:	ea4f 0238 	mov.w	r2, r8, rrx
 8005d02:	1aa2      	subs	r2, r4, r2
 8005d04:	eb66 0303 	sbc.w	r3, r6, r3
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d404      	bmi.n	8005d16 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0xb0>
 8005d0c:	ea45 055c 	orr.w	r5, r5, ip, lsr #1
 8005d10:	4614      	mov	r4, r2
 8005d12:	d102      	bne.n	8005d1a <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0xb4>
 8005d14:	e01d      	b.n	8005d52 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0xec>
 8005d16:	4622      	mov	r2, r4
 8005d18:	4633      	mov	r3, r6
 8005d1a:	ea4f 0498 	mov.w	r4, r8, lsr #2
 8005d1e:	ea44 7481 	orr.w	r4, r4, r1, lsl #30
 8005d22:	1b14      	subs	r4, r2, r4
 8005d24:	eb63 0691 	sbc.w	r6, r3, r1, lsr #2
 8005d28:	2e00      	cmp	r6, #0
 8005d2a:	d403      	bmi.n	8005d34 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0xce>
 8005d2c:	ea45 059c 	orr.w	r5, r5, ip, lsr #2
 8005d30:	d102      	bne.n	8005d38 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0xd2>
 8005d32:	e00e      	b.n	8005d52 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0xec>
 8005d34:	4614      	mov	r4, r2
 8005d36:	461e      	mov	r6, r3
 8005d38:	ea4f 02d8 	mov.w	r2, r8, lsr #3
 8005d3c:	ea42 7241 	orr.w	r2, r2, r1, lsl #29
 8005d40:	1aa2      	subs	r2, r4, r2
 8005d42:	eb66 03d1 	sbc.w	r3, r6, r1, lsr #3
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d4c2      	bmi.n	8005cd0 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x6a>
 8005d4a:	ea45 05dc 	orr.w	r5, r5, ip, lsr #3
 8005d4e:	4614      	mov	r4, r2
 8005d50:	d1c0      	bne.n	8005cd4 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x6e>
 8005d52:	fbb4 f1fe 	udiv	r1, r4, lr
 8005d56:	fb01 461e 	mls	r6, r1, lr, r4
 8005d5a:	4329      	orrs	r1, r5
 8005d5c:	e092      	b.n	8005e84 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x21e>
 8005d5e:	ebb2 060e 	subs.w	r6, r2, lr
 8005d62:	f04f 0100 	mov.w	r1, #0
 8005d66:	eb73 0608 	sbcs.w	r6, r3, r8
 8005d6a:	d37c      	bcc.n	8005e66 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x200>
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d07a      	beq.n	8005e66 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x200>
 8005d70:	fab3 f183 	clz	r1, r3
 8005d74:	fab8 f688 	clz	r6, r8
 8005d78:	1a71      	subs	r1, r6, r1
 8005d7a:	f001 063f 	and.w	r6, r1, #63	@ 0x3f
 8005d7e:	f001 011f 	and.w	r1, r1, #31
 8005d82:	f1c6 0420 	rsb	r4, r6, #32
 8005d86:	fa08 f506 	lsl.w	r5, r8, r6
 8005d8a:	fa0e fc06 	lsl.w	ip, lr, r6
 8005d8e:	fa2e f404 	lsr.w	r4, lr, r4
 8005d92:	432c      	orrs	r4, r5
 8005d94:	f1b6 0520 	subs.w	r5, r6, #32
 8005d98:	bf58      	it	pl
 8005d9a:	fa0e f405 	lslpl.w	r4, lr, r5
 8005d9e:	f04f 0501 	mov.w	r5, #1
 8005da2:	fa05 f901 	lsl.w	r9, r5, r1
 8005da6:	f04f 0100 	mov.w	r1, #0
 8005daa:	bf58      	it	pl
 8005dac:	f04f 0c00 	movpl.w	ip, #0
 8005db0:	e008      	b.n	8005dc4 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x15e>
 8005db2:	4632      	mov	r2, r6
 8005db4:	462b      	mov	r3, r5
 8005db6:	ea4f 161c 	mov.w	r6, ip, lsr #4
 8005dba:	ea46 7c04 	orr.w	ip, r6, r4, lsl #28
 8005dbe:	ea4f 1919 	mov.w	r9, r9, lsr #4
 8005dc2:	0924      	lsrs	r4, r4, #4
 8005dc4:	ebb2 060c 	subs.w	r6, r2, ip
 8005dc8:	eb73 0504 	sbcs.w	r5, r3, r4
 8005dcc:	d407      	bmi.n	8005dde <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x178>
 8005dce:	ea41 0109 	orr.w	r1, r1, r9
 8005dd2:	ebb6 020e 	subs.w	r2, r6, lr
 8005dd6:	eb75 0208 	sbcs.w	r2, r5, r8
 8005dda:	d202      	bcs.n	8005de2 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x17c>
 8005ddc:	e03a      	b.n	8005e54 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x1ee>
 8005dde:	4616      	mov	r6, r2
 8005de0:	461d      	mov	r5, r3
 8005de2:	ea5f 0354 	movs.w	r3, r4, lsr #1
 8005de6:	ea4f 023c 	mov.w	r2, ip, rrx
 8005dea:	1ab2      	subs	r2, r6, r2
 8005dec:	eb75 0303 	sbcs.w	r3, r5, r3
 8005df0:	d409      	bmi.n	8005e06 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x1a0>
 8005df2:	ebb2 050e 	subs.w	r5, r2, lr
 8005df6:	ea41 0159 	orr.w	r1, r1, r9, lsr #1
 8005dfa:	eb73 0508 	sbcs.w	r5, r3, r8
 8005dfe:	4616      	mov	r6, r2
 8005e00:	461d      	mov	r5, r3
 8005e02:	d202      	bcs.n	8005e0a <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x1a4>
 8005e04:	e026      	b.n	8005e54 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x1ee>
 8005e06:	4632      	mov	r2, r6
 8005e08:	462b      	mov	r3, r5
 8005e0a:	ea4f 059c 	mov.w	r5, ip, lsr #2
 8005e0e:	ea45 7584 	orr.w	r5, r5, r4, lsl #30
 8005e12:	1b56      	subs	r6, r2, r5
 8005e14:	eb63 0594 	sbc.w	r5, r3, r4, lsr #2
 8005e18:	2d00      	cmp	r5, #0
 8005e1a:	d407      	bmi.n	8005e2c <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x1c6>
 8005e1c:	ea41 0199 	orr.w	r1, r1, r9, lsr #2
 8005e20:	ebb6 020e 	subs.w	r2, r6, lr
 8005e24:	eb75 0208 	sbcs.w	r2, r5, r8
 8005e28:	d202      	bcs.n	8005e30 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x1ca>
 8005e2a:	e013      	b.n	8005e54 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x1ee>
 8005e2c:	4616      	mov	r6, r2
 8005e2e:	461d      	mov	r5, r3
 8005e30:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8005e34:	ea42 7244 	orr.w	r2, r2, r4, lsl #29
 8005e38:	1ab2      	subs	r2, r6, r2
 8005e3a:	eb65 03d4 	sbc.w	r3, r5, r4, lsr #3
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d4b7      	bmi.n	8005db2 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x14c>
 8005e42:	ebb2 050e 	subs.w	r5, r2, lr
 8005e46:	ea41 01d9 	orr.w	r1, r1, r9, lsr #3
 8005e4a:	eb73 0508 	sbcs.w	r5, r3, r8
 8005e4e:	4616      	mov	r6, r2
 8005e50:	461d      	mov	r5, r3
 8005e52:	d2b0      	bcs.n	8005db6 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x150>
 8005e54:	f04f 0c00 	mov.w	ip, #0
 8005e58:	e9c0 1c00 	strd	r1, ip, [r0]
 8005e5c:	e9c0 6502 	strd	r6, r5, [r0, #8]
 8005e60:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
 8005e64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e66:	f04f 0c00 	mov.w	ip, #0
 8005e6a:	4616      	mov	r6, r2
 8005e6c:	461d      	mov	r5, r3
 8005e6e:	e9c0 1c00 	strd	r1, ip, [r0]
 8005e72:	e9c0 6502 	strd	r6, r5, [r0, #8]
 8005e76:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
 8005e7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e7c:	fbb2 f1fe 	udiv	r1, r2, lr
 8005e80:	fb01 261e 	mls	r6, r1, lr, r2
 8005e84:	f04f 0c00 	mov.w	ip, #0
 8005e88:	2500      	movs	r5, #0
 8005e8a:	e9c0 1c00 	strd	r1, ip, [r0]
 8005e8e:	e9c0 6502 	strd	r6, r5, [r0, #8]
 8005e92:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
 8005e96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e98:	d10d      	bne.n	8005eb6 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x250>
 8005e9a:	fbb2 f1f3 	udiv	r1, r2, r3
 8005e9e:	2500      	movs	r5, #0
 8005ea0:	fb01 2613 	mls	r6, r1, r3, r2
 8005ea4:	f04f 0c01 	mov.w	ip, #1
 8005ea8:	e9c0 1c00 	strd	r1, ip, [r0]
 8005eac:	e9c0 6502 	strd	r6, r5, [r0, #8]
 8005eb0:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
 8005eb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005eb6:	fbb3 fcfe 	udiv	ip, r3, lr
 8005eba:	f5be 3f80 	cmp.w	lr, #65536	@ 0x10000
 8005ebe:	fb0c 351e 	mls	r5, ip, lr, r3
 8005ec2:	d21a      	bcs.n	8005efa <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x294>
 8005ec4:	0429      	lsls	r1, r5, #16
 8005ec6:	2500      	movs	r5, #0
 8005ec8:	ea41 4112 	orr.w	r1, r1, r2, lsr #16
 8005ecc:	fbb1 f3fe 	udiv	r3, r1, lr
 8005ed0:	fb03 f10e 	mul.w	r1, r3, lr
 8005ed4:	ea4c 4c13 	orr.w	ip, ip, r3, lsr #16
 8005ed8:	ebc1 4112 	rsb	r1, r1, r2, lsr #16
 8005edc:	eac2 4101 	pkhbt	r1, r2, r1, lsl #16
 8005ee0:	fbb1 f2fe 	udiv	r2, r1, lr
 8005ee4:	fb02 161e 	mls	r6, r2, lr, r1
 8005ee8:	ea42 4103 	orr.w	r1, r2, r3, lsl #16
 8005eec:	e9c0 1c00 	strd	r1, ip, [r0]
 8005ef0:	e9c0 6502 	strd	r6, r5, [r0, #8]
 8005ef4:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
 8005ef8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005efa:	ebb2 010e 	subs.w	r1, r2, lr
 8005efe:	eb75 0108 	sbcs.w	r1, r5, r8
 8005f02:	d208      	bcs.n	8005f16 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x2b0>
 8005f04:	2100      	movs	r1, #0
 8005f06:	4616      	mov	r6, r2
 8005f08:	e9c0 1c00 	strd	r1, ip, [r0]
 8005f0c:	e9c0 6502 	strd	r6, r5, [r0, #8]
 8005f10:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
 8005f14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f16:	ea4f 71c8 	mov.w	r1, r8, lsl #31
 8005f1a:	ea41 035e 	orr.w	r3, r1, lr, lsr #1
 8005f1e:	ea4f 79ce 	mov.w	r9, lr, lsl #31
 8005f22:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 8005f26:	2100      	movs	r1, #0
 8005f28:	e008      	b.n	8005f3c <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x2d6>
 8005f2a:	4622      	mov	r2, r4
 8005f2c:	4635      	mov	r5, r6
 8005f2e:	ea4f 1419 	mov.w	r4, r9, lsr #4
 8005f32:	ea44 7903 	orr.w	r9, r4, r3, lsl #28
 8005f36:	ea4f 1818 	mov.w	r8, r8, lsr #4
 8005f3a:	091b      	lsrs	r3, r3, #4
 8005f3c:	ebb2 0409 	subs.w	r4, r2, r9
 8005f40:	eb65 0603 	sbc.w	r6, r5, r3
 8005f44:	2e00      	cmp	r6, #0
 8005f46:	d403      	bmi.n	8005f50 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x2ea>
 8005f48:	ea41 0108 	orr.w	r1, r1, r8
 8005f4c:	d102      	bne.n	8005f54 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x2ee>
 8005f4e:	e02d      	b.n	8005fac <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x346>
 8005f50:	4614      	mov	r4, r2
 8005f52:	462e      	mov	r6, r5
 8005f54:	ea5f 0553 	movs.w	r5, r3, lsr #1
 8005f58:	ea4f 0239 	mov.w	r2, r9, rrx
 8005f5c:	1aa2      	subs	r2, r4, r2
 8005f5e:	eb66 0505 	sbc.w	r5, r6, r5
 8005f62:	2d00      	cmp	r5, #0
 8005f64:	d404      	bmi.n	8005f70 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x30a>
 8005f66:	ea41 0158 	orr.w	r1, r1, r8, lsr #1
 8005f6a:	4614      	mov	r4, r2
 8005f6c:	d102      	bne.n	8005f74 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x30e>
 8005f6e:	e01d      	b.n	8005fac <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x346>
 8005f70:	4622      	mov	r2, r4
 8005f72:	4635      	mov	r5, r6
 8005f74:	ea4f 0499 	mov.w	r4, r9, lsr #2
 8005f78:	ea44 7483 	orr.w	r4, r4, r3, lsl #30
 8005f7c:	1b14      	subs	r4, r2, r4
 8005f7e:	eb65 0693 	sbc.w	r6, r5, r3, lsr #2
 8005f82:	2e00      	cmp	r6, #0
 8005f84:	d403      	bmi.n	8005f8e <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x328>
 8005f86:	ea41 0198 	orr.w	r1, r1, r8, lsr #2
 8005f8a:	d102      	bne.n	8005f92 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x32c>
 8005f8c:	e00e      	b.n	8005fac <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x346>
 8005f8e:	4614      	mov	r4, r2
 8005f90:	462e      	mov	r6, r5
 8005f92:	ea4f 02d9 	mov.w	r2, r9, lsr #3
 8005f96:	ea42 7243 	orr.w	r2, r2, r3, lsl #29
 8005f9a:	1aa2      	subs	r2, r4, r2
 8005f9c:	eb66 05d3 	sbc.w	r5, r6, r3, lsr #3
 8005fa0:	2d00      	cmp	r5, #0
 8005fa2:	d4c2      	bmi.n	8005f2a <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x2c4>
 8005fa4:	ea41 01d8 	orr.w	r1, r1, r8, lsr #3
 8005fa8:	4614      	mov	r4, r2
 8005faa:	d1c0      	bne.n	8005f2e <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x2c8>
 8005fac:	fbb4 f2fe 	udiv	r2, r4, lr
 8005fb0:	2500      	movs	r5, #0
 8005fb2:	fb02 461e 	mls	r6, r2, lr, r4
 8005fb6:	4311      	orrs	r1, r2
 8005fb8:	e9c0 1c00 	strd	r1, ip, [r0]
 8005fbc:	e9c0 6502 	strd	r6, r5, [r0, #8]
 8005fc0:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
 8005fc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08005fc8 <sniprintf>:
 8005fc8:	b40c      	push	{r2, r3}
 8005fca:	b530      	push	{r4, r5, lr}
 8005fcc:	4b18      	ldr	r3, [pc, #96]	@ (8006030 <sniprintf+0x68>)
 8005fce:	1e0c      	subs	r4, r1, #0
 8005fd0:	681d      	ldr	r5, [r3, #0]
 8005fd2:	b09d      	sub	sp, #116	@ 0x74
 8005fd4:	da08      	bge.n	8005fe8 <sniprintf+0x20>
 8005fd6:	238b      	movs	r3, #139	@ 0x8b
 8005fd8:	602b      	str	r3, [r5, #0]
 8005fda:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005fde:	b01d      	add	sp, #116	@ 0x74
 8005fe0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005fe4:	b002      	add	sp, #8
 8005fe6:	4770      	bx	lr
 8005fe8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005fec:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005ff0:	f04f 0300 	mov.w	r3, #0
 8005ff4:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005ff6:	bf14      	ite	ne
 8005ff8:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8005ffc:	4623      	moveq	r3, r4
 8005ffe:	9304      	str	r3, [sp, #16]
 8006000:	9307      	str	r3, [sp, #28]
 8006002:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006006:	9002      	str	r0, [sp, #8]
 8006008:	9006      	str	r0, [sp, #24]
 800600a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800600e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006010:	ab21      	add	r3, sp, #132	@ 0x84
 8006012:	a902      	add	r1, sp, #8
 8006014:	4628      	mov	r0, r5
 8006016:	9301      	str	r3, [sp, #4]
 8006018:	f000 f93c 	bl	8006294 <_svfiprintf_r>
 800601c:	1c43      	adds	r3, r0, #1
 800601e:	bfbc      	itt	lt
 8006020:	238b      	movlt	r3, #139	@ 0x8b
 8006022:	602b      	strlt	r3, [r5, #0]
 8006024:	2c00      	cmp	r4, #0
 8006026:	d0da      	beq.n	8005fde <sniprintf+0x16>
 8006028:	9b02      	ldr	r3, [sp, #8]
 800602a:	2200      	movs	r2, #0
 800602c:	701a      	strb	r2, [r3, #0]
 800602e:	e7d6      	b.n	8005fde <sniprintf+0x16>
 8006030:	20000010 	.word	0x20000010

08006034 <__errno>:
 8006034:	4b01      	ldr	r3, [pc, #4]	@ (800603c <__errno+0x8>)
 8006036:	6818      	ldr	r0, [r3, #0]
 8006038:	4770      	bx	lr
 800603a:	bf00      	nop
 800603c:	20000010 	.word	0x20000010

08006040 <__libc_init_array>:
 8006040:	b570      	push	{r4, r5, r6, lr}
 8006042:	4d0d      	ldr	r5, [pc, #52]	@ (8006078 <__libc_init_array+0x38>)
 8006044:	4c0d      	ldr	r4, [pc, #52]	@ (800607c <__libc_init_array+0x3c>)
 8006046:	1b64      	subs	r4, r4, r5
 8006048:	10a4      	asrs	r4, r4, #2
 800604a:	2600      	movs	r6, #0
 800604c:	42a6      	cmp	r6, r4
 800604e:	d109      	bne.n	8006064 <__libc_init_array+0x24>
 8006050:	4d0b      	ldr	r5, [pc, #44]	@ (8006080 <__libc_init_array+0x40>)
 8006052:	4c0c      	ldr	r4, [pc, #48]	@ (8006084 <__libc_init_array+0x44>)
 8006054:	f000 fcb4 	bl	80069c0 <_init>
 8006058:	1b64      	subs	r4, r4, r5
 800605a:	10a4      	asrs	r4, r4, #2
 800605c:	2600      	movs	r6, #0
 800605e:	42a6      	cmp	r6, r4
 8006060:	d105      	bne.n	800606e <__libc_init_array+0x2e>
 8006062:	bd70      	pop	{r4, r5, r6, pc}
 8006064:	f855 3b04 	ldr.w	r3, [r5], #4
 8006068:	4798      	blx	r3
 800606a:	3601      	adds	r6, #1
 800606c:	e7ee      	b.n	800604c <__libc_init_array+0xc>
 800606e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006072:	4798      	blx	r3
 8006074:	3601      	adds	r6, #1
 8006076:	e7f2      	b.n	800605e <__libc_init_array+0x1e>
 8006078:	08006a7c 	.word	0x08006a7c
 800607c:	08006a7c 	.word	0x08006a7c
 8006080:	08006a7c 	.word	0x08006a7c
 8006084:	08006a80 	.word	0x08006a80

08006088 <__retarget_lock_acquire_recursive>:
 8006088:	4770      	bx	lr

0800608a <__retarget_lock_release_recursive>:
 800608a:	4770      	bx	lr

0800608c <_reclaim_reent>:
 800608c:	4b2d      	ldr	r3, [pc, #180]	@ (8006144 <_reclaim_reent+0xb8>)
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	4283      	cmp	r3, r0
 8006092:	b570      	push	{r4, r5, r6, lr}
 8006094:	4604      	mov	r4, r0
 8006096:	d053      	beq.n	8006140 <_reclaim_reent+0xb4>
 8006098:	69c3      	ldr	r3, [r0, #28]
 800609a:	b31b      	cbz	r3, 80060e4 <_reclaim_reent+0x58>
 800609c:	68db      	ldr	r3, [r3, #12]
 800609e:	b163      	cbz	r3, 80060ba <_reclaim_reent+0x2e>
 80060a0:	2500      	movs	r5, #0
 80060a2:	69e3      	ldr	r3, [r4, #28]
 80060a4:	68db      	ldr	r3, [r3, #12]
 80060a6:	5959      	ldr	r1, [r3, r5]
 80060a8:	b9b1      	cbnz	r1, 80060d8 <_reclaim_reent+0x4c>
 80060aa:	3504      	adds	r5, #4
 80060ac:	2d80      	cmp	r5, #128	@ 0x80
 80060ae:	d1f8      	bne.n	80060a2 <_reclaim_reent+0x16>
 80060b0:	69e3      	ldr	r3, [r4, #28]
 80060b2:	4620      	mov	r0, r4
 80060b4:	68d9      	ldr	r1, [r3, #12]
 80060b6:	f000 f847 	bl	8006148 <_free_r>
 80060ba:	69e3      	ldr	r3, [r4, #28]
 80060bc:	6819      	ldr	r1, [r3, #0]
 80060be:	b111      	cbz	r1, 80060c6 <_reclaim_reent+0x3a>
 80060c0:	4620      	mov	r0, r4
 80060c2:	f000 f841 	bl	8006148 <_free_r>
 80060c6:	69e3      	ldr	r3, [r4, #28]
 80060c8:	689d      	ldr	r5, [r3, #8]
 80060ca:	b15d      	cbz	r5, 80060e4 <_reclaim_reent+0x58>
 80060cc:	4629      	mov	r1, r5
 80060ce:	4620      	mov	r0, r4
 80060d0:	682d      	ldr	r5, [r5, #0]
 80060d2:	f000 f839 	bl	8006148 <_free_r>
 80060d6:	e7f8      	b.n	80060ca <_reclaim_reent+0x3e>
 80060d8:	680e      	ldr	r6, [r1, #0]
 80060da:	4620      	mov	r0, r4
 80060dc:	f000 f834 	bl	8006148 <_free_r>
 80060e0:	4631      	mov	r1, r6
 80060e2:	e7e1      	b.n	80060a8 <_reclaim_reent+0x1c>
 80060e4:	6961      	ldr	r1, [r4, #20]
 80060e6:	b111      	cbz	r1, 80060ee <_reclaim_reent+0x62>
 80060e8:	4620      	mov	r0, r4
 80060ea:	f000 f82d 	bl	8006148 <_free_r>
 80060ee:	69e1      	ldr	r1, [r4, #28]
 80060f0:	b111      	cbz	r1, 80060f8 <_reclaim_reent+0x6c>
 80060f2:	4620      	mov	r0, r4
 80060f4:	f000 f828 	bl	8006148 <_free_r>
 80060f8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80060fa:	b111      	cbz	r1, 8006102 <_reclaim_reent+0x76>
 80060fc:	4620      	mov	r0, r4
 80060fe:	f000 f823 	bl	8006148 <_free_r>
 8006102:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006104:	b111      	cbz	r1, 800610c <_reclaim_reent+0x80>
 8006106:	4620      	mov	r0, r4
 8006108:	f000 f81e 	bl	8006148 <_free_r>
 800610c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800610e:	b111      	cbz	r1, 8006116 <_reclaim_reent+0x8a>
 8006110:	4620      	mov	r0, r4
 8006112:	f000 f819 	bl	8006148 <_free_r>
 8006116:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8006118:	b111      	cbz	r1, 8006120 <_reclaim_reent+0x94>
 800611a:	4620      	mov	r0, r4
 800611c:	f000 f814 	bl	8006148 <_free_r>
 8006120:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8006122:	b111      	cbz	r1, 800612a <_reclaim_reent+0x9e>
 8006124:	4620      	mov	r0, r4
 8006126:	f000 f80f 	bl	8006148 <_free_r>
 800612a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800612c:	b111      	cbz	r1, 8006134 <_reclaim_reent+0xa8>
 800612e:	4620      	mov	r0, r4
 8006130:	f000 f80a 	bl	8006148 <_free_r>
 8006134:	6a23      	ldr	r3, [r4, #32]
 8006136:	b11b      	cbz	r3, 8006140 <_reclaim_reent+0xb4>
 8006138:	4620      	mov	r0, r4
 800613a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800613e:	4718      	bx	r3
 8006140:	bd70      	pop	{r4, r5, r6, pc}
 8006142:	bf00      	nop
 8006144:	20000010 	.word	0x20000010

08006148 <_free_r>:
 8006148:	b538      	push	{r3, r4, r5, lr}
 800614a:	4605      	mov	r5, r0
 800614c:	2900      	cmp	r1, #0
 800614e:	d041      	beq.n	80061d4 <_free_r+0x8c>
 8006150:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006154:	1f0c      	subs	r4, r1, #4
 8006156:	2b00      	cmp	r3, #0
 8006158:	bfb8      	it	lt
 800615a:	18e4      	addlt	r4, r4, r3
 800615c:	f000 fbc4 	bl	80068e8 <__malloc_lock>
 8006160:	4a1d      	ldr	r2, [pc, #116]	@ (80061d8 <_free_r+0x90>)
 8006162:	6813      	ldr	r3, [r2, #0]
 8006164:	b933      	cbnz	r3, 8006174 <_free_r+0x2c>
 8006166:	6063      	str	r3, [r4, #4]
 8006168:	6014      	str	r4, [r2, #0]
 800616a:	4628      	mov	r0, r5
 800616c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006170:	f000 bbc0 	b.w	80068f4 <__malloc_unlock>
 8006174:	42a3      	cmp	r3, r4
 8006176:	d908      	bls.n	800618a <_free_r+0x42>
 8006178:	6820      	ldr	r0, [r4, #0]
 800617a:	1821      	adds	r1, r4, r0
 800617c:	428b      	cmp	r3, r1
 800617e:	bf01      	itttt	eq
 8006180:	6819      	ldreq	r1, [r3, #0]
 8006182:	685b      	ldreq	r3, [r3, #4]
 8006184:	1809      	addeq	r1, r1, r0
 8006186:	6021      	streq	r1, [r4, #0]
 8006188:	e7ed      	b.n	8006166 <_free_r+0x1e>
 800618a:	461a      	mov	r2, r3
 800618c:	685b      	ldr	r3, [r3, #4]
 800618e:	b10b      	cbz	r3, 8006194 <_free_r+0x4c>
 8006190:	42a3      	cmp	r3, r4
 8006192:	d9fa      	bls.n	800618a <_free_r+0x42>
 8006194:	6811      	ldr	r1, [r2, #0]
 8006196:	1850      	adds	r0, r2, r1
 8006198:	42a0      	cmp	r0, r4
 800619a:	d10b      	bne.n	80061b4 <_free_r+0x6c>
 800619c:	6820      	ldr	r0, [r4, #0]
 800619e:	4401      	add	r1, r0
 80061a0:	1850      	adds	r0, r2, r1
 80061a2:	4283      	cmp	r3, r0
 80061a4:	6011      	str	r1, [r2, #0]
 80061a6:	d1e0      	bne.n	800616a <_free_r+0x22>
 80061a8:	6818      	ldr	r0, [r3, #0]
 80061aa:	685b      	ldr	r3, [r3, #4]
 80061ac:	6053      	str	r3, [r2, #4]
 80061ae:	4408      	add	r0, r1
 80061b0:	6010      	str	r0, [r2, #0]
 80061b2:	e7da      	b.n	800616a <_free_r+0x22>
 80061b4:	d902      	bls.n	80061bc <_free_r+0x74>
 80061b6:	230c      	movs	r3, #12
 80061b8:	602b      	str	r3, [r5, #0]
 80061ba:	e7d6      	b.n	800616a <_free_r+0x22>
 80061bc:	6820      	ldr	r0, [r4, #0]
 80061be:	1821      	adds	r1, r4, r0
 80061c0:	428b      	cmp	r3, r1
 80061c2:	bf04      	itt	eq
 80061c4:	6819      	ldreq	r1, [r3, #0]
 80061c6:	685b      	ldreq	r3, [r3, #4]
 80061c8:	6063      	str	r3, [r4, #4]
 80061ca:	bf04      	itt	eq
 80061cc:	1809      	addeq	r1, r1, r0
 80061ce:	6021      	streq	r1, [r4, #0]
 80061d0:	6054      	str	r4, [r2, #4]
 80061d2:	e7ca      	b.n	800616a <_free_r+0x22>
 80061d4:	bd38      	pop	{r3, r4, r5, pc}
 80061d6:	bf00      	nop
 80061d8:	20004d6c 	.word	0x20004d6c

080061dc <__ssputs_r>:
 80061dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061e0:	688e      	ldr	r6, [r1, #8]
 80061e2:	461f      	mov	r7, r3
 80061e4:	42be      	cmp	r6, r7
 80061e6:	680b      	ldr	r3, [r1, #0]
 80061e8:	4682      	mov	sl, r0
 80061ea:	460c      	mov	r4, r1
 80061ec:	4690      	mov	r8, r2
 80061ee:	d82d      	bhi.n	800624c <__ssputs_r+0x70>
 80061f0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80061f4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80061f8:	d026      	beq.n	8006248 <__ssputs_r+0x6c>
 80061fa:	6965      	ldr	r5, [r4, #20]
 80061fc:	6909      	ldr	r1, [r1, #16]
 80061fe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006202:	eba3 0901 	sub.w	r9, r3, r1
 8006206:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800620a:	1c7b      	adds	r3, r7, #1
 800620c:	444b      	add	r3, r9
 800620e:	106d      	asrs	r5, r5, #1
 8006210:	429d      	cmp	r5, r3
 8006212:	bf38      	it	cc
 8006214:	461d      	movcc	r5, r3
 8006216:	0553      	lsls	r3, r2, #21
 8006218:	d527      	bpl.n	800626a <__ssputs_r+0x8e>
 800621a:	4629      	mov	r1, r5
 800621c:	f000 f958 	bl	80064d0 <_malloc_r>
 8006220:	4606      	mov	r6, r0
 8006222:	b360      	cbz	r0, 800627e <__ssputs_r+0xa2>
 8006224:	6921      	ldr	r1, [r4, #16]
 8006226:	464a      	mov	r2, r9
 8006228:	f7ff fb81 	bl	800592e <memcpy>
 800622c:	89a3      	ldrh	r3, [r4, #12]
 800622e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006232:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006236:	81a3      	strh	r3, [r4, #12]
 8006238:	6126      	str	r6, [r4, #16]
 800623a:	6165      	str	r5, [r4, #20]
 800623c:	444e      	add	r6, r9
 800623e:	eba5 0509 	sub.w	r5, r5, r9
 8006242:	6026      	str	r6, [r4, #0]
 8006244:	60a5      	str	r5, [r4, #8]
 8006246:	463e      	mov	r6, r7
 8006248:	42be      	cmp	r6, r7
 800624a:	d900      	bls.n	800624e <__ssputs_r+0x72>
 800624c:	463e      	mov	r6, r7
 800624e:	6820      	ldr	r0, [r4, #0]
 8006250:	4632      	mov	r2, r6
 8006252:	4641      	mov	r1, r8
 8006254:	f000 fb82 	bl	800695c <memmove>
 8006258:	68a3      	ldr	r3, [r4, #8]
 800625a:	1b9b      	subs	r3, r3, r6
 800625c:	60a3      	str	r3, [r4, #8]
 800625e:	6823      	ldr	r3, [r4, #0]
 8006260:	4433      	add	r3, r6
 8006262:	6023      	str	r3, [r4, #0]
 8006264:	2000      	movs	r0, #0
 8006266:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800626a:	462a      	mov	r2, r5
 800626c:	f000 fb48 	bl	8006900 <_realloc_r>
 8006270:	4606      	mov	r6, r0
 8006272:	2800      	cmp	r0, #0
 8006274:	d1e0      	bne.n	8006238 <__ssputs_r+0x5c>
 8006276:	6921      	ldr	r1, [r4, #16]
 8006278:	4650      	mov	r0, sl
 800627a:	f7ff ff65 	bl	8006148 <_free_r>
 800627e:	230c      	movs	r3, #12
 8006280:	f8ca 3000 	str.w	r3, [sl]
 8006284:	89a3      	ldrh	r3, [r4, #12]
 8006286:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800628a:	81a3      	strh	r3, [r4, #12]
 800628c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006290:	e7e9      	b.n	8006266 <__ssputs_r+0x8a>
	...

08006294 <_svfiprintf_r>:
 8006294:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006298:	4698      	mov	r8, r3
 800629a:	898b      	ldrh	r3, [r1, #12]
 800629c:	061b      	lsls	r3, r3, #24
 800629e:	b09d      	sub	sp, #116	@ 0x74
 80062a0:	4607      	mov	r7, r0
 80062a2:	460d      	mov	r5, r1
 80062a4:	4614      	mov	r4, r2
 80062a6:	d510      	bpl.n	80062ca <_svfiprintf_r+0x36>
 80062a8:	690b      	ldr	r3, [r1, #16]
 80062aa:	b973      	cbnz	r3, 80062ca <_svfiprintf_r+0x36>
 80062ac:	2140      	movs	r1, #64	@ 0x40
 80062ae:	f000 f90f 	bl	80064d0 <_malloc_r>
 80062b2:	6028      	str	r0, [r5, #0]
 80062b4:	6128      	str	r0, [r5, #16]
 80062b6:	b930      	cbnz	r0, 80062c6 <_svfiprintf_r+0x32>
 80062b8:	230c      	movs	r3, #12
 80062ba:	603b      	str	r3, [r7, #0]
 80062bc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80062c0:	b01d      	add	sp, #116	@ 0x74
 80062c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062c6:	2340      	movs	r3, #64	@ 0x40
 80062c8:	616b      	str	r3, [r5, #20]
 80062ca:	2300      	movs	r3, #0
 80062cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80062ce:	2320      	movs	r3, #32
 80062d0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80062d4:	f8cd 800c 	str.w	r8, [sp, #12]
 80062d8:	2330      	movs	r3, #48	@ 0x30
 80062da:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006478 <_svfiprintf_r+0x1e4>
 80062de:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80062e2:	f04f 0901 	mov.w	r9, #1
 80062e6:	4623      	mov	r3, r4
 80062e8:	469a      	mov	sl, r3
 80062ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80062ee:	b10a      	cbz	r2, 80062f4 <_svfiprintf_r+0x60>
 80062f0:	2a25      	cmp	r2, #37	@ 0x25
 80062f2:	d1f9      	bne.n	80062e8 <_svfiprintf_r+0x54>
 80062f4:	ebba 0b04 	subs.w	fp, sl, r4
 80062f8:	d00b      	beq.n	8006312 <_svfiprintf_r+0x7e>
 80062fa:	465b      	mov	r3, fp
 80062fc:	4622      	mov	r2, r4
 80062fe:	4629      	mov	r1, r5
 8006300:	4638      	mov	r0, r7
 8006302:	f7ff ff6b 	bl	80061dc <__ssputs_r>
 8006306:	3001      	adds	r0, #1
 8006308:	f000 80a7 	beq.w	800645a <_svfiprintf_r+0x1c6>
 800630c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800630e:	445a      	add	r2, fp
 8006310:	9209      	str	r2, [sp, #36]	@ 0x24
 8006312:	f89a 3000 	ldrb.w	r3, [sl]
 8006316:	2b00      	cmp	r3, #0
 8006318:	f000 809f 	beq.w	800645a <_svfiprintf_r+0x1c6>
 800631c:	2300      	movs	r3, #0
 800631e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006322:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006326:	f10a 0a01 	add.w	sl, sl, #1
 800632a:	9304      	str	r3, [sp, #16]
 800632c:	9307      	str	r3, [sp, #28]
 800632e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006332:	931a      	str	r3, [sp, #104]	@ 0x68
 8006334:	4654      	mov	r4, sl
 8006336:	2205      	movs	r2, #5
 8006338:	f814 1b01 	ldrb.w	r1, [r4], #1
 800633c:	484e      	ldr	r0, [pc, #312]	@ (8006478 <_svfiprintf_r+0x1e4>)
 800633e:	f7f9 ff4f 	bl	80001e0 <memchr>
 8006342:	9a04      	ldr	r2, [sp, #16]
 8006344:	b9d8      	cbnz	r0, 800637e <_svfiprintf_r+0xea>
 8006346:	06d0      	lsls	r0, r2, #27
 8006348:	bf44      	itt	mi
 800634a:	2320      	movmi	r3, #32
 800634c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006350:	0711      	lsls	r1, r2, #28
 8006352:	bf44      	itt	mi
 8006354:	232b      	movmi	r3, #43	@ 0x2b
 8006356:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800635a:	f89a 3000 	ldrb.w	r3, [sl]
 800635e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006360:	d015      	beq.n	800638e <_svfiprintf_r+0xfa>
 8006362:	9a07      	ldr	r2, [sp, #28]
 8006364:	4654      	mov	r4, sl
 8006366:	2000      	movs	r0, #0
 8006368:	f04f 0c0a 	mov.w	ip, #10
 800636c:	4621      	mov	r1, r4
 800636e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006372:	3b30      	subs	r3, #48	@ 0x30
 8006374:	2b09      	cmp	r3, #9
 8006376:	d94b      	bls.n	8006410 <_svfiprintf_r+0x17c>
 8006378:	b1b0      	cbz	r0, 80063a8 <_svfiprintf_r+0x114>
 800637a:	9207      	str	r2, [sp, #28]
 800637c:	e014      	b.n	80063a8 <_svfiprintf_r+0x114>
 800637e:	eba0 0308 	sub.w	r3, r0, r8
 8006382:	fa09 f303 	lsl.w	r3, r9, r3
 8006386:	4313      	orrs	r3, r2
 8006388:	9304      	str	r3, [sp, #16]
 800638a:	46a2      	mov	sl, r4
 800638c:	e7d2      	b.n	8006334 <_svfiprintf_r+0xa0>
 800638e:	9b03      	ldr	r3, [sp, #12]
 8006390:	1d19      	adds	r1, r3, #4
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	9103      	str	r1, [sp, #12]
 8006396:	2b00      	cmp	r3, #0
 8006398:	bfbb      	ittet	lt
 800639a:	425b      	neglt	r3, r3
 800639c:	f042 0202 	orrlt.w	r2, r2, #2
 80063a0:	9307      	strge	r3, [sp, #28]
 80063a2:	9307      	strlt	r3, [sp, #28]
 80063a4:	bfb8      	it	lt
 80063a6:	9204      	strlt	r2, [sp, #16]
 80063a8:	7823      	ldrb	r3, [r4, #0]
 80063aa:	2b2e      	cmp	r3, #46	@ 0x2e
 80063ac:	d10a      	bne.n	80063c4 <_svfiprintf_r+0x130>
 80063ae:	7863      	ldrb	r3, [r4, #1]
 80063b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80063b2:	d132      	bne.n	800641a <_svfiprintf_r+0x186>
 80063b4:	9b03      	ldr	r3, [sp, #12]
 80063b6:	1d1a      	adds	r2, r3, #4
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	9203      	str	r2, [sp, #12]
 80063bc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80063c0:	3402      	adds	r4, #2
 80063c2:	9305      	str	r3, [sp, #20]
 80063c4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006488 <_svfiprintf_r+0x1f4>
 80063c8:	7821      	ldrb	r1, [r4, #0]
 80063ca:	2203      	movs	r2, #3
 80063cc:	4650      	mov	r0, sl
 80063ce:	f7f9 ff07 	bl	80001e0 <memchr>
 80063d2:	b138      	cbz	r0, 80063e4 <_svfiprintf_r+0x150>
 80063d4:	9b04      	ldr	r3, [sp, #16]
 80063d6:	eba0 000a 	sub.w	r0, r0, sl
 80063da:	2240      	movs	r2, #64	@ 0x40
 80063dc:	4082      	lsls	r2, r0
 80063de:	4313      	orrs	r3, r2
 80063e0:	3401      	adds	r4, #1
 80063e2:	9304      	str	r3, [sp, #16]
 80063e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80063e8:	4824      	ldr	r0, [pc, #144]	@ (800647c <_svfiprintf_r+0x1e8>)
 80063ea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80063ee:	2206      	movs	r2, #6
 80063f0:	f7f9 fef6 	bl	80001e0 <memchr>
 80063f4:	2800      	cmp	r0, #0
 80063f6:	d036      	beq.n	8006466 <_svfiprintf_r+0x1d2>
 80063f8:	4b21      	ldr	r3, [pc, #132]	@ (8006480 <_svfiprintf_r+0x1ec>)
 80063fa:	bb1b      	cbnz	r3, 8006444 <_svfiprintf_r+0x1b0>
 80063fc:	9b03      	ldr	r3, [sp, #12]
 80063fe:	3307      	adds	r3, #7
 8006400:	f023 0307 	bic.w	r3, r3, #7
 8006404:	3308      	adds	r3, #8
 8006406:	9303      	str	r3, [sp, #12]
 8006408:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800640a:	4433      	add	r3, r6
 800640c:	9309      	str	r3, [sp, #36]	@ 0x24
 800640e:	e76a      	b.n	80062e6 <_svfiprintf_r+0x52>
 8006410:	fb0c 3202 	mla	r2, ip, r2, r3
 8006414:	460c      	mov	r4, r1
 8006416:	2001      	movs	r0, #1
 8006418:	e7a8      	b.n	800636c <_svfiprintf_r+0xd8>
 800641a:	2300      	movs	r3, #0
 800641c:	3401      	adds	r4, #1
 800641e:	9305      	str	r3, [sp, #20]
 8006420:	4619      	mov	r1, r3
 8006422:	f04f 0c0a 	mov.w	ip, #10
 8006426:	4620      	mov	r0, r4
 8006428:	f810 2b01 	ldrb.w	r2, [r0], #1
 800642c:	3a30      	subs	r2, #48	@ 0x30
 800642e:	2a09      	cmp	r2, #9
 8006430:	d903      	bls.n	800643a <_svfiprintf_r+0x1a6>
 8006432:	2b00      	cmp	r3, #0
 8006434:	d0c6      	beq.n	80063c4 <_svfiprintf_r+0x130>
 8006436:	9105      	str	r1, [sp, #20]
 8006438:	e7c4      	b.n	80063c4 <_svfiprintf_r+0x130>
 800643a:	fb0c 2101 	mla	r1, ip, r1, r2
 800643e:	4604      	mov	r4, r0
 8006440:	2301      	movs	r3, #1
 8006442:	e7f0      	b.n	8006426 <_svfiprintf_r+0x192>
 8006444:	ab03      	add	r3, sp, #12
 8006446:	9300      	str	r3, [sp, #0]
 8006448:	462a      	mov	r2, r5
 800644a:	4b0e      	ldr	r3, [pc, #56]	@ (8006484 <_svfiprintf_r+0x1f0>)
 800644c:	a904      	add	r1, sp, #16
 800644e:	4638      	mov	r0, r7
 8006450:	f3af 8000 	nop.w
 8006454:	1c42      	adds	r2, r0, #1
 8006456:	4606      	mov	r6, r0
 8006458:	d1d6      	bne.n	8006408 <_svfiprintf_r+0x174>
 800645a:	89ab      	ldrh	r3, [r5, #12]
 800645c:	065b      	lsls	r3, r3, #25
 800645e:	f53f af2d 	bmi.w	80062bc <_svfiprintf_r+0x28>
 8006462:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006464:	e72c      	b.n	80062c0 <_svfiprintf_r+0x2c>
 8006466:	ab03      	add	r3, sp, #12
 8006468:	9300      	str	r3, [sp, #0]
 800646a:	462a      	mov	r2, r5
 800646c:	4b05      	ldr	r3, [pc, #20]	@ (8006484 <_svfiprintf_r+0x1f0>)
 800646e:	a904      	add	r1, sp, #16
 8006470:	4638      	mov	r0, r7
 8006472:	f000 f91b 	bl	80066ac <_printf_i>
 8006476:	e7ed      	b.n	8006454 <_svfiprintf_r+0x1c0>
 8006478:	08006a40 	.word	0x08006a40
 800647c:	08006a4a 	.word	0x08006a4a
 8006480:	00000000 	.word	0x00000000
 8006484:	080061dd 	.word	0x080061dd
 8006488:	08006a46 	.word	0x08006a46

0800648c <sbrk_aligned>:
 800648c:	b570      	push	{r4, r5, r6, lr}
 800648e:	4e0f      	ldr	r6, [pc, #60]	@ (80064cc <sbrk_aligned+0x40>)
 8006490:	460c      	mov	r4, r1
 8006492:	6831      	ldr	r1, [r6, #0]
 8006494:	4605      	mov	r5, r0
 8006496:	b911      	cbnz	r1, 800649e <sbrk_aligned+0x12>
 8006498:	f000 fa7a 	bl	8006990 <_sbrk_r>
 800649c:	6030      	str	r0, [r6, #0]
 800649e:	4621      	mov	r1, r4
 80064a0:	4628      	mov	r0, r5
 80064a2:	f000 fa75 	bl	8006990 <_sbrk_r>
 80064a6:	1c43      	adds	r3, r0, #1
 80064a8:	d103      	bne.n	80064b2 <sbrk_aligned+0x26>
 80064aa:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80064ae:	4620      	mov	r0, r4
 80064b0:	bd70      	pop	{r4, r5, r6, pc}
 80064b2:	1cc4      	adds	r4, r0, #3
 80064b4:	f024 0403 	bic.w	r4, r4, #3
 80064b8:	42a0      	cmp	r0, r4
 80064ba:	d0f8      	beq.n	80064ae <sbrk_aligned+0x22>
 80064bc:	1a21      	subs	r1, r4, r0
 80064be:	4628      	mov	r0, r5
 80064c0:	f000 fa66 	bl	8006990 <_sbrk_r>
 80064c4:	3001      	adds	r0, #1
 80064c6:	d1f2      	bne.n	80064ae <sbrk_aligned+0x22>
 80064c8:	e7ef      	b.n	80064aa <sbrk_aligned+0x1e>
 80064ca:	bf00      	nop
 80064cc:	20004d68 	.word	0x20004d68

080064d0 <_malloc_r>:
 80064d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80064d4:	1ccd      	adds	r5, r1, #3
 80064d6:	f025 0503 	bic.w	r5, r5, #3
 80064da:	3508      	adds	r5, #8
 80064dc:	2d0c      	cmp	r5, #12
 80064de:	bf38      	it	cc
 80064e0:	250c      	movcc	r5, #12
 80064e2:	2d00      	cmp	r5, #0
 80064e4:	4606      	mov	r6, r0
 80064e6:	db01      	blt.n	80064ec <_malloc_r+0x1c>
 80064e8:	42a9      	cmp	r1, r5
 80064ea:	d904      	bls.n	80064f6 <_malloc_r+0x26>
 80064ec:	230c      	movs	r3, #12
 80064ee:	6033      	str	r3, [r6, #0]
 80064f0:	2000      	movs	r0, #0
 80064f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80064f6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80065cc <_malloc_r+0xfc>
 80064fa:	f000 f9f5 	bl	80068e8 <__malloc_lock>
 80064fe:	f8d8 3000 	ldr.w	r3, [r8]
 8006502:	461c      	mov	r4, r3
 8006504:	bb44      	cbnz	r4, 8006558 <_malloc_r+0x88>
 8006506:	4629      	mov	r1, r5
 8006508:	4630      	mov	r0, r6
 800650a:	f7ff ffbf 	bl	800648c <sbrk_aligned>
 800650e:	1c43      	adds	r3, r0, #1
 8006510:	4604      	mov	r4, r0
 8006512:	d158      	bne.n	80065c6 <_malloc_r+0xf6>
 8006514:	f8d8 4000 	ldr.w	r4, [r8]
 8006518:	4627      	mov	r7, r4
 800651a:	2f00      	cmp	r7, #0
 800651c:	d143      	bne.n	80065a6 <_malloc_r+0xd6>
 800651e:	2c00      	cmp	r4, #0
 8006520:	d04b      	beq.n	80065ba <_malloc_r+0xea>
 8006522:	6823      	ldr	r3, [r4, #0]
 8006524:	4639      	mov	r1, r7
 8006526:	4630      	mov	r0, r6
 8006528:	eb04 0903 	add.w	r9, r4, r3
 800652c:	f000 fa30 	bl	8006990 <_sbrk_r>
 8006530:	4581      	cmp	r9, r0
 8006532:	d142      	bne.n	80065ba <_malloc_r+0xea>
 8006534:	6821      	ldr	r1, [r4, #0]
 8006536:	1a6d      	subs	r5, r5, r1
 8006538:	4629      	mov	r1, r5
 800653a:	4630      	mov	r0, r6
 800653c:	f7ff ffa6 	bl	800648c <sbrk_aligned>
 8006540:	3001      	adds	r0, #1
 8006542:	d03a      	beq.n	80065ba <_malloc_r+0xea>
 8006544:	6823      	ldr	r3, [r4, #0]
 8006546:	442b      	add	r3, r5
 8006548:	6023      	str	r3, [r4, #0]
 800654a:	f8d8 3000 	ldr.w	r3, [r8]
 800654e:	685a      	ldr	r2, [r3, #4]
 8006550:	bb62      	cbnz	r2, 80065ac <_malloc_r+0xdc>
 8006552:	f8c8 7000 	str.w	r7, [r8]
 8006556:	e00f      	b.n	8006578 <_malloc_r+0xa8>
 8006558:	6822      	ldr	r2, [r4, #0]
 800655a:	1b52      	subs	r2, r2, r5
 800655c:	d420      	bmi.n	80065a0 <_malloc_r+0xd0>
 800655e:	2a0b      	cmp	r2, #11
 8006560:	d917      	bls.n	8006592 <_malloc_r+0xc2>
 8006562:	1961      	adds	r1, r4, r5
 8006564:	42a3      	cmp	r3, r4
 8006566:	6025      	str	r5, [r4, #0]
 8006568:	bf18      	it	ne
 800656a:	6059      	strne	r1, [r3, #4]
 800656c:	6863      	ldr	r3, [r4, #4]
 800656e:	bf08      	it	eq
 8006570:	f8c8 1000 	streq.w	r1, [r8]
 8006574:	5162      	str	r2, [r4, r5]
 8006576:	604b      	str	r3, [r1, #4]
 8006578:	4630      	mov	r0, r6
 800657a:	f000 f9bb 	bl	80068f4 <__malloc_unlock>
 800657e:	f104 000b 	add.w	r0, r4, #11
 8006582:	1d23      	adds	r3, r4, #4
 8006584:	f020 0007 	bic.w	r0, r0, #7
 8006588:	1ac2      	subs	r2, r0, r3
 800658a:	bf1c      	itt	ne
 800658c:	1a1b      	subne	r3, r3, r0
 800658e:	50a3      	strne	r3, [r4, r2]
 8006590:	e7af      	b.n	80064f2 <_malloc_r+0x22>
 8006592:	6862      	ldr	r2, [r4, #4]
 8006594:	42a3      	cmp	r3, r4
 8006596:	bf0c      	ite	eq
 8006598:	f8c8 2000 	streq.w	r2, [r8]
 800659c:	605a      	strne	r2, [r3, #4]
 800659e:	e7eb      	b.n	8006578 <_malloc_r+0xa8>
 80065a0:	4623      	mov	r3, r4
 80065a2:	6864      	ldr	r4, [r4, #4]
 80065a4:	e7ae      	b.n	8006504 <_malloc_r+0x34>
 80065a6:	463c      	mov	r4, r7
 80065a8:	687f      	ldr	r7, [r7, #4]
 80065aa:	e7b6      	b.n	800651a <_malloc_r+0x4a>
 80065ac:	461a      	mov	r2, r3
 80065ae:	685b      	ldr	r3, [r3, #4]
 80065b0:	42a3      	cmp	r3, r4
 80065b2:	d1fb      	bne.n	80065ac <_malloc_r+0xdc>
 80065b4:	2300      	movs	r3, #0
 80065b6:	6053      	str	r3, [r2, #4]
 80065b8:	e7de      	b.n	8006578 <_malloc_r+0xa8>
 80065ba:	230c      	movs	r3, #12
 80065bc:	6033      	str	r3, [r6, #0]
 80065be:	4630      	mov	r0, r6
 80065c0:	f000 f998 	bl	80068f4 <__malloc_unlock>
 80065c4:	e794      	b.n	80064f0 <_malloc_r+0x20>
 80065c6:	6005      	str	r5, [r0, #0]
 80065c8:	e7d6      	b.n	8006578 <_malloc_r+0xa8>
 80065ca:	bf00      	nop
 80065cc:	20004d6c 	.word	0x20004d6c

080065d0 <_printf_common>:
 80065d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065d4:	4616      	mov	r6, r2
 80065d6:	4698      	mov	r8, r3
 80065d8:	688a      	ldr	r2, [r1, #8]
 80065da:	690b      	ldr	r3, [r1, #16]
 80065dc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80065e0:	4293      	cmp	r3, r2
 80065e2:	bfb8      	it	lt
 80065e4:	4613      	movlt	r3, r2
 80065e6:	6033      	str	r3, [r6, #0]
 80065e8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80065ec:	4607      	mov	r7, r0
 80065ee:	460c      	mov	r4, r1
 80065f0:	b10a      	cbz	r2, 80065f6 <_printf_common+0x26>
 80065f2:	3301      	adds	r3, #1
 80065f4:	6033      	str	r3, [r6, #0]
 80065f6:	6823      	ldr	r3, [r4, #0]
 80065f8:	0699      	lsls	r1, r3, #26
 80065fa:	bf42      	ittt	mi
 80065fc:	6833      	ldrmi	r3, [r6, #0]
 80065fe:	3302      	addmi	r3, #2
 8006600:	6033      	strmi	r3, [r6, #0]
 8006602:	6825      	ldr	r5, [r4, #0]
 8006604:	f015 0506 	ands.w	r5, r5, #6
 8006608:	d106      	bne.n	8006618 <_printf_common+0x48>
 800660a:	f104 0a19 	add.w	sl, r4, #25
 800660e:	68e3      	ldr	r3, [r4, #12]
 8006610:	6832      	ldr	r2, [r6, #0]
 8006612:	1a9b      	subs	r3, r3, r2
 8006614:	42ab      	cmp	r3, r5
 8006616:	dc26      	bgt.n	8006666 <_printf_common+0x96>
 8006618:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800661c:	6822      	ldr	r2, [r4, #0]
 800661e:	3b00      	subs	r3, #0
 8006620:	bf18      	it	ne
 8006622:	2301      	movne	r3, #1
 8006624:	0692      	lsls	r2, r2, #26
 8006626:	d42b      	bmi.n	8006680 <_printf_common+0xb0>
 8006628:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800662c:	4641      	mov	r1, r8
 800662e:	4638      	mov	r0, r7
 8006630:	47c8      	blx	r9
 8006632:	3001      	adds	r0, #1
 8006634:	d01e      	beq.n	8006674 <_printf_common+0xa4>
 8006636:	6823      	ldr	r3, [r4, #0]
 8006638:	6922      	ldr	r2, [r4, #16]
 800663a:	f003 0306 	and.w	r3, r3, #6
 800663e:	2b04      	cmp	r3, #4
 8006640:	bf02      	ittt	eq
 8006642:	68e5      	ldreq	r5, [r4, #12]
 8006644:	6833      	ldreq	r3, [r6, #0]
 8006646:	1aed      	subeq	r5, r5, r3
 8006648:	68a3      	ldr	r3, [r4, #8]
 800664a:	bf0c      	ite	eq
 800664c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006650:	2500      	movne	r5, #0
 8006652:	4293      	cmp	r3, r2
 8006654:	bfc4      	itt	gt
 8006656:	1a9b      	subgt	r3, r3, r2
 8006658:	18ed      	addgt	r5, r5, r3
 800665a:	2600      	movs	r6, #0
 800665c:	341a      	adds	r4, #26
 800665e:	42b5      	cmp	r5, r6
 8006660:	d11a      	bne.n	8006698 <_printf_common+0xc8>
 8006662:	2000      	movs	r0, #0
 8006664:	e008      	b.n	8006678 <_printf_common+0xa8>
 8006666:	2301      	movs	r3, #1
 8006668:	4652      	mov	r2, sl
 800666a:	4641      	mov	r1, r8
 800666c:	4638      	mov	r0, r7
 800666e:	47c8      	blx	r9
 8006670:	3001      	adds	r0, #1
 8006672:	d103      	bne.n	800667c <_printf_common+0xac>
 8006674:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006678:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800667c:	3501      	adds	r5, #1
 800667e:	e7c6      	b.n	800660e <_printf_common+0x3e>
 8006680:	18e1      	adds	r1, r4, r3
 8006682:	1c5a      	adds	r2, r3, #1
 8006684:	2030      	movs	r0, #48	@ 0x30
 8006686:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800668a:	4422      	add	r2, r4
 800668c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006690:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006694:	3302      	adds	r3, #2
 8006696:	e7c7      	b.n	8006628 <_printf_common+0x58>
 8006698:	2301      	movs	r3, #1
 800669a:	4622      	mov	r2, r4
 800669c:	4641      	mov	r1, r8
 800669e:	4638      	mov	r0, r7
 80066a0:	47c8      	blx	r9
 80066a2:	3001      	adds	r0, #1
 80066a4:	d0e6      	beq.n	8006674 <_printf_common+0xa4>
 80066a6:	3601      	adds	r6, #1
 80066a8:	e7d9      	b.n	800665e <_printf_common+0x8e>
	...

080066ac <_printf_i>:
 80066ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80066b0:	7e0f      	ldrb	r7, [r1, #24]
 80066b2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80066b4:	2f78      	cmp	r7, #120	@ 0x78
 80066b6:	4691      	mov	r9, r2
 80066b8:	4680      	mov	r8, r0
 80066ba:	460c      	mov	r4, r1
 80066bc:	469a      	mov	sl, r3
 80066be:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80066c2:	d807      	bhi.n	80066d4 <_printf_i+0x28>
 80066c4:	2f62      	cmp	r7, #98	@ 0x62
 80066c6:	d80a      	bhi.n	80066de <_printf_i+0x32>
 80066c8:	2f00      	cmp	r7, #0
 80066ca:	f000 80d1 	beq.w	8006870 <_printf_i+0x1c4>
 80066ce:	2f58      	cmp	r7, #88	@ 0x58
 80066d0:	f000 80b8 	beq.w	8006844 <_printf_i+0x198>
 80066d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80066d8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80066dc:	e03a      	b.n	8006754 <_printf_i+0xa8>
 80066de:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80066e2:	2b15      	cmp	r3, #21
 80066e4:	d8f6      	bhi.n	80066d4 <_printf_i+0x28>
 80066e6:	a101      	add	r1, pc, #4	@ (adr r1, 80066ec <_printf_i+0x40>)
 80066e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80066ec:	08006745 	.word	0x08006745
 80066f0:	08006759 	.word	0x08006759
 80066f4:	080066d5 	.word	0x080066d5
 80066f8:	080066d5 	.word	0x080066d5
 80066fc:	080066d5 	.word	0x080066d5
 8006700:	080066d5 	.word	0x080066d5
 8006704:	08006759 	.word	0x08006759
 8006708:	080066d5 	.word	0x080066d5
 800670c:	080066d5 	.word	0x080066d5
 8006710:	080066d5 	.word	0x080066d5
 8006714:	080066d5 	.word	0x080066d5
 8006718:	08006857 	.word	0x08006857
 800671c:	08006783 	.word	0x08006783
 8006720:	08006811 	.word	0x08006811
 8006724:	080066d5 	.word	0x080066d5
 8006728:	080066d5 	.word	0x080066d5
 800672c:	08006879 	.word	0x08006879
 8006730:	080066d5 	.word	0x080066d5
 8006734:	08006783 	.word	0x08006783
 8006738:	080066d5 	.word	0x080066d5
 800673c:	080066d5 	.word	0x080066d5
 8006740:	08006819 	.word	0x08006819
 8006744:	6833      	ldr	r3, [r6, #0]
 8006746:	1d1a      	adds	r2, r3, #4
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	6032      	str	r2, [r6, #0]
 800674c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006750:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006754:	2301      	movs	r3, #1
 8006756:	e09c      	b.n	8006892 <_printf_i+0x1e6>
 8006758:	6833      	ldr	r3, [r6, #0]
 800675a:	6820      	ldr	r0, [r4, #0]
 800675c:	1d19      	adds	r1, r3, #4
 800675e:	6031      	str	r1, [r6, #0]
 8006760:	0606      	lsls	r6, r0, #24
 8006762:	d501      	bpl.n	8006768 <_printf_i+0xbc>
 8006764:	681d      	ldr	r5, [r3, #0]
 8006766:	e003      	b.n	8006770 <_printf_i+0xc4>
 8006768:	0645      	lsls	r5, r0, #25
 800676a:	d5fb      	bpl.n	8006764 <_printf_i+0xb8>
 800676c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006770:	2d00      	cmp	r5, #0
 8006772:	da03      	bge.n	800677c <_printf_i+0xd0>
 8006774:	232d      	movs	r3, #45	@ 0x2d
 8006776:	426d      	negs	r5, r5
 8006778:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800677c:	4858      	ldr	r0, [pc, #352]	@ (80068e0 <_printf_i+0x234>)
 800677e:	230a      	movs	r3, #10
 8006780:	e011      	b.n	80067a6 <_printf_i+0xfa>
 8006782:	6821      	ldr	r1, [r4, #0]
 8006784:	6833      	ldr	r3, [r6, #0]
 8006786:	0608      	lsls	r0, r1, #24
 8006788:	f853 5b04 	ldr.w	r5, [r3], #4
 800678c:	d402      	bmi.n	8006794 <_printf_i+0xe8>
 800678e:	0649      	lsls	r1, r1, #25
 8006790:	bf48      	it	mi
 8006792:	b2ad      	uxthmi	r5, r5
 8006794:	2f6f      	cmp	r7, #111	@ 0x6f
 8006796:	4852      	ldr	r0, [pc, #328]	@ (80068e0 <_printf_i+0x234>)
 8006798:	6033      	str	r3, [r6, #0]
 800679a:	bf14      	ite	ne
 800679c:	230a      	movne	r3, #10
 800679e:	2308      	moveq	r3, #8
 80067a0:	2100      	movs	r1, #0
 80067a2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80067a6:	6866      	ldr	r6, [r4, #4]
 80067a8:	60a6      	str	r6, [r4, #8]
 80067aa:	2e00      	cmp	r6, #0
 80067ac:	db05      	blt.n	80067ba <_printf_i+0x10e>
 80067ae:	6821      	ldr	r1, [r4, #0]
 80067b0:	432e      	orrs	r6, r5
 80067b2:	f021 0104 	bic.w	r1, r1, #4
 80067b6:	6021      	str	r1, [r4, #0]
 80067b8:	d04b      	beq.n	8006852 <_printf_i+0x1a6>
 80067ba:	4616      	mov	r6, r2
 80067bc:	fbb5 f1f3 	udiv	r1, r5, r3
 80067c0:	fb03 5711 	mls	r7, r3, r1, r5
 80067c4:	5dc7      	ldrb	r7, [r0, r7]
 80067c6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80067ca:	462f      	mov	r7, r5
 80067cc:	42bb      	cmp	r3, r7
 80067ce:	460d      	mov	r5, r1
 80067d0:	d9f4      	bls.n	80067bc <_printf_i+0x110>
 80067d2:	2b08      	cmp	r3, #8
 80067d4:	d10b      	bne.n	80067ee <_printf_i+0x142>
 80067d6:	6823      	ldr	r3, [r4, #0]
 80067d8:	07df      	lsls	r7, r3, #31
 80067da:	d508      	bpl.n	80067ee <_printf_i+0x142>
 80067dc:	6923      	ldr	r3, [r4, #16]
 80067de:	6861      	ldr	r1, [r4, #4]
 80067e0:	4299      	cmp	r1, r3
 80067e2:	bfde      	ittt	le
 80067e4:	2330      	movle	r3, #48	@ 0x30
 80067e6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80067ea:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80067ee:	1b92      	subs	r2, r2, r6
 80067f0:	6122      	str	r2, [r4, #16]
 80067f2:	f8cd a000 	str.w	sl, [sp]
 80067f6:	464b      	mov	r3, r9
 80067f8:	aa03      	add	r2, sp, #12
 80067fa:	4621      	mov	r1, r4
 80067fc:	4640      	mov	r0, r8
 80067fe:	f7ff fee7 	bl	80065d0 <_printf_common>
 8006802:	3001      	adds	r0, #1
 8006804:	d14a      	bne.n	800689c <_printf_i+0x1f0>
 8006806:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800680a:	b004      	add	sp, #16
 800680c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006810:	6823      	ldr	r3, [r4, #0]
 8006812:	f043 0320 	orr.w	r3, r3, #32
 8006816:	6023      	str	r3, [r4, #0]
 8006818:	4832      	ldr	r0, [pc, #200]	@ (80068e4 <_printf_i+0x238>)
 800681a:	2778      	movs	r7, #120	@ 0x78
 800681c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006820:	6823      	ldr	r3, [r4, #0]
 8006822:	6831      	ldr	r1, [r6, #0]
 8006824:	061f      	lsls	r7, r3, #24
 8006826:	f851 5b04 	ldr.w	r5, [r1], #4
 800682a:	d402      	bmi.n	8006832 <_printf_i+0x186>
 800682c:	065f      	lsls	r7, r3, #25
 800682e:	bf48      	it	mi
 8006830:	b2ad      	uxthmi	r5, r5
 8006832:	6031      	str	r1, [r6, #0]
 8006834:	07d9      	lsls	r1, r3, #31
 8006836:	bf44      	itt	mi
 8006838:	f043 0320 	orrmi.w	r3, r3, #32
 800683c:	6023      	strmi	r3, [r4, #0]
 800683e:	b11d      	cbz	r5, 8006848 <_printf_i+0x19c>
 8006840:	2310      	movs	r3, #16
 8006842:	e7ad      	b.n	80067a0 <_printf_i+0xf4>
 8006844:	4826      	ldr	r0, [pc, #152]	@ (80068e0 <_printf_i+0x234>)
 8006846:	e7e9      	b.n	800681c <_printf_i+0x170>
 8006848:	6823      	ldr	r3, [r4, #0]
 800684a:	f023 0320 	bic.w	r3, r3, #32
 800684e:	6023      	str	r3, [r4, #0]
 8006850:	e7f6      	b.n	8006840 <_printf_i+0x194>
 8006852:	4616      	mov	r6, r2
 8006854:	e7bd      	b.n	80067d2 <_printf_i+0x126>
 8006856:	6833      	ldr	r3, [r6, #0]
 8006858:	6825      	ldr	r5, [r4, #0]
 800685a:	6961      	ldr	r1, [r4, #20]
 800685c:	1d18      	adds	r0, r3, #4
 800685e:	6030      	str	r0, [r6, #0]
 8006860:	062e      	lsls	r6, r5, #24
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	d501      	bpl.n	800686a <_printf_i+0x1be>
 8006866:	6019      	str	r1, [r3, #0]
 8006868:	e002      	b.n	8006870 <_printf_i+0x1c4>
 800686a:	0668      	lsls	r0, r5, #25
 800686c:	d5fb      	bpl.n	8006866 <_printf_i+0x1ba>
 800686e:	8019      	strh	r1, [r3, #0]
 8006870:	2300      	movs	r3, #0
 8006872:	6123      	str	r3, [r4, #16]
 8006874:	4616      	mov	r6, r2
 8006876:	e7bc      	b.n	80067f2 <_printf_i+0x146>
 8006878:	6833      	ldr	r3, [r6, #0]
 800687a:	1d1a      	adds	r2, r3, #4
 800687c:	6032      	str	r2, [r6, #0]
 800687e:	681e      	ldr	r6, [r3, #0]
 8006880:	6862      	ldr	r2, [r4, #4]
 8006882:	2100      	movs	r1, #0
 8006884:	4630      	mov	r0, r6
 8006886:	f7f9 fcab 	bl	80001e0 <memchr>
 800688a:	b108      	cbz	r0, 8006890 <_printf_i+0x1e4>
 800688c:	1b80      	subs	r0, r0, r6
 800688e:	6060      	str	r0, [r4, #4]
 8006890:	6863      	ldr	r3, [r4, #4]
 8006892:	6123      	str	r3, [r4, #16]
 8006894:	2300      	movs	r3, #0
 8006896:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800689a:	e7aa      	b.n	80067f2 <_printf_i+0x146>
 800689c:	6923      	ldr	r3, [r4, #16]
 800689e:	4632      	mov	r2, r6
 80068a0:	4649      	mov	r1, r9
 80068a2:	4640      	mov	r0, r8
 80068a4:	47d0      	blx	sl
 80068a6:	3001      	adds	r0, #1
 80068a8:	d0ad      	beq.n	8006806 <_printf_i+0x15a>
 80068aa:	6823      	ldr	r3, [r4, #0]
 80068ac:	079b      	lsls	r3, r3, #30
 80068ae:	d413      	bmi.n	80068d8 <_printf_i+0x22c>
 80068b0:	68e0      	ldr	r0, [r4, #12]
 80068b2:	9b03      	ldr	r3, [sp, #12]
 80068b4:	4298      	cmp	r0, r3
 80068b6:	bfb8      	it	lt
 80068b8:	4618      	movlt	r0, r3
 80068ba:	e7a6      	b.n	800680a <_printf_i+0x15e>
 80068bc:	2301      	movs	r3, #1
 80068be:	4632      	mov	r2, r6
 80068c0:	4649      	mov	r1, r9
 80068c2:	4640      	mov	r0, r8
 80068c4:	47d0      	blx	sl
 80068c6:	3001      	adds	r0, #1
 80068c8:	d09d      	beq.n	8006806 <_printf_i+0x15a>
 80068ca:	3501      	adds	r5, #1
 80068cc:	68e3      	ldr	r3, [r4, #12]
 80068ce:	9903      	ldr	r1, [sp, #12]
 80068d0:	1a5b      	subs	r3, r3, r1
 80068d2:	42ab      	cmp	r3, r5
 80068d4:	dcf2      	bgt.n	80068bc <_printf_i+0x210>
 80068d6:	e7eb      	b.n	80068b0 <_printf_i+0x204>
 80068d8:	2500      	movs	r5, #0
 80068da:	f104 0619 	add.w	r6, r4, #25
 80068de:	e7f5      	b.n	80068cc <_printf_i+0x220>
 80068e0:	08006a51 	.word	0x08006a51
 80068e4:	08006a62 	.word	0x08006a62

080068e8 <__malloc_lock>:
 80068e8:	4801      	ldr	r0, [pc, #4]	@ (80068f0 <__malloc_lock+0x8>)
 80068ea:	f7ff bbcd 	b.w	8006088 <__retarget_lock_acquire_recursive>
 80068ee:	bf00      	nop
 80068f0:	20004d60 	.word	0x20004d60

080068f4 <__malloc_unlock>:
 80068f4:	4801      	ldr	r0, [pc, #4]	@ (80068fc <__malloc_unlock+0x8>)
 80068f6:	f7ff bbc8 	b.w	800608a <__retarget_lock_release_recursive>
 80068fa:	bf00      	nop
 80068fc:	20004d60 	.word	0x20004d60

08006900 <_realloc_r>:
 8006900:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006904:	4607      	mov	r7, r0
 8006906:	4614      	mov	r4, r2
 8006908:	460d      	mov	r5, r1
 800690a:	b921      	cbnz	r1, 8006916 <_realloc_r+0x16>
 800690c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006910:	4611      	mov	r1, r2
 8006912:	f7ff bddd 	b.w	80064d0 <_malloc_r>
 8006916:	b92a      	cbnz	r2, 8006924 <_realloc_r+0x24>
 8006918:	f7ff fc16 	bl	8006148 <_free_r>
 800691c:	4625      	mov	r5, r4
 800691e:	4628      	mov	r0, r5
 8006920:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006924:	f000 f844 	bl	80069b0 <_malloc_usable_size_r>
 8006928:	4284      	cmp	r4, r0
 800692a:	4606      	mov	r6, r0
 800692c:	d802      	bhi.n	8006934 <_realloc_r+0x34>
 800692e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006932:	d8f4      	bhi.n	800691e <_realloc_r+0x1e>
 8006934:	4621      	mov	r1, r4
 8006936:	4638      	mov	r0, r7
 8006938:	f7ff fdca 	bl	80064d0 <_malloc_r>
 800693c:	4680      	mov	r8, r0
 800693e:	b908      	cbnz	r0, 8006944 <_realloc_r+0x44>
 8006940:	4645      	mov	r5, r8
 8006942:	e7ec      	b.n	800691e <_realloc_r+0x1e>
 8006944:	42b4      	cmp	r4, r6
 8006946:	4622      	mov	r2, r4
 8006948:	4629      	mov	r1, r5
 800694a:	bf28      	it	cs
 800694c:	4632      	movcs	r2, r6
 800694e:	f7fe ffee 	bl	800592e <memcpy>
 8006952:	4629      	mov	r1, r5
 8006954:	4638      	mov	r0, r7
 8006956:	f7ff fbf7 	bl	8006148 <_free_r>
 800695a:	e7f1      	b.n	8006940 <_realloc_r+0x40>

0800695c <memmove>:
 800695c:	4288      	cmp	r0, r1
 800695e:	b510      	push	{r4, lr}
 8006960:	eb01 0402 	add.w	r4, r1, r2
 8006964:	d902      	bls.n	800696c <memmove+0x10>
 8006966:	4284      	cmp	r4, r0
 8006968:	4623      	mov	r3, r4
 800696a:	d807      	bhi.n	800697c <memmove+0x20>
 800696c:	1e43      	subs	r3, r0, #1
 800696e:	42a1      	cmp	r1, r4
 8006970:	d008      	beq.n	8006984 <memmove+0x28>
 8006972:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006976:	f803 2f01 	strb.w	r2, [r3, #1]!
 800697a:	e7f8      	b.n	800696e <memmove+0x12>
 800697c:	4402      	add	r2, r0
 800697e:	4601      	mov	r1, r0
 8006980:	428a      	cmp	r2, r1
 8006982:	d100      	bne.n	8006986 <memmove+0x2a>
 8006984:	bd10      	pop	{r4, pc}
 8006986:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800698a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800698e:	e7f7      	b.n	8006980 <memmove+0x24>

08006990 <_sbrk_r>:
 8006990:	b538      	push	{r3, r4, r5, lr}
 8006992:	4d06      	ldr	r5, [pc, #24]	@ (80069ac <_sbrk_r+0x1c>)
 8006994:	2300      	movs	r3, #0
 8006996:	4604      	mov	r4, r0
 8006998:	4608      	mov	r0, r1
 800699a:	602b      	str	r3, [r5, #0]
 800699c:	f7fa f8f2 	bl	8000b84 <_sbrk>
 80069a0:	1c43      	adds	r3, r0, #1
 80069a2:	d102      	bne.n	80069aa <_sbrk_r+0x1a>
 80069a4:	682b      	ldr	r3, [r5, #0]
 80069a6:	b103      	cbz	r3, 80069aa <_sbrk_r+0x1a>
 80069a8:	6023      	str	r3, [r4, #0]
 80069aa:	bd38      	pop	{r3, r4, r5, pc}
 80069ac:	20004d64 	.word	0x20004d64

080069b0 <_malloc_usable_size_r>:
 80069b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80069b4:	1f18      	subs	r0, r3, #4
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	bfbc      	itt	lt
 80069ba:	580b      	ldrlt	r3, [r1, r0]
 80069bc:	18c0      	addlt	r0, r0, r3
 80069be:	4770      	bx	lr

080069c0 <_init>:
 80069c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069c2:	bf00      	nop
 80069c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80069c6:	bc08      	pop	{r3}
 80069c8:	469e      	mov	lr, r3
 80069ca:	4770      	bx	lr

080069cc <_fini>:
 80069cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069ce:	bf00      	nop
 80069d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80069d2:	bc08      	pop	{r3}
 80069d4:	469e      	mov	lr, r3
 80069d6:	4770      	bx	lr
