/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [4:0] _02_;
  wire [2:0] _03_;
  reg [12:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [13:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [8:0] celloutsig_0_5z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [14:0] celloutsig_1_12z;
  wire [4:0] celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [15:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire [13:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = !(celloutsig_0_2z[1] ? celloutsig_0_0z : celloutsig_0_3z);
  assign celloutsig_1_2z = !(celloutsig_1_0z[0] ? celloutsig_1_1z : in_data[143]);
  assign celloutsig_0_12z = ~((_01_ | celloutsig_0_4z) & (celloutsig_0_5z[8] | celloutsig_0_9z[2]));
  assign celloutsig_1_1z = ~((celloutsig_1_0z[2] | celloutsig_1_0z[1]) & (celloutsig_1_0z[1] | celloutsig_1_0z[2]));
  assign celloutsig_0_9z = { celloutsig_0_1z[6:3], celloutsig_0_8z } + celloutsig_0_1z[6:2];
  assign celloutsig_1_6z = in_data[141:137] + { celloutsig_1_3z[13:10], celloutsig_1_2z };
  assign celloutsig_1_8z = { celloutsig_1_4z[8:6], celloutsig_1_0z } + celloutsig_1_7z[8:3];
  reg [2:0] _12_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _12_ <= 3'h0;
    else _12_ <= { celloutsig_0_9z[3:2], celloutsig_0_4z };
  assign { _01_, _03_[1:0] } = _12_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _04_ <= 13'h0000;
    else _04_ <= celloutsig_1_5z[13:1];
  reg [4:0] _14_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _14_ <= 5'h00;
    else _14_ <= celloutsig_1_12z[6:2];
  assign { _02_[4:3], _00_, _02_[1:0] } = _14_;
  assign celloutsig_1_18z = celloutsig_1_9z / { 1'h1, _02_[3], _00_, _02_[1:0] };
  assign celloutsig_1_4z = { in_data[150:143], celloutsig_1_2z } / { 1'h1, in_data[131:124] };
  assign celloutsig_1_7z = celloutsig_1_0z[1] ? { celloutsig_1_5z[9], celloutsig_1_1z, celloutsig_1_4z } : { celloutsig_1_3z[8:4], celloutsig_1_3z[5], celloutsig_1_0z[2], 1'h0, celloutsig_1_0z[0], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_12z = _04_[10] ? { celloutsig_1_8z[5:2], celloutsig_1_7z } : { celloutsig_1_4z[4:3], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_11z };
  assign celloutsig_0_1z = - in_data[69:56];
  assign celloutsig_0_15z = - { celloutsig_0_9z[1:0], celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_2z = - { in_data[44:40], celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[51:47] !== in_data[94:90];
  assign celloutsig_0_3z = { in_data[64:40], celloutsig_0_2z, celloutsig_0_2z } !== { in_data[38:36], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_11z = celloutsig_1_6z[3:0] !== celloutsig_1_4z[7:4];
  assign celloutsig_1_19z = { celloutsig_1_4z[8:2], celloutsig_1_6z } | celloutsig_1_5z[12:1];
  assign celloutsig_0_16z = { _01_, _03_[1:0] } | { celloutsig_0_15z[4:3], celloutsig_0_14z };
  assign celloutsig_1_9z = celloutsig_1_5z[7:3] | { celloutsig_1_5z[7:4], celloutsig_1_1z };
  assign celloutsig_0_8z = | { celloutsig_0_4z, celloutsig_0_2z, in_data[80:79], celloutsig_0_0z };
  assign celloutsig_0_14z = ~^ { celloutsig_0_9z[1:0], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_12z };
  assign celloutsig_1_0z = in_data[118:116] >>> in_data[176:174];
  assign celloutsig_0_5z = { celloutsig_0_2z[5:3], celloutsig_0_2z } - celloutsig_0_1z[12:4];
  assign celloutsig_1_5z = { in_data[128:119], celloutsig_1_0z, celloutsig_1_1z } - { celloutsig_1_4z[8:2], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign { celloutsig_1_3z[4], celloutsig_1_3z[5], celloutsig_1_3z[8:6], celloutsig_1_3z[15:9] } = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, in_data[113:107] } & { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, in_data[140:135], celloutsig_1_1z };
  assign _02_[2] = _00_;
  assign _03_[2] = _01_;
  assign celloutsig_1_3z[3:0] = { celloutsig_1_3z[5], celloutsig_1_3z[8:6] };
  assign { out_data[132:128], out_data[107:96], out_data[40:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
