
*** Running vivado
    with args -log Eink_controller.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Eink_controller.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Eink_controller.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/core/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.cache/ip 
Command: synth_design -top Eink_controller -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1720
WARNING: [Synth 8-6901] identifier 'counter' is used before its declaration [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.srcs/sources_1/new/Eink_controller.v:166]
WARNING: [Synth 8-6901] identifier 'counter' is used before its declaration [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.srcs/sources_1/new/Eink_controller.v:199]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1182.238 ; gain = 62.438
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Eink_controller' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.srcs/sources_1/new/Eink_controller.v:20]
	Parameter EINK_Freq bound to: 85 - type: integer 
	Parameter Width bound to: 1200 - type: integer 
	Parameter High bound to: 825 - type: integer 
	Parameter CNT_DATA bound to: 299 - type: integer 
	Parameter IDEL_DATA bound to: 0 - type: integer 
	Parameter STATE1_DATA bound to: 1 - type: integer 
	Parameter DONE_DATA bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/core/controller-library/clock_divider.v:1]
	Parameter IN_CLK bound to: 50 - type: integer 
	Parameter OUT_CLK bound to: 25000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/core/controller-library/clock_divider.v:1]
INFO: [Synth 8-6157] synthesizing module 'level2pulse' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/core/controller-library/level2pulse.v:1]
	Parameter MODE bound to: FALLING - type: string 
INFO: [Synth 8-6155] done synthesizing module 'level2pulse' (2#1) [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/core/controller-library/level2pulse.v:1]
INFO: [Synth 8-6157] synthesizing module 'Frame_controller' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/core/controller-library/EPD/Frame_controller.v:1]
	Parameter Width bound to: 1200 - type: integer 
	Parameter High bound to: 825 - type: integer 
	Parameter CNT_T bound to: 343 - type: integer 
	Parameter CNT_SKV bound to: 264 - type: integer 
	Parameter IDEL_SKV bound to: 0 - type: integer 
	Parameter STATE1_SKV bound to: 1 - type: integer 
	Parameter DONE_SKV bound to: 2 - type: integer 
	Parameter CNT_SPV bound to: 130 - type: integer 
	Parameter IDEL_SPV bound to: 0 - type: integer 
	Parameter STATE1_SPV bound to: 1 - type: integer 
	Parameter STATE2_SPV bound to: 2 - type: integer 
	Parameter DONE_SPV bound to: 3 - type: integer 
	Parameter CNT_XSTL bound to: 329 - type: integer 
	Parameter CNT_SKV_UP bound to: 3 - type: integer 
	Parameter IDEL_XSTL bound to: 0 - type: integer 
	Parameter STATE1_XSTL bound to: 1 - type: integer 
	Parameter STATE2_XSTL bound to: 2 - type: integer 
	Parameter STATE3_XSTL bound to: 3 - type: integer 
	Parameter DONE_XSTL bound to: 4 - type: integer 
	Parameter CNT_XLE bound to: 321 - type: integer 
	Parameter CNT_XLE_UP bound to: 4 - type: integer 
	Parameter IDEL_XLE bound to: 0 - type: integer 
	Parameter STATE1_XLE bound to: 1 - type: integer 
	Parameter STATE2_XLE bound to: 2 - type: integer 
	Parameter STATE3_XLE bound to: 3 - type: integer 
	Parameter STATE4_XLE bound to: 4 - type: integer 
	Parameter DONE_XLE bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Frame_controller' (3#1) [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/core/controller-library/EPD/Frame_controller.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.srcs/sources_1/new/Eink_controller.v:130]
INFO: [Synth 8-6157] synthesizing module 'tps65185_controller' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/core/controller-library/tps65185_controller.v:1]
	Parameter VCOM bound to: 2780 - type: integer 
	Parameter HD_ADDR bound to: 7'b0000001 
	Parameter VCOM_ADDR bound to: 7'b0000010 
	Parameter VCOM_1byte bound to: 7'b0000011 
	Parameter VCOM_2byte bound to: 7'b0000100 
	Parameter CTRL bound to: 7'b0000101 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/core/controller-library/tps65185_controller.v:66]
INFO: [Synth 8-6157] synthesizing module 'i2c_top' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/core/controller-library/i2c_top.v:6]
	Parameter freq bound to: 100000 - type: integer 
	Parameter full bound to: 250 - type: integer 
	Parameter half bound to: 125 - type: integer 
	Parameter counter_width bound to: 8 - type: integer 
	Parameter idle bound to: 4'b0000 
	Parameter starting bound to: 4'b0001 
	Parameter packet bound to: 4'b0010 
	Parameter ack_servant bound to: 4'b0011 
	Parameter renew_data bound to: 4'b0100 
	Parameter read bound to: 4'b0101 
	Parameter ack_master bound to: 4'b0110 
	Parameter stop_1 bound to: 4'b0111 
	Parameter stop_2 bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'i2c_top' (4#1) [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/core/controller-library/i2c_top.v:6]
WARNING: [Synth 8-7071] port 'rd_tick' of module 'i2c_top' is unconnected for instance 'inst_i2c_top' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/core/controller-library/tps65185_controller.v:132]
WARNING: [Synth 8-7071] port 'rd_data' of module 'i2c_top' is unconnected for instance 'inst_i2c_top' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/core/controller-library/tps65185_controller.v:132]
WARNING: [Synth 8-7023] instance 'inst_i2c_top' of module 'i2c_top' has 10 connections declared, but only 8 given [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/core/controller-library/tps65185_controller.v:132]
INFO: [Synth 8-6155] done synthesizing module 'tps65185_controller' (5#1) [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/core/controller-library/tps65185_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'SPC_controller' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/core/controller-library/SPC_controller.v:1]
	Parameter IDEL bound to: 3'b000 
	Parameter STATE1 bound to: 3'b001 
	Parameter STATE2 bound to: 3'b010 
	Parameter DONE bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'SPC_controller' (6#1) [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/core/controller-library/SPC_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_1' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.runs/synth_1/.Xil/Vivado-16752-Duller/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_1' (7#1) [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.runs/synth_1/.Xil/Vivado-16752-Duller/realtime/clk_wiz_1_stub.v:5]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.srcs/sources_1/new/Eink_controller.v:241]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.runs/synth_1/.Xil/Vivado-16752-Duller/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (8#1) [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.runs/synth_1/.Xil/Vivado-16752-Duller/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Eink_frame'. This will prevent further optimization [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.srcs/sources_1/new/Eink_controller.v:91]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Eink_iLA'. This will prevent further optimization [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.srcs/sources_1/new/Eink_controller.v:241]
INFO: [Synth 8-6155] done synthesizing module 'Eink_controller' (9#1) [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.srcs/sources_1/new/Eink_controller.v:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1242.988 ; gain = 123.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1242.988 ; gain = 123.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1242.988 ; gain = 123.188
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1242.988 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'Eink_iLA'
Finished Parsing XDC File [c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'Eink_iLA'
Parsing XDC File [c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.gen/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'iLA_CLK_125M'
Finished Parsing XDC File [c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.gen/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'iLA_CLK_125M'
Parsing XDC File [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.srcs/constrs_1/new/TOP_PIN.xdc]
Finished Parsing XDC File [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.srcs/constrs_1/new/TOP_PIN.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.srcs/constrs_1/new/TOP_PIN.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Eink_controller_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Eink_controller_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1365.566 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1365.566 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1365.566 ; gain = 245.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1365.566 ; gain = 245.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for Eink_iLA. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for iLA_CLK_125M. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1365.566 ; gain = 245.766
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'STATE_SKV_reg' in module 'Frame_controller'
INFO: [Synth 8-802] inferred FSM for state register 'STATE_SPV_reg' in module 'Frame_controller'
INFO: [Synth 8-802] inferred FSM for state register 'STATE_XSTL_reg' in module 'Frame_controller'
INFO: [Synth 8-802] inferred FSM for state register 'STATE_XLE_reg' in module 'Frame_controller'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'i2c_top'
INFO: [Synth 8-802] inferred FSM for state register 'next_state_reg' in module 'tps65185_controller'
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'SPC_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                IDEL_SKV |                               00 |                             0000
              STATE1_SKV |                               01 |                             0001
                DONE_SKV |                               10 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_SKV_reg' using encoding 'sequential' in module 'Frame_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               IDEL_XSTL |                            00001 |                             0000
             STATE1_XSTL |                            00010 |                             0001
             STATE2_XSTL |                            00100 |                             0010
             STATE3_XSTL |                            01000 |                             0011
               DONE_XSTL |                            10000 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_XSTL_reg' using encoding 'one-hot' in module 'Frame_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                IDEL_SPV |                               00 |                             0000
              STATE1_SPV |                               01 |                             0001
              STATE2_SPV |                               10 |                             0010
                DONE_SPV |                               11 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_SPV_reg' using encoding 'sequential' in module 'Frame_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                IDEL_XLE |                              000 |                             0000
              STATE1_XLE |                              001 |                             0001
              STATE2_XLE |                              010 |                             0010
              STATE3_XLE |                              011 |                             0011
                DONE_XLE |                              100 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_XLE_reg' using encoding 'sequential' in module 'Frame_controller'
INFO: [Synth 8-6159] Found Keep on FSM register 'state_d_reg' in module 'i2c_top', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                             0000 |                             0000
                starting |                             0001 |                             0001
                  packet |                             0010 |                             0010
             ack_servant |                             0011 |                             0011
                    read |                             0101 |                             0101
              ack_master |                             0110 |                             0110
                  stop_1 |                             0111 |                             0111
                  stop_2 |                             1000 |                             1000
              renew_data |                             0100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'state_q_reg' in module 'i2c_top', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                             0000 |                             0000
                starting |                             0001 |                             0001
                  packet |                             0010 |                             0010
             ack_servant |                             0011 |                             0011
                    read |                             0101 |                             0101
              ack_master |                             0110 |                             0110
                  stop_1 |                             0111 |                             0111
                  stop_2 |                             1000 |                             1000
              renew_data |                             0100 |                             0100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 HD_ADDR |                            00001 |                         00000001
               VCOM_ADDR |                            00010 |                         00000010
              VCOM_1byte |                            00100 |                         00000011
              VCOM_2byte |                            01000 |                         00000100
                    CTRL |                            10000 |                         00000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'next_state_reg' using encoding 'one-hot' in module 'tps65185_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDEL |                               00 |                              000
                  STATE1 |                               01 |                              001
                  STATE2 |                               10 |                              010
                    DONE |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'SPC_controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1365.566 ; gain = 245.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   3 Input   13 Bit        Muxes := 1     
	   5 Input   12 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 8     
	   3 Input    9 Bit        Muxes := 1     
	   5 Input    9 Bit        Muxes := 2     
	   4 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 5     
	  10 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 8     
	  10 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 23    
	   4 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 8     
	   3 Input    3 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 11    
	   4 Input    2 Bit        Muxes := 2     
	  10 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 15    
	   3 Input    1 Bit        Muxes := 6     
	   5 Input    1 Bit        Muxes := 16    
	   4 Input    1 Bit        Muxes := 13    
	  10 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1365.566 ; gain = 245.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1365.566 ; gain = 245.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1365.566 ; gain = 245.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1365.566 ; gain = 245.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1365.715 ; gain = 245.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1365.715 ; gain = 245.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1365.715 ; gain = 245.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1365.715 ; gain = 245.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1365.715 ; gain = 245.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1365.715 ; gain = 245.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_1     |         1|
|2     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |ila     |     1|
|3     |BUFG    |     1|
|4     |CARRY4  |    19|
|5     |LUT1    |     2|
|6     |LUT2    |    78|
|7     |LUT3    |    30|
|8     |LUT4    |    31|
|9     |LUT5    |    57|
|10    |LUT6    |   105|
|11    |FDCE    |   182|
|12    |FDPE    |     4|
|13    |FDRE    |     2|
|14    |IBUF    |     6|
|15    |OBUF    |    24|
|16    |OBUFT   |    12|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1365.715 ; gain = 245.914
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1365.715 ; gain = 123.336
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1365.715 ; gain = 245.914
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1377.723 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1384.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1384.680 ; gain = 264.879
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.runs/synth_1/Eink_controller.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Eink_controller_utilization_synth.rpt -pb Eink_controller_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 20 10:55:04 2021...
