LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY mux_8_1 IS
	GENERIC(n : INTEGER := 8);
	
	PORT(
		in_0, in_1, in_2, in_3: IN  STD_LOGIC_VECTOR(n - 1 DOWNTO 0);
		in_4, in_5, in_6, in_7: IN  STD_LOGIC_VECTOR(n - 1 DOWNTO 0);
		sel 	: IN  STD_LOGIC(2 DOWNTO 0);
		saida	: OUT STD_LOGIC_VECTOR(n - 1 DOWNTO 0)
	)
END mux_8_1;

ARCHITECTURE behavior OF mux_8_1 IS

BEGIN

	WITH sel SELECT saida <=
		in_0 WHEN "000" ELSE,
		in_1 WHEN "001" ELSE,
		in_2 WHEN "010" ELSE,
		in_3 WHEN "011" ELSE,
		in_4 WHEN "100" ELSE,
		in_5 WHEN "101" ELSE,
		in_6 WHEN "110" ELSE,
		in_7 WHEN "111";
	
END bahavior;