#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Aug 20 03:38:56 2025
# Process ID: 13400
# Current directory: C:/Users/Administrator/Documents/intra_prediction/intra_prediction.runs/synth_1
# Command line: vivado.exe -log reference_sample_arrays.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source reference_sample_arrays.tcl
# Log file: C:/Users/Administrator/Documents/intra_prediction/intra_prediction.runs/synth_1/reference_sample_arrays.vds
# Journal file: C:/Users/Administrator/Documents/intra_prediction/intra_prediction.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source reference_sample_arrays.tcl -notrace
Command: synth_design -top reference_sample_arrays -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12544 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 441.219 ; gain = 94.641
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'reference_sample_arrays' [C:/Users/Administrator/Documents/intra_prediction/intra_prediction.srcs/sources_1/new/reference_sample_arrays.sv:23]
WARNING: [Synth 8-87] always_comb on 'ref_x_reg[0]' did not result in combinational logic [C:/Users/Administrator/Documents/intra_prediction/intra_prediction.srcs/sources_1/new/reference_sample_arrays.sv:52]
WARNING: [Synth 8-87] always_comb on 'ref_x_reg[1]' did not result in combinational logic [C:/Users/Administrator/Documents/intra_prediction/intra_prediction.srcs/sources_1/new/reference_sample_arrays.sv:52]
WARNING: [Synth 8-87] always_comb on 'ref_x_reg[2]' did not result in combinational logic [C:/Users/Administrator/Documents/intra_prediction/intra_prediction.srcs/sources_1/new/reference_sample_arrays.sv:52]
WARNING: [Synth 8-87] always_comb on 'ref_x_reg[3]' did not result in combinational logic [C:/Users/Administrator/Documents/intra_prediction/intra_prediction.srcs/sources_1/new/reference_sample_arrays.sv:52]
WARNING: [Synth 8-87] always_comb on 'ref_x_reg[4]' did not result in combinational logic [C:/Users/Administrator/Documents/intra_prediction/intra_prediction.srcs/sources_1/new/reference_sample_arrays.sv:52]
WARNING: [Synth 8-87] always_comb on 'ref_x_reg[5]' did not result in combinational logic [C:/Users/Administrator/Documents/intra_prediction/intra_prediction.srcs/sources_1/new/reference_sample_arrays.sv:52]
WARNING: [Synth 8-87] always_comb on 'ref_x_reg[6]' did not result in combinational logic [C:/Users/Administrator/Documents/intra_prediction/intra_prediction.srcs/sources_1/new/reference_sample_arrays.sv:52]
WARNING: [Synth 8-87] always_comb on 'ref_x_reg[7]' did not result in combinational logic [C:/Users/Administrator/Documents/intra_prediction/intra_prediction.srcs/sources_1/new/reference_sample_arrays.sv:52]
WARNING: [Synth 8-87] always_comb on 'ref_y_reg[0]' did not result in combinational logic [C:/Users/Administrator/Documents/intra_prediction/intra_prediction.srcs/sources_1/new/reference_sample_arrays.sv:60]
WARNING: [Synth 8-87] always_comb on 'ref_y_reg[1]' did not result in combinational logic [C:/Users/Administrator/Documents/intra_prediction/intra_prediction.srcs/sources_1/new/reference_sample_arrays.sv:60]
WARNING: [Synth 8-87] always_comb on 'ref_y_reg[2]' did not result in combinational logic [C:/Users/Administrator/Documents/intra_prediction/intra_prediction.srcs/sources_1/new/reference_sample_arrays.sv:60]
WARNING: [Synth 8-87] always_comb on 'ref_y_reg[3]' did not result in combinational logic [C:/Users/Administrator/Documents/intra_prediction/intra_prediction.srcs/sources_1/new/reference_sample_arrays.sv:60]
WARNING: [Synth 8-87] always_comb on 'ref_y_reg[4]' did not result in combinational logic [C:/Users/Administrator/Documents/intra_prediction/intra_prediction.srcs/sources_1/new/reference_sample_arrays.sv:60]
WARNING: [Synth 8-87] always_comb on 'ref_y_reg[5]' did not result in combinational logic [C:/Users/Administrator/Documents/intra_prediction/intra_prediction.srcs/sources_1/new/reference_sample_arrays.sv:60]
WARNING: [Synth 8-87] always_comb on 'ref_y_reg[6]' did not result in combinational logic [C:/Users/Administrator/Documents/intra_prediction/intra_prediction.srcs/sources_1/new/reference_sample_arrays.sv:60]
WARNING: [Synth 8-87] always_comb on 'ref_y_reg[7]' did not result in combinational logic [C:/Users/Administrator/Documents/intra_prediction/intra_prediction.srcs/sources_1/new/reference_sample_arrays.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'reference_sample_arrays' (1#1) [C:/Users/Administrator/Documents/intra_prediction/intra_prediction.srcs/sources_1/new/reference_sample_arrays.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 496.523 ; gain = 149.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 496.523 ; gain = 149.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 496.523 ; gain = 149.945
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Synth 8-5544] ROM "ref_x_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ref_x_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ref_x_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ref_x_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ref_x_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ref_x_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ref_x_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ref_x_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ref_y_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ref_y_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ref_y_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ref_y_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ref_y_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ref_y_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ref_y_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ref_y_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'ref_x_reg[0]' [C:/Users/Administrator/Documents/intra_prediction/intra_prediction.srcs/sources_1/new/reference_sample_arrays.sv:52]
WARNING: [Synth 8-327] inferring latch for variable 'ref_x_reg[1]' [C:/Users/Administrator/Documents/intra_prediction/intra_prediction.srcs/sources_1/new/reference_sample_arrays.sv:52]
WARNING: [Synth 8-327] inferring latch for variable 'ref_x_reg[2]' [C:/Users/Administrator/Documents/intra_prediction/intra_prediction.srcs/sources_1/new/reference_sample_arrays.sv:52]
WARNING: [Synth 8-327] inferring latch for variable 'ref_x_reg[3]' [C:/Users/Administrator/Documents/intra_prediction/intra_prediction.srcs/sources_1/new/reference_sample_arrays.sv:52]
WARNING: [Synth 8-327] inferring latch for variable 'ref_x_reg[4]' [C:/Users/Administrator/Documents/intra_prediction/intra_prediction.srcs/sources_1/new/reference_sample_arrays.sv:52]
WARNING: [Synth 8-327] inferring latch for variable 'ref_x_reg[5]' [C:/Users/Administrator/Documents/intra_prediction/intra_prediction.srcs/sources_1/new/reference_sample_arrays.sv:52]
WARNING: [Synth 8-327] inferring latch for variable 'ref_x_reg[6]' [C:/Users/Administrator/Documents/intra_prediction/intra_prediction.srcs/sources_1/new/reference_sample_arrays.sv:52]
WARNING: [Synth 8-327] inferring latch for variable 'ref_x_reg[7]' [C:/Users/Administrator/Documents/intra_prediction/intra_prediction.srcs/sources_1/new/reference_sample_arrays.sv:52]
WARNING: [Synth 8-327] inferring latch for variable 'ref_y_reg[0]' [C:/Users/Administrator/Documents/intra_prediction/intra_prediction.srcs/sources_1/new/reference_sample_arrays.sv:60]
WARNING: [Synth 8-327] inferring latch for variable 'ref_y_reg[1]' [C:/Users/Administrator/Documents/intra_prediction/intra_prediction.srcs/sources_1/new/reference_sample_arrays.sv:60]
WARNING: [Synth 8-327] inferring latch for variable 'ref_y_reg[2]' [C:/Users/Administrator/Documents/intra_prediction/intra_prediction.srcs/sources_1/new/reference_sample_arrays.sv:60]
WARNING: [Synth 8-327] inferring latch for variable 'ref_y_reg[3]' [C:/Users/Administrator/Documents/intra_prediction/intra_prediction.srcs/sources_1/new/reference_sample_arrays.sv:60]
WARNING: [Synth 8-327] inferring latch for variable 'ref_y_reg[4]' [C:/Users/Administrator/Documents/intra_prediction/intra_prediction.srcs/sources_1/new/reference_sample_arrays.sv:60]
WARNING: [Synth 8-327] inferring latch for variable 'ref_y_reg[5]' [C:/Users/Administrator/Documents/intra_prediction/intra_prediction.srcs/sources_1/new/reference_sample_arrays.sv:60]
WARNING: [Synth 8-327] inferring latch for variable 'ref_y_reg[6]' [C:/Users/Administrator/Documents/intra_prediction/intra_prediction.srcs/sources_1/new/reference_sample_arrays.sv:60]
WARNING: [Synth 8-327] inferring latch for variable 'ref_y_reg[7]' [C:/Users/Administrator/Documents/intra_prediction/intra_prediction.srcs/sources_1/new/reference_sample_arrays.sv:60]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 496.523 ; gain = 149.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module reference_sample_arrays 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'ref_y_reg[7][6]' (LD) to 'ref_y_reg[7][7]'
INFO: [Synth 8-3886] merging instance 'ref_y_reg[6][6]' (LD) to 'ref_y_reg[6][7]'
INFO: [Synth 8-3886] merging instance 'ref_y_reg[5][6]' (LD) to 'ref_y_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'ref_y_reg[4][6]' (LD) to 'ref_y_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'ref_y_reg[3][6]' (LD) to 'ref_y_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'ref_y_reg[2][6]' (LD) to 'ref_y_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'ref_y_reg[1][6]' (LD) to 'ref_y_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'ref_y_reg[0][6]' (LD) to 'ref_y_reg[0][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ref_y_reg[7][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ref_y_reg[6][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ref_y_reg[5][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ref_y_reg[4][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ref_y_reg[3][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ref_y_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ref_y_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ref_y_reg[0][7] )
INFO: [Synth 8-3886] merging instance 'ref_x_reg[7][6]' (LD) to 'ref_x_reg[7][7]'
INFO: [Synth 8-3886] merging instance 'ref_x_reg[6][6]' (LD) to 'ref_x_reg[6][7]'
INFO: [Synth 8-3886] merging instance 'ref_x_reg[5][6]' (LD) to 'ref_x_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'ref_x_reg[4][6]' (LD) to 'ref_x_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'ref_x_reg[3][6]' (LD) to 'ref_x_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'ref_x_reg[2][6]' (LD) to 'ref_x_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'ref_x_reg[1][6]' (LD) to 'ref_x_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'ref_x_reg[0][6]' (LD) to 'ref_x_reg[0][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ref_x_reg[7][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ref_x_reg[6][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ref_x_reg[5][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ref_x_reg[4][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ref_x_reg[3][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ref_x_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ref_x_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ref_x_reg[0][7] )
WARNING: [Synth 8-3332] Sequential element (ref_x_reg[0][7]) is unused and will be removed from module reference_sample_arrays.
WARNING: [Synth 8-3332] Sequential element (ref_x_reg[1][7]) is unused and will be removed from module reference_sample_arrays.
WARNING: [Synth 8-3332] Sequential element (ref_x_reg[2][7]) is unused and will be removed from module reference_sample_arrays.
WARNING: [Synth 8-3332] Sequential element (ref_x_reg[3][7]) is unused and will be removed from module reference_sample_arrays.
WARNING: [Synth 8-3332] Sequential element (ref_x_reg[4][7]) is unused and will be removed from module reference_sample_arrays.
WARNING: [Synth 8-3332] Sequential element (ref_x_reg[5][7]) is unused and will be removed from module reference_sample_arrays.
WARNING: [Synth 8-3332] Sequential element (ref_x_reg[6][7]) is unused and will be removed from module reference_sample_arrays.
WARNING: [Synth 8-3332] Sequential element (ref_x_reg[7][7]) is unused and will be removed from module reference_sample_arrays.
WARNING: [Synth 8-3332] Sequential element (ref_y_reg[0][7]) is unused and will be removed from module reference_sample_arrays.
WARNING: [Synth 8-3332] Sequential element (ref_y_reg[1][7]) is unused and will be removed from module reference_sample_arrays.
WARNING: [Synth 8-3332] Sequential element (ref_y_reg[2][7]) is unused and will be removed from module reference_sample_arrays.
WARNING: [Synth 8-3332] Sequential element (ref_y_reg[3][7]) is unused and will be removed from module reference_sample_arrays.
WARNING: [Synth 8-3332] Sequential element (ref_y_reg[4][7]) is unused and will be removed from module reference_sample_arrays.
WARNING: [Synth 8-3332] Sequential element (ref_y_reg[5][7]) is unused and will be removed from module reference_sample_arrays.
WARNING: [Synth 8-3332] Sequential element (ref_y_reg[6][7]) is unused and will be removed from module reference_sample_arrays.
WARNING: [Synth 8-3332] Sequential element (ref_y_reg[7][7]) is unused and will be removed from module reference_sample_arrays.
WARNING: [Synth 8-3332] Sequential element (ref_out1_reg[7]) is unused and will be removed from module reference_sample_arrays.
WARNING: [Synth 8-3332] Sequential element (ref_out1_reg[6]) is unused and will be removed from module reference_sample_arrays.
WARNING: [Synth 8-3332] Sequential element (ref_out2_reg[7]) is unused and will be removed from module reference_sample_arrays.
WARNING: [Synth 8-3332] Sequential element (ref_out2_reg[6]) is unused and will be removed from module reference_sample_arrays.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 807.238 ; gain = 460.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 807.238 ; gain = 460.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 807.238 ; gain = 460.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 807.238 ; gain = 460.660
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 807.238 ; gain = 460.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 807.238 ; gain = 460.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 807.238 ; gain = 460.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 807.238 ; gain = 460.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 807.238 ; gain = 460.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    10|
|3     |LUT2   |    22|
|4     |LUT3   |    18|
|5     |LUT4   |    28|
|6     |LUT5   |    14|
|7     |LUT6   |    70|
|8     |FDRE   |    12|
|9     |LD     |    96|
|10    |IBUF   |    18|
|11    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   305|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 807.238 ; gain = 460.660
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 52 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 807.238 ; gain = 460.660
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 807.238 ; gain = 460.660
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 124 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LD => LDCE: 96 instances

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 916.168 ; gain = 581.793
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Documents/intra_prediction/intra_prediction.runs/synth_1/reference_sample_arrays.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file reference_sample_arrays_utilization_synth.rpt -pb reference_sample_arrays_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.325 . Memory (MB): peak = 916.168 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Aug 20 03:39:35 2025...
