{"Source Block": ["serv/rtl/serv_rf_ram_if.v@61:71@HdlIdDef", "\n   assign \t     o_wdata = wtrig1 ?\n\t\t\t       wdata1_r :\n\t\t\t       {i_wdata0, wdata0_r};\n\n   wire [5:0] wreg  = wtrig1 ? i_wreg1 : i_wreg0;\n   generate if (width == 32)\n     assign o_waddr = wreg;\n   else\n     assign o_waddr = {wreg, wcnt[4:l2w]};\n   endgenerate\n"], "Clone Blocks": [["serv/rtl/serv_rf_ram_if.v@62:75", "   assign \t     o_wdata = wtrig1 ?\n\t\t\t       wdata1_r :\n\t\t\t       {i_wdata0, wdata0_r};\n\n   wire [5:0] wreg  = wtrig1 ? i_wreg1 : i_wreg0;\n   generate if (width == 32)\n     assign o_waddr = wreg;\n   else\n     assign o_waddr = {wreg, wcnt[4:l2w]};\n   endgenerate\n\n   assign o_wen = wgo & ((wtrig0 & wen0_r) | (wtrig1 & wen1_r));\n\n   reg \t      wreq_r;\n"], ["serv/rtl/serv_rf_ram_if.v@57:69", "      assign wtrig0 = (wcnt[l2w-1:0] == {{l2w-1{1'b1}},1'b0});\n      assign wtrig1 = wtrig0_r;\n   end\n   endgenerate\n\n   assign \t     o_wdata = wtrig1 ?\n\t\t\t       wdata1_r :\n\t\t\t       {i_wdata0, wdata0_r};\n\n   wire [5:0] wreg  = wtrig1 ? i_wreg1 : i_wreg0;\n   generate if (width == 32)\n     assign o_waddr = wreg;\n   else\n"], ["serv/rtl/serv_rf_ram_if.v@68:78", "     assign o_waddr = wreg;\n   else\n     assign o_waddr = {wreg, wcnt[4:l2w]};\n   endgenerate\n\n   assign o_wen = wgo & ((wtrig0 & wen0_r) | (wtrig1 & wen1_r));\n\n   reg \t      wreq_r;\n\n   generate if (width > 2)\n     always @(posedge i_clk) wdata0_r  <= {i_wdata0, wdata0_r[width-2:1]};\n"]], "Diff Content": {"Delete": [[66, "   wire [5:0] wreg  = wtrig1 ? i_wreg1 : i_wreg0;\n"]], "Add": [[66, "   wire [$clog2(32+csr_regs)-1:0] wreg  = wtrig1 ? i_wreg1 : i_wreg0;\n"]]}}