INFO-FLOW: Workspace D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1 opened at Mon Jun 23 18:00:29 -0300 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.439 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command     create_platform done; 3.449 sec.
Execute     source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.231 sec.
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.329 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 3.876 sec.
Execute   create_clock -period 10 
INFO: [HLS 200-1510] Running: create_clock -period 10 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design -ldflags -LD:/opencv/build/install/x64/mingw/bin  -lopencv_core440  -lopencv_highgui440  -lopencv_imgproc440  -lopencv_imgcodecs440 
INFO: [HLS 200-1510] Running: csim_design -ldflags -LD:/opencv/build/install/x64/mingw/bin  -lopencv_core440  -lopencv_highgui440  -lopencv_imgproc440  -lopencv_imgcodecs440 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 66.983 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 98.993 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 98.993 seconds; current allocated memory: 0.895 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.391 seconds; current allocated memory: 104.316 MB.
Execute       set_directive_top convex_hull_accel -name=convex_hull_accel 
Command       set_directive_top done; 0.125 sec.
Execute       source D:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file './accel.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./accel.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang ./accel.cpp -foptimization-record-file=D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/accel.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/all.directive.json -E -std=c++14 -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/Xilinx/Vitis_Libraries/vision/L1/include/common -ID:/Xilinx/Vitis_Libraries/vision/L1/include/core -I. -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/accel.pp.0.cpp {-hls-platform-db-name=D:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/accel.cpp.clang.out.log 2> D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/accel.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 1.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/accel.pp.0.cpp {-hls-platform-db-name=D:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/clang.out.log 2> D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5539] 'factor' in '#pragma HLS array_reshape' is ignored (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_video_mem.hpp:759:47)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/accel.pp.0.cpp std=c++14 -target fpga  -directive=D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/.systemc_flag -fix-errors D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/accel.pp.0.cpp -- -std=c++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.253 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/accel.pp.0.cpp std=c++14 -target fpga  -directive=D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/all.directive.json -fix-errors D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/accel.pp.0.cpp -- -std=c++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.657 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/accel.pp.0.cpp std=c++14 -target fpga  
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/accel.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/accel.pp.0.cpp -- -std=c++14 -target fpga -fhls -ferror-limit=0 > D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/accel.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/accel.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source D:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 6.143 sec.
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/accel.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/accel.pp.0.cpp -- -std=c++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/accel.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/accel.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/accel.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/accel.pp.0.cpp -std=c++14 -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/Xilinx/Vitis_Libraries/vision/L1/include/common -ID:/Xilinx/Vitis_Libraries/vision/L1/include/core -I. -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/accel.bc {-hls-platform-db-name=D:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/accel.pp.0.cpp.clang.out.log 2> D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/accel.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'src' (D:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:517:30)
WARNING: [HLS 207-5292] unused parameter '_data' (D:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:528:30)
WARNING: [HLS 207-5292] unused parameter 'index' (D:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:541:14)
WARNING: [HLS 207-5292] unused parameter 'index' (D:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:552:20)
WARNING: [HLS 207-5292] unused parameter 'stride' (D:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1036:41)
WARNING: [HLS 207-5292] unused parameter 'index' (D:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1224:102)
WARNING: [HLS 207-5292] unused parameter 'index' (D:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1530:34)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 22.786 seconds; current allocated memory: 111.414 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.ld.0.bc -args  "D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/accel.g.bc"  
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/accel.g.bc -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.ld.0.bc > D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.173 sec.
Execute       run_link_or_opt -opt -out D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -args D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.ld.1.lower.bc > D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.19 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -args D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc D:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc D:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.ld.2.m1.bc > D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 5.116 sec.
Execute       run_link_or_opt -opt -out D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -args D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=convex_hull_accel -reflow-float-conversion 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=convex_hull_accel -reflow-float-conversion -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc > D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 2.758 sec.
Execute       run_link_or_opt -out D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -args D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.ld.4.m2.bc > D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.212 sec.
Execute       run_link_or_opt -opt -out D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -args D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=convex_hull_accel 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=convex_hull_accel -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc > D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.127 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: D:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=convex_hull_accel -mllvm -hls-db-dir -mllvm D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.ld.5.gdce.bc -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=D:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 700 Compile/Link D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 700 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,311 Unroll/Inline (step 1) D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,311 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,923 Unroll/Inline (step 2) D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,923 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,930 Unroll/Inline (step 3) D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,930 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,263 Unroll/Inline (step 4) D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,263 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 66,288 Array/Struct D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 66,288 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 36,773 Array/Struct (step 2) D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 36,773 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 36,773 Array/Struct (step 3) D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 36,773 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 36,175 Array/Struct (step 4) D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 36,175 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 36,207 Array/Struct (step 5) D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 36,207 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 36,199 Performance D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 36,199 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 36,187 Performance (step 2) D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 36,187 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 36,187 Performance (step 3) D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 36,187 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 30,043 Performance (step 4) D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 30,043 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 30,056 HW Transforms D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 30,056 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 30,046 HW Transforms (step 2) D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 30,046 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 128, 128, 1, 0>::init(int, int, bool)' into 'xf::cv::Mat<0, 128, 128, 1, 0>::Mat(int, int)' (D:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:675:2)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 128, 128, 1, 0>::Mat(int, int)' into 'convex_hull_accel' (./accel.cpp:29:84)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 128, 128, 1, 0>::Mat(int, int)' into 'convex_hull_accel' (./accel.cpp:30:87)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_121_14' is marked as complete unroll implied by the pipeline pragma (./accel.cpp:121:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_107_12' is marked as complete unroll implied by the pipeline pragma (./accel.cpp:107:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_90_10' is marked as complete unroll implied by the pipeline pragma (./accel.cpp:90:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_14' (./accel.cpp:121:21) in function 'convex_hull_accel' completely with a factor of 64 (./accel.cpp:18:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_12' (./accel.cpp:107:21) in function 'convex_hull_accel' completely with a factor of 64 (./accel.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<0, 128, 128, 1, 0>::write<0, (void*)0>(int, ap_uint<8>)' into 'convex_hull_accel' (./accel.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<8> xf::cv::Mat<0, 128, 128, 1, 0>::read<0, (void*)0>(int)' into 'convex_hull_accel' (./accel.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'pts.x': Cyclic partitioning with factor 4 on dimension 1. (./accel.cpp:44:16)
INFO: [HLS 214-248] Applying array_partition to 'pts.y': Cyclic partitioning with factor 4 on dimension 1. (./accel.cpp:44:16)
INFO: [HLS 214-248] Applying array_partition to 'hull.x': Cyclic partitioning with factor 4 on dimension 1. (./accel.cpp:99:16)
INFO: [HLS 214-248] Applying array_partition to 'hull.y': Cyclic partitioning with factor 4 on dimension 1. (./accel.cpp:99:16)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_34_1'(./accel.cpp:34:22) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (./accel.cpp:34:22)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_73_7'(./accel.cpp:73:26) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (./accel.cpp:73:26)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_154_18'(./accel.cpp:154:24) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (./accel.cpp:154:24)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 38 seconds. CPU system time: 0 seconds. Elapsed time: 228.922 seconds; current allocated memory: 131.691 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 131.691 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top convex_hull_accel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.0.bc -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 8.135 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 8.226 seconds; current allocated memory: 184.207 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.1.bc -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 3.941 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.2.prechk.bc -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.212 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.187 seconds; current allocated memory: 194.938 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.g.1.bc to D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.o.1.bc -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_85_9' (./accel.cpp:85) in function 'convex_hull_accel' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 2 for loop 'VITIS_LOOP_85_9' (./accel.cpp:87:9) in function 'convex_hull_accel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_104_11' (./accel.cpp:106:9) in function 'convex_hull_accel'.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_90_10' (./accel.cpp:90) in function 'convex_hull_accel' completely: variable loop bound.
WARNING: [HLS 200-805] An internal stream 'in_img.data' (./accel.cpp:29) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'out_img.data' (./accel.cpp:30) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
Command         transform done; 34.535 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.o.1.tmp.bc -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 12.551 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 42 seconds. CPU system time: 1 seconds. Elapsed time: 47.098 seconds; current allocated memory: 291.137 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.o.2.bc -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_47_3'(./accel.cpp:47:22) and 'VITIS_LOOP_49_4'(./accel.cpp:49:19) in function 'convex_hull_accel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_34_1' (./accel.cpp:34:22) in function 'convex_hull_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_3' (./accel.cpp:47:22) in function 'convex_hull_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_5' (./accel.cpp:63:26) in function 'convex_hull_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_7' (./accel.cpp:73:26) in function 'convex_hull_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_134_15' (./accel.cpp:134:24) in function 'convex_hull_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_154_18' (./accel.cpp:154:24) in function 'convex_hull_accel'.
Execute           auto_get_db
Command         transform done; 64.87 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 61 seconds. CPU system time: 0 seconds. Elapsed time: 64.877 seconds; current allocated memory: 454.305 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 124.409 sec.
Command     elaborate done; 376.18 sec.
Execute     ap_eval exec zip -j D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.422 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'convex_hull_accel' ...
Execute       ap_set_top_model convex_hull_accel 
Execute       get_model_list convex_hull_accel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model convex_hull_accel 
Execute       preproc_iomode -model convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8 
Execute       preproc_iomode -model convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6 
Execute       preproc_iomode -model convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19 
Execute       preproc_iomode -model convex_hull_accel_Pipeline_VITIS_LOOP_143_17 
Execute       preproc_iomode -model convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16 
Execute       preproc_iomode -model convex_hull_accel_Pipeline_VITIS_LOOP_118_13 
Execute       preproc_iomode -model convex_hull_accel_Pipeline_VITIS_LOOP_104_11 
Execute       preproc_iomode -model cross 
Execute       preproc_iomode -model convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 
Execute       preproc_iomode -model convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2 
Execute       get_model_list convex_hull_accel -filter all-wo-channel 
INFO-FLOW: Model list for configure: convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2 convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 cross convex_hull_accel_Pipeline_VITIS_LOOP_104_11 convex_hull_accel_Pipeline_VITIS_LOOP_118_13 convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16 convex_hull_accel_Pipeline_VITIS_LOOP_143_17 convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19 convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6 convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8 convex_hull_accel
INFO-FLOW: Configuring Module : convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2 ...
Execute       set_default_model convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2 
Execute       apply_spec_resource_limit convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2 
INFO-FLOW: Configuring Module : convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 ...
Execute       set_default_model convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 
Execute       apply_spec_resource_limit convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 
INFO-FLOW: Configuring Module : cross ...
Execute       set_default_model cross 
Execute       apply_spec_resource_limit cross 
INFO-FLOW: Configuring Module : convex_hull_accel_Pipeline_VITIS_LOOP_104_11 ...
Execute       set_default_model convex_hull_accel_Pipeline_VITIS_LOOP_104_11 
Execute       apply_spec_resource_limit convex_hull_accel_Pipeline_VITIS_LOOP_104_11 
INFO-FLOW: Configuring Module : convex_hull_accel_Pipeline_VITIS_LOOP_118_13 ...
Execute       set_default_model convex_hull_accel_Pipeline_VITIS_LOOP_118_13 
Execute       apply_spec_resource_limit convex_hull_accel_Pipeline_VITIS_LOOP_118_13 
INFO-FLOW: Configuring Module : convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16 ...
Execute       set_default_model convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16 
Execute       apply_spec_resource_limit convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16 
INFO-FLOW: Configuring Module : convex_hull_accel_Pipeline_VITIS_LOOP_143_17 ...
Execute       set_default_model convex_hull_accel_Pipeline_VITIS_LOOP_143_17 
Execute       apply_spec_resource_limit convex_hull_accel_Pipeline_VITIS_LOOP_143_17 
INFO-FLOW: Configuring Module : convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19 ...
Execute       set_default_model convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19 
Execute       apply_spec_resource_limit convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19 
INFO-FLOW: Configuring Module : convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6 ...
Execute       set_default_model convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6 
Execute       apply_spec_resource_limit convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6 
INFO-FLOW: Configuring Module : convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8 ...
Execute       set_default_model convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8 
Execute       apply_spec_resource_limit convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8 
INFO-FLOW: Configuring Module : convex_hull_accel ...
Execute       set_default_model convex_hull_accel 
Execute       apply_spec_resource_limit convex_hull_accel 
INFO-FLOW: Model list for preprocess: convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2 convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 cross convex_hull_accel_Pipeline_VITIS_LOOP_104_11 convex_hull_accel_Pipeline_VITIS_LOOP_118_13 convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16 convex_hull_accel_Pipeline_VITIS_LOOP_143_17 convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19 convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6 convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8 convex_hull_accel
INFO-FLOW: Preprocessing Module: convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2 ...
Execute       set_default_model convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2 
Execute       cdfg_preprocess -model convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2 
Execute       rtl_gen_preprocess convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2 
INFO-FLOW: Preprocessing Module: convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 ...
Execute       set_default_model convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 
Execute       cdfg_preprocess -model convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 
Execute       rtl_gen_preprocess convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 
INFO-FLOW: Preprocessing Module: cross ...
Execute       set_default_model cross 
Execute       cdfg_preprocess -model cross 
Execute       rtl_gen_preprocess cross 
WARNING: [SYN 201-103] Legalizing function name 'cross' to 'cross_r'.
INFO-FLOW: Preprocessing Module: convex_hull_accel_Pipeline_VITIS_LOOP_104_11 ...
Execute       set_default_model convex_hull_accel_Pipeline_VITIS_LOOP_104_11 
Execute       cdfg_preprocess -model convex_hull_accel_Pipeline_VITIS_LOOP_104_11 
Command       cdfg_preprocess done; 182.824 sec.
Execute       rtl_gen_preprocess convex_hull_accel_Pipeline_VITIS_LOOP_104_11 
INFO-FLOW: Preprocessing Module: convex_hull_accel_Pipeline_VITIS_LOOP_118_13 ...
Execute       set_default_model convex_hull_accel_Pipeline_VITIS_LOOP_118_13 
Execute       cdfg_preprocess -model convex_hull_accel_Pipeline_VITIS_LOOP_118_13 
Command       cdfg_preprocess done; 198.739 sec.
Execute       rtl_gen_preprocess convex_hull_accel_Pipeline_VITIS_LOOP_118_13 
INFO-FLOW: Preprocessing Module: convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16 ...
Execute       set_default_model convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16 
Execute       cdfg_preprocess -model convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16 
Execute       rtl_gen_preprocess convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16 
INFO-FLOW: Preprocessing Module: convex_hull_accel_Pipeline_VITIS_LOOP_143_17 ...
Execute       set_default_model convex_hull_accel_Pipeline_VITIS_LOOP_143_17 
Execute       cdfg_preprocess -model convex_hull_accel_Pipeline_VITIS_LOOP_143_17 
Execute       rtl_gen_preprocess convex_hull_accel_Pipeline_VITIS_LOOP_143_17 
INFO-FLOW: Preprocessing Module: convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19 ...
Execute       set_default_model convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19 
Execute       cdfg_preprocess -model convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19 
Execute       rtl_gen_preprocess convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19 
INFO-FLOW: Preprocessing Module: convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6 ...
Execute       set_default_model convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6 
Execute       cdfg_preprocess -model convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6 
Execute       rtl_gen_preprocess convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6 
INFO-FLOW: Preprocessing Module: convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8 ...
Execute       set_default_model convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8 
Execute       cdfg_preprocess -model convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8 
Execute       rtl_gen_preprocess convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8 
INFO-FLOW: Preprocessing Module: convex_hull_accel ...
Execute       set_default_model convex_hull_accel 
Execute       cdfg_preprocess -model convex_hull_accel 
Execute       rtl_gen_preprocess convex_hull_accel 
INFO-FLOW: Model list for synthesis: convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2 convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 cross convex_hull_accel_Pipeline_VITIS_LOOP_104_11 convex_hull_accel_Pipeline_VITIS_LOOP_118_13 convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16 convex_hull_accel_Pipeline_VITIS_LOOP_143_17 convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19 convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6 convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8 convex_hull_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2 
Execute       schedule -model convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1_VITIS_LOOP_36_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_34_1_VITIS_LOOP_36_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.188 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 339 seconds. CPU system time: 1 seconds. Elapsed time: 382.474 seconds; current allocated memory: 466.887 MB.
Execute       syn_report -verbosereport -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2.sched.adb -f 
INFO-FLOW: Finish scheduling convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2.
Execute       set_default_model convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2 
Execute       bind -model convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.144 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 467.992 MB.
Execute       syn_report -verbosereport -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2.bind.adb -f 
INFO-FLOW: Finish binding convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 
Execute       schedule -model convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x_2'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_3_VITIS_LOOP_49_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_47_3_VITIS_LOOP_49_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 10.268 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 10.4 seconds; current allocated memory: 478.652 MB.
Execute       syn_report -verbosereport -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4.sched.adb -f 
INFO-FLOW: Finish scheduling convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4.
Execute       set_default_model convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 
Execute       bind -model convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.131 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 478.699 MB.
Execute       syn_report -verbosereport -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4.bind.adb -f 
INFO-FLOW: Finish binding convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cross_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cross 
Execute       schedule -model cross 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'cross'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 4, function 'cross'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.161 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 478.875 MB.
Execute       syn_report -verbosereport -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/cross_r.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/cross_r.sched.adb -f 
INFO-FLOW: Finish scheduling cross.
Execute       set_default_model cross 
Execute       bind -model cross 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.143 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 478.961 MB.
Execute       syn_report -verbosereport -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/cross_r.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/cross_r.bind.adb -f 
INFO-FLOW: Finish binding cross.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convex_hull_accel_Pipeline_VITIS_LOOP_104_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convex_hull_accel_Pipeline_VITIS_LOOP_104_11 
Execute       schedule -model convex_hull_accel_Pipeline_VITIS_LOOP_104_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_y_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_x_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_y'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_x'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_y_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_x_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_y_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_x_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_11'.
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_104_11' (loop 'VITIS_LOOP_104_11'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:113) and 'trunc' operation 2 bit ('trunc_ln104', ./accel.cpp:104).
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_104_11' (loop 'VITIS_LOOP_104_11'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:113) and 'trunc' operation 2 bit ('trunc_ln104', ./accel.cpp:104).
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_104_11' (loop 'VITIS_LOOP_104_11'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:113) and 'trunc' operation 2 bit ('trunc_ln104', ./accel.cpp:104).
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_104_11' (loop 'VITIS_LOOP_104_11'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:113) and 'trunc' operation 2 bit ('trunc_ln104', ./accel.cpp:104).
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_104_11' (loop 'VITIS_LOOP_104_11'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:113) and 'trunc' operation 2 bit ('trunc_ln104', ./accel.cpp:104).
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_104_11' (loop 'VITIS_LOOP_104_11'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:113) and 'trunc' operation 2 bit ('trunc_ln104', ./accel.cpp:104).
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_104_11' (loop 'VITIS_LOOP_104_11'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:113) and 'trunc' operation 2 bit ('trunc_ln104', ./accel.cpp:104).
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_104_11' (loop 'VITIS_LOOP_104_11'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:113) and 'trunc' operation 2 bit ('trunc_ln104', ./accel.cpp:104).
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_104_11' (loop 'VITIS_LOOP_104_11'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:113) and 'trunc' operation 2 bit ('trunc_ln104', ./accel.cpp:104).
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_104_11' (loop 'VITIS_LOOP_104_11'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:113) and 'trunc' operation 2 bit ('trunc_ln104', ./accel.cpp:104).
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_104_11' (loop 'VITIS_LOOP_104_11'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:113) and 'trunc' operation 2 bit ('trunc_ln104', ./accel.cpp:104).
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_104_11' (loop 'VITIS_LOOP_104_11'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:113) and 'trunc' operation 2 bit ('trunc_ln104', ./accel.cpp:104).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_104_11': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 717.276 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 531 seconds. CPU system time: 14 seconds. Elapsed time: 717.399 seconds; current allocated memory: 1.398 GB.
Execute       syn_report -verbosereport -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_104_11.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 8.282 sec.
Execute       db_write -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_104_11.sched.adb -f 
Command       db_write done; 3.683 sec.
INFO-FLOW: Finish scheduling convex_hull_accel_Pipeline_VITIS_LOOP_104_11.
Execute       set_default_model convex_hull_accel_Pipeline_VITIS_LOOP_104_11 
Execute       bind -model convex_hull_accel_Pipeline_VITIS_LOOP_104_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 18.831 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 20 seconds. CPU system time: 1 seconds. Elapsed time: 30.798 seconds; current allocated memory: 1.398 GB.
Execute       syn_report -verbosereport -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_104_11.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 3.72 sec.
Execute       db_write -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_104_11.bind.adb -f 
Command       db_write done; 4.664 sec.
INFO-FLOW: Finish binding convex_hull_accel_Pipeline_VITIS_LOOP_104_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convex_hull_accel_Pipeline_VITIS_LOOP_118_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convex_hull_accel_Pipeline_VITIS_LOOP_118_13 
Execute       schedule -model convex_hull_accel_Pipeline_VITIS_LOOP_118_13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_y_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_x_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_y'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_x'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_y_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_x_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_y_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_x_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_118_13'.
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_118_13' (loop 'VITIS_LOOP_118_13'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:127) and 'trunc' operation 2 bit ('trunc_ln118', ./accel.cpp:118).
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_118_13' (loop 'VITIS_LOOP_118_13'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:127) and 'trunc' operation 2 bit ('trunc_ln118', ./accel.cpp:118).
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_118_13' (loop 'VITIS_LOOP_118_13'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:127) and 'trunc' operation 2 bit ('trunc_ln118', ./accel.cpp:118).
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_118_13' (loop 'VITIS_LOOP_118_13'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:127) and 'trunc' operation 2 bit ('trunc_ln118', ./accel.cpp:118).
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_118_13' (loop 'VITIS_LOOP_118_13'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:127) and 'trunc' operation 2 bit ('trunc_ln118', ./accel.cpp:118).
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_118_13' (loop 'VITIS_LOOP_118_13'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:127) and 'trunc' operation 2 bit ('trunc_ln118', ./accel.cpp:118).
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_118_13' (loop 'VITIS_LOOP_118_13'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:127) and 'trunc' operation 2 bit ('trunc_ln118', ./accel.cpp:118).
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_118_13' (loop 'VITIS_LOOP_118_13'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:127) and 'trunc' operation 2 bit ('trunc_ln118', ./accel.cpp:118).
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_118_13' (loop 'VITIS_LOOP_118_13'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:127) and 'trunc' operation 2 bit ('trunc_ln118', ./accel.cpp:118).
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_118_13' (loop 'VITIS_LOOP_118_13'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:127) and 'trunc' operation 2 bit ('trunc_ln118', ./accel.cpp:118).
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_118_13' (loop 'VITIS_LOOP_118_13'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:127) and 'trunc' operation 2 bit ('trunc_ln118', ./accel.cpp:118).
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_118_13' (loop 'VITIS_LOOP_118_13'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:127) and 'trunc' operation 2 bit ('trunc_ln118', ./accel.cpp:118).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_118_13': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 629.578 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 394 seconds. CPU system time: 5 seconds. Elapsed time: 638.06 seconds; current allocated memory: 1.439 GB.
Execute       syn_report -verbosereport -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_118_13.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 8.238 sec.
Execute       db_write -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_118_13.sched.adb -f 
Command       db_write done; 3.623 sec.
INFO-FLOW: Finish scheduling convex_hull_accel_Pipeline_VITIS_LOOP_118_13.
Execute       set_default_model convex_hull_accel_Pipeline_VITIS_LOOP_118_13 
Execute       bind -model convex_hull_accel_Pipeline_VITIS_LOOP_118_13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 18.994 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 16 seconds. CPU system time: 1 seconds. Elapsed time: 30.857 seconds; current allocated memory: 1.439 GB.
Execute       syn_report -verbosereport -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_118_13.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 4.051 sec.
Execute       db_write -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_118_13.bind.adb -f 
Command       db_write done; 4.588 sec.
INFO-FLOW: Finish binding convex_hull_accel_Pipeline_VITIS_LOOP_118_13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16 
Execute       schedule -model convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_134_15_VITIS_LOOP_136_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_134_15_VITIS_LOOP_136_16'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.173 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 8.909 seconds; current allocated memory: 1.439 GB.
Execute       syn_report -verbosereport -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16.sched.adb -f 
INFO-FLOW: Finish scheduling convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16.
Execute       set_default_model convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16 
Execute       bind -model convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.188 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.439 GB.
Execute       syn_report -verbosereport -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16.bind.adb -f 
INFO-FLOW: Finish binding convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convex_hull_accel_Pipeline_VITIS_LOOP_143_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convex_hull_accel_Pipeline_VITIS_LOOP_143_17 
Execute       schedule -model convex_hull_accel_Pipeline_VITIS_LOOP_143_17 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_y_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_y_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_y_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_y'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_x_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_x_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_x_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_x'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_143_17'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.056 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.203 seconds; current allocated memory: 1.439 GB.
Execute       syn_report -verbosereport -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_143_17.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_143_17.sched.adb -f 
INFO-FLOW: Finish scheduling convex_hull_accel_Pipeline_VITIS_LOOP_143_17.
Execute       set_default_model convex_hull_accel_Pipeline_VITIS_LOOP_143_17 
Execute       bind -model convex_hull_accel_Pipeline_VITIS_LOOP_143_17 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.168 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.439 GB.
Execute       syn_report -verbosereport -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_143_17.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_143_17.bind.adb -f 
INFO-FLOW: Finish binding convex_hull_accel_Pipeline_VITIS_LOOP_143_17.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19 
Execute       schedule -model convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_154_18_VITIS_LOOP_156_19'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_154_18_VITIS_LOOP_156_19'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.158 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 1.439 GB.
Execute       syn_report -verbosereport -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19.sched.adb -f 
INFO-FLOW: Finish scheduling convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19.
Execute       set_default_model convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19 
Execute       bind -model convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.185 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.439 GB.
Execute       syn_report -verbosereport -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19.bind.adb -f 
INFO-FLOW: Finish binding convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6 
Execute       schedule -model convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_5_VITIS_LOOP_65_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_63_5_VITIS_LOOP_65_6'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.161 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.439 GB.
Execute       syn_report -verbosereport -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6.sched.adb -f 
INFO-FLOW: Finish scheduling convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6.
Execute       set_default_model convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6 
Execute       bind -model convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.176 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.439 GB.
Execute       syn_report -verbosereport -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6.bind.adb -f 
INFO-FLOW: Finish binding convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8 
Execute       schedule -model convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_7_VITIS_LOOP_75_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_73_7_VITIS_LOOP_75_8'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.158 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.439 GB.
Execute       syn_report -verbosereport -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8.sched.adb -f 
INFO-FLOW: Finish scheduling convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8.
Execute       set_default_model convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8 
Execute       bind -model convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.179 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.439 GB.
Execute       syn_report -verbosereport -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8.bind.adb -f 
INFO-FLOW: Finish binding convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convex_hull_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convex_hull_accel 
Execute       schedule -model convex_hull_accel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x_2'. Use bind_storage pragma to override this type.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_85_9': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.665 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.816 seconds; current allocated memory: 1.439 GB.
Execute       syn_report -verbosereport -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.sched.adb -f 
Command       db_write done; 0.108 sec.
INFO-FLOW: Finish scheduling convex_hull_accel.
Execute       set_default_model convex_hull_accel 
Execute       bind -model convex_hull_accel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.267 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.452 seconds; current allocated memory: 1.439 GB.
Execute       syn_report -verbosereport -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.273 sec.
Execute       db_write -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.bind.adb -f 
Command       db_write done; 0.14 sec.
INFO-FLOW: Finish binding convex_hull_accel.
Execute       get_model_list convex_hull_accel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2 
Execute       rtl_gen_preprocess convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 
Execute       rtl_gen_preprocess cross 
Execute       rtl_gen_preprocess convex_hull_accel_Pipeline_VITIS_LOOP_104_11 
Execute       rtl_gen_preprocess convex_hull_accel_Pipeline_VITIS_LOOP_118_13 
Execute       rtl_gen_preprocess convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16 
Execute       rtl_gen_preprocess convex_hull_accel_Pipeline_VITIS_LOOP_143_17 
Execute       rtl_gen_preprocess convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19 
Execute       rtl_gen_preprocess convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6 
Execute       rtl_gen_preprocess convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8 
Execute       rtl_gen_preprocess convex_hull_accel 
INFO-FLOW: Model list for RTL generation: convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2 convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 cross convex_hull_accel_Pipeline_VITIS_LOOP_104_11 convex_hull_accel_Pipeline_VITIS_LOOP_118_13 convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16 convex_hull_accel_Pipeline_VITIS_LOOP_143_17 convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19 convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6 convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8 convex_hull_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2 -top_prefix convex_hull_accel_ -sub_prefix convex_hull_accel_ -mg_file D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2' pipeline 'VITIS_LOOP_34_1_VITIS_LOOP_36_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2'.
Command       create_rtl_model done; 0.6 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.439 GB.
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2 -style xilinx -f -lang vhdl -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/vhdl/convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2 
Execute       gen_rtl convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2 -style xilinx -f -lang vlog -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/verilog/convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2 
Execute       syn_report -csynth -model convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2 -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2 -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2 -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2 -f -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2.adb 
Execute       db_write -model convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2 -bindview -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2 -p D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 -top_prefix convex_hull_accel_ -sub_prefix convex_hull_accel_ -mg_file D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4' pipeline 'VITIS_LOOP_47_3_VITIS_LOOP_49_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 1.439 GB.
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 -style xilinx -f -lang vhdl -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/vhdl/convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 
Execute       gen_rtl convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 -style xilinx -f -lang vlog -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/verilog/convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 
Execute       syn_report -csynth -model convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 -f -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4.adb 
Execute       db_write -model convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 -bindview -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 -p D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cross_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cross -top_prefix convex_hull_accel_ -sub_prefix convex_hull_accel_ -mg_file D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/cross_r.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_0': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cross_r'.
Command       create_rtl_model done; 0.154 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.583 seconds; current allocated memory: 1.439 GB.
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl cross -style xilinx -f -lang vhdl -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/vhdl/convex_hull_accel_cross_r 
Execute       gen_rtl cross -style xilinx -f -lang vlog -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/verilog/convex_hull_accel_cross_r 
Execute       syn_report -csynth -model cross -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/cross_r_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model cross -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/cross_r_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model cross -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/cross_r.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model cross -f -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/cross_r.adb 
Execute       db_write -model cross -bindview -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cross -p D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/cross_r 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convex_hull_accel_Pipeline_VITIS_LOOP_104_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model convex_hull_accel_Pipeline_VITIS_LOOP_104_11 -top_prefix convex_hull_accel_ -sub_prefix convex_hull_accel_ -mg_file D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_104_11.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convex_hull_accel_Pipeline_VITIS_LOOP_104_11'.
Command       create_rtl_model done; 58.072 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 35 seconds. CPU system time: 0 seconds. Elapsed time: 58.368 seconds; current allocated memory: 1.439 GB.
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl convex_hull_accel_Pipeline_VITIS_LOOP_104_11 -style xilinx -f -lang vhdl -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/vhdl/convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_104_11 
Command       gen_rtl done; 0.968 sec.
Execute       gen_rtl convex_hull_accel_Pipeline_VITIS_LOOP_104_11 -style xilinx -f -lang vlog -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/verilog/convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_104_11 
Command       gen_rtl done; 0.723 sec.
Execute       syn_report -csynth -model convex_hull_accel_Pipeline_VITIS_LOOP_104_11 -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/convex_hull_accel_Pipeline_VITIS_LOOP_104_11_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.239 sec.
Execute       syn_report -rtlxml -model convex_hull_accel_Pipeline_VITIS_LOOP_104_11 -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/convex_hull_accel_Pipeline_VITIS_LOOP_104_11_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.108 sec.
Execute       syn_report -verbosereport -model convex_hull_accel_Pipeline_VITIS_LOOP_104_11 -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_104_11.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 3.761 sec.
Execute       db_write -model convex_hull_accel_Pipeline_VITIS_LOOP_104_11 -f -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_104_11.adb 
Command       db_write done; 4.805 sec.
Execute       db_write -model convex_hull_accel_Pipeline_VITIS_LOOP_104_11 -bindview -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.148 sec.
Execute       gen_tb_info convex_hull_accel_Pipeline_VITIS_LOOP_104_11 -p D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_104_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convex_hull_accel_Pipeline_VITIS_LOOP_118_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model convex_hull_accel_Pipeline_VITIS_LOOP_118_13 -top_prefix convex_hull_accel_ -sub_prefix convex_hull_accel_ -mg_file D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_118_13.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convex_hull_accel_Pipeline_VITIS_LOOP_118_13'.
Command       create_rtl_model done; 56.858 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 42 seconds. CPU system time: 5 seconds. Elapsed time: 77.237 seconds; current allocated memory: 1.439 GB.
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl convex_hull_accel_Pipeline_VITIS_LOOP_118_13 -style xilinx -f -lang vhdl -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/vhdl/convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_118_13 
Command       gen_rtl done; 0.657 sec.
Execute       gen_rtl convex_hull_accel_Pipeline_VITIS_LOOP_118_13 -style xilinx -f -lang vlog -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/verilog/convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_118_13 
Command       gen_rtl done; 0.507 sec.
Execute       syn_report -csynth -model convex_hull_accel_Pipeline_VITIS_LOOP_118_13 -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/convex_hull_accel_Pipeline_VITIS_LOOP_118_13_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.187 sec.
Execute       syn_report -rtlxml -model convex_hull_accel_Pipeline_VITIS_LOOP_118_13 -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/convex_hull_accel_Pipeline_VITIS_LOOP_118_13_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model convex_hull_accel_Pipeline_VITIS_LOOP_118_13 -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_118_13.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 3.601 sec.
Execute       db_write -model convex_hull_accel_Pipeline_VITIS_LOOP_118_13 -f -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_118_13.adb 
Command       db_write done; 4.769 sec.
Execute       db_write -model convex_hull_accel_Pipeline_VITIS_LOOP_118_13 -bindview -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.158 sec.
Execute       gen_tb_info convex_hull_accel_Pipeline_VITIS_LOOP_118_13 -p D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_118_13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16 -top_prefix convex_hull_accel_ -sub_prefix convex_hull_accel_ -mg_file D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16' pipeline 'VITIS_LOOP_134_15_VITIS_LOOP_136_16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8 seconds. CPU system time: 4 seconds. Elapsed time: 19.561 seconds; current allocated memory: 1.439 GB.
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16 -style xilinx -f -lang vhdl -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/vhdl/convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16 
Execute       gen_rtl convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16 -style xilinx -f -lang vlog -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/verilog/convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16 
Execute       syn_report -csynth -model convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16 -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16 -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16 -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16 -f -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16.adb 
Execute       db_write -model convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16 -bindview -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16 -p D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convex_hull_accel_Pipeline_VITIS_LOOP_143_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model convex_hull_accel_Pipeline_VITIS_LOOP_143_17 -top_prefix convex_hull_accel_ -sub_prefix convex_hull_accel_ -mg_file D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_143_17.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convex_hull_accel_Pipeline_VITIS_LOOP_143_17' pipeline 'VITIS_LOOP_143_17' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convex_hull_accel_Pipeline_VITIS_LOOP_143_17'.
Command       create_rtl_model done; 0.106 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 1.439 GB.
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl convex_hull_accel_Pipeline_VITIS_LOOP_143_17 -style xilinx -f -lang vhdl -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/vhdl/convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_143_17 
Execute       gen_rtl convex_hull_accel_Pipeline_VITIS_LOOP_143_17 -style xilinx -f -lang vlog -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/verilog/convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_143_17 
Execute       syn_report -csynth -model convex_hull_accel_Pipeline_VITIS_LOOP_143_17 -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/convex_hull_accel_Pipeline_VITIS_LOOP_143_17_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model convex_hull_accel_Pipeline_VITIS_LOOP_143_17 -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/convex_hull_accel_Pipeline_VITIS_LOOP_143_17_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model convex_hull_accel_Pipeline_VITIS_LOOP_143_17 -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_143_17.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model convex_hull_accel_Pipeline_VITIS_LOOP_143_17 -f -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_143_17.adb 
Execute       db_write -model convex_hull_accel_Pipeline_VITIS_LOOP_143_17 -bindview -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convex_hull_accel_Pipeline_VITIS_LOOP_143_17 -p D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_143_17 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19 -top_prefix convex_hull_accel_ -sub_prefix convex_hull_accel_ -mg_file D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19' pipeline 'VITIS_LOOP_154_18_VITIS_LOOP_156_19' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19'.
Command       create_rtl_model done; 0.504 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.839 seconds; current allocated memory: 1.439 GB.
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19 -style xilinx -f -lang vhdl -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/vhdl/convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19 
Execute       gen_rtl convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19 -style xilinx -f -lang vlog -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/verilog/convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19 
Execute       syn_report -csynth -model convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19 -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19 -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19 -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19 -f -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19.adb 
Execute       db_write -model convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19 -bindview -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19 -p D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6 -top_prefix convex_hull_accel_ -sub_prefix convex_hull_accel_ -mg_file D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6' pipeline 'VITIS_LOOP_63_5_VITIS_LOOP_65_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 1.439 GB.
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6 -style xilinx -f -lang vhdl -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/vhdl/convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6 
Execute       gen_rtl convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6 -style xilinx -f -lang vlog -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/verilog/convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6 
Execute       syn_report -csynth -model convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6 -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6 -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6 -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6 -f -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6.adb 
Execute       db_write -model convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6 -bindview -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6 -p D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8 -top_prefix convex_hull_accel_ -sub_prefix convex_hull_accel_ -mg_file D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8' pipeline 'VITIS_LOOP_73_7_VITIS_LOOP_75_8' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8'.
Command       create_rtl_model done; 0.657 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.954 seconds; current allocated memory: 1.439 GB.
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8 -style xilinx -f -lang vhdl -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/vhdl/convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8 
Execute       gen_rtl convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8 -style xilinx -f -lang vlog -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/verilog/convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8 
Execute       syn_report -csynth -model convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8 -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8 -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8 -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8 -f -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8.adb 
Execute       db_write -model convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8 -bindview -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8 -p D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convex_hull_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model convex_hull_accel -top_prefix  -sub_prefix convex_hull_accel_ -mg_file D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'convex_hull_accel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convex_hull_accel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convex_hull_accel/in_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convex_hull_accel/out_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convex_hull_accel/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convex_hull_accel/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convex_hull_accel/hull_size' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convex_hull_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'rows', 'cols', 'hull_size' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'in_data' and 'out_data' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'mul_15s_15s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convex_hull_accel'.
INFO: [RTMG 210-278] Implementing memory 'convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_img_data_U(convex_hull_accel_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_img_data_U(convex_hull_accel_fifo_w8_d2_S)' using Shift Registers.
Command       create_rtl_model done; 1.098 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.427 seconds; current allocated memory: 1.439 GB.
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl convex_hull_accel -istop -style xilinx -f -lang vhdl -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/vhdl/convex_hull_accel 
Execute       gen_rtl convex_hull_accel -istop -style xilinx -f -lang vlog -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/verilog/convex_hull_accel 
Execute       syn_report -csynth -model convex_hull_accel -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/convex_hull_accel_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model convex_hull_accel -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/convex_hull_accel_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model convex_hull_accel -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.318 sec.
Execute       db_write -model convex_hull_accel -f -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.adb 
Command       db_write done; 0.175 sec.
Execute       db_write -model convex_hull_accel -bindview -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convex_hull_accel -p D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel 
Execute       export_constraint_db -f -tool general -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.constraint.tcl 
Execute       syn_report -designview -model convex_hull_accel -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.design.xml 
Command       syn_report done; 0.416 sec.
Execute       syn_report -csynthDesign -model convex_hull_accel -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth.rpt -MHOut D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -wcfg -model convex_hull_accel -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model convex_hull_accel -o D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.protoinst 
Execute       sc_get_clocks convex_hull_accel 
Execute       sc_get_portdomain convex_hull_accel 
INFO-FLOW: Model list for RTL component generation: convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2 convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 cross convex_hull_accel_Pipeline_VITIS_LOOP_104_11 convex_hull_accel_Pipeline_VITIS_LOOP_118_13 convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16 convex_hull_accel_Pipeline_VITIS_LOOP_143_17 convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19 convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6 convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8 convex_hull_accel
INFO-FLOW: Handling components in module [convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2] ... 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2.compgen.tcl 
INFO-FLOW: Found component convex_hull_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model convex_hull_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4] ... 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4.compgen.tcl 
INFO-FLOW: Found component convex_hull_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model convex_hull_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cross_r] ... 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/cross_r.compgen.tcl 
INFO-FLOW: Found component convex_hull_accel_mul_32s_32s_32_2_0.
INFO-FLOW: Append model convex_hull_accel_mul_32s_32s_32_2_0
INFO-FLOW: Handling components in module [convex_hull_accel_Pipeline_VITIS_LOOP_104_11] ... 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_104_11.compgen.tcl 
INFO-FLOW: Found component convex_hull_accel_sparsemux_9_2_32_1_1.
INFO-FLOW: Append model convex_hull_accel_sparsemux_9_2_32_1_1
INFO-FLOW: Handling components in module [convex_hull_accel_Pipeline_VITIS_LOOP_118_13] ... 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_118_13.compgen.tcl 
INFO-FLOW: Handling components in module [convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16] ... 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16.compgen.tcl 
INFO-FLOW: Found component convex_hull_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model convex_hull_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [convex_hull_accel_Pipeline_VITIS_LOOP_143_17] ... 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_143_17.compgen.tcl 
INFO-FLOW: Found component convex_hull_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model convex_hull_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19] ... 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19.compgen.tcl 
INFO-FLOW: Found component convex_hull_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model convex_hull_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6] ... 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6.compgen.tcl 
INFO-FLOW: Found component convex_hull_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model convex_hull_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8] ... 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8.compgen.tcl 
INFO-FLOW: Found component convex_hull_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model convex_hull_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [convex_hull_accel] ... 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.compgen.tcl 
INFO-FLOW: Found component convex_hull_accel_mul_15s_15s_15_1_1.
INFO-FLOW: Append model convex_hull_accel_mul_15s_15s_15_1_1
INFO-FLOW: Found component convex_hull_accel_mul_8ns_8ns_16_1_1.
INFO-FLOW: Append model convex_hull_accel_mul_8ns_8ns_16_1_1
INFO-FLOW: Found component convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component convex_hull_accel_fifo_w8_d2_S.
INFO-FLOW: Append model convex_hull_accel_fifo_w8_d2_S
INFO-FLOW: Found component convex_hull_accel_fifo_w8_d2_S.
INFO-FLOW: Append model convex_hull_accel_fifo_w8_d2_S
INFO-FLOW: Found component convex_hull_accel_gmem0_m_axi.
INFO-FLOW: Append model convex_hull_accel_gmem0_m_axi
INFO-FLOW: Found component convex_hull_accel_gmem1_m_axi.
INFO-FLOW: Append model convex_hull_accel_gmem1_m_axi
INFO-FLOW: Found component convex_hull_accel_control_s_axi.
INFO-FLOW: Append model convex_hull_accel_control_s_axi
INFO-FLOW: Found component convex_hull_accel_control_r_s_axi.
INFO-FLOW: Append model convex_hull_accel_control_r_s_axi
INFO-FLOW: Append model convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2
INFO-FLOW: Append model convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4
INFO-FLOW: Append model cross_r
INFO-FLOW: Append model convex_hull_accel_Pipeline_VITIS_LOOP_104_11
INFO-FLOW: Append model convex_hull_accel_Pipeline_VITIS_LOOP_118_13
INFO-FLOW: Append model convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16
INFO-FLOW: Append model convex_hull_accel_Pipeline_VITIS_LOOP_143_17
INFO-FLOW: Append model convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19
INFO-FLOW: Append model convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6
INFO-FLOW: Append model convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8
INFO-FLOW: Append model convex_hull_accel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: convex_hull_accel_flow_control_loop_pipe_sequential_init convex_hull_accel_flow_control_loop_pipe_sequential_init convex_hull_accel_mul_32s_32s_32_2_0 convex_hull_accel_sparsemux_9_2_32_1_1 convex_hull_accel_flow_control_loop_pipe_sequential_init convex_hull_accel_flow_control_loop_pipe_sequential_init convex_hull_accel_flow_control_loop_pipe_sequential_init convex_hull_accel_flow_control_loop_pipe_sequential_init convex_hull_accel_flow_control_loop_pipe_sequential_init convex_hull_accel_mul_15s_15s_15_1_1 convex_hull_accel_mul_8ns_8ns_16_1_1 convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W convex_hull_accel_fifo_w8_d2_S convex_hull_accel_fifo_w8_d2_S convex_hull_accel_gmem0_m_axi convex_hull_accel_gmem1_m_axi convex_hull_accel_control_s_axi convex_hull_accel_control_r_s_axi convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2 convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 cross_r convex_hull_accel_Pipeline_VITIS_LOOP_104_11 convex_hull_accel_Pipeline_VITIS_LOOP_118_13 convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16 convex_hull_accel_Pipeline_VITIS_LOOP_143_17 convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19 convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6 convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8 convex_hull_accel
INFO-FLOW: Generating D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model convex_hull_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model convex_hull_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model convex_hull_accel_mul_32s_32s_32_2_0
INFO-FLOW: To file: write model convex_hull_accel_sparsemux_9_2_32_1_1
INFO-FLOW: To file: write model convex_hull_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model convex_hull_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model convex_hull_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model convex_hull_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model convex_hull_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model convex_hull_accel_mul_15s_15s_15_1_1
INFO-FLOW: To file: write model convex_hull_accel_mul_8ns_8ns_16_1_1
INFO-FLOW: To file: write model convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model convex_hull_accel_fifo_w8_d2_S
INFO-FLOW: To file: write model convex_hull_accel_fifo_w8_d2_S
INFO-FLOW: To file: write model convex_hull_accel_gmem0_m_axi
INFO-FLOW: To file: write model convex_hull_accel_gmem1_m_axi
INFO-FLOW: To file: write model convex_hull_accel_control_s_axi
INFO-FLOW: To file: write model convex_hull_accel_control_r_s_axi
INFO-FLOW: To file: write model convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2
INFO-FLOW: To file: write model convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4
INFO-FLOW: To file: write model cross_r
INFO-FLOW: To file: write model convex_hull_accel_Pipeline_VITIS_LOOP_104_11
INFO-FLOW: To file: write model convex_hull_accel_Pipeline_VITIS_LOOP_118_13
INFO-FLOW: To file: write model convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16
INFO-FLOW: To file: write model convex_hull_accel_Pipeline_VITIS_LOOP_143_17
INFO-FLOW: To file: write model convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19
INFO-FLOW: To file: write model convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6
INFO-FLOW: To file: write model convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8
INFO-FLOW: To file: write model convex_hull_accel
INFO-FLOW: Generating D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.207 sec.
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.301 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/vhdl' dstVlogDir='D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/vlog' tclDir='D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db' modelList='convex_hull_accel_flow_control_loop_pipe_sequential_init
convex_hull_accel_flow_control_loop_pipe_sequential_init
convex_hull_accel_mul_32s_32s_32_2_0
convex_hull_accel_sparsemux_9_2_32_1_1
convex_hull_accel_flow_control_loop_pipe_sequential_init
convex_hull_accel_flow_control_loop_pipe_sequential_init
convex_hull_accel_flow_control_loop_pipe_sequential_init
convex_hull_accel_flow_control_loop_pipe_sequential_init
convex_hull_accel_flow_control_loop_pipe_sequential_init
convex_hull_accel_mul_15s_15s_15_1_1
convex_hull_accel_mul_8ns_8ns_16_1_1
convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W
convex_hull_accel_fifo_w8_d2_S
convex_hull_accel_fifo_w8_d2_S
convex_hull_accel_gmem0_m_axi
convex_hull_accel_gmem1_m_axi
convex_hull_accel_control_s_axi
convex_hull_accel_control_r_s_axi
convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2
convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4
cross_r
convex_hull_accel_Pipeline_VITIS_LOOP_104_11
convex_hull_accel_Pipeline_VITIS_LOOP_118_13
convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16
convex_hull_accel_Pipeline_VITIS_LOOP_143_17
convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19
convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6
convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8
convex_hull_accel
' expOnly='0'
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2.compgen.tcl 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4.compgen.tcl 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/cross_r.compgen.tcl 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_104_11.compgen.tcl 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_118_13.compgen.tcl 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16.compgen.tcl 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_143_17.compgen.tcl 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19.compgen.tcl 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6.compgen.tcl 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8.compgen.tcl 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.compgen.tcl 
Execute         source ./control.slave.tcl 
Execute         source ./control.slave.tcl 
Execute         source ./control_r.slave.tcl 
Command       ap_source done; 0.215 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.113 seconds; current allocated memory: 1.439 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='convex_hull_accel_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.5 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='convex_hull_accel_flow_control_loop_pipe_sequential_init
convex_hull_accel_flow_control_loop_pipe_sequential_init
convex_hull_accel_mul_32s_32s_32_2_0
convex_hull_accel_sparsemux_9_2_32_1_1
convex_hull_accel_flow_control_loop_pipe_sequential_init
convex_hull_accel_flow_control_loop_pipe_sequential_init
convex_hull_accel_flow_control_loop_pipe_sequential_init
convex_hull_accel_flow_control_loop_pipe_sequential_init
convex_hull_accel_flow_control_loop_pipe_sequential_init
convex_hull_accel_mul_15s_15s_15_1_1
convex_hull_accel_mul_8ns_8ns_16_1_1
convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W
convex_hull_accel_fifo_w8_d2_S
convex_hull_accel_fifo_w8_d2_S
convex_hull_accel_gmem0_m_axi
convex_hull_accel_gmem1_m_axi
convex_hull_accel_control_s_axi
convex_hull_accel_control_r_s_axi
convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2
convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4
cross_r
convex_hull_accel_Pipeline_VITIS_LOOP_104_11
convex_hull_accel_Pipeline_VITIS_LOOP_118_13
convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16
convex_hull_accel_Pipeline_VITIS_LOOP_143_17
convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19
convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6
convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8
convex_hull_accel
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/top-io-be.tcl 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.tbgen.tcl 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.compgen.dataonly.tcl 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.compgen.dataonly.tcl 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.compgen.dataonly.tcl 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.compgen.dataonly.tcl 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.rtl_wrap.cfg.tcl 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.compgen.dataonly.tcl 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2.tbgen.tcl 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4.tbgen.tcl 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/cross_r.tbgen.tcl 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_104_11.tbgen.tcl 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_118_13.tbgen.tcl 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16.tbgen.tcl 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_143_17.tbgen.tcl 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19.tbgen.tcl 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6.tbgen.tcl 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8.tbgen.tcl 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.tbgen.tcl 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.constraint.tcl 
Execute       sc_get_clocks convex_hull_accel 
Execute       source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_r_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control_r DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} report_dict {TOPINST convex_hull_accel MODULE2INSTS {convex_hull_accel convex_hull_accel convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2 grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621 convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630 convex_hull_accel_Pipeline_VITIS_LOOP_104_11 grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646 cross_r {grp_cross_r_fu_7320 grp_cross_r_fu_7270} convex_hull_accel_Pipeline_VITIS_LOOP_118_13 grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668 convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16 grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692 convex_hull_accel_Pipeline_VITIS_LOOP_143_17 grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698 convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19 grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714 convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6 grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723 convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8 grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729} INST2MODULE {convex_hull_accel convex_hull_accel grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621 convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2 grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630 convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646 convex_hull_accel_Pipeline_VITIS_LOOP_104_11 grp_cross_r_fu_7320 cross_r grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668 convex_hull_accel_Pipeline_VITIS_LOOP_118_13 grp_cross_r_fu_7270 cross_r grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692 convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16 grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698 convex_hull_accel_Pipeline_VITIS_LOOP_143_17 grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714 convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19 grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723 convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6 grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729 convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8} INSTDATA {convex_hull_accel {DEPTH 1 CHILDREN {grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621 grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630 grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646 grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668 grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692 grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698 grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714 grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723 grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729}} grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621 {DEPTH 2 CHILDREN {}} grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630 {DEPTH 2 CHILDREN {}} grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646 {DEPTH 2 CHILDREN grp_cross_r_fu_7320} grp_cross_r_fu_7320 {DEPTH 3 CHILDREN {}} grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668 {DEPTH 2 CHILDREN grp_cross_r_fu_7270} grp_cross_r_fu_7270 {DEPTH 3 CHILDREN {}} grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692 {DEPTH 2 CHILDREN {}} grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698 {DEPTH 2 CHILDREN {}} grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714 {DEPTH 2 CHILDREN {}} grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723 {DEPTH 2 CHILDREN {}} grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729 {DEPTH 2 CHILDREN {}}} MODULEDATA {convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_100_p2 SOURCE ./accel.cpp:34 VARIABLE add_ln34 LOOP VITIS_LOOP_34_1_VITIS_LOOP_36_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_262_p2 SOURCE ./accel.cpp:47 VARIABLE add_ln47 LOOP VITIS_LOOP_47_3_VITIS_LOOP_49_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1_fu_302_p2 SOURCE ./accel.cpp:47 VARIABLE add_ln47_1 LOOP VITIS_LOOP_47_3_VITIS_LOOP_49_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME count_3_fu_379_p2 SOURCE ./accel.cpp:54 VARIABLE count_3 LOOP VITIS_LOOP_47_3_VITIS_LOOP_49_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME c_1_fu_390_p2 SOURCE ./accel.cpp:49 VARIABLE c_1 LOOP VITIS_LOOP_47_3_VITIS_LOOP_49_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cross_r {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln8_fu_58_p2 SOURCE ./accel.cpp:8 VARIABLE sub_ln8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln8_1_fu_64_p2 SOURCE ./accel.cpp:8 VARIABLE sub_ln8_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_0_U17 SOURCE ./accel.cpp:8 VARIABLE mul_ln8 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln8_2_fu_70_p2 SOURCE ./accel.cpp:8 VARIABLE sub_ln8_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln8_3_fu_76_p2 SOURCE ./accel.cpp:8 VARIABLE sub_ln8_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_0_U18 SOURCE ./accel.cpp:8 VARIABLE mul_ln8_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln8_4_fu_82_p2 SOURCE ./accel.cpp:8 VARIABLE sub_ln8_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}}} AREA {DSP 6 BRAM 0 URAM 0}} convex_hull_accel_Pipeline_VITIS_LOOP_104_11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_2_fu_9487_p2 SOURCE ./accel.cpp:104 VARIABLE add_ln104_2 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_9505_p2 SOURCE ./accel.cpp:104 VARIABLE add_ln104 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_1_fu_9511_p2 SOURCE ./accel.cpp:104 VARIABLE add_ln104_1 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_127_fu_9517_p2 SOURCE ./accel.cpp:104 VARIABLE k_127 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_126_fu_9523_p2 SOURCE ./accel.cpp:104 VARIABLE k_126 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_125_fu_9529_p2 SOURCE ./accel.cpp:104 VARIABLE k_125 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_124_fu_9535_p2 SOURCE ./accel.cpp:104 VARIABLE k_124 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_123_fu_9541_p2 SOURCE ./accel.cpp:104 VARIABLE k_123 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_122_fu_9547_p2 SOURCE ./accel.cpp:104 VARIABLE k_122 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_121_fu_9553_p2 SOURCE ./accel.cpp:104 VARIABLE k_121 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_120_fu_9559_p2 SOURCE ./accel.cpp:104 VARIABLE k_120 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_119_fu_9565_p2 SOURCE ./accel.cpp:104 VARIABLE k_119 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_118_fu_9571_p2 SOURCE ./accel.cpp:104 VARIABLE k_118 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_117_fu_9577_p2 SOURCE ./accel.cpp:104 VARIABLE k_117 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_116_fu_9583_p2 SOURCE ./accel.cpp:104 VARIABLE k_116 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_115_fu_9589_p2 SOURCE ./accel.cpp:104 VARIABLE k_115 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_114_fu_9595_p2 SOURCE ./accel.cpp:104 VARIABLE k_114 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_113_fu_9601_p2 SOURCE ./accel.cpp:104 VARIABLE k_113 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_112_fu_9607_p2 SOURCE ./accel.cpp:104 VARIABLE k_112 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_111_fu_9613_p2 SOURCE ./accel.cpp:104 VARIABLE k_111 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_110_fu_9619_p2 SOURCE ./accel.cpp:104 VARIABLE k_110 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_109_fu_9625_p2 SOURCE ./accel.cpp:104 VARIABLE k_109 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_108_fu_9631_p2 SOURCE ./accel.cpp:104 VARIABLE k_108 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_107_fu_9637_p2 SOURCE ./accel.cpp:104 VARIABLE k_107 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_106_fu_9643_p2 SOURCE ./accel.cpp:104 VARIABLE k_106 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_105_fu_9649_p2 SOURCE ./accel.cpp:104 VARIABLE k_105 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_104_fu_9655_p2 SOURCE ./accel.cpp:104 VARIABLE k_104 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_103_fu_9661_p2 SOURCE ./accel.cpp:104 VARIABLE k_103 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_102_fu_9667_p2 SOURCE ./accel.cpp:104 VARIABLE k_102 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_101_fu_9673_p2 SOURCE ./accel.cpp:104 VARIABLE k_101 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_100_fu_9679_p2 SOURCE ./accel.cpp:104 VARIABLE k_100 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_99_fu_9685_p2 SOURCE ./accel.cpp:104 VARIABLE k_99 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_98_fu_9691_p2 SOURCE ./accel.cpp:104 VARIABLE k_98 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_97_fu_9697_p2 SOURCE ./accel.cpp:104 VARIABLE k_97 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_96_fu_9703_p2 SOURCE ./accel.cpp:104 VARIABLE k_96 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_95_fu_9709_p2 SOURCE ./accel.cpp:104 VARIABLE k_95 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_94_fu_9715_p2 SOURCE ./accel.cpp:104 VARIABLE k_94 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_93_fu_9721_p2 SOURCE ./accel.cpp:104 VARIABLE k_93 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_92_fu_9727_p2 SOURCE ./accel.cpp:104 VARIABLE k_92 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_91_fu_9733_p2 SOURCE ./accel.cpp:104 VARIABLE k_91 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_90_fu_9739_p2 SOURCE ./accel.cpp:104 VARIABLE k_90 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_89_fu_9745_p2 SOURCE ./accel.cpp:104 VARIABLE k_89 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_88_fu_9751_p2 SOURCE ./accel.cpp:104 VARIABLE k_88 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_87_fu_9757_p2 SOURCE ./accel.cpp:104 VARIABLE k_87 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_86_fu_9763_p2 SOURCE ./accel.cpp:104 VARIABLE k_86 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_85_fu_9769_p2 SOURCE ./accel.cpp:104 VARIABLE k_85 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_84_fu_9775_p2 SOURCE ./accel.cpp:104 VARIABLE k_84 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_83_fu_9781_p2 SOURCE ./accel.cpp:104 VARIABLE k_83 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_82_fu_9787_p2 SOURCE ./accel.cpp:104 VARIABLE k_82 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_81_fu_9793_p2 SOURCE ./accel.cpp:104 VARIABLE k_81 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_80_fu_9799_p2 SOURCE ./accel.cpp:104 VARIABLE k_80 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_79_fu_9805_p2 SOURCE ./accel.cpp:104 VARIABLE k_79 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_78_fu_9811_p2 SOURCE ./accel.cpp:104 VARIABLE k_78 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_77_fu_9817_p2 SOURCE ./accel.cpp:104 VARIABLE k_77 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_76_fu_9823_p2 SOURCE ./accel.cpp:104 VARIABLE k_76 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_75_fu_9829_p2 SOURCE ./accel.cpp:104 VARIABLE k_75 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_74_fu_9835_p2 SOURCE ./accel.cpp:104 VARIABLE k_74 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_73_fu_9841_p2 SOURCE ./accel.cpp:104 VARIABLE k_73 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_72_fu_9847_p2 SOURCE ./accel.cpp:104 VARIABLE k_72 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_71_fu_9853_p2 SOURCE ./accel.cpp:104 VARIABLE k_71 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_70_fu_9859_p2 SOURCE ./accel.cpp:104 VARIABLE k_70 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_69_fu_9865_p2 SOURCE ./accel.cpp:104 VARIABLE k_69 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_68_fu_9871_p2 SOURCE ./accel.cpp:104 VARIABLE k_68 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_67_fu_9877_p2 SOURCE ./accel.cpp:104 VARIABLE k_67 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_66_fu_9883_p2 SOURCE ./accel.cpp:104 VARIABLE k_66 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_65_fu_9889_p2 SOURCE ./accel.cpp:104 VARIABLE k_65 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_128_fu_12643_p2 SOURCE ./accel.cpp:113 VARIABLE k_128 LOOP VITIS_LOOP_104_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} convex_hull_accel_Pipeline_VITIS_LOOP_118_13 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln118_fu_9456_p2 SOURCE ./accel.cpp:118 VARIABLE add_ln118 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln118_1_fu_9462_p2 SOURCE ./accel.cpp:118 VARIABLE add_ln118_1 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_63_fu_9468_p2 SOURCE ./accel.cpp:118 VARIABLE k_63 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_62_fu_9474_p2 SOURCE ./accel.cpp:118 VARIABLE k_62 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_61_fu_9480_p2 SOURCE ./accel.cpp:118 VARIABLE k_61 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_60_fu_9486_p2 SOURCE ./accel.cpp:118 VARIABLE k_60 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_59_fu_9492_p2 SOURCE ./accel.cpp:118 VARIABLE k_59 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_58_fu_9498_p2 SOURCE ./accel.cpp:118 VARIABLE k_58 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_57_fu_9504_p2 SOURCE ./accel.cpp:118 VARIABLE k_57 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_56_fu_9510_p2 SOURCE ./accel.cpp:118 VARIABLE k_56 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_55_fu_9516_p2 SOURCE ./accel.cpp:118 VARIABLE k_55 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_54_fu_9522_p2 SOURCE ./accel.cpp:118 VARIABLE k_54 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_53_fu_9528_p2 SOURCE ./accel.cpp:118 VARIABLE k_53 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_52_fu_9534_p2 SOURCE ./accel.cpp:118 VARIABLE k_52 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_51_fu_9540_p2 SOURCE ./accel.cpp:118 VARIABLE k_51 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_50_fu_9546_p2 SOURCE ./accel.cpp:118 VARIABLE k_50 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_49_fu_9552_p2 SOURCE ./accel.cpp:118 VARIABLE k_49 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_48_fu_9558_p2 SOURCE ./accel.cpp:118 VARIABLE k_48 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_47_fu_9564_p2 SOURCE ./accel.cpp:118 VARIABLE k_47 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_46_fu_9570_p2 SOURCE ./accel.cpp:118 VARIABLE k_46 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_45_fu_9576_p2 SOURCE ./accel.cpp:118 VARIABLE k_45 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_44_fu_9582_p2 SOURCE ./accel.cpp:118 VARIABLE k_44 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_43_fu_9588_p2 SOURCE ./accel.cpp:118 VARIABLE k_43 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_42_fu_9594_p2 SOURCE ./accel.cpp:118 VARIABLE k_42 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_41_fu_9600_p2 SOURCE ./accel.cpp:118 VARIABLE k_41 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_40_fu_9606_p2 SOURCE ./accel.cpp:118 VARIABLE k_40 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_39_fu_9612_p2 SOURCE ./accel.cpp:118 VARIABLE k_39 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_38_fu_9618_p2 SOURCE ./accel.cpp:118 VARIABLE k_38 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_37_fu_9624_p2 SOURCE ./accel.cpp:118 VARIABLE k_37 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_36_fu_9630_p2 SOURCE ./accel.cpp:118 VARIABLE k_36 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_35_fu_9636_p2 SOURCE ./accel.cpp:118 VARIABLE k_35 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_34_fu_9642_p2 SOURCE ./accel.cpp:118 VARIABLE k_34 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_33_fu_9648_p2 SOURCE ./accel.cpp:118 VARIABLE k_33 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_32_fu_9654_p2 SOURCE ./accel.cpp:118 VARIABLE k_32 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_31_fu_9660_p2 SOURCE ./accel.cpp:118 VARIABLE k_31 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_30_fu_9666_p2 SOURCE ./accel.cpp:118 VARIABLE k_30 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_29_fu_9672_p2 SOURCE ./accel.cpp:118 VARIABLE k_29 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_28_fu_9678_p2 SOURCE ./accel.cpp:118 VARIABLE k_28 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_27_fu_9684_p2 SOURCE ./accel.cpp:118 VARIABLE k_27 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_26_fu_9690_p2 SOURCE ./accel.cpp:118 VARIABLE k_26 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_25_fu_9696_p2 SOURCE ./accel.cpp:118 VARIABLE k_25 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_24_fu_9702_p2 SOURCE ./accel.cpp:118 VARIABLE k_24 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_23_fu_9708_p2 SOURCE ./accel.cpp:118 VARIABLE k_23 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_22_fu_9714_p2 SOURCE ./accel.cpp:118 VARIABLE k_22 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_21_fu_9720_p2 SOURCE ./accel.cpp:118 VARIABLE k_21 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_20_fu_9726_p2 SOURCE ./accel.cpp:118 VARIABLE k_20 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_19_fu_9732_p2 SOURCE ./accel.cpp:118 VARIABLE k_19 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_18_fu_9738_p2 SOURCE ./accel.cpp:118 VARIABLE k_18 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_17_fu_9744_p2 SOURCE ./accel.cpp:118 VARIABLE k_17 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_16_fu_9750_p2 SOURCE ./accel.cpp:118 VARIABLE k_16 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_15_fu_9756_p2 SOURCE ./accel.cpp:118 VARIABLE k_15 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_14_fu_9762_p2 SOURCE ./accel.cpp:118 VARIABLE k_14 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_13_fu_9768_p2 SOURCE ./accel.cpp:118 VARIABLE k_13 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_12_fu_9774_p2 SOURCE ./accel.cpp:118 VARIABLE k_12 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_11_fu_9780_p2 SOURCE ./accel.cpp:118 VARIABLE k_11 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_10_fu_9786_p2 SOURCE ./accel.cpp:118 VARIABLE k_10 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_9_fu_9792_p2 SOURCE ./accel.cpp:118 VARIABLE k_9 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_8_fu_9798_p2 SOURCE ./accel.cpp:118 VARIABLE k_8 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_7_fu_9804_p2 SOURCE ./accel.cpp:118 VARIABLE k_7 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_6_fu_9810_p2 SOURCE ./accel.cpp:118 VARIABLE k_6 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_5_fu_9816_p2 SOURCE ./accel.cpp:118 VARIABLE k_5 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_4_fu_9822_p2 SOURCE ./accel.cpp:118 VARIABLE k_4 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_3_fu_9828_p2 SOURCE ./accel.cpp:118 VARIABLE k_3 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_2_fu_9834_p2 SOURCE ./accel.cpp:118 VARIABLE k_2 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_1_fu_9840_p2 SOURCE ./accel.cpp:118 VARIABLE k_1 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_64_fu_11890_p2 SOURCE ./accel.cpp:127 VARIABLE k_64 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln118_65_fu_11961_p2 SOURCE ./accel.cpp:118 VARIABLE add_ln118_65 LOOP VITIS_LOOP_118_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_fu_72_p2 SOURCE ./accel.cpp:134 VARIABLE add_ln134 LOOP VITIS_LOOP_134_15_VITIS_LOOP_136_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} convex_hull_accel_Pipeline_VITIS_LOOP_143_17 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_fu_238_p2 SOURCE ./accel.cpp:143 VARIABLE add_ln143 LOOP VITIS_LOOP_143_17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_104_p2 SOURCE ./accel.cpp:154 VARIABLE add_ln154 LOOP VITIS_LOOP_154_18_VITIS_LOOP_156_19 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_72_p2 SOURCE ./accel.cpp:63 VARIABLE add_ln63 LOOP VITIS_LOOP_63_5_VITIS_LOOP_65_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_104_p2 SOURCE ./accel.cpp:73 VARIABLE add_ln73 LOOP VITIS_LOOP_73_7_VITIS_LOOP_75_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} convex_hull_accel {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME in_img_data_fifo_U SOURCE ./accel.cpp:29 VARIABLE in_img_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 2 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_img_data_fifo_U SOURCE ./accel.cpp:30 VARIABLE out_img_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 2 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME pts_x_U SOURCE ./accel.cpp:44 VARIABLE pts_x LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME pts_x_1_U SOURCE ./accel.cpp:44 VARIABLE pts_x_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME pts_x_2_U SOURCE ./accel.cpp:44 VARIABLE pts_x_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME pts_x_3_U SOURCE ./accel.cpp:44 VARIABLE pts_x_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME pts_y_U SOURCE ./accel.cpp:44 VARIABLE pts_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME pts_y_1_U SOURCE ./accel.cpp:44 VARIABLE pts_y_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME pts_y_2_U SOURCE ./accel.cpp:44 VARIABLE pts_y_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME pts_y_3_U SOURCE ./accel.cpp:44 VARIABLE pts_y_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME hull_x_U SOURCE ./accel.cpp:99 VARIABLE hull_x LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME hull_x_1_U SOURCE ./accel.cpp:99 VARIABLE hull_x_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME hull_x_2_U SOURCE ./accel.cpp:99 VARIABLE hull_x_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME hull_x_3_U SOURCE ./accel.cpp:99 VARIABLE hull_x_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME hull_y_U SOURCE ./accel.cpp:99 VARIABLE hull_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME hull_y_1_U SOURCE ./accel.cpp:99 VARIABLE hull_y_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME hull_y_2_U SOURCE ./accel.cpp:99 VARIABLE hull_y_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME hull_y_3_U SOURCE ./accel.cpp:99 VARIABLE hull_y_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15s_15s_15_1_1_U96 SOURCE ./accel.cpp:34 VARIABLE mul_ln34 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_8ns_16_1_1_U97 SOURCE {} VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_838_p2 SOURCE ./accel.cpp:85 VARIABLE add_ln85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_2_fu_876_p2 SOURCE ./accel.cpp:85 VARIABLE add_ln85_2 LOOP VITIS_LOOP_85_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_fu_1015_p2 SOURCE ./accel.cpp:89 VARIABLE add_ln89 LOOP VITIS_LOOP_90_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE ram_1wnr PRAGMA {} RTLNAME grp_cross_r_fu_1481 SOURCE ./accel.cpp:90 VARIABLE pts_y_1_load_1 LOOP VITIS_LOOP_90_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ram_1wnr}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE ram_1wnr PRAGMA {} RTLNAME grp_cross_r_fu_1481 SOURCE ./accel.cpp:92 VARIABLE pts_y_load_6 LOOP VITIS_LOOP_90_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ram_1wnr}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE ram_1wnr PRAGMA {} RTLNAME grp_cross_r_fu_1481 SOURCE ./accel.cpp:92 VARIABLE pts_x_3_addr_3_write_ln92 LOOP VITIS_LOOP_90_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ram_1wnr}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_1054_p2 SOURCE ./accel.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_90_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln95_fu_1064_p2 SOURCE ./accel.cpp:95 VARIABLE add_ln95 LOOP VITIS_LOOP_85_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE ram_1wnr PRAGMA {} RTLNAME grp_cross_r_fu_1481 SOURCE ./accel.cpp:95 VARIABLE pts_x_2_addr_2_write_ln95 LOOP VITIS_LOOP_85_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ram_1wnr}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_1_fu_1092_p2 SOURCE ./accel.cpp:85 VARIABLE add_ln85_1 LOOP VITIS_LOOP_85_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME t_fu_1111_p2 SOURCE ./accel.cpp:117 VARIABLE t LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln118_fu_1118_p2 SOURCE ./accel.cpp:118 VARIABLE add_ln118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME hs_fu_1127_p2 SOURCE ./accel.cpp:130 VARIABLE hs LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 7 BRAM 4 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.4 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 12 seconds. CPU system time: 0 seconds. Elapsed time: 20.198 seconds; current allocated memory: 1.439 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for convex_hull_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for convex_hull_accel.
Execute       syn_report -model convex_hull_accel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 134.91 MHz
Command     autosyn done; 2010.87 sec.
Command   csynth_design done; 2387.84 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1574 seconds. CPU system time: 36 seconds. Elapsed time: 2387.84 seconds; current allocated memory: 1.338 GB.
Execute   export_design -flow syn -rtl verilog 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog 
Execute     config_export -flow=syn -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow syn -format ip_catalog -rtl verilog
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.205 sec.
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.282 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=convex_hull_accel xml_exists=0
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.rtl_wrap.cfg.tcl 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.rtl_wrap.cfg.tcl 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.rtl_wrap.cfg.tcl 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.tbgen.tcl 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.tbgen.tcl 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/global.setting.tcl 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to convex_hull_accel
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=7
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=29 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='convex_hull_accel_flow_control_loop_pipe_sequential_init
convex_hull_accel_flow_control_loop_pipe_sequential_init
convex_hull_accel_mul_32s_32s_32_2_0
convex_hull_accel_sparsemux_9_2_32_1_1
convex_hull_accel_flow_control_loop_pipe_sequential_init
convex_hull_accel_flow_control_loop_pipe_sequential_init
convex_hull_accel_flow_control_loop_pipe_sequential_init
convex_hull_accel_flow_control_loop_pipe_sequential_init
convex_hull_accel_flow_control_loop_pipe_sequential_init
convex_hull_accel_mul_15s_15s_15_1_1
convex_hull_accel_mul_8ns_8ns_16_1_1
convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W
convex_hull_accel_fifo_w8_d2_S
convex_hull_accel_fifo_w8_d2_S
convex_hull_accel_gmem0_m_axi
convex_hull_accel_gmem1_m_axi
convex_hull_accel_control_s_axi
convex_hull_accel_control_r_s_axi
convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2
convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4
cross_r
convex_hull_accel_Pipeline_VITIS_LOOP_104_11
convex_hull_accel_Pipeline_VITIS_LOOP_118_13
convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16
convex_hull_accel_Pipeline_VITIS_LOOP_143_17
convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19
convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6
convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8
convex_hull_accel
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/global.setting.tcl 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/global.setting.tcl 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/top-io-be.tcl 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.tbgen.tcl 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.compgen.dataonly.tcl 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.compgen.dataonly.tcl 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.compgen.dataonly.tcl 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.compgen.dataonly.tcl 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.rtl_wrap.cfg.tcl 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.compgen.dataonly.tcl 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2.tbgen.tcl 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4.tbgen.tcl 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/cross_r.tbgen.tcl 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_104_11.tbgen.tcl 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_118_13.tbgen.tcl 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16.tbgen.tcl 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_143_17.tbgen.tcl 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19.tbgen.tcl 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6.tbgen.tcl 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8.tbgen.tcl 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.tbgen.tcl 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.constraint.tcl 
Execute     sc_get_clocks convex_hull_accel 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/global.setting.tcl 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/global.setting.tcl 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to convex_hull_accel
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.tbgen.tcl 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.compgen.dataonly.tcl 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.compgen.dataonly.tcl 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.compgen.dataonly.tcl 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.compgen.dataonly.tcl 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.tbgen.tcl 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=convex_hull_accel
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.rtl_wrap.cfg.tcl 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.rtl_wrap.cfg.tcl 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.rtl_wrap.cfg.tcl 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.tbgen.tcl 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.tbgen.tcl 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/global.setting.tcl 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.constraint.tcl 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.211 sec.
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.28 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow syn -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow syn -rtl verilog'
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.364 sec.
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.488 sec.
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command     ap_part_info done; 0.163 sec.
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command     ap_part_info done; 0.169 sec.
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.constraint.tcl 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/convex_hull_accel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command     ap_part_info done; 0.166 sec.
INFO-FLOW: DBG:PUTS: read_platform_lib D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.352 sec.
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.462 sec.
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/autopilot.rtl.models.tcl 
Execute     source D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog syn exec D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/impl/verilog/implsyn.bat
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix convex_hull_accel_ TopModuleNoPrefix convex_hull_accel TopModuleWithPrefix convex_hull_accel' export_design_flow='syn' impl_dir='D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute     ap_part_info -quiet -data family -name xc7z020-clg400-1 
Command     ap_part_info done; 0.147 sec.
INFO-FLOW: DBG:PUTS:     writing export xml file: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0000026ACA7F793C' export_design_flow='syn' export_rpt='D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute     send_msg_by_id INFO @200-802@%s convex_hull.prj/sol1/impl/export.zip 
INFO: [HLS 200-802] Generated output file convex_hull.prj/sol1/impl/export.zip
Command   export_design done; 2427.39 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 32 seconds. CPU system time: 2 seconds. Elapsed time: 2427.39 seconds; current allocated memory: 0.000 MB.
Execute   cleanup_all 
Command   cleanup_all done; 7.201 sec.
