INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 21:39:42 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.070ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.210ns period=4.420ns})
  Destination:            lsq1/handshake_lsq_lsq1_core/stq_data_1_q_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.210ns period=4.420ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.420ns  (clk rise@4.420ns - clk rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 1.500ns (35.212%)  route 2.760ns (64.788%))
  Logic Levels:           11  (CARRY4=5 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.903 - 4.420 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1700, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X11Y139        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y139        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[0]/Q
                         net (fo=21, routed)          0.441     1.165    lsq1/handshake_lsq_lsq1_core/ldq_head_q[0]
    SLICE_X8Y139         LUT4 (Prop_lut4_I2_O)        0.043     1.208 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_6/O
                         net (fo=1, routed)           0.000     1.208    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_6_n_0
    SLICE_X8Y139         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.454 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.454    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.504 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.504    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     1.656 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_4/O[1]
                         net (fo=38, routed)          0.452     2.108    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_4_n_6
    SLICE_X11Y135        LUT4 (Prop_lut4_I2_O)        0.121     2.229 r  lsq1/handshake_lsq_lsq1_core/fullReg_i_9/O
                         net (fo=1, routed)           0.411     2.641    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/p_2_in
    SLICE_X11Y137        LUT6 (Prop_lut6_I5_O)        0.043     2.684 r  lsq1/handshake_lsq_lsq1_core/fullReg_i_4__0/O
                         net (fo=1, routed)           0.244     2.928    lsq1/handshake_lsq_lsq1_core/fullReg_i_4__0_n_0
    SLICE_X9Y136         LUT5 (Prop_lut5_I4_O)        0.043     2.971 r  lsq1/handshake_lsq_lsq1_core/fullReg_i_2__0/O
                         net (fo=17, routed)          0.268     3.238    lsq1/handshake_lsq_lsq1_core/lsq1_ldData_0_valid
    SLICE_X9Y133         LUT6 (Prop_lut6_I0_O)        0.043     3.281 r  lsq1/handshake_lsq_lsq1_core/stq_data_valid_0_q_i_8/O
                         net (fo=1, routed)           0.258     3.539    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_std_dispatcher/entry_port_options_0_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     3.815 r  lsq1/handshake_lsq_lsq1_core/stq_data_valid_0_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.815    lsq1/handshake_lsq_lsq1_core/stq_data_valid_0_q_reg_i_3_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     3.962 f  lsq1/handshake_lsq_lsq1_core/stq_data_valid_0_q_reg_i_4/O[3]
                         net (fo=2, routed)           0.263     4.225    lsq1/handshake_lsq_lsq1_core/stq_data_valid_0_q_reg_i_4_n_4
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.120     4.345 r  lsq1/handshake_lsq_lsq1_core/stq_data_1_q[31]_i_1/O
                         net (fo=32, routed)          0.423     4.768    lsq1/handshake_lsq_lsq1_core/stq_data_wen_1
    SLICE_X6Y136         FDRE                                         r  lsq1/handshake_lsq_lsq1_core/stq_data_1_q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.420     4.420 r  
                                                      0.000     4.420 r  clk (IN)
                         net (fo=1700, unset)         0.483     4.903    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X6Y136         FDRE                                         r  lsq1/handshake_lsq_lsq1_core/stq_data_1_q_reg[14]/C
                         clock pessimism              0.000     4.903    
                         clock uncertainty           -0.035     4.867    
    SLICE_X6Y136         FDRE (Setup_fdre_C_CE)      -0.169     4.698    lsq1/handshake_lsq_lsq1_core/stq_data_1_q_reg[14]
  -------------------------------------------------------------------
                         required time                          4.698    
                         arrival time                          -4.768    
  -------------------------------------------------------------------
                         slack                                 -0.070    




