{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 16,
   "id": "8f5ee6d9",
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "from tensorflow.keras.layers import Input, MaxPooling2D, Flatten\n",
    "from tensorflow.keras.models import Model\n",
    "from tensorflow.keras.regularizers import l1\n",
    "from tensorflow.keras.layers import Activation\n",
    "import time\n",
    "import os\n",
    "os.environ['XILINX_VITIS'] = '/tools/Xilinx/Vitis/2024.2'\n",
    "os.environ['PATH'] = '/tools/Xilinx/Vitis_HLS/2024.2/bin:' + os.environ['PATH']\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "d5f706cb",
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2025-04-06 17:04:19.639845: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcuda.so.1'; dlerror: libcuda.so.1: cannot open shared object file: No such file or directory\n",
      "2025-04-06 17:04:19.639859: W tensorflow/compiler/xla/stream_executor/cuda/cuda_driver.cc:265] failed call to cuInit: UNKNOWN ERROR (303)\n",
      "2025-04-06 17:04:19.639870: I tensorflow/compiler/xla/stream_executor/cuda/cuda_diagnostics.cc:156] kernel driver does not appear to be running on this host (theodoros-MS-7D75): /proc/driver/nvidia/version does not exist\n",
      "2025-04-06 17:04:19.640060: I tensorflow/core/platform/cpu_feature_guard.cc:193] This TensorFlow binary is optimized with oneAPI Deep Neural Network Library (oneDNN) to use the following CPU instructions in performance-critical operations:  AVX2 AVX512F AVX512_VNNI AVX512_BF16 FMA\n",
      "To enable them in other operations, rebuild TensorFlow with the appropriate compiler flags.\n"
     ]
    }
   ],
   "source": [
    "import tensorflow as tf\n",
    "from tensorflow.keras.utils import to_categorical\n",
    "\n",
    "# Load MNIST dataset\n",
    "(x_train, y_train), (x_test, y_test) = tf.keras.datasets.mnist.load_data()\n",
    "\n",
    "# Normalize the pixel values to [0, 1]\n",
    "x_train = x_train.astype(\"float32\") / 255.0\n",
    "x_test  = x_test.astype(\"float32\") / 255.0\n",
    "\n",
    "# Reshape to add channel dimension (28x28x1)\n",
    "x_train = x_train.reshape((-1, 28, 28, 1))\n",
    "x_test  = x_test.reshape((-1, 28, 28, 1))\n",
    "\n",
    "# Convert labels to one-hot encoding\n",
    "y_train = to_categorical(y_train, 10)\n",
    "y_test  = to_categorical(y_test, 10)\n",
    "\n",
    "# Split off a validation set\n",
    "from sklearn.model_selection import train_test_split\n",
    "x_train, x_val, y_train, y_val = train_test_split(x_train, y_train, test_size=0.1, random_state=42)\n",
    "\n",
    "# Create tf.data.Dataset objects (optional but recommended for performance)\n",
    "batch_size = 1024\n",
    "\n",
    "train_data = tf.data.Dataset.from_tensor_slices((x_train, y_train)).shuffle(10000).batch(batch_size)\n",
    "val_data   = tf.data.Dataset.from_tensor_slices((x_val, y_val)).batch(batch_size)\n",
    "test_data  = tf.data.Dataset.from_tensor_slices((x_test, y_test)).batch(batch_size)\n",
    "\n",
    "# Optional: set number of epochs\n",
    "n_epochs = 10\n",
    "\n",
    "input_shape = (28, 28, 1)\n",
    "n_classes = 10"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "c04d348d",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Adding convolutional block 0 with N=16 filters\n",
      "Adding convolutional block 1 with N=16 filters\n",
      "Adding convolutional block 2 with N=24 filters\n",
      "Adding dense block 0 with N=42 neurons\n",
      "Adding dense block 1 with N=64 neurons\n"
     ]
    }
   ],
   "source": [
    "from tensorflow.keras.layers import Conv2D, Dense, BatchNormalization\n",
    "\n",
    "\n",
    "\n",
    "filters_per_conv_layer = [16, 16, 24]\n",
    "neurons_per_dense_layer = [42, 64]\n",
    "\n",
    "x = x_in = Input(input_shape)\n",
    "\n",
    "for i, f in enumerate(filters_per_conv_layer):\n",
    "    print(('Adding convolutional block {} with N={} filters').format(i, f))\n",
    "    x = Conv2D(\n",
    "        int(f),\n",
    "        kernel_size=(3, 3),\n",
    "        strides=(1, 1),\n",
    "        kernel_initializer='lecun_uniform',\n",
    "        kernel_regularizer=l1(0.0001),\n",
    "        use_bias=False,\n",
    "        name='conv_{}'.format(i),\n",
    "    )(x)\n",
    "    x = BatchNormalization(name='bn_conv_{}'.format(i))(x)\n",
    "    x = Activation('relu', name='conv_act_%i' % i)(x)\n",
    "    x = MaxPooling2D(pool_size=(2, 2), name='pool_{}'.format(i))(x)\n",
    "x = Flatten()(x)\n",
    "\n",
    "for i, n in enumerate(neurons_per_dense_layer):\n",
    "    print(('Adding dense block {} with N={} neurons').format(i, n))\n",
    "    x = Dense(n, kernel_initializer='lecun_uniform', kernel_regularizer=l1(0.0001), name='dense_%i' % i, use_bias=False)(x)\n",
    "    x = BatchNormalization(name='bn_dense_{}'.format(i))(x)\n",
    "    x = Activation('relu', name='dense_act_%i' % i)(x)\n",
    "x = Dense(int(n_classes), name='output_dense')(x)\n",
    "x_out = Activation('softmax', name='output_softmax')(x)\n",
    "\n",
    "baseline_model = Model(inputs=[x_in], outputs=[x_out], name='keras_baseline')\n",
    "\n",
    "LOSS = tf.keras.losses.CategoricalCrossentropy()\n",
    "OPTIMIZER = tf.keras.optimizers.legacy.Adam(learning_rate=3e-3, beta_1=0.9, beta_2=0.999, epsilon=1e-07, amsgrad=True)\n",
    "\n",
    "baseline_model.compile(loss=LOSS, optimizer=OPTIMIZER, metrics=[\"accuracy\"])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "1073058e",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING:tensorflow:From /home/theodoros/Documents/AI_ON_FPGA/.venv/lib/python3.10/site-packages/qkeras/qtools/qgraph.py:189: Tensor.experimental_ref (from tensorflow.python.framework.ops) is deprecated and will be removed in a future version.\n",
      "Instructions for updating:\n",
      "Use ref() instead.\n",
      "{\n",
      "    \"source_quantizers\": [\n",
      "        {\n",
      "            \"quantizer_type\": \"quantized_bits\",\n",
      "            \"bits\": 16,\n",
      "            \"int_bits\": 6,\n",
      "            \"is_signed\": true\n",
      "        }\n",
      "    ],\n",
      "    \"conv_0\": {\n",
      "        \"layer_type\": \"Conv2D\",\n",
      "        \"input_quantizer_list\": [\n",
      "            {\n",
      "                \"quantizer_type\": \"quantized_bits\",\n",
      "                \"bits\": 16,\n",
      "                \"int_bits\": 6,\n",
      "                \"is_signed\": true\n",
      "            }\n",
      "        ],\n",
      "        \"weight_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"shape\": [\n",
      "                3,\n",
      "                3,\n",
      "                1,\n",
      "                16\n",
      "            ]\n",
      "        },\n",
      "        \"multiplier\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"op_type\": \"mul\"\n",
      "        },\n",
      "        \"accumulator\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"op_type\": \"add\"\n",
      "        },\n",
      "        \"output_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"shape\": [\n",
      "                -1,\n",
      "                26,\n",
      "                26,\n",
      "                16\n",
      "            ]\n",
      "        },\n",
      "        \"operation_count\": 97344\n",
      "    },\n",
      "    \"bn_conv_0\": {\n",
      "        \"layer_type\": \"BatchNormalization\",\n",
      "        \"input_quantizer_list\": [\n",
      "            {\n",
      "                \"quantizer_type\": \"floating_point\",\n",
      "                \"bits\": 16\n",
      "            }\n",
      "        ],\n",
      "        \"gamma_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16\n",
      "        },\n",
      "        \"beta_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16\n",
      "        },\n",
      "        \"mean_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16\n",
      "        },\n",
      "        \"variance_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16\n",
      "        },\n",
      "        \"internal_divide_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"op_type\": \"mul\"\n",
      "        },\n",
      "        \"internal_multiplier\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"op_type\": \"mul\"\n",
      "        },\n",
      "        \"internal_accumulator\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"op_type\": \"add\"\n",
      "        },\n",
      "        \"output_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"shape\": [\n",
      "                -1,\n",
      "                26,\n",
      "                26,\n",
      "                16\n",
      "            ]\n",
      "        }\n",
      "    },\n",
      "    \"conv_act_0\": {\n",
      "        \"layer_type\": \"Activation\",\n",
      "        \"input_quantizer_list\": [\n",
      "            {\n",
      "                \"quantizer_type\": \"floating_point\",\n",
      "                \"bits\": 16\n",
      "            }\n",
      "        ],\n",
      "        \"output_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"shape\": [\n",
      "                -1,\n",
      "                26,\n",
      "                26,\n",
      "                16\n",
      "            ]\n",
      "        },\n",
      "        \"operation_count\": 10816\n",
      "    },\n",
      "    \"pool_0\": {\n",
      "        \"layer_type\": \"MaxPooling2D\",\n",
      "        \"input_quantizer_list\": [\n",
      "            {\n",
      "                \"quantizer_type\": \"floating_point\",\n",
      "                \"bits\": 16\n",
      "            }\n",
      "        ],\n",
      "        \"output_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"shape\": [\n",
      "                -1,\n",
      "                13,\n",
      "                13,\n",
      "                16\n",
      "            ]\n",
      "        },\n",
      "        \"operation_count\": 10816\n",
      "    },\n",
      "    \"conv_1\": {\n",
      "        \"layer_type\": \"Conv2D\",\n",
      "        \"input_quantizer_list\": [\n",
      "            {\n",
      "                \"quantizer_type\": \"floating_point\",\n",
      "                \"bits\": 16\n",
      "            }\n",
      "        ],\n",
      "        \"weight_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"shape\": [\n",
      "                3,\n",
      "                3,\n",
      "                16,\n",
      "                16\n",
      "            ]\n",
      "        },\n",
      "        \"multiplier\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"op_type\": \"mul\"\n",
      "        },\n",
      "        \"accumulator\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"op_type\": \"add\"\n",
      "        },\n",
      "        \"output_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"shape\": [\n",
      "                -1,\n",
      "                11,\n",
      "                11,\n",
      "                16\n",
      "            ]\n",
      "        },\n",
      "        \"operation_count\": 278784\n",
      "    },\n",
      "    \"bn_conv_1\": {\n",
      "        \"layer_type\": \"BatchNormalization\",\n",
      "        \"input_quantizer_list\": [\n",
      "            {\n",
      "                \"quantizer_type\": \"floating_point\",\n",
      "                \"bits\": 16\n",
      "            }\n",
      "        ],\n",
      "        \"gamma_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16\n",
      "        },\n",
      "        \"beta_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16\n",
      "        },\n",
      "        \"mean_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16\n",
      "        },\n",
      "        \"variance_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16\n",
      "        },\n",
      "        \"internal_divide_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"op_type\": \"mul\"\n",
      "        },\n",
      "        \"internal_multiplier\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"op_type\": \"mul\"\n",
      "        },\n",
      "        \"internal_accumulator\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"op_type\": \"add\"\n",
      "        },\n",
      "        \"output_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"shape\": [\n",
      "                -1,\n",
      "                11,\n",
      "                11,\n",
      "                16\n",
      "            ]\n",
      "        }\n",
      "    },\n",
      "    \"conv_act_1\": {\n",
      "        \"layer_type\": \"Activation\",\n",
      "        \"input_quantizer_list\": [\n",
      "            {\n",
      "                \"quantizer_type\": \"floating_point\",\n",
      "                \"bits\": 16\n",
      "            }\n",
      "        ],\n",
      "        \"output_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"shape\": [\n",
      "                -1,\n",
      "                11,\n",
      "                11,\n",
      "                16\n",
      "            ]\n",
      "        },\n",
      "        \"operation_count\": 1936\n",
      "    },\n",
      "    \"pool_1\": {\n",
      "        \"layer_type\": \"MaxPooling2D\",\n",
      "        \"input_quantizer_list\": [\n",
      "            {\n",
      "                \"quantizer_type\": \"floating_point\",\n",
      "                \"bits\": 16\n",
      "            }\n",
      "        ],\n",
      "        \"output_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"shape\": [\n",
      "                -1,\n",
      "                5,\n",
      "                5,\n",
      "                16\n",
      "            ]\n",
      "        },\n",
      "        \"operation_count\": 1936\n",
      "    },\n",
      "    \"conv_2\": {\n",
      "        \"layer_type\": \"Conv2D\",\n",
      "        \"input_quantizer_list\": [\n",
      "            {\n",
      "                \"quantizer_type\": \"floating_point\",\n",
      "                \"bits\": 16\n",
      "            }\n",
      "        ],\n",
      "        \"weight_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"shape\": [\n",
      "                3,\n",
      "                3,\n",
      "                16,\n",
      "                24\n",
      "            ]\n",
      "        },\n",
      "        \"multiplier\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"op_type\": \"mul\"\n",
      "        },\n",
      "        \"accumulator\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"op_type\": \"add\"\n",
      "        },\n",
      "        \"output_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"shape\": [\n",
      "                -1,\n",
      "                3,\n",
      "                3,\n",
      "                24\n",
      "            ]\n",
      "        },\n",
      "        \"operation_count\": 31104\n",
      "    },\n",
      "    \"bn_conv_2\": {\n",
      "        \"layer_type\": \"BatchNormalization\",\n",
      "        \"input_quantizer_list\": [\n",
      "            {\n",
      "                \"quantizer_type\": \"floating_point\",\n",
      "                \"bits\": 16\n",
      "            }\n",
      "        ],\n",
      "        \"gamma_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16\n",
      "        },\n",
      "        \"beta_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16\n",
      "        },\n",
      "        \"mean_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16\n",
      "        },\n",
      "        \"variance_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16\n",
      "        },\n",
      "        \"internal_divide_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"op_type\": \"mul\"\n",
      "        },\n",
      "        \"internal_multiplier\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"op_type\": \"mul\"\n",
      "        },\n",
      "        \"internal_accumulator\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"op_type\": \"add\"\n",
      "        },\n",
      "        \"output_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"shape\": [\n",
      "                -1,\n",
      "                3,\n",
      "                3,\n",
      "                24\n",
      "            ]\n",
      "        }\n",
      "    },\n",
      "    \"conv_act_2\": {\n",
      "        \"layer_type\": \"Activation\",\n",
      "        \"input_quantizer_list\": [\n",
      "            {\n",
      "                \"quantizer_type\": \"floating_point\",\n",
      "                \"bits\": 16\n",
      "            }\n",
      "        ],\n",
      "        \"output_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"shape\": [\n",
      "                -1,\n",
      "                3,\n",
      "                3,\n",
      "                24\n",
      "            ]\n",
      "        },\n",
      "        \"operation_count\": 216\n",
      "    },\n",
      "    \"pool_2\": {\n",
      "        \"layer_type\": \"MaxPooling2D\",\n",
      "        \"input_quantizer_list\": [\n",
      "            {\n",
      "                \"quantizer_type\": \"floating_point\",\n",
      "                \"bits\": 16\n",
      "            }\n",
      "        ],\n",
      "        \"output_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"shape\": [\n",
      "                -1,\n",
      "                1,\n",
      "                1,\n",
      "                24\n",
      "            ]\n",
      "        },\n",
      "        \"operation_count\": 216\n",
      "    },\n",
      "    \"flatten\": {\n",
      "        \"layer_type\": \"Flatten\",\n",
      "        \"input_quantizer_list\": [\n",
      "            {\n",
      "                \"quantizer_type\": \"floating_point\",\n",
      "                \"bits\": 16\n",
      "            }\n",
      "        ],\n",
      "        \"output_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"shape\": [\n",
      "                -1,\n",
      "                24\n",
      "            ]\n",
      "        },\n",
      "        \"operation_count\": 24\n",
      "    },\n",
      "    \"dense_0\": {\n",
      "        \"layer_type\": \"Dense\",\n",
      "        \"input_quantizer_list\": [\n",
      "            {\n",
      "                \"quantizer_type\": \"floating_point\",\n",
      "                \"bits\": 16\n",
      "            }\n",
      "        ],\n",
      "        \"weight_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"shape\": [\n",
      "                24,\n",
      "                42\n",
      "            ]\n",
      "        },\n",
      "        \"multiplier\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"op_type\": \"mul\"\n",
      "        },\n",
      "        \"accumulator\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"op_type\": \"add\"\n",
      "        },\n",
      "        \"output_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"shape\": [\n",
      "                -1,\n",
      "                42\n",
      "            ]\n",
      "        },\n",
      "        \"operation_count\": 1008\n",
      "    },\n",
      "    \"bn_dense_0\": {\n",
      "        \"layer_type\": \"BatchNormalization\",\n",
      "        \"input_quantizer_list\": [\n",
      "            {\n",
      "                \"quantizer_type\": \"floating_point\",\n",
      "                \"bits\": 16\n",
      "            }\n",
      "        ],\n",
      "        \"gamma_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16\n",
      "        },\n",
      "        \"beta_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16\n",
      "        },\n",
      "        \"mean_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16\n",
      "        },\n",
      "        \"variance_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16\n",
      "        },\n",
      "        \"internal_divide_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"op_type\": \"mul\"\n",
      "        },\n",
      "        \"internal_multiplier\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"op_type\": \"mul\"\n",
      "        },\n",
      "        \"internal_accumulator\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"op_type\": \"add\"\n",
      "        },\n",
      "        \"output_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"shape\": [\n",
      "                -1,\n",
      "                42\n",
      "            ]\n",
      "        }\n",
      "    },\n",
      "    \"dense_act_0\": {\n",
      "        \"layer_type\": \"Activation\",\n",
      "        \"input_quantizer_list\": [\n",
      "            {\n",
      "                \"quantizer_type\": \"floating_point\",\n",
      "                \"bits\": 16\n",
      "            }\n",
      "        ],\n",
      "        \"output_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"shape\": [\n",
      "                -1,\n",
      "                42\n",
      "            ]\n",
      "        },\n",
      "        \"operation_count\": 42\n",
      "    },\n",
      "    \"dense_1\": {\n",
      "        \"layer_type\": \"Dense\",\n",
      "        \"input_quantizer_list\": [\n",
      "            {\n",
      "                \"quantizer_type\": \"floating_point\",\n",
      "                \"bits\": 16\n",
      "            }\n",
      "        ],\n",
      "        \"weight_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"shape\": [\n",
      "                42,\n",
      "                64\n",
      "            ]\n",
      "        },\n",
      "        \"multiplier\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"op_type\": \"mul\"\n",
      "        },\n",
      "        \"accumulator\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"op_type\": \"add\"\n",
      "        },\n",
      "        \"output_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"shape\": [\n",
      "                -1,\n",
      "                64\n",
      "            ]\n",
      "        },\n",
      "        \"operation_count\": 2688\n",
      "    },\n",
      "    \"bn_dense_1\": {\n",
      "        \"layer_type\": \"BatchNormalization\",\n",
      "        \"input_quantizer_list\": [\n",
      "            {\n",
      "                \"quantizer_type\": \"floating_point\",\n",
      "                \"bits\": 16\n",
      "            }\n",
      "        ],\n",
      "        \"gamma_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16\n",
      "        },\n",
      "        \"beta_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16\n",
      "        },\n",
      "        \"mean_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16\n",
      "        },\n",
      "        \"variance_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16\n",
      "        },\n",
      "        \"internal_divide_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"op_type\": \"mul\"\n",
      "        },\n",
      "        \"internal_multiplier\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"op_type\": \"mul\"\n",
      "        },\n",
      "        \"internal_accumulator\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"op_type\": \"add\"\n",
      "        },\n",
      "        \"output_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"shape\": [\n",
      "                -1,\n",
      "                64\n",
      "            ]\n",
      "        }\n",
      "    },\n",
      "    \"dense_act_1\": {\n",
      "        \"layer_type\": \"Activation\",\n",
      "        \"input_quantizer_list\": [\n",
      "            {\n",
      "                \"quantizer_type\": \"floating_point\",\n",
      "                \"bits\": 16\n",
      "            }\n",
      "        ],\n",
      "        \"output_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"shape\": [\n",
      "                -1,\n",
      "                64\n",
      "            ]\n",
      "        },\n",
      "        \"operation_count\": 64\n",
      "    },\n",
      "    \"output_dense\": {\n",
      "        \"layer_type\": \"Dense\",\n",
      "        \"input_quantizer_list\": [\n",
      "            {\n",
      "                \"quantizer_type\": \"floating_point\",\n",
      "                \"bits\": 16\n",
      "            }\n",
      "        ],\n",
      "        \"weight_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"shape\": [\n",
      "                64,\n",
      "                10\n",
      "            ]\n",
      "        },\n",
      "        \"bias_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"shape\": 10\n",
      "        },\n",
      "        \"multiplier\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"op_type\": \"mul\"\n",
      "        },\n",
      "        \"accumulator\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"op_type\": \"add\"\n",
      "        },\n",
      "        \"output_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"shape\": [\n",
      "                -1,\n",
      "                10\n",
      "            ]\n",
      "        },\n",
      "        \"operation_count\": 640\n",
      "    },\n",
      "    \"output_softmax\": {\n",
      "        \"layer_type\": \"Activation\",\n",
      "        \"input_quantizer_list\": [\n",
      "            {\n",
      "                \"quantizer_type\": \"floating_point\",\n",
      "                \"bits\": 16\n",
      "            }\n",
      "        ],\n",
      "        \"output_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"shape\": [\n",
      "                -1,\n",
      "                10\n",
      "            ]\n",
      "        },\n",
      "        \"operation_count\": 10\n",
      "    }\n",
      "}\n",
      "{'bn_conv_0': {'energy': {'inputs': 0.0,\n",
      "                          'op_cost': 23795.2,\n",
      "                          'outputs': 0.0,\n",
      "                          'parameters': 0.0},\n",
      "               'total': 0.0},\n",
      " 'bn_conv_1': {'energy': {'inputs': 0.0,\n",
      "                          'op_cost': 4259.2,\n",
      "                          'outputs': 0.0,\n",
      "                          'parameters': 0.0},\n",
      "               'total': 0.0},\n",
      " 'bn_conv_2': {'energy': {'inputs': 0.0,\n",
      "                          'op_cost': 475.2,\n",
      "                          'outputs': 0.0,\n",
      "                          'parameters': 0.0},\n",
      "               'total': 0.0},\n",
      " 'bn_dense_0': {'energy': {'inputs': 0.0,\n",
      "                           'op_cost': 92.4,\n",
      "                           'outputs': 0.0,\n",
      "                           'parameters': 0.0},\n",
      "                'total': 0.0},\n",
      " 'bn_dense_1': {'energy': {'inputs': 0.0,\n",
      "                           'op_cost': 140.8,\n",
      "                           'outputs': 0.0,\n",
      "                           'parameters': 0.0},\n",
      "                'total': 0.0},\n",
      " 'conv_0': {'energy': {'inputs': 745.54,\n",
      "                       'op_cost': 146016.0,\n",
      "                       'outputs': 0.0,\n",
      "                       'parameters': 0.0},\n",
      "            'total': 146761.54},\n",
      " 'conv_1': {'energy': {'inputs': 0.0,\n",
      "                       'op_cost': 418176.0,\n",
      "                       'outputs': 0.0,\n",
      "                       'parameters': 0.0},\n",
      "            'total': 418176.0},\n",
      " 'conv_2': {'energy': {'inputs': 0.0,\n",
      "                       'op_cost': 46656.0,\n",
      "                       'outputs': 0.0,\n",
      "                       'parameters': 0.0},\n",
      "            'total': 46656.0},\n",
      " 'conv_act_0': {'energy': {'inputs': 0.0,\n",
      "                           'op_cost': 0.0,\n",
      "                           'outputs': 0.0,\n",
      "                           'parameters': 0.0},\n",
      "                'total': 0.0},\n",
      " 'conv_act_1': {'energy': {'inputs': 0.0,\n",
      "                           'op_cost': 0.0,\n",
      "                           'outputs': 0.0,\n",
      "                           'parameters': 0.0},\n",
      "                'total': 0.0},\n",
      " 'conv_act_2': {'energy': {'inputs': 0.0,\n",
      "                           'op_cost': 0.0,\n",
      "                           'outputs': 0.0,\n",
      "                           'parameters': 0.0},\n",
      "                'total': 0.0},\n",
      " 'dense_0': {'energy': {'inputs': 0.0,\n",
      "                        'op_cost': 1512.0,\n",
      "                        'outputs': 0.0,\n",
      "                        'parameters': 0.0},\n",
      "             'total': 1512.0},\n",
      " 'dense_1': {'energy': {'inputs': 0.0,\n",
      "                        'op_cost': 4032.0,\n",
      "                        'outputs': 0.0,\n",
      "                        'parameters': 0.0},\n",
      "             'total': 4032.0},\n",
      " 'dense_act_0': {'energy': {'inputs': 0.0,\n",
      "                            'op_cost': 0.0,\n",
      "                            'outputs': 0.0,\n",
      "                            'parameters': 0.0},\n",
      "                 'total': 0.0},\n",
      " 'dense_act_1': {'energy': {'inputs': 0.0,\n",
      "                            'op_cost': 0.0,\n",
      "                            'outputs': 0.0,\n",
      "                            'parameters': 0.0},\n",
      "                 'total': 0.0},\n",
      " 'flatten': {'energy': {'inputs': 0.0,\n",
      "                        'op_cost': 0.0,\n",
      "                        'outputs': 0.0,\n",
      "                        'parameters': 0.0},\n",
      "             'total': 0.0},\n",
      " 'output_dense': {'energy': {'inputs': 0.0,\n",
      "                             'op_cost': 960.0,\n",
      "                             'outputs': 0.0,\n",
      "                             'parameters': 0.0},\n",
      "                  'total': 960.0},\n",
      " 'output_softmax': {'energy': {'inputs': 0.0,\n",
      "                               'op_cost': 0.0,\n",
      "                               'outputs': 11.41,\n",
      "                               'parameters': 0.0},\n",
      "                    'total': 11.41},\n",
      " 'pool_0': {'energy': {'inputs': 0.0,\n",
      "                       'op_cost': 0.0,\n",
      "                       'outputs': 0.0,\n",
      "                       'parameters': 0.0},\n",
      "            'total': 0.0},\n",
      " 'pool_1': {'energy': {'inputs': 0.0,\n",
      "                       'op_cost': 0.0,\n",
      "                       'outputs': 0.0,\n",
      "                       'parameters': 0.0},\n",
      "            'total': 0.0},\n",
      " 'pool_2': {'energy': {'inputs': 0.0,\n",
      "                       'op_cost': 0.0,\n",
      "                       'outputs': 0.0,\n",
      "                       'parameters': 0.0},\n",
      "            'total': 0.0}}\n",
      "\n",
      "Total energy: 0.618108 uJ\n"
     ]
    }
   ],
   "source": [
    "from qkeras import print_qstats\n",
    "\n",
    "# for automatic quantization\n",
    "import pprint\n",
    "from qkeras.autoqkeras import *\n",
    "from qkeras import *\n",
    "from qkeras.utils import model_quantize\n",
    "\n",
    "from qkeras.qtools import run_qtools\n",
    "from qkeras.qtools import settings as qtools_settings\n",
    "from tensorflow_model_optimization.python.core.sparsity.keras import pruning_wrapper\n",
    "from qkeras import quantized_bits\n",
    "from qkeras import QDense, QActivation\n",
    "\n",
    "q = run_qtools.QTools(\n",
    "    baseline_model,\n",
    "    process=\"horowitz\",\n",
    "    source_quantizers=[quantized_bits(16, 5, 1)],\n",
    "    is_inference=True,\n",
    "    weights_path=None,\n",
    "    keras_quantizer=\"fp16\",\n",
    "    keras_accumulator=\"fp16\",\n",
    "    for_reference=False,\n",
    ")\n",
    "q.qtools_stats_print()\n",
    "\n",
    "energy_dict = q.pe(\n",
    "    weights_on_memory=\"fixed\", activations_on_memory=\"fixed\", min_sram_size=8 * 16 * 1024 * 1024, rd_wr_on_io=False\n",
    ")\n",
    "\n",
    "# get stats of energy distribution in each layer\n",
    "energy_profile = q.extract_energy_profile(qtools_settings.cfg.include_energy, energy_dict)\n",
    "# extract sum of energy of each layer according to the rule specified in\n",
    "# qtools_settings.cfg.include_energy\n",
    "total_energy = q.extract_energy_sum(qtools_settings.cfg.include_energy, energy_dict)\n",
    "\n",
    "pprint.pprint(energy_profile)\n",
    "print()\n",
    "\n",
    "print(\"Total energy: {:.6f} uJ\".format(total_energy / 1000000.0))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "d665e33f",
   "metadata": {},
   "outputs": [],
   "source": [
    "# These are the quantizers we'll test in the bayesian optimization\n",
    "quantization_config = {\n",
    "    \"kernel\": {\n",
    "        \"quantized_bits(2,0,1,alpha=1.0)\": 2,\n",
    "        \"quantized_bits(4,0,1,alpha=1.0)\": 4,\n",
    "        \"quantized_bits(6,0,1,alpha=1.0)\": 6,\n",
    "        \"quantized_bits(8,0,1,alpha=1.0)\": 8,\n",
    "    },\n",
    "    \"bias\": {\n",
    "        \"quantized_bits(2,0,1,alpha=1.0)\": 2,\n",
    "        \"quantized_bits(4,0,1,alpha=1.0)\": 4,\n",
    "        \"quantized_bits(6,0,1,alpha=1.0)\": 6,\n",
    "        \"quantized_bits(8,0,1,alpha=1.0)\": 8,\n",
    "    },\n",
    "    \"activation\": {\n",
    "        \"quantized_relu(3,1)\": 3,\n",
    "        \"quantized_relu(4,2)\": 4,\n",
    "        \"quantized_relu(8,2)\": 8,\n",
    "        \"quantized_relu(8,4)\": 8,\n",
    "        \"quantized_relu(16,6)\": 16,\n",
    "    },\n",
    "    \"linear\": {\n",
    "        \"quantized_bits(2,0,1,alpha=1.0)\": 2,\n",
    "        \"quantized_bits(4,0,1,alpha=1.0)\": 4,\n",
    "        \"quantized_bits(6,0,1,alpha=1.0)\": 6,\n",
    "        \"quantized_bits(8,0,1,alpha=1.0)\": 8,\n",
    "    },\n",
    "}\n",
    "\n",
    "\n",
    "# These are the layer types we will quantize\n",
    "limit = {\n",
    "    \"conv\": [8, 8, 16],\n",
    "    \"dense\": [8, 8, 16],\n",
    "    \"act\": [16]\n",
    "}\n",
    "\n",
    "\n",
    "# Use this if you want to minimize the model bit size\n",
    "goal_bits = {\n",
    "    \"type\": \"bits\",\n",
    "    \"params\": {\n",
    "        \"delta_p\": 8.0,  # We tolerate up to a +8% accuracy change\n",
    "        \"delta_n\": 8.0,  # We tolerate down to a -8% accuracy change\n",
    "        \"rate\": 2.0,  # We want a x2 times smaller model\n",
    "        \"stress\": 1.0,  # Force the reference model size to be smaller by setting stress<1\n",
    "        \"input_bits\": 8,\n",
    "        \"output_bits\": 8,\n",
    "        \"ref_bits\": 8,\n",
    "        \"config\": {\"default\": [\"parameters\", \"activations\"]},\n",
    "    },\n",
    "}\n",
    "\n",
    "# Use this if you want to minimize the model energy consumption\n",
    "goal_energy = {\n",
    "    \"type\": \"energy\",\n",
    "    \"params\": {\n",
    "        \"delta_p\": 8.0,\n",
    "        \"delta_n\": 8.0,\n",
    "        \"rate\": 2.0,\n",
    "        \"stress\": 1.0,\n",
    "        \"process\": \"horowitz\",\n",
    "        \"parameters_on_memory\": [\"sram\", \"sram\"],\n",
    "        \"activations_on_memory\": [\"sram\", \"sram\"],\n",
    "        \"rd_wr_on_io\": [False, False],\n",
    "        \"min_sram_size\": [0, 0],\n",
    "        \"source_quantizers\": [\"fp32\"],\n",
    "        \"reference_internal\": \"int8\",\n",
    "        \"reference_accumulator\": \"int32\",\n",
    "    },\n",
    "}\n",
    "\n",
    "run_config = {\n",
    "    \"goal\": goal_energy,\n",
    "    \"quantization_config\": quantization_config,\n",
    "    \"learning_rate_optimizer\": False,\n",
    "    \"transfer_weights\": False,  # Randomely initialize weights\n",
    "    \"mode\": \"bayesian\",  # This can be bayesian,random,hyperband\n",
    "    \"seed\": 42,\n",
    "    \"limit\": limit,\n",
    "    \"tune_filters\": \"layer\",\n",
    "    \"tune_filters_exceptions\": \"^output\",\n",
    "    \"distribution_strategy\": None,\n",
    "    \"max_trials\": 25,  # Let's just do 5 trials for this demonstrator, ideally you should do as many as possible\n",
    "}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "4f86536d",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Trial 25 Complete [00h 00m 13s]\n",
      "val_score: 0.842816174030304\n",
      "\n",
      "Best val_score So Far: 0.9898042678833008\n",
      "Total elapsed time: 00h 12m 00s\n"
     ]
    }
   ],
   "source": [
    "from qkeras.autoqkeras import AutoQKeras\n",
    "autoqk = AutoQKeras(\n",
    "    model=baseline_model,\n",
    "    output_dir=\"autoqk_results\",\n",
    "    **run_config\n",
    ")\n",
    "\n",
    "space = autoqk.tuner.oracle.get_space()\n",
    "print(\"\\n🔍 Registered hyperparameters:\")\n",
    "for hp in space.space:\n",
    "    print(f\"• {hp.name}: {hp.values}\")\n",
    "\n",
    "\n",
    "autoqk.fit(\n",
    "    x=train_data,\n",
    "    validation_data=val_data,\n",
    "    epochs=15  # Or however many you want for each trial\n",
    ")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "a6d5180d",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "learning_rate: 0.003000000026077032\n",
      "Model: \"keras_baseline\"\n",
      "_________________________________________________________________\n",
      " Layer (type)                Output Shape              Param #   \n",
      "=================================================================\n",
      " input_1 (InputLayer)        [(None, 28, 28, 1)]       0         \n",
      "                                                                 \n",
      " conv_0 (QConv2D)            (None, 26, 26, 8)         72        \n",
      "                                                                 \n",
      " bn_conv_0 (BatchNormalizati  (None, 26, 26, 8)        32        \n",
      " on)                                                             \n",
      "                                                                 \n",
      " conv_act_0 (QActivation)    (None, 26, 26, 8)         0         \n",
      "                                                                 \n",
      " pool_0 (MaxPooling2D)       (None, 13, 13, 8)         0         \n",
      "                                                                 \n",
      " conv_1 (QConv2D)            (None, 11, 11, 16)        1152      \n",
      "                                                                 \n",
      " bn_conv_1 (BatchNormalizati  (None, 11, 11, 16)       64        \n",
      " on)                                                             \n",
      "                                                                 \n",
      " conv_act_1 (QActivation)    (None, 11, 11, 16)        0         \n",
      "                                                                 \n",
      " pool_1 (MaxPooling2D)       (None, 5, 5, 16)          0         \n",
      "                                                                 \n",
      " conv_2 (QConv2D)            (None, 3, 3, 18)          2592      \n",
      "                                                                 \n",
      " bn_conv_2 (BatchNormalizati  (None, 3, 3, 18)         72        \n",
      " on)                                                             \n",
      "                                                                 \n",
      " conv_act_2 (QActivation)    (None, 3, 3, 18)          0         \n",
      "                                                                 \n",
      " pool_2 (MaxPooling2D)       (None, 1, 1, 18)          0         \n",
      "                                                                 \n",
      " flatten (Flatten)           (None, 18)                0         \n",
      "                                                                 \n",
      " dense_0 (QDense)            (None, 84)                1512      \n",
      "                                                                 \n",
      " bn_dense_0 (BatchNormalizat  (None, 84)               336       \n",
      " ion)                                                            \n",
      "                                                                 \n",
      " dense_act_0 (QActivation)   (None, 84)                0         \n",
      "                                                                 \n",
      " dense_1 (QDense)            (None, 96)                8064      \n",
      "                                                                 \n",
      " bn_dense_1 (BatchNormalizat  (None, 96)               384       \n",
      " ion)                                                            \n",
      "                                                                 \n",
      " dense_act_1 (QActivation)   (None, 96)                0         \n",
      "                                                                 \n",
      " output_dense (Dense)        (None, 10)                970       \n",
      "                                                                 \n",
      " output_softmax (Activation)  (None, 10)               0         \n",
      "                                                                 \n",
      "=================================================================\n",
      "Total params: 15,250\n",
      "Trainable params: 14,806\n",
      "Non-trainable params: 444\n",
      "_________________________________________________________________\n",
      "stats: delta_p=0.08 delta_n=0.08 rate=2.0 trial_size=270469 reference_size=309427\n",
      "       delta=1.55%\n",
      "Total Cost Reduction:\n",
      "       270469 vs 309427 (-12.59%)\n",
      "conv_0               f=8 quantized_bits(8,0,1,alpha=1.0) \n",
      "bn_conv_0            is normal keras bn layer\n",
      "conv_act_0           quantized_relu(8,4)\n",
      "conv_1               f=16 quantized_bits(8,0,1,alpha=1.0) \n",
      "bn_conv_1            is normal keras bn layer\n",
      "conv_act_1           quantized_relu(8,4)\n",
      "conv_2               f=18 quantized_bits(8,0,1,alpha=1.0) \n",
      "bn_conv_2            is normal keras bn layer\n",
      "conv_act_2           quantized_relu(8,4)\n",
      "dense_0              u=84 quantized_bits(4,0,1,alpha=1.0) \n",
      "bn_dense_0           is normal keras bn layer\n",
      "dense_act_0          quantized_relu(8,2)\n",
      "dense_1              u=96 quantized_bits(4,0,1,alpha=1.0) \n",
      "bn_dense_1           is normal keras bn layer\n",
      "dense_act_1          quantized_relu(8,2)\n",
      "\n",
      "conv_0               f=8 quantized_bits(8,0,1,alpha=1.0) \n",
      "bn_conv_0            is normal keras bn layer\n",
      "conv_act_0           quantized_relu(8,4)\n",
      "conv_1               f=16 quantized_bits(8,0,1,alpha=1.0) \n",
      "bn_conv_1            is normal keras bn layer\n",
      "conv_act_1           quantized_relu(8,4)\n",
      "conv_2               f=18 quantized_bits(8,0,1,alpha=1.0) \n",
      "bn_conv_2            is normal keras bn layer\n",
      "conv_act_2           quantized_relu(8,4)\n",
      "dense_0              u=84 quantized_bits(4,0,1,alpha=1.0) \n",
      "bn_dense_0           is normal keras bn layer\n",
      "dense_act_0          quantized_relu(8,2)\n",
      "dense_1              u=96 quantized_bits(4,0,1,alpha=1.0) \n",
      "bn_dense_1           is normal keras bn layer\n",
      "dense_act_1          quantized_relu(8,2)\n",
      "\n",
      "Epoch 1/10\n",
      "53/53 [==============================] - 3s 40ms/step - loss: 0.4996 - acc: 0.8960 - trial: 270469.0000 - score: 0.9099 - val_loss: 0.8567 - val_acc: 0.7713 - val_trial: 270469.0000 - val_score: 0.7833 - lr: 0.0030\n",
      "Epoch 2/10\n",
      "53/53 [==============================] - 2s 37ms/step - loss: 0.2453 - acc: 0.9700 - trial: 270469.0000 - score: 0.9850 - val_loss: 0.3775 - val_acc: 0.9283 - val_trial: 270469.0000 - val_score: 0.9428 - lr: 0.0030\n",
      "Epoch 3/10\n",
      "53/53 [==============================] - 2s 39ms/step - loss: 0.2006 - acc: 0.9766 - trial: 270469.0000 - score: 0.9917 - val_loss: 0.4730 - val_acc: 0.8903 - val_trial: 270469.0000 - val_score: 0.9042 - lr: 0.0030\n",
      "Epoch 4/10\n",
      "53/53 [==============================] - 2s 37ms/step - loss: 0.1727 - acc: 0.9794 - trial: 270469.0000 - score: 0.9946 - val_loss: 0.5162 - val_acc: 0.8680 - val_trial: 270469.0000 - val_score: 0.8815 - lr: 0.0030\n",
      "Epoch 5/10\n",
      "53/53 [==============================] - ETA: 0s - loss: 0.1548 - acc: 0.9812 - trial: 270469.0000 - score: 0.9964\n",
      "Epoch 5: ReduceLROnPlateau reducing learning rate to 0.001500000013038516.\n",
      "53/53 [==============================] - 2s 38ms/step - loss: 0.1548 - acc: 0.9812 - trial: 270469.0000 - score: 0.9964 - val_loss: 0.4867 - val_acc: 0.8782 - val_trial: 270469.0000 - val_score: 0.8918 - lr: 0.0030\n",
      "Epoch 6/10\n",
      "53/53 [==============================] - 2s 38ms/step - loss: 0.1353 - acc: 0.9851 - trial: 270469.0000 - score: 1.0004 - val_loss: 0.2425 - val_acc: 0.9577 - val_trial: 270469.0000 - val_score: 0.9725 - lr: 0.0015\n",
      "Epoch 7/10\n",
      "53/53 [==============================] - 2s 38ms/step - loss: 0.1264 - acc: 0.9861 - trial: 270469.0000 - score: 1.0014 - val_loss: 0.2047 - val_acc: 0.9625 - val_trial: 270469.0000 - val_score: 0.9774 - lr: 0.0015\n",
      "Epoch 8/10\n",
      "53/53 [==============================] - 2s 38ms/step - loss: 0.1197 - acc: 0.9869 - trial: 270469.0000 - score: 1.0022 - val_loss: 0.1781 - val_acc: 0.9698 - val_trial: 270469.0000 - val_score: 0.9849 - lr: 0.0015\n",
      "Epoch 9/10\n",
      "53/53 [==============================] - 2s 38ms/step - loss: 0.1155 - acc: 0.9876 - trial: 270469.0000 - score: 1.0029 - val_loss: 0.1935 - val_acc: 0.9657 - val_trial: 270469.0000 - val_score: 0.9807 - lr: 0.0015\n",
      "Epoch 10/10\n",
      "53/53 [==============================] - 2s 37ms/step - loss: 0.1120 - acc: 0.9880 - trial: 270469.0000 - score: 1.0033 - val_loss: 0.1601 - val_acc: 0.9720 - val_trial: 270469.0000 - val_score: 0.9871 - lr: 0.0015\n",
      "\n",
      " It took 0.3471328337987264 minutes to train!\n",
      "\n"
     ]
    }
   ],
   "source": [
    "aqmodel = autoqk.get_best_model()\n",
    "print_qmodel_summary(aqmodel)\n",
    "\n",
    "# Train for the full epochs\n",
    "callbacks = [\n",
    "    tf.keras.callbacks.EarlyStopping(patience=10, verbose=1),\n",
    "    tf.keras.callbacks.ReduceLROnPlateau(monitor='val_loss', factor=0.5, patience=3, verbose=1),\n",
    "]\n",
    "\n",
    "start = time.time()\n",
    "history = aqmodel.fit(train_data, epochs=n_epochs, validation_data=val_data, callbacks=callbacks, verbose=1)\n",
    "end = time.time()\n",
    "print('\\n It took {} minutes to train!\\n'.format((end - start) / 60.0))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "5b0b2dff",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Model: \"model\"\n",
      "_________________________________________________________________\n",
      " Layer (type)                Output Shape              Param #   \n",
      "=================================================================\n",
      " input_1 (InputLayer)        [(None, 28, 28, 1)]       0         \n",
      "                                                                 \n",
      " conv_0 (QConv2D)            (None, 26, 26, 8)         72        \n",
      "                                                                 \n",
      " bn_conv_0 (BatchNormalizati  (None, 26, 26, 8)        32        \n",
      " on)                                                             \n",
      "                                                                 \n",
      " conv_act_0 (QActivation)    (None, 26, 26, 8)         0         \n",
      "                                                                 \n",
      " pool_0 (MaxPooling2D)       (None, 13, 13, 8)         0         \n",
      "                                                                 \n",
      " conv_1 (QConv2D)            (None, 11, 11, 16)        1152      \n",
      "                                                                 \n",
      " bn_conv_1 (BatchNormalizati  (None, 11, 11, 16)       64        \n",
      " on)                                                             \n",
      "                                                                 \n",
      " conv_act_1 (QActivation)    (None, 11, 11, 16)        0         \n",
      "                                                                 \n",
      " pool_1 (MaxPooling2D)       (None, 5, 5, 16)          0         \n",
      "                                                                 \n",
      " conv_2 (QConv2D)            (None, 3, 3, 18)          2592      \n",
      "                                                                 \n",
      " bn_conv_2 (BatchNormalizati  (None, 3, 3, 18)         72        \n",
      " on)                                                             \n",
      "                                                                 \n",
      " conv_act_2 (QActivation)    (None, 3, 3, 18)          0         \n",
      "                                                                 \n",
      " pool_2 (MaxPooling2D)       (None, 1, 1, 18)          0         \n",
      "                                                                 \n",
      " flatten (Flatten)           (None, 18)                0         \n",
      "                                                                 \n",
      " dense_0 (QDense)            (None, 84)                1512      \n",
      "                                                                 \n",
      " bn_dense_0 (BatchNormalizat  (None, 84)               336       \n",
      " ion)                                                            \n",
      "                                                                 \n",
      " dense_act_0 (QActivation)   (None, 84)                0         \n",
      "                                                                 \n",
      " dense_1 (QDense)            (None, 96)                8064      \n",
      "                                                                 \n",
      " bn_dense_1 (BatchNormalizat  (None, 96)               384       \n",
      " ion)                                                            \n",
      "                                                                 \n",
      " dense_act_1 (QActivation)   (None, 96)                0         \n",
      "                                                                 \n",
      " output_dense (Dense)        (None, 10)                970       \n",
      "                                                                 \n",
      " output_softmax (Activation)  (None, 10)               0         \n",
      "                                                                 \n",
      "=================================================================\n",
      "Total params: 15,250\n",
      "Trainable params: 14,806\n",
      "Non-trainable params: 444\n",
      "_________________________________________________________________\n",
      "conv_0               f=8 quantized_bits(8,0,1,alpha=1.0) \n",
      "bn_conv_0            is normal keras bn layer\n",
      "conv_act_0           quantized_relu(8,4)\n",
      "conv_1               f=16 quantized_bits(8,0,1,alpha=1.0) \n",
      "bn_conv_1            is normal keras bn layer\n",
      "conv_act_1           quantized_relu(8,4)\n",
      "conv_2               f=18 quantized_bits(8,0,1,alpha=1.0) \n",
      "bn_conv_2            is normal keras bn layer\n",
      "conv_act_2           quantized_relu(8,4)\n",
      "dense_0              u=84 quantized_bits(4,0,1,alpha=1.0) \n",
      "bn_dense_0           is normal keras bn layer\n",
      "dense_act_0          quantized_relu(8,2)\n",
      "dense_1              u=96 quantized_bits(4,0,1,alpha=1.0) \n",
      "bn_dense_1           is normal keras bn layer\n",
      "dense_act_1          quantized_relu(8,2)\n",
      "\n"
     ]
    }
   ],
   "source": [
    "# This model has some remnants from the optimization procedure attached to it, so let's define a new one\n",
    "aqmodel.save_weights(\"autoqkeras_cnn_weights.h5\")\n",
    "\n",
    "layers = [l for l in aqmodel.layers]\n",
    "x = layers[0].output\n",
    "for i in range(1, len(layers)):\n",
    "    x = layers[i](x)\n",
    "\n",
    "new_model = Model(inputs=[layers[0].input], outputs=[x])\n",
    "LOSS = tf.keras.losses.CategoricalCrossentropy()\n",
    "OPTIMIZER = tf.keras.optimizers.Adam(learning_rate=3e-3, beta_1=0.9, beta_2=0.999, epsilon=1e-07, amsgrad=True)\n",
    "\n",
    "new_model.compile(loss=LOSS, optimizer=OPTIMIZER, metrics=[\"accuracy\"])\n",
    "new_model.summary()\n",
    "new_model.load_weights(\"autoqkeras_cnn_weights.h5\")\n",
    "print_qmodel_summary(new_model)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "2200f12e",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Interpreting Model\n",
      "Topology:\n",
      "Layer name: input_1, layer type: InputLayer, input shapes: [[None, 28, 28, 1]], output shape: [None, 28, 28, 1]\n",
      "Layer name: conv_0, layer type: QConv2D, input shapes: [[None, 28, 28, 1]], output shape: [None, 26, 26, 8]\n",
      "Layer name: bn_conv_0, layer type: BatchNormalization, input shapes: [[None, 26, 26, 8]], output shape: [None, 26, 26, 8]\n",
      "Layer name: conv_act_0, layer type: Activation, input shapes: [[None, 26, 26, 8]], output shape: [None, 26, 26, 8]\n",
      "Layer name: pool_0, layer type: MaxPooling2D, input shapes: [[None, 26, 26, 8]], output shape: [None, 13, 13, 8]\n",
      "Layer name: conv_1, layer type: QConv2D, input shapes: [[None, 13, 13, 8]], output shape: [None, 11, 11, 16]\n",
      "Layer name: bn_conv_1, layer type: BatchNormalization, input shapes: [[None, 11, 11, 16]], output shape: [None, 11, 11, 16]\n",
      "Layer name: conv_act_1, layer type: Activation, input shapes: [[None, 11, 11, 16]], output shape: [None, 11, 11, 16]\n",
      "Layer name: pool_1, layer type: MaxPooling2D, input shapes: [[None, 11, 11, 16]], output shape: [None, 5, 5, 16]\n",
      "Layer name: conv_2, layer type: QConv2D, input shapes: [[None, 5, 5, 16]], output shape: [None, 3, 3, 18]\n",
      "Layer name: bn_conv_2, layer type: BatchNormalization, input shapes: [[None, 3, 3, 18]], output shape: [None, 3, 3, 18]\n",
      "Layer name: conv_act_2, layer type: Activation, input shapes: [[None, 3, 3, 18]], output shape: [None, 3, 3, 18]\n",
      "Layer name: pool_2, layer type: MaxPooling2D, input shapes: [[None, 3, 3, 18]], output shape: [None, 1, 1, 18]\n",
      "Layer name: flatten, layer type: Reshape, input shapes: [[None, 1, 1, 18]], output shape: [None, 18]\n",
      "Layer name: dense_0, layer type: QDense, input shapes: [[None, 18]], output shape: [None, 84]\n",
      "Layer name: bn_dense_0, layer type: BatchNormalization, input shapes: [[None, 84]], output shape: [None, 84]\n",
      "Layer name: dense_act_0, layer type: Activation, input shapes: [[None, 84]], output shape: [None, 84]\n",
      "Layer name: dense_1, layer type: QDense, input shapes: [[None, 84]], output shape: [None, 96]\n",
      "Layer name: bn_dense_1, layer type: BatchNormalization, input shapes: [[None, 96]], output shape: [None, 96]\n",
      "Layer name: dense_act_1, layer type: Activation, input shapes: [[None, 96]], output shape: [None, 96]\n",
      "Layer name: output_dense, layer type: Dense, input shapes: [[None, 96]], output shape: [None, 10]\n",
      "Layer name: output_softmax, layer type: Softmax, input shapes: [[None, 10]], output shape: [None, 10]\n",
      "Model\n",
      "  Precision:         ap_fixed<16,6>\n",
      "  ReuseFactor:       2\n",
      "  Strategy:          Latency\n",
      "  BramFactor:        1000000000\n",
      "  TraceOutput:       False\n",
      "LayerName\n",
      "  input_1\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "  conv_0\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "      weight:        fixed<8,1,TRN,WRAP,0>\n",
      "      bias:          auto\n",
      "  conv_0_linear\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "  bn_conv_0\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "      scale:         auto\n",
      "      bias:          auto\n",
      "  conv_act_0\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        ufixed<8,4,RND_CONV,SAT,0>\n",
      "  pool_0\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "  conv_1\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "      weight:        fixed<8,1,TRN,WRAP,0>\n",
      "      bias:          auto\n",
      "  conv_1_linear\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "  bn_conv_1\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "      scale:         auto\n",
      "      bias:          auto\n",
      "  conv_act_1\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        ufixed<8,4,RND_CONV,SAT,0>\n",
      "  pool_1\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "  conv_2\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "      weight:        fixed<8,1,TRN,WRAP,0>\n",
      "      bias:          auto\n",
      "  conv_2_linear\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "  bn_conv_2\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "      scale:         auto\n",
      "      bias:          auto\n",
      "  conv_act_2\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        ufixed<8,4,RND_CONV,SAT,0>\n",
      "  pool_2\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "  flatten\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "  dense_0\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "      weight:        fixed<4,1,TRN,WRAP,0>\n",
      "      bias:          auto\n",
      "  dense_0_linear\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "  bn_dense_0\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "      scale:         auto\n",
      "      bias:          auto\n",
      "  dense_act_0\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        ufixed<8,2,RND_CONV,SAT,0>\n",
      "  dense_1\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "      weight:        fixed<4,1,TRN,WRAP,0>\n",
      "      bias:          auto\n",
      "  dense_1_linear\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "  bn_dense_1\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "      scale:         auto\n",
      "      bias:          auto\n",
      "  dense_act_1\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        ufixed<8,2,RND_CONV,SAT,0>\n",
      "  output_dense\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "      weight:        auto\n",
      "      bias:          auto\n",
      "  output_dense_linear\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "  output_softmax\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "    Strategy:        Stable\n",
      "Interpreting Model\n",
      "Topology:\n",
      "Layer name: input_1, layer type: InputLayer, input shapes: [[None, 28, 28, 1]], output shape: [None, 28, 28, 1]\n",
      "Layer name: conv_0, layer type: QConv2D, input shapes: [[None, 28, 28, 1]], output shape: [None, 26, 26, 8]\n",
      "Layer name: bn_conv_0, layer type: BatchNormalization, input shapes: [[None, 26, 26, 8]], output shape: [None, 26, 26, 8]\n",
      "Layer name: conv_act_0, layer type: Activation, input shapes: [[None, 26, 26, 8]], output shape: [None, 26, 26, 8]\n",
      "Layer name: pool_0, layer type: MaxPooling2D, input shapes: [[None, 26, 26, 8]], output shape: [None, 13, 13, 8]\n",
      "Layer name: conv_1, layer type: QConv2D, input shapes: [[None, 13, 13, 8]], output shape: [None, 11, 11, 16]\n",
      "Layer name: bn_conv_1, layer type: BatchNormalization, input shapes: [[None, 11, 11, 16]], output shape: [None, 11, 11, 16]\n",
      "Layer name: conv_act_1, layer type: Activation, input shapes: [[None, 11, 11, 16]], output shape: [None, 11, 11, 16]\n",
      "Layer name: pool_1, layer type: MaxPooling2D, input shapes: [[None, 11, 11, 16]], output shape: [None, 5, 5, 16]\n",
      "Layer name: conv_2, layer type: QConv2D, input shapes: [[None, 5, 5, 16]], output shape: [None, 3, 3, 18]\n",
      "Layer name: bn_conv_2, layer type: BatchNormalization, input shapes: [[None, 3, 3, 18]], output shape: [None, 3, 3, 18]\n",
      "Layer name: conv_act_2, layer type: Activation, input shapes: [[None, 3, 3, 18]], output shape: [None, 3, 3, 18]\n",
      "Layer name: pool_2, layer type: MaxPooling2D, input shapes: [[None, 3, 3, 18]], output shape: [None, 1, 1, 18]\n",
      "Layer name: flatten, layer type: Reshape, input shapes: [[None, 1, 1, 18]], output shape: [None, 18]\n",
      "Layer name: dense_0, layer type: QDense, input shapes: [[None, 18]], output shape: [None, 84]\n",
      "Layer name: bn_dense_0, layer type: BatchNormalization, input shapes: [[None, 84]], output shape: [None, 84]\n",
      "Layer name: dense_act_0, layer type: Activation, input shapes: [[None, 84]], output shape: [None, 84]\n",
      "Layer name: dense_1, layer type: QDense, input shapes: [[None, 84]], output shape: [None, 96]\n",
      "Layer name: bn_dense_1, layer type: BatchNormalization, input shapes: [[None, 96]], output shape: [None, 96]\n",
      "Layer name: dense_act_1, layer type: Activation, input shapes: [[None, 96]], output shape: [None, 96]\n",
      "Layer name: output_dense, layer type: Dense, input shapes: [[None, 96]], output shape: [None, 10]\n",
      "Layer name: output_softmax, layer type: Softmax, input shapes: [[None, 10]], output shape: [None, 10]\n",
      "Creating HLS model\n",
      "Writing HLS project\n",
      "Done\n"
     ]
    }
   ],
   "source": [
    "import hls4ml\n",
    "import plotting\n",
    "\n",
    "hls_config_aq = hls4ml.utils.config_from_keras_model(new_model, granularity='name')\n",
    "hls_config_aq['Model']['ReuseFactor'] = 1\n",
    "hls_config_aq['Model']['Precision'] = 'ap_fixed<16,6>'\n",
    "hls_config_aq['LayerName']['output_softmax']['Strategy'] = 'Stable'\n",
    "plotting.print_dict(hls_config_aq)\n",
    "\n",
    "cfg_aq = hls4ml.converters.create_config(backend='Vivado')\n",
    "cfg_aq['IOType'] = 'io_stream'  # Must set this if using CNNs!\n",
    "cfg_aq['HLSConfig'] = hls_config_aq\n",
    "cfg_aq['KerasModel'] = new_model\n",
    "cfg_aq['OutputDir'] = 'autoqkeras_cnn/'\n",
    "cfg_aq['XilinxPart'] = 'xczu5ev-sfvc784-1-i'\n",
    "\n",
    "hls_model_aq = hls4ml.converters.keras_to_hls(cfg_aq)\n",
    "hls_model_aq.compile()\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "id": "81eaf3ff",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "313/313 [==============================] - 1s 2ms/step\n",
      "Accuracy AutoQ Keras:  0.9724\n",
      "Accuracy AutoQ hls4ml: 0.9715\n"
     ]
    }
   ],
   "source": [
    "from sklearn.metrics import accuracy_score\n",
    "\n",
    "y_predict_aq = aqmodel.predict(x_test)\n",
    "y_predict_hls4ml_aq = hls_model_aq.predict(np.ascontiguousarray(x_test))\n",
    "\n",
    "\n",
    "accuracy_keras = float(accuracy_score(np.argmax(y_test, axis=1), np.argmax(y_predict_aq, axis=1)))\n",
    "accuracy_hls4ml = float(accuracy_score(np.argmax(y_test, axis=1), np.argmax(y_predict_hls4ml_aq, axis=1)))\n",
    "\n",
    "print(\"Accuracy AutoQ Keras:  {}\".format(accuracy_keras))\n",
    "print(\"Accuracy AutoQ hls4ml: {}\".format(accuracy_hls4ml))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 22,
   "id": "66357107",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)\n",
      "  **** SW Build 5238294 on Nov  8 2024\n",
      "  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024\n",
      "  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024\n",
      "  **** Start of session at: Sun Apr  6 17:39:41 2025\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis/2024.2/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] For user 'theodoros' on host 'theodoros-MS-7D75' (Linux_x86_64 version 6.8.0-57-generic) on Sun Apr 06 17:39:42 EEST 2025\n",
      "INFO: [HLS 200-10] On os Ubuntu 22.04.1 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260'\n",
      "WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl\n",
      "Sourcing Tcl script 'build_prj.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project myproject_prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj'.\n",
      "INFO: [HLS 200-1510] Running: set_top myproject \n",
      "INFO: [HLS 200-1510] Running: add_files firmware/myproject.cpp -cflags -std=c++0x \n",
      "INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: add_files -tb myproject_test.cpp -cflags -std=c++0x \n",
      "INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: add_files -tb firmware/weights \n",
      "INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project\n",
      "INFO: [HLS 200-1510] Running: add_files -tb tb_data \n",
      "INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project\n",
      "INFO: [HLS 200-1510] Running: open_solution solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1'.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html\n",
      "INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 \n",
      "ERROR: [HLS 200-101] config_array_partition: Unknown option '-maximum_size'.\n",
      "ERROR: [HLS 200-101] config_array_partition: Unknown option '4096'.\n",
      "\u001b[1msyn.array_partition.complete_threshold\u001b[0m=\u001b[1msyn.array_partition.throughput_driven\u001b[0m=\n",
      "INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 \n",
      "INFO: [XFORM 203-1161] The maximum of name length is set to 80.\n",
      "INFO: [HLS 200-1510] Running: set_part xcvu13p-flga2577-2-e \n",
      "INFO: [HLS 200-1611] Setting target device to 'xcvu13p-flga2577-2-e'\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set to 80.\n",
      "INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false \n",
      "INFO: [HLS 200-1510] Running: create_clock -period 5 -name default \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.\n",
      "***** C/RTL SYNTHESIS *****\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 642.465 MB.\n",
      "INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... \n",
      "WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)\n",
      "WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)\n",
      "WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:52:75)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:52:79)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:56:88)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:56:92)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:68:79)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:68:83)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:72:88)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:72:92)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:84:83)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:84:88)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:88:91)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:88:96)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:101:79)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:101:84)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:105:93)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:105:98)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:113:79)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:113:84)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:117:93)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:117:98)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:125:84)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:125:89)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 22 issue(s) in file firmware/myproject.cpp\n",
      "Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-471.html\n",
      "WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)\n",
      "WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)\n",
      "WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)\n",
      "WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)\n",
      "WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)\n",
      "WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)\n",
      "WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)\n",
      "WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)\n",
      "WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)\n",
      "WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)\n",
      "WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)\n",
      "WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)\n",
      "WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)\n",
      "WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)\n",
      "WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)\n",
      "WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)\n",
      "WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)\n",
      "WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)\n",
      "WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)\n",
      "WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)\n",
      "WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)\n",
      "WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)\n",
      "WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)\n",
      "WARNING: [HLS 207-5584] there are more than one pragma inline in the function scope, ignore the pragma  (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_shift_reg.h:47:9)\n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.77 seconds. CPU system time: 0.79 seconds. Elapsed time: 8.6 seconds; current allocated memory: 651.090 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 200-1995] There were 21,459 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "WARNING: [HLS 200-1995] There were 848,822 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "WARNING: [HLS 200-1995] There were 254,669 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "WARNING: [HLS 200-1995] There were 250,782 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "WARNING: [HLS 200-1995] There were 246,379 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 86,740 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 35,425 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 35,530 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 45,481 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 45,370 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 44,830 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 44,540 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 44,223 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 44,223 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 42,191 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 43,647 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 214-415] Performing recursive inline in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<29, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:73:9)\n",
      "INFO: [HLS 214-415] Performing recursive inline in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_pooling_stream.h:100:9)\n",
      "INFO: [HLS 214-415] Performing recursive inline in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<24, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' (firmware/nnet_utils/nnet_conv2d_stream.h:73:9)\n",
      "INFO: [HLS 214-415] Performing recursive inline in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>' (firmware/nnet_utils/nnet_pooling_stream.h:100:9)\n",
      "INFO: [HLS 214-415] Performing recursive inline in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 18u>, config12>' (firmware/nnet_utils/nnet_conv2d_stream.h:73:9)\n",
      "INFO: [HLS 214-415] Performing recursive inline in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, config16>' (firmware/nnet_utils/nnet_pooling_stream.h:100:9)\n",
      "INFO: [HLS 214-415] Performing recursive inline in function 'nnet::dense<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, nnet::array<ap_fixed<18, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 84u>, config18>' (firmware/nnet_utils/nnet_dense_stream.h:85:9)\n",
      "WARNING: [HLS 214-273] In function 'void nnet::dense_latency_wrapper<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<18, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<18, 11, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)', Pragma conflict happens on 'INLINE' and 'PIPELINE' pragmas: same function (firmware/nnet_utils/nnet_dense_stream.h:15:0)\n",
      "INFO: [HLS 214-415] Performing recursive inline in function 'nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 84u>, nnet::array<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 96u>, config22>' (firmware/nnet_utils/nnet_dense_stream.h:85:9)\n",
      "WARNING: [HLS 214-273] In function 'void nnet::dense_latency_wrapper<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>(ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>*, config22::weight_t*, config22::bias_t*)', Pragma conflict happens on 'INLINE' and 'PIPELINE' pragmas: same function (firmware/nnet_utils/nnet_dense_stream.h:15:0)\n",
      "INFO: [HLS 214-415] Performing recursive inline in function 'nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 96u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config26>' (firmware/nnet_utils/nnet_dense_stream.h:85:9)\n",
      "WARNING: [HLS 214-273] In function 'void nnet::dense_latency_wrapper<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>(ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, config26::weight_t*, config26::bias_t*)', Pragma conflict happens on 'INLINE' and 'PIPELINE' pragmas: same function (firmware/nnet_utils/nnet_dense_stream.h:15:0)\n",
      "WARNING: [HLS 214-273] In function 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, config16>(nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>::value_type, config16::in_width> (*) [config16::n_chan], nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>::value_type*)', Pragma conflict happens on 'INLINE' and 'PIPELINE' pragmas: same function (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "WARNING: [HLS 214-273] In function 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>(nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type, config11::in_width> (*) [config11::n_chan], nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type*)', Pragma conflict happens on 'INLINE' and 'PIPELINE' pragmas: same function (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "WARNING: [HLS 214-273] In function 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config6>(nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::value_type, config6::in_width> (*) [config6::n_chan], nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::value_type*)', Pragma conflict happens on 'INLINE' and 'PIPELINE' pragmas: same function (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type (*) [config2::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type, config2::in_width> (*) [config2::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:247:5)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<29, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<29, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_mult::weight_t*, config2_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<29, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>::dense(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<29, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<1>*)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<29, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type, config2::in_width> (*) [config2::n_chan], hls::stream<nnet::array<ap_fixed<29, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:288:9)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::conv_2d_buffer_latency_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<29, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<29, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, config2::weight_t*, config2::bias_t*) (.66)' into 'void nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<29, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<29, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:75:9)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<29, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<29, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::normalize<nnet::array<ap_fixed<29, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<46, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>(hls::stream<nnet::array<ap_fixed<29, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, hls::stream<nnet::array<ap_fixed<46, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, config4::scale_t*, config4::bias_t*)' (firmware/nnet_utils/nnet_batchnorm_stream.h:41:27)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config6>(nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::value_type (*) [config6::n_chan], nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config6>(nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::value_type, config6::in_width> (*) [config6::n_chan], nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:247:5)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>) (.39)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.41)' (firmware/nnet_utils/nnet_common.h:44:16)\n",
      "INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.41)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.38)' (firmware/nnet_utils/nnet_common.h:46:15)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>) (.39)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.38)' (firmware/nnet_utils/nnet_common.h:46:12)\n",
      "INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.38)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config6>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*) (.64)' (firmware/nnet_utils/nnet_pooling_stream.h:21:16)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::operator[](unsigned long) (.63)' into 'void nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config6>(nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::value_type, config6::in_width> (*) [config6::n_filt], hls::stream<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, 0>&) (.61)' (firmware/nnet_utils/nnet_pooling_stream.h:67:13)\n",
      "INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config6>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*) (.64)' into 'void nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config6>(nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::value_type, config6::in_width> (*) [config6::n_filt], hls::stream<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, 0>&) (.61)' (firmware/nnet_utils/nnet_pooling_stream.h:68:17)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config6>(nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::value_type, config6::in_width> (*) [config6::n_filt], hls::stream<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, 0>&) (.61)' into 'void nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config6>(hls::stream<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:115:2)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config7>(nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::value_type (*) [config7::n_chan], nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config7>(nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::value_type, config7::in_width> (*) [config7::n_chan], nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:247:5)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<24, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>(ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<24, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config7_mult::weight_t*, config7_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<24, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>::dense(ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<24, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<1>*)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<24, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>(nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::value_type, config7::in_width> (*) [config7::n_chan], hls::stream<nnet::array<ap_fixed<24, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, config7::weight_t*, config7::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:288:9)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::conv_2d_buffer_latency_cl<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<24, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>(hls::stream<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, 0>&, hls::stream<nnet::array<ap_fixed<24, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, config7::weight_t*, config7::bias_t*) (.57)' into 'void nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<24, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>(hls::stream<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, 0>&, hls::stream<nnet::array<ap_fixed<24, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, config7::weight_t*, config7::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:75:9)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<24, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<24, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::normalize<nnet::array<ap_fixed<24, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<41, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>(hls::stream<nnet::array<ap_fixed<24, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<41, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, config9::scale_t*, config9::bias_t*)' (firmware/nnet_utils/nnet_batchnorm_stream.h:41:27)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>(nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type (*) [config11::n_chan], nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>(nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type, config11::in_width> (*) [config11::n_chan], nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:247:5)\n",
      "INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.38)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config11>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*) (.55)' (firmware/nnet_utils/nnet_pooling_stream.h:21:16)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::operator[](unsigned long) (.54)' into 'void nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>(nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type, config11::in_width> (*) [config11::n_filt], hls::stream<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&) (.52)' (firmware/nnet_utils/nnet_pooling_stream.h:67:13)\n",
      "INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config11>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*) (.55)' into 'void nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>(nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type, config11::in_width> (*) [config11::n_filt], hls::stream<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&) (.52)' (firmware/nnet_utils/nnet_pooling_stream.h:68:17)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>(nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type, config11::in_width> (*) [config11::n_filt], hls::stream<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&) (.52)' into 'void nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>(hls::stream<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:115:2)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config12>(nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type (*) [config12::n_chan], nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config12>(nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type, config12::in_width> (*) [config12::n_chan], nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:247:5)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>(ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>*, config12_mult::weight_t*, config12_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>::dense(ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<1>*)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 18u>, config12>(nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type, config12::in_width> (*) [config12::n_chan], hls::stream<nnet::array<ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 18u>, 0>&, config12::weight_t*, config12::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:288:9)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::conv_2d_buffer_latency_cl<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 18u>, config12>(hls::stream<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 18u>, 0>&, config12::weight_t*, config12::bias_t*) (.48)' into 'void nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 18u>, config12>(hls::stream<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 18u>, 0>&, config12::weight_t*, config12::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:75:9)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::normalize<nnet::array<ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 18u>, nnet::array<ap_fixed<42, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, 18u>, config14>(hls::stream<nnet::array<ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 18u>, 0>&, hls::stream<nnet::array<ap_fixed<42, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, 18u>, 0>&, config14::scale_t*, config14::bias_t*)' (firmware/nnet_utils/nnet_batchnorm_stream.h:41:27)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, config16>(nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>::value_type (*) [config16::n_chan], nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, config16>(nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>::value_type, config16::in_width> (*) [config16::n_chan], nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:247:5)\n",
      "INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.38)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config16>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*) (.37)' (firmware/nnet_utils/nnet_pooling_stream.h:21:16)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>::operator[](unsigned long) (.19)' into 'void nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, config16>(nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>::value_type, config16::in_width> (*) [config16::n_filt], hls::stream<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, 0>&) (.22)' (firmware/nnet_utils/nnet_pooling_stream.h:67:13)\n",
      "INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config16>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*) (.37)' into 'void nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, config16>(nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>::value_type, config16::in_width> (*) [config16::n_filt], hls::stream<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, 0>&) (.22)' (firmware/nnet_utils/nnet_pooling_stream.h:68:17)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, config16>(nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>::value_type, config16::in_width> (*) [config16::n_filt], hls::stream<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, 0>&) (.22)' into 'void nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, config16>(hls::stream<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:115:2)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>::operator[](unsigned long) (.19)' into 'void nnet::data_prepare<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, config18>(hls::stream<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, 0>&, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>::value_type*) (.18)' (firmware/nnet_utils/nnet_dense_stream.h:47:17)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<4, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<4, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<18, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<18, 11, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<18, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 84u>::operator[](unsigned long) (.17)' into 'void nnet::res_write<nnet::array<ap_fixed<18, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 84u>, config18>(nnet::array<ap_fixed<18, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 84u>::value_type*, hls::stream<nnet::array<ap_fixed<18, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 84u>, 0>&) (.15)' (firmware/nnet_utils/nnet_dense_stream.h:75:2)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::data_prepare<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, config18>(hls::stream<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, 0>&, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>::value_type*) (.18)' into 'void nnet::dense<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, nnet::array<ap_fixed<18, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 84u>, config18>(hls::stream<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, 0>&, hls::stream<nnet::array<ap_fixed<18, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 84u>, 0>&, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:93:2)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::res_write<nnet::array<ap_fixed<18, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 84u>, config18>(nnet::array<ap_fixed<18, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 84u>::value_type*, hls::stream<nnet::array<ap_fixed<18, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 84u>, 0>&) (.15)' into 'void nnet::dense<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, nnet::array<ap_fixed<18, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 84u>, config18>(hls::stream<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, 0>&, hls::stream<nnet::array<ap_fixed<18, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 84u>, 0>&, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:100:5)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<18, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<18, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::normalize<nnet::array<ap_fixed<18, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 84u>, nnet::array<ap_fixed<35, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 84u>, config20>(hls::stream<nnet::array<ap_fixed<18, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 84u>, 0>&, hls::stream<nnet::array<ap_fixed<35, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 84u>, 0>&, config20::scale_t*, config20::bias_t*)' (firmware/nnet_utils/nnet_batchnorm_stream.h:41:27)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 84u>::operator[](unsigned long) (.12)' into 'void nnet::data_prepare<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 84u>, config22>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 84u>, 0>&, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 84u>::value_type*) (.11)' (firmware/nnet_utils/nnet_dense_stream.h:47:17)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<4, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<4, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>(ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>*, config22::weight_t*, config22::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 96u>::operator[](unsigned long) (.10)' into 'void nnet::res_write<nnet::array<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 96u>, config22>(nnet::array<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 96u>::value_type*, hls::stream<nnet::array<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 96u>, 0>&) (.8)' (firmware/nnet_utils/nnet_dense_stream.h:75:2)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::data_prepare<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 84u>, config22>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 84u>, 0>&, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 84u>::value_type*) (.11)' into 'void nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 84u>, nnet::array<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 96u>, config22>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 84u>, 0>&, hls::stream<nnet::array<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 96u>, 0>&, config22::weight_t*, config22::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:93:2)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::res_write<nnet::array<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 96u>, config22>(nnet::array<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 96u>::value_type*, hls::stream<nnet::array<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 96u>, 0>&) (.8)' into 'void nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 84u>, nnet::array<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 96u>, config22>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 84u>, 0>&, hls::stream<nnet::array<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 96u>, 0>&, config22::weight_t*, config22::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:100:5)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::normalize<nnet::array<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 96u>, nnet::array<ap_fixed<37, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 96u>, config24>(hls::stream<nnet::array<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 96u>, 0>&, hls::stream<nnet::array<ap_fixed<37, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 96u>, 0>&, config24::scale_t*, config24::bias_t*)' (firmware/nnet_utils/nnet_batchnorm_stream.h:41:27)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 96u>::operator[](unsigned long) (.5)' into 'void nnet::data_prepare<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 96u>, config26>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 96u>, 0>&, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 96u>::value_type*) (.4)' (firmware/nnet_utils/nnet_dense_stream.h:47:17)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>(ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, config26::weight_t*, config26::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[](unsigned long) (.3)' into 'void nnet::res_write<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config26>(nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::value_type*, hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&) (.1)' (firmware/nnet_utils/nnet_dense_stream.h:75:2)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::data_prepare<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 96u>, config26>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 96u>, 0>&, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 96u>::value_type*) (.4)' into 'void nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 96u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config26>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 96u>, 0>&, hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, config26::weight_t*, config26::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:93:2)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::res_write<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config26>(nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::value_type*, hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&) (.1)' into 'void nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 96u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config26>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 96u>, 0>&, hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, config26::weight_t*, config26::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:100:5)\n",
      "INFO: [HLS 214-291] Loop 'SoftmaxArrayPackLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation_stream.h:201:9)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_213_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation_stream.h:213:27)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_222_2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation_stream.h:222:27)\n",
      "INFO: [HLS 214-291] Loop 'SoftmaxInvPackLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation_stream.h:241:9)\n",
      "INFO: [HLS 214-291] Loop 'Result' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:64:5)\n",
      "INFO: [HLS 214-291] Loop 'Accum1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:54:5)\n",
      "INFO: [HLS 214-291] Loop 'Accum2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:56:9)\n",
      "INFO: [HLS 214-291] Loop 'ResetAccum' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:48:5)\n",
      "INFO: [HLS 214-291] Loop 'Product1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:37:5)\n",
      "INFO: [HLS 214-291] Loop 'Product2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:40:9)\n",
      "INFO: [HLS 214-291] Loop 'ReLUPackLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation_stream.h:49:9)\n",
      "INFO: [HLS 214-291] Loop 'BatchNormpack' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_batchnorm_stream.h:33:9)\n",
      "INFO: [HLS 214-291] Loop 'FiltLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_pooling_stream.h:57:9)\n",
      "INFO: [HLS 214-291] Loop 'PoolLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_pooling_stream.h:62:13)\n",
      "INFO: [HLS 214-291] Loop 'KernelPushHeight' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:205:5)\n",
      "INFO: [HLS 214-291] Loop 'KernelPushChannel' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:208:9)\n",
      "INFO: [HLS 214-291] Loop 'KernelShiftWidth' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:189:5)\n",
      "INFO: [HLS 214-291] Loop 'KernelShiftHeight' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:192:9)\n",
      "INFO: [HLS 214-291] Loop 'KernelShiftChannel' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:194:13)\n",
      "INFO: [HLS 214-291] Loop 'LineBufferDataIn' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:236:5)\n",
      "INFO: [HLS 214-291] Loop 'LineBufferShift' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:239:9)\n",
      "INFO: [HLS 214-291] Loop 'UpdateBuffer' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:228:5)\n",
      "INFO: [HLS 214-291] Loop 'CastLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:293:9)\n",
      "INFO: [HLS 214-186] Unrolling loop 'SoftmaxArrayPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:201:9) in function 'nnet::softmax_stable<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config28>' completely with a factor of 10 (firmware/nnet_utils/nnet_activation_stream.h:170:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_213_1' (firmware/nnet_utils/nnet_activation_stream.h:213:27) in function 'nnet::softmax_stable<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config28>' completely with a factor of 10 (firmware/nnet_utils/nnet_activation_stream.h:170:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_2' (firmware/nnet_utils/nnet_activation_stream.h:222:27) in function 'nnet::softmax_stable<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config28>' completely with a factor of 10 (firmware/nnet_utils/nnet_activation_stream.h:170:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:241:9) in function 'nnet::softmax_stable<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config28>' completely with a factor of 10 (firmware/nnet_utils/nnet_activation_stream.h:170:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ResPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:73:9) in function 'nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 96u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config26>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'DataPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:45:9) in function 'nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 96u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config26>' completely with a factor of 96 (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' completely with a factor of 96 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' completely with a factor of 96 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<37, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 96u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 96u>, relu_config25>' completely with a factor of 96 (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'BatchNormpack' (firmware/nnet_utils/nnet_batchnorm_stream.h:33:9) in function 'nnet::normalize<nnet::array<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 96u>, nnet::array<ap_fixed<37, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 96u>, config24>' completely with a factor of 96 (firmware/nnet_utils/nnet_batchnorm_stream.h:17:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ResPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:73:9) in function 'nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 84u>, nnet::array<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 96u>, config22>' completely with a factor of 96 (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'DataPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:45:9) in function 'nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 84u>, nnet::array<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 96u>, config22>' completely with a factor of 84 (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 96 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 84 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 96 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 96 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 84 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 96 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<35, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 84u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 84u>, relu_config21>' completely with a factor of 84 (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'BatchNormpack' (firmware/nnet_utils/nnet_batchnorm_stream.h:33:9) in function 'nnet::normalize<nnet::array<ap_fixed<18, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 84u>, nnet::array<ap_fixed<35, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 84u>, config20>' completely with a factor of 84 (firmware/nnet_utils/nnet_batchnorm_stream.h:17:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ResPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:73:9) in function 'nnet::dense<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, nnet::array<ap_fixed<18, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 84u>, config18>' completely with a factor of 84 (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'DataPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:45:9) in function 'nnet::dense<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, nnet::array<ap_fixed<18, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 84u>, config18>' completely with a factor of 18 (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<18, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 84 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<18, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 18 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<18, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 84 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<18, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 84 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<18, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 18 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<18, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 84 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:57:9) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, config16>' completely with a factor of 18 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:57:9) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, config16>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:62:13) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, config16>' completely with a factor of 4 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, config16>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:208:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, config16>' completely with a factor of 18 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, config16>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, config16>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, config16>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:194:13) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, config16>' completely with a factor of 18 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:236:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, config16>' completely with a factor of 18 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, config16>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, config16>' completely with a factor of 18 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<42, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, 18u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, relu_config15>' completely with a factor of 18 (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'BatchNormpack' (firmware/nnet_utils/nnet_batchnorm_stream.h:33:9) in function 'nnet::normalize<nnet::array<ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 18u>, nnet::array<ap_fixed<42, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, 18u>, config14>' completely with a factor of 18 (firmware/nnet_utils/nnet_batchnorm_stream.h:17:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:293:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 18u>, config12>' completely with a factor of 18 (firmware/nnet_utils/nnet_conv_stream.h:257:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' completely with a factor of 18 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' completely with a factor of 144 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' completely with a factor of 18 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' completely with a factor of 18 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' completely with a factor of 144 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' completely with a factor of 18 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config12>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:208:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config12>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config12>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config12>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config12>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:194:13) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config12>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:236:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config12>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config12>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config12>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:57:9) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>' completely with a factor of 16 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:57:9) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:62:13) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>' completely with a factor of 4 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:208:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:194:13) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:236:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<41, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config10>' completely with a factor of 16 (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'BatchNormpack' (firmware/nnet_utils/nnet_batchnorm_stream.h:33:9) in function 'nnet::normalize<nnet::array<ap_fixed<24, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<41, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 16 (firmware/nnet_utils/nnet_batchnorm_stream.h:17:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:293:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<24, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:257:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<24, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' completely with a factor of 16 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<24, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' completely with a factor of 72 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<24, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' completely with a factor of 16 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<24, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' completely with a factor of 16 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<24, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' completely with a factor of 72 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<24, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' completely with a factor of 16 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config7>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:208:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config7>' completely with a factor of 8 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config7>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config7>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config7>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:194:13) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config7>' completely with a factor of 8 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:236:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config7>' completely with a factor of 8 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config7>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config7>' completely with a factor of 8 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:57:9) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config6>' completely with a factor of 8 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:57:9) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config6>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:62:13) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config6>' completely with a factor of 4 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config6>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:208:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config6>' completely with a factor of 8 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config6>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config6>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config6>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:194:13) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config6>' completely with a factor of 8 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:236:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config6>' completely with a factor of 8 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config6>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config6>' completely with a factor of 8 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<46, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config5>' completely with a factor of 8 (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'BatchNormpack' (firmware/nnet_utils/nnet_batchnorm_stream.h:33:9) in function 'nnet::normalize<nnet::array<ap_fixed<29, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<46, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>' completely with a factor of 8 (firmware/nnet_utils/nnet_batchnorm_stream.h:17:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:293:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<29, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 8 (firmware/nnet_utils/nnet_conv_stream.h:257:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<29, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 8 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<29, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 9 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<29, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 8 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<29, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 8 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<29, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 9 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<29, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 8 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:208:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:194:13) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:236:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type, config2::in_width> (*) [config2::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<29, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<29, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(config2_mult::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<29, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<29, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_mult::weight_t*, config2_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<29, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<29, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type, config2::in_width> (*) [config2::n_chan], hls::stream<nnet::array<ap_fixed<29, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:257:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<29, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[](unsigned long)' into 'void nnet::normalize<nnet::array<ap_fixed<29, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<46, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>(hls::stream<nnet::array<ap_fixed<29, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, hls::stream<nnet::array<ap_fixed<46, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, config4::scale_t*, config4::bias_t*)' (firmware/nnet_utils/nnet_batchnorm_stream.h:17:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<46, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[](unsigned long)' into 'void nnet::normalize<nnet::array<ap_fixed<29, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<46, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>(hls::stream<nnet::array<ap_fixed<29, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, hls::stream<nnet::array<ap_fixed<46, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, config4::scale_t*, config4::bias_t*)' (firmware/nnet_utils/nnet_batchnorm_stream.h:17:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<46, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<46, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config5>(hls::stream<nnet::array<ap_fixed<46, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<46, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config5>(hls::stream<nnet::array<ap_fixed<46, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config6>(nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::value_type, config6::in_width> (*) [config6::n_chan], nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config7>(nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::value_type, config7::in_width> (*) [config7::n_chan], nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<24, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<24, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>(config7_mult::accum_t)' into 'void nnet::dense_latency<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<24, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>(ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<24, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config7_mult::weight_t*, config7_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<24, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<24, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>(nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::value_type, config7::in_width> (*) [config7::n_chan], hls::stream<nnet::array<ap_fixed<24, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, config7::weight_t*, config7::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:257:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<24, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[](unsigned long)' into 'void nnet::normalize<nnet::array<ap_fixed<24, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<41, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>(hls::stream<nnet::array<ap_fixed<24, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<41, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, config9::scale_t*, config9::bias_t*)' (firmware/nnet_utils/nnet_batchnorm_stream.h:17:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<41, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[](unsigned long)' into 'void nnet::normalize<nnet::array<ap_fixed<24, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<41, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>(hls::stream<nnet::array<ap_fixed<24, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<41, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, config9::scale_t*, config9::bias_t*)' (firmware/nnet_utils/nnet_batchnorm_stream.h:17:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<41, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<41, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config10>(hls::stream<nnet::array<ap_fixed<41, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<41, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config10>(hls::stream<nnet::array<ap_fixed<41, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>(nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type, config11::in_width> (*) [config11::n_chan], nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config12>(nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type, config12::in_width> (*) [config12::n_chan], nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>(config12_mult::accum_t)' into 'void nnet::dense_latency<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>(ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>*, config12_mult::weight_t*, config12_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 18u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 18u>, config12>(nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type, config12::in_width> (*) [config12::n_chan], hls::stream<nnet::array<ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 18u>, 0>&, config12::weight_t*, config12::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:257:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 18u>::operator[](unsigned long)' into 'void nnet::normalize<nnet::array<ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 18u>, nnet::array<ap_fixed<42, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, 18u>, config14>(hls::stream<nnet::array<ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 18u>, 0>&, hls::stream<nnet::array<ap_fixed<42, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, 18u>, 0>&, config14::scale_t*, config14::bias_t*)' (firmware/nnet_utils/nnet_batchnorm_stream.h:17:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<42, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, 18u>::operator[](unsigned long)' into 'void nnet::normalize<nnet::array<ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 18u>, nnet::array<ap_fixed<42, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, 18u>, config14>(hls::stream<nnet::array<ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 18u>, 0>&, hls::stream<nnet::array<ap_fixed<42, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, 18u>, 0>&, config14::scale_t*, config14::bias_t*)' (firmware/nnet_utils/nnet_batchnorm_stream.h:17:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<42, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, 18u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<42, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, 18u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, relu_config15>(hls::stream<nnet::array<ap_fixed<42, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, 18u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<42, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, 18u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, relu_config15>(hls::stream<nnet::array<ap_fixed<42, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, 18u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, config16>(nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>::value_type, config16::in_width> (*) [config16::n_chan], nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<18, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 84u>::operator[](unsigned long)' into 'void nnet::normalize<nnet::array<ap_fixed<18, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 84u>, nnet::array<ap_fixed<35, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 84u>, config20>(hls::stream<nnet::array<ap_fixed<18, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 84u>, 0>&, hls::stream<nnet::array<ap_fixed<35, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 84u>, 0>&, config20::scale_t*, config20::bias_t*)' (firmware/nnet_utils/nnet_batchnorm_stream.h:17:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<35, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 84u>::operator[](unsigned long)' into 'void nnet::normalize<nnet::array<ap_fixed<18, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 84u>, nnet::array<ap_fixed<35, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 84u>, config20>(hls::stream<nnet::array<ap_fixed<18, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 84u>, 0>&, hls::stream<nnet::array<ap_fixed<35, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 84u>, 0>&, config20::scale_t*, config20::bias_t*)' (firmware/nnet_utils/nnet_batchnorm_stream.h:17:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<35, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 84u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<35, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 84u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 84u>, relu_config21>(hls::stream<nnet::array<ap_fixed<35, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 84u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 84u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 84u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<35, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 84u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 84u>, relu_config21>(hls::stream<nnet::array<ap_fixed<35, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 84u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 84u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 96u>::operator[](unsigned long)' into 'void nnet::normalize<nnet::array<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 96u>, nnet::array<ap_fixed<37, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 96u>, config24>(hls::stream<nnet::array<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 96u>, 0>&, hls::stream<nnet::array<ap_fixed<37, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 96u>, 0>&, config24::scale_t*, config24::bias_t*)' (firmware/nnet_utils/nnet_batchnorm_stream.h:17:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<37, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 96u>::operator[](unsigned long)' into 'void nnet::normalize<nnet::array<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 96u>, nnet::array<ap_fixed<37, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 96u>, config24>(hls::stream<nnet::array<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 96u>, 0>&, hls::stream<nnet::array<ap_fixed<37, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 96u>, 0>&, config24::scale_t*, config24::bias_t*)' (firmware/nnet_utils/nnet_batchnorm_stream.h:17:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<37, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 96u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<37, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 96u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 96u>, relu_config25>(hls::stream<nnet::array<ap_fixed<37, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 96u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 96u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 96u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<37, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 96u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 96u>, relu_config25>(hls::stream<nnet::array<ap_fixed<37, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 96u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 96u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>(config26::accum_t)' into 'void nnet::dense_latency<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>(ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, config26::weight_t*, config26::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-178] Inlining function 'float nnet::softmax_real_val_from_idx<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config28>(unsigned int)' into 'void nnet::init_exp_table<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config28>(softmax_config28::exp_table_t*)' (firmware/nnet_utils/nnet_activation.h:149:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::exp_fcn_float(float)' into 'void nnet::init_exp_table<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config28>(softmax_config28::exp_table_t*)' (firmware/nnet_utils/nnet_activation.h:149:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.285)' (firmware/nnet_utils/nnet_common.h:37:0)\n",
      "INFO: [HLS 214-178] Inlining function 'ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.285)' into 'ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)\n",
      "INFO: [HLS 214-178] Inlining function 'ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >)' into 'ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)\n",
      "INFO: [HLS 214-178] Inlining function 'ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >)' into 'ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)\n",
      "INFO: [HLS 214-178] Inlining function 'ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.285)' into 'ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>) (.280)' into 'ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>) (.244.253)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >) (.271)' (firmware/nnet_utils/nnet_common.h:37:0)\n",
      "INFO: [HLS 214-178] Inlining function 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >) (.271)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>) (.244.253)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>) (.244.253)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)\n",
      "INFO: [HLS 214-178] Inlining function 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)\n",
      "INFO: [HLS 214-178] Inlining function 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >) (.271)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>) (.244.253)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[](unsigned long)' into 'void nnet::softmax_stable<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config28>(hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:170:0)\n",
      "INFO: [HLS 214-178] Inlining function 'unsigned int nnet::softmax_idx_from_real_val<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config28>(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::softmax_stable<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config28>(hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:170:0)\n",
      "INFO: [HLS 214-178] Inlining function 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' into 'void nnet::softmax_stable<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config28>(hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:170:0)\n",
      "INFO: [HLS 214-178] Inlining function 'unsigned int nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config28>(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'void nnet::softmax_stable<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config28>(hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:170:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[](unsigned long)' into 'void nnet::softmax_stable<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config28>(hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:170:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj1EEENS1_IS2_ILi29ELi12ELS3_5ELS4_3ELi0EELj8EEE7config2EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEPNT1_8weight_tEPNSI_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_conv2d_stream.h:19:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj8EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_pooling_stream.h:104:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj8EEENS1_I8ap_fixedILi24ELi13ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_conv2d_stream.h:19:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_pooling_stream.h:104:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj18EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_conv2d_stream.h:19:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj18EEES6_8config16EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_pooling_stream.h:104:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b2': Complete partitioning on dimension 1. (firmware/weights/b2.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 's4': Complete partitioning on dimension 1. (firmware/weights/s4.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b4': Complete partitioning on dimension 1. (firmware/weights/b4.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b7': Complete partitioning on dimension 1. (firmware/weights/b7.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 's9': Complete partitioning on dimension 1. (firmware/weights/s9.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b9': Complete partitioning on dimension 1. (firmware/weights/b9.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b12': Complete partitioning on dimension 1. (firmware/weights/b12.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 's14': Complete partitioning on dimension 1. (firmware/weights/s14.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b14': Complete partitioning on dimension 1. (firmware/weights/b14.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b18': Complete partitioning on dimension 1. (firmware/weights/b18.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 's20': Complete partitioning on dimension 1. (firmware/weights/s20.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b20': Complete partitioning on dimension 1. (firmware/weights/b20.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b22': Complete partitioning on dimension 1. (firmware/weights/b22.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 's24': Complete partitioning on dimension 1. (firmware/weights/s24.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b24': Complete partitioning on dimension 1. (firmware/weights/b24.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b26': Complete partitioning on dimension 1. (firmware/weights/b26.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj18EEES6_8config16EEvRKT_PAsrT1_6n_filt_12ap_shift_regINS8_10value_typeEXsrSB_8in_widthEERN3hls6streamIT0_Li0EEEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_pooling_stream.h:45:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj18EEE8config12EEvRKT_PAsrT1_6n_chan_12ap_shift_regINSB_10value_typeEXsrSE_8in_widthEERN3hls6streamIT0_Li0EEEPNSE_8weight_tEPNSE_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:271:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEES6_8config11EEvRKT_PAsrT1_6n_filt_12ap_shift_regINS8_10value_typeEXsrSB_8in_widthEERN3hls6streamIT0_Li0EEEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_pooling_stream.h:45:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj8EEENS1_I8ap_fixedILi24ELi13ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRKT_PAsrT1_6n_chan_12ap_shift_regINSB_10value_typeEXsrSE_8in_widthEERN3hls6streamIT0_Li0EEEPNSE_8weight_tEPNSE_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:271:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj8EEES6_7config6EEvRKT_PAsrT1_6n_filt_12ap_shift_regINS8_10value_typeEXsrSB_8in_widthEERN3hls6streamIT0_Li0EEEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_pooling_stream.h:45:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj1EEENS1_IS2_ILi29ELi12ELS3_5ELS4_3ELi0EELj8EEE7config2EEvRKT_PAsrT1_6n_chan_12ap_shift_regINSA_10value_typeEXsrSD_8in_widthEERN3hls6streamIT0_Li0EEEPNSD_8weight_tEPNSD_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:271:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'res_out': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:274:29)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'mult': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_latency.h:17:32)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_stream.h:87:30)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'res': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_stream.h:90:29)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'data_array': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_activation_stream.h:193:33)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'exp_res': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_activation_stream.h:219:40)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer26_out' with compact=bit mode in 320-bits (firmware/myproject.cpp:123:40)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer25_out' with compact=bit mode in 768-bits (firmware/myproject.cpp:119:28)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer24_out' with compact=bit mode in 3552-bits (firmware/myproject.cpp:115:38)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer22_out' with compact=bit mode in 1920-bits (firmware/myproject.cpp:111:35)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer21_out' with compact=bit mode in 672-bits (firmware/myproject.cpp:107:28)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer20_out' with compact=bit mode in 2940-bits (firmware/myproject.cpp:103:38)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer18_out' with compact=bit mode in 1512-bits (firmware/myproject.cpp:99:35)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer16_out' with compact=bit mode in 144-bits (firmware/myproject.cpp:94:28)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer15_out' with compact=bit mode in 144-bits (firmware/myproject.cpp:90:28)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer14_out' with compact=bit mode in 756-bits (firmware/myproject.cpp:86:37)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer12_out' with compact=bit mode in 450-bits (firmware/myproject.cpp:82:34)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer11_out' with compact=bit mode in 128-bits (firmware/myproject.cpp:78:28)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer10_out' with compact=bit mode in 128-bits (firmware/myproject.cpp:74:28)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer9_out' with compact=bit mode in 656-bits (firmware/myproject.cpp:70:37)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer7_out' with compact=bit mode in 384-bits (firmware/myproject.cpp:66:34)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer6_out' with compact=bit mode in 64-bits (firmware/myproject.cpp:62:27)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer5_out' with compact=bit mode in 64-bits (firmware/myproject.cpp:58:27)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer4_out' with compact=bit mode in 368-bits (firmware/myproject.cpp:54:37)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer2_out' with compact=bit mode in 232-bits (firmware/myproject.cpp:50:31)\n",
      "INFO: [HLS 214-241] Aggregating bram variable 'void nnet::conv_2d_buffer_latency_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<29, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<29, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, config2::weight_t*, config2::bias_t*)::line_buffer' with compact=bit mode in 16-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable 'void nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config6>(hls::stream<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, 0>&)::line_buffer' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj8EEENS1_I8ap_fixedILi24ELi13ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_0' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj8EEENS1_I8ap_fixedILi24ELi13ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_1' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj8EEENS1_I8ap_fixedILi24ELi13ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_2' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj8EEENS1_I8ap_fixedILi24ELi13ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_3' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj8EEENS1_I8ap_fixedILi24ELi13ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_4' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj8EEENS1_I8ap_fixedILi24ELi13ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_5' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj8EEENS1_I8ap_fixedILi24ELi13ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_6' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj8EEENS1_I8ap_fixedILi24ELi13ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_7' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj8EEENS1_I8ap_fixedILi24ELi13ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_0' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj8EEENS1_I8ap_fixedILi24ELi13ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_1' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj8EEENS1_I8ap_fixedILi24ELi13ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_2' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj8EEENS1_I8ap_fixedILi24ELi13ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_3' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj8EEENS1_I8ap_fixedILi24ELi13ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_4' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj8EEENS1_I8ap_fixedILi24ELi13ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_5' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj8EEENS1_I8ap_fixedILi24ELi13ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_6' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj8EEENS1_I8ap_fixedILi24ELi13ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_7' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable 'void nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>(hls::stream<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&)::line_buffer' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_10' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_11' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_12' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_13' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_14' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_15' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj18EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_0' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj18EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_1' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj18EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_2' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj18EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_3' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj18EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_4' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj18EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_5' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj18EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_6' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj18EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_7' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj18EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_8' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj18EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_9' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj18EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_10' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj18EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_11' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj18EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_12' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj18EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_13' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj18EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_14' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj18EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_15' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj18EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_0' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj18EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_1' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj18EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_2' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj18EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_3' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj18EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_4' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj18EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_5' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj18EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_6' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj18EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_7' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj18EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_8' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj18EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_9' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj18EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_10' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj18EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_11' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj18EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_12' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj18EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_13' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj18EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_14' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi25ELi14ELS3_5ELS4_3ELi0EELj18EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_15' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable 'void nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, config16>(hls::stream<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, 0>&)::line_buffer' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj18EEES6_8config16EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_10' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj18EEES6_8config16EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_11' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj18EEES6_8config16EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_12' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj18EEES6_8config16EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_13' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj18EEES6_8config16EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_14' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj18EEES6_8config16EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_15' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj18EEES6_8config16EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_16' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0ELi0EELj18EEES6_8config16EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_17' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_151_1> at firmware/nnet_utils/nnet_activation.h:151:23 \n",
      "INFO: [HLS 214-364] Automatically inlining function 'void nnet::dense_latency<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<18, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<18, 11, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' to improve effectiveness of pipeline pragma in function 'void nnet::dense_latency_wrapper<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<18, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<18, 11, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:17:2)\n",
      "INFO: [HLS 214-364] Automatically inlining function 'void nnet::dense_latency<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>(ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>*, config22::weight_t*, config22::bias_t*)' to improve effectiveness of pipeline pragma in function 'void nnet::dense_latency_wrapper<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>(ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>*, config22::weight_t*, config22::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:17:2)\n",
      "INFO: [HLS 214-364] Automatically inlining function 'void nnet::dense_latency<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>(ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, config26::weight_t*, config26::bias_t*)' to improve effectiveness of pipeline pragma in function 'void nnet::dense_latency_wrapper<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>(ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, config26::weight_t*, config26::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:17:2)\n",
      "INFO: [HLS 214-449] Automatically partitioning array 'in_elem' dimension 1 completely based on constant index.\n",
      "INFO: [HLS 214-449] Automatically partitioning array 'alloca' dimension 1 completely based on constant index.\n",
      "INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'ref.tmp' due to pipeline pragma\n",
      "INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'ref.tmp.i' due to pipeline pragma (firmware/nnet_utils/nnet_conv2d_stream.h:28:9)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'ref.tmp': Complete partitioning on dimension 1.\n",
      "INFO: [HLS 214-248] Applying array_partition to 'ref.tmp.i': Complete partitioning on dimension 1.\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 167.77 seconds. CPU system time: 2.37 seconds. Elapsed time: 173.44 seconds; current allocated memory: 689.191 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 689.191 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.45 seconds; current allocated memory: 721.020 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.\n",
      "WARNING: [SYNCHK 200-23] firmware/nnet_utils/nnet_activation.h:138: variable-indexed range selection may cause suboptimal QoR.\n",
      "INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 8.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 8.15 seconds; current allocated memory: 753.215 MB.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<18, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' into 'nnet::dense_latency_wrapper<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<18, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense_stream.h:17) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' into 'nnet::dense_latency_wrapper<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense_stream.h:17) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'myproject' (firmware/myproject.cpp:8), detected/extracted 20 process function(s): \n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<29, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>'\n",
      "\t 'nnet::normalize<nnet::array<ap_fixed<29, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<46, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config4>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<46, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config5>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config6>'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<24, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>'\n",
      "\t 'nnet::normalize<nnet::array<ap_fixed<24, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<41, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<41, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config10>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 18u>, config12>'\n",
      "\t 'nnet::normalize<nnet::array<ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 18u>, nnet::array<ap_fixed<42, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, 18u>, config14>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<42, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, 18u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, relu_config15>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, config16>'\n",
      "\t 'nnet::dense<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, nnet::array<ap_fixed<18, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 84u>, config18>'\n",
      "\t 'nnet::normalize<nnet::array<ap_fixed<18, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 84u>, nnet::array<ap_fixed<35, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 84u>, config20>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<35, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 84u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 84u>, relu_config21>'\n",
      "\t 'nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 84u>, nnet::array<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 96u>, config22>'\n",
      "\t 'nnet::normalize<nnet::array<ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, 96u>, nnet::array<ap_fixed<37, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 96u>, config24>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<37, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 96u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 96u>, relu_config25>'\n",
      "\t 'nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 96u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config26>'\n",
      "\t 'nnet::softmax<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config28>'.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:42:9) to (firmware/nnet_utils/nnet_activation_stream.h:41:5) in function 'nnet::relu<nnet::array<ap_fixed<46, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config5>'... converting 33 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:42:9) to (firmware/nnet_utils/nnet_activation_stream.h:41:5) in function 'nnet::relu<nnet::array<ap_fixed<42, 21, (ap_q_mode)5, (ap_o_mode)3, 0>, 18u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, relu_config15>'... converting 73 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:42:9) to (firmware/nnet_utils/nnet_activation_stream.h:41:5) in function 'nnet::relu<nnet::array<ap_fixed<41, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config10>'... converting 65 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:59:1) in function 'nnet::relu<nnet::array<ap_fixed<37, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 96u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 96u>, relu_config25>'... converting 385 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:59:1) in function 'nnet::relu<nnet::array<ap_fixed<35, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 84u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 84u>, relu_config21>'... converting 337 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_common.h:44:19) to (firmware/nnet_utils/nnet_common.h:46:5) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 3 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_pooling_stream.h:63:38) to (firmware/nnet_utils/nnet_pooling_stream.h:73:5) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config6>'... converting 17 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_pooling_stream.h:63:38) to (firmware/nnet_utils/nnet_pooling_stream.h:73:5) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, config16>'... converting 37 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_pooling_stream.h:63:38) to (firmware/nnet_utils/nnet_pooling_stream.h:73:5) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>'... converting 33 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:151:37) to (firmware/nnet_utils/nnet_activation.h:151:23) in function 'nnet::init_exp_table<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config28>'... converting 38 basic blocks.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config28>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232) automatically.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency_wrapper<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<18, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_mult.h:17:11)...497 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency_wrapper<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' (firmware/nnet_utils/nnet_mult.h:13:11)...954 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency_wrapper<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' (firmware/nnet_utils/nnet_mult.h:17:11)...574 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' (firmware/nnet_utils/nnet_dense_latency.h:13:27)...2228 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<24, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' (firmware/nnet_utils/nnet_dense_latency.h:13:27)...957 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<29, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:13:55)...61 expression(s) balanced.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 17.42 seconds. CPU system time: 0.04 seconds. Elapsed time: 17.46 seconds; current allocated memory: 810.988 MB.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:109:5) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config6>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:109:5) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 18u>, config16>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:109:5) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:24:5) in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<24, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:24:5) in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 4, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<25, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 18u>, config12>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:24:5) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<29, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>'.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.62 seconds. CPU system time: 0.15 seconds. Elapsed time: 4.77 seconds; current allocated memory: 1.265 GB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'myproject' ...\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<29, 12, 5, 3, 0>, config2_mult>' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_29_12_5_3_0_config2_mult_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<29,12,5,3,0>,8u>,config2>' to 'compute_output_buffer_2d_array_array_ap_fixed_29_12_5_3_0_8u_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<29,12,5,3,0>,8u>,config2>' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_29_12_5_3_0_8u_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'normalize<array<ap_fixed,8u>,array<ap_fixed<46,19,5,3,0>,8u>,config4>' to 'normalize_array_ap_fixed_8u_array_ap_fixed_46_19_5_3_0_8u_config4_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,8u>,array<ap_ufixed<8,4,4,0,0>,8u>,relu_config5>' to 'relu_array_ap_fixed_8u_array_ap_ufixed_8_4_4_0_0_8u_relu_config5_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_ufixed<8, 4, 4, 0, 0>, 8u>, config6>' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config6_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_ufixed,8u>,array<ap_ufixed<8,4,4,0,0>,8u>,config6>' to 'pooling2d_cl_array_ap_ufixed_8u_array_ap_ufixed_8_4_4_0_0_8u_config6_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_ufixed<8, 4, 4, 0, 0>, 8u>, config7>' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_ufixed<8, 4, 4, 0, 0>, ap_fixed<24, 13, 5, 3, 0>, config7_mult>' to 'dense_latency_ap_ufixed_8_4_4_0_0_ap_fixed_24_13_5_3_0_config7_mult_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<24,13,5,3,0>,16u>,config7>' to 'compute_output_buffer_2d_array_array_ap_fixed_24_13_5_3_0_16u_config7_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_ufixed,8u>,array<ap_fixed<24,13,5,3,0>,16u>,config7>' to 'conv_2d_cl_array_ap_ufixed_8u_array_ap_fixed_24_13_5_3_0_16u_config7_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'normalize<array<ap_fixed,16u>,array<ap_fixed<41,20,5,3,0>,16u>,config9>' to 'normalize_array_ap_fixed_16u_array_ap_fixed_41_20_5_3_0_16u_config9_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,16u>,array<ap_ufixed<8,4,4,0,0>,16u>,relu_config10>' to 'relu_array_ap_fixed_16u_array_ap_ufixed_8_4_4_0_0_16u_relu_config10_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_ufixed<8, 4, 4, 0, 0>, 16u>, config11>' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_ufixed<8,4,4,0,0>,16u>,config11>' to 'pooling2d_cl_array_array_ap_ufixed_8_4_4_0_0_16u_config11_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_ufixed<8, 4, 4, 0, 0>, 16u>, config12>' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_ufixed,ap_fixed<25,14,5,3,0>,config12_mult>' to 'dense_latency_ap_ufixed_ap_fixed_25_14_5_3_0_config12_mult_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<25,14,5,3,0>,18u>,config12>' to 'compute_output_buffer_2d_array_array_ap_fixed_25_14_5_3_0_18u_config12_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array,array<ap_fixed<25,14,5,3,0>,18u>,config12>' to 'conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_18u_config12_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'normalize<array<ap_fixed,18u>,array<ap_fixed<42,21,5,3,0>,18u>,config14>' to 'normalize_array_ap_fixed_18u_array_ap_fixed_42_21_5_3_0_18u_config14_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,18u>,array<ap_ufixed<8,4,4,0,0>,18u>,relu_config15>' to 'relu_array_ap_fixed_18u_array_ap_ufixed_8_4_4_0_0_18u_relu_config15_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_ufixed<8, 4, 4, 0, 0>, 18u>, config16>' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_ufixed<8,4,4,0,0>,18u>,config16>' to 'pooling2d_cl_array_array_ap_ufixed_8_4_4_0_0_18u_config16_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_latency_wrapper<ap_ufixed,ap_fixed<18,11,5,3,0>,config18>' to 'dense_latency_wrapper_ap_ufixed_ap_fixed_18_11_5_3_0_config18_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_ufixed,18u>,array<ap_fixed<18,11,5,3,0>,84u>,config18>' to 'dense_array_ap_ufixed_18u_array_ap_fixed_18_11_5_3_0_84u_config18_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'normalize<array<ap_fixed,84u>,array<ap_fixed<35,18,5,3,0>,84u>,config20>' to 'normalize_array_ap_fixed_84u_array_ap_fixed_35_18_5_3_0_84u_config20_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,84u>,array<ap_ufixed<8,2,4,0,0>,84u>,relu_config21>' to 'relu_array_ap_fixed_84u_array_ap_ufixed_8_2_4_0_0_84u_relu_config21_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_latency_wrapper<ap_ufixed,ap_fixed<20,11,5,3,0>,config22>' to 'dense_latency_wrapper_ap_ufixed_ap_fixed_20_11_5_3_0_config22_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_ufixed,84u>,array<ap_fixed<20,11,5,3,0>,96u>,config22>' to 'dense_array_ap_ufixed_84u_array_ap_fixed_20_11_5_3_0_96u_config22_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'normalize<array<ap_fixed,96u>,array<ap_fixed<37,18,5,3,0>,96u>,config24>' to 'normalize_array_ap_fixed_96u_array_ap_fixed_37_18_5_3_0_96u_config24_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,96u>,array<ap_ufixed<8,2,4,0,0>,96u>,relu_config25>' to 'relu_array_ap_fixed_96u_array_ap_ufixed_8_2_4_0_0_96u_relu_config25_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_latency_wrapper<ap_ufixed,ap_fixed<32,16,5,3,0>,config26>' to 'dense_latency_wrapper_ap_ufixed_ap_fixed_32_16_5_3_0_config26_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_ufixed,96u>,array<ap_fixed<32,16,5,3,0>,10u>,config26>' to 'dense_array_ap_ufixed_96u_array_ap_fixed_32_16_5_3_0_10u_config26_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'init_exp_table<ap_fixed<32, 16, 5, 3, 0>, softmax_config28>' to 'init_exp_table_ap_fixed_32_16_5_3_0_softmax_config28_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config28>' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config28>' to 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s'.\n",
      "WARNING: [SYN 201-223] Checking resource limit in 'dense_latency_wrapper<ap_ufixed,ap_fixed<18,11,5,3,0>,config18>': cannot find any operation of 'mul'.\n",
      "WARNING: [SYN 201-223] Checking resource limit in 'dense_latency_wrapper<ap_ufixed,ap_fixed<20,11,5,3,0>,config22>': cannot find any operation of 'mul'.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.271 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.271 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_29_12_5_3_0_config2_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<29, 12, 5, 3, 0>, config2_mult>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<29, 12, 5, 3, 0>, config2_mult>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.273 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.273 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_29_12_5_3_0_8u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<29,12,5,3,0>,8u>,config2>'.\n",
      "WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_29_12_5_3_0_8u_config2_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<29,12,5,3,0>,8u>,config2>'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation 232 bit ('tmp', firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<29, 12, 5, 3, 0>, config2_mult>' and 'call' operation 0 bit ('_ln281', firmware/nnet_utils/nnet_conv_stream.h:281) to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 3, Depth = 3, function 'compute_output_buffer_2d<array,array<ap_fixed<29,12,5,3,0>,8u>,config2>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.274 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.274 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_29_12_5_3_0_8u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 3, Depth = 4, loop 'ReadInputHeight_ReadInputWidth'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.275 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.275 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'normalize_array_ap_fixed_8u_array_ap_fixed_46_19_5_3_0_8u_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'BatchNormLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'BatchNormLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.275 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.283 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_8u_array_ap_ufixed_8_4_4_0_0_8u_relu_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ReLUActLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.283 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.283 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_ufixed<8, 4, 4, 0, 0>, 8u>, config6>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_ufixed<8, 4, 4, 0, 0>, 8u>, config6>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.283 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.283 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_ufixed_8u_array_ap_ufixed_8_4_4_0_0_8u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "WARNING: [HLS 200-880] The II Violation in module 'pooling2d_cl_array_ap_ufixed_8u_array_ap_ufixed_8_4_4_0_0_8u_config6_s' (loop 'ReadInputHeight_ReadInputWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'load' operation 8 bit ('void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_32', firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115) on static variable 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9' and 'call' operation 0 bit ('_ln52', firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115) to 'shift_line_buffer<array<ap_ufixed<8, 4, 4, 0, 0>, 8u>, config6>'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'ReadInputHeight_ReadInputWidth'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.283 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.283 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_ufixed<8, 4, 4, 0, 0>, 8u>, config7>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_ufixed<8, 4, 4, 0, 0>, 8u>, config7>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.284 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.284 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_ufixed_8_4_4_0_0_ap_fixed_24_13_5_3_0_config7_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_ufixed<8, 4, 4, 0, 0>, ap_fixed<24, 13, 5, 3, 0>, config7_mult>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'dense_latency<ap_ufixed<8, 4, 4, 0, 0>, ap_fixed<24, 13, 5, 3, 0>, config7_mult>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.37 seconds; current allocated memory: 1.321 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 1.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.61 seconds; current allocated memory: 1.349 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_24_13_5_3_0_16u_config7_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<24,13,5,3,0>,16u>,config7>'.\n",
      "WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_24_13_5_3_0_16u_config7_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<24,13,5,3,0>,16u>,config7>'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation 384 bit ('tmp', firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) to 'dense_latency<ap_ufixed<8, 4, 4, 0, 0>, ap_fixed<24, 13, 5, 3, 0>, config7_mult>' and 'call' operation 0 bit ('_ln281', firmware/nnet_utils/nnet_conv_stream.h:281) to 'shift_line_buffer<array<ap_ufixed<8, 4, 4, 0, 0>, 8u>, config7>'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 3, Depth = 4, function 'compute_output_buffer_2d<array,array<ap_fixed<24,13,5,3,0>,16u>,config7>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.349 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.349 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_ufixed_8u_array_ap_fixed_24_13_5_3_0_16u_config7_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 3, Depth = 5, loop 'ReadInputHeight_ReadInputWidth'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.349 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.349 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'normalize_array_ap_fixed_16u_array_ap_fixed_41_20_5_3_0_16u_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'BatchNormLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'BatchNormLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.349 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.349 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_16u_array_ap_ufixed_8_4_4_0_0_16u_relu_config10_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ReLUActLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.349 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.349 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_ufixed<8, 4, 4, 0, 0>, 16u>, config11>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_ufixed<8, 4, 4, 0, 0>, 16u>, config11>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.349 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.349 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_ufixed_8_4_4_0_0_16u_config11_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "WARNING: [HLS 200-880] The II Violation in module 'pooling2d_cl_array_array_ap_ufixed_8_4_4_0_0_16u_config11_s' (loop 'ReadInputHeight_ReadInputWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'load' operation 8 bit ('void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_52', firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115) on static variable 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_29' and 'call' operation 0 bit ('_ln52', firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115) to 'shift_line_buffer<array<ap_ufixed<8, 4, 4, 0, 0>, 16u>, config11>'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'ReadInputHeight_ReadInputWidth'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.349 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.349 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_ufixed<8, 4, 4, 0, 0>, 16u>, config12>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_ufixed<8, 4, 4, 0, 0>, 16u>, config12>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.349 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.349 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_ufixed_ap_fixed_25_14_5_3_0_config12_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_ufixed,ap_fixed<25,14,5,3,0>,config12_mult>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'dense_latency<ap_ufixed,ap_fixed<25,14,5,3,0>,config12_mult>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.17 seconds; current allocated memory: 1.432 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 7.71 seconds. CPU system time: 0.09 seconds. Elapsed time: 7.8 seconds; current allocated memory: 1.510 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_25_14_5_3_0_18u_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<25,14,5,3,0>,18u>,config12>'.\n",
      "WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_25_14_5_3_0_18u_config12_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<25,14,5,3,0>,18u>,config12>'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation 450 bit ('tmp', firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) to 'dense_latency<ap_ufixed,ap_fixed<25,14,5,3,0>,config12_mult>' and 'call' operation 0 bit ('_ln281', firmware/nnet_utils/nnet_conv_stream.h:281) to 'shift_line_buffer<array<ap_ufixed<8, 4, 4, 0, 0>, 16u>, config12>'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 3, Depth = 4, function 'compute_output_buffer_2d<array,array<ap_fixed<25,14,5,3,0>,18u>,config12>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.510 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.510 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_18u_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 3, Depth = 5, loop 'ReadInputHeight_ReadInputWidth'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.510 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.510 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'normalize_array_ap_fixed_18u_array_ap_fixed_42_21_5_3_0_18u_config14_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'BatchNormLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'BatchNormLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.510 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.510 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_18u_array_ap_ufixed_8_4_4_0_0_18u_relu_config15_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ReLUActLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.510 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.510 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_ufixed<8, 4, 4, 0, 0>, 18u>, config16>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_ufixed<8, 4, 4, 0, 0>, 18u>, config16>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.510 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.510 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_ufixed_8_4_4_0_0_18u_config16_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "WARNING: [HLS 200-880] The II Violation in module 'pooling2d_cl_array_array_ap_ufixed_8_4_4_0_0_18u_config16_s' (loop 'ReadInputHeight_ReadInputWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'load' operation 8 bit ('void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_42', firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115) on static variable 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_19' and 'call' operation 0 bit ('_ln52', firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115) to 'shift_line_buffer<array<ap_ufixed<8, 4, 4, 0, 0>, 18u>, config16>'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'ReadInputHeight_ReadInputWidth'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.510 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.510 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_latency_wrapper_ap_ufixed_ap_fixed_18_11_5_3_0_config18_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_latency_wrapper<ap_ufixed,ap_fixed<18,11,5,3,0>,config18>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'dense_latency_wrapper<ap_ufixed,ap_fixed<18,11,5,3,0>,config18>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.510 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.510 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_ufixed_18u_array_ap_fixed_18_11_5_3_0_84u_config18_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.510 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.510 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'normalize_array_ap_fixed_84u_array_ap_fixed_35_18_5_3_0_84u_config20_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.510 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.510 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_84u_array_ap_ufixed_8_2_4_0_0_84u_relu_config21_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.510 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.519 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_latency_wrapper_ap_ufixed_ap_fixed_20_11_5_3_0_config22_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_latency_wrapper<ap_ufixed,ap_fixed<20,11,5,3,0>,config22>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'dense_latency_wrapper<ap_ufixed,ap_fixed<20,11,5,3,0>,config22>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.532 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.532 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_ufixed_84u_array_ap_fixed_20_11_5_3_0_96u_config22_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.532 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.532 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'normalize_array_ap_fixed_96u_array_ap_fixed_37_18_5_3_0_96u_config24_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.532 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.532 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_96u_array_ap_ufixed_8_2_4_0_0_96u_relu_config25_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.552 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.567 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_latency_wrapper_ap_ufixed_ap_fixed_32_16_5_3_0_config26_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_latency_wrapper<ap_ufixed,ap_fixed<32,16,5,3,0>,config26>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, function 'dense_latency_wrapper<ap_ufixed,ap_fixed<32,16,5,3,0>,config26>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.37 seconds; current allocated memory: 1.609 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 3.15 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.19 seconds; current allocated memory: 1.683 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_ufixed_96u_array_ap_fixed_32_16_5_3_0_10u_config26_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.683 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.683 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'init_exp_table_ap_fixed_32_16_5_3_0_softmax_config28_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_151_1'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'VITIS_LOOP_151_1'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.683 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.683 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.683 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.683 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.683 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.683 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer16_out (from pooling2d_cl_array_array_ap_ufixed_8_4_4_0_0_18u_config16_U0 to dense_array_ap_ufixed_18u_array_ap_fixed_18_11_5_3_0_84u_config18_U0) to 2 to improve performance and/or avoid deadlocks.\n",
      "WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer18_out (from dense_array_ap_ufixed_18u_array_ap_fixed_18_11_5_3_0_84u_config18_U0 to normalize_array_ap_fixed_84u_array_ap_fixed_35_18_5_3_0_84u_config20_U0) to 2 to improve performance and/or avoid deadlocks.\n",
      "WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer20_out (from normalize_array_ap_fixed_84u_array_ap_fixed_35_18_5_3_0_84u_config20_U0 to relu_array_ap_fixed_84u_array_ap_ufixed_8_2_4_0_0_84u_relu_config21_U0) to 2 to improve performance and/or avoid deadlocks.\n",
      "WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer21_out (from relu_array_ap_fixed_84u_array_ap_ufixed_8_2_4_0_0_84u_relu_config21_U0 to dense_array_ap_ufixed_84u_array_ap_fixed_20_11_5_3_0_96u_config22_U0) to 2 to improve performance and/or avoid deadlocks.\n",
      "WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer22_out (from dense_array_ap_ufixed_84u_array_ap_fixed_20_11_5_3_0_96u_config22_U0 to normalize_array_ap_fixed_96u_array_ap_fixed_37_18_5_3_0_96u_config24_U0) to 2 to improve performance and/or avoid deadlocks.\n",
      "WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer24_out (from normalize_array_ap_fixed_96u_array_ap_fixed_37_18_5_3_0_96u_config24_U0 to relu_array_ap_fixed_96u_array_ap_ufixed_8_2_4_0_0_96u_relu_config25_U0) to 2 to improve performance and/or avoid deadlocks.\n",
      "WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer25_out (from relu_array_ap_fixed_96u_array_ap_ufixed_8_2_4_0_0_96u_relu_config25_U0 to dense_array_ap_ufixed_96u_array_ap_fixed_32_16_5_3_0_10u_config26_U0) to 2 to improve performance and/or avoid deadlocks.\n",
      "WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer26_out (from dense_array_ap_ufixed_96u_array_ap_fixed_32_16_5_3_0_10u_config26_U0 to softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_U0) to 2 to improve performance and/or avoid deadlocks.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.683 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.683 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_cud' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.683 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_29_12_5_3_0_config2_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_5ns_21_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_6ns_22_1_1': 6 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_6s_22_1_1': 4 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_7ns_23_1_1': 10 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_7s_23_1_1': 8 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_8s_23_1_1': 2 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_29_12_5_3_0_config2_mult_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.683 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_29_12_5_3_0_8u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_5' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_29_12_5_3_0_8u_config2_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.683 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_29_12_5_3_0_8u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_29_12_5_3_0_8u_config2_s' pipeline 'ReadInputHeight_ReadInputWidth' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_29_12_5_3_0_8u_config2_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.683 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'normalize_array_ap_fixed_8u_array_ap_fixed_46_19_5_3_0_8u_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'normalize_array_ap_fixed_8u_array_ap_fixed_46_19_5_3_0_8u_config4_s' pipeline 'BatchNormLoop' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_29s_13ns_41_1_1': 4 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_29s_14ns_42_1_1': 4 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_array_ap_fixed_8u_array_ap_fixed_46_19_5_3_0_8u_config4_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.683 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_8u_array_ap_ufixed_8_4_4_0_0_8u_relu_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_array_ap_fixed_8u_array_ap_ufixed_8_4_4_0_0_8u_relu_config5_s' pipeline 'ReLUActLoop' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_8u_array_ap_ufixed_8_4_4_0_0_8u_relu_config5_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.683 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config6_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_8u_0_line_buffer_7_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config6_s_void_pooling2d_cl_stdEe' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config6_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_8u_0_line_buffer_6_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config6_s_void_pooling2d_cl_steOg' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config6_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_8u_0_line_buffer_5_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config6_s_void_pooling2d_cl_stfYi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config6_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_8u_0_line_buffer_4_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config6_s_void_pooling2d_cl_stg8j' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config6_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_8u_0_line_buffer_3_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config6_s_void_pooling2d_cl_sthbi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config6_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_8u_0_line_buffer_2_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config6_s_void_pooling2d_cl_stibs' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config6_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_8u_0_line_buffer_1_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config6_s_void_pooling2d_cl_stjbC' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config6_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_8u_0_line_buffer_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config6_s_void_pooling2d_cl_stkbM' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config6_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.683 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_ufixed_8u_array_ap_ufixed_8_4_4_0_0_8u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pooling2d_cl_array_ap_ufixed_8u_array_ap_ufixed_8_4_4_0_0_8u_config6_s' pipeline 'ReadInputHeight_ReadInputWidth' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_ufixed_8u_array_ap_ufixed_8_4_4_0_0_8u_config6_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.683 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_15_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s_p_ZZN4nnet25conv_2d_lbW' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_7_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s_p_ZZN4nnet25conv_2d_mb6' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_14_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s_p_ZZN4nnet25conv_2d_ncg' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_6_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s_p_ZZN4nnet25conv_2d_ocq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_13_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s_p_ZZN4nnet25conv_2d_pcA' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_5_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s_p_ZZN4nnet25conv_2d_qcK' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_12_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s_p_ZZN4nnet25conv_2d_rcU' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_4_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s_p_ZZN4nnet25conv_2d_sc4' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_11_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s_p_ZZN4nnet25conv_2d_tde' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_3_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s_p_ZZN4nnet25conv_2d_udo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_10_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s_p_ZZN4nnet25conv_2d_vdy' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_2_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s_p_ZZN4nnet25conv_2d_wdI' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_9_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s_p_ZZN4nnet25conv_2d_xdS' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_1_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s_p_ZZN4nnet25conv_2d_yd2' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_8_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s_p_ZZN4nnet25conv_2d_zec' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s_p_ZZN4nnet25conv_2d_Aem' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.683 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_ufixed_8_4_4_0_0_ap_fixed_24_13_5_3_0_config7_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-104] Estimated max fanout for 'dense_latency_ap_ufixed_8_4_4_0_0_ap_fixed_24_13_5_3_0_config7_mult_s' is 5534 from HDL expression: (1'b1 == ap_CS_fsm_state1)\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8ns_5ns_12_1_1': 30 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8ns_5s_13_1_1': 26 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6ns_13_1_1': 49 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6s_14_1_1': 57 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 23 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7s_15_1_1': 21 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_ufixed_8_4_4_0_0_ap_fixed_24_13_5_3_0_config7_mult_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.705 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_24_13_5_3_0_16u_config7_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_61' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_60' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_59' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_58' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_57' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_56' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_39' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_47' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_38' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_46' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_37' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_45' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_36' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_44' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_35' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_43' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_34' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_42' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_33' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_41' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_32' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_40' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_55' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_54' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_53' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_52' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_51' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_50' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_49' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_48' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_31' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_30' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_29' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_27' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_output_buffer_2d_array_array_ap_fixed_24_13_5_3_0_16u_config7_s' pipeline 'compute_output_buffer_2d<array,array<ap_fixed<24,13,5,3,0>,16u>,config7>' pipeline type 'function pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_24_13_5_3_0_16u_config7_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.29 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.45 seconds; current allocated memory: 1.779 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_ufixed_8u_array_ap_fixed_24_13_5_3_0_16u_config7_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_2d_cl_array_ap_ufixed_8u_array_ap_fixed_24_13_5_3_0_16u_config7_s' pipeline 'ReadInputHeight_ReadInputWidth' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_ufixed_8u_array_ap_fixed_24_13_5_3_0_16u_config7_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.790 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'normalize_array_ap_fixed_16u_array_ap_fixed_41_20_5_3_0_16u_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'normalize_array_ap_fixed_16u_array_ap_fixed_41_20_5_3_0_16u_config9_s' pipeline 'BatchNormLoop' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_24s_11ns_34_1_1': 16 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_array_ap_fixed_16u_array_ap_fixed_41_20_5_3_0_16u_config9_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.792 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_16u_array_ap_ufixed_8_4_4_0_0_16u_relu_config10_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_array_ap_fixed_16u_array_ap_ufixed_8_4_4_0_0_16u_relu_config10_s' pipeline 'ReLUActLoop' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_16u_array_ap_ufixed_8_4_4_0_0_16u_relu_config10_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.794 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_9_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s_void_pooling2d_cl_Bew' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_8_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s_void_pooling2d_cl_CeG' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_7_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s_void_pooling2d_cl_DeQ' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_6_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s_void_pooling2d_cl_Ee0' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_5_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s_void_pooling2d_cl_Ffa' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_4_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s_void_pooling2d_cl_Gfk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_3_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s_void_pooling2d_cl_Hfu' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_2_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s_void_pooling2d_cl_IfE' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_1_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s_void_pooling2d_cl_JfO' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s_void_pooling2d_cl_KfY' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0EL_13_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s_p_ZZN4nnet12poolinLf8' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0EL_12_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s_p_ZZN4nnet12poolinMgi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0EL_11_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s_p_ZZN4nnet12poolinNgs' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0EL_10_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s_p_ZZN4nnet12poolinOgC' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0EL_9_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s_p_ZZN4nnet12poolinPgM' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0EL_8_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s_p_ZZN4nnet12poolinQgW' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.800 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_ufixed_8_4_4_0_0_16u_config11_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_29' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_143' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_159' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_99' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_144' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_160' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_98' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_27' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_145' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_161' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_97' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_146' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_162' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_96' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_147' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_163' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_95' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_148' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_164' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_94' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_149' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_165' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_93' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_150' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_166' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_92' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_151' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_167' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_91' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_152' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_168' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_90' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_137' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_153' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_169' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_89' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_138' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_154' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_170' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_88' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_139' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_155' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_171' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_87' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_140' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_156' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_172' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_86' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_141' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_157' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_173' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_85' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_142' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_158' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_174' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_84' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pooling2d_cl_array_array_ap_ufixed_8_4_4_0_0_16u_config11_s' pipeline 'ReadInputHeight_ReadInputWidth' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_ufixed_8_4_4_0_0_16u_config11_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.810 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_47_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2Rg6' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_31_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2Shg' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_46_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2Thq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_30_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2UhA' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_39_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2VhK' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_23_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2WhU' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_38_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2Xh4' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_22_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2Yie' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_37_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2Zio' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_21_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_20iy' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_36_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_21iI' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_20_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_22iS' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_35_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_23i2' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_19_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_24jc' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_34_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_25jm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_18_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_26jw' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_33_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_27jG' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_17_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_28jQ' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_32_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_29j0' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_16_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bak' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_45_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bbk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_29_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bck' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_44_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bdk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_28_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bek' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_43_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bfk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_27_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bgk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_42_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bhl' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_26_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bil' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_41_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bjl' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_25_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bkl' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_40_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bll' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL_24_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bml' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.818 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_ufixed_ap_fixed_25_14_5_3_0_config12_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-104] Estimated max fanout for 'dense_latency_ap_ufixed_ap_fixed_25_14_5_3_0_config12_mult_s' is 11840 from HDL expression: (1'b1 == ap_CS_fsm_state1)\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8ns_5ns_12_1_1': 57 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8ns_5s_13_1_1': 66 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6ns_13_1_1': 104 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6s_14_1_1': 117 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 44 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7s_15_1_1': 30 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8s_16_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_ufixed_ap_fixed_25_14_5_3_0_config12_mult_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.900 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_25_14_5_3_0_18u_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_245' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_246' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_247' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_248' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_249' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_250' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_251' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_252' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_253' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_254' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_255' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_195' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_256' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_206' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_257' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_217' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_258' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_228' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_259' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_239' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_260' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_244' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_97' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_277' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_96' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_278' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_95' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_279' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_94' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_280' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_93' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_281' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_92' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_282' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_91' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_283' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_90' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_284' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_89' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_285' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_88' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_286' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_87' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_287' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_86' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_288' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_85' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_289' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_84' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_290' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_83' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_99' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_82' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_98' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_209' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_65' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_210' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_64' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_211' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_63' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_212' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_62' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_213' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_196' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_214' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_197' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_215' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_198' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_216' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_199' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_218' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_200' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_219' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_201' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_220' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_202' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_221' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_203' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_222' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_204' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_223' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_205' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_224' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_207' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_225' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_208' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_261' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_262' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_263' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_264' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_265' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_266' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_267' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_268' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_269' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_270' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_271' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_272' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_273' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_274' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_275' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_276' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_81' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_80' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_79' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_78' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_77' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_76' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_75' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_74' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_73' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_72' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_71' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_70' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_69' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_68' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_67' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_66' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_226' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_227' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_229' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_230' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_231' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_232' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_233' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_234' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_235' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_236' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_237' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_238' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_240' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_241' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_242' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9_243' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_4' is power-on initialization.\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_output_buffer_2d_array_array_ap_fixed_25_14_5_3_0_18u_config12_s' pipeline 'compute_output_buffer_2d<array,array<ap_fixed<25,14,5,3,0>,18u>,config12>' pipeline type 'function pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_25_14_5_3_0_18u_config12_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.19 seconds. CPU system time: 0.35 seconds. Elapsed time: 3.53 seconds; current allocated memory: 2.063 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_18u_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_18u_config12_s' pipeline 'ReadInputHeight_ReadInputWidth' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_18u_config12_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.080 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'normalize_array_ap_fixed_18u_array_ap_fixed_42_21_5_3_0_18u_config14_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'normalize_array_ap_fixed_18u_array_ap_fixed_42_21_5_3_0_18u_config14_s' pipeline 'BatchNormLoop' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_25s_10ns_34_1_1': 11 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_25s_11ns_35_1_1': 7 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_array_ap_fixed_18u_array_ap_fixed_42_21_5_3_0_18u_config14_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.080 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_18u_array_ap_ufixed_8_4_4_0_0_18u_relu_config15_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_array_ap_fixed_18u_array_ap_ufixed_8_4_4_0_0_18u_relu_config15_s' pipeline 'ReLUActLoop' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_18u_array_ap_ufixed_8_4_4_0_0_18u_relu_config15_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.080 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_18u_0_line_buffer_9_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s_void_pooling2d_cl_bnm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_18u_0_line_buffer_8_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s_void_pooling2d_cl_bom' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_18u_0_line_buffer_7_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s_void_pooling2d_cl_bpm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_18u_0_line_buffer_6_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s_void_pooling2d_cl_bqm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_18u_0_line_buffer_5_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s_void_pooling2d_cl_brm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_18u_0_line_buffer_4_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s_void_pooling2d_cl_bsm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_18u_0_line_buffer_3_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s_void_pooling2d_cl_btn' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_18u_0_line_buffer_2_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s_void_pooling2d_cl_bun' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_18u_0_line_buffer_1_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s_void_pooling2d_cl_bvn' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_18u_0_line_buffer_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s_void_pooling2d_cl_bwn' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0EL_7_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s_p_ZZN4nnet12poolinbxn' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0EL_6_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s_p_ZZN4nnet12poolinbyn' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0EL_5_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s_p_ZZN4nnet12poolinbzo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0EL_4_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s_p_ZZN4nnet12poolinbAo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0EL_3_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s_p_ZZN4nnet12poolinbBo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0EL_2_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s_p_ZZN4nnet12poolinbCo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0EL_1_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s_p_ZZN4nnet12poolinbDo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_o_mode0EL_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s_p_ZZN4nnet12poolinbEo' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.116 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_ufixed_8_4_4_0_0_18u_config16_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_75' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_57' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_39' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_74' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_56' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_38' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_73' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_55' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_37' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_72' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_54' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_36' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_71' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_53' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_35' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_70' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_52' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_34' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_69' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_51' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_33' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_68' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_50' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_32' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_67' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_49' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_31' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_66' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_48' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_30' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_83' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_65' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_47' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_29' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_82' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_64' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_46' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_81' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_63' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_45' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_27' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_80' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_62' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_44' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_79' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_61' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_43' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_78' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_60' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_42' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_77' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_59' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_41' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_76' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_58' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_40' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi4EL9ap_q_mode4EL9ap_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pooling2d_cl_array_array_ap_ufixed_8_4_4_0_0_18u_config16_s' pipeline 'ReadInputHeight_ReadInputWidth' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_ufixed_8_4_4_0_0_18u_config16_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.67 seconds; current allocated memory: 2.128 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_wrapper_ap_ufixed_ap_fixed_18_11_5_3_0_config18_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_wrapper_ap_ufixed_ap_fixed_18_11_5_3_0_config18_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.136 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_ufixed_18u_array_ap_fixed_18_11_5_3_0_84u_config18_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_ufixed_18u_array_ap_fixed_18_11_5_3_0_84u_config18_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.168 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'normalize_array_ap_fixed_84u_array_ap_fixed_35_18_5_3_0_84u_config20_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_18s_12ns_29_1_1': 40 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_18s_13ns_30_1_1': 2 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_array_ap_fixed_84u_array_ap_fixed_35_18_5_3_0_84u_config20_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.205 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_84u_array_ap_ufixed_8_2_4_0_0_84u_relu_config21_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_84u_array_ap_ufixed_8_2_4_0_0_84u_relu_config21_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.222 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_wrapper_ap_ufixed_ap_fixed_20_11_5_3_0_config22_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_wrapper_ap_ufixed_ap_fixed_20_11_5_3_0_config22_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.05 seconds; current allocated memory: 2.279 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_ufixed_84u_array_ap_fixed_20_11_5_3_0_96u_config22_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_ufixed_84u_array_ap_fixed_20_11_5_3_0_96u_config22_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.73 seconds; current allocated memory: 2.333 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'normalize_array_ap_fixed_96u_array_ap_fixed_37_18_5_3_0_96u_config24_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_20s_12ns_31_1_1': 5 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_20s_13ns_32_1_1': 43 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_array_ap_fixed_96u_array_ap_fixed_37_18_5_3_0_96u_config24_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.392 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_96u_array_ap_ufixed_8_2_4_0_0_96u_relu_config25_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_96u_array_ap_ufixed_8_2_4_0_0_96u_relu_config25_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.400 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_wrapper_ap_ufixed_ap_fixed_32_16_5_3_0_config26_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_wrapper_ap_ufixed_ap_fixed_32_16_5_3_0_config26_s' pipeline 'dense_latency_wrapper<ap_ufixed,ap_fixed<32,16,5,3,0>,config26>' pipeline type 'function pipeline'\n",
      "INFO: [RTGEN 206-104] Estimated max fanout for 'dense_latency_wrapper_ap_ufixed_ap_fixed_32_16_5_3_0_config26_s' is 7904 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 53 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10s_16_1_1': 3 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10s_17_1_1': 25 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10s_18_1_1': 69 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8ns_11ns_18_1_1': 2 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8ns_11s_17_1_1': 4 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8ns_11s_18_1_1': 41 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8ns_11s_19_1_1': 10 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8ns_12s_18_1_1': 2 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8ns_5ns_12_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8ns_5s_13_1_1': 4 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6ns_13_1_1': 5 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6s_14_1_1': 7 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 20 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7s_15_1_1': 15 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_15_1_1': 31 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8s_15_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8s_16_1_1': 40 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_16_1_1': 51 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9s_15_1_1': 2 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9s_16_1_1': 6 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9s_17_1_1': 88 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_wrapper_ap_ufixed_ap_fixed_32_16_5_3_0_config26_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.21 seconds; current allocated memory: 2.440 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_ufixed_96u_array_ap_fixed_32_16_5_3_0_10u_config26_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_ufixed_96u_array_ap_fixed_32_16_5_3_0_10u_config26_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.17 seconds. Elapsed time: 1.38 seconds; current allocated memory: 2.572 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'init_exp_table_ap_fixed_32_16_5_3_0_softmax_config28_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'init_exp_table_ap_fixed_32_16_5_3_0_softmax_config28_s' pipeline 'VITIS_LOOP_151_1' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Generating core module 'bitselect_1ns_32ns_32s_1_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'bitselect_1ns_54ns_32ns_1_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'bitselect_1ns_54ns_32s_1_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'ctlz_32_32_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_18_1_1': 2 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_1_1_1': 3 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'init_exp_table_ap_fixed_32_16_5_3_0_softmax_config28_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.664 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s_invert_table_ROM_AUTO_1R' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s_invert_bFp' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s_exp_table_RAM_AUTO_1R1W' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s_exp_tabbGp' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_18s_18s_26_1_1': 5 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s'.\n",
      "INFO: [RTMG 210-279] Implementing memory 'myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s_invert_bFp' using auto ROMs.\n",
      "INFO: [RTMG 210-278] Implementing memory 'myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s_exp_tabbGp' using auto RAMs.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.669 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.675 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer28_out' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.\n",
      "WARNING: [HLS 200-656] Deadlocks can occur since process conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<29,12,5,3,0>,8u>,config2> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.\n",
      "Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_ufixed_8_4_4_0_0_8u_config6_U0' to 'start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_ufixed_8_4_4_0_0_8u_configbHp' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_conv_2d_cl_array_ap_ufixed_8u_array_ap_fixed_24_13_5_3_0_16u_config7_U0' to 'start_for_conv_2d_cl_array_ap_ufixed_8u_array_ap_fixed_24_13_5_3_0_16u_configbIp' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_normalize_array_ap_fixed_16u_array_ap_fixed_41_20_5_3_0_16u_config9_U0' to 'start_for_normalize_array_ap_fixed_16u_array_ap_fixed_41_20_5_3_0_16u_config9bJp' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_relu_array_ap_fixed_16u_array_ap_ufixed_8_4_4_0_0_16u_relu_config10_U0' to 'start_for_relu_array_ap_fixed_16u_array_ap_ufixed_8_4_4_0_0_16u_relu_config10bKp' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_normalize_array_ap_fixed_18u_array_ap_fixed_42_21_5_3_0_18u_config14_U0' to 'start_for_normalize_array_ap_fixed_18u_array_ap_fixed_42_21_5_3_0_18u_config1bLp' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_relu_array_ap_fixed_18u_array_ap_ufixed_8_4_4_0_0_18u_relu_config15_U0' to 'start_for_relu_array_ap_fixed_18u_array_ap_ufixed_8_4_4_0_0_18u_relu_config15bMq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_normalize_array_ap_fixed_84u_array_ap_fixed_35_18_5_3_0_84u_config20_U0' to 'start_for_normalize_array_ap_fixed_84u_array_ap_fixed_35_18_5_3_0_84u_config2bNq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_relu_array_ap_fixed_84u_array_ap_ufixed_8_2_4_0_0_84u_relu_config21_U0' to 'start_for_relu_array_ap_fixed_84u_array_ap_ufixed_8_2_4_0_0_84u_relu_config21bOq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_normalize_array_ap_fixed_96u_array_ap_fixed_37_18_5_3_0_96u_config24_U0' to 'start_for_normalize_array_ap_fixed_96u_array_ap_fixed_37_18_5_3_0_96u_config2bPq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_relu_array_ap_fixed_96u_array_ap_ufixed_8_2_4_0_0_96u_relu_config25_U0' to 'start_for_relu_array_ap_fixed_96u_array_ap_ufixed_8_2_4_0_0_96u_relu_config25bQq' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_U(myproject_fifo_w232_d676_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_U(myproject_fifo_w368_d676_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_U(myproject_fifo_w64_d676_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_U(myproject_fifo_w64_d169_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_U(myproject_fifo_w384_d121_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_U(myproject_fifo_w656_d121_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_U(myproject_fifo_w128_d121_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_U(myproject_fifo_w128_d25_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_U(myproject_fifo_w450_d9_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_U(myproject_fifo_w756_d9_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_U(myproject_fifo_w144_d9_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_U(myproject_fifo_w144_d1_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_U(myproject_fifo_w1512_d1_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_U(myproject_fifo_w2940_d1_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer21_out_U(myproject_fifo_w672_d1_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer22_out_U(myproject_fifo_w1920_d1_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer24_out_U(myproject_fifo_w3552_d1_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer25_out_U(myproject_fifo_w768_d1_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer26_out_U(myproject_fifo_w320_d1_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_normalize_array_ap_fixed_8u_array_ap_fixed_46_19_5_3_0_8u_config4_U0_U(myproject_start_for_normalize_array_ap_fixed_8u_array_ap_fixed_46_19_5_3_0_8u_config4_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_8u_array_ap_ufixed_8_4_4_0_0_8u_relu_config5_U0_U(myproject_start_for_relu_array_ap_fixed_8u_array_ap_ufixed_8_4_4_0_0_8u_relu_config5_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_ufixed_8_4_4_0_0_8u_configbHp_U(myproject_start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_ufixed_8_4_4_0_0_8u_configbHp)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_ufixed_8u_array_ap_fixed_24_13_5_3_0_16u_configbIp_U(myproject_start_for_conv_2d_cl_array_ap_ufixed_8u_array_ap_fixed_24_13_5_3_0_16u_configbIp)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_normalize_array_ap_fixed_16u_array_ap_fixed_41_20_5_3_0_16u_config9bJp_U(myproject_start_for_normalize_array_ap_fixed_16u_array_ap_fixed_41_20_5_3_0_16u_config9bJp)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_16u_array_ap_ufixed_8_4_4_0_0_16u_relu_config10bKp_U(myproject_start_for_relu_array_ap_fixed_16u_array_ap_ufixed_8_4_4_0_0_16u_relu_config10bKp)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_ufixed_8_4_4_0_0_16u_config11_U0_U(myproject_start_for_pooling2d_cl_array_array_ap_ufixed_8_4_4_0_0_16u_config11_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_18u_config12_U0_U(myproject_start_for_conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_18u_config12_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_normalize_array_ap_fixed_18u_array_ap_fixed_42_21_5_3_0_18u_config1bLp_U(myproject_start_for_normalize_array_ap_fixed_18u_array_ap_fixed_42_21_5_3_0_18u_config1bLp)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_18u_array_ap_ufixed_8_4_4_0_0_18u_relu_config15bMq_U(myproject_start_for_relu_array_ap_fixed_18u_array_ap_ufixed_8_4_4_0_0_18u_relu_config15bMq)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_ufixed_8_4_4_0_0_18u_config16_U0_U(myproject_start_for_pooling2d_cl_array_array_ap_ufixed_8_4_4_0_0_18u_config16_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_ufixed_18u_array_ap_fixed_18_11_5_3_0_84u_config18_U0_U(myproject_start_for_dense_array_ap_ufixed_18u_array_ap_fixed_18_11_5_3_0_84u_config18_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_normalize_array_ap_fixed_84u_array_ap_fixed_35_18_5_3_0_84u_config2bNq_U(myproject_start_for_normalize_array_ap_fixed_84u_array_ap_fixed_35_18_5_3_0_84u_config2bNq)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_84u_array_ap_ufixed_8_2_4_0_0_84u_relu_config21bOq_U(myproject_start_for_relu_array_ap_fixed_84u_array_ap_ufixed_8_2_4_0_0_84u_relu_config21bOq)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_ufixed_84u_array_ap_fixed_20_11_5_3_0_96u_config22_U0_U(myproject_start_for_dense_array_ap_ufixed_84u_array_ap_fixed_20_11_5_3_0_96u_config22_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_normalize_array_ap_fixed_96u_array_ap_fixed_37_18_5_3_0_96u_config2bPq_U(myproject_start_for_normalize_array_ap_fixed_96u_array_ap_fixed_37_18_5_3_0_96u_config2bPq)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_96u_array_ap_ufixed_8_2_4_0_0_96u_relu_config25bQq_U(myproject_start_for_relu_array_ap_fixed_96u_array_ap_ufixed_8_2_4_0_0_96u_relu_config25bQq)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_ufixed_96u_array_ap_fixed_32_16_5_3_0_10u_config26_U0_U(myproject_start_for_dense_array_ap_ufixed_96u_array_ap_fixed_32_16_5_3_0_10u_config26_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_U0_U(myproject_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_U0)' using Shift Registers.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.682 GB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.97 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.04 seconds; current allocated memory: 2.685 GB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.2 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.28 seconds; current allocated memory: 2.839 GB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for myproject.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for myproject.\n",
      "INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 274.02 MHz\n",
      "INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:04:26; Allocated memory: 2.212 GB.\n",
      "***** C/RTL SYNTHESIS COMPLETED IN 0h4m26s *****\n",
      "***** VIVADO SYNTHESIS *****\n",
      "WARNING: /tools/Xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.\n",
      "\n",
      "****** Vivado v2024.2 (64-bit)\n",
      "  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024\n",
      "  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024\n",
      "  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024\n",
      "  **** Start of session at: Sun Apr  6 17:44:11 2025\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.\n",
      "\n",
      "source vivado_synth.tcl\n",
      "# set tcldir [file dirname [info script]]\n",
      "# source [file join $tcldir project.tcl]\n",
      "## variable project_name\n",
      "## set project_name \"myproject\"\n",
      "## variable backend\n",
      "## set backend \"vitis\"\n",
      "## variable part\n",
      "## set part \"xcvu13p-flga2577-2-e\"\n",
      "## variable clock_period\n",
      "## set clock_period 5\n",
      "## variable clock_uncertainty\n",
      "## set clock_uncertainty 27%\n",
      "## variable version\n",
      "## set version \"1.0.0\"\n",
      "## variable maximum_size\n",
      "## set maximum_size 4096\n",
      "# add_files ${project_name}_prj/solution1/syn/verilog\n",
      "# synth_design -top ${project_name} -part $part\n",
      "Command: synth_design -top myproject -part xcvu13p-flga2577-2-e\n",
      "Starting synth_design\n",
      "Attempting to get a license for feature 'Synthesis' and/or device 'xcvu13p'\n",
      "INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu13p'\n",
      "INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.\n",
      "INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes\n",
      "INFO: [Synth 8-7075] Helper process launched with PID 208132\n",
      "---------------------------------------------------------------------------------\n",
      "Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1943.078 ; gain = 446.520 ; free physical = 6099 ; free virtual = 21673\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_29_12_5_3_0_8u_config2_s' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_29_12_5_3_0_8u_config2_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_29_12_5_3_0_8u_config2_s' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_compute_output_buffer_2d_array_array_ap_fixed_29_12_5_3_0_8u_config2_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.v:55]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 28 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.v:9]\n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 5 - type: integer \n",
      "\tParameter DEPTH bound to: 28 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.v:55]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_29_12_5_3_0_config2_mult_s' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_29_12_5_3_0_config2_mult_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_16s_7s_23_1_1' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_16s_7s_23_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 7 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_16s_7s_23_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_16s_7s_23_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_16s_7ns_23_1_1' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_16s_7ns_23_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 7 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_16s_7ns_23_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_16s_7ns_23_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_16s_6ns_22_1_1' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_16s_6ns_22_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 22 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_16s_6ns_22_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_16s_6ns_22_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_16s_6s_22_1_1' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_16s_6s_22_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 22 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_16s_6s_22_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_16s_6s_22_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_16s_5ns_21_1_1' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_16s_5ns_21_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 5 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 21 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_16s_5ns_21_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_16s_5ns_21_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_16s_8s_23_1_1' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_16s_8s_23_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 23 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_16s_8s_23_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_16s_8s_23_1_1.v:5]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_29_12_5_3_0_config2_mult_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_29_12_5_3_0_config2_mult_s.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_29_12_5_3_0_8u_config2_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_compute_output_buffer_2d_array_array_ap_fixed_29_12_5_3_0_8u_config2_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_flow_control_loop_pipe' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_flow_control_loop_pipe.v:11]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_flow_control_loop_pipe' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_flow_control_loop_pipe.v:11]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_regslice_both' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_regslice_both.v:8]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_regslice_both' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_regslice_both.v:8]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_29_12_5_3_0_8u_config2_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_29_12_5_3_0_8u_config2_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_normalize_array_ap_fixed_8u_array_ap_fixed_46_19_5_3_0_8u_config4_s' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_normalize_array_ap_fixed_8u_array_ap_fixed_46_19_5_3_0_8u_config4_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_29s_14ns_42_1_1' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_29s_14ns_42_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 29 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 14 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 42 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_29s_14ns_42_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_29s_14ns_42_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_29s_13ns_41_1_1' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_29s_13ns_41_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 29 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 13 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 41 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_29s_13ns_41_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_29s_13ns_41_1_1.v:5]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_normalize_array_ap_fixed_8u_array_ap_fixed_46_19_5_3_0_8u_config4_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_normalize_array_ap_fixed_8u_array_ap_fixed_46_19_5_3_0_8u_config4_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_relu_array_ap_fixed_8u_array_ap_ufixed_8_4_4_0_0_8u_relu_config5_s' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_8u_array_ap_ufixed_8_4_4_0_0_8u_relu_config5_s.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_relu_array_ap_fixed_8u_array_ap_ufixed_8_4_4_0_0_8u_relu_config5_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_8u_array_ap_ufixed_8_4_4_0_0_8u_relu_config5_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_pooling2d_cl_array_ap_ufixed_8u_array_ap_ufixed_8_4_4_0_0_8u_config6_s' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_pooling2d_cl_array_ap_ufixed_8u_array_ap_ufixed_8_4_4_0_0_8u_config6_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config6_s' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config6_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config6_s_void_pooling2d_cl_stdEe' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config6_s_void_pooling2d_cl_stdEe.v:55]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 26 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config6_s_void_pooling2d_cl_stdEe_core' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config6_s_void_pooling2d_cl_stdEe.v:9]\n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 5 - type: integer \n",
      "\tParameter DEPTH bound to: 26 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config6_s_void_pooling2d_cl_stdEe_core' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config6_s_void_pooling2d_cl_stdEe.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config6_s_void_pooling2d_cl_stdEe' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config6_s_void_pooling2d_cl_stdEe.v:55]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config6_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config6_s.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_pooling2d_cl_array_ap_ufixed_8u_array_ap_ufixed_8_4_4_0_0_8u_config6_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_pooling2d_cl_array_ap_ufixed_8u_array_ap_ufixed_8_4_4_0_0_8u_config6_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_conv_2d_cl_array_ap_ufixed_8u_array_ap_fixed_24_13_5_3_0_16u_config7_s' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_conv_2d_cl_array_ap_ufixed_8u_array_ap_fixed_24_13_5_3_0_16u_config7_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_24_13_5_3_0_16u_config7_s' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_compute_output_buffer_2d_array_array_ap_fixed_24_13_5_3_0_16u_config7_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s_p_ZZN4nnet25conv_2d_lbW' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s_p_ZZN4nnet25conv_2d_lbW.v:55]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 13 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s_p_ZZN4nnet25conv_2d_lbW_core' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s_p_ZZN4nnet25conv_2d_lbW.v:9]\n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 4 - type: integer \n",
      "\tParameter DEPTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s_p_ZZN4nnet25conv_2d_lbW_core' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s_p_ZZN4nnet25conv_2d_lbW.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s_p_ZZN4nnet25conv_2d_lbW' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s_p_ZZN4nnet25conv_2d_lbW.v:55]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_8u_config7_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_dense_latency_ap_ufixed_8_4_4_0_0_ap_fixed_24_13_5_3_0_config7_mult_s' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_ufixed_8_4_4_0_0_ap_fixed_24_13_5_3_0_config7_mult_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_8ns_5ns_12_1_1' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_5ns_12_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 5 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 12 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_8ns_5ns_12_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_5ns_12_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_8ns_6s_14_1_1' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_6s_14_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 14 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_8ns_6s_14_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_6s_14_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_8ns_7s_15_1_1' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_7s_15_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 7 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_8ns_7s_15_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_7s_15_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_8ns_7ns_14_1_1' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_7ns_14_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 7 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 14 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_8ns_7ns_14_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_7ns_14_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_8ns_6ns_13_1_1' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_6ns_13_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_8ns_6ns_13_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_6ns_13_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_8ns_5s_13_1_1' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_5s_13_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 5 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_8ns_5s_13_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_5s_13_1_1.v:5]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_dense_latency_ap_ufixed_8_4_4_0_0_ap_fixed_24_13_5_3_0_config7_mult_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_ufixed_8_4_4_0_0_ap_fixed_24_13_5_3_0_config7_mult_s.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_24_13_5_3_0_16u_config7_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_compute_output_buffer_2d_array_array_ap_fixed_24_13_5_3_0_16u_config7_s.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_conv_2d_cl_array_ap_ufixed_8u_array_ap_fixed_24_13_5_3_0_16u_config7_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_conv_2d_cl_array_ap_ufixed_8u_array_ap_fixed_24_13_5_3_0_16u_config7_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_normalize_array_ap_fixed_16u_array_ap_fixed_41_20_5_3_0_16u_config9_s' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_normalize_array_ap_fixed_16u_array_ap_fixed_41_20_5_3_0_16u_config9_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_24s_11ns_34_1_1' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_24s_11ns_34_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 24 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 11 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 34 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_24s_11ns_34_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_24s_11ns_34_1_1.v:5]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_normalize_array_ap_fixed_16u_array_ap_fixed_41_20_5_3_0_16u_config9_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_normalize_array_ap_fixed_16u_array_ap_fixed_41_20_5_3_0_16u_config9_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_relu_array_ap_fixed_16u_array_ap_ufixed_8_4_4_0_0_16u_relu_config10_s' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_16u_array_ap_ufixed_8_4_4_0_0_16u_relu_config10_s.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_relu_array_ap_fixed_16u_array_ap_ufixed_8_4_4_0_0_16u_relu_config10_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_16u_array_ap_ufixed_8_4_4_0_0_16u_relu_config10_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_pooling2d_cl_array_array_ap_ufixed_8_4_4_0_0_16u_config11_s' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_pooling2d_cl_array_array_ap_ufixed_8_4_4_0_0_16u_config11_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s_void_pooling2d_cl_Bew' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s_void_pooling2d_cl_Bew.v:55]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s_void_pooling2d_cl_Bew_core' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s_void_pooling2d_cl_Bew.v:9]\n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 4 - type: integer \n",
      "\tParameter DEPTH bound to: 11 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s_void_pooling2d_cl_Bew_core' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s_void_pooling2d_cl_Bew.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s_void_pooling2d_cl_Bew' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s_void_pooling2d_cl_Bew.v:55]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config11_s.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_pooling2d_cl_array_array_ap_ufixed_8_4_4_0_0_16u_config11_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_pooling2d_cl_array_array_ap_ufixed_8_4_4_0_0_16u_config11_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_18u_config12_s' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_18u_config12_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_25_14_5_3_0_18u_config12_s' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_compute_output_buffer_2d_array_array_ap_fixed_25_14_5_3_0_18u_config12_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2Rg6' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2Rg6.v:55]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 5 - type: integer \n",
      "\tParameter AddressWidth bound to: 3 - type: integer \n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2Rg6_core' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2Rg6.v:9]\n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 3 - type: integer \n",
      "\tParameter DEPTH bound to: 5 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2Rg6_core' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2Rg6.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2Rg6' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2Rg6.v:55]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_16u_config12_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_dense_latency_ap_ufixed_ap_fixed_25_14_5_3_0_config12_mult_s' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_ufixed_ap_fixed_25_14_5_3_0_config12_mult_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_8ns_8s_16_1_1' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_8s_16_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_8ns_8s_16_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_8s_16_1_1.v:5]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_dense_latency_ap_ufixed_ap_fixed_25_14_5_3_0_config12_mult_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_ufixed_ap_fixed_25_14_5_3_0_config12_mult_s.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_25_14_5_3_0_18u_config12_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_compute_output_buffer_2d_array_array_ap_fixed_25_14_5_3_0_18u_config12_s.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_18u_config12_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_conv_2d_cl_array_array_ap_fixed_25_14_5_3_0_18u_config12_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_normalize_array_ap_fixed_18u_array_ap_fixed_42_21_5_3_0_18u_config14_s' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_normalize_array_ap_fixed_18u_array_ap_fixed_42_21_5_3_0_18u_config14_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_25s_11ns_35_1_1' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_25s_11ns_35_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 25 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 11 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 35 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_25s_11ns_35_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_25s_11ns_35_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_25s_10ns_34_1_1' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_25s_10ns_34_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 25 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 34 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_25s_10ns_34_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_25s_10ns_34_1_1.v:5]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_normalize_array_ap_fixed_18u_array_ap_fixed_42_21_5_3_0_18u_config14_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_normalize_array_ap_fixed_18u_array_ap_fixed_42_21_5_3_0_18u_config14_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_relu_array_ap_fixed_18u_array_ap_ufixed_8_4_4_0_0_18u_relu_config15_s' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_18u_array_ap_ufixed_8_4_4_0_0_18u_relu_config15_s.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_relu_array_ap_fixed_18u_array_ap_ufixed_8_4_4_0_0_18u_relu_config15_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_18u_array_ap_ufixed_8_4_4_0_0_18u_relu_config15_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_pooling2d_cl_array_array_ap_ufixed_8_4_4_0_0_18u_config16_s' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_pooling2d_cl_array_array_ap_ufixed_8_4_4_0_0_18u_config16_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s_void_pooling2d_cl_bnm' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s_void_pooling2d_cl_bnm.v:55]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 3 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s_void_pooling2d_cl_bnm_core' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s_void_pooling2d_cl_bnm.v:9]\n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 2 - type: integer \n",
      "\tParameter DEPTH bound to: 3 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s_void_pooling2d_cl_bnm_core' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s_void_pooling2d_cl_bnm.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s_void_pooling2d_cl_bnm' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s_void_pooling2d_cl_bnm.v:55]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_4_4_0_0_18u_config16_s.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_pooling2d_cl_array_array_ap_ufixed_8_4_4_0_0_18u_config16_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_pooling2d_cl_array_array_ap_ufixed_8_4_4_0_0_18u_config16_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_dense_array_ap_ufixed_18u_array_ap_fixed_18_11_5_3_0_84u_config18_s' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_dense_array_ap_ufixed_18u_array_ap_fixed_18_11_5_3_0_84u_config18_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_dense_latency_wrapper_ap_ufixed_ap_fixed_18_11_5_3_0_config18_s' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_dense_latency_wrapper_ap_ufixed_ap_fixed_18_11_5_3_0_config18_s.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_dense_latency_wrapper_ap_ufixed_ap_fixed_18_11_5_3_0_config18_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_dense_latency_wrapper_ap_ufixed_ap_fixed_18_11_5_3_0_config18_s.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_dense_array_ap_ufixed_18u_array_ap_fixed_18_11_5_3_0_84u_config18_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_dense_array_ap_ufixed_18u_array_ap_fixed_18_11_5_3_0_84u_config18_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_normalize_array_ap_fixed_84u_array_ap_fixed_35_18_5_3_0_84u_config20_s' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_normalize_array_ap_fixed_84u_array_ap_fixed_35_18_5_3_0_84u_config20_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_18s_12ns_29_1_1' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_18s_12ns_29_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 12 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 29 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_18s_12ns_29_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_18s_12ns_29_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_18s_13ns_30_1_1' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_18s_13ns_30_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 18 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 13 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 30 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_18s_13ns_30_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_18s_13ns_30_1_1.v:5]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_normalize_array_ap_fixed_84u_array_ap_fixed_35_18_5_3_0_84u_config20_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_normalize_array_ap_fixed_84u_array_ap_fixed_35_18_5_3_0_84u_config20_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_relu_array_ap_fixed_84u_array_ap_ufixed_8_2_4_0_0_84u_relu_config21_s' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_84u_array_ap_ufixed_8_2_4_0_0_84u_relu_config21_s.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_relu_array_ap_fixed_84u_array_ap_ufixed_8_2_4_0_0_84u_relu_config21_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_84u_array_ap_ufixed_8_2_4_0_0_84u_relu_config21_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_dense_array_ap_ufixed_84u_array_ap_fixed_20_11_5_3_0_96u_config22_s' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_dense_array_ap_ufixed_84u_array_ap_fixed_20_11_5_3_0_96u_config22_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_dense_latency_wrapper_ap_ufixed_ap_fixed_20_11_5_3_0_config22_s' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_dense_latency_wrapper_ap_ufixed_ap_fixed_20_11_5_3_0_config22_s.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_dense_latency_wrapper_ap_ufixed_ap_fixed_20_11_5_3_0_config22_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_dense_latency_wrapper_ap_ufixed_ap_fixed_20_11_5_3_0_config22_s.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_dense_array_ap_ufixed_84u_array_ap_fixed_20_11_5_3_0_96u_config22_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_dense_array_ap_ufixed_84u_array_ap_fixed_20_11_5_3_0_96u_config22_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_normalize_array_ap_fixed_96u_array_ap_fixed_37_18_5_3_0_96u_config24_s' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_normalize_array_ap_fixed_96u_array_ap_fixed_37_18_5_3_0_96u_config24_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_20s_13ns_32_1_1' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_20s_13ns_32_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 20 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 13 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 32 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_20s_13ns_32_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_20s_13ns_32_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_20s_12ns_31_1_1' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_20s_12ns_31_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 20 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 12 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 31 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_20s_12ns_31_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_20s_12ns_31_1_1.v:5]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_normalize_array_ap_fixed_96u_array_ap_fixed_37_18_5_3_0_96u_config24_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_normalize_array_ap_fixed_96u_array_ap_fixed_37_18_5_3_0_96u_config24_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_relu_array_ap_fixed_96u_array_ap_ufixed_8_2_4_0_0_96u_relu_config25_s' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_96u_array_ap_ufixed_8_2_4_0_0_96u_relu_config25_s.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_relu_array_ap_fixed_96u_array_ap_ufixed_8_2_4_0_0_96u_relu_config25_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_96u_array_ap_ufixed_8_2_4_0_0_96u_relu_config25_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_dense_array_ap_ufixed_96u_array_ap_fixed_32_16_5_3_0_10u_config26_s' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_dense_array_ap_ufixed_96u_array_ap_fixed_32_16_5_3_0_10u_config26_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_dense_latency_wrapper_ap_ufixed_ap_fixed_32_16_5_3_0_config26_s' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_dense_latency_wrapper_ap_ufixed_ap_fixed_32_16_5_3_0_config26_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_8ns_8ns_15_1_1' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_8ns_15_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_8ns_8ns_15_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_8ns_15_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_8ns_10s_17_1_1' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_10s_17_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 17 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_8ns_10s_17_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_10s_17_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_8ns_11s_18_1_1' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_11s_18_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 11 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 18 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_8ns_11s_18_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_11s_18_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_8ns_9s_17_1_1' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_9s_17_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 9 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 17 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_8ns_9s_17_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_9s_17_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_8ns_9ns_16_1_1' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_9ns_16_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 9 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_8ns_9ns_16_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_9ns_16_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_8ns_11s_19_1_1' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_11s_19_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 11 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 19 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_8ns_11s_19_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_11s_19_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_8ns_9s_15_1_1' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_9s_15_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 9 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_8ns_9s_15_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_9s_15_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_8ns_10s_18_1_1' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_10s_18_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 18 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_8ns_10s_18_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_10s_18_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_8ns_10ns_17_1_1' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_10ns_17_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 17 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_8ns_10ns_17_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_10ns_17_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_8ns_9s_16_1_1' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_9s_16_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 9 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_8ns_9s_16_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_9s_16_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_8ns_11s_17_1_1' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_11s_17_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 11 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 17 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_8ns_11s_17_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_11s_17_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_8ns_11ns_18_1_1' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_11ns_18_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 11 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 18 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_8ns_11ns_18_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_11ns_18_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_8ns_10s_16_1_1' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_10s_16_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_8ns_10s_16_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_10s_16_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_8ns_12s_18_1_1' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_12s_18_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 12 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 18 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_8ns_12s_18_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_12s_18_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_8ns_8s_15_1_1' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_8s_15_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_8ns_8s_15_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_8s_15_1_1.v:5]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_dense_latency_wrapper_ap_ufixed_ap_fixed_32_16_5_3_0_config26_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_dense_latency_wrapper_ap_ufixed_ap_fixed_32_16_5_3_0_config26_s.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_dense_array_ap_ufixed_96u_array_ap_fixed_32_16_5_3_0_10u_config26_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_dense_array_ap_ufixed_96u_array_ap_fixed_32_16_5_3_0_10u_config26_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s_invert_bFp' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s_invert_bFp.v:7]\n",
      "\tParameter DataWidth bound to: 18 - type: integer \n",
      "\tParameter AddressWidth bound to: 10 - type: integer \n",
      "\tParameter AddressRange bound to: 1024 - type: integer \n",
      "INFO: [Synth 8-3876] $readmem data file './myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s_invert_bFp.dat' is read successfully [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s_invert_bFp.v:28]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s_invert_bFp' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s_invert_bFp.v:7]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s_exp_tabbGp' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s_exp_tabbGp.v:7]\n",
      "\tParameter DataWidth bound to: 18 - type: integer \n",
      "\tParameter AddressWidth bound to: 10 - type: integer \n",
      "\tParameter AddressRange bound to: 1024 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s_exp_tabbGp' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s_exp_tabbGp.v:7]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_init_exp_table_ap_fixed_32_16_5_3_0_softmax_config28_s' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_init_exp_table_ap_fixed_32_16_5_3_0_softmax_config28_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_fpext_32ns_64_2_no_dsp_1' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_fpext_32ns_64_2_no_dsp_1.v:9]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 64 - type: integer \n",
      "---------------------------------------------------------------------------------\n",
      "Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2168.016 ; gain = 671.457 ; free physical = 5886 ; free virtual = 21460\n",
      "---------------------------------------------------------------------------------\n",
      "synthesize failed\n",
      "INFO: [Common 17-83] Releasing license: Synthesis\n",
      "185 Infos, 0 Warnings, 0 Critical Warnings and 7 Errors encountered.\n",
      "synth_design failed\n",
      "INFO: [Common 17-206] Exiting Vivado at Sun Apr  6 17:44:21 2025...\n",
      "ERROR: [Synth 8-439] module 'myproject_fpext_32ns_64_2_no_dsp_1_ip' not found [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_fpext_32ns_64_2_no_dsp_1.v:32]\n",
      "ERROR: [Synth 8-6156] failed synthesizing module 'myproject_fpext_32ns_64_2_no_dsp_1' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_fpext_32ns_64_2_no_dsp_1.v:9]\n",
      "ERROR: [Synth 8-6156] failed synthesizing module 'myproject_init_exp_table_ap_fixed_32_16_5_3_0_softmax_config28_s' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_init_exp_table_ap_fixed_32_16_5_3_0_softmax_config28_s.v:9]\n",
      "ERROR: [Synth 8-6156] failed synthesizing module 'myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s.v:9]\n",
      "ERROR: [Synth 8-6156] failed synthesizing module 'myproject_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s.v:9]\n",
      "ERROR: [Synth 8-6156] failed synthesizing module 'myproject' [/home/theodoros/Documents/AI_ON_FPGA/autoqkeras_kr260/myproject_prj/solution1/syn/verilog/myproject.v:9]\n",
      "ERROR: [Common 17-69] Command failed: Vivado Synthesis failed\n",
      "    while executing\n",
      "\"exec vivado -mode batch -source vivado_synth.tcl >@ stdout\"\n",
      "    invoked from within\n",
      "\"if {$opt(vsynth)} {\n",
      "    puts \"***** VIVADO SYNTHESIS *****\"\n",
      "    if {[file exist ${project_name}_prj/solution1/syn/verilog]} {\n",
      "        set time_start [...\"\n",
      "    (file \"build_prj.tcl\" line 241)\n",
      "    invoked from within\n",
      "\"source build_prj.tcl\"\n",
      "    (\"uplevel\" body line 1)\n",
      "    invoked from within\n",
      "\"uplevel \\#0 [list source $tclfile] \"\n",
      "\n",
      "INFO: [HLS 200-112] Total CPU user time: 271.41 seconds. Total CPU system time: 7.64 seconds. Total elapsed time: 283.25 seconds; peak allocated memory: 2.839 GB.\n",
      "Vivado synthesis report not found.\n",
      "Cosim report not found.\n",
      "Timing report not found.\n"
     ]
    }
   ],
   "source": [
    "synth = True\n",
    "if synth:\n",
    "    hls_model_aq.build(csim=False, synth=True, vsynth=True)  \n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": ".venv",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.12"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
