/// Auto-generated register definitions for CRC
/// Family: stm32f0
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f0::crc {

// ============================================================================
// CRC - cyclic redundancy check calculation unit
// Base Address: 0x40023000
// ============================================================================

/// CRC Register Structure
struct CRC_Registers {

    /// Data register
    /// Offset: 0x0000
    /// Reset value: 0xFFFFFFFF
    /// Access: read-write
    volatile uint32_t DR;

    /// Independent data register
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IDR;

    /// Control register
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CR;

    /// Initial CRC value
    /// Offset: 0x000C
    /// Reset value: 0xFFFFFFFF
    /// Access: read-write
    volatile uint32_t INIT;
};

static_assert(sizeof(CRC_Registers) >= 16, "CRC_Registers size mismatch");

/// CRC peripheral instance
inline CRC_Registers* CRC() {
    return reinterpret_cast<CRC_Registers*>(0x40023000);
}

}  // namespace alloy::hal::st::stm32f0::crc
