{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1346297750456 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1346297750456 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 29 23:35:49 2012 " "Processing started: Wed Aug 29 23:35:49 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1346297750456 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1346297750456 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SDR_REV_A -c SDR_REV_A " "Command: quartus_map --read_settings_files=on --write_settings_files=off SDR_REV_A -c SDR_REV_A" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1346297750456 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "IF_CLK.qip " "Tcl Script File IF_CLK.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE IF_CLK.qip " "set_global_assignment -name QIP_FILE IF_CLK.qip" {  } {  } 0 125063 "%1!s!" 0 0 "" 0 -1 1346297750653 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "" 0 -1 1346297750653 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1346297750948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DEBOUNCER " "Found entity 1: DEBOUNCER" {  } { { "DEBOUNCER.v" "" { Text "C:/Repositories/Pulsar_SDR/DEBOUNCER.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1346297751025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1346297751025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_synth.v 1 1 " "Found 1 design units, including 1 entities, in source file if_synth.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_SYNTH " "Found entity 1: IF_SYNTH" {  } { { "IF_SYNTH.v" "" { Text "C:/Repositories/Pulsar_SDR/IF_SYNTH.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1346297751031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1346297751031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "heartbeat.v 1 1 " "Found 1 design units, including 1 entities, in source file heartbeat.v" { { "Info" "ISGN_ENTITY_NAME" "1 HEARTBEAT " "Found entity 1: HEARTBEAT" {  } { { "HEARTBEAT.v" "" { Text "C:/Repositories/Pulsar_SDR/HEARTBEAT.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1346297751037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1346297751037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_config.v 2 2 " "Found 2 design units, including 2 entities, in source file pll_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_CONFIG_pllrcfg_66q " "Found entity 1: PLL_CONFIG_pllrcfg_66q" {  } { { "PLL_CONFIG.v" "" { Text "C:/Repositories/Pulsar_SDR/PLL_CONFIG.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1346297751125 ""} { "Info" "ISGN_ENTITY_NAME" "2 PLL_CONFIG " "Found entity 2: PLL_CONFIG" {  } { { "PLL_CONFIG.v" "" { Text "C:/Repositories/Pulsar_SDR/PLL_CONFIG.v" 1327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1346297751125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1346297751125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft.v 1 1 " "Found 1 design units, including 1 entities, in source file fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFT " "Found entity 1: FFT" {  } { { "FFT.v" "" { Text "C:/Repositories/Pulsar_SDR/FFT.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1346297751129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1346297751129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/fft_pack_fft_101.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft-library/fft_pack_fft_101.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fft_pack_fft_101 " "Found design unit 1: fft_pack_fft_101" {  } { { "fft-library/fft_pack_fft_101.vhd" "" { Text "C:/Repositories/Pulsar_SDR/fft-library/fft_pack_fft_101.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1346297752086 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fft_pack_fft_101-body " "Found design unit 2: fft_pack_fft_101-body" {  } { { "fft-library/fft_pack_fft_101.vhd" "" { Text "C:/Repositories/Pulsar_SDR/fft-library/fft_pack_fft_101.vhd" 2067 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1346297752086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1346297752086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/auk_dspip_math_pkg_fft_101.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft-library/auk_dspip_math_pkg_fft_101.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_fft_101 " "Found design unit 1: auk_dspip_math_pkg_fft_101" {  } { { "fft-library/auk_dspip_math_pkg_fft_101.vhd" "" { Text "C:/Repositories/Pulsar_SDR/fft-library/auk_dspip_math_pkg_fft_101.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1346297752136 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_fft_101-body " "Found design unit 2: auk_dspip_math_pkg_fft_101-body" {  } { { "fft-library/auk_dspip_math_pkg_fft_101.vhd" "" { Text "C:/Repositories/Pulsar_SDR/fft-library/auk_dspip_math_pkg_fft_101.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1346297752136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1346297752136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/auk_dspip_lib_pkg_fft_101.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fft-library/auk_dspip_lib_pkg_fft_101.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_fft_101 " "Found design unit 1: auk_dspip_lib_pkg_fft_101" {  } { { "fft-library/auk_dspip_lib_pkg_fft_101.vhd" "" { Text "C:/Repositories/Pulsar_SDR/fft-library/auk_dspip_lib_pkg_fft_101.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1346297752224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1346297752224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/auk_dspip_text_pkg_fft_101.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft-library/auk_dspip_text_pkg_fft_101.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg_fft_101 " "Found design unit 1: auk_dspip_text_pkg_fft_101" {  } { { "fft-library/auk_dspip_text_pkg_fft_101.vhd" "" { Text "C:/Repositories/Pulsar_SDR/fft-library/auk_dspip_text_pkg_fft_101.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1346297752250 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg_fft_101-body " "Found design unit 2: auk_dspip_text_pkg_fft_101-body" {  } { { "fft-library/auk_dspip_text_pkg_fft_101.vhd" "" { Text "C:/Repositories/Pulsar_SDR/fft-library/auk_dspip_text_pkg_fft_101.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1346297752250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1346297752250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/auk_dspip_roundsat_fft_101.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_roundsat_fft_101.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_fft_101-beh " "Found design unit 1: auk_dspip_roundsat_fft_101-beh" {  } { { "fft-library/auk_dspip_roundsat_fft_101.vhd" "" { Text "C:/Repositories/Pulsar_SDR/fft-library/auk_dspip_roundsat_fft_101.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1346297752301 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_fft_101 " "Found entity 1: auk_dspip_roundsat_fft_101" {  } { { "fft-library/auk_dspip_roundsat_fft_101.vhd" "" { Text "C:/Repositories/Pulsar_SDR/fft-library/auk_dspip_roundsat_fft_101.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1346297752301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1346297752301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/auk_dspip_avalon_streaming_source_fft_101.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_avalon_streaming_source_fft_101.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_fft_101-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_fft_101-rtl" {  } { { "fft-library/auk_dspip_avalon_streaming_source_fft_101.vhd" "" { Text "C:/Repositories/Pulsar_SDR/fft-library/auk_dspip_avalon_streaming_source_fft_101.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1346297752392 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_fft_101 " "Found entity 1: auk_dspip_avalon_streaming_source_fft_101" {  } { { "fft-library/auk_dspip_avalon_streaming_source_fft_101.vhd" "" { Text "C:/Repositories/Pulsar_SDR/fft-library/auk_dspip_avalon_streaming_source_fft_101.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1346297752392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1346297752392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/auk_dspip_avalon_streaming_sink_fft_101.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_avalon_streaming_sink_fft_101.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_fft_101-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_fft_101-rtl" {  } { { "fft-library/auk_dspip_avalon_streaming_sink_fft_101.vhd" "" { Text "C:/Repositories/Pulsar_SDR/fft-library/auk_dspip_avalon_streaming_sink_fft_101.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1346297752506 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_fft_101 " "Found entity 1: auk_dspip_avalon_streaming_sink_fft_101" {  } { { "fft-library/auk_dspip_avalon_streaming_sink_fft_101.vhd" "" { Text "C:/Repositories/Pulsar_SDR/fft-library/auk_dspip_avalon_streaming_sink_fft_101.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1346297752506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1346297752506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/auk_dspip_avalon_streaming_controller_fft_101.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_avalon_streaming_controller_fft_101.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_fft_101-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_fft_101-struct" {  } { { "fft-library/auk_dspip_avalon_streaming_controller_fft_101.vhd" "" { Text "C:/Repositories/Pulsar_SDR/fft-library/auk_dspip_avalon_streaming_controller_fft_101.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1346297752534 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_fft_101 " "Found entity 1: auk_dspip_avalon_streaming_controller_fft_101" {  } { { "fft-library/auk_dspip_avalon_streaming_controller_fft_101.vhd" "" { Text "C:/Repositories/Pulsar_SDR/fft-library/auk_dspip_avalon_streaming_controller_fft_101.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1346297752534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1346297752534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/auk_dspip_fpcompiler_alufp_fft_101.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_fpcompiler_alufp_fft_101.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_alufp_fft_101-rtl " "Found design unit 1: auk_dspip_fpcompiler_alufp_fft_101-rtl" {  } { { "fft-library/auk_dspip_fpcompiler_alufp_fft_101.vhd" "" { Text "C:/Repositories/Pulsar_SDR/fft-library/auk_dspip_fpcompiler_alufp_fft_101.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1346297752566 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_alufp_fft_101 " "Found entity 1: auk_dspip_fpcompiler_alufp_fft_101" {  } { { "fft-library/auk_dspip_fpcompiler_alufp_fft_101.vhd" "" { Text "C:/Repositories/Pulsar_SDR/fft-library/auk_dspip_fpcompiler_alufp_fft_101.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1346297752566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1346297752566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/auk_dspip_fpcompiler_aslf_fft_101.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_fpcompiler_aslf_fft_101.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_aslf_fft_101-rtl " "Found design unit 1: auk_dspip_fpcompiler_aslf_fft_101-rtl" {  } { { "fft-library/auk_dspip_fpcompiler_aslf_fft_101.vhd" "" { Text "C:/Repositories/Pulsar_SDR/fft-library/auk_dspip_fpcompiler_aslf_fft_101.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1346297752585 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_aslf_fft_101 " "Found entity 1: auk_dspip_fpcompiler_aslf_fft_101" {  } { { "fft-library/auk_dspip_fpcompiler_aslf_fft_101.vhd" "" { Text "C:/Repositories/Pulsar_SDR/fft-library/auk_dspip_fpcompiler_aslf_fft_101.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1346297752585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1346297752585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/auk_dspip_fpcompiler_castftox_fft_101.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_fpcompiler_castftox_fft_101.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_castftox_fft_101-rtl " "Found design unit 1: auk_dspip_fpcompiler_castftox_fft_101-rtl" {  } { { "fft-library/auk_dspip_fpcompiler_castftox_fft_101.vhd" "" { Text "C:/Repositories/Pulsar_SDR/fft-library/auk_dspip_fpcompiler_castftox_fft_101.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1346297752604 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_castftox_fft_101 " "Found entity 1: auk_dspip_fpcompiler_castftox_fft_101" {  } { { "fft-library/auk_dspip_fpcompiler_castftox_fft_101.vhd" "" { Text "C:/Repositories/Pulsar_SDR/fft-library/auk_dspip_fpcompiler_castftox_fft_101.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1346297752604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1346297752604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/auk_dspip_fpcompiler_castxtof_fft_101.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_fpcompiler_castxtof_fft_101.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_castxtof_fft_101-rtl " "Found design unit 1: auk_dspip_fpcompiler_castxtof_fft_101-rtl" {  } { { "fft-library/auk_dspip_fpcompiler_castxtof_fft_101.vhd" "" { Text "C:/Repositories/Pulsar_SDR/fft-library/auk_dspip_fpcompiler_castxtof_fft_101.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1346297752631 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_castxtof_fft_101 " "Found entity 1: auk_dspip_fpcompiler_castxtof_fft_101" {  } { { "fft-library/auk_dspip_fpcompiler_castxtof_fft_101.vhd" "" { Text "C:/Repositories/Pulsar_SDR/fft-library/auk_dspip_fpcompiler_castxtof_fft_101.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1346297752631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1346297752631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/auk_dspip_fpcompiler_clzf_fft_101.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_fpcompiler_clzf_fft_101.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_clzf_fft_101-rtl " "Found design unit 1: auk_dspip_fpcompiler_clzf_fft_101-rtl" {  } { { "fft-library/auk_dspip_fpcompiler_clzf_fft_101.vhd" "" { Text "C:/Repositories/Pulsar_SDR/fft-library/auk_dspip_fpcompiler_clzf_fft_101.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1346297752662 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_clzf_fft_101 " "Found entity 1: auk_dspip_fpcompiler_clzf_fft_101" {  } { { "fft-library/auk_dspip_fpcompiler_clzf_fft_101.vhd" "" { Text "C:/Repositories/Pulsar_SDR/fft-library/auk_dspip_fpcompiler_clzf_fft_101.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1346297752662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1346297752662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/auk_dspip_fpcompiler_mulfp_fft_101.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_fpcompiler_mulfp_fft_101.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_mulfp_fft_101-rtl " "Found design unit 1: auk_dspip_fpcompiler_mulfp_fft_101-rtl" {  } { { "fft-library/auk_dspip_fpcompiler_mulfp_fft_101.vhd" "" { Text "C:/Repositories/Pulsar_SDR/fft-library/auk_dspip_fpcompiler_mulfp_fft_101.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1346297752685 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_mulfp_fft_101 " "Found entity 1: auk_dspip_fpcompiler_mulfp_fft_101" {  } { { "fft-library/auk_dspip_fpcompiler_mulfp_fft_101.vhd" "" { Text "C:/Repositories/Pulsar_SDR/fft-library/auk_dspip_fpcompiler_mulfp_fft_101.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1346297752685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1346297752685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_rev_a.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_rev_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_REV_A " "Found entity 1: SDR_REV_A" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1346297752689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1346297752689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "LCD.v" "" { Text "C:/Repositories/Pulsar_SDR/LCD.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1346297752692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1346297752692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/Repositories/Pulsar_SDR/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1346297752696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1346297752696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.v" "" { Text "C:/Repositories/Pulsar_SDR/FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1346297752700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1346297752700 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "IF_SYNTH.v(41) " "Verilog HDL Instantiation warning at IF_SYNTH.v(41): instance has no name" {  } { { "IF_SYNTH.v" "" { Text "C:/Repositories/Pulsar_SDR/IF_SYNTH.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1346297752731 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SDR_REV_A " "Elaborating entity \"SDR_REV_A\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1346297752931 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[5\] SDR_REV_A.v(62) " "Output port \"LED\[5\]\" at SDR_REV_A.v(62) has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1346297752933 "|SDR_REV_A"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[3..0\] SDR_REV_A.v(62) " "Output port \"LED\[3..0\]\" at SDR_REV_A.v(62) has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1346297752933 "|SDR_REV_A"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_ASDO SDR_REV_A.v(71) " "Output port \"EPCS_ASDO\" at SDR_REV_A.v(71) has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1346297752933 "|SDR_REV_A"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_DCLK SDR_REV_A.v(73) " "Output port \"EPCS_DCLK\" at SDR_REV_A.v(73) has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1346297752933 "|SDR_REV_A"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_NCSO SDR_REV_A.v(74) " "Output port \"EPCS_NCSO\" at SDR_REV_A.v(74) has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1346297752933 "|SDR_REV_A"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEBOUNCER DEBOUNCER:freq_up " "Elaborating entity \"DEBOUNCER\" for hierarchy \"DEBOUNCER:freq_up\"" {  } { { "SDR_REV_A.v" "freq_up" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1346297752935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_SYNTH IF_SYNTH:if_synth " "Elaborating entity \"IF_SYNTH\" for hierarchy \"IF_SYNTH:if_synth\"" {  } { { "SDR_REV_A.v" "if_synth" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1346297752937 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pll_and_reconfig.v 1 1 " "Using design file pll_and_reconfig.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_AND_RECONFIG " "Found entity 1: PLL_AND_RECONFIG" {  } { { "pll_and_reconfig.v" "" { Text "C:/Repositories/Pulsar_SDR/pll_and_reconfig.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1346297752951 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1346297752951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_AND_RECONFIG IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3 " "Elaborating entity \"PLL_AND_RECONFIG\" for hierarchy \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\"" {  } { { "IF_SYNTH.v" "comb_3" { Text "C:/Repositories/Pulsar_SDR/IF_SYNTH.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1346297752952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_CONFIG IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config " "Elaborating entity \"PLL_CONFIG\" for hierarchy \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\"" {  } { { "pll_and_reconfig.v" "pll_config" { Text "C:/Repositories/Pulsar_SDR/pll_and_reconfig.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1346297752956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_CONFIG_pllrcfg_66q IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component " "Elaborating entity \"PLL_CONFIG_pllrcfg_66q\" for hierarchy \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\"" {  } { { "PLL_CONFIG.v" "PLL_CONFIG_pllrcfg_66q_component" { Text "C:/Repositories/Pulsar_SDR/PLL_CONFIG.v" 1406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1346297752958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|altsyncram:altsyncram4 " "Elaborating entity \"altsyncram\" for hierarchy \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|altsyncram:altsyncram4\"" {  } { { "PLL_CONFIG.v" "altsyncram4" { Text "C:/Repositories/Pulsar_SDR/PLL_CONFIG.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1346297753027 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|altsyncram:altsyncram4 " "Elaborated megafunction instantiation \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|altsyncram:altsyncram4\"" {  } { { "PLL_CONFIG.v" "" { Text "C:/Repositories/Pulsar_SDR/PLL_CONFIG.v" 326 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1346297753029 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|altsyncram:altsyncram4 " "Instantiated megafunction \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|altsyncram:altsyncram4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 144 " "Parameter \"numwords_a\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297753030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297753030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297753030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297753030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297753030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297753030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297753030 ""}  } { { "PLL_CONFIG.v" "" { Text "C:/Repositories/Pulsar_SDR/PLL_CONFIG.v" 326 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1346297753030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d7r.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d7r.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d7r " "Found entity 1: altsyncram_d7r" {  } { { "db/altsyncram_d7r.tdf" "" { Text "C:/Repositories/Pulsar_SDR/db/altsyncram_d7r.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1346297753117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1346297753117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d7r IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|altsyncram:altsyncram4\|altsyncram_d7r:auto_generated " "Elaborating entity \"altsyncram_d7r\" for hierarchy \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|altsyncram:altsyncram4\|altsyncram_d7r:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1346297753118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_add_sub:add_sub5\"" {  } { { "PLL_CONFIG.v" "add_sub5" { Text "C:/Repositories/Pulsar_SDR/PLL_CONFIG.v" 945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1346297753153 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_add_sub:add_sub5\"" {  } { { "PLL_CONFIG.v" "" { Text "C:/Repositories/Pulsar_SDR/PLL_CONFIG.v" 945 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1346297753155 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297753155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297753155 ""}  } { { "PLL_CONFIG.v" "" { Text "C:/Repositories/Pulsar_SDR/PLL_CONFIG.v" 945 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1346297753155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qqa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qqa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qqa " "Found entity 1: add_sub_qqa" {  } { { "db/add_sub_qqa.tdf" "" { Text "C:/Repositories/Pulsar_SDR/db/add_sub_qqa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1346297753238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1346297753238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qqa IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_add_sub:add_sub5\|add_sub_qqa:auto_generated " "Elaborating entity \"add_sub_qqa\" for hierarchy \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_add_sub:add_sub5\|add_sub_qqa:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1346297753239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_add_sub:add_sub6\"" {  } { { "PLL_CONFIG.v" "add_sub6" { Text "C:/Repositories/Pulsar_SDR/PLL_CONFIG.v" 968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1346297753250 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_add_sub:add_sub6\"" {  } { { "PLL_CONFIG.v" "" { Text "C:/Repositories/Pulsar_SDR/PLL_CONFIG.v" 968 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1346297753251 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297753251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297753251 ""}  } { { "PLL_CONFIG.v" "" { Text "C:/Repositories/Pulsar_SDR/PLL_CONFIG.v" 968 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1346297753251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t9a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t9a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t9a " "Found entity 1: add_sub_t9a" {  } { { "db/add_sub_t9a.tdf" "" { Text "C:/Repositories/Pulsar_SDR/db/add_sub_t9a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1346297753335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1346297753335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_t9a IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_add_sub:add_sub6\|add_sub_t9a:auto_generated " "Elaborating entity \"add_sub_t9a\" for hierarchy \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_add_sub:add_sub6\|add_sub_t9a:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1346297753340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_compare:cmpr7 " "Elaborating entity \"lpm_compare\" for hierarchy \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_compare:cmpr7\"" {  } { { "PLL_CONFIG.v" "cmpr7" { Text "C:/Repositories/Pulsar_SDR/PLL_CONFIG.v" 992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1346297753372 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_compare:cmpr7 " "Elaborated megafunction instantiation \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_compare:cmpr7\"" {  } { { "PLL_CONFIG.v" "" { Text "C:/Repositories/Pulsar_SDR/PLL_CONFIG.v" 992 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1346297753373 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_compare:cmpr7 " "Instantiated megafunction \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_compare:cmpr7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297753373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297753373 ""}  } { { "PLL_CONFIG.v" "" { Text "C:/Repositories/Pulsar_SDR/PLL_CONFIG.v" 992 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1346297753373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6pd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6pd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6pd " "Found entity 1: cmpr_6pd" {  } { { "db/cmpr_6pd.tdf" "" { Text "C:/Repositories/Pulsar_SDR/db/cmpr_6pd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1346297753454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1346297753454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6pd IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_compare:cmpr7\|cmpr_6pd:auto_generated " "Elaborating entity \"cmpr_6pd\" for hierarchy \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_compare:cmpr7\|cmpr_6pd:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1346297753455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_counter:cntr1 " "Elaborating entity \"lpm_counter\" for hierarchy \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_counter:cntr1\"" {  } { { "PLL_CONFIG.v" "cntr1" { Text "C:/Repositories/Pulsar_SDR/PLL_CONFIG.v" 1020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1346297753507 ""}
{ "Warning" "WTDFX_ASSERTION" "The data\[\] port is connected but aload or sload are not connected or are ground. This means the data will be ignored " "Assertion warning: The data\[\] port is connected but aload or sload are not connected or are ground. This means the data will be ignored" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/lpm_counter.tdf" 475 2 0 } } { "PLL_CONFIG.v" "" { Text "C:/Repositories/Pulsar_SDR/PLL_CONFIG.v" 1020 0 0 } } { "PLL_CONFIG.v" "" { Text "C:/Repositories/Pulsar_SDR/PLL_CONFIG.v" 1406 0 0 } } { "pll_and_reconfig.v" "" { Text "C:/Repositories/Pulsar_SDR/pll_and_reconfig.v" 116 0 0 } } { "IF_SYNTH.v" "" { Text "C:/Repositories/Pulsar_SDR/IF_SYNTH.v" 41 0 0 } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 187 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "" 0 -1 1346297753509 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_counter:cntr1 " "Elaborated megafunction instantiation \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_counter:cntr1\"" {  } { { "PLL_CONFIG.v" "" { Text "C:/Repositories/Pulsar_SDR/PLL_CONFIG.v" 1020 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1346297753511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_counter:cntr1 " "Instantiated megafunction \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_counter:cntr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297753511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 144 " "Parameter \"lpm_modulus\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297753511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297753511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297753511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297753511 ""}  } { { "PLL_CONFIG.v" "" { Text "C:/Repositories/Pulsar_SDR/PLL_CONFIG.v" 1020 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1346297753511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c1l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_c1l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c1l " "Found entity 1: cntr_c1l" {  } { { "db/cntr_c1l.tdf" "" { Text "C:/Repositories/Pulsar_SDR/db/cntr_c1l.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1346297753595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1346297753595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_c1l IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_counter:cntr1\|cntr_c1l:auto_generated " "Elaborating entity \"cntr_c1l\" for hierarchy \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_counter:cntr1\|cntr_c1l:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1346297753596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_counter:cntr13 " "Elaborating entity \"lpm_counter\" for hierarchy \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_counter:cntr13\"" {  } { { "PLL_CONFIG.v" "cntr13" { Text "C:/Repositories/Pulsar_SDR/PLL_CONFIG.v" 1082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1346297753624 ""}
{ "Warning" "WTDFX_ASSERTION" "The data\[\] port is connected but aload or sload are not connected or are ground. This means the data will be ignored " "Assertion warning: The data\[\] port is connected but aload or sload are not connected or are ground. This means the data will be ignored" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/lpm_counter.tdf" 475 2 0 } } { "PLL_CONFIG.v" "" { Text "C:/Repositories/Pulsar_SDR/PLL_CONFIG.v" 1082 0 0 } } { "PLL_CONFIG.v" "" { Text "C:/Repositories/Pulsar_SDR/PLL_CONFIG.v" 1406 0 0 } } { "pll_and_reconfig.v" "" { Text "C:/Repositories/Pulsar_SDR/pll_and_reconfig.v" 116 0 0 } } { "IF_SYNTH.v" "" { Text "C:/Repositories/Pulsar_SDR/IF_SYNTH.v" 41 0 0 } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 187 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "" 0 -1 1346297753626 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_counter:cntr13 " "Elaborated megafunction instantiation \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_counter:cntr13\"" {  } { { "PLL_CONFIG.v" "" { Text "C:/Repositories/Pulsar_SDR/PLL_CONFIG.v" 1082 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1346297753627 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_counter:cntr13 " "Instantiated megafunction \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_counter:cntr13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297753627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297753627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297753627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297753627 ""}  } { { "PLL_CONFIG.v" "" { Text "C:/Repositories/Pulsar_SDR/PLL_CONFIG.v" 1082 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1346297753627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3kj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3kj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3kj " "Found entity 1: cntr_3kj" {  } { { "db/cntr_3kj.tdf" "" { Text "C:/Repositories/Pulsar_SDR/db/cntr_3kj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1346297753716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1346297753716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3kj IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_counter:cntr13\|cntr_3kj:auto_generated " "Elaborating entity \"cntr_3kj\" for hierarchy \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_counter:cntr13\|cntr_3kj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1346297753717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_counter:cntr14 " "Elaborating entity \"lpm_counter\" for hierarchy \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_counter:cntr14\"" {  } { { "PLL_CONFIG.v" "cntr14" { Text "C:/Repositories/Pulsar_SDR/PLL_CONFIG.v" 1112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1346297753730 ""}
{ "Warning" "WTDFX_ASSERTION" "The data\[\] port is connected but aload or sload are not connected or are ground. This means the data will be ignored " "Assertion warning: The data\[\] port is connected but aload or sload are not connected or are ground. This means the data will be ignored" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/lpm_counter.tdf" 475 2 0 } } { "PLL_CONFIG.v" "" { Text "C:/Repositories/Pulsar_SDR/PLL_CONFIG.v" 1112 0 0 } } { "PLL_CONFIG.v" "" { Text "C:/Repositories/Pulsar_SDR/PLL_CONFIG.v" 1406 0 0 } } { "pll_and_reconfig.v" "" { Text "C:/Repositories/Pulsar_SDR/pll_and_reconfig.v" 116 0 0 } } { "IF_SYNTH.v" "" { Text "C:/Repositories/Pulsar_SDR/IF_SYNTH.v" 41 0 0 } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 187 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "" 0 -1 1346297753732 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_counter:cntr14 " "Elaborated megafunction instantiation \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_counter:cntr14\"" {  } { { "PLL_CONFIG.v" "" { Text "C:/Repositories/Pulsar_SDR/PLL_CONFIG.v" 1112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1346297753732 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_counter:cntr14 " "Instantiated megafunction \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_counter:cntr14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297753732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297753732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297753732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297753732 ""}  } { { "PLL_CONFIG.v" "" { Text "C:/Repositories/Pulsar_SDR/PLL_CONFIG.v" 1112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1346297753732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2kj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2kj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2kj " "Found entity 1: cntr_2kj" {  } { { "db/cntr_2kj.tdf" "" { Text "C:/Repositories/Pulsar_SDR/db/cntr_2kj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1346297753820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1346297753820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2kj IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_counter:cntr14\|cntr_2kj:auto_generated " "Elaborating entity \"cntr_2kj\" for hierarchy \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_counter:cntr14\|cntr_2kj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1346297753822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_counter:cntr2 " "Elaborating entity \"lpm_counter\" for hierarchy \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_counter:cntr2\"" {  } { { "PLL_CONFIG.v" "cntr2" { Text "C:/Repositories/Pulsar_SDR/PLL_CONFIG.v" 1173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1346297753854 ""}
{ "Warning" "WTDFX_ASSERTION" "The data\[\] port is connected but aload or sload are not connected or are ground. This means the data will be ignored " "Assertion warning: The data\[\] port is connected but aload or sload are not connected or are ground. This means the data will be ignored" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/lpm_counter.tdf" 475 2 0 } } { "PLL_CONFIG.v" "" { Text "C:/Repositories/Pulsar_SDR/PLL_CONFIG.v" 1173 0 0 } } { "PLL_CONFIG.v" "" { Text "C:/Repositories/Pulsar_SDR/PLL_CONFIG.v" 1406 0 0 } } { "pll_and_reconfig.v" "" { Text "C:/Repositories/Pulsar_SDR/pll_and_reconfig.v" 116 0 0 } } { "IF_SYNTH.v" "" { Text "C:/Repositories/Pulsar_SDR/IF_SYNTH.v" 41 0 0 } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 187 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "" 0 -1 1346297753856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_counter:cntr2 " "Elaborated megafunction instantiation \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_counter:cntr2\"" {  } { { "PLL_CONFIG.v" "" { Text "C:/Repositories/Pulsar_SDR/PLL_CONFIG.v" 1173 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1346297753856 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_counter:cntr2 " "Instantiated megafunction \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_counter:cntr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297753856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297753856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297753856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297753856 ""}  } { { "PLL_CONFIG.v" "" { Text "C:/Repositories/Pulsar_SDR/PLL_CONFIG.v" 1173 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1346297753856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_idj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_idj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_idj " "Found entity 1: cntr_idj" {  } { { "db/cntr_idj.tdf" "" { Text "C:/Repositories/Pulsar_SDR/db/cntr_idj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1346297753940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1346297753940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_idj IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_counter:cntr2\|cntr_idj:auto_generated " "Elaborating entity \"cntr_idj\" for hierarchy \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_counter:cntr2\|cntr_idj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1346297753941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_decode:decode11 " "Elaborating entity \"lpm_decode\" for hierarchy \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_decode:decode11\"" {  } { { "PLL_CONFIG.v" "decode11" { Text "C:/Repositories/Pulsar_SDR/PLL_CONFIG.v" 1224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1346297753991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_decode:decode11 " "Elaborated megafunction instantiation \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_decode:decode11\"" {  } { { "PLL_CONFIG.v" "" { Text "C:/Repositories/Pulsar_SDR/PLL_CONFIG.v" 1224 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1346297753992 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_decode:decode11 " "Instantiated megafunction \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_decode:decode11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 5 " "Parameter \"lpm_decodes\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297753992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297753992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_decode " "Parameter \"lpm_type\" = \"lpm_decode\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297753992 ""}  } { { "PLL_CONFIG.v" "" { Text "C:/Repositories/Pulsar_SDR/PLL_CONFIG.v" 1224 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1346297753992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_bbf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_bbf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_bbf " "Found entity 1: decode_bbf" {  } { { "db/decode_bbf.tdf" "" { Text "C:/Repositories/Pulsar_SDR/db/decode_bbf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1346297754094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1346297754094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_bbf IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_decode:decode11\|decode_bbf:auto_generated " "Elaborating entity \"decode_bbf\" for hierarchy \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|lpm_decode:decode11\|decode_bbf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1346297754095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL:pll_module " "Elaborating entity \"PLL\" for hierarchy \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL:pll_module\"" {  } { { "pll_and_reconfig.v" "pll_module" { Text "C:/Repositories/Pulsar_SDR/pll_and_reconfig.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1346297754101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL:pll_module\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL:pll_module\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "C:/Repositories/Pulsar_SDR/PLL.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1346297754180 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL:pll_module\|altpll:altpll_component " "Elaborated megafunction instantiation \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL:pll_module\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "C:/Repositories/Pulsar_SDR/PLL.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1346297754247 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL:pll_module\|altpll:altpll_component " "Instantiated megafunction \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL:pll_module\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "charge_pump_current_bits 1 " "Parameter \"charge_pump_current_bits\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loop_filter_c_bits 0 " "Parameter \"loop_filter_c_bits\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loop_filter_r_bits 8 " "Parameter \"loop_filter_r_bits\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m 101 " "Parameter \"m\" = \"101\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_initial 1 " "Parameter \"m_initial\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_ph 0 " "Parameter \"m_ph\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n 8 " "Parameter \"n\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NO_COMPENSATION " "Parameter \"operation_mode\" = \"NO_COMPENSATION\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_USED " "Parameter \"port_configupdate\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_USED " "Parameter \"port_scanclk\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_USED " "Parameter \"port_scanclkena\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_USED " "Parameter \"port_scandata\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_USED " "Parameter \"port_scandataout\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_USED " "Parameter \"port_scandone\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vco_post_scale 2 " "Parameter \"vco_post_scale\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_high 13 " "Parameter \"c0_high\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_initial 1 " "Parameter \"c0_initial\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_low 13 " "Parameter \"c0_low\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_mode even " "Parameter \"c0_mode\" = \"even\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_ph 0 " "Parameter \"c0_ph\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_counter c0 " "Parameter \"clk0_counter\" = \"c0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scan_chain_mif_file PLL.mif " "Parameter \"scan_chain_mif_file\" = \"PLL.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1346297754248 ""}  } { { "PLL.v" "" { Text "C:/Repositories/Pulsar_SDR/PLL.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1346297754248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Repositories/Pulsar_SDR/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1346297754348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1346297754348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL:pll_module\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL:pll_module\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1346297754352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEARTBEAT HEARTBEAT:sdr_heartbeat " "Elaborating entity \"HEARTBEAT\" for hierarchy \"HEARTBEAT:sdr_heartbeat\"" {  } { { "SDR_REV_A.v" "sdr_heartbeat" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1346297754399 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|altsyncram:altsyncram4\|altsyncram_d7r:auto_generated\|q_a\[0\] " "Synthesized away node \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|altsyncram:altsyncram4\|altsyncram_d7r:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_d7r.tdf" "" { Text "C:/Repositories/Pulsar_SDR/db/altsyncram_d7r.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PLL_CONFIG.v" "" { Text "C:/Repositories/Pulsar_SDR/PLL_CONFIG.v" 326 0 0 } } { "PLL_CONFIG.v" "" { Text "C:/Repositories/Pulsar_SDR/PLL_CONFIG.v" 1406 0 0 } } { "pll_and_reconfig.v" "" { Text "C:/Repositories/Pulsar_SDR/pll_and_reconfig.v" 116 0 0 } } { "IF_SYNTH.v" "" { Text "C:/Repositories/Pulsar_SDR/IF_SYNTH.v" 41 0 0 } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 187 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1346297754922 "|SDR_REV_A|IF_SYNTH:if_synth|PLL_AND_RECONFIG:comb_3|PLL_CONFIG:pll_config|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component|altsyncram:altsyncram4|altsyncram_d7r:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1346297754922 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1346297754922 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|altsyncram:altsyncram4\|altsyncram_d7r:auto_generated\|q_a\[0\] " "Synthesized away node \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL_CONFIG:pll_config\|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component\|altsyncram:altsyncram4\|altsyncram_d7r:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_d7r.tdf" "" { Text "C:/Repositories/Pulsar_SDR/db/altsyncram_d7r.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PLL_CONFIG.v" "" { Text "C:/Repositories/Pulsar_SDR/PLL_CONFIG.v" 326 0 0 } } { "PLL_CONFIG.v" "" { Text "C:/Repositories/Pulsar_SDR/PLL_CONFIG.v" 1406 0 0 } } { "pll_and_reconfig.v" "" { Text "C:/Repositories/Pulsar_SDR/pll_and_reconfig.v" 116 0 0 } } { "IF_SYNTH.v" "" { Text "C:/Repositories/Pulsar_SDR/IF_SYNTH.v" 41 0 0 } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 187 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1346297754935 "|SDR_REV_A|IF_SYNTH:if_synth|PLL_AND_RECONFIG:comb_3|PLL_CONFIG:pll_config|PLL_CONFIG_pllrcfg_66q:PLL_CONFIG_pllrcfg_66q_component|altsyncram:altsyncram4|altsyncram_d7r:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1346297754935 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1346297754935 ""}
{ "Warning" "WSGN_USE_OPENCORE" "" "OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design" { { "Warning" "WSGN_OCP_NOT_SUPPORTED_BY_ALL_CORES" "" "Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature" { { "Warning" "WSGN_NO_OCP_SUPPORT_FOR_CORE" "\"FFT\" (6AF7_0034) " "\"\"FFT\" (6AF7_0034)\" does not support the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12192 "\"%1!s!\" does not support the OpenCore Plus Hardware Evaluation feature" 0 0 "" 0 -1 1346297755308 ""}  } {  } 0 12191 "Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature" 0 0 "" 0 -1 1346297755308 ""}  } {  } 0 12189 "OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design" 0 0 "" 0 -1 1346297755308 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1346297755359 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "B\[9\] " "Inserted always-enabled tri-state buffer between \"B\[9\]\" and its non-tri-state driver." {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "B\[11\] " "Inserted always-enabled tri-state buffer between \"B\[11\]\" and its non-tri-state driver." {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "B\[13\] " "Inserted always-enabled tri-state buffer between \"B\[13\]\" and its non-tri-state driver." {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "B\[15\] " "Inserted always-enabled tri-state buffer between \"B\[15\]\" and its non-tri-state driver." {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1346297755496 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1 1346297755496 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[0\] " "Bidir \"GPIO_2\[0\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 77 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[1\] " "Bidir \"GPIO_2\[1\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 77 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[2\] " "Bidir \"GPIO_2\[2\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 77 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[3\] " "Bidir \"GPIO_2\[3\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 77 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[4\] " "Bidir \"GPIO_2\[4\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 77 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[5\] " "Bidir \"GPIO_2\[5\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 77 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[6\] " "Bidir \"GPIO_2\[6\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 77 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[7\] " "Bidir \"GPIO_2\[7\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 77 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "Bidir \"GPIO_2\[8\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 77 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[9\] " "Bidir \"GPIO_2\[9\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 77 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[10\] " "Bidir \"GPIO_2\[10\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 77 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[11\] " "Bidir \"GPIO_2\[11\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 77 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[12\] " "Bidir \"GPIO_2\[12\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 77 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[0\] " "Bidir \"A\[0\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[1\] " "Bidir \"A\[1\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[2\] " "Bidir \"A\[2\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[3\] " "Bidir \"A\[3\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[4\] " "Bidir \"A\[4\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[5\] " "Bidir \"A\[5\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[6\] " "Bidir \"A\[6\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[7\] " "Bidir \"A\[7\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[8\] " "Bidir \"A\[8\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[9\] " "Bidir \"A\[9\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[10\] " "Bidir \"A\[10\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[11\] " "Bidir \"A\[11\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[12\] " "Bidir \"A\[12\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[13\] " "Bidir \"A\[13\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[14\] " "Bidir \"A\[14\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[15\] " "Bidir \"A\[15\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[16\] " "Bidir \"A\[16\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[17\] " "Bidir \"A\[17\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[18\] " "Bidir \"A\[18\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[19\] " "Bidir \"A\[19\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[20\] " "Bidir \"A\[20\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[21\] " "Bidir \"A\[21\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[22\] " "Bidir \"A\[22\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[23\] " "Bidir \"A\[23\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[24\] " "Bidir \"A\[24\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[25\] " "Bidir \"A\[25\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[26\] " "Bidir \"A\[26\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[27\] " "Bidir \"A\[27\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[28\] " "Bidir \"A\[28\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[29\] " "Bidir \"A\[29\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[30\] " "Bidir \"A\[30\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[31\] " "Bidir \"A\[31\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[32\] " "Bidir \"A\[32\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[33\] " "Bidir \"A\[33\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[0\] " "Bidir \"B\[0\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[1\] " "Bidir \"B\[1\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[2\] " "Bidir \"B\[2\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[3\] " "Bidir \"B\[3\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[4\] " "Bidir \"B\[4\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[5\] " "Bidir \"B\[5\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[6\] " "Bidir \"B\[6\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[7\] " "Bidir \"B\[7\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[8\] " "Bidir \"B\[8\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[10\] " "Bidir \"B\[10\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[12\] " "Bidir \"B\[12\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[14\] " "Bidir \"B\[14\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[16\] " "Bidir \"B\[16\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[17\] " "Bidir \"B\[17\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[18\] " "Bidir \"B\[18\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[19\] " "Bidir \"B\[19\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[20\] " "Bidir \"B\[20\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[21\] " "Bidir \"B\[21\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[22\] " "Bidir \"B\[22\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[23\] " "Bidir \"B\[23\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[24\] " "Bidir \"B\[24\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[25\] " "Bidir \"B\[25\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[26\] " "Bidir \"B\[26\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[27\] " "Bidir \"B\[27\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[28\] " "Bidir \"B\[28\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[29\] " "Bidir \"B\[29\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[30\] " "Bidir \"B\[30\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[31\] " "Bidir \"B\[31\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[32\] " "Bidir \"B\[32\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[33\] " "Bidir \"B\[33\]\" has no driver" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1346297755496 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "" 0 -1 1346297755496 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "B\[9\]~synth " "Node \"B\[9\]~synth\"" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1346297755560 ""} { "Warning" "WMLS_MLS_NODE_NAME" "B\[11\]~synth " "Node \"B\[11\]~synth\"" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1346297755560 ""} { "Warning" "WMLS_MLS_NODE_NAME" "B\[13\]~synth " "Node \"B\[13\]~synth\"" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1346297755560 ""} { "Warning" "WMLS_MLS_NODE_NAME" "B\[15\]~synth " "Node \"B\[15\]~synth\"" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1346297755560 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1 1346297755560 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1346297755560 "|SDR_REV_A|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1346297755560 "|SDR_REV_A|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1346297755560 "|SDR_REV_A|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1346297755560 "|SDR_REV_A|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1346297755560 "|SDR_REV_A|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_ASDO GND " "Pin \"EPCS_ASDO\" is stuck at GND" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1346297755560 "|SDR_REV_A|EPCS_ASDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_DCLK GND " "Pin \"EPCS_DCLK\" is stuck at GND" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1346297755560 "|SDR_REV_A|EPCS_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_NCSO GND " "Pin \"EPCS_NCSO\" is stuck at GND" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1346297755560 "|SDR_REV_A|EPCS_NCSO"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1346297755560 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1346297755745 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1346297755960 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1346297756297 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1346297756297 ""}
{ "Warning" "WCUT_PLL_SCAN_RECONFIG_PORTS_CONNECTED_WHEN_NOT_USED" "IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL:pll_module\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 SCANDATA " "PLL \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL:pll_module\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" has scan reconfiguration ports connected, but PLL scan reconfiguration is not being used (since port SCANDATA is not connected)" { { "Warning" "WCUT_PLL_SCAN_RECONFIG_PORTS_CONNECTED_WHEN_NOT_USED_DETAIL" "IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL:pll_module\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 SCANCLK " "PLL \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL:pll_module\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" has port SCANCLK connected when PLL scan reconfiguration is not being used" {  } { { "db/pll_altpll.v" "" { Text "C:/Repositories/Pulsar_SDR/db/pll_altpll.v" 66 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL.v" "" { Text "C:/Repositories/Pulsar_SDR/PLL.v" 122 0 0 } } { "pll_and_reconfig.v" "" { Text "C:/Repositories/Pulsar_SDR/pll_and_reconfig.v" 128 0 0 } } { "IF_SYNTH.v" "" { Text "C:/Repositories/Pulsar_SDR/IF_SYNTH.v" 41 0 0 } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 187 0 0 } }  } 0 15909 "PLL \"%1!s!\" has port %2!s! connected when PLL scan reconfiguration is not being used" 0 0 "" 0 -1 1346297756336 ""} { "Warning" "WCUT_PLL_SCAN_RECONFIG_PORTS_CONNECTED_WHEN_NOT_USED_DETAIL" "IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL:pll_module\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 SCANDONE " "PLL \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL:pll_module\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" has port SCANDONE connected when PLL scan reconfiguration is not being used" {  } { { "db/pll_altpll.v" "" { Text "C:/Repositories/Pulsar_SDR/db/pll_altpll.v" 66 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL.v" "" { Text "C:/Repositories/Pulsar_SDR/PLL.v" 122 0 0 } } { "pll_and_reconfig.v" "" { Text "C:/Repositories/Pulsar_SDR/pll_and_reconfig.v" 128 0 0 } } { "IF_SYNTH.v" "" { Text "C:/Repositories/Pulsar_SDR/IF_SYNTH.v" 41 0 0 } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 187 0 0 } }  } 0 15909 "PLL \"%1!s!\" has port %2!s! connected when PLL scan reconfiguration is not being used" 0 0 "" 0 -1 1346297756336 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Repositories/Pulsar_SDR/db/pll_altpll.v" 66 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL.v" "" { Text "C:/Repositories/Pulsar_SDR/PLL.v" 122 0 0 } } { "pll_and_reconfig.v" "" { Text "C:/Repositories/Pulsar_SDR/pll_and_reconfig.v" 128 0 0 } } { "IF_SYNTH.v" "" { Text "C:/Repositories/Pulsar_SDR/IF_SYNTH.v" 41 0 0 } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 187 0 0 } }  } 0 15908 "PLL \"%1!s!\" has scan reconfiguration ports connected, but PLL scan reconfiguration is not being used (since port %2!s! is not connected)" 0 0 "" 0 -1 1346297756336 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1346297756468 "|SDR_REV_A|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1346297756468 "|SDR_REV_A|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1346297756468 "|SDR_REV_A|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1346297756468 "|SDR_REV_A|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EPCS_DATA0 " "No output dependent on input pin \"EPCS_DATA0\"" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1346297756468 "|SDR_REV_A|EPCS_DATA0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1346297756468 "|SDR_REV_A|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1346297756468 "|SDR_REV_A|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1346297756468 "|SDR_REV_A|GPIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_IN\[0\] " "No output dependent on input pin \"A_IN\[0\]\"" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1346297756468 "|SDR_REV_A|A_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_IN\[1\] " "No output dependent on input pin \"A_IN\[1\]\"" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1346297756468 "|SDR_REV_A|A_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_IN\[0\] " "No output dependent on input pin \"B_IN\[0\]\"" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1346297756468 "|SDR_REV_A|B_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_IN\[1\] " "No output dependent on input pin \"B_IN\[1\]\"" {  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1346297756468 "|SDR_REV_A|B_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1346297756468 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "222 " "Implemented 222 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1346297756470 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1346297756470 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "81 " "Implemented 81 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1346297756470 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114 " "Implemented 114 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1346297756470 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1346297756470 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1346297756470 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 136 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 136 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "578 " "Peak virtual memory: 578 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1346297756544 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 29 23:35:56 2012 " "Processing ended: Wed Aug 29 23:35:56 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1346297756544 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1346297756544 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1346297756544 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1346297756544 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1346297758133 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1346297758134 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 29 23:35:57 2012 " "Processing started: Wed Aug 29 23:35:57 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1346297758134 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1346297758134 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SDR_REV_A -c SDR_REV_A " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SDR_REV_A -c SDR_REV_A" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1346297758134 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1346297758241 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SDR_REV_A EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"SDR_REV_A\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1346297758275 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1346297758362 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1346297758362 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL:pll_module\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL:pll_module\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_PLL_PRESERVE_COUNTER_ORDER_OPTION_USED" "advanced parameters are being used " "Clock router will preserve the counter order because advanced parameters are being used" {  } { { "db/pll_altpll.v" "" { Text "C:/Repositories/Pulsar_SDR/db/pll_altpll.v" 110 -1 0 } }  } 0 15550 "Clock router will preserve the counter order because %1!s!" 0 0 "" 0 -1 1346297758467 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL:pll_module\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 101 208 0 0 " "Implementing clock multiplication of 101, clock division of 208, and phase shift of 0 degrees (0 ps) for IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL:pll_module\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Repositories/Pulsar_SDR/db/pll_altpll.v" 66 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1346297758467 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Repositories/Pulsar_SDR/db/pll_altpll.v" 110 -1 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1346297758467 ""}
{ "Warning" "WCUT_PLL_SCAN_RECONFIG_PORTS_CONNECTED_WHEN_NOT_USED" "IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL:pll_module\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 SCANDATA " "PLL \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL:pll_module\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" has scan reconfiguration ports connected, but PLL scan reconfiguration is not being used (since port SCANDATA is not connected)" { { "Warning" "WCUT_PLL_SCAN_RECONFIG_PORTS_CONNECTED_WHEN_NOT_USED_DETAIL" "IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL:pll_module\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 SCANCLK " "PLL \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL:pll_module\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" has port SCANCLK connected when PLL scan reconfiguration is not being used" {  } { { "db/pll_altpll.v" "" { Text "C:/Repositories/Pulsar_SDR/db/pll_altpll.v" 66 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL.v" "" { Text "C:/Repositories/Pulsar_SDR/PLL.v" 122 0 0 } } { "pll_and_reconfig.v" "" { Text "C:/Repositories/Pulsar_SDR/pll_and_reconfig.v" 128 0 0 } } { "IF_SYNTH.v" "" { Text "C:/Repositories/Pulsar_SDR/IF_SYNTH.v" 41 0 0 } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 187 0 0 } }  } 0 15909 "PLL \"%1!s!\" has port %2!s! connected when PLL scan reconfiguration is not being used" 0 0 "" 0 -1 1346297758546 ""} { "Warning" "WCUT_PLL_SCAN_RECONFIG_PORTS_CONNECTED_WHEN_NOT_USED_DETAIL" "IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL:pll_module\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 SCANDONE " "PLL \"IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL:pll_module\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" has port SCANDONE connected when PLL scan reconfiguration is not being used" {  } { { "db/pll_altpll.v" "" { Text "C:/Repositories/Pulsar_SDR/db/pll_altpll.v" 66 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL.v" "" { Text "C:/Repositories/Pulsar_SDR/PLL.v" 122 0 0 } } { "pll_and_reconfig.v" "" { Text "C:/Repositories/Pulsar_SDR/pll_and_reconfig.v" 128 0 0 } } { "IF_SYNTH.v" "" { Text "C:/Repositories/Pulsar_SDR/IF_SYNTH.v" 41 0 0 } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 187 0 0 } }  } 0 15909 "PLL \"%1!s!\" has port %2!s! connected when PLL scan reconfiguration is not being used" 0 0 "" 0 -1 1346297758546 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Repositories/Pulsar_SDR/db/pll_altpll.v" 66 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL.v" "" { Text "C:/Repositories/Pulsar_SDR/PLL.v" 122 0 0 } } { "pll_and_reconfig.v" "" { Text "C:/Repositories/Pulsar_SDR/pll_and_reconfig.v" 128 0 0 } } { "IF_SYNTH.v" "" { Text "C:/Repositories/Pulsar_SDR/IF_SYNTH.v" 41 0 0 } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 187 0 0 } }  } 0 15908 "PLL \"%1!s!\" has scan reconfiguration ports connected, but PLL scan reconfiguration is not being used (since port %2!s! is not connected)" 0 0 "" 0 -1 1346297758546 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1346297758555 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1346297758571 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1346297759025 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1346297759025 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1346297759025 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1346297759025 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "" 0 -1 1346297759027 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1346297759030 ""}
{ "Info" "ISTA_SDC_FOUND" "SDR_REV_A.SDC " "Reading SDC File: 'SDR_REV_A.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1346297760788 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_synth\|comb_3\|pll_module\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 208 -multiply_by 101 -duty_cycle 50.00 -name \{if_synth\|comb_3\|pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{if_synth\|comb_3\|pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{if_synth\|comb_3\|pll_module\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 208 -multiply_by 101 -duty_cycle 50.00 -name \{if_synth\|comb_3\|pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{if_synth\|comb_3\|pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1346297760794 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1346297760794 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "" 0 -1 1346297760794 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1346297760798 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1346297760799 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1346297760799 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1346297760799 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1346297760799 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.188 if_synth\|comb_3\|pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  41.188 if_synth\|comb_3\|pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1346297760799 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1346297760799 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1346297760831 ""}  } { { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 59 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 641 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1346297760831 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL:pll_module\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node IF_SYNTH:if_synth\|PLL_AND_RECONFIG:comb_3\|PLL:pll_module\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1346297760832 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Repositories/Pulsar_SDR/db/pll_altpll.v" 110 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_SYNTH:if_synth|PLL_AND_RECONFIG:comb_3|PLL:pll_module|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 190 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1346297760832 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1346297761573 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1346297761574 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1346297761574 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1346297761576 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1346297761577 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1346297761578 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1346297761592 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1346297761593 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1346297761593 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1346297761691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1346297764366 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1346297764424 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1346297764430 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1346297764747 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1346297764747 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1346297765643 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X43_Y11 X53_Y22 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X43_Y11 to location X53_Y22" {  } { { "loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X43_Y11 to location X53_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X43_Y11 to location X53_Y22"} 43 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1346297767684 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1346297767684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1346297767846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1346297767850 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1346297767850 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1346297767850 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1346297767994 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1346297768351 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1346297768460 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1346297768963 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1346297771376 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { EPCS_DATA0 } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 72 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCS_DATA0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 150 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771403 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "" 0 -1 1346297771403 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "95 Cyclone IV E " "95 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SW[0] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 68 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 60 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SW[1] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 68 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 61 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SW[2] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 68 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 62 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SW[3] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 68 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 63 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[0\] 3.3-V LVTTL E15 " "Pin GPIO_2_IN\[0\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GPIO_2_IN[0] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 78 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 77 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[1\] 3.3-V LVTTL E16 " "Pin GPIO_2_IN\[1\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GPIO_2_IN[1] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 78 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 78 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[2\] 3.3-V LVTTL M16 " "Pin GPIO_2_IN\[2\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GPIO_2_IN[2] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 78 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2_IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 79 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A_IN\[0\] 3.3-V LVTTL A8 " "Pin A_IN\[0\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A_IN[0] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A_IN\[0\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 82 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 114 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A_IN\[1\] 3.3-V LVTTL B8 " "Pin A_IN\[1\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A_IN[1] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A_IN\[1\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 82 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 115 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B_IN\[0\] 3.3-V LVTTL T9 " "Pin B_IN\[0\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B_IN[0] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B_IN\[0\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 86 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 146 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B_IN\[1\] 3.3-V LVTTL R9 " "Pin B_IN\[1\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B_IN[1] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B_IN\[1\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 86 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 147 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[0\] 3.3-V LVTTL A14 " "Pin GPIO_2\[0\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GPIO_2[0] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 77 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 64 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[1\] 3.3-V LVTTL B16 " "Pin GPIO_2\[1\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GPIO_2[1] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 77 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 65 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[2\] 3.3-V LVTTL C14 " "Pin GPIO_2\[2\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GPIO_2[2] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 77 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 66 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[3\] 3.3-V LVTTL C16 " "Pin GPIO_2\[3\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GPIO_2[3] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 77 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 67 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[4\] 3.3-V LVTTL C15 " "Pin GPIO_2\[4\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GPIO_2[4] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 77 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 68 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[5\] 3.3-V LVTTL D16 " "Pin GPIO_2\[5\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GPIO_2[5] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 77 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 69 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[6\] 3.3-V LVTTL D15 " "Pin GPIO_2\[6\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GPIO_2[6] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 77 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 70 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[7\] 3.3-V LVTTL D14 " "Pin GPIO_2\[7\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GPIO_2[7] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 77 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 71 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[8\] 3.3-V LVTTL F15 " "Pin GPIO_2\[8\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GPIO_2[8] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 77 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 72 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[9\] 3.3-V LVTTL F16 " "Pin GPIO_2\[9\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GPIO_2[9] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 77 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 73 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[10\] 3.3-V LVTTL F14 " "Pin GPIO_2\[10\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GPIO_2[10] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 77 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 74 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[11\] 3.3-V LVTTL G16 " "Pin GPIO_2\[11\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GPIO_2[11] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 77 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 75 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[12\] 3.3-V LVTTL G15 " "Pin GPIO_2\[12\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GPIO_2[12] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 77 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 76 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[0\] 3.3-V LVTTL D3 " "Pin A\[0\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[0] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[0\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 80 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[1\] 3.3-V LVTTL C3 " "Pin A\[1\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[1] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[1\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 81 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[2\] 3.3-V LVTTL A2 " "Pin A\[2\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[2] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[2\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 82 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[3\] 3.3-V LVTTL A3 " "Pin A\[3\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[3] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[3\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 83 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[4\] 3.3-V LVTTL B3 " "Pin A\[4\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[4] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[4\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 84 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[5\] 3.3-V LVTTL B4 " "Pin A\[5\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[5] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[5\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 85 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[6\] 3.3-V LVTTL A4 " "Pin A\[6\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[6] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[6\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 86 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[7\] 3.3-V LVTTL B5 " "Pin A\[7\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[7] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[7\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 87 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[8\] 3.3-V LVTTL A5 " "Pin A\[8\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[8] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[8\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 88 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[9\] 3.3-V LVTTL D5 " "Pin A\[9\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[9] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[9\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 89 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[10\] 3.3-V LVTTL B6 " "Pin A\[10\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[10] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[10\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 90 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[11\] 3.3-V LVTTL A6 " "Pin A\[11\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[11] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[11\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 91 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[12\] 3.3-V LVTTL B7 " "Pin A\[12\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[12] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[12\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 92 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[13\] 3.3-V LVTTL D6 " "Pin A\[13\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[13] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[13\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 93 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[14\] 3.3-V LVTTL A7 " "Pin A\[14\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[14] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[14\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 94 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[15\] 3.3-V LVTTL C6 " "Pin A\[15\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[15] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[15\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 95 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[16\] 3.3-V LVTTL C8 " "Pin A\[16\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[16] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[16\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 96 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[17\] 3.3-V LVTTL E6 " "Pin A\[17\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[17] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[17\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 97 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[18\] 3.3-V LVTTL E7 " "Pin A\[18\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[18] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[18\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 98 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[19\] 3.3-V LVTTL D8 " "Pin A\[19\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[19] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[19\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 99 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[20\] 3.3-V LVTTL E8 " "Pin A\[20\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[20] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[20\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 100 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[21\] 3.3-V LVTTL F8 " "Pin A\[21\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[21] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[21\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 101 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[22\] 3.3-V LVTTL F9 " "Pin A\[22\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[22] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[22\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 102 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[23\] 3.3-V LVTTL E9 " "Pin A\[23\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[23] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[23\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 103 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[24\] 3.3-V LVTTL C9 " "Pin A\[24\] uses I/O standard 3.3-V LVTTL at C9" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[24] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[24\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 104 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[25\] 3.3-V LVTTL D9 " "Pin A\[25\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[25] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[25\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 105 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[26\] 3.3-V LVTTL E11 " "Pin A\[26\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[26] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[26\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 106 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[27\] 3.3-V LVTTL E10 " "Pin A\[27\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[27] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[27\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 107 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[28\] 3.3-V LVTTL C11 " "Pin A\[28\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[28] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[28\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 108 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[29\] 3.3-V LVTTL B11 " "Pin A\[29\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[29] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[29\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 109 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[30\] 3.3-V LVTTL A12 " "Pin A\[30\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[30] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[30\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 110 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[31\] 3.3-V LVTTL D11 " "Pin A\[31\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[31] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[31\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 111 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[32\] 3.3-V LVTTL D12 " "Pin A\[32\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[32] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[32\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 112 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[33\] 3.3-V LVTTL B12 " "Pin A\[33\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[33] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[33\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 113 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[0\] 3.3-V LVTTL F13 " "Pin B\[0\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[0] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[0\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 116 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[1\] 3.3-V LVTTL T15 " "Pin B\[1\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[1] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[1\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 117 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[2\] 3.3-V LVTTL T14 " "Pin B\[2\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[2] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[2\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 118 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[3\] 3.3-V LVTTL T13 " "Pin B\[3\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[3] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[3\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 119 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[4\] 3.3-V LVTTL R13 " "Pin B\[4\] uses I/O standard 3.3-V LVTTL at R13" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[4] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[4\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 120 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[5\] 3.3-V LVTTL T12 " "Pin B\[5\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[5] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[5\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 121 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[6\] 3.3-V LVTTL R12 " "Pin B\[6\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[6] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[6\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 122 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[7\] 3.3-V LVTTL T11 " "Pin B\[7\] uses I/O standard 3.3-V LVTTL at T11" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[7] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[7\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 123 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[8\] 3.3-V LVTTL T10 " "Pin B\[8\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[8] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[8\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 124 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[10\] 3.3-V LVTTL P11 " "Pin B\[10\] uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[10] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[10\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 125 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[12\] 3.3-V LVTTL N12 " "Pin B\[12\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[12] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[12\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 126 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[14\] 3.3-V LVTTL N9 " "Pin B\[14\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[14] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[14\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 127 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[16\] 3.3-V LVTTL L16 " "Pin B\[16\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[16] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[16\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 128 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[17\] 3.3-V LVTTL K16 " "Pin B\[17\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[17] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[17\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 129 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[18\] 3.3-V LVTTL R16 " "Pin B\[18\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[18] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[18\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 130 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[19\] 3.3-V LVTTL L15 " "Pin B\[19\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[19] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[19\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 131 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[20\] 3.3-V LVTTL P15 " "Pin B\[20\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[20] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[20\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 132 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[21\] 3.3-V LVTTL P16 " "Pin B\[21\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[21] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[21\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 133 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[22\] 3.3-V LVTTL R14 " "Pin B\[22\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[22] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[22\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 134 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[23\] 3.3-V LVTTL N16 " "Pin B\[23\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[23] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[23\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 135 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[24\] 3.3-V LVTTL N15 " "Pin B\[24\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[24] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[24\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 136 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[25\] 3.3-V LVTTL P14 " "Pin B\[25\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[25] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[25\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 137 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[26\] 3.3-V LVTTL L14 " "Pin B\[26\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[26] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[26\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 138 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[27\] 3.3-V LVTTL N14 " "Pin B\[27\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[27] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[27\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 139 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[28\] 3.3-V LVTTL M10 " "Pin B\[28\] uses I/O standard 3.3-V LVTTL at M10" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[28] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[28\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 140 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[29\] 3.3-V LVTTL L13 " "Pin B\[29\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[29] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[29\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 141 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[30\] 3.3-V LVTTL J16 " "Pin B\[30\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[30] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[30\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 142 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[31\] 3.3-V LVTTL K15 " "Pin B\[31\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[31] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[31\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 143 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[32\] 3.3-V LVTTL J13 " "Pin B\[32\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[32] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[32\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 144 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[33\] 3.3-V LVTTL J14 " "Pin B\[33\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[33] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[33\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 145 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[9\] 3.3-V LVTTL R11 " "Pin B\[9\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[9] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[9\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 47 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[11\] 3.3-V LVTTL R10 " "Pin B\[11\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[11] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[11\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 46 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[13\] 3.3-V LVTTL P9 " "Pin B\[13\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[13] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[13\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 48 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[15\] 3.3-V LVTTL N11 " "Pin B\[15\] uses I/O standard 3.3-V LVTTL at N11" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[15] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[15\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 49 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 59 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 148 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { KEY[0] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 65 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 58 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { KEY[1] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 65 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 59 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771404 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1 1346297771404 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { EPCS_DATA0 } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 72 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCS_DATA0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 150 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1346297771423 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." 0 0 "" 0 -1 1346297771423 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "81 " "Following 81 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[0\] a permanently disabled " "Pin GPIO_2\[0\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GPIO_2[0] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 77 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 64 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[1\] a permanently disabled " "Pin GPIO_2\[1\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GPIO_2[1] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 77 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 65 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[2\] a permanently disabled " "Pin GPIO_2\[2\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GPIO_2[2] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 77 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 66 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[3\] a permanently disabled " "Pin GPIO_2\[3\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GPIO_2[3] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 77 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 67 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[4\] a permanently disabled " "Pin GPIO_2\[4\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GPIO_2[4] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 77 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 68 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[5\] a permanently disabled " "Pin GPIO_2\[5\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GPIO_2[5] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 77 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 69 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[6\] a permanently disabled " "Pin GPIO_2\[6\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GPIO_2[6] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 77 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 70 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[7\] a permanently disabled " "Pin GPIO_2\[7\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GPIO_2[7] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 77 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 71 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[8\] a permanently disabled " "Pin GPIO_2\[8\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GPIO_2[8] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 77 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 72 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[9\] a permanently disabled " "Pin GPIO_2\[9\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GPIO_2[9] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 77 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 73 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[10\] a permanently disabled " "Pin GPIO_2\[10\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GPIO_2[10] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 77 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 74 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[11\] a permanently disabled " "Pin GPIO_2\[11\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GPIO_2[11] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 77 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 75 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[12\] a permanently disabled " "Pin GPIO_2\[12\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GPIO_2[12] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 77 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 76 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[0\] a permanently disabled " "Pin A\[0\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[0] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[0\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 80 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[1\] a permanently disabled " "Pin A\[1\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[1] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[1\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 81 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[2\] a permanently disabled " "Pin A\[2\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[2] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[2\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 82 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[3\] a permanently disabled " "Pin A\[3\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[3] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[3\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 83 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[4\] a permanently disabled " "Pin A\[4\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[4] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[4\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 84 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[5\] a permanently disabled " "Pin A\[5\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[5] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[5\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 85 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[6\] a permanently disabled " "Pin A\[6\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[6] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[6\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 86 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[7\] a permanently disabled " "Pin A\[7\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[7] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[7\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 87 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[8\] a permanently disabled " "Pin A\[8\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[8] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[8\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 88 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[9\] a permanently disabled " "Pin A\[9\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[9] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[9\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 89 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[10\] a permanently disabled " "Pin A\[10\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[10] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[10\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 90 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[11\] a permanently disabled " "Pin A\[11\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[11] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[11\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 91 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[12\] a permanently disabled " "Pin A\[12\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[12] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[12\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 92 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[13\] a permanently disabled " "Pin A\[13\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[13] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[13\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 93 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[14\] a permanently disabled " "Pin A\[14\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[14] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[14\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 94 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[15\] a permanently disabled " "Pin A\[15\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[15] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[15\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 95 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[16\] a permanently disabled " "Pin A\[16\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[16] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[16\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 96 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[17\] a permanently disabled " "Pin A\[17\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[17] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[17\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 97 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[18\] a permanently disabled " "Pin A\[18\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[18] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[18\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 98 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[19\] a permanently disabled " "Pin A\[19\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[19] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[19\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 99 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[20\] a permanently disabled " "Pin A\[20\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[20] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[20\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 100 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[21\] a permanently disabled " "Pin A\[21\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[21] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[21\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 101 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[22\] a permanently disabled " "Pin A\[22\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[22] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[22\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 102 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[23\] a permanently disabled " "Pin A\[23\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[23] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[23\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 103 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[24\] a permanently disabled " "Pin A\[24\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[24] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[24\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 104 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[25\] a permanently disabled " "Pin A\[25\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[25] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[25\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 105 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[26\] a permanently disabled " "Pin A\[26\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[26] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[26\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 106 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[27\] a permanently disabled " "Pin A\[27\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[27] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[27\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 107 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[28\] a permanently disabled " "Pin A\[28\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[28] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[28\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 108 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[29\] a permanently disabled " "Pin A\[29\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[29] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[29\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 109 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[30\] a permanently disabled " "Pin A\[30\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[30] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[30\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 110 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[31\] a permanently disabled " "Pin A\[31\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[31] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[31\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 111 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[32\] a permanently disabled " "Pin A\[32\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[32] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[32\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 112 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A\[33\] a permanently disabled " "Pin A\[33\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { A[33] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[33\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 81 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 113 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[0\] a permanently disabled " "Pin B\[0\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[0] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[0\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 116 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[1\] a permanently disabled " "Pin B\[1\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[1] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[1\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 117 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[2\] a permanently disabled " "Pin B\[2\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[2] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[2\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 118 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[3\] a permanently disabled " "Pin B\[3\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[3] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[3\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 119 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[4\] a permanently disabled " "Pin B\[4\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[4] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[4\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 120 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[5\] a permanently disabled " "Pin B\[5\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[5] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[5\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 121 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[6\] a permanently disabled " "Pin B\[6\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[6] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[6\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 122 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[7\] a permanently disabled " "Pin B\[7\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[7] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[7\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 123 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[8\] a permanently disabled " "Pin B\[8\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[8] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[8\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 124 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[10\] a permanently disabled " "Pin B\[10\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[10] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[10\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 125 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[12\] a permanently disabled " "Pin B\[12\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[12] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[12\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 126 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[14\] a permanently disabled " "Pin B\[14\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[14] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[14\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 127 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[16\] a permanently disabled " "Pin B\[16\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[16] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[16\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 128 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[17\] a permanently disabled " "Pin B\[17\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[17] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[17\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 129 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[18\] a permanently disabled " "Pin B\[18\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[18] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[18\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 130 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[19\] a permanently disabled " "Pin B\[19\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[19] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[19\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 131 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[20\] a permanently disabled " "Pin B\[20\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[20] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[20\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 132 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[21\] a permanently disabled " "Pin B\[21\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[21] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[21\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 133 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[22\] a permanently disabled " "Pin B\[22\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[22] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[22\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 134 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[23\] a permanently disabled " "Pin B\[23\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[23] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[23\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 135 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[24\] a permanently disabled " "Pin B\[24\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[24] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[24\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 136 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[25\] a permanently disabled " "Pin B\[25\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[25] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[25\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 137 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[26\] a permanently disabled " "Pin B\[26\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[26] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[26\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 138 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[27\] a permanently disabled " "Pin B\[27\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[27] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[27\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 139 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[28\] a permanently disabled " "Pin B\[28\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[28] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[28\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 140 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[29\] a permanently disabled " "Pin B\[29\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[29] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[29\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 141 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[30\] a permanently disabled " "Pin B\[30\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[30] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[30\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 142 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[31\] a permanently disabled " "Pin B\[31\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[31] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[31\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 143 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[32\] a permanently disabled " "Pin B\[32\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[32] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[32\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 144 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[33\] a permanently disabled " "Pin B\[33\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[33] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[33\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 145 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[9\] a permanently enabled " "Pin B\[9\] has a permanently enabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[9] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[9\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 47 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[11\] a permanently enabled " "Pin B\[11\] has a permanently enabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[11] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[11\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 46 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[13\] a permanently enabled " "Pin B\[13\] has a permanently enabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[13] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[13\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 48 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B\[15\] a permanently enabled " "Pin B\[15\] has a permanently enabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { B[15] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[15\]" } } } } { "SDR_REV_A.v" "" { Text "C:/Repositories/Pulsar_SDR/SDR_REV_A.v" 85 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Repositories/Pulsar_SDR/" { { 0 { 0 ""} 0 49 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1346297771423 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1346297771423 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "634 " "Peak virtual memory: 634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1346297772240 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 29 23:36:12 2012 " "Processing ended: Wed Aug 29 23:36:12 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1346297772240 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1346297772240 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1346297772240 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1346297772240 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1346297774111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1346297774111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 29 23:36:13 2012 " "Processing started: Wed Aug 29 23:36:13 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1346297774111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1346297774111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SDR_REV_A -c SDR_REV_A " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SDR_REV_A -c SDR_REV_A" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1346297774112 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "IF_CLK.qip " "Tcl Script File IF_CLK.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE IF_CLK.qip " "set_global_assignment -name QIP_FILE IF_CLK.qip" {  } {  } 0 125063 "%1!s!" 0 0 "" 0 -1 1346297774334 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "" 0 -1 1346297774334 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1346297774340 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1346297774341 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 29 23:36:13 2012 " "Processing started: Wed Aug 29 23:36:13 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1346297774341 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1346297774341 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SDR_REV_A -c SDR_REV_A " "Command: quartus_sta SDR_REV_A -c SDR_REV_A" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1346297774341 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1346297774480 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1346297774743 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1346297774852 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1346297774852 ""}
{ "Info" "ISTA_SDC_FOUND" "SDR_REV_A.SDC " "Reading SDC File: 'SDR_REV_A.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1346297775418 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_synth\|comb_3\|pll_module\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 208 -multiply_by 101 -duty_cycle 50.00 -name \{if_synth\|comb_3\|pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{if_synth\|comb_3\|pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{if_synth\|comb_3\|pll_module\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 208 -multiply_by 101 -duty_cycle 50.00 -name \{if_synth\|comb_3\|pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{if_synth\|comb_3\|pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1346297775420 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1346297775420 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "" 0 -1 1346297775420 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1346297775662 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1346297775665 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1346297775760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.578 " "Worst-case setup slack is 7.578" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1346297775785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1346297775785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.578         0.000 CLOCK_50  " "    7.578         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1346297775785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.397         0.000 if_synth\|comb_3\|pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   40.397         0.000 if_synth\|comb_3\|pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1346297775785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1346297775785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1346297775792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1346297775792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358         0.000 CLOCK_50  " "    0.358         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1346297775792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358         0.000 if_synth\|comb_3\|pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.358         0.000 if_synth\|comb_3\|pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1346297775792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1346297775792 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1346297775799 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1346297775804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.736 " "Worst-case minimum pulse width slack is 8.736" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1346297775861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1346297775861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.736         0.000 CLOCK_50  " "    8.736         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1346297775861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.341         0.000 if_synth\|comb_3\|pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   20.341         0.000 if_synth\|comb_3\|pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1346297775861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1346297775861 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1346297775978 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1346297776021 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1346297776277 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1346297776339 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1346297776815 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1346297776901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.712 " "Worst-case setup slack is 7.712" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1346297776924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1346297776924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.712         0.000 CLOCK_50  " "    7.712         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1346297776924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.477         0.000 if_synth\|comb_3\|pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   40.477         0.000 if_synth\|comb_3\|pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1346297776924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1346297776924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1346297776942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1346297776942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312         0.000 CLOCK_50  " "    0.312         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1346297776942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313         0.000 if_synth\|comb_3\|pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.313         0.000 if_synth\|comb_3\|pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1346297776942 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1346297776942 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1346297776951 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1346297776958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.739 " "Worst-case minimum pulse width slack is 8.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1346297776967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1346297776967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.739         0.000 CLOCK_50  " "    8.739         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1346297776967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.339         0.000 if_synth\|comb_3\|pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   20.339         0.000 if_synth\|comb_3\|pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1346297776967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1346297776967 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1346297777108 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "503 " "Peak virtual memory: 503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1346297777397 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 29 23:36:17 2012 " "Processing ended: Wed Aug 29 23:36:17 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1346297777397 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1346297777397 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1346297777397 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1346297777397 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1346297777522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.183 " "Worst-case setup slack is 8.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1346297777534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1346297777534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.183         0.000 CLOCK_50  " "    8.183         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1346297777534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.745         0.000 if_synth\|comb_3\|pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   40.745         0.000 if_synth\|comb_3\|pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1346297777534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1346297777534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1346297777543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1346297777543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 CLOCK_50  " "    0.186         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1346297777543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 if_synth\|comb_3\|pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.186         0.000 if_synth\|comb_3\|pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1346297777543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1346297777543 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1346297777552 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1346297777561 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.426 " "Worst-case minimum pulse width slack is 8.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1346297777571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1346297777571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.426         0.000 CLOCK_50  " "    8.426         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1346297777571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.377         0.000 if_synth\|comb_3\|pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   20.377         0.000 if_synth\|comb_3\|pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1346297777571 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1346297777571 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1346297778538 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1346297778538 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "510 " "Peak virtual memory: 510 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1346297778729 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 29 23:36:18 2012 " "Processing ended: Wed Aug 29 23:36:18 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1346297778729 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1346297778729 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1346297778729 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1346297778729 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1346297779605 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 149 s " "Quartus II Full Compilation was successful. 0 errors, 149 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1346297779605 ""}
