Reg_No,Internal,External,Total,Grade,Time,Year,Type,Code,Credit,Title,Cut-Off-S,Cut-Off-A,Cut-Off-B,Cut-Off-C,Cut-Off-D,Cut-Off-E,Directory,Absentees,Malpractices,Detentions,NA,appeared
200914062,14.50,AB,0.00,I,NOV_DEC,2012,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2012,1,0,2,2,42
201014040,24.20,17.5,42.00,E,NOV_DEC,2012,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2012,1,0,2,2,42
201014051,0.00,DT,0.00,DT,NOV_DEC,2012,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2012,1,0,2,2,42
20110004,38.40,30,69.00,B,NOV_DEC,2012,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2012,1,0,2,2,42
20110172,25.70,26.5,53.00,C,NOV_DEC,2012,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2012,1,0,2,2,42
20110350,37.90,28,66.00,B,NOV_DEC,2012,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2012,1,0,2,2,42
20110372,37.80,40.5,79.00,A,NOV_DEC,2012,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2012,1,0,2,2,42
20110385,29.80,22,52.00,D,NOV_DEC,2012,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2012,1,0,2,2,42
20110398,14.20,19.5,34.00,F,NOV_DEC,2012,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2012,1,0,2,2,42
20110399,30.30,30.5,61.00,C,NOV_DEC,2012,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2012,1,0,2,2,42
20110401,42.60,37,80.00,S,NOV_DEC,2012,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2012,1,0,2,2,42
20110404,30.25,23.5,54.00,C,NOV_DEC,2012,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2012,1,0,2,2,42
20110411,26.70,27,54.00,C,NOV_DEC,2012,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2012,1,0,2,2,42
20110412,32.70,33.5,67.00,B,NOV_DEC,2012,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2012,1,0,2,2,42
20110418,36.20,32.5,69.00,B,NOV_DEC,2012,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2012,1,0,2,2,42
20110421,22.90,28,51.00,D,NOV_DEC,2012,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2012,1,0,2,2,42
20110429,30.80,36.5,68.00,B,NOV_DEC,2012,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2012,1,0,2,2,42
20110439,28.70,32.5,62.00,B,NOV_DEC,2012,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2012,1,0,2,2,42
20110440,23.60,32.5,57.00,C,NOV_DEC,2012,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2012,1,0,2,2,42
20110441,32.60,31,64.00,B,NOV_DEC,2012,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2012,1,0,2,2,42
20110442,27.80,17,45.00,D,NOV_DEC,2012,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2012,1,0,2,2,42
20110445,35.60,31,67.00,B,NOV_DEC,2012,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2012,1,0,2,2,42
20110447,30.20,34.5,65.00,B,NOV_DEC,2012,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2012,1,0,2,2,42
20110453,26.40,28.5,55.00,C,NOV_DEC,2012,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2012,1,0,2,2,42
20110455,25.70,16.5,43.00,E,NOV_DEC,2012,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2012,1,0,2,2,42
20110457,31.20,33,65.00,B,NOV_DEC,2012,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2012,1,0,2,2,42
20110460,18.00,17,35.00,E,NOV_DEC,2012,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2012,1,0,2,2,42
20110462,0.00,DT,0.00,DT,NOV_DEC,2012,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2012,1,0,2,2,42
20110464,26.10,16.5,43.00,E,NOV_DEC,2012,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2012,1,0,2,2,42
20110472,34.80,32.5,68.00,B,NOV_DEC,2012,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2012,1,0,2,2,42
20110473,26.40,24.5,51.00,D,NOV_DEC,2012,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2012,1,0,2,2,42
20110476,40.20,32,73.00,A,NOV_DEC,2012,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2012,1,0,2,2,42
20110477,26.60,27,54.00,C,NOV_DEC,2012,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2012,1,0,2,2,42
20110478,32.50,39,72.00,A,NOV_DEC,2012,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2012,1,0,2,2,42
20110483,29.70,25,55.00,C,NOV_DEC,2012,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2012,1,0,2,2,42
20110485,23.20,18,42.00,E,NOV_DEC,2012,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2012,1,0,2,2,42
20110486,27.10,23,51.00,D,NOV_DEC,2012,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2012,1,0,2,2,42
20110501,35.30,36.5,72.00,A,NOV_DEC,2012,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2012,1,0,2,2,42
20110508,26.80,39.5,67.00,B,NOV_DEC,2012,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2012,1,0,2,2,42
20110509,20.70,16.5,38.00,E,NOV_DEC,2012,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2012,1,0,2,2,42
20110527,28.00,7.5,36.00,E,NOV_DEC,2012,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2012,1,0,2,2,42
20110616,28.40,34.5,63.00,B,NOV_DEC,2012,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2012,1,0,2,2,42
20111105,14.30,14,29.00,F,NOV_DEC,2012,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2012,1,0,2,2,42
20121761,28.20,26.5,55.00,C,NOV_DEC,2012,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2012,1,0,2,2,42
