

================================================================
== Vivado HLS Report for 'SkipList_HeadOffs'
================================================================
* Date:           Wed Jun 03 15:49:08 2020

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        SkipList_HeadOffs
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  109169|  109169|  109170|  109170|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |    1800|    1800|         9|          -|          -|   200|    no    |
        |- Loop 2     |  107359|  107359|      2191|          -|          -|    49|    no    |
        | + Loop 2.1  |    2189|    2189|        11|          -|          -|   199|    no    |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 30
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
	11  / (exitcond2)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	2  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / (!exitcond1)
20 --> 
	21  / (!exitcond)
	19  / (exitcond)
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	20  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: a_read (3)  [1/1] 1.00ns
:0  %a_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %a)

ST_1: a1 (4)  [1/1] 0.00ns
:1  %a1 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %a_read, i32 4, i32 31)

ST_1: tmp_1 (5)  [1/1] 0.00ns
:2  %tmp_1 = zext i28 %a1 to i32

ST_1: StgValue_34 (6)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i128* %A_BUS), !map !22

ST_1: StgValue_35 (7)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @SkipList_HeadOffs_st) nounwind

ST_1: buff (8)  [1/1] 0.00ns  loc: SkipList_HeadOffs.cpp:25
:5  %buff = alloca [200 x i32], align 4

ST_1: StgValue_37 (9)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface(i128* %A_BUS, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_38 (10)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface(i32 %a, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_39 (11)  [1/1] 0.00ns  loc: SkipList_HeadOffs.cpp:20
:8  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_40 (12)  [1/1] 1.57ns  loc: SkipList_HeadOffs.cpp:41
:9  br label %1


 <State 2>: 2.71ns
ST_2: i (14)  [1/1] 0.00ns
:0  %i = phi i8 [ 0, %0 ], [ %i_1, %2 ]

ST_2: temp_offs (15)  [1/1] 0.00ns
:1  %temp_offs = phi i32 [ 0, %0 ], [ %temp_offs_1, %2 ]

ST_2: i_cast2 (16)  [1/1] 0.00ns  loc: SkipList_HeadOffs.cpp:41
:2  %i_cast2 = zext i8 %i to i32

ST_2: exitcond2 (17)  [1/1] 2.00ns  loc: SkipList_HeadOffs.cpp:41
:3  %exitcond2 = icmp eq i8 %i, -56

ST_2: empty (18)  [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 200, i64 200, i64 200)

ST_2: i_1 (19)  [1/1] 1.72ns  loc: SkipList_HeadOffs.cpp:41
:5  %i_1 = add i8 %i, 1

ST_2: StgValue_47 (20)  [1/1] 0.00ns  loc: SkipList_HeadOffs.cpp:41
:6  br i1 %exitcond2, label %3, label %2

ST_2: buff_addr (22)  [1/1] 0.00ns  loc: SkipList_HeadOffs.cpp:47
:0  %buff_addr = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_cast2

ST_2: StgValue_49 (23)  [1/1] 2.71ns  loc: SkipList_HeadOffs.cpp:47
:1  store i32 %temp_offs, i32* %buff_addr, align 4

ST_2: a2_sum (24)  [1/1] 2.44ns  loc: SkipList_HeadOffs.cpp:48
:2  %a2_sum = add i32 %tmp_1, %temp_offs

ST_2: a2_sum3 (31)  [1/1] 2.44ns  loc: SkipList_HeadOffs.cpp:50
:0  %a2_sum3 = add i32 %tmp_1, %temp_offs


 <State 3>: 8.75ns
ST_3: A_BUS_addr_1 (25)  [1/1] 0.00ns  loc: SkipList_HeadOffs.cpp:48
:3  %A_BUS_addr_1 = getelementptr i128* %A_BUS, i32 %a2_sum

ST_3: A_BUS_load_req (26)  [7/7] 8.75ns  loc: SkipList_HeadOffs.cpp:48
:4  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_1, i32 1)


 <State 4>: 8.75ns
ST_4: A_BUS_load_req (26)  [6/7] 8.75ns  loc: SkipList_HeadOffs.cpp:48
:4  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_1, i32 1)


 <State 5>: 8.75ns
ST_5: A_BUS_load_req (26)  [5/7] 8.75ns  loc: SkipList_HeadOffs.cpp:48
:4  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_1, i32 1)


 <State 6>: 8.75ns
ST_6: A_BUS_load_req (26)  [4/7] 8.75ns  loc: SkipList_HeadOffs.cpp:48
:4  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_1, i32 1)


 <State 7>: 8.75ns
ST_7: A_BUS_load_req (26)  [3/7] 8.75ns  loc: SkipList_HeadOffs.cpp:48
:4  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_1, i32 1)


 <State 8>: 8.75ns
ST_8: A_BUS_load_req (26)  [2/7] 8.75ns  loc: SkipList_HeadOffs.cpp:48
:4  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_1, i32 1)


 <State 9>: 8.75ns
ST_9: A_BUS_load_req (26)  [1/7] 8.75ns  loc: SkipList_HeadOffs.cpp:48
:4  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_1, i32 1)


 <State 10>: 8.75ns
ST_10: A_BUS_addr_1_read (27)  [1/1] 8.75ns  loc: SkipList_HeadOffs.cpp:48
:5  %A_BUS_addr_1_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_1)

ST_10: temp_offs_1 (28)  [1/1] 0.00ns  loc: SkipList_HeadOffs.cpp:48
:6  %temp_offs_1 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_1_read, i32 64, i32 95)

ST_10: StgValue_62 (29)  [1/1] 0.00ns  loc: SkipList_HeadOffs.cpp:41
:7  br label %1


 <State 11>: 8.75ns
ST_11: A_BUS_addr (32)  [1/1] 0.00ns  loc: SkipList_HeadOffs.cpp:50
:1  %A_BUS_addr = getelementptr i128* %A_BUS, i32 %a2_sum3

ST_11: p_new_req (33)  [7/7] 8.75ns  loc: SkipList_HeadOffs.cpp:50
:2  %p_new_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr, i32 1)


 <State 12>: 8.75ns
ST_12: p_new_req (33)  [6/7] 8.75ns  loc: SkipList_HeadOffs.cpp:50
:2  %p_new_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr, i32 1)


 <State 13>: 8.75ns
ST_13: p_new_req (33)  [5/7] 8.75ns  loc: SkipList_HeadOffs.cpp:50
:2  %p_new_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr, i32 1)


 <State 14>: 8.75ns
ST_14: p_new_req (33)  [4/7] 8.75ns  loc: SkipList_HeadOffs.cpp:50
:2  %p_new_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr, i32 1)


 <State 15>: 8.75ns
ST_15: p_new_req (33)  [3/7] 8.75ns  loc: SkipList_HeadOffs.cpp:50
:2  %p_new_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr, i32 1)


 <State 16>: 8.75ns
ST_16: p_new_req (33)  [2/7] 8.75ns  loc: SkipList_HeadOffs.cpp:50
:2  %p_new_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr, i32 1)


 <State 17>: 8.75ns
ST_17: p_new_req (33)  [1/7] 8.75ns  loc: SkipList_HeadOffs.cpp:50
:2  %p_new_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr, i32 1)


 <State 18>: 8.75ns
ST_18: p_new (34)  [1/1] 8.75ns  loc: SkipList_HeadOffs.cpp:50
:3  %p_new = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr)

ST_18: StgValue_72 (35)  [1/1] 1.57ns  loc: SkipList_HeadOffs.cpp:54
:4  br label %.loopexit


 <State 19>: 1.94ns
ST_19: j (37)  [1/1] 0.00ns
.loopexit:0  %j = phi i6 [ 0, %3 ], [ %j_1, %.loopexit.loopexit ]

ST_19: exitcond1 (38)  [1/1] 1.94ns  loc: SkipList_HeadOffs.cpp:54
.loopexit:1  %exitcond1 = icmp eq i6 %j, -15

ST_19: empty_9 (39)  [1/1] 0.00ns
.loopexit:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)

ST_19: j_1 (40)  [1/1] 1.72ns  loc: SkipList_HeadOffs.cpp:54
.loopexit:3  %j_1 = add i6 %j, 1

ST_19: StgValue_77 (41)  [1/1] 0.00ns  loc: SkipList_HeadOffs.cpp:54
.loopexit:4  br i1 %exitcond1, label %5, label %.preheader.preheader

ST_19: StgValue_78 (43)  [1/1] 1.57ns  loc: SkipList_HeadOffs.cpp:55
.preheader.preheader:0  br label %.preheader

ST_19: StgValue_79 (64)  [1/1] 0.00ns  loc: SkipList_HeadOffs.cpp:63
:0  ret void


 <State 20>: 2.71ns
ST_20: i1 (45)  [1/1] 0.00ns
.preheader:0  %i1 = phi i8 [ %i_2, %4 ], [ 1, %.preheader.preheader ]

ST_20: i1_cast1 (46)  [1/1] 0.00ns  loc: SkipList_HeadOffs.cpp:55
.preheader:1  %i1_cast1 = zext i8 %i1 to i32

ST_20: exitcond (47)  [1/1] 2.00ns  loc: SkipList_HeadOffs.cpp:55
.preheader:2  %exitcond = icmp eq i8 %i1, -56

ST_20: empty_10 (48)  [1/1] 0.00ns
.preheader:3  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 199, i64 199, i64 199)

ST_20: StgValue_84 (49)  [1/1] 0.00ns  loc: SkipList_HeadOffs.cpp:55
.preheader:4  br i1 %exitcond, label %.loopexit.loopexit, label %4

ST_20: buff_addr_1 (51)  [1/1] 0.00ns  loc: SkipList_HeadOffs.cpp:60
:0  %buff_addr_1 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i1_cast1

ST_20: buff_load (52)  [2/2] 2.71ns  loc: SkipList_HeadOffs.cpp:60
:1  %buff_load = load i32* %buff_addr_1, align 4

ST_20: i_2 (59)  [1/1] 1.72ns  loc: SkipList_HeadOffs.cpp:55
:8  %i_2 = add i8 %i1, 1

ST_20: StgValue_88 (62)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 21>: 5.15ns
ST_21: buff_load (52)  [1/2] 2.71ns  loc: SkipList_HeadOffs.cpp:60
:1  %buff_load = load i32* %buff_addr_1, align 4

ST_21: a2_sum4 (53)  [1/1] 2.44ns  loc: SkipList_HeadOffs.cpp:60
:2  %a2_sum4 = add i32 %tmp_1, %buff_load


 <State 22>: 8.75ns
ST_22: A_BUS_addr_2 (54)  [1/1] 0.00ns  loc: SkipList_HeadOffs.cpp:60
:3  %A_BUS_addr_2 = getelementptr i128* %A_BUS, i32 %a2_sum4

ST_22: A_BUS_load_1_req (55)  [7/7] 8.75ns  loc: SkipList_HeadOffs.cpp:60
:4  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_2, i32 1)


 <State 23>: 8.75ns
ST_23: A_BUS_load_1_req (55)  [6/7] 8.75ns  loc: SkipList_HeadOffs.cpp:60
:4  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_2, i32 1)


 <State 24>: 8.75ns
ST_24: A_BUS_load_1_req (55)  [5/7] 8.75ns  loc: SkipList_HeadOffs.cpp:60
:4  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_2, i32 1)


 <State 25>: 8.75ns
ST_25: A_BUS_load_1_req (55)  [4/7] 8.75ns  loc: SkipList_HeadOffs.cpp:60
:4  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_2, i32 1)


 <State 26>: 8.75ns
ST_26: A_BUS_load_1_req (55)  [3/7] 8.75ns  loc: SkipList_HeadOffs.cpp:60
:4  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_2, i32 1)


 <State 27>: 8.75ns
ST_27: A_BUS_load_1_req (55)  [2/7] 8.75ns  loc: SkipList_HeadOffs.cpp:60
:4  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_2, i32 1)


 <State 28>: 8.75ns
ST_28: A_BUS_load_1_req (55)  [1/7] 8.75ns  loc: SkipList_HeadOffs.cpp:60
:4  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_2, i32 1)


 <State 29>: 8.75ns
ST_29: A_BUS_addr_2_read (56)  [1/1] 8.75ns  loc: SkipList_HeadOffs.cpp:60
:5  %A_BUS_addr_2_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_2)

ST_29: tmp (57)  [1/1] 0.00ns  loc: SkipList_HeadOffs.cpp:60
:6  %tmp = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_2_read, i32 32, i32 63)


 <State 30>: 2.71ns
ST_30: StgValue_101 (58)  [1/1] 2.71ns  loc: SkipList_HeadOffs.cpp:60
:7  store i32 %tmp, i32* %buff_addr_1, align 4

ST_30: StgValue_102 (60)  [1/1] 0.00ns  loc: SkipList_HeadOffs.cpp:55
:9  br label %.preheader



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.57ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', SkipList_HeadOffs.cpp:41) [14]  (1.57 ns)

 <State 2>: 2.71ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', SkipList_HeadOffs.cpp:41) [14]  (0 ns)
	'getelementptr' operation ('buff_addr', SkipList_HeadOffs.cpp:47) [22]  (0 ns)
	'store' operation (SkipList_HeadOffs.cpp:47) of variable 'temp_offs' on array 'buff', SkipList_HeadOffs.cpp:25 [23]  (2.71 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('A_BUS_addr_1', SkipList_HeadOffs.cpp:48) [25]  (0 ns)
	bus request on port 'A_BUS' (SkipList_HeadOffs.cpp:48) [26]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (SkipList_HeadOffs.cpp:48) [26]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (SkipList_HeadOffs.cpp:48) [26]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (SkipList_HeadOffs.cpp:48) [26]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (SkipList_HeadOffs.cpp:48) [26]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (SkipList_HeadOffs.cpp:48) [26]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (SkipList_HeadOffs.cpp:48) [26]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus read on port 'A_BUS' (SkipList_HeadOffs.cpp:48) [27]  (8.75 ns)

 <State 11>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('A_BUS_addr', SkipList_HeadOffs.cpp:50) [32]  (0 ns)
	bus request on port 'A_BUS' (SkipList_HeadOffs.cpp:50) [33]  (8.75 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (SkipList_HeadOffs.cpp:50) [33]  (8.75 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (SkipList_HeadOffs.cpp:50) [33]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (SkipList_HeadOffs.cpp:50) [33]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (SkipList_HeadOffs.cpp:50) [33]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (SkipList_HeadOffs.cpp:50) [33]  (8.75 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (SkipList_HeadOffs.cpp:50) [33]  (8.75 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus read on port 'A_BUS' (SkipList_HeadOffs.cpp:50) [34]  (8.75 ns)

 <State 19>: 1.94ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', SkipList_HeadOffs.cpp:54) [37]  (0 ns)
	'icmp' operation ('exitcond1', SkipList_HeadOffs.cpp:54) [38]  (1.94 ns)

 <State 20>: 2.71ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', SkipList_HeadOffs.cpp:55) [45]  (0 ns)
	'getelementptr' operation ('buff_addr_1', SkipList_HeadOffs.cpp:60) [51]  (0 ns)
	'load' operation ('buff_load', SkipList_HeadOffs.cpp:60) on array 'buff', SkipList_HeadOffs.cpp:25 [52]  (2.71 ns)

 <State 21>: 5.15ns
The critical path consists of the following:
	'load' operation ('buff_load', SkipList_HeadOffs.cpp:60) on array 'buff', SkipList_HeadOffs.cpp:25 [52]  (2.71 ns)
	'add' operation ('a2_sum4', SkipList_HeadOffs.cpp:60) [53]  (2.44 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('A_BUS_addr_2', SkipList_HeadOffs.cpp:60) [54]  (0 ns)
	bus request on port 'A_BUS' (SkipList_HeadOffs.cpp:60) [55]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (SkipList_HeadOffs.cpp:60) [55]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (SkipList_HeadOffs.cpp:60) [55]  (8.75 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (SkipList_HeadOffs.cpp:60) [55]  (8.75 ns)

 <State 26>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (SkipList_HeadOffs.cpp:60) [55]  (8.75 ns)

 <State 27>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (SkipList_HeadOffs.cpp:60) [55]  (8.75 ns)

 <State 28>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (SkipList_HeadOffs.cpp:60) [55]  (8.75 ns)

 <State 29>: 8.75ns
The critical path consists of the following:
	bus read on port 'A_BUS' (SkipList_HeadOffs.cpp:60) [56]  (8.75 ns)

 <State 30>: 2.71ns
The critical path consists of the following:
	'store' operation (SkipList_HeadOffs.cpp:60) of variable 'tmp', SkipList_HeadOffs.cpp:60 on array 'buff', SkipList_HeadOffs.cpp:25 [58]  (2.71 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
