

================================================================
== Vitis HLS Report for 'export_output_buffer_c1'
================================================================
* Date:           Thu Nov  2 04:32:15 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   131394|   131466|  1.314 ms|  1.315 ms|  131394|  131466|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                   |                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_export_output_buffer_c1_Pipeline_RELU_fu_213   |export_output_buffer_c1_Pipeline_RELU   |      517|      517|  5.170 us|  5.170 us|  517|  517|       no|
        |grp_export_output_buffer_c1_Pipeline_2_fu_236      |export_output_buffer_c1_Pipeline_2      |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |grp_export_output_buffer_c1_Pipeline_RELU1_fu_261  |export_output_buffer_c1_Pipeline_RELU1  |      517|      517|  5.170 us|  5.170 us|  517|  517|       no|
        |grp_export_output_buffer_c1_Pipeline_4_fu_284      |export_output_buffer_c1_Pipeline_4      |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |grp_export_output_buffer_c1_Pipeline_BW_fu_309     |export_output_buffer_c1_Pipeline_BW     |      257|      257|  2.570 us|  2.570 us|  257|  257|       no|
        |grp_export_output_buffer_c1_Pipeline_BW2_fu_331    |export_output_buffer_c1_Pipeline_BW2    |      257|      257|  2.570 us|  2.570 us|  257|  257|       no|
        |grp_export_output_buffer_c1_Pipeline_BW3_fu_353    |export_output_buffer_c1_Pipeline_BW3    |      257|      257|  2.570 us|  2.570 us|  257|  257|       no|
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------+---------+---------+---------------+-----------+-----------+------+----------+
        |            |  Latency (cycles) |   Iteration   |  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+---------------+-----------+-----------+------+----------+
        |- EXPORT    |   100312|   100384|  12539 ~ 12548|          -|          -|     8|        no|
        | + BH       |    12536|    12544|           1567|          -|          -|     8|        no|
        |- CLEAR_BH  |    31080|    31080|            777|          -|          -|    40|        no|
        +------------+---------+---------+---------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    596|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|    1506|   1880|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|   2000|    -|
|Register         |        -|    -|     445|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|    1951|   4476|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|       1|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |grp_export_output_buffer_c1_Pipeline_2_fu_236      |export_output_buffer_c1_Pipeline_2      |        0|   0|   46|  141|    0|
    |grp_export_output_buffer_c1_Pipeline_4_fu_284      |export_output_buffer_c1_Pipeline_4      |        0|   0|   46|  141|    0|
    |grp_export_output_buffer_c1_Pipeline_BW_fu_309     |export_output_buffer_c1_Pipeline_BW     |        0|   0|   10|   76|    0|
    |grp_export_output_buffer_c1_Pipeline_BW2_fu_331    |export_output_buffer_c1_Pipeline_BW2    |        0|   0|   10|   76|    0|
    |grp_export_output_buffer_c1_Pipeline_BW3_fu_353    |export_output_buffer_c1_Pipeline_BW3    |        0|   0|   10|   76|    0|
    |grp_export_output_buffer_c1_Pipeline_RELU_fu_213   |export_output_buffer_c1_Pipeline_RELU   |        0|   0|  692|  682|    0|
    |grp_export_output_buffer_c1_Pipeline_RELU1_fu_261  |export_output_buffer_c1_Pipeline_RELU1  |        0|   0|  692|  682|    0|
    |mul_7ns_19ns_25_1_1_U115                           |mul_7ns_19ns_25_1_1                     |        0|   1|    0|    6|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |Total                                              |                                        |        0|   1| 1506| 1880|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln127_1_fu_407_p2    |         +|   0|  0|  12|           4|           1|
    |add_ln127_fu_425_p2      |         +|   0|  0|  14|           7|           7|
    |add_ln128_fu_658_p2      |         +|   0|  0|  12|           5|           2|
    |add_ln131_1_fu_511_p2    |         +|   0|  0|  16|           9|           9|
    |add_ln131_2_fu_550_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln131_3_fu_565_p2    |         +|   0|  0|  16|           9|           9|
    |add_ln131_4_fu_604_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln131_5_fu_383_p2    |         +|   0|  0|  15|           8|           1|
    |add_ln131_fu_454_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln67_1_fu_687_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln67_fu_699_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln68_1_fu_796_p2     |         +|   0|  0|  12|           4|           2|
    |add_ln68_2_fu_751_p2     |         +|   0|  0|  12|           4|           2|
    |add_ln68_fu_772_p2       |         +|   0|  0|  12|           4|           1|
    |empty_fu_434_p2          |         +|   0|  0|  13|           6|           6|
    |sub_ln131_1_fu_594_p2    |         -|   0|  0|  27|          20|          20|
    |sub_ln131_fu_540_p2      |         -|   0|  0|  27|          20|          20|
    |sub_ln134_1_fu_636_p2    |         -|   0|  0|  19|          12|          12|
    |sub_ln134_fu_500_p2      |         -|   0|  0|  19|          12|          12|
    |sub_ln72_1_fu_789_p2     |         -|   0|  0|  19|          12|          12|
    |sub_ln72_2_fu_813_p2     |         -|   0|  0|  19|          12|          12|
    |sub_ln72_fu_744_p2       |         -|   0|  0|  19|          12|          12|
    |ap_block_state12         |       and|   0|  0|   2|           1|           1|
    |icmp_ln127_fu_401_p2     |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln128_1_fu_643_p2   |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln128_fu_482_p2     |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln67_fu_681_p2      |      icmp|   0|  0|  13|           6|           6|
    |icmp_ln68_fu_705_p2      |      icmp|   0|  0|  12|           4|           2|
    |or_ln128_fu_619_p2       |        or|   0|  0|   4|           4|           1|
    |select_ln67_1_fu_719_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln67_fu_711_p3    |    select|   0|  0|   4|           1|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 596|         392|         360|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+
    |                                Name                               | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                          |  135|         27|    1|         27|
    |bh_reg_201                                                         |    9|          2|    5|         10|
    |bout_fu_138                                                        |    9|          2|    4|          8|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0  |   43|          8|   12|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1  |   14|          3|   12|         36|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0       |   43|          8|    1|          8|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0        |   31|          6|   32|        192|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0       |   31|          6|    1|          6|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0  |   43|          8|   12|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address1  |   14|          3|   12|         36|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0       |   43|          8|    1|          8|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce1       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_d0        |   31|          6|   32|        192|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_we0       |   31|          6|    1|          6|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0  |   43|          8|   12|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address1  |   14|          3|   12|         36|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0       |   43|          8|    1|          8|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce1       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_d0        |   31|          6|   32|        192|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_we0       |   31|          6|    1|          6|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_address0  |   43|          8|   12|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_address1  |   14|          3|   12|         36|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_ce0       |   43|          8|    1|          8|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_ce1       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_d0        |   31|          6|   32|        192|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_we0       |   31|          6|    1|          6|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_address0  |   43|          8|   12|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_address1  |   14|          3|   12|         36|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_ce0       |   43|          8|    1|          8|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_ce1       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_d0        |   31|          6|   32|        192|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_we0       |   31|          6|    1|          6|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_address0  |   43|          8|   12|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_address1  |   14|          3|   12|         36|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_ce0       |   43|          8|    1|          8|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_ce1       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_d0        |   31|          6|   32|        192|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_we0       |   31|          6|    1|          6|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_address0  |   43|          8|   12|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_address1  |   14|          3|   12|         36|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_ce0       |   43|          8|    1|          8|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_ce1       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_d0        |   31|          6|   32|        192|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_we0       |   31|          6|    1|          6|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0    |   43|          8|   12|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1    |   14|          3|   12|         36|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0         |   43|          8|    1|          8|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1         |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0          |   31|          6|   32|        192|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0         |   31|          6|    1|          6|
    |grp_fu_993_ce                                                      |   14|          3|    1|          3|
    |grp_fu_993_p0                                                      |   14|          3|   32|         96|
    |grp_fu_993_p1                                                      |   14|          3|   32|         96|
    |grp_fu_997_ce                                                      |   14|          3|    1|          3|
    |grp_fu_997_opcode                                                  |   14|          3|    5|         15|
    |grp_fu_997_p0                                                      |   14|          3|   32|         96|
    |grp_fu_997_p1                                                      |   14|          3|   32|         96|
    |h_1_fu_142                                                         |    9|          2|    4|          8|
    |i2_blk_n_AW                                                        |    9|          2|    1|          2|
    |i2_blk_n_B                                                         |    9|          2|    1|          2|
    |indvar_flatten_fu_150                                              |    9|          2|    6|         12|
    |m_axi_i2_AWADDR                                                    |   26|          5|   64|        320|
    |m_axi_i2_AWBURST                                                   |   14|          3|    2|          6|
    |m_axi_i2_AWCACHE                                                   |   14|          3|    4|         12|
    |m_axi_i2_AWID                                                      |   14|          3|    1|          3|
    |m_axi_i2_AWLEN                                                     |   20|          4|   32|        128|
    |m_axi_i2_AWLOCK                                                    |   14|          3|    2|          6|
    |m_axi_i2_AWPROT                                                    |   14|          3|    3|          9|
    |m_axi_i2_AWQOS                                                     |   14|          3|    4|         12|
    |m_axi_i2_AWREGION                                                  |   14|          3|    4|         12|
    |m_axi_i2_AWSIZE                                                    |   14|          3|    3|          9|
    |m_axi_i2_AWUSER                                                    |   14|          3|    1|          3|
    |m_axi_i2_AWVALID                                                   |   20|          4|    1|          4|
    |m_axi_i2_BREADY                                                    |   20|          4|    1|          4|
    |m_axi_i2_WDATA                                                     |   14|          3|   32|         96|
    |m_axi_i2_WID                                                       |   14|          3|    1|          3|
    |m_axi_i2_WLAST                                                     |   14|          3|    1|          3|
    |m_axi_i2_WSTRB                                                     |   14|          3|    4|         12|
    |m_axi_i2_WUSER                                                     |   14|          3|    1|          3|
    |m_axi_i2_WVALID                                                    |   14|          3|    1|          3|
    |o_fu_146                                                           |    9|          2|    4|          8|
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                              | 2000|        396|  795|       3858|
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |add_ln127_1_reg_855                                             |   4|   0|    4|          0|
    |add_ln128_reg_952                                               |   5|   0|    5|          0|
    |add_ln131_4_reg_927                                             |  64|   0|   64|          0|
    |add_ln131_reg_873                                               |  64|   0|   64|          0|
    |ap_CS_fsm                                                       |  26|   0|   26|          0|
    |bh_reg_201                                                      |   5|   0|    5|          0|
    |bout_fu_138                                                     |   4|   0|    4|          0|
    |empty_44_reg_900                                                |  32|   0|   32|          0|
    |grp_export_output_buffer_c1_Pipeline_2_fu_236_ap_start_reg      |   1|   0|    1|          0|
    |grp_export_output_buffer_c1_Pipeline_4_fu_284_ap_start_reg      |   1|   0|    1|          0|
    |grp_export_output_buffer_c1_Pipeline_BW2_fu_331_ap_start_reg    |   1|   0|    1|          0|
    |grp_export_output_buffer_c1_Pipeline_BW3_fu_353_ap_start_reg    |   1|   0|    1|          0|
    |grp_export_output_buffer_c1_Pipeline_BW_fu_309_ap_start_reg     |   1|   0|    1|          0|
    |grp_export_output_buffer_c1_Pipeline_RELU1_fu_261_ap_start_reg  |   1|   0|    1|          0|
    |grp_export_output_buffer_c1_Pipeline_RELU_fu_213_ap_start_reg   |   1|   0|    1|          0|
    |h_1_fu_142                                                      |   4|   0|    4|          0|
    |icmp_ln128_reg_911                                              |   1|   0|    1|          0|
    |indvar_flatten_fu_150                                           |   6|   0|    6|          0|
    |o_fu_146                                                        |   4|   0|    4|          0|
    |select_ln67_reg_965                                             |   4|   0|    4|          0|
    |sub_ln134_1_reg_937                                             |  11|   0|   12|          1|
    |sub_ln134_reg_915                                               |  12|   0|   12|          0|
    |sub_ln72_1_reg_983                                              |  12|   0|   12|          0|
    |sub_ln72_2_reg_988                                              |  12|   0|   12|          0|
    |sub_ln72_reg_978                                                |  12|   0|   12|          0|
    |trunc_ln127_reg_860                                             |   3|   0|    3|          0|
    |trunc_ln128_reg_906                                             |   4|   0|    4|          0|
    |trunc_ln141_1_reg_946                                           |  62|   0|   62|          0|
    |trunc_ln1_reg_921                                               |  62|   0|   62|          0|
    |trunc_ln67_reg_971                                              |   3|   0|    3|          0|
    |zext_ln127_1_reg_842                                            |   6|   0|    7|          1|
    |zext_ln127_reg_837                                              |   8|   0|    9|          1|
    |zext_ln131_1_reg_847                                            |   8|   0|    9|          1|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 445|   0|  449|          4|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|                             RTL Ports                             | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                                                             |   in|    1|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|ap_rst                                                             |   in|    1|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|ap_start                                                           |   in|    1|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|ap_done                                                            |  out|    1|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|ap_idle                                                            |  out|    1|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|ap_ready                                                           |  out|    1|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|grp_fu_1355_p_din0                                                 |  out|   32|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|grp_fu_1355_p_din1                                                 |  out|   32|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|grp_fu_1355_p_opcode                                               |  out|    2|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|grp_fu_1355_p_dout0                                                |   in|   32|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|grp_fu_1355_p_ce                                                   |  out|    1|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|grp_fu_1363_p_din0                                                 |  out|   32|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|grp_fu_1363_p_din1                                                 |  out|   32|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|grp_fu_1363_p_opcode                                               |  out|    5|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|grp_fu_1363_p_dout0                                                |   in|    1|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|grp_fu_1363_p_ce                                                   |  out|    1|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|m_axi_i2_AWVALID                                                   |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWREADY                                                   |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWADDR                                                    |  out|   64|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWID                                                      |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWLEN                                                     |  out|   32|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWSIZE                                                    |  out|    3|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWBURST                                                   |  out|    2|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWLOCK                                                    |  out|    2|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWCACHE                                                   |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWPROT                                                    |  out|    3|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWQOS                                                     |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWREGION                                                  |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWUSER                                                    |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WVALID                                                    |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WREADY                                                    |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WDATA                                                     |  out|   32|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WSTRB                                                     |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WLAST                                                     |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WID                                                       |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WUSER                                                     |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARVALID                                                   |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARREADY                                                   |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARADDR                                                    |  out|   64|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARID                                                      |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARLEN                                                     |  out|   32|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARSIZE                                                    |  out|    3|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARBURST                                                   |  out|    2|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARLOCK                                                    |  out|    2|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARCACHE                                                   |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARPROT                                                    |  out|    3|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARQOS                                                     |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARREGION                                                  |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARUSER                                                    |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RVALID                                                    |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RREADY                                                    |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RDATA                                                     |   in|   32|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RLAST                                                     |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RID                                                       |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RFIFONUM                                                  |   in|   13|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RUSER                                                     |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RRESP                                                     |   in|    2|       m_axi|                                                        i2|       pointer|
|m_axi_i2_BVALID                                                    |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_BREADY                                                    |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_BRESP                                                     |   in|    2|       m_axi|                                                        i2|       pointer|
|m_axi_i2_BID                                                       |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_BUSER                                                     |   in|    1|       m_axi|                                                        i2|       pointer|
|output_ftmap                                                       |   in|   64|     ap_none|                                              output_ftmap|        scalar|
|conv1_biases_address0                                              |  out|    6|   ap_memory|                                              conv1_biases|         array|
|conv1_biases_ce0                                                   |  out|    1|   ap_memory|                                              conv1_biases|         array|
|conv1_biases_q0                                                    |   in|   32|   ap_memory|                                              conv1_biases|         array|
|out_r                                                              |   in|    6|     ap_none|                                                     out_r|        scalar|
|h                                                                  |   in|    8|     ap_none|                                                         h|        scalar|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_address0  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_q0        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_address1  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_ce1       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_q1        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_address0  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_q0        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_address1  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_ce1       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_q1        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_address0  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_q0        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_address1  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_ce1       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_q1        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_address0  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_q0        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_address1  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_ce1       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_q1        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_q0        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address1  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce1       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_q1        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_q0        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address1  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce1       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_q1        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q0        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q1        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0    |  out|   12|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0          |  out|   32|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q0          |   in|   32|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1    |  out|   12|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q1          |   in|   32|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 21 
3 --> 4 
4 --> 5 12 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 2 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 4 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 21 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.76>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%bout = alloca i32 1"   --->   Operation 27 'alloca' 'bout' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%h_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %h"   --->   Operation 28 'read' 'h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%out_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %out_r"   --->   Operation 29 'read' 'out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap"   --->   Operation 30 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_31, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_28, void @empty_30, void @empty_22, i32 16, i32 16, i32 256, i32 256, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty_17, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i8 %h_read" [src/conv1.cpp:127]   --->   Operation 33 'zext' 'zext_ln127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln127_1 = zext i6 %out_read" [src/conv1.cpp:127]   --->   Operation 34 'zext' 'zext_ln127_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.76ns)   --->   "%add_ln131_5 = add i8 %h_read, i8 1" [src/conv1.cpp:131]   --->   Operation 35 'add' 'add_ln131_5' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln131_1 = zext i8 %add_ln131_5" [src/conv1.cpp:131]   --->   Operation 36 'zext' 'zext_ln131_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln127 = store i4 0, i4 %bout" [src/conv1.cpp:127]   --->   Operation 37 'store' 'store_ln127' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln127 = br void %BH" [src/conv1.cpp:127]   --->   Operation 38 'br' 'br_ln127' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.35>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%bout_1 = load i4 %bout" [src/conv1.cpp:127]   --->   Operation 39 'load' 'bout_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.79ns)   --->   "%icmp_ln127 = icmp_eq  i4 %bout_1, i4 8" [src/conv1.cpp:127]   --->   Operation 40 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.79ns)   --->   "%add_ln127_1 = add i4 %bout_1, i4 1" [src/conv1.cpp:127]   --->   Operation 41 'add' 'add_ln127_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln127 = br i1 %icmp_ln127, void %BH.split, void %BW.i.preheader" [src/conv1.cpp:127]   --->   Operation 42 'br' 'br_ln127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln127_2 = zext i4 %bout_1" [src/conv1.cpp:127]   --->   Operation 43 'zext' 'zext_ln127_2' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln127 = trunc i4 %bout_1" [src/conv1.cpp:127]   --->   Operation 44 'trunc' 'trunc_ln127' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln127_3 = zext i3 %trunc_ln127" [src/conv1.cpp:127]   --->   Operation 45 'zext' 'zext_ln127_3' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.78ns)   --->   "%add_ln127 = add i7 %zext_ln127_2, i7 %zext_ln127_1" [src/conv1.cpp:127]   --->   Operation 46 'add' 'add_ln127' <Predicate = (!icmp_ln127)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln127_4 = zext i7 %add_ln127" [src/conv1.cpp:127]   --->   Operation 47 'zext' 'zext_ln127_4' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.78ns)   --->   "%empty = add i6 %zext_ln127_3, i6 %out_read" [src/conv1.cpp:127]   --->   Operation 48 'add' 'empty' <Predicate = (!icmp_ln127)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_cast = zext i6 %empty" [src/conv1.cpp:127]   --->   Operation 49 'zext' 'p_cast' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%conv1_biases_addr = getelementptr i32 %conv1_biases, i64 0, i64 %p_cast" [src/conv1.cpp:127]   --->   Operation 50 'getelementptr' 'conv1_biases_addr' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:127]   --->   Operation 51 'load' 'conv1_biases_load' <Predicate = (!icmp_ln127)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 52 [1/1] (2.49ns)   --->   "%mul_ln131 = mul i25 %zext_ln127_4, i25 260100" [src/conv1.cpp:131]   --->   Operation 52 'mul' 'mul_ln131' <Predicate = (!icmp_ln127)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i25 %mul_ln131" [src/conv1.cpp:131]   --->   Operation 53 'zext' 'zext_ln131' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.08ns)   --->   "%add_ln131 = add i64 %zext_ln131, i64 %output_ftmap_read" [src/conv1.cpp:131]   --->   Operation 54 'add' 'add_ln131' <Predicate = (!icmp_ln127)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%h_1 = alloca i32 1"   --->   Operation 55 'alloca' 'h_1' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%o = alloca i32 1"   --->   Operation 56 'alloca' 'o' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 57 'alloca' 'indvar_flatten' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln67 = store i6 0, i6 %indvar_flatten" [src/conv1.cpp:67->src/conv1.cpp:144]   --->   Operation 58 'store' 'store_ln67' <Predicate = (icmp_ln127)> <Delay = 0.42>
ST_2 : Operation 59 [1/1] (0.42ns)   --->   "%store_ln67 = store i4 0, i4 %o" [src/conv1.cpp:67->src/conv1.cpp:144]   --->   Operation 59 'store' 'store_ln67' <Predicate = (icmp_ln127)> <Delay = 0.42>
ST_2 : Operation 60 [1/1] (0.42ns)   --->   "%store_ln67 = store i4 0, i4 %h_1" [src/conv1.cpp:67->src/conv1.cpp:144]   --->   Operation 60 'store' 'store_ln67' <Predicate = (icmp_ln127)> <Delay = 0.42>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln67 = br void %BW.i" [src/conv1.cpp:67->src/conv1.cpp:144]   --->   Operation 61 'br' 'br_ln67' <Predicate = (icmp_ln127)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%speclooptripcount_ln127 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:127]   --->   Operation 62 'speclooptripcount' 'speclooptripcount_ln127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln127 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [src/conv1.cpp:127]   --->   Operation 63 'specloopname' 'specloopname_ln127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:127]   --->   Operation 64 'load' 'conv1_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%empty_44 = bitcast i32 %conv1_biases_load" [src/conv1.cpp:127]   --->   Operation 65 'bitcast' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.42ns)   --->   "%br_ln128 = br void %RELU.0" [src/conv1.cpp:128]   --->   Operation 66 'br' 'br_ln128' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 2.85>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%bh = phi i5 %add_ln128, void %for.body8.1.preheader, i5 0, void %BH.split" [src/conv1.cpp:128]   --->   Operation 67 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln128 = trunc i5 %bh" [src/conv1.cpp:128]   --->   Operation 68 'trunc' 'trunc_ln128' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.78ns)   --->   "%icmp_ln128 = icmp_ult  i5 %bh, i5 15" [src/conv1.cpp:128]   --->   Operation 69 'icmp' 'icmp_ln128' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128, void %for.inc48, void %RELU.0.split" [src/conv1.cpp:128]   --->   Operation 70 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i5 %bh" [src/conv1.cpp:134]   --->   Operation 71 'zext' 'zext_ln134' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %trunc_ln128, i8 0" [src/conv1.cpp:134]   --->   Operation 72 'bitconcatenate' 'tmp_9' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.80ns)   --->   "%sub_ln134 = sub i12 %tmp_9, i12 %zext_ln134" [src/conv1.cpp:134]   --->   Operation 73 'sub' 'sub_ln134' <Predicate = (icmp_ln128)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i5 %bh" [src/conv1.cpp:128]   --->   Operation 74 'zext' 'zext_ln128' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (2.04ns)   --->   "%call_ln134 = call void @export_output_buffer_c1_Pipeline_RELU, i12 %sub_ln134, i3 %trunc_ln127, i32 %empty_44, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:134]   --->   Operation 75 'call' 'call_ln134' <Predicate = (icmp_ln128)> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 76 [1/1] (0.76ns)   --->   "%add_ln131_1 = add i9 %zext_ln128, i9 %zext_ln127" [src/conv1.cpp:131]   --->   Operation 76 'add' 'add_ln131_1' <Predicate = (icmp_ln128)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln131_1, i10 0" [src/conv1.cpp:131]   --->   Operation 77 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln131_2 = zext i19 %shl_ln" [src/conv1.cpp:131]   --->   Operation 78 'zext' 'zext_ln131_2' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln131_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln131_1, i2 0" [src/conv1.cpp:131]   --->   Operation 79 'bitconcatenate' 'shl_ln131_1' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln131_3 = zext i11 %shl_ln131_1" [src/conv1.cpp:131]   --->   Operation 80 'zext' 'zext_ln131_3' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.88ns)   --->   "%sub_ln131 = sub i20 %zext_ln131_2, i20 %zext_ln131_3" [src/conv1.cpp:131]   --->   Operation 81 'sub' 'sub_ln131' <Predicate = (icmp_ln128)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln131 = sext i20 %sub_ln131" [src/conv1.cpp:131]   --->   Operation 82 'sext' 'sext_ln131' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (1.08ns)   --->   "%add_ln131_2 = add i64 %sext_ln131, i64 %add_ln131" [src/conv1.cpp:131]   --->   Operation 83 'add' 'add_ln131_2' <Predicate = (icmp_ln128)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln131_2, i32 2, i32 63" [src/conv1.cpp:141]   --->   Operation 84 'partselect' 'trunc_ln1' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.76ns)   --->   "%add_ln131_3 = add i9 %zext_ln131_1, i9 %zext_ln128" [src/conv1.cpp:131]   --->   Operation 85 'add' 'add_ln131_3' <Predicate = (icmp_ln128)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln131_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln131_3, i10 0" [src/conv1.cpp:131]   --->   Operation 86 'bitconcatenate' 'shl_ln131_2' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln131_4 = zext i19 %shl_ln131_2" [src/conv1.cpp:131]   --->   Operation 87 'zext' 'zext_ln131_4' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln131_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln131_3, i2 0" [src/conv1.cpp:131]   --->   Operation 88 'bitconcatenate' 'shl_ln131_3' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln131_5 = zext i11 %shl_ln131_3" [src/conv1.cpp:131]   --->   Operation 89 'zext' 'zext_ln131_5' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.88ns)   --->   "%sub_ln131_1 = sub i20 %zext_ln131_4, i20 %zext_ln131_5" [src/conv1.cpp:131]   --->   Operation 90 'sub' 'sub_ln131_1' <Predicate = (icmp_ln128)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln131_1 = sext i20 %sub_ln131_1" [src/conv1.cpp:131]   --->   Operation 91 'sext' 'sext_ln131_1' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (1.08ns)   --->   "%add_ln131_4 = add i64 %sext_ln131_1, i64 %add_ln131" [src/conv1.cpp:131]   --->   Operation 92 'add' 'add_ln131_4' <Predicate = (icmp_ln128)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 93 [1/2] (0.00ns)   --->   "%call_ln134 = call void @export_output_buffer_c1_Pipeline_RELU, i12 %sub_ln134, i3 %trunc_ln127, i32 %empty_44, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:134]   --->   Operation 93 'call' 'call_ln134' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln141 = sext i62 %trunc_ln1" [src/conv1.cpp:141]   --->   Operation 94 'sext' 'sext_ln141' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%i2_addr = getelementptr i32 %i2, i64 %sext_ln141" [src/conv1.cpp:141]   --->   Operation 95 'getelementptr' 'i2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (7.30ns)   --->   "%empty_45 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %i2_addr, i32 255" [src/conv1.cpp:141]   --->   Operation 96 'writereq' 'empty_45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.04>
ST_6 : Operation 97 [2/2] (2.04ns)   --->   "%call_ln141 = call void @export_output_buffer_c1_Pipeline_2, i32 %i2, i62 %trunc_ln1, i12 %sub_ln134, i3 %trunc_ln127, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:141]   --->   Operation 97 'call' 'call_ln141' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 98 [1/2] (0.00ns)   --->   "%call_ln141 = call void @export_output_buffer_c1_Pipeline_2, i32 %i2, i62 %trunc_ln1, i12 %sub_ln134, i3 %trunc_ln127, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:141]   --->   Operation 98 'call' 'call_ln141' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 99 [5/5] (7.30ns)   --->   "%empty_46 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr" [src/conv1.cpp:128]   --->   Operation 99 'writeresp' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 100 [4/5] (7.30ns)   --->   "%empty_46 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr" [src/conv1.cpp:128]   --->   Operation 100 'writeresp' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 101 [3/5] (7.30ns)   --->   "%empty_46 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr" [src/conv1.cpp:128]   --->   Operation 101 'writeresp' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 102 [2/5] (7.30ns)   --->   "%empty_46 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr" [src/conv1.cpp:128]   --->   Operation 102 'writeresp' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%speclooptripcount_ln128 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:128]   --->   Operation 103 'speclooptripcount' 'speclooptripcount_ln128' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln128 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [src/conv1.cpp:128]   --->   Operation 104 'specloopname' 'specloopname_ln128' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_12 : Operation 105 [1/5] (7.30ns)   --->   "%empty_46 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr" [src/conv1.cpp:128]   --->   Operation 105 'writeresp' 'empty_46' <Predicate = (icmp_ln128)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%or_ln128 = or i4 %trunc_ln128, i4 1" [src/conv1.cpp:128]   --->   Operation 106 'or' 'or_ln128' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln134_3 = zext i4 %or_ln128" [src/conv1.cpp:134]   --->   Operation 107 'zext' 'zext_ln134_3' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %or_ln128, i8 0" [src/conv1.cpp:134]   --->   Operation 108 'bitconcatenate' 'tmp_2' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.80ns)   --->   "%sub_ln134_1 = sub i12 %tmp_2, i12 %zext_ln134_3" [src/conv1.cpp:134]   --->   Operation 109 'sub' 'sub_ln134_1' <Predicate = (icmp_ln128)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 110 [1/1] (0.79ns)   --->   "%icmp_ln128_1 = icmp_eq  i4 %or_ln128, i4 15" [src/conv1.cpp:128]   --->   Operation 110 'icmp' 'icmp_ln128_1' <Predicate = (icmp_ln128)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128_1, void %for.body8.1.preheader, void %for.inc48" [src/conv1.cpp:128]   --->   Operation 111 'br' 'br_ln128' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_12 : Operation 112 [2/2] (2.04ns)   --->   "%call_ln134 = call void @export_output_buffer_c1_Pipeline_RELU1, i12 %sub_ln134_1, i3 %trunc_ln127, i32 %empty_44, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:134]   --->   Operation 112 'call' 'call_ln134' <Predicate = (icmp_ln128 & !icmp_ln128_1)> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln141_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln131_4, i32 2, i32 63" [src/conv1.cpp:141]   --->   Operation 113 'partselect' 'trunc_ln141_1' <Predicate = (icmp_ln128 & !icmp_ln128_1)> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.78ns)   --->   "%add_ln128 = add i5 %bh, i5 2" [src/conv1.cpp:128]   --->   Operation 114 'add' 'add_ln128' <Predicate = (icmp_ln128 & !icmp_ln128_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 115 [1/1] (0.42ns)   --->   "%store_ln127 = store i4 %add_ln127_1, i4 %bout" [src/conv1.cpp:127]   --->   Operation 115 'store' 'store_ln127' <Predicate = (icmp_ln128_1) | (!icmp_ln128)> <Delay = 0.42>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln127 = br void %BH" [src/conv1.cpp:127]   --->   Operation 116 'br' 'br_ln127' <Predicate = (icmp_ln128_1) | (!icmp_ln128)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 117 [1/2] (0.00ns)   --->   "%call_ln134 = call void @export_output_buffer_c1_Pipeline_RELU1, i12 %sub_ln134_1, i3 %trunc_ln127, i32 %empty_44, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:134]   --->   Operation 117 'call' 'call_ln134' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln141_1 = sext i62 %trunc_ln141_1" [src/conv1.cpp:141]   --->   Operation 118 'sext' 'sext_ln141_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%i2_addr_1 = getelementptr i32 %i2, i64 %sext_ln141_1" [src/conv1.cpp:141]   --->   Operation 119 'getelementptr' 'i2_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (7.30ns)   --->   "%empty_47 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %i2_addr_1, i32 255" [src/conv1.cpp:141]   --->   Operation 120 'writereq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.04>
ST_14 : Operation 121 [2/2] (2.04ns)   --->   "%call_ln141 = call void @export_output_buffer_c1_Pipeline_4, i32 %i2, i62 %trunc_ln141_1, i12 %sub_ln134_1, i3 %trunc_ln127, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:141]   --->   Operation 121 'call' 'call_ln141' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 122 [1/2] (0.00ns)   --->   "%call_ln141 = call void @export_output_buffer_c1_Pipeline_4, i32 %i2, i62 %trunc_ln141_1, i12 %sub_ln134_1, i3 %trunc_ln127, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:141]   --->   Operation 122 'call' 'call_ln141' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 123 [5/5] (7.30ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr_1" [src/conv1.cpp:128]   --->   Operation 123 'writeresp' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 124 [4/5] (7.30ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr_1" [src/conv1.cpp:128]   --->   Operation 124 'writeresp' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 125 [3/5] (7.30ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr_1" [src/conv1.cpp:128]   --->   Operation 125 'writeresp' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 126 [2/5] (7.30ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr_1" [src/conv1.cpp:128]   --->   Operation 126 'writeresp' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 127 [1/5] (7.30ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr_1" [src/conv1.cpp:128]   --->   Operation 127 'writeresp' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln128 = br void %RELU.0" [src/conv1.cpp:128]   --->   Operation 128 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>

State 21 <SV = 2> <Delay = 4.04>
ST_21 : Operation 129 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [src/conv1.cpp:67->src/conv1.cpp:144]   --->   Operation 129 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 130 [1/1] (0.78ns)   --->   "%icmp_ln67 = icmp_eq  i6 %indvar_flatten_load, i6 40" [src/conv1.cpp:67->src/conv1.cpp:144]   --->   Operation 130 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 131 [1/1] (0.78ns)   --->   "%add_ln67_1 = add i6 %indvar_flatten_load, i6 1" [src/conv1.cpp:67->src/conv1.cpp:144]   --->   Operation 131 'add' 'add_ln67_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void %for.inc16.i, void %_Z15clear_buffer_c1PA15_A255_f.exit" [src/conv1.cpp:67->src/conv1.cpp:144]   --->   Operation 132 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 133 [1/1] (0.00ns)   --->   "%h_1_load = load i4 %h_1" [src/conv1.cpp:68->src/conv1.cpp:144]   --->   Operation 133 'load' 'h_1_load' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_21 : Operation 134 [1/1] (0.00ns)   --->   "%o_load = load i4 %o" [src/conv1.cpp:67->src/conv1.cpp:144]   --->   Operation 134 'load' 'o_load' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_21 : Operation 135 [1/1] (0.79ns)   --->   "%add_ln67 = add i4 %o_load, i4 1" [src/conv1.cpp:67->src/conv1.cpp:144]   --->   Operation 135 'add' 'add_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 136 [1/1] (0.79ns)   --->   "%icmp_ln68 = icmp_eq  i4 %h_1_load, i4 15" [src/conv1.cpp:68->src/conv1.cpp:144]   --->   Operation 136 'icmp' 'icmp_ln68' <Predicate = (!icmp_ln67)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 137 [1/1] (0.39ns)   --->   "%select_ln67 = select i1 %icmp_ln68, i4 0, i4 %h_1_load" [src/conv1.cpp:67->src/conv1.cpp:144]   --->   Operation 137 'select' 'select_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 138 [1/1] (0.39ns)   --->   "%select_ln67_1 = select i1 %icmp_ln68, i4 %add_ln67, i4 %o_load" [src/conv1.cpp:67->src/conv1.cpp:144]   --->   Operation 138 'select' 'select_ln67_1' <Predicate = (!icmp_ln67)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i4 %select_ln67_1" [src/conv1.cpp:67->src/conv1.cpp:144]   --->   Operation 139 'trunc' 'trunc_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_21 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i4 %select_ln67" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 140 'zext' 'zext_ln72' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_21 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln67, i8 0" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 141 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_21 : Operation 142 [1/1] (0.80ns)   --->   "%sub_ln72 = sub i12 %tmp_8, i12 %zext_ln72" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 142 'sub' 'sub_ln72' <Predicate = (!icmp_ln67)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 143 [2/2] (2.04ns)   --->   "%call_ln72 = call void @export_output_buffer_c1_Pipeline_BW, i12 %sub_ln72, i3 %trunc_ln67, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 143 'call' 'call_ln72' <Predicate = (!icmp_ln67)> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 144 [1/1] (0.79ns)   --->   "%add_ln68_2 = add i4 %select_ln67, i4 3" [src/conv1.cpp:68->src/conv1.cpp:144]   --->   Operation 144 'add' 'add_ln68_2' <Predicate = (!icmp_ln67)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 145 [1/1] (0.42ns)   --->   "%store_ln68 = store i6 %add_ln67_1, i6 %indvar_flatten" [src/conv1.cpp:68->src/conv1.cpp:144]   --->   Operation 145 'store' 'store_ln68' <Predicate = (!icmp_ln67)> <Delay = 0.42>
ST_21 : Operation 146 [1/1] (0.42ns)   --->   "%store_ln68 = store i4 %select_ln67_1, i4 %o" [src/conv1.cpp:68->src/conv1.cpp:144]   --->   Operation 146 'store' 'store_ln68' <Predicate = (!icmp_ln67)> <Delay = 0.42>
ST_21 : Operation 147 [1/1] (0.42ns)   --->   "%store_ln68 = store i4 %add_ln68_2, i4 %h_1" [src/conv1.cpp:68->src/conv1.cpp:144]   --->   Operation 147 'store' 'store_ln68' <Predicate = (!icmp_ln67)> <Delay = 0.42>
ST_21 : Operation 148 [1/1] (0.00ns)   --->   "%ret_ln145 = ret" [src/conv1.cpp:145]   --->   Operation 148 'ret' 'ret_ln145' <Predicate = (icmp_ln67)> <Delay = 0.00>

State 22 <SV = 3> <Delay = 0.00>
ST_22 : Operation 149 [1/2] (0.00ns)   --->   "%call_ln72 = call void @export_output_buffer_c1_Pipeline_BW, i12 %sub_ln72, i3 %trunc_ln67, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 149 'call' 'call_ln72' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 4> <Delay = 3.65>
ST_23 : Operation 150 [1/1] (0.79ns)   --->   "%add_ln68 = add i4 %select_ln67, i4 1" [src/conv1.cpp:68->src/conv1.cpp:144]   --->   Operation 150 'add' 'add_ln68' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln72_4 = zext i4 %add_ln68" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 151 'zext' 'zext_ln72_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %add_ln68, i8 0" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 152 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 153 [1/1] (0.80ns)   --->   "%sub_ln72_1 = sub i12 %tmp_s, i12 %zext_ln72_4" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 153 'sub' 'sub_ln72_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 154 [2/2] (2.04ns)   --->   "%call_ln72 = call void @export_output_buffer_c1_Pipeline_BW2, i12 %sub_ln72_1, i3 %trunc_ln67, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 154 'call' 'call_ln72' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 5> <Delay = 0.00>
ST_24 : Operation 155 [1/2] (0.00ns)   --->   "%call_ln72 = call void @export_output_buffer_c1_Pipeline_BW2, i12 %sub_ln72_1, i3 %trunc_ln67, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 155 'call' 'call_ln72' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 6> <Delay = 3.65>
ST_25 : Operation 156 [1/1] (0.79ns)   --->   "%add_ln68_1 = add i4 %select_ln67, i4 2" [src/conv1.cpp:68->src/conv1.cpp:144]   --->   Operation 156 'add' 'add_ln68_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln72_5 = zext i4 %add_ln68_1" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 157 'zext' 'zext_ln72_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %add_ln68_1, i8 0" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 158 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 159 [1/1] (0.80ns)   --->   "%sub_ln72_2 = sub i12 %tmp_1, i12 %zext_ln72_5" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 159 'sub' 'sub_ln72_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 160 [2/2] (2.04ns)   --->   "%call_ln72 = call void @export_output_buffer_c1_Pipeline_BW3, i12 %sub_ln72_2, i3 %trunc_ln67, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 160 'call' 'call_ln72' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 7> <Delay = 0.00>
ST_26 : Operation 161 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CLEAR_BH_str"   --->   Operation 161 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 162 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 40, i64 40, i64 40"   --->   Operation 162 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 163 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [src/conv1.cpp:68->src/conv1.cpp:144]   --->   Operation 163 'specloopname' 'specloopname_ln68' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 164 [1/2] (0.00ns)   --->   "%call_ln72 = call void @export_output_buffer_c1_Pipeline_BW3, i12 %sub_ln72_2, i3 %trunc_ln67, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:72->src/conv1.cpp:144]   --->   Operation 164 'call' 'call_ln72' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln68 = br void %BW.i" [src/conv1.cpp:68->src/conv1.cpp:144]   --->   Operation 165 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ h]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bout                    (alloca           ) [ 011111111111111111111000000]
h_read                  (read             ) [ 000000000000000000000000000]
out_read                (read             ) [ 001111111111111111111000000]
output_ftmap_read       (read             ) [ 001111111111111111111000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000]
zext_ln127              (zext             ) [ 001111111111111111111000000]
zext_ln127_1            (zext             ) [ 001111111111111111111000000]
add_ln131_5             (add              ) [ 000000000000000000000000000]
zext_ln131_1            (zext             ) [ 001111111111111111111000000]
store_ln127             (store            ) [ 000000000000000000000000000]
br_ln127                (br               ) [ 000000000000000000000000000]
bout_1                  (load             ) [ 000000000000000000000000000]
icmp_ln127              (icmp             ) [ 001111111111111111111000000]
add_ln127_1             (add              ) [ 000111111111111111111000000]
br_ln127                (br               ) [ 000000000000000000000000000]
zext_ln127_2            (zext             ) [ 000000000000000000000000000]
trunc_ln127             (trunc            ) [ 000111111111111111111000000]
zext_ln127_3            (zext             ) [ 000000000000000000000000000]
add_ln127               (add              ) [ 000000000000000000000000000]
zext_ln127_4            (zext             ) [ 000000000000000000000000000]
empty                   (add              ) [ 000000000000000000000000000]
p_cast                  (zext             ) [ 000000000000000000000000000]
conv1_biases_addr       (getelementptr    ) [ 000100000000000000000000000]
mul_ln131               (mul              ) [ 000000000000000000000000000]
zext_ln131              (zext             ) [ 000000000000000000000000000]
add_ln131               (add              ) [ 000111111111111111111000000]
h_1                     (alloca           ) [ 001111111111111111111111111]
o                       (alloca           ) [ 001111111111111111111111111]
indvar_flatten          (alloca           ) [ 001111111111111111111111111]
store_ln67              (store            ) [ 000000000000000000000000000]
store_ln67              (store            ) [ 000000000000000000000000000]
store_ln67              (store            ) [ 000000000000000000000000000]
br_ln67                 (br               ) [ 000000000000000000000000000]
speclooptripcount_ln127 (speclooptripcount) [ 000000000000000000000000000]
specloopname_ln127      (specloopname     ) [ 000000000000000000000000000]
conv1_biases_load       (load             ) [ 000000000000000000000000000]
empty_44                (bitcast          ) [ 000011111111111111111000000]
br_ln128                (br               ) [ 001111111111111111111000000]
bh                      (phi              ) [ 000011111111100000000000000]
trunc_ln128             (trunc            ) [ 000001111111100000000000000]
icmp_ln128              (icmp             ) [ 001111111111111111111000000]
br_ln128                (br               ) [ 000000000000000000000000000]
zext_ln134              (zext             ) [ 000000000000000000000000000]
tmp_9                   (bitconcatenate   ) [ 000000000000000000000000000]
sub_ln134               (sub              ) [ 000001110000000000000000000]
zext_ln128              (zext             ) [ 000000000000000000000000000]
add_ln131_1             (add              ) [ 000000000000000000000000000]
shl_ln                  (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln131_2            (zext             ) [ 000000000000000000000000000]
shl_ln131_1             (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln131_3            (zext             ) [ 000000000000000000000000000]
sub_ln131               (sub              ) [ 000000000000000000000000000]
sext_ln131              (sext             ) [ 000000000000000000000000000]
add_ln131_2             (add              ) [ 000000000000000000000000000]
trunc_ln1               (partselect       ) [ 000001110000000000000000000]
add_ln131_3             (add              ) [ 000000000000000000000000000]
shl_ln131_2             (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln131_4            (zext             ) [ 000000000000000000000000000]
shl_ln131_3             (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln131_5            (zext             ) [ 000000000000000000000000000]
sub_ln131_1             (sub              ) [ 000000000000000000000000000]
sext_ln131_1            (sext             ) [ 000000000000000000000000000]
add_ln131_4             (add              ) [ 000001111111100000000000000]
call_ln134              (call             ) [ 000000000000000000000000000]
sext_ln141              (sext             ) [ 000000000000000000000000000]
i2_addr                 (getelementptr    ) [ 001110111111111111111000000]
empty_45                (writereq         ) [ 000000000000000000000000000]
call_ln141              (call             ) [ 000000000000000000000000000]
speclooptripcount_ln128 (speclooptripcount) [ 000000000000000000000000000]
specloopname_ln128      (specloopname     ) [ 000000000000000000000000000]
empty_46                (writeresp        ) [ 000000000000000000000000000]
or_ln128                (or               ) [ 000000000000000000000000000]
zext_ln134_3            (zext             ) [ 000000000000000000000000000]
tmp_2                   (bitconcatenate   ) [ 000000000000000000000000000]
sub_ln134_1             (sub              ) [ 000000000000011100000000000]
icmp_ln128_1            (icmp             ) [ 001111111111111111111000000]
br_ln128                (br               ) [ 000000000000000000000000000]
trunc_ln141_1           (partselect       ) [ 000000000000011100000000000]
add_ln128               (add              ) [ 001110000000011111111000000]
store_ln127             (store            ) [ 000000000000000000000000000]
br_ln127                (br               ) [ 000000000000000000000000000]
call_ln134              (call             ) [ 000000000000000000000000000]
sext_ln141_1            (sext             ) [ 000000000000000000000000000]
i2_addr_1               (getelementptr    ) [ 000000000000001111111000000]
empty_47                (writereq         ) [ 000000000000000000000000000]
call_ln141              (call             ) [ 000000000000000000000000000]
empty_48                (writeresp        ) [ 000000000000000000000000000]
br_ln128                (br               ) [ 001111111111111111111000000]
indvar_flatten_load     (load             ) [ 000000000000000000000000000]
icmp_ln67               (icmp             ) [ 000000000000000000000111111]
add_ln67_1              (add              ) [ 000000000000000000000000000]
br_ln67                 (br               ) [ 000000000000000000000000000]
h_1_load                (load             ) [ 000000000000000000000000000]
o_load                  (load             ) [ 000000000000000000000000000]
add_ln67                (add              ) [ 000000000000000000000000000]
icmp_ln68               (icmp             ) [ 000000000000000000000000000]
select_ln67             (select           ) [ 000000000000000000000011110]
select_ln67_1           (select           ) [ 000000000000000000000000000]
trunc_ln67              (trunc            ) [ 000000000000000000000011111]
zext_ln72               (zext             ) [ 000000000000000000000000000]
tmp_8                   (bitconcatenate   ) [ 000000000000000000000000000]
sub_ln72                (sub              ) [ 000000000000000000000010000]
add_ln68_2              (add              ) [ 000000000000000000000000000]
store_ln68              (store            ) [ 000000000000000000000000000]
store_ln68              (store            ) [ 000000000000000000000000000]
store_ln68              (store            ) [ 000000000000000000000000000]
ret_ln145               (ret              ) [ 000000000000000000000000000]
call_ln72               (call             ) [ 000000000000000000000000000]
add_ln68                (add              ) [ 000000000000000000000000000]
zext_ln72_4             (zext             ) [ 000000000000000000000000000]
tmp_s                   (bitconcatenate   ) [ 000000000000000000000000000]
sub_ln72_1              (sub              ) [ 000000000000000000000000100]
call_ln72               (call             ) [ 000000000000000000000000000]
add_ln68_1              (add              ) [ 000000000000000000000000000]
zext_ln72_5             (zext             ) [ 000000000000000000000000000]
tmp_1                   (bitconcatenate   ) [ 000000000000000000000000000]
sub_ln72_2              (sub              ) [ 000000000000000000000000001]
specloopname_ln0        (specloopname     ) [ 000000000000000000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 000000000000000000000000000]
specloopname_ln68       (specloopname     ) [ 000000000000000000000000000]
call_ln72               (call             ) [ 000000000000000000000000000]
br_ln68                 (br               ) [ 000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv1_biases">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="h">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="export_output_buffer_c1_Pipeline_RELU"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i9.i10"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="export_output_buffer_c1_Pipeline_2"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="export_output_buffer_c1_Pipeline_RELU1"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="export_output_buffer_c1_Pipeline_4"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="export_output_buffer_c1_Pipeline_BW"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="export_output_buffer_c1_Pipeline_BW2"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="export_output_buffer_c1_Pipeline_BW3"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="CLEAR_BH_str"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1004" name="bout_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bout/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="h_1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h_1/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="o_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="indvar_flatten_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="h_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="h_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="out_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="6" slack="0"/>
<pin id="162" dir="0" index="1" bw="6" slack="0"/>
<pin id="163" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="output_ftmap_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_writeresp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="9" slack="0"/>
<pin id="176" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_45/5 empty_46/8 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_writeresp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="0" index="2" bw="9" slack="0"/>
<pin id="184" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_47/13 empty_48/16 "/>
</bind>
</comp>

<comp id="188" class="1004" name="conv1_biases_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="6" slack="0"/>
<pin id="192" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_biases_addr/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="6" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_biases_load/2 "/>
</bind>
</comp>

<comp id="201" class="1005" name="bh_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="5" slack="1"/>
<pin id="203" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="bh (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="bh_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="5" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="1" slack="1"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bh/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_export_output_buffer_c1_Pipeline_RELU_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="0" slack="0"/>
<pin id="215" dir="0" index="1" bw="12" slack="0"/>
<pin id="216" dir="0" index="2" bw="3" slack="2"/>
<pin id="217" dir="0" index="3" bw="32" slack="1"/>
<pin id="218" dir="0" index="4" bw="32" slack="0"/>
<pin id="219" dir="0" index="5" bw="32" slack="0"/>
<pin id="220" dir="0" index="6" bw="32" slack="0"/>
<pin id="221" dir="0" index="7" bw="32" slack="0"/>
<pin id="222" dir="0" index="8" bw="32" slack="0"/>
<pin id="223" dir="0" index="9" bw="32" slack="0"/>
<pin id="224" dir="0" index="10" bw="32" slack="0"/>
<pin id="225" dir="0" index="11" bw="32" slack="0"/>
<pin id="226" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln134/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_export_output_buffer_c1_Pipeline_2_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="0" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="0" index="2" bw="62" slack="2"/>
<pin id="240" dir="0" index="3" bw="12" slack="2"/>
<pin id="241" dir="0" index="4" bw="3" slack="4"/>
<pin id="242" dir="0" index="5" bw="32" slack="0"/>
<pin id="243" dir="0" index="6" bw="32" slack="0"/>
<pin id="244" dir="0" index="7" bw="32" slack="0"/>
<pin id="245" dir="0" index="8" bw="32" slack="0"/>
<pin id="246" dir="0" index="9" bw="32" slack="0"/>
<pin id="247" dir="0" index="10" bw="32" slack="0"/>
<pin id="248" dir="0" index="11" bw="32" slack="0"/>
<pin id="249" dir="0" index="12" bw="32" slack="0"/>
<pin id="250" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln141/6 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_export_output_buffer_c1_Pipeline_RELU1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="0" slack="0"/>
<pin id="263" dir="0" index="1" bw="12" slack="0"/>
<pin id="264" dir="0" index="2" bw="3" slack="10"/>
<pin id="265" dir="0" index="3" bw="32" slack="9"/>
<pin id="266" dir="0" index="4" bw="32" slack="0"/>
<pin id="267" dir="0" index="5" bw="32" slack="0"/>
<pin id="268" dir="0" index="6" bw="32" slack="0"/>
<pin id="269" dir="0" index="7" bw="32" slack="0"/>
<pin id="270" dir="0" index="8" bw="32" slack="0"/>
<pin id="271" dir="0" index="9" bw="32" slack="0"/>
<pin id="272" dir="0" index="10" bw="32" slack="0"/>
<pin id="273" dir="0" index="11" bw="32" slack="0"/>
<pin id="274" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln134/12 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_export_output_buffer_c1_Pipeline_4_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="0" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="0" index="2" bw="62" slack="2"/>
<pin id="288" dir="0" index="3" bw="12" slack="2"/>
<pin id="289" dir="0" index="4" bw="3" slack="12"/>
<pin id="290" dir="0" index="5" bw="32" slack="0"/>
<pin id="291" dir="0" index="6" bw="32" slack="0"/>
<pin id="292" dir="0" index="7" bw="32" slack="0"/>
<pin id="293" dir="0" index="8" bw="32" slack="0"/>
<pin id="294" dir="0" index="9" bw="32" slack="0"/>
<pin id="295" dir="0" index="10" bw="32" slack="0"/>
<pin id="296" dir="0" index="11" bw="32" slack="0"/>
<pin id="297" dir="0" index="12" bw="32" slack="0"/>
<pin id="298" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln141/14 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_export_output_buffer_c1_Pipeline_BW_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="0" slack="0"/>
<pin id="311" dir="0" index="1" bw="12" slack="0"/>
<pin id="312" dir="0" index="2" bw="3" slack="0"/>
<pin id="313" dir="0" index="3" bw="32" slack="0"/>
<pin id="314" dir="0" index="4" bw="32" slack="0"/>
<pin id="315" dir="0" index="5" bw="32" slack="0"/>
<pin id="316" dir="0" index="6" bw="32" slack="0"/>
<pin id="317" dir="0" index="7" bw="32" slack="0"/>
<pin id="318" dir="0" index="8" bw="32" slack="0"/>
<pin id="319" dir="0" index="9" bw="32" slack="0"/>
<pin id="320" dir="0" index="10" bw="32" slack="0"/>
<pin id="321" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln72/21 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_export_output_buffer_c1_Pipeline_BW2_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="0" slack="0"/>
<pin id="333" dir="0" index="1" bw="12" slack="0"/>
<pin id="334" dir="0" index="2" bw="3" slack="2"/>
<pin id="335" dir="0" index="3" bw="32" slack="0"/>
<pin id="336" dir="0" index="4" bw="32" slack="0"/>
<pin id="337" dir="0" index="5" bw="32" slack="0"/>
<pin id="338" dir="0" index="6" bw="32" slack="0"/>
<pin id="339" dir="0" index="7" bw="32" slack="0"/>
<pin id="340" dir="0" index="8" bw="32" slack="0"/>
<pin id="341" dir="0" index="9" bw="32" slack="0"/>
<pin id="342" dir="0" index="10" bw="32" slack="0"/>
<pin id="343" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln72/23 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_export_output_buffer_c1_Pipeline_BW3_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="0" slack="0"/>
<pin id="355" dir="0" index="1" bw="12" slack="0"/>
<pin id="356" dir="0" index="2" bw="3" slack="4"/>
<pin id="357" dir="0" index="3" bw="32" slack="0"/>
<pin id="358" dir="0" index="4" bw="32" slack="0"/>
<pin id="359" dir="0" index="5" bw="32" slack="0"/>
<pin id="360" dir="0" index="6" bw="32" slack="0"/>
<pin id="361" dir="0" index="7" bw="32" slack="0"/>
<pin id="362" dir="0" index="8" bw="32" slack="0"/>
<pin id="363" dir="0" index="9" bw="32" slack="0"/>
<pin id="364" dir="0" index="10" bw="32" slack="0"/>
<pin id="365" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln72/25 "/>
</bind>
</comp>

<comp id="375" class="1004" name="zext_ln127_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="0"/>
<pin id="377" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln127_1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="6" slack="0"/>
<pin id="381" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127_1/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="add_ln131_5_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln131_5/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="zext_ln131_1_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="0"/>
<pin id="391" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131_1/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="store_ln127_store_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="4" slack="0"/>
<pin id="396" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln127/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="bout_1_load_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="1"/>
<pin id="400" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bout_1/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="icmp_ln127_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="4" slack="0"/>
<pin id="403" dir="0" index="1" bw="4" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln127/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_ln127_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="4" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="4" slack="10"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln127_1/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln127_2_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="4" slack="0"/>
<pin id="415" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127_2/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="trunc_ln127_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="4" slack="0"/>
<pin id="419" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln127/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln127_3_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="3" slack="0"/>
<pin id="423" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127_3/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="add_ln127_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="4" slack="0"/>
<pin id="427" dir="0" index="1" bw="6" slack="1"/>
<pin id="428" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln127/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="zext_ln127_4_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="7" slack="0"/>
<pin id="432" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127_4/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="empty_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="3" slack="0"/>
<pin id="436" dir="0" index="1" bw="6" slack="1"/>
<pin id="437" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="p_cast_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="6" slack="0"/>
<pin id="441" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="mul_ln131_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="7" slack="0"/>
<pin id="446" dir="0" index="1" bw="19" slack="0"/>
<pin id="447" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln131/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="zext_ln131_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="25" slack="0"/>
<pin id="452" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="add_ln131_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="25" slack="0"/>
<pin id="456" dir="0" index="1" bw="64" slack="1"/>
<pin id="457" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln131/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="store_ln67_store_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="6" slack="0"/>
<pin id="462" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="store_ln67_store_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="4" slack="0"/>
<pin id="467" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="store_ln67_store_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="4" slack="0"/>
<pin id="472" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="empty_44_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_44/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="trunc_ln128_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="5" slack="0"/>
<pin id="480" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln128/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="icmp_ln128_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="5" slack="0"/>
<pin id="484" dir="0" index="1" bw="5" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln128/4 "/>
</bind>
</comp>

<comp id="488" class="1004" name="zext_ln134_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="5" slack="0"/>
<pin id="490" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134/4 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_9_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="12" slack="0"/>
<pin id="494" dir="0" index="1" bw="4" slack="0"/>
<pin id="495" dir="0" index="2" bw="1" slack="0"/>
<pin id="496" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="500" class="1004" name="sub_ln134_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="12" slack="0"/>
<pin id="502" dir="0" index="1" bw="5" slack="0"/>
<pin id="503" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln134/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="zext_ln128_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="5" slack="0"/>
<pin id="509" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln128/4 "/>
</bind>
</comp>

<comp id="511" class="1004" name="add_ln131_1_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="5" slack="0"/>
<pin id="513" dir="0" index="1" bw="8" slack="3"/>
<pin id="514" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln131_1/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="shl_ln_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="19" slack="0"/>
<pin id="518" dir="0" index="1" bw="9" slack="0"/>
<pin id="519" dir="0" index="2" bw="1" slack="0"/>
<pin id="520" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="524" class="1004" name="zext_ln131_2_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="19" slack="0"/>
<pin id="526" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131_2/4 "/>
</bind>
</comp>

<comp id="528" class="1004" name="shl_ln131_1_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="11" slack="0"/>
<pin id="530" dir="0" index="1" bw="9" slack="0"/>
<pin id="531" dir="0" index="2" bw="1" slack="0"/>
<pin id="532" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln131_1/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln131_3_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="11" slack="0"/>
<pin id="538" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131_3/4 "/>
</bind>
</comp>

<comp id="540" class="1004" name="sub_ln131_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="19" slack="0"/>
<pin id="542" dir="0" index="1" bw="11" slack="0"/>
<pin id="543" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln131/4 "/>
</bind>
</comp>

<comp id="546" class="1004" name="sext_ln131_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="20" slack="0"/>
<pin id="548" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln131/4 "/>
</bind>
</comp>

<comp id="550" class="1004" name="add_ln131_2_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="20" slack="0"/>
<pin id="552" dir="0" index="1" bw="64" slack="2"/>
<pin id="553" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln131_2/4 "/>
</bind>
</comp>

<comp id="555" class="1004" name="trunc_ln1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="62" slack="0"/>
<pin id="557" dir="0" index="1" bw="64" slack="0"/>
<pin id="558" dir="0" index="2" bw="3" slack="0"/>
<pin id="559" dir="0" index="3" bw="7" slack="0"/>
<pin id="560" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/4 "/>
</bind>
</comp>

<comp id="565" class="1004" name="add_ln131_3_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="8" slack="3"/>
<pin id="567" dir="0" index="1" bw="5" slack="0"/>
<pin id="568" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln131_3/4 "/>
</bind>
</comp>

<comp id="570" class="1004" name="shl_ln131_2_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="19" slack="0"/>
<pin id="572" dir="0" index="1" bw="9" slack="0"/>
<pin id="573" dir="0" index="2" bw="1" slack="0"/>
<pin id="574" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln131_2/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="zext_ln131_4_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="19" slack="0"/>
<pin id="580" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131_4/4 "/>
</bind>
</comp>

<comp id="582" class="1004" name="shl_ln131_3_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="11" slack="0"/>
<pin id="584" dir="0" index="1" bw="9" slack="0"/>
<pin id="585" dir="0" index="2" bw="1" slack="0"/>
<pin id="586" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln131_3/4 "/>
</bind>
</comp>

<comp id="590" class="1004" name="zext_ln131_5_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="11" slack="0"/>
<pin id="592" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131_5/4 "/>
</bind>
</comp>

<comp id="594" class="1004" name="sub_ln131_1_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="19" slack="0"/>
<pin id="596" dir="0" index="1" bw="11" slack="0"/>
<pin id="597" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln131_1/4 "/>
</bind>
</comp>

<comp id="600" class="1004" name="sext_ln131_1_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="20" slack="0"/>
<pin id="602" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln131_1/4 "/>
</bind>
</comp>

<comp id="604" class="1004" name="add_ln131_4_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="20" slack="0"/>
<pin id="606" dir="0" index="1" bw="64" slack="2"/>
<pin id="607" dir="1" index="2" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln131_4/4 "/>
</bind>
</comp>

<comp id="609" class="1004" name="sext_ln141_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="62" slack="1"/>
<pin id="611" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln141/5 "/>
</bind>
</comp>

<comp id="612" class="1004" name="i2_addr_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="64" slack="0"/>
<pin id="614" dir="0" index="1" bw="64" slack="0"/>
<pin id="615" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i2_addr/5 "/>
</bind>
</comp>

<comp id="619" class="1004" name="or_ln128_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="4" slack="8"/>
<pin id="621" dir="0" index="1" bw="4" slack="0"/>
<pin id="622" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln128/12 "/>
</bind>
</comp>

<comp id="624" class="1004" name="zext_ln134_3_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="4" slack="0"/>
<pin id="626" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134_3/12 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_2_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="12" slack="0"/>
<pin id="630" dir="0" index="1" bw="4" slack="0"/>
<pin id="631" dir="0" index="2" bw="1" slack="0"/>
<pin id="632" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/12 "/>
</bind>
</comp>

<comp id="636" class="1004" name="sub_ln134_1_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="12" slack="0"/>
<pin id="638" dir="0" index="1" bw="4" slack="0"/>
<pin id="639" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln134_1/12 "/>
</bind>
</comp>

<comp id="643" class="1004" name="icmp_ln128_1_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="4" slack="0"/>
<pin id="645" dir="0" index="1" bw="4" slack="0"/>
<pin id="646" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln128_1/12 "/>
</bind>
</comp>

<comp id="649" class="1004" name="trunc_ln141_1_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="62" slack="0"/>
<pin id="651" dir="0" index="1" bw="64" slack="8"/>
<pin id="652" dir="0" index="2" bw="3" slack="0"/>
<pin id="653" dir="0" index="3" bw="7" slack="0"/>
<pin id="654" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln141_1/12 "/>
</bind>
</comp>

<comp id="658" class="1004" name="add_ln128_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="5" slack="8"/>
<pin id="660" dir="0" index="1" bw="3" slack="0"/>
<pin id="661" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln128/12 "/>
</bind>
</comp>

<comp id="664" class="1004" name="store_ln127_store_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="4" slack="10"/>
<pin id="666" dir="0" index="1" bw="4" slack="11"/>
<pin id="667" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln127/12 "/>
</bind>
</comp>

<comp id="668" class="1004" name="sext_ln141_1_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="62" slack="1"/>
<pin id="670" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln141_1/13 "/>
</bind>
</comp>

<comp id="671" class="1004" name="i2_addr_1_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="64" slack="0"/>
<pin id="673" dir="0" index="1" bw="64" slack="0"/>
<pin id="674" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i2_addr_1/13 "/>
</bind>
</comp>

<comp id="678" class="1004" name="indvar_flatten_load_load_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="6" slack="1"/>
<pin id="680" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/21 "/>
</bind>
</comp>

<comp id="681" class="1004" name="icmp_ln67_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="6" slack="0"/>
<pin id="683" dir="0" index="1" bw="6" slack="0"/>
<pin id="684" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67/21 "/>
</bind>
</comp>

<comp id="687" class="1004" name="add_ln67_1_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="6" slack="0"/>
<pin id="689" dir="0" index="1" bw="1" slack="0"/>
<pin id="690" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_1/21 "/>
</bind>
</comp>

<comp id="693" class="1004" name="h_1_load_load_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="4" slack="1"/>
<pin id="695" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_1_load/21 "/>
</bind>
</comp>

<comp id="696" class="1004" name="o_load_load_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="4" slack="1"/>
<pin id="698" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o_load/21 "/>
</bind>
</comp>

<comp id="699" class="1004" name="add_ln67_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="4" slack="0"/>
<pin id="701" dir="0" index="1" bw="1" slack="0"/>
<pin id="702" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/21 "/>
</bind>
</comp>

<comp id="705" class="1004" name="icmp_ln68_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="4" slack="0"/>
<pin id="707" dir="0" index="1" bw="4" slack="0"/>
<pin id="708" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/21 "/>
</bind>
</comp>

<comp id="711" class="1004" name="select_ln67_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="4" slack="0"/>
<pin id="714" dir="0" index="2" bw="4" slack="0"/>
<pin id="715" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln67/21 "/>
</bind>
</comp>

<comp id="719" class="1004" name="select_ln67_1_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="4" slack="0"/>
<pin id="722" dir="0" index="2" bw="4" slack="0"/>
<pin id="723" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln67_1/21 "/>
</bind>
</comp>

<comp id="727" class="1004" name="trunc_ln67_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="4" slack="0"/>
<pin id="729" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67/21 "/>
</bind>
</comp>

<comp id="732" class="1004" name="zext_ln72_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="4" slack="0"/>
<pin id="734" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/21 "/>
</bind>
</comp>

<comp id="736" class="1004" name="tmp_8_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="12" slack="0"/>
<pin id="738" dir="0" index="1" bw="4" slack="0"/>
<pin id="739" dir="0" index="2" bw="1" slack="0"/>
<pin id="740" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/21 "/>
</bind>
</comp>

<comp id="744" class="1004" name="sub_ln72_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="12" slack="0"/>
<pin id="746" dir="0" index="1" bw="4" slack="0"/>
<pin id="747" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln72/21 "/>
</bind>
</comp>

<comp id="751" class="1004" name="add_ln68_2_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="4" slack="0"/>
<pin id="753" dir="0" index="1" bw="3" slack="0"/>
<pin id="754" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_2/21 "/>
</bind>
</comp>

<comp id="757" class="1004" name="store_ln68_store_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="6" slack="0"/>
<pin id="759" dir="0" index="1" bw="6" slack="1"/>
<pin id="760" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/21 "/>
</bind>
</comp>

<comp id="762" class="1004" name="store_ln68_store_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="4" slack="0"/>
<pin id="764" dir="0" index="1" bw="4" slack="1"/>
<pin id="765" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/21 "/>
</bind>
</comp>

<comp id="767" class="1004" name="store_ln68_store_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="4" slack="0"/>
<pin id="769" dir="0" index="1" bw="4" slack="1"/>
<pin id="770" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/21 "/>
</bind>
</comp>

<comp id="772" class="1004" name="add_ln68_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="4" slack="2"/>
<pin id="774" dir="0" index="1" bw="1" slack="0"/>
<pin id="775" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/23 "/>
</bind>
</comp>

<comp id="777" class="1004" name="zext_ln72_4_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="4" slack="0"/>
<pin id="779" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_4/23 "/>
</bind>
</comp>

<comp id="781" class="1004" name="tmp_s_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="12" slack="0"/>
<pin id="783" dir="0" index="1" bw="4" slack="0"/>
<pin id="784" dir="0" index="2" bw="1" slack="0"/>
<pin id="785" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/23 "/>
</bind>
</comp>

<comp id="789" class="1004" name="sub_ln72_1_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="12" slack="0"/>
<pin id="791" dir="0" index="1" bw="4" slack="0"/>
<pin id="792" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln72_1/23 "/>
</bind>
</comp>

<comp id="796" class="1004" name="add_ln68_1_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="4" slack="4"/>
<pin id="798" dir="0" index="1" bw="3" slack="0"/>
<pin id="799" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_1/25 "/>
</bind>
</comp>

<comp id="801" class="1004" name="zext_ln72_5_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="4" slack="0"/>
<pin id="803" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_5/25 "/>
</bind>
</comp>

<comp id="805" class="1004" name="tmp_1_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="12" slack="0"/>
<pin id="807" dir="0" index="1" bw="4" slack="0"/>
<pin id="808" dir="0" index="2" bw="1" slack="0"/>
<pin id="809" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/25 "/>
</bind>
</comp>

<comp id="813" class="1004" name="sub_ln72_2_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="12" slack="0"/>
<pin id="815" dir="0" index="1" bw="4" slack="0"/>
<pin id="816" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln72_2/25 "/>
</bind>
</comp>

<comp id="820" class="1005" name="bout_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="4" slack="0"/>
<pin id="822" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="bout "/>
</bind>
</comp>

<comp id="827" class="1005" name="out_read_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="6" slack="1"/>
<pin id="829" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out_read "/>
</bind>
</comp>

<comp id="832" class="1005" name="output_ftmap_read_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="64" slack="1"/>
<pin id="834" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="837" class="1005" name="zext_ln127_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="9" slack="3"/>
<pin id="839" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln127 "/>
</bind>
</comp>

<comp id="842" class="1005" name="zext_ln127_1_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="7" slack="1"/>
<pin id="844" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln127_1 "/>
</bind>
</comp>

<comp id="847" class="1005" name="zext_ln131_1_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="9" slack="3"/>
<pin id="849" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln131_1 "/>
</bind>
</comp>

<comp id="855" class="1005" name="add_ln127_1_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="4" slack="10"/>
<pin id="857" dir="1" index="1" bw="4" slack="10"/>
</pin_list>
<bind>
<opset="add_ln127_1 "/>
</bind>
</comp>

<comp id="860" class="1005" name="trunc_ln127_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="3" slack="2"/>
<pin id="862" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln127 "/>
</bind>
</comp>

<comp id="868" class="1005" name="conv1_biases_addr_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="6" slack="1"/>
<pin id="870" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv1_biases_addr "/>
</bind>
</comp>

<comp id="873" class="1005" name="add_ln131_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="64" slack="2"/>
<pin id="875" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln131 "/>
</bind>
</comp>

<comp id="879" class="1005" name="h_1_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="4" slack="0"/>
<pin id="881" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="h_1 "/>
</bind>
</comp>

<comp id="886" class="1005" name="o_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="4" slack="0"/>
<pin id="888" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="o "/>
</bind>
</comp>

<comp id="893" class="1005" name="indvar_flatten_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="6" slack="0"/>
<pin id="895" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="900" class="1005" name="empty_44_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="32" slack="1"/>
<pin id="902" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_44 "/>
</bind>
</comp>

<comp id="906" class="1005" name="trunc_ln128_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="4" slack="8"/>
<pin id="908" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opset="trunc_ln128 "/>
</bind>
</comp>

<comp id="911" class="1005" name="icmp_ln128_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="8"/>
<pin id="913" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln128 "/>
</bind>
</comp>

<comp id="915" class="1005" name="sub_ln134_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="12" slack="1"/>
<pin id="917" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln134 "/>
</bind>
</comp>

<comp id="921" class="1005" name="trunc_ln1_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="62" slack="1"/>
<pin id="923" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="927" class="1005" name="add_ln131_4_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="64" slack="8"/>
<pin id="929" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="add_ln131_4 "/>
</bind>
</comp>

<comp id="932" class="1005" name="i2_addr_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="32" slack="3"/>
<pin id="934" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="i2_addr "/>
</bind>
</comp>

<comp id="937" class="1005" name="sub_ln134_1_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="12" slack="1"/>
<pin id="939" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln134_1 "/>
</bind>
</comp>

<comp id="946" class="1005" name="trunc_ln141_1_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="62" slack="1"/>
<pin id="948" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln141_1 "/>
</bind>
</comp>

<comp id="952" class="1005" name="add_ln128_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="5" slack="1"/>
<pin id="954" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln128 "/>
</bind>
</comp>

<comp id="957" class="1005" name="i2_addr_1_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="32" slack="3"/>
<pin id="959" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="i2_addr_1 "/>
</bind>
</comp>

<comp id="965" class="1005" name="select_ln67_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="4" slack="2"/>
<pin id="967" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="select_ln67 "/>
</bind>
</comp>

<comp id="971" class="1005" name="trunc_ln67_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="3" slack="1"/>
<pin id="973" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln67 "/>
</bind>
</comp>

<comp id="978" class="1005" name="sub_ln72_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="12" slack="1"/>
<pin id="980" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln72 "/>
</bind>
</comp>

<comp id="983" class="1005" name="sub_ln72_1_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="12" slack="1"/>
<pin id="985" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln72_1 "/>
</bind>
</comp>

<comp id="988" class="1005" name="sub_ln72_2_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="12" slack="1"/>
<pin id="990" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln72_2 "/>
</bind>
</comp>

<comp id="993" class="1004" name="grp_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="995" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="996" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/3 add15_1/3 "/>
</bind>
</comp>

<comp id="997" class="1004" name="grp_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="999" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1000" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_5/7 tmp_7/7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="141"><net_src comp="26" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="26" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="26" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="28" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="30" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="6" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="32" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="2" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="102" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="104" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="179"><net_src comp="108" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="185"><net_src comp="102" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="104" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="187"><net_src comp="108" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="64" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="188" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="78" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="212"><net_src comp="205" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="227"><net_src comp="86" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="228"><net_src comp="10" pin="0"/><net_sink comp="213" pin=4"/></net>

<net id="229"><net_src comp="12" pin="0"/><net_sink comp="213" pin=5"/></net>

<net id="230"><net_src comp="14" pin="0"/><net_sink comp="213" pin=6"/></net>

<net id="231"><net_src comp="16" pin="0"/><net_sink comp="213" pin=7"/></net>

<net id="232"><net_src comp="18" pin="0"/><net_sink comp="213" pin=8"/></net>

<net id="233"><net_src comp="20" pin="0"/><net_sink comp="213" pin=9"/></net>

<net id="234"><net_src comp="22" pin="0"/><net_sink comp="213" pin=10"/></net>

<net id="235"><net_src comp="24" pin="0"/><net_sink comp="213" pin=11"/></net>

<net id="251"><net_src comp="106" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="252"><net_src comp="0" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="253"><net_src comp="10" pin="0"/><net_sink comp="236" pin=5"/></net>

<net id="254"><net_src comp="12" pin="0"/><net_sink comp="236" pin=6"/></net>

<net id="255"><net_src comp="14" pin="0"/><net_sink comp="236" pin=7"/></net>

<net id="256"><net_src comp="16" pin="0"/><net_sink comp="236" pin=8"/></net>

<net id="257"><net_src comp="18" pin="0"/><net_sink comp="236" pin=9"/></net>

<net id="258"><net_src comp="20" pin="0"/><net_sink comp="236" pin=10"/></net>

<net id="259"><net_src comp="22" pin="0"/><net_sink comp="236" pin=11"/></net>

<net id="260"><net_src comp="24" pin="0"/><net_sink comp="236" pin=12"/></net>

<net id="275"><net_src comp="114" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="276"><net_src comp="10" pin="0"/><net_sink comp="261" pin=4"/></net>

<net id="277"><net_src comp="12" pin="0"/><net_sink comp="261" pin=5"/></net>

<net id="278"><net_src comp="14" pin="0"/><net_sink comp="261" pin=6"/></net>

<net id="279"><net_src comp="16" pin="0"/><net_sink comp="261" pin=7"/></net>

<net id="280"><net_src comp="18" pin="0"/><net_sink comp="261" pin=8"/></net>

<net id="281"><net_src comp="20" pin="0"/><net_sink comp="261" pin=9"/></net>

<net id="282"><net_src comp="22" pin="0"/><net_sink comp="261" pin=10"/></net>

<net id="283"><net_src comp="24" pin="0"/><net_sink comp="261" pin=11"/></net>

<net id="299"><net_src comp="118" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="300"><net_src comp="0" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="301"><net_src comp="10" pin="0"/><net_sink comp="284" pin=5"/></net>

<net id="302"><net_src comp="12" pin="0"/><net_sink comp="284" pin=6"/></net>

<net id="303"><net_src comp="14" pin="0"/><net_sink comp="284" pin=7"/></net>

<net id="304"><net_src comp="16" pin="0"/><net_sink comp="284" pin=8"/></net>

<net id="305"><net_src comp="18" pin="0"/><net_sink comp="284" pin=9"/></net>

<net id="306"><net_src comp="20" pin="0"/><net_sink comp="284" pin=10"/></net>

<net id="307"><net_src comp="22" pin="0"/><net_sink comp="284" pin=11"/></net>

<net id="308"><net_src comp="24" pin="0"/><net_sink comp="284" pin=12"/></net>

<net id="322"><net_src comp="124" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="323"><net_src comp="10" pin="0"/><net_sink comp="309" pin=3"/></net>

<net id="324"><net_src comp="12" pin="0"/><net_sink comp="309" pin=4"/></net>

<net id="325"><net_src comp="14" pin="0"/><net_sink comp="309" pin=5"/></net>

<net id="326"><net_src comp="16" pin="0"/><net_sink comp="309" pin=6"/></net>

<net id="327"><net_src comp="18" pin="0"/><net_sink comp="309" pin=7"/></net>

<net id="328"><net_src comp="20" pin="0"/><net_sink comp="309" pin=8"/></net>

<net id="329"><net_src comp="22" pin="0"/><net_sink comp="309" pin=9"/></net>

<net id="330"><net_src comp="24" pin="0"/><net_sink comp="309" pin=10"/></net>

<net id="344"><net_src comp="128" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="345"><net_src comp="10" pin="0"/><net_sink comp="331" pin=3"/></net>

<net id="346"><net_src comp="12" pin="0"/><net_sink comp="331" pin=4"/></net>

<net id="347"><net_src comp="14" pin="0"/><net_sink comp="331" pin=5"/></net>

<net id="348"><net_src comp="16" pin="0"/><net_sink comp="331" pin=6"/></net>

<net id="349"><net_src comp="18" pin="0"/><net_sink comp="331" pin=7"/></net>

<net id="350"><net_src comp="20" pin="0"/><net_sink comp="331" pin=8"/></net>

<net id="351"><net_src comp="22" pin="0"/><net_sink comp="331" pin=9"/></net>

<net id="352"><net_src comp="24" pin="0"/><net_sink comp="331" pin=10"/></net>

<net id="366"><net_src comp="132" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="367"><net_src comp="10" pin="0"/><net_sink comp="353" pin=3"/></net>

<net id="368"><net_src comp="12" pin="0"/><net_sink comp="353" pin=4"/></net>

<net id="369"><net_src comp="14" pin="0"/><net_sink comp="353" pin=5"/></net>

<net id="370"><net_src comp="16" pin="0"/><net_sink comp="353" pin=6"/></net>

<net id="371"><net_src comp="18" pin="0"/><net_sink comp="353" pin=7"/></net>

<net id="372"><net_src comp="20" pin="0"/><net_sink comp="353" pin=8"/></net>

<net id="373"><net_src comp="22" pin="0"/><net_sink comp="353" pin=9"/></net>

<net id="374"><net_src comp="24" pin="0"/><net_sink comp="353" pin=10"/></net>

<net id="378"><net_src comp="154" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="160" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="154" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="56" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="392"><net_src comp="383" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="58" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="405"><net_src comp="398" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="60" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="398" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="62" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="416"><net_src comp="398" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="398" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="417" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="413" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="425" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="421" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="434" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="448"><net_src comp="430" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="66" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="453"><net_src comp="444" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="450" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="463"><net_src comp="68" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="468"><net_src comp="58" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="473"><net_src comp="58" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="477"><net_src comp="195" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="205" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="205" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="80" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="491"><net_src comp="205" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="497"><net_src comp="82" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="478" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="499"><net_src comp="84" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="504"><net_src comp="492" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="488" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="506"><net_src comp="500" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="510"><net_src comp="205" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="515"><net_src comp="507" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="521"><net_src comp="88" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="511" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="90" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="527"><net_src comp="516" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="533"><net_src comp="92" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="511" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="535"><net_src comp="94" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="539"><net_src comp="528" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="544"><net_src comp="524" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="536" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="549"><net_src comp="540" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="554"><net_src comp="546" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="561"><net_src comp="96" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="550" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="563"><net_src comp="98" pin="0"/><net_sink comp="555" pin=2"/></net>

<net id="564"><net_src comp="100" pin="0"/><net_sink comp="555" pin=3"/></net>

<net id="569"><net_src comp="507" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="88" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="565" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="577"><net_src comp="90" pin="0"/><net_sink comp="570" pin=2"/></net>

<net id="581"><net_src comp="570" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="587"><net_src comp="92" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="565" pin="2"/><net_sink comp="582" pin=1"/></net>

<net id="589"><net_src comp="94" pin="0"/><net_sink comp="582" pin=2"/></net>

<net id="593"><net_src comp="582" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="578" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="590" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="603"><net_src comp="594" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="608"><net_src comp="600" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="616"><net_src comp="0" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="609" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="618"><net_src comp="612" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="623"><net_src comp="62" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="627"><net_src comp="619" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="633"><net_src comp="82" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="619" pin="2"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="84" pin="0"/><net_sink comp="628" pin=2"/></net>

<net id="640"><net_src comp="628" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="624" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="642"><net_src comp="636" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="647"><net_src comp="619" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="112" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="655"><net_src comp="96" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="656"><net_src comp="98" pin="0"/><net_sink comp="649" pin=2"/></net>

<net id="657"><net_src comp="100" pin="0"/><net_sink comp="649" pin=3"/></net>

<net id="662"><net_src comp="201" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="116" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="675"><net_src comp="0" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="668" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="677"><net_src comp="671" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="685"><net_src comp="678" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="120" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="678" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="122" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="703"><net_src comp="696" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="62" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="709"><net_src comp="693" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="112" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="716"><net_src comp="705" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="58" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="718"><net_src comp="693" pin="1"/><net_sink comp="711" pin=2"/></net>

<net id="724"><net_src comp="705" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="725"><net_src comp="699" pin="2"/><net_sink comp="719" pin=1"/></net>

<net id="726"><net_src comp="696" pin="1"/><net_sink comp="719" pin=2"/></net>

<net id="730"><net_src comp="719" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="735"><net_src comp="711" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="741"><net_src comp="82" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="742"><net_src comp="711" pin="3"/><net_sink comp="736" pin=1"/></net>

<net id="743"><net_src comp="84" pin="0"/><net_sink comp="736" pin=2"/></net>

<net id="748"><net_src comp="736" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="732" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="750"><net_src comp="744" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="755"><net_src comp="711" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="126" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="761"><net_src comp="687" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="766"><net_src comp="719" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="771"><net_src comp="751" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="776"><net_src comp="62" pin="0"/><net_sink comp="772" pin=1"/></net>

<net id="780"><net_src comp="772" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="786"><net_src comp="82" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="787"><net_src comp="772" pin="2"/><net_sink comp="781" pin=1"/></net>

<net id="788"><net_src comp="84" pin="0"/><net_sink comp="781" pin=2"/></net>

<net id="793"><net_src comp="781" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="777" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="795"><net_src comp="789" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="800"><net_src comp="130" pin="0"/><net_sink comp="796" pin=1"/></net>

<net id="804"><net_src comp="796" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="810"><net_src comp="82" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="811"><net_src comp="796" pin="2"/><net_sink comp="805" pin=1"/></net>

<net id="812"><net_src comp="84" pin="0"/><net_sink comp="805" pin=2"/></net>

<net id="817"><net_src comp="805" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="801" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="819"><net_src comp="813" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="823"><net_src comp="138" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="825"><net_src comp="820" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="826"><net_src comp="820" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="830"><net_src comp="160" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="835"><net_src comp="166" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="840"><net_src comp="375" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="845"><net_src comp="379" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="850"><net_src comp="389" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="858"><net_src comp="407" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="863"><net_src comp="417" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="865"><net_src comp="860" pin="1"/><net_sink comp="236" pin=4"/></net>

<net id="866"><net_src comp="860" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="867"><net_src comp="860" pin="1"/><net_sink comp="284" pin=4"/></net>

<net id="871"><net_src comp="188" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="876"><net_src comp="454" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="878"><net_src comp="873" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="882"><net_src comp="142" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="884"><net_src comp="879" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="885"><net_src comp="879" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="889"><net_src comp="146" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="891"><net_src comp="886" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="892"><net_src comp="886" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="896"><net_src comp="150" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="898"><net_src comp="893" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="899"><net_src comp="893" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="903"><net_src comp="474" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="213" pin=3"/></net>

<net id="905"><net_src comp="900" pin="1"/><net_sink comp="261" pin=3"/></net>

<net id="909"><net_src comp="478" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="914"><net_src comp="482" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="918"><net_src comp="500" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="920"><net_src comp="915" pin="1"/><net_sink comp="236" pin=3"/></net>

<net id="924"><net_src comp="555" pin="4"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="926"><net_src comp="921" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="930"><net_src comp="604" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="935"><net_src comp="612" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="940"><net_src comp="636" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="942"><net_src comp="937" pin="1"/><net_sink comp="284" pin=3"/></net>

<net id="949"><net_src comp="649" pin="4"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="951"><net_src comp="946" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="955"><net_src comp="658" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="960"><net_src comp="671" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="968"><net_src comp="711" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="970"><net_src comp="965" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="974"><net_src comp="727" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="976"><net_src comp="971" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="977"><net_src comp="971" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="981"><net_src comp="744" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="986"><net_src comp="789" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="991"><net_src comp="813" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="353" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i2 | {5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
	Port: conv1_biases | {}
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7 | {4 5 12 13 21 22 23 24 25 26 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6 | {4 5 12 13 21 22 23 24 25 26 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5 | {4 5 12 13 21 22 23 24 25 26 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4 | {4 5 12 13 21 22 23 24 25 26 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3 | {4 5 12 13 21 22 23 24 25 26 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2 | {4 5 12 13 21 22 23 24 25 26 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 | {4 5 12 13 21 22 23 24 25 26 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou | {4 5 12 13 21 22 23 24 25 26 }
 - Input state : 
	Port: export_output_buffer_c1 : i2 | {}
	Port: export_output_buffer_c1 : output_ftmap | {1 }
	Port: export_output_buffer_c1 : conv1_biases | {2 3 }
	Port: export_output_buffer_c1 : out_r | {1 }
	Port: export_output_buffer_c1 : h | {1 }
	Port: export_output_buffer_c1 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7 | {4 5 6 7 12 13 14 15 }
	Port: export_output_buffer_c1 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6 | {4 5 6 7 12 13 14 15 }
	Port: export_output_buffer_c1 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5 | {4 5 6 7 12 13 14 15 }
	Port: export_output_buffer_c1 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4 | {4 5 6 7 12 13 14 15 }
	Port: export_output_buffer_c1 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3 | {4 5 6 7 12 13 14 15 }
	Port: export_output_buffer_c1 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2 | {4 5 6 7 12 13 14 15 }
	Port: export_output_buffer_c1 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 | {4 5 6 7 12 13 14 15 }
	Port: export_output_buffer_c1 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou | {4 5 6 7 12 13 14 15 }
  - Chain level:
	State 1
		zext_ln131_1 : 1
		store_ln127 : 1
	State 2
		icmp_ln127 : 1
		add_ln127_1 : 1
		br_ln127 : 2
		zext_ln127_2 : 1
		trunc_ln127 : 1
		zext_ln127_3 : 2
		add_ln127 : 2
		zext_ln127_4 : 3
		empty : 3
		p_cast : 4
		conv1_biases_addr : 5
		conv1_biases_load : 6
		mul_ln131 : 4
		zext_ln131 : 5
		add_ln131 : 6
		store_ln67 : 1
		store_ln67 : 1
		store_ln67 : 1
	State 3
		empty_44 : 1
	State 4
		trunc_ln128 : 1
		icmp_ln128 : 1
		br_ln128 : 2
		zext_ln134 : 1
		tmp_9 : 2
		sub_ln134 : 3
		zext_ln128 : 1
		call_ln134 : 4
		add_ln131_1 : 2
		shl_ln : 3
		zext_ln131_2 : 4
		shl_ln131_1 : 3
		zext_ln131_3 : 4
		sub_ln131 : 5
		sext_ln131 : 6
		add_ln131_2 : 7
		trunc_ln1 : 8
		add_ln131_3 : 2
		shl_ln131_2 : 3
		zext_ln131_4 : 4
		shl_ln131_3 : 3
		zext_ln131_5 : 4
		sub_ln131_1 : 5
		sext_ln131_1 : 6
		add_ln131_4 : 7
	State 5
		i2_addr : 1
		empty_45 : 2
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		sub_ln134_1 : 1
		br_ln128 : 1
		call_ln134 : 2
	State 13
		i2_addr_1 : 1
		empty_47 : 2
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		icmp_ln67 : 1
		add_ln67_1 : 1
		br_ln67 : 2
		add_ln67 : 1
		icmp_ln68 : 1
		select_ln67 : 2
		select_ln67_1 : 2
		trunc_ln67 : 3
		zext_ln72 : 3
		tmp_8 : 3
		sub_ln72 : 4
		call_ln72 : 5
		add_ln68_2 : 3
		store_ln68 : 2
		store_ln68 : 3
		store_ln68 : 4
	State 22
	State 23
		zext_ln72_4 : 1
		tmp_s : 1
		sub_ln72_1 : 2
		call_ln72 : 3
	State 24
	State 25
		zext_ln72_5 : 1
		tmp_1 : 1
		sub_ln72_2 : 2
		call_ln72 : 3
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|---------|
| Operation|                  Functional Unit                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |  grp_export_output_buffer_c1_Pipeline_RELU_fu_213 |    2    |  6.832  |   433   |   499   |
|          |   grp_export_output_buffer_c1_Pipeline_2_fu_236   |    0    |  3.416  |   236   |   164   |
|          | grp_export_output_buffer_c1_Pipeline_RELU1_fu_261 |    2    |  6.832  |   433   |   499   |
|   call   |   grp_export_output_buffer_c1_Pipeline_4_fu_284   |    0    |  3.416  |   236   |   164   |
|          |   grp_export_output_buffer_c1_Pipeline_BW_fu_309  |    0    |    0    |    8    |    49   |
|          |  grp_export_output_buffer_c1_Pipeline_BW2_fu_331  |    0    |    0    |    8    |    49   |
|          |  grp_export_output_buffer_c1_Pipeline_BW3_fu_353  |    0    |    0    |    8    |    49   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                     grp_fu_993                    |    2    |    0    |   227   |   214   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                 add_ln131_5_fu_383                |    0    |    0    |    0    |    15   |
|          |                 add_ln127_1_fu_407                |    0    |    0    |    0    |    12   |
|          |                  add_ln127_fu_425                 |    0    |    0    |    0    |    13   |
|          |                    empty_fu_434                   |    0    |    0    |    0    |    13   |
|          |                  add_ln131_fu_454                 |    0    |    0    |    0    |    71   |
|          |                 add_ln131_1_fu_511                |    0    |    0    |    0    |    15   |
|          |                 add_ln131_2_fu_550                |    0    |    0    |    0    |    71   |
|    add   |                 add_ln131_3_fu_565                |    0    |    0    |    0    |    15   |
|          |                 add_ln131_4_fu_604                |    0    |    0    |    0    |    71   |
|          |                  add_ln128_fu_658                 |    0    |    0    |    0    |    12   |
|          |                 add_ln67_1_fu_687                 |    0    |    0    |    0    |    13   |
|          |                  add_ln67_fu_699                  |    0    |    0    |    0    |    12   |
|          |                 add_ln68_2_fu_751                 |    0    |    0    |    0    |    12   |
|          |                  add_ln68_fu_772                  |    0    |    0    |    0    |    12   |
|          |                 add_ln68_1_fu_796                 |    0    |    0    |    0    |    12   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                  sub_ln134_fu_500                 |    0    |    0    |    0    |    19   |
|          |                  sub_ln131_fu_540                 |    0    |    0    |    0    |    26   |
|          |                 sub_ln131_1_fu_594                |    0    |    0    |    0    |    26   |
|    sub   |                 sub_ln134_1_fu_636                |    0    |    0    |    0    |    19   |
|          |                  sub_ln72_fu_744                  |    0    |    0    |    0    |    19   |
|          |                 sub_ln72_1_fu_789                 |    0    |    0    |    0    |    19   |
|          |                 sub_ln72_2_fu_813                 |    0    |    0    |    0    |    19   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                 icmp_ln127_fu_401                 |    0    |    0    |    0    |    12   |
|          |                 icmp_ln128_fu_482                 |    0    |    0    |    0    |    12   |
|   icmp   |                icmp_ln128_1_fu_643                |    0    |    0    |    0    |    12   |
|          |                  icmp_ln67_fu_681                 |    0    |    0    |    0    |    13   |
|          |                  icmp_ln68_fu_705                 |    0    |    0    |    0    |    12   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|  select  |                 select_ln67_fu_711                |    0    |    0    |    0    |    4    |
|          |                select_ln67_1_fu_719               |    0    |    0    |    0    |    4    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|    mul   |                  mul_ln131_fu_444                 |    1    |    0    |    0    |    6    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                 h_read_read_fu_154                |    0    |    0    |    0    |    0    |
|   read   |                out_read_read_fu_160               |    0    |    0    |    0    |    0    |
|          |           output_ftmap_read_read_fu_166           |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
| writeresp|                grp_writeresp_fu_172               |    0    |    0    |    0    |    0    |
|          |                grp_writeresp_fu_180               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                 zext_ln127_fu_375                 |    0    |    0    |    0    |    0    |
|          |                zext_ln127_1_fu_379                |    0    |    0    |    0    |    0    |
|          |                zext_ln131_1_fu_389                |    0    |    0    |    0    |    0    |
|          |                zext_ln127_2_fu_413                |    0    |    0    |    0    |    0    |
|          |                zext_ln127_3_fu_421                |    0    |    0    |    0    |    0    |
|          |                zext_ln127_4_fu_430                |    0    |    0    |    0    |    0    |
|          |                   p_cast_fu_439                   |    0    |    0    |    0    |    0    |
|          |                 zext_ln131_fu_450                 |    0    |    0    |    0    |    0    |
|   zext   |                 zext_ln134_fu_488                 |    0    |    0    |    0    |    0    |
|          |                 zext_ln128_fu_507                 |    0    |    0    |    0    |    0    |
|          |                zext_ln131_2_fu_524                |    0    |    0    |    0    |    0    |
|          |                zext_ln131_3_fu_536                |    0    |    0    |    0    |    0    |
|          |                zext_ln131_4_fu_578                |    0    |    0    |    0    |    0    |
|          |                zext_ln131_5_fu_590                |    0    |    0    |    0    |    0    |
|          |                zext_ln134_3_fu_624                |    0    |    0    |    0    |    0    |
|          |                  zext_ln72_fu_732                 |    0    |    0    |    0    |    0    |
|          |                 zext_ln72_4_fu_777                |    0    |    0    |    0    |    0    |
|          |                 zext_ln72_5_fu_801                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                 trunc_ln127_fu_417                |    0    |    0    |    0    |    0    |
|   trunc  |                 trunc_ln128_fu_478                |    0    |    0    |    0    |    0    |
|          |                 trunc_ln67_fu_727                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                    tmp_9_fu_492                   |    0    |    0    |    0    |    0    |
|          |                   shl_ln_fu_516                   |    0    |    0    |    0    |    0    |
|          |                 shl_ln131_1_fu_528                |    0    |    0    |    0    |    0    |
|          |                 shl_ln131_2_fu_570                |    0    |    0    |    0    |    0    |
|bitconcatenate|                 shl_ln131_3_fu_582                |    0    |    0    |    0    |    0    |
|          |                    tmp_2_fu_628                   |    0    |    0    |    0    |    0    |
|          |                    tmp_8_fu_736                   |    0    |    0    |    0    |    0    |
|          |                    tmp_s_fu_781                   |    0    |    0    |    0    |    0    |
|          |                    tmp_1_fu_805                   |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                 sext_ln131_fu_546                 |    0    |    0    |    0    |    0    |
|   sext   |                sext_ln131_1_fu_600                |    0    |    0    |    0    |    0    |
|          |                 sext_ln141_fu_609                 |    0    |    0    |    0    |    0    |
|          |                sext_ln141_1_fu_668                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|partselect|                  trunc_ln1_fu_555                 |    0    |    0    |    0    |    0    |
|          |                trunc_ln141_1_fu_649               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|    or    |                  or_ln128_fu_619                  |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   fcmp   |                     grp_fu_997                    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                   |    7    |  20.496 |   1589  |   2278  |
|----------|---------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   add_ln127_1_reg_855   |    4   |
|    add_ln128_reg_952    |    5   |
|   add_ln131_4_reg_927   |   64   |
|    add_ln131_reg_873    |   64   |
|        bh_reg_201       |    5   |
|       bout_reg_820      |    4   |
|conv1_biases_addr_reg_868|    6   |
|     empty_44_reg_900    |   32   |
|       h_1_reg_879       |    4   |
|    i2_addr_1_reg_957    |   32   |
|     i2_addr_reg_932     |   32   |
|    icmp_ln128_reg_911   |    1   |
|  indvar_flatten_reg_893 |    6   |
|        o_reg_886        |    4   |
|     out_read_reg_827    |    6   |
|output_ftmap_read_reg_832|   64   |
|   select_ln67_reg_965   |    4   |
|   sub_ln134_1_reg_937   |   12   |
|    sub_ln134_reg_915    |   12   |
|    sub_ln72_1_reg_983   |   12   |
|    sub_ln72_2_reg_988   |   12   |
|     sub_ln72_reg_978    |   12   |
|   trunc_ln127_reg_860   |    3   |
|   trunc_ln128_reg_906   |    4   |
|  trunc_ln141_1_reg_946  |   62   |
|    trunc_ln1_reg_921    |   62   |
|    trunc_ln67_reg_971   |    3   |
|   zext_ln127_1_reg_842  |    7   |
|    zext_ln127_reg_837   |    9   |
|   zext_ln131_1_reg_847  |    9   |
+-------------------------+--------+
|          Total          |   556  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                        Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                grp_writeresp_fu_172               |  p0  |   2  |   1  |    2   |
|                grp_writeresp_fu_172               |  p1  |   2  |  32  |   64   ||    9    |
|                grp_writeresp_fu_180               |  p0  |   2  |   1  |    2   |
|                grp_writeresp_fu_180               |  p1  |   2  |  32  |   64   ||    9    |
|                 grp_access_fu_195                 |  p0  |   2  |   6  |   12   ||    9    |
|                     bh_reg_201                    |  p0  |   2  |   5  |   10   ||    9    |
|  grp_export_output_buffer_c1_Pipeline_RELU_fu_213 |  p1  |   2  |  12  |   24   ||    9    |
| grp_export_output_buffer_c1_Pipeline_RELU1_fu_261 |  p1  |   2  |  12  |   24   ||    9    |
|   grp_export_output_buffer_c1_Pipeline_BW_fu_309  |  p1  |   2  |  12  |   24   ||    9    |
|   grp_export_output_buffer_c1_Pipeline_BW_fu_309  |  p2  |   2  |   3  |    6   ||    9    |
|  grp_export_output_buffer_c1_Pipeline_BW2_fu_331  |  p1  |   2  |  12  |   24   ||    9    |
|  grp_export_output_buffer_c1_Pipeline_BW3_fu_353  |  p1  |   2  |  12  |   24   ||    9    |
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                       Total                       |      |      |      |   280  ||  5.124  ||    90   |
|---------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    7   |   20   |  1589  |  2278  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   90   |
|  Register |    -   |    -   |   556  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    7   |   25   |  2145  |  2368  |
+-----------+--------+--------+--------+--------+
