#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x9ef300 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x9be320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x9c56b0 .functor NOT 1, L_0xa1b580, C4<0>, C4<0>, C4<0>;
L_0xa1b360 .functor XOR 2, L_0xa1b200, L_0xa1b2c0, C4<00>, C4<00>;
L_0xa1b470 .functor XOR 2, L_0xa1b360, L_0xa1b3d0, C4<00>, C4<00>;
v0xa17c60_0 .net *"_ivl_10", 1 0, L_0xa1b3d0;  1 drivers
v0xa17d60_0 .net *"_ivl_12", 1 0, L_0xa1b470;  1 drivers
v0xa17e40_0 .net *"_ivl_2", 1 0, L_0xa1b140;  1 drivers
v0xa17f00_0 .net *"_ivl_4", 1 0, L_0xa1b200;  1 drivers
v0xa17fe0_0 .net *"_ivl_6", 1 0, L_0xa1b2c0;  1 drivers
v0xa18110_0 .net *"_ivl_8", 1 0, L_0xa1b360;  1 drivers
v0xa181f0_0 .net "a", 0 0, v0xa15b60_0;  1 drivers
v0xa18290_0 .net "b", 0 0, v0xa15c00_0;  1 drivers
v0xa18330_0 .net "c", 0 0, v0xa15ca0_0;  1 drivers
v0xa183d0_0 .var "clk", 0 0;
v0xa18470_0 .net "d", 0 0, v0xa15de0_0;  1 drivers
v0xa18510_0 .net "out_pos_dut", 0 0, L_0xa1afb0;  1 drivers
v0xa185b0_0 .net "out_pos_ref", 0 0, L_0xa19bf0;  1 drivers
v0xa18650_0 .net "out_sop_dut", 0 0, L_0xa1a460;  1 drivers
v0xa186f0_0 .net "out_sop_ref", 0 0, L_0x9f0810;  1 drivers
v0xa18790_0 .var/2u "stats1", 223 0;
v0xa18830_0 .var/2u "strobe", 0 0;
v0xa189e0_0 .net "tb_match", 0 0, L_0xa1b580;  1 drivers
v0xa18ab0_0 .net "tb_mismatch", 0 0, L_0x9c56b0;  1 drivers
v0xa18b50_0 .net "wavedrom_enable", 0 0, v0xa160b0_0;  1 drivers
v0xa18c20_0 .net "wavedrom_title", 511 0, v0xa16150_0;  1 drivers
L_0xa1b140 .concat [ 1 1 0 0], L_0xa19bf0, L_0x9f0810;
L_0xa1b200 .concat [ 1 1 0 0], L_0xa19bf0, L_0x9f0810;
L_0xa1b2c0 .concat [ 1 1 0 0], L_0xa1afb0, L_0xa1a460;
L_0xa1b3d0 .concat [ 1 1 0 0], L_0xa19bf0, L_0x9f0810;
L_0xa1b580 .cmp/eeq 2, L_0xa1b140, L_0xa1b470;
S_0x9c23e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x9be320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x9c5a90 .functor AND 1, v0xa15ca0_0, v0xa15de0_0, C4<1>, C4<1>;
L_0x9c5e70 .functor NOT 1, v0xa15b60_0, C4<0>, C4<0>, C4<0>;
L_0x9c6250 .functor NOT 1, v0xa15c00_0, C4<0>, C4<0>, C4<0>;
L_0x9c64d0 .functor AND 1, L_0x9c5e70, L_0x9c6250, C4<1>, C4<1>;
L_0x9dd240 .functor AND 1, L_0x9c64d0, v0xa15ca0_0, C4<1>, C4<1>;
L_0x9f0810 .functor OR 1, L_0x9c5a90, L_0x9dd240, C4<0>, C4<0>;
L_0xa19070 .functor NOT 1, v0xa15c00_0, C4<0>, C4<0>, C4<0>;
L_0xa190e0 .functor OR 1, L_0xa19070, v0xa15de0_0, C4<0>, C4<0>;
L_0xa191f0 .functor AND 1, v0xa15ca0_0, L_0xa190e0, C4<1>, C4<1>;
L_0xa192b0 .functor NOT 1, v0xa15b60_0, C4<0>, C4<0>, C4<0>;
L_0xa19380 .functor OR 1, L_0xa192b0, v0xa15c00_0, C4<0>, C4<0>;
L_0xa193f0 .functor AND 1, L_0xa191f0, L_0xa19380, C4<1>, C4<1>;
L_0xa19570 .functor NOT 1, v0xa15c00_0, C4<0>, C4<0>, C4<0>;
L_0xa195e0 .functor OR 1, L_0xa19570, v0xa15de0_0, C4<0>, C4<0>;
L_0xa19500 .functor AND 1, v0xa15ca0_0, L_0xa195e0, C4<1>, C4<1>;
L_0xa19770 .functor NOT 1, v0xa15b60_0, C4<0>, C4<0>, C4<0>;
L_0xa19870 .functor OR 1, L_0xa19770, v0xa15de0_0, C4<0>, C4<0>;
L_0xa19930 .functor AND 1, L_0xa19500, L_0xa19870, C4<1>, C4<1>;
L_0xa19ae0 .functor XNOR 1, L_0xa193f0, L_0xa19930, C4<0>, C4<0>;
v0x9c4fe0_0 .net *"_ivl_0", 0 0, L_0x9c5a90;  1 drivers
v0x9c53e0_0 .net *"_ivl_12", 0 0, L_0xa19070;  1 drivers
v0x9c57c0_0 .net *"_ivl_14", 0 0, L_0xa190e0;  1 drivers
v0x9c5ba0_0 .net *"_ivl_16", 0 0, L_0xa191f0;  1 drivers
v0x9c5f80_0 .net *"_ivl_18", 0 0, L_0xa192b0;  1 drivers
v0x9c6360_0 .net *"_ivl_2", 0 0, L_0x9c5e70;  1 drivers
v0x9c65e0_0 .net *"_ivl_20", 0 0, L_0xa19380;  1 drivers
v0xa140d0_0 .net *"_ivl_24", 0 0, L_0xa19570;  1 drivers
v0xa141b0_0 .net *"_ivl_26", 0 0, L_0xa195e0;  1 drivers
v0xa14290_0 .net *"_ivl_28", 0 0, L_0xa19500;  1 drivers
v0xa14370_0 .net *"_ivl_30", 0 0, L_0xa19770;  1 drivers
v0xa14450_0 .net *"_ivl_32", 0 0, L_0xa19870;  1 drivers
v0xa14530_0 .net *"_ivl_36", 0 0, L_0xa19ae0;  1 drivers
L_0x7f9d6c56d018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xa145f0_0 .net *"_ivl_38", 0 0, L_0x7f9d6c56d018;  1 drivers
v0xa146d0_0 .net *"_ivl_4", 0 0, L_0x9c6250;  1 drivers
v0xa147b0_0 .net *"_ivl_6", 0 0, L_0x9c64d0;  1 drivers
v0xa14890_0 .net *"_ivl_8", 0 0, L_0x9dd240;  1 drivers
v0xa14970_0 .net "a", 0 0, v0xa15b60_0;  alias, 1 drivers
v0xa14a30_0 .net "b", 0 0, v0xa15c00_0;  alias, 1 drivers
v0xa14af0_0 .net "c", 0 0, v0xa15ca0_0;  alias, 1 drivers
v0xa14bb0_0 .net "d", 0 0, v0xa15de0_0;  alias, 1 drivers
v0xa14c70_0 .net "out_pos", 0 0, L_0xa19bf0;  alias, 1 drivers
v0xa14d30_0 .net "out_sop", 0 0, L_0x9f0810;  alias, 1 drivers
v0xa14df0_0 .net "pos0", 0 0, L_0xa193f0;  1 drivers
v0xa14eb0_0 .net "pos1", 0 0, L_0xa19930;  1 drivers
L_0xa19bf0 .functor MUXZ 1, L_0x7f9d6c56d018, L_0xa193f0, L_0xa19ae0, C4<>;
S_0xa15030 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x9be320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xa15b60_0 .var "a", 0 0;
v0xa15c00_0 .var "b", 0 0;
v0xa15ca0_0 .var "c", 0 0;
v0xa15d40_0 .net "clk", 0 0, v0xa183d0_0;  1 drivers
v0xa15de0_0 .var "d", 0 0;
v0xa15ed0_0 .var/2u "fail", 0 0;
v0xa15f70_0 .var/2u "fail1", 0 0;
v0xa16010_0 .net "tb_match", 0 0, L_0xa1b580;  alias, 1 drivers
v0xa160b0_0 .var "wavedrom_enable", 0 0;
v0xa16150_0 .var "wavedrom_title", 511 0;
E_0x9d0d40/0 .event negedge, v0xa15d40_0;
E_0x9d0d40/1 .event posedge, v0xa15d40_0;
E_0x9d0d40 .event/or E_0x9d0d40/0, E_0x9d0d40/1;
S_0xa15360 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xa15030;
 .timescale -12 -12;
v0xa155a0_0 .var/2s "i", 31 0;
E_0x9d0be0 .event posedge, v0xa15d40_0;
S_0xa156a0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xa15030;
 .timescale -12 -12;
v0xa158a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xa15980 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xa15030;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xa16330 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x9be320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xa19da0 .functor AND 1, v0xa15ca0_0, v0xa15de0_0, C4<1>, C4<1>;
L_0xa1a050 .functor NOT 1, v0xa15b60_0, C4<0>, C4<0>, C4<0>;
L_0xa1a0e0 .functor NOT 1, v0xa15c00_0, C4<0>, C4<0>, C4<0>;
L_0xa1a260 .functor AND 1, L_0xa1a050, L_0xa1a0e0, C4<1>, C4<1>;
L_0xa1a3a0 .functor AND 1, L_0xa1a260, v0xa15ca0_0, C4<1>, C4<1>;
L_0xa1a460 .functor OR 1, L_0xa19da0, L_0xa1a3a0, C4<0>, C4<0>;
L_0xa1a600 .functor NOT 1, v0xa15c00_0, C4<0>, C4<0>, C4<0>;
L_0xa1a670 .functor AND 1, v0xa15ca0_0, L_0xa1a600, C4<1>, C4<1>;
L_0xa1a780 .functor OR 1, L_0xa1a670, v0xa15de0_0, C4<0>, C4<0>;
L_0xa1a840 .functor NOT 1, v0xa15b60_0, C4<0>, C4<0>, C4<0>;
L_0xa1aa20 .functor OR 1, L_0xa1a840, v0xa15c00_0, C4<0>, C4<0>;
L_0xa1aa90 .functor AND 1, L_0xa1a780, L_0xa1aa20, C4<1>, C4<1>;
L_0xa1ac10 .functor NOT 1, v0xa15b60_0, C4<0>, C4<0>, C4<0>;
L_0xa1ac80 .functor OR 1, L_0xa1ac10, v0xa15de0_0, C4<0>, C4<0>;
L_0xa1aba0 .functor AND 1, v0xa15ca0_0, L_0xa1ac80, C4<1>, C4<1>;
L_0xa1ae10 .functor XNOR 1, L_0xa1aa90, L_0xa1aba0, C4<0>, C4<0>;
v0xa164f0_0 .net *"_ivl_0", 0 0, L_0xa19da0;  1 drivers
v0xa165d0_0 .net *"_ivl_12", 0 0, L_0xa1a600;  1 drivers
v0xa166b0_0 .net *"_ivl_14", 0 0, L_0xa1a670;  1 drivers
v0xa167a0_0 .net *"_ivl_16", 0 0, L_0xa1a780;  1 drivers
v0xa16880_0 .net *"_ivl_18", 0 0, L_0xa1a840;  1 drivers
v0xa169b0_0 .net *"_ivl_2", 0 0, L_0xa1a050;  1 drivers
v0xa16a90_0 .net *"_ivl_20", 0 0, L_0xa1aa20;  1 drivers
v0xa16b70_0 .net *"_ivl_24", 0 0, L_0xa1ac10;  1 drivers
v0xa16c50_0 .net *"_ivl_26", 0 0, L_0xa1ac80;  1 drivers
v0xa16dc0_0 .net *"_ivl_30", 0 0, L_0xa1ae10;  1 drivers
L_0x7f9d6c56d060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xa16e80_0 .net *"_ivl_32", 0 0, L_0x7f9d6c56d060;  1 drivers
v0xa16f60_0 .net *"_ivl_4", 0 0, L_0xa1a0e0;  1 drivers
v0xa17040_0 .net *"_ivl_6", 0 0, L_0xa1a260;  1 drivers
v0xa17120_0 .net *"_ivl_8", 0 0, L_0xa1a3a0;  1 drivers
v0xa17200_0 .net "a", 0 0, v0xa15b60_0;  alias, 1 drivers
v0xa172a0_0 .net "b", 0 0, v0xa15c00_0;  alias, 1 drivers
v0xa17390_0 .net "c", 0 0, v0xa15ca0_0;  alias, 1 drivers
v0xa17590_0 .net "d", 0 0, v0xa15de0_0;  alias, 1 drivers
v0xa17680_0 .net "out_pos", 0 0, L_0xa1afb0;  alias, 1 drivers
v0xa17740_0 .net "out_sop", 0 0, L_0xa1a460;  alias, 1 drivers
v0xa17800_0 .net "pos0", 0 0, L_0xa1aa90;  1 drivers
v0xa178c0_0 .net "pos1", 0 0, L_0xa1aba0;  1 drivers
L_0xa1afb0 .functor MUXZ 1, L_0x7f9d6c56d060, L_0xa1aa90, L_0xa1ae10, C4<>;
S_0xa17a40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x9be320;
 .timescale -12 -12;
E_0x9ba9f0 .event anyedge, v0xa18830_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xa18830_0;
    %nor/r;
    %assign/vec4 v0xa18830_0, 0;
    %wait E_0x9ba9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xa15030;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa15ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa15f70_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xa15030;
T_4 ;
    %wait E_0x9d0d40;
    %load/vec4 v0xa16010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa15ed0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xa15030;
T_5 ;
    %wait E_0x9d0be0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa15de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa15ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa15c00_0, 0;
    %assign/vec4 v0xa15b60_0, 0;
    %wait E_0x9d0be0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa15de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa15ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa15c00_0, 0;
    %assign/vec4 v0xa15b60_0, 0;
    %wait E_0x9d0be0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa15de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa15ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa15c00_0, 0;
    %assign/vec4 v0xa15b60_0, 0;
    %wait E_0x9d0be0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa15de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa15ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa15c00_0, 0;
    %assign/vec4 v0xa15b60_0, 0;
    %wait E_0x9d0be0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa15de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa15ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa15c00_0, 0;
    %assign/vec4 v0xa15b60_0, 0;
    %wait E_0x9d0be0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa15de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa15ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa15c00_0, 0;
    %assign/vec4 v0xa15b60_0, 0;
    %wait E_0x9d0be0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa15de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa15ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa15c00_0, 0;
    %assign/vec4 v0xa15b60_0, 0;
    %wait E_0x9d0be0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa15de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa15ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa15c00_0, 0;
    %assign/vec4 v0xa15b60_0, 0;
    %wait E_0x9d0be0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa15de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa15ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa15c00_0, 0;
    %assign/vec4 v0xa15b60_0, 0;
    %wait E_0x9d0be0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa15de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa15ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa15c00_0, 0;
    %assign/vec4 v0xa15b60_0, 0;
    %wait E_0x9d0be0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa15de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa15ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa15c00_0, 0;
    %assign/vec4 v0xa15b60_0, 0;
    %wait E_0x9d0be0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa15de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa15ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa15c00_0, 0;
    %assign/vec4 v0xa15b60_0, 0;
    %wait E_0x9d0be0;
    %load/vec4 v0xa15ed0_0;
    %store/vec4 v0xa15f70_0, 0, 1;
    %fork t_1, S_0xa15360;
    %jmp t_0;
    .scope S_0xa15360;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa155a0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xa155a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x9d0be0;
    %load/vec4 v0xa155a0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xa15de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa15ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa15c00_0, 0;
    %assign/vec4 v0xa15b60_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa155a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xa155a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xa15030;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x9d0d40;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xa15de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa15ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa15c00_0, 0;
    %assign/vec4 v0xa15b60_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xa15ed0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xa15f70_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x9be320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa183d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa18830_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x9be320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xa183d0_0;
    %inv;
    %store/vec4 v0xa183d0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x9be320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xa15d40_0, v0xa18ab0_0, v0xa181f0_0, v0xa18290_0, v0xa18330_0, v0xa18470_0, v0xa186f0_0, v0xa18650_0, v0xa185b0_0, v0xa18510_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x9be320;
T_9 ;
    %load/vec4 v0xa18790_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xa18790_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xa18790_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xa18790_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xa18790_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xa18790_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xa18790_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xa18790_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xa18790_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xa18790_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x9be320;
T_10 ;
    %wait E_0x9d0d40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa18790_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa18790_0, 4, 32;
    %load/vec4 v0xa189e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xa18790_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa18790_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa18790_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa18790_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xa186f0_0;
    %load/vec4 v0xa186f0_0;
    %load/vec4 v0xa18650_0;
    %xor;
    %load/vec4 v0xa186f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xa18790_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa18790_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xa18790_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa18790_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xa185b0_0;
    %load/vec4 v0xa185b0_0;
    %load/vec4 v0xa18510_0;
    %xor;
    %load/vec4 v0xa185b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xa18790_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa18790_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xa18790_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa18790_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/machine/ece241_2013_q2/iter0/response33/top_module.sv";
