Start time: 16:37:13 on Mar 27,2017
qverilog -f example_03-01_run.f 
-- Compiling module mixed_rtl_and_gate_adder
-- Compiling module test
-- Compiling module top

Top level modules:
	top
# vsim -lib work top -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.6 win64 Dec 13 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.top(fast)
# run -all
#  
# port a type is wire
# port b type is wire
# port ci type is wire
# port sum type is wire
# port co type is reg
#  
# internal n1 type is wire
# internal n2 type is wire
# internal n3 type is wire
#  
# At    0.00 ns: 	 a=0  b=0  ci=0  sum=0  co=0
# At   10.00 ns: 	 a=1  b=0  ci=0  sum=1  co=0
# At   20.00 ns: 	 a=1  b=1  ci=0  sum=0  co=1
# At   30.00 ns: 	 a=1  b=1  ci=1  sum=1  co=1
# ** Note: $finish    : example_03-01_testbench.sv(39)
#    Time: 40 ns  Iteration: 0  Instance: /top/test
# End time: 16:37:15 on Mar 27,2017, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
