

================================================================
== Vitis HLS Report for 'relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_s'
================================================================
* Date:           Wed Jul 19 12:29:57 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.547 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.54>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%p_read_3 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 2 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read_4 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 3 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_5 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 4 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_6 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 5 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_7 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 6 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 7 'specpipeline' 'specpipeline_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (2.13ns)   --->   "%icmp_ln1547 = icmp_sgt  i16 %p_read_7, i16 0"   --->   Operation 8 'icmp' 'icmp_ln1547' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%trunc_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_read_7, i32 4, i32 11"   --->   Operation 9 'partselect' 'trunc_ln3' <Predicate = (icmp_ln1547)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_7, i32 4"   --->   Operation 10 'bitselect' 'tmp' <Predicate = (icmp_ln1547)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_7, i32 3"   --->   Operation 11 'bitselect' 'tmp_13' <Predicate = (icmp_ln1547)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln727 = trunc i16 %p_read_7"   --->   Operation 12 'trunc' 'trunc_ln727' <Predicate = (icmp_ln1547)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.98ns)   --->   "%icmp_ln727 = icmp_ne  i3 %trunc_ln727, i3 0"   --->   Operation 13 'icmp' 'icmp_ln727' <Predicate = (icmp_ln1547)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node select_ln394)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_7, i32 11"   --->   Operation 14 'bitselect' 'tmp_14' <Predicate = (icmp_ln1547)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%or_ln412 = or i1 %tmp, i1 %icmp_ln727"   --->   Operation 15 'or' 'or_ln412' <Predicate = (icmp_ln1547)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%and_ln412 = and i1 %or_ln412, i1 %tmp_13"   --->   Operation 16 'and' 'and_ln412' <Predicate = (icmp_ln1547)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%zext_ln415 = zext i1 %and_ln412"   --->   Operation 17 'zext' 'zext_ln415' <Predicate = (icmp_ln1547)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.30ns) (out node of the LUT)   --->   "%add_ln415 = add i8 %trunc_ln3, i8 %zext_ln415"   --->   Operation 18 'add' 'add_ln415' <Predicate = (icmp_ln1547)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node select_ln394)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln415, i32 7"   --->   Operation 19 'bitselect' 'tmp_15' <Predicate = (icmp_ln1547 & tmp_14)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %p_read_7, i32 12, i32 15"   --->   Operation 20 'partselect' 'p_Result_s' <Predicate = (icmp_ln1547)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.96ns)   --->   "%icmp_ln1049 = icmp_eq  i4 %p_Result_s, i4 15"   --->   Operation 21 'icmp' 'icmp_ln1049' <Predicate = (icmp_ln1547 & !tmp_15 & tmp_14)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.96ns)   --->   "%icmp_ln777 = icmp_eq  i4 %p_Result_s, i4 0"   --->   Operation 22 'icmp' 'icmp_ln777' <Predicate = (icmp_ln1547)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln394)   --->   "%select_ln787 = select i1 %tmp_15, i1 %icmp_ln777, i1 %icmp_ln1049"   --->   Operation 23 'select' 'select_ln787' <Predicate = (icmp_ln1547 & tmp_14)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln394)   --->   "%select_ln403 = select i1 %tmp_14, i1 %select_ln787, i1 %icmp_ln777"   --->   Operation 24 'select' 'select_ln403' <Predicate = (icmp_ln1547)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.81ns) (out node of the LUT)   --->   "%select_ln394 = select i1 %select_ln403, i8 %add_ln415, i8 255"   --->   Operation 25 'select' 'select_ln394' <Predicate = (icmp_ln1547)> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln1547 = select i1 %icmp_ln1547, i8 %select_ln394, i8 0"   --->   Operation 26 'select' 'select_ln1547' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln1547_1 = icmp_sgt  i16 %p_read_6, i16 0"   --->   Operation 27 'icmp' 'icmp_ln1547_1' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%trunc_ln717_3 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_read_6, i32 4, i32 11"   --->   Operation 28 'partselect' 'trunc_ln717_3' <Predicate = (icmp_ln1547_1)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_6, i32 4"   --->   Operation 29 'bitselect' 'tmp_16' <Predicate = (icmp_ln1547_1)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_6, i32 3"   --->   Operation 30 'bitselect' 'tmp_17' <Predicate = (icmp_ln1547_1)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln727_2 = trunc i16 %p_read_6"   --->   Operation 31 'trunc' 'trunc_ln727_2' <Predicate = (icmp_ln1547_1)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.98ns)   --->   "%icmp_ln727_2 = icmp_ne  i3 %trunc_ln727_2, i3 0"   --->   Operation 32 'icmp' 'icmp_ln727_2' <Predicate = (icmp_ln1547_1)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_2)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_6, i32 11"   --->   Operation 33 'bitselect' 'tmp_18' <Predicate = (icmp_ln1547_1)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%or_ln412_1 = or i1 %tmp_16, i1 %icmp_ln727_2"   --->   Operation 34 'or' 'or_ln412_1' <Predicate = (icmp_ln1547_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%and_ln412_2 = and i1 %or_ln412_1, i1 %tmp_17"   --->   Operation 35 'and' 'and_ln412_2' <Predicate = (icmp_ln1547_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%zext_ln415_1 = zext i1 %and_ln412_2"   --->   Operation 36 'zext' 'zext_ln415_1' <Predicate = (icmp_ln1547_1)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.30ns) (out node of the LUT)   --->   "%add_ln415_2 = add i8 %trunc_ln717_3, i8 %zext_ln415_1"   --->   Operation 37 'add' 'add_ln415_2' <Predicate = (icmp_ln1547_1)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_2)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln415_2, i32 7"   --->   Operation 38 'bitselect' 'tmp_19' <Predicate = (icmp_ln1547_1 & tmp_18)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_39_1 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %p_read_6, i32 12, i32 15"   --->   Operation 39 'partselect' 'p_Result_39_1' <Predicate = (icmp_ln1547_1)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.96ns)   --->   "%icmp_ln1049_2 = icmp_eq  i4 %p_Result_39_1, i4 15"   --->   Operation 40 'icmp' 'icmp_ln1049_2' <Predicate = (icmp_ln1547_1 & !tmp_19 & tmp_18)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.96ns)   --->   "%icmp_ln777_2 = icmp_eq  i4 %p_Result_39_1, i4 0"   --->   Operation 41 'icmp' 'icmp_ln777_2' <Predicate = (icmp_ln1547_1)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_2)   --->   "%select_ln787_1 = select i1 %tmp_19, i1 %icmp_ln777_2, i1 %icmp_ln1049_2"   --->   Operation 42 'select' 'select_ln787_1' <Predicate = (icmp_ln1547_1 & tmp_18)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_2)   --->   "%select_ln403_2 = select i1 %tmp_18, i1 %select_ln787_1, i1 %icmp_ln777_2"   --->   Operation 43 'select' 'select_ln403_2' <Predicate = (icmp_ln1547_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.81ns) (out node of the LUT)   --->   "%select_ln394_2 = select i1 %select_ln403_2, i8 %add_ln415_2, i8 255"   --->   Operation 44 'select' 'select_ln394_2' <Predicate = (icmp_ln1547_1)> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln1547_2 = select i1 %icmp_ln1547_1, i8 %select_ln394_2, i8 0"   --->   Operation 45 'select' 'select_ln1547_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln1547_2 = icmp_sgt  i16 %p_read_5, i16 0"   --->   Operation 46 'icmp' 'icmp_ln1547_2' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%trunc_ln717_4 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_read_5, i32 4, i32 11"   --->   Operation 47 'partselect' 'trunc_ln717_4' <Predicate = (icmp_ln1547_2)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_5, i32 4"   --->   Operation 48 'bitselect' 'tmp_20' <Predicate = (icmp_ln1547_2)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_5, i32 3"   --->   Operation 49 'bitselect' 'tmp_21' <Predicate = (icmp_ln1547_2)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln727_3 = trunc i16 %p_read_5"   --->   Operation 50 'trunc' 'trunc_ln727_3' <Predicate = (icmp_ln1547_2)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.98ns)   --->   "%icmp_ln727_3 = icmp_ne  i3 %trunc_ln727_3, i3 0"   --->   Operation 51 'icmp' 'icmp_ln727_3' <Predicate = (icmp_ln1547_2)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_3)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_5, i32 11"   --->   Operation 52 'bitselect' 'tmp_22' <Predicate = (icmp_ln1547_2)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%or_ln412_2 = or i1 %tmp_20, i1 %icmp_ln727_3"   --->   Operation 53 'or' 'or_ln412_2' <Predicate = (icmp_ln1547_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%and_ln412_3 = and i1 %or_ln412_2, i1 %tmp_21"   --->   Operation 54 'and' 'and_ln412_3' <Predicate = (icmp_ln1547_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%zext_ln415_2 = zext i1 %and_ln412_3"   --->   Operation 55 'zext' 'zext_ln415_2' <Predicate = (icmp_ln1547_2)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.30ns) (out node of the LUT)   --->   "%add_ln415_3 = add i8 %trunc_ln717_4, i8 %zext_ln415_2"   --->   Operation 56 'add' 'add_ln415_3' <Predicate = (icmp_ln1547_2)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_3)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln415_3, i32 7"   --->   Operation 57 'bitselect' 'tmp_23' <Predicate = (icmp_ln1547_2 & tmp_22)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_39_2 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %p_read_5, i32 12, i32 15"   --->   Operation 58 'partselect' 'p_Result_39_2' <Predicate = (icmp_ln1547_2)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.96ns)   --->   "%icmp_ln1049_3 = icmp_eq  i4 %p_Result_39_2, i4 15"   --->   Operation 59 'icmp' 'icmp_ln1049_3' <Predicate = (icmp_ln1547_2 & !tmp_23 & tmp_22)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.96ns)   --->   "%icmp_ln777_3 = icmp_eq  i4 %p_Result_39_2, i4 0"   --->   Operation 60 'icmp' 'icmp_ln777_3' <Predicate = (icmp_ln1547_2)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_3)   --->   "%select_ln787_2 = select i1 %tmp_23, i1 %icmp_ln777_3, i1 %icmp_ln1049_3"   --->   Operation 61 'select' 'select_ln787_2' <Predicate = (icmp_ln1547_2 & tmp_22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_3)   --->   "%select_ln403_3 = select i1 %tmp_22, i1 %select_ln787_2, i1 %icmp_ln777_3"   --->   Operation 62 'select' 'select_ln403_3' <Predicate = (icmp_ln1547_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.81ns) (out node of the LUT)   --->   "%select_ln394_3 = select i1 %select_ln403_3, i8 %add_ln415_3, i8 255"   --->   Operation 63 'select' 'select_ln394_3' <Predicate = (icmp_ln1547_2)> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln1547_3 = select i1 %icmp_ln1547_2, i8 %select_ln394_3, i8 0"   --->   Operation 64 'select' 'select_ln1547_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (2.13ns)   --->   "%icmp_ln1547_3 = icmp_sgt  i16 %p_read_4, i16 0"   --->   Operation 65 'icmp' 'icmp_ln1547_3' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%trunc_ln717_5 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_read_4, i32 4, i32 11"   --->   Operation 66 'partselect' 'trunc_ln717_5' <Predicate = (icmp_ln1547_3)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_4, i32 4"   --->   Operation 67 'bitselect' 'tmp_24' <Predicate = (icmp_ln1547_3)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_4, i32 3"   --->   Operation 68 'bitselect' 'tmp_25' <Predicate = (icmp_ln1547_3)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln727_4 = trunc i16 %p_read_4"   --->   Operation 69 'trunc' 'trunc_ln727_4' <Predicate = (icmp_ln1547_3)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.98ns)   --->   "%icmp_ln727_4 = icmp_ne  i3 %trunc_ln727_4, i3 0"   --->   Operation 70 'icmp' 'icmp_ln727_4' <Predicate = (icmp_ln1547_3)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_4)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_4, i32 11"   --->   Operation 71 'bitselect' 'tmp_26' <Predicate = (icmp_ln1547_3)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%or_ln412_3 = or i1 %tmp_24, i1 %icmp_ln727_4"   --->   Operation 72 'or' 'or_ln412_3' <Predicate = (icmp_ln1547_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%and_ln412_4 = and i1 %or_ln412_3, i1 %tmp_25"   --->   Operation 73 'and' 'and_ln412_4' <Predicate = (icmp_ln1547_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%zext_ln415_3 = zext i1 %and_ln412_4"   --->   Operation 74 'zext' 'zext_ln415_3' <Predicate = (icmp_ln1547_3)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (1.30ns) (out node of the LUT)   --->   "%add_ln415_4 = add i8 %trunc_ln717_5, i8 %zext_ln415_3"   --->   Operation 75 'add' 'add_ln415_4' <Predicate = (icmp_ln1547_3)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_4)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln415_4, i32 7"   --->   Operation 76 'bitselect' 'tmp_27' <Predicate = (icmp_ln1547_3 & tmp_26)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%p_Result_39_3 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %p_read_4, i32 12, i32 15"   --->   Operation 77 'partselect' 'p_Result_39_3' <Predicate = (icmp_ln1547_3)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.96ns)   --->   "%icmp_ln1049_4 = icmp_eq  i4 %p_Result_39_3, i4 15"   --->   Operation 78 'icmp' 'icmp_ln1049_4' <Predicate = (icmp_ln1547_3 & !tmp_27 & tmp_26)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.96ns)   --->   "%icmp_ln777_4 = icmp_eq  i4 %p_Result_39_3, i4 0"   --->   Operation 79 'icmp' 'icmp_ln777_4' <Predicate = (icmp_ln1547_3)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_4)   --->   "%select_ln787_3 = select i1 %tmp_27, i1 %icmp_ln777_4, i1 %icmp_ln1049_4"   --->   Operation 80 'select' 'select_ln787_3' <Predicate = (icmp_ln1547_3 & tmp_26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_4)   --->   "%select_ln403_4 = select i1 %tmp_26, i1 %select_ln787_3, i1 %icmp_ln777_4"   --->   Operation 81 'select' 'select_ln403_4' <Predicate = (icmp_ln1547_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.81ns) (out node of the LUT)   --->   "%select_ln394_4 = select i1 %select_ln403_4, i8 %add_ln415_4, i8 255"   --->   Operation 82 'select' 'select_ln394_4' <Predicate = (icmp_ln1547_3)> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln1547_4 = select i1 %icmp_ln1547_3, i8 %select_ln394_4, i8 0"   --->   Operation 83 'select' 'select_ln1547_4' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (2.13ns)   --->   "%icmp_ln1547_4 = icmp_sgt  i16 %p_read_3, i16 0"   --->   Operation 84 'icmp' 'icmp_ln1547_4' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_5)   --->   "%trunc_ln717_6 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_read_3, i32 4, i32 11"   --->   Operation 85 'partselect' 'trunc_ln717_6' <Predicate = (icmp_ln1547_4)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_5)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_3, i32 4"   --->   Operation 86 'bitselect' 'tmp_28' <Predicate = (icmp_ln1547_4)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_5)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_3, i32 3"   --->   Operation 87 'bitselect' 'tmp_29' <Predicate = (icmp_ln1547_4)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln727_5 = trunc i16 %p_read_3"   --->   Operation 88 'trunc' 'trunc_ln727_5' <Predicate = (icmp_ln1547_4)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.98ns)   --->   "%icmp_ln727_5 = icmp_ne  i3 %trunc_ln727_5, i3 0"   --->   Operation 89 'icmp' 'icmp_ln727_5' <Predicate = (icmp_ln1547_4)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_5)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_3, i32 11"   --->   Operation 90 'bitselect' 'tmp_30' <Predicate = (icmp_ln1547_4)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_5)   --->   "%or_ln412_4 = or i1 %tmp_28, i1 %icmp_ln727_5"   --->   Operation 91 'or' 'or_ln412_4' <Predicate = (icmp_ln1547_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_5)   --->   "%and_ln412_5 = and i1 %or_ln412_4, i1 %tmp_29"   --->   Operation 92 'and' 'and_ln412_5' <Predicate = (icmp_ln1547_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_5)   --->   "%zext_ln415_4 = zext i1 %and_ln412_5"   --->   Operation 93 'zext' 'zext_ln415_4' <Predicate = (icmp_ln1547_4)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (1.30ns) (out node of the LUT)   --->   "%add_ln415_5 = add i8 %trunc_ln717_6, i8 %zext_ln415_4"   --->   Operation 94 'add' 'add_ln415_5' <Predicate = (icmp_ln1547_4)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_5)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln415_5, i32 7"   --->   Operation 95 'bitselect' 'tmp_31' <Predicate = (icmp_ln1547_4 & tmp_30)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%p_Result_39_4 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %p_read_3, i32 12, i32 15"   --->   Operation 96 'partselect' 'p_Result_39_4' <Predicate = (icmp_ln1547_4)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.96ns)   --->   "%icmp_ln1049_5 = icmp_eq  i4 %p_Result_39_4, i4 15"   --->   Operation 97 'icmp' 'icmp_ln1049_5' <Predicate = (icmp_ln1547_4 & !tmp_31 & tmp_30)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.96ns)   --->   "%icmp_ln777_5 = icmp_eq  i4 %p_Result_39_4, i4 0"   --->   Operation 98 'icmp' 'icmp_ln777_5' <Predicate = (icmp_ln1547_4)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_5)   --->   "%select_ln787_4 = select i1 %tmp_31, i1 %icmp_ln777_5, i1 %icmp_ln1049_5"   --->   Operation 99 'select' 'select_ln787_4' <Predicate = (icmp_ln1547_4 & tmp_30)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_5)   --->   "%select_ln403_5 = select i1 %tmp_30, i1 %select_ln787_4, i1 %icmp_ln777_5"   --->   Operation 100 'select' 'select_ln403_5' <Predicate = (icmp_ln1547_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.81ns) (out node of the LUT)   --->   "%select_ln394_5 = select i1 %select_ln403_5, i8 %add_ln415_5, i8 255"   --->   Operation 101 'select' 'select_ln394_5' <Predicate = (icmp_ln1547_4)> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln1547_5 = select i1 %icmp_ln1547_4, i8 %select_ln394_5, i8 0"   --->   Operation 102 'select' 'select_ln1547_5' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%mrv = insertvalue i40 <undef>, i8 %select_ln1547" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 103 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i40 %mrv, i8 %select_ln1547_2" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 104 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i40 %mrv_1, i8 %select_ln1547_3" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 105 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i40 %mrv_2, i8 %select_ln1547_4" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 106 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i40 %mrv_3, i8 %select_ln1547_5" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 107 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%ret_ln50 = ret i40 %mrv_4" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 108 'ret' 'ret_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.55ns
The critical path consists of the following:
	wire read operation ('data.V[0]', firmware/nnet_utils/nnet_activation.h:39) on port 'p_read' (firmware/nnet_utils/nnet_activation.h:39) [10]  (0 ns)
	'icmp' operation ('icmp_ln727') [17]  (0.98 ns)
	'or' operation ('or_ln412') [19]  (0 ns)
	'and' operation ('and_ln412') [20]  (0 ns)
	'add' operation ('add_ln415') [22]  (1.31 ns)
	'select' operation ('select_ln394') [29]  (0.813 ns)
	'select' operation ('res.V[0]') [30]  (0.448 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
