Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: PLACA.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "PLACA.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "PLACA"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : PLACA
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//homes/mcjize/HELL/NEANDER/ipcore_dir/RAM.vhd" in Library work.
Architecture ram_a of Entity ram is up to date.
Compiling vhdl file "//homes/mcjize/HELL/NEANDER/NEANDER.vhd" in Library work.
Architecture behavioral of Entity neander is up to date.
Compiling vhdl file "//homes/mcjize/HELL/NEANDER/PLACA.vhd" in Library work.
Architecture behavioral of Entity placa is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <PLACA> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <NEANDER> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <PLACA> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "//homes/mcjize/HELL/NEANDER/PLACA.vhd" line 224: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <display1>, <display2>, <display3>
Entity <PLACA> analyzed. Unit <PLACA> generated.

Analyzing Entity <NEANDER> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "//homes/mcjize/HELL/NEANDER/NEANDER.vhd" line 84: Instantiating black box module <RAM>.
WARNING:Xst:819 - "//homes/mcjize/HELL/NEANDER/NEANDER.vhd" line 138: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <result>
Entity <NEANDER> analyzed. Unit <NEANDER> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <NEANDER>.
    Related source file is "//homes/mcjize/HELL/NEANDER/NEANDER.vhd".
WARNING:Xst:646 - Signal <mul_lsb> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <WEB<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <MEMOUT_B> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ENB> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <DINB> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <ADDRB> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
    Found finite state machine <FSM_0> for signal <ATUAL_S>.
    -----------------------------------------------------------------------
    | States             | 15                                             |
    | Transitions        | 51                                             |
    | Inputs             | 16                                             |
    | Outputs            | 17                                             |
    | Clock              | clock                     (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | t0                                             |
    | Power Up State     | t0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <mul_msb>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <result>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Using one-hot encoding for signal <ULA_SEL>.
WARNING:Xst:737 - Found 8-bit latch for signal <ULA>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 8-bit register for signal <ACC>.
    Found 2-bit register for signal <NZ_OUT>.
    Found 4-bit register for signal <OPCODE>.
    Found 8-bit up counter for signal <PC>.
    Found 8x8-bit multiplier for signal <result$mult0000> created at line 165.
    Found 8-bit adder for signal <ULA$addsub0000> created at line 148.
    Found 9-bit comparator greatequal for signal <ULA_Z_OUT$cmp_ge0000> created at line 188.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  14 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   1 Comparator(s).
Unit <NEANDER> synthesized.


Synthesizing Unit <PLACA>.
    Related source file is "//homes/mcjize/HELL/NEANDER/PLACA.vhd".
WARNING:Xst:647 - Input <button<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <switch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <mybcd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_1> for signal <ATUAL_S2>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 3                                              |
    | Inputs             | 0                                              |
    | Outputs            | 7                                              |
    | Clock              | clock                     (rising_edge)        |
    | Clock enable       | ATUAL_S2$cmp_eq0000       (positive)           |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | t0                                             |
    | Power Up State     | t0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16x8-bit ROM for signal <display3>.
    Found 16x8-bit ROM for signal <display2>.
    Found 16x8-bit ROM for signal <display1>.
    Found 4-bit comparator greater for signal <bcd_0$cmp_gt0000> created at line 132.
    Found 4-bit comparator greater for signal <bcd_0$cmp_gt0001> created at line 132.
    Found 4-bit comparator greater for signal <bcd_0$cmp_gt0002> created at line 132.
    Found 4-bit comparator greater for signal <bcd_0$cmp_gt0003> created at line 132.
    Found 4-bit comparator greater for signal <bcd_0$cmp_gt0004> created at line 132.
    Found 4-bit adder for signal <bcd_3_0$add0000> created at line 133.
    Found 4-bit adder for signal <bcd_3_0$add0001> created at line 133.
    Found 4-bit adder for signal <bcd_3_0$add0002> created at line 133.
    Found 4-bit adder for signal <bcd_3_0$add0003> created at line 133.
    Found 4-bit adder for signal <bcd_3_0$add0004> created at line 133.
    Found 4-bit comparator greater for signal <bcd_4$cmp_gt0000> created at line 137.
    Found 4-bit comparator greater for signal <bcd_4$cmp_gt0001> created at line 137.
    Found 4-bit adder for signal <bcd_7_4$add0000> created at line 138.
    Found 4-bit adder for signal <bcd_7_4$add0001> created at line 138.
    Found 1-bit register for signal <clock2>.
    Found 32-bit up counter for signal <counter>.
    Found 1-bit register for signal <debouncedButton>.
    Found 1-bit register for signal <lastButtonState>.
    Found 4-bit register for signal <SHIFT_PB>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 ROM(s).
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
	inferred   7 Adder/Subtractor(s).
	inferred   7 Comparator(s).
Unit <PLACA> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x8-bit ROM                                          : 3
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 8
 4-bit adder                                           : 7
 8-bit adder                                           : 1
# Counters                                             : 2
 32-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 10
 1-bit register                                        : 7
 2-bit register                                        : 1
 4-bit register                                        : 1
 8-bit register                                        : 1
# Latches                                              : 3
 16-bit latch                                          : 1
 8-bit latch                                           : 2
# Comparators                                          : 8
 4-bit comparator greater                              : 7
 9-bit comparator greatequal                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <ATUAL_S2/FSM> on signal <ATUAL_S2[1:3]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 t0    | 001
 t1    | 010
 t2    | 100
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <MYNEANDER/ATUAL_S/FSM> on signal <ATUAL_S[1:15]> with one-hot encoding.
--------------------------
 State | Encoding
--------------------------
 t0    | 000000000000001
 t1    | 000000000000010
 t2    | 000000000001000
 t3    | 000000000010000
 t4    | 000000000100000
 t5    | 000000100000000
 t6    | 000001000000000
 t7    | 000010000000000
 thalt | 000000001000000
 t1a   | 000000000000100
 t4a   | 000000010000000
 tmul0 | 000100000000000
 tmul3 | 100000000000000
 tmul1 | 001000000000000
 tmul2 | 010000000000000
--------------------------
Reading core <ipcore_dir/RAM.ngc>.
Loading core <RAM> for timing and area information for instance <MYRAM>.

Synthesizing (advanced) Unit <NEANDER>.
	Found pipelined multiplier on signal <result_mult0000>:
		- 1 pipeline level(s) found in a register on signal <ACC>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_result_mult0000 by adding 1 register level(s).
Unit <NEANDER> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 3
 16x8-bit ROM                                          : 3
# Multipliers                                          : 1
 8x8-bit registered multiplier                         : 1
# Adders/Subtractors                                   : 8
 4-bit adder                                           : 7
 8-bit adder                                           : 1
# Counters                                             : 2
 32-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 21
 Flip-Flops                                            : 21
# Latches                                              : 3
 16-bit latch                                          : 1
 8-bit latch                                           : 2
# Comparators                                          : 8
 4-bit comparator greater                              : 7
 9-bit comparator greatequal                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <PLACA> ...

Optimizing unit <NEANDER> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block PLACA, actual ratio is 17.
FlipFlop MYNEANDER/OPCODE_0 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 80
 Flip-Flops                                            : 80

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : PLACA.ngr
Top Level Output File Name         : PLACA
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 33

Cell Usage :
# BELS                             : 399
#      GND                         : 2
#      INV                         : 5
#      LUT1                        : 38
#      LUT2                        : 49
#      LUT2_D                      : 1
#      LUT2_L                      : 2
#      LUT3                        : 25
#      LUT3_D                      : 3
#      LUT4                        : 153
#      LUT4_D                      : 3
#      LUT4_L                      : 5
#      MUXCY                       : 53
#      MUXF5                       : 10
#      MUXF6                       : 1
#      VCC                         : 1
#      XORCY                       : 48
# FlipFlops/Latches                : 112
#      FD                          : 4
#      FDC                         : 46
#      FDCE                        : 2
#      FDP                         : 1
#      FDPE                        : 1
#      FDR                         : 3
#      FDRE                        : 23
#      LD                          : 8
#      LDE                         : 24
# RAMS                             : 1
#      RAMB16_S36_S36              : 1
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 2
#      OBUF                        : 20
# MULTs                            : 1
#      MULT18X18SIO                : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      154  out of    960    16%  
 Number of Slice Flip Flops:            112  out of   1920     5%  
 Number of 4 input LUTs:                284  out of   1920    14%  
 Number of IOs:                          33
 Number of bonded IOBs:                  23  out of     83    27%  
 Number of BRAMs:                         1  out of      4    25%  
 Number of MULT18X18SIOs:                 1  out of      4    25%  
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------+-----------------------------+-------+
Clock Signal                                   | Clock buffer(FF name)       | Load  |
-----------------------------------------------+-----------------------------+-------+
clock                                          | BUFGP                       | 42    |
MYNEANDER/ULA_SEL<5>1(MYNEANDER/ULA_SEL<5>3:O) | BUFG(*)(MYNEANDER/mul_msb_7)| 24    |
MYNEANDER/ULA_not0001(MYNEANDER/ULA_not00011:O)| NONE(*)(MYNEANDER/ULA_7)    | 8     |
clock21                                        | BUFG                        | 40    |
-----------------------------------------------+-----------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
button<0>                          | IBUF                   | 50    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.560ns (Maximum Frequency: 179.841MHz)
   Minimum input arrival time before clock: 2.985ns
   Maximum output required time after clock: 14.741ns
   Maximum combinational path delay: 5.359ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 5.560ns (frequency: 179.841MHz)
  Total number of paths / destination ports: 1662 / 45
-------------------------------------------------------------------------
Delay:               5.560ns (Levels of Logic = 33)
  Source:            counter_1 (FF)
  Destination:       counter_31 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: counter_1 to counter_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.514   0.532  counter_1 (counter_1)
     LUT1:I0->O            1   0.612   0.000  Mcount_counter_cy<1>_rt (Mcount_counter_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  Mcount_counter_cy<1> (Mcount_counter_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_counter_cy<2> (Mcount_counter_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_counter_cy<3> (Mcount_counter_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_counter_cy<4> (Mcount_counter_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_counter_cy<5> (Mcount_counter_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_counter_cy<6> (Mcount_counter_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_counter_cy<7> (Mcount_counter_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_counter_cy<8> (Mcount_counter_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_counter_cy<9> (Mcount_counter_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_counter_cy<10> (Mcount_counter_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_counter_cy<11> (Mcount_counter_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_counter_cy<12> (Mcount_counter_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_counter_cy<13> (Mcount_counter_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_counter_cy<14> (Mcount_counter_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_counter_cy<15> (Mcount_counter_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_counter_cy<16> (Mcount_counter_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_counter_cy<17> (Mcount_counter_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_counter_cy<18> (Mcount_counter_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_counter_cy<19> (Mcount_counter_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_counter_cy<20> (Mcount_counter_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_counter_cy<21> (Mcount_counter_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_counter_cy<22> (Mcount_counter_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_counter_cy<23> (Mcount_counter_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_counter_cy<24> (Mcount_counter_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_counter_cy<25> (Mcount_counter_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_counter_cy<26> (Mcount_counter_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_counter_cy<27> (Mcount_counter_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_counter_cy<28> (Mcount_counter_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_counter_cy<29> (Mcount_counter_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Mcount_counter_cy<30> (Mcount_counter_cy<30>)
     XORCY:CI->O           1   0.699   0.426  Mcount_counter_xor<31> (Result<31>)
     LUT2:I1->O            1   0.612   0.000  Mcount_counter_eqn_311 (Mcount_counter_eqn_31)
     FDC:D                     0.268          counter_31
    ----------------------------------------
    Total                      5.560ns (4.603ns logic, 0.958ns route)
                                       (82.8% logic, 17.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MYNEANDER/ULA_SEL<5>1'
  Clock period: 1.213ns (frequency: 824.402MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.213ns (Levels of Logic = 0)
  Source:            MYNEANDER/result_15 (LATCH)
  Destination:       MYNEANDER/mul_msb_7 (LATCH)
  Source Clock:      MYNEANDER/ULA_SEL<5>1 falling
  Destination Clock: MYNEANDER/ULA_SEL<5>1 falling

  Data Path: MYNEANDER/result_15 to MYNEANDER/mul_msb_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.588   0.357  MYNEANDER/result_15 (MYNEANDER/result_15)
     LDE:D                     0.268          MYNEANDER/mul_msb_7
    ----------------------------------------
    Total                      1.213ns (0.856ns logic, 0.357ns route)
                                       (70.6% logic, 29.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock21'
  Clock period: 5.503ns (frequency: 181.706MHz)
  Total number of paths / destination ports: 636 / 86
-------------------------------------------------------------------------
Delay:               5.503ns (Levels of Logic = 4)
  Source:            MYNEANDER/OPCODE_1 (FF)
  Destination:       MYNEANDER/MYRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram (RAM)
  Source Clock:      clock21 rising
  Destination Clock: clock21 rising

  Data Path: MYNEANDER/OPCODE_1 to MYNEANDER/MYRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            15   0.514   1.016  MYNEANDER/OPCODE_1 (MYNEANDER/OPCODE_1)
     LUT3:I0->O            2   0.612   0.410  MYNEANDER/ENA11 (MYNEANDER/N0)
     LUT4:I2->O            9   0.612   0.700  MYNEANDER/MUX_SEL1 (MYNEANDER/MUX_SEL)
     LUT4:I3->O            1   0.612   0.357  MYNEANDER/ENA84 (MYNEANDER/ENA)
     begin scope: 'MYNEANDER/MYRAM'
     RAMB16_S36_S36:ENA        0.670          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram
    ----------------------------------------
    Total                      5.503ns (3.020ns logic, 2.483ns route)
                                       (54.9% logic, 45.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.258ns (Levels of Logic = 1)
  Source:            button<1> (PAD)
  Destination:       SHIFT_PB_3 (FF)
  Destination Clock: clock rising

  Data Path: button<1> to SHIFT_PB_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  button_1_IBUF (button_1_IBUF)
     FDR:R                     0.795          SHIFT_PB_3
    ----------------------------------------
    Total                      2.258ns (1.901ns logic, 0.357ns route)
                                       (84.2% logic, 15.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock21'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              2.985ns (Levels of Logic = 1)
  Source:            button<0> (PAD)
  Destination:       MYNEANDER/PC_7 (FF)
  Destination Clock: clock21 rising

  Data Path: button<0> to MYNEANDER/PC_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            75   1.106   1.084  button_0_IBUF (led_0_OBUF)
     FDRE:R                    0.795          MYNEANDER/ACC_0
    ----------------------------------------
    Total                      2.985ns (1.901ns logic, 1.084ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 27 / 11
-------------------------------------------------------------------------
Offset:              7.445ns (Levels of Logic = 4)
  Source:            ATUAL_S2_FSM_FFd1 (FF)
  Destination:       display<2> (PAD)
  Source Clock:      clock rising

  Data Path: ATUAL_S2_FSM_FFd1 to display<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             8   0.514   0.795  ATUAL_S2_FSM_FFd1 (ATUAL_S2_FSM_FFd1)
     LUT4:I0->O            1   0.612   0.387  display<2>31 (display<2>31)
     LUT3:I2->O            1   0.612   0.387  display<2>37 (display<2>37)
     LUT3:I2->O            1   0.612   0.357  display<2>74 (display_2_OBUF)
     OBUF:I->O                 3.169          display_2_OBUF (display<2>)
    ----------------------------------------
    Total                      7.445ns (5.519ns logic, 1.926ns route)
                                       (74.1% logic, 25.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock21'
  Total number of paths / destination ports: 9364 / 9
-------------------------------------------------------------------------
Offset:              14.741ns (Levels of Logic = 10)
  Source:            MYNEANDER/ACC_5 (FF)
  Destination:       display<5> (PAD)
  Source Clock:      clock21 rising

  Data Path: MYNEANDER/ACC_5 to display<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            26   0.514   1.223  MYNEANDER/ACC_5 (MYNEANDER/ACC_5)
     LUT4:I0->O            1   0.612   0.426  Madd_bcd_3_0_add0003_cy<2>141 (N18)
     LUT4:I1->O            1   0.612   0.387  Madd_bcd_3_0_add0003_cy<2>110 (Madd_bcd_3_0_add0003_cy<2>110)
     LUT4:I2->O            1   0.612   0.426  Madd_bcd_3_0_add0003_cy<2>142 (Madd_bcd_3_0_add0003_cy<2>)
     LUT4:I1->O            7   0.612   0.671  bcd_3_mux0003 (Madd_bcd_7_4_add0001_cy<0>)
     LUT4:I1->O            1   0.612   0.360  bcd_4_mux000195_SW0 (N40)
     LUT4:I3->O            3   0.612   0.520  bcd_4_mux000195 (bcd_4_mux000195)
     LUT2:I1->O            7   0.612   0.754  bcd_4_mux0001103 (mydec<1>)
     LUT4:I0->O            1   0.612   0.426  display<5>88 (display<5>88)
     LUT3:I1->O            1   0.612   0.357  display<5>100 (display_5_OBUF)
     OBUF:I->O                 3.169          display_5_OBUF (display<5>)
    ----------------------------------------
    Total                     14.741ns (9.191ns logic, 5.550ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.359ns (Levels of Logic = 2)
  Source:            button<0> (PAD)
  Destination:       led<0> (PAD)

  Data Path: button<0> to led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            75   1.106   1.084  button_0_IBUF (led_0_OBUF)
     OBUF:I->O                 3.169          led_0_OBUF (led<0>)
    ----------------------------------------
    Total                      5.359ns (4.275ns logic, 1.084ns route)
                                       (79.8% logic, 20.2% route)

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 13.93 secs
 
--> 

Total memory usage is 285476 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    :    3 (   0 filtered)

