{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 09 22:44:50 2018 " "Info: Processing started: Sun Sep 09 22:44:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab1_mux -c Lab1_mux --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab1_mux -c Lab1_mux --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Lab1_mux.bdf" "" { Schematic "D:/QuartusProjects/Lab1_mux.bdf" { { 536 88 256 552 "CLK" "" } } } } { "d:/games/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/games/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK " "Info: No valid register-to-register data paths exist for clock \"CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst28 D3 CLK 4.704 ns register " "Info: tsu for register \"inst28\" (data pin = \"D3\", clock pin = \"CLK\") is 4.704 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.631 ns + Longest pin register " "Info: + Longest pin to register delay is 6.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns D3 1 PIN PIN_J8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_J8; Fanout = 1; PIN Node = 'D3'" {  } { { "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { D3 } "NODE_NAME" } } { "Lab1_mux.bdf" "" { Schematic "D:/QuartusProjects/Lab1_mux.bdf" { { 72 88 256 88 "D3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.958 ns) + CELL(0.225 ns) 5.963 ns inst39~0 2 COMB LCCOMB_X1_Y6_N6 1 " "Info: 2: + IC(4.958 ns) + CELL(0.225 ns) = 5.963 ns; Loc. = LCCOMB_X1_Y6_N6; Fanout = 1; COMB Node = 'inst39~0'" {  } { { "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.183 ns" { D3 inst39~0 } "NODE_NAME" } } { "Lab1_mux.bdf" "" { Schematic "D:/QuartusProjects/Lab1_mux.bdf" { { 80 688 752 224 "inst39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.272 ns) 6.476 ns inst39~4 3 COMB LCCOMB_X1_Y6_N18 1 " "Info: 3: + IC(0.241 ns) + CELL(0.272 ns) = 6.476 ns; Loc. = LCCOMB_X1_Y6_N18; Fanout = 1; COMB Node = 'inst39~4'" {  } { { "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.513 ns" { inst39~0 inst39~4 } "NODE_NAME" } } { "Lab1_mux.bdf" "" { Schematic "D:/QuartusProjects/Lab1_mux.bdf" { { 80 688 752 224 "inst39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.631 ns inst28 4 REG LCFF_X1_Y6_N19 1 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 6.631 ns; Loc. = LCFF_X1_Y6_N19; Fanout = 1; REG Node = 'inst28'" {  } { { "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst39~4 inst28 } "NODE_NAME" } } { "Lab1_mux.bdf" "" { Schematic "D:/QuartusProjects/Lab1_mux.bdf" { { 128 816 880 208 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.432 ns ( 21.60 % ) " "Info: Total cell delay = 1.432 ns ( 21.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.199 ns ( 78.40 % ) " "Info: Total interconnect delay = 5.199 ns ( 78.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.631 ns" { D3 inst39~0 inst39~4 inst28 } "NODE_NAME" } } { "d:/games/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/games/quartus/quartus/bin/Technology_Viewer.qrui" "6.631 ns" { D3 {} D3~combout {} inst39~0 {} inst39~4 {} inst28 {} } { 0.000ns 0.000ns 4.958ns 0.241ns 0.000ns } { 0.000ns 0.780ns 0.225ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Lab1_mux.bdf" "" { Schematic "D:/QuartusProjects/Lab1_mux.bdf" { { 128 816 880 208 "inst28" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.017 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.017 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns CLK 1 CLK PIN_R18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R18; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Lab1_mux.bdf" "" { Schematic "D:/QuartusProjects/Lab1_mux.bdf" { { 536 88 256 552 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.589 ns) + CELL(0.618 ns) 2.017 ns inst28 2 REG LCFF_X1_Y6_N19 1 " "Info: 2: + IC(0.589 ns) + CELL(0.618 ns) = 2.017 ns; Loc. = LCFF_X1_Y6_N19; Fanout = 1; REG Node = 'inst28'" {  } { { "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.207 ns" { CLK inst28 } "NODE_NAME" } } { "Lab1_mux.bdf" "" { Schematic "D:/QuartusProjects/Lab1_mux.bdf" { { 128 816 880 208 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.428 ns ( 70.80 % ) " "Info: Total cell delay = 1.428 ns ( 70.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.589 ns ( 29.20 % ) " "Info: Total interconnect delay = 0.589 ns ( 29.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.017 ns" { CLK inst28 } "NODE_NAME" } } { "d:/games/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/games/quartus/quartus/bin/Technology_Viewer.qrui" "2.017 ns" { CLK {} CLK~combout {} inst28 {} } { 0.000ns 0.000ns 0.589ns } { 0.000ns 0.810ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.631 ns" { D3 inst39~0 inst39~4 inst28 } "NODE_NAME" } } { "d:/games/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/games/quartus/quartus/bin/Technology_Viewer.qrui" "6.631 ns" { D3 {} D3~combout {} inst39~0 {} inst39~4 {} inst28 {} } { 0.000ns 0.000ns 4.958ns 0.241ns 0.000ns } { 0.000ns 0.780ns 0.225ns 0.272ns 0.155ns } "" } } { "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.017 ns" { CLK inst28 } "NODE_NAME" } } { "d:/games/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/games/quartus/quartus/bin/Technology_Viewer.qrui" "2.017 ns" { CLK {} CLK~combout {} inst28 {} } { 0.000ns 0.000ns 0.589ns } { 0.000ns 0.810ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK F inst28 6.907 ns register " "Info: tco from clock \"CLK\" to destination pin \"F\" through register \"inst28\" is 6.907 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.017 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.017 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns CLK 1 CLK PIN_R18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R18; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Lab1_mux.bdf" "" { Schematic "D:/QuartusProjects/Lab1_mux.bdf" { { 536 88 256 552 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.589 ns) + CELL(0.618 ns) 2.017 ns inst28 2 REG LCFF_X1_Y6_N19 1 " "Info: 2: + IC(0.589 ns) + CELL(0.618 ns) = 2.017 ns; Loc. = LCFF_X1_Y6_N19; Fanout = 1; REG Node = 'inst28'" {  } { { "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.207 ns" { CLK inst28 } "NODE_NAME" } } { "Lab1_mux.bdf" "" { Schematic "D:/QuartusProjects/Lab1_mux.bdf" { { 128 816 880 208 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.428 ns ( 70.80 % ) " "Info: Total cell delay = 1.428 ns ( 70.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.589 ns ( 29.20 % ) " "Info: Total interconnect delay = 0.589 ns ( 29.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.017 ns" { CLK inst28 } "NODE_NAME" } } { "d:/games/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/games/quartus/quartus/bin/Technology_Viewer.qrui" "2.017 ns" { CLK {} CLK~combout {} inst28 {} } { 0.000ns 0.000ns 0.589ns } { 0.000ns 0.810ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Lab1_mux.bdf" "" { Schematic "D:/QuartusProjects/Lab1_mux.bdf" { { 128 816 880 208 "inst28" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.796 ns + Longest register pin " "Info: + Longest register to pin delay is 4.796 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst28 1 REG LCFF_X1_Y6_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N19; Fanout = 1; REG Node = 'inst28'" {  } { { "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst28 } "NODE_NAME" } } { "Lab1_mux.bdf" "" { Schematic "D:/QuartusProjects/Lab1_mux.bdf" { { 128 816 880 208 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.642 ns) + CELL(2.154 ns) 4.796 ns F 2 PIN PIN_T2 0 " "Info: 2: + IC(2.642 ns) + CELL(2.154 ns) = 4.796 ns; Loc. = PIN_T2; Fanout = 0; PIN Node = 'F'" {  } { { "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.796 ns" { inst28 F } "NODE_NAME" } } { "Lab1_mux.bdf" "" { Schematic "D:/QuartusProjects/Lab1_mux.bdf" { { 144 952 1128 160 "F" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.154 ns ( 44.91 % ) " "Info: Total cell delay = 2.154 ns ( 44.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.642 ns ( 55.09 % ) " "Info: Total interconnect delay = 2.642 ns ( 55.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.796 ns" { inst28 F } "NODE_NAME" } } { "d:/games/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/games/quartus/quartus/bin/Technology_Viewer.qrui" "4.796 ns" { inst28 {} F {} } { 0.000ns 2.642ns } { 0.000ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.017 ns" { CLK inst28 } "NODE_NAME" } } { "d:/games/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/games/quartus/quartus/bin/Technology_Viewer.qrui" "2.017 ns" { CLK {} CLK~combout {} inst28 {} } { 0.000ns 0.000ns 0.589ns } { 0.000ns 0.810ns 0.618ns } "" } } { "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.796 ns" { inst28 F } "NODE_NAME" } } { "d:/games/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/games/quartus/quartus/bin/Technology_Viewer.qrui" "4.796 ns" { inst28 {} F {} } { 0.000ns 2.642ns } { 0.000ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst28 D4 CLK -2.765 ns register " "Info: th for register \"inst28\" (data pin = \"D4\", clock pin = \"CLK\") is -2.765 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.017 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.017 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns CLK 1 CLK PIN_R18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R18; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Lab1_mux.bdf" "" { Schematic "D:/QuartusProjects/Lab1_mux.bdf" { { 536 88 256 552 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.589 ns) + CELL(0.618 ns) 2.017 ns inst28 2 REG LCFF_X1_Y6_N19 1 " "Info: 2: + IC(0.589 ns) + CELL(0.618 ns) = 2.017 ns; Loc. = LCFF_X1_Y6_N19; Fanout = 1; REG Node = 'inst28'" {  } { { "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.207 ns" { CLK inst28 } "NODE_NAME" } } { "Lab1_mux.bdf" "" { Schematic "D:/QuartusProjects/Lab1_mux.bdf" { { 128 816 880 208 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.428 ns ( 70.80 % ) " "Info: Total cell delay = 1.428 ns ( 70.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.589 ns ( 29.20 % ) " "Info: Total interconnect delay = 0.589 ns ( 29.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.017 ns" { CLK inst28 } "NODE_NAME" } } { "d:/games/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/games/quartus/quartus/bin/Technology_Viewer.qrui" "2.017 ns" { CLK {} CLK~combout {} inst28 {} } { 0.000ns 0.000ns 0.589ns } { 0.000ns 0.810ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Lab1_mux.bdf" "" { Schematic "D:/QuartusProjects/Lab1_mux.bdf" { { 128 816 880 208 "inst28" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.931 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns D4 1 PIN PIN_U21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_U21; Fanout = 1; PIN Node = 'D4'" {  } { { "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { D4 } "NODE_NAME" } } { "Lab1_mux.bdf" "" { Schematic "D:/QuartusProjects/Lab1_mux.bdf" { { 168 88 256 184 "D4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.470 ns) + CELL(0.228 ns) 4.528 ns inst39~2 2 COMB LCCOMB_X1_Y6_N26 1 " "Info: 2: + IC(3.470 ns) + CELL(0.228 ns) = 4.528 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 1; COMB Node = 'inst39~2'" {  } { { "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.698 ns" { D4 inst39~2 } "NODE_NAME" } } { "Lab1_mux.bdf" "" { Schematic "D:/QuartusProjects/Lab1_mux.bdf" { { 80 688 752 224 "inst39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.195 ns) + CELL(0.053 ns) 4.776 ns inst39~4 3 COMB LCCOMB_X1_Y6_N18 1 " "Info: 3: + IC(0.195 ns) + CELL(0.053 ns) = 4.776 ns; Loc. = LCCOMB_X1_Y6_N18; Fanout = 1; COMB Node = 'inst39~4'" {  } { { "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.248 ns" { inst39~2 inst39~4 } "NODE_NAME" } } { "Lab1_mux.bdf" "" { Schematic "D:/QuartusProjects/Lab1_mux.bdf" { { 80 688 752 224 "inst39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.931 ns inst28 4 REG LCFF_X1_Y6_N19 1 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 4.931 ns; Loc. = LCFF_X1_Y6_N19; Fanout = 1; REG Node = 'inst28'" {  } { { "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst39~4 inst28 } "NODE_NAME" } } { "Lab1_mux.bdf" "" { Schematic "D:/QuartusProjects/Lab1_mux.bdf" { { 128 816 880 208 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.266 ns ( 25.67 % ) " "Info: Total cell delay = 1.266 ns ( 25.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.665 ns ( 74.33 % ) " "Info: Total interconnect delay = 3.665 ns ( 74.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.931 ns" { D4 inst39~2 inst39~4 inst28 } "NODE_NAME" } } { "d:/games/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/games/quartus/quartus/bin/Technology_Viewer.qrui" "4.931 ns" { D4 {} D4~combout {} inst39~2 {} inst39~4 {} inst28 {} } { 0.000ns 0.000ns 3.470ns 0.195ns 0.000ns } { 0.000ns 0.830ns 0.228ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.017 ns" { CLK inst28 } "NODE_NAME" } } { "d:/games/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/games/quartus/quartus/bin/Technology_Viewer.qrui" "2.017 ns" { CLK {} CLK~combout {} inst28 {} } { 0.000ns 0.000ns 0.589ns } { 0.000ns 0.810ns 0.618ns } "" } } { "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/games/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.931 ns" { D4 inst39~2 inst39~4 inst28 } "NODE_NAME" } } { "d:/games/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/games/quartus/quartus/bin/Technology_Viewer.qrui" "4.931 ns" { D4 {} D4~combout {} inst39~2 {} inst39~4 {} inst28 {} } { 0.000ns 0.000ns 3.470ns 0.195ns 0.000ns } { 0.000ns 0.830ns 0.228ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 09 22:44:51 2018 " "Info: Processing ended: Sun Sep 09 22:44:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
