#include <kernel.h>


idt_entry_t idt[IDT_NUM_ENTRIES];
idt_ptr_t idtp;

extern void idt_load(struct idt_ptr *idt_ptr_addr);


void pic_send_eoi(uint8_t irq) {
	if(irq >= 8)
		outb(PIC_SLAVE_CMD, PIC_CMD_EOI);
	outb(PIC_MASTER_CMD, PIC_CMD_EOI);
}


/* ISRs */
DECLARE_INTERRUPT_HANDLER(0);
DECLARE_INTERRUPT_HANDLER(1);
DECLARE_INTERRUPT_HANDLER(2);
DECLARE_INTERRUPT_HANDLER(3);
DECLARE_INTERRUPT_HANDLER(4);
DECLARE_INTERRUPT_HANDLER(5);
DECLARE_INTERRUPT_HANDLER(6);
DECLARE_INTERRUPT_HANDLER(7);
DECLARE_INTERRUPT_HANDLER(8);
DECLARE_INTERRUPT_HANDLER(9);
DECLARE_INTERRUPT_HANDLER(10);
DECLARE_INTERRUPT_HANDLER(11);
DECLARE_INTERRUPT_HANDLER(12);
DECLARE_INTERRUPT_HANDLER(13);
DECLARE_INTERRUPT_HANDLER(14);
DECLARE_INTERRUPT_HANDLER(15);
DECLARE_INTERRUPT_HANDLER(16);
DECLARE_INTERRUPT_HANDLER(17);
DECLARE_INTERRUPT_HANDLER(18);
DECLARE_INTERRUPT_HANDLER(19);

DECLARE_INTERRUPT_HANDLER(20);
DECLARE_INTERRUPT_HANDLER(21);
DECLARE_INTERRUPT_HANDLER(22);
DECLARE_INTERRUPT_HANDLER(23);
DECLARE_INTERRUPT_HANDLER(24);
DECLARE_INTERRUPT_HANDLER(25);
DECLARE_INTERRUPT_HANDLER(26);
DECLARE_INTERRUPT_HANDLER(27);
DECLARE_INTERRUPT_HANDLER(28);
DECLARE_INTERRUPT_HANDLER(29);
DECLARE_INTERRUPT_HANDLER(30);
DECLARE_INTERRUPT_HANDLER(31);

/* IRQs */
DECLARE_INTERRUPT_HANDLER(32);
DECLARE_INTERRUPT_HANDLER(33);
DECLARE_INTERRUPT_HANDLER(34);
DECLARE_INTERRUPT_HANDLER(35);
DECLARE_INTERRUPT_HANDLER(36);
DECLARE_INTERRUPT_HANDLER(37);
DECLARE_INTERRUPT_HANDLER(38);
DECLARE_INTERRUPT_HANDLER(39);
DECLARE_INTERRUPT_HANDLER(40);
DECLARE_INTERRUPT_HANDLER(41);
DECLARE_INTERRUPT_HANDLER(42);
DECLARE_INTERRUPT_HANDLER(43);
DECLARE_INTERRUPT_HANDLER(44);
DECLARE_INTERRUPT_HANDLER(45);
DECLARE_INTERRUPT_HANDLER(46);
DECLARE_INTERRUPT_HANDLER(47);

DECLARE_INTERRUPT_HANDLER(128);//for syscalls


void set_idt_entry(uint8_t num, uint64_t handler, uint16_t sel, uint8_t flags) {
    idt[num].handler_lo = handler & 0xFFFF;
    idt[num].handler_hi = (handler >> 16) & 0xFFFF;
    idt[num].always0 = 0;
    idt[num].flags = flags;
    idt[num].sel = sel;
}


void IRQ_set_mask(unsigned char IRQline) {
    uint16_t port;
    uint8_t value;

    if (IRQline < 8) {
        port = PIC1_DATA;
    } else {
        port = PIC2_DATA;
        IRQline -= 8;
    }

    value = inb(port) | (1 << IRQline);
    outb(port, value);
}


void IRQ_clear_mask(unsigned char IRQline) {
    uint16_t port;
    uint8_t value;

    if (IRQline < 8) {
        port = PIC1_DATA;
    } else {
        port = PIC2_DATA;
        IRQline -= 8;
    }

    value = inb(port) & ~(1 << IRQline);
    // tty_printf("value = %x\n", value);
    outb(port, value);
}

#define PIC1            0x20        /* IO base address for Active PIC */
#define PIC2            0xA0        /* IO base address for Passive PIC */
#define PIC1_COMMAND    PIC1
#define PIC1_DATA       PIC1 + 1
#define PIC2_COMMAND    PIC2
#define PIC2_DATA       PIC2 + 1
#define PIC_EOI         0x20        /* End-of-interrupt command code */
#define PIC_READ_IRR    0x0a        /* OCW3 irq ready next CMD read */
#define PIC_READ_ISR    0x0b        /* OCW3 irq service next CMD read */

#define ICW1_INIT               (0 << 8) | (1 << 4)
#define ICW1_ICW4_NEEDED        1
#define ICW1_CALLADDR_4         1 << 2

void pic_disable_all_irq(void) {
    outb(PIC1_DATA, 0xff);
    outb(PIC2_DATA, 0xff);
}

void pic_init(void) {
    /* Send ICW1 to both PIC chips */
    outb(PIC1_COMMAND, ICW1_INIT | ICW1_CALLADDR_4 | ICW1_ICW4_NEEDED);
    outb(PIC2_COMMAND, ICW1_INIT | ICW1_CALLADDR_4 | ICW1_ICW4_NEEDED);

    /* Determine the offset */
    outb(PIC1_DATA, 32);
    outb(PIC2_DATA, 40);

    /* Configure active/passive device cascade */
    outb(PIC1_DATA, 4);
    outb(PIC2_DATA, 2);

    /* Set operation mode - 8086 mode on*/
    outb(PIC1_DATA, 1);
    outb(PIC2_DATA, 1);

    /* mask (disable) all PIC interrupts */
    pic_disable_all_irq();

    log("PIC installed");
}


// Installs the IDT
void idt_init() {
    outb(0x21,0xfd);
    outb(0xa1,0xff);
    pic_init();

    // Sets the special IDT pointer up
    idtp.limit = (sizeof(struct idt_entry) * IDT_NUM_ENTRIES) - 1;
    idtp.base = (uint32_t) &idt;

    //tty_printf("ib  dtp.base = %x, idtp.limit = %x\n", idtp.base, idtp.limit); //!!!!

    // Clear out the entire IDT, initializing it to zeros
    memset(&idt, 0, sizeof(struct idt_entry) * IDT_NUM_ENTRIES);

    idt_load(&idtp);

    int32_t i;
    for (i = 0; i < IDT_NUM_ENTRIES; i++) {
        idt[i].handler_lo = 0;
        idt[i].handler_hi = 0;
        idt[i].always0 = 0;
        idt[i].flags = 0;
        idt[i].sel = 0;
    }

    SET_IDT_ENTRY(0);
    SET_IDT_ENTRY(1);
    SET_IDT_ENTRY(2);
    SET_IDT_ENTRY(3);
    SET_IDT_ENTRY(4);
    SET_IDT_ENTRY(5);
    SET_IDT_ENTRY(6);
    SET_IDT_ENTRY(7);
    SET_IDT_ENTRY(8);
    SET_IDT_ENTRY(9);
    SET_IDT_ENTRY(10);
    SET_IDT_ENTRY(11);
    SET_IDT_ENTRY(12);
    SET_IDT_ENTRY(13);
    SET_IDT_ENTRY(14);
    SET_IDT_ENTRY(15);
    SET_IDT_ENTRY(16);
    SET_IDT_ENTRY(17);
    SET_IDT_ENTRY(18);
    SET_IDT_ENTRY(19);
    SET_IDT_ENTRY(20);
    SET_IDT_ENTRY(21);
    SET_IDT_ENTRY(22);
    SET_IDT_ENTRY(23);
    SET_IDT_ENTRY(24);
    SET_IDT_ENTRY(25);
    SET_IDT_ENTRY(26);
    SET_IDT_ENTRY(27);
    SET_IDT_ENTRY(28);
    SET_IDT_ENTRY(29);
    SET_IDT_ENTRY(30);
    SET_IDT_ENTRY(31);

    SET_IDT_ENTRY(32);

    SET_IDT_ENTRY(33);
    SET_IDT_ENTRY(44);
    SET_IDT_ENTRY(47);


    SET_IDT_ENTRY(128); // Need for system calls - int32_t 0x80 , 0x80 = 128 inРІ РІРёРґРµ С‡РёСЃР»Р°

    asm volatile("sti");
}





static interrupt_handler_t interrupt_handlers[IDT_NUM_ENTRIES];

int32_t register_interrupt_handler(uint32_t idt_index, interrupt_handler_t handler) {
    if (idt_index >= IDT_NUM_ENTRIES) {
        return 0;
    }

    if (interrupt_handlers[idt_index] != NULL) {
        return 0;
    }

    interrupt_handlers[idt_index] = handler;
    return 1;
}


static const char *exception_strs[] = {
        //  Intel 64 Manual Volume 2 - Table 6-1 -> Exceptions and Interrupts
        "#DE: Integer Divide-by-Zero Exception",
        "#DB: Debug exception",
        "Non-maskable interrupt",
        "#BP: Breakpoint Exception (INT 3)",
        "#OF: Overflow Exception (INTO instruction)",
        "#BR: Bound-Range Exception (BOUND instruction)",
        "#UD: Invalid opcode exception",
        "#NM: Device-Not-Available Exception",
        "#DF: Double-Fault Exception",
        "Coprocessor segment overrun (reserved in AMD64)",
        "#TS: Invalid-TSS Exception",
        "#NP: Segment-Not-Present Exception",
        "#SS: Stack exception",
        "#GP: General-Protection exception",
        "#PF: Page-Fault exception",
        "(Reserved)",
        "#MF: x87 FPU Floating-Point error",
        "#AC: Alignment-Check exception",
        "#MC: Machine-Check exception",
        "#XM: SIMD Floating-Point exception",
        "#VE: Virtualisation Exception",
        "#CP: Control-Protection Exception"
};


void fault_handler(struct regs *r) {
    multi_task = false;
    uint32_t adr;
    asm volatile("movl %%cr2, %0" : "=r" (adr));

    log("!!!\t\tError: %s", exception_strs[r->idt_index]);
    log("cr2 = %x  r->idt_index = %x eax = %x  ebx = %x" \
                "  ecx = %x  edx = %x  esp = %x  ebp = %x  eip = %x", 
        adr, r->idt_index, r->eax, r->ebx, 
        r->ecx, r->edx, r->esp, r->ebp, r->eip);
    log("cr2 = %d  r->idt_index = %d eax = %d  ebx = %d" \
        "  ecx = %d  edx = %d  esp = %d  ebp = %d  eip = %d", 
        adr, r->idt_index, r->eax, r->ebx, 
        r->ecx, r->edx, r->esp, r->ebp, r->eip);

    tty_printf("\n\t\tError: %s", exception_strs[r->idt_index]);

    tty_printf("\n\t\tSystem Exception. System Halted!\n"    \
        "\tcr2 = %x  r->idt_index = %x eax = %x  ebx = %x\n" \
        "\tecx = %x  edx = %x  esp = %x  ebp = %x  eip = %x\n", 
        adr, r->idt_index, r->eax, r->ebx, 
        r->ecx, r->edx, r->esp, r->ebp, r->eip);
    tty_printf(
        "\tcr2 = %d  r->idt_index = %d eax = %d  ebx = %d\n" \
        "\tecx = %d  edx = %d  esp = %d  ebp = %d  eip = %d\n", 
        adr, r->idt_index, r->eax, r->ebx, 
        r->ecx, r->edx, r->esp, r->ebp, r->eip);
    
    while(1){
        asm volatile("hlt");
    }
}

void irq_handler(struct regs *r) {
    // Blank function pointer
    void (*handler)(struct regs *r);

    // If there's a custom handler to handle the IRQ, handle it
    handler = interrupt_handlers[r->idt_index];
    if (handler) {
        handler(r);
    }

    // If the IDT entry that was invoked was greater than 40, sends an EOI
    // to the slave controller
    if (r->idt_index >= 40) {
        outb(0xA0, 0x20);
    }

    // Sends an EOI to the master interrupt controller
    outb(0x20, 0x20);
}

void run_interrupt_handler(struct regs* r) {
    size_t idt_index = r->idt_index;
    if (idt_index < 32) {
        fault_handler(r);
        return;
    }

    if (idt_index >= 32 && idt_index <= 47) {
        irq_handler(r);
        return;
    }

    if (interrupt_handlers[r->idt_index] != NULL) {
        interrupt_handlers[r->idt_index](r);
    }
}