m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/simulation/modelsim
vcm0_dbg_reset_sync
Z1 !s110 1574005322
!i10b 1
!s100 ?L@^Ln2A29nD39]SSDL9i0
IFAcj3U>mZ?cZm:3@4Z[ez2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1467180046
8D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cm0_dbg_reset_sync.v
FD:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cm0_dbg_reset_sync.v
Z4 L0 23
Z5 OV;L;10.5b;63
r1
!s85 0
31
Z6 !s108 1574005322.000000
!s107 D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cm0_dbg_reset_sync.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cm0_dbg_reset_sync.v|
!i113 1
Z7 o-vlog01compat -work work
Z8 !s92 -vlog01compat -work work +incdir+D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation
Z9 tCvgOpt 0
vcmsdk_ahb_cs_rom_table
R1
!i10b 1
!s100 ^iEHELFecKAV<?^T`ci[f2
IUQMQgZVfIJ<@zB[oTZ>W[3
R2
R0
R3
8D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_cs_rom_table.v
FD:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_cs_rom_table.v
L0 66
R5
r1
!s85 0
31
R6
!s107 D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_cs_rom_table.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_cs_rom_table.v|
!i113 1
R7
R8
R9
vcmsdk_ahb_default_slave
R1
!i10b 1
!s100 m3Cd@AXWG9:D7okE6S1Ii2
IUKDYK3c0e6DjG4P<Zf1R61
R2
R0
R3
8D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_default_slave.v
FD:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_default_slave.v
Z10 L0 31
R5
r1
!s85 0
31
R6
!s107 D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_default_slave.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_default_slave.v|
!i113 1
R7
R8
R9
vcmsdk_ahb_gpio
R1
!i10b 1
!s100 :3PV1A7HLVUDAK2k5L<;N2
IHmmOo?b5ZkIUCgXOk8Vl41
R2
R0
R3
8D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_gpio.v
FD:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_gpio.v
L0 24
R5
r1
!s85 0
31
R6
!s107 D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_gpio.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_gpio.v|
!i113 1
R7
R8
R9
vcmsdk_ahb_ram
Z11 !s110 1574005323
!i10b 1
!s100 GXU`LBaI5kTTgh1dVd5EP1
I`EUnbDAF5d5:a?8G?Y1_f2
R2
R0
R3
8D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_ram.v
FD:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_ram.v
L0 49
R5
r1
!s85 0
31
Z12 !s108 1574005323.000000
!s107 D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_memory_models_defs.v|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_ram.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_ram.v|
!i113 1
R7
R8
R9
vcmsdk_ahb_ram_beh
Z13 !s110 1574005321
!i10b 1
!s100 H0Wd2_ST7W@BgbnKElUjz3
ISlz2=WYL:Sb_dbH^>1hCF2
R2
R0
w1490738928
8D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_ram_beh.v
FD:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_ram_beh.v
Z14 L0 27
R5
r1
!s85 0
31
Z15 !s108 1574005321.000000
!s107 D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_ram_beh.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_ram_beh.v|
!i113 1
R7
R8
R9
vcmsdk_ahb_rom
R11
!i10b 1
!s100 `hAP;W994SJ2mAl43FlkM2
ImdC33=062NXeU@H@6?b]n1
R2
R0
R3
8D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_rom.v
FD:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_rom.v
L0 50
R5
r1
!s85 0
31
R12
!s107 D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_memory_models_defs.v|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_rom.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_rom.v|
!i113 1
R7
R8
R9
vcmsdk_ahb_slave_mux
R13
!i10b 1
!s100 `MXn8Z`?FbR[QLm^hd:aJ2
I[eDnbg6X0b>eaFXhCNXTL1
R2
R0
R3
8D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_slave_mux.v
FD:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_slave_mux.v
Z16 L0 29
R5
r1
!s85 0
31
R15
!s107 D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_slave_mux.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_slave_mux.v|
!i113 1
R7
R8
R9
vcmsdk_ahb_to_apb
R13
!i10b 1
!s100 hL3mP:fecl0gEKf3;=g9^3
I<Wllbc8XEEh]=hCO^jZD^2
R2
R0
R3
8D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_to_apb.v
FD:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_to_apb.v
Z17 L0 32
R5
r1
!s85 0
31
R15
!s107 D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_to_apb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_to_apb.v|
!i113 1
R7
R8
R9
vcmsdk_ahb_to_iop
R13
!i10b 1
!s100 P4Qm<3YfNf:1GlR58e]Rg2
IDo5?M87[OB?>fkFcWBZCZ1
R2
R0
R3
8D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_to_iop.v
FD:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_to_iop.v
Z18 L0 28
R5
r1
!s85 0
31
R15
!s107 D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_to_iop.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_to_iop.v|
!i113 1
R7
R8
R9
vcmsdk_apb_dualtimers
R1
!i10b 1
!s100 o6>3J?kY8Y0c5kngH6X]T1
I3NKSXk50CbUK;IHEaATFS1
R2
R0
R3
8D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_dualtimers.v
FD:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_dualtimers.v
Z19 FD:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_dualtimers_defs.v
Z20 L0 34
R5
r1
!s85 0
31
R6
!s107 D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_dualtimers_defs.v|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_dualtimers.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_dualtimers.v|
!i113 1
R7
R8
R9
vcmsdk_apb_dualtimers_frc
R1
!i10b 1
!s100 bZ`MGdAJc98XmWRzcH>H11
I;H[a@64QBQJ5BEN<=Ykg22
R2
R0
R3
8D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_dualtimers_frc.v
FD:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_dualtimers_frc.v
R19
L0 35
R5
r1
!s85 0
31
R6
!s107 D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_dualtimers_defs.v|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_dualtimers_frc.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_dualtimers_frc.v|
!i113 1
R7
R8
R9
vcmsdk_apb_slave_mux
R13
!i10b 1
!s100 2VHHzVZR0_f`Gc;bai1No1
I1S???3L4M2NBhkA65`CDX3
R2
R0
R3
8D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_slave_mux.v
FD:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_slave_mux.v
R14
R5
r1
!s85 0
31
R15
!s107 D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_slave_mux.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_slave_mux.v|
!i113 1
R7
R8
R9
vcmsdk_apb_subsystem
R13
!i10b 1
!s100 :lQBhdEn9kN2IKFUQ_aQ<0
I@V4m7IPB<E@V65g8]JYiN0
R2
R0
R3
8D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_subsystem.v
FD:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_subsystem.v
R14
R5
r1
!s85 0
31
R15
!s107 D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_subsystem.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_subsystem.v|
!i113 1
R7
R8
R9
vcmsdk_apb_test_slave
R13
!i10b 1
!s100 zjQVGi<:3WoUSW^23d:HU3
IQ:VeL5_UQN@AM;@=A5=kd2
R2
R0
R3
8D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_test_slave.v
FD:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_test_slave.v
Z21 L0 42
R5
r1
!s85 0
31
R15
!s107 D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_test_slave.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_test_slave.v|
!i113 1
R7
R8
R9
vcmsdk_apb_timer
R13
!i10b 1
!s100 R>QzPYo4aNIejk2nY46C@1
I9n@oKahd@hmWhLjA?IBk63
R2
R0
R3
8D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_timer.v
FD:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_timer.v
R21
R5
r1
!s85 0
31
Z22 !s108 1574005320.000000
!s107 D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_timer.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_timer.v|
!i113 1
R7
R8
R9
vcmsdk_apb_uart
Z23 !s110 1574005320
!i10b 1
!s100 YKY2lQ4AmdBJ[<X4;jEcG0
I3Ao1J^E@GoASbN??WP]2]3
R2
R0
w1490745490
8D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_uart.v
FD:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_uart.v
L0 53
R5
r1
!s85 0
31
R22
!s107 D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_uart.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_uart.v|
!i113 1
R7
R8
R9
vcmsdk_apb_watchdog
R1
!i10b 1
!s100 IeWf@]lhZz<zAbYD9:5dX0
I:ATHDI]`n55bHcZ77QME^3
R2
R0
R3
8D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_watchdog.v
FD:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_watchdog.v
Z24 FD:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_watchdog_defs.v
R10
R5
r1
!s85 0
31
R6
!s107 D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_watchdog_defs.v|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_watchdog.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_watchdog.v|
!i113 1
R7
R8
R9
vcmsdk_apb_watchdog_frc
R1
!i10b 1
!s100 `0JoM?i8i4GZnZ<T4LEY=0
IlKHGd]DLIQkPg2[c3OjO11
R2
R0
R3
8D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_watchdog_frc.v
FD:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_watchdog_frc.v
R24
R20
R5
r1
!s85 0
31
R6
!s107 D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_watchdog_defs.v|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_watchdog_frc.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_apb_watchdog_frc.v|
!i113 1
R7
R8
R9
vcmsdk_clkreset
R23
!i10b 1
!s100 ;7^BBeRD95hfVHORZ3jb=3
IIkea0kk]M[V@I@JU@lOaK3
R2
R0
R3
8D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_clkreset.v
FD:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_clkreset.v
R16
R5
r1
!s85 0
31
R22
!s107 D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_clkreset.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_clkreset.v|
!i113 1
R7
R8
R9
vcmsdk_iop_gpio
R23
!i10b 1
!s100 _cIB3nf7KoK]g<A`Biiga3
IBXUP:WTLn8ER]6:=kPTm[3
R2
R0
R3
8D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_iop_gpio.v
FD:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_iop_gpio.v
L0 47
R5
r1
!s85 0
31
R22
!s107 D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_iop_gpio.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_iop_gpio.v|
!i113 1
R7
R8
R9
vcmsdk_mcu
R11
!i10b 1
!s100 VZDnjQ=Ffh8j`jTiUoniB0
I3A_SD<1jBJCPlYU1R8R5W1
R2
R0
w1574004452
8D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_mcu.v
FD:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_mcu.v
R10
R5
r1
!s85 0
31
R12
!s107 D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_memory_models_defs.v|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_mcu_defs.v|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_mcu.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_mcu.v|
!i113 1
R7
R8
R9
vcmsdk_mcu_addr_decode
R11
!i10b 1
!s100 eIJ>lZGPLi:K=K?8IBA1k2
ITiS8;2L^i9gK7zb]X`B@[2
R2
R0
R3
8D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_mcu_addr_decode.v
FD:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_mcu_addr_decode.v
R17
R5
r1
!s85 0
31
R12
!s107 D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_memory_models_defs.v|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_mcu_defs.v|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_mcu_addr_decode.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_mcu_addr_decode.v|
!i113 1
R7
R8
R9
vcmsdk_mcu_clkctrl
R11
!i10b 1
!s100 zK?kU;c0g1fNEk?=P]^PD3
IQ;]z>X3@JA65g4cHz3`U83
R2
R0
R3
8D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_mcu_clkctrl.v
FD:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_mcu_clkctrl.v
R17
R5
r1
!s85 0
31
R12
!s107 D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_memory_models_defs.v|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_mcu_defs.v|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_mcu_clkctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_mcu_clkctrl.v|
!i113 1
R7
R8
R9
vcmsdk_mcu_pin_mux
R23
!i10b 1
!s100 ]kM3dm`^AKlTlMbVfIL1F3
I=]TA`43??;O[[C`4G6b<E1
R2
R0
R3
8D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_mcu_pin_mux.v
FD:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_mcu_pin_mux.v
R16
R5
r1
!s85 0
31
R22
!s107 D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_mcu_pin_mux.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_mcu_pin_mux.v|
!i113 1
R7
R8
R9
vcmsdk_mcu_stclkctrl
R23
!i10b 1
!s100 GBTlUkFe]UO2j6Ji:SdRW3
IkSE=4KG6JIlKiEE:jm=j^2
R2
R0
R3
8D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_mcu_stclkctrl.v
FD:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_mcu_stclkctrl.v
R18
R5
r1
!s85 0
31
R22
!s107 D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_mcu_stclkctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_mcu_stclkctrl.v|
!i113 1
R7
R8
R9
vcmsdk_mcu_sysctrl
R11
!i10b 1
!s100 [5>ijY^B3E8RTN5WOM]VH2
IjjhW@;n@<g1>G7PS;HdoO2
R2
R0
R3
8D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_mcu_sysctrl.v
FD:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_mcu_sysctrl.v
L0 45
R5
r1
!s85 0
31
R12
!s107 D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_memory_models_defs.v|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_mcu_defs.v|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_mcu_sysctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_mcu_sysctrl.v|
!i113 1
R7
R8
R9
vcmsdk_mcu_system
R11
!i10b 1
!s100 GH=j;ESJB7U7z@AZJi@O93
I:jQ[HY^S6_3J3O7H9H:hD3
R2
R0
R3
8D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_mcu_system.v
FD:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_mcu_system.v
R20
R5
r1
!s85 0
31
R12
!s107 D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_memory_models_defs.v|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_mcu_defs.v|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_mcu_system.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_mcu_system.v|
!i113 1
R7
R8
R9
vcmsdk_uart_capture
R23
!i10b 1
!s100 f```A?ASmCj;RVH;DQ`L<2
I7U]^@iRklKXkm?IBBkl=F2
R2
R0
R3
8D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_uart_capture.v
FD:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_uart_capture.v
L0 44
R5
r1
!s85 0
31
R22
!s107 D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_uart_capture.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_uart_capture.v|
!i113 1
R7
R8
R9
vcortexm0_wic
Z25 !s110 1574005319
!i10b 1
!s100 kBCMG0R4_Y6embVOn@=UE3
IONQgDjWS;A1IJNQ<6em>H3
R2
R0
R3
8D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cortexm0_wic.v
FD:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cortexm0_wic.v
L0 26
R5
r1
!s85 0
31
Z26 !s108 1574005319.000000
!s107 D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cortexm0_wic.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cortexm0_wic.v|
!i113 1
R7
R8
R9
vCORTEXM0DAP
R25
!i10b 1
!s100 Mng>S8:UWhbV0=zV5G=l50
Icez10Pz<>PcHC>DQ]7W=W2
R2
R0
R3
8D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/CORTEXM0DAP.v
FD:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/CORTEXM0DAP.v
R4
R5
r1
!s85 0
31
R26
!s107 D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/CORTEXM0DAP.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/CORTEXM0DAP.v|
!i113 1
R7
R8
R9
n@c@o@r@t@e@x@m0@d@a@p
vCORTEXM0DS
R25
!i10b 1
!s100 <]=k?zD7=0flZ>1]`URQK3
IJO=eTMB8Ydj4i=>G2lD0:2
R2
R0
R3
8D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/CORTEXM0DS.v
FD:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/CORTEXM0DS.v
R18
R5
r1
!s85 0
31
R26
!s107 D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/CORTEXM0DS.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/CORTEXM0DS.v|
!i113 1
R7
R8
R9
n@c@o@r@t@e@x@m0@d@s
vcortexm0ds_logic
R25
!i10b 1
!s100 `kd7:9[bc7>J<5C0aOYk:1
I[J<>LQGLUB4_C37IVGlo21
R2
R0
R3
8D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cortexm0ds_logic.v
FD:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cortexm0ds_logic.v
R14
R5
r1
!s85 0
31
Z27 !s108 1574005318.000000
!s107 D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cortexm0ds_logic.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cortexm0ds_logic.v|
!i113 1
R7
R8
R9
vCORTEXM0INTEGRATION
Z28 !s110 1574005318
!i10b 1
!s100 K?FXCFYm==mBz6na4^G<n2
IB7?3Zg9a<`^NEV2IgjJKM0
R2
R0
R3
8D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/CORTEXM0INTEGRATION.v
FD:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/CORTEXM0INTEGRATION.v
R17
R5
r1
!s85 0
31
R27
!s107 D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/CORTEXM0INTEGRATION.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/CORTEXM0INTEGRATION.v|
!i113 1
R7
R8
R9
n@c@o@r@t@e@x@m0@i@n@t@e@g@r@a@t@i@o@n
vM0_Simulation
R28
!i10b 1
!s100 IQF@J7<o8Hg:eEJgGNzgS0
I=5NiK1H?Vd<m3M9j[oOD<0
R2
R0
w1490742042
8D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/M0_Simulation.v
FD:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/M0_Simulation.v
L0 1
R5
r1
!s85 0
31
R27
!s107 D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/M0_Simulation.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/M0_Simulation.v|
!i113 1
R7
R8
R9
n@m0_@simulation
vtb_cmsdk_mcu
R11
!i10b 1
!s100 21Hb@NLO[HSeW;=3;NLGA2
I>1?kB6>HcgQYOWiL[R1CH1
R2
R0
w1490709454
8D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/tb_cmsdk_mcu.v
FD:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/tb_cmsdk_mcu.v
R10
R5
r1
!s85 0
31
R12
!s107 D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_ahb_memory_models_defs.v|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_mcu_defs.v|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/tb_cmsdk_mcu.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation|D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/tb_cmsdk_mcu.v|
!i113 1
R7
R8
R9
