%%  ************    LibreSilicon's StdCellLibrary   *******************
%%
%%  Organisation:   Chipforge
%%                  Germany / European Union
%%
%%  Profile:        Chipforge focus on fine System-on-Chip Cores in
%%                  Verilog HDL Code which are easy understandable and
%%                  adjustable. For further information see
%%                          www.chipforge.org
%%                  there are projects from small cores up to PCBs, too.
%%
%%  File:           StdCellLib/Documents/LaTeX/section-LAT_latches.tex
%%
%%  Purpose:        Section Level File for Standard Cell Library Documentation
%%
%%  ************    LaTeX with circdia.sty package      ***************
%%
%%  ///////////////////////////////////////////////////////////////////
%%
%%  Copyright (c) 2018 - 2021 by
%%                  chipforge <stdcelllib@nospam.chipforge.org>
%%  All rights reserved.
%%
%%      This Standard Cell Library is licensed under the Libre Silicon
%%      public license; you can redistribute it and/or modify it under
%%      the terms of the Libre Silicon public license as published by
%%      the Libre Silicon alliance, either version 1 of the License, or
%%      (at your option) any later version.
%%
%%      This design is distributed in the hope that it will be useful,
%%      but WITHOUT ANY WARRANTY; without even the implied warranty of
%%      MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
%%      See the Libre Silicon Public License for more details.
%%
\section{D-type Latches}

\include{LATN_datasheet} \include{LATP_datasheet}
\include{LATRN_datasheet} \include{LATRP_datasheet}
\include{LATSN_datasheet} \include{LATSP_datasheet}
\include{LATEN_datasheet} \include{LATEP_datasheet}
\include{LATERN_datasheet} \include{LATERP_datasheet}
\include{LATESN_datasheet} \include{LATESP_datasheet}
\include{LATEEN_datasheet} \include{LATEEP_datasheet}
\include{LATEERN_datasheet} \include{LATEERP_datasheet}
\include{LATEESN_datasheet} \include{LATEESP_datasheet}
