head	1.1;
branch	1.1.1;
access;
symbols
	iMx6-1_01:1.1.1.1
	iMx6-1_00:1.1.1.1
	iMx6-0_99:1.1.1.1
	iMx6-0_98:1.1.1.1
	iMx6-0_97:1.1.1.1
	iMx6-0_96-1_4_2_12:1.1.1.1
	iMx6-0_96:1.1.1.1
	iMx6-0_90-1_4_2_11:1.1.1.1
	iMx6-0_95:1.1.1.1
	iMx6-0_94:1.1.1.1
	iMx6-0_93:1.1.1.1
	iMx6-0_92:1.1.1.1
	iMx6-0_91:1.1.1.1
	iMx6-0_90-1_4_2_10:1.1.1.1
	iMx6-0_90:1.1.1.1
	iMx6-0_87-1_4_2_9:1.1.1.1
	iMx6-0_89:1.1.1.1
	iMx6-0_87-1_4_2_8:1.1.1.1
	iMx6-0_88:1.1.1.1
	iMx6-0_87-1_4_2_7:1.1.1.1
	iMx6-0_87:1.1.1.1
	iMx6-0_82-1_4_2_6:1.1.1.1
	iMx6-0_86:1.1.1.1
	iMx6-0_82-1_4_2_5:1.1.1.1
	iMx6-0_85:1.1.1.1
	iMx6-0_82-1_4_2_4:1.1.1.1
	iMx6-0_84:1.1.1.1
	iMx6-0_83:1.1.1.1
	iMx6-0_82-1_4_2_3:1.1.1.1
	iMx6-0_82:1.1.1.1
	iMx6-0_81:1.1.1.1
	iMx6-0_80-1_4_2_2:1.1.1.1
	iMx6-0_80-1_4_2_1:1.1.1.1
	iMx6-0_80:1.1.1.1
	iMx6-0_79:1.1.1.1
	SMP:1.1.1.1.0.2
	SMP_bp:1.1.1.1
	iMx6-0_78:1.1.1.1
	iMx6-0_77:1.1.1.1
	iMx6-0_76:1.1.1.1
	iMx6-0_75:1.1.1.1
	Vendor:1.1.1;
locks; strict;
comment	@# @;


1.1
date	2017.01.20.01.46.49;	author jballance;	state Exp;
branches
	1.1.1.1;
next	;
commitid	SZe1LdhMuDPoaECz;

1.1.1.1
date	2017.01.20.01.46.49;	author jballance;	state Exp;
branches;
next	;
commitid	SZe1LdhMuDPoaECz;


desc
@@



1.1
log
@Initial revision
@
text
@/* Copyright 2017 Castle Technology Ltd
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */
/*
 * Copyright (c) 2011-2012, Freescale Semiconductor, Inc.
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without modification,
 * are permitted provided that the following conditions are met:
 *
 * o Redistributions of source code must retain the above copyright notice, this list
 *   of conditions and the following disclaimer.
 *
 * o Redistributions in binary form must reproduce the above copyright notice, this
 *   list of conditions and the following disclaimer in the documentation and/or
 *   other materials provided with the distribution.
 *
 * o Neither the name of Freescale Semiconductor, Inc. nor the names of its
 *   contributors may be used to endorse or promote products derived from this
 *   software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
 * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
 * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */
/*!
 * @@file buffers.h
 * @@definitions for ALL buffer memory space regions used by sdk drivers
 */
#ifndef __BUFFERS_H
#define __BUFFERS_H

#define IPU_DEFAULT_WORK_CLOCK 270000000   /*264000000*/

#define HDMI_AUDIO_BUF_START  0x4fff0000
#define HDMI_AUDIO_BUF_END    0x4fff4000

#define CH23_EBA0       (IPU_DMA_MEMORY_START + 0x00000000)
#define CH23_EBA1       (IPU_DMA_MEMORY_START + 0x00400000)
#define CH27_EBA0       (IPU_DMA_MEMORY_START + 0x00800000)
#define CH27_EBA1       (IPU_DMA_MEMORY_START + 0x00C00000)
//#define CH28_EBA0     (IPU_DMA_MEMORY_START + 0x01000000)
//#define CH28_EBA1     (IPU_DMA_MEMORY_START + 0x01400000)
//#define CH0_EBA0      (IPU_DMA_MEMORY_START + 0x01800000)
//#define CH0_EBA1      (IPU_DMA_MEMORY_START + 0x01C00000)
//
///*for dual video playback*/
//#define IPU1_CH23_EBA0        CH23_EBA0
//#define IPU1_CH23_EBA1        CH23_EBA1
//#define IPU2_CH23_EBA0        CH27_EBA0
//#define IPU2_CH23_EBA1        CH27_EBA1
//
//// for video playback after resizing&rotation
//#define CH22_EBA0     (IPU_DMA_MEMORY_START + 0x01800000)
//#define CH22_EBA1     (IPU_DMA_MEMORY_START + 0x01C00000)
//
//#define CH21_EBA0     (IPU_DMA_MEMORY_START + 0x02000000)
//#define CH21_EBA1     (IPU_DMA_MEMORY_START + 0x02400000)
//#define CH20_EBA0     (IPU_DMA_MEMORY_START + 0x02800000)
//#define CH20_EBA1     (IPU_DMA_MEMORY_START + 0x02C00000)
//
///* put the TWO video instance on different CS to
//   improve the performance.
// */
//#define VPU_WORK_BUFFERS        (0x44100000)
//#define VIDEO_BUFFERS_START     (0x48000000)
//#define VIDEO_BUFFERS_END       (0x4FFFFFFF)
//
///*OCRAM partition table*/
//#define VPU_SEC_AXI_START     0x00910000
//#define VPU_SEC_AXI_END               0x0091FFFF
//
///* OCRAM ADMA buffer */
//#define USDHC_ADMA_BUFFER1 0x00907000
//#define USDHC_ADMA_BUFFER2 0x00908000
//#define USDHC_ADMA_BUFFER3 0x00909000
//#define USDHC_ADMA_BUFFER4 0x0090A000
//
//// USB buffers
//#define QH_BUFFER               0x00908000  // internal RAM
//#define TD_BUFFER               0x00908200  // internal RAM
//
//#define SATA_PROTOCOL_BUFFER_BASE 0x0090a000
//#define SATA_PROTOCOL_BUFFER_SIZE 0x1000
//#define SATA_TRANSFER_BUFFER_BASE 0x0090c000

#endif
@


1.1.1.1
log
@Initial import of iMx6 HAL
@
text
@@
