
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.13

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: mem[0][7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[0][7]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ mem[0][7]$_DFFE_PP_/CK (DFF_X1)
     1    1.00    0.01    0.08    0.08 ^ mem[0][7]$_DFFE_PP_/Q (DFF_X1)
                                         mem[0][7] (net)
                  0.01    0.00    0.08 ^ _614_/B (MUX2_X1)
     1    1.37    0.01    0.03    0.12 ^ _614_/Z (MUX2_X1)
                                         _147_ (net)
                  0.01    0.00    0.12 ^ mem[0][7]$_DFFE_PP_/D (DFF_X1)
                                  0.12   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ mem[0][7]$_DFFE_PP_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.12   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_data[1] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
     5   12.12    0.02    0.12    0.12 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
                                         rd_ptr[0] (net)
                  0.02    0.00    0.12 ^ _977_/A (HA_X1)
     1    1.84    0.01    0.03    0.16 ^ _977_/CO (HA_X1)
                                         _556_ (net)
                  0.01    0.00    0.16 ^ _562_/A (INV_X1)
     2    6.12    0.01    0.01    0.17 v _562_/ZN (INV_X1)
                                         _537_ (net)
                  0.01    0.00    0.17 v _968_/CI (FA_X1)
     2   20.73    0.03    0.12    0.29 v _968_/S (FA_X1)
                                         net6 (net)
                  0.03    0.00    0.29 v _574_/A (BUF_X2)
     5   12.72    0.01    0.04    0.34 v _574_/Z (BUF_X2)
                                         _286_ (net)
                  0.01    0.00    0.34 v _575_/A (INV_X1)
     2    3.75    0.01    0.02    0.36 ^ _575_/ZN (INV_X1)
                                         _287_ (net)
                  0.01    0.00    0.36 ^ _578_/A3 (NAND4_X1)
     1    1.20    0.01    0.03    0.38 v _578_/ZN (NAND4_X1)
                                         _290_ (net)
                  0.01    0.00    0.38 v _579_/B (MUX2_X1)
     1    6.45    0.01    0.07    0.45 v _579_/Z (MUX2_X1)
                                         _291_ (net)
                  0.01    0.00    0.45 v _580_/A (BUF_X8)
     6   42.78    0.01    0.03    0.49 v _580_/Z (BUF_X8)
                                         _292_ (net)
                  0.01    0.00    0.49 v _581_/A (BUF_X16)
    10   59.03    0.01    0.03    0.52 v _581_/Z (BUF_X16)
                                         _293_ (net)
                  0.01    0.00    0.52 v _583_/A2 (NOR2_X4)
    10   62.33    0.07    0.09    0.61 ^ _583_/ZN (NOR2_X4)
                                         net10 (net)
                  0.08    0.02    0.63 ^ _871_/A1 (NOR2_X1)
     1    1.46    0.02    0.01    0.64 v _871_/ZN (NOR2_X1)
                                         net13 (net)
                  0.02    0.00    0.64 v output13/A (BUF_X1)
     1    0.34    0.00    0.03    0.67 v output13/Z (BUF_X1)
                                         rd_data[1] (net)
                  0.00    0.00    0.67 v rd_data[1] (out)
                                  0.67   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  0.13   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_data[1] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
     5   12.12    0.02    0.12    0.12 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
                                         rd_ptr[0] (net)
                  0.02    0.00    0.12 ^ _977_/A (HA_X1)
     1    1.84    0.01    0.03    0.16 ^ _977_/CO (HA_X1)
                                         _556_ (net)
                  0.01    0.00    0.16 ^ _562_/A (INV_X1)
     2    6.12    0.01    0.01    0.17 v _562_/ZN (INV_X1)
                                         _537_ (net)
                  0.01    0.00    0.17 v _968_/CI (FA_X1)
     2   20.73    0.03    0.12    0.29 v _968_/S (FA_X1)
                                         net6 (net)
                  0.03    0.00    0.29 v _574_/A (BUF_X2)
     5   12.72    0.01    0.04    0.34 v _574_/Z (BUF_X2)
                                         _286_ (net)
                  0.01    0.00    0.34 v _575_/A (INV_X1)
     2    3.75    0.01    0.02    0.36 ^ _575_/ZN (INV_X1)
                                         _287_ (net)
                  0.01    0.00    0.36 ^ _578_/A3 (NAND4_X1)
     1    1.20    0.01    0.03    0.38 v _578_/ZN (NAND4_X1)
                                         _290_ (net)
                  0.01    0.00    0.38 v _579_/B (MUX2_X1)
     1    6.45    0.01    0.07    0.45 v _579_/Z (MUX2_X1)
                                         _291_ (net)
                  0.01    0.00    0.45 v _580_/A (BUF_X8)
     6   42.78    0.01    0.03    0.49 v _580_/Z (BUF_X8)
                                         _292_ (net)
                  0.01    0.00    0.49 v _581_/A (BUF_X16)
    10   59.03    0.01    0.03    0.52 v _581_/Z (BUF_X16)
                                         _293_ (net)
                  0.01    0.00    0.52 v _583_/A2 (NOR2_X4)
    10   62.33    0.07    0.09    0.61 ^ _583_/ZN (NOR2_X4)
                                         net10 (net)
                  0.08    0.02    0.63 ^ _871_/A1 (NOR2_X1)
     1    1.46    0.02    0.01    0.64 v _871_/ZN (NOR2_X1)
                                         net13 (net)
                  0.02    0.00    0.64 v output13/A (BUF_X1)
     1    0.34    0.00    0.03    0.67 v output13/Z (BUF_X1)
                                         rd_data[1] (net)
                  0.00    0.00    0.67 v rd_data[1] (out)
                                  0.67   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  0.13   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.12499327957630157

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6296

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
9.332042694091797

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8912

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[4][1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
   0.12    0.12 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
   0.03    0.16 ^ _977_/CO (HA_X1)
   0.01    0.17 v _562_/ZN (INV_X1)
   0.12    0.29 v _968_/S (FA_X1)
   0.04    0.34 v _574_/Z (BUF_X2)
   0.02    0.36 ^ _575_/ZN (INV_X1)
   0.03    0.38 v _578_/ZN (NAND4_X1)
   0.07    0.45 v _579_/Z (MUX2_X1)
   0.03    0.49 v _580_/Z (BUF_X8)
   0.03    0.52 v _581_/Z (BUF_X16)
   0.05    0.57 ^ _716_/ZN (OAI21_X4)
   0.07    0.63 v _718_/Z (MUX2_X1)
   0.00    0.63 v mem[4][1]$_DFFE_PP_/D (DFF_X1)
           0.63   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ mem[4][1]$_DFFE_PP_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.63   data arrival time
---------------------------------------------------------
           0.33   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: mem[0][7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[0][7]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ mem[0][7]$_DFFE_PP_/CK (DFF_X1)
   0.08    0.08 ^ mem[0][7]$_DFFE_PP_/Q (DFF_X1)
   0.03    0.12 ^ _614_/Z (MUX2_X1)
   0.00    0.12 ^ mem[0][7]$_DFFE_PP_/D (DFF_X1)
           0.12   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ mem[0][7]$_DFFE_PP_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.12   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.6670

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.1330

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
19.940030

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.38e-03   1.13e-04   1.11e-05   1.51e-03  35.3%
Combinational          1.32e-03   1.43e-03   1.75e-05   2.77e-03  64.7%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.71e-03   1.54e-03   2.86e-05   4.27e-03 100.0%
                          63.3%      36.0%       0.7%
