Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,15
design__inferred_latch__count,0
design__instance__count,5447
design__instance__area,83050.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.001876701950095594
power__switching__total,0.0003238615463487804
power__leakage__total,0.0000034866920941567514
power__total,0.00220405007712543
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2784084430687054
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.27603453637473757
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.09320150470751229
timing__setup__ws__corner:nom_fast_1p32V_m40C,7.090964460760776
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.093202
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,17.197468
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.31899736532966577
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.31641909432666027
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5613223378322162
timing__setup__ws__corner:nom_slow_1p08V_125C,0.6326903624534109
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.561322
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,10.388183
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.293028914982338
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2903387334952853
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2694977095543243
timing__setup__ws__corner:nom_typ_1p20V_25C,4.725595160049201
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.269498
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,13.830386
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2784084430687054
clock__skew__worst_setup,0.27603453637473757
timing__hold__ws,0.09320150470751229
timing__setup__ws,0.6326903624534109
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.093202
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,10.388183
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 419.52 313.74
design__core__bbox,2.88 3.78 416.64 309.96
design__io,45
design__die__area,131620
design__core__area,126685
design__instance__count__stdcell,5447
design__instance__area__stdcell,83050.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.655567
design__instance__utilization__stdcell,0.655567
design__rows,81
design__rows:CoreSite,81
design__sites,69822
design__sites:CoreSite,69822
design__instance__count__class:buffer,1
design__instance__area__class:buffer,9.072
design__instance__count__class:inverter,167
design__instance__area__class:inverter,938.045
design__instance__count__class:sequential_cell,667
design__instance__area__class:sequential_cell,31465.3
design__instance__count__class:multi_input_combinational_cell,3398
design__instance__area__class:multi_input_combinational_cell,33325.1
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,1074
design__instance__area__class:timing_repair_buffer,16070.1
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,115156
design__violations,0
design__instance__count__class:clock_buffer,113
design__instance__area__class:clock_buffer,1025.14
design__instance__count__class:clock_inverter,27
design__instance__area__class:clock_inverter,217.728
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,820
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,6101
route__net__special,2
route__drc_errors__iter:0,3087
route__wirelength__iter:0,127713
route__drc_errors__iter:1,1254
route__wirelength__iter:1,126262
route__drc_errors__iter:2,1238
route__wirelength__iter:2,125943
route__drc_errors__iter:3,218
route__wirelength__iter:3,125269
route__drc_errors__iter:4,41
route__wirelength__iter:4,125232
route__drc_errors__iter:5,14
route__wirelength__iter:5,125221
route__drc_errors__iter:6,8
route__wirelength__iter:6,125218
route__drc_errors__iter:7,0
route__wirelength__iter:7,125213
route__drc_errors,0
route__wirelength,125213
route__vias,32239
route__vias__singlecut,32239
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,810.705
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,525
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,525
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,525
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,525
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000120761
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000125805
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000520693
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000125805
design_powergrid__voltage__worst,0.0000125805
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000125805
design_powergrid__drop__worst__net:VPWR,0.0000120761
design_powergrid__voltage__worst__net:VGND,0.0000125805
design_powergrid__drop__worst__net:VGND,0.0000125805
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000057899999999999996215245372244151411678103613667190074920654296875
ir__drop__worst,0.00001209999999999999934657303468643618771238834597170352935791015625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
