# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2009 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
# Date created = 12:50:15  September 21, 2015
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		parallel_dds_test_signal_generation_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone III"
set_global_assignment -name DEVICE AUTO
set_global_assignment -name TOP_LEVEL_ENTITY parallel_dds_test_signal_generation
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "9.0 SP2"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "12:50:15  SEPTEMBER 21, 2015"
set_global_assignment -name LAST_QUARTUS_VERSION "9.0 SP2"
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_global_assignment -name VERILOG_INPUT_VERSION SYSTEMVERILOG_2005
set_global_assignment -name VERILOG_SHOW_LMF_MAPPING_MESSAGES OFF
set_global_assignment -name ADD_DEFAULT_PINS_TO_SIMULATION_OUTPUT_WAVEFORMS OFF
set_global_assignment -name SIMULATION_MODE FUNCTIONAL
set_global_assignment -name RTLV_GROUP_COMB_LOGIC_IN_CLOUD ON
set_global_assignment -name VERILOG_FILE ../rtl/advanced_dds/cosrom_generic.v
set_global_assignment -name VERILOG_FILE ../rtl/advanced_dds/dsp_DSP48E1.v
set_global_assignment -name VERILOG_FILE ../rtl/advanced_dds/DSP48E1.v
set_global_assignment -name QIP_FILE ../rtl/quartus_9_special_rtl/altera_cosrom_generic_megafunction.qip
set_global_assignment -name VERILOG_FILE ../rtl/advanced_dds/cos_int.v
set_global_assignment -name VERILOG_FILE ../rtl/advanced_dds/cosrom_w_explicit_block_ram.v
set_global_assignment -name VERILOG_FILE ../rtl/advanced_dds/sincos_w_block_ram_megacore.v
set_global_assignment -name VERILOG_FILE ../rtl/parallel_dds_test_signal_generation.v
set_global_assignment -name VERILOG_FILE ../rtl/multiple_parallel_advanced_dds.v
set_global_assignment -name VECTOR_WAVEFORM_FILE "d:\\avsoc\\edevel00393_avsoc_hps\\tsbs\\common_rtl_library\\tsb\\ip\\sim\\parallel_dds_test_signal_generation.vwf"
set_global_assignment -name SEARCH_PATH "d:\\avsoc\\edevel00393_avsoc_hps\\tsbs\\common_rtl_library\\tsb\\ip\\rtl/"
set_global_assignment -name SEARCH_PATH "d:\\avsoc\\edevel00393_avsoc_hps\\tsbs\\common_rtl_library\\tsb\\ip\\rtl\\advanced_dds"
set_global_assignment -name INCREMENTAL_VECTOR_INPUT_SOURCE parallel_dds_test_signal_generation.vwf