# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../seven-segment display.srcs/sources_1/new/Anode_Driver_unit.vhd" \
"../../../../seven-segment display.srcs/sources_1/new/MUX_8_1.vhd" \
"../../../../seven-segment display.srcs/sources_1/new/Multiple_Hex_to_7_segment_display.vhd" \
"../../../../seven-segment display.srcs/sources_1/new/compute_current_anode.vhd" \
"../../../../seven-segment display.srcs/sources_1/new/frequency_divider.vhd" \
"../../../../seven-segment display.srcs/sources_1/new/hex_to_7_decoder.vhd" \
"../../../../seven-segment display.srcs/sources_1/new/set_anodes.vhd" \
"../../../../seven-segment display.srcs/sources_1/new/seven_segment_controller.vhd" \
"../../../../seven-segment display.srcs/sim_1/new/seven_segment_controller_tb.vhd" \

# Do not sort compile order
nosort
