library ieee;
use ieee.std_logic_1164.all;
library work;
use work.Gates.all;

entity MUX_2x1 is
port (in0, in1, S: in std_logic; Y0: out std_logic);
end entity MUX_2x1;

architecture Struct of MUX_2x1 is
signal AND_out1, AND_out2, S_bar : std_logic;

component INVERTER is
port (A: in std_logic; Y: out std_logic);
end component;

begin
  --component instances
  NOT1 : INVERTER port map (A => S, Y => S_bar);
  AND1 : AND_2 port map (A => in0, B => S_bar, Y => AND_out1);
  NOR2 : AND_2 port map (A=> in1, B => S, Y => AND_out2);
  end Struct;