// Seed: 3042301312
module module_0 (
    input tri0 id_0,
    input tri  id_1
);
  always if (1) @(id_0 or posedge id_1 or -1 or -1) $clog2(8);
  ;
  always_latch @* disable id_3;
endmodule
module module_1 #(
    parameter id_1  = 32'd69,
    parameter id_15 = 32'd10,
    parameter id_23 = 32'd60,
    parameter id_9  = 32'd90
) (
    output wand id_0,
    input tri _id_1,
    input wor id_2,
    input wire id_3,
    output uwire id_4,
    output wand id_5,
    input wand id_6,
    output tri id_7,
    output supply1 id_8,
    output supply0 _id_9,
    input tri id_10[id_15 : id_9],
    output uwire id_11,
    input tri id_12,
    input uwire id_13,
    output tri0 id_14,
    input wire _id_15,
    input tri0 id_16,
    output supply0 id_17,
    input wand id_18,
    input wire id_19,
    output tri1 id_20,
    input wor id_21,
    output logic id_22,
    input wor _id_23
);
  assign id_22 = id_21;
  always id_22 = id_21;
  assign id_22 = id_15;
  wire [id_23 : id_1] id_25;
  module_0 modCall_1 (
      id_2,
      id_10
  );
  assign modCall_1.id_3 = 0;
endmodule
