// Seed: 1485573267
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    output tri0 id_2,
    output uwire id_3
);
  assign id_3 = id_0 == id_0;
endmodule
module module_0 #(
    parameter id_1 = 32'd4
) (
    input tri id_0,
    input tri0 _id_1,
    input tri0 id_2,
    output logic id_3,
    input tri1 id_4,
    output supply0 id_5,
    input tri0 id_6,
    output wand id_7,
    input wor id_8,
    input tri id_9,
    input wand id_10,
    input supply1 id_11,
    input uwire id_12,
    input tri1 id_13,
    output supply1 id_14,
    output wand id_15
);
  logic [id_1 : 1] module_1;
  wire [1 : -1  |  1] id_17;
  initial begin : LABEL_0
    id_3 <= id_10;
  end
  module_0 modCall_1 (
      id_6,
      id_5,
      id_15,
      id_5
  );
  assign modCall_1.id_2 = 0;
endmodule
