XL
H 9 areas 47 global symbols
M lcc95640
S _NR13_REG Ref0000
S _NR22_REG Ref0000
S _NR31_REG Ref0000
S _NR14_REG Ref0000
S _NR23_REG Ref0000
S _NR32_REG Ref0000
S _NR41_REG Ref0000
S _NR50_REG Ref0000
S _NR24_REG Ref0000
S _NR33_REG Ref0000
S _NR42_REG Ref0000
S _NR51_REG Ref0000
S _NR34_REG Ref0000
S _NR43_REG Ref0000
S _NR52_REG Ref0000
S _NR44_REG Ref0000
S _LYC_REG Ref0000
S _rand Ref0000
S __cpu Ref0000
S _HDMA1_REG Ref0000
S _HDMA2_REG Ref0000
S _HDMA3_REG Ref0000
S _waitpad Ref0000
S _SCX_REG Ref0000
S _HDMA4_REG Ref0000
S _IE_REG Ref0000
S _IF_REG Ref0000
S _SCY_REG Ref0000
S _HDMA5_REG Ref0000
S _sys_time Ref0000
S __io_in Ref0000
S __io_out Ref0000
S _SB_REG Ref0000
S _SC_REG Ref0000
S _LCDC_REG Ref0000
S _BCPD_REG Ref0000
S __io_status Ref0000
S _initarand Ref0000
S _P1_REG Ref0000
S _RP_REG Ref0000
S _plot Ref0000
S _LY_REG Ref0000
S _OCPD_REG Ref0000
S _BCPS_REG Ref0000
S _arand Ref0000
S _TIMA_REG Ref0000
S _WX_REG Ref0000
S _puts Ref0000
S _WY_REG Ref0000
S _OBP0_REG Ref0000
S _DMA_REG Ref0000
S _OBP1_REG Ref0000
S _waitpadup Ref0000
S _OCPS_REG Ref0000
S _SVBK_REG Ref0000
S _TAC_REG Ref0000
S _BGP_REG Ref0000
S _KEY1_REG Ref0000
S _STAT_REG Ref0000
S _NR10_REG Ref0000
S _TMA_REG Ref0000
S _NR11_REG Ref0000
S _DIV_REG Ref0000
S _NR12_REG Ref0000
S _NR21_REG Ref0000
S _NR30_REG Ref0000
S _VBK_REG Ref0000
A _CODE size 164 flags 0
S _main Def0000
A _DATA size A2 flags 0
S _seed Def00A0
S _accua Def0050
S _accu Def0000
A _OVERLAY size 0 flags 0
A _ISEG size 0 flags 0
A _BSEG size 0 flags 0
A _XSEG size 0 flags 0
A _GSINIT size 0 flags 0
A _GSFINAL size 0 flags 0
A _HOME size 0 flags 0
T 00 00 C5 E8 F7 F8 08 36 00 F8 08 7E FE 50 CA
R 00 00 00 00
T 0D 00 31 00 11 00 00 F8 08 6E 26 00 19 5D 54 3E
R 00 00 00 00 00 02 00 00 00 05 01 00
T 1B 00 00 12 11 50 00 F8 08 6E 26 00 19 5D 54 3E
R 00 00 00 00 00 05 01 00
T 29 00 00 12 F8 08 34 C3 07 00 21 35 01 E5 CD
R 00 00 00 00 00 08 00 00 00 0B 00 00
T 36 00 00 00 E8 02 21 42 01 E5 CD 00 00 E8 02 3E
R 00 00 00 00 02 02 2F 00 00 07 00 00 02 0B 2F 00
T 44 00 FF F5 33 CD 00 00 E8 01 CD 00 00 F0 00 00
R 00 00 00 00 02 06 16 00 02 0B 34 00 0B 0E 3E 00
T 51 00 21 A0 00 22 36 00 21 53 01 E5 CD 00 00 E8
R 00 00 00 00 00 03 01 00 00 09 00 00 02 0D 2F 00
T 5F 00 02 3E FF F5 33 CD 00 00 E8 01 CD 00 00 F0
R 00 00 00 00 02 08 16 00 02 0D 34 00
T 6D 00 00 00 47 0E 00 48 06 00 21 A0 00 7E B0 22
R 00 00 00 00 0B 02 3E 00 00 0B 01 00
T 7A 00 7E B1 77 2B 2A 66 6F E5 CD 00 00 E8 02 CD
R 00 00 00 00 02 0B 25 00
T 88 00 00 00 F8 08 73 CD 00 00 F8 07 73 23 7E FE
R 00 00 00 00 02 02 11 00 02 08 2C 00
T 96 00 50 D2 D5 00 11 00 00 6E 26 00 19 7D 54 F8
R 00 00 00 00 00 04 00 00 00 07 01 00
T A4 00 02 22 72 2B 5E 23 56 1A 23 77 7E C6 01 4F
R 00 00 00 00
T B2 00 2B 2B 5E 23 56 79 12 F8 06 71 3E 90 96 47
R 00 00 00 00
T C0 00 3E 00 F5 33 3E 01 F5 33 78 F5 33 23 23 7E
R 00 00 00 00
T CE 00 F5 33 CD 00 00 E8 04 F8 07 7E FE 50 D2
R 00 00 00 00 02 05 28 00
T DB 00 1C 01 11 50 00 6E 26 00 19 7D 54 F8 00 22
R 00 00 00 00 00 02 00 00 00 05 01 00
T E9 00 72 2B 5E 23 56 1A 23 77 7E C6 01 4F 2B 2B
R 00 00 00 00
T F7 00 5E 23 56 79 12 F8 05 71 3E 90 96 47 23 23
R 00 00 00 00
T 05 01 7E C6 50 4F 3E 00 F5 33 3E 02 F5 33 78 F5
R 00 00 00 00
T 13 01 33 79 F5 33 CD 00 00 E8 04 F8 06 7E FE 90
R 00 00 00 00 02 07 28 00
T 21 01 CA 31 01 F8 05 7E FE 90 C2 2E 01 18 03 C3
R 00 00 00 00 00 03 00 00 00 0B 00 00
T 2F 01 87 00 E8 09 C1 C9 47 65 74 74 69 6E 67 20
R 00 00 00 00 00 02 00 00
T 3D 01 73 65 65 64 00 50 75 73 68 20 61 6E 79 20
R 00 00 00 00
T 4B 01 6B 65 79 20 28 31 29 00 50 75 73 68 20 61
R 00 00 00 00
T 59 01 6E 79 20 6B 65 79 20 28 32 29 00
R 00 00 00 00
