#ifndef __HAILO15_PIXEL_MUX_DRIVER__
#define __HAILO15_PIXEL_MUX_DRIVER__

#define PIXEL_MUX_CFG_OFFSET 0x2c
#define ISP0_STREAM0_OFFSET 0x30
#define ISP0_STREAM1_OFFSET 0x34
#define ISP0_STREAM2_OFFSET 0x38
#define ISP1_STREAM0_OFFSET 0x3c
#define ISP1_STREAM1_OFFSET 0x40
#define ISP1_STREAM2_OFFSET 0x44
#define VISION_CLOCK_CONF_OFFSET 0x4c
#define VISION_SUBSYS_ASF_INT_MASK_OFFSET 0x50
#define VISION_ASF_INT_FATAL_MASK_OFFSET 0x80
#define VISION_ASF_INT_NONFATAL_MASK_OFFSET 0x88
#define VISION_SUBSYS_ERR_INT_MASK_OFFSET 0x90
#define VISION_SUBSYS_ERR_INT_AGG_MASK_OFFSET 0xc4
#define VISION_BUFFER_READY_AP_INT_MASK_OFFSET 0x60

#define P2A0_2_SW_DBG_P2A1_2_CSIRX0_ISP0_2_CSIRX0_ISP1_2_SW_DBG 0xc0e
#define P2A0_2_CSIRX0_P2A1_2_CSIRX1_ISP0_2_SW_DBG_ISP1_2_SW_DBG 0xd88
#define ENABLE_VC_0_DT_RAW_10 0x159
#define ENABLE_VC_0_DT_RAW_12 0x161
#define ENABLE_VC_1_DT_RAW_12 0x163
#define ENABLE_VC_2_DT_RAW_12 0x165
#define DISABLE_VC_4_DT_DISABLE 0x1fe
#define ENABLE_ISP_VCLK_CSIRX0_VCLK_CSIRX0_XTAL_ISP_HCLK_CSIRX0_HCLK 0xd3
#define ENABLE_CSIRX0_VCLK_CSIRX1_VCLK_CSIRX0_XTAL_CSIRX0_HCLK_CSIRX1_HCLK_CSIRX1_XTAL \
	0x596

#endif // __HAILO15_PIXEL_MUX_DRIVER__