/*****************************************************************************/
/* Passive/active buffer c4 from Burn's thesis                               */
/*****************************************************************************/
module c4;

delay envdelay  = <32,48>;
delay gatedelay = <8,12>;

input li = {false,envdelay};
input ri = {true,envdelay};
output lo = {false,gatedelay};
output ro = {true,gatedelay};

process lapbctrl;
*[ [li+]; (lo+ || ro-); [li- & ri-]; (lo- || ro+); [ri+] ]
endprocess

process left;
*[ [ro-]; ri-; [ro+]; ri+ ]
endprocess

process right;
*[ li+; [lo+]; li-; [lo-] ]
endprocess

endmodule
