<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Aamir Irfan Portfolio</title>
  <link href="https://cdn.jsdelivr.net/npm/prismjs/themes/prism-tomorrow.css" rel="stylesheet" />
  <style>
    body {
      margin: 0;
      font-family: 'Segoe UI', sans-serif;
      background-color: #0d0d0d;
      color: white;
      text-align: justify;
    }
    header {
      background-color: #1a1a1a;
      padding: 2rem;
      text-align: center;
      border-bottom: 2px solid red;
    }
    header h1 {
      margin: 0;
      font-size: 2.5rem;
    }
    nav a {
      color: red;
      margin: 0 1rem;
      text-decoration: none;
    }
    .container {
      padding: 2rem;
      max-width: 1000px;
      margin: auto;
    }
    .project-summary {
      background-color: #1a1a1a;
      padding: 1rem;
      margin-bottom: 1rem;
      border-left: 4px solid red;
    }
    .project-links a {
      margin-right: 1rem;
      color: red;
      text-decoration: none;
      font-weight: bold;
    }
    .project-links a:hover {
      text-decoration: underline;
    }
    .category-nav {
      margin-bottom: 15px;
    }

    .category-nav button {
      margin: 5px;
      padding: 8px 12px;
      background: #007acc;
      color: white;
      border: none;
      border-radius: 5px;
      cursor: pointer;
    }

    .category-nav button:hover {
      background: rgb(255, 0, 0);
    }

    .project-category {
      margin-top: 40px;
    }

    .project-summary {
      background: #f9f9f9;
      padding: 15px;
      margin-bottom: 15px;
      border-radius: 8px;
    }

    .skills-used {
      margin-top: 8px;
      display: flex;
      gap: 10px;
      align-items: center;
    }

    #projects {
      color: black; /* Or your preferred dark text color */
    }

    .project-summary h3,
    .project-summary p,
    .project-summary a {
      color: black;
    }


    .skills-grid {
      display: grid;
      grid-template-columns: repeat(6, 1fr); /* 5 per row */
      gap: 20px;
      text-align: center;
    }

    .icon-item {
      display: flex;
      flex-direction: column;
      align-items: center;
    }

    .icon-small {
      width: 75px;
      height: 75px;
      object-fit: contain; /* keeps icons proportional */
    }

    .icon-item span {
      margin-top: 8px;
      font-size: 14px;
      color: #fff; /* adjust to your theme */
    }

    /* Responsive: fewer per row on small screens */
    @media (max-width: 768px) {
      .skills-grid {
        grid-template-columns: repeat(3, 1fr);
      }
    }

    @media (max-width: 480px) {
      .skills-grid {
        grid-template-columns: repeat(2, 1fr);
      }
    }


    /* Splash screen styles */
    #splash-screen {
      position: fixed;
      top: 0;
      left: 0;
      width: 100%;
      height: 100%;
      background: #0d0d0d;
      display: flex;
      flex-direction: column;
      justify-content: center;
      align-items: center;
      z-index: 1000;
    }
    #splash-screen img {
      width: 250px;
      height: 250px;
      border-radius: 50%;
      border: 3px solid red;
      margin-bottom: 1rem;
      object-fit: cover;   /* Crop to fill circle */
    }

        /* Animate the dots */
    .loading .dots {
      display: inline-block;
    }

    @keyframes dotPulse {
      0% { content: ""; }
      25% { content: "."; }
      50% { content: ".."; }
      75% { content: "..."; }
      100% { content: ""; }
    }

    /* Use a pseudo-element for animation */
    .loading .dots::after {
      content: "";
      animation: dotPulse 1s infinite steps(4);
    }

    .download-btn {
      display: inline-block;
      padding: 8px 14px;
      margin: 6px 4px;
      background: #007acc;
      color: #fff;
      text-decoration: none;
      border-radius: 6px;
      font-weight: 500;
      transition: background 0.3s;
    }
    .download-btn:hover {
      background: rgb(255, 0, 0);
    }

  </style>
</head>
<body>
  
  <!-- Splash Screen -->
  
  <div id="splash-screen">
    <img src="assets/Aamir_Pic.jpg" alt="Your Photo" />
    <h1>Aamir Irfan</h1>
    <h2 class="loading">Loading<span class="dots">...</span></h2>
  </div>

  <!-- Header Including Introduction + Navigation Bar. -->
  
  <header style="display:none;">
    <h1>Hey, I am Aamir Irfan ðŸ‘‹</h1>
    <br>
    <nav>
      <a href="index.html#about">About</a>
      <a href="index.html#projects">Projects (List View)</a>
      <a href="projects.html">Projects (Explorative View)</a>
      <a href="index.html#contact">Contact</a>
      <a href="index.html#resume">Resume</a>
      <a href="https://github.com/Aamir-Ir" target="_blank" rel="noopener">GitHub</a>
    </nav>
  </header>

    <!-- About Me Section Detailing my interests + skills. -->

  <div class="container" style="display:none;">
    <section id="about">
      <h2>About Me</h2>
      <p>I am a skilled <b>Computer Engineer</b> with experience across a wide range of fields, including <b>software development</b>, <b>full-stack engineering</b>, and <b>embedded systems</b>. I hold a <b>B.Eng in Computer Engineering</b> from the University of Guelph and thrive on <b>solving complex problems</b> and bringing innovative ideas to life. I am always exploring new technologies, adapting to challenges, and continuously refining my skills. This portfolio showcases some of my most impactful projects, detailing both the <b>technical implementation</b> and the <b>real-world impact</b> they have delivered.</p>
      
      <h4>Programming Skills Utilized in my Projects:</h4>
      
      <div class="skills-grid">
        
        <div class="icon-item">
          <img src="assets/C_Programming_Language.svg.png" alt="C" class="icon-small" />
          <span>C</span>
        </div>
        
        <div class="icon-item">
          <img src="assets/Python-logo-notext.svg.png" alt="Python" class="icon-small" />
          <span>Python</span>
        </div>
        
        <div class="icon-item">
          <img src="assets/SQL2.png" alt="SQL" class="icon-small" />
          <span>SQL</span>
        </div>
        
        <div class="icon-item">
          <img src="assets/riscv-logo.png" alt="RISC-V" class="icon-small" />
          <span>RISC-V Architecture</span>
        </div>

        <div class="icon-item">
          <img src="assets/HTML_2.png" alt="HTML" class="icon-small" />
          <span>HTML</span>
        </div>
        
        <div class="icon-item">
          <img src="assets/CSSS.png" alt="CSS" class="icon-small"/>
          <span>CSS</span>
        </div>
        
        <div class="icon-item">
          <img src="assets/C++_Programming_Language.svg.png" alt="C++" class="icon-small" />
          <span>C++</span>
        </div>
        
        <div class="icon-item">
          <img src="assets/Java.webp" alt="Java" class="icon-small" />
          <span>Java</span>
        </div>
        
        <div class="icon-item">
          <img src="assets/VHDL.png" alt="VHDL" class="icon-small" />
          <span>VHDL Programming</span>
        </div>

        <div class="icon-item">
          <img src="assets/Arm_Assembly.svg" alt="ARM" class="icon-small" />
          <span>ARM Architecture</span>
        </div>

        <div class="icon-item">
          <img src="assets/JavaScript.png" alt="JavaScript" class="icon-small" />
          <span>JavaScript</span>
        </div>
        
        <div class="icon-item">
          <img src="assets/MATLAB.png" alt="MATLAB" class="icon-small" />
          <span>MATLAB</span>
        </div>
      </div>
    </section>

    <section id="projects">
      <h2 style="color: rgb(255, 255, 255);">Project Summaries</h2>
      
        <!-- Navigation Buttons -->
        <div class="category-nav">
          <button onclick="document.getElementById('fullstack').scrollIntoView({behavior: 'smooth'})">Full-Stack</button>
          <button onclick="document.getElementById('embedded').scrollIntoView({behavior: 'smooth'})">Embedded</button>
          <button onclick="document.getElementById('professional_development').scrollIntoView({behavior: 'smooth'})">Professional Development</button>
        </div>

      <!-- FULL STACK Projects showcased in List format.-->
      <div id="fullstack" class="project-category">
        <h3 style="color: rgb(255, 255, 255);">Full-Stack Projects</h3>
        
        <!-- 1st Project (FS1).-->

        <div class="project-summary">
          <h4>AI Art Gallery Platform (Full-Stack Web Application)</h4>
          <p>Built a full-stack modern web application that allows users to <b>generate AI artwork, create accounts, post images, browse community content, and manage profiles</b>. Developed using a production-grade architecture with <b>Next.js (App Router)</b>, <b>React</b>, <b>Vite</b>, and <b>Supabase</b> as the backend for authentication, storage, and database services.</p>
          <p>I implemented a secure backend using <b>Supabase Row-Level Security (RLS)</b>, custom <b>authorization policies</b>, and optimized SQL queries. The platform uses <b>Supabase Edge Functions</b> and <b>API routes</b> for handling image uploads, feed retrieval, and user interaction data. Deployed on <b>Vercel</b> with CI/CD integration, route caching strategies, and performance optimizations for fast global loading.</p>
          <p>Key features include <b>real-time database subscriptions</b>,<b>infinite-scroll feed</b>, <b>debounced search</b>, authenticated posting, and a responsive UI built with <b>Tailwind CSS</b>. This project demonstrates hands-on experience building a scalable, secure, and modern cloud-native application from scratch.</p>
          <p><b>Key Skills:</b> JavaScript | Next.js | Vite | React | HTML | CSS | Supabase | Row-Level Security (RLS) | Auth Policies | SQL | API Routes | Edge Functions | Vercel Deployment | Git | CI/CD | Full-Stack Web Development</p>
          <div class="skills-used">
            <img src="assets/JavaScript.png" alt="JavaScript" class="icon-small">
            <img src="assets/Nextjs" alt="Next.js" class="icon-small">
            <img src="assets/Vite.jpg" alt="React" class="icon-small">
            <img src="assets/React_Logo_SVG.svg.png" alt="Vite" class="icon-small">
            <img src="assets/HTML_1.png" alt="HTML" class="icon-small">
            <img src="assets/CSS.png" alt="CSS" class="icon-small">
            <img src="assets/Supabase.png" alt="Supabase" class="icon-small">
            <img src="assets/SQL2.png" alt="SQL" class="icon-small">
            <img src="assets/VSCode.png" alt="VSCode" class="icon-small">
            <img src="assets/git.jpeg" alt="Git" class="icon-small">
          </div>
          <br>
          <div class="project-links">
            <a href="projects.html#AI_Art_Gallery">View Details</a>
            <a href="https://aiartgallery-artintel.vercel.app/" target="_blank" rel="noopener">Live Project</a>
          </div>
        </div>

        <!-- 2nd Project (FS2).-->

        <div class="project-summary">
          <h4>Inventory Management Application (Full-Stack Website Built for <a href="https://thccanada.com/" target="_blank" rel="noopener">Client</a>)</h4>
          <p>Developed a full-stack website for a <b><a href="https://thccanada.com/" target="_blank" rel="noopener">client's company (Total Health Centre Canada)</a></b> to <b>track raw & packaging materials</b> and <b>manage customer service requests</b>. I collaborated closely with the client, gathering requirements and holding regular meetings to review progress and incorporate feedback <b>(Agile Development)</b>. The application was deployed internally, with the IT manager overseeing database monitoring and support. This system <b>eliminated 2+ hours of manual counting per day for 20+ employees</b>, enabling continuous, error-free tracking and improving overall operational efficiency.</p>
          <p><b>Key Skills:</b> Python | JavaScript | HTML | CSS | Flask | SQL | Visual Studio Code | Microsoft SQL Server Management Studio | SQL Server Express | Git.</p>
          <div class="skills-used">
            <img src="assets/Python-logo-notext.svg.png" alt="Python" class="icon-small">
            <img src="assets/JavaScript.png" alt="JavaScript" class="icon-small">
            <img src="assets/HTML_1.png" alt="HTML" class="icon-small">
            <img src="assets/CSS.png" alt="CSS" class="icon-small">
            <img src="assets/Flask_logo.svg" alt="Flask" class="icon-small">
            <img src="assets/SQL2.png" alt="SQL" class="icon-small">
            <img src="assets/VSCode.png" alt="VSCode" class="icon-small">
            <img src="assets/git.jpeg" alt="Git" class="icon-small">
            <img src="assets/SSMS.jpg" alt="SSMS" class="icon-small">
            <img src="assets/SQL-Server-Exp.webp" alt="SQL Server Express" width="150" height="85">
          </div>
          <br>
          <div class="project-links">
            <a href="projects.html#Inventory_Management_Application">View Details</a>
            <a href="https://github.com/Aamir-Ir/Inventory-Management-Application" target="_blank" rel="noopener">GitHub</a>
          </div>
        </div>

        <!-- 3rd Project (FS3).-->

        <div class="project-summary">
          <h4>User Management Application (Full-Stack Website for <a href="https://www.thereenagroup.com/" target="_blank" rel="noopener">Client</a>)</h4>
          <p>Full-Stack website developed for a  <b><a href="https://www.thereenagroup.com/" target="_blank" rel="noopener">client's holding company (Reena Enterprises Limited)</a></b> to track all company users, the devices they are assigned, and the software they have access to for daily tasks. After understanding the clientâ€™s requirements, I held regular meetings to provide updates and incorporate feedback while developing key features <b>(Agile Development)</b>. The website was deployed on the company's local host server, enabling the IT team to efficiently monitor assignments for <b>over 100 employees</b>, reduce manual tracking by several hours per check-up, and maintain clear records of software and device allocations across all divisions, improving overall organizational efficiency and minimizing errors.</p>
          <p><b>Key Skills:</b> Python | JavaScript | HTML | CSS | Flask | SQL | Visual Studio Code | Microsoft SQL Server Management Studio | SQL Server Express | Git.</p>
          <div class="skills-used">
            <img src="assets/Python-logo-notext.svg.png" alt="Python" class="icon-small">
            <img src="assets/JavaScript.png" alt="JavaScript" class="icon-small">
            <img src="assets/HTML_1.png" alt="HTML" class="icon-small">
            <img src="assets/CSS.png" alt="CSS" class="icon-small">
            <img src="assets/Flask_logo.svg" alt="Flask" class="icon-small">
            <img src="assets/SQL2.png" alt="SQL" class="icon-small">
            <img src="assets/VSCode.png" alt="VSCode" class="icon-small">
            <img src="assets/git.jpeg" alt="Git" class="icon-small">
            <img src="assets/SSMS.jpg" alt="SSMS" class="icon-small">
            <img src="assets/SQL-Server-Exp.webp" alt="SQL Server Express" width="150" height="85">
          </div>
          <br>
          <div class="project-links">
            <a href="projects.html#User_Management_Application">View Details</a>
            <a href="https://github.com/Aamir-Ir/User_Management_Application" target="_blank" rel="noopener">GitHub</a>
          </div>
        </div>

        <!-- 4th Project (FS4).-->

        <div class="project-summary">
          <h4>Molecule Visualization Application (Full-Stack Website For Training)</h4>
          <p>Full-Stack website developed as a training project by parsing chemical compounds from molecular data. I created a <b>library in C</b> and invoked its functions with <b>Python</b> to generate molecule objects, storing the information in a <b>SQL database using SQLite</b>. The frontend displays molecules using <b>Scalable Vector Graphics (SVG)</b>, with shapes generated by solving mathematical formulas. All requirements and key features were self-designed <b>(Waterfall Software Development Life Cycle)</b>. Through this project, I gained hands-on experience in full-stack development, database management, and basic internet server protocols, while strengthening problem-solving and technical integration skills.</p>
          <p><b>Key Skills:</b> C | Python | JavaScript | HTML | CSS | SQL | Visual Studio Code | Git.</p>
          <div class="skills-used">
            <img src="assets/C_Programming_Language.svg.png" alt="C" class="icon-small">
            <img src="assets/Python-logo-notext.svg.png" alt="Python" class="icon-small">
            <img src="assets/JavaScript.png" alt="JavaScript" class="icon-small">
            <img src="assets/HTML_1.png" alt="HTML" class="icon-small">
            <img src="assets/CSS.png" alt="CSS" class="icon-small">
            <img src="assets/SQL2.png" alt="SQL" class="icon-small">
            <img src="assets/VSCode.png" alt="VSCode" class="icon-small">
            <img src="assets/git.jpeg" alt="Git" class="icon-small">
          </div>
          <br>
          <div class="project-links">
            <a href="projects.html#Molecule_Viz_App">View Details</a>
            <a href="https://github.com/Aamir-Ir/Molecule-Visualization-Application" target="_blank" rel="noopener">GitHub</a>
          </div>
        </div>

        <!-- 5th Project (FS5).-->

        <div class="project-summary">
          <h4>Personal Portfolio Website</h4>
          <p>Full-Stack website developed as a personal portfolio to showcase my projects, the technologies I used, and detailed explanations of their development process. This site demonstrates my ability to design, implement, and communicate complex solutions, while highlighting the real-world impact of my work on clients and the community.</p>
          <p><b>Key Skills:</b> JavaScript | HTML | CSS | Visual Studio Code | Git.</p>
          <div class="skills-used">
            <img src="assets/JavaScript.png" alt="JavaScript" class="icon-small">
            <img src="assets/HTML_1.png" alt="HTML" class="icon-small">
            <img src="assets/CSS.png" alt="CSS" class="icon-small">
            <img src="assets/VSCode.png" alt="VSCode" class="icon-small">
            <img src="assets/git.jpeg" alt="Git" class="icon-small">
          </div>
          <br>
          <div class="project-links">
            <a href="projects.html#Portfolio_App">View Details</a>
            <a href="https://github.com/Aamir-Ir/Aamir-Ir.github.io" target="_blank" rel="noopener">GitHub</a>
          </div>
        </div>
      </div>

      <!-- EMBEDDED Projects -->

      <div id="embedded" class="project-category">
        <h3 style="color: rgb(255, 255, 255);">Embedded Projects</h3>

        <!-- 1st Project (EM1).-->

        <div class="project-summary">
          <h4>RISC-V Interpreter</h4>
          <p>RISC-V instruction set simulator developed in <b>Python</b> to help beginners understand the workings of a <b>5-stage single-cycle processor</b>. The interpreter correctly executes a subset of RISC-V instructions including <b>ADD, SUB, LW, SW, BEQ, JAL</b>, while <b>simulating registers, memory, and program flow</b>. By providing detailed execution metrics such as <b>instruction count, cycle count, and CPI</b>, this tool enables learners to visualize processor behavior, experiment with RISC-V programs, and gain hands-on experience with low-level instruction execution, memory management, and control flow in a simplified yet accurate environment.</p>
          <p><b>Key Skills:</b> Python | RISC-V | Visual Studio Code.</p>
          <div class="skills-used">
            <img src="assets/Python-logo-notext.svg.png" alt="C" class="icon-small">
            <img src="assets/riscv-logo.png" alt="RISC-V" height="50">
            <img src="assets/VSCode.png" alt="VSCode" class="icon-small">
          </div>
          <br>
          <div class="project-links">
            <a href="projects.html#RISC_V">View Details</a>
            <a href="https://github.com/Aamir-Ir/RISC-V_Interpreter" target="_blank" rel="noopener">GitHub</a>
          </div>
        </div>

        <!-- Computer Organization Concepts (COC).-->

        <h4 style="color: rgb(255, 255, 255);">Computer Organization Projects</h4>

        <!-- Computer Organization Concepts 4 (COC4).-->

        <div class="project-summary">
          <h4>CPU Creation for Register Transfer Level Design - Implementation of a Full Central Processing Unit with Full Datapath + Control Unit Capable of handling Register-Type & Instruction-Type Assembly Instructions (ALU + Memory + Control Unit) (Hierarchical Design) (NEXYS-3 Board)</h4>
          <p>Designed and implemented a complete 16-bit Central Processing Unit (CPU) with full datapath and control unit using <b>Hierarchical VHDL design</b>. The CPU supports both Register-Type and Instruction-Type assembly instructions, incorporating a register file, <b>16-bit Arithmetic Logic Unit (ALU)</b> with full-adder, AND, and OR modules. Behavioral simulations were performed via a VHDL test bench to verify functionality, followed by deployment and successful execution on a <b>NEXYS-3 FPGA board</b>, with inputs and outputs mapped to switches and LEDs. <b>This project demonstrates proficiency in low-level digital design, hierarchical module integration, and hands-on FPGA implementation.</b></p>
          <p><b>Key Skills:</b> VHDL | Xilinx Vivado | FPGA | Full CPU Design | RTL Implementation | Datapath + Control Unit.</p>
          <div class="skills-used">
            <img src="assets/VHDL.png" alt="C" class="icon-small">
            <img src="assets/Xilinx_Vivado.jpg" alt="Xilinx_Vivado" class="icon-small">
          </div>
          <br>
          <div class="project-links">
            <a href="projects.html#Full_CPU">View Details</a>
            <a href="https://github.com/Aamir-Ir/VHDL_Achievements/tree/main/VHDL%20-%20Advanced/CPU%20Design%202" target="_blank" rel="noopener">GitHub</a>
          </div>
        </div>

        <!-- Computer Organization Concepts 3 (COC3).-->

        <div class="project-summary">
          <h4>CPU Datapath Creation for Register Transfer Level Design Part 1 - Implementation of a Register File + Arithmetic Logic Unit (ALU) with Hierarchical Design (NEXYS-3 Board)</h4>
          <p>Developed a <b>16-bit Register File and Arithmetic Logic Unit (ALU)</b> using <b>hierarchical VHDL design</b>, including <b>Full-Adder, AND, and OR modules</b>. Conducted <b>behavioral simulations</b> through a <b>VHDL testbench</b> to validate functionality, then deployed and tested the design on a <b>NEXYS-3 FPGA board</b> with mapped switches and LEDs. This project provided hands-on experience in <b>Register Transfer Level (RTL) design</b>, <b>digital logic implementation</b>, and <b>FPGA-based hardware testing</b>, demonstrating the ability to translate theoretical designs into functional hardware.</p>
          <p><b>Key Skills:</b> VHDL | Xilinx Vivado | FPGA | Datapath Design | Memory | RTL Implementation.</p>
          <div class="skills-used">
            <img src="assets/VHDL.png" alt="C" class="icon-small">
            <img src="assets/Xilinx_Vivado.jpg" alt="Xilinx_Vivado" class="icon-small">
          </div>
          <br>
          <div class="project-links">
            <a href="projects.html#Full_CPU_1">View Details</a>
            <a href="https://github.com/Aamir-Ir/VHDL_Achievements/tree/main/VHDL%20-%20Advanced/CPU%20Design%201" target="_blank" rel="noopener">GitHub</a>
          </div>
        </div>

        <!-- Computer Organization Concepts 2 (COC2).-->

        <div class="project-summary">
          <h4>Implementation of a Arithmetic Logic Unit (ALU) with Hierarchical Design (NEXYS-3 Board)</h4>
          <p>Designed and implemented a <b>16-bit Arithmetic Logic Unit (ALU)</b> using <b>hierarchical VHDL design</b>, including <b>Full-Adder, AND, and OR modules</b>. Conducted <b>behavioral simulations</b> with a <b>VHDL testbench</b> to validate functionality, then deployed the ALU on a <b>NEXYS-3 FPGA board</b> with mapped switches and LEDs. This project provided hands-on experience in <b>digital logic design</b>, <b>hardware verification</b>, and <b>FPGA implementation</b>, demonstrating the ability to convert theoretical designs into functional hardware components.</p>
          <p><b>Key Skills:</b> VHDL | Xilinx Vivado | FPGA | ALU Implementation.</p>
          <div class="skills-used">
            <img src="assets/VHDL.png" alt="C" class="icon-small">
            <img src="assets/Xilinx_Vivado.jpg" alt="Xilinx_Vivado" class="icon-small">
          </div>
          <br>
          <div class="project-links">
            <a href="projects.html#16_bit_alu">View Details</a>
            <a href="https://github.com/Aamir-Ir/VHDL_Achievements/tree/main/VHDL%20-%20Advanced/ALU" target="_blank" rel="noopener">GitHub</a>
          </div>
        </div>

        <!-- Computer Organization Concepts 1 (COC1).-->

        <div class="project-summary">
          <h4>Implementation of a Register File & Memory on FPGA (NEXYS-3 Board)</h4>
          <p>Designed and implemented a <b>Register File and Memory block</b> on a <b>NEXYS-3 FPGA board</b> using <b>hierarchical VHDL design</b>. The memory supported multiple read/write modes (<b>Write-first, Read-first, No Change</b>) and was validated through <b>behavioral simulation</b> with a <b>VHDL testbench</b>. Deployed the design on the FPGA with mapped switches and LEDs, gaining practical experience in <b>memory architecture, digital logic design, and FPGA implementation</b>.</p>
          <p><b>Key Skills:</b> VHDL | Xilinx Vivado | FPGA | Register File Design | Memory Architectures (Write-First, Read-First, No-Change).</p>
          <div class="skills-used">
            <img src="assets/VHDL.png" alt="C" class="icon-small">
            <img src="assets/Xilinx_Vivado.jpg" alt="Xilinx_Vivado" class="icon-small">
          </div>
          <br>
          <div class="project-links">
            <a href="projects.html#Reg_Mem">View Details</a>
            <a href="https://github.com/Aamir-Ir/VHDL_Achievements/tree/main/VHDL%20-%20Advanced/Different%20Memory%20Configurations/Sources" target="_blank" rel="noopener">GitHub</a>
          </div>
        </div>

        <!-- Reconfigurable Computing Systems (RCSC).-->

        <h4 style="color: rgb(255, 255, 255);">Reconfigurable Computing Systems Concepts</h4>

        <!-- Reconfigurable Computing Systems 3 (RCSC3).-->

        <div class="project-summary">
          <h4>Design of a Central Processing Unit (CPU) containing a 4-Bit Arithmetic Logic Unit, Control Unit, register file, with 7-Segment Decoder for 7-Segment Display (NEXYS-3 Board)</h4>
          <p>Designed and implemented a <b>Central Processing Unit (CPU)</b> on a <b>NEXYS-3 FPGA board</b> featuring a <b>4-bit Arithmetic Logic Unit (ALU)</b>, <b>Control Unit</b>, and <b>Register File</b> with <b>SIMD (Single Instruction, Multiple Data)</b> capabilities. Integrated a <b>7-segment decoder</b> to display outputs on a seven-segment display. The project utilized <b>hierarchical VHDL design</b> and was validated through <b>behavioral simulation</b> using a VHDL testbench. Deployed the CPU on the FPGA with mapped switches and LEDs, gaining hands-on experience in <b>digital design, processor architecture, and FPGA implementation</b>.</p>
          <p><b>Key Skills:</b> VHDL | Xilinx Vivado | FPGA | Full CPU Design | Datapath + Control Unit | Register File | SIMD Architecture | DeBounce Circuit.</p>
          <div class="skills-used">
            <img src="assets/VHDL.png" alt="C" class="icon-small">
            <img src="assets/Xilinx_Vivado.jpg" alt="Xilinx_Vivado" class="icon-small">
          </div>
          <br>
          <div class="project-links">
            <a href="projects.html#SIMD_CPU">View Details</a>
            <a href="https://github.com/Aamir-Ir/VHDL_Achievements/tree/main/VHDL%20-%20Intermediate/SIMD%20Strcuture%20-%20ALU%20%2B%20Control%20Unit" target="_blank" rel="noopener">GitHub</a>
          </div>
        </div>

        <!-- Reconfigurable Computing Systems 2 (RCSC2).-->

        <div class="project-summary">
          <h4>Design of a 4-Bit Arithmetic Logic Unit with 7-Segment Decoder for 7-Segment Display (NEXYS-3 Board)</h4>
          <p>Designed and implemented a <b>4-bit Arithmetic Logic Unit (ALU)</b> on a <b>NEXYS-3 FPGA board</b> using <b>2's complement arithmetic</b>, with outputs displayed on a seven-segment display. Developed all source files in <b>VHDL (.vhd)</b> and validated functionality through a <b>behavioral simulation testbench</b>. Deployed the ALU on the FPGA, mapping inputs to switches and outputs to LEDs, gaining practical experience in <b>digital design, hardware description languages, and FPGA implementation</b>.</p>
          <p><b>Key Skills:</b> VHDL | Xilinx Vivado | FPGA | ALU Implementation.</p>
          <div class="skills-used">
            <img src="assets/VHDL.png" alt="C" class="icon-small">
            <img src="assets/Xilinx_Vivado.jpg" alt="Xilinx_Vivado" class="icon-small">
          </div>
          <br>
          <div class="project-links">
            <a href="projects.html#ALU_7Segs">View Details</a>
            <a href="https://github.com/Aamir-Ir/VHDL_Achievements/tree/main/VHDL%20-%20Intermediate/4%20Bit%20ALU" target="_blank" rel="noopener">GitHub</a>
          </div>
        </div>

        <!-- Rcongfigurable Computing Systems 1 (RCSC1).-->

        <div class="project-summary">
          <h4>Design of a 6-Bit Full Adder with 7-Segment Decoder for 7-Segment Display (NEXYS-3 Board)</h4>
          <p>Designed and implemented a <b>6-bit Full Adder</b> on a <b>NEXYS-3 FPGA board</b> using <b>2's complement arithmetic</b>, with outputs displayed on a seven-segment display. Developed all source files in <b>VHDL (.vhd)</b> and verified functionality through a <b>behavioral simulation testbench</b>. Deployed the circuit on the FPGA, mapping inputs to switches and outputs to LEDs, gaining hands-on experience in <b>digital logic design, hierarchical hardware modeling, and FPGA implementation</b>.</p>
          <p><b>Key Skills:</b> VHDL | Xilinx Vivado | FPGA | Ripple Carry Adder.</p>
          <div class="skills-used">
            <img src="assets/VHDL.png" alt="C" class="icon-small">
            <img src="assets/Xilinx_Vivado.jpg" alt="Xilinx_Vivado" class="icon-small">
          </div>
          <br>
          <div class="project-links">
            <a href="projects.html#6BitAdder">View Details</a>
            <a href="https://github.com/Aamir-Ir/VHDL_Achievements/tree/main/VHDL%20-%20Intermediate/6%20-%20Bit%20Adder" target="_blank" rel="noopener">GitHub</a>
          </div>
        </div>

        <!-- Digital Logic Concepts (DLC).-->

        <h4 style="color: rgb(255, 255, 255);">Digital Logic Concepts</h4>

        <!-- Digital Logic Concepts 7 (DLC 7).-->

        <div class="project-summary">
          <h4>Design of a Arithmetic Logic Unit (NEXYS-3 Board)</h4>
          <p>Designed and implemented a <b>4-bit Arithmetic Logic Unit (ALU)</b> on a <b>NEXYS-3 FPGA board</b> using <b>hierarchical VHDL design</b>. Developed all source files in <b>VHDL (.vhd)</b> and verified functionality with a <b>behavioral simulation testbench</b>. The ALU was deployed on the FPGA, mapping inputs to switches and outputs to LEDs, providing practical experience in <b>digital logic design, hierarchical hardware modeling, and FPGA deployment</b>.</p>
          <p><b>Key Skills:</b> VHDL | Xilinx ISE Design Suite | FPGA | ALU Implementation.</p>
          <div class="skills-used">
            <img src="assets/VHDL.png" alt="C" class="icon-small">
            <img src="assets/Xilinx_ISE.jpg" alt="Xilinx_ISE" class="icon-small">
          </div>
          <br>
          <div class="project-links">
            <a href="projects.html#ALU_2">View Details</a>
            <a href="https://github.com/Aamir-Ir/VHDL_Achievements/tree/main/VHDL%20-%20Beginner/ALU" target="_blank" rel="noopener">GitHub</a>
          </div>
        </div>

        <!-- Digital Logic Concepts 6 (DLC 6).-->

        <div class="project-summary">
          <h4>Design of a Sequence Recognizer Circuit using a Sequential Circuit (NEXYS-3 Board)</h4>
          <p>Developed a <b>sequence recognizer circuit</b> on a <b>NEXYS-3 FPGA board</b> using a <b>Moore state machine</b> written in <b>VHDL (.vhd)</b>. Integrated a <b>clock-driven design with a debouncer circuit</b> to ensure smooth and accurate state transitions. Verified functionality through a <b>behavioral simulation testbench</b>, then deployed on hardware by mapping inputs to switches and outputs to LEDs. Strengthened skills in <b>sequential circuit design, finite state machines, and FPGA-based digital systems</b>.</p>
          <p><b>Key Skills:</b> VHDL | Xilinx ISE Design Suite | FPGA | Moore Machine | DeBounce Circuit.</p>
          <div class="skills-used">
            <img src="assets/VHDL.png" alt="C" class="icon-small">
            <img src="assets/Xilinx_ISE.jpg" alt="Xilinx_ISE" class="icon-small">
          </div>
          <br>
          <div class="project-links">
            <a href="projects.html#Sequential">View Details</a>
            <a href="https://github.com/Aamir-Ir/VHDL_Achievements/tree/main/VHDL%20-%20Beginner/Sequence%20Recognizer" target="_blank" rel="noopener">GitHub</a>
          </div>
        </div>

        <!-- Digital Logic Concepts 5 (DLC5).-->

        <div class="project-summary">
          <h4>Design of a 4-Bit Full Adder with 7-Segment Decoder for 7-Segment Display (NEXYS-3 Board)</h4>
          <p>Designed a <b>4-bit full adder</b> on a <b>NEXYS-3 FPGA board</b> using <b>2â€™s complement inputs</b> with the output displayed on a <b>seven-segment decoder circuit</b>. Implemented the logic in <b>VHDL (.vhd)</b>, verified correctness through a <b>behavioral simulation testbench</b>, and deployed on hardware by mapping inputs to switches and outputs to LEDs. Gained experience in <b>adder design, binary arithmetic, and FPGA-based hardware implementation</b>.</p>
          <p><b>Key Skills:</b> VHDL | Xilinx ISE Design Suite | FPGA.</p>
          <div class="skills-used">
            <img src="assets/VHDL.png" alt="C" class="icon-small">
            <img src="assets/Xilinx_ISE.jpg" alt="Xilinx_ISE" class="icon-small">
          </div>
          <br>
          <div class="project-links">
            <a href="projects.html#FA">View Details</a>
            <a href="https://github.com/Aamir-Ir/VHDL_Achievements/tree/main/VHDL%20-%20Beginner/Full%20Adder_Subtractor%20(4%20Bit)" target="_blank" rel="noopener">GitHub</a>
          </div>
        </div>

        <!-- Digital Logic Concepts 4 (DLC4).-->

        <div class="project-summary">
          <h4>Design of a 7-Segment Decoder for 7-Segment Display (NEXYS-3 Board)</h4>
          <p>Designed a <b>seven-segment display circuit</b> on a <b>NEXYS-3 FPGA board</b> that takes <b>4-bit inputs</b> and displays numbers from <b>0 to 15</b>. Implemented the design in <b>VHDL (.vhd)</b>, verified functionality using a <b>behavioral simulation testbench</b>, and deployed on hardware by mapping inputs to switches and outputs to LEDs. Gained experience in <b>digital display systems, binary-to-decimal decoding, and FPGA-based circuit design</b>.</p>
          <p><b>Key Skills:</b> VHDL | Xilinx ISE Design Suite | FPGA.</p>
          <div class="skills-used">
            <img src="assets/VHDL.png" alt="C" class="icon-small">
            <img src="assets/Xilinx_ISE.jpg" alt="Xilinx_ISE" class="icon-small">
          </div>
          <br>
          <div class="project-links">
            <a href="projects.html#7Seg_1">View Details</a>
            <a href="https://github.com/Aamir-Ir/VHDL_Achievements/tree/main/VHDL%20-%20Beginner/Seven%20Segment%20Display" target="_blank" rel="noopener">GitHub</a>
          </div>
        </div>

        <!-- Digital Logic Concepts 3 (DLC3).-->

        <div class="project-summary">
          <h4>Comparator Combinational Circuit Logic Design (NEXYS-3 Board)</h4>
          <p>Designed a <b>comparator circuit</b> on a <b>NEXYS-3 FPGA board</b> to determine which binary input stream was larger. Implemented the design in <b>VHDL (.vhd)</b>, validated functionality through a <b>behavioral simulation testbench</b>, and deployed on hardware by mapping inputs to switches and outputs to LEDs. Strengthened skills in <b>combinational logic, FPGA prototyping, and digital comparison circuits</b>.</p>
          <p><b>Key Skills:</b> VHDL | Xilinx ISE Design Suite | FPGA.</p>
          <div class="skills-used">
            <img src="assets/VHDL.png" alt="C" class="icon-small">
            <img src="assets/Xilinx_ISE.jpg" alt="Xilinx_ISE" class="icon-small">
          </div>
          <br>
          <div class="project-links">
            <a href="projects.html#comparator">View Details</a>
            <a href="https://github.com/Aamir-Ir/VHDL_Achievements/tree/main/VHDL%20-%20Beginner/Comparator%20Combinational%20Circuit" target="_blank" rel="noopener">GitHub</a>
          </div>
        </div>

        <!-- Digital Logic Concepts 2 (DLC2).-->

        <div class="project-summary">
          <h4>Combinational Logic Design (NEXYS-3 Board)</h4>
          <p>Developed a <b>multi-output combinational logic circuit</b> derived from a Boolean function using the <b>schematic capture tool</b> in Xilinx ISE Design Suite. Created a <b>VHDL testbench</b> for behavioral simulation to verify correctness, then deployed the design on a <b>NEXYS-3 FPGA board</b> by mapping inputs to switches and outputs to LEDs. Gained experience in <b>Boolean function implementation, simulation, and FPGA-based verification</b>.</p>
          <p><b>Key Skills:</b> VHDL | Xilinx ISE Design Suite | FPGA | Schematic Capture Tool.</p>
          <div class="skills-used">
            <img src="assets/VHDL.png" alt="C" class="icon-small">
            <img src="assets/Xilinx_ISE.jpg" alt="Xilinx_ISE" class="icon-small">
          </div>
          <br>
          <div class="project-links">
            <a href="projects.html#Combo">View Details</a>
            <a href="https://github.com/Aamir-Ir/VHDL_Achievements/tree/main/VHDL%20-%20Beginner/Simple%20Combinational%20Circuit" target="_blank" rel="noopener">GitHub</a>
          </div>
        </div>

        <!-- Digital Logic Concepts 1 (DLC1).-->

        <div class="project-summary">
          <h4>Simple Boolean Circuit (NEXYS-3 Board)</h4>
          <p>Designed a <b>basic Boolean logic circuit</b> using the <b>schematic capture tool</b> in Xilinx ISE Design Suite. Developed a <b>VHDL testbench</b> to perform behavioral simulation and verify correctness. The finalized design was implemented on a <b>NEXYS-3 FPGA board</b>, with inputs mapped to switches and outputs to LEDs. This project built foundational skills in <b>Boolean logic design, VHDL simulation, and FPGA implementation</b>.</p>
          <p><b>Key Skills:</b> VHDL | Xilinx ISE Design Suite | FPGA | Schematic Capture Tool.</p>
          <div class="skills-used">
            <img src="assets/VHDL.png" alt="C" class="icon-small">
            <img src="assets/Xilinx_ISE.jpg" alt="Xilinx_ISE" class="icon-small">
          </div>
          <br>
          <div class="project-links">
            <a href="projects.html#Simple">View Details</a>
            <a href="https://github.com/Aamir-Ir/VHDL_Achievements/tree/main/VHDL%20-%20Beginner/Simple%20AND%20Gate" target="_blank" rel="noopener">GitHub</a>
          </div>
        </div>
      </div>

      <!-- Professional Development -->
      <div id="professional_development" class="project-category">
        <h3 style="color: rgb(255, 255, 255);">Professional Development</h3>
        <div class="project-summary">
          <h4>Certificaitons</h4>
          <ul>
            <li>
              Introduction to Cybersecurity (WATSPEED University of Waterloo) â€“ 
              <a href="https://github.com/Aamir-Ir/Certifications-Earned/blob/main/Introduction%20to%20Cybersecurity%20(Self-Paced)%20Certificate%20Completion%20WATSPEED%20UW.pdf" target="_blank" rel="noopener">
                Link to Certification
              </a>
            </li><br>
            <li>
              ARM Assembly for Hackers (Udemy) â€“ 
              <a href="https://github.com/Aamir-Ir/Certifications-Earned/blob/main/ARM%20Assembly%20for%20Hacker%20Certificate%20of%20Completion.pdf" target="_blank" rel="noopener">
                Link to Certification
              </a>
            </li><br>
            <li>
              Complete Responsive Web Development 4 Courses in 1 (Udemy) â€“ 
              <a href="https://github.com/Aamir-Ir/Certifications-Earned/blob/main/Complete%20Responsive%20Web%20Development%204%20courses%20in%201.pdf" target="_blank" rel="noopener">
                Link to Certification
              </a>
            </li><br>
            <li>
              Java Programming for Beginners (Udemy) â€“ 
              <a href="https://github.com/Aamir-Ir/Certifications-Earned/blob/main/Java%20Programming%20for%20Complete%20Beginners.pdf" target="_blank" rel="noopener">
                Link to Certification
              </a>
            </li><br>
            <li>
              JavaScript Fundamentals: A Course for Absolute Beginners (Udemy) â€“ 
              <a href="https://github.com/Aamir-Ir/Certifications-Earned/blob/main/JavaScript%20Fundamentals%20A%20Course%20for%20Absolute%20Beginners.pdf" target="_blank" rel="noopener">
                Link to Certification
              </a>
            </li>
          </ul><br>
          <p><b>Key Skills:</b> Cybersecurity | Penetration Testing | AWS Cloud Features | ARM | Web Development | Java | JavaScript | HTML | CSS.</p>
          <div class="skills-used">
            <!-- <img src="assets/HTML_2.png" alt="HTML" class="icon-small">
            <img src="assets/CSSS.png" alt="CSS" class="icon-small"> -->
          </div>
          <div class="project-links">
            <a href="projects.html#certifications">View Details</a>
            <a href="https://github.com/Aamir-Ir/Certifications-Earned" target="_blank" rel="noopener">GitHub</a>
          </div>
        </div>

        <div class="project-summary">
          <h4>Engineering Portfolio</h4>
          <!-- <a href="downloads/Aamir_Portfolio_Template.pdf" download class="download-btn">Download PDF</a> -->
           <a href="https://drive.google.com/uc?export=download&id=1FSt3hbyOSlPYqniPDEJCv55WEsK-BYDU" 
              class="download-btn">
              Download Engineering Portfolio PDF
            </a>

          <div class="pdf-preview">
            <iframe src="downloads/Aamir_Portfolio_Template.pdf" width="100%" height="500px" style="border:none;"></iframe>
          </div>
          <p><b>Key Skills:</b> BreadBoard | Oscilloscope | Function Generator | AutoCAD | Exploded Animation | SolidWorks | Assembly | Orthographic Drawings | Reverse Engineering | Tolerance | 3D Printing | MATLAB</p>
          <div class="skills-used">
            <!-- <img src="assets/HTML_2.png" alt="HTML" class="icon-small">
            <img src="assets/CSSS.png" alt="CSS" class="icon-small"> -->
          </div>
          <div class="project-links">
            <a href="projects.html#electrical_mechanical_portfolio">View Details</a>
          </div>
        </div>
      </div>

      
    </section>


    <section id="contact">
      <u><h2>Contact</h2></u>
      <p><b>Email:</b> aamir.irfan2019@gmail.com</p>
      <p><b>Phone Number:</b> +1 (289)-980-7612</p>
      <p><b>GitHub:</b> <a href="https://github.com/Aamir-Ir">https://github.com/Aamir-Ir</a></p>
      <p><b>LinkedIn:</b> <a href="https://www.linkedin.com/in/air-i">https://www.linkedin.com/in/air-i</a></p>
    </section>

    <!-- This will need to be updated if you update the resume -->
    <section id="resume">
      <u><h2>Resume</h2></u>
      <a href="https://drive.google.com/uc?export=download&id=1poPHJwrSlKl5cPlqm-zZ0Qb3pVtBUm1C" 
        class="download-btn">
        Download Resume PDF
      </a>
      <!-- This will need to be updated if you update the resume -->
      <div class="pdf-preview">
        <iframe
          src="https://drive.google.com/file/d/1poPHJwrSlKl5cPlqm-zZ0Qb3pVtBUm1C/preview"
          style="width: 100%;; height:1100px; border:none;"
          allow="autoplay"
        ></iframe>
      </div>
    </section>

  </div>

  <footer style="display:none;">
    &copy; 2025 Aamir Irfan
  </footer>

  <script>
    window.addEventListener('load', () => {
      // Show splash only on first visit
      if (!localStorage.getItem('visited')) {
        setTimeout(() => {
          document.getElementById('splash-screen').style.display = 'none';
          document.querySelector('header').style.display = 'block';
          document.querySelector('.container').style.display = 'block';
          document.querySelector('footer').style.display = 'block';
          localStorage.setItem('visited', 'true');
        }, 2000); // splash shows for 2 seconds
      } else {
        // Hide splash instantly and show content
        document.getElementById('splash-screen').style.display = 'none';
        document.querySelector('header').style.display = 'block';
        document.querySelector('.container').style.display = 'block';
        document.querySelector('footer').style.display = 'block';
      }
    });
  </script>
</body>
</html>
