==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 103.301 ; gain = 45.613
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 103.301 ; gain = 45.613
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'sampleRNN_GRU' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.313 ; gain = 46.219
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.313 ; gain = 46.219
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:76).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 193.727 ; gain = 136.633
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 199.430 ; gain = 142.336
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:29) to (main.cpp:32:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:33) to (main.cpp:42:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:33) to (main.cpp:47:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:31) to (main.cpp:52:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:29) to (main.cpp:57:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:74:29) to (main.cpp:74:23) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sampleRNN_GRU' (main.cpp:20)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 232.422 ; gain = 175.328
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 232.422 ; gain = 175.328
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.424 seconds; current allocated memory: 177.026 MB.
INFO: [HLS 200-434] Only 7 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.784 seconds; current allocated memory: 178.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_hdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_ieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 1.096 seconds; current allocated memory: 182.264 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_ieOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:36 . Memory (MB): peak = 250.578 ; gain = 193.484
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 36.017 seconds; peak allocated memory: 182.264 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.160 ; gain = 45.695
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.160 ; gain = 45.695
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<21, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:77).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 194.371 ; gain = 136.906
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:77: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 200.461 ; gain = 142.996
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-7' (main.cpp:63) in function 'sampleRNN_GRU' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:67) in function 'sampleRNN_GRU' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:29) to (main.cpp:32:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:33) to (main.cpp:42:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:33) to (main.cpp:47:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:31) to (main.cpp:52:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:29) to (main.cpp:57:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:75:29) to (main.cpp:75:23) in function 'sampleRNN_GRU'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sampleRNN_GRU' (main.cpp:20)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 248.395 ; gain = 190.930
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 275.941 ; gain = 218.477
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_ih_V_load_2', main.cpp:68) on array 'w_ih.V', main.cpp:28 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w_ih_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 132.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 86.218 seconds; current allocated memory: 233.202 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 16.094 seconds; current allocated memory: 253.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_hdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_ieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sampleRNN_GRU' is 13340 from HDL expression: (1'b1 == ap_CS_fsm_state159)
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 14.533 seconds; current allocated memory: 288.818 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_ieOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:57 ; elapsed = 00:02:34 . Memory (MB): peak = 483.383 ; gain = 425.918
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 154.492 seconds; peak allocated memory: 288.818 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 103.387 ; gain = 45.961
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 103.387 ; gain = 45.961
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<21, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:77).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:34 . Memory (MB): peak = 194.246 ; gain = 136.820
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:77: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:35 . Memory (MB): peak = 200.746 ; gain = 143.320
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:29) to (main.cpp:32:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:33) to (main.cpp:42:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:33) to (main.cpp:47:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:31) to (main.cpp:52:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:29) to (main.cpp:57:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:75:29) to (main.cpp:75:23) in function 'sampleRNN_GRU'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sampleRNN_GRU' (main.cpp:20)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 234.887 ; gain = 177.461
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:42 . Memory (MB): peak = 234.887 ; gain = 177.461
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 43.167 seconds; current allocated memory: 179.293 MB.
INFO: [HLS 200-434] Only 7 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.095 seconds; current allocated memory: 180.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_hdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_ieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 2.065 seconds; current allocated memory: 184.738 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_ieOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:26 ; elapsed = 00:00:57 . Memory (MB): peak = 253.418 ; gain = 195.992
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 57.123 seconds; peak allocated memory: 184.738 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 103.383 ; gain = 46.445
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 103.383 ; gain = 46.445
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<21, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:77).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:34 . Memory (MB): peak = 194.156 ; gain = 137.219
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:77: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:35 . Memory (MB): peak = 201.223 ; gain = 144.285
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-7' (main.cpp:63) in function 'sampleRNN_GRU' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:67) in function 'sampleRNN_GRU' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:29) to (main.cpp:32:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:33) to (main.cpp:42:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:33) to (main.cpp:47:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:31) to (main.cpp:52:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:29) to (main.cpp:57:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:75:29) to (main.cpp:75:23) in function 'sampleRNN_GRU'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sampleRNN_GRU' (main.cpp:20)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:00:49 . Memory (MB): peak = 247.008 ; gain = 190.070
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:01:04 . Memory (MB): peak = 275.793 ; gain = 218.855
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_ih_V_load_2', main.cpp:68) on array 'w_ih.V', main.cpp:28 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w_ih_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 132.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 112.268 seconds; current allocated memory: 233.155 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 25.719 seconds; current allocated memory: 253.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_hdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_ieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sampleRNN_GRU' is 13340 from HDL expression: (1'b1 == ap_CS_fsm_state159)
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 20.476 seconds; current allocated memory: 288.818 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_ieOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:34 ; elapsed = 00:03:31 . Memory (MB): peak = 482.836 ; gain = 425.898
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 211.48 seconds; peak allocated memory: 288.818 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.316 ; gain = 46.297
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.316 ; gain = 46.297
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<21, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:81).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 193.215 ; gain = 136.195
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:81: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 197.789 ; gain = 140.770
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-5' (main.cpp:63) in function 'sampleRNN_GRU' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.1' (main.cpp:67) in function 'sampleRNN_GRU' completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'mult_temp.V' in function 'sampleRNN_GRU' (main.cpp:65:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'mult_temp.V' in function 'sampleRNN_GRU' (main.cpp:76:12).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:29) to (main.cpp:32:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:33) to (main.cpp:42:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:31) to (main.cpp:52:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:79:31) to (main.cpp:79:25) in function 'sampleRNN_GRU'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:00:41 . Memory (MB): peak = 252.668 ; gain = 195.648
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:01:02 . Memory (MB): peak = 303.637 ; gain = 246.617
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_ih_V_load_2', main.cpp:68) on array 'w_ih.V', main.cpp:28 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w_ih_V'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 131.437 seconds; current allocated memory: 265.258 MB.
INFO: [HLS 200-434] Only 6 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 40.088 seconds; current allocated memory: 303.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_mult_temp_V' to 'sampleRNN_GRU_mulbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_ieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpeg8j' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sampleRNN_GRU' is 19998 from HDL expression: (1'b1 == ap_CS_fsm_state403)
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 31.924 seconds; current allocated memory: 373.064 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_mulbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:39 ; elapsed = 00:04:26 . Memory (MB): peak = 625.660 ; gain = 568.641
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 266.492 seconds; peak allocated memory: 373.064 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.297 ; gain = 45.918
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.297 ; gain = 45.918
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<21, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:81).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 193.230 ; gain = 135.852
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:81: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 197.629 ; gain = 140.250
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'mult_temp.V' in function 'sampleRNN_GRU' (main.cpp:65:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'x.V' in function 'sampleRNN_GRU' (main.cpp:68:35).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'mult_temp.V' in function 'sampleRNN_GRU' (main.cpp:76:12).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:29) to (main.cpp:32:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:33) to (main.cpp:42:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:31) to (main.cpp:52:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:79:31) to (main.cpp:79:25) in function 'sampleRNN_GRU'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 231.348 ; gain = 173.969
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 231.348 ; gain = 173.969
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.015 seconds; current allocated memory: 174.958 MB.
INFO: [HLS 200-434] Only 6 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.459 seconds; current allocated memory: 176.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_mult_temp_V' to 'sampleRNN_GRU_mulbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_ieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpeg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 0.877 seconds; current allocated memory: 178.652 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 243.418 ; gain = 186.039
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 31.626 seconds; peak allocated memory: 178.652 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 103.133 ; gain = 46.023
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 103.133 ; gain = 46.023
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<21, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:81).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:45 . Memory (MB): peak = 227.680 ; gain = 170.570
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:81: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:45 . Memory (MB): peak = 227.680 ; gain = 170.570
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'mult_temp.V' in function 'sampleRNN_GRU' (main.cpp:65:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'mult_temp2.V' in function 'sampleRNN_GRU' (main.cpp:66:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'x.V' in function 'sampleRNN_GRU' (main.cpp:68:35).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'h0.V' in function 'sampleRNN_GRU' (main.cpp:69:37).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'mult_temp.V' in function 'sampleRNN_GRU' (main.cpp:76:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'mult_temp2.V' in function 'sampleRNN_GRU' (main.cpp:76:12).
ERROR: [XFORM 203-123] Cannot stream  'input.data': The entries are not accessed in sequential order.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.480 ; gain = 46.199
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.480 ; gain = 46.199
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<21, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:81).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 227.801 ; gain = 170.520
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:81: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 227.801 ; gain = 170.520
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'mult_temp.V' in function 'sampleRNN_GRU' (main.cpp:65:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'mult_temp2.V' in function 'sampleRNN_GRU' (main.cpp:66:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'x.V' in function 'sampleRNN_GRU' (main.cpp:68:35).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'h0.V' in function 'sampleRNN_GRU' (main.cpp:69:37).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'mult_temp.V' in function 'sampleRNN_GRU' (main.cpp:76:12).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'mult_temp2.V' in function 'sampleRNN_GRU' (main.cpp:76:12).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:29) to (main.cpp:32:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:33) to (main.cpp:42:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:33) to (main.cpp:47:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:31) to (main.cpp:52:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:29) to (main.cpp:57:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:79:31) to (main.cpp:79:25) in function 'sampleRNN_GRU'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sampleRNN_GRU' (main.cpp:20)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 254.336 ; gain = 197.055
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 255.473 ; gain = 198.191
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.993 seconds; current allocated memory: 179.590 MB.
INFO: [HLS 200-434] Only 8 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.772 seconds; current allocated memory: 181.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_mult_temp_V' to 'sampleRNN_GRU_mulbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_mult_temp2_V' to 'sampleRNN_GRU_muldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_ieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_ifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_hg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpejbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpejbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 1.175 seconds; current allocated memory: 185.219 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_ieOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:28 ; elapsed = 00:00:49 . Memory (MB): peak = 272.293 ; gain = 215.012
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 48.978 seconds; peak allocated memory: 185.219 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 103.313 ; gain = 46.105
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 103.313 ; gain = 46.105
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<21, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:81).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 227.695 ; gain = 170.488
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:81: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 227.695 ; gain = 170.488
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-7' (main.cpp:63) in function 'sampleRNN_GRU' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:67) in function 'sampleRNN_GRU' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:29) to (main.cpp:32:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:33) to (main.cpp:42:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:33) to (main.cpp:47:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:31) to (main.cpp:52:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:29) to (main.cpp:57:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:79:31) to (main.cpp:79:25) in function 'sampleRNN_GRU'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sampleRNN_GRU' (main.cpp:20)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:50 . Memory (MB): peak = 271.949 ; gain = 214.742
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:53 ; elapsed = 00:01:08 . Memory (MB): peak = 317.121 ; gain = 259.914
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_ih_V_load_2', main.cpp:68) on array 'w_ih.V', main.cpp:28 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w_ih_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 192, Depth = 195.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 143.333 seconds; current allocated memory: 261.416 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 30.931 seconds; current allocated memory: 292.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_mult_temp_V' to 'sampleRNN_GRU_mulbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_mult_temp2_V' to 'sampleRNN_GRU_muldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_ieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_ifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_hg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpejbC' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sampleRNN_GRU' is 19997 from HDL expression: (1'b1 == ap_CS_fsm_state223)
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpejbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 23.63 seconds; current allocated memory: 345.210 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_mulbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_ieOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:32 ; elapsed = 00:04:13 . Memory (MB): peak = 605.633 ; gain = 548.426
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 253.239 seconds; peak allocated memory: 345.210 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.363 ; gain = 46.434
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.363 ; gain = 46.434
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<21, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:81).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 227.715 ; gain = 170.785
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:81: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 227.715 ; gain = 170.785
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'x.V' in function 'sampleRNN_GRU' (main.cpp:68:35).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'h0.V' in function 'sampleRNN_GRU' (main.cpp:69:37).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:29) to (main.cpp:32:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:33) to (main.cpp:42:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:33) to (main.cpp:47:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:31) to (main.cpp:52:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:29) to (main.cpp:57:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:79:31) to (main.cpp:79:25) in function 'sampleRNN_GRU'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sampleRNN_GRU' (main.cpp:20)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 254.242 ; gain = 197.313
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 255.109 ; gain = 198.180
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.458 seconds; current allocated memory: 179.587 MB.
INFO: [HLS 200-434] Only 8 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 181.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_mult_temp_V' to 'sampleRNN_GRU_mulbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_mult_temp2_V' to 'sampleRNN_GRU_muldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_ieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_ifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_hg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpejbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpejbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 1.138 seconds; current allocated memory: 185.216 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_mulbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_ieOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 272.305 ; gain = 215.375
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 45.181 seconds; peak allocated memory: 185.216 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.332 ; gain = 46.258
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.332 ; gain = 46.258
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<21, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:81).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 227.578 ; gain = 170.504
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:81: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 227.578 ; gain = 170.504
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-7' (main.cpp:63) in function 'sampleRNN_GRU' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:67) in function 'sampleRNN_GRU' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:29) to (main.cpp:32:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:33) to (main.cpp:42:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:33) to (main.cpp:47:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:31) to (main.cpp:52:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:29) to (main.cpp:57:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:79:31) to (main.cpp:79:25) in function 'sampleRNN_GRU'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sampleRNN_GRU' (main.cpp:20)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:50 . Memory (MB): peak = 272.348 ; gain = 215.273
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:53 ; elapsed = 00:01:08 . Memory (MB): peak = 317.133 ; gain = 260.059
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, F==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.230 ; gain = 45.648
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.230 ; gain = 45.648
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<21, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:81).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 227.672 ; gain = 170.090
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:81: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 227.672 ; gain = 170.090
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-7' (main.cpp:63) in function 'sampleRNN_GRU' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:67) in function 'sampleRNN_GRU' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:29) to (main.cpp:32:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:33) to (main.cpp:42:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:33) to (main.cpp:47:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:31) to (main.cpp:52:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:29) to (main.cpp:57:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:79:31) to (main.cpp:79:25) in function 'sampleRNN_GRU'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sampleRNN_GRU' (main.cpp:20)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:50 . Memory (MB): peak = 272.336 ; gain = 214.754
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:53 ; elapsed = 00:01:08 . Memory (MB): peak = 317.086 ; gain = 259.504
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, F==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.438 ; gain = 46.383
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.438 ; gain = 46.383
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<21, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:81).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 227.805 ; gain = 170.750
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:81: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 227.805 ; gain = 170.750
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'x.V' in function 'sampleRNN_GRU' (main.cpp:68:35).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'h0.V' in function 'sampleRNN_GRU' (main.cpp:69:37).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:29) to (main.cpp:32:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:33) to (main.cpp:42:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:33) to (main.cpp:47:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:31) to (main.cpp:52:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:29) to (main.cpp:57:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:79:31) to (main.cpp:79:25) in function 'sampleRNN_GRU'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sampleRNN_GRU' (main.cpp:20)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 254.590 ; gain = 197.535
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 255.457 ; gain = 198.402
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.536 seconds; current allocated memory: 179.587 MB.
INFO: [HLS 200-434] Only 8 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.694 seconds; current allocated memory: 181.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_mult_temp_V' to 'sampleRNN_GRU_mulbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_mult_temp2_V' to 'sampleRNN_GRU_muldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_ieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_ifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_hg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpejbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpejbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 1.243 seconds; current allocated memory: 185.216 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_mulbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_ieOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 272.078 ; gain = 215.023
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 45.282 seconds; peak allocated memory: 185.216 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.496 ; gain = 46.535
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.496 ; gain = 46.535
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<21, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:83).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 226.875 ; gain = 169.914
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:83: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 226.875 ; gain = 169.914
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'x.V' in function 'sampleRNN_GRU' (main.cpp:68:35).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'h0.V' in function 'sampleRNN_GRU' (main.cpp:69:37).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:29) to (main.cpp:32:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:33) to (main.cpp:42:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:33) to (main.cpp:47:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:31) to (main.cpp:52:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:29) to (main.cpp:57:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:81:33) to (main.cpp:81:27) in function 'sampleRNN_GRU'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 252.219 ; gain = 195.258
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 252.781 ; gain = 195.820
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.516 seconds; current allocated memory: 177.383 MB.
INFO: [HLS 200-434] Only 7 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 179.041 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 1.19 seconds; current allocated memory: 182.836 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:27 ; elapsed = 00:00:47 . Memory (MB): peak = 269.754 ; gain = 212.793
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 46.806 seconds; peak allocated memory: 182.836 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.430 ; gain = 46.379
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.430 ; gain = 46.379
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<21, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:83).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 227.207 ; gain = 170.156
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:83: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 227.207 ; gain = 170.156
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'x.V' in function 'sampleRNN_GRU' (main.cpp:68:35).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'h0.V' in function 'sampleRNN_GRU' (main.cpp:69:37).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:29) to (main.cpp:32:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:33) to (main.cpp:42:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:33) to (main.cpp:47:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:31) to (main.cpp:52:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:31) to (main.cpp:57:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:81:33) to (main.cpp:81:27) in function 'sampleRNN_GRU'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 252.418 ; gain = 195.367
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 253.242 ; gain = 196.191
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.924 seconds; current allocated memory: 177.387 MB.
INFO: [HLS 200-434] Only 7 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.819 seconds; current allocated memory: 179.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 1.115 seconds; current allocated memory: 182.840 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:28 ; elapsed = 00:00:47 . Memory (MB): peak = 270.188 ; gain = 213.137
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 47.055 seconds; peak allocated memory: 182.840 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.250 ; gain = 46.242
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.250 ; gain = 46.242
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<21, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:83).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 193.746 ; gain = 136.738
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:83: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 193.746 ; gain = 136.738
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:29) to (main.cpp:32:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:33) to (main.cpp:42:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:33) to (main.cpp:47:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:31) to (main.cpp:52:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:31) to (main.cpp:57:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:81:33) to (main.cpp:81:27) in function 'sampleRNN_GRU'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:31 . Memory (MB): peak = 212.066 ; gain = 155.059
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 213.023 ; gain = 156.016
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.476 seconds; current allocated memory: 159.553 MB.
INFO: [HLS 200-434] Only 7 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.915 seconds; current allocated memory: 161.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 1.229 seconds; current allocated memory: 165.004 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 232.453 ; gain = 175.445
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 40.471 seconds; peak allocated memory: 165.004 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.195 ; gain = 45.535
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.195 ; gain = 45.535
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<21, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:83).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 193.574 ; gain = 135.914
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:83: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 193.574 ; gain = 135.914
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-7' (main.cpp:63) in function 'sampleRNN_GRU' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:67) in function 'sampleRNN_GRU' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:29) to (main.cpp:32:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:33) to (main.cpp:42:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:33) to (main.cpp:47:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:31) to (main.cpp:52:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:31) to (main.cpp:57:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:81:33) to (main.cpp:81:27) in function 'sampleRNN_GRU'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 223.520 ; gain = 165.859
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:39 . Memory (MB): peak = 233.109 ; gain = 175.449
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_ih_V_load_2', main.cpp:68) on array 'w_ih.V', main.cpp:28 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w_ih_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 67.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.749 seconds; current allocated memory: 188.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.002 seconds; current allocated memory: 198.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sampleRNN_GRU' is 6683 from HDL expression: (1'b1 == ap_CS_fsm_state95)
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 6.7 seconds; current allocated memory: 217.534 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:53 ; elapsed = 00:01:20 . Memory (MB): peak = 340.188 ; gain = 282.527
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 80.384 seconds; peak allocated memory: 217.534 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.422 ; gain = 45.699
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.422 ; gain = 45.699
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<21, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:83).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 193.754 ; gain = 136.031
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] main.cpp:83: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 193.754 ; gain = 136.031
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:29) to (main.cpp:32:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:33) to (main.cpp:42:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:33) to (main.cpp:47:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:31) to (main.cpp:52:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:31) to (main.cpp:57:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:81:33) to (main.cpp:81:27) in function 'sampleRNN_GRU'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:31 . Memory (MB): peak = 212.375 ; gain = 154.652
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 214.094 ; gain = 156.371
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.747 seconds; current allocated memory: 159.571 MB.
INFO: [HLS 200-434] Only 7 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.809 seconds; current allocated memory: 161.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 1.536 seconds; current allocated memory: 165.022 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:00:42 . Memory (MB): peak = 232.664 ; gain = 174.941
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 41.798 seconds; peak allocated memory: 165.022 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.234 ; gain = 46.391
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.234 ; gain = 46.391
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:83).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:31 . Memory (MB): peak = 193.387 ; gain = 136.543
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:31 . Memory (MB): peak = 193.387 ; gain = 136.543
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:29) to (main.cpp:32:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:33) to (main.cpp:42:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:33) to (main.cpp:47:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:31) to (main.cpp:52:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:31) to (main.cpp:57:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:81:33) to (main.cpp:81:27) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 210.848 ; gain = 154.004
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 212.570 ; gain = 155.727
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.159 seconds; current allocated memory: 157.207 MB.
INFO: [HLS 200-434] Only 7 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.847 seconds; current allocated memory: 158.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 1.239 seconds; current allocated memory: 162.524 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:00:42 . Memory (MB): peak = 229.090 ; gain = 172.246
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 42.182 seconds; peak allocated memory: 162.524 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 103.172 ; gain = 45.637
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 103.172 ; gain = 45.637
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:83).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 193.301 ; gain = 135.766
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:33 . Memory (MB): peak = 193.301 ; gain = 135.766
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (main.cpp:63) in function 'sampleRNN_GRU' partially with a factor of 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:29) to (main.cpp:32:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:33) to (main.cpp:42:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:33) to (main.cpp:47:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:31) to (main.cpp:52:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:31) to (main.cpp:57:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:81:33) to (main.cpp:81:27) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:34 . Memory (MB): peak = 210.121 ; gain = 152.586
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:35 . Memory (MB): peak = 212.105 ; gain = 154.570
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.907 seconds; current allocated memory: 157.966 MB.
INFO: [HLS 200-434] Only 7 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.883 seconds; current allocated memory: 159.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_mult_temp_V' to 'sampleRNN_GRU_mulbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_mult_temp2_V' to 'sampleRNN_GRU_muldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_ieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_ifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_hg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpejbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpejbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 1.288 seconds; current allocated memory: 163.690 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_mulbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_ieOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:00:44 . Memory (MB): peak = 231.648 ; gain = 174.113
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 44.369 seconds; peak allocated memory: 163.690 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.262 ; gain = 45.926
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.262 ; gain = 45.926
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:83).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 193.371 ; gain = 136.035
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 193.371 ; gain = 136.035
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (main.cpp:63) in function 'sampleRNN_GRU' partially with a factor of 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:29) to (main.cpp:32:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:33) to (main.cpp:42:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:33) to (main.cpp:47:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:31) to (main.cpp:52:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:31) to (main.cpp:57:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:81:33) to (main.cpp:81:27) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 211.762 ; gain = 154.426
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 212.457 ; gain = 155.121
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.307 seconds; current allocated memory: 159.074 MB.
INFO: [HLS 200-434] Only 7 loops out of a total 12 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 161.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_mult_temp_V' to 'sampleRNN_GRU_mulbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_mult_temp2_V' to 'sampleRNN_GRU_muldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_ieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_ifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_hg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpejbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpejbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 1.443 seconds; current allocated memory: 165.699 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_mulbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_ieOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 236.113 ; gain = 178.777
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 39.934 seconds; peak allocated memory: 165.699 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.297 ; gain = 46.227
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.297 ; gain = 46.227
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:83).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 193.375 ; gain = 136.305
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 193.375 ; gain = 136.305
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (main.cpp:63) in function 'sampleRNN_GRU' partially with a factor of 8.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:29) to (main.cpp:32:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:33) to (main.cpp:42:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:33) to (main.cpp:47:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:31) to (main.cpp:52:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:31) to (main.cpp:57:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:81:33) to (main.cpp:81:27) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:30 . Memory (MB): peak = 209.086 ; gain = 152.016
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 212.262 ; gain = 155.191
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.845 seconds; current allocated memory: 162.180 MB.
INFO: [HLS 200-434] Only 7 loops out of a total 16 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.359 seconds; current allocated memory: 164.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_mult_temp_V' to 'sampleRNN_GRU_mulbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_mult_temp2_V' to 'sampleRNN_GRU_muldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_ieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_ifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_hg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpejbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpejbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 1.753 seconds; current allocated memory: 170.406 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_mulbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_ieOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:43 . Memory (MB): peak = 244.086 ; gain = 187.016
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 43.534 seconds; peak allocated memory: 170.406 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.258 ; gain = 46.320
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.258 ; gain = 46.320
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:83).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 193.316 ; gain = 136.379
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 193.316 ; gain = 136.379
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (main.cpp:63) in function 'sampleRNN_GRU' partially with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:29) to (main.cpp:32:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:33) to (main.cpp:42:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:33) to (main.cpp:47:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:31) to (main.cpp:52:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:31) to (main.cpp:57:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:81:33) to (main.cpp:81:27) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:30 . Memory (MB): peak = 213.480 ; gain = 156.543
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 216.523 ; gain = 159.586
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.261 seconds; current allocated memory: 168.429 MB.
INFO: [HLS 200-434] Only 7 loops out of a total 24 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.03 seconds; current allocated memory: 172.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_mult_temp_V' to 'sampleRNN_GRU_mulbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_mult_temp2_V' to 'sampleRNN_GRU_muldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_ieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_ifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_hg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpejbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpejbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 2.728 seconds; current allocated memory: 180.223 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_mulbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_ieOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:27 ; elapsed = 00:00:47 . Memory (MB): peak = 262.383 ; gain = 205.445
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 47.469 seconds; peak allocated memory: 180.223 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.539 ; gain = 46.578
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.539 ; gain = 46.578
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:83).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 193.457 ; gain = 136.496
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 193.457 ; gain = 136.496
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (main.cpp:63) in function 'sampleRNN_GRU' partially with a factor of 32.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:29) to (main.cpp:32:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:33) to (main.cpp:42:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:33) to (main.cpp:47:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:31) to (main.cpp:52:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:31) to (main.cpp:57:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:81:33) to (main.cpp:81:27) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 218.953 ; gain = 161.992
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 234.496 ; gain = 177.535
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.494 seconds; current allocated memory: 185.165 MB.
INFO: [HLS 200-434] Only 7 loops out of a total 40 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.536 seconds; current allocated memory: 192.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_mult_temp_V' to 'sampleRNN_GRU_mulbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_mult_temp2_V' to 'sampleRNN_GRU_muldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_ieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_ifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_hg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpejbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpejbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 4.548 seconds; current allocated memory: 203.993 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_mulbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_ieOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:35 ; elapsed = 00:00:58 . Memory (MB): peak = 303.496 ; gain = 246.535
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 58.116 seconds; peak allocated memory: 203.993 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.176 ; gain = 45.742
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.176 ; gain = 45.742
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:83).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 193.129 ; gain = 135.695
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 193.129 ; gain = 135.695
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (main.cpp:63) in function 'sampleRNN_GRU' partially with a factor of 40.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:29) to (main.cpp:32:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:33) to (main.cpp:42:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:33) to (main.cpp:47:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:31) to (main.cpp:52:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:31) to (main.cpp:57:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:81:33) to (main.cpp:81:27) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 215.902 ; gain = 158.469
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 243.781 ; gain = 186.348
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.369 seconds; current allocated memory: 193.850 MB.
INFO: [HLS 200-434] Only 7 loops out of a total 48 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.253 seconds; current allocated memory: 202.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_mult_temp_V' to 'sampleRNN_GRU_mulbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_mult_temp2_V' to 'sampleRNN_GRU_muldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_ieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_ifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_hg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpejbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpejbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 5.653 seconds; current allocated memory: 216.541 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_mulbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_ieOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:40 ; elapsed = 00:01:04 . Memory (MB): peak = 324.438 ; gain = 267.004
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 64.655 seconds; peak allocated memory: 216.541 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.383 ; gain = 46.484
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.383 ; gain = 46.484
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:83).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 193.313 ; gain = 136.414
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 193.313 ; gain = 136.414
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (main.cpp:63) in function 'sampleRNN_GRU' partially with a factor of 35.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:29) to (main.cpp:32:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:33) to (main.cpp:42:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:33) to (main.cpp:47:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:31) to (main.cpp:52:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:31) to (main.cpp:57:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:81:33) to (main.cpp:81:27) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 219.465 ; gain = 162.566
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 237.539 ; gain = 180.641
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.222 seconds; current allocated memory: 188.281 MB.
INFO: [HLS 200-434] Only 7 loops out of a total 43 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.804 seconds; current allocated memory: 195.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_mult_temp_V' to 'sampleRNN_GRU_mulbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_mult_temp2_V' to 'sampleRNN_GRU_muldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_ieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_ifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_hg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpejbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpejbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 4.796 seconds; current allocated memory: 208.434 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_mulbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_ieOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:37 ; elapsed = 00:01:01 . Memory (MB): peak = 310.789 ; gain = 253.891
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 60.736 seconds; peak allocated memory: 208.434 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.355 ; gain = 46.563
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.355 ; gain = 46.563
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:83).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 193.234 ; gain = 136.441
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 193.234 ; gain = 136.441
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (main.cpp:63) in function 'sampleRNN_GRU' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:29) to (main.cpp:32:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:33) to (main.cpp:42:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:33) to (main.cpp:47:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:31) to (main.cpp:52:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:31) to (main.cpp:57:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:81:33) to (main.cpp:81:27) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:58 ; elapsed = 00:02:14 . Memory (MB): peak = 358.898 ; gain = 302.105
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:04:34 ; elapsed = 00:04:51 . Memory (MB): peak = 1331.805 ; gain = 1275.012
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 391'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 458.325 seconds; current allocated memory: 1.192 GB.
INFO: [HLS 200-434] Only 7 loops out of a total 391 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 208.588 seconds; current allocated memory: 1.311 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_mult_temp_V' to 'sampleRNN_GRU_mulbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_mult_temp2_V' to 'sampleRNN_GRU_muldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_ieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_ifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_hg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpejbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpejbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 169.852 seconds; current allocated memory: 1.534 GB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_mulbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_ieOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:15:26 ; elapsed = 00:16:39 . Memory (MB): peak = 2127.609 ; gain = 2070.816
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 1001.8 seconds; peak allocated memory: 1.534 GB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.508 ; gain = 46.102
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.508 ; gain = 46.102
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:83).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 193.063 ; gain = 135.656
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 193.063 ; gain = 135.656
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-7' (main.cpp:63) in function 'sampleRNN_GRU' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:67) in function 'sampleRNN_GRU' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:29) to (main.cpp:32:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:33) to (main.cpp:42:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:33) to (main.cpp:47:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:31) to (main.cpp:52:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:31) to (main.cpp:57:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:81:33) to (main.cpp:81:27) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 218.238 ; gain = 160.832
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 230.738 ; gain = 173.332
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_ih_V_load_2', main.cpp:68) on array 'w_ih.V', main.cpp:28 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w_ih_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 68.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 44.858 seconds; current allocated memory: 186.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.572 seconds; current allocated memory: 196.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sampleRNN_GRU' is 12315 from HDL expression: (1'b1 == ap_CS_fsm_state95)
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 6.378 seconds; current allocated memory: 215.543 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:51 ; elapsed = 00:01:17 . Memory (MB): peak = 337.883 ; gain = 280.477
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 76.805 seconds; peak allocated memory: 215.543 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.234 ; gain = 45.934
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.234 ; gain = 45.934
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 193.348 ; gain = 136.047
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 193.348 ; gain = 136.047
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-7' (main.cpp:63) in function 'sampleRNN_GRU' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:68) in function 'sampleRNN_GRU' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:29) to (main.cpp:32:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:33) to (main.cpp:42:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:33) to (main.cpp:47:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:31) to (main.cpp:52:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:31) to (main.cpp:57:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:82:33) to (main.cpp:82:27) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 217.066 ; gain = 159.766
WARNING: [HLS 200-456] Ignoring allocation pragma because function \'DSP48E\' is missing or was optimized away (main.cpp:64:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:39 . Memory (MB): peak = 230.152 ; gain = 172.852
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_ih_V_load_2', main.cpp:69) on array 'w_ih.V', main.cpp:28 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w_ih_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 68.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.766 seconds; current allocated memory: 186.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.196 seconds; current allocated memory: 196.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sampleRNN_GRU' is 12315 from HDL expression: (1'b1 == ap_CS_fsm_state95)
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 7.422 seconds; current allocated memory: 215.596 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:52 ; elapsed = 00:01:20 . Memory (MB): peak = 338.754 ; gain = 281.453
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 80.321 seconds; peak allocated memory: 215.596 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
ERROR: [HLS 200-70] pragma 'allocation core=DSP48E limit=220' has unknown option 'DSP48E'
ERROR: [HLS 200-70] '#pragma HLS allocation core=DSP48E limit=220' is not a valid pragma.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
ERROR: [HLS 200-70] pragma 'allocation core=DSP48 limit=220' has unknown option 'DSP48'
ERROR: [HLS 200-70] '#pragma HLS allocation core=DSP48 limit=220' is not a valid pragma.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 103.500 ; gain = 46.234
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 103.500 ; gain = 46.234
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 193.289 ; gain = 136.023
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:38 . Memory (MB): peak = 193.289 ; gain = 136.023
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-7' (main.cpp:63) in function 'sampleRNN_GRU' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:68) in function 'sampleRNN_GRU' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:29) to (main.cpp:32:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:33) to (main.cpp:42:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:33) to (main.cpp:47:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:31) to (main.cpp:52:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:31) to (main.cpp:57:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:82:33) to (main.cpp:82:27) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:42 . Memory (MB): peak = 217.055 ; gain = 159.789
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:49 . Memory (MB): peak = 230.816 ; gain = 173.551
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_ih_V_load_2', main.cpp:69) on array 'w_ih.V', main.cpp:28 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w_ih_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 68.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.068 seconds; current allocated memory: 186.044 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.442 seconds; current allocated memory: 196.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sampleRNN_GRU' is 12315 from HDL expression: (1'b1 == ap_CS_fsm_state95)
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 6.464 seconds; current allocated memory: 215.540 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:59 ; elapsed = 00:01:32 . Memory (MB): peak = 338.078 ; gain = 280.813
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 92.544 seconds; peak allocated memory: 215.540 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.227 ; gain = 45.703
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.227 ; gain = 45.703
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 193.133 ; gain = 135.609
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 193.133 ; gain = 135.609
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-7' (main.cpp:63) in function 'sampleRNN_GRU' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:68) in function 'sampleRNN_GRU' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:29) to (main.cpp:32:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:33) to (main.cpp:42:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:33) to (main.cpp:47:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:31) to (main.cpp:52:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:31) to (main.cpp:57:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:82:33) to (main.cpp:82:27) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 220.824 ; gain = 163.301
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:00:44 . Memory (MB): peak = 230.719 ; gain = 173.195
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for operation type mul(II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_ih_V_load_4', main.cpp:69) on array 'w_ih.V', main.cpp:28 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w_ih_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 68.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.721 seconds; current allocated memory: 185.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.598 seconds; current allocated memory: 204.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sampleRNN_GRU' is 12315 from HDL expression: (1'b1 == ap_CS_fsm_state95)
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 8.179 seconds; current allocated memory: 222.289 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:00 ; elapsed = 00:01:33 . Memory (MB): peak = 343.539 ; gain = 286.016
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 93.048 seconds; peak allocated memory: 222.289 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.285 ; gain = 45.891
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.285 ; gain = 45.891
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 192.977 ; gain = 135.582
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 192.977 ; gain = 135.582
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-7' (main.cpp:63) in function 'sampleRNN_GRU' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:68) in function 'sampleRNN_GRU' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:29) to (main.cpp:32:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:33) to (main.cpp:42:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:33) to (main.cpp:47:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:31) to (main.cpp:52:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:31) to (main.cpp:57:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:82:33) to (main.cpp:82:27) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 218.555 ; gain = 161.160
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 231.258 ; gain = 173.863
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for operation type mul(II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_ih_V_load_4', main.cpp:69) on array 'w_ih.V', main.cpp:28 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w_ih_V'.
WARNING: [SCHED 204-69] Unable to schedule 'mul' operation ('p_Val2_22_1', main.cpp:70) due to limited resources (II = 3).
WARNING: [SCHED 204-69] Unable to schedule 'mul' operation ('p_Val2_19_2', main.cpp:69) due to limited resources (II = 4).
WARNING: [SCHED 204-69] Unable to schedule 'mul' operation ('p_Val2_19_64', main.cpp:69) due to limited resources (II = 130).
WARNING: [SCHED 204-69] Unable to schedule 'mul' operation ('p_Val2_22_95', main.cpp:70) due to limited resources (II = 193).
WARNING: [SCHED 204-69] Unable to schedule 'mul' operation ('p_Val2_22_111', main.cpp:70) due to limited resources (II = 225).
WARNING: [SCHED 204-69] Unable to schedule 'mul' operation ('p_Val2_22_119', main.cpp:70) due to limited resources (II = 241).
WARNING: [SCHED 204-69] Unable to schedule 'mul' operation ('p_Val2_22_123', main.cpp:70) due to limited resources (II = 249).
WARNING: [SCHED 204-69] Unable to schedule 'mul' operation ('p_Val2_22_125', main.cpp:70) due to limited resources (II = 253).
WARNING: [SCHED 204-69] Unable to schedule 'mul' operation ('p_Val2_22_126', main.cpp:70) due to limited resources (II = 255).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 256, Depth = 260.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.928 seconds; current allocated memory: 186.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.609 seconds; current allocated memory: 199.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sampleRNN_GRU' is 12315 from HDL expression: (1'b1 == ap_CS_fsm_state95)
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 6.89 seconds; current allocated memory: 222.151 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:05 ; elapsed = 00:01:32 . Memory (MB): peak = 342.871 ; gain = 285.477
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 92.021 seconds; peak allocated memory: 222.151 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.277 ; gain = 46.230
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.277 ; gain = 46.230
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 193.293 ; gain = 136.246
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 193.293 ; gain = 136.246
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-7' (main.cpp:63) in function 'sampleRNN_GRU' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:68) in function 'sampleRNN_GRU' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:29) to (main.cpp:32:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:33) to (main.cpp:42:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:33) to (main.cpp:47:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:31) to (main.cpp:52:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:31) to (main.cpp:57:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:82:33) to (main.cpp:82:27) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 217.828 ; gain = 160.781
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 230.715 ; gain = 173.668
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for operation type mul(II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_ih_V_load_4', main.cpp:69) on array 'w_ih.V', main.cpp:28 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w_ih_V'.
WARNING: [SCHED 204-69] Unable to schedule 'mul' operation ('p_Val2_19_66', main.cpp:69) due to limited resources (II = 67).
WARNING: [SCHED 204-69] Unable to schedule 'mul' operation ('p_Val2_19_97', main.cpp:69) due to limited resources (II = 98).
WARNING: [SCHED 204-69] Unable to schedule 'mul' operation ('p_Val2_19_113', main.cpp:69) due to limited resources (II = 114).
WARNING: [SCHED 204-69] Unable to schedule 'mul' operation ('p_Val2_19_121', main.cpp:69) due to limited resources (II = 122).
WARNING: [SCHED 204-69] Unable to schedule 'mul' operation ('p_Val2_19_125', main.cpp:69) due to limited resources (II = 126).
WARNING: [SCHED 204-69] Unable to schedule 'mul' operation ('p_Val2_19_126', main.cpp:69) due to limited resources (II = 127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 132.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.349 seconds; current allocated memory: 186.236 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.636 seconds; current allocated memory: 197.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sampleRNN_GRU' is 12315 from HDL expression: (1'b1 == ap_CS_fsm_state95)
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 6.802 seconds; current allocated memory: 216.590 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:54 ; elapsed = 00:01:19 . Memory (MB): peak = 337.898 ; gain = 280.852
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 79.362 seconds; peak allocated memory: 216.590 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.441 ; gain = 46.477
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.441 ; gain = 46.477
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 193.441 ; gain = 136.477
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 193.441 ; gain = 136.477
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-7' (main.cpp:63) in function 'sampleRNN_GRU' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:68) in function 'sampleRNN_GRU' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:29) to (main.cpp:32:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:33) to (main.cpp:42:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:33) to (main.cpp:47:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:31) to (main.cpp:52:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:31) to (main.cpp:57:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:82:33) to (main.cpp:82:27) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 217.469 ; gain = 160.504
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 231.617 ; gain = 174.652
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for operation type mul(II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_ih_V_load_4', main.cpp:69) on array 'w_ih.V', main.cpp:28 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w_ih_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 68.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45 seconds; current allocated memory: 185.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.829 seconds; current allocated memory: 200.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sampleRNN_GRU' is 12315 from HDL expression: (1'b1 == ap_CS_fsm_state95)
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 6.32 seconds; current allocated memory: 217.517 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:50 ; elapsed = 00:01:16 . Memory (MB): peak = 337.852 ; gain = 280.887
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 76.494 seconds; peak allocated memory: 217.517 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.449 ; gain = 46.496
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.449 ; gain = 46.496
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 193.238 ; gain = 136.285
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 193.238 ; gain = 136.285
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-7' (main.cpp:63) in function 'sampleRNN_GRU' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:68) in function 'sampleRNN_GRU' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:29) to (main.cpp:32:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:33) to (main.cpp:42:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:33) to (main.cpp:47:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:31) to (main.cpp:52:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:31) to (main.cpp:57:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:82:33) to (main.cpp:82:27) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 218.637 ; gain = 161.684
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:39 . Memory (MB): peak = 231.039 ; gain = 174.086
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for operation type mul(II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_ih_V_load_4', main.cpp:69) on array 'w_ih.V', main.cpp:28 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w_ih_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 68.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.686 seconds; current allocated memory: 185.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.301 seconds; current allocated memory: 196.798 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sampleRNN_GRU' is 12315 from HDL expression: (1'b1 == ap_CS_fsm_state95)
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 5.927 seconds; current allocated memory: 213.747 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:49 ; elapsed = 00:01:16 . Memory (MB): peak = 331.449 ; gain = 274.496
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 75.804 seconds; peak allocated memory: 213.747 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.098 ; gain = 46.250
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.098 ; gain = 46.250
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 193.480 ; gain = 136.633
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 193.480 ; gain = 136.633
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-7' (main.cpp:63) in function 'sampleRNN_GRU' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:68) in function 'sampleRNN_GRU' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:29) to (main.cpp:32:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:33) to (main.cpp:42:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:33) to (main.cpp:47:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:31) to (main.cpp:52:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:31) to (main.cpp:57:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:82:33) to (main.cpp:82:27) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 217.836 ; gain = 160.988
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 230.887 ; gain = 174.039
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for operation type mul(II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_ih_V_load_4', main.cpp:69) on array 'w_ih.V', main.cpp:28 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w_ih_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 68.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 44.686 seconds; current allocated memory: 185.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.057 seconds; current allocated memory: 196.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sampleRNN_GRU' is 12315 from HDL expression: (1'b1 == ap_CS_fsm_state95)
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 6.108 seconds; current allocated memory: 213.941 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:49 ; elapsed = 00:01:14 . Memory (MB): peak = 332.125 ; gain = 275.277
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 74.196 seconds; peak allocated memory: 213.941 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 103.480 ; gain = 46.238
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 103.480 ; gain = 46.238
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:36 . Memory (MB): peak = 193.414 ; gain = 136.172
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:36 . Memory (MB): peak = 193.414 ; gain = 136.172
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-7' (main.cpp:63) in function 'sampleRNN_GRU' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:68) in function 'sampleRNN_GRU' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:29) to (main.cpp:32:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:33) to (main.cpp:42:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:33) to (main.cpp:47:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:31) to (main.cpp:52:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:31) to (main.cpp:57:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:82:33) to (main.cpp:82:27) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:42 . Memory (MB): peak = 217.414 ; gain = 160.172
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:49 . Memory (MB): peak = 231.063 ; gain = 173.820
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for operation type mul(II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_ih_V_load_4', main.cpp:69) on array 'w_ih.V', main.cpp:28 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w_ih_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 68.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.644 seconds; current allocated memory: 185.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.705 seconds; current allocated memory: 196.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sampleRNN_GRU' is 12315 from HDL expression: (1'b1 == ap_CS_fsm_state95)
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 6.052 seconds; current allocated memory: 213.889 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:57 ; elapsed = 00:01:29 . Memory (MB): peak = 333.074 ; gain = 275.832
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 89.484 seconds; peak allocated memory: 213.889 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.332 ; gain = 46.246
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.332 ; gain = 46.246
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 193.285 ; gain = 136.199
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 193.285 ; gain = 136.199
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-7' (main.cpp:63) in function 'sampleRNN_GRU' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:68) in function 'sampleRNN_GRU' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:29) to (main.cpp:32:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:33) to (main.cpp:42:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:33) to (main.cpp:47:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:31) to (main.cpp:52:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:31) to (main.cpp:57:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:82:33) to (main.cpp:82:27) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 217.887 ; gain = 160.801
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 231.105 ; gain = 174.020
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for operation type mul(II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_ih_V_load_4', main.cpp:69) on array 'w_ih.V', main.cpp:28 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w_ih_V'.
WARNING: [SCHED 204-69] Unable to schedule 'mul' operation ('p_Val2_22_99', main.cpp:70) due to limited resources (II = 67).
WARNING: [SCHED 204-69] Unable to schedule 'mul' operation ('p_Val2_19_122', main.cpp:69) due to limited resources (II = 82).
WARNING: [SCHED 204-69] Unable to schedule 'mul' operation ('p_Val2_19_125', main.cpp:69) due to limited resources (II = 84).
WARNING: [SCHED 204-69] Unable to schedule 'mul' operation ('p_Val2_22_126', main.cpp:70) due to limited resources (II = 85).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 86, Depth = 90.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.557 seconds; current allocated memory: 186.056 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.864 seconds; current allocated memory: 197.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sampleRNN_GRU' is 12315 from HDL expression: (1'b1 == ap_CS_fsm_state95)
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 6.146 seconds; current allocated memory: 215.060 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:52 ; elapsed = 00:01:18 . Memory (MB): peak = 334.027 ; gain = 276.941
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 78.436 seconds; peak allocated memory: 215.060 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.445 ; gain = 46.363
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.445 ; gain = 46.363
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:31 . Memory (MB): peak = 193.340 ; gain = 136.258
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:31 . Memory (MB): peak = 193.340 ; gain = 136.258
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-7' (main.cpp:63) in function 'sampleRNN_GRU' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:68) in function 'sampleRNN_GRU' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:29) to (main.cpp:32:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:33) to (main.cpp:42:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:33) to (main.cpp:47:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:31) to (main.cpp:52:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:31) to (main.cpp:57:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:82:33) to (main.cpp:82:27) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 217.934 ; gain = 160.852
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 230.563 ; gain = 173.480
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for operation type mul(II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_ih_V_load_4', main.cpp:69) on array 'w_ih.V', main.cpp:28 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w_ih_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 68.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.772 seconds; current allocated memory: 185.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.585 seconds; current allocated memory: 196.798 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sampleRNN_GRU' is 12315 from HDL expression: (1'b1 == ap_CS_fsm_state95)
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 7.621 seconds; current allocated memory: 213.744 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:55 ; elapsed = 00:01:25 . Memory (MB): peak = 331.898 ; gain = 274.816
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 85.073 seconds; peak allocated memory: 213.744 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.320 ; gain = 46.305
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.320 ; gain = 46.305
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 193.012 ; gain = 135.996
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 193.012 ; gain = 135.996
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-7' (main.cpp:63) in function 'sampleRNN_GRU' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:68) in function 'sampleRNN_GRU' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:29) to (main.cpp:32:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:33) to (main.cpp:42:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:33) to (main.cpp:47:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:31) to (main.cpp:52:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:31) to (main.cpp:57:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:82:33) to (main.cpp:82:27) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 218.137 ; gain = 161.121
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:39 . Memory (MB): peak = 231.598 ; gain = 174.582
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for operation type mul(II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_ih_V_load_4', main.cpp:69) on array 'w_ih.V', main.cpp:28 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w_ih_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 68.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.484 seconds; current allocated memory: 185.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.49 seconds; current allocated memory: 197.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sampleRNN_GRU' is 12315 from HDL expression: (1'b1 == ap_CS_fsm_state95)
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 6.192 seconds; current allocated memory: 214.043 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:51 ; elapsed = 00:01:17 . Memory (MB): peak = 332.543 ; gain = 275.527
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 77.231 seconds; peak allocated memory: 214.043 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.523 ; gain = 46.148
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.523 ; gain = 46.148
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 193.074 ; gain = 135.699
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 193.074 ; gain = 135.699
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-7' (main.cpp:63) in function 'sampleRNN_GRU' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:68) in function 'sampleRNN_GRU' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:29) to (main.cpp:32:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:33) to (main.cpp:42:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:33) to (main.cpp:47:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:31) to (main.cpp:52:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:31) to (main.cpp:57:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:82:33) to (main.cpp:82:27) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 219.742 ; gain = 162.367
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 231.063 ; gain = 173.688
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for operation type mul(II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_ih_V_load_4', main.cpp:69) on array 'w_ih.V', main.cpp:28 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w_ih_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 68.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.228 seconds; current allocated memory: 185.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.742 seconds; current allocated memory: 197.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sampleRNN_GRU' is 12315 from HDL expression: (1'b1 == ap_CS_fsm_state95)
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 6.027 seconds; current allocated memory: 214.327 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:51 ; elapsed = 00:01:17 . Memory (MB): peak = 333.492 ; gain = 276.117
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 76.914 seconds; peak allocated memory: 214.327 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.297 ; gain = 46.336
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.297 ; gain = 46.336
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 193.359 ; gain = 136.398
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 193.359 ; gain = 136.398
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-7' (main.cpp:63) in function 'sampleRNN_GRU' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:68) in function 'sampleRNN_GRU' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:29) to (main.cpp:32:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:33) to (main.cpp:42:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:33) to (main.cpp:47:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:31) to (main.cpp:52:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:31) to (main.cpp:57:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:82:33) to (main.cpp:82:27) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 217.703 ; gain = 160.742
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 231.426 ; gain = 174.465
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for operation type mul(II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_ih_V_load_4', main.cpp:69) on array 'w_ih.V', main.cpp:28 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w_ih_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 68.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.162 seconds; current allocated memory: 185.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.817 seconds; current allocated memory: 198.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sampleRNN_GRU' is 12315 from HDL expression: (1'b1 == ap_CS_fsm_state95)
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 6.133 seconds; current allocated memory: 215.162 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:52 ; elapsed = 00:01:18 . Memory (MB): peak = 334.762 ; gain = 277.801
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 77.892 seconds; peak allocated memory: 215.162 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.426 ; gain = 46.520
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.426 ; gain = 46.520
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 193.348 ; gain = 136.441
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 193.348 ; gain = 136.441
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-7' (main.cpp:63) in function 'sampleRNN_GRU' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:68) in function 'sampleRNN_GRU' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:29) to (main.cpp:32:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:33) to (main.cpp:42:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:33) to (main.cpp:47:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:31) to (main.cpp:52:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:31) to (main.cpp:57:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:82:33) to (main.cpp:82:27) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 217.461 ; gain = 160.555
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 230.684 ; gain = 173.777
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for operation type mul(II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_ih_V_load_4', main.cpp:69) on array 'w_ih.V', main.cpp:28 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w_ih_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 68.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.294 seconds; current allocated memory: 185.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.133 seconds; current allocated memory: 199.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sampleRNN_GRU' is 12315 from HDL expression: (1'b1 == ap_CS_fsm_state95)
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 6.379 seconds; current allocated memory: 217.124 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:53 ; elapsed = 00:01:19 . Memory (MB): peak = 337.352 ; gain = 280.445
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 79.029 seconds; peak allocated memory: 217.124 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.281 ; gain = 46.270
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.281 ; gain = 46.270
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 193.117 ; gain = 136.105
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 193.117 ; gain = 136.105
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-7' (main.cpp:63) in function 'sampleRNN_GRU' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:68) in function 'sampleRNN_GRU' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:29) to (main.cpp:32:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:33) to (main.cpp:42:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:33) to (main.cpp:47:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:31) to (main.cpp:52:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:31) to (main.cpp:57:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:82:33) to (main.cpp:82:27) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 216.980 ; gain = 159.969
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 230.746 ; gain = 173.734
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for operation type mul(II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_ih_V_load_4', main.cpp:69) on array 'w_ih.V', main.cpp:28 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w_ih_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 68.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.049 seconds; current allocated memory: 185.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.581 seconds; current allocated memory: 199.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sampleRNN_GRU' is 12315 from HDL expression: (1'b1 == ap_CS_fsm_state95)
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 6.207 seconds; current allocated memory: 216.443 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:52 ; elapsed = 00:01:19 . Memory (MB): peak = 335.410 ; gain = 278.398
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 78.655 seconds; peak allocated memory: 216.443 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.328 ; gain = 46.270
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.328 ; gain = 46.270
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 193.285 ; gain = 136.227
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 193.285 ; gain = 136.227
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-7' (main.cpp:63) in function 'sampleRNN_GRU' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:68) in function 'sampleRNN_GRU' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:29) to (main.cpp:32:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:33) to (main.cpp:42:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:33) to (main.cpp:47:27) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:31) to (main.cpp:52:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:31) to (main.cpp:57:25) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:82:33) to (main.cpp:82:27) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 220.352 ; gain = 163.293
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:00:44 . Memory (MB): peak = 231.586 ; gain = 174.527
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for operation type mul(II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_ih_V_load_4', main.cpp:69) on array 'w_ih.V', main.cpp:28 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w_ih_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 68.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 56.913 seconds; current allocated memory: 185.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 9.698 seconds; current allocated memory: 199.115 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sampleRNN_GRU' is 12315 from HDL expression: (1'b1 == ap_CS_fsm_state95)
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 7.161 seconds; current allocated memory: 216.444 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:07 ; elapsed = 00:01:41 . Memory (MB): peak = 336.227 ; gain = 279.168
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 101.615 seconds; peak allocated memory: 216.444 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 101.891 ; gain = 45.668
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 101.891 ; gain = 45.668
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 133.430 ; gain = 77.207
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 133.430 ; gain = 77.207
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-7' (main.cpp:63) in function 'sampleRNN_GRU' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:68) in function 'sampleRNN_GRU' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:28) to (main.cpp:32:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:28) to (main.cpp:37:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:32) to (main.cpp:42:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:32) to (main.cpp:47:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:30) to (main.cpp:52:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:30) to (main.cpp:57:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:82:32) to (main.cpp:82:26) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 166.754 ; gain = 110.531
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 172.000 ; gain = 115.777
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 101.965 ; gain = 46.176
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 101.965 ; gain = 46.176
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 133.133 ; gain = 77.344
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 133.645 ; gain = 77.855
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-7' (main.cpp:63) in function 'sampleRNN_GRU' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:68) in function 'sampleRNN_GRU' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:28) to (main.cpp:32:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:28) to (main.cpp:37:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:32) to (main.cpp:42:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:32) to (main.cpp:47:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:30) to (main.cpp:52:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:30) to (main.cpp:57:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:82:32) to (main.cpp:82:26) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 166.582 ; gain = 110.793
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 172.117 ; gain = 116.328
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_ih_V_load_2', main.cpp:69) on array 'w_ih.V', main.cpp:28 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w_ih_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.986 seconds; current allocated memory: 130.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.563 seconds; current allocated memory: 136.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sampleRNN_GRU' is 6168 from HDL expression: (1'b1 == ap_CS_fsm_state63)
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 4.081 seconds; current allocated memory: 147.330 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 235.371 ; gain = 179.582
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 48.684 seconds; peak allocated memory: 147.330 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.082 ; gain = 45.469
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.082 ; gain = 45.469
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 133.492 ; gain = 76.879
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 133.492 ; gain = 76.879
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:28) to (main.cpp:32:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:28) to (main.cpp:37:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:32) to (main.cpp:42:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:32) to (main.cpp:47:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:30) to (main.cpp:52:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:30) to (main.cpp:57:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:82:32) to (main.cpp:82:26) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 162.320 ; gain = 105.707
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 165.809 ; gain = 109.195
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.018 seconds; current allocated memory: 116.345 MB.
INFO: [HLS 200-434] Only 7 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.598 seconds; current allocated memory: 117.909 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 1.073 seconds; current allocated memory: 121.661 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 182.699 ; gain = 126.086
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 29.776 seconds; peak allocated memory: 121.661 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 101.988 ; gain = 46.512
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 101.988 ; gain = 46.512
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:85).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 133.434 ; gain = 77.957
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 133.750 ; gain = 78.273
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:21).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:21).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-7' (main.cpp:64) in function 'sampleRNN_GRU' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:69) in function 'sampleRNN_GRU' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:33:28) to (main.cpp:33:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:38:28) to (main.cpp:38:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:43:32) to (main.cpp:43:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:48:32) to (main.cpp:48:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:53:30) to (main.cpp:53:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:58:30) to (main.cpp:58:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:83:32) to (main.cpp:83:26) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 166.086 ; gain = 110.609
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 171.852 ; gain = 116.375
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for operation type mul(II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_ih_V_load_4', main.cpp:70) on array 'w_ih.V', main.cpp:29 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w_ih_V'.
WARNING: [SCHED 204-69] Unable to schedule 'mul' operation ('p_Val2_22_1', main.cpp:71) due to limited resources (II = 3).
WARNING: [SCHED 204-69] Unable to schedule 'mul' operation ('p_Val2_19_2', main.cpp:70) due to limited resources (II = 4).
WARNING: [SCHED 204-69] Unable to schedule 'mul' operation ('p_Val2_22_32', main.cpp:71) due to limited resources (II = 67).
WARNING: [SCHED 204-69] Unable to schedule 'mul' operation ('p_Val2_19_48', main.cpp:70) due to limited resources (II = 98).
WARNING: [SCHED 204-69] Unable to schedule 'mul' operation ('p_Val2_19_56', main.cpp:70) due to limited resources (II = 114).
WARNING: [SCHED 204-69] Unable to schedule 'mul' operation ('p_Val2_19_60', main.cpp:70) due to limited resources (II = 122).
WARNING: [SCHED 204-69] Unable to schedule 'mul' operation ('p_Val2_19_62', main.cpp:70) due to limited resources (II = 126).
WARNING: [SCHED 204-69] Unable to schedule 'mul' operation ('p_Val2_22_62', main.cpp:71) due to limited resources (II = 127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 132.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.256 seconds; current allocated memory: 130.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.904 seconds; current allocated memory: 137.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sampleRNN_GRU' is 6168 from HDL expression: (1'b1 == ap_CS_fsm_state63)
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 3.873 seconds; current allocated memory: 150.071 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:28 ; elapsed = 00:00:51 . Memory (MB): peak = 236.621 ; gain = 181.145
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 50.777 seconds; peak allocated memory: 150.071 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 101.855 ; gain = 45.254
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 101.855 ; gain = 45.254
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:85).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 133.336 ; gain = 76.734
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 133.336 ; gain = 76.734
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:21).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:21).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-7' (main.cpp:64) in function 'sampleRNN_GRU' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:69) in function 'sampleRNN_GRU' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:33:28) to (main.cpp:33:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:38:28) to (main.cpp:38:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:43:32) to (main.cpp:43:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:48:32) to (main.cpp:48:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:53:30) to (main.cpp:53:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:58:30) to (main.cpp:58:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:83:32) to (main.cpp:83:26) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 167.324 ; gain = 110.723
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 172.277 ; gain = 115.676
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_ih_V_load_2', main.cpp:70) on array 'w_ih.V', main.cpp:29 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w_ih_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.646 seconds; current allocated memory: 130.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.909 seconds; current allocated memory: 136.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sampleRNN_GRU' is 6168 from HDL expression: (1'b1 == ap_CS_fsm_state63)
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 3.68 seconds; current allocated memory: 147.330 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:26 ; elapsed = 00:00:48 . Memory (MB): peak = 234.797 ; gain = 178.195
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 48.247 seconds; peak allocated memory: 147.330 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 101.883 ; gain = 46.426
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 101.883 ; gain = 46.426
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:85).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 133.281 ; gain = 77.824
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 133.695 ; gain = 78.238
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:21).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:21).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-7' (main.cpp:64) in function 'sampleRNN_GRU' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:69) in function 'sampleRNN_GRU' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:33:28) to (main.cpp:33:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:38:28) to (main.cpp:38:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:43:32) to (main.cpp:43:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:48:32) to (main.cpp:48:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:53:30) to (main.cpp:53:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:58:30) to (main.cpp:58:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:83:32) to (main.cpp:83:26) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 166.785 ; gain = 111.328
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 171.984 ; gain = 116.527
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 33, Final II = 33, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.808 seconds; current allocated memory: 130.325 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.605 seconds; current allocated memory: 136.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sampleRNN_GRU' is 6168 from HDL expression: (1'b1 == ap_CS_fsm_state63)
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 3.797 seconds; current allocated memory: 147.291 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 235.090 ; gain = 179.633
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 46.924 seconds; peak allocated memory: 147.291 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.043 ; gain = 45.836
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.043 ; gain = 45.836
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:85).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 133.148 ; gain = 76.941
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 133.148 ; gain = 76.941
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:21).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:21).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-7' (main.cpp:64) in function 'sampleRNN_GRU' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:69) in function 'sampleRNN_GRU' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:33:28) to (main.cpp:33:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:38:28) to (main.cpp:38:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:43:32) to (main.cpp:43:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:48:32) to (main.cpp:48:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:53:30) to (main.cpp:53:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:58:30) to (main.cpp:58:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:83:32) to (main.cpp:83:26) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 168.031 ; gain = 111.824
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 172.660 ; gain = 116.453
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 34, Final II = 34, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.482 seconds; current allocated memory: 130.325 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.814 seconds; current allocated memory: 136.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sampleRNN_GRU' is 6168 from HDL expression: (1'b1 == ap_CS_fsm_state63)
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 3.699 seconds; current allocated memory: 147.304 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:46 . Memory (MB): peak = 234.801 ; gain = 178.594
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 45.909 seconds; peak allocated memory: 147.304 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 101.957 ; gain = 46.422
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 101.957 ; gain = 46.422
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:85).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 133.453 ; gain = 77.918
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 133.453 ; gain = 77.918
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:68) in function 'sampleRNN_GRU' partially with a factor of 32.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:28) to (main.cpp:32:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:28) to (main.cpp:37:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:32) to (main.cpp:42:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:32) to (main.cpp:47:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:30) to (main.cpp:52:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:30) to (main.cpp:57:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:83:32) to (main.cpp:83:26) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 165.063 ; gain = 109.527
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 167.473 ; gain = 111.938
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.431 seconds; current allocated memory: 123.497 MB.
INFO: [HLS 200-434] Only 7 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.395 seconds; current allocated memory: 127.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 2.153 seconds; current allocated memory: 134.126 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:36 . Memory (MB): peak = 208.633 ; gain = 153.098
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 36.482 seconds; peak allocated memory: 134.126 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 101.988 ; gain = 46.336
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 101.988 ; gain = 46.336
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:85).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 133.289 ; gain = 77.637
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 133.379 ; gain = 77.727
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:28) to (main.cpp:32:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:28) to (main.cpp:37:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:32) to (main.cpp:42:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:32) to (main.cpp:47:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:30) to (main.cpp:52:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:30) to (main.cpp:57:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:83:32) to (main.cpp:83:26) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 162.820 ; gain = 107.168
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 165.836 ; gain = 110.184
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.414 seconds; current allocated memory: 116.345 MB.
INFO: [HLS 200-434] Only 7 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.768 seconds; current allocated memory: 117.909 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 1.037 seconds; current allocated memory: 121.661 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 183.430 ; gain = 127.777
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 28.985 seconds; peak allocated memory: 121.661 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 102.141 ; gain = 46.426
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 102.141 ; gain = 46.426
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-16.1' (main.cpp:68) in function 'sampleRNN_GRU(datatype*, datatype*)': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=64).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:85).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:32 . Memory (MB): peak = 133.219 ; gain = 77.504
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:33 . Memory (MB): peak = 133.609 ; gain = 77.895
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:68) in function 'sampleRNN_GRU': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=64).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:68) in function 'sampleRNN_GRU' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:28) to (main.cpp:32:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:28) to (main.cpp:37:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:32) to (main.cpp:42:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:32) to (main.cpp:47:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:30) to (main.cpp:52:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:30) to (main.cpp:57:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:83:32) to (main.cpp:83:26) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:37 . Memory (MB): peak = 166.715 ; gain = 111.000
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:42 . Memory (MB): peak = 171.945 ; gain = 116.230
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 44.609 seconds; current allocated memory: 130.272 MB.
INFO: [HLS 200-434] Only 7 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.491 seconds; current allocated memory: 136.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sampleRNN_GRU' is 6166 from HDL expression: (1'b1 == ap_CS_fsm_state63)
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 5.351 seconds; current allocated memory: 146.694 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:34 ; elapsed = 00:01:13 . Memory (MB): peak = 232.773 ; gain = 177.059
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 73.509 seconds; peak allocated memory: 146.694 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 101.777 ; gain = 46.191
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 101.777 ; gain = 46.191
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:85).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 133.082 ; gain = 77.496
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 133.086 ; gain = 77.500
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:68) in function 'sampleRNN_GRU' partially with a factor of 32.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:28) to (main.cpp:32:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:28) to (main.cpp:37:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:32) to (main.cpp:42:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:32) to (main.cpp:47:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:30) to (main.cpp:52:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:30) to (main.cpp:57:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:83:32) to (main.cpp:83:26) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 166.188 ; gain = 110.602
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 168.508 ; gain = 112.922
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.529 seconds; current allocated memory: 123.497 MB.
INFO: [HLS 200-434] Only 7 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.407 seconds; current allocated memory: 127.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 3.45 seconds; current allocated memory: 134.126 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:00:47 . Memory (MB): peak = 208.305 ; gain = 152.719
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 47.596 seconds; peak allocated memory: 134.126 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 102.074 ; gain = 46.492
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 102.074 ; gain = 46.492
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:85).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 133.289 ; gain = 77.707
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 133.289 ; gain = 77.707
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:68) in function 'sampleRNN_GRU' partially with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:28) to (main.cpp:32:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:28) to (main.cpp:37:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:32) to (main.cpp:42:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:32) to (main.cpp:47:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:30) to (main.cpp:52:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:30) to (main.cpp:57:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:83:32) to (main.cpp:83:26) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 164.832 ; gain = 109.250
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 166.258 ; gain = 110.676
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.055 seconds; current allocated memory: 119.783 MB.
INFO: [HLS 200-434] Only 7 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.464 seconds; current allocated memory: 122.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 3.067 seconds; current allocated memory: 127.744 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:48 . Memory (MB): peak = 194.531 ; gain = 138.949
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 47.682 seconds; peak allocated memory: 127.744 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 102.133 ; gain = 46.547
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 102.133 ; gain = 46.547
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:86).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 133.488 ; gain = 77.902
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 134.137 ; gain = 78.551
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (main.cpp:63) in function 'sampleRNN_GRU' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:69) in function 'sampleRNN_GRU' partially with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:28) to (main.cpp:32:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:28) to (main.cpp:37:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:32) to (main.cpp:42:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:32) to (main.cpp:47:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:30) to (main.cpp:52:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:30) to (main.cpp:57:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:84:32) to (main.cpp:84:26) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 182.594 ; gain = 127.008
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 222.598 ; gain = 167.012
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target ==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 101.988 ; gain = 46.320
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 101.988 ; gain = 46.320
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:86).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 133.488 ; gain = 77.820
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 133.488 ; gain = 77.820
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (main.cpp:63) in function 'sampleRNN_GRU' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:69) in function 'sampleRNN_GRU' partially with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:28) to (main.cpp:32:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:28) to (main.cpp:37:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:32) to (main.cpp:42:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:32) to (main.cpp:47:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:30) to (main.cpp:52:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:30) to (main.cpp:57:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:84:32) to (main.cpp:84:26) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 166.621 ; gain = 110.953
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 167.262 ; gain = 111.594
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.376 seconds; current allocated memory: 123.828 MB.
INFO: [HLS 200-434] Only 7 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.122 seconds; current allocated memory: 127.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_mult_temp_V' to 'sampleRNN_GRU_mulbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_mult_temp2_V' to 'sampleRNN_GRU_muldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_ieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_ifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_hg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpejbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpejbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 2.364 seconds; current allocated memory: 134.814 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_mulbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_ieOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:00:45 . Memory (MB): peak = 209.703 ; gain = 154.035
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 44.862 seconds; peak allocated memory: 134.814 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 101.852 ; gain = 46.230
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 101.852 ; gain = 46.230
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:86).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 133.266 ; gain = 77.645
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 133.266 ; gain = 77.645
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (main.cpp:63) in function 'sampleRNN_GRU' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:69) in function 'sampleRNN_GRU' partially with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:28) to (main.cpp:32:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:28) to (main.cpp:37:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:32) to (main.cpp:42:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:32) to (main.cpp:47:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:30) to (main.cpp:52:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:30) to (main.cpp:57:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:84:32) to (main.cpp:84:26) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 174.164 ; gain = 118.543
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 191.035 ; gain = 135.414
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.216 seconds; current allocated memory: 150.120 MB.
INFO: [HLS 200-434] Only 7 loops out of a total 16 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.653 seconds; current allocated memory: 161.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_mult_temp_V' to 'sampleRNN_GRU_mulbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_mult_temp2_V' to 'sampleRNN_GRU_muldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_ieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_ifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_hg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpejbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpejbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 7.254 seconds; current allocated memory: 179.739 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_mulbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_ieOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:44 ; elapsed = 00:01:14 . Memory (MB): peak = 303.234 ; gain = 247.613
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 73.935 seconds; peak allocated memory: 179.739 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 101.914 ; gain = 46.414
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 101.914 ; gain = 46.414
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:86).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 133.125 ; gain = 77.625
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 133.824 ; gain = 78.324
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:69) in function 'sampleRNN_GRU' partially with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:28) to (main.cpp:32:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:28) to (main.cpp:37:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:32) to (main.cpp:42:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:32) to (main.cpp:47:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:30) to (main.cpp:52:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:30) to (main.cpp:57:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:84:32) to (main.cpp:84:26) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 164.203 ; gain = 108.703
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 166.672 ; gain = 111.172
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.515 seconds; current allocated memory: 119.783 MB.
INFO: [HLS 200-434] Only 7 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.244 seconds; current allocated memory: 122.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 1.878 seconds; current allocated memory: 127.744 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:38 . Memory (MB): peak = 195.695 ; gain = 140.195
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 38.093 seconds; peak allocated memory: 127.744 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 102.137 ; gain = 46.395
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 102.137 ; gain = 46.395
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:86).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 133.125 ; gain = 77.383
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 133.465 ; gain = 77.723
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-7' (main.cpp:63) in function 'sampleRNN_GRU' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-7.1' (main.cpp:69) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:69) in function 'sampleRNN_GRU' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:28) to (main.cpp:32:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:28) to (main.cpp:37:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:32) to (main.cpp:42:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:32) to (main.cpp:47:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:30) to (main.cpp:52:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:30) to (main.cpp:57:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:84:32) to (main.cpp:84:26) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 167.309 ; gain = 111.566
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 172.770 ; gain = 117.027
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_ih_V_load_2', main.cpp:71) on array 'w_ih.V', main.cpp:28 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w_ih_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.673 seconds; current allocated memory: 130.382 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.846 seconds; current allocated memory: 136.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sampleRNN_GRU' is 6168 from HDL expression: (1'b1 == ap_CS_fsm_state63)
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 3.979 seconds; current allocated memory: 147.333 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:29 ; elapsed = 00:00:54 . Memory (MB): peak = 235.805 ; gain = 180.063
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 54.572 seconds; peak allocated memory: 147.333 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 102.074 ; gain = 46.309
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 102.074 ; gain = 46.309
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-16.1' (main.cpp:69) in function 'sampleRNN_GRU(datatype*, datatype*)': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=64).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:86).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 133.340 ; gain = 77.574
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 133.340 ; gain = 77.574
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:69) in function 'sampleRNN_GRU': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=64).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:69) in function 'sampleRNN_GRU' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:28) to (main.cpp:32:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:28) to (main.cpp:37:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:32) to (main.cpp:42:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:32) to (main.cpp:47:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:30) to (main.cpp:52:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:30) to (main.cpp:57:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:84:32) to (main.cpp:84:26) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:31 . Memory (MB): peak = 166.730 ; gain = 110.965
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:35 . Memory (MB): peak = 172.000 ; gain = 116.234
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.484 seconds; current allocated memory: 130.272 MB.
INFO: [HLS 200-434] Only 7 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.847 seconds; current allocated memory: 136.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sampleRNN_GRU' is 6166 from HDL expression: (1'b1 == ap_CS_fsm_state63)
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 5.002 seconds; current allocated memory: 146.694 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:35 ; elapsed = 00:01:04 . Memory (MB): peak = 233.160 ; gain = 177.395
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 64.359 seconds; peak allocated memory: 146.694 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 102.090 ; gain = 46.191
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 102.090 ; gain = 46.191
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:85).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 133.398 ; gain = 77.500
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 133.398 ; gain = 77.500
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:68) in function 'sampleRNN_GRU' partially with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:28) to (main.cpp:32:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:28) to (main.cpp:37:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:32) to (main.cpp:42:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:32) to (main.cpp:47:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:30) to (main.cpp:52:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:30) to (main.cpp:57:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:83:32) to (main.cpp:83:26) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 164.113 ; gain = 108.215
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 166.082 ; gain = 110.184
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.01 seconds; current allocated memory: 119.783 MB.
INFO: [HLS 200-434] Only 7 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.166 seconds; current allocated memory: 122.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 1.961 seconds; current allocated memory: 127.744 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:43 . Memory (MB): peak = 194.949 ; gain = 139.051
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 42.921 seconds; peak allocated memory: 127.744 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 101.754 ; gain = 46.188
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 101.754 ; gain = 46.188
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:85).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 133.148 ; gain = 77.582
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 133.215 ; gain = 77.648
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (main.cpp:42) in function 'sampleRNN_GRU' partially with a factor of 64.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (main.cpp:47) in function 'sampleRNN_GRU' partially with a factor of 64.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:68) in function 'sampleRNN_GRU' partially with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:28) to (main.cpp:32:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:28) to (main.cpp:37:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:44:2) to (main.cpp:42:26) in function 'sampleRNN_GRU'... converting 577 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:49:2) to (main.cpp:47:26) in function 'sampleRNN_GRU'... converting 577 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:30) to (main.cpp:52:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:30) to (main.cpp:57:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:83:32) to (main.cpp:83:26) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:52 . Memory (MB): peak = 198.371 ; gain = 142.805
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:50 ; elapsed = 00:01:10 . Memory (MB): peak = 224.070 ; gain = 168.504
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 77.37 seconds; current allocated memory: 187.258 MB.
INFO: [HLS 200-434] Only 5 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 14.78 seconds; current allocated memory: 209.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 16.022 seconds; current allocated memory: 254.696 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:58 ; elapsed = 00:02:45 . Memory (MB): peak = 480.168 ; gain = 424.602
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 164.871 seconds; peak allocated memory: 254.696 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 102.039 ; gain = 45.785
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 102.039 ; gain = 45.785
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:85).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 133.207 ; gain = 76.953
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 133.301 ; gain = 77.047
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (main.cpp:42) in function 'sampleRNN_GRU' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (main.cpp:47) in function 'sampleRNN_GRU' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:68) in function 'sampleRNN_GRU' partially with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:28) to (main.cpp:32:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:28) to (main.cpp:37:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:44:2) to (main.cpp:42:26) in function 'sampleRNN_GRU'... converting 145 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:49:2) to (main.cpp:47:26) in function 'sampleRNN_GRU'... converting 145 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:30) to (main.cpp:52:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:30) to (main.cpp:57:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:83:32) to (main.cpp:83:26) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 172.379 ; gain = 116.125
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 175.867 ; gain = 119.613
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.181 seconds; current allocated memory: 134.410 MB.
INFO: [HLS 200-434] Only 5 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.989 seconds; current allocated memory: 141.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 4.14 seconds; current allocated memory: 156.000 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:28 ; elapsed = 00:00:54 . Memory (MB): peak = 256.547 ; gain = 200.293
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 54.255 seconds; peak allocated memory: 156.000 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.133 ; gain = 45.719
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.133 ; gain = 45.719
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:85).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 133.430 ; gain = 77.016
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 133.563 ; gain = 77.148
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:68) in function 'sampleRNN_GRU' partially with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:28) to (main.cpp:32:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:28) to (main.cpp:37:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:32) to (main.cpp:42:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:32) to (main.cpp:47:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:30) to (main.cpp:52:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:30) to (main.cpp:57:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:83:32) to (main.cpp:83:26) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 164.629 ; gain = 108.215
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 166.383 ; gain = 109.969
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.878 seconds; current allocated memory: 119.814 MB.
INFO: [HLS 200-434] Only 7 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.841 seconds; current allocated memory: 122.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 1.732 seconds; current allocated memory: 127.744 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 194.195 ; gain = 137.781
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 31.787 seconds; peak allocated memory: 127.744 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.094 ; gain = 45.488
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.094 ; gain = 45.488
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:86).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 133.352 ; gain = 76.746
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 133.352 ; gain = 76.746
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:68) in function 'sampleRNN_GRU' partially with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:28) to (main.cpp:32:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:28) to (main.cpp:37:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:32) to (main.cpp:42:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:32) to (main.cpp:47:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:30) to (main.cpp:52:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:30) to (main.cpp:57:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:84:32) to (main.cpp:84:26) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 164.164 ; gain = 107.559
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 166.945 ; gain = 110.340
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.187 seconds; current allocated memory: 120.020 MB.
INFO: [HLS 200-434] Only 7 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.879 seconds; current allocated memory: 122.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 1.653 seconds; current allocated memory: 127.949 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:33 . Memory (MB): peak = 195.188 ; gain = 138.582
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 33.211 seconds; peak allocated memory: 127.949 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.176 ; gain = 46.273
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.176 ; gain = 46.273
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:86).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 133.410 ; gain = 77.508
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 133.410 ; gain = 77.508
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:68) in function 'sampleRNN_GRU' partially with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:28) to (main.cpp:32:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:28) to (main.cpp:37:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:32) to (main.cpp:42:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:32) to (main.cpp:47:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:30) to (main.cpp:52:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:30) to (main.cpp:57:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:84:32) to (main.cpp:84:26) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 164.199 ; gain = 108.297
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 166.570 ; gain = 110.668
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.057 seconds; current allocated memory: 120.004 MB.
INFO: [HLS 200-434] Only 7 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.017 seconds; current allocated memory: 122.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 1.567 seconds; current allocated memory: 127.965 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 195.020 ; gain = 139.117
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 32.275 seconds; peak allocated memory: 127.965 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 101.891 ; gain = 46.340
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 101.891 ; gain = 46.340
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:87).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 133.098 ; gain = 77.547
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 133.813 ; gain = 78.262
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:68) in function 'sampleRNN_GRU' partially with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:28) to (main.cpp:32:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:28) to (main.cpp:37:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:32) to (main.cpp:42:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:32) to (main.cpp:47:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:30) to (main.cpp:52:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:30) to (main.cpp:57:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:85:32) to (main.cpp:85:26) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sampleRNN_GRU' (main.cpp:20)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 164.039 ; gain = 108.488
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 166.391 ; gain = 110.840
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (main.cpp:72): 'p_str12' does not exist or is optimized away.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SYN 201-303] Cannot apply core 'DSP48' on 'alloca' operation ('temp1.V', main.cpp:26) due to incompatible operation.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.118 seconds; current allocated memory: 120.446 MB.
INFO: [HLS 200-434] Only 7 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.168 seconds; current allocated memory: 123.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 1.297 seconds; current allocated memory: 128.351 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:33 . Memory (MB): peak = 195.762 ; gain = 140.211
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 33.02 seconds; peak allocated memory: 128.351 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 102.191 ; gain = 46.422
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 102.191 ; gain = 46.422
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:86).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 133.371 ; gain = 77.602
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 133.371 ; gain = 77.602
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (main.cpp:63) in function 'sampleRNN_GRU' partially with a factor of 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:28) to (main.cpp:32:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:28) to (main.cpp:37:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:32) to (main.cpp:42:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:32) to (main.cpp:47:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:30) to (main.cpp:52:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:30) to (main.cpp:57:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:84:32) to (main.cpp:84:26) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 162.590 ; gain = 106.820
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 165.613 ; gain = 109.844
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.555 seconds; current allocated memory: 117.107 MB.
INFO: [HLS 200-434] Only 7 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.774 seconds; current allocated memory: 118.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_mult_temp_V' to 'sampleRNN_GRU_mulbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_mult_temp2_V' to 'sampleRNN_GRU_muldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_ieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_ifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_hg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpejbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpejbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 1.048 seconds; current allocated memory: 122.833 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_mulbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_ieOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 186.012 ; gain = 130.242
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 28.209 seconds; peak allocated memory: 122.833 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.137 ; gain = 46.535
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.137 ; gain = 46.535
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:86).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 133.387 ; gain = 77.785
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 133.789 ; gain = 78.188
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (main.cpp:63) in function 'sampleRNN_GRU' partially with a factor of 64.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:28) to (main.cpp:32:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:28) to (main.cpp:37:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:32) to (main.cpp:42:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:32) to (main.cpp:47:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:30) to (main.cpp:52:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:30) to (main.cpp:57:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:84:32) to (main.cpp:84:26) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 176.691 ; gain = 121.090
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 238.258 ; gain = 182.656
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.338 seconds; current allocated memory: 190.006 MB.
INFO: [HLS 200-434] Only 7 loops out of a total 72 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.756 seconds; current allocated memory: 203.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_mult_temp_V' to 'sampleRNN_GRU_mulbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_mult_temp2_V' to 'sampleRNN_GRU_muldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_ieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_ifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_hg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpejbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpejbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 9.48 seconds; current allocated memory: 225.210 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_mulbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_ieOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:49 ; elapsed = 00:01:17 . Memory (MB): peak = 360.910 ; gain = 305.309
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 77.168 seconds; peak allocated memory: 225.210 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 102.117 ; gain = 46.016
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 102.117 ; gain = 46.016
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:86).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 133.156 ; gain = 77.055
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 133.156 ; gain = 77.055
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (main.cpp:63) in function 'sampleRNN_GRU' partially with a factor of 64.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:69) in function 'sampleRNN_GRU' partially with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:28) to (main.cpp:32:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:28) to (main.cpp:37:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:32) to (main.cpp:42:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:32) to (main.cpp:47:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:30) to (main.cpp:52:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:30) to (main.cpp:57:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:84:32) to (main.cpp:84:26) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:49 ; elapsed = 00:03:03 . Memory (MB): peak = 292.961 ; gain = 236.859
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:40 ; elapsed = 00:05:54 . Memory (MB): peak = 448.121 ; gain = 392.020
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 476.73 seconds; current allocated memory: 421.049 MB.
INFO: [HLS 200-434] Only 7 loops out of a total 72 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 274.917 seconds; current allocated memory: 520.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_mult_temp_V' to 'sampleRNN_GRU_mulbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_mult_temp2_V' to 'sampleRNN_GRU_muldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_ieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_ifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_hg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpejbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpejbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 146.976 seconds; current allocated memory: 682.137 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_mulbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_ieOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:17:01 ; elapsed = 00:18:53 . Memory (MB): peak = 1304.438 ; gain = 1248.336
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 1133.74 seconds; peak allocated memory: 682.137 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 101.922 ; gain = 45.770
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 101.922 ; gain = 45.770
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 133.445 ; gain = 77.293
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 133.445 ; gain = 77.293
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:66) in function 'sampleRNN_GRU' partially with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:28) to (main.cpp:32:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:28) to (main.cpp:37:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:32) to (main.cpp:42:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:47:32) to (main.cpp:47:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:30) to (main.cpp:52:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:30) to (main.cpp:57:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:76:32) to (main.cpp:76:26) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 164.293 ; gain = 108.141
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 167.043 ; gain = 110.891
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.476 seconds; current allocated memory: 119.787 MB.
INFO: [HLS 200-434] Only 7 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.931 seconds; current allocated memory: 122.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 1.562 seconds; current allocated memory: 127.748 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 196.383 ; gain = 140.230
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 31.476 seconds; peak allocated memory: 127.748 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.195 ; gain = 46.414
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.195 ; gain = 46.414
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:79).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 133.246 ; gain = 77.465
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 133.246 ; gain = 77.465
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:67) in function 'sampleRNN_GRU' partially with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:33:28) to (main.cpp:33:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:38:28) to (main.cpp:38:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:43:32) to (main.cpp:43:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:48:32) to (main.cpp:48:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:53:30) to (main.cpp:53:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:58:30) to (main.cpp:58:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:77:32) to (main.cpp:77:26) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 163.879 ; gain = 108.098
WARNING: [XFORM 203-522] Cannot merge loops in region 'sampleRNN_GRU': data dependence(s) between loops prevent merging.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 166.477 ; gain = 110.695
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.01 seconds; current allocated memory: 119.821 MB.
INFO: [HLS 200-434] Only 7 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 122.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 1.681 seconds; current allocated memory: 127.751 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:33 . Memory (MB): peak = 194.395 ; gain = 138.613
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 33.151 seconds; peak allocated memory: 127.751 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 102.262 ; gain = 46.355
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 102.262 ; gain = 46.355
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:80).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 133.305 ; gain = 77.398
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 133.305 ; gain = 77.398
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:68) in function 'sampleRNN_GRU' partially with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:33:28) to (main.cpp:33:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:38:28) to (main.cpp:38:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:43:32) to (main.cpp:43:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:48:32) to (main.cpp:48:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:53:30) to (main.cpp:53:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:58:30) to (main.cpp:58:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:78:32) to (main.cpp:78:26) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 164.773 ; gain = 108.867
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-7' (main.cpp:64:7) in function 'sampleRNN_GRU' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 166.367 ; gain = 110.461
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.277 seconds; current allocated memory: 119.843 MB.
INFO: [HLS 200-434] Only 7 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 122.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 1.352 seconds; current allocated memory: 127.775 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 195.219 ; gain = 139.313
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 30.987 seconds; peak allocated memory: 127.775 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 214-113] Variables defined outside dataflow region are not supported: main.cpp:67:2
WARNING: [HLS 214-107] Unsupported for-loop initialization statement for dataflow: main.cpp:64:7
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.598 ; gain = 46.887
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 102.598 ; gain = 46.887
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:81).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 133.793 ; gain = 78.082
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 133.793 ; gain = 78.082
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:69) in function 'sampleRNN_GRU' partially with a factor of 16.
INFO: [XFORM 203-721] Changing loop 'Loop_0' (main.cpp:69)  to a process function for dataflow in function 'sampleRNN_GRU'.
ERROR: [XFORM 203-722] Cannot read value of  'counter'  from previous iterations in dataflow  (main.cpp:64)  of function 'sampleRNN_GRU'.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 101.875 ; gain = 46.133
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 101.875 ; gain = 46.133
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'sampleRNN_GRU' (main.cpp:81).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 133.102 ; gain = 77.359
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 133.234 ; gain = 77.492
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:20).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:69) in function 'sampleRNN_GRU' partially with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:33:28) to (main.cpp:33:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:38:28) to (main.cpp:38:22) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:43:32) to (main.cpp:43:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:48:32) to (main.cpp:48:26) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:53:30) to (main.cpp:53:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:58:30) to (main.cpp:58:24) in function 'sampleRNN_GRU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:79:32) to (main.cpp:79:26) in function 'sampleRNN_GRU'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 164.777 ; gain = 109.035
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 166.730 ; gain = 110.988
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleRNN_GRU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.19 seconds; current allocated memory: 119.787 MB.
INFO: [HLS 200-434] Only 7 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.884 seconds; current allocated memory: 122.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleRNN_GRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleRNN_GRU/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleRNN_GRU' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_out1_V' to 'sampleRNN_GRU_outbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_ih_V' to 'sampleRNN_GRU_w_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_ih_V' to 'sampleRNN_GRU_b_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_w_hh_V' to 'sampleRNN_GRU_w_heOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_b_hh_V' to 'sampleRNN_GRU_b_hfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_uitofp_32ns_32_6_1' to 'sampleRNN_GRU_uitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sampleRNN_GRU_fpext_32ns_64_1_1' to 'sampleRNN_GRU_fpehbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_fpehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sampleRNN_GRU_uitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleRNN_GRU'.
INFO: [HLS 200-111]  Elapsed time: 1.691 seconds; current allocated memory: 127.748 MB.
INFO: [RTMG 210-279] Implementing memory 'sampleRNN_GRU_last_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_x_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_outbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_w_icud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sampleRNN_GRU_b_idEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 195.105 ; gain = 139.363
INFO: [SYSC 207-301] Generating SystemC RTL for sampleRNN_GRU.
INFO: [VHDL 208-304] Generating VHDL RTL for sampleRNN_GRU.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleRNN_GRU.
INFO: [HLS 200-112] Total elapsed time: 30.93 seconds; peak allocated memory: 127.748 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
