-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity system_top_module2_coarse_cfo_Pipeline_PHASE_A is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m1_to_m2_data_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    m1_to_m2_data_empty_n : IN STD_LOGIC;
    m1_to_m2_data_read : OUT STD_LOGIC;
    m1_to_m2_data_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
    m1_to_m2_data_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
    m2_to_m4_data_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    m2_to_m4_data_full_n : IN STD_LOGIC;
    m2_to_m4_data_write : OUT STD_LOGIC;
    m2_to_m4_data_num_data_valid : IN STD_LOGIC_VECTOR (11 downto 0);
    m2_to_m4_data_fifo_cap : IN STD_LOGIC_VECTOR (11 downto 0);
    m1_startOffset_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    m1_startOffset_empty_n : IN STD_LOGIC;
    m1_startOffset_read : OUT STD_LOGIC;
    m1_startOffset_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    m1_startOffset_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    m2_to_m4_startOffset_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    m2_to_m4_startOffset_full_n : IN STD_LOGIC;
    m2_to_m4_startOffset_write : OUT STD_LOGIC;
    m2_to_m4_startOffset_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    m2_to_m4_startOffset_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sO_rx_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    sO_rx_out_ap_vld : OUT STD_LOGIC;
    startOffset_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    startOffset_out_ap_vld : OUT STD_LOGIC;
    early_buf_re_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    early_buf_re_ce1 : OUT STD_LOGIC;
    early_buf_re_we1 : OUT STD_LOGIC;
    early_buf_re_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    early_buf_im_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    early_buf_im_ce1 : OUT STD_LOGIC;
    early_buf_im_we1 : OUT STD_LOGIC;
    early_buf_im_d1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of system_top_module2_coarse_cfo_Pipeline_PHASE_A is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv12_800 : STD_LOGIC_VECTOR (11 downto 0) := "100000000000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal icmp_ln88_reg_279 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter1_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp1_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_mux_sO_rx_phi_fu_175_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_i_nbreadreq_fu_102_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op38_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_grp2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp2_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp2 : BOOLEAN;
    signal icmp_ln88_reg_279_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sO_rx_reg_171 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_i_reg_283 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op43_write_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_grp2 : BOOLEAN;
    signal icmp_ln88_fu_213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal m1_to_m2_data_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal m2_to_m4_data_blk_n : STD_LOGIC;
    signal m1_startOffset_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp2 : BOOLEAN;
    signal m2_to_m4_startOffset_blk_n : STD_LOGIC;
    signal sO_rx_1_reg_184 : STD_LOGIC_VECTOR (0 downto 0);
    signal n_12_reg_274 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp2 : BOOLEAN;
    signal startOffset_4_reg_287 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_init : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_reg_pp0_iter1_sO_rx_1_reg_184 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln88_fu_230_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal n_fu_80 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    signal add_ln88_fu_219_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_sig_allocacmp_n_12 : STD_LOGIC_VECTOR (11 downto 0);
    signal startOffset_fu_84 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_01001_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_01001_grp2 : BOOLEAN;
    signal early_buf_re_we1_local : STD_LOGIC;
    signal sample_re_fu_235_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal early_buf_re_ce1_local : STD_LOGIC;
    signal early_buf_im_we1_local : STD_LOGIC;
    signal early_buf_im_ce1_local : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_353 : BOOLEAN;
    signal ap_condition_181 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component system_top_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component system_top_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp1_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp1_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_block_pp0_stage0_subdone_grp1_done_reg <= ap_const_boolean_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1)) then 
                    ap_block_pp0_stage0_subdone_grp1_done_reg <= ap_const_boolean_1;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp2_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp2_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_block_pp0_stage0_subdone_grp2_done_reg <= ap_const_boolean_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2)) then 
                    ap_block_pp0_stage0_subdone_grp2_done_reg <= ap_const_boolean_1;
                end if; 
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    n_fu_80_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln88_fu_213_p2 = ap_const_lv1_0))) then 
                    n_fu_80 <= add_ln88_fu_219_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    n_fu_80 <= ap_const_lv12_0;
                end if;
            end if; 
        end if;
    end process;

    sO_rx_1_reg_184_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_13_i_nbreadreq_fu_102_p3 = ap_const_lv1_0) and (ap_phi_mux_sO_rx_phi_fu_175_p4 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp2) and (icmp_ln88_reg_279 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                sO_rx_1_reg_184 <= ap_const_lv1_0;
            elsif ((((tmp_13_i_nbreadreq_fu_102_p3 = ap_const_lv1_1) and (ap_phi_mux_sO_rx_phi_fu_175_p4 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp2) and (icmp_ln88_reg_279 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_phi_mux_sO_rx_phi_fu_175_p4 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp2) and (icmp_ln88_reg_279 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                sO_rx_1_reg_184 <= ap_const_lv1_1;
            elsif ((not((icmp_ln88_reg_279 = ap_const_lv1_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                sO_rx_1_reg_184 <= ap_phi_reg_pp0_iter1_sO_rx_1_reg_184;
            end if; 
        end if;
    end process;

    sO_rx_reg_171_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln88_reg_279_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                sO_rx_reg_171 <= sO_rx_1_reg_184;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                sO_rx_reg_171 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    startOffset_fu_84_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_181)) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    startOffset_fu_84 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_353)) then 
                    startOffset_fu_84 <= m1_startOffset_dout;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                icmp_ln88_reg_279 <= icmp_ln88_fu_213_p2;
                icmp_ln88_reg_279_pp0_iter1_reg <= icmp_ln88_reg_279;
                n_12_reg_274 <= ap_sig_allocacmp_n_12;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                startOffset_4_reg_287 <= m1_startOffset_dout;
                tmp_13_i_reg_283 <= tmp_13_i_nbreadreq_fu_102_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln88_fu_219_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_n_12) + unsigned(ap_const_lv12_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_grp1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state2_pp0_stage0_iter1_grp1, ap_block_pp0_stage0_subdone_grp1_done_reg)
    begin
                ap_block_pp0_stage0_01001_grp1 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1_grp1));
    end process;


    ap_block_pp0_stage0_01001_grp2_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_block_state2_pp0_stage0_iter1_grp2, ap_block_pp0_stage0_subdone_grp2_done_reg, ap_block_state3_pp0_stage0_iter2_grp2)
    begin
                ap_block_pp0_stage0_01001_grp2 <= (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1_grp2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2_grp2)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_block_state2_pp0_stage0_iter1_grp1, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_state2_pp0_stage0_iter1_grp2, ap_block_pp0_stage0_subdone_grp2_done_reg, ap_block_state3_pp0_stage0_iter2_grp2)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1_grp2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1_grp1)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2_grp2)));
    end process;


    ap_block_pp0_stage0_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state2_pp0_stage0_iter1_grp1, ap_block_pp0_stage0_subdone_grp1_done_reg)
    begin
                ap_block_pp0_stage0_11001_grp1 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1_grp1));
    end process;


    ap_block_pp0_stage0_11001_grp2_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_block_state2_pp0_stage0_iter1_grp2, ap_block_pp0_stage0_subdone_grp2_done_reg, ap_block_state3_pp0_stage0_iter2_grp2)
    begin
                ap_block_pp0_stage0_11001_grp2 <= (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1_grp2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2_grp2)));
    end process;

        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_block_state2_pp0_stage0_iter1_grp1, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_state2_pp0_stage0_iter1_grp2, ap_block_pp0_stage0_subdone_grp2_done_reg, ap_block_state3_pp0_stage0_iter2_grp2)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1_grp2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1_grp1)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2_grp2)));
    end process;


    ap_block_pp0_stage0_subdone_grp1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state2_pp0_stage0_iter1_grp1, ap_block_pp0_stage0_subdone_grp1_done_reg)
    begin
                ap_block_pp0_stage0_subdone_grp1 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1_grp1));
    end process;


    ap_block_pp0_stage0_subdone_grp2_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_block_state2_pp0_stage0_iter1_grp2, ap_block_pp0_stage0_subdone_grp2_done_reg, ap_block_state3_pp0_stage0_iter2_grp2)
    begin
                ap_block_pp0_stage0_subdone_grp2 <= (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1_grp2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2_grp2)));
    end process;


    ap_block_state2_pp0_stage0_iter1_grp1_assign_proc : process(m1_to_m2_data_empty_n, m2_to_m4_data_full_n, icmp_ln88_reg_279)
    begin
                ap_block_state2_pp0_stage0_iter1_grp1 <= (((icmp_ln88_reg_279 = ap_const_lv1_0) and (m2_to_m4_data_full_n = ap_const_logic_0)) or ((icmp_ln88_reg_279 = ap_const_lv1_0) and (m1_to_m2_data_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state2_pp0_stage0_iter1_grp2_assign_proc : process(m1_startOffset_empty_n, ap_predicate_op38_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1_grp2 <= ((ap_predicate_op38_read_state2 = ap_const_boolean_1) and (m1_startOffset_empty_n = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage0_iter2_grp2_assign_proc : process(m2_to_m4_startOffset_full_n, ap_predicate_op43_write_state3)
    begin
                ap_block_state3_pp0_stage0_iter2_grp2 <= ((m2_to_m4_startOffset_full_n = ap_const_logic_0) and (ap_predicate_op43_write_state3 = ap_const_boolean_1));
    end process;


    ap_condition_181_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp2_done_reg, ap_block_pp0_stage0_11001_grp2)
    begin
                ap_condition_181 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_353_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln88_reg_279, ap_phi_mux_sO_rx_phi_fu_175_p4, tmp_13_i_nbreadreq_fu_102_p3)
    begin
                ap_condition_353 <= ((tmp_13_i_nbreadreq_fu_102_p3 = ap_const_lv1_1) and (ap_phi_mux_sO_rx_phi_fu_175_p4 = ap_const_lv1_0) and (icmp_ln88_reg_279 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln88_fu_213_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln88_fu_213_p2 = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln88_reg_279, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln88_reg_279 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter1_reg, ap_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_sO_rx_phi_fu_175_p4_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln88_reg_279_pp0_iter1_reg, sO_rx_reg_171, sO_rx_1_reg_184, ap_block_pp0_stage0)
    begin
        if (((icmp_ln88_reg_279_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_sO_rx_phi_fu_175_p4 <= sO_rx_1_reg_184;
        else 
            ap_phi_mux_sO_rx_phi_fu_175_p4 <= sO_rx_reg_171;
        end if; 
    end process;

    ap_phi_reg_pp0_iter1_sO_rx_1_reg_184 <= "X";

    ap_predicate_op38_read_state2_assign_proc : process(icmp_ln88_reg_279, ap_phi_mux_sO_rx_phi_fu_175_p4, tmp_13_i_nbreadreq_fu_102_p3)
    begin
                ap_predicate_op38_read_state2 <= ((tmp_13_i_nbreadreq_fu_102_p3 = ap_const_lv1_1) and (ap_phi_mux_sO_rx_phi_fu_175_p4 = ap_const_lv1_0) and (icmp_ln88_reg_279 = ap_const_lv1_0));
    end process;


    ap_predicate_op43_write_state3_assign_proc : process(icmp_ln88_reg_279_pp0_iter1_reg, sO_rx_reg_171, tmp_13_i_reg_283)
    begin
                ap_predicate_op43_write_state3 <= ((icmp_ln88_reg_279_pp0_iter1_reg = ap_const_lv1_0) and (tmp_13_i_reg_283 = ap_const_lv1_1) and (sO_rx_reg_171 = ap_const_lv1_0));
    end process;

    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_n_12_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, n_fu_80)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_n_12 <= ap_const_lv12_0;
        else 
            ap_sig_allocacmp_n_12 <= n_fu_80;
        end if; 
    end process;

    early_buf_im_address1 <= zext_ln88_fu_230_p1(11 - 1 downto 0);
    early_buf_im_ce1 <= early_buf_im_ce1_local;

    early_buf_im_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            early_buf_im_ce1_local <= ap_const_logic_1;
        else 
            early_buf_im_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    early_buf_im_d1 <= m1_to_m2_data_dout(31 downto 16);
    early_buf_im_we1 <= early_buf_im_we1_local;

    early_buf_im_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln88_reg_279, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (icmp_ln88_reg_279 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            early_buf_im_we1_local <= ap_const_logic_1;
        else 
            early_buf_im_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    early_buf_re_address1 <= zext_ln88_fu_230_p1(11 - 1 downto 0);
    early_buf_re_ce1 <= early_buf_re_ce1_local;

    early_buf_re_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            early_buf_re_ce1_local <= ap_const_logic_1;
        else 
            early_buf_re_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    early_buf_re_d1 <= sample_re_fu_235_p1;
    early_buf_re_we1 <= early_buf_re_we1_local;

    early_buf_re_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln88_reg_279, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (icmp_ln88_reg_279 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            early_buf_re_we1_local <= ap_const_logic_1;
        else 
            early_buf_re_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln88_fu_213_p2 <= "1" when (ap_sig_allocacmp_n_12 = ap_const_lv12_800) else "0";

    m1_startOffset_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, m1_startOffset_empty_n, ap_predicate_op38_read_state2, ap_block_pp0_stage0_subdone_grp2_done_reg, ap_block_pp0_stage0_grp2)
    begin
        if (((ap_predicate_op38_read_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            m1_startOffset_blk_n <= m1_startOffset_empty_n;
        else 
            m1_startOffset_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    m1_startOffset_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op38_read_state2, ap_block_pp0_stage0_subdone_grp2_done_reg, ap_block_pp0_stage0_11001_grp2)
    begin
        if (((ap_predicate_op38_read_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            m1_startOffset_read <= ap_const_logic_1;
        else 
            m1_startOffset_read <= ap_const_logic_0;
        end if; 
    end process;


    m1_to_m2_data_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, m1_to_m2_data_empty_n, icmp_ln88_reg_279, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (icmp_ln88_reg_279 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            m1_to_m2_data_blk_n <= m1_to_m2_data_empty_n;
        else 
            m1_to_m2_data_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    m1_to_m2_data_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln88_reg_279, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (icmp_ln88_reg_279 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            m1_to_m2_data_read <= ap_const_logic_1;
        else 
            m1_to_m2_data_read <= ap_const_logic_0;
        end if; 
    end process;


    m2_to_m4_data_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, m2_to_m4_data_full_n, icmp_ln88_reg_279, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (icmp_ln88_reg_279 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            m2_to_m4_data_blk_n <= m2_to_m4_data_full_n;
        else 
            m2_to_m4_data_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    m2_to_m4_data_din <= m1_to_m2_data_dout;

    m2_to_m4_data_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln88_reg_279, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (icmp_ln88_reg_279 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            m2_to_m4_data_write <= ap_const_logic_1;
        else 
            m2_to_m4_data_write <= ap_const_logic_0;
        end if; 
    end process;


    m2_to_m4_startOffset_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, m2_to_m4_startOffset_full_n, ap_block_pp0_stage0_subdone_grp2_done_reg, ap_predicate_op43_write_state3, ap_block_pp0_stage0_grp2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op43_write_state3 = ap_const_boolean_1))) then 
            m2_to_m4_startOffset_blk_n <= m2_to_m4_startOffset_full_n;
        else 
            m2_to_m4_startOffset_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    m2_to_m4_startOffset_din <= startOffset_4_reg_287;

    m2_to_m4_startOffset_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_subdone_grp2_done_reg, ap_predicate_op43_write_state3, ap_block_pp0_stage0_11001_grp2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op43_write_state3 = ap_const_boolean_1))) then 
            m2_to_m4_startOffset_write <= ap_const_logic_1;
        else 
            m2_to_m4_startOffset_write <= ap_const_logic_0;
        end if; 
    end process;

    sO_rx_out <= sO_rx_reg_171;

    sO_rx_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln88_reg_279, ap_block_pp0_stage0_subdone_grp2_done_reg, ap_block_pp0_stage0_11001_grp2, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp2) and (icmp_ln88_reg_279 = ap_const_lv1_1) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sO_rx_out_ap_vld <= ap_const_logic_1;
        else 
            sO_rx_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    sample_re_fu_235_p1 <= m1_to_m2_data_dout(16 - 1 downto 0);
    startOffset_out <= startOffset_fu_84;

    startOffset_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln88_reg_279, ap_block_pp0_stage0_subdone_grp2_done_reg, ap_block_pp0_stage0_11001_grp2, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp2) and (icmp_ln88_reg_279 = ap_const_lv1_1) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            startOffset_out_ap_vld <= ap_const_logic_1;
        else 
            startOffset_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tmp_13_i_nbreadreq_fu_102_p3 <= (0=>(m1_startOffset_empty_n), others=>'-');
    zext_ln88_fu_230_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(n_12_reg_274),64));
end behav;
