{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1668239571435 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668239571435 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 12 14:52:51 2022 " "Processing started: Sat Nov 12 14:52:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668239571435 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1668239571435 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB4_TN2 -c LAB4_TN2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB4_TN2 -c LAB4_TN2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1668239571435 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1668239571665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_tn2.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4_tn2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LAB4_TN2 " "Found entity 1: LAB4_TN2" {  } { { "LAB4_TN2.sv" "" { Text "D:/LAB4_TN2/LAB4_TN2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668239571696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668239571696 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB4_TN2 " "Elaborating entity \"LAB4_TN2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1668239571716 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A LAB4_TN2.sv(12) " "Verilog HDL Always Construct warning at LAB4_TN2.sv(12): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LAB4_TN2.sv" "" { Text "D:/LAB4_TN2/LAB4_TN2.sv" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668239571717 "|LAB4_TN2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B LAB4_TN2.sv(12) " "Verilog HDL Always Construct warning at LAB4_TN2.sv(12): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LAB4_TN2.sv" "" { Text "D:/LAB4_TN2/LAB4_TN2.sv" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668239571717 "|LAB4_TN2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A LAB4_TN2.sv(16) " "Verilog HDL Always Construct warning at LAB4_TN2.sv(16): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LAB4_TN2.sv" "" { Text "D:/LAB4_TN2/LAB4_TN2.sv" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668239571717 "|LAB4_TN2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B LAB4_TN2.sv(16) " "Verilog HDL Always Construct warning at LAB4_TN2.sv(16): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LAB4_TN2.sv" "" { Text "D:/LAB4_TN2/LAB4_TN2.sv" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668239571717 "|LAB4_TN2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A LAB4_TN2.sv(20) " "Verilog HDL Always Construct warning at LAB4_TN2.sv(20): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LAB4_TN2.sv" "" { Text "D:/LAB4_TN2/LAB4_TN2.sv" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668239571717 "|LAB4_TN2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B LAB4_TN2.sv(20) " "Verilog HDL Always Construct warning at LAB4_TN2.sv(20): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LAB4_TN2.sv" "" { Text "D:/LAB4_TN2/LAB4_TN2.sv" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668239571717 "|LAB4_TN2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A LAB4_TN2.sv(24) " "Verilog HDL Always Construct warning at LAB4_TN2.sv(24): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LAB4_TN2.sv" "" { Text "D:/LAB4_TN2/LAB4_TN2.sv" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668239571717 "|LAB4_TN2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B LAB4_TN2.sv(24) " "Verilog HDL Always Construct warning at LAB4_TN2.sv(24): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LAB4_TN2.sv" "" { Text "D:/LAB4_TN2/LAB4_TN2.sv" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668239571717 "|LAB4_TN2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S LAB4_TN2.sv(10) " "Verilog HDL Always Construct warning at LAB4_TN2.sv(10): inferring latch(es) for variable \"S\", which holds its previous value in one or more paths through the always construct" {  } { { "LAB4_TN2.sv" "" { Text "D:/LAB4_TN2/LAB4_TN2.sv" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1668239571717 "|LAB4_TN2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Co LAB4_TN2.sv(10) " "Verilog HDL Always Construct warning at LAB4_TN2.sv(10): inferring latch(es) for variable \"Co\", which holds its previous value in one or more paths through the always construct" {  } { { "LAB4_TN2.sv" "" { Text "D:/LAB4_TN2/LAB4_TN2.sv" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1668239571718 "|LAB4_TN2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Co LAB4_TN2.sv(15) " "Inferred latch for \"Co\" at LAB4_TN2.sv(15)" {  } { { "LAB4_TN2.sv" "" { Text "D:/LAB4_TN2/LAB4_TN2.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668239571718 "|LAB4_TN2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] LAB4_TN2.sv(15) " "Inferred latch for \"S\[0\]\" at LAB4_TN2.sv(15)" {  } { { "LAB4_TN2.sv" "" { Text "D:/LAB4_TN2/LAB4_TN2.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668239571718 "|LAB4_TN2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] LAB4_TN2.sv(15) " "Inferred latch for \"S\[1\]\" at LAB4_TN2.sv(15)" {  } { { "LAB4_TN2.sv" "" { Text "D:/LAB4_TN2/LAB4_TN2.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668239571718 "|LAB4_TN2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] LAB4_TN2.sv(15) " "Inferred latch for \"S\[2\]\" at LAB4_TN2.sv(15)" {  } { { "LAB4_TN2.sv" "" { Text "D:/LAB4_TN2/LAB4_TN2.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668239571718 "|LAB4_TN2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] LAB4_TN2.sv(15) " "Inferred latch for \"S\[3\]\" at LAB4_TN2.sv(15)" {  } { { "LAB4_TN2.sv" "" { Text "D:/LAB4_TN2/LAB4_TN2.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668239571718 "|LAB4_TN2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] LAB4_TN2.sv(15) " "Inferred latch for \"S\[4\]\" at LAB4_TN2.sv(15)" {  } { { "LAB4_TN2.sv" "" { Text "D:/LAB4_TN2/LAB4_TN2.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668239571718 "|LAB4_TN2"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "S\[0\]\$latch " "LATCH primitive \"S\[0\]\$latch\" is permanently enabled" {  } { { "LAB4_TN2.sv" "" { Text "D:/LAB4_TN2/LAB4_TN2.sv" 15 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1668239571792 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "S\[1\]\$latch " "LATCH primitive \"S\[1\]\$latch\" is permanently enabled" {  } { { "LAB4_TN2.sv" "" { Text "D:/LAB4_TN2/LAB4_TN2.sv" 15 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1668239571793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "S\[2\]\$latch " "LATCH primitive \"S\[2\]\$latch\" is permanently enabled" {  } { { "LAB4_TN2.sv" "" { Text "D:/LAB4_TN2/LAB4_TN2.sv" 15 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1668239571793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "S\[3\]\$latch " "LATCH primitive \"S\[3\]\$latch\" is permanently enabled" {  } { { "LAB4_TN2.sv" "" { Text "D:/LAB4_TN2/LAB4_TN2.sv" 15 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1668239571793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "S\[4\]\$latch " "LATCH primitive \"S\[4\]\$latch\" is permanently enabled" {  } { { "LAB4_TN2.sv" "" { Text "D:/LAB4_TN2/LAB4_TN2.sv" 15 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1668239571794 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1668239572125 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668239572125 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1668239572151 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1668239572151 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Implemented 20 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1668239572151 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1668239572151 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "377 " "Peak virtual memory: 377 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668239572164 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 12 14:52:52 2022 " "Processing ended: Sat Nov 12 14:52:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668239572164 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668239572164 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668239572164 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668239572164 ""}
