<!DOCTYPE html>
<html lang="zh-CN">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=2">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 6.3.0">
  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">


<link rel="stylesheet" href="/lib/font-awesome/css/all.min.css">

<script id="hexo-configurations">
    var NexT = window.NexT || {};
    var CONFIG = {"hostname":"zmailee.github.io","root":"/","scheme":"Gemini","version":"7.8.0","exturl":false,"sidebar":{"position":"left","display":"post","padding":18,"offset":12,"b2t":true,"scrollpercent":true,"onmobile":false},"copycode":{"enable":true,"show_result":true,"style":"mac"},"back2top":{"enable":true,"sidebar":false,"scrollpercent":false},"bookmark":{"enable":false,"color":"#222","save":"auto"},"fancybox":false,"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"algolia":{"hits":{"per_page":10},"labels":{"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}},"localsearch":{"enable":true,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false},"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}},"path":"search.xml"};
  </script>

  <meta name="description" content="Design Compiler for the synthesis, ICC Compiler for the layout PrimeTime PX for estimating the power consumption">
<meta property="og:type" content="article">
<meta property="og:title" content="SynopsysEDA">
<meta property="og:url" content="https://zmailee.github.io/2022/11/10/SynopsysEDA/index.html">
<meta property="og:site_name" content="Mai&#39;s blog">
<meta property="og:description" content="Design Compiler for the synthesis, ICC Compiler for the layout PrimeTime PX for estimating the power consumption">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://zmailee.github.io/2022/11/10/SynopsysEDA/SynopsysEDA.assets/webp.webp">
<meta property="og:image" content="https://zmailee.github.io/2022/11/10/SynopsysEDA/SynopsysEDA.assets/webp-16681351791993.webp">
<meta property="og:image" content="https://zmailee.github.io/2022/11/10/SynopsysEDA/SynopsysEDA.assets/webp-16681352041766.webp">
<meta property="article:published_time" content="2022-11-10T07:20:14.357Z">
<meta property="article:modified_time" content="2022-11-11T12:36:21.917Z">
<meta property="article:author" content="zmaiLee">
<meta property="article:tag" content="EDA">
<meta property="article:tag" content="数字IC">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://zmailee.github.io/2022/11/10/SynopsysEDA/SynopsysEDA.assets/webp.webp">

<link rel="canonical" href="https://zmailee.github.io/2022/11/10/SynopsysEDA/">


<script id="page-configurations">
  // https://hexo.io/docs/variables.html
  CONFIG.page = {
    sidebar: "",
    isHome : false,
    isPost : true,
    lang   : 'zh-CN'
  };
</script>
<link rel="stylesheet" type="text/css" href="/css/injector/main.css" /><link rel="preload" as="style" href="/css/injector/light.css" /><link rel="preload" as="style" href="/css/injector/dark.css" />
  <title>SynopsysEDA | Mai's blog</title>
  






  <noscript>
  <style>
  .use-motion .brand,
  .use-motion .menu-item,
  .sidebar-inner,
  .use-motion .post-block,
  .use-motion .pagination,
  .use-motion .comments,
  .use-motion .post-header,
  .use-motion .post-body,
  .use-motion .collection-header { opacity: initial; }

  .use-motion .site-title,
  .use-motion .site-subtitle {
    opacity: initial;
    top: initial;
  }

  .use-motion .logo-line-before i { left: initial; }
  .use-motion .logo-line-after i { right: initial; }
  </style>
</noscript>

<link rel="alternate" href="/atom.xml" title="Mai's blog" type="application/atom+xml">
</head>

<body itemscope itemtype="http://schema.org/WebPage">
  <div class="container use-motion">
    <div class="headband"></div>
     <a href="https://zmailee.github.io" class="github-corner" aria-label="View source on GitHub"><svg width="80" height="80" viewBox="0 0 250 250" style="fill:#151513; color:#fff; position: absolute; top: 0; border: 0; right: 0;" aria-hidden="true"><path d="M0,0 L115,115 L130,115 L142,142 L250,250 L250,0 Z"></path><path d="M128.3,109.0 C113.8,99.7 119.0,89.6 119.0,89.6 C122.0,82.7 120.5,78.6 120.5,78.6 C119.2,72.0 123.4,76.3 123.4,76.3 C127.3,80.9 125.5,87.3 125.5,87.3 C122.9,97.6 130.6,101.9 134.4,103.2" fill="currentColor" style="transform-origin: 130px 106px;" class="octo-arm"></path><path d="M115.0,115.0 C114.9,115.1 118.7,116.5 119.8,115.4 L133.7,101.6 C136.9,99.2 139.9,98.4 142.2,98.6 C133.8,88.0 127.5,74.4 143.8,58.0 C148.5,53.4 154.0,51.2 159.7,51.0 C160.3,49.4 163.2,43.6 171.4,40.1 C171.4,40.1 176.1,42.5 178.8,56.2 C183.1,58.6 187.2,61.8 190.9,65.4 C194.5,69.0 197.7,73.2 200.1,77.6 C213.8,80.2 216.3,84.9 216.3,84.9 C212.7,93.1 206.9,96.0 205.4,96.6 C205.1,102.4 203.0,107.8 198.3,112.5 C181.9,128.9 168.3,122.5 157.7,114.1 C157.9,116.9 156.7,120.9 152.7,124.9 L141.0,136.5 C139.8,137.7 141.6,141.9 141.8,141.8 Z" fill="currentColor" class="octo-body"></path></svg></a><style>.github-corner:hover .octo-arm{animation:octocat-wave 560ms ease-in-out}@keyframes octocat-wave{0%,100%{transform:rotate(0)}20%,60%{transform:rotate(-25deg)}40%,80%{transform:rotate(10deg)}}@media (max-width:500px){.github-corner:hover .octo-arm{animation:none}.github-corner .octo-arm{animation:octocat-wave 560ms ease-in-out}}</style>
    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="切换导航栏">
      <span class="toggle-line toggle-line-first"></span>
      <span class="toggle-line toggle-line-middle"></span>
      <span class="toggle-line toggle-line-last"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <span class="logo-line-before"><i></i></span>
      <h1 class="site-title">Mai's blog</h1>
      <span class="logo-line-after"><i></i></span>
    </a>
      <p class="site-subtitle" itemprop="description">try my best</p>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
        <i class="fa fa-search fa-fw fa-lg"></i>
    </div>
  </div>
</div>




<nav class="site-nav">
  <ul id="menu" class="main-menu menu">
        <li class="menu-item menu-item-home">

    <a href="/" rel="section"><i class="fa fa-home fa-fw"></i>首页</a>

  </li>
        <li class="menu-item menu-item-about">

    <a href="/about/" rel="section"><i class="fa fa-user fa-fw"></i>关于</a>

  </li>
        <li class="menu-item menu-item-tags">

    <a href="/tags/" rel="section"><i class="fa fa-tags fa-fw"></i>标签</a>

  </li>
        <li class="menu-item menu-item-categories">

    <a href="/categories/" rel="section"><i class="fa fa-th fa-fw"></i>分类</a>

  </li>
        <li class="menu-item menu-item-archives">

    <a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>归档</a>

  </li>
      <li class="menu-item menu-item-search">
        <a role="button" class="popup-trigger"><i class="fa fa-search fa-fw"></i>搜索
        </a>
      </li>
  </ul>
</nav>



  <div class="search-pop-overlay">
    <div class="popup search-popup">
        <div class="search-header">
  <span class="search-icon">
    <i class="fa fa-search"></i>
  </span>
  <div class="search-input-container">
    <input autocomplete="off" autocapitalize="off"
           placeholder="搜索..." spellcheck="false"
           type="search" class="search-input">
  </div>
  <span class="popup-btn-close">
    <i class="fa fa-times-circle"></i>
  </span>
</div>
<div id="search-result">
  <div id="no-result">
    <i class="fa fa-spinner fa-pulse fa-5x fa-fw"></i>
  </div>
</div>

    </div>
  </div>

</div>
    </header>

    
  <div class="back-to-top">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>

  <a href="https://github.com/zmaiLee" class="github-corner" title="Follow me on GitHub" aria-label="Follow me on GitHub" rel="noopener" target="_blank"><svg width="80" height="80" viewBox="0 0 250 250" aria-hidden="true"><path d="M0,0 L115,115 L130,115 L142,142 L250,250 L250,0 Z"></path><path d="M128.3,109.0 C113.8,99.7 119.0,89.6 119.0,89.6 C122.0,82.7 120.5,78.6 120.5,78.6 C119.2,72.0 123.4,76.3 123.4,76.3 C127.3,80.9 125.5,87.3 125.5,87.3 C122.9,97.6 130.6,101.9 134.4,103.2" fill="currentColor" style="transform-origin: 130px 106px;" class="octo-arm"></path><path d="M115.0,115.0 C114.9,115.1 118.7,116.5 119.8,115.4 L133.7,101.6 C136.9,99.2 139.9,98.4 142.2,98.6 C133.8,88.0 127.5,74.4 143.8,58.0 C148.5,53.4 154.0,51.2 159.7,51.0 C160.3,49.4 163.2,43.6 171.4,40.1 C171.4,40.1 176.1,42.5 178.8,56.2 C183.1,58.6 187.2,61.8 190.9,65.4 C194.5,69.0 197.7,73.2 200.1,77.6 C213.8,80.2 216.3,84.9 216.3,84.9 C212.7,93.1 206.9,96.0 205.4,96.6 C205.1,102.4 203.0,107.8 198.3,112.5 C181.9,128.9 168.3,122.5 157.7,114.1 C157.9,116.9 156.7,120.9 152.7,124.9 L141.0,136.5 C139.8,137.7 141.6,141.9 141.8,141.8 Z" fill="currentColor" class="octo-body"></path></svg></a>


    <main class="main">
      <div class="main-inner">
        <div class="content-wrap">
          

          <div class="content post posts-expand">
            

    
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="https://zmailee.github.io/2022/11/10/SynopsysEDA/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/head.jpg">
      <meta itemprop="name" content="zmaiLee">
      <meta itemprop="description" content="HUSTer19. ICdesign & Computer Architecture">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="Mai's blog">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          SynopsysEDA
        </h1>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-calendar"></i>
              </span>
              <span class="post-meta-item-text">发表于</span>

              <time title="创建时间：2022-11-10 15:20:14" itemprop="dateCreated datePublished" datetime="2022-11-10T15:20:14+08:00">2022-11-10</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="far fa-calendar-check"></i>
                </span>
                <span class="post-meta-item-text">更新于</span>
                <time title="修改时间：2022-11-11 20:36:21" itemprop="dateModified" datetime="2022-11-11T20:36:21+08:00">2022-11-11</time>
              </span>
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-folder"></i>
              </span>
              <span class="post-meta-item-text">分类于</span>
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/%E5%B7%A5%E5%85%B7/" itemprop="url" rel="index"><span itemprop="name">工具</span></a>
                </span>
            </span>

          
            <span class="post-meta-item" title="阅读次数" id="busuanzi_container_page_pv" style="display: none;">
              <span class="post-meta-item-icon">
                <i class="fa fa-eye"></i>
              </span>
              <span class="post-meta-item-text">阅读次数：</span>
              <span id="busuanzi_value_page_pv"></span>
            </span>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
        <ul>
<li><p><strong>Design Compiler</strong> for the synthesis,</p></li>
<li><p><strong>ICC Compiler</strong> for the layout</p></li>
<li><p><strong>PrimeTime PX</strong> for estimating the power
consumption</p></li>
</ul>
<span id="more"></span>
<h1 id="第一章design-compiler使用">第一章：Design Compiler使用</h1>
<h2 id="综合">1.1综合</h2>
<p>Systhesis = Translation(转换) + G ate M apping(映射) + Logic O ptim
ization(优化)</p>
<ul>
<li>Tranlation：把电路转换为ED A 内部数据</li>
<li>Mapping：将门级网表映射到晶圆厂给定的工艺库上，形成对应的门级网表</li>
<li>Optimization：
根据工作频率、面积、功耗来对电路进行优化，推断出满足要求的门级网表</li>
</ul>
<h2 id="逻辑综合流程">1.2逻辑综合流程</h2>
<p>1.读取库和设计：包括目标库、链接库、符号库等</p>
<p>2.添加时序约束和设计规则约束：包括环境约束、面积约束、时序约束等</p>
<p>3.综合RTL设计：将RTL代码转换为用标准单元表示的门级网表</p>
<p>4.分析结果</p>
<p>5.输出设计数据</p>
<h2 id="command">1.3Command</h2>
<p><strong>所有命令均可以使用man进行查询</strong></p>
<h3 id="启动-dc">启动 DC</h3>
<p>DC在启动时会自动在启动目录下创建“command.log”和“view_command.log”两个文件，用于记录用户在使用DC时所执行的命令及设置的参数。还会创建“filenames.log”，用于记录DC访问过的目录，包括库、源文件等，退出DC时会被自动删除。启动dc_shell只产生“command.log”日志文件。</p>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><code class="hljs bash">dc_shell   <span class="hljs-comment">#命令行</span><br>dc_shell -f syn.tcl | <span class="hljs-built_in">tee</span> -i syn.log <span class="hljs-comment">#批量模式(batch mode)</span><br>design_analyzer <span class="hljs-comment">#图形，基于dc_shell</span><br>dc_shell_t <span class="hljs-comment">#命令行</span><br>  <span class="hljs-comment"># 以tcl为基础；</span><br>  <span class="hljs-comment"># 在该脚本语言上扩展了实现DC的命令；</span><br>  <span class="hljs-comment"># 也可直接调用tcl脚本“dc_shell_t -f script”来执行。 `推荐`</span><br>design_vision <span class="hljs-comment">#图形，基于tcl</span><br><span class="hljs-built_in">source</span> dc.tcl  <span class="hljs-comment">#启动后可以运行tcl脚本</span><br></code></pre></td></tr></table></figure>
<h3
id="读取verilog设置顶层设置路径">读取verilog，设置顶层，设置路径</h3>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><code class="hljs bash">read_verilog xxx.v<br>current_design TOP <span class="hljs-comment">#设置最顶层的模块</span><br>set_app_var search_path <span class="hljs-string">&quot;<span class="hljs-variable">$search_path</span> ./rtl&quot;</span><br></code></pre></td></tr></table></figure>
<p><strong>Search Path</strong>: 当在Link
Library中无法找到某些模块时，DC会在Search
Path下的库中自动找对应的模块。比如Synopsis的DesignWare中的库就缺省包含在了Search
Path下，这也就是为什么一般不需要手动设置Synthetic
Library的原因。在Verilog源文件中，如果找不到include的文件，也会在Search
Path下寻找。<strong>DC在search_path指定的目录底下寻找设计代码和库文件。</strong></p>
<h3 id="建立库">建立库</h3>
<ul>
<li><p><strong>Target Library</strong>：
由厂商提供，后缀一般为".db"，Verilog文件映射为门级网表的时候，就在里面查找标准单元。</p></li>
<li><p><strong>Link
Library</strong>：并非所有Verilog代码都可以转化为Target
Library中的标准单元（比如PLL，编译好的RAM），这就需要告诉DC这些东西在那些库里。</p></li>
</ul>
<p><code>dw_foundation.sldb</code>是在你的设计中使用了Synopsys
DesignWare提供的IP时，方便DC找到相应的IP，否则link会报错</p>
<ul>
<li><strong>Symbol
Library</strong>：标准单元在电脑上显示的“图标”，一般后缀为“.sdb”。</li>
<li><strong>Synthetic
Library</strong>：Synopsis内部集成了很多可以复用的逻辑，比如+, -, *,
&lt;, &gt;, &lt;=,
&gt;=这些运算，并且可以根据不同的要求来选择不同的实现，比如选择Booth乘法器或者Wallace
Tree乘法器等等，一般这个库不用载入，DC会自动载入Synopsis的DesignWare。</li>
</ul>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><code class="hljs bash"><span class="hljs-comment">#target library(工艺库) </span><br>set_app_var target_library xxx.db<br><span class="hljs-built_in">set</span> target_library  xxx.db<br><br><span class="hljs-comment">#link library(链接库) </span><br>set_app_var link_library xxx.db<br>set_app_var link_library <span class="hljs-string">&quot;<span class="hljs-variable">$target_library</span>&quot;</span><br><span class="hljs-built_in">set</span> link_library   [ list * xxx.db Lib/dw_foundation.sldb]<br>	<span class="hljs-comment"># “*”号表示如果设计中某个模块找不到对应的库，那么就现在DC内存中搜索</span><br><span class="hljs-built_in">set</span> symbol_library  <span class="hljs-string">&quot;xxx/xxx.sdb&quot;</span><br></code></pre></td></tr></table></figure>
<p>gtech.db和standard.db是synopsys提供的默认库，分别包含了GTECH逻辑单元和基本的DesignWare
IP模块。在使用read命令时，这些库都被自动地加载。</p>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><code class="hljs bash">elaborate design_name<br>      [-library library_name | -work library_name]<br>      [-architecture arch_name]<br>      [-parameters param_list]<br>      [-file_parameters file_list]<br>      [-update]<br>      [-ref]<br></code></pre></td></tr></table></figure>
<h3 id="时钟约束">时钟约束</h3>
<h4 id="creat_clock">creat_clock</h4>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><code class="hljs bash">create_clock -period 2 [get_ports CLK] <span class="hljs-comment">#clock period 2ns</span><br>creat_clock	-period	period_value		<span class="hljs-comment">#定义时钟周期，如-period 10</span><br>			[source_objects]			<span class="hljs-comment">#标识时钟源，如[get_ports A]</span><br>			[-name clock_name]			<span class="hljs-comment">#命名时钟，如-name CLK</span><br>			[-waveform edge_list]		<span class="hljs-comment">#指定占空比，如-waveform &#123;0 5&#125;</span><br>			[-add]						<span class="hljs-comment">#多源时钟，加此开关且各源时钟不同名</span><br>			[-comment comment_string]	<span class="hljs-comment">#注释时钟，字符串纪录时钟信号文档信息</span><br></code></pre></td></tr></table></figure>
<h4
id="creat_generated_clock时钟分频或倍频">creat_generated_clock（时钟分频或倍频）</h4>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br></pre></td><td class="code"><pre><code class="hljs bash">creat_generated_clock	<br>  <span class="hljs-comment">#定义生成时钟的源对象，即生成时钟的引脚，如[get_pins FF1/Q]</span><br>  [source_objects]		<br><br>  <span class="hljs-comment">#定义生成时钟的源时钟的引脚，如-source [get_ports CLK]</span><br>  -<span class="hljs-built_in">source</span> clock_source_pin		<br><br>  <span class="hljs-comment">#多源时钟复用于一个源时钟的引脚CLK，需指明当前源时钟	</span><br>  <span class="hljs-comment">#如源时钟C1与C2复用得到生成时钟GC1与GC2，需分别定义GC1与GC2</span><br>  <span class="hljs-comment">#其中定义GC1加入开关-master_clock C1，定义GC2加入开关-master_clock C2</span><br>  [-master_clock master_clock_name]	<br><br>  <span class="hljs-comment">#生成时钟命名，如-name GCLK1</span><br>  [-name generated_clock_name]		<br><br>  <span class="hljs-comment">#生成时钟特性，生成时钟的上升-下降-上升沿对应的源时钟边沿序号，为奇数个整数</span><br>  <span class="hljs-comment">#如-edges &#123;1 3 5&#125;，表示二分频的时钟特性</span><br>  <span class="hljs-comment">#即生成时钟在源时钟第1个边沿处上升，第3个边沿处下降，第5个边沿处上升</span><br>  [-edges edge_list]			<br><br>  <span class="hljs-comment">#生成时钟特性，时钟分频因子，如二分频-divide_by 2	</span><br>  [-divide_by <span class="hljs-built_in">factor</span>]				<br><br>  <span class="hljs-comment">#生成时钟特性，时钟倍频因子，如二倍频-multiply_by 2	</span><br>  [-multiply_by <span class="hljs-built_in">factor</span>]			<br><br>  <span class="hljs-comment">#使用分频或倍频时，生成时钟相位取反，用于定义D触发器的反向输出端时钟</span><br>  [-invert]	<br><br>  <span class="hljs-comment">#时钟沿位移，与-edges有相同数量的浮点数</span><br>  <span class="hljs-comment">#表明-edges中每个边沿的超前或滞后情况</span><br>  <span class="hljs-comment">#如-edge_shift &#123;0 2 0&#125;，其中的单位为ns</span><br>  <span class="hljs-comment">#表示生成时钟的第1个与第2个上升沿无位移，第1个下降沿滞后2ns				</span><br>  [-edge_shift shift_list]<br><br>  <span class="hljs-comment">#配合倍频使用，确定占空比，50表示占空比50%，如-duty_cycle 50</span><br>  [duty_cycle percent]		<br><br>  <span class="hljs-comment">#使能组合电路路径，源时钟引脚到生成时钟引脚的路径是纯组合电路时使用</span><br>  <span class="hljs-comment">#可以阻隔路径中的时序电路，组合电路始终有效</span><br>  [-combinational]<br><br>  <span class="hljs-comment">#多源时钟，除第一个源时钟外，其他源时钟需加此开关，否则会被最后一个源时钟覆盖</span><br>  <span class="hljs-comment">#各源时钟-name不同名</span><br>  [-add]<br><br>  <span class="hljs-comment">#注释时钟，字符串纪录时钟信号文档信息</span><br>  [-comment comment_string]<br></code></pre></td></tr></table></figure>
<h4 id="set_clock_group异步时钟域">set_clock_group（异步时钟域）</h4>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br></pre></td><td class="code"><pre><code class="hljs bash">creat_clock_groups	<br>  <span class="hljs-comment">#定义时钟组的名称</span><br>  [-name group_name]<br><br>  <span class="hljs-comment">#将不同的时钟分组，如将异步时钟C1与C2分入不同组为-group C1 -group C2</span><br>  [-group clock_list]<br><br>  <span class="hljs-comment">#各组之间的关系有以下三种：</span><br>  <span class="hljs-comment">#(1)逻辑独立，时钟组中各组互斥但具有耦合关系时，即各组时钟同时存在时使用</span><br>  <span class="hljs-comment">#与物理独立，异步互斥</span><br>  [-logically_exclusive]<br><br>  <span class="hljs-comment">#(2)物理独立，时钟组中各组时钟以多路复用实现，并不同时共存于电路网络中时使用</span><br>  <span class="hljs-comment">#与逻辑独立，异步互斥</span><br>  [-physically_exclusive]<br><br>  <span class="hljs-comment">#(3)异步，时钟不共享相位关系时使用</span><br>  <span class="hljs-comment">#与逻辑独立，物理独立互斥</span><br>  [-asynchronous]<br><br>  <span class="hljs-comment">#异步且希望执行串扰分析而不禁用时钟之间的时序电路路径时使用</span><br>  <span class="hljs-comment">#仅可与-asynchronous一起使用，用于信号完整性检查</span><br>  [-allow_paths]<br><br>  <span class="hljs-comment">#注释时钟组，字符串纪录时钟组信号文档信息</span><br>  [-comments comment_string]<br></code></pre></td></tr></table></figure>
<p>时钟分组建议：</p>
<ul>
<li>如果设计中共存多个时钟，却没有相位关系，则应在set_clock_group中设定-asynchronous</li>
<li>如果设计中共存多个时钟，并且电路仅选择其中一个，则应在set_clock_group中设定-logically_exclusive</li>
<li>如果设计中不能共存多个时钟，则应在set_clock_group中设定-physically_exclusive</li>
</ul>
<h4 id="set_clock_transition">set_clock_transition</h4>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><code class="hljs bash">set_clock_transition -max 0.15 [get_ports CLK] <span class="hljs-comment">#CLK跳转最大时间为0.15ns</span><br>set_clock_transition<br>	[-rise]				<span class="hljs-comment">#上升沿过渡时间</span><br>	[-fall]				<span class="hljs-comment">#下降沿过渡时间</span><br>	[-max]				<span class="hljs-comment">#最大过渡时间</span><br>	[-min]				<span class="hljs-comment">#最小过渡时间</span><br>	clock_list			<span class="hljs-comment">#应用的时钟，如[get_clocks CLK]</span><br>	transition_time		<span class="hljs-comment">#过渡时间的数值，单位为ns</span><br>set_max_transition 0.5 sync_FIFO  <br></code></pre></td></tr></table></figure>
<h4
id="set_clock_uncertaintyskewjitter">set_clock_uncertainty（skew+jitter）</h4>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><code class="hljs bash">set_clock_uncertainty -setup 0.3 [get_ports CLK] <span class="hljs-comment">#clock skew</span><br>set_clock_uncertainty<br>  <span class="hljs-comment">#两个异步时钟之间的不确定度</span><br>  [-from|-rise_from|-fall_from from_clock]<span class="hljs-comment">#交互时钟的起始边沿，如-from C1</span><br>  [-to|-rise_to|-fall_to to_clock]		<span class="hljs-comment">#交互时钟的结束边沿，如-to C2</span><br>  <span class="hljs-comment">#单个时钟内部时钟的不确定度</span><br>  [-setup]	<span class="hljs-comment">#建立时间不确定度</span><br>  [-hold]		<span class="hljs-comment">#保持时间不确定度</span><br>  [-rise]		<span class="hljs-comment">#上升沿时间不确定度</span><br>  [-fall]		<span class="hljs-comment">#下降沿时间不确定度</span><br>  [object_list]		<span class="hljs-comment">#时钟的源对象，如[get_clocks CLK]</span><br>  Uncertainty_value	<span class="hljs-comment">#不确定度的数值，单位ns</span><br></code></pre></td></tr></table></figure>
<h4
id="set_clock_latencysource-latencynetwork-latency">set_clock_latency（source
latency+network latency）</h4>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><code class="hljs bash">set_clock_latency -max 0.7 [get_ports CLK] <span class="hljs-comment">#晶振到CLK端口所需最大时间为0.7ns</span><br>set_clock_latency<br>	[-rise]		<span class="hljs-comment">#上升沿的延迟</span><br>	[-fall]		<span class="hljs-comment">#下降沿的延迟</span><br>	[-min]		<span class="hljs-comment">#最小延迟</span><br>	[-max]		<span class="hljs-comment">#最大延迟</span><br>	[-<span class="hljs-built_in">source</span>]	<span class="hljs-comment">#片外时钟源至模块时钟端口间的延迟，如-source 0.5</span><br>				<span class="hljs-comment">#若关闭此开关，则表示模块时钟端口至触发器件之间的延时</span><br>	[-late]		<span class="hljs-comment">#片内时钟源至模块时钟端口的最长路径延迟，如-source -late 1.0</span><br>	[-early]	<span class="hljs-comment">#片内时钟源至模块时钟端口的最短路径延迟，如-source -early 0.5</span><br>	[-clock clock_list]	<span class="hljs-comment">#多个时钟通过一个模块端口的延迟，如-clock &#123;C1 C2&#125;</span><br>	delay		<span class="hljs-comment">#延迟的数值，单位为ns</span><br>	object_list	<span class="hljs-comment">#对引脚设定延迟，如[get_ports A]</span><br></code></pre></td></tr></table></figure>
<h4
id="set_clock_sense时钟敏感性非单边">set_clock_sense（时钟敏感性：非单边）</h4>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><code class="hljs bash">set_clock_sense<br>  <span class="hljs-comment">#三个开关互斥</span><br>  <span class="hljs-comment">#-positive指示正单边</span><br>  <span class="hljs-comment">#-negative指示负单边</span><br>  <span class="hljs-comment">#-stop_propagation指示禁用部分时钟的传递</span><br>  [-positive|-negative|-stop_propagation]<br><br>  <span class="hljs-comment">#创建时钟脉冲，可选项为</span><br>  <span class="hljs-comment">#rise_triggered_high_pulse</span><br>  <span class="hljs-comment">#rise_triggered_low_pulse</span><br>  <span class="hljs-comment">#fall_triggered_high_pulse</span><br>  <span class="hljs-comment">#high_triggered_low_pulse</span><br>  <span class="hljs-comment">#如-pulse rise_triggered_high_pulse，表示时钟上升沿产生一个高电平的脉冲</span><br>  <span class="hljs-comment">#脉冲的宽度为|rise_latency - fall_latency|</span><br>  [-pulse pulse]		<br><br>  [-clock clock_list]	<span class="hljs-comment">#定义影响指定敏感性引脚的时钟源</span><br>  pin_list			<span class="hljs-comment">#需要指定敏感性的引脚，如[get_pins XOR/Z]</span><br></code></pre></td></tr></table></figure>
<h3 id="信号约束">信号约束</h3>
<h3 id="set_input_delay">set_input_delay</h3>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><code class="hljs bash">set_input_delay<br>  [-clock clock_name]	<span class="hljs-comment">#指定参考时钟，如-clock CLK</span><br>  [-clock_fall]		<span class="hljs-comment">#参考时钟是下降沿触发时打开</span><br>  [-level_sensitive]	<span class="hljs-comment">#启动元器件为锁存器时使用，一般不用</span><br><br>  <span class="hljs-comment">#当模块输入端口信号上升沿和下降沿的输入到达时间不同</span><br>  <span class="hljs-comment">#使用-rise与-fall分别限定，但一般路径延迟相似，不会经常使用</span><br>  [-rise]				<br>  [-fall]<br>  [-max]			<span class="hljs-comment">#限定延迟值最大值，实现建立检查</span><br>  [-min]			<span class="hljs-comment">#限定延迟值最小值，实现保持检查</span><br>  [-add_delay]	<span class="hljs-comment">#同一个端口额外的延迟约束，则需使用，否则会被覆盖</span><br>  [-network_latency_included]	<span class="hljs-comment">#额外指定时钟network延迟，不常使用</span><br>  [-source_latency_included]	<span class="hljs-comment">#额外指定时钟source延迟，不常使用</span><br>  delay_value port_pin_list	<span class="hljs-comment">#延迟的数值，单位ns；定义输入的端口</span><br>set_input_delay -max 0.6 -clock CLK [get_ports A] //A端口数据到寄存器输入时延<br></code></pre></td></tr></table></figure>
<h4 id="set_output_delay">set_output_delay</h4>
<figure>
<img src="SynopsysEDA.assets/webp.webp" alt="img" />
<figcaption aria-hidden="true">img</figcaption>
</figure>
<figure>
<img src="SynopsysEDA.assets/webp-16681351791993.webp" alt="img" />
<figcaption aria-hidden="true">img</figcaption>
</figure>
<figure>
<img src="SynopsysEDA.assets/webp-16681352041766.webp" alt="img" />
<figcaption aria-hidden="true">img</figcaption>
</figure>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><code class="hljs bash">set_output_delay -max 0.8 -clock CLK [get_ports B] <span class="hljs-comment">#寄存器输出到B端口的时延  </span><br>set_output_delay<br>  [-clock clock_name]	<span class="hljs-comment">#指定参考时钟，如-clock CLK</span><br>  [-clock_fall]		<span class="hljs-comment">#参考时钟是下降沿触发时打开</span><br>  [-level_sensitive]	<span class="hljs-comment">#启动元器件为锁存器时使用，一般不用</span><br><br>  <span class="hljs-comment">#当模块输入端口信号上升沿和下降沿的输入到达时间不同</span><br>  <span class="hljs-comment">#使用-rise与-fall分别限定，但一般路径延迟相似，不会经常使用</span><br>  [-rise]<br>  [-fall]<br><br>  [-max]			<span class="hljs-comment">#限定延迟值最大值，实现建立检查		</span><br>  [-min]			<span class="hljs-comment">#限定延迟值最小值，实现保持检查</span><br>  [-add_delay]	<span class="hljs-comment">#同一个端口额外的延迟约束，则需使用，否则会被覆盖</span><br>  [-network_latency_included]	<span class="hljs-comment">#额外指定时钟network延迟，不常使用</span><br>  [-source_latency_included]	<span class="hljs-comment">#额外指定时钟source延迟，不常使用</span><br>  delay_value port_pin_list	<span class="hljs-comment">#延迟的数值，单位ns；定义输出的端口</span><br></code></pre></td></tr></table></figure>
<h4 id="set_drive驱动电阻">set_drive（驱动电阻）</h4>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><code class="hljs bash">set_drive	<br>	[-rise][-fall]		<span class="hljs-comment">#指定驱动信号的上升或下降沿</span><br>	[-min][-max]		<span class="hljs-comment">#指定驱动电阻的最小或最大值，小电阻驱动能力大，过渡快</span><br>	resistance_value	<span class="hljs-comment">#指定驱动电阻的数值</span><br>	port_list			<span class="hljs-comment">#指定驱动目标的输入端口</span><br></code></pre></td></tr></table></figure>
<h4 id="set_driving_cell驱动单元">set_driving_cell（驱动单元）</h4>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><code class="hljs bash">set_driving_cell	<br>	[-lib_cell lib_cell_name]		<span class="hljs-comment">#指定模块的驱动单元，如-lib_cell FA</span><br>	[-rise][-fall]		<span class="hljs-comment">#指定驱动信号的上升或下降沿</span><br>	[-min][-max]		<span class="hljs-comment">#指定最强或最弱驱动单元合集</span><br>	[-library lib_name]		 <span class="hljs-comment">#指定驱动单元所在的库</span><br>	[-pin pin_name]			 <span class="hljs-comment">#指定驱动单元用于驱动的输出引脚</span><br>	[-from_pin from_pin_name]<span class="hljs-comment">#指定驱动单元输入引脚,不同输入,输出过渡时间不同</span><br>	[-multiply_by <span class="hljs-built_in">factor</span>]			<span class="hljs-comment">#过渡时间的倍乘因子，多驱动目标时驱动下降</span><br>	[-dout_scale]					<span class="hljs-comment">#电气特性扩展与降额，不使用时需使能此开关</span><br>	[-no_design_rule]				<span class="hljs-comment">#防止驱动引脚设计规则转移到目标输入端口</span><br>	[-clock clock_name]				<span class="hljs-comment">#指定驱动单元目标端口的时钟</span><br>	[-clock_fall]					<span class="hljs-comment">#表示时钟下降沿驱动</span><br>	[-input_transition_rise rise_time]	<span class="hljs-comment">#输入上升过渡时间</span><br>	[-input_transition_fall fall_time]	<span class="hljs-comment">#输入下降过渡时间</span><br>	port_list						<span class="hljs-comment">#被驱动的输入端口</span><br></code></pre></td></tr></table></figure>
<p>常用选项是指定驱动单元的名称和驱动单元的端口，其他不常用。通过<code>set_drive</code>和<code>set_driving_cell</code>可以计算出过渡时间，但也可以通过<code>set_input_transition</code>指定过渡时间。</p>
<h4
id="set_input_transition输入过渡">set_input_transition（输入过渡）</h4>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><code class="hljs bash">set_input_transition 0.12 [get_ports A] //输入端口A的电平跳变时间0.12ns<br>set_input_transition<br>	[-rise][-fall]			<span class="hljs-comment">#指定驱动信号的上升或下降沿</span><br>	[-min][-max]			<span class="hljs-comment">#指定最小或最大过渡时间</span><br>	[-clock clock_name]		<span class="hljs-comment">#指定时钟</span><br>	[-clock_fall]			<span class="hljs-comment">#表示时钟下降沿驱动</span><br>	transition port_list	<span class="hljs-comment">#指定约束的端口</span><br></code></pre></td></tr></table></figure>
<h4
id="set_port_fanout_number扇出数">set_port_fanout_number（扇出数）</h4>
<figure class="highlight tcl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><code class="hljs tcl">set_port_fanout_number<br>	value 			#指定扇出数<br>	port_list		#指定约束的端口<br>set_max_fanout <span class="hljs-number">4</span> sync_FIFO   #约束cell的最大扇出,扇出过大会使cell delay变慢<br></code></pre></td></tr></table></figure>
<h4 id="set_load负载">set_load（负载）</h4>
<p><code>set_load</code>指定负载的实际电容负载</p>
<p><code>set_fanout_load</code>是根据标准负载指定负载值</p>
<p>电容负载=标准负载×单个标准负载的电容负载</p>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><code class="hljs bash">set_load [<span class="hljs-built_in">expr</span>&#123;30.0/1000&#125;] [get_ports B]<br>set_load<br>	[-min][-max]			<span class="hljs-comment">#指定最小或最大负载</span><br>	[-subtract_pin_load]	<span class="hljs-comment">#标注净电容负载时，需要打开避免与后端输入负载重复</span><br>	[-pin_load]				<span class="hljs-comment">#指定引脚负载</span><br>	[-wire_load]			<span class="hljs-comment">#指定线路负载</span><br>	value 					  <span class="hljs-comment">#指定负载值</span><br>	objects					  <span class="hljs-comment">#指定约束的端口</span><br></code></pre></td></tr></table></figure>
<h3 id="其他约束">其他约束</h3>
<h4
id="set_operating_conditions指定工作条件">set_operating_conditions（指定工作条件）</h4>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><code class="hljs bash">set_operating_conditions<br>	[-library lib_name]		<span class="hljs-comment">#指定工艺库</span><br>	[-analysis_type]		<span class="hljs-comment">#应执行的分析类型，最慢，最快，基于芯片变异性的延迟</span><br>	[-max max_condition]	<span class="hljs-comment">#该工作点应考虑执行最慢的分析，如-max WCMIL</span><br>	[-min min_condition]	<span class="hljs-comment">#该工作点应考虑执行最快的分析，如-min BCIND</span><br>	[-max_library max_lib]	<span class="hljs-comment">#指定最慢的库</span><br>	[-min_library min_lib]	<span class="hljs-comment">#指定最快的库</span><br>	[-object_list objects]	<span class="hljs-comment">#设计对象，通常为整个设计，故很少使用</span><br>	[condition]				<span class="hljs-comment">#工作条件</span><br></code></pre></td></tr></table></figure>
<h4 id="set_units指定单位标识">set_units（指定单位标识）</h4>
<p>该命令仅作为表示用户意图的文档，工具会检查正在使用的库中单位，并标记库中单位与命令指定单位是否存在不匹配。</p>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><code class="hljs bash">set_units<br>	-capacitance cap_unit<br>	-resistance res_unit<br>	-time time_unit<br>	-voltage voltage_unit<br>	-current current_unit<br>	-power power_unit<br></code></pre></td></tr></table></figure>
<h4
id="current_instance指定当前设计或实例">current_instance（指定当前设计或实例）</h4>
<p>设计范围更改为current_design中的实例，但返回名称是相对于current_design的。</p>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><code class="hljs bash">current_instance [instance]<br></code></pre></td></tr></table></figure>
<h4
id="set_wire_load_model指定线负载模型">set_wire_load_model（指定线负载模型）</h4>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><code class="hljs bash">set_wire_load_model<br>	-name model_name	<span class="hljs-comment">#指定库中的模型，如WIRE_LOAD_70×70</span><br>	[-library lib_name]	<span class="hljs-comment">#指定库名称</span><br>	[-min][-max]		<span class="hljs-comment">#指定模型运用的条件，一般不用</span><br>	[object_list]		<span class="hljs-comment">#一般不用，而用current_design指定范围</span><br></code></pre></td></tr></table></figure>
<h4 id="set_max_area指定面积约束">set_max_area（指定面积约束）</h4>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><code class="hljs bash">set_max_area area_value<br>set_max_area 0  <span class="hljs-comment"># 让综合后的面积越小越好</span><br></code></pre></td></tr></table></figure>
<h4 id="set_voltage指定电压约束">set_voltage（指定电压约束）</h4>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><code class="hljs bash">set_voltage<br>	[-min min_case_value]				<span class="hljs-comment">#指定最小延迟对应的最大电压</span><br>	[-object_list list_of_power_nets]	<span class="hljs-comment">#指定电压下的电源网表</span><br>	max_case_voltage					<span class="hljs-comment">#指定最大延迟对应的最小电压</span><br></code></pre></td></tr></table></figure>
<h4
id="creat_voltage_area指定电压岛">creat_voltage_area（指定电压岛）</h4>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><code class="hljs bash">creat_voltage_area<br>	-name name							<span class="hljs-comment">#电压岛名称</span><br>	[-coordinates coordinate_list]		<span class="hljs-comment">#指定保持电压岛的矩形区域</span><br>	[-guard_band_x <span class="hljs-built_in">float</span>]				<span class="hljs-comment">#沿x轴距离，电压岛间缓冲区，不放单元</span><br>	[-guard_band_y <span class="hljs-built_in">float</span>]				<span class="hljs-comment">#沿y轴距离，电压岛间缓冲区，不放单元</span><br>	cell_list							<span class="hljs-comment">#电压岛中单元列表</span><br></code></pre></td></tr></table></figure>
<h4
id="set_level_shifter_strategythreshold指定电平移位器">set_level_shifter_strategy/threshold（指定电平移位器）</h4>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><code class="hljs bash"><span class="hljs-comment">#指定何时插入电平移位器的策略</span><br>set_level_shifter_strategy [-rule rule_type]<br><span class="hljs-comment">#指定插入电平移位器的最小电压差阈值</span><br>set_level_shifter_threshold [-voltage <span class="hljs-built_in">float</span>][-percent <span class="hljs-built_in">float</span>]<br></code></pre></td></tr></table></figure>
<h4
id="set_max_dynamicleakage_power指定动态静态功耗">set_max_dynamic/leakage_power（指定动态、静态功耗）</h4>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><code class="hljs bash"><span class="hljs-comment">#指定动态功耗最大值</span><br>set_max_dynamic_power power [unit]<br><br><span class="hljs-comment">#指定泄露功耗最大值</span><br>set_max_leakage_power power [unit]<br></code></pre></td></tr></table></figure>
<h3 id="编译">编译</h3>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><code class="hljs bash">compile<br>compile_utra<br>compile -exact_map //综合优化<br></code></pre></td></tr></table></figure>
<h3 id="输出信息">输出信息</h3>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><code class="hljs bash">report_clock<br>report_timing &gt; ./timing.rpt<br>report_area &gt; ./area.rpt<br>report_constraint -all_violators &gt; ./constraint.rpt<br>report_qor<br>write_sdc xxx.sdc <span class="hljs-comment">#输出约束条件</span><br>write_sdf xxx.sdf <span class="hljs-comment">#输出时延信息</span><br>write_file -format verilog -output xxx_netlist.v <span class="hljs-comment">#输出网表文件</span><br>write -format verilog -hierarchy -output xxx_netlist.v<br></code></pre></td></tr></table></figure>
<p>在面积报告里面没有线网所消耗的面积，这是因为我们之前没有规定综合使用的线网模型，如果我们设置了wire_load那么最后的area报告里面也会有布线所花的面积。</p>
<h3 id="demo">demo</h3>
<p>link是Design Compiler ”resolve”设计中例化模块的过程。Design
Compiler通过变量“link_library”指定例化模块库的位置，和target_library一样，默认为your_library.db。建议显式地使用link命令，否则工具可能带着“unresolved
references”进行综合，产生没有意义的结果。</p>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br></pre></td><td class="code"><pre><code class="hljs bash"><span class="hljs-comment">#############################读入并分析设计##################################</span><br>remove_design -all <span class="hljs-comment">#首先清理系统</span><br><br><span class="hljs-comment">#读入并分析Verilog文件，autoread会自动按照文件的依赖顺序逐个分析源文件，</span><br><span class="hljs-comment">#如果有错误analyze命令会报错，如果没有错误会生成中间文件。</span><br>analyze -format verilog  ../src/TMO_System.v -autoread &gt; ./log/analyze.rpt<br><br><span class="hljs-comment">#将analyze生成的中间文件转为technology-independent design (GTECH)</span><br><span class="hljs-comment">#要将顶层转化为最后的网表，就要将所有的模块都组合起来，这一过程即是Link</span><br><span class="hljs-comment">#elaborate命令会自动执行Link命令，如果再次执行Link命令，我看可以看到关于Link的报告</span><br>elaborate TMO_System<br><span class="hljs-built_in">link</span> &gt; ./log/link.rpt<br>current_design TMO_System <span class="hljs-comment">#确认在DC内存中，正在处理的是顶层TMO_System</span><br><br><span class="hljs-comment"># 如果设计中多次使用了同一个instance，那么在DC的内存中多个instance均指向一个模块</span><br><span class="hljs-comment"># 但是在电路中他们应该是多个独立的实体，uniquify命令的目的就是为这些instance都创造一个</span><br><span class="hljs-comment"># 新的模块使其指向它，这样，即使在Verilog源文件中，多个instance源自同一个module，</span><br><span class="hljs-comment"># 在DC中他们也会指向不同的module（内容一样，名字不一样）</span><br>uniquify &gt; ./log/uniquify.rpt<br>check_design &gt; ./log/check_RTL.rpt <span class="hljs-comment">#检查设计是否一致，要消除report中所有error</span><br>replace_synthetic &gt; ./log/replace_synthetic.rpt <span class="hljs-comment">#将设计中的运算符替换为DesignWare中的IP</span><br><br><span class="hljs-comment">#############################环境约束###################################</span><br>set_operating_conditions -min_library wcells -min BEST -max_library wcells -max WORST<br><span class="hljs-built_in">set</span> auto_wire_load_selection <span class="hljs-literal">true</span> <br>set_wire_load_mode enclosed<br><span class="hljs-comment"># 从库中找一个标准单元来驱动所有输入</span><br>set_driving_cell -lib_cell winv_1 -pin op [all_inputs]<br>set_load 3 [all_outputs]<br><br><span class="hljs-comment">#############################优化约束##################################</span><br><span class="hljs-comment">#### 时钟约束 ####</span><br>create_clock -name <span class="hljs-string">&quot;clock&quot;</span> -period 10 -waveform &#123;0 5&#125; [get_ports clk]<br>set_clock_latency            1    [get_clocks clock]<br>set_clock_transition         0.3  [get_clocks clock]<br>set_clock_uncertainty -setup 0.8  [get_clocks clock]<br>set_clock_uncertainty -hold  0.4  [get_clocks clock]<br>set_drive 0  [get_ports clock] <span class="hljs-comment">#默认时钟驱动能力无穷大</span><br><span class="hljs-comment">#为了防止在时钟路径上插入Buffer而恶化时序，所以对时钟网络设置Dont_touch_network属性</span><br><span class="hljs-built_in">set</span> dont_touch_network [ list clock ]<br><span class="hljs-built_in">set</span> all_inputs_in_domain [get_ports [list Pi_Value hsync vsync configure_addr configure_value write <span class="hljs-built_in">read</span>]]<br><span class="hljs-built_in">set</span> all_outputs_in_domain [get_ports [list configured_value toned_pixel TValid]]<br>set_input_delay  -max       2.5 -clock <span class="hljs-string">&quot;clock&quot;</span> <span class="hljs-variable">$all_inputs_in_domain</span>    <br>set_input_delay  -min       0.4 -clock <span class="hljs-string">&quot;clock&quot;</span> <span class="hljs-variable">$all_inputs_in_domain</span><br>set_output_delay -max       2.5 -clock <span class="hljs-string">&quot;clock&quot;</span> <span class="hljs-variable">$all_outputs_in_domain</span><br>set_output_delay -min       0.4 -clock <span class="hljs-string">&quot;clock&quot;</span> <span class="hljs-variable">$all_outputs_in_domain</span><br><br><br><span class="hljs-comment">#############################DRC约束##################################</span><br><span class="hljs-comment">#0.35先使用库中的默认值</span><br><span class="hljs-comment">#set_max_transition</span><br><span class="hljs-comment">#set_max_capacitance</span><br><span class="hljs-comment">#set_max_fanout</span><br><span class="hljs-comment">#set_max_delay</span><br><span class="hljs-comment">#set_min_delay</span><br><br><span class="hljs-comment">#############################生成Netlist###############################</span><br><span class="hljs-comment">#### One Pass Compilation ####</span><br>current_design TMO_System<br>compile_ultra -timing_high_effort_script  &gt; ./log/compile_pass1.rpt<br>set_auto_disable_drc_nets  -clock  <span class="hljs-literal">true</span>  -constant  <span class="hljs-literal">true</span><br><span class="hljs-built_in">set</span>  bus_inference_descending_sort   <span class="hljs-literal">true</span><br><span class="hljs-built_in">set</span>  bus_inference_style     %s\[%d\]<br><span class="hljs-built_in">set</span>  bus_naming_style        %s\[%d\]<br><span class="hljs-built_in">set</span>  verilogout_no_tri <span class="hljs-literal">true</span><br><span class="hljs-built_in">set</span>  verilogout_show_unconnected_pins <span class="hljs-literal">true</span><br>set_fix_multiple_port_nets  -all -buffer_constants<br>remove_unconnected_ports [get_cells -hier &#123;*&#125;]<br><span class="hljs-built_in">set</span>  change_names_dont_change_bus_members   <span class="hljs-literal">true</span><br>change_names  -hier   -rules   verilog<br><span class="hljs-comment">#change_names  -hier   -rules   lab_vlog</span><br><br><span class="hljs-comment">#### Two Pass Compilation ####</span><br>current_design TMO_System <br>compile_ultra -incremental  &gt; ./log/compile_incr.rpt<br><span class="hljs-built_in">set</span>  bus_inference_descending_sort   <span class="hljs-literal">true</span><br><span class="hljs-built_in">set</span>  bus_inference_style     %s\[%d\]<br><span class="hljs-built_in">set</span>  bus_naming_style        %s\[%d\]<br><span class="hljs-built_in">set</span>  verilogout_no_tri <span class="hljs-literal">true</span><br><span class="hljs-built_in">set</span>  verilogout_show_unconnected_pins <span class="hljs-literal">true</span><br>set_fix_multiple_port_nets  -all -buffer_constants<br>remove_unconnected_ports [get_cells -hier &#123;*&#125;]<br><span class="hljs-built_in">set</span>  change_names_dont_change_bus_members   <span class="hljs-literal">true</span><br>change_names  -hier   -rules   verilog<br><span class="hljs-comment">#Check Netlist</span><br>check_design &gt; ./log/check_netlist.rpt<br>current_design TMO_System<br>write -f verilog -h -output ./netlist/TMO_System_syn.v<br>write -f ddc -h -output ./unmapped/TMO_System.ddc<br>write_sdc  ./unmapped/TMO_System.sdc  -version 1.4<br><br><span class="hljs-comment">#get reports</span><br>report_timing -to [all_outputs]  -max_paths 5000 -nworst 5000 &gt; ./log/timing_max_output.rpt<br>report_timing -to [all_registers -data_pins]    -max_paths 5000 -nworst 5000 &gt; ./log/timing_max_register.rpt       <br>report_timing -to [all_outputs]                 -max_paths 5000 -nworst 5000  -delay min \<br>                                                &gt; ./log/timing_min_output.rpt<br>report_timing -to [all_registers -data_pins]  -max_paths 5000 -nworst 5000  -delay min \<br>                                              &gt; ./log/timing_min_register.rpt<br>report_area   &gt; ./log/area.rpt<br>report_power  &gt; ./log/power.rpt<br></code></pre></td></tr></table></figure>
<h1 id="第二章vcs">第二章：VCS</h1>
<h1 id="第三章primetime-px">第三章：PrimeTime PX</h1>
<h1 id="第四章icc-compiler">第四章：ICC Compiler</h1>

    </div>

    
    
    
        

  <div class="followme">
    <p>欢迎关注我的其它发布渠道</p>

    <div class="social-list">

        <div class="social-item">
          <a target="_blank" class="social-link" href="/atom.xml">
            <span class="icon">
              <i class="fa fa-rss"></i>
            </span>

            <span class="label">RSS</span>
          </a>
        </div>
    </div>
  </div>


      <footer class="post-footer">
          <div class="post-tags">
              <a href="/tags/EDA/" rel="tag"># EDA</a>
              <a href="/tags/%E6%95%B0%E5%AD%97IC/" rel="tag"># 数字IC</a>
          </div>

        


        
    <div class="post-nav">
      <div class="post-nav-item">
    <a href="/2022/11/09/IC%E5%90%8E%E7%AB%AF/" rel="prev" title="IC后端">
      <i class="fa fa-chevron-left"></i> IC后端
    </a></div>
      <div class="post-nav-item">
    <a href="/2022/11/11/%E6%A2%85%E6%A3%AE%E8%9E%BA%E6%97%8B%E7%AE%97%E6%B3%95/" rel="next" title="梅森旋转算法">
      梅森旋转算法 <i class="fa fa-chevron-right"></i>
    </a></div>
    </div>
      </footer>
    
  </article>
  
  
  



          </div>
          

<script>
  window.addEventListener('tabs:register', () => {
    let { activeClass } = CONFIG.comments;
    if (CONFIG.comments.storage) {
      activeClass = localStorage.getItem('comments_active') || activeClass;
    }
    if (activeClass) {
      let activeTab = document.querySelector(`a[href="#comment-${activeClass}"]`);
      if (activeTab) {
        activeTab.click();
      }
    }
  });
  if (CONFIG.comments.storage) {
    window.addEventListener('tabs:click', event => {
      if (!event.target.matches('.tabs-comment .tab-content .tab-pane')) return;
      let commentClass = event.target.classList[1];
      localStorage.setItem('comments_active', commentClass);
    });
  }
</script>

        </div>
          
  
  <div class="toggle sidebar-toggle">
    <span class="toggle-line toggle-line-first"></span>
    <span class="toggle-line toggle-line-middle"></span>
    <span class="toggle-line toggle-line-last"></span>
  </div>

  <aside class="sidebar">
    <div class="sidebar-inner">

      <ul class="sidebar-nav motion-element">
        <li class="sidebar-nav-toc">
          文章目录
        </li>
        <li class="sidebar-nav-overview">
          站点概览
        </li>
      </ul>
      
      <!--noindex-->
      <div class="post-toc-wrap sidebar-panel">
          <div class="post-toc motion-element"><ol class="nav"><li class="nav-item nav-level-1"><a class="nav-link" href="#%E7%AC%AC%E4%B8%80%E7%AB%A0design-compiler%E4%BD%BF%E7%94%A8"><span class="nav-text">第一章：Design Compiler使用</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E7%BB%BC%E5%90%88"><span class="nav-text">1.1综合</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E9%80%BB%E8%BE%91%E7%BB%BC%E5%90%88%E6%B5%81%E7%A8%8B"><span class="nav-text">1.2逻辑综合流程</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#command"><span class="nav-text">1.3Command</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E5%90%AF%E5%8A%A8-dc"><span class="nav-text">启动 DC</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E8%AF%BB%E5%8F%96verilog%E8%AE%BE%E7%BD%AE%E9%A1%B6%E5%B1%82%E8%AE%BE%E7%BD%AE%E8%B7%AF%E5%BE%84"><span class="nav-text">读取verilog，设置顶层，设置路径</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E5%BB%BA%E7%AB%8B%E5%BA%93"><span class="nav-text">建立库</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E6%97%B6%E9%92%9F%E7%BA%A6%E6%9D%9F"><span class="nav-text">时钟约束</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#creat_clock"><span class="nav-text">creat_clock</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#creat_generated_clock%E6%97%B6%E9%92%9F%E5%88%86%E9%A2%91%E6%88%96%E5%80%8D%E9%A2%91"><span class="nav-text">creat_generated_clock（时钟分频或倍频）</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#set_clock_group%E5%BC%82%E6%AD%A5%E6%97%B6%E9%92%9F%E5%9F%9F"><span class="nav-text">set_clock_group（异步时钟域）</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#set_clock_transition"><span class="nav-text">set_clock_transition</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#set_clock_uncertaintyskewjitter"><span class="nav-text">set_clock_uncertainty（skew+jitter）</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#set_clock_latencysource-latencynetwork-latency"><span class="nav-text">set_clock_latency（source
latency+network latency）</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#set_clock_sense%E6%97%B6%E9%92%9F%E6%95%8F%E6%84%9F%E6%80%A7%E9%9D%9E%E5%8D%95%E8%BE%B9"><span class="nav-text">set_clock_sense（时钟敏感性：非单边）</span></a></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E4%BF%A1%E5%8F%B7%E7%BA%A6%E6%9D%9F"><span class="nav-text">信号约束</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#set_input_delay"><span class="nav-text">set_input_delay</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#set_output_delay"><span class="nav-text">set_output_delay</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#set_drive%E9%A9%B1%E5%8A%A8%E7%94%B5%E9%98%BB"><span class="nav-text">set_drive（驱动电阻）</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#set_driving_cell%E9%A9%B1%E5%8A%A8%E5%8D%95%E5%85%83"><span class="nav-text">set_driving_cell（驱动单元）</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#set_input_transition%E8%BE%93%E5%85%A5%E8%BF%87%E6%B8%A1"><span class="nav-text">set_input_transition（输入过渡）</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#set_port_fanout_number%E6%89%87%E5%87%BA%E6%95%B0"><span class="nav-text">set_port_fanout_number（扇出数）</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#set_load%E8%B4%9F%E8%BD%BD"><span class="nav-text">set_load（负载）</span></a></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E5%85%B6%E4%BB%96%E7%BA%A6%E6%9D%9F"><span class="nav-text">其他约束</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#set_operating_conditions%E6%8C%87%E5%AE%9A%E5%B7%A5%E4%BD%9C%E6%9D%A1%E4%BB%B6"><span class="nav-text">set_operating_conditions（指定工作条件）</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#set_units%E6%8C%87%E5%AE%9A%E5%8D%95%E4%BD%8D%E6%A0%87%E8%AF%86"><span class="nav-text">set_units（指定单位标识）</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#current_instance%E6%8C%87%E5%AE%9A%E5%BD%93%E5%89%8D%E8%AE%BE%E8%AE%A1%E6%88%96%E5%AE%9E%E4%BE%8B"><span class="nav-text">current_instance（指定当前设计或实例）</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#set_wire_load_model%E6%8C%87%E5%AE%9A%E7%BA%BF%E8%B4%9F%E8%BD%BD%E6%A8%A1%E5%9E%8B"><span class="nav-text">set_wire_load_model（指定线负载模型）</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#set_max_area%E6%8C%87%E5%AE%9A%E9%9D%A2%E7%A7%AF%E7%BA%A6%E6%9D%9F"><span class="nav-text">set_max_area（指定面积约束）</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#set_voltage%E6%8C%87%E5%AE%9A%E7%94%B5%E5%8E%8B%E7%BA%A6%E6%9D%9F"><span class="nav-text">set_voltage（指定电压约束）</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#creat_voltage_area%E6%8C%87%E5%AE%9A%E7%94%B5%E5%8E%8B%E5%B2%9B"><span class="nav-text">creat_voltage_area（指定电压岛）</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#set_level_shifter_strategythreshold%E6%8C%87%E5%AE%9A%E7%94%B5%E5%B9%B3%E7%A7%BB%E4%BD%8D%E5%99%A8"><span class="nav-text">set_level_shifter_strategy&#x2F;threshold（指定电平移位器）</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#set_max_dynamicleakage_power%E6%8C%87%E5%AE%9A%E5%8A%A8%E6%80%81%E9%9D%99%E6%80%81%E5%8A%9F%E8%80%97"><span class="nav-text">set_max_dynamic&#x2F;leakage_power（指定动态、静态功耗）</span></a></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E7%BC%96%E8%AF%91"><span class="nav-text">编译</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E8%BE%93%E5%87%BA%E4%BF%A1%E6%81%AF"><span class="nav-text">输出信息</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#demo"><span class="nav-text">demo</span></a></li></ol></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E7%AC%AC%E4%BA%8C%E7%AB%A0vcs"><span class="nav-text">第二章：VCS</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E7%AC%AC%E4%B8%89%E7%AB%A0primetime-px"><span class="nav-text">第三章：PrimeTime PX</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E7%AC%AC%E5%9B%9B%E7%AB%A0icc-compiler"><span class="nav-text">第四章：ICC Compiler</span></a></li></ol></div>
      </div>
      <!--/noindex-->

      <div class="site-overview-wrap sidebar-panel">
        <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
    <img class="site-author-image" itemprop="image" alt="zmaiLee"
      src="/images/head.jpg">
  <p class="site-author-name" itemprop="name">zmaiLee</p>
  <div class="site-description" itemprop="description">HUSTer19. ICdesign & Computer Architecture</div>
</div>
<div class="site-state-wrap motion-element">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
          <a href="/archives/">
        
          <span class="site-state-item-count">7</span>
          <span class="site-state-item-name">日志</span>
        </a>
      </div>
      <div class="site-state-item site-state-categories">
            <a href="/categories/">
          
        <span class="site-state-item-count">3</span>
        <span class="site-state-item-name">分类</span></a>
      </div>
      <div class="site-state-item site-state-tags">
        <span class="site-state-item-count">9</span>
        <span class="site-state-item-name">标签</span>
      </div>
  </nav>
</div>
  <div class="links-of-author motion-element">
      <span class="links-of-author-item">
        <a href="https://github.com/zmaiLee" title="GitHub → https:&#x2F;&#x2F;github.com&#x2F;zmaiLee" rel="noopener" target="_blank"><i class="fab fa-github fa-fw"></i>GitHub</a>
      </span>
      <span class="links-of-author-item">
        <a href="https://blog.csdn.net/qq_45631071" title="CSDN → https:&#x2F;&#x2F;blog.csdn.net&#x2F;qq_45631071" rel="noopener" target="_blank"><i class="crosshairs fa-fw"></i>CSDN</a>
      </span>
  </div>



        <iframe frameborder="no" border="0" marginwidth="0" marginheight="0" width=330 height=86 src="//music.163.com/outchain/player?type=2&id=386538&auto=1&height=66"></iframe>
      </div>
    </div>
  </aside>
  <div id="sidebar-dimmer"></div>


      </div>
    </main>

    <footer class="footer">
      <div class="footer-inner">
        

        

<div class="copyright">
  
  &copy; 
  <span itemprop="copyrightYear">2022</span>
  <span class="with-love">
    <i class="fa fa-heart"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">劢</span>
</div>
  <div class="powered-by">由 <a href="https://hexo.io/" class="theme-link" rel="noopener" target="_blank">Hexo</a> & <a href="https://theme-next.org/" class="theme-link" rel="noopener" target="_blank">NexT.Gemini</a> 强力驱动
  </div>

        
<div class="busuanzi-count">
  <script async src="https://busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script>
    <span class="post-meta-item" id="busuanzi_container_site_uv" style="display: none;">
      <span class="post-meta-item-icon">
        <i class="fa fa-user"></i>
      </span>
      <span class="site-uv" title="总访客量">
        <span id="busuanzi_value_site_uv"></span>
      </span>
    </span>
    <span class="post-meta-divider">|</span>
    <span class="post-meta-item" id="busuanzi_container_site_pv" style="display: none;">
      <span class="post-meta-item-icon">
        <i class="fa fa-eye"></i>
      </span>
      <span class="site-pv" title="总访问量">
        <span id="busuanzi_value_site_pv"></span>
      </span>
    </span>
</div>








      </div>
    </footer>
  </div>

  
  <script src="/lib/anime.min.js"></script>
  <script src="/lib/velocity/velocity.min.js"></script>
  <script src="/lib/velocity/velocity.ui.min.js"></script>

<script src="/js/utils.js"></script>

<script src="/js/motion.js"></script>


<script src="/js/schemes/pisces.js"></script>


<script src="/js/next-boot.js"></script>




  




  
<script src="/js/local-search.js"></script>













  

  
<div class="moon-menu">
  <div class="moon-menu-items">
    
    <div id="moon-menu-item-back2bottom" class="moon-menu-item">
      <i class='fas fa-chevron-down'></i>    </div>
    
    <div id="moon-menu-item-back2top" class="moon-menu-item">
      <i class='fas fa-chevron-up'></i>    </div>
    
  </div>
  <div class="moon-menu-button">
    <svg class="moon-menu-bg">
      <circle class="moon-menu-cricle" cx="50%" cy="50%" r="44%"></circle>
      <circle class="moon-menu-border" cx="50%" cy="50%" r="48%"></circle>
    </svg>
    <div class="moon-menu-content">
      <div class="moon-menu-icon"><i class='fas fa-ellipsis-v'></i></div>
      <div class="moon-menu-text"></div>
    </div>
  </div>
</div><script src="/js/injector.js"></script>
</body>
</html>
