|spi_flash_test
clk => clk.IN3
rst_n => rst_n.IN1
key1 => key1.IN1
ncs <= spi_flash_top:spi_flash_top_m0.nCS
dclk <= spi_flash_top:spi_flash_top_m0.DCLK
mosi <= spi_flash_top:spi_flash_top_m0.MOSI
miso => miso.IN1
seg_sel[0] <= seg_scan:seg_scan_m0.seg_sel
seg_sel[1] <= seg_scan:seg_scan_m0.seg_sel
seg_sel[2] <= seg_scan:seg_scan_m0.seg_sel
seg_sel[3] <= seg_scan:seg_scan_m0.seg_sel
seg_sel[4] <= seg_scan:seg_scan_m0.seg_sel
seg_sel[5] <= seg_scan:seg_scan_m0.seg_sel
seg_data[0] <= seg_scan:seg_scan_m0.seg_data
seg_data[1] <= seg_scan:seg_scan_m0.seg_data
seg_data[2] <= seg_scan:seg_scan_m0.seg_data
seg_data[3] <= seg_scan:seg_scan_m0.seg_data
seg_data[4] <= seg_scan:seg_scan_m0.seg_data
seg_data[5] <= seg_scan:seg_scan_m0.seg_data
seg_data[6] <= seg_scan:seg_scan_m0.seg_data
seg_data[7] <= seg_scan:seg_scan_m0.seg_data


|spi_flash_test|ax_debounce:ax_debounce_m0
clk => button_negedge~reg0.CLK
clk => button_posedge~reg0.CLK
clk => button_out_d0.CLK
clk => button_out~reg0.CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => q_reg[11].CLK
clk => q_reg[12].CLK
clk => q_reg[13].CLK
clk => q_reg[14].CLK
clk => q_reg[15].CLK
clk => q_reg[16].CLK
clk => q_reg[17].CLK
clk => q_reg[18].CLK
clk => q_reg[19].CLK
clk => q_reg[20].CLK
clk => q_reg[21].CLK
clk => q_reg[22].CLK
clk => q_reg[23].CLK
clk => q_reg[24].CLK
clk => q_reg[25].CLK
clk => q_reg[26].CLK
clk => q_reg[27].CLK
clk => q_reg[28].CLK
clk => q_reg[29].CLK
clk => q_reg[30].CLK
clk => q_reg[31].CLK
clk => DFF2.CLK
clk => DFF1.CLK
rst => button_negedge~reg0.ACLR
rst => button_posedge~reg0.ACLR
rst => button_out_d0.PRESET
rst => button_out~reg0.PRESET
rst => q_reg[0].ACLR
rst => q_reg[1].ACLR
rst => q_reg[2].ACLR
rst => q_reg[3].ACLR
rst => q_reg[4].ACLR
rst => q_reg[5].ACLR
rst => q_reg[6].ACLR
rst => q_reg[7].ACLR
rst => q_reg[8].ACLR
rst => q_reg[9].ACLR
rst => q_reg[10].ACLR
rst => q_reg[11].ACLR
rst => q_reg[12].ACLR
rst => q_reg[13].ACLR
rst => q_reg[14].ACLR
rst => q_reg[15].ACLR
rst => q_reg[16].ACLR
rst => q_reg[17].ACLR
rst => q_reg[18].ACLR
rst => q_reg[19].ACLR
rst => q_reg[20].ACLR
rst => q_reg[21].ACLR
rst => q_reg[22].ACLR
rst => q_reg[23].ACLR
rst => q_reg[24].ACLR
rst => q_reg[25].ACLR
rst => q_reg[26].ACLR
rst => q_reg[27].ACLR
rst => q_reg[28].ACLR
rst => q_reg[29].ACLR
rst => q_reg[30].ACLR
rst => q_reg[31].ACLR
rst => DFF2.ACLR
rst => DFF1.ACLR
button_in => DFF1.DATAIN
button_posedge <= button_posedge~reg0.DB_MAX_OUTPUT_PORT_TYPE
button_negedge <= button_negedge~reg0.DB_MAX_OUTPUT_PORT_TYPE
button_out <= button_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spi_flash_test|seg_decoder:seg_decoder_m0
bin_data[0] => Decoder0.IN3
bin_data[1] => Decoder0.IN2
bin_data[2] => Decoder0.IN1
bin_data[3] => Decoder0.IN0
seg_data[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg_data[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg_data[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg_data[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg_data[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg_data[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg_data[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|spi_flash_test|seg_decoder:seg_decoder_m1
bin_data[0] => Decoder0.IN3
bin_data[1] => Decoder0.IN2
bin_data[2] => Decoder0.IN1
bin_data[3] => Decoder0.IN0
seg_data[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg_data[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg_data[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg_data[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg_data[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg_data[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg_data[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|spi_flash_test|seg_scan:seg_scan_m0
clk => seg_data[0]~reg0.CLK
clk => seg_data[1]~reg0.CLK
clk => seg_data[2]~reg0.CLK
clk => seg_data[3]~reg0.CLK
clk => seg_data[4]~reg0.CLK
clk => seg_data[5]~reg0.CLK
clk => seg_data[6]~reg0.CLK
clk => seg_data[7]~reg0.CLK
clk => seg_sel[0]~reg0.CLK
clk => seg_sel[1]~reg0.CLK
clk => seg_sel[2]~reg0.CLK
clk => seg_sel[3]~reg0.CLK
clk => seg_sel[4]~reg0.CLK
clk => seg_sel[5]~reg0.CLK
clk => scan_sel[0].CLK
clk => scan_sel[1].CLK
clk => scan_sel[2].CLK
clk => scan_sel[3].CLK
clk => scan_timer[0].CLK
clk => scan_timer[1].CLK
clk => scan_timer[2].CLK
clk => scan_timer[3].CLK
clk => scan_timer[4].CLK
clk => scan_timer[5].CLK
clk => scan_timer[6].CLK
clk => scan_timer[7].CLK
clk => scan_timer[8].CLK
clk => scan_timer[9].CLK
clk => scan_timer[10].CLK
clk => scan_timer[11].CLK
clk => scan_timer[12].CLK
clk => scan_timer[13].CLK
clk => scan_timer[14].CLK
clk => scan_timer[15].CLK
clk => scan_timer[16].CLK
clk => scan_timer[17].CLK
clk => scan_timer[18].CLK
clk => scan_timer[19].CLK
clk => scan_timer[20].CLK
clk => scan_timer[21].CLK
clk => scan_timer[22].CLK
clk => scan_timer[23].CLK
clk => scan_timer[24].CLK
clk => scan_timer[25].CLK
clk => scan_timer[26].CLK
clk => scan_timer[27].CLK
clk => scan_timer[28].CLK
clk => scan_timer[29].CLK
clk => scan_timer[30].CLK
clk => scan_timer[31].CLK
rst_n => scan_sel[0].ACLR
rst_n => scan_sel[1].ACLR
rst_n => scan_sel[2].ACLR
rst_n => scan_sel[3].ACLR
rst_n => scan_timer[0].ACLR
rst_n => scan_timer[1].ACLR
rst_n => scan_timer[2].ACLR
rst_n => scan_timer[3].ACLR
rst_n => scan_timer[4].ACLR
rst_n => scan_timer[5].ACLR
rst_n => scan_timer[6].ACLR
rst_n => scan_timer[7].ACLR
rst_n => scan_timer[8].ACLR
rst_n => scan_timer[9].ACLR
rst_n => scan_timer[10].ACLR
rst_n => scan_timer[11].ACLR
rst_n => scan_timer[12].ACLR
rst_n => scan_timer[13].ACLR
rst_n => scan_timer[14].ACLR
rst_n => scan_timer[15].ACLR
rst_n => scan_timer[16].ACLR
rst_n => scan_timer[17].ACLR
rst_n => scan_timer[18].ACLR
rst_n => scan_timer[19].ACLR
rst_n => scan_timer[20].ACLR
rst_n => scan_timer[21].ACLR
rst_n => scan_timer[22].ACLR
rst_n => scan_timer[23].ACLR
rst_n => scan_timer[24].ACLR
rst_n => scan_timer[25].ACLR
rst_n => scan_timer[26].ACLR
rst_n => scan_timer[27].ACLR
rst_n => scan_timer[28].ACLR
rst_n => scan_timer[29].ACLR
rst_n => scan_timer[30].ACLR
rst_n => scan_timer[31].ACLR
rst_n => seg_data[0]~reg0.PRESET
rst_n => seg_data[1]~reg0.PRESET
rst_n => seg_data[2]~reg0.PRESET
rst_n => seg_data[3]~reg0.PRESET
rst_n => seg_data[4]~reg0.PRESET
rst_n => seg_data[5]~reg0.PRESET
rst_n => seg_data[6]~reg0.PRESET
rst_n => seg_data[7]~reg0.PRESET
rst_n => seg_sel[0]~reg0.PRESET
rst_n => seg_sel[1]~reg0.PRESET
rst_n => seg_sel[2]~reg0.PRESET
rst_n => seg_sel[3]~reg0.PRESET
rst_n => seg_sel[4]~reg0.PRESET
rst_n => seg_sel[5]~reg0.PRESET
seg_sel[0] <= seg_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_sel[1] <= seg_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_sel[2] <= seg_sel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_sel[3] <= seg_sel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_sel[4] <= seg_sel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_sel[5] <= seg_sel[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_data[0] <= seg_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_data[1] <= seg_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_data[2] <= seg_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_data[3] <= seg_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_data[4] <= seg_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_data[5] <= seg_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_data[6] <= seg_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_data[7] <= seg_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_data_0[0] => Mux7.IN10
seg_data_0[1] => Mux6.IN10
seg_data_0[2] => Mux5.IN10
seg_data_0[3] => Mux4.IN10
seg_data_0[4] => Mux3.IN10
seg_data_0[5] => Mux2.IN10
seg_data_0[6] => Mux1.IN10
seg_data_0[7] => Mux0.IN10
seg_data_1[0] => Mux7.IN11
seg_data_1[1] => Mux6.IN11
seg_data_1[2] => Mux5.IN11
seg_data_1[3] => Mux4.IN11
seg_data_1[4] => Mux3.IN11
seg_data_1[5] => Mux2.IN11
seg_data_1[6] => Mux1.IN11
seg_data_1[7] => Mux0.IN11
seg_data_2[0] => Mux7.IN12
seg_data_2[1] => Mux6.IN12
seg_data_2[2] => Mux5.IN12
seg_data_2[3] => Mux4.IN12
seg_data_2[4] => Mux3.IN12
seg_data_2[5] => Mux2.IN12
seg_data_2[6] => Mux1.IN12
seg_data_2[7] => Mux0.IN12
seg_data_3[0] => Mux7.IN13
seg_data_3[1] => Mux6.IN13
seg_data_3[2] => Mux5.IN13
seg_data_3[3] => Mux4.IN13
seg_data_3[4] => Mux3.IN13
seg_data_3[5] => Mux2.IN13
seg_data_3[6] => Mux1.IN13
seg_data_3[7] => Mux0.IN13
seg_data_4[0] => Mux7.IN14
seg_data_4[1] => Mux6.IN14
seg_data_4[2] => Mux5.IN14
seg_data_4[3] => Mux4.IN14
seg_data_4[4] => Mux3.IN14
seg_data_4[5] => Mux2.IN14
seg_data_4[6] => Mux1.IN14
seg_data_4[7] => Mux0.IN14
seg_data_5[0] => Mux7.IN15
seg_data_5[1] => Mux6.IN15
seg_data_5[2] => Mux5.IN15
seg_data_5[3] => Mux4.IN15
seg_data_5[4] => Mux3.IN15
seg_data_5[5] => Mux2.IN15
seg_data_5[6] => Mux1.IN15
seg_data_5[7] => Mux0.IN15


|spi_flash_test|spi_flash_top:spi_flash_top_m0
sys_clk => sys_clk.IN3
rst => rst.IN3
nCS <= spi_master:spi_master_m0.nCS
DCLK <= spi_master:spi_master_m0.DCLK
MOSI <= spi_master:spi_master_m0.MOSI
MISO => MISO.IN1
clk_div[0] => clk_div[0].IN1
clk_div[1] => clk_div[1].IN1
clk_div[2] => clk_div[2].IN1
clk_div[3] => clk_div[3].IN1
clk_div[4] => clk_div[4].IN1
clk_div[5] => clk_div[5].IN1
clk_div[6] => clk_div[6].IN1
clk_div[7] => clk_div[7].IN1
clk_div[8] => clk_div[8].IN1
clk_div[9] => clk_div[9].IN1
clk_div[10] => clk_div[10].IN1
clk_div[11] => clk_div[11].IN1
clk_div[12] => clk_div[12].IN1
clk_div[13] => clk_div[13].IN1
clk_div[14] => clk_div[14].IN1
clk_div[15] => clk_div[15].IN1
flash_read => flash_read.IN1
flash_write => flash_write.IN1
flash_bulk_erase => flash_bulk_erase.IN1
flash_sector_erase => flash_sector_erase.IN1
flash_read_ack <= spi_flash_ctrl:spi_flash_ctrl_m0.flash_read_ack
flash_write_ack <= spi_flash_ctrl:spi_flash_ctrl_m0.flash_write_ack
flash_bulk_erase_ack <= spi_flash_ctrl:spi_flash_ctrl_m0.flash_bulk_erase_ack
flash_sector_erase_ack <= spi_flash_ctrl:spi_flash_ctrl_m0.flash_sector_erase_ack
flash_read_addr[0] => flash_read_addr[0].IN1
flash_read_addr[1] => flash_read_addr[1].IN1
flash_read_addr[2] => flash_read_addr[2].IN1
flash_read_addr[3] => flash_read_addr[3].IN1
flash_read_addr[4] => flash_read_addr[4].IN1
flash_read_addr[5] => flash_read_addr[5].IN1
flash_read_addr[6] => flash_read_addr[6].IN1
flash_read_addr[7] => flash_read_addr[7].IN1
flash_read_addr[8] => flash_read_addr[8].IN1
flash_read_addr[9] => flash_read_addr[9].IN1
flash_read_addr[10] => flash_read_addr[10].IN1
flash_read_addr[11] => flash_read_addr[11].IN1
flash_read_addr[12] => flash_read_addr[12].IN1
flash_read_addr[13] => flash_read_addr[13].IN1
flash_read_addr[14] => flash_read_addr[14].IN1
flash_read_addr[15] => flash_read_addr[15].IN1
flash_read_addr[16] => flash_read_addr[16].IN1
flash_read_addr[17] => flash_read_addr[17].IN1
flash_read_addr[18] => flash_read_addr[18].IN1
flash_read_addr[19] => flash_read_addr[19].IN1
flash_read_addr[20] => flash_read_addr[20].IN1
flash_read_addr[21] => flash_read_addr[21].IN1
flash_read_addr[22] => flash_read_addr[22].IN1
flash_read_addr[23] => flash_read_addr[23].IN1
flash_write_addr[0] => flash_write_addr[0].IN1
flash_write_addr[1] => flash_write_addr[1].IN1
flash_write_addr[2] => flash_write_addr[2].IN1
flash_write_addr[3] => flash_write_addr[3].IN1
flash_write_addr[4] => flash_write_addr[4].IN1
flash_write_addr[5] => flash_write_addr[5].IN1
flash_write_addr[6] => flash_write_addr[6].IN1
flash_write_addr[7] => flash_write_addr[7].IN1
flash_write_addr[8] => flash_write_addr[8].IN1
flash_write_addr[9] => flash_write_addr[9].IN1
flash_write_addr[10] => flash_write_addr[10].IN1
flash_write_addr[11] => flash_write_addr[11].IN1
flash_write_addr[12] => flash_write_addr[12].IN1
flash_write_addr[13] => flash_write_addr[13].IN1
flash_write_addr[14] => flash_write_addr[14].IN1
flash_write_addr[15] => flash_write_addr[15].IN1
flash_write_addr[16] => flash_write_addr[16].IN1
flash_write_addr[17] => flash_write_addr[17].IN1
flash_write_addr[18] => flash_write_addr[18].IN1
flash_write_addr[19] => flash_write_addr[19].IN1
flash_write_addr[20] => flash_write_addr[20].IN1
flash_write_addr[21] => flash_write_addr[21].IN1
flash_write_addr[22] => flash_write_addr[22].IN1
flash_write_addr[23] => flash_write_addr[23].IN1
flash_sector_addr[0] => flash_sector_addr[0].IN1
flash_sector_addr[1] => flash_sector_addr[1].IN1
flash_sector_addr[2] => flash_sector_addr[2].IN1
flash_sector_addr[3] => flash_sector_addr[3].IN1
flash_sector_addr[4] => flash_sector_addr[4].IN1
flash_sector_addr[5] => flash_sector_addr[5].IN1
flash_sector_addr[6] => flash_sector_addr[6].IN1
flash_sector_addr[7] => flash_sector_addr[7].IN1
flash_sector_addr[8] => flash_sector_addr[8].IN1
flash_sector_addr[9] => flash_sector_addr[9].IN1
flash_sector_addr[10] => flash_sector_addr[10].IN1
flash_sector_addr[11] => flash_sector_addr[11].IN1
flash_sector_addr[12] => flash_sector_addr[12].IN1
flash_sector_addr[13] => flash_sector_addr[13].IN1
flash_sector_addr[14] => flash_sector_addr[14].IN1
flash_sector_addr[15] => flash_sector_addr[15].IN1
flash_sector_addr[16] => flash_sector_addr[16].IN1
flash_sector_addr[17] => flash_sector_addr[17].IN1
flash_sector_addr[18] => flash_sector_addr[18].IN1
flash_sector_addr[19] => flash_sector_addr[19].IN1
flash_sector_addr[20] => flash_sector_addr[20].IN1
flash_sector_addr[21] => flash_sector_addr[21].IN1
flash_sector_addr[22] => flash_sector_addr[22].IN1
flash_sector_addr[23] => flash_sector_addr[23].IN1
flash_write_data_in[0] => flash_write_data_in[0].IN1
flash_write_data_in[1] => flash_write_data_in[1].IN1
flash_write_data_in[2] => flash_write_data_in[2].IN1
flash_write_data_in[3] => flash_write_data_in[3].IN1
flash_write_data_in[4] => flash_write_data_in[4].IN1
flash_write_data_in[5] => flash_write_data_in[5].IN1
flash_write_data_in[6] => flash_write_data_in[6].IN1
flash_write_data_in[7] => flash_write_data_in[7].IN1
flash_read_size[0] => flash_read_size[0].IN1
flash_read_size[1] => flash_read_size[1].IN1
flash_read_size[2] => flash_read_size[2].IN1
flash_read_size[3] => flash_read_size[3].IN1
flash_read_size[4] => flash_read_size[4].IN1
flash_read_size[5] => flash_read_size[5].IN1
flash_read_size[6] => flash_read_size[6].IN1
flash_read_size[7] => flash_read_size[7].IN1
flash_read_size[8] => flash_read_size[8].IN1
flash_write_size[0] => flash_write_size[0].IN1
flash_write_size[1] => flash_write_size[1].IN1
flash_write_size[2] => flash_write_size[2].IN1
flash_write_size[3] => flash_write_size[3].IN1
flash_write_size[4] => flash_write_size[4].IN1
flash_write_size[5] => flash_write_size[5].IN1
flash_write_size[6] => flash_write_size[6].IN1
flash_write_size[7] => flash_write_size[7].IN1
flash_write_size[8] => flash_write_size[8].IN1
flash_write_data_req <= spi_flash_ctrl:spi_flash_ctrl_m0.flash_write_data_req
flash_read_data_out[0] <= spi_flash_ctrl:spi_flash_ctrl_m0.flash_read_data_out
flash_read_data_out[1] <= spi_flash_ctrl:spi_flash_ctrl_m0.flash_read_data_out
flash_read_data_out[2] <= spi_flash_ctrl:spi_flash_ctrl_m0.flash_read_data_out
flash_read_data_out[3] <= spi_flash_ctrl:spi_flash_ctrl_m0.flash_read_data_out
flash_read_data_out[4] <= spi_flash_ctrl:spi_flash_ctrl_m0.flash_read_data_out
flash_read_data_out[5] <= spi_flash_ctrl:spi_flash_ctrl_m0.flash_read_data_out
flash_read_data_out[6] <= spi_flash_ctrl:spi_flash_ctrl_m0.flash_read_data_out
flash_read_data_out[7] <= spi_flash_ctrl:spi_flash_ctrl_m0.flash_read_data_out
flash_read_data_valid <= spi_flash_ctrl:spi_flash_ctrl_m0.flash_read_data_valid


|spi_flash_test|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0
sys_clk => cmd_valid~reg0.CLK
sys_clk => flash_read_data_valid~reg0.CLK
sys_clk => flash_read_data_out[0]~reg0.CLK
sys_clk => flash_read_data_out[1]~reg0.CLK
sys_clk => flash_read_data_out[2]~reg0.CLK
sys_clk => flash_read_data_out[3]~reg0.CLK
sys_clk => flash_read_data_out[4]~reg0.CLK
sys_clk => flash_read_data_out[5]~reg0.CLK
sys_clk => flash_read_data_out[6]~reg0.CLK
sys_clk => flash_read_data_out[7]~reg0.CLK
sys_clk => state_reg[0].CLK
sys_clk => addr[0]~reg0.CLK
sys_clk => addr[1]~reg0.CLK
sys_clk => addr[2]~reg0.CLK
sys_clk => addr[3]~reg0.CLK
sys_clk => addr[4]~reg0.CLK
sys_clk => addr[5]~reg0.CLK
sys_clk => addr[6]~reg0.CLK
sys_clk => addr[7]~reg0.CLK
sys_clk => addr[8]~reg0.CLK
sys_clk => addr[9]~reg0.CLK
sys_clk => addr[10]~reg0.CLK
sys_clk => addr[11]~reg0.CLK
sys_clk => addr[12]~reg0.CLK
sys_clk => addr[13]~reg0.CLK
sys_clk => addr[14]~reg0.CLK
sys_clk => addr[15]~reg0.CLK
sys_clk => addr[16]~reg0.CLK
sys_clk => addr[17]~reg0.CLK
sys_clk => addr[18]~reg0.CLK
sys_clk => addr[19]~reg0.CLK
sys_clk => addr[20]~reg0.CLK
sys_clk => addr[21]~reg0.CLK
sys_clk => addr[22]~reg0.CLK
sys_clk => addr[23]~reg0.CLK
sys_clk => size[0]~reg0.CLK
sys_clk => size[1]~reg0.CLK
sys_clk => size[2]~reg0.CLK
sys_clk => size[3]~reg0.CLK
sys_clk => size[4]~reg0.CLK
sys_clk => size[5]~reg0.CLK
sys_clk => size[6]~reg0.CLK
sys_clk => size[7]~reg0.CLK
sys_clk => size[8]~reg0.CLK
sys_clk => cmd[0]~reg0.CLK
sys_clk => cmd[1]~reg0.CLK
sys_clk => cmd[2]~reg0.CLK
sys_clk => cmd[3]~reg0.CLK
sys_clk => cmd[4]~reg0.CLK
sys_clk => cmd[5]~reg0.CLK
sys_clk => cmd[6]~reg0.CLK
sys_clk => cmd[7]~reg0.CLK
sys_clk => state~1.DATAIN
rst => cmd_valid~reg0.ACLR
rst => flash_read_data_valid~reg0.ACLR
rst => flash_read_data_out[0]~reg0.ACLR
rst => flash_read_data_out[1]~reg0.ACLR
rst => flash_read_data_out[2]~reg0.ACLR
rst => flash_read_data_out[3]~reg0.ACLR
rst => flash_read_data_out[4]~reg0.ACLR
rst => flash_read_data_out[5]~reg0.ACLR
rst => flash_read_data_out[6]~reg0.ACLR
rst => flash_read_data_out[7]~reg0.ACLR
rst => state_reg[0].ACLR
rst => addr[0]~reg0.ACLR
rst => addr[1]~reg0.ACLR
rst => addr[2]~reg0.ACLR
rst => addr[3]~reg0.ACLR
rst => addr[4]~reg0.ACLR
rst => addr[5]~reg0.ACLR
rst => addr[6]~reg0.ACLR
rst => addr[7]~reg0.ACLR
rst => addr[8]~reg0.ACLR
rst => addr[9]~reg0.ACLR
rst => addr[10]~reg0.ACLR
rst => addr[11]~reg0.ACLR
rst => addr[12]~reg0.ACLR
rst => addr[13]~reg0.ACLR
rst => addr[14]~reg0.ACLR
rst => addr[15]~reg0.ACLR
rst => addr[16]~reg0.ACLR
rst => addr[17]~reg0.ACLR
rst => addr[18]~reg0.ACLR
rst => addr[19]~reg0.ACLR
rst => addr[20]~reg0.ACLR
rst => addr[21]~reg0.ACLR
rst => addr[22]~reg0.ACLR
rst => addr[23]~reg0.ACLR
rst => size[0]~reg0.ACLR
rst => size[1]~reg0.ACLR
rst => size[2]~reg0.ACLR
rst => size[3]~reg0.ACLR
rst => size[4]~reg0.ACLR
rst => size[5]~reg0.ACLR
rst => size[6]~reg0.ACLR
rst => size[7]~reg0.ACLR
rst => size[8]~reg0.ACLR
rst => cmd[0]~reg0.PRESET
rst => cmd[1]~reg0.PRESET
rst => cmd[2]~reg0.ACLR
rst => cmd[3]~reg0.ACLR
rst => cmd[4]~reg0.ACLR
rst => cmd[5]~reg0.ACLR
rst => cmd[6]~reg0.ACLR
rst => cmd[7]~reg0.ACLR
rst => state~3.DATAIN
flash_read => flash_read_ack.IN0
flash_read => next_state.OUTPUTSELECT
flash_read => next_state.OUTPUTSELECT
flash_read => always4.IN0
flash_read => next_state.DATAA
flash_write => flash_write_ack.IN0
flash_write => always1.IN0
flash_write => always4.IN0
flash_write => next_state.DATAA
flash_write => next_state.DATAA
flash_bulk_erase => flash_bulk_erase_ack.IN0
flash_bulk_erase => next_state.OUTPUTSELECT
flash_bulk_erase => next_state.OUTPUTSELECT
flash_bulk_erase => next_state.OUTPUTSELECT
flash_bulk_erase => always1.IN0
flash_sector_erase => flash_sector_erase_ack.IN0
flash_sector_erase => next_state.OUTPUTSELECT
flash_sector_erase => next_state.OUTPUTSELECT
flash_sector_erase => next_state.OUTPUTSELECT
flash_sector_erase => always1.IN0
flash_sector_erase => always4.IN0
flash_read_ack <= flash_read_ack.DB_MAX_OUTPUT_PORT_TYPE
flash_write_ack <= flash_write_ack.DB_MAX_OUTPUT_PORT_TYPE
flash_bulk_erase_ack <= flash_bulk_erase_ack.DB_MAX_OUTPUT_PORT_TYPE
flash_sector_erase_ack <= flash_sector_erase_ack.DB_MAX_OUTPUT_PORT_TYPE
flash_read_addr[0] => addr.DATAB
flash_read_addr[1] => addr.DATAB
flash_read_addr[2] => addr.DATAB
flash_read_addr[3] => addr.DATAB
flash_read_addr[4] => addr.DATAB
flash_read_addr[5] => addr.DATAB
flash_read_addr[6] => addr.DATAB
flash_read_addr[7] => addr.DATAB
flash_read_addr[8] => addr.DATAB
flash_read_addr[9] => addr.DATAB
flash_read_addr[10] => addr.DATAB
flash_read_addr[11] => addr.DATAB
flash_read_addr[12] => addr.DATAB
flash_read_addr[13] => addr.DATAB
flash_read_addr[14] => addr.DATAB
flash_read_addr[15] => addr.DATAB
flash_read_addr[16] => addr.DATAB
flash_read_addr[17] => addr.DATAB
flash_read_addr[18] => addr.DATAB
flash_read_addr[19] => addr.DATAB
flash_read_addr[20] => addr.DATAB
flash_read_addr[21] => addr.DATAB
flash_read_addr[22] => addr.DATAB
flash_read_addr[23] => addr.DATAB
flash_write_addr[0] => addr.DATAB
flash_write_addr[1] => addr.DATAB
flash_write_addr[2] => addr.DATAB
flash_write_addr[3] => addr.DATAB
flash_write_addr[4] => addr.DATAB
flash_write_addr[5] => addr.DATAB
flash_write_addr[6] => addr.DATAB
flash_write_addr[7] => addr.DATAB
flash_write_addr[8] => addr.DATAB
flash_write_addr[9] => addr.DATAB
flash_write_addr[10] => addr.DATAB
flash_write_addr[11] => addr.DATAB
flash_write_addr[12] => addr.DATAB
flash_write_addr[13] => addr.DATAB
flash_write_addr[14] => addr.DATAB
flash_write_addr[15] => addr.DATAB
flash_write_addr[16] => addr.DATAB
flash_write_addr[17] => addr.DATAB
flash_write_addr[18] => addr.DATAB
flash_write_addr[19] => addr.DATAB
flash_write_addr[20] => addr.DATAB
flash_write_addr[21] => addr.DATAB
flash_write_addr[22] => addr.DATAB
flash_write_addr[23] => addr.DATAB
flash_sector_addr[0] => addr.DATAB
flash_sector_addr[1] => addr.DATAB
flash_sector_addr[2] => addr.DATAB
flash_sector_addr[3] => addr.DATAB
flash_sector_addr[4] => addr.DATAB
flash_sector_addr[5] => addr.DATAB
flash_sector_addr[6] => addr.DATAB
flash_sector_addr[7] => addr.DATAB
flash_sector_addr[8] => addr.DATAB
flash_sector_addr[9] => addr.DATAB
flash_sector_addr[10] => addr.DATAB
flash_sector_addr[11] => addr.DATAB
flash_sector_addr[12] => addr.DATAB
flash_sector_addr[13] => addr.DATAB
flash_sector_addr[14] => addr.DATAB
flash_sector_addr[15] => addr.DATAB
flash_sector_addr[16] => addr.DATAB
flash_sector_addr[17] => addr.DATAB
flash_sector_addr[18] => addr.DATAB
flash_sector_addr[19] => addr.DATAB
flash_sector_addr[20] => addr.DATAB
flash_sector_addr[21] => addr.DATAB
flash_sector_addr[22] => addr.DATAB
flash_sector_addr[23] => addr.DATAB
flash_write_data_in[0] => data_in[0].DATAIN
flash_write_data_in[1] => data_in[1].DATAIN
flash_write_data_in[2] => data_in[2].DATAIN
flash_write_data_in[3] => data_in[3].DATAIN
flash_write_data_in[4] => data_in[4].DATAIN
flash_write_data_in[5] => data_in[5].DATAIN
flash_write_data_in[6] => data_in[6].DATAIN
flash_write_data_in[7] => data_in[7].DATAIN
flash_read_size[0] => Selector16.IN3
flash_read_size[1] => Selector15.IN2
flash_read_size[2] => Selector14.IN2
flash_read_size[3] => Selector13.IN2
flash_read_size[4] => Selector12.IN2
flash_read_size[5] => Selector11.IN2
flash_read_size[6] => Selector10.IN2
flash_read_size[7] => Selector9.IN2
flash_read_size[8] => Selector8.IN2
flash_write_size[0] => Selector16.IN4
flash_write_size[1] => Selector15.IN3
flash_write_size[2] => Selector14.IN3
flash_write_size[3] => Selector13.IN3
flash_write_size[4] => Selector12.IN3
flash_write_size[5] => Selector11.IN3
flash_write_size[6] => Selector10.IN3
flash_write_size[7] => Selector9.IN3
flash_write_size[8] => Selector8.IN3
flash_write_data_req <= data_req.DB_MAX_OUTPUT_PORT_TYPE
flash_read_data_out[0] <= flash_read_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flash_read_data_out[1] <= flash_read_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flash_read_data_out[2] <= flash_read_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flash_read_data_out[3] <= flash_read_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flash_read_data_out[4] <= flash_read_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flash_read_data_out[5] <= flash_read_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flash_read_data_out[6] <= flash_read_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flash_read_data_out[7] <= flash_read_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flash_read_data_valid <= flash_read_data_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[0] <= cmd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[1] <= cmd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[2] <= cmd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[3] <= cmd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[4] <= cmd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[5] <= cmd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[6] <= cmd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[7] <= cmd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_valid <= cmd_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_ack => always1.IN1
cmd_ack => always1.IN1
cmd_ack => always1.IN1
cmd_ack => always1.IN1
cmd_ack => Selector6.IN3
cmd_ack => Selector6.IN4
cmd_ack => Selector5.IN3
cmd_ack => Selector6.IN5
cmd_ack => Selector17.IN1
cmd_ack => Selector1.IN3
cmd_ack => Selector2.IN3
cmd_ack => Selector3.IN3
cmd_ack => Selector4.IN3
addr[0] <= addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[11] <= addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[12] <= addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[13] <= addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[14] <= addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[15] <= addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[16] <= addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[17] <= addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[18] <= addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[19] <= addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[20] <= addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[21] <= addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[22] <= addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[23] <= addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] <= flash_write_data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_in[1] <= flash_write_data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_in[2] <= flash_write_data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_in[3] <= flash_write_data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_in[4] <= flash_write_data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_in[5] <= flash_write_data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_in[6] <= flash_write_data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_in[7] <= flash_write_data_in[7].DB_MAX_OUTPUT_PORT_TYPE
size[0] <= size[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[1] <= size[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[2] <= size[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[3] <= size[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[4] <= size[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[5] <= size[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[6] <= size[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[7] <= size[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[8] <= size[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_req => flash_write_data_req.DATAIN
data_out[0] => flash_read_data_out[0]~reg0.DATAIN
data_out[0] => state_reg[0].DATAIN
data_out[1] => flash_read_data_out[1]~reg0.DATAIN
data_out[2] => flash_read_data_out[2]~reg0.DATAIN
data_out[3] => flash_read_data_out[3]~reg0.DATAIN
data_out[4] => flash_read_data_out[4]~reg0.DATAIN
data_out[5] => flash_read_data_out[5]~reg0.DATAIN
data_out[6] => flash_read_data_out[6]~reg0.DATAIN
data_out[7] => flash_read_data_out[7]~reg0.DATAIN
data_valid => always5.IN0
data_valid => always7.IN0


|spi_flash_test|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0
sys_clk => cmd_code[0].CLK
sys_clk => cmd_code[1].CLK
sys_clk => cmd_code[2].CLK
sys_clk => cmd_code[3].CLK
sys_clk => cmd_code[4].CLK
sys_clk => cmd_code[5].CLK
sys_clk => cmd_code[6].CLK
sys_clk => cmd_code[7].CLK
sys_clk => byte_size[0].CLK
sys_clk => byte_size[1].CLK
sys_clk => byte_size[2].CLK
sys_clk => byte_size[3].CLK
sys_clk => byte_size[4].CLK
sys_clk => byte_size[5].CLK
sys_clk => byte_size[6].CLK
sys_clk => byte_size[7].CLK
sys_clk => byte_size[8].CLK
sys_clk => byte_cnt[0].CLK
sys_clk => byte_cnt[1].CLK
sys_clk => byte_cnt[2].CLK
sys_clk => byte_cnt[3].CLK
sys_clk => byte_cnt[4].CLK
sys_clk => byte_cnt[5].CLK
sys_clk => byte_cnt[6].CLK
sys_clk => byte_cnt[7].CLK
sys_clk => byte_cnt[8].CLK
sys_clk => send_data[0]~reg0.CLK
sys_clk => send_data[1]~reg0.CLK
sys_clk => send_data[2]~reg0.CLK
sys_clk => send_data[3]~reg0.CLK
sys_clk => send_data[4]~reg0.CLK
sys_clk => send_data[5]~reg0.CLK
sys_clk => send_data[6]~reg0.CLK
sys_clk => send_data[7]~reg0.CLK
sys_clk => data_out[0]~reg0.CLK
sys_clk => data_out[1]~reg0.CLK
sys_clk => data_out[2]~reg0.CLK
sys_clk => data_out[3]~reg0.CLK
sys_clk => data_out[4]~reg0.CLK
sys_clk => data_out[5]~reg0.CLK
sys_clk => data_out[6]~reg0.CLK
sys_clk => data_out[7]~reg0.CLK
sys_clk => data_valid~reg0.CLK
sys_clk => CS_reg~reg0.CLK
sys_clk => data_req~reg0.CLK
sys_clk => wr_req~reg0.CLK
sys_clk => wr_ack_d0.CLK
sys_clk => state~1.DATAIN
rst => cmd_code[0].ACLR
rst => cmd_code[1].ACLR
rst => cmd_code[2].ACLR
rst => cmd_code[3].ACLR
rst => cmd_code[4].ACLR
rst => cmd_code[5].ACLR
rst => cmd_code[6].ACLR
rst => cmd_code[7].ACLR
rst => byte_size[0].ACLR
rst => byte_size[1].ACLR
rst => byte_size[2].ACLR
rst => byte_size[3].ACLR
rst => byte_size[4].ACLR
rst => byte_size[5].ACLR
rst => byte_size[6].ACLR
rst => byte_size[7].ACLR
rst => byte_size[8].ACLR
rst => byte_cnt[0].ACLR
rst => byte_cnt[1].ACLR
rst => byte_cnt[2].ACLR
rst => byte_cnt[3].ACLR
rst => byte_cnt[4].ACLR
rst => byte_cnt[5].ACLR
rst => byte_cnt[6].ACLR
rst => byte_cnt[7].ACLR
rst => byte_cnt[8].ACLR
rst => send_data[0]~reg0.ACLR
rst => send_data[1]~reg0.ACLR
rst => send_data[2]~reg0.ACLR
rst => send_data[3]~reg0.ACLR
rst => send_data[4]~reg0.ACLR
rst => send_data[5]~reg0.ACLR
rst => send_data[6]~reg0.ACLR
rst => send_data[7]~reg0.ACLR
rst => data_out[0]~reg0.ACLR
rst => data_out[1]~reg0.ACLR
rst => data_out[2]~reg0.ACLR
rst => data_out[3]~reg0.ACLR
rst => data_out[4]~reg0.ACLR
rst => data_out[5]~reg0.ACLR
rst => data_out[6]~reg0.ACLR
rst => data_out[7]~reg0.ACLR
rst => data_valid~reg0.ACLR
rst => CS_reg~reg0.ACLR
rst => data_req~reg0.ACLR
rst => wr_req~reg0.ACLR
rst => wr_ack_d0.ACLR
rst => state~3.DATAIN
cmd[0] => Decoder0.IN7
cmd[0] => Equal1.IN1
cmd[0] => Equal2.IN4
cmd[0] => Equal3.IN1
cmd[0] => Equal7.IN7
cmd[0] => Equal8.IN7
cmd[0] => Equal9.IN4
cmd[0] => Equal10.IN2
cmd[0] => Equal11.IN0
cmd[0] => Equal12.IN7
cmd[0] => Equal13.IN7
cmd[0] => cmd_code[0].DATAIN
cmd[1] => Decoder0.IN6
cmd[1] => Equal1.IN0
cmd[1] => Equal2.IN3
cmd[1] => Equal3.IN7
cmd[1] => Equal7.IN1
cmd[1] => Equal8.IN6
cmd[1] => Equal9.IN3
cmd[1] => Equal10.IN1
cmd[1] => Equal11.IN7
cmd[1] => Equal12.IN0
cmd[1] => Equal13.IN6
cmd[1] => cmd_code[1].DATAIN
cmd[2] => Decoder0.IN5
cmd[2] => Equal1.IN7
cmd[2] => Equal2.IN7
cmd[2] => Equal3.IN0
cmd[2] => Equal7.IN0
cmd[2] => Equal8.IN0
cmd[2] => Equal9.IN2
cmd[2] => Equal10.IN7
cmd[2] => Equal11.IN6
cmd[2] => Equal12.IN6
cmd[2] => Equal13.IN5
cmd[2] => cmd_code[2].DATAIN
cmd[3] => Decoder0.IN4
cmd[3] => Equal1.IN6
cmd[3] => Equal2.IN2
cmd[3] => Equal3.IN6
cmd[3] => Equal7.IN6
cmd[3] => Equal8.IN5
cmd[3] => Equal9.IN7
cmd[3] => Equal10.IN0
cmd[3] => Equal11.IN5
cmd[3] => Equal12.IN5
cmd[3] => Equal13.IN3
cmd[3] => cmd_code[3].DATAIN
cmd[4] => Decoder0.IN3
cmd[4] => Equal1.IN5
cmd[4] => Equal2.IN6
cmd[4] => Equal3.IN5
cmd[4] => Equal7.IN5
cmd[4] => Equal8.IN4
cmd[4] => Equal9.IN6
cmd[4] => Equal10.IN6
cmd[4] => Equal11.IN4
cmd[4] => Equal12.IN4
cmd[4] => Equal13.IN2
cmd[4] => cmd_code[4].DATAIN
cmd[5] => Decoder0.IN2
cmd[5] => Equal1.IN4
cmd[5] => Equal2.IN1
cmd[5] => Equal3.IN4
cmd[5] => Equal7.IN4
cmd[5] => Equal8.IN3
cmd[5] => Equal9.IN5
cmd[5] => Equal10.IN5
cmd[5] => Equal11.IN3
cmd[5] => Equal12.IN3
cmd[5] => Equal13.IN4
cmd[5] => cmd_code[5].DATAIN
cmd[6] => Decoder0.IN1
cmd[6] => Equal1.IN3
cmd[6] => Equal2.IN5
cmd[6] => Equal3.IN3
cmd[6] => Equal7.IN3
cmd[6] => Equal8.IN2
cmd[6] => Equal9.IN1
cmd[6] => Equal10.IN4
cmd[6] => Equal11.IN2
cmd[6] => Equal12.IN2
cmd[6] => Equal13.IN1
cmd[6] => cmd_code[6].DATAIN
cmd[7] => Decoder0.IN0
cmd[7] => Equal1.IN2
cmd[7] => Equal2.IN0
cmd[7] => Equal3.IN2
cmd[7] => Equal7.IN2
cmd[7] => Equal8.IN1
cmd[7] => Equal9.IN0
cmd[7] => Equal10.IN3
cmd[7] => Equal11.IN1
cmd[7] => Equal12.IN1
cmd[7] => Equal13.IN0
cmd[7] => cmd_code[7].DATAIN
cmd_valid => next_state.S_CMD_LATCH.DATAB
cmd_valid => Selector9.IN2
cmd_ack <= cmd_ack.DB_MAX_OUTPUT_PORT_TYPE
addr[0] => send_data.DATAB
addr[0] => send_data.DATAB
addr[1] => send_data.DATAB
addr[1] => send_data.DATAB
addr[2] => send_data.DATAB
addr[2] => send_data.DATAB
addr[3] => send_data.DATAB
addr[3] => send_data.DATAB
addr[4] => send_data.DATAB
addr[4] => send_data.DATAB
addr[5] => send_data.DATAB
addr[5] => send_data.DATAB
addr[6] => send_data.DATAB
addr[6] => send_data.DATAB
addr[7] => send_data.DATAB
addr[7] => send_data.DATAB
addr[8] => send_data.DATAB
addr[8] => send_data.DATAB
addr[9] => send_data.DATAB
addr[9] => send_data.DATAB
addr[10] => send_data.DATAB
addr[10] => send_data.DATAB
addr[11] => send_data.DATAB
addr[11] => send_data.DATAB
addr[12] => send_data.DATAB
addr[12] => send_data.DATAB
addr[13] => send_data.DATAB
addr[13] => send_data.DATAB
addr[14] => send_data.DATAB
addr[14] => send_data.DATAB
addr[15] => send_data.DATAB
addr[15] => send_data.DATAB
addr[16] => send_data.DATAB
addr[16] => send_data.DATAB
addr[17] => send_data.DATAB
addr[17] => send_data.DATAB
addr[18] => send_data.DATAB
addr[18] => send_data.DATAB
addr[19] => send_data.DATAB
addr[19] => send_data.DATAB
addr[20] => send_data.DATAB
addr[20] => send_data.DATAB
addr[21] => send_data.DATAB
addr[21] => send_data.DATAB
addr[22] => send_data.DATAB
addr[22] => send_data.DATAB
addr[23] => send_data.DATAB
addr[23] => send_data.DATAB
data_in[0] => send_data.DATAA
data_in[1] => send_data.DATAA
data_in[2] => send_data.DATAA
data_in[3] => send_data.DATAA
data_in[4] => send_data.DATAA
data_in[5] => send_data.DATAA
data_in[6] => send_data.DATAA
data_in[7] => send_data.DATAA
size[0] => Selector8.IN13
size[0] => Add2.IN1
size[1] => Selector7.IN11
size[1] => Add2.IN0
size[2] => Selector6.IN11
size[2] => Add2.IN9
size[3] => Selector5.IN11
size[3] => Add2.IN8
size[4] => Selector4.IN11
size[4] => Add2.IN7
size[5] => Selector3.IN11
size[5] => Add2.IN6
size[6] => Selector2.IN11
size[6] => Add2.IN5
size[7] => Selector1.IN11
size[7] => Add2.IN4
size[8] => Selector0.IN11
size[8] => Add2.IN3
data_req <= data_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_valid <= data_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_reg <= CS_reg~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_req <= wr_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_ack => always6.IN1
wr_ack => always6.IN1
wr_ack => byte_cnt.OUTPUTSELECT
wr_ack => byte_cnt.OUTPUTSELECT
wr_ack => byte_cnt.OUTPUTSELECT
wr_ack => byte_cnt.OUTPUTSELECT
wr_ack => byte_cnt.OUTPUTSELECT
wr_ack => byte_cnt.OUTPUTSELECT
wr_ack => byte_cnt.OUTPUTSELECT
wr_ack => byte_cnt.OUTPUTSELECT
wr_ack => byte_cnt.OUTPUTSELECT
wr_ack => always11.IN1
wr_ack => always11.IN1
wr_ack => always11.IN1
wr_ack => always11.IN1
wr_ack => wr_ack_d0.DATAIN
send_data[0] <= send_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_data[1] <= send_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_data[2] <= send_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_data[3] <= send_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_data[4] <= send_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_data[5] <= send_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_data[6] <= send_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_data[7] <= send_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_recv[0] => data_out.DATAB
data_recv[0] => data_out.DATAB
data_recv[1] => data_out.DATAB
data_recv[1] => data_out.DATAB
data_recv[2] => data_out.DATAB
data_recv[2] => data_out.DATAB
data_recv[3] => data_out.DATAB
data_recv[3] => data_out.DATAB
data_recv[4] => data_out.DATAB
data_recv[4] => data_out.DATAB
data_recv[5] => data_out.DATAB
data_recv[5] => data_out.DATAB
data_recv[6] => data_out.DATAB
data_recv[6] => data_out.DATAB
data_recv[7] => data_out.DATAB
data_recv[7] => data_out.DATAB


|spi_flash_test|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0
sys_clk => MISO_shift[0].CLK
sys_clk => MISO_shift[1].CLK
sys_clk => MISO_shift[2].CLK
sys_clk => MISO_shift[3].CLK
sys_clk => MISO_shift[4].CLK
sys_clk => MISO_shift[5].CLK
sys_clk => MISO_shift[6].CLK
sys_clk => MISO_shift[7].CLK
sys_clk => MOSI_shift[0].CLK
sys_clk => MOSI_shift[1].CLK
sys_clk => MOSI_shift[2].CLK
sys_clk => MOSI_shift[3].CLK
sys_clk => MOSI_shift[4].CLK
sys_clk => MOSI_shift[5].CLK
sys_clk => MOSI_shift[6].CLK
sys_clk => MOSI_shift[7].CLK
sys_clk => clk_edge_cnt[0].CLK
sys_clk => clk_edge_cnt[1].CLK
sys_clk => clk_edge_cnt[2].CLK
sys_clk => clk_edge_cnt[3].CLK
sys_clk => clk_edge_cnt[4].CLK
sys_clk => clk_cnt[0].CLK
sys_clk => clk_cnt[1].CLK
sys_clk => clk_cnt[2].CLK
sys_clk => clk_cnt[3].CLK
sys_clk => clk_cnt[4].CLK
sys_clk => clk_cnt[5].CLK
sys_clk => clk_cnt[6].CLK
sys_clk => clk_cnt[7].CLK
sys_clk => clk_cnt[8].CLK
sys_clk => clk_cnt[9].CLK
sys_clk => clk_cnt[10].CLK
sys_clk => clk_cnt[11].CLK
sys_clk => clk_cnt[12].CLK
sys_clk => clk_cnt[13].CLK
sys_clk => clk_cnt[14].CLK
sys_clk => clk_cnt[15].CLK
sys_clk => DCLK_reg.CLK
sys_clk => state~1.DATAIN
rst => MISO_shift[0].ACLR
rst => MISO_shift[1].ACLR
rst => MISO_shift[2].ACLR
rst => MISO_shift[3].ACLR
rst => MISO_shift[4].ACLR
rst => MISO_shift[5].ACLR
rst => MISO_shift[6].ACLR
rst => MISO_shift[7].ACLR
rst => MOSI_shift[0].ACLR
rst => MOSI_shift[1].ACLR
rst => MOSI_shift[2].ACLR
rst => MOSI_shift[3].ACLR
rst => MOSI_shift[4].ACLR
rst => MOSI_shift[5].ACLR
rst => MOSI_shift[6].ACLR
rst => MOSI_shift[7].ACLR
rst => clk_edge_cnt[0].ACLR
rst => clk_edge_cnt[1].ACLR
rst => clk_edge_cnt[2].ACLR
rst => clk_edge_cnt[3].ACLR
rst => clk_edge_cnt[4].ACLR
rst => clk_cnt[0].ACLR
rst => clk_cnt[1].ACLR
rst => clk_cnt[2].ACLR
rst => clk_cnt[3].ACLR
rst => clk_cnt[4].ACLR
rst => clk_cnt[5].ACLR
rst => clk_cnt[6].ACLR
rst => clk_cnt[7].ACLR
rst => clk_cnt[8].ACLR
rst => clk_cnt[9].ACLR
rst => clk_cnt[10].ACLR
rst => clk_cnt[11].ACLR
rst => clk_cnt[12].ACLR
rst => clk_cnt[13].ACLR
rst => clk_cnt[14].ACLR
rst => clk_cnt[15].ACLR
rst => DCLK_reg.ACLR
rst => state~3.DATAIN
nCS <= nCS_ctrl.DB_MAX_OUTPUT_PORT_TYPE
DCLK <= DCLK_reg.DB_MAX_OUTPUT_PORT_TYPE
MOSI <= MOSI_shift[7].DB_MAX_OUTPUT_PORT_TYPE
MISO => MISO_shift.DATAB
MISO => MISO_shift.DATAB
CPOL => DCLK_reg.DATAB
CPHA => always5.IN1
CPHA => always6.IN1
CPHA => always5.IN1
CPHA => always6.IN1
nCS_ctrl => nCS.DATAIN
clk_div[0] => Equal0.IN15
clk_div[1] => Equal0.IN14
clk_div[2] => Equal0.IN13
clk_div[3] => Equal0.IN12
clk_div[4] => Equal0.IN11
clk_div[5] => Equal0.IN10
clk_div[6] => Equal0.IN9
clk_div[7] => Equal0.IN8
clk_div[8] => Equal0.IN7
clk_div[9] => Equal0.IN6
clk_div[10] => Equal0.IN5
clk_div[11] => Equal0.IN4
clk_div[12] => Equal0.IN3
clk_div[13] => Equal0.IN2
clk_div[14] => Equal0.IN1
clk_div[15] => Equal0.IN0
wr_req => always5.IN0
wr_req => Selector1.IN4
wr_req => Selector0.IN2
wr_ack <= wr_ack.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] => MOSI_shift.DATAB
data_in[1] => MOSI_shift.DATAB
data_in[2] => MOSI_shift.DATAB
data_in[3] => MOSI_shift.DATAB
data_in[4] => MOSI_shift.DATAB
data_in[5] => MOSI_shift.DATAB
data_in[6] => MOSI_shift.DATAB
data_in[7] => MOSI_shift.DATAB
data_out[0] <= MISO_shift[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= MISO_shift[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= MISO_shift[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= MISO_shift[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= MISO_shift[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= MISO_shift[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= MISO_shift[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= MISO_shift[7].DB_MAX_OUTPUT_PORT_TYPE


