// Seed: 561884386
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  logic [7:0] id_3;
  genvar id_4;
  assign id_3[-1'b0] = id_4;
  localparam id_5 = 1;
  wire id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  assign id_8 = id_7;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  input wire id_1;
  wire id_3, id_4, id_5, id_6, id_7, id_8, id_9;
  wire id_10;
  assign id_10 = id_1;
  logic id_11;
  always @(posedge id_4) $signed(16);
  ;
endmodule
