
Warning-[LINX_KRNL] Unsupported Linux kernel
  Linux kernel '4.15.0-50-generic' is not supported.
  Supported versions are 2.4* or 2.6*.


Warning-[DBG_FLAG_DEP] Debug Option is being Deprecated
  The '-PP' debug-related option is being deprecated and will no longer be 
  supported in a future release.
  Please recompile using the '-debug_access<+options>' switch and incremental 
  options as required.  Recommended options are '-debug_access' for 
  post-process debug, '-debug_access+classdbg' for testbench debug, and 
  '-debug_access+all' for all debug capabilities.  Refer the VCS user guide 
  for more granular options for debug control under the switch '-debug_access'
  and refer to '-debug_region' for region control.

Command: vcs +verilog2001ext+.v -full64 -lca -LDFLAGS -Wl,--no-as-needed +notimingcheck \
-timescale=1ps/1ps -sverilog -ntb_opts +vcs+lic+wait -notice +define+DEBUSSY -P /home/tools/synopsys/VERDI2016/share/PLI/VCS/LINUX64/novas.tab \
/home/tools/synopsys/VERDI2016/share/PLI/VCS/LINUX64/pli.a -PP -Mupdate +v2k +notimingcheck \
-l compile.log +libext+.v+.vh+.vcs+.h+.sv+.c+.hgv +vcs+lic+wait -notice +lint=TFIPC-L \
-v2k_generate +vcs+finish+5000000000000 -l simulation.log +incdir+./../..//../models/ \
-f filelist.f -top altera_eth_10g_mac
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Mon Jun  3 10:26:18 2019
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes


Warning-[NTB_OPT_UNKWN] Unknown -ntb_opts option used
  Unknown option '-ntb_opts vcs' is ignored.


Warning-[NTB_OPT_UNKWN] Unknown -ntb_opts option used
  Unknown option '-ntb_opts lic' is ignored.


Warning-[NTB_OPT_UNKWN] Unknown -ntb_opts option used
  Unknown option '-ntb_opts wait' is ignored.


Warning-[OBSV2G] Use of the -v2k_generate switch
  This switch will be obsolete in future VCS releases.
  To disable this warning message please add "+warn=noOBSV2G" on command line.

Parsing design file '/home/tools/intelFPGA_pro/17.1/quartus/../ip/altera/sopc_builder_ip/verification/lib/verbosity_pkg.sv'
Parsing design file '/home/tools/intelFPGA_pro/17.1/quartus/../ip/altera/sopc_builder_ip/verification/lib/avalon_mm_pkg.sv'
Parsing design file '/home/tools/intelFPGA_pro/17.1/quartus/../ip/altera/sopc_builder_ip/verification/lib/avalon_utilities_pkg.sv'
Parsing design file '/home/tools/intelFPGA_pro/17.1/quartus/../ip/altera/sopc_builder_ip/verification/altera_avalon_mm_master_bfm/altera_avalon_mm_master_bfm.sv'
Parsing design file '/home/tools/intelFPGA_pro/17.1/quartus/../ip/altera/sopc_builder_ip/verification/altera_avalon_st_sink_bfm/altera_avalon_st_sink_bfm.sv'
Parsing design file '/home/tools/intelFPGA_pro/17.1/quartus/../ip/altera/sopc_builder_ip/verification/altera_avalon_st_source_bfm/altera_avalon_st_source_bfm.sv'
Parsing design file '/home/tools/intelFPGA_pro/17.1/quartus/eda/sim_lib/altera_lnsim.sv'
Parsing design file './../../../models/tb_top.sv'
Parsing included file './../..//../models/eth_register_map_params_pkg.sv'.
Back to file './../../../models/tb_top.sv'.
Parsing included file './../..//../models/avalon_driver.sv'.
Parsing included file './../..//../models/avalon_if_params_pkg.sv'.
Back to file './../..//../models/avalon_driver.sv'.
Parsing included file './../..//../models/avalon_bfm_wrapper.sv'.
Parsing included file './../..//../models/avalon_if_params_pkg.sv'.
Back to file './../..//../models/avalon_bfm_wrapper.sv'.
Back to file './../..//../models/avalon_driver.sv'.
Parsing included file './../..//../models/eth_mac_frame.sv'.
Back to file './../..//../models/avalon_driver.sv'.
Back to file './../../../models/tb_top.sv'.
Parsing included file './../..//../models/avalon_st_eth_packet_monitor.sv'.
Back to file './../../../models/tb_top.sv'.
Parsing included file './../..//../models/default_test_params_pkg.sv'.
Back to file './../../../models/tb_top.sv'.
Parsing design file './../../../../../rtl/eth_traffic_controller/altera_avalon_sc_fifo.v'
Parsing design file './../../../../../rtl/eth_traffic_controller/avalon_st_gen.v'
Parsing design file './../../../../../rtl/eth_traffic_controller/avalon_st_loopback.sv'
Parsing design file './../../../../../rtl/eth_traffic_controller/avalon_st_loopback_csr.v'
Parsing design file './../../../../../rtl/eth_traffic_controller/avalon_st_mon.v'
Parsing design file './../../../../../rtl/eth_traffic_controller/avalon_st_prtmux.v'
Parsing design file './../../../../../rtl/eth_traffic_controller/eth_std_traffic_controller_top.v'
Parsing design file './../../../../../rtl/eth_traffic_controller/shiftreg_ctrl.v'
Parsing design file './../../../../../rtl/eth_traffic_controller/shiftreg_data.v'
Parsing design file './../../../../../rtl/eth_traffic_controller/crc32/avalon_st_to_crc_if_bridge.v'
Parsing design file './../../../../../rtl/eth_traffic_controller/crc32/bit_endian_converter.v'
Parsing design file './../../../../../rtl/eth_traffic_controller/crc32/byte_endian_converter.v'
Parsing design file './../../../../../rtl/eth_traffic_controller/crc32/crc_checksum_aligner.v'
Parsing design file './../../../../../rtl/eth_traffic_controller/crc32/crc_comparator.v'
Parsing design file './../../../../../rtl/eth_traffic_controller/crc32/crc32_calculator.v'
Parsing design file './../../../../../rtl/eth_traffic_controller/crc32/crc32_chk.v'
Parsing design file './../../../../../rtl/eth_traffic_controller/crc32/crc32_gen.v'
Parsing design file './../../../../../rtl/eth_traffic_controller/crc32/crc32_lib/crc_ethernet.v'
Parsing design file './../../../../../rtl/eth_traffic_controller/crc32/crc32_lib/crc_register.v'
Parsing design file './../../../../../rtl/eth_traffic_controller/crc32/crc32_lib/crc32_dat8.v'
Parsing design file './../../../../../rtl/eth_traffic_controller/crc32/crc32_lib/crc32_dat16.v'
Parsing design file './../../../../../rtl/eth_traffic_controller/crc32/crc32_lib/crc32_dat24.v'
Parsing design file './../../../../../rtl/eth_traffic_controller/crc32/crc32_lib/crc32_dat32.v'
Parsing design file './../../../../../rtl/eth_traffic_controller/crc32/crc32_lib/crc32_dat32_any_byte.v'
Parsing design file './../../../../../rtl/eth_traffic_controller/crc32/crc32_lib/crc32_dat40.v'
Parsing design file './../../../../../rtl/eth_traffic_controller/crc32/crc32_lib/crc32_dat48.v'
Parsing design file './../../../../../rtl/eth_traffic_controller/crc32/crc32_lib/crc32_dat56.v'
Parsing design file './../../../../../rtl/eth_traffic_controller/crc32/crc32_lib/crc32_dat64.v'
Parsing design file './../../../../../rtl/eth_traffic_controller/crc32/crc32_lib/crc32_dat64_any_byte.v'
Parsing design file './../../../../../rtl/eth_traffic_controller/crc32/crc32_lib/xor6.v'
Parsing design file './../../../../../rtl/altera_eth_10g_mac_base_r.sv'
Parsing design file './../../../../../rtl/altera_eth_10g_mac_base_r_wrap.v'
Parsing design file './../../../../../rtl/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_1711/sim/altera_xcvr_native_a10_functions_h.sv'
Parsing design file './../../../../../rtl/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_1711/sim/alt_xcvr_resync.sv'
Parsing design file './../../../../../rtl/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_1711/sim/alt_xcvr_arbiter.sv'
Parsing design file './../../../../../rtl/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_1711/sim/twentynm_pcs.sv'
Parsing design file './../../../../../rtl/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_1711/sim/twentynm_pma.sv'
Parsing design file './../../../../../rtl/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_1711/sim/twentynm_xcvr_avmm.sv'
Parsing design file './../../../../../rtl/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_1711/sim/twentynm_xcvr_native.sv'
Parsing design file './../../../../../rtl/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_1711/sim/a10_avmm_h.sv'
Parsing design file './../../../../../rtl/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_1711/sim/alt_xcvr_native_pipe_retry.sv'
Parsing design file './../../../../../rtl/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_1711/sim/alt_xcvr_native_avmm_csr.sv'
Parsing design file './../../../../../rtl/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_1711/sim/alt_xcvr_native_prbs_accum.sv'
Parsing design file './../../../../../rtl/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_1711/sim/alt_xcvr_native_odi_accel.sv'
Parsing design file './../../../../../rtl/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_1711/sim/alt_xcvr_native_rcfg_arb.sv'
Parsing design file './../../../../../rtl/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_1711/sim/altera_xcvr_native_pcie_dfe_params_h.sv'
Parsing design file './../../../../../rtl/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_1711/sim/pcie_mgmt_commands_h.sv'
Parsing design file './../../../../../rtl/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_1711/sim/pcie_mgmt_functions_h.sv'
Parsing design file './../../../../../rtl/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_1711/sim/pcie_mgmt_program.sv'
Parsing design file './../../../../../rtl/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_1711/sim/pcie_mgmt_cpu.sv'
Parsing design file './../../../../../rtl/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_1711/sim/pcie_mgmt_master.sv'
Parsing design file './../../../../../rtl/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_1711/sim/altera_xcvr_native_pcie_dfe_ip.sv'
Parsing design file './../../../../../rtl/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_1711/sim/altera_eth_10gbaser_phy_altera_xcvr_native_a10_1711_am4p5cy.sv'
Parsing design file './../../../../../rtl/phy/altera_eth_10gbaser_phy/altera_xcvr_native_a10_1711/sim/alt_xcvr_native_rcfg_opt_logic_am4p5cy.sv'
Parsing design file './../../../../../rtl/phy/altera_eth_10gbaser_phy/sim/altera_eth_10gbaser_phy.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_tx_sc_fifo_1/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_tx_sc_fifo_1/sim/address_decode_tx_sc_fifo_1.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_tx_xcvr_half_clk/sim/address_decode_tx_xcvr_half_clk.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_phy_8/sim/address_decode_mm_to_phy_8.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon_7/sim/address_decode_eth_gen_mon_7.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_rx_sc_fifo_9/sim/address_decode_rx_sc_fifo_9.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_tx_sc_fifo_3/sim/address_decode_tx_sc_fifo_3.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon_5/sim/address_decode_eth_gen_mon_5.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_rx_sc_fifo_7/sim/address_decode_rx_sc_fifo_7.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_rx_sc_fifo_5/sim/address_decode_rx_sc_fifo_5.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_phy_5/sim/address_decode_mm_to_phy_5.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_phy_1/sim/address_decode_mm_to_phy_1.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_mac_0/sim/address_decode_mm_to_mac_0.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon_0/sim/address_decode_eth_gen_mon_0.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_tx_sc_fifo_11/sim/address_decode_tx_sc_fifo_11.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_tx_sc_fifo_0/sim/address_decode_tx_sc_fifo_0.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_rx_sc_fifo_3/sim/address_decode_rx_sc_fifo_3.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon_3/sim/address_decode_eth_gen_mon_3.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_mac_10/sim/address_decode_mm_to_mac_10.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_171/sim/altera_avalon_st_jtag_interface.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_171/sim/altera_jtag_dc_streaming.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_171/sim/altera_jtag_sld_node.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_171/sim/altera_jtag_streaming.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_171/sim/altera_avalon_st_clock_crosser.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_171/sim/altera_std_synchronizer_nocut.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_171/sim/altera_avalon_st_pipeline_base.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_171/sim/altera_avalon_st_idle_remover.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_171/sim/altera_avalon_st_idle_inserter.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_171/sim/altera_avalon_st_pipeline_stage.sv'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_master_0/timing_adapter_171/sim/address_decode_master_0_timing_adapter_171_xf5weri.sv'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_master_0/altera_avalon_st_bytes_to_packets_171/sim/altera_avalon_st_bytes_to_packets.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_master_0/altera_avalon_st_packets_to_bytes_171/sim/altera_avalon_st_packets_to_bytes.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_master_0/altera_avalon_packets_to_master_171/sim/altera_avalon_packets_to_master.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_master_0/channel_adapter_171/sim/address_decode_master_0_channel_adapter_171_2swajja.sv'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_master_0/channel_adapter_171/sim/address_decode_master_0_channel_adapter_171_vh2yu6y.sv'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_master_0/altera_reset_controller_171/sim/altera_reset_controller.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_master_0/altera_reset_controller_171/sim/altera_reset_synchronizer.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_avalon_master_171/sim/address_decode_master_0_altera_jtag_avalon_master_171_wqhllki.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_master_0/sim/address_decode_master_0.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_rx_sc_fifo_4/sim/address_decode_rx_sc_fifo_4.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_clk_csr/sim/address_decode_clk_csr.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_mac_4/sim/address_decode_mm_to_mac_4.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_rx_sc_fifo_6/sim/address_decode_rx_sc_fifo_6.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_mac_2/sim/address_decode_mm_to_mac_2.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_phy_9/sim/address_decode_mm_to_phy_9.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_mac_11/sim/address_decode_mm_to_mac_11.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_tx_sc_fifo_10/sim/address_decode_tx_sc_fifo_10.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_tx_sc_fifo_4/sim/address_decode_tx_sc_fifo_4.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_mac_5/sim/address_decode_mm_to_mac_5.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_phy_3/sim/address_decode_mm_to_phy_3.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_rx_xcvr_clk/sim/address_decode_rx_xcvr_clk.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_phy_2/sim/address_decode_mm_to_phy_2.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_rx_sc_fifo_8/sim/address_decode_rx_sc_fifo_8.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_mac_8/sim/address_decode_mm_to_mac_8.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon_2/sim/address_decode_eth_gen_mon_2.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_phy_10/sim/address_decode_mm_to_phy_10.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_mac_7/sim/address_decode_mm_to_mac_7.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_mac_1/sim/address_decode_mm_to_mac_1.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon_6/sim/address_decode_eth_gen_mon_6.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_phy_4/sim/address_decode_mm_to_phy_4.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_tx_sc_fifo_8/sim/address_decode_tx_sc_fifo_8.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_mac_9/sim/address_decode_mm_to_mac_9.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_tx_sc_fifo_5/sim/address_decode_tx_sc_fifo_5.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon_8/sim/address_decode_eth_gen_mon_8.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_rx_sc_fifo_2/sim/address_decode_rx_sc_fifo_2.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_rx_sc_fifo_0/sim/address_decode_rx_sc_fifo_0.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon_11/sim/address_decode_eth_gen_mon_11.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_mac_6/sim/address_decode_mm_to_mac_6.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_phy_7/sim/address_decode_mm_to_phy_7.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_tx_sc_fifo_9/sim/address_decode_tx_sc_fifo_9.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon_1/sim/address_decode_eth_gen_mon_1.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_rx_sc_fifo_10/sim/address_decode_rx_sc_fifo_10.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_tx_sc_fifo_6/sim/address_decode_tx_sc_fifo_6.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_tx_xcvr_clk/sim/address_decode_tx_xcvr_clk.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_phy_0/sim/address_decode_mm_to_phy_0.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_phy_11/sim/address_decode_mm_to_phy_11.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_phy_6/sim/address_decode_mm_to_phy_6.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon_4/sim/address_decode_eth_gen_mon_4.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_mm_to_mac_3/sim/address_decode_mm_to_mac_3.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon_9/sim/address_decode_eth_gen_mon_9.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon_10/sim/address_decode_eth_gen_mon_10.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_rx_sc_fifo_11/sim/address_decode_rx_sc_fifo_11.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_merlin_master_translator_0/altera_merlin_master_translator_171/sim/altera_merlin_master_translator.sv'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_merlin_master_translator_0/sim/address_decode_merlin_master_translator_0.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_tx_sc_fifo_2/sim/address_decode_tx_sc_fifo_2.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_tx_sc_fifo_7/sim/address_decode_tx_sc_fifo_7.v'
Parsing design file './../../../../../rtl/address_decoder/ip/address_decode/address_decode_rx_sc_fifo_1/sim/address_decode_rx_sc_fifo_1.v'
Parsing design file './../../../../../rtl/address_decoder/address_decode/altera_merlin_master_agent_171/sim/altera_merlin_master_agent.sv'
Parsing design file './../../../../../rtl/address_decoder/address_decode/altera_merlin_slave_agent_171/sim/altera_merlin_slave_agent.sv'
Parsing design file './../../../../../rtl/address_decoder/address_decode/altera_merlin_slave_agent_171/sim/altera_merlin_burst_uncompressor.sv'
Parsing design file './../../../../../rtl/address_decoder/address_decode/altera_merlin_router_171/sim/address_decode_altera_merlin_router_171_w3toeyq.sv'
Parsing design file './../../../../../rtl/address_decoder/address_decode/altera_merlin_router_171/sim/address_decode_altera_merlin_router_171_bqlzivi.sv'
Parsing design file './../../../../../rtl/address_decoder/address_decode/altera_merlin_traffic_limiter_171/sim/altera_merlin_traffic_limiter.sv'
Parsing design file './../../../../../rtl/address_decoder/address_decode/altera_merlin_traffic_limiter_171/sim/altera_merlin_reorder_memory.sv'
Parsing design file './../../../../../rtl/address_decoder/address_decode/altera_merlin_burst_adapter_171/sim/altera_merlin_burst_adapter.sv'
Parsing design file './../../../../../rtl/address_decoder/address_decode/altera_merlin_burst_adapter_171/sim/altera_merlin_burst_adapter_uncmpr.sv'
Parsing design file './../../../../../rtl/address_decoder/address_decode/altera_merlin_burst_adapter_171/sim/altera_merlin_burst_adapter_13_1.sv'
Parsing design file './../../../../../rtl/address_decoder/address_decode/altera_merlin_burst_adapter_171/sim/altera_merlin_burst_adapter_new.sv'
Parsing design file './../../../../../rtl/address_decoder/address_decode/altera_merlin_burst_adapter_171/sim/altera_incr_burst_converter.sv'
Parsing design file './../../../../../rtl/address_decoder/address_decode/altera_merlin_burst_adapter_171/sim/altera_wrap_burst_converter.sv'
Parsing design file './../../../../../rtl/address_decoder/address_decode/altera_merlin_burst_adapter_171/sim/altera_default_burst_converter.sv'
Parsing design file './../../../../../rtl/address_decoder/address_decode/altera_merlin_burst_adapter_171/sim/altera_merlin_address_alignment.sv'
Parsing design file './../../../../../rtl/address_decoder/address_decode/altera_merlin_demultiplexer_171/sim/address_decode_altera_merlin_demultiplexer_171_onh36ji.sv'
Parsing design file './../../../../../rtl/address_decoder/address_decode/altera_merlin_multiplexer_171/sim/address_decode_altera_merlin_multiplexer_171_fakbnaa.sv'
Parsing design file './../../../../../rtl/address_decoder/address_decode/altera_merlin_multiplexer_171/sim/altera_merlin_arbitrator.sv'
Parsing design file './../../../../../rtl/address_decoder/address_decode/altera_merlin_demultiplexer_171/sim/address_decode_altera_merlin_demultiplexer_171_7pyrkka.sv'
Parsing design file './../../../../../rtl/address_decoder/address_decode/altera_merlin_multiplexer_171/sim/address_decode_altera_merlin_multiplexer_171_hwli37a.sv'
Parsing design file './../../../../../rtl/address_decoder/address_decode/altera_avalon_st_handshake_clock_crosser_171/sim/altera_avalon_st_handshake_clock_crosser.v'
Parsing design file './../../../../../rtl/address_decoder/address_decode/error_adapter_171/sim/address_decode_error_adapter_171_nt3czwq.sv'
Parsing design file './../../../../../rtl/address_decoder/address_decode/altera_avalon_st_adapter_171/sim/address_decode_altera_avalon_st_adapter_171_yxzsrmq.v'
Parsing design file './../../../../../rtl/address_decoder/address_decode/altera_mm_interconnect_171/sim/address_decode_altera_mm_interconnect_171_efl2mvi.v'
Parsing design file './../../../../../rtl/address_decoder/address_decode/sim/address_decode.v'
Parsing design file './../../../../../rtl/fifo_dcfifo/ip/dc_fifo/dc_fifo_0/altera_avalon_dc_fifo_171/sim/altera_avalon_dc_fifo.v'
Parsing design file './../../../../../rtl/fifo_dcfifo/ip/dc_fifo/dc_fifo_0/altera_avalon_dc_fifo_171/sim/altera_dcfifo_synchronizer_bundle.v'
Parsing design file './../../../../../rtl/fifo_dcfifo/ip/dc_fifo/dc_fifo_0/sim/dc_fifo_0.v'
Parsing design file './../../../../../rtl/fifo_dcfifo/dc_fifo/sim/dc_fifo.v'
Parsing design file './../../../../../rtl/fifo_scfifo/ip/sc_fifo/sc_fifo_rx_sc_fifo/sim/sc_fifo_rx_sc_fifo.v'
Parsing design file './../../../../../rtl/fifo_scfifo/ip/sc_fifo/sc_fifo_tx_sc_fifo/sim/sc_fifo_tx_sc_fifo.v'
Parsing design file './../../../../../rtl/fifo_scfifo/sc_fifo/sim/sc_fifo.v'
Parsing design file './../../../../../rtl/pll_atxpll/altera_xcvr_atx_pll_ip/altera_xcvr_atx_pll_a10_171/sim/alt_xcvr_atx_pll_rcfg_arb.sv'
Parsing design file './../../../../../rtl/pll_atxpll/altera_xcvr_atx_pll_ip/altera_xcvr_atx_pll_a10_171/sim/a10_xcvr_atx_pll.sv'
Parsing design file './../../../../../rtl/pll_atxpll/altera_xcvr_atx_pll_ip/altera_xcvr_atx_pll_a10_171/sim/alt_xcvr_pll_embedded_debug.sv'
Parsing design file './../../../../../rtl/pll_atxpll/altera_xcvr_atx_pll_ip/altera_xcvr_atx_pll_a10_171/sim/alt_xcvr_pll_avmm_csr.sv'
Parsing design file './../../../../../rtl/pll_atxpll/altera_xcvr_atx_pll_ip/altera_xcvr_atx_pll_a10_171/sim/altera_xcvr_atx_pll_ip_altera_xcvr_atx_pll_a10_171_guozvvi.sv'
Parsing design file './../../../../../rtl/pll_atxpll/altera_xcvr_atx_pll_ip/altera_xcvr_atx_pll_a10_171/sim/alt_xcvr_atx_pll_rcfg_opt_logic_guozvvi.sv'
Parsing design file './../../../../../rtl/pll_atxpll/altera_xcvr_atx_pll_ip/sim/altera_xcvr_atx_pll_ip.v'
Parsing design file './../../../../../rtl/pll_mpll/pll/altera_iopll_171/sim/pll_altera_iopll_171_ejgq7kq.vo'
Parsing design file './../../../../../rtl/pll_mpll/pll/sim/pll.v'
Parsing design file './../../../../../rtl/xcvr_reset_controller/reset_control/altera_xcvr_reset_control_171/sim/altera_xcvr_functions.sv'
Parsing design file './../../../../../rtl/xcvr_reset_controller/reset_control/altera_xcvr_reset_control_171/sim/altera_xcvr_reset_control.sv'
Parsing design file './../../../../../rtl/xcvr_reset_controller/reset_control/altera_xcvr_reset_control_171/sim/alt_xcvr_reset_counter.sv'
Parsing design file './../../../../../rtl/xcvr_reset_controller/reset_control/sim/reset_control.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/alt_em10g32.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/alt_em10g32unit.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_clk_rst.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_clock_crosser.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_crc32.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_crc32_gf_mult32_kc.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_creg_map.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_creg_top.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_frm_decoder.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_rs_gmii_mii_layer.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_pipeline_base.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_reset_synchronizer.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rr_clock_crosser.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rst_cnt.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_fctl_filter_crcpad_rem.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_fctl_overflow.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_fctl_preamble.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_frm_control.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_pfc_flow_control.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_pfc_pause_conversion.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_pkt_backpressure_control.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_rs_gmii16b.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_rs_gmii16b_top.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_rs_gmii_mii.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_rs_layer.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_rs_xgmii.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_status_aligner.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_top.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_stat_mem.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_stat_reg.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_data_frm_gen.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_srcaddr_inserter.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_err_aligner.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_flow_control.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_frm_arbiter.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_frm_muxer.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_pause_beat_conversion.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_pause_frm_gen.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_pause_req.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_pfc_frm_gen.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rr_buffer.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_rs_gmii16b.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_rs_gmii16b_top.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_rs_layer.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_rs_xgmii_layer.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_sc_fifo.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_top.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_gmii_decoder.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_gmii_decoder_dfa.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_gmii_encoder.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_gmii_encoder_dfa.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_gmii_mii_decoder_if.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_gmii_mii_encoder_if.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/adapters/altera_eth_avalon_mm_adapter/altera_eth_avalon_mm_adapter.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/adapters/altera_eth_avalon_st_adapter/altera_eth_avalon_st_adapter.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_rx.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_tx.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/adapters/altera_eth_avalon_st_adapter/alt_em10g32_vldpkt_rddly.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/adapters/altera_eth_avalon_st_adapter/sideband_adapter_rx.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/adapters/altera_eth_avalon_st_adapter/sideband_adapter_tx.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/adapters/altera_eth_avalon_st_adapter/sideband_adapter.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/adapters/altera_eth_avalon_st_adapter/altera_eth_sideband_crosser.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/adapters/altera_eth_avalon_st_adapter/altera_eth_sideband_crosser_sync.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_64_xgmii_conversion.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_to_64_xgmii_conversion.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_64_to_32_xgmii_conversion.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_dcfifo_32_to_64_xgmii_conversion.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_dcfifo_64_to_32_xgmii_conversion.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_32_to_64_adapter.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_64_to_32_adapter.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_data_format_adapter.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_altsyncram_bundle.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_altsyncram.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_avalon_dc_fifo_lat_calc.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_avalon_dc_fifo_hecc.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_avalon_dc_fifo_secc.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_avalon_sc_fifo.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_avalon_sc_fifo_hecc.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_avalon_sc_fifo_secc.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_ecc_dec_18_12.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_ecc_dec_39_32.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_ecc_enc_12_18.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_ecc_enc_32_39.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_rs_xgmii_layer_ultra.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_rs_xgmii_ultra.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_avst_to_gmii_if.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_gmii_to_avst_if.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_gmii_tsu.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_gmii16b_tsu.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_lpm_mult.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_ptp_aligner.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_ptp_detector.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_ptp_top.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_gmii_crc_inserter.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_gmii16b_crc_inserter.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_gmii_ptp_inserter.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_gmii16b_ptp_inserter.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_gmii16b_ptp_inserter_1g2p5g10g.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_ptp_processor.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_ptp_top.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_xgmii_crc_inserter.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_xgmii_ptp_inserter.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_xgmii_tsu.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_crc328generator.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_crc32ctl8.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_crc32galois8.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_gmii_crc_inserter.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_gmii16b_crc_inserter.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_gmii16b_crc32.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/alt_em10g32_avalon_dc_fifo.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/alt_em10g32_dcfifo_synchronizer_bundle.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/alt_em10g32_std_synchronizer.v'
Parsing design file './../../../../../rtl/mac/altera_eth_10g_mac/sim/altera_eth_10g_mac.v'
Parsing library file '/home/tools/intelFPGA_pro/17.1/quartus/eda/sim_lib/altera_primitives.v'
Parsing library file '/home/tools/intelFPGA_pro/17.1/quartus/eda/sim_lib/220model.v'
Parsing library file '/home/tools/intelFPGA_pro/17.1/quartus/eda/sim_lib/sgate.v'
Parsing library file '/home/tools/intelFPGA_pro/17.1/quartus/eda/sim_lib/altera_mf.v'
Parsing library file '/home/tools/intelFPGA_pro/17.1/quartus/eda/sim_lib/twentynm_atoms.v'
Parsing library file '/home/tools/intelFPGA_pro/17.1/quartus/eda/sim_lib/synopsys/twentynm_atoms_ncrypt.v'
Parsing library file '/home/tools/intelFPGA_pro/17.1/quartus/eda/sim_lib/synopsys/twentynm_hssi_atoms_ncrypt.v'
Parsing library file '/home/tools/intelFPGA_pro/17.1/quartus/eda/sim_lib/twentynm_hssi_atoms.v'
Parsing library file '/home/tools/intelFPGA_pro/17.1/quartus/eda/sim_lib/synopsys/twentynm_hip_atoms_ncrypt.v'
Parsing library file '/home/tools/intelFPGA_pro/17.1/quartus/eda/sim_lib/twentynm_hip_atoms.v'
Parsing library file '/home/tools/intelFPGA_pro/17.1/quartus/eda/sim_lib/altera_primitives.v'
Parsing library file '/home/tools/intelFPGA_pro/17.1/quartus/eda/sim_lib/220model.v'
Parsing library file '/home/tools/intelFPGA_pro/17.1/quartus/eda/sim_lib/sgate.v'
Parsing library file '/home/tools/intelFPGA_pro/17.1/quartus/eda/sim_lib/altera_mf.v'
Parsing library file '/home/tools/intelFPGA_pro/17.1/quartus/eda/sim_lib/twentynm_atoms.v'
Parsing library file '/home/tools/intelFPGA_pro/17.1/quartus/eda/sim_lib/synopsys/twentynm_atoms_ncrypt.v'
Parsing library file '/home/tools/intelFPGA_pro/17.1/quartus/eda/sim_lib/synopsys/twentynm_hssi_atoms_ncrypt.v'
Parsing library file '/home/tools/intelFPGA_pro/17.1/quartus/eda/sim_lib/twentynm_hssi_atoms.v'
Parsing library file '/home/tools/intelFPGA_pro/17.1/quartus/eda/sim_lib/synopsys/twentynm_hip_atoms_ncrypt.v'
Parsing library file '/home/tools/intelFPGA_pro/17.1/quartus/eda/sim_lib/twentynm_hip_atoms.v'
Parsing library file '/home/tools/intelFPGA_pro/17.1/quartus/eda/sim_lib/altera_primitives.v'
Parsing library file '/home/tools/intelFPGA_pro/17.1/quartus/eda/sim_lib/220model.v'
Parsing library file '/home/tools/intelFPGA_pro/17.1/quartus/eda/sim_lib/sgate.v'
Parsing library file '/home/tools/intelFPGA_pro/17.1/quartus/eda/sim_lib/altera_mf.v'
Parsing library file '/home/tools/intelFPGA_pro/17.1/quartus/eda/sim_lib/twentynm_atoms.v'
Parsing library file '/home/tools/intelFPGA_pro/17.1/quartus/eda/sim_lib/synopsys/twentynm_atoms_ncrypt.v'
Parsing library file '/home/tools/intelFPGA_pro/17.1/quartus/eda/sim_lib/synopsys/twentynm_hssi_atoms_ncrypt.v'
Parsing library file '/home/tools/intelFPGA_pro/17.1/quartus/eda/sim_lib/twentynm_hssi_atoms.v'
Parsing library file '/home/tools/intelFPGA_pro/17.1/quartus/eda/sim_lib/synopsys/twentynm_hip_atoms_ncrypt.v'
Parsing library file '/home/tools/intelFPGA_pro/17.1/quartus/eda/sim_lib/twentynm_hip_atoms.v'
Top Level Modules:
       altera_eth_10g_mac

Warning-[UII-L] Interface not instantiated
/home/tools/intelFPGA_pro/17.1/quartus/eda/sim_lib/altera_lnsim.sv, 35602
  Interface 'twentynm_prblock_if' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
/home/tools/intelFPGA_pro/17.1/quartus/eda/sim_lib/altera_lnsim.sv, 36016
  Interface 'altera_pr_persona_if' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.

TimeScale is 1 ps / 1 ps

Lint-[TFIPC-L] Too few instance port connections
./../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_altsyncram.v, 25



Lint-[PCTIO-L] Ports coerced to inout
./../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/alt_em10g32unit.v, 25



Lint-[PCTIO-L] Ports coerced to inout
./../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/alt_em10g32unit.v, 25



Lint-[PCTIO-L] Ports coerced to inout
./../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_top.v, 25



Lint-[PCTIO-L] Ports coerced to inout
./../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_flow_control.v, 25



Lint-[PCTIO-L] Ports coerced to inout
./../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_pause_beat_conversion.v, 25



Lint-[PCTIO-L] Ports coerced to inout
/home/tools/intelFPGA_pro/17.1/quartus/eda/sim_lib/220model.v, 2993
"clock"
  Port "clock" declared as input in module "lpm_mult" may need to be inout. 
  Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
./../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_pipeline_base.v, 25



Lint-[PCTIO-L] Ports coerced to inout
./../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_creg_top.v, 25



Lint-[PCTIO-L] Ports coerced to inout
./../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_creg_top.v, 25



Lint-[PCTIO-L] Ports coerced to inout
./../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_stat_mem.v, 25



Lint-[PCTIO-L] Ports coerced to inout
./../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_stat_mem.v, 25



Lint-[PCTIO-L] Ports coerced to inout
./../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_altsyncram_bundle.v, 25



Lint-[PCTIO-L] Ports coerced to inout
./../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_altsyncram_bundle.v, 25



Lint-[PCTIO-L] Ports coerced to inout
./../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_altsyncram.v, 25



Lint-[PCTIO-L] Ports coerced to inout
./../../../../../rtl/mac/altera_eth_10g_mac/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_altsyncram.v, 25



Lint-[PCTIO-L] Ports coerced to inout
/home/tools/intelFPGA_pro/17.1/quartus/eda/sim_lib/altera_mf.v, 47686
"wren_a"
  Port "wren_a" declared as input in module "altsyncram" may need to be inout.
  Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
/home/tools/intelFPGA_pro/17.1/quartus/eda/sim_lib/altera_mf.v, 47694
"clock0"
  Port "clock0" declared as input in module "altsyncram" may need to be inout.
  Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
/home/tools/intelFPGA_pro/17.1/quartus/eda/sim_lib/altera_mf.v, 31897
"wren_a"
  Port "wren_a" declared as input in module "altera_syncram_derived" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
/home/tools/intelFPGA_pro/17.1/quartus/eda/sim_lib/altera_mf.v, 31905
"clock0"
  Port "clock0" declared as input in module "altera_syncram_derived" may need 
  to be inout. Coercing to inout.

Starting vcs inline pass...
47 unique modules to generate
Generating code for _VCSgd_vGiYj
Generating code for _VCSgd_reYIK
Generating code for _VCSgd_TtWhz
Generating code for _VCSgd_RDhWp
Generating code for _VCSgd_sVHj8
Generating code for _VCSgd_N5YQU
Generating code for _VCSgd_St2bh
Generating code for _VCSgd_zdKyc
Generating code for _VCSgd_E3yCV
Generating code for _VCSgd_xvIZT
Generating code for _VCSgd_YsF4A
Generating code for _VCSgd_uRbVd
Generating code for _VCSgd_vfyIE
Generating code for _VCSgd_MDY6d
Generating code for _VCSgd_fu2xR
Generating code for _VCSgd_CyLxV
Generating code for _VCSgd_edmwR
Generating code for _VCSgd_VCrDN
Generating code for _VCSgd_ZCKra
Generating code for _VCSgd_hsI7n
Generating code for _VCSgd_LAC8G
Generating code for _VCSgd_FCEz7
Generating code for _VCSgd_Iy9ig
Generating code for _VCSgd_PFrZW
Generating code for _VCSgd_rRr71
Generating code for _VCSgd_Q0s3L
25 modules and 0 UDP read. 
	However, due to incremental compilation, no re-compilation is necessary.
All of 0 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -L/usr/lib/x86_64-linux-gnu -L/lib/x86_64-linux-gnu \
-Wl,--no-as-needed -Wl,--no-as-needed -rdynamic   amcQwB.o   _prev_archive_1.so _csrc0.so \
SIM_l.o  _csrc0.so     rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o \
/home/tools/synopsys/VCS2016/linux64/lib/libzerosoft_rt_stubs.so /home/tools/synopsys/VCS2016/linux64/lib/libvirsim.so \
/home/tools/synopsys/VCS2016/linux64/lib/liberrorinf.so /home/tools/synopsys/VCS2016/linux64/lib/libsnpsmalloc.so \
/home/tools/synopsys/VERDI2016/share/PLI/VCS/LINUX64/pli.a    /home/tools/synopsys/VCS2016/linux64/lib/libvcsnew.so \
/home/tools/synopsys/VCS2016/linux64/lib/libsimprofile.so /home/tools/synopsys/VCS2016/linux64/lib/libuclinative.so \
-Wl,-whole-archive /home/tools/synopsys/VCS2016/linux64/lib/libvcsucli.so -Wl,-no-whole-archive \
_vcs_pli_stub_.o   /home/tools/synopsys/VCS2016/linux64/lib/vcs_save_restore_new.o \
-ldl -lm -lm  -lc -lpthread -ldl 
../simv up to date
CPU time: 16.274 seconds to compile + .526 seconds to elab + .308 seconds to link
