#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: CTRL.first_cycle.Q[0] (.latch at (13,25) clocked by clk)
Endpoint  : ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[12].uut.out.we[0] (single_port_ram at (26,19) clocked by clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'clb' routing)                                                                                                        0.000     0.000
CTRL.first_cycle.clk[0] (.latch at (13,25))                                                                                    0.000     0.000
| (primitive '.latch' Tcq_min)                                                                                                 0.060     0.060
CTRL.first_cycle.Q[0] (.latch at (13,25)) [clock-to-output]                                                                    0.000     0.060
| (intra 'clb' routing)                                                                                                        0.000     0.060
| (inter-block routing:global net)                                                                                             0.000     0.060
| (intra 'memory' routing)                                                                                                     0.000     0.060
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[12].uut.out.we[0] (single_port_ram at (26,19))                        0.000     0.060
data arrival time                                                                                                                        0.060

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'memory' routing)                                                                                                     0.000     0.000
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[12].uut.out.clk[0] (single_port_ram at (26,19))                       0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.051     0.051
data required time                                                                                                                       0.051
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.051
data arrival time                                                                                                                        0.060
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.009


#Path 2
Startpoint: CTRL.first_cycle.Q[0] (.latch at (13,25) clocked by clk)
Endpoint  : ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[3].uut.out.we[0] (single_port_ram at (14,13) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'clb' routing)                                                                                                       0.000     0.000
CTRL.first_cycle.clk[0] (.latch at (13,25))                                                                                   0.000     0.000
| (primitive '.latch' Tcq_min)                                                                                                0.060     0.060
CTRL.first_cycle.Q[0] (.latch at (13,25)) [clock-to-output]                                                                   0.000     0.060
| (intra 'clb' routing)                                                                                                       0.000     0.060
| (inter-block routing:global net)                                                                                            0.000     0.060
| (intra 'memory' routing)                                                                                                    0.000     0.060
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[3].uut.out.we[0] (single_port_ram at (14,13))                        0.000     0.060
data arrival time                                                                                                                       0.060

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[3].uut.out.clk[0] (single_port_ram at (14,13))                       0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.060
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.009


#Path 3
Startpoint: CTRL.first_cycle.Q[0] (.latch at (13,25) clocked by clk)
Endpoint  : ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[4].uut.out.we[0] (single_port_ram at (14,13) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'clb' routing)                                                                                                       0.000     0.000
CTRL.first_cycle.clk[0] (.latch at (13,25))                                                                                   0.000     0.000
| (primitive '.latch' Tcq_min)                                                                                                0.060     0.060
CTRL.first_cycle.Q[0] (.latch at (13,25)) [clock-to-output]                                                                   0.000     0.060
| (intra 'clb' routing)                                                                                                       0.000     0.060
| (inter-block routing:global net)                                                                                            0.000     0.060
| (intra 'memory' routing)                                                                                                    0.000     0.060
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[4].uut.out.we[0] (single_port_ram at (14,13))                        0.000     0.060
data arrival time                                                                                                                       0.060

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[4].uut.out.clk[0] (single_port_ram at (14,13))                       0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.060
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.009


#Path 4
Startpoint: CTRL.first_cycle.Q[0] (.latch at (13,25) clocked by clk)
Endpoint  : ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[5].uut.out.we[0] (single_port_ram at (14,13) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'clb' routing)                                                                                                       0.000     0.000
CTRL.first_cycle.clk[0] (.latch at (13,25))                                                                                   0.000     0.000
| (primitive '.latch' Tcq_min)                                                                                                0.060     0.060
CTRL.first_cycle.Q[0] (.latch at (13,25)) [clock-to-output]                                                                   0.000     0.060
| (intra 'clb' routing)                                                                                                       0.000     0.060
| (inter-block routing:global net)                                                                                            0.000     0.060
| (intra 'memory' routing)                                                                                                    0.000     0.060
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[5].uut.out.we[0] (single_port_ram at (14,13))                        0.000     0.060
data arrival time                                                                                                                       0.060

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[5].uut.out.clk[0] (single_port_ram at (14,13))                       0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.060
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.009


#Path 5
Startpoint: CTRL.first_cycle.Q[0] (.latch at (13,25) clocked by clk)
Endpoint  : ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[6].uut.out.we[0] (single_port_ram at (14,13) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'clb' routing)                                                                                                       0.000     0.000
CTRL.first_cycle.clk[0] (.latch at (13,25))                                                                                   0.000     0.000
| (primitive '.latch' Tcq_min)                                                                                                0.060     0.060
CTRL.first_cycle.Q[0] (.latch at (13,25)) [clock-to-output]                                                                   0.000     0.060
| (intra 'clb' routing)                                                                                                       0.000     0.060
| (inter-block routing:global net)                                                                                            0.000     0.060
| (intra 'memory' routing)                                                                                                    0.000     0.060
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[6].uut.out.we[0] (single_port_ram at (14,13))                        0.000     0.060
data arrival time                                                                                                                       0.060

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[6].uut.out.clk[0] (single_port_ram at (14,13))                       0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.060
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.009


#Path 6
Startpoint: CTRL.first_cycle.Q[0] (.latch at (13,25) clocked by clk)
Endpoint  : ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[7].uut.out.we[0] (single_port_ram at (14,13) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'clb' routing)                                                                                                       0.000     0.000
CTRL.first_cycle.clk[0] (.latch at (13,25))                                                                                   0.000     0.000
| (primitive '.latch' Tcq_min)                                                                                                0.060     0.060
CTRL.first_cycle.Q[0] (.latch at (13,25)) [clock-to-output]                                                                   0.000     0.060
| (intra 'clb' routing)                                                                                                       0.000     0.060
| (inter-block routing:global net)                                                                                            0.000     0.060
| (intra 'memory' routing)                                                                                                    0.000     0.060
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[7].uut.out.we[0] (single_port_ram at (14,13))                        0.000     0.060
data arrival time                                                                                                                       0.060

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[7].uut.out.clk[0] (single_port_ram at (14,13))                       0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.060
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.009


#Path 7
Startpoint: CTRL.first_cycle.Q[0] (.latch at (13,25) clocked by clk)
Endpoint  : ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[8].uut.out.we[0] (single_port_ram at (14,13) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'clb' routing)                                                                                                       0.000     0.000
CTRL.first_cycle.clk[0] (.latch at (13,25))                                                                                   0.000     0.000
| (primitive '.latch' Tcq_min)                                                                                                0.060     0.060
CTRL.first_cycle.Q[0] (.latch at (13,25)) [clock-to-output]                                                                   0.000     0.060
| (intra 'clb' routing)                                                                                                       0.000     0.060
| (inter-block routing:global net)                                                                                            0.000     0.060
| (intra 'memory' routing)                                                                                                    0.000     0.060
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[8].uut.out.we[0] (single_port_ram at (14,13))                        0.000     0.060
data arrival time                                                                                                                       0.060

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[8].uut.out.clk[0] (single_port_ram at (14,13))                       0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.060
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.009


#Path 8
Startpoint: CTRL.first_cycle.Q[0] (.latch at (13,25) clocked by clk)
Endpoint  : ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[9].uut.out.we[0] (single_port_ram at (14,13) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'clb' routing)                                                                                                       0.000     0.000
CTRL.first_cycle.clk[0] (.latch at (13,25))                                                                                   0.000     0.000
| (primitive '.latch' Tcq_min)                                                                                                0.060     0.060
CTRL.first_cycle.Q[0] (.latch at (13,25)) [clock-to-output]                                                                   0.000     0.060
| (intra 'clb' routing)                                                                                                       0.000     0.060
| (inter-block routing:global net)                                                                                            0.000     0.060
| (intra 'memory' routing)                                                                                                    0.000     0.060
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[9].uut.out.we[0] (single_port_ram at (14,13))                        0.000     0.060
data arrival time                                                                                                                       0.060

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[9].uut.out.clk[0] (single_port_ram at (14,13))                       0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.060
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.009


#Path 9
Startpoint: CTRL.first_cycle.Q[0] (.latch at (13,25) clocked by clk)
Endpoint  : ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[0].uut.out.we[0] (single_port_ram at (26,19) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'clb' routing)                                                                                                       0.000     0.000
CTRL.first_cycle.clk[0] (.latch at (13,25))                                                                                   0.000     0.000
| (primitive '.latch' Tcq_min)                                                                                                0.060     0.060
CTRL.first_cycle.Q[0] (.latch at (13,25)) [clock-to-output]                                                                   0.000     0.060
| (intra 'clb' routing)                                                                                                       0.000     0.060
| (inter-block routing:global net)                                                                                            0.000     0.060
| (intra 'memory' routing)                                                                                                    0.000     0.060
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[0].uut.out.we[0] (single_port_ram at (26,19))                        0.000     0.060
data arrival time                                                                                                                       0.060

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[0].uut.out.clk[0] (single_port_ram at (26,19))                       0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.060
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.009


#Path 10
Startpoint: CTRL.first_cycle.Q[0] (.latch at (13,25) clocked by clk)
Endpoint  : ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[10].uut.out.we[0] (single_port_ram at (26,19) clocked by clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'clb' routing)                                                                                                        0.000     0.000
CTRL.first_cycle.clk[0] (.latch at (13,25))                                                                                    0.000     0.000
| (primitive '.latch' Tcq_min)                                                                                                 0.060     0.060
CTRL.first_cycle.Q[0] (.latch at (13,25)) [clock-to-output]                                                                    0.000     0.060
| (intra 'clb' routing)                                                                                                        0.000     0.060
| (inter-block routing:global net)                                                                                             0.000     0.060
| (intra 'memory' routing)                                                                                                     0.000     0.060
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[10].uut.out.we[0] (single_port_ram at (26,19))                        0.000     0.060
data arrival time                                                                                                                        0.060

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'memory' routing)                                                                                                     0.000     0.000
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[10].uut.out.clk[0] (single_port_ram at (26,19))                       0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.051     0.051
data required time                                                                                                                       0.051
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.051
data arrival time                                                                                                                        0.060
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.009


#Path 11
Startpoint: CTRL.first_cycle.Q[0] (.latch at (13,25) clocked by clk)
Endpoint  : ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[11].uut.out.we[0] (single_port_ram at (26,19) clocked by clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'clb' routing)                                                                                                        0.000     0.000
CTRL.first_cycle.clk[0] (.latch at (13,25))                                                                                    0.000     0.000
| (primitive '.latch' Tcq_min)                                                                                                 0.060     0.060
CTRL.first_cycle.Q[0] (.latch at (13,25)) [clock-to-output]                                                                    0.000     0.060
| (intra 'clb' routing)                                                                                                        0.000     0.060
| (inter-block routing:global net)                                                                                             0.000     0.060
| (intra 'memory' routing)                                                                                                     0.000     0.060
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[11].uut.out.we[0] (single_port_ram at (26,19))                        0.000     0.060
data arrival time                                                                                                                        0.060

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'memory' routing)                                                                                                     0.000     0.000
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[11].uut.out.clk[0] (single_port_ram at (26,19))                       0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.051     0.051
data required time                                                                                                                       0.051
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.051
data arrival time                                                                                                                        0.060
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.009


#Path 12
Startpoint: CTRL.first_cycle.Q[0] (.latch at (13,25) clocked by clk)
Endpoint  : ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[2].uut.out.we[0] (single_port_ram at (14,13) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'clb' routing)                                                                                                       0.000     0.000
CTRL.first_cycle.clk[0] (.latch at (13,25))                                                                                   0.000     0.000
| (primitive '.latch' Tcq_min)                                                                                                0.060     0.060
CTRL.first_cycle.Q[0] (.latch at (13,25)) [clock-to-output]                                                                   0.000     0.060
| (intra 'clb' routing)                                                                                                       0.000     0.060
| (inter-block routing:global net)                                                                                            0.000     0.060
| (intra 'memory' routing)                                                                                                    0.000     0.060
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[2].uut.out.we[0] (single_port_ram at (14,13))                        0.000     0.060
data arrival time                                                                                                                       0.060

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[2].uut.out.clk[0] (single_port_ram at (14,13))                       0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.060
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.009


#Path 13
Startpoint: CTRL.first_cycle.Q[0] (.latch at (13,25) clocked by clk)
Endpoint  : ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[13].uut.out.we[0] (single_port_ram at (26,19) clocked by clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'clb' routing)                                                                                                        0.000     0.000
CTRL.first_cycle.clk[0] (.latch at (13,25))                                                                                    0.000     0.000
| (primitive '.latch' Tcq_min)                                                                                                 0.060     0.060
CTRL.first_cycle.Q[0] (.latch at (13,25)) [clock-to-output]                                                                    0.000     0.060
| (intra 'clb' routing)                                                                                                        0.000     0.060
| (inter-block routing:global net)                                                                                             0.000     0.060
| (intra 'memory' routing)                                                                                                     0.000     0.060
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[13].uut.out.we[0] (single_port_ram at (26,19))                        0.000     0.060
data arrival time                                                                                                                        0.060

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'memory' routing)                                                                                                     0.000     0.000
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[13].uut.out.clk[0] (single_port_ram at (26,19))                       0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.051     0.051
data required time                                                                                                                       0.051
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.051
data arrival time                                                                                                                        0.060
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.009


#Path 14
Startpoint: CTRL.first_cycle.Q[0] (.latch at (13,25) clocked by clk)
Endpoint  : ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[14].uut.out.we[0] (single_port_ram at (26,19) clocked by clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'clb' routing)                                                                                                        0.000     0.000
CTRL.first_cycle.clk[0] (.latch at (13,25))                                                                                    0.000     0.000
| (primitive '.latch' Tcq_min)                                                                                                 0.060     0.060
CTRL.first_cycle.Q[0] (.latch at (13,25)) [clock-to-output]                                                                    0.000     0.060
| (intra 'clb' routing)                                                                                                        0.000     0.060
| (inter-block routing:global net)                                                                                             0.000     0.060
| (intra 'memory' routing)                                                                                                     0.000     0.060
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[14].uut.out.we[0] (single_port_ram at (26,19))                        0.000     0.060
data arrival time                                                                                                                        0.060

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'memory' routing)                                                                                                     0.000     0.000
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[14].uut.out.clk[0] (single_port_ram at (26,19))                       0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.051     0.051
data required time                                                                                                                       0.051
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.051
data arrival time                                                                                                                        0.060
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.009


#Path 15
Startpoint: CTRL.first_cycle.Q[0] (.latch at (13,25) clocked by clk)
Endpoint  : ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[15].uut.out.we[0] (single_port_ram at (26,19) clocked by clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'clb' routing)                                                                                                        0.000     0.000
CTRL.first_cycle.clk[0] (.latch at (13,25))                                                                                    0.000     0.000
| (primitive '.latch' Tcq_min)                                                                                                 0.060     0.060
CTRL.first_cycle.Q[0] (.latch at (13,25)) [clock-to-output]                                                                    0.000     0.060
| (intra 'clb' routing)                                                                                                        0.000     0.060
| (inter-block routing:global net)                                                                                             0.000     0.060
| (intra 'memory' routing)                                                                                                     0.000     0.060
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[15].uut.out.we[0] (single_port_ram at (26,19))                        0.000     0.060
data arrival time                                                                                                                        0.060

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'memory' routing)                                                                                                     0.000     0.000
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[15].uut.out.clk[0] (single_port_ram at (26,19))                       0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.051     0.051
data required time                                                                                                                       0.051
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.051
data arrival time                                                                                                                        0.060
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.009


#Path 16
Startpoint: CTRL.first_cycle.Q[0] (.latch at (13,25) clocked by clk)
Endpoint  : ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[16].uut.out.we[0] (single_port_ram at (26,19) clocked by clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'clb' routing)                                                                                                        0.000     0.000
CTRL.first_cycle.clk[0] (.latch at (13,25))                                                                                    0.000     0.000
| (primitive '.latch' Tcq_min)                                                                                                 0.060     0.060
CTRL.first_cycle.Q[0] (.latch at (13,25)) [clock-to-output]                                                                    0.000     0.060
| (intra 'clb' routing)                                                                                                        0.000     0.060
| (inter-block routing:global net)                                                                                             0.000     0.060
| (intra 'memory' routing)                                                                                                     0.000     0.060
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[16].uut.out.we[0] (single_port_ram at (26,19))                        0.000     0.060
data arrival time                                                                                                                        0.060

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'memory' routing)                                                                                                     0.000     0.000
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[16].uut.out.clk[0] (single_port_ram at (26,19))                       0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.051     0.051
data required time                                                                                                                       0.051
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.051
data arrival time                                                                                                                        0.060
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.009


#Path 17
Startpoint: CTRL.first_cycle.Q[0] (.latch at (13,25) clocked by clk)
Endpoint  : ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[1].uut.out.we[0] (single_port_ram at (26,19) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'clb' routing)                                                                                                       0.000     0.000
CTRL.first_cycle.clk[0] (.latch at (13,25))                                                                                   0.000     0.000
| (primitive '.latch' Tcq_min)                                                                                                0.060     0.060
CTRL.first_cycle.Q[0] (.latch at (13,25)) [clock-to-output]                                                                   0.000     0.060
| (intra 'clb' routing)                                                                                                       0.000     0.060
| (inter-block routing:global net)                                                                                            0.000     0.060
| (intra 'memory' routing)                                                                                                    0.000     0.060
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[1].uut.out.we[0] (single_port_ram at (26,19))                        0.000     0.060
data arrival time                                                                                                                       0.060

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[1].uut.out.clk[0] (single_port_ram at (26,19))                       0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.060
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.009


#Path 18
Startpoint: CTRL.first_cycle.Q[0] (.latch at (13,25) clocked by clk)
Endpoint  : ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[2].uut.out.we[0] (single_port_ram at (26,19) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'clb' routing)                                                                                                       0.000     0.000
CTRL.first_cycle.clk[0] (.latch at (13,25))                                                                                   0.000     0.000
| (primitive '.latch' Tcq_min)                                                                                                0.060     0.060
CTRL.first_cycle.Q[0] (.latch at (13,25)) [clock-to-output]                                                                   0.000     0.060
| (intra 'clb' routing)                                                                                                       0.000     0.060
| (inter-block routing:global net)                                                                                            0.000     0.060
| (intra 'memory' routing)                                                                                                    0.000     0.060
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[2].uut.out.we[0] (single_port_ram at (26,19))                        0.000     0.060
data arrival time                                                                                                                       0.060

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[2].uut.out.clk[0] (single_port_ram at (26,19))                       0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.060
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.009


#Path 19
Startpoint: CTRL.first_cycle.Q[0] (.latch at (13,25) clocked by clk)
Endpoint  : ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[3].uut.out.we[0] (single_port_ram at (26,19) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'clb' routing)                                                                                                       0.000     0.000
CTRL.first_cycle.clk[0] (.latch at (13,25))                                                                                   0.000     0.000
| (primitive '.latch' Tcq_min)                                                                                                0.060     0.060
CTRL.first_cycle.Q[0] (.latch at (13,25)) [clock-to-output]                                                                   0.000     0.060
| (intra 'clb' routing)                                                                                                       0.000     0.060
| (inter-block routing:global net)                                                                                            0.000     0.060
| (intra 'memory' routing)                                                                                                    0.000     0.060
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[3].uut.out.we[0] (single_port_ram at (26,19))                        0.000     0.060
data arrival time                                                                                                                       0.060

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[3].uut.out.clk[0] (single_port_ram at (26,19))                       0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.060
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.009


#Path 20
Startpoint: CTRL.first_cycle.Q[0] (.latch at (13,25) clocked by clk)
Endpoint  : ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[4].uut.out.we[0] (single_port_ram at (26,19) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'clb' routing)                                                                                                       0.000     0.000
CTRL.first_cycle.clk[0] (.latch at (13,25))                                                                                   0.000     0.000
| (primitive '.latch' Tcq_min)                                                                                                0.060     0.060
CTRL.first_cycle.Q[0] (.latch at (13,25)) [clock-to-output]                                                                   0.000     0.060
| (intra 'clb' routing)                                                                                                       0.000     0.060
| (inter-block routing:global net)                                                                                            0.000     0.060
| (intra 'memory' routing)                                                                                                    0.000     0.060
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[4].uut.out.we[0] (single_port_ram at (26,19))                        0.000     0.060
data arrival time                                                                                                                       0.060

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[4].uut.out.clk[0] (single_port_ram at (26,19))                       0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.060
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.009


#Path 21
Startpoint: CTRL.first_cycle.Q[0] (.latch at (13,25) clocked by clk)
Endpoint  : ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[5].uut.out.we[0] (single_port_ram at (26,19) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'clb' routing)                                                                                                       0.000     0.000
CTRL.first_cycle.clk[0] (.latch at (13,25))                                                                                   0.000     0.000
| (primitive '.latch' Tcq_min)                                                                                                0.060     0.060
CTRL.first_cycle.Q[0] (.latch at (13,25)) [clock-to-output]                                                                   0.000     0.060
| (intra 'clb' routing)                                                                                                       0.000     0.060
| (inter-block routing:global net)                                                                                            0.000     0.060
| (intra 'memory' routing)                                                                                                    0.000     0.060
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[5].uut.out.we[0] (single_port_ram at (26,19))                        0.000     0.060
data arrival time                                                                                                                       0.060

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[5].uut.out.clk[0] (single_port_ram at (26,19))                       0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.060
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.009


#Path 22
Startpoint: CTRL.first_cycle.Q[0] (.latch at (13,25) clocked by clk)
Endpoint  : ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[1].uut.out.we[0] (single_port_ram at (14,13) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'clb' routing)                                                                                                       0.000     0.000
CTRL.first_cycle.clk[0] (.latch at (13,25))                                                                                   0.000     0.000
| (primitive '.latch' Tcq_min)                                                                                                0.060     0.060
CTRL.first_cycle.Q[0] (.latch at (13,25)) [clock-to-output]                                                                   0.000     0.060
| (intra 'clb' routing)                                                                                                       0.000     0.060
| (inter-block routing:global net)                                                                                            0.000     0.060
| (intra 'memory' routing)                                                                                                    0.000     0.060
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[1].uut.out.we[0] (single_port_ram at (14,13))                        0.000     0.060
data arrival time                                                                                                                       0.060

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[1].uut.out.clk[0] (single_port_ram at (14,13))                       0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.060
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.009


#Path 23
Startpoint: CTRL.first_cycle.Q[0] (.latch at (13,25) clocked by clk)
Endpoint  : ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[9].uut.out.we[0] (single_port_ram at (26,19) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'clb' routing)                                                                                                       0.000     0.000
CTRL.first_cycle.clk[0] (.latch at (13,25))                                                                                   0.000     0.000
| (primitive '.latch' Tcq_min)                                                                                                0.060     0.060
CTRL.first_cycle.Q[0] (.latch at (13,25)) [clock-to-output]                                                                   0.000     0.060
| (intra 'clb' routing)                                                                                                       0.000     0.060
| (inter-block routing:global net)                                                                                            0.000     0.060
| (intra 'memory' routing)                                                                                                    0.000     0.060
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[9].uut.out.we[0] (single_port_ram at (26,19))                        0.000     0.060
data arrival time                                                                                                                       0.060

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[9].uut.out.clk[0] (single_port_ram at (26,19))                       0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.060
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.009


#Path 24
Startpoint: CTRL.first_cycle.Q[0] (.latch at (13,25) clocked by clk)
Endpoint  : ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[8].uut.out.we[0] (single_port_ram at (26,19) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'clb' routing)                                                                                                       0.000     0.000
CTRL.first_cycle.clk[0] (.latch at (13,25))                                                                                   0.000     0.000
| (primitive '.latch' Tcq_min)                                                                                                0.060     0.060
CTRL.first_cycle.Q[0] (.latch at (13,25)) [clock-to-output]                                                                   0.000     0.060
| (intra 'clb' routing)                                                                                                       0.000     0.060
| (inter-block routing:global net)                                                                                            0.000     0.060
| (intra 'memory' routing)                                                                                                    0.000     0.060
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[8].uut.out.we[0] (single_port_ram at (26,19))                        0.000     0.060
data arrival time                                                                                                                       0.060

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[8].uut.out.clk[0] (single_port_ram at (26,19))                       0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.060
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.009


#Path 25
Startpoint: CTRL.first_cycle.Q[0] (.latch at (13,25) clocked by clk)
Endpoint  : ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[7].uut.out.we[0] (single_port_ram at (26,19) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'clb' routing)                                                                                                       0.000     0.000
CTRL.first_cycle.clk[0] (.latch at (13,25))                                                                                   0.000     0.000
| (primitive '.latch' Tcq_min)                                                                                                0.060     0.060
CTRL.first_cycle.Q[0] (.latch at (13,25)) [clock-to-output]                                                                   0.000     0.060
| (intra 'clb' routing)                                                                                                       0.000     0.060
| (inter-block routing:global net)                                                                                            0.000     0.060
| (intra 'memory' routing)                                                                                                    0.000     0.060
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[7].uut.out.we[0] (single_port_ram at (26,19))                        0.000     0.060
data arrival time                                                                                                                       0.060

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[7].uut.out.clk[0] (single_port_ram at (26,19))                       0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.060
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.009


#Path 26
Startpoint: CTRL.first_cycle.Q[0] (.latch at (13,25) clocked by clk)
Endpoint  : ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[6].uut.out.we[0] (single_port_ram at (26,19) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'clb' routing)                                                                                                       0.000     0.000
CTRL.first_cycle.clk[0] (.latch at (13,25))                                                                                   0.000     0.000
| (primitive '.latch' Tcq_min)                                                                                                0.060     0.060
CTRL.first_cycle.Q[0] (.latch at (13,25)) [clock-to-output]                                                                   0.000     0.060
| (intra 'clb' routing)                                                                                                       0.000     0.060
| (inter-block routing:global net)                                                                                            0.000     0.060
| (intra 'memory' routing)                                                                                                    0.000     0.060
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[6].uut.out.we[0] (single_port_ram at (26,19))                        0.000     0.060
data arrival time                                                                                                                       0.060

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
ROM_C3_X4.weight_single_port_ram.genblk1.single_bit_data[6].uut.out.clk[0] (single_port_ram at (26,19))                       0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.060
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.009


#Path 27
Startpoint: CTRL.first_cycle.Q[0] (.latch at (13,25) clocked by clk)
Endpoint  : ROM_C1.weight_single_port_ram.genblk1.single_bit_data[0].uut.out.we[0] (single_port_ram at (20,4) clocked by clk)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                            0.000     0.000
| (intra 'io' routing)                                                                                                    0.000     0.000
| (inter-block routing:global net)                                                                                        0.000     0.000
| (intra 'clb' routing)                                                                                                   0.000     0.000
CTRL.first_cycle.clk[0] (.latch at (13,25))                                                                               0.000     0.000
| (primitive '.latch' Tcq_min)                                                                                            0.060     0.060
CTRL.first_cycle.Q[0] (.latch at (13,25)) [clock-to-output]                                                               0.000     0.060
| (intra 'clb' routing)                                                                                                   0.000     0.060
| (inter-block routing:global net)                                                                                        0.000     0.060
| (intra 'memory' routing)                                                                                                0.000     0.060
ROM_C1.weight_single_port_ram.genblk1.single_bit_data[0].uut.out.we[0] (single_port_ram at (20,4))                        0.000     0.060
data arrival time                                                                                                                   0.060

clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                            0.000     0.000
| (intra 'io' routing)                                                                                                    0.000     0.000
| (inter-block routing:global net)                                                                                        0.000     0.000
| (intra 'memory' routing)                                                                                                0.000     0.000
ROM_C1.weight_single_port_ram.genblk1.single_bit_data[0].uut.out.clk[0] (single_port_ram at (20,4))                       0.000     0.000
clock uncertainty                                                                                                         0.000     0.000
cell hold time                                                                                                            0.051     0.051
data required time                                                                                                                  0.051
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.051
data arrival time                                                                                                                   0.060
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         0.009


#Path 28
Startpoint: CTRL.first_cycle.Q[0] (.latch at (13,25) clocked by clk)
Endpoint  : ROM_C1.weight_single_port_ram.genblk1.single_bit_data[1].uut.out.we[0] (single_port_ram at (20,4) clocked by clk)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                            0.000     0.000
| (intra 'io' routing)                                                                                                    0.000     0.000
| (inter-block routing:global net)                                                                                        0.000     0.000
| (intra 'clb' routing)                                                                                                   0.000     0.000
CTRL.first_cycle.clk[0] (.latch at (13,25))                                                                               0.000     0.000
| (primitive '.latch' Tcq_min)                                                                                            0.060     0.060
CTRL.first_cycle.Q[0] (.latch at (13,25)) [clock-to-output]                                                               0.000     0.060
| (intra 'clb' routing)                                                                                                   0.000     0.060
| (inter-block routing:global net)                                                                                        0.000     0.060
| (intra 'memory' routing)                                                                                                0.000     0.060
ROM_C1.weight_single_port_ram.genblk1.single_bit_data[1].uut.out.we[0] (single_port_ram at (20,4))                        0.000     0.060
data arrival time                                                                                                                   0.060

clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                            0.000     0.000
| (intra 'io' routing)                                                                                                    0.000     0.000
| (inter-block routing:global net)                                                                                        0.000     0.000
| (intra 'memory' routing)                                                                                                0.000     0.000
ROM_C1.weight_single_port_ram.genblk1.single_bit_data[1].uut.out.clk[0] (single_port_ram at (20,4))                       0.000     0.000
clock uncertainty                                                                                                         0.000     0.000
cell hold time                                                                                                            0.051     0.051
data required time                                                                                                                  0.051
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.051
data arrival time                                                                                                                   0.060
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         0.009


#Path 29
Startpoint: CTRL.first_cycle.Q[0] (.latch at (13,25) clocked by clk)
Endpoint  : ROM_C1.weight_single_port_ram.genblk1.single_bit_data[2].uut.out.we[0] (single_port_ram at (20,4) clocked by clk)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                            0.000     0.000
| (intra 'io' routing)                                                                                                    0.000     0.000
| (inter-block routing:global net)                                                                                        0.000     0.000
| (intra 'clb' routing)                                                                                                   0.000     0.000
CTRL.first_cycle.clk[0] (.latch at (13,25))                                                                               0.000     0.000
| (primitive '.latch' Tcq_min)                                                                                            0.060     0.060
CTRL.first_cycle.Q[0] (.latch at (13,25)) [clock-to-output]                                                               0.000     0.060
| (intra 'clb' routing)                                                                                                   0.000     0.060
| (inter-block routing:global net)                                                                                        0.000     0.060
| (intra 'memory' routing)                                                                                                0.000     0.060
ROM_C1.weight_single_port_ram.genblk1.single_bit_data[2].uut.out.we[0] (single_port_ram at (20,4))                        0.000     0.060
data arrival time                                                                                                                   0.060

clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                            0.000     0.000
| (intra 'io' routing)                                                                                                    0.000     0.000
| (inter-block routing:global net)                                                                                        0.000     0.000
| (intra 'memory' routing)                                                                                                0.000     0.000
ROM_C1.weight_single_port_ram.genblk1.single_bit_data[2].uut.out.clk[0] (single_port_ram at (20,4))                       0.000     0.000
clock uncertainty                                                                                                         0.000     0.000
cell hold time                                                                                                            0.051     0.051
data required time                                                                                                                  0.051
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.051
data arrival time                                                                                                                   0.060
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         0.009


#Path 30
Startpoint: CTRL.first_cycle.Q[0] (.latch at (13,25) clocked by clk)
Endpoint  : ROM_C1.weight_single_port_ram.genblk1.single_bit_data[3].uut.out.we[0] (single_port_ram at (20,4) clocked by clk)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                            0.000     0.000
| (intra 'io' routing)                                                                                                    0.000     0.000
| (inter-block routing:global net)                                                                                        0.000     0.000
| (intra 'clb' routing)                                                                                                   0.000     0.000
CTRL.first_cycle.clk[0] (.latch at (13,25))                                                                               0.000     0.000
| (primitive '.latch' Tcq_min)                                                                                            0.060     0.060
CTRL.first_cycle.Q[0] (.latch at (13,25)) [clock-to-output]                                                               0.000     0.060
| (intra 'clb' routing)                                                                                                   0.000     0.060
| (inter-block routing:global net)                                                                                        0.000     0.060
| (intra 'memory' routing)                                                                                                0.000     0.060
ROM_C1.weight_single_port_ram.genblk1.single_bit_data[3].uut.out.we[0] (single_port_ram at (20,4))                        0.000     0.060
data arrival time                                                                                                                   0.060

clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                            0.000     0.000
| (intra 'io' routing)                                                                                                    0.000     0.000
| (inter-block routing:global net)                                                                                        0.000     0.000
| (intra 'memory' routing)                                                                                                0.000     0.000
ROM_C1.weight_single_port_ram.genblk1.single_bit_data[3].uut.out.clk[0] (single_port_ram at (20,4))                       0.000     0.000
clock uncertainty                                                                                                         0.000     0.000
cell hold time                                                                                                            0.051     0.051
data required time                                                                                                                  0.051
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.051
data arrival time                                                                                                                   0.060
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         0.009


#Path 31
Startpoint: CTRL.first_cycle.Q[0] (.latch at (13,25) clocked by clk)
Endpoint  : ROM_C1.weight_single_port_ram.genblk1.single_bit_data[4].uut.out.we[0] (single_port_ram at (20,4) clocked by clk)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                            0.000     0.000
| (intra 'io' routing)                                                                                                    0.000     0.000
| (inter-block routing:global net)                                                                                        0.000     0.000
| (intra 'clb' routing)                                                                                                   0.000     0.000
CTRL.first_cycle.clk[0] (.latch at (13,25))                                                                               0.000     0.000
| (primitive '.latch' Tcq_min)                                                                                            0.060     0.060
CTRL.first_cycle.Q[0] (.latch at (13,25)) [clock-to-output]                                                               0.000     0.060
| (intra 'clb' routing)                                                                                                   0.000     0.060
| (inter-block routing:global net)                                                                                        0.000     0.060
| (intra 'memory' routing)                                                                                                0.000     0.060
ROM_C1.weight_single_port_ram.genblk1.single_bit_data[4].uut.out.we[0] (single_port_ram at (20,4))                        0.000     0.060
data arrival time                                                                                                                   0.060

clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                            0.000     0.000
| (intra 'io' routing)                                                                                                    0.000     0.000
| (inter-block routing:global net)                                                                                        0.000     0.000
| (intra 'memory' routing)                                                                                                0.000     0.000
ROM_C1.weight_single_port_ram.genblk1.single_bit_data[4].uut.out.clk[0] (single_port_ram at (20,4))                       0.000     0.000
clock uncertainty                                                                                                         0.000     0.000
cell hold time                                                                                                            0.051     0.051
data required time                                                                                                                  0.051
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.051
data arrival time                                                                                                                   0.060
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         0.009


#Path 32
Startpoint: CTRL.first_cycle.Q[0] (.latch at (13,25) clocked by clk)
Endpoint  : ROM_C1.weight_single_port_ram.genblk1.single_bit_data[5].uut.out.we[0] (single_port_ram at (20,4) clocked by clk)
Path Type : hold

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                            0.000     0.000
| (intra 'io' routing)                                                                                                    0.000     0.000
| (inter-block routing:global net)                                                                                        0.000     0.000
| (intra 'clb' routing)                                                                                                   0.000     0.000
CTRL.first_cycle.clk[0] (.latch at (13,25))                                                                               0.000     0.000
| (primitive '.latch' Tcq_min)                                                                                            0.060     0.060
CTRL.first_cycle.Q[0] (.latch at (13,25)) [clock-to-output]                                                               0.000     0.060
| (intra 'clb' routing)                                                                                                   0.000     0.060
| (inter-block routing:global net)                                                                                        0.000     0.060
| (intra 'memory' routing)                                                                                                0.000     0.060
ROM_C1.weight_single_port_ram.genblk1.single_bit_data[5].uut.out.we[0] (single_port_ram at (20,4))                        0.000     0.060
data arrival time                                                                                                                   0.060

clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                            0.000     0.000
| (intra 'io' routing)                                                                                                    0.000     0.000
| (inter-block routing:global net)                                                                                        0.000     0.000
| (intra 'memory' routing)                                                                                                0.000     0.000
ROM_C1.weight_single_port_ram.genblk1.single_bit_data[5].uut.out.clk[0] (single_port_ram at (20,4))                       0.000     0.000
clock uncertainty                                                                                                         0.000     0.000
cell hold time                                                                                                            0.051     0.051
data required time                                                                                                                  0.051
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.051
data arrival time                                                                                                                   0.060
-----------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                         0.009


#Path 33
Startpoint: CTRL.first_cycle.Q[0] (.latch at (13,25) clocked by clk)
Endpoint  : ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[0].uut.out.we[0] (single_port_ram at (14,13) clocked by clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'clb' routing)                                                                                                       0.000     0.000
CTRL.first_cycle.clk[0] (.latch at (13,25))                                                                                   0.000     0.000
| (primitive '.latch' Tcq_min)                                                                                                0.060     0.060
CTRL.first_cycle.Q[0] (.latch at (13,25)) [clock-to-output]                                                                   0.000     0.060
| (intra 'clb' routing)                                                                                                       0.000     0.060
| (inter-block routing:global net)                                                                                            0.000     0.060
| (intra 'memory' routing)                                                                                                    0.000     0.060
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[0].uut.out.we[0] (single_port_ram at (14,13))                        0.000     0.060
data arrival time                                                                                                                       0.060

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.000     0.000
| (inter-block routing:global net)                                                                                            0.000     0.000
| (intra 'memory' routing)                                                                                                    0.000     0.000
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[0].uut.out.clk[0] (single_port_ram at (14,13))                       0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.051     0.051
data required time                                                                                                                      0.051
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.051
data arrival time                                                                                                                       0.060
---------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                             0.009


#Path 34
Startpoint: CTRL.first_cycle.Q[0] (.latch at (13,25) clocked by clk)
Endpoint  : ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[10].uut.out.we[0] (single_port_ram at (14,13) clocked by clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'clb' routing)                                                                                                        0.000     0.000
CTRL.first_cycle.clk[0] (.latch at (13,25))                                                                                    0.000     0.000
| (primitive '.latch' Tcq_min)                                                                                                 0.060     0.060
CTRL.first_cycle.Q[0] (.latch at (13,25)) [clock-to-output]                                                                    0.000     0.060
| (intra 'clb' routing)                                                                                                        0.000     0.060
| (inter-block routing:global net)                                                                                             0.000     0.060
| (intra 'memory' routing)                                                                                                     0.000     0.060
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[10].uut.out.we[0] (single_port_ram at (14,13))                        0.000     0.060
data arrival time                                                                                                                        0.060

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'memory' routing)                                                                                                     0.000     0.000
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[10].uut.out.clk[0] (single_port_ram at (14,13))                       0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.051     0.051
data required time                                                                                                                       0.051
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.051
data arrival time                                                                                                                        0.060
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.009


#Path 35
Startpoint: CTRL.first_cycle.Q[0] (.latch at (13,25) clocked by clk)
Endpoint  : ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[11].uut.out.we[0] (single_port_ram at (14,13) clocked by clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'clb' routing)                                                                                                        0.000     0.000
CTRL.first_cycle.clk[0] (.latch at (13,25))                                                                                    0.000     0.000
| (primitive '.latch' Tcq_min)                                                                                                 0.060     0.060
CTRL.first_cycle.Q[0] (.latch at (13,25)) [clock-to-output]                                                                    0.000     0.060
| (intra 'clb' routing)                                                                                                        0.000     0.060
| (inter-block routing:global net)                                                                                             0.000     0.060
| (intra 'memory' routing)                                                                                                     0.000     0.060
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[11].uut.out.we[0] (single_port_ram at (14,13))                        0.000     0.060
data arrival time                                                                                                                        0.060

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'memory' routing)                                                                                                     0.000     0.000
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[11].uut.out.clk[0] (single_port_ram at (14,13))                       0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.051     0.051
data required time                                                                                                                       0.051
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.051
data arrival time                                                                                                                        0.060
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.009


#Path 36
Startpoint: CTRL.first_cycle.Q[0] (.latch at (13,25) clocked by clk)
Endpoint  : ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[12].uut.out.we[0] (single_port_ram at (14,13) clocked by clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'clb' routing)                                                                                                        0.000     0.000
CTRL.first_cycle.clk[0] (.latch at (13,25))                                                                                    0.000     0.000
| (primitive '.latch' Tcq_min)                                                                                                 0.060     0.060
CTRL.first_cycle.Q[0] (.latch at (13,25)) [clock-to-output]                                                                    0.000     0.060
| (intra 'clb' routing)                                                                                                        0.000     0.060
| (inter-block routing:global net)                                                                                             0.000     0.060
| (intra 'memory' routing)                                                                                                     0.000     0.060
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[12].uut.out.we[0] (single_port_ram at (14,13))                        0.000     0.060
data arrival time                                                                                                                        0.060

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'memory' routing)                                                                                                     0.000     0.000
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[12].uut.out.clk[0] (single_port_ram at (14,13))                       0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.051     0.051
data required time                                                                                                                       0.051
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.051
data arrival time                                                                                                                        0.060
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.009


#Path 37
Startpoint: CTRL.first_cycle.Q[0] (.latch at (13,25) clocked by clk)
Endpoint  : ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[13].uut.out.we[0] (single_port_ram at (14,13) clocked by clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'clb' routing)                                                                                                        0.000     0.000
CTRL.first_cycle.clk[0] (.latch at (13,25))                                                                                    0.000     0.000
| (primitive '.latch' Tcq_min)                                                                                                 0.060     0.060
CTRL.first_cycle.Q[0] (.latch at (13,25)) [clock-to-output]                                                                    0.000     0.060
| (intra 'clb' routing)                                                                                                        0.000     0.060
| (inter-block routing:global net)                                                                                             0.000     0.060
| (intra 'memory' routing)                                                                                                     0.000     0.060
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[13].uut.out.we[0] (single_port_ram at (14,13))                        0.000     0.060
data arrival time                                                                                                                        0.060

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'memory' routing)                                                                                                     0.000     0.000
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[13].uut.out.clk[0] (single_port_ram at (14,13))                       0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.051     0.051
data required time                                                                                                                       0.051
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.051
data arrival time                                                                                                                        0.060
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.009


#Path 38
Startpoint: CTRL.first_cycle.Q[0] (.latch at (13,25) clocked by clk)
Endpoint  : ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[14].uut.out.we[0] (single_port_ram at (14,13) clocked by clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'clb' routing)                                                                                                        0.000     0.000
CTRL.first_cycle.clk[0] (.latch at (13,25))                                                                                    0.000     0.000
| (primitive '.latch' Tcq_min)                                                                                                 0.060     0.060
CTRL.first_cycle.Q[0] (.latch at (13,25)) [clock-to-output]                                                                    0.000     0.060
| (intra 'clb' routing)                                                                                                        0.000     0.060
| (inter-block routing:global net)                                                                                             0.000     0.060
| (intra 'memory' routing)                                                                                                     0.000     0.060
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[14].uut.out.we[0] (single_port_ram at (14,13))                        0.000     0.060
data arrival time                                                                                                                        0.060

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'memory' routing)                                                                                                     0.000     0.000
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[14].uut.out.clk[0] (single_port_ram at (14,13))                       0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.051     0.051
data required time                                                                                                                       0.051
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.051
data arrival time                                                                                                                        0.060
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.009


#Path 39
Startpoint: CTRL.first_cycle.Q[0] (.latch at (13,25) clocked by clk)
Endpoint  : ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[15].uut.out.we[0] (single_port_ram at (14,13) clocked by clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'clb' routing)                                                                                                        0.000     0.000
CTRL.first_cycle.clk[0] (.latch at (13,25))                                                                                    0.000     0.000
| (primitive '.latch' Tcq_min)                                                                                                 0.060     0.060
CTRL.first_cycle.Q[0] (.latch at (13,25)) [clock-to-output]                                                                    0.000     0.060
| (intra 'clb' routing)                                                                                                        0.000     0.060
| (inter-block routing:global net)                                                                                             0.000     0.060
| (intra 'memory' routing)                                                                                                     0.000     0.060
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[15].uut.out.we[0] (single_port_ram at (14,13))                        0.000     0.060
data arrival time                                                                                                                        0.060

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'memory' routing)                                                                                                     0.000     0.000
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[15].uut.out.clk[0] (single_port_ram at (14,13))                       0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.051     0.051
data required time                                                                                                                       0.051
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.051
data arrival time                                                                                                                        0.060
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.009


#Path 40
Startpoint: CTRL.first_cycle.Q[0] (.latch at (13,25) clocked by clk)
Endpoint  : ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[16].uut.out.we[0] (single_port_ram at (14,13) clocked by clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'clb' routing)                                                                                                        0.000     0.000
CTRL.first_cycle.clk[0] (.latch at (13,25))                                                                                    0.000     0.000
| (primitive '.latch' Tcq_min)                                                                                                 0.060     0.060
CTRL.first_cycle.Q[0] (.latch at (13,25)) [clock-to-output]                                                                    0.000     0.060
| (intra 'clb' routing)                                                                                                        0.000     0.060
| (inter-block routing:global net)                                                                                             0.000     0.060
| (intra 'memory' routing)                                                                                                     0.000     0.060
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[16].uut.out.we[0] (single_port_ram at (14,13))                        0.000     0.060
data arrival time                                                                                                                        0.060

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (6,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.000     0.000
| (inter-block routing:global net)                                                                                             0.000     0.000
| (intra 'memory' routing)                                                                                                     0.000     0.000
ROM_C3_X3.weight_single_port_ram.genblk1.single_bit_data[16].uut.out.clk[0] (single_port_ram at (14,13))                       0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.051     0.051
data required time                                                                                                                       0.051
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.051
data arrival time                                                                                                                        0.060
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.009


#Path 41
Startpoint: C1_rb[4].C1_RB.rb[7][7].Q[0] (.latch at (15,5) clocked by clk)
Endpoint  : C1_rb[4].C1_RB.rb[8][7].D[0] (.latch at (15,5) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                  0.000     0.000
| (inter-block routing:global net)                                      0.000     0.000
| (intra 'clb' routing)                                                 0.000     0.000
C1_rb[4].C1_RB.rb[7][7].clk[0] (.latch at (15,5))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                          0.060     0.060
C1_rb[4].C1_RB.rb[7][7].Q[0] (.latch at (15,5)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                 0.000     0.060
C1_rb[4].C1_RB.rb[8][7].D[0] (.latch at (15,5))                         0.000     0.060
data arrival time                                                                 0.060

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                  0.000     0.000
| (inter-block routing:global net)                                      0.000     0.000
| (intra 'clb' routing)                                                 0.000     0.000
C1_rb[4].C1_RB.rb[8][7].clk[0] (.latch at (15,5))                       0.000     0.000
clock uncertainty                                                       0.000     0.000
cell hold time                                                          0.019     0.019
data required time                                                                0.019
---------------------------------------------------------------------------------------
data required time                                                               -0.019
data arrival time                                                                 0.060
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.041


#Path 42
Startpoint: C1_rb[4].C1_RB.rb[9][0].Q[0] (.latch at (9,7) clocked by clk)
Endpoint  : C1_rb[4].C1_RB.rb[10][0].D[0] (.latch at (9,7) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                  0.000     0.000
| (inter-block routing:global net)                                      0.000     0.000
| (intra 'clb' routing)                                                 0.000     0.000
C1_rb[4].C1_RB.rb[9][0].clk[0] (.latch at (9,7))                        0.000     0.000
| (primitive '.latch' Tcq_min)                                          0.060     0.060
C1_rb[4].C1_RB.rb[9][0].Q[0] (.latch at (9,7)) [clock-to-output]        0.000     0.060
| (intra 'clb' routing)                                                 0.000     0.060
C1_rb[4].C1_RB.rb[10][0].D[0] (.latch at (9,7))                         0.000     0.060
data arrival time                                                                 0.060

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                  0.000     0.000
| (inter-block routing:global net)                                      0.000     0.000
| (intra 'clb' routing)                                                 0.000     0.000
C1_rb[4].C1_RB.rb[10][0].clk[0] (.latch at (9,7))                       0.000     0.000
clock uncertainty                                                       0.000     0.000
cell hold time                                                          0.019     0.019
data required time                                                                0.019
---------------------------------------------------------------------------------------
data required time                                                               -0.019
data arrival time                                                                 0.060
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.041


#Path 43
Startpoint: C1_rb[4].C1_RB.rb[8][4].Q[0] (.latch at (15,6) clocked by clk)
Endpoint  : C1_rb[4].C1_RB.rb[9][4].D[0] (.latch at (15,6) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                  0.000     0.000
| (inter-block routing:global net)                                      0.000     0.000
| (intra 'clb' routing)                                                 0.000     0.000
C1_rb[4].C1_RB.rb[8][4].clk[0] (.latch at (15,6))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                          0.060     0.060
C1_rb[4].C1_RB.rb[8][4].Q[0] (.latch at (15,6)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                 0.000     0.060
C1_rb[4].C1_RB.rb[9][4].D[0] (.latch at (15,6))                         0.000     0.060
data arrival time                                                                 0.060

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                  0.000     0.000
| (inter-block routing:global net)                                      0.000     0.000
| (intra 'clb' routing)                                                 0.000     0.000
C1_rb[4].C1_RB.rb[9][4].clk[0] (.latch at (15,6))                       0.000     0.000
clock uncertainty                                                       0.000     0.000
cell hold time                                                          0.019     0.019
data required time                                                                0.019
---------------------------------------------------------------------------------------
data required time                                                               -0.019
data arrival time                                                                 0.060
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.041


#Path 44
Startpoint: C1_rb[4].C1_RB.rb[8][1].Q[0] (.latch at (13,2) clocked by clk)
Endpoint  : C1_rb[4].C1_RB.rb[9][1].D[0] (.latch at (13,2) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                  0.000     0.000
| (inter-block routing:global net)                                      0.000     0.000
| (intra 'clb' routing)                                                 0.000     0.000
C1_rb[4].C1_RB.rb[8][1].clk[0] (.latch at (13,2))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                          0.060     0.060
C1_rb[4].C1_RB.rb[8][1].Q[0] (.latch at (13,2)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                 0.000     0.060
C1_rb[4].C1_RB.rb[9][1].D[0] (.latch at (13,2))                         0.000     0.060
data arrival time                                                                 0.060

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                  0.000     0.000
| (inter-block routing:global net)                                      0.000     0.000
| (intra 'clb' routing)                                                 0.000     0.000
C1_rb[4].C1_RB.rb[9][1].clk[0] (.latch at (13,2))                       0.000     0.000
clock uncertainty                                                       0.000     0.000
cell hold time                                                          0.019     0.019
data required time                                                                0.019
---------------------------------------------------------------------------------------
data required time                                                               -0.019
data arrival time                                                                 0.060
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.041


#Path 45
Startpoint: C1_rb[4].C1_RB.rb[8][13].Q[0] (.latch at (13,5) clocked by clk)
Endpoint  : C1_rb[4].C1_RB.rb[9][13].D[0] (.latch at (13,5) clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (6,0))                                           0.000     0.000
| (intra 'io' routing)                                                   0.000     0.000
| (inter-block routing:global net)                                       0.000     0.000
| (intra 'clb' routing)                                                  0.000     0.000
C1_rb[4].C1_RB.rb[8][13].clk[0] (.latch at (13,5))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                           0.060     0.060
C1_rb[4].C1_RB.rb[8][13].Q[0] (.latch at (13,5)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                  0.000     0.060
C1_rb[4].C1_RB.rb[9][13].D[0] (.latch at (13,5))                         0.000     0.060
data arrival time                                                                  0.060

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (6,0))                                           0.000     0.000
| (intra 'io' routing)                                                   0.000     0.000
| (inter-block routing:global net)                                       0.000     0.000
| (intra 'clb' routing)                                                  0.000     0.000
C1_rb[4].C1_RB.rb[9][13].clk[0] (.latch at (13,5))                       0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  0.060
----------------------------------------------------------------------------------------
slack (MET)                                                                        0.041


#Path 46
Startpoint: C1_rb[4].C1_RB.rb[8][9].Q[0] (.latch at (11,5) clocked by clk)
Endpoint  : C1_rb[4].C1_RB.rb[9][9].D[0] (.latch at (11,5) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                  0.000     0.000
| (inter-block routing:global net)                                      0.000     0.000
| (intra 'clb' routing)                                                 0.000     0.000
C1_rb[4].C1_RB.rb[8][9].clk[0] (.latch at (11,5))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                          0.060     0.060
C1_rb[4].C1_RB.rb[8][9].Q[0] (.latch at (11,5)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                 0.000     0.060
C1_rb[4].C1_RB.rb[9][9].D[0] (.latch at (11,5))                         0.000     0.060
data arrival time                                                                 0.060

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                  0.000     0.000
| (inter-block routing:global net)                                      0.000     0.000
| (intra 'clb' routing)                                                 0.000     0.000
C1_rb[4].C1_RB.rb[9][9].clk[0] (.latch at (11,5))                       0.000     0.000
clock uncertainty                                                       0.000     0.000
cell hold time                                                          0.019     0.019
data required time                                                                0.019
---------------------------------------------------------------------------------------
data required time                                                               -0.019
data arrival time                                                                 0.060
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.041


#Path 47
Startpoint: C1_rb[2].C1_RB.rb[18][3].Q[0] (.latch at (17,25) clocked by clk)
Endpoint  : C1_rb[2].C1_RB.rb[19][3].D[0] (.latch at (17,25) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[2].C1_RB.rb[18][3].clk[0] (.latch at (17,25))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                            0.060     0.060
C1_rb[2].C1_RB.rb[18][3].Q[0] (.latch at (17,25)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                   0.000     0.060
C1_rb[2].C1_RB.rb[19][3].D[0] (.latch at (17,25))                         0.000     0.060
data arrival time                                                                   0.060

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[2].C1_RB.rb[19][3].clk[0] (.latch at (17,25))                       0.000     0.000
clock uncertainty                                                         0.000     0.000
cell hold time                                                            0.019     0.019
data required time                                                                  0.019
-----------------------------------------------------------------------------------------
data required time                                                                 -0.019
data arrival time                                                                   0.060
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.041


#Path 48
Startpoint: C1_rb[4].C1_RB.rb[7][10].Q[0] (.latch at (11,5) clocked by clk)
Endpoint  : C1_rb[4].C1_RB.rb[8][10].D[0] (.latch at (11,5) clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (6,0))                                           0.000     0.000
| (intra 'io' routing)                                                   0.000     0.000
| (inter-block routing:global net)                                       0.000     0.000
| (intra 'clb' routing)                                                  0.000     0.000
C1_rb[4].C1_RB.rb[7][10].clk[0] (.latch at (11,5))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                           0.060     0.060
C1_rb[4].C1_RB.rb[7][10].Q[0] (.latch at (11,5)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                  0.000     0.060
C1_rb[4].C1_RB.rb[8][10].D[0] (.latch at (11,5))                         0.000     0.060
data arrival time                                                                  0.060

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (6,0))                                           0.000     0.000
| (intra 'io' routing)                                                   0.000     0.000
| (inter-block routing:global net)                                       0.000     0.000
| (intra 'clb' routing)                                                  0.000     0.000
C1_rb[4].C1_RB.rb[8][10].clk[0] (.latch at (11,5))                       0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  0.060
----------------------------------------------------------------------------------------
slack (MET)                                                                        0.041


#Path 49
Startpoint: C1_rb[4].C1_RB.rb[7][12].Q[0] (.latch at (11,3) clocked by clk)
Endpoint  : C1_rb[4].C1_RB.rb[8][12].D[0] (.latch at (11,3) clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (6,0))                                           0.000     0.000
| (intra 'io' routing)                                                   0.000     0.000
| (inter-block routing:global net)                                       0.000     0.000
| (intra 'clb' routing)                                                  0.000     0.000
C1_rb[4].C1_RB.rb[7][12].clk[0] (.latch at (11,3))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                           0.060     0.060
C1_rb[4].C1_RB.rb[7][12].Q[0] (.latch at (11,3)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                  0.000     0.060
C1_rb[4].C1_RB.rb[8][12].D[0] (.latch at (11,3))                         0.000     0.060
data arrival time                                                                  0.060

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (6,0))                                           0.000     0.000
| (intra 'io' routing)                                                   0.000     0.000
| (inter-block routing:global net)                                       0.000     0.000
| (intra 'clb' routing)                                                  0.000     0.000
C1_rb[4].C1_RB.rb[8][12].clk[0] (.latch at (11,3))                       0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  0.060
----------------------------------------------------------------------------------------
slack (MET)                                                                        0.041


#Path 50
Startpoint: C1_rb[4].C1_RB.rb[7][13].Q[0] (.latch at (13,5) clocked by clk)
Endpoint  : C1_rb[4].C1_RB.rb[8][13].D[0] (.latch at (13,5) clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (6,0))                                           0.000     0.000
| (intra 'io' routing)                                                   0.000     0.000
| (inter-block routing:global net)                                       0.000     0.000
| (intra 'clb' routing)                                                  0.000     0.000
C1_rb[4].C1_RB.rb[7][13].clk[0] (.latch at (13,5))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                           0.060     0.060
C1_rb[4].C1_RB.rb[7][13].Q[0] (.latch at (13,5)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                  0.000     0.060
C1_rb[4].C1_RB.rb[8][13].D[0] (.latch at (13,5))                         0.000     0.060
data arrival time                                                                  0.060

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (6,0))                                           0.000     0.000
| (intra 'io' routing)                                                   0.000     0.000
| (inter-block routing:global net)                                       0.000     0.000
| (intra 'clb' routing)                                                  0.000     0.000
C1_rb[4].C1_RB.rb[8][13].clk[0] (.latch at (13,5))                       0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  0.060
----------------------------------------------------------------------------------------
slack (MET)                                                                        0.041


#Path 51
Startpoint: C1_rb[2].C1_RB.rb[18][5].Q[0] (.latch at (17,24) clocked by clk)
Endpoint  : C1_rb[2].C1_RB.rb[19][5].D[0] (.latch at (17,24) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[2].C1_RB.rb[18][5].clk[0] (.latch at (17,24))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                            0.060     0.060
C1_rb[2].C1_RB.rb[18][5].Q[0] (.latch at (17,24)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                   0.000     0.060
C1_rb[2].C1_RB.rb[19][5].D[0] (.latch at (17,24))                         0.000     0.060
data arrival time                                                                   0.060

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[2].C1_RB.rb[19][5].clk[0] (.latch at (17,24))                       0.000     0.000
clock uncertainty                                                         0.000     0.000
cell hold time                                                            0.019     0.019
data required time                                                                  0.019
-----------------------------------------------------------------------------------------
data required time                                                                 -0.019
data arrival time                                                                   0.060
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.041


#Path 52
Startpoint: C1_rb[2].C1_RB.rb[18][4].Q[0] (.latch at (17,25) clocked by clk)
Endpoint  : C1_rb[2].C1_RB.rb[19][4].D[0] (.latch at (17,25) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[2].C1_RB.rb[18][4].clk[0] (.latch at (17,25))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                            0.060     0.060
C1_rb[2].C1_RB.rb[18][4].Q[0] (.latch at (17,25)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                   0.000     0.060
C1_rb[2].C1_RB.rb[19][4].D[0] (.latch at (17,25))                         0.000     0.060
data arrival time                                                                   0.060

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[2].C1_RB.rb[19][4].clk[0] (.latch at (17,25))                       0.000     0.000
clock uncertainty                                                         0.000     0.000
cell hold time                                                            0.019     0.019
data required time                                                                  0.019
-----------------------------------------------------------------------------------------
data required time                                                                 -0.019
data arrival time                                                                   0.060
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.041


#Path 53
Startpoint: C1_rb[5].C1_RB.rb[10][10].Q[0] (.latch at (7,20) clocked by clk)
Endpoint  : C1_rb[5].C1_RB.rb[11][10].D[0] (.latch at (7,20) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[5].C1_RB.rb[10][10].clk[0] (.latch at (7,20))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                            0.060     0.060
C1_rb[5].C1_RB.rb[10][10].Q[0] (.latch at (7,20)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                   0.000     0.060
C1_rb[5].C1_RB.rb[11][10].D[0] (.latch at (7,20))                         0.000     0.060
data arrival time                                                                   0.060

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[5].C1_RB.rb[11][10].clk[0] (.latch at (7,20))                       0.000     0.000
clock uncertainty                                                         0.000     0.000
cell hold time                                                            0.019     0.019
data required time                                                                  0.019
-----------------------------------------------------------------------------------------
data required time                                                                 -0.019
data arrival time                                                                   0.060
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.041


#Path 54
Startpoint: C1_rb[4].C1_RB.rb[9][14].Q[0] (.latch at (13,4) clocked by clk)
Endpoint  : C1_rb[4].C1_RB.rb[10][14].D[0] (.latch at (13,4) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[4].C1_RB.rb[9][14].clk[0] (.latch at (13,4))                        0.000     0.000
| (primitive '.latch' Tcq_min)                                            0.060     0.060
C1_rb[4].C1_RB.rb[9][14].Q[0] (.latch at (13,4)) [clock-to-output]        0.000     0.060
| (intra 'clb' routing)                                                   0.000     0.060
C1_rb[4].C1_RB.rb[10][14].D[0] (.latch at (13,4))                         0.000     0.060
data arrival time                                                                   0.060

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[4].C1_RB.rb[10][14].clk[0] (.latch at (13,4))                       0.000     0.000
clock uncertainty                                                         0.000     0.000
cell hold time                                                            0.019     0.019
data required time                                                                  0.019
-----------------------------------------------------------------------------------------
data required time                                                                 -0.019
data arrival time                                                                   0.060
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.041


#Path 55
Startpoint: C1_rb[4].C1_RB.rb[9][11].Q[0] (.latch at (11,3) clocked by clk)
Endpoint  : C1_rb[4].C1_RB.rb[10][11].D[0] (.latch at (11,3) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[4].C1_RB.rb[9][11].clk[0] (.latch at (11,3))                        0.000     0.000
| (primitive '.latch' Tcq_min)                                            0.060     0.060
C1_rb[4].C1_RB.rb[9][11].Q[0] (.latch at (11,3)) [clock-to-output]        0.000     0.060
| (intra 'clb' routing)                                                   0.000     0.060
C1_rb[4].C1_RB.rb[10][11].D[0] (.latch at (11,3))                         0.000     0.060
data arrival time                                                                   0.060

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[4].C1_RB.rb[10][11].clk[0] (.latch at (11,3))                       0.000     0.000
clock uncertainty                                                         0.000     0.000
cell hold time                                                            0.019     0.019
data required time                                                                  0.019
-----------------------------------------------------------------------------------------
data required time                                                                 -0.019
data arrival time                                                                   0.060
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.041


#Path 56
Startpoint: C1_rb[4].C1_RB.rb[9][9].Q[0] (.latch at (11,5) clocked by clk)
Endpoint  : C1_rb[4].C1_RB.rb[10][9].D[0] (.latch at (11,5) clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (6,0))                                           0.000     0.000
| (intra 'io' routing)                                                   0.000     0.000
| (inter-block routing:global net)                                       0.000     0.000
| (intra 'clb' routing)                                                  0.000     0.000
C1_rb[4].C1_RB.rb[9][9].clk[0] (.latch at (11,5))                        0.000     0.000
| (primitive '.latch' Tcq_min)                                           0.060     0.060
C1_rb[4].C1_RB.rb[9][9].Q[0] (.latch at (11,5)) [clock-to-output]        0.000     0.060
| (intra 'clb' routing)                                                  0.000     0.060
C1_rb[4].C1_RB.rb[10][9].D[0] (.latch at (11,5))                         0.000     0.060
data arrival time                                                                  0.060

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (6,0))                                           0.000     0.000
| (intra 'io' routing)                                                   0.000     0.000
| (inter-block routing:global net)                                       0.000     0.000
| (intra 'clb' routing)                                                  0.000     0.000
C1_rb[4].C1_RB.rb[10][9].clk[0] (.latch at (11,5))                       0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  0.060
----------------------------------------------------------------------------------------
slack (MET)                                                                        0.041


#Path 57
Startpoint: C1_rb[4].C1_RB.rb[9][8].Q[0] (.latch at (11,6) clocked by clk)
Endpoint  : C1_rb[4].C1_RB.rb[10][8].D[0] (.latch at (11,6) clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (6,0))                                           0.000     0.000
| (intra 'io' routing)                                                   0.000     0.000
| (inter-block routing:global net)                                       0.000     0.000
| (intra 'clb' routing)                                                  0.000     0.000
C1_rb[4].C1_RB.rb[9][8].clk[0] (.latch at (11,6))                        0.000     0.000
| (primitive '.latch' Tcq_min)                                           0.060     0.060
C1_rb[4].C1_RB.rb[9][8].Q[0] (.latch at (11,6)) [clock-to-output]        0.000     0.060
| (intra 'clb' routing)                                                  0.000     0.060
C1_rb[4].C1_RB.rb[10][8].D[0] (.latch at (11,6))                         0.000     0.060
data arrival time                                                                  0.060

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (6,0))                                           0.000     0.000
| (intra 'io' routing)                                                   0.000     0.000
| (inter-block routing:global net)                                       0.000     0.000
| (intra 'clb' routing)                                                  0.000     0.000
C1_rb[4].C1_RB.rb[10][8].clk[0] (.latch at (11,6))                       0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  0.060
----------------------------------------------------------------------------------------
slack (MET)                                                                        0.041


#Path 58
Startpoint: C1_rb[4].C1_RB.rb[9][7].Q[0] (.latch at (15,5) clocked by clk)
Endpoint  : C1_rb[4].C1_RB.rb[10][7].D[0] (.latch at (15,5) clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (6,0))                                           0.000     0.000
| (intra 'io' routing)                                                   0.000     0.000
| (inter-block routing:global net)                                       0.000     0.000
| (intra 'clb' routing)                                                  0.000     0.000
C1_rb[4].C1_RB.rb[9][7].clk[0] (.latch at (15,5))                        0.000     0.000
| (primitive '.latch' Tcq_min)                                           0.060     0.060
C1_rb[4].C1_RB.rb[9][7].Q[0] (.latch at (15,5)) [clock-to-output]        0.000     0.060
| (intra 'clb' routing)                                                  0.000     0.060
C1_rb[4].C1_RB.rb[10][7].D[0] (.latch at (15,5))                         0.000     0.060
data arrival time                                                                  0.060

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (6,0))                                           0.000     0.000
| (intra 'io' routing)                                                   0.000     0.000
| (inter-block routing:global net)                                       0.000     0.000
| (intra 'clb' routing)                                                  0.000     0.000
C1_rb[4].C1_RB.rb[10][7].clk[0] (.latch at (15,5))                       0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  0.060
----------------------------------------------------------------------------------------
slack (MET)                                                                        0.041


#Path 59
Startpoint: rows32[22][5].Q[0] (.latch at (7,12) clocked by clk)
Endpoint  : rows32[23][5].D[0] (.latch at (7,12) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (6,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing:global net)                               0.000     0.000
| (intra 'clb' routing)                                          0.000     0.000
rows32[22][5].clk[0] (.latch at (7,12))                          0.000     0.000
| (primitive '.latch' Tcq_min)                                   0.060     0.060
rows32[22][5].Q[0] (.latch at (7,12)) [clock-to-output]          0.000     0.060
| (intra 'clb' routing)                                          0.000     0.060
rows32[23][5].D[0] (.latch at (7,12))                            0.000     0.060
data arrival time                                                          0.060

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (6,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing:global net)                               0.000     0.000
| (intra 'clb' routing)                                          0.000     0.000
rows32[23][5].clk[0] (.latch at (7,12))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.019     0.019
data required time                                                         0.019
--------------------------------------------------------------------------------
data required time                                                        -0.019
data arrival time                                                          0.060
--------------------------------------------------------------------------------
slack (MET)                                                                0.041


#Path 60
Startpoint: C1_rb[5].C1_RB.rb[0][8].Q[0] (.latch at (9,18) clocked by clk)
Endpoint  : C1_rb[5].C1_RB.rb[1][8].D[0] (.latch at (9,18) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                  0.000     0.000
| (inter-block routing:global net)                                      0.000     0.000
| (intra 'clb' routing)                                                 0.000     0.000
C1_rb[5].C1_RB.rb[0][8].clk[0] (.latch at (9,18))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                          0.060     0.060
C1_rb[5].C1_RB.rb[0][8].Q[0] (.latch at (9,18)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                 0.000     0.060
C1_rb[5].C1_RB.rb[1][8].D[0] (.latch at (9,18))                         0.000     0.060
data arrival time                                                                 0.060

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                  0.000     0.000
| (inter-block routing:global net)                                      0.000     0.000
| (intra 'clb' routing)                                                 0.000     0.000
C1_rb[5].C1_RB.rb[1][8].clk[0] (.latch at (9,18))                       0.000     0.000
clock uncertainty                                                       0.000     0.000
cell hold time                                                          0.019     0.019
data required time                                                                0.019
---------------------------------------------------------------------------------------
data required time                                                               -0.019
data arrival time                                                                 0.060
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.041


#Path 61
Startpoint: C1_rb[5].C1_RB.rb[10][15].Q[0] (.latch at (7,18) clocked by clk)
Endpoint  : C1_rb[5].C1_RB.rb[11][15].D[0] (.latch at (7,18) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[5].C1_RB.rb[10][15].clk[0] (.latch at (7,18))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                            0.060     0.060
C1_rb[5].C1_RB.rb[10][15].Q[0] (.latch at (7,18)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                   0.000     0.060
C1_rb[5].C1_RB.rb[11][15].D[0] (.latch at (7,18))                         0.000     0.060
data arrival time                                                                   0.060

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[5].C1_RB.rb[11][15].clk[0] (.latch at (7,18))                       0.000     0.000
clock uncertainty                                                         0.000     0.000
cell hold time                                                            0.019     0.019
data required time                                                                  0.019
-----------------------------------------------------------------------------------------
data required time                                                                 -0.019
data arrival time                                                                   0.060
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.041


#Path 62
Startpoint: C1_rb[5].C1_RB.rb[10][2].Q[0] (.latch at (11,23) clocked by clk)
Endpoint  : C1_rb[5].C1_RB.rb[11][2].D[0] (.latch at (11,23) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[5].C1_RB.rb[10][2].clk[0] (.latch at (11,23))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                            0.060     0.060
C1_rb[5].C1_RB.rb[10][2].Q[0] (.latch at (11,23)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                   0.000     0.060
C1_rb[5].C1_RB.rb[11][2].D[0] (.latch at (11,23))                         0.000     0.060
data arrival time                                                                   0.060

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[5].C1_RB.rb[11][2].clk[0] (.latch at (11,23))                       0.000     0.000
clock uncertainty                                                         0.000     0.000
cell hold time                                                            0.019     0.019
data required time                                                                  0.019
-----------------------------------------------------------------------------------------
data required time                                                                 -0.019
data arrival time                                                                   0.060
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.041


#Path 63
Startpoint: C1_rb[2].C1_RB.rb[16][7].Q[0] (.latch at (19,24) clocked by clk)
Endpoint  : C1_rb[2].C1_RB.rb[17][7].D[0] (.latch at (19,24) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[2].C1_RB.rb[16][7].clk[0] (.latch at (19,24))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                            0.060     0.060
C1_rb[2].C1_RB.rb[16][7].Q[0] (.latch at (19,24)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                   0.000     0.060
C1_rb[2].C1_RB.rb[17][7].D[0] (.latch at (19,24))                         0.000     0.060
data arrival time                                                                   0.060

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[2].C1_RB.rb[17][7].clk[0] (.latch at (19,24))                       0.000     0.000
clock uncertainty                                                         0.000     0.000
cell hold time                                                            0.019     0.019
data required time                                                                  0.019
-----------------------------------------------------------------------------------------
data required time                                                                 -0.019
data arrival time                                                                   0.060
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.041


#Path 64
Startpoint: C1_rb[5].C1_RB.rb[10][14].Q[0] (.latch at (5,18) clocked by clk)
Endpoint  : C1_rb[5].C1_RB.rb[11][14].D[0] (.latch at (5,18) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[5].C1_RB.rb[10][14].clk[0] (.latch at (5,18))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                            0.060     0.060
C1_rb[5].C1_RB.rb[10][14].Q[0] (.latch at (5,18)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                   0.000     0.060
C1_rb[5].C1_RB.rb[11][14].D[0] (.latch at (5,18))                         0.000     0.060
data arrival time                                                                   0.060

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[5].C1_RB.rb[11][14].clk[0] (.latch at (5,18))                       0.000     0.000
clock uncertainty                                                         0.000     0.000
cell hold time                                                            0.019     0.019
data required time                                                                  0.019
-----------------------------------------------------------------------------------------
data required time                                                                 -0.019
data arrival time                                                                   0.060
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.041


#Path 65
Startpoint: C1_rb[5].C1_RB.rb[11][7].Q[0] (.latch at (9,20) clocked by clk)
Endpoint  : C1_rb[5].C1_RB.rb[12][7].D[0] (.latch at (9,20) clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (6,0))                                           0.000     0.000
| (intra 'io' routing)                                                   0.000     0.000
| (inter-block routing:global net)                                       0.000     0.000
| (intra 'clb' routing)                                                  0.000     0.000
C1_rb[5].C1_RB.rb[11][7].clk[0] (.latch at (9,20))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                           0.060     0.060
C1_rb[5].C1_RB.rb[11][7].Q[0] (.latch at (9,20)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                  0.000     0.060
C1_rb[5].C1_RB.rb[12][7].D[0] (.latch at (9,20))                         0.000     0.060
data arrival time                                                                  0.060

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (6,0))                                           0.000     0.000
| (intra 'io' routing)                                                   0.000     0.000
| (inter-block routing:global net)                                       0.000     0.000
| (intra 'clb' routing)                                                  0.000     0.000
C1_rb[5].C1_RB.rb[12][7].clk[0] (.latch at (9,20))                       0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  0.060
----------------------------------------------------------------------------------------
slack (MET)                                                                        0.041


#Path 66
Startpoint: C1_rb[4].C1_RB.rb[7][5].Q[0] (.latch at (9,7) clocked by clk)
Endpoint  : C1_rb[4].C1_RB.rb[8][5].D[0] (.latch at (9,7) clocked by clk)
Path Type : hold

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                 0.000     0.000
| (inter-block routing:global net)                                     0.000     0.000
| (intra 'clb' routing)                                                0.000     0.000
C1_rb[4].C1_RB.rb[7][5].clk[0] (.latch at (9,7))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                         0.060     0.060
C1_rb[4].C1_RB.rb[7][5].Q[0] (.latch at (9,7)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                0.000     0.060
C1_rb[4].C1_RB.rb[8][5].D[0] (.latch at (9,7))                         0.000     0.060
data arrival time                                                                0.060

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                 0.000     0.000
| (inter-block routing:global net)                                     0.000     0.000
| (intra 'clb' routing)                                                0.000     0.000
C1_rb[4].C1_RB.rb[8][5].clk[0] (.latch at (9,7))                       0.000     0.000
clock uncertainty                                                      0.000     0.000
cell hold time                                                         0.019     0.019
data required time                                                               0.019
--------------------------------------------------------------------------------------
data required time                                                              -0.019
data arrival time                                                                0.060
--------------------------------------------------------------------------------------
slack (MET)                                                                      0.041


#Path 67
Startpoint: C1_rb[4].C1_RB.rb[5][12].Q[0] (.latch at (11,3) clocked by clk)
Endpoint  : C1_rb[4].C1_RB.rb[6][12].D[0] (.latch at (11,3) clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (6,0))                                           0.000     0.000
| (intra 'io' routing)                                                   0.000     0.000
| (inter-block routing:global net)                                       0.000     0.000
| (intra 'clb' routing)                                                  0.000     0.000
C1_rb[4].C1_RB.rb[5][12].clk[0] (.latch at (11,3))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                           0.060     0.060
C1_rb[4].C1_RB.rb[5][12].Q[0] (.latch at (11,3)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                  0.000     0.060
C1_rb[4].C1_RB.rb[6][12].D[0] (.latch at (11,3))                         0.000     0.060
data arrival time                                                                  0.060

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (6,0))                                           0.000     0.000
| (intra 'io' routing)                                                   0.000     0.000
| (inter-block routing:global net)                                       0.000     0.000
| (intra 'clb' routing)                                                  0.000     0.000
C1_rb[4].C1_RB.rb[6][12].clk[0] (.latch at (11,3))                       0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  0.060
----------------------------------------------------------------------------------------
slack (MET)                                                                        0.041


#Path 68
Startpoint: C1_rb[4].C1_RB.rb[5][10].Q[0] (.latch at (11,5) clocked by clk)
Endpoint  : C1_rb[4].C1_RB.rb[6][10].D[0] (.latch at (11,5) clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (6,0))                                           0.000     0.000
| (intra 'io' routing)                                                   0.000     0.000
| (inter-block routing:global net)                                       0.000     0.000
| (intra 'clb' routing)                                                  0.000     0.000
C1_rb[4].C1_RB.rb[5][10].clk[0] (.latch at (11,5))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                           0.060     0.060
C1_rb[4].C1_RB.rb[5][10].Q[0] (.latch at (11,5)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                  0.000     0.060
C1_rb[4].C1_RB.rb[6][10].D[0] (.latch at (11,5))                         0.000     0.060
data arrival time                                                                  0.060

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (6,0))                                           0.000     0.000
| (intra 'io' routing)                                                   0.000     0.000
| (inter-block routing:global net)                                       0.000     0.000
| (intra 'clb' routing)                                                  0.000     0.000
C1_rb[4].C1_RB.rb[6][10].clk[0] (.latch at (11,5))                       0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  0.060
----------------------------------------------------------------------------------------
slack (MET)                                                                        0.041


#Path 69
Startpoint: C1_rb[2].C1_RB.rb[19][12].Q[0] (.latch at (21,23) clocked by clk)
Endpoint  : C1_rb[2].C1_RB.rb[20][12].D[0] (.latch at (21,23) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (6,0))                                             0.000     0.000
| (intra 'io' routing)                                                     0.000     0.000
| (inter-block routing:global net)                                         0.000     0.000
| (intra 'clb' routing)                                                    0.000     0.000
C1_rb[2].C1_RB.rb[19][12].clk[0] (.latch at (21,23))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                             0.060     0.060
C1_rb[2].C1_RB.rb[19][12].Q[0] (.latch at (21,23)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                    0.000     0.060
C1_rb[2].C1_RB.rb[20][12].D[0] (.latch at (21,23))                         0.000     0.060
data arrival time                                                                    0.060

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (6,0))                                             0.000     0.000
| (intra 'io' routing)                                                     0.000     0.000
| (inter-block routing:global net)                                         0.000     0.000
| (intra 'clb' routing)                                                    0.000     0.000
C1_rb[2].C1_RB.rb[20][12].clk[0] (.latch at (21,23))                       0.000     0.000
clock uncertainty                                                          0.000     0.000
cell hold time                                                             0.019     0.019
data required time                                                                   0.019
------------------------------------------------------------------------------------------
data required time                                                                  -0.019
data arrival time                                                                    0.060
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.041


#Path 70
Startpoint: C1_rb[4].C1_RB.rb[5][8].Q[0] (.latch at (11,6) clocked by clk)
Endpoint  : C1_rb[4].C1_RB.rb[6][8].D[0] (.latch at (11,6) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                  0.000     0.000
| (inter-block routing:global net)                                      0.000     0.000
| (intra 'clb' routing)                                                 0.000     0.000
C1_rb[4].C1_RB.rb[5][8].clk[0] (.latch at (11,6))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                          0.060     0.060
C1_rb[4].C1_RB.rb[5][8].Q[0] (.latch at (11,6)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                 0.000     0.060
C1_rb[4].C1_RB.rb[6][8].D[0] (.latch at (11,6))                         0.000     0.060
data arrival time                                                                 0.060

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                  0.000     0.000
| (inter-block routing:global net)                                      0.000     0.000
| (intra 'clb' routing)                                                 0.000     0.000
C1_rb[4].C1_RB.rb[6][8].clk[0] (.latch at (11,6))                       0.000     0.000
clock uncertainty                                                       0.000     0.000
cell hold time                                                          0.019     0.019
data required time                                                                0.019
---------------------------------------------------------------------------------------
data required time                                                               -0.019
data arrival time                                                                 0.060
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.041


#Path 71
Startpoint: C1_rb[4].C1_RB.rb[6][11].Q[0] (.latch at (11,3) clocked by clk)
Endpoint  : C1_rb[4].C1_RB.rb[7][11].D[0] (.latch at (11,3) clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (6,0))                                           0.000     0.000
| (intra 'io' routing)                                                   0.000     0.000
| (inter-block routing:global net)                                       0.000     0.000
| (intra 'clb' routing)                                                  0.000     0.000
C1_rb[4].C1_RB.rb[6][11].clk[0] (.latch at (11,3))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                           0.060     0.060
C1_rb[4].C1_RB.rb[6][11].Q[0] (.latch at (11,3)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                  0.000     0.060
C1_rb[4].C1_RB.rb[7][11].D[0] (.latch at (11,3))                         0.000     0.060
data arrival time                                                                  0.060

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (6,0))                                           0.000     0.000
| (intra 'io' routing)                                                   0.000     0.000
| (inter-block routing:global net)                                       0.000     0.000
| (intra 'clb' routing)                                                  0.000     0.000
C1_rb[4].C1_RB.rb[7][11].clk[0] (.latch at (11,3))                       0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  0.060
----------------------------------------------------------------------------------------
slack (MET)                                                                        0.041


#Path 72
Startpoint: C1_rb[2].C1_RB.rb[19][0].Q[0] (.latch at (15,21) clocked by clk)
Endpoint  : C1_rb[2].C1_RB.rb[20][0].D[0] (.latch at (15,21) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[2].C1_RB.rb[19][0].clk[0] (.latch at (15,21))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                            0.060     0.060
C1_rb[2].C1_RB.rb[19][0].Q[0] (.latch at (15,21)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                   0.000     0.060
C1_rb[2].C1_RB.rb[20][0].D[0] (.latch at (15,21))                         0.000     0.060
data arrival time                                                                   0.060

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[2].C1_RB.rb[20][0].clk[0] (.latch at (15,21))                       0.000     0.000
clock uncertainty                                                         0.000     0.000
cell hold time                                                            0.019     0.019
data required time                                                                  0.019
-----------------------------------------------------------------------------------------
data required time                                                                 -0.019
data arrival time                                                                   0.060
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.041


#Path 73
Startpoint: C1_rb[4].C1_RB.rb[6][9].Q[0] (.latch at (11,5) clocked by clk)
Endpoint  : C1_rb[4].C1_RB.rb[7][9].D[0] (.latch at (11,5) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                  0.000     0.000
| (inter-block routing:global net)                                      0.000     0.000
| (intra 'clb' routing)                                                 0.000     0.000
C1_rb[4].C1_RB.rb[6][9].clk[0] (.latch at (11,5))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                          0.060     0.060
C1_rb[4].C1_RB.rb[6][9].Q[0] (.latch at (11,5)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                 0.000     0.060
C1_rb[4].C1_RB.rb[7][9].D[0] (.latch at (11,5))                         0.000     0.060
data arrival time                                                                 0.060

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                  0.000     0.000
| (inter-block routing:global net)                                      0.000     0.000
| (intra 'clb' routing)                                                 0.000     0.000
C1_rb[4].C1_RB.rb[7][9].clk[0] (.latch at (11,5))                       0.000     0.000
clock uncertainty                                                       0.000     0.000
cell hold time                                                          0.019     0.019
data required time                                                                0.019
---------------------------------------------------------------------------------------
data required time                                                               -0.019
data arrival time                                                                 0.060
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.041


#Path 74
Startpoint: C1_rb[2].C1_RB.rb[19][2].Q[0] (.latch at (15,24) clocked by clk)
Endpoint  : C1_rb[2].C1_RB.rb[20][2].D[0] (.latch at (15,24) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[2].C1_RB.rb[19][2].clk[0] (.latch at (15,24))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                            0.060     0.060
C1_rb[2].C1_RB.rb[19][2].Q[0] (.latch at (15,24)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                   0.000     0.060
C1_rb[2].C1_RB.rb[20][2].D[0] (.latch at (15,24))                         0.000     0.060
data arrival time                                                                   0.060

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[2].C1_RB.rb[20][2].clk[0] (.latch at (15,24))                       0.000     0.000
clock uncertainty                                                         0.000     0.000
cell hold time                                                            0.019     0.019
data required time                                                                  0.019
-----------------------------------------------------------------------------------------
data required time                                                                 -0.019
data arrival time                                                                   0.060
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.041


#Path 75
Startpoint: C1_rb[4].C1_RB.rb[6][8].Q[0] (.latch at (11,6) clocked by clk)
Endpoint  : C1_rb[4].C1_RB.rb[7][8].D[0] (.latch at (11,6) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                  0.000     0.000
| (inter-block routing:global net)                                      0.000     0.000
| (intra 'clb' routing)                                                 0.000     0.000
C1_rb[4].C1_RB.rb[6][8].clk[0] (.latch at (11,6))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                          0.060     0.060
C1_rb[4].C1_RB.rb[6][8].Q[0] (.latch at (11,6)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                 0.000     0.060
C1_rb[4].C1_RB.rb[7][8].D[0] (.latch at (11,6))                         0.000     0.060
data arrival time                                                                 0.060

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                  0.000     0.000
| (inter-block routing:global net)                                      0.000     0.000
| (intra 'clb' routing)                                                 0.000     0.000
C1_rb[4].C1_RB.rb[7][8].clk[0] (.latch at (11,6))                       0.000     0.000
clock uncertainty                                                       0.000     0.000
cell hold time                                                          0.019     0.019
data required time                                                                0.019
---------------------------------------------------------------------------------------
data required time                                                               -0.019
data arrival time                                                                 0.060
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.041


#Path 76
Startpoint: C1_rb[4].C1_RB.rb[7][15].Q[0] (.latch at (13,4) clocked by clk)
Endpoint  : C1_rb[4].C1_RB.rb[8][15].D[0] (.latch at (13,4) clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (6,0))                                           0.000     0.000
| (intra 'io' routing)                                                   0.000     0.000
| (inter-block routing:global net)                                       0.000     0.000
| (intra 'clb' routing)                                                  0.000     0.000
C1_rb[4].C1_RB.rb[7][15].clk[0] (.latch at (13,4))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                           0.060     0.060
C1_rb[4].C1_RB.rb[7][15].Q[0] (.latch at (13,4)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                  0.000     0.060
C1_rb[4].C1_RB.rb[8][15].D[0] (.latch at (13,4))                         0.000     0.060
data arrival time                                                                  0.060

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (6,0))                                           0.000     0.000
| (intra 'io' routing)                                                   0.000     0.000
| (inter-block routing:global net)                                       0.000     0.000
| (intra 'clb' routing)                                                  0.000     0.000
C1_rb[4].C1_RB.rb[8][15].clk[0] (.latch at (13,4))                       0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  0.060
----------------------------------------------------------------------------------------
slack (MET)                                                                        0.041


#Path 77
Startpoint: C1_rb[4].C1_RB.rb[7][6].Q[0] (.latch at (15,5) clocked by clk)
Endpoint  : C1_rb[4].C1_RB.rb[8][6].D[0] (.latch at (15,5) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                  0.000     0.000
| (inter-block routing:global net)                                      0.000     0.000
| (intra 'clb' routing)                                                 0.000     0.000
C1_rb[4].C1_RB.rb[7][6].clk[0] (.latch at (15,5))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                          0.060     0.060
C1_rb[4].C1_RB.rb[7][6].Q[0] (.latch at (15,5)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                 0.000     0.060
C1_rb[4].C1_RB.rb[8][6].D[0] (.latch at (15,5))                         0.000     0.060
data arrival time                                                                 0.060

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                  0.000     0.000
| (inter-block routing:global net)                                      0.000     0.000
| (intra 'clb' routing)                                                 0.000     0.000
C1_rb[4].C1_RB.rb[8][6].clk[0] (.latch at (15,5))                       0.000     0.000
clock uncertainty                                                       0.000     0.000
cell hold time                                                          0.019     0.019
data required time                                                                0.019
---------------------------------------------------------------------------------------
data required time                                                               -0.019
data arrival time                                                                 0.060
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.041


#Path 78
Startpoint: C1_rb[4].C1_RB.rb[7][14].Q[0] (.latch at (13,4) clocked by clk)
Endpoint  : C1_rb[4].C1_RB.rb[8][14].D[0] (.latch at (13,4) clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (6,0))                                           0.000     0.000
| (intra 'io' routing)                                                   0.000     0.000
| (inter-block routing:global net)                                       0.000     0.000
| (intra 'clb' routing)                                                  0.000     0.000
C1_rb[4].C1_RB.rb[7][14].clk[0] (.latch at (13,4))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                           0.060     0.060
C1_rb[4].C1_RB.rb[7][14].Q[0] (.latch at (13,4)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                  0.000     0.060
C1_rb[4].C1_RB.rb[8][14].D[0] (.latch at (13,4))                         0.000     0.060
data arrival time                                                                  0.060

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (6,0))                                           0.000     0.000
| (intra 'io' routing)                                                   0.000     0.000
| (inter-block routing:global net)                                       0.000     0.000
| (intra 'clb' routing)                                                  0.000     0.000
C1_rb[4].C1_RB.rb[8][14].clk[0] (.latch at (13,4))                       0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  0.060
----------------------------------------------------------------------------------------
slack (MET)                                                                        0.041


#Path 79
Startpoint: C1_rb[4].C1_RB.rb[7][3].Q[0] (.latch at (13,2) clocked by clk)
Endpoint  : C1_rb[4].C1_RB.rb[8][3].D[0] (.latch at (13,2) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                  0.000     0.000
| (inter-block routing:global net)                                      0.000     0.000
| (intra 'clb' routing)                                                 0.000     0.000
C1_rb[4].C1_RB.rb[7][3].clk[0] (.latch at (13,2))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                          0.060     0.060
C1_rb[4].C1_RB.rb[7][3].Q[0] (.latch at (13,2)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                 0.000     0.060
C1_rb[4].C1_RB.rb[8][3].D[0] (.latch at (13,2))                         0.000     0.060
data arrival time                                                                 0.060

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                  0.000     0.000
| (inter-block routing:global net)                                      0.000     0.000
| (intra 'clb' routing)                                                 0.000     0.000
C1_rb[4].C1_RB.rb[8][3].clk[0] (.latch at (13,2))                       0.000     0.000
clock uncertainty                                                       0.000     0.000
cell hold time                                                          0.019     0.019
data required time                                                                0.019
---------------------------------------------------------------------------------------
data required time                                                               -0.019
data arrival time                                                                 0.060
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.041


#Path 80
Startpoint: C1_rb[2].C1_RB.rb[18][7].Q[0] (.latch at (19,24) clocked by clk)
Endpoint  : C1_rb[2].C1_RB.rb[19][7].D[0] (.latch at (19,24) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[2].C1_RB.rb[18][7].clk[0] (.latch at (19,24))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                            0.060     0.060
C1_rb[2].C1_RB.rb[18][7].Q[0] (.latch at (19,24)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                   0.000     0.060
C1_rb[2].C1_RB.rb[19][7].D[0] (.latch at (19,24))                         0.000     0.060
data arrival time                                                                   0.060

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[2].C1_RB.rb[19][7].clk[0] (.latch at (19,24))                       0.000     0.000
clock uncertainty                                                         0.000     0.000
cell hold time                                                            0.019     0.019
data required time                                                                  0.019
-----------------------------------------------------------------------------------------
data required time                                                                 -0.019
data arrival time                                                                   0.060
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.041


#Path 81
Startpoint: C1_rb[2].C1_RB.rb[18][8].Q[0] (.latch at (19,24) clocked by clk)
Endpoint  : C1_rb[2].C1_RB.rb[19][8].D[0] (.latch at (19,24) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[2].C1_RB.rb[18][8].clk[0] (.latch at (19,24))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                            0.060     0.060
C1_rb[2].C1_RB.rb[18][8].Q[0] (.latch at (19,24)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                   0.000     0.060
C1_rb[2].C1_RB.rb[19][8].D[0] (.latch at (19,24))                         0.000     0.060
data arrival time                                                                   0.060

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[2].C1_RB.rb[19][8].clk[0] (.latch at (19,24))                       0.000     0.000
clock uncertainty                                                         0.000     0.000
cell hold time                                                            0.019     0.019
data required time                                                                  0.019
-----------------------------------------------------------------------------------------
data required time                                                                 -0.019
data arrival time                                                                   0.060
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.041


#Path 82
Startpoint: C1_rb[2].C1_RB.rb[18][9].Q[0] (.latch at (21,24) clocked by clk)
Endpoint  : C1_rb[2].C1_RB.rb[19][9].D[0] (.latch at (21,24) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[2].C1_RB.rb[18][9].clk[0] (.latch at (21,24))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                            0.060     0.060
C1_rb[2].C1_RB.rb[18][9].Q[0] (.latch at (21,24)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                   0.000     0.060
C1_rb[2].C1_RB.rb[19][9].D[0] (.latch at (21,24))                         0.000     0.060
data arrival time                                                                   0.060

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[2].C1_RB.rb[19][9].clk[0] (.latch at (21,24))                       0.000     0.000
clock uncertainty                                                         0.000     0.000
cell hold time                                                            0.019     0.019
data required time                                                                  0.019
-----------------------------------------------------------------------------------------
data required time                                                                 -0.019
data arrival time                                                                   0.060
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.041


#Path 83
Startpoint: C1_rb[2].C1_RB.rb[18][10].Q[0] (.latch at (21,24) clocked by clk)
Endpoint  : C1_rb[2].C1_RB.rb[19][10].D[0] (.latch at (21,24) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (6,0))                                             0.000     0.000
| (intra 'io' routing)                                                     0.000     0.000
| (inter-block routing:global net)                                         0.000     0.000
| (intra 'clb' routing)                                                    0.000     0.000
C1_rb[2].C1_RB.rb[18][10].clk[0] (.latch at (21,24))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                             0.060     0.060
C1_rb[2].C1_RB.rb[18][10].Q[0] (.latch at (21,24)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                    0.000     0.060
C1_rb[2].C1_RB.rb[19][10].D[0] (.latch at (21,24))                         0.000     0.060
data arrival time                                                                    0.060

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (6,0))                                             0.000     0.000
| (intra 'io' routing)                                                     0.000     0.000
| (inter-block routing:global net)                                         0.000     0.000
| (intra 'clb' routing)                                                    0.000     0.000
C1_rb[2].C1_RB.rb[19][10].clk[0] (.latch at (21,24))                       0.000     0.000
clock uncertainty                                                          0.000     0.000
cell hold time                                                             0.019     0.019
data required time                                                                   0.019
------------------------------------------------------------------------------------------
data required time                                                                  -0.019
data arrival time                                                                    0.060
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.041


#Path 84
Startpoint: C1_rb[2].C1_RB.rb[18][11].Q[0] (.latch at (19,25) clocked by clk)
Endpoint  : C1_rb[2].C1_RB.rb[19][11].D[0] (.latch at (19,25) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (6,0))                                             0.000     0.000
| (intra 'io' routing)                                                     0.000     0.000
| (inter-block routing:global net)                                         0.000     0.000
| (intra 'clb' routing)                                                    0.000     0.000
C1_rb[2].C1_RB.rb[18][11].clk[0] (.latch at (19,25))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                             0.060     0.060
C1_rb[2].C1_RB.rb[18][11].Q[0] (.latch at (19,25)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                    0.000     0.060
C1_rb[2].C1_RB.rb[19][11].D[0] (.latch at (19,25))                         0.000     0.060
data arrival time                                                                    0.060

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (6,0))                                             0.000     0.000
| (intra 'io' routing)                                                     0.000     0.000
| (inter-block routing:global net)                                         0.000     0.000
| (intra 'clb' routing)                                                    0.000     0.000
C1_rb[2].C1_RB.rb[19][11].clk[0] (.latch at (19,25))                       0.000     0.000
clock uncertainty                                                          0.000     0.000
cell hold time                                                             0.019     0.019
data required time                                                                   0.019
------------------------------------------------------------------------------------------
data required time                                                                  -0.019
data arrival time                                                                    0.060
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.041


#Path 85
Startpoint: C1_rb[4].C1_RB.rb[7][2].Q[0] (.latch at (13,10) clocked by clk)
Endpoint  : C1_rb[4].C1_RB.rb[8][2].D[0] (.latch at (13,10) clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (6,0))                                           0.000     0.000
| (intra 'io' routing)                                                   0.000     0.000
| (inter-block routing:global net)                                       0.000     0.000
| (intra 'clb' routing)                                                  0.000     0.000
C1_rb[4].C1_RB.rb[7][2].clk[0] (.latch at (13,10))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                           0.060     0.060
C1_rb[4].C1_RB.rb[7][2].Q[0] (.latch at (13,10)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                  0.000     0.060
C1_rb[4].C1_RB.rb[8][2].D[0] (.latch at (13,10))                         0.000     0.060
data arrival time                                                                  0.060

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (6,0))                                           0.000     0.000
| (intra 'io' routing)                                                   0.000     0.000
| (inter-block routing:global net)                                       0.000     0.000
| (intra 'clb' routing)                                                  0.000     0.000
C1_rb[4].C1_RB.rb[8][2].clk[0] (.latch at (13,10))                       0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  0.060
----------------------------------------------------------------------------------------
slack (MET)                                                                        0.041


#Path 86
Startpoint: C1_rb[2].C1_RB.rb[18][13].Q[0] (.latch at (21,22) clocked by clk)
Endpoint  : C1_rb[2].C1_RB.rb[19][13].D[0] (.latch at (21,22) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (6,0))                                             0.000     0.000
| (intra 'io' routing)                                                     0.000     0.000
| (inter-block routing:global net)                                         0.000     0.000
| (intra 'clb' routing)                                                    0.000     0.000
C1_rb[2].C1_RB.rb[18][13].clk[0] (.latch at (21,22))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                             0.060     0.060
C1_rb[2].C1_RB.rb[18][13].Q[0] (.latch at (21,22)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                    0.000     0.060
C1_rb[2].C1_RB.rb[19][13].D[0] (.latch at (21,22))                         0.000     0.060
data arrival time                                                                    0.060

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (6,0))                                             0.000     0.000
| (intra 'io' routing)                                                     0.000     0.000
| (inter-block routing:global net)                                         0.000     0.000
| (intra 'clb' routing)                                                    0.000     0.000
C1_rb[2].C1_RB.rb[19][13].clk[0] (.latch at (21,22))                       0.000     0.000
clock uncertainty                                                          0.000     0.000
cell hold time                                                             0.019     0.019
data required time                                                                   0.019
------------------------------------------------------------------------------------------
data required time                                                                  -0.019
data arrival time                                                                    0.060
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.041


#Path 87
Startpoint: C1_rb[4].C1_RB.rb[7][0].Q[0] (.latch at (9,7) clocked by clk)
Endpoint  : C1_rb[4].C1_RB.rb[8][0].D[0] (.latch at (9,7) clocked by clk)
Path Type : hold

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                 0.000     0.000
| (inter-block routing:global net)                                     0.000     0.000
| (intra 'clb' routing)                                                0.000     0.000
C1_rb[4].C1_RB.rb[7][0].clk[0] (.latch at (9,7))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                         0.060     0.060
C1_rb[4].C1_RB.rb[7][0].Q[0] (.latch at (9,7)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                0.000     0.060
C1_rb[4].C1_RB.rb[8][0].D[0] (.latch at (9,7))                         0.000     0.060
data arrival time                                                                0.060

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                 0.000     0.000
| (inter-block routing:global net)                                     0.000     0.000
| (intra 'clb' routing)                                                0.000     0.000
C1_rb[4].C1_RB.rb[8][0].clk[0] (.latch at (9,7))                       0.000     0.000
clock uncertainty                                                      0.000     0.000
cell hold time                                                         0.019     0.019
data required time                                                               0.019
--------------------------------------------------------------------------------------
data required time                                                              -0.019
data arrival time                                                                0.060
--------------------------------------------------------------------------------------
slack (MET)                                                                      0.041


#Path 88
Startpoint: C1_rb[2].C1_RB.rb[18][0].Q[0] (.latch at (15,21) clocked by clk)
Endpoint  : C1_rb[2].C1_RB.rb[19][0].D[0] (.latch at (15,21) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[2].C1_RB.rb[18][0].clk[0] (.latch at (15,21))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                            0.060     0.060
C1_rb[2].C1_RB.rb[18][0].Q[0] (.latch at (15,21)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                   0.000     0.060
C1_rb[2].C1_RB.rb[19][0].D[0] (.latch at (15,21))                         0.000     0.060
data arrival time                                                                   0.060

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[2].C1_RB.rb[19][0].clk[0] (.latch at (15,21))                       0.000     0.000
clock uncertainty                                                         0.000     0.000
cell hold time                                                            0.019     0.019
data required time                                                                  0.019
-----------------------------------------------------------------------------------------
data required time                                                                 -0.019
data arrival time                                                                   0.060
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.041


#Path 89
Startpoint: C1_rb[2].C1_RB.rb[18][1].Q[0] (.latch at (15,21) clocked by clk)
Endpoint  : C1_rb[2].C1_RB.rb[19][1].D[0] (.latch at (15,21) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[2].C1_RB.rb[18][1].clk[0] (.latch at (15,21))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                            0.060     0.060
C1_rb[2].C1_RB.rb[18][1].Q[0] (.latch at (15,21)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                   0.000     0.060
C1_rb[2].C1_RB.rb[19][1].D[0] (.latch at (15,21))                         0.000     0.060
data arrival time                                                                   0.060

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[2].C1_RB.rb[19][1].clk[0] (.latch at (15,21))                       0.000     0.000
clock uncertainty                                                         0.000     0.000
cell hold time                                                            0.019     0.019
data required time                                                                  0.019
-----------------------------------------------------------------------------------------
data required time                                                                 -0.019
data arrival time                                                                   0.060
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.041


#Path 90
Startpoint: C1_rb[2].C1_RB.rb[14][0].Q[0] (.latch at (15,21) clocked by clk)
Endpoint  : C1_rb[2].C1_RB.rb[15][0].D[0] (.latch at (15,21) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[2].C1_RB.rb[14][0].clk[0] (.latch at (15,21))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                            0.060     0.060
C1_rb[2].C1_RB.rb[14][0].Q[0] (.latch at (15,21)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                   0.000     0.060
C1_rb[2].C1_RB.rb[15][0].D[0] (.latch at (15,21))                         0.000     0.060
data arrival time                                                                   0.060

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[2].C1_RB.rb[15][0].clk[0] (.latch at (15,21))                       0.000     0.000
clock uncertainty                                                         0.000     0.000
cell hold time                                                            0.019     0.019
data required time                                                                  0.019
-----------------------------------------------------------------------------------------
data required time                                                                 -0.019
data arrival time                                                                   0.060
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.041


#Path 91
Startpoint: C1_rb[5].C1_RB.rb[12][5].Q[0] (.latch at (11,23) clocked by clk)
Endpoint  : C1_rb[5].C1_RB.rb[13][5].D[0] (.latch at (11,23) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[5].C1_RB.rb[12][5].clk[0] (.latch at (11,23))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                            0.060     0.060
C1_rb[5].C1_RB.rb[12][5].Q[0] (.latch at (11,23)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                   0.000     0.060
C1_rb[5].C1_RB.rb[13][5].D[0] (.latch at (11,23))                         0.000     0.060
data arrival time                                                                   0.060

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[5].C1_RB.rb[13][5].clk[0] (.latch at (11,23))                       0.000     0.000
clock uncertainty                                                         0.000     0.000
cell hold time                                                            0.019     0.019
data required time                                                                  0.019
-----------------------------------------------------------------------------------------
data required time                                                                 -0.019
data arrival time                                                                   0.060
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.041


#Path 92
Startpoint: C1_rb[2].C1_RB.rb[15][5].Q[0] (.latch at (17,24) clocked by clk)
Endpoint  : C1_rb[2].C1_RB.rb[16][5].D[0] (.latch at (17,24) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[2].C1_RB.rb[15][5].clk[0] (.latch at (17,24))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                            0.060     0.060
C1_rb[2].C1_RB.rb[15][5].Q[0] (.latch at (17,24)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                   0.000     0.060
C1_rb[2].C1_RB.rb[16][5].D[0] (.latch at (17,24))                         0.000     0.060
data arrival time                                                                   0.060

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[2].C1_RB.rb[16][5].clk[0] (.latch at (17,24))                       0.000     0.000
clock uncertainty                                                         0.000     0.000
cell hold time                                                            0.019     0.019
data required time                                                                  0.019
-----------------------------------------------------------------------------------------
data required time                                                                 -0.019
data arrival time                                                                   0.060
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.041


#Path 93
Startpoint: C1_rb[5].C1_RB.rb[12][4].Q[0] (.latch at (13,21) clocked by clk)
Endpoint  : C1_rb[5].C1_RB.rb[13][4].D[0] (.latch at (13,21) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[5].C1_RB.rb[12][4].clk[0] (.latch at (13,21))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                            0.060     0.060
C1_rb[5].C1_RB.rb[12][4].Q[0] (.latch at (13,21)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                   0.000     0.060
C1_rb[5].C1_RB.rb[13][4].D[0] (.latch at (13,21))                         0.000     0.060
data arrival time                                                                   0.060

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[5].C1_RB.rb[13][4].clk[0] (.latch at (13,21))                       0.000     0.000
clock uncertainty                                                         0.000     0.000
cell hold time                                                            0.019     0.019
data required time                                                                  0.019
-----------------------------------------------------------------------------------------
data required time                                                                 -0.019
data arrival time                                                                   0.060
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.041


#Path 94
Startpoint: C1_rb[5].C1_RB.rb[12][3].Q[0] (.latch at (9,22) clocked by clk)
Endpoint  : C1_rb[5].C1_RB.rb[13][3].D[0] (.latch at (9,22) clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (6,0))                                           0.000     0.000
| (intra 'io' routing)                                                   0.000     0.000
| (inter-block routing:global net)                                       0.000     0.000
| (intra 'clb' routing)                                                  0.000     0.000
C1_rb[5].C1_RB.rb[12][3].clk[0] (.latch at (9,22))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                           0.060     0.060
C1_rb[5].C1_RB.rb[12][3].Q[0] (.latch at (9,22)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                  0.000     0.060
C1_rb[5].C1_RB.rb[13][3].D[0] (.latch at (9,22))                         0.000     0.060
data arrival time                                                                  0.060

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (6,0))                                           0.000     0.000
| (intra 'io' routing)                                                   0.000     0.000
| (inter-block routing:global net)                                       0.000     0.000
| (intra 'clb' routing)                                                  0.000     0.000
C1_rb[5].C1_RB.rb[13][3].clk[0] (.latch at (9,22))                       0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  0.060
----------------------------------------------------------------------------------------
slack (MET)                                                                        0.041


#Path 95
Startpoint: C1_rb[2].C1_RB.rb[14][7].Q[0] (.latch at (19,24) clocked by clk)
Endpoint  : C1_rb[2].C1_RB.rb[15][7].D[0] (.latch at (19,24) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[2].C1_RB.rb[14][7].clk[0] (.latch at (19,24))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                            0.060     0.060
C1_rb[2].C1_RB.rb[14][7].Q[0] (.latch at (19,24)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                   0.000     0.060
C1_rb[2].C1_RB.rb[15][7].D[0] (.latch at (19,24))                         0.000     0.060
data arrival time                                                                   0.060

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[2].C1_RB.rb[15][7].clk[0] (.latch at (19,24))                       0.000     0.000
clock uncertainty                                                         0.000     0.000
cell hold time                                                            0.019     0.019
data required time                                                                  0.019
-----------------------------------------------------------------------------------------
data required time                                                                 -0.019
data arrival time                                                                   0.060
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.041


#Path 96
Startpoint: C1_rb[5].C1_RB.rb[12][2].Q[0] (.latch at (11,23) clocked by clk)
Endpoint  : C1_rb[5].C1_RB.rb[13][2].D[0] (.latch at (11,23) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[5].C1_RB.rb[12][2].clk[0] (.latch at (11,23))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                            0.060     0.060
C1_rb[5].C1_RB.rb[12][2].Q[0] (.latch at (11,23)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                   0.000     0.060
C1_rb[5].C1_RB.rb[13][2].D[0] (.latch at (11,23))                         0.000     0.060
data arrival time                                                                   0.060

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[5].C1_RB.rb[13][2].clk[0] (.latch at (11,23))                       0.000     0.000
clock uncertainty                                                         0.000     0.000
cell hold time                                                            0.019     0.019
data required time                                                                  0.019
-----------------------------------------------------------------------------------------
data required time                                                                 -0.019
data arrival time                                                                   0.060
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.041


#Path 97
Startpoint: C1_rb[2].C1_RB.rb[14][9].Q[0] (.latch at (21,24) clocked by clk)
Endpoint  : C1_rb[2].C1_RB.rb[15][9].D[0] (.latch at (21,24) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[2].C1_RB.rb[14][9].clk[0] (.latch at (21,24))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                            0.060     0.060
C1_rb[2].C1_RB.rb[14][9].Q[0] (.latch at (21,24)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                   0.000     0.060
C1_rb[2].C1_RB.rb[15][9].D[0] (.latch at (21,24))                         0.000     0.060
data arrival time                                                                   0.060

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[2].C1_RB.rb[15][9].clk[0] (.latch at (21,24))                       0.000     0.000
clock uncertainty                                                         0.000     0.000
cell hold time                                                            0.019     0.019
data required time                                                                  0.019
-----------------------------------------------------------------------------------------
data required time                                                                 -0.019
data arrival time                                                                   0.060
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.041


#Path 98
Startpoint: C1_rb[2].C1_RB.rb[14][10].Q[0] (.latch at (21,24) clocked by clk)
Endpoint  : C1_rb[2].C1_RB.rb[15][10].D[0] (.latch at (21,24) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (6,0))                                             0.000     0.000
| (intra 'io' routing)                                                     0.000     0.000
| (inter-block routing:global net)                                         0.000     0.000
| (intra 'clb' routing)                                                    0.000     0.000
C1_rb[2].C1_RB.rb[14][10].clk[0] (.latch at (21,24))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                             0.060     0.060
C1_rb[2].C1_RB.rb[14][10].Q[0] (.latch at (21,24)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                    0.000     0.060
C1_rb[2].C1_RB.rb[15][10].D[0] (.latch at (21,24))                         0.000     0.060
data arrival time                                                                    0.060

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (6,0))                                             0.000     0.000
| (intra 'io' routing)                                                     0.000     0.000
| (inter-block routing:global net)                                         0.000     0.000
| (intra 'clb' routing)                                                    0.000     0.000
C1_rb[2].C1_RB.rb[15][10].clk[0] (.latch at (21,24))                       0.000     0.000
clock uncertainty                                                          0.000     0.000
cell hold time                                                             0.019     0.019
data required time                                                                   0.019
------------------------------------------------------------------------------------------
data required time                                                                  -0.019
data arrival time                                                                    0.060
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.041


#Path 99
Startpoint: C1_rb[2].C1_RB.rb[14][11].Q[0] (.latch at (19,25) clocked by clk)
Endpoint  : C1_rb[2].C1_RB.rb[15][11].D[0] (.latch at (19,25) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (6,0))                                             0.000     0.000
| (intra 'io' routing)                                                     0.000     0.000
| (inter-block routing:global net)                                         0.000     0.000
| (intra 'clb' routing)                                                    0.000     0.000
C1_rb[2].C1_RB.rb[14][11].clk[0] (.latch at (19,25))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                             0.060     0.060
C1_rb[2].C1_RB.rb[14][11].Q[0] (.latch at (19,25)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                    0.000     0.060
C1_rb[2].C1_RB.rb[15][11].D[0] (.latch at (19,25))                         0.000     0.060
data arrival time                                                                    0.060

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (6,0))                                             0.000     0.000
| (intra 'io' routing)                                                     0.000     0.000
| (inter-block routing:global net)                                         0.000     0.000
| (intra 'clb' routing)                                                    0.000     0.000
C1_rb[2].C1_RB.rb[15][11].clk[0] (.latch at (19,25))                       0.000     0.000
clock uncertainty                                                          0.000     0.000
cell hold time                                                             0.019     0.019
data required time                                                                   0.019
------------------------------------------------------------------------------------------
data required time                                                                  -0.019
data arrival time                                                                    0.060
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.041


#Path 100
Startpoint: C1_rb[5].C1_RB.rb[12][13].Q[0] (.latch at (7,19) clocked by clk)
Endpoint  : C1_rb[5].C1_RB.rb[13][13].D[0] (.latch at (7,19) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[5].C1_RB.rb[12][13].clk[0] (.latch at (7,19))                       0.000     0.000
| (primitive '.latch' Tcq_min)                                            0.060     0.060
C1_rb[5].C1_RB.rb[12][13].Q[0] (.latch at (7,19)) [clock-to-output]       0.000     0.060
| (intra 'clb' routing)                                                   0.000     0.060
C1_rb[5].C1_RB.rb[13][13].D[0] (.latch at (7,19))                         0.000     0.060
data arrival time                                                                   0.060

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                    0.000     0.000
| (inter-block routing:global net)                                        0.000     0.000
| (intra 'clb' routing)                                                   0.000     0.000
C1_rb[5].C1_RB.rb[13][13].clk[0] (.latch at (7,19))                       0.000     0.000
clock uncertainty                                                         0.000     0.000
cell hold time                                                            0.019     0.019
data required time                                                                  0.019
-----------------------------------------------------------------------------------------
data required time                                                                 -0.019
data arrival time                                                                   0.060
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.041


#End of timing report
