{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1738179215901 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "FloatPoint EP2C35F672C6 " "Automatically selected device EP2C35F672C6 for design FloatPoint" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1738179216145 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1738179216145 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1738179216176 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1738179216176 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1738179216239 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1738179216254 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1738179216849 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1738179216849 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1738179216849 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 2320 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1738179216849 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 2321 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1738179216849 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 2322 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1738179216849 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1738179216849 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "320 320 " "No exact pin location assignment(s) for 320 pins of 320 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[36\]\[0\] " "Pin s\[36\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[36][0] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[36][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[36\]\[1\] " "Pin s\[36\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[36][1] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[36][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[36\]\[2\] " "Pin s\[36\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[36][2] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[36][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[36\]\[3\] " "Pin s\[36\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[36][3] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[36][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[36\]\[4\] " "Pin s\[36\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[36][4] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[36][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[36\]\[5\] " "Pin s\[36\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[36][5] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[36][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[36\]\[6\] " "Pin s\[36\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[36][6] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[36][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[36\]\[7\] " "Pin s\[36\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[36][7] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[36][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[35\]\[0\] " "Pin s\[35\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[35][0] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[35][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[35\]\[1\] " "Pin s\[35\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[35][1] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[35][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[35\]\[2\] " "Pin s\[35\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[35][2] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[35][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[35\]\[3\] " "Pin s\[35\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[35][3] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[35][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[35\]\[4\] " "Pin s\[35\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[35][4] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[35][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[35\]\[5\] " "Pin s\[35\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[35][5] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[35][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[35\]\[6\] " "Pin s\[35\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[35][6] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[35][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[35\]\[7\] " "Pin s\[35\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[35][7] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[35][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[34\]\[0\] " "Pin s\[34\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[34][0] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[34][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[34\]\[1\] " "Pin s\[34\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[34][1] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[34][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[34\]\[2\] " "Pin s\[34\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[34][2] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[34][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[34\]\[3\] " "Pin s\[34\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[34][3] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[34][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[34\]\[4\] " "Pin s\[34\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[34][4] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[34][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[34\]\[5\] " "Pin s\[34\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[34][5] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[34][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[34\]\[6\] " "Pin s\[34\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[34][6] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[34][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[34\]\[7\] " "Pin s\[34\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[34][7] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[34][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[33\]\[0\] " "Pin s\[33\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[33][0] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[33][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[33\]\[1\] " "Pin s\[33\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[33][1] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[33][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[33\]\[2\] " "Pin s\[33\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[33][2] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[33][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[33\]\[3\] " "Pin s\[33\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[33][3] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[33][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[33\]\[4\] " "Pin s\[33\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[33][4] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[33][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[33\]\[5\] " "Pin s\[33\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[33][5] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[33][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[33\]\[6\] " "Pin s\[33\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[33][6] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[33][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[33\]\[7\] " "Pin s\[33\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[33][7] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[33][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[32\]\[0\] " "Pin s\[32\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[32][0] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[32][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[32\]\[1\] " "Pin s\[32\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[32][1] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[32][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[32\]\[2\] " "Pin s\[32\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[32][2] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[32][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[32\]\[3\] " "Pin s\[32\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[32][3] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[32][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[32\]\[4\] " "Pin s\[32\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[32][4] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[32][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[32\]\[5\] " "Pin s\[32\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[32][5] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[32][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[32\]\[6\] " "Pin s\[32\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[32][6] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[32][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[32\]\[7\] " "Pin s\[32\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[32][7] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[32][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[31\]\[0\] " "Pin s\[31\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[31][0] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[31][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[31\]\[1\] " "Pin s\[31\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[31][1] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[31][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[31\]\[2\] " "Pin s\[31\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[31][2] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[31][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[31\]\[3\] " "Pin s\[31\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[31][3] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[31][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[31\]\[4\] " "Pin s\[31\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[31][4] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[31][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[31\]\[5\] " "Pin s\[31\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[31][5] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[31][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[31\]\[6\] " "Pin s\[31\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[31][6] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[31][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[31\]\[7\] " "Pin s\[31\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[31][7] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[31][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[30\]\[0\] " "Pin s\[30\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[30][0] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[30][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[30\]\[1\] " "Pin s\[30\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[30][1] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[30][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[30\]\[2\] " "Pin s\[30\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[30][2] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[30][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[30\]\[3\] " "Pin s\[30\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[30][3] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[30][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[30\]\[4\] " "Pin s\[30\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[30][4] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[30][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[30\]\[5\] " "Pin s\[30\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[30][5] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[30][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[30\]\[6\] " "Pin s\[30\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[30][6] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[30][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[30\]\[7\] " "Pin s\[30\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[30][7] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[30][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[29\]\[0\] " "Pin s\[29\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[29][0] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[29][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[29\]\[1\] " "Pin s\[29\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[29][1] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[29][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[29\]\[2\] " "Pin s\[29\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[29][2] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[29][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[29\]\[3\] " "Pin s\[29\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[29][3] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[29][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[29\]\[4\] " "Pin s\[29\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[29][4] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[29][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[29\]\[5\] " "Pin s\[29\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[29][5] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[29][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[29\]\[6\] " "Pin s\[29\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[29][6] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[29][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[29\]\[7\] " "Pin s\[29\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[29][7] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[29][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[28\]\[0\] " "Pin s\[28\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[28][0] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[28][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[28\]\[1\] " "Pin s\[28\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[28][1] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[28][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[28\]\[2\] " "Pin s\[28\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[28][2] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[28][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[28\]\[3\] " "Pin s\[28\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[28][3] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[28][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[28\]\[4\] " "Pin s\[28\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[28][4] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[28][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[28\]\[5\] " "Pin s\[28\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[28][5] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[28][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[28\]\[6\] " "Pin s\[28\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[28][6] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[28][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[28\]\[7\] " "Pin s\[28\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[28][7] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[28][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[27\]\[0\] " "Pin s\[27\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[27][0] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[27][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[27\]\[1\] " "Pin s\[27\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[27][1] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[27][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[27\]\[2\] " "Pin s\[27\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[27][2] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[27][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[27\]\[3\] " "Pin s\[27\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[27][3] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[27][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[27\]\[4\] " "Pin s\[27\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[27][4] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[27][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[27\]\[5\] " "Pin s\[27\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[27][5] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[27][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[27\]\[6\] " "Pin s\[27\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[27][6] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[27][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[27\]\[7\] " "Pin s\[27\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[27][7] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[27][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[26\]\[0\] " "Pin s\[26\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[26][0] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[26][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[26\]\[1\] " "Pin s\[26\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[26][1] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[26][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[26\]\[2\] " "Pin s\[26\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[26][2] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[26][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[26\]\[3\] " "Pin s\[26\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[26][3] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[26][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[26\]\[4\] " "Pin s\[26\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[26][4] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[26][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[26\]\[5\] " "Pin s\[26\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[26][5] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[26][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[26\]\[6\] " "Pin s\[26\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[26][6] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[26][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[26\]\[7\] " "Pin s\[26\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[26][7] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[26][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[25\]\[0\] " "Pin s\[25\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[25][0] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[25][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[25\]\[1\] " "Pin s\[25\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[25][1] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[25][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[25\]\[2\] " "Pin s\[25\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[25][2] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[25][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[25\]\[3\] " "Pin s\[25\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[25][3] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[25][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[25\]\[4\] " "Pin s\[25\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[25][4] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[25][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[25\]\[5\] " "Pin s\[25\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[25][5] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[25][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[25\]\[6\] " "Pin s\[25\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[25][6] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[25][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[25\]\[7\] " "Pin s\[25\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[25][7] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[25][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[24\]\[0\] " "Pin s\[24\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[24][0] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[24][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[24\]\[1\] " "Pin s\[24\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[24][1] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[24][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[24\]\[2\] " "Pin s\[24\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[24][2] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[24][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[24\]\[3\] " "Pin s\[24\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[24][3] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[24][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[24\]\[4\] " "Pin s\[24\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[24][4] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[24][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[24\]\[5\] " "Pin s\[24\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[24][5] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[24][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[24\]\[6\] " "Pin s\[24\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[24][6] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[24][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[24\]\[7\] " "Pin s\[24\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[24][7] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[24][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[23\]\[0\] " "Pin s\[23\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[23][0] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[23][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[23\]\[1\] " "Pin s\[23\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[23][1] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[23][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[23\]\[2\] " "Pin s\[23\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[23][2] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[23][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[23\]\[3\] " "Pin s\[23\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[23][3] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[23][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[23\]\[4\] " "Pin s\[23\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[23][4] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[23][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[23\]\[5\] " "Pin s\[23\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[23][5] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[23][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[23\]\[6\] " "Pin s\[23\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[23][6] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[23][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[23\]\[7\] " "Pin s\[23\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[23][7] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[23][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[22\]\[0\] " "Pin s\[22\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[22][0] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[22][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[22\]\[1\] " "Pin s\[22\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[22][1] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[22][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[22\]\[2\] " "Pin s\[22\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[22][2] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[22][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[22\]\[3\] " "Pin s\[22\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[22][3] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[22][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[22\]\[4\] " "Pin s\[22\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[22][4] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[22][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[22\]\[5\] " "Pin s\[22\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[22][5] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[22][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[22\]\[6\] " "Pin s\[22\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[22][6] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[22][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[22\]\[7\] " "Pin s\[22\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[22][7] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[22][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[21\]\[0\] " "Pin s\[21\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[21][0] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[21][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[21\]\[1\] " "Pin s\[21\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[21][1] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[21][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[21\]\[2\] " "Pin s\[21\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[21][2] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[21][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[21\]\[3\] " "Pin s\[21\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[21][3] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[21][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[21\]\[4\] " "Pin s\[21\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[21][4] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[21][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[21\]\[5\] " "Pin s\[21\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[21][5] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[21][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[21\]\[6\] " "Pin s\[21\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[21][6] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[21][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[21\]\[7\] " "Pin s\[21\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[21][7] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[21][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[20\]\[0\] " "Pin s\[20\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[20][0] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[20][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[20\]\[1\] " "Pin s\[20\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[20][1] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[20][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[20\]\[2\] " "Pin s\[20\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[20][2] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[20][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[20\]\[3\] " "Pin s\[20\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[20][3] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[20][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[20\]\[4\] " "Pin s\[20\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[20][4] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[20][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[20\]\[5\] " "Pin s\[20\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[20][5] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[20][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[20\]\[6\] " "Pin s\[20\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[20][6] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[20][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[20\]\[7\] " "Pin s\[20\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[20][7] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[20][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[19\]\[0\] " "Pin s\[19\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[19][0] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[19][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[19\]\[1\] " "Pin s\[19\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[19][1] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[19][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[19\]\[2\] " "Pin s\[19\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[19][2] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[19][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[19\]\[3\] " "Pin s\[19\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[19][3] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[19][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[19\]\[4\] " "Pin s\[19\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[19][4] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[19][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[19\]\[5\] " "Pin s\[19\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[19][5] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[19][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[19\]\[6\] " "Pin s\[19\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[19][6] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[19][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[19\]\[7\] " "Pin s\[19\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[19][7] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[19][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[18\]\[0\] " "Pin s\[18\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[18][0] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[18][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[18\]\[1\] " "Pin s\[18\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[18][1] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[18][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[18\]\[2\] " "Pin s\[18\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[18][2] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[18][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[18\]\[3\] " "Pin s\[18\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[18][3] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[18][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[18\]\[4\] " "Pin s\[18\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[18][4] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[18][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[18\]\[5\] " "Pin s\[18\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[18][5] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[18][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[18\]\[6\] " "Pin s\[18\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[18][6] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[18][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[18\]\[7\] " "Pin s\[18\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[18][7] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[18][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[17\]\[0\] " "Pin s\[17\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[17][0] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[17][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[17\]\[1\] " "Pin s\[17\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[17][1] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[17][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[17\]\[2\] " "Pin s\[17\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[17][2] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[17][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[17\]\[3\] " "Pin s\[17\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[17][3] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[17][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[17\]\[4\] " "Pin s\[17\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[17][4] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[17][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[17\]\[5\] " "Pin s\[17\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[17][5] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[17][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[17\]\[6\] " "Pin s\[17\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[17][6] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[17][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[17\]\[7\] " "Pin s\[17\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[17][7] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[17][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[16\]\[0\] " "Pin s\[16\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[16][0] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[16][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[16\]\[1\] " "Pin s\[16\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[16][1] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[16][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[16\]\[2\] " "Pin s\[16\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[16][2] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[16][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[16\]\[3\] " "Pin s\[16\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[16][3] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[16][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[16\]\[4\] " "Pin s\[16\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[16][4] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[16][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[16\]\[5\] " "Pin s\[16\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[16][5] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[16][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[16\]\[6\] " "Pin s\[16\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[16][6] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[16][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[16\]\[7\] " "Pin s\[16\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[16][7] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[16][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[15\]\[0\] " "Pin s\[15\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[15][0] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[15][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[15\]\[1\] " "Pin s\[15\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[15][1] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[15][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[15\]\[2\] " "Pin s\[15\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[15][2] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[15][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[15\]\[3\] " "Pin s\[15\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[15][3] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[15][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[15\]\[4\] " "Pin s\[15\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[15][4] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[15][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[15\]\[5\] " "Pin s\[15\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[15][5] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[15][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[15\]\[6\] " "Pin s\[15\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[15][6] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[15][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[15\]\[7\] " "Pin s\[15\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[15][7] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[15][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[14\]\[0\] " "Pin s\[14\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[14][0] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[14][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[14\]\[1\] " "Pin s\[14\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[14][1] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[14][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[14\]\[2\] " "Pin s\[14\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[14][2] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[14][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[14\]\[3\] " "Pin s\[14\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[14][3] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[14][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[14\]\[4\] " "Pin s\[14\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[14][4] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[14][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[14\]\[5\] " "Pin s\[14\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[14][5] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[14][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[14\]\[6\] " "Pin s\[14\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[14][6] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[14][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[14\]\[7\] " "Pin s\[14\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[14][7] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[14][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[13\]\[0\] " "Pin s\[13\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[13][0] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[13][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[13\]\[1\] " "Pin s\[13\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[13][1] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[13][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[13\]\[2\] " "Pin s\[13\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[13][2] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[13][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[13\]\[3\] " "Pin s\[13\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[13][3] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[13][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[13\]\[4\] " "Pin s\[13\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[13][4] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[13][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[13\]\[5\] " "Pin s\[13\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[13][5] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[13][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[13\]\[6\] " "Pin s\[13\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[13][6] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[13][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[13\]\[7\] " "Pin s\[13\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[13][7] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[13][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[12\]\[0\] " "Pin s\[12\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[12][0] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[12][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[12\]\[1\] " "Pin s\[12\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[12][1] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[12][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[12\]\[2\] " "Pin s\[12\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[12][2] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[12][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[12\]\[3\] " "Pin s\[12\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[12][3] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[12][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[12\]\[4\] " "Pin s\[12\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[12][4] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[12][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[12\]\[5\] " "Pin s\[12\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[12][5] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[12][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[12\]\[6\] " "Pin s\[12\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[12][6] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[12][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[12\]\[7\] " "Pin s\[12\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[12][7] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[12][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[11\]\[0\] " "Pin s\[11\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[11][0] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[11][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[11\]\[1\] " "Pin s\[11\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[11][1] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[11][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[11\]\[2\] " "Pin s\[11\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[11][2] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[11][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[11\]\[3\] " "Pin s\[11\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[11][3] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[11][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[11\]\[4\] " "Pin s\[11\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[11][4] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[11][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[11\]\[5\] " "Pin s\[11\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[11][5] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[11][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[11\]\[6\] " "Pin s\[11\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[11][6] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[11][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[11\]\[7\] " "Pin s\[11\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[11][7] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[11][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[10\]\[0\] " "Pin s\[10\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[10][0] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[10][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[10\]\[1\] " "Pin s\[10\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[10][1] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[10][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[10\]\[2\] " "Pin s\[10\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[10][2] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[10][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[10\]\[3\] " "Pin s\[10\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[10][3] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[10][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[10\]\[4\] " "Pin s\[10\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[10][4] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[10][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[10\]\[5\] " "Pin s\[10\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[10][5] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[10][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[10\]\[6\] " "Pin s\[10\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[10][6] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[10][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[10\]\[7\] " "Pin s\[10\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[10][7] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[10][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[9\]\[0\] " "Pin s\[9\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[9][0] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[9][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[9\]\[1\] " "Pin s\[9\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[9][1] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[9][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[9\]\[2\] " "Pin s\[9\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[9][2] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[9][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[9\]\[3\] " "Pin s\[9\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[9][3] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[9][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[9\]\[4\] " "Pin s\[9\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[9][4] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[9][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[9\]\[5\] " "Pin s\[9\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[9][5] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[9][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[9\]\[6\] " "Pin s\[9\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[9][6] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[9][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[9\]\[7\] " "Pin s\[9\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[9][7] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[9][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[3\]\[0\] " "Pin s\[3\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[3][0] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[3][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[3\]\[1\] " "Pin s\[3\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[3][1] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[3][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[3\]\[2\] " "Pin s\[3\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[3][2] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[3][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[3\]\[3\] " "Pin s\[3\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[3][3] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[3][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[3\]\[4\] " "Pin s\[3\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[3][4] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[3][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[3\]\[5\] " "Pin s\[3\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[3][5] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[3][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[3\]\[6\] " "Pin s\[3\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[3][6] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[3][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[3\]\[7\] " "Pin s\[3\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[3][7] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[3][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[2\]\[4\] " "Pin s\[2\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[2][4] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[2][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 317 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[2\]\[5\] " "Pin s\[2\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[2][5] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[2][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 318 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[2\]\[6\] " "Pin s\[2\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[2][6] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[2][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[2\]\[7\] " "Pin s\[2\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[2][7] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[2][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x.Mantissa\[0\] " "Pin x.Mantissa\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x.Mantissa[0] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x.Mantissa[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 330 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x.Mantissa\[1\] " "Pin x.Mantissa\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x.Mantissa[1] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x.Mantissa[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 331 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x.Mantissa\[2\] " "Pin x.Mantissa\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x.Mantissa[2] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x.Mantissa[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 332 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x.Mantissa\[3\] " "Pin x.Mantissa\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x.Mantissa[3] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x.Mantissa[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 333 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x.Mantissa\[4\] " "Pin x.Mantissa\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x.Mantissa[4] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x.Mantissa[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 334 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x.Mantissa\[5\] " "Pin x.Mantissa\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x.Mantissa[5] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x.Mantissa[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 335 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x.Mantissa\[6\] " "Pin x.Mantissa\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x.Mantissa[6] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x.Mantissa[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 336 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x.Mantissa\[7\] " "Pin x.Mantissa\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x.Mantissa[7] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x.Mantissa[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 337 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x.Mantissa\[8\] " "Pin x.Mantissa\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x.Mantissa[8] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x.Mantissa[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 338 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x.Mantissa\[9\] " "Pin x.Mantissa\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x.Mantissa[9] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x.Mantissa[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 339 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x.Mantissa\[10\] " "Pin x.Mantissa\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x.Mantissa[10] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x.Mantissa[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 340 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x.Mantissa\[11\] " "Pin x.Mantissa\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x.Mantissa[11] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x.Mantissa[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 341 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x.Mantissa\[12\] " "Pin x.Mantissa\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x.Mantissa[12] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x.Mantissa[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 342 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x.Mantissa\[13\] " "Pin x.Mantissa\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x.Mantissa[13] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x.Mantissa[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 343 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x.Mantissa\[14\] " "Pin x.Mantissa\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x.Mantissa[14] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x.Mantissa[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 344 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x.Mantissa\[15\] " "Pin x.Mantissa\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x.Mantissa[15] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x.Mantissa[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 345 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x.Mantissa\[16\] " "Pin x.Mantissa\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x.Mantissa[16] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x.Mantissa[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 346 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x.Mantissa\[17\] " "Pin x.Mantissa\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x.Mantissa[17] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x.Mantissa[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x.Mantissa\[18\] " "Pin x.Mantissa\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x.Mantissa[18] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x.Mantissa[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 348 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x.Mantissa\[19\] " "Pin x.Mantissa\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x.Mantissa[19] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x.Mantissa[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 349 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x.Mantissa\[20\] " "Pin x.Mantissa\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x.Mantissa[20] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x.Mantissa[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 350 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x.Mantissa\[21\] " "Pin x.Mantissa\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x.Mantissa[21] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x.Mantissa[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 351 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x.Mantissa\[22\] " "Pin x.Mantissa\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x.Mantissa[22] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x.Mantissa[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 352 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x.Exponent\[0\] " "Pin x.Exponent\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x.Exponent[0] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x.Exponent[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 353 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x.Exponent\[1\] " "Pin x.Exponent\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x.Exponent[1] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x.Exponent[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 354 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x.Exponent\[2\] " "Pin x.Exponent\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x.Exponent[2] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x.Exponent[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 355 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x.Exponent\[3\] " "Pin x.Exponent\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x.Exponent[3] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x.Exponent[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 356 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x.Exponent\[4\] " "Pin x.Exponent\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x.Exponent[4] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x.Exponent[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 357 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x.Exponent\[5\] " "Pin x.Exponent\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x.Exponent[5] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x.Exponent[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 358 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x.Exponent\[6\] " "Pin x.Exponent\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x.Exponent[6] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x.Exponent[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 359 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x.Exponent\[7\] " "Pin x.Exponent\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x.Exponent[7] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x.Exponent[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 360 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x.Sign_bit " "Pin x.Sign_bit not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x.Sign_bit } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x.Sign_bit } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 361 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[5\]\[7\] " "Pin s\[5\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[5][7] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[5][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[4\]\[6\] " "Pin s\[4\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[4][6] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[4][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[4\]\[4\] " "Pin s\[4\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[4][4] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[4][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[4\]\[5\] " "Pin s\[4\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[4][5] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[4][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[4\]\[3\] " "Pin s\[4\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[4][3] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[4][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[4\]\[2\] " "Pin s\[4\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[4][2] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[4][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[4\]\[1\] " "Pin s\[4\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[4][1] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[4][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[4\]\[0\] " "Pin s\[4\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[4][0] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[4][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[5\]\[6\] " "Pin s\[5\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[5][6] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[5][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[5\]\[5\] " "Pin s\[5\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[5][5] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[5][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[5\]\[4\] " "Pin s\[5\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[5][4] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[5][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[5\]\[3\] " "Pin s\[5\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[5][3] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[5][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[5\]\[2\] " "Pin s\[5\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[5][2] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[5][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[5\]\[1\] " "Pin s\[5\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[5][1] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[5][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[5\]\[0\] " "Pin s\[5\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[5][0] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[5][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[6\]\[7\] " "Pin s\[6\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[6][7] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[6][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[6\]\[6\] " "Pin s\[6\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[6][6] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[6][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[6\]\[5\] " "Pin s\[6\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[6][5] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[6][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[6\]\[4\] " "Pin s\[6\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[6][4] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[6][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[6\]\[3\] " "Pin s\[6\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[6][3] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[6][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[6\]\[2\] " "Pin s\[6\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[6][2] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[6][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[6\]\[1\] " "Pin s\[6\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[6][1] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[6][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[6\]\[0\] " "Pin s\[6\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[6][0] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[6][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[7\]\[7\] " "Pin s\[7\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[7][7] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[7][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[7\]\[6\] " "Pin s\[7\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[7][6] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[7][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[7\]\[5\] " "Pin s\[7\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[7][5] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[7][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[7\]\[4\] " "Pin s\[7\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[7][4] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[7][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[7\]\[3\] " "Pin s\[7\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[7][3] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[7][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[7\]\[2\] " "Pin s\[7\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[7][2] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[7][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[7\]\[1\] " "Pin s\[7\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[7][1] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[7][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[7\]\[0\] " "Pin s\[7\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[7][0] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[7][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[8\]\[7\] " "Pin s\[8\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[8][7] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[8][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[8\]\[6\] " "Pin s\[8\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[8][6] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[8][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[8\]\[5\] " "Pin s\[8\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[8][5] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[8][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[8\]\[4\] " "Pin s\[8\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[8][4] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[8][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[8\]\[3\] " "Pin s\[8\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[8][3] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[8][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[8\]\[2\] " "Pin s\[8\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[8][2] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[8][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[8\]\[1\] " "Pin s\[8\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[8][1] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[8][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[8\]\[0\] " "Pin s\[8\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[8][0] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[8][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[4\]\[7\] " "Pin s\[4\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[4][7] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[4][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[2\]\[0\] " "Pin s\[2\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[2][0] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[2][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[2\]\[1\] " "Pin s\[2\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[2][1] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[2][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[2\]\[2\] " "Pin s\[2\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[2][2] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[2][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[2\]\[3\] " "Pin s\[2\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[2][3] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[2][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 316 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[1\]\[0\] " "Pin s\[1\]\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[1][0] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 322 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[1\]\[1\] " "Pin s\[1\]\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[1][1] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[1][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 323 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[1\]\[3\] " "Pin s\[1\]\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[1][3] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 325 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[1\]\[2\] " "Pin s\[1\]\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[1][2] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[1][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 324 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[1\]\[5\] " "Pin s\[1\]\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[1][5] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[1][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 327 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[1\]\[4\] " "Pin s\[1\]\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[1][4] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[1][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 326 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[1\]\[6\] " "Pin s\[1\]\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[1][6] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[1][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 328 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[1\]\[7\] " "Pin s\[1\]\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s[1][7] } } } { "test2.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[1][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 0 { 0 ""} 0 329 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1738179217005 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1738179217005 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FloatPoint.sdc " "Synopsys Design Constraints File file not found: 'FloatPoint.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1738179217255 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1738179217255 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1738179217255 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1738179217255 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1738179217255 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1738179217270 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1738179217270 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1738179217270 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1738179217270 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1738179217270 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1738179217270 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1738179217270 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1738179217270 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1738179217270 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1738179217270 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1738179217270 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "320 unused 3.3V 288 32 0 " "Number of I/O pins in group: 320 (unused VREF, 3.3V VCCIO, 288 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1738179217270 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1738179217270 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1738179217270 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1738179217270 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1738179217270 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1738179217270 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1738179217270 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1738179217270 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1738179217270 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1738179217270 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1738179217270 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1738179217270 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1738179217270 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1738179217442 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1738179219049 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1738179219423 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1738179219423 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1738179220031 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1738179220031 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1738179220187 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X33_Y24 X43_Y36 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36" {  } { { "loc" "" { Generic "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36"} 33 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1738179221357 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1738179221357 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1738179221498 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1738179221498 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1738179221498 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1738179221498 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.30 " "Total time spent on timing analysis during the Fitter is 0.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1738179221529 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1738179221529 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "32 " "Found 32 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x.Mantissa\[0\] 0 " "Pin \"x.Mantissa\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738179221560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x.Mantissa\[1\] 0 " "Pin \"x.Mantissa\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738179221560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x.Mantissa\[2\] 0 " "Pin \"x.Mantissa\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738179221560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x.Mantissa\[3\] 0 " "Pin \"x.Mantissa\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738179221560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x.Mantissa\[4\] 0 " "Pin \"x.Mantissa\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738179221560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x.Mantissa\[5\] 0 " "Pin \"x.Mantissa\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738179221560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x.Mantissa\[6\] 0 " "Pin \"x.Mantissa\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738179221560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x.Mantissa\[7\] 0 " "Pin \"x.Mantissa\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738179221560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x.Mantissa\[8\] 0 " "Pin \"x.Mantissa\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738179221560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x.Mantissa\[9\] 0 " "Pin \"x.Mantissa\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738179221560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x.Mantissa\[10\] 0 " "Pin \"x.Mantissa\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738179221560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x.Mantissa\[11\] 0 " "Pin \"x.Mantissa\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738179221560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x.Mantissa\[12\] 0 " "Pin \"x.Mantissa\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738179221560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x.Mantissa\[13\] 0 " "Pin \"x.Mantissa\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738179221560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x.Mantissa\[14\] 0 " "Pin \"x.Mantissa\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738179221560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x.Mantissa\[15\] 0 " "Pin \"x.Mantissa\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738179221560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x.Mantissa\[16\] 0 " "Pin \"x.Mantissa\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738179221560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x.Mantissa\[17\] 0 " "Pin \"x.Mantissa\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738179221560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x.Mantissa\[18\] 0 " "Pin \"x.Mantissa\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738179221560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x.Mantissa\[19\] 0 " "Pin \"x.Mantissa\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738179221560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x.Mantissa\[20\] 0 " "Pin \"x.Mantissa\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738179221560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x.Mantissa\[21\] 0 " "Pin \"x.Mantissa\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738179221560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x.Mantissa\[22\] 0 " "Pin \"x.Mantissa\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738179221560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x.Exponent\[0\] 0 " "Pin \"x.Exponent\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738179221560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x.Exponent\[1\] 0 " "Pin \"x.Exponent\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738179221560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x.Exponent\[2\] 0 " "Pin \"x.Exponent\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738179221560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x.Exponent\[3\] 0 " "Pin \"x.Exponent\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738179221560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x.Exponent\[4\] 0 " "Pin \"x.Exponent\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738179221560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x.Exponent\[5\] 0 " "Pin \"x.Exponent\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738179221560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x.Exponent\[6\] 0 " "Pin \"x.Exponent\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738179221560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x.Exponent\[7\] 0 " "Pin \"x.Exponent\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738179221560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x.Sign_bit 0 " "Pin \"x.Sign_bit\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1738179221560 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1738179221560 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1738179221825 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1738179221872 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1738179222184 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1738179222527 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1738179222761 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/output_files/FloatPoint.fit.smsg " "Generated suppressed messages file C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/output_files/FloatPoint.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1738179222942 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "663 " "Peak virtual memory: 663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1738179223236 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 29 17:33:43 2025 " "Processing ended: Wed Jan 29 17:33:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1738179223236 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1738179223236 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1738179223236 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1738179223236 ""}
