
BH1750.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000991c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000440  08009ac0  08009ac0  0000aac0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009f00  08009f00  0000b278  2**0
                  CONTENTS
  4 .ARM          00000008  08009f00  08009f00  0000af00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009f08  08009f08  0000b278  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009f08  08009f08  0000af08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009f0c  08009f0c  0000af0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000278  20000000  08009f10  0000b000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000338  20000278  0800a188  0000b278  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200005b0  0800a188  0000b5b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b278  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011339  00000000  00000000  0000b2a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024e5  00000000  00000000  0001c5e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fe0  00000000  00000000  0001eac8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c84  00000000  00000000  0001faa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017f6e  00000000  00000000  0002072c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000130eb  00000000  00000000  0003869a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00093281  00000000  00000000  0004b785  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dea06  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000055e4  00000000  00000000  000dea4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  000e4030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000278 	.word	0x20000278
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009aa4 	.word	0x08009aa4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000027c 	.word	0x2000027c
 80001dc:	08009aa4 	.word	0x08009aa4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bcc:	f000 b96a 	b.w	8000ea4 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	460c      	mov	r4, r1
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d14e      	bne.n	8000c92 <__udivmoddi4+0xaa>
 8000bf4:	4694      	mov	ip, r2
 8000bf6:	458c      	cmp	ip, r1
 8000bf8:	4686      	mov	lr, r0
 8000bfa:	fab2 f282 	clz	r2, r2
 8000bfe:	d962      	bls.n	8000cc6 <__udivmoddi4+0xde>
 8000c00:	b14a      	cbz	r2, 8000c16 <__udivmoddi4+0x2e>
 8000c02:	f1c2 0320 	rsb	r3, r2, #32
 8000c06:	4091      	lsls	r1, r2
 8000c08:	fa20 f303 	lsr.w	r3, r0, r3
 8000c0c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c10:	4319      	orrs	r1, r3
 8000c12:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c1a:	fa1f f68c 	uxth.w	r6, ip
 8000c1e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c22:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c26:	fb07 1114 	mls	r1, r7, r4, r1
 8000c2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c2e:	fb04 f106 	mul.w	r1, r4, r6
 8000c32:	4299      	cmp	r1, r3
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x64>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000c3e:	f080 8112 	bcs.w	8000e66 <__udivmoddi4+0x27e>
 8000c42:	4299      	cmp	r1, r3
 8000c44:	f240 810f 	bls.w	8000e66 <__udivmoddi4+0x27e>
 8000c48:	3c02      	subs	r4, #2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	1a59      	subs	r1, r3, r1
 8000c4e:	fa1f f38e 	uxth.w	r3, lr
 8000c52:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c56:	fb07 1110 	mls	r1, r7, r0, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb00 f606 	mul.w	r6, r0, r6
 8000c62:	429e      	cmp	r6, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x94>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000c6e:	f080 80fc 	bcs.w	8000e6a <__udivmoddi4+0x282>
 8000c72:	429e      	cmp	r6, r3
 8000c74:	f240 80f9 	bls.w	8000e6a <__udivmoddi4+0x282>
 8000c78:	4463      	add	r3, ip
 8000c7a:	3802      	subs	r0, #2
 8000c7c:	1b9b      	subs	r3, r3, r6
 8000c7e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c82:	2100      	movs	r1, #0
 8000c84:	b11d      	cbz	r5, 8000c8e <__udivmoddi4+0xa6>
 8000c86:	40d3      	lsrs	r3, r2
 8000c88:	2200      	movs	r2, #0
 8000c8a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d905      	bls.n	8000ca2 <__udivmoddi4+0xba>
 8000c96:	b10d      	cbz	r5, 8000c9c <__udivmoddi4+0xb4>
 8000c98:	e9c5 0100 	strd	r0, r1, [r5]
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	4608      	mov	r0, r1
 8000ca0:	e7f5      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000ca2:	fab3 f183 	clz	r1, r3
 8000ca6:	2900      	cmp	r1, #0
 8000ca8:	d146      	bne.n	8000d38 <__udivmoddi4+0x150>
 8000caa:	42a3      	cmp	r3, r4
 8000cac:	d302      	bcc.n	8000cb4 <__udivmoddi4+0xcc>
 8000cae:	4290      	cmp	r0, r2
 8000cb0:	f0c0 80f0 	bcc.w	8000e94 <__udivmoddi4+0x2ac>
 8000cb4:	1a86      	subs	r6, r0, r2
 8000cb6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cba:	2001      	movs	r0, #1
 8000cbc:	2d00      	cmp	r5, #0
 8000cbe:	d0e6      	beq.n	8000c8e <__udivmoddi4+0xa6>
 8000cc0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cc4:	e7e3      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000cc6:	2a00      	cmp	r2, #0
 8000cc8:	f040 8090 	bne.w	8000dec <__udivmoddi4+0x204>
 8000ccc:	eba1 040c 	sub.w	r4, r1, ip
 8000cd0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cd4:	fa1f f78c 	uxth.w	r7, ip
 8000cd8:	2101      	movs	r1, #1
 8000cda:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cde:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ce2:	fb08 4416 	mls	r4, r8, r6, r4
 8000ce6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cea:	fb07 f006 	mul.w	r0, r7, r6
 8000cee:	4298      	cmp	r0, r3
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x11c>
 8000cf2:	eb1c 0303 	adds.w	r3, ip, r3
 8000cf6:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x11a>
 8000cfc:	4298      	cmp	r0, r3
 8000cfe:	f200 80cd 	bhi.w	8000e9c <__udivmoddi4+0x2b4>
 8000d02:	4626      	mov	r6, r4
 8000d04:	1a1c      	subs	r4, r3, r0
 8000d06:	fa1f f38e 	uxth.w	r3, lr
 8000d0a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d0e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d12:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d16:	fb00 f707 	mul.w	r7, r0, r7
 8000d1a:	429f      	cmp	r7, r3
 8000d1c:	d908      	bls.n	8000d30 <__udivmoddi4+0x148>
 8000d1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d22:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000d26:	d202      	bcs.n	8000d2e <__udivmoddi4+0x146>
 8000d28:	429f      	cmp	r7, r3
 8000d2a:	f200 80b0 	bhi.w	8000e8e <__udivmoddi4+0x2a6>
 8000d2e:	4620      	mov	r0, r4
 8000d30:	1bdb      	subs	r3, r3, r7
 8000d32:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d36:	e7a5      	b.n	8000c84 <__udivmoddi4+0x9c>
 8000d38:	f1c1 0620 	rsb	r6, r1, #32
 8000d3c:	408b      	lsls	r3, r1
 8000d3e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d42:	431f      	orrs	r7, r3
 8000d44:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d48:	fa04 f301 	lsl.w	r3, r4, r1
 8000d4c:	ea43 030c 	orr.w	r3, r3, ip
 8000d50:	40f4      	lsrs	r4, r6
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	0c38      	lsrs	r0, r7, #16
 8000d58:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d5c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d60:	fa1f fc87 	uxth.w	ip, r7
 8000d64:	fb00 441e 	mls	r4, r0, lr, r4
 8000d68:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d6c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d70:	45a1      	cmp	r9, r4
 8000d72:	fa02 f201 	lsl.w	r2, r2, r1
 8000d76:	d90a      	bls.n	8000d8e <__udivmoddi4+0x1a6>
 8000d78:	193c      	adds	r4, r7, r4
 8000d7a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000d7e:	f080 8084 	bcs.w	8000e8a <__udivmoddi4+0x2a2>
 8000d82:	45a1      	cmp	r9, r4
 8000d84:	f240 8081 	bls.w	8000e8a <__udivmoddi4+0x2a2>
 8000d88:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d8c:	443c      	add	r4, r7
 8000d8e:	eba4 0409 	sub.w	r4, r4, r9
 8000d92:	fa1f f983 	uxth.w	r9, r3
 8000d96:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d9a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d9e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000da2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da6:	45a4      	cmp	ip, r4
 8000da8:	d907      	bls.n	8000dba <__udivmoddi4+0x1d2>
 8000daa:	193c      	adds	r4, r7, r4
 8000dac:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000db0:	d267      	bcs.n	8000e82 <__udivmoddi4+0x29a>
 8000db2:	45a4      	cmp	ip, r4
 8000db4:	d965      	bls.n	8000e82 <__udivmoddi4+0x29a>
 8000db6:	3b02      	subs	r3, #2
 8000db8:	443c      	add	r4, r7
 8000dba:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dbe:	fba0 9302 	umull	r9, r3, r0, r2
 8000dc2:	eba4 040c 	sub.w	r4, r4, ip
 8000dc6:	429c      	cmp	r4, r3
 8000dc8:	46ce      	mov	lr, r9
 8000dca:	469c      	mov	ip, r3
 8000dcc:	d351      	bcc.n	8000e72 <__udivmoddi4+0x28a>
 8000dce:	d04e      	beq.n	8000e6e <__udivmoddi4+0x286>
 8000dd0:	b155      	cbz	r5, 8000de8 <__udivmoddi4+0x200>
 8000dd2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dd6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dda:	fa04 f606 	lsl.w	r6, r4, r6
 8000dde:	40cb      	lsrs	r3, r1
 8000de0:	431e      	orrs	r6, r3
 8000de2:	40cc      	lsrs	r4, r1
 8000de4:	e9c5 6400 	strd	r6, r4, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	e750      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000dec:	f1c2 0320 	rsb	r3, r2, #32
 8000df0:	fa20 f103 	lsr.w	r1, r0, r3
 8000df4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000df8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dfc:	4094      	lsls	r4, r2
 8000dfe:	430c      	orrs	r4, r1
 8000e00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e04:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e08:	fa1f f78c 	uxth.w	r7, ip
 8000e0c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e10:	fb08 3110 	mls	r1, r8, r0, r3
 8000e14:	0c23      	lsrs	r3, r4, #16
 8000e16:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e1a:	fb00 f107 	mul.w	r1, r0, r7
 8000e1e:	4299      	cmp	r1, r3
 8000e20:	d908      	bls.n	8000e34 <__udivmoddi4+0x24c>
 8000e22:	eb1c 0303 	adds.w	r3, ip, r3
 8000e26:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000e2a:	d22c      	bcs.n	8000e86 <__udivmoddi4+0x29e>
 8000e2c:	4299      	cmp	r1, r3
 8000e2e:	d92a      	bls.n	8000e86 <__udivmoddi4+0x29e>
 8000e30:	3802      	subs	r0, #2
 8000e32:	4463      	add	r3, ip
 8000e34:	1a5b      	subs	r3, r3, r1
 8000e36:	b2a4      	uxth	r4, r4
 8000e38:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e3c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e40:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e44:	fb01 f307 	mul.w	r3, r1, r7
 8000e48:	42a3      	cmp	r3, r4
 8000e4a:	d908      	bls.n	8000e5e <__udivmoddi4+0x276>
 8000e4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e50:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000e54:	d213      	bcs.n	8000e7e <__udivmoddi4+0x296>
 8000e56:	42a3      	cmp	r3, r4
 8000e58:	d911      	bls.n	8000e7e <__udivmoddi4+0x296>
 8000e5a:	3902      	subs	r1, #2
 8000e5c:	4464      	add	r4, ip
 8000e5e:	1ae4      	subs	r4, r4, r3
 8000e60:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e64:	e739      	b.n	8000cda <__udivmoddi4+0xf2>
 8000e66:	4604      	mov	r4, r0
 8000e68:	e6f0      	b.n	8000c4c <__udivmoddi4+0x64>
 8000e6a:	4608      	mov	r0, r1
 8000e6c:	e706      	b.n	8000c7c <__udivmoddi4+0x94>
 8000e6e:	45c8      	cmp	r8, r9
 8000e70:	d2ae      	bcs.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e72:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e76:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e7a:	3801      	subs	r0, #1
 8000e7c:	e7a8      	b.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e7e:	4631      	mov	r1, r6
 8000e80:	e7ed      	b.n	8000e5e <__udivmoddi4+0x276>
 8000e82:	4603      	mov	r3, r0
 8000e84:	e799      	b.n	8000dba <__udivmoddi4+0x1d2>
 8000e86:	4630      	mov	r0, r6
 8000e88:	e7d4      	b.n	8000e34 <__udivmoddi4+0x24c>
 8000e8a:	46d6      	mov	lr, sl
 8000e8c:	e77f      	b.n	8000d8e <__udivmoddi4+0x1a6>
 8000e8e:	4463      	add	r3, ip
 8000e90:	3802      	subs	r0, #2
 8000e92:	e74d      	b.n	8000d30 <__udivmoddi4+0x148>
 8000e94:	4606      	mov	r6, r0
 8000e96:	4623      	mov	r3, r4
 8000e98:	4608      	mov	r0, r1
 8000e9a:	e70f      	b.n	8000cbc <__udivmoddi4+0xd4>
 8000e9c:	3e02      	subs	r6, #2
 8000e9e:	4463      	add	r3, ip
 8000ea0:	e730      	b.n	8000d04 <__udivmoddi4+0x11c>
 8000ea2:	bf00      	nop

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <BH1750_Init>:

//
//	Initialization.
//
BH1750_STATUS BH1750_Init(I2C_HandleTypeDef *hi2c)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b082      	sub	sp, #8
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
	bh1750_i2c = hi2c;
 8000eb0:	4a0a      	ldr	r2, [pc, #40]	@ (8000edc <BH1750_Init+0x34>)
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	6013      	str	r3, [r2, #0]
	if(BH1750_OK == BH1750_Reset())
 8000eb6:	f000 f813 	bl	8000ee0 <BH1750_Reset>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d107      	bne.n	8000ed0 <BH1750_Init+0x28>
	{
		if(BH1750_OK == BH1750_SetMtreg(BH1750_DEFAULT_MTREG)) // Set default value;
 8000ec0:	2045      	movs	r0, #69	@ 0x45
 8000ec2:	f000 f859 	bl	8000f78 <BH1750_SetMtreg>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d101      	bne.n	8000ed0 <BH1750_Init+0x28>
			return BH1750_OK;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	e000      	b.n	8000ed2 <BH1750_Init+0x2a>
	}
	return BH1750_ERROR;
 8000ed0:	2301      	movs	r3, #1
}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	3708      	adds	r7, #8
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	20000294 	.word	0x20000294

08000ee0 <BH1750_Reset>:

//
//	Reset all registers to default value.
//
BH1750_STATUS BH1750_Reset(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b084      	sub	sp, #16
 8000ee4:	af02      	add	r7, sp, #8
	uint8_t tmp = 0x07;
 8000ee6:	2307      	movs	r3, #7
 8000ee8:	71fb      	strb	r3, [r7, #7]
	if(HAL_OK == HAL_I2C_Master_Transmit(bh1750_i2c, BH1750_ADDRESS, &tmp, 1, 10))
 8000eea:	4b09      	ldr	r3, [pc, #36]	@ (8000f10 <BH1750_Reset+0x30>)
 8000eec:	6818      	ldr	r0, [r3, #0]
 8000eee:	1dfa      	adds	r2, r7, #7
 8000ef0:	230a      	movs	r3, #10
 8000ef2:	9300      	str	r3, [sp, #0]
 8000ef4:	2301      	movs	r3, #1
 8000ef6:	2146      	movs	r1, #70	@ 0x46
 8000ef8:	f002 f880 	bl	8002ffc <HAL_I2C_Master_Transmit>
 8000efc:	4603      	mov	r3, r0
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d101      	bne.n	8000f06 <BH1750_Reset+0x26>
		return BH1750_OK;
 8000f02:	2300      	movs	r3, #0
 8000f04:	e000      	b.n	8000f08 <BH1750_Reset+0x28>

	return BH1750_ERROR;
 8000f06:	2301      	movs	r3, #1
}
 8000f08:	4618      	mov	r0, r3
 8000f0a:	3708      	adds	r7, #8
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	20000294 	.word	0x20000294

08000f14 <BH1750_SetMode>:

//
//	Set the mode of converting. Look into bh1750_mode enum.
//
BH1750_STATUS BH1750_SetMode(bh1750_mode Mode)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b084      	sub	sp, #16
 8000f18:	af02      	add	r7, sp, #8
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	71fb      	strb	r3, [r7, #7]
	if(!((Mode >> 4) || (Mode >> 5))) return BH1750_ERROR;
 8000f1e:	79fb      	ldrb	r3, [r7, #7]
 8000f20:	091b      	lsrs	r3, r3, #4
 8000f22:	b2db      	uxtb	r3, r3
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d106      	bne.n	8000f36 <BH1750_SetMode+0x22>
 8000f28:	79fb      	ldrb	r3, [r7, #7]
 8000f2a:	095b      	lsrs	r3, r3, #5
 8000f2c:	b2db      	uxtb	r3, r3
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d101      	bne.n	8000f36 <BH1750_SetMode+0x22>
 8000f32:	2301      	movs	r3, #1
 8000f34:	e018      	b.n	8000f68 <BH1750_SetMode+0x54>
	if((Mode & 0x0F) > 3) return BH1750_ERROR;
 8000f36:	79fb      	ldrb	r3, [r7, #7]
 8000f38:	f003 030c 	and.w	r3, r3, #12
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d001      	beq.n	8000f44 <BH1750_SetMode+0x30>
 8000f40:	2301      	movs	r3, #1
 8000f42:	e011      	b.n	8000f68 <BH1750_SetMode+0x54>

	Bh1750_Mode = Mode;
 8000f44:	79fa      	ldrb	r2, [r7, #7]
 8000f46:	4b0a      	ldr	r3, [pc, #40]	@ (8000f70 <BH1750_SetMode+0x5c>)
 8000f48:	701a      	strb	r2, [r3, #0]
	if(HAL_OK == HAL_I2C_Master_Transmit(bh1750_i2c, BH1750_ADDRESS, &Mode, 1, 10))
 8000f4a:	4b0a      	ldr	r3, [pc, #40]	@ (8000f74 <BH1750_SetMode+0x60>)
 8000f4c:	6818      	ldr	r0, [r3, #0]
 8000f4e:	1dfa      	adds	r2, r7, #7
 8000f50:	230a      	movs	r3, #10
 8000f52:	9300      	str	r3, [sp, #0]
 8000f54:	2301      	movs	r3, #1
 8000f56:	2146      	movs	r1, #70	@ 0x46
 8000f58:	f002 f850 	bl	8002ffc <HAL_I2C_Master_Transmit>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d101      	bne.n	8000f66 <BH1750_SetMode+0x52>
		return BH1750_OK;
 8000f62:	2300      	movs	r3, #0
 8000f64:	e000      	b.n	8000f68 <BH1750_SetMode+0x54>

	return BH1750_ERROR;
 8000f66:	2301      	movs	r3, #1
}
 8000f68:	4618      	mov	r0, r3
 8000f6a:	3708      	adds	r7, #8
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	20000298 	.word	0x20000298
 8000f74:	20000294 	.word	0x20000294

08000f78 <BH1750_SetMtreg>:

//
//	Set the Measurement Time register. It allows to increase or decrease the sensitivity.
//
BH1750_STATUS BH1750_SetMtreg(uint8_t Mtreg)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b086      	sub	sp, #24
 8000f7c:	af02      	add	r7, sp, #8
 8000f7e:	4603      	mov	r3, r0
 8000f80:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef retCode;
	if (Mtreg < 31 || Mtreg > 254) {
 8000f82:	79fb      	ldrb	r3, [r7, #7]
 8000f84:	2b1e      	cmp	r3, #30
 8000f86:	d902      	bls.n	8000f8e <BH1750_SetMtreg+0x16>
 8000f88:	79fb      	ldrb	r3, [r7, #7]
 8000f8a:	2bff      	cmp	r3, #255	@ 0xff
 8000f8c:	d101      	bne.n	8000f92 <BH1750_SetMtreg+0x1a>
		return BH1750_ERROR;
 8000f8e:	2301      	movs	r3, #1
 8000f90:	e037      	b.n	8001002 <BH1750_SetMtreg+0x8a>
	}

	Bh1750_Mtreg = Mtreg;
 8000f92:	4a1e      	ldr	r2, [pc, #120]	@ (800100c <BH1750_SetMtreg+0x94>)
 8000f94:	79fb      	ldrb	r3, [r7, #7]
 8000f96:	7013      	strb	r3, [r2, #0]

	uint8_t tmp[2];

	tmp[0] = (0x40 | (Mtreg >> 5));
 8000f98:	79fb      	ldrb	r3, [r7, #7]
 8000f9a:	095b      	lsrs	r3, r3, #5
 8000f9c:	b2db      	uxtb	r3, r3
 8000f9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000fa2:	b2db      	uxtb	r3, r3
 8000fa4:	733b      	strb	r3, [r7, #12]
	tmp[1] = (0x60 | (Mtreg & 0x1F));
 8000fa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000faa:	f003 031f 	and.w	r3, r3, #31
 8000fae:	b25b      	sxtb	r3, r3
 8000fb0:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8000fb4:	b25b      	sxtb	r3, r3
 8000fb6:	b2db      	uxtb	r3, r3
 8000fb8:	737b      	strb	r3, [r7, #13]

	retCode = HAL_I2C_Master_Transmit(bh1750_i2c, BH1750_ADDRESS, &tmp[0], 1, 10);
 8000fba:	4b15      	ldr	r3, [pc, #84]	@ (8001010 <BH1750_SetMtreg+0x98>)
 8000fbc:	6818      	ldr	r0, [r3, #0]
 8000fbe:	f107 020c 	add.w	r2, r7, #12
 8000fc2:	230a      	movs	r3, #10
 8000fc4:	9300      	str	r3, [sp, #0]
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	2146      	movs	r1, #70	@ 0x46
 8000fca:	f002 f817 	bl	8002ffc <HAL_I2C_Master_Transmit>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	73fb      	strb	r3, [r7, #15]
	if (HAL_OK != retCode) {
 8000fd2:	7bfb      	ldrb	r3, [r7, #15]
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d001      	beq.n	8000fdc <BH1750_SetMtreg+0x64>
		return BH1750_ERROR;
 8000fd8:	2301      	movs	r3, #1
 8000fda:	e012      	b.n	8001002 <BH1750_SetMtreg+0x8a>
	}

	retCode = HAL_I2C_Master_Transmit(bh1750_i2c, BH1750_ADDRESS, &tmp[1], 1, 10);
 8000fdc:	4b0c      	ldr	r3, [pc, #48]	@ (8001010 <BH1750_SetMtreg+0x98>)
 8000fde:	6818      	ldr	r0, [r3, #0]
 8000fe0:	f107 030c 	add.w	r3, r7, #12
 8000fe4:	1c5a      	adds	r2, r3, #1
 8000fe6:	230a      	movs	r3, #10
 8000fe8:	9300      	str	r3, [sp, #0]
 8000fea:	2301      	movs	r3, #1
 8000fec:	2146      	movs	r1, #70	@ 0x46
 8000fee:	f002 f805 	bl	8002ffc <HAL_I2C_Master_Transmit>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	73fb      	strb	r3, [r7, #15]
	if (HAL_OK == retCode) {
 8000ff6:	7bfb      	ldrb	r3, [r7, #15]
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d101      	bne.n	8001000 <BH1750_SetMtreg+0x88>
		return BH1750_OK;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	e000      	b.n	8001002 <BH1750_SetMtreg+0x8a>
	}

	return BH1750_ERROR;
 8001000:	2301      	movs	r3, #1
}
 8001002:	4618      	mov	r0, r3
 8001004:	3710      	adds	r7, #16
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	20000299 	.word	0x20000299
 8001010:	20000294 	.word	0x20000294

08001014 <BH1750_ReadLight>:

//
//	Read the converted value and calculate the result.
//
BH1750_STATUS BH1750_ReadLight(float *Result)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b086      	sub	sp, #24
 8001018:	af02      	add	r7, sp, #8
 800101a:	6078      	str	r0, [r7, #4]
	float result;
	uint8_t tmp[2];

	if(HAL_OK == HAL_I2C_Master_Receive(bh1750_i2c, BH1750_ADDRESS, tmp, 2, 10))
 800101c:	4b25      	ldr	r3, [pc, #148]	@ (80010b4 <BH1750_ReadLight+0xa0>)
 800101e:	6818      	ldr	r0, [r3, #0]
 8001020:	f107 0208 	add.w	r2, r7, #8
 8001024:	230a      	movs	r3, #10
 8001026:	9300      	str	r3, [sp, #0]
 8001028:	2302      	movs	r3, #2
 800102a:	2146      	movs	r1, #70	@ 0x46
 800102c:	f002 f8e4 	bl	80031f8 <HAL_I2C_Master_Receive>
 8001030:	4603      	mov	r3, r0
 8001032:	2b00      	cmp	r3, #0
 8001034:	d138      	bne.n	80010a8 <BH1750_ReadLight+0x94>
	{
		result = (tmp[0] << 8) | (tmp[1]);
 8001036:	7a3b      	ldrb	r3, [r7, #8]
 8001038:	021b      	lsls	r3, r3, #8
 800103a:	7a7a      	ldrb	r2, [r7, #9]
 800103c:	4313      	orrs	r3, r2
 800103e:	ee07 3a90 	vmov	s15, r3
 8001042:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001046:	edc7 7a03 	vstr	s15, [r7, #12]

		if(Bh1750_Mtreg != BH1750_DEFAULT_MTREG)
 800104a:	4b1b      	ldr	r3, [pc, #108]	@ (80010b8 <BH1750_ReadLight+0xa4>)
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	2b45      	cmp	r3, #69	@ 0x45
 8001050:	d00f      	beq.n	8001072 <BH1750_ReadLight+0x5e>
		{
			result *= (float)((uint8_t)BH1750_DEFAULT_MTREG/(float)Bh1750_Mtreg);
 8001052:	4b19      	ldr	r3, [pc, #100]	@ (80010b8 <BH1750_ReadLight+0xa4>)
 8001054:	781b      	ldrb	r3, [r3, #0]
 8001056:	ee07 3a90 	vmov	s15, r3
 800105a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800105e:	eddf 6a17 	vldr	s13, [pc, #92]	@ 80010bc <BH1750_ReadLight+0xa8>
 8001062:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001066:	ed97 7a03 	vldr	s14, [r7, #12]
 800106a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800106e:	edc7 7a03 	vstr	s15, [r7, #12]
		}

		if(Bh1750_Mode == ONETIME_HIGH_RES_MODE_2 || Bh1750_Mode == CONTINUOUS_HIGH_RES_MODE_2)
 8001072:	4b13      	ldr	r3, [pc, #76]	@ (80010c0 <BH1750_ReadLight+0xac>)
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	2b21      	cmp	r3, #33	@ 0x21
 8001078:	d003      	beq.n	8001082 <BH1750_ReadLight+0x6e>
 800107a:	4b11      	ldr	r3, [pc, #68]	@ (80010c0 <BH1750_ReadLight+0xac>)
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	2b11      	cmp	r3, #17
 8001080:	d107      	bne.n	8001092 <BH1750_ReadLight+0x7e>
		{
			result /= 2.0;
 8001082:	ed97 7a03 	vldr	s14, [r7, #12]
 8001086:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800108a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800108e:	edc7 7a03 	vstr	s15, [r7, #12]
		}

		*Result = result / (float)BH1750_CONVERSION_FACTOR;
 8001092:	ed97 7a03 	vldr	s14, [r7, #12]
 8001096:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 80010c4 <BH1750_ReadLight+0xb0>
 800109a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	edc3 7a00 	vstr	s15, [r3]
		return BH1750_OK;
 80010a4:	2300      	movs	r3, #0
 80010a6:	e000      	b.n	80010aa <BH1750_ReadLight+0x96>
	}
	return BH1750_ERROR;
 80010a8:	2301      	movs	r3, #1
}
 80010aa:	4618      	mov	r0, r3
 80010ac:	3710      	adds	r7, #16
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	20000294 	.word	0x20000294
 80010b8:	20000299 	.word	0x20000299
 80010bc:	428a0000 	.word	0x428a0000
 80010c0:	20000298 	.word	0x20000298
 80010c4:	3f99999a 	.word	0x3f99999a

080010c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010c8:	b590      	push	{r4, r7, lr}
 80010ca:	b08f      	sub	sp, #60	@ 0x3c
 80010cc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010ce:	f001 fb0b 	bl	80026e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010d2:	f000 f8fb 	bl	80012cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010d6:	f000 fa5b 	bl	8001590 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80010da:	f000 fa2f 	bl	800153c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80010de:	f000 f95d 	bl	800139c <MX_I2C1_Init>
  MX_I2C2_Init();
 80010e2:	f000 f989 	bl	80013f8 <MX_I2C2_Init>
  MX_TIM1_Init();
 80010e6:	f000 f9b5 	bl	8001454 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  while (MPU6050_Init(&hi2c1) == 1);
 80010ea:	bf00      	nop
 80010ec:	4867      	ldr	r0, [pc, #412]	@ (800128c <main+0x1c4>)
 80010ee:	f000 fac5 	bl	800167c <MPU6050_Init>
 80010f2:	4603      	mov	r3, r0
 80010f4:	2b01      	cmp	r3, #1
 80010f6:	d0f9      	beq.n	80010ec <main+0x24>

  BH1750_Init(&hi2c2);
 80010f8:	4865      	ldr	r0, [pc, #404]	@ (8001290 <main+0x1c8>)
 80010fa:	f7ff fed5 	bl	8000ea8 <BH1750_Init>
  BH1750_SetMode(CONTINUOUS_HIGH_RES_MODE_2);
 80010fe:	2011      	movs	r0, #17
 8001100:	f7ff ff08 	bl	8000f14 <BH1750_SetMode>

  sr04.trig_port = GPIOA;
 8001104:	4b63      	ldr	r3, [pc, #396]	@ (8001294 <main+0x1cc>)
 8001106:	4a64      	ldr	r2, [pc, #400]	@ (8001298 <main+0x1d0>)
 8001108:	601a      	str	r2, [r3, #0]
  sr04.trig_pin = GPIO_PIN_9;
 800110a:	4b62      	ldr	r3, [pc, #392]	@ (8001294 <main+0x1cc>)
 800110c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001110:	809a      	strh	r2, [r3, #4]
  sr04.echo_htim = &htim1;
 8001112:	4b60      	ldr	r3, [pc, #384]	@ (8001294 <main+0x1cc>)
 8001114:	4a61      	ldr	r2, [pc, #388]	@ (800129c <main+0x1d4>)
 8001116:	609a      	str	r2, [r3, #8]
  sr04.echo_channel = TIM_CHANNEL_1;
 8001118:	4b5e      	ldr	r3, [pc, #376]	@ (8001294 <main+0x1cc>)
 800111a:	2200      	movs	r2, #0
 800111c:	819a      	strh	r2, [r3, #12]
  sr04_init(&sr04);
 800111e:	485d      	ldr	r0, [pc, #372]	@ (8001294 <main+0x1cc>)
 8001120:	f000 fe47 	bl	8001db2 <sr04_init>
  uint8_t size;

  while (1)
  {
	  // ACCLE/GYRO
	  MPU6050_Read_All(&hi2c1, &MPU6050);
 8001124:	495e      	ldr	r1, [pc, #376]	@ (80012a0 <main+0x1d8>)
 8001126:	4859      	ldr	r0, [pc, #356]	@ (800128c <main+0x1c4>)
 8001128:	f000 fb02 	bl	8001730 <MPU6050_Read_All>
	  size = sprintf(buffer, "Acc/Grypo: %f %f\r\n", MPU6050.KalmanAngleX, MPU6050.KalmanAngleY);
 800112c:	4b5c      	ldr	r3, [pc, #368]	@ (80012a0 <main+0x1d8>)
 800112e:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 8001132:	4b5b      	ldr	r3, [pc, #364]	@ (80012a0 <main+0x1d8>)
 8001134:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 8001138:	1d3c      	adds	r4, r7, #4
 800113a:	e9cd 2300 	strd	r2, r3, [sp]
 800113e:	4602      	mov	r2, r0
 8001140:	460b      	mov	r3, r1
 8001142:	4958      	ldr	r1, [pc, #352]	@ (80012a4 <main+0x1dc>)
 8001144:	4620      	mov	r0, r4
 8001146:	f005 ff4d 	bl	8006fe4 <siprintf>
 800114a:	4603      	mov	r3, r0
 800114c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	  HAL_UART_Transmit(&huart2, (uint8_t*)buffer, size, 100);
 8001150:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001154:	b29a      	uxth	r2, r3
 8001156:	1d39      	adds	r1, r7, #4
 8001158:	2364      	movs	r3, #100	@ 0x64
 800115a:	4853      	ldr	r0, [pc, #332]	@ (80012a8 <main+0x1e0>)
 800115c:	f004 ff2e 	bl	8005fbc <HAL_UART_Transmit>


	  sr04_trigger(&sr04);
 8001160:	484c      	ldr	r0, [pc, #304]	@ (8001294 <main+0x1cc>)
 8001162:	f000 feac 	bl	8001ebe <sr04_trigger>
	  size = sprintf(buffer, "Distance: %d\n\r", sr04.distance);
 8001166:	4b4b      	ldr	r3, [pc, #300]	@ (8001294 <main+0x1cc>)
 8001168:	699a      	ldr	r2, [r3, #24]
 800116a:	1d3b      	adds	r3, r7, #4
 800116c:	494f      	ldr	r1, [pc, #316]	@ (80012ac <main+0x1e4>)
 800116e:	4618      	mov	r0, r3
 8001170:	f005 ff38 	bl	8006fe4 <siprintf>
 8001174:	4603      	mov	r3, r0
 8001176:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	  HAL_UART_Transmit(&huart2, (uint8_t*)buffer, size, 100);
 800117a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800117e:	b29a      	uxth	r2, r3
 8001180:	1d39      	adds	r1, r7, #4
 8001182:	2364      	movs	r3, #100	@ 0x64
 8001184:	4848      	ldr	r0, [pc, #288]	@ (80012a8 <main+0x1e0>)
 8001186:	f004 ff19 	bl	8005fbc <HAL_UART_Transmit>


	  // LUX
	  if(BH1750_OK == BH1750_ReadLight(&BH1750_lux))
 800118a:	4849      	ldr	r0, [pc, #292]	@ (80012b0 <main+0x1e8>)
 800118c:	f7ff ff42 	bl	8001014 <BH1750_ReadLight>
 8001190:	4603      	mov	r3, r0
 8001192:	2b00      	cmp	r3, #0
 8001194:	d116      	bne.n	80011c4 <main+0xfc>
	  {
		  size = sprintf(buffer, "BH1750: %.2f\n\r", BH1750_lux);
 8001196:	4b46      	ldr	r3, [pc, #280]	@ (80012b0 <main+0x1e8>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	4618      	mov	r0, r3
 800119c:	f7ff f9dc 	bl	8000558 <__aeabi_f2d>
 80011a0:	4602      	mov	r2, r0
 80011a2:	460b      	mov	r3, r1
 80011a4:	1d38      	adds	r0, r7, #4
 80011a6:	4943      	ldr	r1, [pc, #268]	@ (80012b4 <main+0x1ec>)
 80011a8:	f005 ff1c 	bl	8006fe4 <siprintf>
 80011ac:	4603      	mov	r3, r0
 80011ae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	  	  HAL_UART_Transmit(&huart2, (uint8_t*)buffer, size, 100);
 80011b2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80011b6:	b29a      	uxth	r2, r3
 80011b8:	1d39      	adds	r1, r7, #4
 80011ba:	2364      	movs	r3, #100	@ 0x64
 80011bc:	483a      	ldr	r0, [pc, #232]	@ (80012a8 <main+0x1e0>)
 80011be:	f004 fefd 	bl	8005fbc <HAL_UART_Transmit>
 80011c2:	e00f      	b.n	80011e4 <main+0x11c>
	  } else {
	      size = sprintf(buffer, "ERROR\r\n");
 80011c4:	1d3b      	adds	r3, r7, #4
 80011c6:	493c      	ldr	r1, [pc, #240]	@ (80012b8 <main+0x1f0>)
 80011c8:	4618      	mov	r0, r3
 80011ca:	f005 ff0b 	bl	8006fe4 <siprintf>
 80011ce:	4603      	mov	r3, r0
 80011d0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	  	  HAL_UART_Transmit(&huart2, (uint8_t*)buffer, size, 100);
 80011d4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80011d8:	b29a      	uxth	r2, r3
 80011da:	1d39      	adds	r1, r7, #4
 80011dc:	2364      	movs	r3, #100	@ 0x64
 80011de:	4832      	ldr	r0, [pc, #200]	@ (80012a8 <main+0x1e0>)
 80011e0:	f004 feec 	bl	8005fbc <HAL_UART_Transmit>
	  }



	  if(BH1750_lux < 50){
 80011e4:	4b32      	ldr	r3, [pc, #200]	@ (80012b0 <main+0x1e8>)
 80011e6:	edd3 7a00 	vldr	s15, [r3]
 80011ea:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 80012bc <main+0x1f4>
 80011ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011f6:	d505      	bpl.n	8001204 <main+0x13c>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80011f8:	2201      	movs	r2, #1
 80011fa:	2110      	movs	r1, #16
 80011fc:	4826      	ldr	r0, [pc, #152]	@ (8001298 <main+0x1d0>)
 80011fe:	f001 fd9f 	bl	8002d40 <HAL_GPIO_WritePin>
 8001202:	e004      	b.n	800120e <main+0x146>
	  }
	  else{
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001204:	2200      	movs	r2, #0
 8001206:	2110      	movs	r1, #16
 8001208:	4823      	ldr	r0, [pc, #140]	@ (8001298 <main+0x1d0>)
 800120a:	f001 fd99 	bl	8002d40 <HAL_GPIO_WritePin>
	  }

	  if (MPU6050.KalmanAngleX > 35 || MPU6050.KalmanAngleX < -35 || sr04.distance < 100) {
 800120e:	4b24      	ldr	r3, [pc, #144]	@ (80012a0 <main+0x1d8>)
 8001210:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 8001214:	f04f 0200 	mov.w	r2, #0
 8001218:	4b29      	ldr	r3, [pc, #164]	@ (80012c0 <main+0x1f8>)
 800121a:	f7ff fc85 	bl	8000b28 <__aeabi_dcmpgt>
 800121e:	4603      	mov	r3, r0
 8001220:	2b00      	cmp	r3, #0
 8001222:	d10e      	bne.n	8001242 <main+0x17a>
 8001224:	4b1e      	ldr	r3, [pc, #120]	@ (80012a0 <main+0x1d8>)
 8001226:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 800122a:	f04f 0200 	mov.w	r2, #0
 800122e:	4b25      	ldr	r3, [pc, #148]	@ (80012c4 <main+0x1fc>)
 8001230:	f7ff fc5c 	bl	8000aec <__aeabi_dcmplt>
 8001234:	4603      	mov	r3, r0
 8001236:	2b00      	cmp	r3, #0
 8001238:	d103      	bne.n	8001242 <main+0x17a>
 800123a:	4b16      	ldr	r3, [pc, #88]	@ (8001294 <main+0x1cc>)
 800123c:	699b      	ldr	r3, [r3, #24]
 800123e:	2b63      	cmp	r3, #99	@ 0x63
 8001240:	d81e      	bhi.n	8001280 <main+0x1b8>
		  size = sprintf(buffer, "BANGGG", BH1750_lux);
 8001242:	4b1b      	ldr	r3, [pc, #108]	@ (80012b0 <main+0x1e8>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	4618      	mov	r0, r3
 8001248:	f7ff f986 	bl	8000558 <__aeabi_f2d>
 800124c:	4602      	mov	r2, r0
 800124e:	460b      	mov	r3, r1
 8001250:	1d38      	adds	r0, r7, #4
 8001252:	491d      	ldr	r1, [pc, #116]	@ (80012c8 <main+0x200>)
 8001254:	f005 fec6 	bl	8006fe4 <siprintf>
 8001258:	4603      	mov	r3, r0
 800125a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		  HAL_UART_Transmit(&huart2, (uint8_t*)buffer, size, 100);
 800125e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001262:	b29a      	uxth	r2, r3
 8001264:	1d39      	adds	r1, r7, #4
 8001266:	2364      	movs	r3, #100	@ 0x64
 8001268:	480f      	ldr	r0, [pc, #60]	@ (80012a8 <main+0x1e0>)
 800126a:	f004 fea7 	bl	8005fbc <HAL_UART_Transmit>

		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 800126e:	2201      	movs	r2, #1
 8001270:	2140      	movs	r1, #64	@ 0x40
 8001272:	4809      	ldr	r0, [pc, #36]	@ (8001298 <main+0x1d0>)
 8001274:	f001 fd64 	bl	8002d40 <HAL_GPIO_WritePin>
		  HAL_Delay(10);
 8001278:	200a      	movs	r0, #10
 800127a:	f001 faa7 	bl	80027cc <HAL_Delay>
 800127e:	e004      	b.n	800128a <main+0x1c2>
	  } else {
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8001280:	2200      	movs	r2, #0
 8001282:	2140      	movs	r1, #64	@ 0x40
 8001284:	4804      	ldr	r0, [pc, #16]	@ (8001298 <main+0x1d0>)
 8001286:	f001 fd5b 	bl	8002d40 <HAL_GPIO_WritePin>
	  MPU6050_Read_All(&hi2c1, &MPU6050);
 800128a:	e74b      	b.n	8001124 <main+0x5c>
 800128c:	2000029c 	.word	0x2000029c
 8001290:	200002f0 	.word	0x200002f0
 8001294:	20000434 	.word	0x20000434
 8001298:	40020000 	.word	0x40020000
 800129c:	20000344 	.word	0x20000344
 80012a0:	200003d8 	.word	0x200003d8
 80012a4:	08009ac0 	.word	0x08009ac0
 80012a8:	2000038c 	.word	0x2000038c
 80012ac:	08009ad4 	.word	0x08009ad4
 80012b0:	20000430 	.word	0x20000430
 80012b4:	08009ae4 	.word	0x08009ae4
 80012b8:	08009af4 	.word	0x08009af4
 80012bc:	42480000 	.word	0x42480000
 80012c0:	40418000 	.word	0x40418000
 80012c4:	c0418000 	.word	0xc0418000
 80012c8:	08009afc 	.word	0x08009afc

080012cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b094      	sub	sp, #80	@ 0x50
 80012d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012d2:	f107 0320 	add.w	r3, r7, #32
 80012d6:	2230      	movs	r2, #48	@ 0x30
 80012d8:	2100      	movs	r1, #0
 80012da:	4618      	mov	r0, r3
 80012dc:	f005 ff64 	bl	80071a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012e0:	f107 030c 	add.w	r3, r7, #12
 80012e4:	2200      	movs	r2, #0
 80012e6:	601a      	str	r2, [r3, #0]
 80012e8:	605a      	str	r2, [r3, #4]
 80012ea:	609a      	str	r2, [r3, #8]
 80012ec:	60da      	str	r2, [r3, #12]
 80012ee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80012f0:	2300      	movs	r3, #0
 80012f2:	60bb      	str	r3, [r7, #8]
 80012f4:	4b27      	ldr	r3, [pc, #156]	@ (8001394 <SystemClock_Config+0xc8>)
 80012f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012f8:	4a26      	ldr	r2, [pc, #152]	@ (8001394 <SystemClock_Config+0xc8>)
 80012fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012fe:	6413      	str	r3, [r2, #64]	@ 0x40
 8001300:	4b24      	ldr	r3, [pc, #144]	@ (8001394 <SystemClock_Config+0xc8>)
 8001302:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001304:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001308:	60bb      	str	r3, [r7, #8]
 800130a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800130c:	2300      	movs	r3, #0
 800130e:	607b      	str	r3, [r7, #4]
 8001310:	4b21      	ldr	r3, [pc, #132]	@ (8001398 <SystemClock_Config+0xcc>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	4a20      	ldr	r2, [pc, #128]	@ (8001398 <SystemClock_Config+0xcc>)
 8001316:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800131a:	6013      	str	r3, [r2, #0]
 800131c:	4b1e      	ldr	r3, [pc, #120]	@ (8001398 <SystemClock_Config+0xcc>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001324:	607b      	str	r3, [r7, #4]
 8001326:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001328:	2302      	movs	r3, #2
 800132a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800132c:	2301      	movs	r3, #1
 800132e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001330:	2310      	movs	r3, #16
 8001332:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001334:	2302      	movs	r3, #2
 8001336:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001338:	2300      	movs	r3, #0
 800133a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800133c:	2308      	movs	r3, #8
 800133e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8001340:	2354      	movs	r3, #84	@ 0x54
 8001342:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001344:	2302      	movs	r3, #2
 8001346:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001348:	2304      	movs	r3, #4
 800134a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800134c:	f107 0320 	add.w	r3, r7, #32
 8001350:	4618      	mov	r0, r3
 8001352:	f003 f9b3 	bl	80046bc <HAL_RCC_OscConfig>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d001      	beq.n	8001360 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800135c:	f000 f988 	bl	8001670 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001360:	230f      	movs	r3, #15
 8001362:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001364:	2302      	movs	r3, #2
 8001366:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001368:	2300      	movs	r3, #0
 800136a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800136c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001370:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001372:	2300      	movs	r3, #0
 8001374:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001376:	f107 030c 	add.w	r3, r7, #12
 800137a:	2102      	movs	r1, #2
 800137c:	4618      	mov	r0, r3
 800137e:	f003 fc15 	bl	8004bac <HAL_RCC_ClockConfig>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	d001      	beq.n	800138c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001388:	f000 f972 	bl	8001670 <Error_Handler>
  }
}
 800138c:	bf00      	nop
 800138e:	3750      	adds	r7, #80	@ 0x50
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}
 8001394:	40023800 	.word	0x40023800
 8001398:	40007000 	.word	0x40007000

0800139c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013a0:	4b12      	ldr	r3, [pc, #72]	@ (80013ec <MX_I2C1_Init+0x50>)
 80013a2:	4a13      	ldr	r2, [pc, #76]	@ (80013f0 <MX_I2C1_Init+0x54>)
 80013a4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80013a6:	4b11      	ldr	r3, [pc, #68]	@ (80013ec <MX_I2C1_Init+0x50>)
 80013a8:	4a12      	ldr	r2, [pc, #72]	@ (80013f4 <MX_I2C1_Init+0x58>)
 80013aa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80013ac:	4b0f      	ldr	r3, [pc, #60]	@ (80013ec <MX_I2C1_Init+0x50>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80013b2:	4b0e      	ldr	r3, [pc, #56]	@ (80013ec <MX_I2C1_Init+0x50>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013b8:	4b0c      	ldr	r3, [pc, #48]	@ (80013ec <MX_I2C1_Init+0x50>)
 80013ba:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80013be:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013c0:	4b0a      	ldr	r3, [pc, #40]	@ (80013ec <MX_I2C1_Init+0x50>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80013c6:	4b09      	ldr	r3, [pc, #36]	@ (80013ec <MX_I2C1_Init+0x50>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013cc:	4b07      	ldr	r3, [pc, #28]	@ (80013ec <MX_I2C1_Init+0x50>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013d2:	4b06      	ldr	r3, [pc, #24]	@ (80013ec <MX_I2C1_Init+0x50>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80013d8:	4804      	ldr	r0, [pc, #16]	@ (80013ec <MX_I2C1_Init+0x50>)
 80013da:	f001 fccb 	bl	8002d74 <HAL_I2C_Init>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80013e4:	f000 f944 	bl	8001670 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80013e8:	bf00      	nop
 80013ea:	bd80      	pop	{r7, pc}
 80013ec:	2000029c 	.word	0x2000029c
 80013f0:	40005400 	.word	0x40005400
 80013f4:	00061a80 	.word	0x00061a80

080013f8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80013fc:	4b12      	ldr	r3, [pc, #72]	@ (8001448 <MX_I2C2_Init+0x50>)
 80013fe:	4a13      	ldr	r2, [pc, #76]	@ (800144c <MX_I2C2_Init+0x54>)
 8001400:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001402:	4b11      	ldr	r3, [pc, #68]	@ (8001448 <MX_I2C2_Init+0x50>)
 8001404:	4a12      	ldr	r2, [pc, #72]	@ (8001450 <MX_I2C2_Init+0x58>)
 8001406:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001408:	4b0f      	ldr	r3, [pc, #60]	@ (8001448 <MX_I2C2_Init+0x50>)
 800140a:	2200      	movs	r2, #0
 800140c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800140e:	4b0e      	ldr	r3, [pc, #56]	@ (8001448 <MX_I2C2_Init+0x50>)
 8001410:	2200      	movs	r2, #0
 8001412:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001414:	4b0c      	ldr	r3, [pc, #48]	@ (8001448 <MX_I2C2_Init+0x50>)
 8001416:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800141a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800141c:	4b0a      	ldr	r3, [pc, #40]	@ (8001448 <MX_I2C2_Init+0x50>)
 800141e:	2200      	movs	r2, #0
 8001420:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001422:	4b09      	ldr	r3, [pc, #36]	@ (8001448 <MX_I2C2_Init+0x50>)
 8001424:	2200      	movs	r2, #0
 8001426:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001428:	4b07      	ldr	r3, [pc, #28]	@ (8001448 <MX_I2C2_Init+0x50>)
 800142a:	2200      	movs	r2, #0
 800142c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800142e:	4b06      	ldr	r3, [pc, #24]	@ (8001448 <MX_I2C2_Init+0x50>)
 8001430:	2200      	movs	r2, #0
 8001432:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001434:	4804      	ldr	r0, [pc, #16]	@ (8001448 <MX_I2C2_Init+0x50>)
 8001436:	f001 fc9d 	bl	8002d74 <HAL_I2C_Init>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d001      	beq.n	8001444 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001440:	f000 f916 	bl	8001670 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001444:	bf00      	nop
 8001446:	bd80      	pop	{r7, pc}
 8001448:	200002f0 	.word	0x200002f0
 800144c:	40005800 	.word	0x40005800
 8001450:	000186a0 	.word	0x000186a0

08001454 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b08a      	sub	sp, #40	@ 0x28
 8001458:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800145a:	f107 0318 	add.w	r3, r7, #24
 800145e:	2200      	movs	r2, #0
 8001460:	601a      	str	r2, [r3, #0]
 8001462:	605a      	str	r2, [r3, #4]
 8001464:	609a      	str	r2, [r3, #8]
 8001466:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001468:	f107 0310 	add.w	r3, r7, #16
 800146c:	2200      	movs	r2, #0
 800146e:	601a      	str	r2, [r3, #0]
 8001470:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001472:	463b      	mov	r3, r7
 8001474:	2200      	movs	r2, #0
 8001476:	601a      	str	r2, [r3, #0]
 8001478:	605a      	str	r2, [r3, #4]
 800147a:	609a      	str	r2, [r3, #8]
 800147c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800147e:	4b2d      	ldr	r3, [pc, #180]	@ (8001534 <MX_TIM1_Init+0xe0>)
 8001480:	4a2d      	ldr	r2, [pc, #180]	@ (8001538 <MX_TIM1_Init+0xe4>)
 8001482:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72;
 8001484:	4b2b      	ldr	r3, [pc, #172]	@ (8001534 <MX_TIM1_Init+0xe0>)
 8001486:	2248      	movs	r2, #72	@ 0x48
 8001488:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800148a:	4b2a      	ldr	r3, [pc, #168]	@ (8001534 <MX_TIM1_Init+0xe0>)
 800148c:	2200      	movs	r2, #0
 800148e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001490:	4b28      	ldr	r3, [pc, #160]	@ (8001534 <MX_TIM1_Init+0xe0>)
 8001492:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001496:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001498:	4b26      	ldr	r3, [pc, #152]	@ (8001534 <MX_TIM1_Init+0xe0>)
 800149a:	2200      	movs	r2, #0
 800149c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800149e:	4b25      	ldr	r3, [pc, #148]	@ (8001534 <MX_TIM1_Init+0xe0>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014a4:	4b23      	ldr	r3, [pc, #140]	@ (8001534 <MX_TIM1_Init+0xe0>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80014aa:	4822      	ldr	r0, [pc, #136]	@ (8001534 <MX_TIM1_Init+0xe0>)
 80014ac:	f003 fd9e 	bl	8004fec <HAL_TIM_Base_Init>
 80014b0:	4603      	mov	r3, r0
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d001      	beq.n	80014ba <MX_TIM1_Init+0x66>
  {
    Error_Handler();
 80014b6:	f000 f8db 	bl	8001670 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014be:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80014c0:	f107 0318 	add.w	r3, r7, #24
 80014c4:	4619      	mov	r1, r3
 80014c6:	481b      	ldr	r0, [pc, #108]	@ (8001534 <MX_TIM1_Init+0xe0>)
 80014c8:	f004 f942 	bl	8005750 <HAL_TIM_ConfigClockSource>
 80014cc:	4603      	mov	r3, r0
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d001      	beq.n	80014d6 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 80014d2:	f000 f8cd 	bl	8001670 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 80014d6:	4817      	ldr	r0, [pc, #92]	@ (8001534 <MX_TIM1_Init+0xe0>)
 80014d8:	f003 fe3a 	bl	8005150 <HAL_TIM_IC_Init>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d001      	beq.n	80014e6 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 80014e2:	f000 f8c5 	bl	8001670 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014e6:	2300      	movs	r3, #0
 80014e8:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014ea:	2300      	movs	r3, #0
 80014ec:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80014ee:	f107 0310 	add.w	r3, r7, #16
 80014f2:	4619      	mov	r1, r3
 80014f4:	480f      	ldr	r0, [pc, #60]	@ (8001534 <MX_TIM1_Init+0xe0>)
 80014f6:	f004 fc8f 	bl	8005e18 <HAL_TIMEx_MasterConfigSynchronization>
 80014fa:	4603      	mov	r3, r0
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d001      	beq.n	8001504 <MX_TIM1_Init+0xb0>
  {
    Error_Handler();
 8001500:	f000 f8b6 	bl	8001670 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001504:	2300      	movs	r3, #0
 8001506:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001508:	2301      	movs	r3, #1
 800150a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800150c:	2300      	movs	r3, #0
 800150e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001510:	2300      	movs	r3, #0
 8001512:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001514:	463b      	mov	r3, r7
 8001516:	2200      	movs	r2, #0
 8001518:	4619      	mov	r1, r3
 800151a:	4806      	ldr	r0, [pc, #24]	@ (8001534 <MX_TIM1_Init+0xe0>)
 800151c:	f004 f87c 	bl	8005618 <HAL_TIM_IC_ConfigChannel>
 8001520:	4603      	mov	r3, r0
 8001522:	2b00      	cmp	r3, #0
 8001524:	d001      	beq.n	800152a <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8001526:	f000 f8a3 	bl	8001670 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800152a:	bf00      	nop
 800152c:	3728      	adds	r7, #40	@ 0x28
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	20000344 	.word	0x20000344
 8001538:	40010000 	.word	0x40010000

0800153c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001540:	4b11      	ldr	r3, [pc, #68]	@ (8001588 <MX_USART2_UART_Init+0x4c>)
 8001542:	4a12      	ldr	r2, [pc, #72]	@ (800158c <MX_USART2_UART_Init+0x50>)
 8001544:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001546:	4b10      	ldr	r3, [pc, #64]	@ (8001588 <MX_USART2_UART_Init+0x4c>)
 8001548:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800154c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800154e:	4b0e      	ldr	r3, [pc, #56]	@ (8001588 <MX_USART2_UART_Init+0x4c>)
 8001550:	2200      	movs	r2, #0
 8001552:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001554:	4b0c      	ldr	r3, [pc, #48]	@ (8001588 <MX_USART2_UART_Init+0x4c>)
 8001556:	2200      	movs	r2, #0
 8001558:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800155a:	4b0b      	ldr	r3, [pc, #44]	@ (8001588 <MX_USART2_UART_Init+0x4c>)
 800155c:	2200      	movs	r2, #0
 800155e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001560:	4b09      	ldr	r3, [pc, #36]	@ (8001588 <MX_USART2_UART_Init+0x4c>)
 8001562:	220c      	movs	r2, #12
 8001564:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001566:	4b08      	ldr	r3, [pc, #32]	@ (8001588 <MX_USART2_UART_Init+0x4c>)
 8001568:	2200      	movs	r2, #0
 800156a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800156c:	4b06      	ldr	r3, [pc, #24]	@ (8001588 <MX_USART2_UART_Init+0x4c>)
 800156e:	2200      	movs	r2, #0
 8001570:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001572:	4805      	ldr	r0, [pc, #20]	@ (8001588 <MX_USART2_UART_Init+0x4c>)
 8001574:	f004 fcd2 	bl	8005f1c <HAL_UART_Init>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d001      	beq.n	8001582 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800157e:	f000 f877 	bl	8001670 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001582:	bf00      	nop
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	2000038c 	.word	0x2000038c
 800158c:	40004400 	.word	0x40004400

08001590 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b08a      	sub	sp, #40	@ 0x28
 8001594:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001596:	f107 0314 	add.w	r3, r7, #20
 800159a:	2200      	movs	r2, #0
 800159c:	601a      	str	r2, [r3, #0]
 800159e:	605a      	str	r2, [r3, #4]
 80015a0:	609a      	str	r2, [r3, #8]
 80015a2:	60da      	str	r2, [r3, #12]
 80015a4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015a6:	2300      	movs	r3, #0
 80015a8:	613b      	str	r3, [r7, #16]
 80015aa:	4b2e      	ldr	r3, [pc, #184]	@ (8001664 <MX_GPIO_Init+0xd4>)
 80015ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ae:	4a2d      	ldr	r2, [pc, #180]	@ (8001664 <MX_GPIO_Init+0xd4>)
 80015b0:	f043 0304 	orr.w	r3, r3, #4
 80015b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80015b6:	4b2b      	ldr	r3, [pc, #172]	@ (8001664 <MX_GPIO_Init+0xd4>)
 80015b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ba:	f003 0304 	and.w	r3, r3, #4
 80015be:	613b      	str	r3, [r7, #16]
 80015c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80015c2:	2300      	movs	r3, #0
 80015c4:	60fb      	str	r3, [r7, #12]
 80015c6:	4b27      	ldr	r3, [pc, #156]	@ (8001664 <MX_GPIO_Init+0xd4>)
 80015c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ca:	4a26      	ldr	r2, [pc, #152]	@ (8001664 <MX_GPIO_Init+0xd4>)
 80015cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80015d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015d2:	4b24      	ldr	r3, [pc, #144]	@ (8001664 <MX_GPIO_Init+0xd4>)
 80015d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80015da:	60fb      	str	r3, [r7, #12]
 80015dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015de:	2300      	movs	r3, #0
 80015e0:	60bb      	str	r3, [r7, #8]
 80015e2:	4b20      	ldr	r3, [pc, #128]	@ (8001664 <MX_GPIO_Init+0xd4>)
 80015e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015e6:	4a1f      	ldr	r2, [pc, #124]	@ (8001664 <MX_GPIO_Init+0xd4>)
 80015e8:	f043 0301 	orr.w	r3, r3, #1
 80015ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80015ee:	4b1d      	ldr	r3, [pc, #116]	@ (8001664 <MX_GPIO_Init+0xd4>)
 80015f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015f2:	f003 0301 	and.w	r3, r3, #1
 80015f6:	60bb      	str	r3, [r7, #8]
 80015f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015fa:	2300      	movs	r3, #0
 80015fc:	607b      	str	r3, [r7, #4]
 80015fe:	4b19      	ldr	r3, [pc, #100]	@ (8001664 <MX_GPIO_Init+0xd4>)
 8001600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001602:	4a18      	ldr	r2, [pc, #96]	@ (8001664 <MX_GPIO_Init+0xd4>)
 8001604:	f043 0302 	orr.w	r3, r3, #2
 8001608:	6313      	str	r3, [r2, #48]	@ 0x30
 800160a:	4b16      	ldr	r3, [pc, #88]	@ (8001664 <MX_GPIO_Init+0xd4>)
 800160c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800160e:	f003 0302 	and.w	r3, r3, #2
 8001612:	607b      	str	r3, [r7, #4]
 8001614:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|LD2_Pin|GPIO_PIN_6|GPIO_PIN_9, GPIO_PIN_RESET);
 8001616:	2200      	movs	r2, #0
 8001618:	f44f 711c 	mov.w	r1, #624	@ 0x270
 800161c:	4812      	ldr	r0, [pc, #72]	@ (8001668 <MX_GPIO_Init+0xd8>)
 800161e:	f001 fb8f 	bl	8002d40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001622:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001626:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001628:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800162c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162e:	2300      	movs	r3, #0
 8001630:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001632:	f107 0314 	add.w	r3, r7, #20
 8001636:	4619      	mov	r1, r3
 8001638:	480c      	ldr	r0, [pc, #48]	@ (800166c <MX_GPIO_Init+0xdc>)
 800163a:	f001 f9fd 	bl	8002a38 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 LD2_Pin PA6 PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|LD2_Pin|GPIO_PIN_6|GPIO_PIN_9;
 800163e:	f44f 731c 	mov.w	r3, #624	@ 0x270
 8001642:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001644:	2301      	movs	r3, #1
 8001646:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001648:	2300      	movs	r3, #0
 800164a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800164c:	2300      	movs	r3, #0
 800164e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001650:	f107 0314 	add.w	r3, r7, #20
 8001654:	4619      	mov	r1, r3
 8001656:	4804      	ldr	r0, [pc, #16]	@ (8001668 <MX_GPIO_Init+0xd8>)
 8001658:	f001 f9ee 	bl	8002a38 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800165c:	bf00      	nop
 800165e:	3728      	adds	r7, #40	@ 0x28
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}
 8001664:	40023800 	.word	0x40023800
 8001668:	40020000 	.word	0x40020000
 800166c:	40020800 	.word	0x40020800

08001670 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001670:	b480      	push	{r7}
 8001672:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001674:	b672      	cpsid	i
}
 8001676:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001678:	bf00      	nop
 800167a:	e7fd      	b.n	8001678 <Error_Handler+0x8>

0800167c <MPU6050_Init>:
    .Q_bias = 0.003f,
    .R_measure = 0.03f,
};

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b088      	sub	sp, #32
 8001680:	af04      	add	r7, sp, #16
 8001682:	6078      	str	r0, [r7, #4]
    uint8_t check;
    uint8_t Data;

    // check device ID WHO_AM_I

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 8001684:	2364      	movs	r3, #100	@ 0x64
 8001686:	9302      	str	r3, [sp, #8]
 8001688:	2301      	movs	r3, #1
 800168a:	9301      	str	r3, [sp, #4]
 800168c:	f107 030f 	add.w	r3, r7, #15
 8001690:	9300      	str	r3, [sp, #0]
 8001692:	2301      	movs	r3, #1
 8001694:	2275      	movs	r2, #117	@ 0x75
 8001696:	21d0      	movs	r1, #208	@ 0xd0
 8001698:	6878      	ldr	r0, [r7, #4]
 800169a:	f002 f8d9 	bl	8003850 <HAL_I2C_Mem_Read>

    if (check == 104) // 0x68 will be returned by the sensor if everything goes well
 800169e:	7bfb      	ldrb	r3, [r7, #15]
 80016a0:	2b68      	cmp	r3, #104	@ 0x68
 80016a2:	d13d      	bne.n	8001720 <MPU6050_Init+0xa4>
    {
        // power management register 0X6B we should write all 0's to wake the sensor up
        Data = 0;
 80016a4:	2300      	movs	r3, #0
 80016a6:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 80016a8:	2364      	movs	r3, #100	@ 0x64
 80016aa:	9302      	str	r3, [sp, #8]
 80016ac:	2301      	movs	r3, #1
 80016ae:	9301      	str	r3, [sp, #4]
 80016b0:	f107 030e 	add.w	r3, r7, #14
 80016b4:	9300      	str	r3, [sp, #0]
 80016b6:	2301      	movs	r3, #1
 80016b8:	226b      	movs	r2, #107	@ 0x6b
 80016ba:	21d0      	movs	r1, #208	@ 0xd0
 80016bc:	6878      	ldr	r0, [r7, #4]
 80016be:	f001 ffcd 	bl	800365c <HAL_I2C_Mem_Write>

        // Set DATA RATE of 1KHz by writing SMPLRT_DIV register
        Data = 0x07;
 80016c2:	2307      	movs	r3, #7
 80016c4:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 80016c6:	2364      	movs	r3, #100	@ 0x64
 80016c8:	9302      	str	r3, [sp, #8]
 80016ca:	2301      	movs	r3, #1
 80016cc:	9301      	str	r3, [sp, #4]
 80016ce:	f107 030e 	add.w	r3, r7, #14
 80016d2:	9300      	str	r3, [sp, #0]
 80016d4:	2301      	movs	r3, #1
 80016d6:	2219      	movs	r2, #25
 80016d8:	21d0      	movs	r1, #208	@ 0xd0
 80016da:	6878      	ldr	r0, [r7, #4]
 80016dc:	f001 ffbe 	bl	800365c <HAL_I2C_Mem_Write>

        // Set accelerometer configuration in ACCEL_CONFIG Register
        // XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g
        Data = 0x00;
 80016e0:	2300      	movs	r3, #0
 80016e2:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 80016e4:	2364      	movs	r3, #100	@ 0x64
 80016e6:	9302      	str	r3, [sp, #8]
 80016e8:	2301      	movs	r3, #1
 80016ea:	9301      	str	r3, [sp, #4]
 80016ec:	f107 030e 	add.w	r3, r7, #14
 80016f0:	9300      	str	r3, [sp, #0]
 80016f2:	2301      	movs	r3, #1
 80016f4:	221c      	movs	r2, #28
 80016f6:	21d0      	movs	r1, #208	@ 0xd0
 80016f8:	6878      	ldr	r0, [r7, #4]
 80016fa:	f001 ffaf 	bl	800365c <HAL_I2C_Mem_Write>

        // Set Gyroscopic configuration in GYRO_CONFIG Register
        // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s
        Data = 0x00;
 80016fe:	2300      	movs	r3, #0
 8001700:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8001702:	2364      	movs	r3, #100	@ 0x64
 8001704:	9302      	str	r3, [sp, #8]
 8001706:	2301      	movs	r3, #1
 8001708:	9301      	str	r3, [sp, #4]
 800170a:	f107 030e 	add.w	r3, r7, #14
 800170e:	9300      	str	r3, [sp, #0]
 8001710:	2301      	movs	r3, #1
 8001712:	221b      	movs	r2, #27
 8001714:	21d0      	movs	r1, #208	@ 0xd0
 8001716:	6878      	ldr	r0, [r7, #4]
 8001718:	f001 ffa0 	bl	800365c <HAL_I2C_Mem_Write>
        return 0;
 800171c:	2300      	movs	r3, #0
 800171e:	e000      	b.n	8001722 <MPU6050_Init+0xa6>
    }
    return 1;
 8001720:	2301      	movs	r3, #1
}
 8001722:	4618      	mov	r0, r3
 8001724:	3710      	adds	r7, #16
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
 800172a:	0000      	movs	r0, r0
 800172c:	0000      	movs	r0, r0
	...

08001730 <MPU6050_Read_All>:
    temp = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
}

void MPU6050_Read_All(I2C_HandleTypeDef *I2Cx, MPU6050_t *DataStruct)
{
 8001730:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001734:	b094      	sub	sp, #80	@ 0x50
 8001736:	af04      	add	r7, sp, #16
 8001738:	6078      	str	r0, [r7, #4]
 800173a:	6039      	str	r1, [r7, #0]
    uint8_t Rec_Data[14];
    int16_t temp;

    // Read 14 BYTES of data starting from ACCEL_XOUT_H register

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, i2c_timeout);
 800173c:	2364      	movs	r3, #100	@ 0x64
 800173e:	9302      	str	r3, [sp, #8]
 8001740:	230e      	movs	r3, #14
 8001742:	9301      	str	r3, [sp, #4]
 8001744:	f107 0308 	add.w	r3, r7, #8
 8001748:	9300      	str	r3, [sp, #0]
 800174a:	2301      	movs	r3, #1
 800174c:	223b      	movs	r2, #59	@ 0x3b
 800174e:	21d0      	movs	r1, #208	@ 0xd0
 8001750:	6878      	ldr	r0, [r7, #4]
 8001752:	f002 f87d 	bl	8003850 <HAL_I2C_Mem_Read>

    DataStruct->Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
 8001756:	7a3b      	ldrb	r3, [r7, #8]
 8001758:	021b      	lsls	r3, r3, #8
 800175a:	b21a      	sxth	r2, r3
 800175c:	7a7b      	ldrb	r3, [r7, #9]
 800175e:	b21b      	sxth	r3, r3
 8001760:	4313      	orrs	r3, r2
 8001762:	b21a      	sxth	r2, r3
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	801a      	strh	r2, [r3, #0]
    DataStruct->Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data[3]);
 8001768:	7abb      	ldrb	r3, [r7, #10]
 800176a:	021b      	lsls	r3, r3, #8
 800176c:	b21a      	sxth	r2, r3
 800176e:	7afb      	ldrb	r3, [r7, #11]
 8001770:	b21b      	sxth	r3, r3
 8001772:	4313      	orrs	r3, r2
 8001774:	b21a      	sxth	r2, r3
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	805a      	strh	r2, [r3, #2]
    DataStruct->Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data[5]);
 800177a:	7b3b      	ldrb	r3, [r7, #12]
 800177c:	021b      	lsls	r3, r3, #8
 800177e:	b21a      	sxth	r2, r3
 8001780:	7b7b      	ldrb	r3, [r7, #13]
 8001782:	b21b      	sxth	r3, r3
 8001784:	4313      	orrs	r3, r2
 8001786:	b21a      	sxth	r2, r3
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	809a      	strh	r2, [r3, #4]
    temp = (int16_t)(Rec_Data[6] << 8 | Rec_Data[7]);
 800178c:	7bbb      	ldrb	r3, [r7, #14]
 800178e:	021b      	lsls	r3, r3, #8
 8001790:	b21a      	sxth	r2, r3
 8001792:	7bfb      	ldrb	r3, [r7, #15]
 8001794:	b21b      	sxth	r3, r3
 8001796:	4313      	orrs	r3, r2
 8001798:	86fb      	strh	r3, [r7, #54]	@ 0x36
    DataStruct->Gyro_X_RAW = (int16_t)(Rec_Data[8] << 8 | Rec_Data[9]);
 800179a:	7c3b      	ldrb	r3, [r7, #16]
 800179c:	021b      	lsls	r3, r3, #8
 800179e:	b21a      	sxth	r2, r3
 80017a0:	7c7b      	ldrb	r3, [r7, #17]
 80017a2:	b21b      	sxth	r3, r3
 80017a4:	4313      	orrs	r3, r2
 80017a6:	b21a      	sxth	r2, r3
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	841a      	strh	r2, [r3, #32]
    DataStruct->Gyro_Y_RAW = (int16_t)(Rec_Data[10] << 8 | Rec_Data[11]);
 80017ac:	7cbb      	ldrb	r3, [r7, #18]
 80017ae:	021b      	lsls	r3, r3, #8
 80017b0:	b21a      	sxth	r2, r3
 80017b2:	7cfb      	ldrb	r3, [r7, #19]
 80017b4:	b21b      	sxth	r3, r3
 80017b6:	4313      	orrs	r3, r2
 80017b8:	b21a      	sxth	r2, r3
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	845a      	strh	r2, [r3, #34]	@ 0x22
    DataStruct->Gyro_Z_RAW = (int16_t)(Rec_Data[12] << 8 | Rec_Data[13]);
 80017be:	7d3b      	ldrb	r3, [r7, #20]
 80017c0:	021b      	lsls	r3, r3, #8
 80017c2:	b21a      	sxth	r2, r3
 80017c4:	7d7b      	ldrb	r3, [r7, #21]
 80017c6:	b21b      	sxth	r3, r3
 80017c8:	4313      	orrs	r3, r2
 80017ca:	b21a      	sxth	r2, r3
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	849a      	strh	r2, [r3, #36]	@ 0x24

    DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017d6:	4618      	mov	r0, r3
 80017d8:	f7fe feac 	bl	8000534 <__aeabi_i2d>
 80017dc:	f04f 0200 	mov.w	r2, #0
 80017e0:	4bbd      	ldr	r3, [pc, #756]	@ (8001ad8 <MPU6050_Read_All+0x3a8>)
 80017e2:	f7ff f83b 	bl	800085c <__aeabi_ddiv>
 80017e6:	4602      	mov	r2, r0
 80017e8:	460b      	mov	r3, r1
 80017ea:	6839      	ldr	r1, [r7, #0]
 80017ec:	e9c1 2302 	strd	r2, r3, [r1, #8]
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80017f6:	4618      	mov	r0, r3
 80017f8:	f7fe fe9c 	bl	8000534 <__aeabi_i2d>
 80017fc:	f04f 0200 	mov.w	r2, #0
 8001800:	4bb5      	ldr	r3, [pc, #724]	@ (8001ad8 <MPU6050_Read_All+0x3a8>)
 8001802:	f7ff f82b 	bl	800085c <__aeabi_ddiv>
 8001806:	4602      	mov	r2, r0
 8001808:	460b      	mov	r3, r1
 800180a:	6839      	ldr	r1, [r7, #0]
 800180c:	e9c1 2304 	strd	r2, r3, [r1, #16]
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001816:	4618      	mov	r0, r3
 8001818:	f7fe fe8c 	bl	8000534 <__aeabi_i2d>
 800181c:	a3a8      	add	r3, pc, #672	@ (adr r3, 8001ac0 <MPU6050_Read_All+0x390>)
 800181e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001822:	f7ff f81b 	bl	800085c <__aeabi_ddiv>
 8001826:	4602      	mov	r2, r0
 8001828:	460b      	mov	r3, r1
 800182a:	6839      	ldr	r1, [r7, #0]
 800182c:	e9c1 2306 	strd	r2, r3, [r1, #24]
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
 8001830:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8001834:	ee07 3a90 	vmov	s15, r3
 8001838:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800183c:	eddf 6aa7 	vldr	s13, [pc, #668]	@ 8001adc <MPU6050_Read_All+0x3ac>
 8001840:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001844:	ed9f 7aa6 	vldr	s14, [pc, #664]	@ 8001ae0 <MPU6050_Read_All+0x3b0>
 8001848:	ee77 7a87 	vadd.f32	s15, s15, s14
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
    DataStruct->Gx = DataStruct->Gyro_X_RAW / 131.0;
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001858:	4618      	mov	r0, r3
 800185a:	f7fe fe6b 	bl	8000534 <__aeabi_i2d>
 800185e:	a39a      	add	r3, pc, #616	@ (adr r3, 8001ac8 <MPU6050_Read_All+0x398>)
 8001860:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001864:	f7fe fffa 	bl	800085c <__aeabi_ddiv>
 8001868:	4602      	mov	r2, r0
 800186a:	460b      	mov	r3, r1
 800186c:	6839      	ldr	r1, [r7, #0]
 800186e:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    DataStruct->Gy = DataStruct->Gyro_Y_RAW / 131.0;
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	@ 0x22
 8001878:	4618      	mov	r0, r3
 800187a:	f7fe fe5b 	bl	8000534 <__aeabi_i2d>
 800187e:	a392      	add	r3, pc, #584	@ (adr r3, 8001ac8 <MPU6050_Read_All+0x398>)
 8001880:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001884:	f7fe ffea 	bl	800085c <__aeabi_ddiv>
 8001888:	4602      	mov	r2, r0
 800188a:	460b      	mov	r3, r1
 800188c:	6839      	ldr	r1, [r7, #0]
 800188e:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    DataStruct->Gz = DataStruct->Gyro_Z_RAW / 131.0;
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 8001898:	4618      	mov	r0, r3
 800189a:	f7fe fe4b 	bl	8000534 <__aeabi_i2d>
 800189e:	a38a      	add	r3, pc, #552	@ (adr r3, 8001ac8 <MPU6050_Read_All+0x398>)
 80018a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018a4:	f7fe ffda 	bl	800085c <__aeabi_ddiv>
 80018a8:	4602      	mov	r2, r0
 80018aa:	460b      	mov	r3, r1
 80018ac:	6839      	ldr	r1, [r7, #0]
 80018ae:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38

    // Kalman angle solve
    double dt = (double)(HAL_GetTick() - timer) / 1000;
 80018b2:	f000 ff7f 	bl	80027b4 <HAL_GetTick>
 80018b6:	4602      	mov	r2, r0
 80018b8:	4b8a      	ldr	r3, [pc, #552]	@ (8001ae4 <MPU6050_Read_All+0x3b4>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	1ad3      	subs	r3, r2, r3
 80018be:	4618      	mov	r0, r3
 80018c0:	f7fe fe28 	bl	8000514 <__aeabi_ui2d>
 80018c4:	f04f 0200 	mov.w	r2, #0
 80018c8:	4b87      	ldr	r3, [pc, #540]	@ (8001ae8 <MPU6050_Read_All+0x3b8>)
 80018ca:	f7fe ffc7 	bl	800085c <__aeabi_ddiv>
 80018ce:	4602      	mov	r2, r0
 80018d0:	460b      	mov	r3, r1
 80018d2:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    timer = HAL_GetTick();
 80018d6:	f000 ff6d 	bl	80027b4 <HAL_GetTick>
 80018da:	4603      	mov	r3, r0
 80018dc:	4a81      	ldr	r2, [pc, #516]	@ (8001ae4 <MPU6050_Read_All+0x3b4>)
 80018de:	6013      	str	r3, [r2, #0]
    double roll;
    double roll_sqrt = sqrt(
        DataStruct->Accel_X_RAW * DataStruct->Accel_X_RAW + DataStruct->Accel_Z_RAW * DataStruct->Accel_Z_RAW);
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018e6:	461a      	mov	r2, r3
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018ee:	fb03 f202 	mul.w	r2, r3, r2
 80018f2:	683b      	ldr	r3, [r7, #0]
 80018f4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80018f8:	4619      	mov	r1, r3
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001900:	fb01 f303 	mul.w	r3, r1, r3
 8001904:	4413      	add	r3, r2
    double roll_sqrt = sqrt(
 8001906:	4618      	mov	r0, r3
 8001908:	f7fe fe14 	bl	8000534 <__aeabi_i2d>
 800190c:	4602      	mov	r2, r0
 800190e:	460b      	mov	r3, r1
 8001910:	ec43 2b10 	vmov	d0, r2, r3
 8001914:	f007 fe1e 	bl	8009554 <sqrt>
 8001918:	ed87 0b08 	vstr	d0, [r7, #32]
    if (roll_sqrt != 0.0)
 800191c:	f04f 0200 	mov.w	r2, #0
 8001920:	f04f 0300 	mov.w	r3, #0
 8001924:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001928:	f7ff f8d6 	bl	8000ad8 <__aeabi_dcmpeq>
 800192c:	4603      	mov	r3, r0
 800192e:	2b00      	cmp	r3, #0
 8001930:	d11f      	bne.n	8001972 <MPU6050_Read_All+0x242>
    {
        roll = atan(DataStruct->Accel_Y_RAW / roll_sqrt) * RAD_TO_DEG;
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001938:	4618      	mov	r0, r3
 800193a:	f7fe fdfb 	bl	8000534 <__aeabi_i2d>
 800193e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001942:	f7fe ff8b 	bl	800085c <__aeabi_ddiv>
 8001946:	4602      	mov	r2, r0
 8001948:	460b      	mov	r3, r1
 800194a:	ec43 2b17 	vmov	d7, r2, r3
 800194e:	eeb0 0a47 	vmov.f32	s0, s14
 8001952:	eef0 0a67 	vmov.f32	s1, s15
 8001956:	f007 fe2b 	bl	80095b0 <atan>
 800195a:	ec51 0b10 	vmov	r0, r1, d0
 800195e:	a35c      	add	r3, pc, #368	@ (adr r3, 8001ad0 <MPU6050_Read_All+0x3a0>)
 8001960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001964:	f7fe fe50 	bl	8000608 <__aeabi_dmul>
 8001968:	4602      	mov	r2, r0
 800196a:	460b      	mov	r3, r1
 800196c:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
 8001970:	e005      	b.n	800197e <MPU6050_Read_All+0x24e>
    }
    else
    {
        roll = 0.0;
 8001972:	f04f 0200 	mov.w	r2, #0
 8001976:	f04f 0300 	mov.w	r3, #0
 800197a:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    }
    double pitch = atan2(-DataStruct->Accel_X_RAW, DataStruct->Accel_Z_RAW) * RAD_TO_DEG;
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001984:	425b      	negs	r3, r3
 8001986:	4618      	mov	r0, r3
 8001988:	f7fe fdd4 	bl	8000534 <__aeabi_i2d>
 800198c:	4682      	mov	sl, r0
 800198e:	468b      	mov	fp, r1
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001996:	4618      	mov	r0, r3
 8001998:	f7fe fdcc 	bl	8000534 <__aeabi_i2d>
 800199c:	4602      	mov	r2, r0
 800199e:	460b      	mov	r3, r1
 80019a0:	ec43 2b11 	vmov	d1, r2, r3
 80019a4:	ec4b ab10 	vmov	d0, sl, fp
 80019a8:	f007 fd0c 	bl	80093c4 <atan2>
 80019ac:	ec51 0b10 	vmov	r0, r1, d0
 80019b0:	a347      	add	r3, pc, #284	@ (adr r3, 8001ad0 <MPU6050_Read_All+0x3a0>)
 80019b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019b6:	f7fe fe27 	bl	8000608 <__aeabi_dmul>
 80019ba:	4602      	mov	r2, r0
 80019bc:	460b      	mov	r3, r1
 80019be:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if ((pitch < -90 && DataStruct->KalmanAngleY > 90) || (pitch > 90 && DataStruct->KalmanAngleY < -90))
 80019c2:	f04f 0200 	mov.w	r2, #0
 80019c6:	4b49      	ldr	r3, [pc, #292]	@ (8001aec <MPU6050_Read_All+0x3bc>)
 80019c8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80019cc:	f7ff f88e 	bl	8000aec <__aeabi_dcmplt>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d00a      	beq.n	80019ec <MPU6050_Read_All+0x2bc>
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 80019dc:	f04f 0200 	mov.w	r2, #0
 80019e0:	4b43      	ldr	r3, [pc, #268]	@ (8001af0 <MPU6050_Read_All+0x3c0>)
 80019e2:	f7ff f8a1 	bl	8000b28 <__aeabi_dcmpgt>
 80019e6:	4603      	mov	r3, r0
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d114      	bne.n	8001a16 <MPU6050_Read_All+0x2e6>
 80019ec:	f04f 0200 	mov.w	r2, #0
 80019f0:	4b3f      	ldr	r3, [pc, #252]	@ (8001af0 <MPU6050_Read_All+0x3c0>)
 80019f2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80019f6:	f7ff f897 	bl	8000b28 <__aeabi_dcmpgt>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d015      	beq.n	8001a2c <MPU6050_Read_All+0x2fc>
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8001a06:	f04f 0200 	mov.w	r2, #0
 8001a0a:	4b38      	ldr	r3, [pc, #224]	@ (8001aec <MPU6050_Read_All+0x3bc>)
 8001a0c:	f7ff f86e 	bl	8000aec <__aeabi_dcmplt>
 8001a10:	4603      	mov	r3, r0
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d00a      	beq.n	8001a2c <MPU6050_Read_All+0x2fc>
    {
        KalmanY.angle = pitch;
 8001a16:	4937      	ldr	r1, [pc, #220]	@ (8001af4 <MPU6050_Read_All+0x3c4>)
 8001a18:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a1c:	e9c1 2306 	strd	r2, r3, [r1, #24]
        DataStruct->KalmanAngleY = pitch;
 8001a20:	6839      	ldr	r1, [r7, #0]
 8001a22:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a26:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 8001a2a:	e014      	b.n	8001a56 <MPU6050_Read_All+0x326>
    }
    else
    {
        DataStruct->KalmanAngleY = Kalman_getAngle(&KalmanY, pitch, DataStruct->Gy, dt);
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	ed93 7b0c 	vldr	d7, [r3, #48]	@ 0x30
 8001a32:	ed97 2b0a 	vldr	d2, [r7, #40]	@ 0x28
 8001a36:	eeb0 1a47 	vmov.f32	s2, s14
 8001a3a:	eef0 1a67 	vmov.f32	s3, s15
 8001a3e:	ed97 0b06 	vldr	d0, [r7, #24]
 8001a42:	482c      	ldr	r0, [pc, #176]	@ (8001af4 <MPU6050_Read_All+0x3c4>)
 8001a44:	f000 f85a 	bl	8001afc <Kalman_getAngle>
 8001a48:	eeb0 7a40 	vmov.f32	s14, s0
 8001a4c:	eef0 7a60 	vmov.f32	s15, s1
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	ed83 7b14 	vstr	d7, [r3, #80]	@ 0x50
    }
    if (fabs(DataStruct->KalmanAngleY) > 90)
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 8001a5c:	4690      	mov	r8, r2
 8001a5e:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 8001a62:	f04f 0200 	mov.w	r2, #0
 8001a66:	4b22      	ldr	r3, [pc, #136]	@ (8001af0 <MPU6050_Read_All+0x3c0>)
 8001a68:	4640      	mov	r0, r8
 8001a6a:	4649      	mov	r1, r9
 8001a6c:	f7ff f85c 	bl	8000b28 <__aeabi_dcmpgt>
 8001a70:	4603      	mov	r3, r0
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d008      	beq.n	8001a88 <MPU6050_Read_All+0x358>
        DataStruct->Gx = -DataStruct->Gx;
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8001a7c:	4614      	mov	r4, r2
 8001a7e:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	e9c3 450a 	strd	r4, r5, [r3, #40]	@ 0x28
    DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gx, dt);
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	ed93 7b0a 	vldr	d7, [r3, #40]	@ 0x28
 8001a8e:	ed97 2b0a 	vldr	d2, [r7, #40]	@ 0x28
 8001a92:	eeb0 1a47 	vmov.f32	s2, s14
 8001a96:	eef0 1a67 	vmov.f32	s3, s15
 8001a9a:	ed97 0b0e 	vldr	d0, [r7, #56]	@ 0x38
 8001a9e:	4816      	ldr	r0, [pc, #88]	@ (8001af8 <MPU6050_Read_All+0x3c8>)
 8001aa0:	f000 f82c 	bl	8001afc <Kalman_getAngle>
 8001aa4:	eeb0 7a40 	vmov.f32	s14, s0
 8001aa8:	eef0 7a60 	vmov.f32	s15, s1
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	ed83 7b12 	vstr	d7, [r3, #72]	@ 0x48
}
 8001ab2:	bf00      	nop
 8001ab4:	3740      	adds	r7, #64	@ 0x40
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001abc:	f3af 8000 	nop.w
 8001ac0:	00000000 	.word	0x00000000
 8001ac4:	40cc2900 	.word	0x40cc2900
 8001ac8:	00000000 	.word	0x00000000
 8001acc:	40606000 	.word	0x40606000
 8001ad0:	1a63c1f8 	.word	0x1a63c1f8
 8001ad4:	404ca5dc 	.word	0x404ca5dc
 8001ad8:	40d00000 	.word	0x40d00000
 8001adc:	43aa0000 	.word	0x43aa0000
 8001ae0:	42121eb8 	.word	0x42121eb8
 8001ae4:	20000458 	.word	0x20000458
 8001ae8:	408f4000 	.word	0x408f4000
 8001aec:	c0568000 	.word	0xc0568000
 8001af0:	40568000 	.word	0x40568000
 8001af4:	20000048 	.word	0x20000048
 8001af8:	20000000 	.word	0x20000000

08001afc <Kalman_getAngle>:

double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate, double dt)
{
 8001afc:	b5b0      	push	{r4, r5, r7, lr}
 8001afe:	b096      	sub	sp, #88	@ 0x58
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	61f8      	str	r0, [r7, #28]
 8001b04:	ed87 0b04 	vstr	d0, [r7, #16]
 8001b08:	ed87 1b02 	vstr	d1, [r7, #8]
 8001b0c:	ed87 2b00 	vstr	d2, [r7]
    double rate = newRate - Kalman->bias;
 8001b10:	69fb      	ldr	r3, [r7, #28]
 8001b12:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8001b16:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001b1a:	f7fe fbbd 	bl	8000298 <__aeabi_dsub>
 8001b1e:	4602      	mov	r2, r0
 8001b20:	460b      	mov	r3, r1
 8001b22:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    Kalman->angle += dt * rate;
 8001b26:	69fb      	ldr	r3, [r7, #28]
 8001b28:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8001b2c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8001b30:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001b34:	f7fe fd68 	bl	8000608 <__aeabi_dmul>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	460b      	mov	r3, r1
 8001b3c:	4620      	mov	r0, r4
 8001b3e:	4629      	mov	r1, r5
 8001b40:	f7fe fbac 	bl	800029c <__adddf3>
 8001b44:	4602      	mov	r2, r0
 8001b46:	460b      	mov	r3, r1
 8001b48:	69f9      	ldr	r1, [r7, #28]
 8001b4a:	e9c1 2306 	strd	r2, r3, [r1, #24]

    Kalman->P[0][0] += dt * (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0] + Kalman->Q_angle);
 8001b4e:	69fb      	ldr	r3, [r7, #28]
 8001b50:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 8001b54:	69fb      	ldr	r3, [r7, #28]
 8001b56:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8001b5a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001b5e:	f7fe fd53 	bl	8000608 <__aeabi_dmul>
 8001b62:	4602      	mov	r2, r0
 8001b64:	460b      	mov	r3, r1
 8001b66:	4610      	mov	r0, r2
 8001b68:	4619      	mov	r1, r3
 8001b6a:	69fb      	ldr	r3, [r7, #28]
 8001b6c:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8001b70:	f7fe fb92 	bl	8000298 <__aeabi_dsub>
 8001b74:	4602      	mov	r2, r0
 8001b76:	460b      	mov	r3, r1
 8001b78:	4610      	mov	r0, r2
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	69fb      	ldr	r3, [r7, #28]
 8001b7e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001b82:	f7fe fb89 	bl	8000298 <__aeabi_dsub>
 8001b86:	4602      	mov	r2, r0
 8001b88:	460b      	mov	r3, r1
 8001b8a:	4610      	mov	r0, r2
 8001b8c:	4619      	mov	r1, r3
 8001b8e:	69fb      	ldr	r3, [r7, #28]
 8001b90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b94:	f7fe fb82 	bl	800029c <__adddf3>
 8001b98:	4602      	mov	r2, r0
 8001b9a:	460b      	mov	r3, r1
 8001b9c:	4610      	mov	r0, r2
 8001b9e:	4619      	mov	r1, r3
 8001ba0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001ba4:	f7fe fd30 	bl	8000608 <__aeabi_dmul>
 8001ba8:	4602      	mov	r2, r0
 8001baa:	460b      	mov	r3, r1
 8001bac:	4620      	mov	r0, r4
 8001bae:	4629      	mov	r1, r5
 8001bb0:	f7fe fb74 	bl	800029c <__adddf3>
 8001bb4:	4602      	mov	r2, r0
 8001bb6:	460b      	mov	r3, r1
 8001bb8:	69f9      	ldr	r1, [r7, #28]
 8001bba:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    Kalman->P[0][1] -= dt * Kalman->P[1][1];
 8001bbe:	69fb      	ldr	r3, [r7, #28]
 8001bc0:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 8001bc4:	69fb      	ldr	r3, [r7, #28]
 8001bc6:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8001bca:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001bce:	f7fe fd1b 	bl	8000608 <__aeabi_dmul>
 8001bd2:	4602      	mov	r2, r0
 8001bd4:	460b      	mov	r3, r1
 8001bd6:	4620      	mov	r0, r4
 8001bd8:	4629      	mov	r1, r5
 8001bda:	f7fe fb5d 	bl	8000298 <__aeabi_dsub>
 8001bde:	4602      	mov	r2, r0
 8001be0:	460b      	mov	r3, r1
 8001be2:	69f9      	ldr	r1, [r7, #28]
 8001be4:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    Kalman->P[1][0] -= dt * Kalman->P[1][1];
 8001be8:	69fb      	ldr	r3, [r7, #28]
 8001bea:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 8001bee:	69fb      	ldr	r3, [r7, #28]
 8001bf0:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8001bf4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001bf8:	f7fe fd06 	bl	8000608 <__aeabi_dmul>
 8001bfc:	4602      	mov	r2, r0
 8001bfe:	460b      	mov	r3, r1
 8001c00:	4620      	mov	r0, r4
 8001c02:	4629      	mov	r1, r5
 8001c04:	f7fe fb48 	bl	8000298 <__aeabi_dsub>
 8001c08:	4602      	mov	r2, r0
 8001c0a:	460b      	mov	r3, r1
 8001c0c:	69f9      	ldr	r1, [r7, #28]
 8001c0e:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    Kalman->P[1][1] += Kalman->Q_bias * dt;
 8001c12:	69fb      	ldr	r3, [r7, #28]
 8001c14:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 8001c18:	69fb      	ldr	r3, [r7, #28]
 8001c1a:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001c1e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001c22:	f7fe fcf1 	bl	8000608 <__aeabi_dmul>
 8001c26:	4602      	mov	r2, r0
 8001c28:	460b      	mov	r3, r1
 8001c2a:	4620      	mov	r0, r4
 8001c2c:	4629      	mov	r1, r5
 8001c2e:	f7fe fb35 	bl	800029c <__adddf3>
 8001c32:	4602      	mov	r2, r0
 8001c34:	460b      	mov	r3, r1
 8001c36:	69f9      	ldr	r1, [r7, #28]
 8001c38:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

    double S = Kalman->P[0][0] + Kalman->R_measure;
 8001c3c:	69fb      	ldr	r3, [r7, #28]
 8001c3e:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 8001c42:	69fb      	ldr	r3, [r7, #28]
 8001c44:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001c48:	f7fe fb28 	bl	800029c <__adddf3>
 8001c4c:	4602      	mov	r2, r0
 8001c4e:	460b      	mov	r3, r1
 8001c50:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    double K[2];
    K[0] = Kalman->P[0][0] / S;
 8001c54:	69fb      	ldr	r3, [r7, #28]
 8001c56:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 8001c5a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001c5e:	f7fe fdfd 	bl	800085c <__aeabi_ddiv>
 8001c62:	4602      	mov	r2, r0
 8001c64:	460b      	mov	r3, r1
 8001c66:	e9c7 2308 	strd	r2, r3, [r7, #32]
    K[1] = Kalman->P[1][0] / S;
 8001c6a:	69fb      	ldr	r3, [r7, #28]
 8001c6c:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8001c70:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001c74:	f7fe fdf2 	bl	800085c <__aeabi_ddiv>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	460b      	mov	r3, r1
 8001c7c:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

    double y = newAngle - Kalman->angle;
 8001c80:	69fb      	ldr	r3, [r7, #28]
 8001c82:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001c86:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001c8a:	f7fe fb05 	bl	8000298 <__aeabi_dsub>
 8001c8e:	4602      	mov	r2, r0
 8001c90:	460b      	mov	r3, r1
 8001c92:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    Kalman->angle += K[0] * y;
 8001c96:	69fb      	ldr	r3, [r7, #28]
 8001c98:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8001c9c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001ca0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001ca4:	f7fe fcb0 	bl	8000608 <__aeabi_dmul>
 8001ca8:	4602      	mov	r2, r0
 8001caa:	460b      	mov	r3, r1
 8001cac:	4620      	mov	r0, r4
 8001cae:	4629      	mov	r1, r5
 8001cb0:	f7fe faf4 	bl	800029c <__adddf3>
 8001cb4:	4602      	mov	r2, r0
 8001cb6:	460b      	mov	r3, r1
 8001cb8:	69f9      	ldr	r1, [r7, #28]
 8001cba:	e9c1 2306 	strd	r2, r3, [r1, #24]
    Kalman->bias += K[1] * y;
 8001cbe:	69fb      	ldr	r3, [r7, #28]
 8001cc0:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8001cc4:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001cc8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001ccc:	f7fe fc9c 	bl	8000608 <__aeabi_dmul>
 8001cd0:	4602      	mov	r2, r0
 8001cd2:	460b      	mov	r3, r1
 8001cd4:	4620      	mov	r0, r4
 8001cd6:	4629      	mov	r1, r5
 8001cd8:	f7fe fae0 	bl	800029c <__adddf3>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	460b      	mov	r3, r1
 8001ce0:	69f9      	ldr	r1, [r7, #28]
 8001ce2:	e9c1 2308 	strd	r2, r3, [r1, #32]

    double P00_temp = Kalman->P[0][0];
 8001ce6:	69fb      	ldr	r3, [r7, #28]
 8001ce8:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8001cec:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    double P01_temp = Kalman->P[0][1];
 8001cf0:	69fb      	ldr	r3, [r7, #28]
 8001cf2:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8001cf6:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    Kalman->P[0][0] -= K[0] * P00_temp;
 8001cfa:	69fb      	ldr	r3, [r7, #28]
 8001cfc:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 8001d00:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001d04:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001d08:	f7fe fc7e 	bl	8000608 <__aeabi_dmul>
 8001d0c:	4602      	mov	r2, r0
 8001d0e:	460b      	mov	r3, r1
 8001d10:	4620      	mov	r0, r4
 8001d12:	4629      	mov	r1, r5
 8001d14:	f7fe fac0 	bl	8000298 <__aeabi_dsub>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	460b      	mov	r3, r1
 8001d1c:	69f9      	ldr	r1, [r7, #28]
 8001d1e:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    Kalman->P[0][1] -= K[0] * P01_temp;
 8001d22:	69fb      	ldr	r3, [r7, #28]
 8001d24:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 8001d28:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001d2c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001d30:	f7fe fc6a 	bl	8000608 <__aeabi_dmul>
 8001d34:	4602      	mov	r2, r0
 8001d36:	460b      	mov	r3, r1
 8001d38:	4620      	mov	r0, r4
 8001d3a:	4629      	mov	r1, r5
 8001d3c:	f7fe faac 	bl	8000298 <__aeabi_dsub>
 8001d40:	4602      	mov	r2, r0
 8001d42:	460b      	mov	r3, r1
 8001d44:	69f9      	ldr	r1, [r7, #28]
 8001d46:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    Kalman->P[1][0] -= K[1] * P00_temp;
 8001d4a:	69fb      	ldr	r3, [r7, #28]
 8001d4c:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 8001d50:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001d54:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001d58:	f7fe fc56 	bl	8000608 <__aeabi_dmul>
 8001d5c:	4602      	mov	r2, r0
 8001d5e:	460b      	mov	r3, r1
 8001d60:	4620      	mov	r0, r4
 8001d62:	4629      	mov	r1, r5
 8001d64:	f7fe fa98 	bl	8000298 <__aeabi_dsub>
 8001d68:	4602      	mov	r2, r0
 8001d6a:	460b      	mov	r3, r1
 8001d6c:	69f9      	ldr	r1, [r7, #28]
 8001d6e:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    Kalman->P[1][1] -= K[1] * P01_temp;
 8001d72:	69fb      	ldr	r3, [r7, #28]
 8001d74:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 8001d78:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001d7c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001d80:	f7fe fc42 	bl	8000608 <__aeabi_dmul>
 8001d84:	4602      	mov	r2, r0
 8001d86:	460b      	mov	r3, r1
 8001d88:	4620      	mov	r0, r4
 8001d8a:	4629      	mov	r1, r5
 8001d8c:	f7fe fa84 	bl	8000298 <__aeabi_dsub>
 8001d90:	4602      	mov	r2, r0
 8001d92:	460b      	mov	r3, r1
 8001d94:	69f9      	ldr	r1, [r7, #28]
 8001d96:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

    return Kalman->angle;
 8001d9a:	69fb      	ldr	r3, [r7, #28]
 8001d9c:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001da0:	ec43 2b17 	vmov	d7, r2, r3
};
 8001da4:	eeb0 0a47 	vmov.f32	s0, s14
 8001da8:	eef0 0a67 	vmov.f32	s1, s15
 8001dac:	3758      	adds	r7, #88	@ 0x58
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bdb0      	pop	{r4, r5, r7, pc}

08001db2 <sr04_init>:
//

#include "sr04.h"
#define DISTANCE_LIMIT 5000

void sr04_init(sr04_t *sr04_struct){
 8001db2:	b580      	push	{r7, lr}
 8001db4:	b082      	sub	sp, #8
 8001db6:	af00      	add	r7, sp, #0
 8001db8:	6078      	str	r0, [r7, #4]
  // Enable trigger pin
  HAL_GPIO_WritePin(sr04_struct->trig_port, sr04_struct->trig_pin, GPIO_PIN_RESET);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6818      	ldr	r0, [r3, #0]
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	889b      	ldrh	r3, [r3, #4]
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	4619      	mov	r1, r3
 8001dc6:	f000 ffbb 	bl	8002d40 <HAL_GPIO_WritePin>
  // Set input capture edge to rising
  __HAL_TIM_SET_CAPTUREPOLARITY(sr04_struct->echo_htim, sr04_struct->echo_channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	899b      	ldrh	r3, [r3, #12]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d10a      	bne.n	8001de8 <sr04_init+0x36>
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	689b      	ldr	r3, [r3, #8]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	6a1a      	ldr	r2, [r3, #32]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	689b      	ldr	r3, [r3, #8]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f022 020a 	bic.w	r2, r2, #10
 8001de4:	621a      	str	r2, [r3, #32]
 8001de6:	e027      	b.n	8001e38 <sr04_init+0x86>
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	899b      	ldrh	r3, [r3, #12]
 8001dec:	2b04      	cmp	r3, #4
 8001dee:	d10a      	bne.n	8001e06 <sr04_init+0x54>
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	689b      	ldr	r3, [r3, #8]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	6a1b      	ldr	r3, [r3, #32]
 8001df8:	687a      	ldr	r2, [r7, #4]
 8001dfa:	6892      	ldr	r2, [r2, #8]
 8001dfc:	6812      	ldr	r2, [r2, #0]
 8001dfe:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8001e02:	6213      	str	r3, [r2, #32]
 8001e04:	e018      	b.n	8001e38 <sr04_init+0x86>
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	899b      	ldrh	r3, [r3, #12]
 8001e0a:	2b08      	cmp	r3, #8
 8001e0c:	d10a      	bne.n	8001e24 <sr04_init+0x72>
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	689b      	ldr	r3, [r3, #8]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	6a1b      	ldr	r3, [r3, #32]
 8001e16:	687a      	ldr	r2, [r7, #4]
 8001e18:	6892      	ldr	r2, [r2, #8]
 8001e1a:	6812      	ldr	r2, [r2, #0]
 8001e1c:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8001e20:	6213      	str	r3, [r2, #32]
 8001e22:	e009      	b.n	8001e38 <sr04_init+0x86>
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	689b      	ldr	r3, [r3, #8]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	6a1b      	ldr	r3, [r3, #32]
 8001e2c:	687a      	ldr	r2, [r7, #4]
 8001e2e:	6892      	ldr	r2, [r2, #8]
 8001e30:	6812      	ldr	r2, [r2, #0]
 8001e32:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8001e36:	6213      	str	r3, [r2, #32]
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	899b      	ldrh	r3, [r3, #12]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d108      	bne.n	8001e52 <sr04_init+0xa0>
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	689b      	ldr	r3, [r3, #8]
 8001e44:	681a      	ldr	r2, [r3, #0]
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	689b      	ldr	r3, [r3, #8]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	6a12      	ldr	r2, [r2, #32]
 8001e4e:	621a      	str	r2, [r3, #32]
 8001e50:	e021      	b.n	8001e96 <sr04_init+0xe4>
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	899b      	ldrh	r3, [r3, #12]
 8001e56:	2b04      	cmp	r3, #4
 8001e58:	d108      	bne.n	8001e6c <sr04_init+0xba>
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	689b      	ldr	r3, [r3, #8]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	687a      	ldr	r2, [r7, #4]
 8001e62:	6892      	ldr	r2, [r2, #8]
 8001e64:	6812      	ldr	r2, [r2, #0]
 8001e66:	6a1b      	ldr	r3, [r3, #32]
 8001e68:	6213      	str	r3, [r2, #32]
 8001e6a:	e014      	b.n	8001e96 <sr04_init+0xe4>
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	899b      	ldrh	r3, [r3, #12]
 8001e70:	2b08      	cmp	r3, #8
 8001e72:	d108      	bne.n	8001e86 <sr04_init+0xd4>
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	689b      	ldr	r3, [r3, #8]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	687a      	ldr	r2, [r7, #4]
 8001e7c:	6892      	ldr	r2, [r2, #8]
 8001e7e:	6812      	ldr	r2, [r2, #0]
 8001e80:	6a1b      	ldr	r3, [r3, #32]
 8001e82:	6213      	str	r3, [r2, #32]
 8001e84:	e007      	b.n	8001e96 <sr04_init+0xe4>
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	689b      	ldr	r3, [r3, #8]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	687a      	ldr	r2, [r7, #4]
 8001e8e:	6892      	ldr	r2, [r2, #8]
 8001e90:	6812      	ldr	r2, [r2, #0]
 8001e92:	6a1b      	ldr	r3, [r3, #32]
 8001e94:	6213      	str	r3, [r2, #32]
  // Set capture flag to 0
  sr04_struct->capture_flag = 0;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2200      	movs	r2, #0
 8001e9a:	739a      	strb	r2, [r3, #14]
  // Enable echo pin
  HAL_TIM_IC_Start_IT(sr04_struct->echo_htim, sr04_struct->echo_channel);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	689a      	ldr	r2, [r3, #8]
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	899b      	ldrh	r3, [r3, #12]
 8001ea4:	4619      	mov	r1, r3
 8001ea6:	4610      	mov	r0, r2
 8001ea8:	f003 f9ac 	bl	8005204 <HAL_TIM_IC_Start_IT>
  HAL_TIM_Base_Start_IT(sr04_struct->echo_htim);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	689b      	ldr	r3, [r3, #8]
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f003 f8eb 	bl	800508c <HAL_TIM_Base_Start_IT>
}
 8001eb6:	bf00      	nop
 8001eb8:	3708      	adds	r7, #8
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}

08001ebe <sr04_trigger>:

void sr04_trigger(sr04_t *sr04_struct){
 8001ebe:	b580      	push	{r7, lr}
 8001ec0:	b082      	sub	sp, #8
 8001ec2:	af00      	add	r7, sp, #0
 8001ec4:	6078      	str	r0, [r7, #4]
  // Send pulse to trigger pin
  HAL_GPIO_WritePin(sr04_struct->trig_port, sr04_struct->trig_pin, GPIO_PIN_SET);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6818      	ldr	r0, [r3, #0]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	889b      	ldrh	r3, [r3, #4]
 8001ece:	2201      	movs	r2, #1
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	f000 ff35 	bl	8002d40 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8001ed6:	2001      	movs	r0, #1
 8001ed8:	f000 fc78 	bl	80027cc <HAL_Delay>
  HAL_GPIO_WritePin(sr04_struct->trig_port, sr04_struct->trig_pin, GPIO_PIN_RESET);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	6818      	ldr	r0, [r3, #0]
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	889b      	ldrh	r3, [r3, #4]
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	4619      	mov	r1, r3
 8001ee8:	f000 ff2a 	bl	8002d40 <HAL_GPIO_WritePin>
}
 8001eec:	bf00      	nop
 8001eee:	3708      	adds	r7, #8
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}

08001ef4 <sr04_read_distance>:

void sr04_read_distance(sr04_t *sr04_struct){
 8001ef4:	b480      	push	{r7}
 8001ef6:	b083      	sub	sp, #12
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  // This function should be called in the timer input capture callback
  switch (sr04_struct->capture_flag){
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	7b9b      	ldrb	r3, [r3, #14]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d002      	beq.n	8001f0a <sr04_read_distance+0x16>
 8001f04:	2b01      	cmp	r3, #1
 8001f06:	d07b      	beq.n	8002000 <sr04_read_distance+0x10c>
      }
      sr04_struct->last_distance = sr04_struct->distance;
      __HAL_TIM_SET_CAPTUREPOLARITY(sr04_struct->echo_htim, sr04_struct->echo_channel, TIM_INPUTCHANNELPOLARITY_RISING);
      break;
  }
}
 8001f08:	e11e      	b.n	8002148 <sr04_read_distance+0x254>
      sr04_struct->start_counter = __HAL_TIM_GET_COUNTER(sr04_struct->echo_htim);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	689b      	ldr	r3, [r3, #8]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	611a      	str	r2, [r3, #16]
      sr04_struct->capture_flag = 1;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2201      	movs	r2, #1
 8001f1a:	739a      	strb	r2, [r3, #14]
      sr04_struct->tim_update_count = 0;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2200      	movs	r2, #0
 8001f20:	841a      	strh	r2, [r3, #32]
      __HAL_TIM_SET_CAPTUREPOLARITY(sr04_struct->echo_htim, sr04_struct->echo_channel, TIM_INPUTCHANNELPOLARITY_FALLING);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	899b      	ldrh	r3, [r3, #12]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d10a      	bne.n	8001f40 <sr04_read_distance+0x4c>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	689b      	ldr	r3, [r3, #8]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	6a1a      	ldr	r2, [r3, #32]
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	689b      	ldr	r3, [r3, #8]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f022 020a 	bic.w	r2, r2, #10
 8001f3c:	621a      	str	r2, [r3, #32]
 8001f3e:	e027      	b.n	8001f90 <sr04_read_distance+0x9c>
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	899b      	ldrh	r3, [r3, #12]
 8001f44:	2b04      	cmp	r3, #4
 8001f46:	d10a      	bne.n	8001f5e <sr04_read_distance+0x6a>
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	689b      	ldr	r3, [r3, #8]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	6a1b      	ldr	r3, [r3, #32]
 8001f50:	687a      	ldr	r2, [r7, #4]
 8001f52:	6892      	ldr	r2, [r2, #8]
 8001f54:	6812      	ldr	r2, [r2, #0]
 8001f56:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8001f5a:	6213      	str	r3, [r2, #32]
 8001f5c:	e018      	b.n	8001f90 <sr04_read_distance+0x9c>
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	899b      	ldrh	r3, [r3, #12]
 8001f62:	2b08      	cmp	r3, #8
 8001f64:	d10a      	bne.n	8001f7c <sr04_read_distance+0x88>
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	689b      	ldr	r3, [r3, #8]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	6a1b      	ldr	r3, [r3, #32]
 8001f6e:	687a      	ldr	r2, [r7, #4]
 8001f70:	6892      	ldr	r2, [r2, #8]
 8001f72:	6812      	ldr	r2, [r2, #0]
 8001f74:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8001f78:	6213      	str	r3, [r2, #32]
 8001f7a:	e009      	b.n	8001f90 <sr04_read_distance+0x9c>
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	689b      	ldr	r3, [r3, #8]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	6a1b      	ldr	r3, [r3, #32]
 8001f84:	687a      	ldr	r2, [r7, #4]
 8001f86:	6892      	ldr	r2, [r2, #8]
 8001f88:	6812      	ldr	r2, [r2, #0]
 8001f8a:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8001f8e:	6213      	str	r3, [r2, #32]
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	899b      	ldrh	r3, [r3, #12]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d10a      	bne.n	8001fae <sr04_read_distance+0xba>
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	689b      	ldr	r3, [r3, #8]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	6a1a      	ldr	r2, [r3, #32]
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	689b      	ldr	r3, [r3, #8]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f042 0202 	orr.w	r2, r2, #2
 8001faa:	621a      	str	r2, [r3, #32]
      break;
 8001fac:	e0cc      	b.n	8002148 <sr04_read_distance+0x254>
      __HAL_TIM_SET_CAPTUREPOLARITY(sr04_struct->echo_htim, sr04_struct->echo_channel, TIM_INPUTCHANNELPOLARITY_FALLING);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	899b      	ldrh	r3, [r3, #12]
 8001fb2:	2b04      	cmp	r3, #4
 8001fb4:	d10a      	bne.n	8001fcc <sr04_read_distance+0xd8>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	689b      	ldr	r3, [r3, #8]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	6a1b      	ldr	r3, [r3, #32]
 8001fbe:	687a      	ldr	r2, [r7, #4]
 8001fc0:	6892      	ldr	r2, [r2, #8]
 8001fc2:	6812      	ldr	r2, [r2, #0]
 8001fc4:	f043 0320 	orr.w	r3, r3, #32
 8001fc8:	6213      	str	r3, [r2, #32]
      break;
 8001fca:	e0bd      	b.n	8002148 <sr04_read_distance+0x254>
      __HAL_TIM_SET_CAPTUREPOLARITY(sr04_struct->echo_htim, sr04_struct->echo_channel, TIM_INPUTCHANNELPOLARITY_FALLING);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	899b      	ldrh	r3, [r3, #12]
 8001fd0:	2b08      	cmp	r3, #8
 8001fd2:	d10a      	bne.n	8001fea <sr04_read_distance+0xf6>
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	689b      	ldr	r3, [r3, #8]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	6a1b      	ldr	r3, [r3, #32]
 8001fdc:	687a      	ldr	r2, [r7, #4]
 8001fde:	6892      	ldr	r2, [r2, #8]
 8001fe0:	6812      	ldr	r2, [r2, #0]
 8001fe2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001fe6:	6213      	str	r3, [r2, #32]
      break;
 8001fe8:	e0ae      	b.n	8002148 <sr04_read_distance+0x254>
      __HAL_TIM_SET_CAPTUREPOLARITY(sr04_struct->echo_htim, sr04_struct->echo_channel, TIM_INPUTCHANNELPOLARITY_FALLING);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	689b      	ldr	r3, [r3, #8]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	6a1b      	ldr	r3, [r3, #32]
 8001ff2:	687a      	ldr	r2, [r7, #4]
 8001ff4:	6892      	ldr	r2, [r2, #8]
 8001ff6:	6812      	ldr	r2, [r2, #0]
 8001ff8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001ffc:	6213      	str	r3, [r2, #32]
      break;
 8001ffe:	e0a3      	b.n	8002148 <sr04_read_distance+0x254>
      sr04_struct->end_counter = __HAL_TIM_GET_COUNTER(sr04_struct->echo_htim) + sr04_struct->tim_update_count * sr04_struct->echo_htim->Init.Period;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	689b      	ldr	r3, [r3, #8]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	8c1b      	ldrh	r3, [r3, #32]
 800200c:	4619      	mov	r1, r3
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	689b      	ldr	r3, [r3, #8]
 8002012:	68db      	ldr	r3, [r3, #12]
 8002014:	fb01 f303 	mul.w	r3, r1, r3
 8002018:	441a      	add	r2, r3
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	615a      	str	r2, [r3, #20]
      sr04_struct->capture_flag = 0;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2200      	movs	r2, #0
 8002022:	739a      	strb	r2, [r3, #14]
      sr04_struct->distance = (sr04_struct->end_counter - sr04_struct->start_counter) * 340 / (SystemCoreClock / 1000000) / 2 / (1000 / sr04_struct->echo_htim->Init.Prescaler);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	695a      	ldr	r2, [r3, #20]
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	691b      	ldr	r3, [r3, #16]
 800202c:	1ad3      	subs	r3, r2, r3
 800202e:	f44f 72aa 	mov.w	r2, #340	@ 0x154
 8002032:	fb03 f202 	mul.w	r2, r3, r2
 8002036:	4b47      	ldr	r3, [pc, #284]	@ (8002154 <sr04_read_distance+0x260>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	4947      	ldr	r1, [pc, #284]	@ (8002158 <sr04_read_distance+0x264>)
 800203c:	fba1 1303 	umull	r1, r3, r1, r3
 8002040:	0c9b      	lsrs	r3, r3, #18
 8002042:	fbb2 f3f3 	udiv	r3, r2, r3
 8002046:	085a      	lsrs	r2, r3, #1
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	689b      	ldr	r3, [r3, #8]
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002052:	fbb1 f3f3 	udiv	r3, r1, r3
 8002056:	fbb2 f2f3 	udiv	r2, r2, r3
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	619a      	str	r2, [r3, #24]
      if(sr04_struct->distance > DISTANCE_LIMIT){
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	699b      	ldr	r3, [r3, #24]
 8002062:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002066:	4293      	cmp	r3, r2
 8002068:	d903      	bls.n	8002072 <sr04_read_distance+0x17e>
        sr04_struct->distance = sr04_struct->last_distance;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	69da      	ldr	r2, [r3, #28]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	619a      	str	r2, [r3, #24]
      sr04_struct->last_distance = sr04_struct->distance;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	699a      	ldr	r2, [r3, #24]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	61da      	str	r2, [r3, #28]
      __HAL_TIM_SET_CAPTUREPOLARITY(sr04_struct->echo_htim, sr04_struct->echo_channel, TIM_INPUTCHANNELPOLARITY_RISING);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	899b      	ldrh	r3, [r3, #12]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d10a      	bne.n	8002098 <sr04_read_distance+0x1a4>
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	689b      	ldr	r3, [r3, #8]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	6a1a      	ldr	r2, [r3, #32]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	689b      	ldr	r3, [r3, #8]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f022 020a 	bic.w	r2, r2, #10
 8002094:	621a      	str	r2, [r3, #32]
 8002096:	e027      	b.n	80020e8 <sr04_read_distance+0x1f4>
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	899b      	ldrh	r3, [r3, #12]
 800209c:	2b04      	cmp	r3, #4
 800209e:	d10a      	bne.n	80020b6 <sr04_read_distance+0x1c2>
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	689b      	ldr	r3, [r3, #8]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	6a1b      	ldr	r3, [r3, #32]
 80020a8:	687a      	ldr	r2, [r7, #4]
 80020aa:	6892      	ldr	r2, [r2, #8]
 80020ac:	6812      	ldr	r2, [r2, #0]
 80020ae:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80020b2:	6213      	str	r3, [r2, #32]
 80020b4:	e018      	b.n	80020e8 <sr04_read_distance+0x1f4>
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	899b      	ldrh	r3, [r3, #12]
 80020ba:	2b08      	cmp	r3, #8
 80020bc:	d10a      	bne.n	80020d4 <sr04_read_distance+0x1e0>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	689b      	ldr	r3, [r3, #8]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	6a1b      	ldr	r3, [r3, #32]
 80020c6:	687a      	ldr	r2, [r7, #4]
 80020c8:	6892      	ldr	r2, [r2, #8]
 80020ca:	6812      	ldr	r2, [r2, #0]
 80020cc:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80020d0:	6213      	str	r3, [r2, #32]
 80020d2:	e009      	b.n	80020e8 <sr04_read_distance+0x1f4>
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	689b      	ldr	r3, [r3, #8]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	6a1b      	ldr	r3, [r3, #32]
 80020dc:	687a      	ldr	r2, [r7, #4]
 80020de:	6892      	ldr	r2, [r2, #8]
 80020e0:	6812      	ldr	r2, [r2, #0]
 80020e2:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 80020e6:	6213      	str	r3, [r2, #32]
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	899b      	ldrh	r3, [r3, #12]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d108      	bne.n	8002102 <sr04_read_distance+0x20e>
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	689b      	ldr	r3, [r3, #8]
 80020f4:	681a      	ldr	r2, [r3, #0]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	689b      	ldr	r3, [r3, #8]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	6a12      	ldr	r2, [r2, #32]
 80020fe:	621a      	str	r2, [r3, #32]
      break;
 8002100:	e021      	b.n	8002146 <sr04_read_distance+0x252>
      __HAL_TIM_SET_CAPTUREPOLARITY(sr04_struct->echo_htim, sr04_struct->echo_channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	899b      	ldrh	r3, [r3, #12]
 8002106:	2b04      	cmp	r3, #4
 8002108:	d108      	bne.n	800211c <sr04_read_distance+0x228>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	689b      	ldr	r3, [r3, #8]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	687a      	ldr	r2, [r7, #4]
 8002112:	6892      	ldr	r2, [r2, #8]
 8002114:	6812      	ldr	r2, [r2, #0]
 8002116:	6a1b      	ldr	r3, [r3, #32]
 8002118:	6213      	str	r3, [r2, #32]
      break;
 800211a:	e014      	b.n	8002146 <sr04_read_distance+0x252>
      __HAL_TIM_SET_CAPTUREPOLARITY(sr04_struct->echo_htim, sr04_struct->echo_channel, TIM_INPUTCHANNELPOLARITY_RISING);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	899b      	ldrh	r3, [r3, #12]
 8002120:	2b08      	cmp	r3, #8
 8002122:	d108      	bne.n	8002136 <sr04_read_distance+0x242>
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	689b      	ldr	r3, [r3, #8]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	687a      	ldr	r2, [r7, #4]
 800212c:	6892      	ldr	r2, [r2, #8]
 800212e:	6812      	ldr	r2, [r2, #0]
 8002130:	6a1b      	ldr	r3, [r3, #32]
 8002132:	6213      	str	r3, [r2, #32]
      break;
 8002134:	e007      	b.n	8002146 <sr04_read_distance+0x252>
      __HAL_TIM_SET_CAPTUREPOLARITY(sr04_struct->echo_htim, sr04_struct->echo_channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	689b      	ldr	r3, [r3, #8]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	687a      	ldr	r2, [r7, #4]
 800213e:	6892      	ldr	r2, [r2, #8]
 8002140:	6812      	ldr	r2, [r2, #0]
 8002142:	6a1b      	ldr	r3, [r3, #32]
 8002144:	6213      	str	r3, [r2, #32]
      break;
 8002146:	bf00      	nop
}
 8002148:	bf00      	nop
 800214a:	370c      	adds	r7, #12
 800214c:	46bd      	mov	sp, r7
 800214e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002152:	4770      	bx	lr
 8002154:	20000090 	.word	0x20000090
 8002158:	431bde83 	.word	0x431bde83

0800215c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b082      	sub	sp, #8
 8002160:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002162:	2300      	movs	r3, #0
 8002164:	607b      	str	r3, [r7, #4]
 8002166:	4b10      	ldr	r3, [pc, #64]	@ (80021a8 <HAL_MspInit+0x4c>)
 8002168:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800216a:	4a0f      	ldr	r2, [pc, #60]	@ (80021a8 <HAL_MspInit+0x4c>)
 800216c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002170:	6453      	str	r3, [r2, #68]	@ 0x44
 8002172:	4b0d      	ldr	r3, [pc, #52]	@ (80021a8 <HAL_MspInit+0x4c>)
 8002174:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002176:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800217a:	607b      	str	r3, [r7, #4]
 800217c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800217e:	2300      	movs	r3, #0
 8002180:	603b      	str	r3, [r7, #0]
 8002182:	4b09      	ldr	r3, [pc, #36]	@ (80021a8 <HAL_MspInit+0x4c>)
 8002184:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002186:	4a08      	ldr	r2, [pc, #32]	@ (80021a8 <HAL_MspInit+0x4c>)
 8002188:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800218c:	6413      	str	r3, [r2, #64]	@ 0x40
 800218e:	4b06      	ldr	r3, [pc, #24]	@ (80021a8 <HAL_MspInit+0x4c>)
 8002190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002192:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002196:	603b      	str	r3, [r7, #0]
 8002198:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800219a:	2007      	movs	r0, #7
 800219c:	f000 fc0a 	bl	80029b4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021a0:	bf00      	nop
 80021a2:	3708      	adds	r7, #8
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bd80      	pop	{r7, pc}
 80021a8:	40023800 	.word	0x40023800

080021ac <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b08c      	sub	sp, #48	@ 0x30
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021b4:	f107 031c 	add.w	r3, r7, #28
 80021b8:	2200      	movs	r2, #0
 80021ba:	601a      	str	r2, [r3, #0]
 80021bc:	605a      	str	r2, [r3, #4]
 80021be:	609a      	str	r2, [r3, #8]
 80021c0:	60da      	str	r2, [r3, #12]
 80021c2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a3b      	ldr	r2, [pc, #236]	@ (80022b8 <HAL_I2C_MspInit+0x10c>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d12c      	bne.n	8002228 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021ce:	2300      	movs	r3, #0
 80021d0:	61bb      	str	r3, [r7, #24]
 80021d2:	4b3a      	ldr	r3, [pc, #232]	@ (80022bc <HAL_I2C_MspInit+0x110>)
 80021d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021d6:	4a39      	ldr	r2, [pc, #228]	@ (80022bc <HAL_I2C_MspInit+0x110>)
 80021d8:	f043 0302 	orr.w	r3, r3, #2
 80021dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80021de:	4b37      	ldr	r3, [pc, #220]	@ (80022bc <HAL_I2C_MspInit+0x110>)
 80021e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021e2:	f003 0302 	and.w	r3, r3, #2
 80021e6:	61bb      	str	r3, [r7, #24]
 80021e8:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80021ea:	23c0      	movs	r3, #192	@ 0xc0
 80021ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80021ee:	2312      	movs	r3, #18
 80021f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f2:	2300      	movs	r3, #0
 80021f4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021f6:	2303      	movs	r3, #3
 80021f8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80021fa:	2304      	movs	r3, #4
 80021fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021fe:	f107 031c 	add.w	r3, r7, #28
 8002202:	4619      	mov	r1, r3
 8002204:	482e      	ldr	r0, [pc, #184]	@ (80022c0 <HAL_I2C_MspInit+0x114>)
 8002206:	f000 fc17 	bl	8002a38 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800220a:	2300      	movs	r3, #0
 800220c:	617b      	str	r3, [r7, #20]
 800220e:	4b2b      	ldr	r3, [pc, #172]	@ (80022bc <HAL_I2C_MspInit+0x110>)
 8002210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002212:	4a2a      	ldr	r2, [pc, #168]	@ (80022bc <HAL_I2C_MspInit+0x110>)
 8002214:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002218:	6413      	str	r3, [r2, #64]	@ 0x40
 800221a:	4b28      	ldr	r3, [pc, #160]	@ (80022bc <HAL_I2C_MspInit+0x110>)
 800221c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800221e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002222:	617b      	str	r3, [r7, #20]
 8002224:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002226:	e042      	b.n	80022ae <HAL_I2C_MspInit+0x102>
  else if(hi2c->Instance==I2C2)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a25      	ldr	r2, [pc, #148]	@ (80022c4 <HAL_I2C_MspInit+0x118>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d13d      	bne.n	80022ae <HAL_I2C_MspInit+0x102>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002232:	2300      	movs	r3, #0
 8002234:	613b      	str	r3, [r7, #16]
 8002236:	4b21      	ldr	r3, [pc, #132]	@ (80022bc <HAL_I2C_MspInit+0x110>)
 8002238:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800223a:	4a20      	ldr	r2, [pc, #128]	@ (80022bc <HAL_I2C_MspInit+0x110>)
 800223c:	f043 0302 	orr.w	r3, r3, #2
 8002240:	6313      	str	r3, [r2, #48]	@ 0x30
 8002242:	4b1e      	ldr	r3, [pc, #120]	@ (80022bc <HAL_I2C_MspInit+0x110>)
 8002244:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002246:	f003 0302 	and.w	r3, r3, #2
 800224a:	613b      	str	r3, [r7, #16]
 800224c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800224e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002252:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002254:	2312      	movs	r3, #18
 8002256:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002258:	2300      	movs	r3, #0
 800225a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800225c:	2303      	movs	r3, #3
 800225e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002260:	2304      	movs	r3, #4
 8002262:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002264:	f107 031c 	add.w	r3, r7, #28
 8002268:	4619      	mov	r1, r3
 800226a:	4815      	ldr	r0, [pc, #84]	@ (80022c0 <HAL_I2C_MspInit+0x114>)
 800226c:	f000 fbe4 	bl	8002a38 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002270:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002274:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002276:	2312      	movs	r3, #18
 8002278:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800227a:	2300      	movs	r3, #0
 800227c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800227e:	2303      	movs	r3, #3
 8002280:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8002282:	2309      	movs	r3, #9
 8002284:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002286:	f107 031c 	add.w	r3, r7, #28
 800228a:	4619      	mov	r1, r3
 800228c:	480c      	ldr	r0, [pc, #48]	@ (80022c0 <HAL_I2C_MspInit+0x114>)
 800228e:	f000 fbd3 	bl	8002a38 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002292:	2300      	movs	r3, #0
 8002294:	60fb      	str	r3, [r7, #12]
 8002296:	4b09      	ldr	r3, [pc, #36]	@ (80022bc <HAL_I2C_MspInit+0x110>)
 8002298:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800229a:	4a08      	ldr	r2, [pc, #32]	@ (80022bc <HAL_I2C_MspInit+0x110>)
 800229c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80022a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80022a2:	4b06      	ldr	r3, [pc, #24]	@ (80022bc <HAL_I2C_MspInit+0x110>)
 80022a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80022aa:	60fb      	str	r3, [r7, #12]
 80022ac:	68fb      	ldr	r3, [r7, #12]
}
 80022ae:	bf00      	nop
 80022b0:	3730      	adds	r7, #48	@ 0x30
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	bf00      	nop
 80022b8:	40005400 	.word	0x40005400
 80022bc:	40023800 	.word	0x40023800
 80022c0:	40020400 	.word	0x40020400
 80022c4:	40005800 	.word	0x40005800

080022c8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b08a      	sub	sp, #40	@ 0x28
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022d0:	f107 0314 	add.w	r3, r7, #20
 80022d4:	2200      	movs	r2, #0
 80022d6:	601a      	str	r2, [r3, #0]
 80022d8:	605a      	str	r2, [r3, #4]
 80022da:	609a      	str	r2, [r3, #8]
 80022dc:	60da      	str	r2, [r3, #12]
 80022de:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a21      	ldr	r2, [pc, #132]	@ (800236c <HAL_TIM_Base_MspInit+0xa4>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d13c      	bne.n	8002364 <HAL_TIM_Base_MspInit+0x9c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80022ea:	2300      	movs	r3, #0
 80022ec:	613b      	str	r3, [r7, #16]
 80022ee:	4b20      	ldr	r3, [pc, #128]	@ (8002370 <HAL_TIM_Base_MspInit+0xa8>)
 80022f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022f2:	4a1f      	ldr	r2, [pc, #124]	@ (8002370 <HAL_TIM_Base_MspInit+0xa8>)
 80022f4:	f043 0301 	orr.w	r3, r3, #1
 80022f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80022fa:	4b1d      	ldr	r3, [pc, #116]	@ (8002370 <HAL_TIM_Base_MspInit+0xa8>)
 80022fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022fe:	f003 0301 	and.w	r3, r3, #1
 8002302:	613b      	str	r3, [r7, #16]
 8002304:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002306:	2300      	movs	r3, #0
 8002308:	60fb      	str	r3, [r7, #12]
 800230a:	4b19      	ldr	r3, [pc, #100]	@ (8002370 <HAL_TIM_Base_MspInit+0xa8>)
 800230c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800230e:	4a18      	ldr	r2, [pc, #96]	@ (8002370 <HAL_TIM_Base_MspInit+0xa8>)
 8002310:	f043 0301 	orr.w	r3, r3, #1
 8002314:	6313      	str	r3, [r2, #48]	@ 0x30
 8002316:	4b16      	ldr	r3, [pc, #88]	@ (8002370 <HAL_TIM_Base_MspInit+0xa8>)
 8002318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800231a:	f003 0301 	and.w	r3, r3, #1
 800231e:	60fb      	str	r3, [r7, #12]
 8002320:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002322:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002326:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002328:	2302      	movs	r3, #2
 800232a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800232c:	2300      	movs	r3, #0
 800232e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002330:	2300      	movs	r3, #0
 8002332:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002334:	2301      	movs	r3, #1
 8002336:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002338:	f107 0314 	add.w	r3, r7, #20
 800233c:	4619      	mov	r1, r3
 800233e:	480d      	ldr	r0, [pc, #52]	@ (8002374 <HAL_TIM_Base_MspInit+0xac>)
 8002340:	f000 fb7a 	bl	8002a38 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002344:	2200      	movs	r2, #0
 8002346:	2100      	movs	r1, #0
 8002348:	2019      	movs	r0, #25
 800234a:	f000 fb3e 	bl	80029ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800234e:	2019      	movs	r0, #25
 8002350:	f000 fb57 	bl	8002a02 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8002354:	2200      	movs	r2, #0
 8002356:	2100      	movs	r1, #0
 8002358:	201b      	movs	r0, #27
 800235a:	f000 fb36 	bl	80029ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800235e:	201b      	movs	r0, #27
 8002360:	f000 fb4f 	bl	8002a02 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8002364:	bf00      	nop
 8002366:	3728      	adds	r7, #40	@ 0x28
 8002368:	46bd      	mov	sp, r7
 800236a:	bd80      	pop	{r7, pc}
 800236c:	40010000 	.word	0x40010000
 8002370:	40023800 	.word	0x40023800
 8002374:	40020000 	.word	0x40020000

08002378 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b08a      	sub	sp, #40	@ 0x28
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002380:	f107 0314 	add.w	r3, r7, #20
 8002384:	2200      	movs	r2, #0
 8002386:	601a      	str	r2, [r3, #0]
 8002388:	605a      	str	r2, [r3, #4]
 800238a:	609a      	str	r2, [r3, #8]
 800238c:	60da      	str	r2, [r3, #12]
 800238e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a19      	ldr	r2, [pc, #100]	@ (80023fc <HAL_UART_MspInit+0x84>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d12b      	bne.n	80023f2 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800239a:	2300      	movs	r3, #0
 800239c:	613b      	str	r3, [r7, #16]
 800239e:	4b18      	ldr	r3, [pc, #96]	@ (8002400 <HAL_UART_MspInit+0x88>)
 80023a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023a2:	4a17      	ldr	r2, [pc, #92]	@ (8002400 <HAL_UART_MspInit+0x88>)
 80023a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80023a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80023aa:	4b15      	ldr	r3, [pc, #84]	@ (8002400 <HAL_UART_MspInit+0x88>)
 80023ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023b2:	613b      	str	r3, [r7, #16]
 80023b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023b6:	2300      	movs	r3, #0
 80023b8:	60fb      	str	r3, [r7, #12]
 80023ba:	4b11      	ldr	r3, [pc, #68]	@ (8002400 <HAL_UART_MspInit+0x88>)
 80023bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023be:	4a10      	ldr	r2, [pc, #64]	@ (8002400 <HAL_UART_MspInit+0x88>)
 80023c0:	f043 0301 	orr.w	r3, r3, #1
 80023c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80023c6:	4b0e      	ldr	r3, [pc, #56]	@ (8002400 <HAL_UART_MspInit+0x88>)
 80023c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023ca:	f003 0301 	and.w	r3, r3, #1
 80023ce:	60fb      	str	r3, [r7, #12]
 80023d0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80023d2:	230c      	movs	r3, #12
 80023d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023d6:	2302      	movs	r3, #2
 80023d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023da:	2300      	movs	r3, #0
 80023dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023de:	2303      	movs	r3, #3
 80023e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80023e2:	2307      	movs	r3, #7
 80023e4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023e6:	f107 0314 	add.w	r3, r7, #20
 80023ea:	4619      	mov	r1, r3
 80023ec:	4805      	ldr	r0, [pc, #20]	@ (8002404 <HAL_UART_MspInit+0x8c>)
 80023ee:	f000 fb23 	bl	8002a38 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80023f2:	bf00      	nop
 80023f4:	3728      	adds	r7, #40	@ 0x28
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd80      	pop	{r7, pc}
 80023fa:	bf00      	nop
 80023fc:	40004400 	.word	0x40004400
 8002400:	40023800 	.word	0x40023800
 8002404:	40020000 	.word	0x40020000

08002408 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002408:	b480      	push	{r7}
 800240a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800240c:	bf00      	nop
 800240e:	e7fd      	b.n	800240c <NMI_Handler+0x4>

08002410 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002410:	b480      	push	{r7}
 8002412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002414:	bf00      	nop
 8002416:	e7fd      	b.n	8002414 <HardFault_Handler+0x4>

08002418 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002418:	b480      	push	{r7}
 800241a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800241c:	bf00      	nop
 800241e:	e7fd      	b.n	800241c <MemManage_Handler+0x4>

08002420 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002420:	b480      	push	{r7}
 8002422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002424:	bf00      	nop
 8002426:	e7fd      	b.n	8002424 <BusFault_Handler+0x4>

08002428 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002428:	b480      	push	{r7}
 800242a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800242c:	bf00      	nop
 800242e:	e7fd      	b.n	800242c <UsageFault_Handler+0x4>

08002430 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002430:	b480      	push	{r7}
 8002432:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002434:	bf00      	nop
 8002436:	46bd      	mov	sp, r7
 8002438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243c:	4770      	bx	lr

0800243e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800243e:	b480      	push	{r7}
 8002440:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002442:	bf00      	nop
 8002444:	46bd      	mov	sp, r7
 8002446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244a:	4770      	bx	lr

0800244c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800244c:	b480      	push	{r7}
 800244e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002450:	bf00      	nop
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr

0800245a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800245a:	b580      	push	{r7, lr}
 800245c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800245e:	f000 f995 	bl	800278c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002462:	bf00      	nop
 8002464:	bd80      	pop	{r7, pc}
	...

08002468 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */
	  if (__HAL_TIM_GET_FLAG(sr04.echo_htim, TIM_FLAG_UPDATE) != RESET)
 800246c:	4b0d      	ldr	r3, [pc, #52]	@ (80024a4 <TIM1_UP_TIM10_IRQHandler+0x3c>)
 800246e:	689b      	ldr	r3, [r3, #8]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	691b      	ldr	r3, [r3, #16]
 8002474:	f003 0301 	and.w	r3, r3, #1
 8002478:	2b01      	cmp	r3, #1
 800247a:	d10d      	bne.n	8002498 <TIM1_UP_TIM10_IRQHandler+0x30>
	  {
	      if (__HAL_TIM_GET_IT_SOURCE(sr04.echo_htim, TIM_IT_UPDATE) != RESET)
 800247c:	4b09      	ldr	r3, [pc, #36]	@ (80024a4 <TIM1_UP_TIM10_IRQHandler+0x3c>)
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	68db      	ldr	r3, [r3, #12]
 8002484:	f003 0301 	and.w	r3, r3, #1
 8002488:	2b01      	cmp	r3, #1
 800248a:	d105      	bne.n	8002498 <TIM1_UP_TIM10_IRQHandler+0x30>
	      {
	          sr04.tim_update_count++;
 800248c:	4b05      	ldr	r3, [pc, #20]	@ (80024a4 <TIM1_UP_TIM10_IRQHandler+0x3c>)
 800248e:	8c1b      	ldrh	r3, [r3, #32]
 8002490:	3301      	adds	r3, #1
 8002492:	b29a      	uxth	r2, r3
 8002494:	4b03      	ldr	r3, [pc, #12]	@ (80024a4 <TIM1_UP_TIM10_IRQHandler+0x3c>)
 8002496:	841a      	strh	r2, [r3, #32]
	      }
	  }

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002498:	4803      	ldr	r0, [pc, #12]	@ (80024a8 <TIM1_UP_TIM10_IRQHandler+0x40>)
 800249a:	f002 ffcd 	bl	8005438 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800249e:	bf00      	nop
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	bf00      	nop
 80024a4:	20000434 	.word	0x20000434
 80024a8:	20000344 	.word	0x20000344

080024ac <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */
	if (__HAL_TIM_GET_FLAG(&htim1, TIM_FLAG_CC1) != RESET)
 80024b0:	4b0a      	ldr	r3, [pc, #40]	@ (80024dc <TIM1_CC_IRQHandler+0x30>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	691b      	ldr	r3, [r3, #16]
 80024b6:	f003 0302 	and.w	r3, r3, #2
 80024ba:	2b02      	cmp	r3, #2
 80024bc:	d109      	bne.n	80024d2 <TIM1_CC_IRQHandler+0x26>
	  {
	      if (__HAL_TIM_GET_IT_SOURCE(&htim1, TIM_IT_CC1) != RESET)
 80024be:	4b07      	ldr	r3, [pc, #28]	@ (80024dc <TIM1_CC_IRQHandler+0x30>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	68db      	ldr	r3, [r3, #12]
 80024c4:	f003 0302 	and.w	r3, r3, #2
 80024c8:	2b02      	cmp	r3, #2
 80024ca:	d102      	bne.n	80024d2 <TIM1_CC_IRQHandler+0x26>
	      {
	          sr04_read_distance(&sr04);
 80024cc:	4804      	ldr	r0, [pc, #16]	@ (80024e0 <TIM1_CC_IRQHandler+0x34>)
 80024ce:	f7ff fd11 	bl	8001ef4 <sr04_read_distance>
	      }
	  }
  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80024d2:	4802      	ldr	r0, [pc, #8]	@ (80024dc <TIM1_CC_IRQHandler+0x30>)
 80024d4:	f002 ffb0 	bl	8005438 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80024d8:	bf00      	nop
 80024da:	bd80      	pop	{r7, pc}
 80024dc:	20000344 	.word	0x20000344
 80024e0:	20000434 	.word	0x20000434

080024e4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80024e4:	b480      	push	{r7}
 80024e6:	af00      	add	r7, sp, #0
  return 1;
 80024e8:	2301      	movs	r3, #1
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	46bd      	mov	sp, r7
 80024ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f2:	4770      	bx	lr

080024f4 <_kill>:

int _kill(int pid, int sig)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b082      	sub	sp, #8
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
 80024fc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80024fe:	f004 fe5f 	bl	80071c0 <__errno>
 8002502:	4603      	mov	r3, r0
 8002504:	2216      	movs	r2, #22
 8002506:	601a      	str	r2, [r3, #0]
  return -1;
 8002508:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800250c:	4618      	mov	r0, r3
 800250e:	3708      	adds	r7, #8
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}

08002514 <_exit>:

void _exit (int status)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b082      	sub	sp, #8
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800251c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002520:	6878      	ldr	r0, [r7, #4]
 8002522:	f7ff ffe7 	bl	80024f4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002526:	bf00      	nop
 8002528:	e7fd      	b.n	8002526 <_exit+0x12>

0800252a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800252a:	b580      	push	{r7, lr}
 800252c:	b086      	sub	sp, #24
 800252e:	af00      	add	r7, sp, #0
 8002530:	60f8      	str	r0, [r7, #12]
 8002532:	60b9      	str	r1, [r7, #8]
 8002534:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002536:	2300      	movs	r3, #0
 8002538:	617b      	str	r3, [r7, #20]
 800253a:	e00a      	b.n	8002552 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800253c:	f3af 8000 	nop.w
 8002540:	4601      	mov	r1, r0
 8002542:	68bb      	ldr	r3, [r7, #8]
 8002544:	1c5a      	adds	r2, r3, #1
 8002546:	60ba      	str	r2, [r7, #8]
 8002548:	b2ca      	uxtb	r2, r1
 800254a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	3301      	adds	r3, #1
 8002550:	617b      	str	r3, [r7, #20]
 8002552:	697a      	ldr	r2, [r7, #20]
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	429a      	cmp	r2, r3
 8002558:	dbf0      	blt.n	800253c <_read+0x12>
  }

  return len;
 800255a:	687b      	ldr	r3, [r7, #4]
}
 800255c:	4618      	mov	r0, r3
 800255e:	3718      	adds	r7, #24
 8002560:	46bd      	mov	sp, r7
 8002562:	bd80      	pop	{r7, pc}

08002564 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b086      	sub	sp, #24
 8002568:	af00      	add	r7, sp, #0
 800256a:	60f8      	str	r0, [r7, #12]
 800256c:	60b9      	str	r1, [r7, #8]
 800256e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002570:	2300      	movs	r3, #0
 8002572:	617b      	str	r3, [r7, #20]
 8002574:	e009      	b.n	800258a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002576:	68bb      	ldr	r3, [r7, #8]
 8002578:	1c5a      	adds	r2, r3, #1
 800257a:	60ba      	str	r2, [r7, #8]
 800257c:	781b      	ldrb	r3, [r3, #0]
 800257e:	4618      	mov	r0, r3
 8002580:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002584:	697b      	ldr	r3, [r7, #20]
 8002586:	3301      	adds	r3, #1
 8002588:	617b      	str	r3, [r7, #20]
 800258a:	697a      	ldr	r2, [r7, #20]
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	429a      	cmp	r2, r3
 8002590:	dbf1      	blt.n	8002576 <_write+0x12>
  }
  return len;
 8002592:	687b      	ldr	r3, [r7, #4]
}
 8002594:	4618      	mov	r0, r3
 8002596:	3718      	adds	r7, #24
 8002598:	46bd      	mov	sp, r7
 800259a:	bd80      	pop	{r7, pc}

0800259c <_close>:

int _close(int file)
{
 800259c:	b480      	push	{r7}
 800259e:	b083      	sub	sp, #12
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80025a4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80025a8:	4618      	mov	r0, r3
 80025aa:	370c      	adds	r7, #12
 80025ac:	46bd      	mov	sp, r7
 80025ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b2:	4770      	bx	lr

080025b4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80025b4:	b480      	push	{r7}
 80025b6:	b083      	sub	sp, #12
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
 80025bc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80025c4:	605a      	str	r2, [r3, #4]
  return 0;
 80025c6:	2300      	movs	r3, #0
}
 80025c8:	4618      	mov	r0, r3
 80025ca:	370c      	adds	r7, #12
 80025cc:	46bd      	mov	sp, r7
 80025ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d2:	4770      	bx	lr

080025d4 <_isatty>:

int _isatty(int file)
{
 80025d4:	b480      	push	{r7}
 80025d6:	b083      	sub	sp, #12
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80025dc:	2301      	movs	r3, #1
}
 80025de:	4618      	mov	r0, r3
 80025e0:	370c      	adds	r7, #12
 80025e2:	46bd      	mov	sp, r7
 80025e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e8:	4770      	bx	lr

080025ea <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80025ea:	b480      	push	{r7}
 80025ec:	b085      	sub	sp, #20
 80025ee:	af00      	add	r7, sp, #0
 80025f0:	60f8      	str	r0, [r7, #12]
 80025f2:	60b9      	str	r1, [r7, #8]
 80025f4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80025f6:	2300      	movs	r3, #0
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	3714      	adds	r7, #20
 80025fc:	46bd      	mov	sp, r7
 80025fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002602:	4770      	bx	lr

08002604 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b086      	sub	sp, #24
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800260c:	4a14      	ldr	r2, [pc, #80]	@ (8002660 <_sbrk+0x5c>)
 800260e:	4b15      	ldr	r3, [pc, #84]	@ (8002664 <_sbrk+0x60>)
 8002610:	1ad3      	subs	r3, r2, r3
 8002612:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002618:	4b13      	ldr	r3, [pc, #76]	@ (8002668 <_sbrk+0x64>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d102      	bne.n	8002626 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002620:	4b11      	ldr	r3, [pc, #68]	@ (8002668 <_sbrk+0x64>)
 8002622:	4a12      	ldr	r2, [pc, #72]	@ (800266c <_sbrk+0x68>)
 8002624:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002626:	4b10      	ldr	r3, [pc, #64]	@ (8002668 <_sbrk+0x64>)
 8002628:	681a      	ldr	r2, [r3, #0]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	4413      	add	r3, r2
 800262e:	693a      	ldr	r2, [r7, #16]
 8002630:	429a      	cmp	r2, r3
 8002632:	d207      	bcs.n	8002644 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002634:	f004 fdc4 	bl	80071c0 <__errno>
 8002638:	4603      	mov	r3, r0
 800263a:	220c      	movs	r2, #12
 800263c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800263e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002642:	e009      	b.n	8002658 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002644:	4b08      	ldr	r3, [pc, #32]	@ (8002668 <_sbrk+0x64>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800264a:	4b07      	ldr	r3, [pc, #28]	@ (8002668 <_sbrk+0x64>)
 800264c:	681a      	ldr	r2, [r3, #0]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	4413      	add	r3, r2
 8002652:	4a05      	ldr	r2, [pc, #20]	@ (8002668 <_sbrk+0x64>)
 8002654:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002656:	68fb      	ldr	r3, [r7, #12]
}
 8002658:	4618      	mov	r0, r3
 800265a:	3718      	adds	r7, #24
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}
 8002660:	20020000 	.word	0x20020000
 8002664:	00000400 	.word	0x00000400
 8002668:	2000045c 	.word	0x2000045c
 800266c:	200005b0 	.word	0x200005b0

08002670 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002670:	b480      	push	{r7}
 8002672:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002674:	4b06      	ldr	r3, [pc, #24]	@ (8002690 <SystemInit+0x20>)
 8002676:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800267a:	4a05      	ldr	r2, [pc, #20]	@ (8002690 <SystemInit+0x20>)
 800267c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002680:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002684:	bf00      	nop
 8002686:	46bd      	mov	sp, r7
 8002688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268c:	4770      	bx	lr
 800268e:	bf00      	nop
 8002690:	e000ed00 	.word	0xe000ed00

08002694 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002694:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80026cc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002698:	f7ff ffea 	bl	8002670 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800269c:	480c      	ldr	r0, [pc, #48]	@ (80026d0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800269e:	490d      	ldr	r1, [pc, #52]	@ (80026d4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80026a0:	4a0d      	ldr	r2, [pc, #52]	@ (80026d8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80026a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80026a4:	e002      	b.n	80026ac <LoopCopyDataInit>

080026a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026aa:	3304      	adds	r3, #4

080026ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026b0:	d3f9      	bcc.n	80026a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026b2:	4a0a      	ldr	r2, [pc, #40]	@ (80026dc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80026b4:	4c0a      	ldr	r4, [pc, #40]	@ (80026e0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80026b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026b8:	e001      	b.n	80026be <LoopFillZerobss>

080026ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026bc:	3204      	adds	r2, #4

080026be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026c0:	d3fb      	bcc.n	80026ba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80026c2:	f004 fd83 	bl	80071cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80026c6:	f7fe fcff 	bl	80010c8 <main>
  bx  lr    
 80026ca:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80026cc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80026d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026d4:	20000278 	.word	0x20000278
  ldr r2, =_sidata
 80026d8:	08009f10 	.word	0x08009f10
  ldr r2, =_sbss
 80026dc:	20000278 	.word	0x20000278
  ldr r4, =_ebss
 80026e0:	200005b0 	.word	0x200005b0

080026e4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80026e4:	e7fe      	b.n	80026e4 <ADC_IRQHandler>
	...

080026e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80026ec:	4b0e      	ldr	r3, [pc, #56]	@ (8002728 <HAL_Init+0x40>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4a0d      	ldr	r2, [pc, #52]	@ (8002728 <HAL_Init+0x40>)
 80026f2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80026f6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80026f8:	4b0b      	ldr	r3, [pc, #44]	@ (8002728 <HAL_Init+0x40>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4a0a      	ldr	r2, [pc, #40]	@ (8002728 <HAL_Init+0x40>)
 80026fe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002702:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002704:	4b08      	ldr	r3, [pc, #32]	@ (8002728 <HAL_Init+0x40>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a07      	ldr	r2, [pc, #28]	@ (8002728 <HAL_Init+0x40>)
 800270a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800270e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002710:	2003      	movs	r0, #3
 8002712:	f000 f94f 	bl	80029b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002716:	2000      	movs	r0, #0
 8002718:	f000 f808 	bl	800272c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800271c:	f7ff fd1e 	bl	800215c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002720:	2300      	movs	r3, #0
}
 8002722:	4618      	mov	r0, r3
 8002724:	bd80      	pop	{r7, pc}
 8002726:	bf00      	nop
 8002728:	40023c00 	.word	0x40023c00

0800272c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b082      	sub	sp, #8
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002734:	4b12      	ldr	r3, [pc, #72]	@ (8002780 <HAL_InitTick+0x54>)
 8002736:	681a      	ldr	r2, [r3, #0]
 8002738:	4b12      	ldr	r3, [pc, #72]	@ (8002784 <HAL_InitTick+0x58>)
 800273a:	781b      	ldrb	r3, [r3, #0]
 800273c:	4619      	mov	r1, r3
 800273e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002742:	fbb3 f3f1 	udiv	r3, r3, r1
 8002746:	fbb2 f3f3 	udiv	r3, r2, r3
 800274a:	4618      	mov	r0, r3
 800274c:	f000 f967 	bl	8002a1e <HAL_SYSTICK_Config>
 8002750:	4603      	mov	r3, r0
 8002752:	2b00      	cmp	r3, #0
 8002754:	d001      	beq.n	800275a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002756:	2301      	movs	r3, #1
 8002758:	e00e      	b.n	8002778 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2b0f      	cmp	r3, #15
 800275e:	d80a      	bhi.n	8002776 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002760:	2200      	movs	r2, #0
 8002762:	6879      	ldr	r1, [r7, #4]
 8002764:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002768:	f000 f92f 	bl	80029ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800276c:	4a06      	ldr	r2, [pc, #24]	@ (8002788 <HAL_InitTick+0x5c>)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002772:	2300      	movs	r3, #0
 8002774:	e000      	b.n	8002778 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002776:	2301      	movs	r3, #1
}
 8002778:	4618      	mov	r0, r3
 800277a:	3708      	adds	r7, #8
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}
 8002780:	20000090 	.word	0x20000090
 8002784:	20000098 	.word	0x20000098
 8002788:	20000094 	.word	0x20000094

0800278c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800278c:	b480      	push	{r7}
 800278e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002790:	4b06      	ldr	r3, [pc, #24]	@ (80027ac <HAL_IncTick+0x20>)
 8002792:	781b      	ldrb	r3, [r3, #0]
 8002794:	461a      	mov	r2, r3
 8002796:	4b06      	ldr	r3, [pc, #24]	@ (80027b0 <HAL_IncTick+0x24>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4413      	add	r3, r2
 800279c:	4a04      	ldr	r2, [pc, #16]	@ (80027b0 <HAL_IncTick+0x24>)
 800279e:	6013      	str	r3, [r2, #0]
}
 80027a0:	bf00      	nop
 80027a2:	46bd      	mov	sp, r7
 80027a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a8:	4770      	bx	lr
 80027aa:	bf00      	nop
 80027ac:	20000098 	.word	0x20000098
 80027b0:	20000460 	.word	0x20000460

080027b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027b4:	b480      	push	{r7}
 80027b6:	af00      	add	r7, sp, #0
  return uwTick;
 80027b8:	4b03      	ldr	r3, [pc, #12]	@ (80027c8 <HAL_GetTick+0x14>)
 80027ba:	681b      	ldr	r3, [r3, #0]
}
 80027bc:	4618      	mov	r0, r3
 80027be:	46bd      	mov	sp, r7
 80027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c4:	4770      	bx	lr
 80027c6:	bf00      	nop
 80027c8:	20000460 	.word	0x20000460

080027cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b084      	sub	sp, #16
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80027d4:	f7ff ffee 	bl	80027b4 <HAL_GetTick>
 80027d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80027e4:	d005      	beq.n	80027f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80027e6:	4b0a      	ldr	r3, [pc, #40]	@ (8002810 <HAL_Delay+0x44>)
 80027e8:	781b      	ldrb	r3, [r3, #0]
 80027ea:	461a      	mov	r2, r3
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	4413      	add	r3, r2
 80027f0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80027f2:	bf00      	nop
 80027f4:	f7ff ffde 	bl	80027b4 <HAL_GetTick>
 80027f8:	4602      	mov	r2, r0
 80027fa:	68bb      	ldr	r3, [r7, #8]
 80027fc:	1ad3      	subs	r3, r2, r3
 80027fe:	68fa      	ldr	r2, [r7, #12]
 8002800:	429a      	cmp	r2, r3
 8002802:	d8f7      	bhi.n	80027f4 <HAL_Delay+0x28>
  {
  }
}
 8002804:	bf00      	nop
 8002806:	bf00      	nop
 8002808:	3710      	adds	r7, #16
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}
 800280e:	bf00      	nop
 8002810:	20000098 	.word	0x20000098

08002814 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002814:	b480      	push	{r7}
 8002816:	b085      	sub	sp, #20
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	f003 0307 	and.w	r3, r3, #7
 8002822:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002824:	4b0c      	ldr	r3, [pc, #48]	@ (8002858 <__NVIC_SetPriorityGrouping+0x44>)
 8002826:	68db      	ldr	r3, [r3, #12]
 8002828:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800282a:	68ba      	ldr	r2, [r7, #8]
 800282c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002830:	4013      	ands	r3, r2
 8002832:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002838:	68bb      	ldr	r3, [r7, #8]
 800283a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800283c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002840:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002844:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002846:	4a04      	ldr	r2, [pc, #16]	@ (8002858 <__NVIC_SetPriorityGrouping+0x44>)
 8002848:	68bb      	ldr	r3, [r7, #8]
 800284a:	60d3      	str	r3, [r2, #12]
}
 800284c:	bf00      	nop
 800284e:	3714      	adds	r7, #20
 8002850:	46bd      	mov	sp, r7
 8002852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002856:	4770      	bx	lr
 8002858:	e000ed00 	.word	0xe000ed00

0800285c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800285c:	b480      	push	{r7}
 800285e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002860:	4b04      	ldr	r3, [pc, #16]	@ (8002874 <__NVIC_GetPriorityGrouping+0x18>)
 8002862:	68db      	ldr	r3, [r3, #12]
 8002864:	0a1b      	lsrs	r3, r3, #8
 8002866:	f003 0307 	and.w	r3, r3, #7
}
 800286a:	4618      	mov	r0, r3
 800286c:	46bd      	mov	sp, r7
 800286e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002872:	4770      	bx	lr
 8002874:	e000ed00 	.word	0xe000ed00

08002878 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002878:	b480      	push	{r7}
 800287a:	b083      	sub	sp, #12
 800287c:	af00      	add	r7, sp, #0
 800287e:	4603      	mov	r3, r0
 8002880:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002882:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002886:	2b00      	cmp	r3, #0
 8002888:	db0b      	blt.n	80028a2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800288a:	79fb      	ldrb	r3, [r7, #7]
 800288c:	f003 021f 	and.w	r2, r3, #31
 8002890:	4907      	ldr	r1, [pc, #28]	@ (80028b0 <__NVIC_EnableIRQ+0x38>)
 8002892:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002896:	095b      	lsrs	r3, r3, #5
 8002898:	2001      	movs	r0, #1
 800289a:	fa00 f202 	lsl.w	r2, r0, r2
 800289e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80028a2:	bf00      	nop
 80028a4:	370c      	adds	r7, #12
 80028a6:	46bd      	mov	sp, r7
 80028a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ac:	4770      	bx	lr
 80028ae:	bf00      	nop
 80028b0:	e000e100 	.word	0xe000e100

080028b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b083      	sub	sp, #12
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	4603      	mov	r3, r0
 80028bc:	6039      	str	r1, [r7, #0]
 80028be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	db0a      	blt.n	80028de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	b2da      	uxtb	r2, r3
 80028cc:	490c      	ldr	r1, [pc, #48]	@ (8002900 <__NVIC_SetPriority+0x4c>)
 80028ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028d2:	0112      	lsls	r2, r2, #4
 80028d4:	b2d2      	uxtb	r2, r2
 80028d6:	440b      	add	r3, r1
 80028d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80028dc:	e00a      	b.n	80028f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	b2da      	uxtb	r2, r3
 80028e2:	4908      	ldr	r1, [pc, #32]	@ (8002904 <__NVIC_SetPriority+0x50>)
 80028e4:	79fb      	ldrb	r3, [r7, #7]
 80028e6:	f003 030f 	and.w	r3, r3, #15
 80028ea:	3b04      	subs	r3, #4
 80028ec:	0112      	lsls	r2, r2, #4
 80028ee:	b2d2      	uxtb	r2, r2
 80028f0:	440b      	add	r3, r1
 80028f2:	761a      	strb	r2, [r3, #24]
}
 80028f4:	bf00      	nop
 80028f6:	370c      	adds	r7, #12
 80028f8:	46bd      	mov	sp, r7
 80028fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fe:	4770      	bx	lr
 8002900:	e000e100 	.word	0xe000e100
 8002904:	e000ed00 	.word	0xe000ed00

08002908 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002908:	b480      	push	{r7}
 800290a:	b089      	sub	sp, #36	@ 0x24
 800290c:	af00      	add	r7, sp, #0
 800290e:	60f8      	str	r0, [r7, #12]
 8002910:	60b9      	str	r1, [r7, #8]
 8002912:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	f003 0307 	and.w	r3, r3, #7
 800291a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800291c:	69fb      	ldr	r3, [r7, #28]
 800291e:	f1c3 0307 	rsb	r3, r3, #7
 8002922:	2b04      	cmp	r3, #4
 8002924:	bf28      	it	cs
 8002926:	2304      	movcs	r3, #4
 8002928:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800292a:	69fb      	ldr	r3, [r7, #28]
 800292c:	3304      	adds	r3, #4
 800292e:	2b06      	cmp	r3, #6
 8002930:	d902      	bls.n	8002938 <NVIC_EncodePriority+0x30>
 8002932:	69fb      	ldr	r3, [r7, #28]
 8002934:	3b03      	subs	r3, #3
 8002936:	e000      	b.n	800293a <NVIC_EncodePriority+0x32>
 8002938:	2300      	movs	r3, #0
 800293a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800293c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002940:	69bb      	ldr	r3, [r7, #24]
 8002942:	fa02 f303 	lsl.w	r3, r2, r3
 8002946:	43da      	mvns	r2, r3
 8002948:	68bb      	ldr	r3, [r7, #8]
 800294a:	401a      	ands	r2, r3
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002950:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002954:	697b      	ldr	r3, [r7, #20]
 8002956:	fa01 f303 	lsl.w	r3, r1, r3
 800295a:	43d9      	mvns	r1, r3
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002960:	4313      	orrs	r3, r2
         );
}
 8002962:	4618      	mov	r0, r3
 8002964:	3724      	adds	r7, #36	@ 0x24
 8002966:	46bd      	mov	sp, r7
 8002968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296c:	4770      	bx	lr
	...

08002970 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b082      	sub	sp, #8
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	3b01      	subs	r3, #1
 800297c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002980:	d301      	bcc.n	8002986 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002982:	2301      	movs	r3, #1
 8002984:	e00f      	b.n	80029a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002986:	4a0a      	ldr	r2, [pc, #40]	@ (80029b0 <SysTick_Config+0x40>)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	3b01      	subs	r3, #1
 800298c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800298e:	210f      	movs	r1, #15
 8002990:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002994:	f7ff ff8e 	bl	80028b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002998:	4b05      	ldr	r3, [pc, #20]	@ (80029b0 <SysTick_Config+0x40>)
 800299a:	2200      	movs	r2, #0
 800299c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800299e:	4b04      	ldr	r3, [pc, #16]	@ (80029b0 <SysTick_Config+0x40>)
 80029a0:	2207      	movs	r2, #7
 80029a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029a4:	2300      	movs	r3, #0
}
 80029a6:	4618      	mov	r0, r3
 80029a8:	3708      	adds	r7, #8
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	e000e010 	.word	0xe000e010

080029b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b082      	sub	sp, #8
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029bc:	6878      	ldr	r0, [r7, #4]
 80029be:	f7ff ff29 	bl	8002814 <__NVIC_SetPriorityGrouping>
}
 80029c2:	bf00      	nop
 80029c4:	3708      	adds	r7, #8
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}

080029ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029ca:	b580      	push	{r7, lr}
 80029cc:	b086      	sub	sp, #24
 80029ce:	af00      	add	r7, sp, #0
 80029d0:	4603      	mov	r3, r0
 80029d2:	60b9      	str	r1, [r7, #8]
 80029d4:	607a      	str	r2, [r7, #4]
 80029d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80029d8:	2300      	movs	r3, #0
 80029da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80029dc:	f7ff ff3e 	bl	800285c <__NVIC_GetPriorityGrouping>
 80029e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029e2:	687a      	ldr	r2, [r7, #4]
 80029e4:	68b9      	ldr	r1, [r7, #8]
 80029e6:	6978      	ldr	r0, [r7, #20]
 80029e8:	f7ff ff8e 	bl	8002908 <NVIC_EncodePriority>
 80029ec:	4602      	mov	r2, r0
 80029ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029f2:	4611      	mov	r1, r2
 80029f4:	4618      	mov	r0, r3
 80029f6:	f7ff ff5d 	bl	80028b4 <__NVIC_SetPriority>
}
 80029fa:	bf00      	nop
 80029fc:	3718      	adds	r7, #24
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd80      	pop	{r7, pc}

08002a02 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a02:	b580      	push	{r7, lr}
 8002a04:	b082      	sub	sp, #8
 8002a06:	af00      	add	r7, sp, #0
 8002a08:	4603      	mov	r3, r0
 8002a0a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a10:	4618      	mov	r0, r3
 8002a12:	f7ff ff31 	bl	8002878 <__NVIC_EnableIRQ>
}
 8002a16:	bf00      	nop
 8002a18:	3708      	adds	r7, #8
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bd80      	pop	{r7, pc}

08002a1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a1e:	b580      	push	{r7, lr}
 8002a20:	b082      	sub	sp, #8
 8002a22:	af00      	add	r7, sp, #0
 8002a24:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a26:	6878      	ldr	r0, [r7, #4]
 8002a28:	f7ff ffa2 	bl	8002970 <SysTick_Config>
 8002a2c:	4603      	mov	r3, r0
}
 8002a2e:	4618      	mov	r0, r3
 8002a30:	3708      	adds	r7, #8
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}
	...

08002a38 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b089      	sub	sp, #36	@ 0x24
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
 8002a40:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002a42:	2300      	movs	r3, #0
 8002a44:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002a46:	2300      	movs	r3, #0
 8002a48:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a4e:	2300      	movs	r3, #0
 8002a50:	61fb      	str	r3, [r7, #28]
 8002a52:	e159      	b.n	8002d08 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002a54:	2201      	movs	r2, #1
 8002a56:	69fb      	ldr	r3, [r7, #28]
 8002a58:	fa02 f303 	lsl.w	r3, r2, r3
 8002a5c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	697a      	ldr	r2, [r7, #20]
 8002a64:	4013      	ands	r3, r2
 8002a66:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002a68:	693a      	ldr	r2, [r7, #16]
 8002a6a:	697b      	ldr	r3, [r7, #20]
 8002a6c:	429a      	cmp	r2, r3
 8002a6e:	f040 8148 	bne.w	8002d02 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	f003 0303 	and.w	r3, r3, #3
 8002a7a:	2b01      	cmp	r3, #1
 8002a7c:	d005      	beq.n	8002a8a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a86:	2b02      	cmp	r3, #2
 8002a88:	d130      	bne.n	8002aec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	689b      	ldr	r3, [r3, #8]
 8002a8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002a90:	69fb      	ldr	r3, [r7, #28]
 8002a92:	005b      	lsls	r3, r3, #1
 8002a94:	2203      	movs	r2, #3
 8002a96:	fa02 f303 	lsl.w	r3, r2, r3
 8002a9a:	43db      	mvns	r3, r3
 8002a9c:	69ba      	ldr	r2, [r7, #24]
 8002a9e:	4013      	ands	r3, r2
 8002aa0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	68da      	ldr	r2, [r3, #12]
 8002aa6:	69fb      	ldr	r3, [r7, #28]
 8002aa8:	005b      	lsls	r3, r3, #1
 8002aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8002aae:	69ba      	ldr	r2, [r7, #24]
 8002ab0:	4313      	orrs	r3, r2
 8002ab2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	69ba      	ldr	r2, [r7, #24]
 8002ab8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ac0:	2201      	movs	r2, #1
 8002ac2:	69fb      	ldr	r3, [r7, #28]
 8002ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac8:	43db      	mvns	r3, r3
 8002aca:	69ba      	ldr	r2, [r7, #24]
 8002acc:	4013      	ands	r3, r2
 8002ace:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	091b      	lsrs	r3, r3, #4
 8002ad6:	f003 0201 	and.w	r2, r3, #1
 8002ada:	69fb      	ldr	r3, [r7, #28]
 8002adc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae0:	69ba      	ldr	r2, [r7, #24]
 8002ae2:	4313      	orrs	r3, r2
 8002ae4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	69ba      	ldr	r2, [r7, #24]
 8002aea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	f003 0303 	and.w	r3, r3, #3
 8002af4:	2b03      	cmp	r3, #3
 8002af6:	d017      	beq.n	8002b28 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	68db      	ldr	r3, [r3, #12]
 8002afc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002afe:	69fb      	ldr	r3, [r7, #28]
 8002b00:	005b      	lsls	r3, r3, #1
 8002b02:	2203      	movs	r2, #3
 8002b04:	fa02 f303 	lsl.w	r3, r2, r3
 8002b08:	43db      	mvns	r3, r3
 8002b0a:	69ba      	ldr	r2, [r7, #24]
 8002b0c:	4013      	ands	r3, r2
 8002b0e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	689a      	ldr	r2, [r3, #8]
 8002b14:	69fb      	ldr	r3, [r7, #28]
 8002b16:	005b      	lsls	r3, r3, #1
 8002b18:	fa02 f303 	lsl.w	r3, r2, r3
 8002b1c:	69ba      	ldr	r2, [r7, #24]
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	69ba      	ldr	r2, [r7, #24]
 8002b26:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	f003 0303 	and.w	r3, r3, #3
 8002b30:	2b02      	cmp	r3, #2
 8002b32:	d123      	bne.n	8002b7c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002b34:	69fb      	ldr	r3, [r7, #28]
 8002b36:	08da      	lsrs	r2, r3, #3
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	3208      	adds	r2, #8
 8002b3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b40:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002b42:	69fb      	ldr	r3, [r7, #28]
 8002b44:	f003 0307 	and.w	r3, r3, #7
 8002b48:	009b      	lsls	r3, r3, #2
 8002b4a:	220f      	movs	r2, #15
 8002b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b50:	43db      	mvns	r3, r3
 8002b52:	69ba      	ldr	r2, [r7, #24]
 8002b54:	4013      	ands	r3, r2
 8002b56:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	691a      	ldr	r2, [r3, #16]
 8002b5c:	69fb      	ldr	r3, [r7, #28]
 8002b5e:	f003 0307 	and.w	r3, r3, #7
 8002b62:	009b      	lsls	r3, r3, #2
 8002b64:	fa02 f303 	lsl.w	r3, r2, r3
 8002b68:	69ba      	ldr	r2, [r7, #24]
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002b6e:	69fb      	ldr	r3, [r7, #28]
 8002b70:	08da      	lsrs	r2, r3, #3
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	3208      	adds	r2, #8
 8002b76:	69b9      	ldr	r1, [r7, #24]
 8002b78:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002b82:	69fb      	ldr	r3, [r7, #28]
 8002b84:	005b      	lsls	r3, r3, #1
 8002b86:	2203      	movs	r2, #3
 8002b88:	fa02 f303 	lsl.w	r3, r2, r3
 8002b8c:	43db      	mvns	r3, r3
 8002b8e:	69ba      	ldr	r2, [r7, #24]
 8002b90:	4013      	ands	r3, r2
 8002b92:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	f003 0203 	and.w	r2, r3, #3
 8002b9c:	69fb      	ldr	r3, [r7, #28]
 8002b9e:	005b      	lsls	r3, r3, #1
 8002ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba4:	69ba      	ldr	r2, [r7, #24]
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	69ba      	ldr	r2, [r7, #24]
 8002bae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	f000 80a2 	beq.w	8002d02 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	60fb      	str	r3, [r7, #12]
 8002bc2:	4b57      	ldr	r3, [pc, #348]	@ (8002d20 <HAL_GPIO_Init+0x2e8>)
 8002bc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bc6:	4a56      	ldr	r2, [pc, #344]	@ (8002d20 <HAL_GPIO_Init+0x2e8>)
 8002bc8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002bcc:	6453      	str	r3, [r2, #68]	@ 0x44
 8002bce:	4b54      	ldr	r3, [pc, #336]	@ (8002d20 <HAL_GPIO_Init+0x2e8>)
 8002bd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bd2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002bd6:	60fb      	str	r3, [r7, #12]
 8002bd8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002bda:	4a52      	ldr	r2, [pc, #328]	@ (8002d24 <HAL_GPIO_Init+0x2ec>)
 8002bdc:	69fb      	ldr	r3, [r7, #28]
 8002bde:	089b      	lsrs	r3, r3, #2
 8002be0:	3302      	adds	r3, #2
 8002be2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002be6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	f003 0303 	and.w	r3, r3, #3
 8002bee:	009b      	lsls	r3, r3, #2
 8002bf0:	220f      	movs	r2, #15
 8002bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf6:	43db      	mvns	r3, r3
 8002bf8:	69ba      	ldr	r2, [r7, #24]
 8002bfa:	4013      	ands	r3, r2
 8002bfc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	4a49      	ldr	r2, [pc, #292]	@ (8002d28 <HAL_GPIO_Init+0x2f0>)
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d019      	beq.n	8002c3a <HAL_GPIO_Init+0x202>
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	4a48      	ldr	r2, [pc, #288]	@ (8002d2c <HAL_GPIO_Init+0x2f4>)
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d013      	beq.n	8002c36 <HAL_GPIO_Init+0x1fe>
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	4a47      	ldr	r2, [pc, #284]	@ (8002d30 <HAL_GPIO_Init+0x2f8>)
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d00d      	beq.n	8002c32 <HAL_GPIO_Init+0x1fa>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	4a46      	ldr	r2, [pc, #280]	@ (8002d34 <HAL_GPIO_Init+0x2fc>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d007      	beq.n	8002c2e <HAL_GPIO_Init+0x1f6>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	4a45      	ldr	r2, [pc, #276]	@ (8002d38 <HAL_GPIO_Init+0x300>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d101      	bne.n	8002c2a <HAL_GPIO_Init+0x1f2>
 8002c26:	2304      	movs	r3, #4
 8002c28:	e008      	b.n	8002c3c <HAL_GPIO_Init+0x204>
 8002c2a:	2307      	movs	r3, #7
 8002c2c:	e006      	b.n	8002c3c <HAL_GPIO_Init+0x204>
 8002c2e:	2303      	movs	r3, #3
 8002c30:	e004      	b.n	8002c3c <HAL_GPIO_Init+0x204>
 8002c32:	2302      	movs	r3, #2
 8002c34:	e002      	b.n	8002c3c <HAL_GPIO_Init+0x204>
 8002c36:	2301      	movs	r3, #1
 8002c38:	e000      	b.n	8002c3c <HAL_GPIO_Init+0x204>
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	69fa      	ldr	r2, [r7, #28]
 8002c3e:	f002 0203 	and.w	r2, r2, #3
 8002c42:	0092      	lsls	r2, r2, #2
 8002c44:	4093      	lsls	r3, r2
 8002c46:	69ba      	ldr	r2, [r7, #24]
 8002c48:	4313      	orrs	r3, r2
 8002c4a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002c4c:	4935      	ldr	r1, [pc, #212]	@ (8002d24 <HAL_GPIO_Init+0x2ec>)
 8002c4e:	69fb      	ldr	r3, [r7, #28]
 8002c50:	089b      	lsrs	r3, r3, #2
 8002c52:	3302      	adds	r3, #2
 8002c54:	69ba      	ldr	r2, [r7, #24]
 8002c56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c5a:	4b38      	ldr	r3, [pc, #224]	@ (8002d3c <HAL_GPIO_Init+0x304>)
 8002c5c:	689b      	ldr	r3, [r3, #8]
 8002c5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c60:	693b      	ldr	r3, [r7, #16]
 8002c62:	43db      	mvns	r3, r3
 8002c64:	69ba      	ldr	r2, [r7, #24]
 8002c66:	4013      	ands	r3, r2
 8002c68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d003      	beq.n	8002c7e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002c76:	69ba      	ldr	r2, [r7, #24]
 8002c78:	693b      	ldr	r3, [r7, #16]
 8002c7a:	4313      	orrs	r3, r2
 8002c7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002c7e:	4a2f      	ldr	r2, [pc, #188]	@ (8002d3c <HAL_GPIO_Init+0x304>)
 8002c80:	69bb      	ldr	r3, [r7, #24]
 8002c82:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002c84:	4b2d      	ldr	r3, [pc, #180]	@ (8002d3c <HAL_GPIO_Init+0x304>)
 8002c86:	68db      	ldr	r3, [r3, #12]
 8002c88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c8a:	693b      	ldr	r3, [r7, #16]
 8002c8c:	43db      	mvns	r3, r3
 8002c8e:	69ba      	ldr	r2, [r7, #24]
 8002c90:	4013      	ands	r3, r2
 8002c92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d003      	beq.n	8002ca8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002ca0:	69ba      	ldr	r2, [r7, #24]
 8002ca2:	693b      	ldr	r3, [r7, #16]
 8002ca4:	4313      	orrs	r3, r2
 8002ca6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002ca8:	4a24      	ldr	r2, [pc, #144]	@ (8002d3c <HAL_GPIO_Init+0x304>)
 8002caa:	69bb      	ldr	r3, [r7, #24]
 8002cac:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002cae:	4b23      	ldr	r3, [pc, #140]	@ (8002d3c <HAL_GPIO_Init+0x304>)
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cb4:	693b      	ldr	r3, [r7, #16]
 8002cb6:	43db      	mvns	r3, r3
 8002cb8:	69ba      	ldr	r2, [r7, #24]
 8002cba:	4013      	ands	r3, r2
 8002cbc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	685b      	ldr	r3, [r3, #4]
 8002cc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d003      	beq.n	8002cd2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002cca:	69ba      	ldr	r2, [r7, #24]
 8002ccc:	693b      	ldr	r3, [r7, #16]
 8002cce:	4313      	orrs	r3, r2
 8002cd0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002cd2:	4a1a      	ldr	r2, [pc, #104]	@ (8002d3c <HAL_GPIO_Init+0x304>)
 8002cd4:	69bb      	ldr	r3, [r7, #24]
 8002cd6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002cd8:	4b18      	ldr	r3, [pc, #96]	@ (8002d3c <HAL_GPIO_Init+0x304>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cde:	693b      	ldr	r3, [r7, #16]
 8002ce0:	43db      	mvns	r3, r3
 8002ce2:	69ba      	ldr	r2, [r7, #24]
 8002ce4:	4013      	ands	r3, r2
 8002ce6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d003      	beq.n	8002cfc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002cf4:	69ba      	ldr	r2, [r7, #24]
 8002cf6:	693b      	ldr	r3, [r7, #16]
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002cfc:	4a0f      	ldr	r2, [pc, #60]	@ (8002d3c <HAL_GPIO_Init+0x304>)
 8002cfe:	69bb      	ldr	r3, [r7, #24]
 8002d00:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d02:	69fb      	ldr	r3, [r7, #28]
 8002d04:	3301      	adds	r3, #1
 8002d06:	61fb      	str	r3, [r7, #28]
 8002d08:	69fb      	ldr	r3, [r7, #28]
 8002d0a:	2b0f      	cmp	r3, #15
 8002d0c:	f67f aea2 	bls.w	8002a54 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002d10:	bf00      	nop
 8002d12:	bf00      	nop
 8002d14:	3724      	adds	r7, #36	@ 0x24
 8002d16:	46bd      	mov	sp, r7
 8002d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1c:	4770      	bx	lr
 8002d1e:	bf00      	nop
 8002d20:	40023800 	.word	0x40023800
 8002d24:	40013800 	.word	0x40013800
 8002d28:	40020000 	.word	0x40020000
 8002d2c:	40020400 	.word	0x40020400
 8002d30:	40020800 	.word	0x40020800
 8002d34:	40020c00 	.word	0x40020c00
 8002d38:	40021000 	.word	0x40021000
 8002d3c:	40013c00 	.word	0x40013c00

08002d40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d40:	b480      	push	{r7}
 8002d42:	b083      	sub	sp, #12
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
 8002d48:	460b      	mov	r3, r1
 8002d4a:	807b      	strh	r3, [r7, #2]
 8002d4c:	4613      	mov	r3, r2
 8002d4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d50:	787b      	ldrb	r3, [r7, #1]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d003      	beq.n	8002d5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d56:	887a      	ldrh	r2, [r7, #2]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002d5c:	e003      	b.n	8002d66 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002d5e:	887b      	ldrh	r3, [r7, #2]
 8002d60:	041a      	lsls	r2, r3, #16
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	619a      	str	r2, [r3, #24]
}
 8002d66:	bf00      	nop
 8002d68:	370c      	adds	r7, #12
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d70:	4770      	bx	lr
	...

08002d74 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b084      	sub	sp, #16
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d101      	bne.n	8002d86 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002d82:	2301      	movs	r3, #1
 8002d84:	e12b      	b.n	8002fde <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d8c:	b2db      	uxtb	r3, r3
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d106      	bne.n	8002da0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	2200      	movs	r2, #0
 8002d96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002d9a:	6878      	ldr	r0, [r7, #4]
 8002d9c:	f7ff fa06 	bl	80021ac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2224      	movs	r2, #36	@ 0x24
 8002da4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	681a      	ldr	r2, [r3, #0]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f022 0201 	bic.w	r2, r2, #1
 8002db6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	681a      	ldr	r2, [r3, #0]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002dc6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	681a      	ldr	r2, [r3, #0]
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002dd6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002dd8:	f002 f8e0 	bl	8004f9c <HAL_RCC_GetPCLK1Freq>
 8002ddc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	4a81      	ldr	r2, [pc, #516]	@ (8002fe8 <HAL_I2C_Init+0x274>)
 8002de4:	4293      	cmp	r3, r2
 8002de6:	d807      	bhi.n	8002df8 <HAL_I2C_Init+0x84>
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	4a80      	ldr	r2, [pc, #512]	@ (8002fec <HAL_I2C_Init+0x278>)
 8002dec:	4293      	cmp	r3, r2
 8002dee:	bf94      	ite	ls
 8002df0:	2301      	movls	r3, #1
 8002df2:	2300      	movhi	r3, #0
 8002df4:	b2db      	uxtb	r3, r3
 8002df6:	e006      	b.n	8002e06 <HAL_I2C_Init+0x92>
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	4a7d      	ldr	r2, [pc, #500]	@ (8002ff0 <HAL_I2C_Init+0x27c>)
 8002dfc:	4293      	cmp	r3, r2
 8002dfe:	bf94      	ite	ls
 8002e00:	2301      	movls	r3, #1
 8002e02:	2300      	movhi	r3, #0
 8002e04:	b2db      	uxtb	r3, r3
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d001      	beq.n	8002e0e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	e0e7      	b.n	8002fde <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	4a78      	ldr	r2, [pc, #480]	@ (8002ff4 <HAL_I2C_Init+0x280>)
 8002e12:	fba2 2303 	umull	r2, r3, r2, r3
 8002e16:	0c9b      	lsrs	r3, r3, #18
 8002e18:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	68ba      	ldr	r2, [r7, #8]
 8002e2a:	430a      	orrs	r2, r1
 8002e2c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	6a1b      	ldr	r3, [r3, #32]
 8002e34:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	4a6a      	ldr	r2, [pc, #424]	@ (8002fe8 <HAL_I2C_Init+0x274>)
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d802      	bhi.n	8002e48 <HAL_I2C_Init+0xd4>
 8002e42:	68bb      	ldr	r3, [r7, #8]
 8002e44:	3301      	adds	r3, #1
 8002e46:	e009      	b.n	8002e5c <HAL_I2C_Init+0xe8>
 8002e48:	68bb      	ldr	r3, [r7, #8]
 8002e4a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002e4e:	fb02 f303 	mul.w	r3, r2, r3
 8002e52:	4a69      	ldr	r2, [pc, #420]	@ (8002ff8 <HAL_I2C_Init+0x284>)
 8002e54:	fba2 2303 	umull	r2, r3, r2, r3
 8002e58:	099b      	lsrs	r3, r3, #6
 8002e5a:	3301      	adds	r3, #1
 8002e5c:	687a      	ldr	r2, [r7, #4]
 8002e5e:	6812      	ldr	r2, [r2, #0]
 8002e60:	430b      	orrs	r3, r1
 8002e62:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	69db      	ldr	r3, [r3, #28]
 8002e6a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002e6e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	495c      	ldr	r1, [pc, #368]	@ (8002fe8 <HAL_I2C_Init+0x274>)
 8002e78:	428b      	cmp	r3, r1
 8002e7a:	d819      	bhi.n	8002eb0 <HAL_I2C_Init+0x13c>
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	1e59      	subs	r1, r3, #1
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	005b      	lsls	r3, r3, #1
 8002e86:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e8a:	1c59      	adds	r1, r3, #1
 8002e8c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002e90:	400b      	ands	r3, r1
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d00a      	beq.n	8002eac <HAL_I2C_Init+0x138>
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	1e59      	subs	r1, r3, #1
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	005b      	lsls	r3, r3, #1
 8002ea0:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ea4:	3301      	adds	r3, #1
 8002ea6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002eaa:	e051      	b.n	8002f50 <HAL_I2C_Init+0x1dc>
 8002eac:	2304      	movs	r3, #4
 8002eae:	e04f      	b.n	8002f50 <HAL_I2C_Init+0x1dc>
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	689b      	ldr	r3, [r3, #8]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d111      	bne.n	8002edc <HAL_I2C_Init+0x168>
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	1e58      	subs	r0, r3, #1
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6859      	ldr	r1, [r3, #4]
 8002ec0:	460b      	mov	r3, r1
 8002ec2:	005b      	lsls	r3, r3, #1
 8002ec4:	440b      	add	r3, r1
 8002ec6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002eca:	3301      	adds	r3, #1
 8002ecc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	bf0c      	ite	eq
 8002ed4:	2301      	moveq	r3, #1
 8002ed6:	2300      	movne	r3, #0
 8002ed8:	b2db      	uxtb	r3, r3
 8002eda:	e012      	b.n	8002f02 <HAL_I2C_Init+0x18e>
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	1e58      	subs	r0, r3, #1
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6859      	ldr	r1, [r3, #4]
 8002ee4:	460b      	mov	r3, r1
 8002ee6:	009b      	lsls	r3, r3, #2
 8002ee8:	440b      	add	r3, r1
 8002eea:	0099      	lsls	r1, r3, #2
 8002eec:	440b      	add	r3, r1
 8002eee:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ef2:	3301      	adds	r3, #1
 8002ef4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	bf0c      	ite	eq
 8002efc:	2301      	moveq	r3, #1
 8002efe:	2300      	movne	r3, #0
 8002f00:	b2db      	uxtb	r3, r3
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d001      	beq.n	8002f0a <HAL_I2C_Init+0x196>
 8002f06:	2301      	movs	r3, #1
 8002f08:	e022      	b.n	8002f50 <HAL_I2C_Init+0x1dc>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	689b      	ldr	r3, [r3, #8]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d10e      	bne.n	8002f30 <HAL_I2C_Init+0x1bc>
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	1e58      	subs	r0, r3, #1
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6859      	ldr	r1, [r3, #4]
 8002f1a:	460b      	mov	r3, r1
 8002f1c:	005b      	lsls	r3, r3, #1
 8002f1e:	440b      	add	r3, r1
 8002f20:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f24:	3301      	adds	r3, #1
 8002f26:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f2a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002f2e:	e00f      	b.n	8002f50 <HAL_I2C_Init+0x1dc>
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	1e58      	subs	r0, r3, #1
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6859      	ldr	r1, [r3, #4]
 8002f38:	460b      	mov	r3, r1
 8002f3a:	009b      	lsls	r3, r3, #2
 8002f3c:	440b      	add	r3, r1
 8002f3e:	0099      	lsls	r1, r3, #2
 8002f40:	440b      	add	r3, r1
 8002f42:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f46:	3301      	adds	r3, #1
 8002f48:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f4c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002f50:	6879      	ldr	r1, [r7, #4]
 8002f52:	6809      	ldr	r1, [r1, #0]
 8002f54:	4313      	orrs	r3, r2
 8002f56:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	69da      	ldr	r2, [r3, #28]
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6a1b      	ldr	r3, [r3, #32]
 8002f6a:	431a      	orrs	r2, r3
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	430a      	orrs	r2, r1
 8002f72:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	689b      	ldr	r3, [r3, #8]
 8002f7a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002f7e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002f82:	687a      	ldr	r2, [r7, #4]
 8002f84:	6911      	ldr	r1, [r2, #16]
 8002f86:	687a      	ldr	r2, [r7, #4]
 8002f88:	68d2      	ldr	r2, [r2, #12]
 8002f8a:	4311      	orrs	r1, r2
 8002f8c:	687a      	ldr	r2, [r7, #4]
 8002f8e:	6812      	ldr	r2, [r2, #0]
 8002f90:	430b      	orrs	r3, r1
 8002f92:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	68db      	ldr	r3, [r3, #12]
 8002f9a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	695a      	ldr	r2, [r3, #20]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	699b      	ldr	r3, [r3, #24]
 8002fa6:	431a      	orrs	r2, r3
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	430a      	orrs	r2, r1
 8002fae:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	681a      	ldr	r2, [r3, #0]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f042 0201 	orr.w	r2, r2, #1
 8002fbe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2220      	movs	r2, #32
 8002fca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002fdc:	2300      	movs	r3, #0
}
 8002fde:	4618      	mov	r0, r3
 8002fe0:	3710      	adds	r7, #16
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bd80      	pop	{r7, pc}
 8002fe6:	bf00      	nop
 8002fe8:	000186a0 	.word	0x000186a0
 8002fec:	001e847f 	.word	0x001e847f
 8002ff0:	003d08ff 	.word	0x003d08ff
 8002ff4:	431bde83 	.word	0x431bde83
 8002ff8:	10624dd3 	.word	0x10624dd3

08002ffc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b088      	sub	sp, #32
 8003000:	af02      	add	r7, sp, #8
 8003002:	60f8      	str	r0, [r7, #12]
 8003004:	607a      	str	r2, [r7, #4]
 8003006:	461a      	mov	r2, r3
 8003008:	460b      	mov	r3, r1
 800300a:	817b      	strh	r3, [r7, #10]
 800300c:	4613      	mov	r3, r2
 800300e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003010:	f7ff fbd0 	bl	80027b4 <HAL_GetTick>
 8003014:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800301c:	b2db      	uxtb	r3, r3
 800301e:	2b20      	cmp	r3, #32
 8003020:	f040 80e0 	bne.w	80031e4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003024:	697b      	ldr	r3, [r7, #20]
 8003026:	9300      	str	r3, [sp, #0]
 8003028:	2319      	movs	r3, #25
 800302a:	2201      	movs	r2, #1
 800302c:	4970      	ldr	r1, [pc, #448]	@ (80031f0 <HAL_I2C_Master_Transmit+0x1f4>)
 800302e:	68f8      	ldr	r0, [r7, #12]
 8003030:	f001 f90e 	bl	8004250 <I2C_WaitOnFlagUntilTimeout>
 8003034:	4603      	mov	r3, r0
 8003036:	2b00      	cmp	r3, #0
 8003038:	d001      	beq.n	800303e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800303a:	2302      	movs	r3, #2
 800303c:	e0d3      	b.n	80031e6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003044:	2b01      	cmp	r3, #1
 8003046:	d101      	bne.n	800304c <HAL_I2C_Master_Transmit+0x50>
 8003048:	2302      	movs	r3, #2
 800304a:	e0cc      	b.n	80031e6 <HAL_I2C_Master_Transmit+0x1ea>
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	2201      	movs	r2, #1
 8003050:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f003 0301 	and.w	r3, r3, #1
 800305e:	2b01      	cmp	r3, #1
 8003060:	d007      	beq.n	8003072 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	681a      	ldr	r2, [r3, #0]
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f042 0201 	orr.w	r2, r2, #1
 8003070:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	681a      	ldr	r2, [r3, #0]
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003080:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	2221      	movs	r2, #33	@ 0x21
 8003086:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	2210      	movs	r2, #16
 800308e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	2200      	movs	r2, #0
 8003096:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	687a      	ldr	r2, [r7, #4]
 800309c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	893a      	ldrh	r2, [r7, #8]
 80030a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030a8:	b29a      	uxth	r2, r3
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	4a50      	ldr	r2, [pc, #320]	@ (80031f4 <HAL_I2C_Master_Transmit+0x1f8>)
 80030b2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80030b4:	8979      	ldrh	r1, [r7, #10]
 80030b6:	697b      	ldr	r3, [r7, #20]
 80030b8:	6a3a      	ldr	r2, [r7, #32]
 80030ba:	68f8      	ldr	r0, [r7, #12]
 80030bc:	f000 fdfa 	bl	8003cb4 <I2C_MasterRequestWrite>
 80030c0:	4603      	mov	r3, r0
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d001      	beq.n	80030ca <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80030c6:	2301      	movs	r3, #1
 80030c8:	e08d      	b.n	80031e6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030ca:	2300      	movs	r3, #0
 80030cc:	613b      	str	r3, [r7, #16]
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	695b      	ldr	r3, [r3, #20]
 80030d4:	613b      	str	r3, [r7, #16]
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	699b      	ldr	r3, [r3, #24]
 80030dc:	613b      	str	r3, [r7, #16]
 80030de:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80030e0:	e066      	b.n	80031b0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030e2:	697a      	ldr	r2, [r7, #20]
 80030e4:	6a39      	ldr	r1, [r7, #32]
 80030e6:	68f8      	ldr	r0, [r7, #12]
 80030e8:	f001 f9cc 	bl	8004484 <I2C_WaitOnTXEFlagUntilTimeout>
 80030ec:	4603      	mov	r3, r0
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d00d      	beq.n	800310e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030f6:	2b04      	cmp	r3, #4
 80030f8:	d107      	bne.n	800310a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	681a      	ldr	r2, [r3, #0]
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003108:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800310a:	2301      	movs	r3, #1
 800310c:	e06b      	b.n	80031e6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003112:	781a      	ldrb	r2, [r3, #0]
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800311e:	1c5a      	adds	r2, r3, #1
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003128:	b29b      	uxth	r3, r3
 800312a:	3b01      	subs	r3, #1
 800312c:	b29a      	uxth	r2, r3
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003136:	3b01      	subs	r3, #1
 8003138:	b29a      	uxth	r2, r3
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	695b      	ldr	r3, [r3, #20]
 8003144:	f003 0304 	and.w	r3, r3, #4
 8003148:	2b04      	cmp	r3, #4
 800314a:	d11b      	bne.n	8003184 <HAL_I2C_Master_Transmit+0x188>
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003150:	2b00      	cmp	r3, #0
 8003152:	d017      	beq.n	8003184 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003158:	781a      	ldrb	r2, [r3, #0]
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003164:	1c5a      	adds	r2, r3, #1
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800316e:	b29b      	uxth	r3, r3
 8003170:	3b01      	subs	r3, #1
 8003172:	b29a      	uxth	r2, r3
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800317c:	3b01      	subs	r3, #1
 800317e:	b29a      	uxth	r2, r3
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003184:	697a      	ldr	r2, [r7, #20]
 8003186:	6a39      	ldr	r1, [r7, #32]
 8003188:	68f8      	ldr	r0, [r7, #12]
 800318a:	f001 f9c3 	bl	8004514 <I2C_WaitOnBTFFlagUntilTimeout>
 800318e:	4603      	mov	r3, r0
 8003190:	2b00      	cmp	r3, #0
 8003192:	d00d      	beq.n	80031b0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003198:	2b04      	cmp	r3, #4
 800319a:	d107      	bne.n	80031ac <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	681a      	ldr	r2, [r3, #0]
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031aa:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80031ac:	2301      	movs	r3, #1
 80031ae:	e01a      	b.n	80031e6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d194      	bne.n	80030e2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	681a      	ldr	r2, [r3, #0]
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031c6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	2220      	movs	r2, #32
 80031cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	2200      	movs	r2, #0
 80031d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	2200      	movs	r2, #0
 80031dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80031e0:	2300      	movs	r3, #0
 80031e2:	e000      	b.n	80031e6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80031e4:	2302      	movs	r3, #2
  }
}
 80031e6:	4618      	mov	r0, r3
 80031e8:	3718      	adds	r7, #24
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}
 80031ee:	bf00      	nop
 80031f0:	00100002 	.word	0x00100002
 80031f4:	ffff0000 	.word	0xffff0000

080031f8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b08c      	sub	sp, #48	@ 0x30
 80031fc:	af02      	add	r7, sp, #8
 80031fe:	60f8      	str	r0, [r7, #12]
 8003200:	607a      	str	r2, [r7, #4]
 8003202:	461a      	mov	r2, r3
 8003204:	460b      	mov	r3, r1
 8003206:	817b      	strh	r3, [r7, #10]
 8003208:	4613      	mov	r3, r2
 800320a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800320c:	f7ff fad2 	bl	80027b4 <HAL_GetTick>
 8003210:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003218:	b2db      	uxtb	r3, r3
 800321a:	2b20      	cmp	r3, #32
 800321c:	f040 8217 	bne.w	800364e <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003222:	9300      	str	r3, [sp, #0]
 8003224:	2319      	movs	r3, #25
 8003226:	2201      	movs	r2, #1
 8003228:	497c      	ldr	r1, [pc, #496]	@ (800341c <HAL_I2C_Master_Receive+0x224>)
 800322a:	68f8      	ldr	r0, [r7, #12]
 800322c:	f001 f810 	bl	8004250 <I2C_WaitOnFlagUntilTimeout>
 8003230:	4603      	mov	r3, r0
 8003232:	2b00      	cmp	r3, #0
 8003234:	d001      	beq.n	800323a <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8003236:	2302      	movs	r3, #2
 8003238:	e20a      	b.n	8003650 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003240:	2b01      	cmp	r3, #1
 8003242:	d101      	bne.n	8003248 <HAL_I2C_Master_Receive+0x50>
 8003244:	2302      	movs	r3, #2
 8003246:	e203      	b.n	8003650 <HAL_I2C_Master_Receive+0x458>
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	2201      	movs	r2, #1
 800324c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f003 0301 	and.w	r3, r3, #1
 800325a:	2b01      	cmp	r3, #1
 800325c:	d007      	beq.n	800326e <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	681a      	ldr	r2, [r3, #0]
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f042 0201 	orr.w	r2, r2, #1
 800326c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	681a      	ldr	r2, [r3, #0]
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800327c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	2222      	movs	r2, #34	@ 0x22
 8003282:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	2210      	movs	r2, #16
 800328a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	2200      	movs	r2, #0
 8003292:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	687a      	ldr	r2, [r7, #4]
 8003298:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	893a      	ldrh	r2, [r7, #8]
 800329e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032a4:	b29a      	uxth	r2, r3
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	4a5c      	ldr	r2, [pc, #368]	@ (8003420 <HAL_I2C_Master_Receive+0x228>)
 80032ae:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80032b0:	8979      	ldrh	r1, [r7, #10]
 80032b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80032b6:	68f8      	ldr	r0, [r7, #12]
 80032b8:	f000 fd7e 	bl	8003db8 <I2C_MasterRequestRead>
 80032bc:	4603      	mov	r3, r0
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d001      	beq.n	80032c6 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80032c2:	2301      	movs	r3, #1
 80032c4:	e1c4      	b.n	8003650 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d113      	bne.n	80032f6 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032ce:	2300      	movs	r3, #0
 80032d0:	623b      	str	r3, [r7, #32]
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	695b      	ldr	r3, [r3, #20]
 80032d8:	623b      	str	r3, [r7, #32]
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	699b      	ldr	r3, [r3, #24]
 80032e0:	623b      	str	r3, [r7, #32]
 80032e2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	681a      	ldr	r2, [r3, #0]
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032f2:	601a      	str	r2, [r3, #0]
 80032f4:	e198      	b.n	8003628 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032fa:	2b01      	cmp	r3, #1
 80032fc:	d11b      	bne.n	8003336 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	681a      	ldr	r2, [r3, #0]
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800330c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800330e:	2300      	movs	r3, #0
 8003310:	61fb      	str	r3, [r7, #28]
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	695b      	ldr	r3, [r3, #20]
 8003318:	61fb      	str	r3, [r7, #28]
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	699b      	ldr	r3, [r3, #24]
 8003320:	61fb      	str	r3, [r7, #28]
 8003322:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	681a      	ldr	r2, [r3, #0]
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003332:	601a      	str	r2, [r3, #0]
 8003334:	e178      	b.n	8003628 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800333a:	2b02      	cmp	r3, #2
 800333c:	d11b      	bne.n	8003376 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	681a      	ldr	r2, [r3, #0]
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800334c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	681a      	ldr	r2, [r3, #0]
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800335c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800335e:	2300      	movs	r3, #0
 8003360:	61bb      	str	r3, [r7, #24]
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	695b      	ldr	r3, [r3, #20]
 8003368:	61bb      	str	r3, [r7, #24]
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	699b      	ldr	r3, [r3, #24]
 8003370:	61bb      	str	r3, [r7, #24]
 8003372:	69bb      	ldr	r3, [r7, #24]
 8003374:	e158      	b.n	8003628 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	681a      	ldr	r2, [r3, #0]
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003384:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003386:	2300      	movs	r3, #0
 8003388:	617b      	str	r3, [r7, #20]
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	695b      	ldr	r3, [r3, #20]
 8003390:	617b      	str	r3, [r7, #20]
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	699b      	ldr	r3, [r3, #24]
 8003398:	617b      	str	r3, [r7, #20]
 800339a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800339c:	e144      	b.n	8003628 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033a2:	2b03      	cmp	r3, #3
 80033a4:	f200 80f1 	bhi.w	800358a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033ac:	2b01      	cmp	r3, #1
 80033ae:	d123      	bne.n	80033f8 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033b2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80033b4:	68f8      	ldr	r0, [r7, #12]
 80033b6:	f001 f8f5 	bl	80045a4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80033ba:	4603      	mov	r3, r0
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d001      	beq.n	80033c4 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80033c0:	2301      	movs	r3, #1
 80033c2:	e145      	b.n	8003650 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	691a      	ldr	r2, [r3, #16]
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ce:	b2d2      	uxtb	r2, r2
 80033d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033d6:	1c5a      	adds	r2, r3, #1
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033e0:	3b01      	subs	r3, #1
 80033e2:	b29a      	uxth	r2, r3
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033ec:	b29b      	uxth	r3, r3
 80033ee:	3b01      	subs	r3, #1
 80033f0:	b29a      	uxth	r2, r3
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80033f6:	e117      	b.n	8003628 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033fc:	2b02      	cmp	r3, #2
 80033fe:	d14e      	bne.n	800349e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003402:	9300      	str	r3, [sp, #0]
 8003404:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003406:	2200      	movs	r2, #0
 8003408:	4906      	ldr	r1, [pc, #24]	@ (8003424 <HAL_I2C_Master_Receive+0x22c>)
 800340a:	68f8      	ldr	r0, [r7, #12]
 800340c:	f000 ff20 	bl	8004250 <I2C_WaitOnFlagUntilTimeout>
 8003410:	4603      	mov	r3, r0
 8003412:	2b00      	cmp	r3, #0
 8003414:	d008      	beq.n	8003428 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8003416:	2301      	movs	r3, #1
 8003418:	e11a      	b.n	8003650 <HAL_I2C_Master_Receive+0x458>
 800341a:	bf00      	nop
 800341c:	00100002 	.word	0x00100002
 8003420:	ffff0000 	.word	0xffff0000
 8003424:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	681a      	ldr	r2, [r3, #0]
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003436:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	691a      	ldr	r2, [r3, #16]
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003442:	b2d2      	uxtb	r2, r2
 8003444:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800344a:	1c5a      	adds	r2, r3, #1
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003454:	3b01      	subs	r3, #1
 8003456:	b29a      	uxth	r2, r3
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003460:	b29b      	uxth	r3, r3
 8003462:	3b01      	subs	r3, #1
 8003464:	b29a      	uxth	r2, r3
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	691a      	ldr	r2, [r3, #16]
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003474:	b2d2      	uxtb	r2, r2
 8003476:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800347c:	1c5a      	adds	r2, r3, #1
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003486:	3b01      	subs	r3, #1
 8003488:	b29a      	uxth	r2, r3
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003492:	b29b      	uxth	r3, r3
 8003494:	3b01      	subs	r3, #1
 8003496:	b29a      	uxth	r2, r3
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800349c:	e0c4      	b.n	8003628 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800349e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034a0:	9300      	str	r3, [sp, #0]
 80034a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034a4:	2200      	movs	r2, #0
 80034a6:	496c      	ldr	r1, [pc, #432]	@ (8003658 <HAL_I2C_Master_Receive+0x460>)
 80034a8:	68f8      	ldr	r0, [r7, #12]
 80034aa:	f000 fed1 	bl	8004250 <I2C_WaitOnFlagUntilTimeout>
 80034ae:	4603      	mov	r3, r0
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d001      	beq.n	80034b8 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80034b4:	2301      	movs	r3, #1
 80034b6:	e0cb      	b.n	8003650 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	681a      	ldr	r2, [r3, #0]
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80034c6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	691a      	ldr	r2, [r3, #16]
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034d2:	b2d2      	uxtb	r2, r2
 80034d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034da:	1c5a      	adds	r2, r3, #1
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034e4:	3b01      	subs	r3, #1
 80034e6:	b29a      	uxth	r2, r3
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034f0:	b29b      	uxth	r3, r3
 80034f2:	3b01      	subs	r3, #1
 80034f4:	b29a      	uxth	r2, r3
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80034fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034fc:	9300      	str	r3, [sp, #0]
 80034fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003500:	2200      	movs	r2, #0
 8003502:	4955      	ldr	r1, [pc, #340]	@ (8003658 <HAL_I2C_Master_Receive+0x460>)
 8003504:	68f8      	ldr	r0, [r7, #12]
 8003506:	f000 fea3 	bl	8004250 <I2C_WaitOnFlagUntilTimeout>
 800350a:	4603      	mov	r3, r0
 800350c:	2b00      	cmp	r3, #0
 800350e:	d001      	beq.n	8003514 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8003510:	2301      	movs	r3, #1
 8003512:	e09d      	b.n	8003650 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	681a      	ldr	r2, [r3, #0]
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003522:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	691a      	ldr	r2, [r3, #16]
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800352e:	b2d2      	uxtb	r2, r2
 8003530:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003536:	1c5a      	adds	r2, r3, #1
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003540:	3b01      	subs	r3, #1
 8003542:	b29a      	uxth	r2, r3
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800354c:	b29b      	uxth	r3, r3
 800354e:	3b01      	subs	r3, #1
 8003550:	b29a      	uxth	r2, r3
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	691a      	ldr	r2, [r3, #16]
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003560:	b2d2      	uxtb	r2, r2
 8003562:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003568:	1c5a      	adds	r2, r3, #1
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003572:	3b01      	subs	r3, #1
 8003574:	b29a      	uxth	r2, r3
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800357e:	b29b      	uxth	r3, r3
 8003580:	3b01      	subs	r3, #1
 8003582:	b29a      	uxth	r2, r3
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003588:	e04e      	b.n	8003628 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800358a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800358c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800358e:	68f8      	ldr	r0, [r7, #12]
 8003590:	f001 f808 	bl	80045a4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003594:	4603      	mov	r3, r0
 8003596:	2b00      	cmp	r3, #0
 8003598:	d001      	beq.n	800359e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800359a:	2301      	movs	r3, #1
 800359c:	e058      	b.n	8003650 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	691a      	ldr	r2, [r3, #16]
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035a8:	b2d2      	uxtb	r2, r2
 80035aa:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035b0:	1c5a      	adds	r2, r3, #1
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035ba:	3b01      	subs	r3, #1
 80035bc:	b29a      	uxth	r2, r3
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035c6:	b29b      	uxth	r3, r3
 80035c8:	3b01      	subs	r3, #1
 80035ca:	b29a      	uxth	r2, r3
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	695b      	ldr	r3, [r3, #20]
 80035d6:	f003 0304 	and.w	r3, r3, #4
 80035da:	2b04      	cmp	r3, #4
 80035dc:	d124      	bne.n	8003628 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035e2:	2b03      	cmp	r3, #3
 80035e4:	d107      	bne.n	80035f6 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	681a      	ldr	r2, [r3, #0]
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80035f4:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	691a      	ldr	r2, [r3, #16]
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003600:	b2d2      	uxtb	r2, r2
 8003602:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003608:	1c5a      	adds	r2, r3, #1
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003612:	3b01      	subs	r3, #1
 8003614:	b29a      	uxth	r2, r3
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800361e:	b29b      	uxth	r3, r3
 8003620:	3b01      	subs	r3, #1
 8003622:	b29a      	uxth	r2, r3
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800362c:	2b00      	cmp	r3, #0
 800362e:	f47f aeb6 	bne.w	800339e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	2220      	movs	r2, #32
 8003636:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	2200      	movs	r2, #0
 800363e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2200      	movs	r2, #0
 8003646:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800364a:	2300      	movs	r3, #0
 800364c:	e000      	b.n	8003650 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 800364e:	2302      	movs	r3, #2
  }
}
 8003650:	4618      	mov	r0, r3
 8003652:	3728      	adds	r7, #40	@ 0x28
 8003654:	46bd      	mov	sp, r7
 8003656:	bd80      	pop	{r7, pc}
 8003658:	00010004 	.word	0x00010004

0800365c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b088      	sub	sp, #32
 8003660:	af02      	add	r7, sp, #8
 8003662:	60f8      	str	r0, [r7, #12]
 8003664:	4608      	mov	r0, r1
 8003666:	4611      	mov	r1, r2
 8003668:	461a      	mov	r2, r3
 800366a:	4603      	mov	r3, r0
 800366c:	817b      	strh	r3, [r7, #10]
 800366e:	460b      	mov	r3, r1
 8003670:	813b      	strh	r3, [r7, #8]
 8003672:	4613      	mov	r3, r2
 8003674:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003676:	f7ff f89d 	bl	80027b4 <HAL_GetTick>
 800367a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003682:	b2db      	uxtb	r3, r3
 8003684:	2b20      	cmp	r3, #32
 8003686:	f040 80d9 	bne.w	800383c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800368a:	697b      	ldr	r3, [r7, #20]
 800368c:	9300      	str	r3, [sp, #0]
 800368e:	2319      	movs	r3, #25
 8003690:	2201      	movs	r2, #1
 8003692:	496d      	ldr	r1, [pc, #436]	@ (8003848 <HAL_I2C_Mem_Write+0x1ec>)
 8003694:	68f8      	ldr	r0, [r7, #12]
 8003696:	f000 fddb 	bl	8004250 <I2C_WaitOnFlagUntilTimeout>
 800369a:	4603      	mov	r3, r0
 800369c:	2b00      	cmp	r3, #0
 800369e:	d001      	beq.n	80036a4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80036a0:	2302      	movs	r3, #2
 80036a2:	e0cc      	b.n	800383e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80036aa:	2b01      	cmp	r3, #1
 80036ac:	d101      	bne.n	80036b2 <HAL_I2C_Mem_Write+0x56>
 80036ae:	2302      	movs	r3, #2
 80036b0:	e0c5      	b.n	800383e <HAL_I2C_Mem_Write+0x1e2>
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	2201      	movs	r2, #1
 80036b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f003 0301 	and.w	r3, r3, #1
 80036c4:	2b01      	cmp	r3, #1
 80036c6:	d007      	beq.n	80036d8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	681a      	ldr	r2, [r3, #0]
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f042 0201 	orr.w	r2, r2, #1
 80036d6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	681a      	ldr	r2, [r3, #0]
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80036e6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	2221      	movs	r2, #33	@ 0x21
 80036ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	2240      	movs	r2, #64	@ 0x40
 80036f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	2200      	movs	r2, #0
 80036fc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	6a3a      	ldr	r2, [r7, #32]
 8003702:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003708:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800370e:	b29a      	uxth	r2, r3
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	4a4d      	ldr	r2, [pc, #308]	@ (800384c <HAL_I2C_Mem_Write+0x1f0>)
 8003718:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800371a:	88f8      	ldrh	r0, [r7, #6]
 800371c:	893a      	ldrh	r2, [r7, #8]
 800371e:	8979      	ldrh	r1, [r7, #10]
 8003720:	697b      	ldr	r3, [r7, #20]
 8003722:	9301      	str	r3, [sp, #4]
 8003724:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003726:	9300      	str	r3, [sp, #0]
 8003728:	4603      	mov	r3, r0
 800372a:	68f8      	ldr	r0, [r7, #12]
 800372c:	f000 fc12 	bl	8003f54 <I2C_RequestMemoryWrite>
 8003730:	4603      	mov	r3, r0
 8003732:	2b00      	cmp	r3, #0
 8003734:	d052      	beq.n	80037dc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003736:	2301      	movs	r3, #1
 8003738:	e081      	b.n	800383e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800373a:	697a      	ldr	r2, [r7, #20]
 800373c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800373e:	68f8      	ldr	r0, [r7, #12]
 8003740:	f000 fea0 	bl	8004484 <I2C_WaitOnTXEFlagUntilTimeout>
 8003744:	4603      	mov	r3, r0
 8003746:	2b00      	cmp	r3, #0
 8003748:	d00d      	beq.n	8003766 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800374e:	2b04      	cmp	r3, #4
 8003750:	d107      	bne.n	8003762 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	681a      	ldr	r2, [r3, #0]
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003760:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003762:	2301      	movs	r3, #1
 8003764:	e06b      	b.n	800383e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800376a:	781a      	ldrb	r2, [r3, #0]
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003776:	1c5a      	adds	r2, r3, #1
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003780:	3b01      	subs	r3, #1
 8003782:	b29a      	uxth	r2, r3
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800378c:	b29b      	uxth	r3, r3
 800378e:	3b01      	subs	r3, #1
 8003790:	b29a      	uxth	r2, r3
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	695b      	ldr	r3, [r3, #20]
 800379c:	f003 0304 	and.w	r3, r3, #4
 80037a0:	2b04      	cmp	r3, #4
 80037a2:	d11b      	bne.n	80037dc <HAL_I2C_Mem_Write+0x180>
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d017      	beq.n	80037dc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037b0:	781a      	ldrb	r2, [r3, #0]
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037bc:	1c5a      	adds	r2, r3, #1
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037c6:	3b01      	subs	r3, #1
 80037c8:	b29a      	uxth	r2, r3
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037d2:	b29b      	uxth	r3, r3
 80037d4:	3b01      	subs	r3, #1
 80037d6:	b29a      	uxth	r2, r3
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d1aa      	bne.n	800373a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037e4:	697a      	ldr	r2, [r7, #20]
 80037e6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80037e8:	68f8      	ldr	r0, [r7, #12]
 80037ea:	f000 fe93 	bl	8004514 <I2C_WaitOnBTFFlagUntilTimeout>
 80037ee:	4603      	mov	r3, r0
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d00d      	beq.n	8003810 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037f8:	2b04      	cmp	r3, #4
 80037fa:	d107      	bne.n	800380c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	681a      	ldr	r2, [r3, #0]
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800380a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800380c:	2301      	movs	r3, #1
 800380e:	e016      	b.n	800383e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	681a      	ldr	r2, [r3, #0]
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800381e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	2220      	movs	r2, #32
 8003824:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	2200      	movs	r2, #0
 800382c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	2200      	movs	r2, #0
 8003834:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003838:	2300      	movs	r3, #0
 800383a:	e000      	b.n	800383e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800383c:	2302      	movs	r3, #2
  }
}
 800383e:	4618      	mov	r0, r3
 8003840:	3718      	adds	r7, #24
 8003842:	46bd      	mov	sp, r7
 8003844:	bd80      	pop	{r7, pc}
 8003846:	bf00      	nop
 8003848:	00100002 	.word	0x00100002
 800384c:	ffff0000 	.word	0xffff0000

08003850 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b08c      	sub	sp, #48	@ 0x30
 8003854:	af02      	add	r7, sp, #8
 8003856:	60f8      	str	r0, [r7, #12]
 8003858:	4608      	mov	r0, r1
 800385a:	4611      	mov	r1, r2
 800385c:	461a      	mov	r2, r3
 800385e:	4603      	mov	r3, r0
 8003860:	817b      	strh	r3, [r7, #10]
 8003862:	460b      	mov	r3, r1
 8003864:	813b      	strh	r3, [r7, #8]
 8003866:	4613      	mov	r3, r2
 8003868:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800386a:	f7fe ffa3 	bl	80027b4 <HAL_GetTick>
 800386e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003876:	b2db      	uxtb	r3, r3
 8003878:	2b20      	cmp	r3, #32
 800387a:	f040 8214 	bne.w	8003ca6 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800387e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003880:	9300      	str	r3, [sp, #0]
 8003882:	2319      	movs	r3, #25
 8003884:	2201      	movs	r2, #1
 8003886:	497b      	ldr	r1, [pc, #492]	@ (8003a74 <HAL_I2C_Mem_Read+0x224>)
 8003888:	68f8      	ldr	r0, [r7, #12]
 800388a:	f000 fce1 	bl	8004250 <I2C_WaitOnFlagUntilTimeout>
 800388e:	4603      	mov	r3, r0
 8003890:	2b00      	cmp	r3, #0
 8003892:	d001      	beq.n	8003898 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003894:	2302      	movs	r3, #2
 8003896:	e207      	b.n	8003ca8 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800389e:	2b01      	cmp	r3, #1
 80038a0:	d101      	bne.n	80038a6 <HAL_I2C_Mem_Read+0x56>
 80038a2:	2302      	movs	r3, #2
 80038a4:	e200      	b.n	8003ca8 <HAL_I2C_Mem_Read+0x458>
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	2201      	movs	r2, #1
 80038aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f003 0301 	and.w	r3, r3, #1
 80038b8:	2b01      	cmp	r3, #1
 80038ba:	d007      	beq.n	80038cc <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	681a      	ldr	r2, [r3, #0]
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f042 0201 	orr.w	r2, r2, #1
 80038ca:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	681a      	ldr	r2, [r3, #0]
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80038da:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	2222      	movs	r2, #34	@ 0x22
 80038e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	2240      	movs	r2, #64	@ 0x40
 80038e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	2200      	movs	r2, #0
 80038f0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80038f6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80038fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003902:	b29a      	uxth	r2, r3
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	4a5b      	ldr	r2, [pc, #364]	@ (8003a78 <HAL_I2C_Mem_Read+0x228>)
 800390c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800390e:	88f8      	ldrh	r0, [r7, #6]
 8003910:	893a      	ldrh	r2, [r7, #8]
 8003912:	8979      	ldrh	r1, [r7, #10]
 8003914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003916:	9301      	str	r3, [sp, #4]
 8003918:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800391a:	9300      	str	r3, [sp, #0]
 800391c:	4603      	mov	r3, r0
 800391e:	68f8      	ldr	r0, [r7, #12]
 8003920:	f000 fbae 	bl	8004080 <I2C_RequestMemoryRead>
 8003924:	4603      	mov	r3, r0
 8003926:	2b00      	cmp	r3, #0
 8003928:	d001      	beq.n	800392e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800392a:	2301      	movs	r3, #1
 800392c:	e1bc      	b.n	8003ca8 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003932:	2b00      	cmp	r3, #0
 8003934:	d113      	bne.n	800395e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003936:	2300      	movs	r3, #0
 8003938:	623b      	str	r3, [r7, #32]
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	695b      	ldr	r3, [r3, #20]
 8003940:	623b      	str	r3, [r7, #32]
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	699b      	ldr	r3, [r3, #24]
 8003948:	623b      	str	r3, [r7, #32]
 800394a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	681a      	ldr	r2, [r3, #0]
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800395a:	601a      	str	r2, [r3, #0]
 800395c:	e190      	b.n	8003c80 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003962:	2b01      	cmp	r3, #1
 8003964:	d11b      	bne.n	800399e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	681a      	ldr	r2, [r3, #0]
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003974:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003976:	2300      	movs	r3, #0
 8003978:	61fb      	str	r3, [r7, #28]
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	695b      	ldr	r3, [r3, #20]
 8003980:	61fb      	str	r3, [r7, #28]
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	699b      	ldr	r3, [r3, #24]
 8003988:	61fb      	str	r3, [r7, #28]
 800398a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	681a      	ldr	r2, [r3, #0]
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800399a:	601a      	str	r2, [r3, #0]
 800399c:	e170      	b.n	8003c80 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039a2:	2b02      	cmp	r3, #2
 80039a4:	d11b      	bne.n	80039de <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	681a      	ldr	r2, [r3, #0]
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80039b4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	681a      	ldr	r2, [r3, #0]
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80039c4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039c6:	2300      	movs	r3, #0
 80039c8:	61bb      	str	r3, [r7, #24]
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	695b      	ldr	r3, [r3, #20]
 80039d0:	61bb      	str	r3, [r7, #24]
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	699b      	ldr	r3, [r3, #24]
 80039d8:	61bb      	str	r3, [r7, #24]
 80039da:	69bb      	ldr	r3, [r7, #24]
 80039dc:	e150      	b.n	8003c80 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039de:	2300      	movs	r3, #0
 80039e0:	617b      	str	r3, [r7, #20]
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	695b      	ldr	r3, [r3, #20]
 80039e8:	617b      	str	r3, [r7, #20]
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	699b      	ldr	r3, [r3, #24]
 80039f0:	617b      	str	r3, [r7, #20]
 80039f2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80039f4:	e144      	b.n	8003c80 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039fa:	2b03      	cmp	r3, #3
 80039fc:	f200 80f1 	bhi.w	8003be2 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a04:	2b01      	cmp	r3, #1
 8003a06:	d123      	bne.n	8003a50 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a0a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003a0c:	68f8      	ldr	r0, [r7, #12]
 8003a0e:	f000 fdc9 	bl	80045a4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003a12:	4603      	mov	r3, r0
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d001      	beq.n	8003a1c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003a18:	2301      	movs	r3, #1
 8003a1a:	e145      	b.n	8003ca8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	691a      	ldr	r2, [r3, #16]
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a26:	b2d2      	uxtb	r2, r2
 8003a28:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a2e:	1c5a      	adds	r2, r3, #1
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a38:	3b01      	subs	r3, #1
 8003a3a:	b29a      	uxth	r2, r3
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a44:	b29b      	uxth	r3, r3
 8003a46:	3b01      	subs	r3, #1
 8003a48:	b29a      	uxth	r2, r3
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003a4e:	e117      	b.n	8003c80 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a54:	2b02      	cmp	r3, #2
 8003a56:	d14e      	bne.n	8003af6 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003a58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a5a:	9300      	str	r3, [sp, #0]
 8003a5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a5e:	2200      	movs	r2, #0
 8003a60:	4906      	ldr	r1, [pc, #24]	@ (8003a7c <HAL_I2C_Mem_Read+0x22c>)
 8003a62:	68f8      	ldr	r0, [r7, #12]
 8003a64:	f000 fbf4 	bl	8004250 <I2C_WaitOnFlagUntilTimeout>
 8003a68:	4603      	mov	r3, r0
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d008      	beq.n	8003a80 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	e11a      	b.n	8003ca8 <HAL_I2C_Mem_Read+0x458>
 8003a72:	bf00      	nop
 8003a74:	00100002 	.word	0x00100002
 8003a78:	ffff0000 	.word	0xffff0000
 8003a7c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	681a      	ldr	r2, [r3, #0]
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a8e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	691a      	ldr	r2, [r3, #16]
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a9a:	b2d2      	uxtb	r2, r2
 8003a9c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aa2:	1c5a      	adds	r2, r3, #1
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003aac:	3b01      	subs	r3, #1
 8003aae:	b29a      	uxth	r2, r3
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ab8:	b29b      	uxth	r3, r3
 8003aba:	3b01      	subs	r3, #1
 8003abc:	b29a      	uxth	r2, r3
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	691a      	ldr	r2, [r3, #16]
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003acc:	b2d2      	uxtb	r2, r2
 8003ace:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ad4:	1c5a      	adds	r2, r3, #1
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ade:	3b01      	subs	r3, #1
 8003ae0:	b29a      	uxth	r2, r3
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003aea:	b29b      	uxth	r3, r3
 8003aec:	3b01      	subs	r3, #1
 8003aee:	b29a      	uxth	r2, r3
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003af4:	e0c4      	b.n	8003c80 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003af8:	9300      	str	r3, [sp, #0]
 8003afa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003afc:	2200      	movs	r2, #0
 8003afe:	496c      	ldr	r1, [pc, #432]	@ (8003cb0 <HAL_I2C_Mem_Read+0x460>)
 8003b00:	68f8      	ldr	r0, [r7, #12]
 8003b02:	f000 fba5 	bl	8004250 <I2C_WaitOnFlagUntilTimeout>
 8003b06:	4603      	mov	r3, r0
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d001      	beq.n	8003b10 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	e0cb      	b.n	8003ca8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	681a      	ldr	r2, [r3, #0]
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b1e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	691a      	ldr	r2, [r3, #16]
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b2a:	b2d2      	uxtb	r2, r2
 8003b2c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b32:	1c5a      	adds	r2, r3, #1
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b3c:	3b01      	subs	r3, #1
 8003b3e:	b29a      	uxth	r2, r3
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b48:	b29b      	uxth	r3, r3
 8003b4a:	3b01      	subs	r3, #1
 8003b4c:	b29a      	uxth	r2, r3
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003b52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b54:	9300      	str	r3, [sp, #0]
 8003b56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b58:	2200      	movs	r2, #0
 8003b5a:	4955      	ldr	r1, [pc, #340]	@ (8003cb0 <HAL_I2C_Mem_Read+0x460>)
 8003b5c:	68f8      	ldr	r0, [r7, #12]
 8003b5e:	f000 fb77 	bl	8004250 <I2C_WaitOnFlagUntilTimeout>
 8003b62:	4603      	mov	r3, r0
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d001      	beq.n	8003b6c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	e09d      	b.n	8003ca8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	681a      	ldr	r2, [r3, #0]
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b7a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	691a      	ldr	r2, [r3, #16]
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b86:	b2d2      	uxtb	r2, r2
 8003b88:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b8e:	1c5a      	adds	r2, r3, #1
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b98:	3b01      	subs	r3, #1
 8003b9a:	b29a      	uxth	r2, r3
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ba4:	b29b      	uxth	r3, r3
 8003ba6:	3b01      	subs	r3, #1
 8003ba8:	b29a      	uxth	r2, r3
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	691a      	ldr	r2, [r3, #16]
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bb8:	b2d2      	uxtb	r2, r2
 8003bba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bc0:	1c5a      	adds	r2, r3, #1
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bca:	3b01      	subs	r3, #1
 8003bcc:	b29a      	uxth	r2, r3
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bd6:	b29b      	uxth	r3, r3
 8003bd8:	3b01      	subs	r3, #1
 8003bda:	b29a      	uxth	r2, r3
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003be0:	e04e      	b.n	8003c80 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003be2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003be4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003be6:	68f8      	ldr	r0, [r7, #12]
 8003be8:	f000 fcdc 	bl	80045a4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003bec:	4603      	mov	r3, r0
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d001      	beq.n	8003bf6 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	e058      	b.n	8003ca8 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	691a      	ldr	r2, [r3, #16]
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c00:	b2d2      	uxtb	r2, r2
 8003c02:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c08:	1c5a      	adds	r2, r3, #1
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c12:	3b01      	subs	r3, #1
 8003c14:	b29a      	uxth	r2, r3
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c1e:	b29b      	uxth	r3, r3
 8003c20:	3b01      	subs	r3, #1
 8003c22:	b29a      	uxth	r2, r3
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	695b      	ldr	r3, [r3, #20]
 8003c2e:	f003 0304 	and.w	r3, r3, #4
 8003c32:	2b04      	cmp	r3, #4
 8003c34:	d124      	bne.n	8003c80 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c3a:	2b03      	cmp	r3, #3
 8003c3c:	d107      	bne.n	8003c4e <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	681a      	ldr	r2, [r3, #0]
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c4c:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	691a      	ldr	r2, [r3, #16]
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c58:	b2d2      	uxtb	r2, r2
 8003c5a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c60:	1c5a      	adds	r2, r3, #1
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c6a:	3b01      	subs	r3, #1
 8003c6c:	b29a      	uxth	r2, r3
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c76:	b29b      	uxth	r3, r3
 8003c78:	3b01      	subs	r3, #1
 8003c7a:	b29a      	uxth	r2, r3
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	f47f aeb6 	bne.w	80039f6 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	2220      	movs	r2, #32
 8003c8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	2200      	movs	r2, #0
 8003c96:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	e000      	b.n	8003ca8 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003ca6:	2302      	movs	r3, #2
  }
}
 8003ca8:	4618      	mov	r0, r3
 8003caa:	3728      	adds	r7, #40	@ 0x28
 8003cac:	46bd      	mov	sp, r7
 8003cae:	bd80      	pop	{r7, pc}
 8003cb0:	00010004 	.word	0x00010004

08003cb4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b088      	sub	sp, #32
 8003cb8:	af02      	add	r7, sp, #8
 8003cba:	60f8      	str	r0, [r7, #12]
 8003cbc:	607a      	str	r2, [r7, #4]
 8003cbe:	603b      	str	r3, [r7, #0]
 8003cc0:	460b      	mov	r3, r1
 8003cc2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cc8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003cca:	697b      	ldr	r3, [r7, #20]
 8003ccc:	2b08      	cmp	r3, #8
 8003cce:	d006      	beq.n	8003cde <I2C_MasterRequestWrite+0x2a>
 8003cd0:	697b      	ldr	r3, [r7, #20]
 8003cd2:	2b01      	cmp	r3, #1
 8003cd4:	d003      	beq.n	8003cde <I2C_MasterRequestWrite+0x2a>
 8003cd6:	697b      	ldr	r3, [r7, #20]
 8003cd8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003cdc:	d108      	bne.n	8003cf0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	681a      	ldr	r2, [r3, #0]
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003cec:	601a      	str	r2, [r3, #0]
 8003cee:	e00b      	b.n	8003d08 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cf4:	2b12      	cmp	r3, #18
 8003cf6:	d107      	bne.n	8003d08 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	681a      	ldr	r2, [r3, #0]
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003d06:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	9300      	str	r3, [sp, #0]
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2200      	movs	r2, #0
 8003d10:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003d14:	68f8      	ldr	r0, [r7, #12]
 8003d16:	f000 fa9b 	bl	8004250 <I2C_WaitOnFlagUntilTimeout>
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d00d      	beq.n	8003d3c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d2e:	d103      	bne.n	8003d38 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d36:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003d38:	2303      	movs	r3, #3
 8003d3a:	e035      	b.n	8003da8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	691b      	ldr	r3, [r3, #16]
 8003d40:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003d44:	d108      	bne.n	8003d58 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003d46:	897b      	ldrh	r3, [r7, #10]
 8003d48:	b2db      	uxtb	r3, r3
 8003d4a:	461a      	mov	r2, r3
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003d54:	611a      	str	r2, [r3, #16]
 8003d56:	e01b      	b.n	8003d90 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003d58:	897b      	ldrh	r3, [r7, #10]
 8003d5a:	11db      	asrs	r3, r3, #7
 8003d5c:	b2db      	uxtb	r3, r3
 8003d5e:	f003 0306 	and.w	r3, r3, #6
 8003d62:	b2db      	uxtb	r3, r3
 8003d64:	f063 030f 	orn	r3, r3, #15
 8003d68:	b2da      	uxtb	r2, r3
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	687a      	ldr	r2, [r7, #4]
 8003d74:	490e      	ldr	r1, [pc, #56]	@ (8003db0 <I2C_MasterRequestWrite+0xfc>)
 8003d76:	68f8      	ldr	r0, [r7, #12]
 8003d78:	f000 fae4 	bl	8004344 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d001      	beq.n	8003d86 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003d82:	2301      	movs	r3, #1
 8003d84:	e010      	b.n	8003da8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003d86:	897b      	ldrh	r3, [r7, #10]
 8003d88:	b2da      	uxtb	r2, r3
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	687a      	ldr	r2, [r7, #4]
 8003d94:	4907      	ldr	r1, [pc, #28]	@ (8003db4 <I2C_MasterRequestWrite+0x100>)
 8003d96:	68f8      	ldr	r0, [r7, #12]
 8003d98:	f000 fad4 	bl	8004344 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d001      	beq.n	8003da6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	e000      	b.n	8003da8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003da6:	2300      	movs	r3, #0
}
 8003da8:	4618      	mov	r0, r3
 8003daa:	3718      	adds	r7, #24
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bd80      	pop	{r7, pc}
 8003db0:	00010008 	.word	0x00010008
 8003db4:	00010002 	.word	0x00010002

08003db8 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b088      	sub	sp, #32
 8003dbc:	af02      	add	r7, sp, #8
 8003dbe:	60f8      	str	r0, [r7, #12]
 8003dc0:	607a      	str	r2, [r7, #4]
 8003dc2:	603b      	str	r3, [r7, #0]
 8003dc4:	460b      	mov	r3, r1
 8003dc6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dcc:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	681a      	ldr	r2, [r3, #0]
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003ddc:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003dde:	697b      	ldr	r3, [r7, #20]
 8003de0:	2b08      	cmp	r3, #8
 8003de2:	d006      	beq.n	8003df2 <I2C_MasterRequestRead+0x3a>
 8003de4:	697b      	ldr	r3, [r7, #20]
 8003de6:	2b01      	cmp	r3, #1
 8003de8:	d003      	beq.n	8003df2 <I2C_MasterRequestRead+0x3a>
 8003dea:	697b      	ldr	r3, [r7, #20]
 8003dec:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003df0:	d108      	bne.n	8003e04 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	681a      	ldr	r2, [r3, #0]
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003e00:	601a      	str	r2, [r3, #0]
 8003e02:	e00b      	b.n	8003e1c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e08:	2b11      	cmp	r3, #17
 8003e0a:	d107      	bne.n	8003e1c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	681a      	ldr	r2, [r3, #0]
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003e1a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	9300      	str	r3, [sp, #0]
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2200      	movs	r2, #0
 8003e24:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003e28:	68f8      	ldr	r0, [r7, #12]
 8003e2a:	f000 fa11 	bl	8004250 <I2C_WaitOnFlagUntilTimeout>
 8003e2e:	4603      	mov	r3, r0
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d00d      	beq.n	8003e50 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e3e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e42:	d103      	bne.n	8003e4c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e4a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003e4c:	2303      	movs	r3, #3
 8003e4e:	e079      	b.n	8003f44 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	691b      	ldr	r3, [r3, #16]
 8003e54:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003e58:	d108      	bne.n	8003e6c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003e5a:	897b      	ldrh	r3, [r7, #10]
 8003e5c:	b2db      	uxtb	r3, r3
 8003e5e:	f043 0301 	orr.w	r3, r3, #1
 8003e62:	b2da      	uxtb	r2, r3
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	611a      	str	r2, [r3, #16]
 8003e6a:	e05f      	b.n	8003f2c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003e6c:	897b      	ldrh	r3, [r7, #10]
 8003e6e:	11db      	asrs	r3, r3, #7
 8003e70:	b2db      	uxtb	r3, r3
 8003e72:	f003 0306 	and.w	r3, r3, #6
 8003e76:	b2db      	uxtb	r3, r3
 8003e78:	f063 030f 	orn	r3, r3, #15
 8003e7c:	b2da      	uxtb	r2, r3
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	687a      	ldr	r2, [r7, #4]
 8003e88:	4930      	ldr	r1, [pc, #192]	@ (8003f4c <I2C_MasterRequestRead+0x194>)
 8003e8a:	68f8      	ldr	r0, [r7, #12]
 8003e8c:	f000 fa5a 	bl	8004344 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003e90:	4603      	mov	r3, r0
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d001      	beq.n	8003e9a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003e96:	2301      	movs	r3, #1
 8003e98:	e054      	b.n	8003f44 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003e9a:	897b      	ldrh	r3, [r7, #10]
 8003e9c:	b2da      	uxtb	r2, r3
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ea4:	683b      	ldr	r3, [r7, #0]
 8003ea6:	687a      	ldr	r2, [r7, #4]
 8003ea8:	4929      	ldr	r1, [pc, #164]	@ (8003f50 <I2C_MasterRequestRead+0x198>)
 8003eaa:	68f8      	ldr	r0, [r7, #12]
 8003eac:	f000 fa4a 	bl	8004344 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003eb0:	4603      	mov	r3, r0
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d001      	beq.n	8003eba <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	e044      	b.n	8003f44 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003eba:	2300      	movs	r3, #0
 8003ebc:	613b      	str	r3, [r7, #16]
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	695b      	ldr	r3, [r3, #20]
 8003ec4:	613b      	str	r3, [r7, #16]
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	699b      	ldr	r3, [r3, #24]
 8003ecc:	613b      	str	r3, [r7, #16]
 8003ece:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	681a      	ldr	r2, [r3, #0]
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ede:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	9300      	str	r3, [sp, #0]
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003eec:	68f8      	ldr	r0, [r7, #12]
 8003eee:	f000 f9af 	bl	8004250 <I2C_WaitOnFlagUntilTimeout>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d00d      	beq.n	8003f14 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f02:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f06:	d103      	bne.n	8003f10 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f0e:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8003f10:	2303      	movs	r3, #3
 8003f12:	e017      	b.n	8003f44 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003f14:	897b      	ldrh	r3, [r7, #10]
 8003f16:	11db      	asrs	r3, r3, #7
 8003f18:	b2db      	uxtb	r3, r3
 8003f1a:	f003 0306 	and.w	r3, r3, #6
 8003f1e:	b2db      	uxtb	r3, r3
 8003f20:	f063 030e 	orn	r3, r3, #14
 8003f24:	b2da      	uxtb	r2, r3
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	687a      	ldr	r2, [r7, #4]
 8003f30:	4907      	ldr	r1, [pc, #28]	@ (8003f50 <I2C_MasterRequestRead+0x198>)
 8003f32:	68f8      	ldr	r0, [r7, #12]
 8003f34:	f000 fa06 	bl	8004344 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f38:	4603      	mov	r3, r0
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d001      	beq.n	8003f42 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	e000      	b.n	8003f44 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003f42:	2300      	movs	r3, #0
}
 8003f44:	4618      	mov	r0, r3
 8003f46:	3718      	adds	r7, #24
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	bd80      	pop	{r7, pc}
 8003f4c:	00010008 	.word	0x00010008
 8003f50:	00010002 	.word	0x00010002

08003f54 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b088      	sub	sp, #32
 8003f58:	af02      	add	r7, sp, #8
 8003f5a:	60f8      	str	r0, [r7, #12]
 8003f5c:	4608      	mov	r0, r1
 8003f5e:	4611      	mov	r1, r2
 8003f60:	461a      	mov	r2, r3
 8003f62:	4603      	mov	r3, r0
 8003f64:	817b      	strh	r3, [r7, #10]
 8003f66:	460b      	mov	r3, r1
 8003f68:	813b      	strh	r3, [r7, #8]
 8003f6a:	4613      	mov	r3, r2
 8003f6c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	681a      	ldr	r2, [r3, #0]
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003f7c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f80:	9300      	str	r3, [sp, #0]
 8003f82:	6a3b      	ldr	r3, [r7, #32]
 8003f84:	2200      	movs	r2, #0
 8003f86:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003f8a:	68f8      	ldr	r0, [r7, #12]
 8003f8c:	f000 f960 	bl	8004250 <I2C_WaitOnFlagUntilTimeout>
 8003f90:	4603      	mov	r3, r0
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d00d      	beq.n	8003fb2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fa0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003fa4:	d103      	bne.n	8003fae <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003fac:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003fae:	2303      	movs	r3, #3
 8003fb0:	e05f      	b.n	8004072 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003fb2:	897b      	ldrh	r3, [r7, #10]
 8003fb4:	b2db      	uxtb	r3, r3
 8003fb6:	461a      	mov	r2, r3
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003fc0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fc4:	6a3a      	ldr	r2, [r7, #32]
 8003fc6:	492d      	ldr	r1, [pc, #180]	@ (800407c <I2C_RequestMemoryWrite+0x128>)
 8003fc8:	68f8      	ldr	r0, [r7, #12]
 8003fca:	f000 f9bb 	bl	8004344 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003fce:	4603      	mov	r3, r0
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d001      	beq.n	8003fd8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	e04c      	b.n	8004072 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fd8:	2300      	movs	r3, #0
 8003fda:	617b      	str	r3, [r7, #20]
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	695b      	ldr	r3, [r3, #20]
 8003fe2:	617b      	str	r3, [r7, #20]
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	699b      	ldr	r3, [r3, #24]
 8003fea:	617b      	str	r3, [r7, #20]
 8003fec:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003fee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ff0:	6a39      	ldr	r1, [r7, #32]
 8003ff2:	68f8      	ldr	r0, [r7, #12]
 8003ff4:	f000 fa46 	bl	8004484 <I2C_WaitOnTXEFlagUntilTimeout>
 8003ff8:	4603      	mov	r3, r0
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d00d      	beq.n	800401a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004002:	2b04      	cmp	r3, #4
 8004004:	d107      	bne.n	8004016 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	681a      	ldr	r2, [r3, #0]
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004014:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004016:	2301      	movs	r3, #1
 8004018:	e02b      	b.n	8004072 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800401a:	88fb      	ldrh	r3, [r7, #6]
 800401c:	2b01      	cmp	r3, #1
 800401e:	d105      	bne.n	800402c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004020:	893b      	ldrh	r3, [r7, #8]
 8004022:	b2da      	uxtb	r2, r3
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	611a      	str	r2, [r3, #16]
 800402a:	e021      	b.n	8004070 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800402c:	893b      	ldrh	r3, [r7, #8]
 800402e:	0a1b      	lsrs	r3, r3, #8
 8004030:	b29b      	uxth	r3, r3
 8004032:	b2da      	uxtb	r2, r3
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800403a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800403c:	6a39      	ldr	r1, [r7, #32]
 800403e:	68f8      	ldr	r0, [r7, #12]
 8004040:	f000 fa20 	bl	8004484 <I2C_WaitOnTXEFlagUntilTimeout>
 8004044:	4603      	mov	r3, r0
 8004046:	2b00      	cmp	r3, #0
 8004048:	d00d      	beq.n	8004066 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800404e:	2b04      	cmp	r3, #4
 8004050:	d107      	bne.n	8004062 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	681a      	ldr	r2, [r3, #0]
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004060:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004062:	2301      	movs	r3, #1
 8004064:	e005      	b.n	8004072 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004066:	893b      	ldrh	r3, [r7, #8]
 8004068:	b2da      	uxtb	r2, r3
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004070:	2300      	movs	r3, #0
}
 8004072:	4618      	mov	r0, r3
 8004074:	3718      	adds	r7, #24
 8004076:	46bd      	mov	sp, r7
 8004078:	bd80      	pop	{r7, pc}
 800407a:	bf00      	nop
 800407c:	00010002 	.word	0x00010002

08004080 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b088      	sub	sp, #32
 8004084:	af02      	add	r7, sp, #8
 8004086:	60f8      	str	r0, [r7, #12]
 8004088:	4608      	mov	r0, r1
 800408a:	4611      	mov	r1, r2
 800408c:	461a      	mov	r2, r3
 800408e:	4603      	mov	r3, r0
 8004090:	817b      	strh	r3, [r7, #10]
 8004092:	460b      	mov	r3, r1
 8004094:	813b      	strh	r3, [r7, #8]
 8004096:	4613      	mov	r3, r2
 8004098:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	681a      	ldr	r2, [r3, #0]
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80040a8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	681a      	ldr	r2, [r3, #0]
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80040b8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80040ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040bc:	9300      	str	r3, [sp, #0]
 80040be:	6a3b      	ldr	r3, [r7, #32]
 80040c0:	2200      	movs	r2, #0
 80040c2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80040c6:	68f8      	ldr	r0, [r7, #12]
 80040c8:	f000 f8c2 	bl	8004250 <I2C_WaitOnFlagUntilTimeout>
 80040cc:	4603      	mov	r3, r0
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d00d      	beq.n	80040ee <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80040e0:	d103      	bne.n	80040ea <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80040e8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80040ea:	2303      	movs	r3, #3
 80040ec:	e0aa      	b.n	8004244 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80040ee:	897b      	ldrh	r3, [r7, #10]
 80040f0:	b2db      	uxtb	r3, r3
 80040f2:	461a      	mov	r2, r3
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80040fc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80040fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004100:	6a3a      	ldr	r2, [r7, #32]
 8004102:	4952      	ldr	r1, [pc, #328]	@ (800424c <I2C_RequestMemoryRead+0x1cc>)
 8004104:	68f8      	ldr	r0, [r7, #12]
 8004106:	f000 f91d 	bl	8004344 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800410a:	4603      	mov	r3, r0
 800410c:	2b00      	cmp	r3, #0
 800410e:	d001      	beq.n	8004114 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004110:	2301      	movs	r3, #1
 8004112:	e097      	b.n	8004244 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004114:	2300      	movs	r3, #0
 8004116:	617b      	str	r3, [r7, #20]
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	695b      	ldr	r3, [r3, #20]
 800411e:	617b      	str	r3, [r7, #20]
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	699b      	ldr	r3, [r3, #24]
 8004126:	617b      	str	r3, [r7, #20]
 8004128:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800412a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800412c:	6a39      	ldr	r1, [r7, #32]
 800412e:	68f8      	ldr	r0, [r7, #12]
 8004130:	f000 f9a8 	bl	8004484 <I2C_WaitOnTXEFlagUntilTimeout>
 8004134:	4603      	mov	r3, r0
 8004136:	2b00      	cmp	r3, #0
 8004138:	d00d      	beq.n	8004156 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800413e:	2b04      	cmp	r3, #4
 8004140:	d107      	bne.n	8004152 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	681a      	ldr	r2, [r3, #0]
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004150:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004152:	2301      	movs	r3, #1
 8004154:	e076      	b.n	8004244 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004156:	88fb      	ldrh	r3, [r7, #6]
 8004158:	2b01      	cmp	r3, #1
 800415a:	d105      	bne.n	8004168 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800415c:	893b      	ldrh	r3, [r7, #8]
 800415e:	b2da      	uxtb	r2, r3
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	611a      	str	r2, [r3, #16]
 8004166:	e021      	b.n	80041ac <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004168:	893b      	ldrh	r3, [r7, #8]
 800416a:	0a1b      	lsrs	r3, r3, #8
 800416c:	b29b      	uxth	r3, r3
 800416e:	b2da      	uxtb	r2, r3
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004176:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004178:	6a39      	ldr	r1, [r7, #32]
 800417a:	68f8      	ldr	r0, [r7, #12]
 800417c:	f000 f982 	bl	8004484 <I2C_WaitOnTXEFlagUntilTimeout>
 8004180:	4603      	mov	r3, r0
 8004182:	2b00      	cmp	r3, #0
 8004184:	d00d      	beq.n	80041a2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800418a:	2b04      	cmp	r3, #4
 800418c:	d107      	bne.n	800419e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	681a      	ldr	r2, [r3, #0]
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800419c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	e050      	b.n	8004244 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80041a2:	893b      	ldrh	r3, [r7, #8]
 80041a4:	b2da      	uxtb	r2, r3
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80041ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041ae:	6a39      	ldr	r1, [r7, #32]
 80041b0:	68f8      	ldr	r0, [r7, #12]
 80041b2:	f000 f967 	bl	8004484 <I2C_WaitOnTXEFlagUntilTimeout>
 80041b6:	4603      	mov	r3, r0
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d00d      	beq.n	80041d8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041c0:	2b04      	cmp	r3, #4
 80041c2:	d107      	bne.n	80041d4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	681a      	ldr	r2, [r3, #0]
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041d2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80041d4:	2301      	movs	r3, #1
 80041d6:	e035      	b.n	8004244 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	681a      	ldr	r2, [r3, #0]
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80041e6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80041e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041ea:	9300      	str	r3, [sp, #0]
 80041ec:	6a3b      	ldr	r3, [r7, #32]
 80041ee:	2200      	movs	r2, #0
 80041f0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80041f4:	68f8      	ldr	r0, [r7, #12]
 80041f6:	f000 f82b 	bl	8004250 <I2C_WaitOnFlagUntilTimeout>
 80041fa:	4603      	mov	r3, r0
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d00d      	beq.n	800421c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800420a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800420e:	d103      	bne.n	8004218 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004216:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004218:	2303      	movs	r3, #3
 800421a:	e013      	b.n	8004244 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800421c:	897b      	ldrh	r3, [r7, #10]
 800421e:	b2db      	uxtb	r3, r3
 8004220:	f043 0301 	orr.w	r3, r3, #1
 8004224:	b2da      	uxtb	r2, r3
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800422c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800422e:	6a3a      	ldr	r2, [r7, #32]
 8004230:	4906      	ldr	r1, [pc, #24]	@ (800424c <I2C_RequestMemoryRead+0x1cc>)
 8004232:	68f8      	ldr	r0, [r7, #12]
 8004234:	f000 f886 	bl	8004344 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004238:	4603      	mov	r3, r0
 800423a:	2b00      	cmp	r3, #0
 800423c:	d001      	beq.n	8004242 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800423e:	2301      	movs	r3, #1
 8004240:	e000      	b.n	8004244 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004242:	2300      	movs	r3, #0
}
 8004244:	4618      	mov	r0, r3
 8004246:	3718      	adds	r7, #24
 8004248:	46bd      	mov	sp, r7
 800424a:	bd80      	pop	{r7, pc}
 800424c:	00010002 	.word	0x00010002

08004250 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b084      	sub	sp, #16
 8004254:	af00      	add	r7, sp, #0
 8004256:	60f8      	str	r0, [r7, #12]
 8004258:	60b9      	str	r1, [r7, #8]
 800425a:	603b      	str	r3, [r7, #0]
 800425c:	4613      	mov	r3, r2
 800425e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004260:	e048      	b.n	80042f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004268:	d044      	beq.n	80042f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800426a:	f7fe faa3 	bl	80027b4 <HAL_GetTick>
 800426e:	4602      	mov	r2, r0
 8004270:	69bb      	ldr	r3, [r7, #24]
 8004272:	1ad3      	subs	r3, r2, r3
 8004274:	683a      	ldr	r2, [r7, #0]
 8004276:	429a      	cmp	r2, r3
 8004278:	d302      	bcc.n	8004280 <I2C_WaitOnFlagUntilTimeout+0x30>
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d139      	bne.n	80042f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004280:	68bb      	ldr	r3, [r7, #8]
 8004282:	0c1b      	lsrs	r3, r3, #16
 8004284:	b2db      	uxtb	r3, r3
 8004286:	2b01      	cmp	r3, #1
 8004288:	d10d      	bne.n	80042a6 <I2C_WaitOnFlagUntilTimeout+0x56>
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	695b      	ldr	r3, [r3, #20]
 8004290:	43da      	mvns	r2, r3
 8004292:	68bb      	ldr	r3, [r7, #8]
 8004294:	4013      	ands	r3, r2
 8004296:	b29b      	uxth	r3, r3
 8004298:	2b00      	cmp	r3, #0
 800429a:	bf0c      	ite	eq
 800429c:	2301      	moveq	r3, #1
 800429e:	2300      	movne	r3, #0
 80042a0:	b2db      	uxtb	r3, r3
 80042a2:	461a      	mov	r2, r3
 80042a4:	e00c      	b.n	80042c0 <I2C_WaitOnFlagUntilTimeout+0x70>
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	699b      	ldr	r3, [r3, #24]
 80042ac:	43da      	mvns	r2, r3
 80042ae:	68bb      	ldr	r3, [r7, #8]
 80042b0:	4013      	ands	r3, r2
 80042b2:	b29b      	uxth	r3, r3
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	bf0c      	ite	eq
 80042b8:	2301      	moveq	r3, #1
 80042ba:	2300      	movne	r3, #0
 80042bc:	b2db      	uxtb	r3, r3
 80042be:	461a      	mov	r2, r3
 80042c0:	79fb      	ldrb	r3, [r7, #7]
 80042c2:	429a      	cmp	r2, r3
 80042c4:	d116      	bne.n	80042f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	2200      	movs	r2, #0
 80042ca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	2220      	movs	r2, #32
 80042d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	2200      	movs	r2, #0
 80042d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042e0:	f043 0220 	orr.w	r2, r3, #32
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	2200      	movs	r2, #0
 80042ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80042f0:	2301      	movs	r3, #1
 80042f2:	e023      	b.n	800433c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80042f4:	68bb      	ldr	r3, [r7, #8]
 80042f6:	0c1b      	lsrs	r3, r3, #16
 80042f8:	b2db      	uxtb	r3, r3
 80042fa:	2b01      	cmp	r3, #1
 80042fc:	d10d      	bne.n	800431a <I2C_WaitOnFlagUntilTimeout+0xca>
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	695b      	ldr	r3, [r3, #20]
 8004304:	43da      	mvns	r2, r3
 8004306:	68bb      	ldr	r3, [r7, #8]
 8004308:	4013      	ands	r3, r2
 800430a:	b29b      	uxth	r3, r3
 800430c:	2b00      	cmp	r3, #0
 800430e:	bf0c      	ite	eq
 8004310:	2301      	moveq	r3, #1
 8004312:	2300      	movne	r3, #0
 8004314:	b2db      	uxtb	r3, r3
 8004316:	461a      	mov	r2, r3
 8004318:	e00c      	b.n	8004334 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	699b      	ldr	r3, [r3, #24]
 8004320:	43da      	mvns	r2, r3
 8004322:	68bb      	ldr	r3, [r7, #8]
 8004324:	4013      	ands	r3, r2
 8004326:	b29b      	uxth	r3, r3
 8004328:	2b00      	cmp	r3, #0
 800432a:	bf0c      	ite	eq
 800432c:	2301      	moveq	r3, #1
 800432e:	2300      	movne	r3, #0
 8004330:	b2db      	uxtb	r3, r3
 8004332:	461a      	mov	r2, r3
 8004334:	79fb      	ldrb	r3, [r7, #7]
 8004336:	429a      	cmp	r2, r3
 8004338:	d093      	beq.n	8004262 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800433a:	2300      	movs	r3, #0
}
 800433c:	4618      	mov	r0, r3
 800433e:	3710      	adds	r7, #16
 8004340:	46bd      	mov	sp, r7
 8004342:	bd80      	pop	{r7, pc}

08004344 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b084      	sub	sp, #16
 8004348:	af00      	add	r7, sp, #0
 800434a:	60f8      	str	r0, [r7, #12]
 800434c:	60b9      	str	r1, [r7, #8]
 800434e:	607a      	str	r2, [r7, #4]
 8004350:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004352:	e071      	b.n	8004438 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	695b      	ldr	r3, [r3, #20]
 800435a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800435e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004362:	d123      	bne.n	80043ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	681a      	ldr	r2, [r3, #0]
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004372:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800437c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	2200      	movs	r2, #0
 8004382:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	2220      	movs	r2, #32
 8004388:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	2200      	movs	r2, #0
 8004390:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004398:	f043 0204 	orr.w	r2, r3, #4
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	2200      	movs	r2, #0
 80043a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80043a8:	2301      	movs	r3, #1
 80043aa:	e067      	b.n	800447c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80043b2:	d041      	beq.n	8004438 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043b4:	f7fe f9fe 	bl	80027b4 <HAL_GetTick>
 80043b8:	4602      	mov	r2, r0
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	1ad3      	subs	r3, r2, r3
 80043be:	687a      	ldr	r2, [r7, #4]
 80043c0:	429a      	cmp	r2, r3
 80043c2:	d302      	bcc.n	80043ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d136      	bne.n	8004438 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80043ca:	68bb      	ldr	r3, [r7, #8]
 80043cc:	0c1b      	lsrs	r3, r3, #16
 80043ce:	b2db      	uxtb	r3, r3
 80043d0:	2b01      	cmp	r3, #1
 80043d2:	d10c      	bne.n	80043ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	695b      	ldr	r3, [r3, #20]
 80043da:	43da      	mvns	r2, r3
 80043dc:	68bb      	ldr	r3, [r7, #8]
 80043de:	4013      	ands	r3, r2
 80043e0:	b29b      	uxth	r3, r3
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	bf14      	ite	ne
 80043e6:	2301      	movne	r3, #1
 80043e8:	2300      	moveq	r3, #0
 80043ea:	b2db      	uxtb	r3, r3
 80043ec:	e00b      	b.n	8004406 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	699b      	ldr	r3, [r3, #24]
 80043f4:	43da      	mvns	r2, r3
 80043f6:	68bb      	ldr	r3, [r7, #8]
 80043f8:	4013      	ands	r3, r2
 80043fa:	b29b      	uxth	r3, r3
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	bf14      	ite	ne
 8004400:	2301      	movne	r3, #1
 8004402:	2300      	moveq	r3, #0
 8004404:	b2db      	uxtb	r3, r3
 8004406:	2b00      	cmp	r3, #0
 8004408:	d016      	beq.n	8004438 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	2200      	movs	r2, #0
 800440e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	2220      	movs	r2, #32
 8004414:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	2200      	movs	r2, #0
 800441c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004424:	f043 0220 	orr.w	r2, r3, #32
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	2200      	movs	r2, #0
 8004430:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004434:	2301      	movs	r3, #1
 8004436:	e021      	b.n	800447c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	0c1b      	lsrs	r3, r3, #16
 800443c:	b2db      	uxtb	r3, r3
 800443e:	2b01      	cmp	r3, #1
 8004440:	d10c      	bne.n	800445c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	695b      	ldr	r3, [r3, #20]
 8004448:	43da      	mvns	r2, r3
 800444a:	68bb      	ldr	r3, [r7, #8]
 800444c:	4013      	ands	r3, r2
 800444e:	b29b      	uxth	r3, r3
 8004450:	2b00      	cmp	r3, #0
 8004452:	bf14      	ite	ne
 8004454:	2301      	movne	r3, #1
 8004456:	2300      	moveq	r3, #0
 8004458:	b2db      	uxtb	r3, r3
 800445a:	e00b      	b.n	8004474 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	699b      	ldr	r3, [r3, #24]
 8004462:	43da      	mvns	r2, r3
 8004464:	68bb      	ldr	r3, [r7, #8]
 8004466:	4013      	ands	r3, r2
 8004468:	b29b      	uxth	r3, r3
 800446a:	2b00      	cmp	r3, #0
 800446c:	bf14      	ite	ne
 800446e:	2301      	movne	r3, #1
 8004470:	2300      	moveq	r3, #0
 8004472:	b2db      	uxtb	r3, r3
 8004474:	2b00      	cmp	r3, #0
 8004476:	f47f af6d 	bne.w	8004354 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800447a:	2300      	movs	r3, #0
}
 800447c:	4618      	mov	r0, r3
 800447e:	3710      	adds	r7, #16
 8004480:	46bd      	mov	sp, r7
 8004482:	bd80      	pop	{r7, pc}

08004484 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004484:	b580      	push	{r7, lr}
 8004486:	b084      	sub	sp, #16
 8004488:	af00      	add	r7, sp, #0
 800448a:	60f8      	str	r0, [r7, #12]
 800448c:	60b9      	str	r1, [r7, #8]
 800448e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004490:	e034      	b.n	80044fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004492:	68f8      	ldr	r0, [r7, #12]
 8004494:	f000 f8e3 	bl	800465e <I2C_IsAcknowledgeFailed>
 8004498:	4603      	mov	r3, r0
 800449a:	2b00      	cmp	r3, #0
 800449c:	d001      	beq.n	80044a2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800449e:	2301      	movs	r3, #1
 80044a0:	e034      	b.n	800450c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044a2:	68bb      	ldr	r3, [r7, #8]
 80044a4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80044a8:	d028      	beq.n	80044fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044aa:	f7fe f983 	bl	80027b4 <HAL_GetTick>
 80044ae:	4602      	mov	r2, r0
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	1ad3      	subs	r3, r2, r3
 80044b4:	68ba      	ldr	r2, [r7, #8]
 80044b6:	429a      	cmp	r2, r3
 80044b8:	d302      	bcc.n	80044c0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80044ba:	68bb      	ldr	r3, [r7, #8]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d11d      	bne.n	80044fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	695b      	ldr	r3, [r3, #20]
 80044c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044ca:	2b80      	cmp	r3, #128	@ 0x80
 80044cc:	d016      	beq.n	80044fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	2200      	movs	r2, #0
 80044d2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	2220      	movs	r2, #32
 80044d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	2200      	movs	r2, #0
 80044e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044e8:	f043 0220 	orr.w	r2, r3, #32
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	2200      	movs	r2, #0
 80044f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80044f8:	2301      	movs	r3, #1
 80044fa:	e007      	b.n	800450c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	695b      	ldr	r3, [r3, #20]
 8004502:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004506:	2b80      	cmp	r3, #128	@ 0x80
 8004508:	d1c3      	bne.n	8004492 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800450a:	2300      	movs	r3, #0
}
 800450c:	4618      	mov	r0, r3
 800450e:	3710      	adds	r7, #16
 8004510:	46bd      	mov	sp, r7
 8004512:	bd80      	pop	{r7, pc}

08004514 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b084      	sub	sp, #16
 8004518:	af00      	add	r7, sp, #0
 800451a:	60f8      	str	r0, [r7, #12]
 800451c:	60b9      	str	r1, [r7, #8]
 800451e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004520:	e034      	b.n	800458c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004522:	68f8      	ldr	r0, [r7, #12]
 8004524:	f000 f89b 	bl	800465e <I2C_IsAcknowledgeFailed>
 8004528:	4603      	mov	r3, r0
 800452a:	2b00      	cmp	r3, #0
 800452c:	d001      	beq.n	8004532 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800452e:	2301      	movs	r3, #1
 8004530:	e034      	b.n	800459c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004538:	d028      	beq.n	800458c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800453a:	f7fe f93b 	bl	80027b4 <HAL_GetTick>
 800453e:	4602      	mov	r2, r0
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	1ad3      	subs	r3, r2, r3
 8004544:	68ba      	ldr	r2, [r7, #8]
 8004546:	429a      	cmp	r2, r3
 8004548:	d302      	bcc.n	8004550 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800454a:	68bb      	ldr	r3, [r7, #8]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d11d      	bne.n	800458c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	695b      	ldr	r3, [r3, #20]
 8004556:	f003 0304 	and.w	r3, r3, #4
 800455a:	2b04      	cmp	r3, #4
 800455c:	d016      	beq.n	800458c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	2200      	movs	r2, #0
 8004562:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	2220      	movs	r2, #32
 8004568:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	2200      	movs	r2, #0
 8004570:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004578:	f043 0220 	orr.w	r2, r3, #32
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	2200      	movs	r2, #0
 8004584:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004588:	2301      	movs	r3, #1
 800458a:	e007      	b.n	800459c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	695b      	ldr	r3, [r3, #20]
 8004592:	f003 0304 	and.w	r3, r3, #4
 8004596:	2b04      	cmp	r3, #4
 8004598:	d1c3      	bne.n	8004522 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800459a:	2300      	movs	r3, #0
}
 800459c:	4618      	mov	r0, r3
 800459e:	3710      	adds	r7, #16
 80045a0:	46bd      	mov	sp, r7
 80045a2:	bd80      	pop	{r7, pc}

080045a4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b084      	sub	sp, #16
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	60f8      	str	r0, [r7, #12]
 80045ac:	60b9      	str	r1, [r7, #8]
 80045ae:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80045b0:	e049      	b.n	8004646 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	695b      	ldr	r3, [r3, #20]
 80045b8:	f003 0310 	and.w	r3, r3, #16
 80045bc:	2b10      	cmp	r3, #16
 80045be:	d119      	bne.n	80045f4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f06f 0210 	mvn.w	r2, #16
 80045c8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	2200      	movs	r2, #0
 80045ce:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	2220      	movs	r2, #32
 80045d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	2200      	movs	r2, #0
 80045dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	2200      	movs	r2, #0
 80045ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80045f0:	2301      	movs	r3, #1
 80045f2:	e030      	b.n	8004656 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045f4:	f7fe f8de 	bl	80027b4 <HAL_GetTick>
 80045f8:	4602      	mov	r2, r0
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	1ad3      	subs	r3, r2, r3
 80045fe:	68ba      	ldr	r2, [r7, #8]
 8004600:	429a      	cmp	r2, r3
 8004602:	d302      	bcc.n	800460a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004604:	68bb      	ldr	r3, [r7, #8]
 8004606:	2b00      	cmp	r3, #0
 8004608:	d11d      	bne.n	8004646 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	695b      	ldr	r3, [r3, #20]
 8004610:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004614:	2b40      	cmp	r3, #64	@ 0x40
 8004616:	d016      	beq.n	8004646 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	2200      	movs	r2, #0
 800461c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	2220      	movs	r2, #32
 8004622:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	2200      	movs	r2, #0
 800462a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004632:	f043 0220 	orr.w	r2, r3, #32
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	2200      	movs	r2, #0
 800463e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004642:	2301      	movs	r3, #1
 8004644:	e007      	b.n	8004656 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	695b      	ldr	r3, [r3, #20]
 800464c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004650:	2b40      	cmp	r3, #64	@ 0x40
 8004652:	d1ae      	bne.n	80045b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004654:	2300      	movs	r3, #0
}
 8004656:	4618      	mov	r0, r3
 8004658:	3710      	adds	r7, #16
 800465a:	46bd      	mov	sp, r7
 800465c:	bd80      	pop	{r7, pc}

0800465e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800465e:	b480      	push	{r7}
 8004660:	b083      	sub	sp, #12
 8004662:	af00      	add	r7, sp, #0
 8004664:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	695b      	ldr	r3, [r3, #20]
 800466c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004670:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004674:	d11b      	bne.n	80046ae <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800467e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2200      	movs	r2, #0
 8004684:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2220      	movs	r2, #32
 800468a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2200      	movs	r2, #0
 8004692:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800469a:	f043 0204 	orr.w	r2, r3, #4
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2200      	movs	r2, #0
 80046a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80046aa:	2301      	movs	r3, #1
 80046ac:	e000      	b.n	80046b0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80046ae:	2300      	movs	r3, #0
}
 80046b0:	4618      	mov	r0, r3
 80046b2:	370c      	adds	r7, #12
 80046b4:	46bd      	mov	sp, r7
 80046b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ba:	4770      	bx	lr

080046bc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b086      	sub	sp, #24
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d101      	bne.n	80046ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80046ca:	2301      	movs	r3, #1
 80046cc:	e267      	b.n	8004b9e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f003 0301 	and.w	r3, r3, #1
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d075      	beq.n	80047c6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80046da:	4b88      	ldr	r3, [pc, #544]	@ (80048fc <HAL_RCC_OscConfig+0x240>)
 80046dc:	689b      	ldr	r3, [r3, #8]
 80046de:	f003 030c 	and.w	r3, r3, #12
 80046e2:	2b04      	cmp	r3, #4
 80046e4:	d00c      	beq.n	8004700 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80046e6:	4b85      	ldr	r3, [pc, #532]	@ (80048fc <HAL_RCC_OscConfig+0x240>)
 80046e8:	689b      	ldr	r3, [r3, #8]
 80046ea:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80046ee:	2b08      	cmp	r3, #8
 80046f0:	d112      	bne.n	8004718 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80046f2:	4b82      	ldr	r3, [pc, #520]	@ (80048fc <HAL_RCC_OscConfig+0x240>)
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80046fa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80046fe:	d10b      	bne.n	8004718 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004700:	4b7e      	ldr	r3, [pc, #504]	@ (80048fc <HAL_RCC_OscConfig+0x240>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004708:	2b00      	cmp	r3, #0
 800470a:	d05b      	beq.n	80047c4 <HAL_RCC_OscConfig+0x108>
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	2b00      	cmp	r3, #0
 8004712:	d157      	bne.n	80047c4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004714:	2301      	movs	r3, #1
 8004716:	e242      	b.n	8004b9e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	685b      	ldr	r3, [r3, #4]
 800471c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004720:	d106      	bne.n	8004730 <HAL_RCC_OscConfig+0x74>
 8004722:	4b76      	ldr	r3, [pc, #472]	@ (80048fc <HAL_RCC_OscConfig+0x240>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	4a75      	ldr	r2, [pc, #468]	@ (80048fc <HAL_RCC_OscConfig+0x240>)
 8004728:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800472c:	6013      	str	r3, [r2, #0]
 800472e:	e01d      	b.n	800476c <HAL_RCC_OscConfig+0xb0>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	685b      	ldr	r3, [r3, #4]
 8004734:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004738:	d10c      	bne.n	8004754 <HAL_RCC_OscConfig+0x98>
 800473a:	4b70      	ldr	r3, [pc, #448]	@ (80048fc <HAL_RCC_OscConfig+0x240>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	4a6f      	ldr	r2, [pc, #444]	@ (80048fc <HAL_RCC_OscConfig+0x240>)
 8004740:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004744:	6013      	str	r3, [r2, #0]
 8004746:	4b6d      	ldr	r3, [pc, #436]	@ (80048fc <HAL_RCC_OscConfig+0x240>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4a6c      	ldr	r2, [pc, #432]	@ (80048fc <HAL_RCC_OscConfig+0x240>)
 800474c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004750:	6013      	str	r3, [r2, #0]
 8004752:	e00b      	b.n	800476c <HAL_RCC_OscConfig+0xb0>
 8004754:	4b69      	ldr	r3, [pc, #420]	@ (80048fc <HAL_RCC_OscConfig+0x240>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a68      	ldr	r2, [pc, #416]	@ (80048fc <HAL_RCC_OscConfig+0x240>)
 800475a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800475e:	6013      	str	r3, [r2, #0]
 8004760:	4b66      	ldr	r3, [pc, #408]	@ (80048fc <HAL_RCC_OscConfig+0x240>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4a65      	ldr	r2, [pc, #404]	@ (80048fc <HAL_RCC_OscConfig+0x240>)
 8004766:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800476a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	685b      	ldr	r3, [r3, #4]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d013      	beq.n	800479c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004774:	f7fe f81e 	bl	80027b4 <HAL_GetTick>
 8004778:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800477a:	e008      	b.n	800478e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800477c:	f7fe f81a 	bl	80027b4 <HAL_GetTick>
 8004780:	4602      	mov	r2, r0
 8004782:	693b      	ldr	r3, [r7, #16]
 8004784:	1ad3      	subs	r3, r2, r3
 8004786:	2b64      	cmp	r3, #100	@ 0x64
 8004788:	d901      	bls.n	800478e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800478a:	2303      	movs	r3, #3
 800478c:	e207      	b.n	8004b9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800478e:	4b5b      	ldr	r3, [pc, #364]	@ (80048fc <HAL_RCC_OscConfig+0x240>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004796:	2b00      	cmp	r3, #0
 8004798:	d0f0      	beq.n	800477c <HAL_RCC_OscConfig+0xc0>
 800479a:	e014      	b.n	80047c6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800479c:	f7fe f80a 	bl	80027b4 <HAL_GetTick>
 80047a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80047a2:	e008      	b.n	80047b6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047a4:	f7fe f806 	bl	80027b4 <HAL_GetTick>
 80047a8:	4602      	mov	r2, r0
 80047aa:	693b      	ldr	r3, [r7, #16]
 80047ac:	1ad3      	subs	r3, r2, r3
 80047ae:	2b64      	cmp	r3, #100	@ 0x64
 80047b0:	d901      	bls.n	80047b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80047b2:	2303      	movs	r3, #3
 80047b4:	e1f3      	b.n	8004b9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80047b6:	4b51      	ldr	r3, [pc, #324]	@ (80048fc <HAL_RCC_OscConfig+0x240>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d1f0      	bne.n	80047a4 <HAL_RCC_OscConfig+0xe8>
 80047c2:	e000      	b.n	80047c6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f003 0302 	and.w	r3, r3, #2
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d063      	beq.n	800489a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80047d2:	4b4a      	ldr	r3, [pc, #296]	@ (80048fc <HAL_RCC_OscConfig+0x240>)
 80047d4:	689b      	ldr	r3, [r3, #8]
 80047d6:	f003 030c 	and.w	r3, r3, #12
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d00b      	beq.n	80047f6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80047de:	4b47      	ldr	r3, [pc, #284]	@ (80048fc <HAL_RCC_OscConfig+0x240>)
 80047e0:	689b      	ldr	r3, [r3, #8]
 80047e2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80047e6:	2b08      	cmp	r3, #8
 80047e8:	d11c      	bne.n	8004824 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80047ea:	4b44      	ldr	r3, [pc, #272]	@ (80048fc <HAL_RCC_OscConfig+0x240>)
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d116      	bne.n	8004824 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80047f6:	4b41      	ldr	r3, [pc, #260]	@ (80048fc <HAL_RCC_OscConfig+0x240>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f003 0302 	and.w	r3, r3, #2
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d005      	beq.n	800480e <HAL_RCC_OscConfig+0x152>
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	68db      	ldr	r3, [r3, #12]
 8004806:	2b01      	cmp	r3, #1
 8004808:	d001      	beq.n	800480e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800480a:	2301      	movs	r3, #1
 800480c:	e1c7      	b.n	8004b9e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800480e:	4b3b      	ldr	r3, [pc, #236]	@ (80048fc <HAL_RCC_OscConfig+0x240>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	691b      	ldr	r3, [r3, #16]
 800481a:	00db      	lsls	r3, r3, #3
 800481c:	4937      	ldr	r1, [pc, #220]	@ (80048fc <HAL_RCC_OscConfig+0x240>)
 800481e:	4313      	orrs	r3, r2
 8004820:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004822:	e03a      	b.n	800489a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	68db      	ldr	r3, [r3, #12]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d020      	beq.n	800486e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800482c:	4b34      	ldr	r3, [pc, #208]	@ (8004900 <HAL_RCC_OscConfig+0x244>)
 800482e:	2201      	movs	r2, #1
 8004830:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004832:	f7fd ffbf 	bl	80027b4 <HAL_GetTick>
 8004836:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004838:	e008      	b.n	800484c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800483a:	f7fd ffbb 	bl	80027b4 <HAL_GetTick>
 800483e:	4602      	mov	r2, r0
 8004840:	693b      	ldr	r3, [r7, #16]
 8004842:	1ad3      	subs	r3, r2, r3
 8004844:	2b02      	cmp	r3, #2
 8004846:	d901      	bls.n	800484c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004848:	2303      	movs	r3, #3
 800484a:	e1a8      	b.n	8004b9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800484c:	4b2b      	ldr	r3, [pc, #172]	@ (80048fc <HAL_RCC_OscConfig+0x240>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f003 0302 	and.w	r3, r3, #2
 8004854:	2b00      	cmp	r3, #0
 8004856:	d0f0      	beq.n	800483a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004858:	4b28      	ldr	r3, [pc, #160]	@ (80048fc <HAL_RCC_OscConfig+0x240>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	691b      	ldr	r3, [r3, #16]
 8004864:	00db      	lsls	r3, r3, #3
 8004866:	4925      	ldr	r1, [pc, #148]	@ (80048fc <HAL_RCC_OscConfig+0x240>)
 8004868:	4313      	orrs	r3, r2
 800486a:	600b      	str	r3, [r1, #0]
 800486c:	e015      	b.n	800489a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800486e:	4b24      	ldr	r3, [pc, #144]	@ (8004900 <HAL_RCC_OscConfig+0x244>)
 8004870:	2200      	movs	r2, #0
 8004872:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004874:	f7fd ff9e 	bl	80027b4 <HAL_GetTick>
 8004878:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800487a:	e008      	b.n	800488e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800487c:	f7fd ff9a 	bl	80027b4 <HAL_GetTick>
 8004880:	4602      	mov	r2, r0
 8004882:	693b      	ldr	r3, [r7, #16]
 8004884:	1ad3      	subs	r3, r2, r3
 8004886:	2b02      	cmp	r3, #2
 8004888:	d901      	bls.n	800488e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800488a:	2303      	movs	r3, #3
 800488c:	e187      	b.n	8004b9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800488e:	4b1b      	ldr	r3, [pc, #108]	@ (80048fc <HAL_RCC_OscConfig+0x240>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f003 0302 	and.w	r3, r3, #2
 8004896:	2b00      	cmp	r3, #0
 8004898:	d1f0      	bne.n	800487c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f003 0308 	and.w	r3, r3, #8
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d036      	beq.n	8004914 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	695b      	ldr	r3, [r3, #20]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d016      	beq.n	80048dc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80048ae:	4b15      	ldr	r3, [pc, #84]	@ (8004904 <HAL_RCC_OscConfig+0x248>)
 80048b0:	2201      	movs	r2, #1
 80048b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048b4:	f7fd ff7e 	bl	80027b4 <HAL_GetTick>
 80048b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048ba:	e008      	b.n	80048ce <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80048bc:	f7fd ff7a 	bl	80027b4 <HAL_GetTick>
 80048c0:	4602      	mov	r2, r0
 80048c2:	693b      	ldr	r3, [r7, #16]
 80048c4:	1ad3      	subs	r3, r2, r3
 80048c6:	2b02      	cmp	r3, #2
 80048c8:	d901      	bls.n	80048ce <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80048ca:	2303      	movs	r3, #3
 80048cc:	e167      	b.n	8004b9e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048ce:	4b0b      	ldr	r3, [pc, #44]	@ (80048fc <HAL_RCC_OscConfig+0x240>)
 80048d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048d2:	f003 0302 	and.w	r3, r3, #2
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d0f0      	beq.n	80048bc <HAL_RCC_OscConfig+0x200>
 80048da:	e01b      	b.n	8004914 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80048dc:	4b09      	ldr	r3, [pc, #36]	@ (8004904 <HAL_RCC_OscConfig+0x248>)
 80048de:	2200      	movs	r2, #0
 80048e0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048e2:	f7fd ff67 	bl	80027b4 <HAL_GetTick>
 80048e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048e8:	e00e      	b.n	8004908 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80048ea:	f7fd ff63 	bl	80027b4 <HAL_GetTick>
 80048ee:	4602      	mov	r2, r0
 80048f0:	693b      	ldr	r3, [r7, #16]
 80048f2:	1ad3      	subs	r3, r2, r3
 80048f4:	2b02      	cmp	r3, #2
 80048f6:	d907      	bls.n	8004908 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80048f8:	2303      	movs	r3, #3
 80048fa:	e150      	b.n	8004b9e <HAL_RCC_OscConfig+0x4e2>
 80048fc:	40023800 	.word	0x40023800
 8004900:	42470000 	.word	0x42470000
 8004904:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004908:	4b88      	ldr	r3, [pc, #544]	@ (8004b2c <HAL_RCC_OscConfig+0x470>)
 800490a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800490c:	f003 0302 	and.w	r3, r3, #2
 8004910:	2b00      	cmp	r3, #0
 8004912:	d1ea      	bne.n	80048ea <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f003 0304 	and.w	r3, r3, #4
 800491c:	2b00      	cmp	r3, #0
 800491e:	f000 8097 	beq.w	8004a50 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004922:	2300      	movs	r3, #0
 8004924:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004926:	4b81      	ldr	r3, [pc, #516]	@ (8004b2c <HAL_RCC_OscConfig+0x470>)
 8004928:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800492a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800492e:	2b00      	cmp	r3, #0
 8004930:	d10f      	bne.n	8004952 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004932:	2300      	movs	r3, #0
 8004934:	60bb      	str	r3, [r7, #8]
 8004936:	4b7d      	ldr	r3, [pc, #500]	@ (8004b2c <HAL_RCC_OscConfig+0x470>)
 8004938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800493a:	4a7c      	ldr	r2, [pc, #496]	@ (8004b2c <HAL_RCC_OscConfig+0x470>)
 800493c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004940:	6413      	str	r3, [r2, #64]	@ 0x40
 8004942:	4b7a      	ldr	r3, [pc, #488]	@ (8004b2c <HAL_RCC_OscConfig+0x470>)
 8004944:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004946:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800494a:	60bb      	str	r3, [r7, #8]
 800494c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800494e:	2301      	movs	r3, #1
 8004950:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004952:	4b77      	ldr	r3, [pc, #476]	@ (8004b30 <HAL_RCC_OscConfig+0x474>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800495a:	2b00      	cmp	r3, #0
 800495c:	d118      	bne.n	8004990 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800495e:	4b74      	ldr	r3, [pc, #464]	@ (8004b30 <HAL_RCC_OscConfig+0x474>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4a73      	ldr	r2, [pc, #460]	@ (8004b30 <HAL_RCC_OscConfig+0x474>)
 8004964:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004968:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800496a:	f7fd ff23 	bl	80027b4 <HAL_GetTick>
 800496e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004970:	e008      	b.n	8004984 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004972:	f7fd ff1f 	bl	80027b4 <HAL_GetTick>
 8004976:	4602      	mov	r2, r0
 8004978:	693b      	ldr	r3, [r7, #16]
 800497a:	1ad3      	subs	r3, r2, r3
 800497c:	2b02      	cmp	r3, #2
 800497e:	d901      	bls.n	8004984 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004980:	2303      	movs	r3, #3
 8004982:	e10c      	b.n	8004b9e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004984:	4b6a      	ldr	r3, [pc, #424]	@ (8004b30 <HAL_RCC_OscConfig+0x474>)
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800498c:	2b00      	cmp	r3, #0
 800498e:	d0f0      	beq.n	8004972 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	689b      	ldr	r3, [r3, #8]
 8004994:	2b01      	cmp	r3, #1
 8004996:	d106      	bne.n	80049a6 <HAL_RCC_OscConfig+0x2ea>
 8004998:	4b64      	ldr	r3, [pc, #400]	@ (8004b2c <HAL_RCC_OscConfig+0x470>)
 800499a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800499c:	4a63      	ldr	r2, [pc, #396]	@ (8004b2c <HAL_RCC_OscConfig+0x470>)
 800499e:	f043 0301 	orr.w	r3, r3, #1
 80049a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80049a4:	e01c      	b.n	80049e0 <HAL_RCC_OscConfig+0x324>
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	689b      	ldr	r3, [r3, #8]
 80049aa:	2b05      	cmp	r3, #5
 80049ac:	d10c      	bne.n	80049c8 <HAL_RCC_OscConfig+0x30c>
 80049ae:	4b5f      	ldr	r3, [pc, #380]	@ (8004b2c <HAL_RCC_OscConfig+0x470>)
 80049b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049b2:	4a5e      	ldr	r2, [pc, #376]	@ (8004b2c <HAL_RCC_OscConfig+0x470>)
 80049b4:	f043 0304 	orr.w	r3, r3, #4
 80049b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80049ba:	4b5c      	ldr	r3, [pc, #368]	@ (8004b2c <HAL_RCC_OscConfig+0x470>)
 80049bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049be:	4a5b      	ldr	r2, [pc, #364]	@ (8004b2c <HAL_RCC_OscConfig+0x470>)
 80049c0:	f043 0301 	orr.w	r3, r3, #1
 80049c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80049c6:	e00b      	b.n	80049e0 <HAL_RCC_OscConfig+0x324>
 80049c8:	4b58      	ldr	r3, [pc, #352]	@ (8004b2c <HAL_RCC_OscConfig+0x470>)
 80049ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049cc:	4a57      	ldr	r2, [pc, #348]	@ (8004b2c <HAL_RCC_OscConfig+0x470>)
 80049ce:	f023 0301 	bic.w	r3, r3, #1
 80049d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80049d4:	4b55      	ldr	r3, [pc, #340]	@ (8004b2c <HAL_RCC_OscConfig+0x470>)
 80049d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049d8:	4a54      	ldr	r2, [pc, #336]	@ (8004b2c <HAL_RCC_OscConfig+0x470>)
 80049da:	f023 0304 	bic.w	r3, r3, #4
 80049de:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	689b      	ldr	r3, [r3, #8]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d015      	beq.n	8004a14 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049e8:	f7fd fee4 	bl	80027b4 <HAL_GetTick>
 80049ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049ee:	e00a      	b.n	8004a06 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049f0:	f7fd fee0 	bl	80027b4 <HAL_GetTick>
 80049f4:	4602      	mov	r2, r0
 80049f6:	693b      	ldr	r3, [r7, #16]
 80049f8:	1ad3      	subs	r3, r2, r3
 80049fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d901      	bls.n	8004a06 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004a02:	2303      	movs	r3, #3
 8004a04:	e0cb      	b.n	8004b9e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a06:	4b49      	ldr	r3, [pc, #292]	@ (8004b2c <HAL_RCC_OscConfig+0x470>)
 8004a08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a0a:	f003 0302 	and.w	r3, r3, #2
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d0ee      	beq.n	80049f0 <HAL_RCC_OscConfig+0x334>
 8004a12:	e014      	b.n	8004a3e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a14:	f7fd fece 	bl	80027b4 <HAL_GetTick>
 8004a18:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a1a:	e00a      	b.n	8004a32 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a1c:	f7fd feca 	bl	80027b4 <HAL_GetTick>
 8004a20:	4602      	mov	r2, r0
 8004a22:	693b      	ldr	r3, [r7, #16]
 8004a24:	1ad3      	subs	r3, r2, r3
 8004a26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d901      	bls.n	8004a32 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004a2e:	2303      	movs	r3, #3
 8004a30:	e0b5      	b.n	8004b9e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a32:	4b3e      	ldr	r3, [pc, #248]	@ (8004b2c <HAL_RCC_OscConfig+0x470>)
 8004a34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a36:	f003 0302 	and.w	r3, r3, #2
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d1ee      	bne.n	8004a1c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004a3e:	7dfb      	ldrb	r3, [r7, #23]
 8004a40:	2b01      	cmp	r3, #1
 8004a42:	d105      	bne.n	8004a50 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a44:	4b39      	ldr	r3, [pc, #228]	@ (8004b2c <HAL_RCC_OscConfig+0x470>)
 8004a46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a48:	4a38      	ldr	r2, [pc, #224]	@ (8004b2c <HAL_RCC_OscConfig+0x470>)
 8004a4a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a4e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	699b      	ldr	r3, [r3, #24]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	f000 80a1 	beq.w	8004b9c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004a5a:	4b34      	ldr	r3, [pc, #208]	@ (8004b2c <HAL_RCC_OscConfig+0x470>)
 8004a5c:	689b      	ldr	r3, [r3, #8]
 8004a5e:	f003 030c 	and.w	r3, r3, #12
 8004a62:	2b08      	cmp	r3, #8
 8004a64:	d05c      	beq.n	8004b20 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	699b      	ldr	r3, [r3, #24]
 8004a6a:	2b02      	cmp	r3, #2
 8004a6c:	d141      	bne.n	8004af2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a6e:	4b31      	ldr	r3, [pc, #196]	@ (8004b34 <HAL_RCC_OscConfig+0x478>)
 8004a70:	2200      	movs	r2, #0
 8004a72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a74:	f7fd fe9e 	bl	80027b4 <HAL_GetTick>
 8004a78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a7a:	e008      	b.n	8004a8e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a7c:	f7fd fe9a 	bl	80027b4 <HAL_GetTick>
 8004a80:	4602      	mov	r2, r0
 8004a82:	693b      	ldr	r3, [r7, #16]
 8004a84:	1ad3      	subs	r3, r2, r3
 8004a86:	2b02      	cmp	r3, #2
 8004a88:	d901      	bls.n	8004a8e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004a8a:	2303      	movs	r3, #3
 8004a8c:	e087      	b.n	8004b9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a8e:	4b27      	ldr	r3, [pc, #156]	@ (8004b2c <HAL_RCC_OscConfig+0x470>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d1f0      	bne.n	8004a7c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	69da      	ldr	r2, [r3, #28]
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6a1b      	ldr	r3, [r3, #32]
 8004aa2:	431a      	orrs	r2, r3
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aa8:	019b      	lsls	r3, r3, #6
 8004aaa:	431a      	orrs	r2, r3
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ab0:	085b      	lsrs	r3, r3, #1
 8004ab2:	3b01      	subs	r3, #1
 8004ab4:	041b      	lsls	r3, r3, #16
 8004ab6:	431a      	orrs	r2, r3
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004abc:	061b      	lsls	r3, r3, #24
 8004abe:	491b      	ldr	r1, [pc, #108]	@ (8004b2c <HAL_RCC_OscConfig+0x470>)
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004ac4:	4b1b      	ldr	r3, [pc, #108]	@ (8004b34 <HAL_RCC_OscConfig+0x478>)
 8004ac6:	2201      	movs	r2, #1
 8004ac8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004aca:	f7fd fe73 	bl	80027b4 <HAL_GetTick>
 8004ace:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ad0:	e008      	b.n	8004ae4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ad2:	f7fd fe6f 	bl	80027b4 <HAL_GetTick>
 8004ad6:	4602      	mov	r2, r0
 8004ad8:	693b      	ldr	r3, [r7, #16]
 8004ada:	1ad3      	subs	r3, r2, r3
 8004adc:	2b02      	cmp	r3, #2
 8004ade:	d901      	bls.n	8004ae4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004ae0:	2303      	movs	r3, #3
 8004ae2:	e05c      	b.n	8004b9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ae4:	4b11      	ldr	r3, [pc, #68]	@ (8004b2c <HAL_RCC_OscConfig+0x470>)
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d0f0      	beq.n	8004ad2 <HAL_RCC_OscConfig+0x416>
 8004af0:	e054      	b.n	8004b9c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004af2:	4b10      	ldr	r3, [pc, #64]	@ (8004b34 <HAL_RCC_OscConfig+0x478>)
 8004af4:	2200      	movs	r2, #0
 8004af6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004af8:	f7fd fe5c 	bl	80027b4 <HAL_GetTick>
 8004afc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004afe:	e008      	b.n	8004b12 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b00:	f7fd fe58 	bl	80027b4 <HAL_GetTick>
 8004b04:	4602      	mov	r2, r0
 8004b06:	693b      	ldr	r3, [r7, #16]
 8004b08:	1ad3      	subs	r3, r2, r3
 8004b0a:	2b02      	cmp	r3, #2
 8004b0c:	d901      	bls.n	8004b12 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004b0e:	2303      	movs	r3, #3
 8004b10:	e045      	b.n	8004b9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b12:	4b06      	ldr	r3, [pc, #24]	@ (8004b2c <HAL_RCC_OscConfig+0x470>)
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d1f0      	bne.n	8004b00 <HAL_RCC_OscConfig+0x444>
 8004b1e:	e03d      	b.n	8004b9c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	699b      	ldr	r3, [r3, #24]
 8004b24:	2b01      	cmp	r3, #1
 8004b26:	d107      	bne.n	8004b38 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004b28:	2301      	movs	r3, #1
 8004b2a:	e038      	b.n	8004b9e <HAL_RCC_OscConfig+0x4e2>
 8004b2c:	40023800 	.word	0x40023800
 8004b30:	40007000 	.word	0x40007000
 8004b34:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004b38:	4b1b      	ldr	r3, [pc, #108]	@ (8004ba8 <HAL_RCC_OscConfig+0x4ec>)
 8004b3a:	685b      	ldr	r3, [r3, #4]
 8004b3c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	699b      	ldr	r3, [r3, #24]
 8004b42:	2b01      	cmp	r3, #1
 8004b44:	d028      	beq.n	8004b98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b50:	429a      	cmp	r2, r3
 8004b52:	d121      	bne.n	8004b98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b5e:	429a      	cmp	r2, r3
 8004b60:	d11a      	bne.n	8004b98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004b62:	68fa      	ldr	r2, [r7, #12]
 8004b64:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004b68:	4013      	ands	r3, r2
 8004b6a:	687a      	ldr	r2, [r7, #4]
 8004b6c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004b6e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004b70:	4293      	cmp	r3, r2
 8004b72:	d111      	bne.n	8004b98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b7e:	085b      	lsrs	r3, r3, #1
 8004b80:	3b01      	subs	r3, #1
 8004b82:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004b84:	429a      	cmp	r2, r3
 8004b86:	d107      	bne.n	8004b98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b92:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004b94:	429a      	cmp	r2, r3
 8004b96:	d001      	beq.n	8004b9c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004b98:	2301      	movs	r3, #1
 8004b9a:	e000      	b.n	8004b9e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004b9c:	2300      	movs	r3, #0
}
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	3718      	adds	r7, #24
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	bd80      	pop	{r7, pc}
 8004ba6:	bf00      	nop
 8004ba8:	40023800 	.word	0x40023800

08004bac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b084      	sub	sp, #16
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
 8004bb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d101      	bne.n	8004bc0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004bbc:	2301      	movs	r3, #1
 8004bbe:	e0cc      	b.n	8004d5a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004bc0:	4b68      	ldr	r3, [pc, #416]	@ (8004d64 <HAL_RCC_ClockConfig+0x1b8>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f003 0307 	and.w	r3, r3, #7
 8004bc8:	683a      	ldr	r2, [r7, #0]
 8004bca:	429a      	cmp	r2, r3
 8004bcc:	d90c      	bls.n	8004be8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bce:	4b65      	ldr	r3, [pc, #404]	@ (8004d64 <HAL_RCC_ClockConfig+0x1b8>)
 8004bd0:	683a      	ldr	r2, [r7, #0]
 8004bd2:	b2d2      	uxtb	r2, r2
 8004bd4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bd6:	4b63      	ldr	r3, [pc, #396]	@ (8004d64 <HAL_RCC_ClockConfig+0x1b8>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f003 0307 	and.w	r3, r3, #7
 8004bde:	683a      	ldr	r2, [r7, #0]
 8004be0:	429a      	cmp	r2, r3
 8004be2:	d001      	beq.n	8004be8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004be4:	2301      	movs	r3, #1
 8004be6:	e0b8      	b.n	8004d5a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f003 0302 	and.w	r3, r3, #2
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d020      	beq.n	8004c36 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f003 0304 	and.w	r3, r3, #4
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d005      	beq.n	8004c0c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004c00:	4b59      	ldr	r3, [pc, #356]	@ (8004d68 <HAL_RCC_ClockConfig+0x1bc>)
 8004c02:	689b      	ldr	r3, [r3, #8]
 8004c04:	4a58      	ldr	r2, [pc, #352]	@ (8004d68 <HAL_RCC_ClockConfig+0x1bc>)
 8004c06:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004c0a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f003 0308 	and.w	r3, r3, #8
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d005      	beq.n	8004c24 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004c18:	4b53      	ldr	r3, [pc, #332]	@ (8004d68 <HAL_RCC_ClockConfig+0x1bc>)
 8004c1a:	689b      	ldr	r3, [r3, #8]
 8004c1c:	4a52      	ldr	r2, [pc, #328]	@ (8004d68 <HAL_RCC_ClockConfig+0x1bc>)
 8004c1e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004c22:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c24:	4b50      	ldr	r3, [pc, #320]	@ (8004d68 <HAL_RCC_ClockConfig+0x1bc>)
 8004c26:	689b      	ldr	r3, [r3, #8]
 8004c28:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	689b      	ldr	r3, [r3, #8]
 8004c30:	494d      	ldr	r1, [pc, #308]	@ (8004d68 <HAL_RCC_ClockConfig+0x1bc>)
 8004c32:	4313      	orrs	r3, r2
 8004c34:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f003 0301 	and.w	r3, r3, #1
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d044      	beq.n	8004ccc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	2b01      	cmp	r3, #1
 8004c48:	d107      	bne.n	8004c5a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c4a:	4b47      	ldr	r3, [pc, #284]	@ (8004d68 <HAL_RCC_ClockConfig+0x1bc>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d119      	bne.n	8004c8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c56:	2301      	movs	r3, #1
 8004c58:	e07f      	b.n	8004d5a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	685b      	ldr	r3, [r3, #4]
 8004c5e:	2b02      	cmp	r3, #2
 8004c60:	d003      	beq.n	8004c6a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004c66:	2b03      	cmp	r3, #3
 8004c68:	d107      	bne.n	8004c7a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c6a:	4b3f      	ldr	r3, [pc, #252]	@ (8004d68 <HAL_RCC_ClockConfig+0x1bc>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d109      	bne.n	8004c8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c76:	2301      	movs	r3, #1
 8004c78:	e06f      	b.n	8004d5a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c7a:	4b3b      	ldr	r3, [pc, #236]	@ (8004d68 <HAL_RCC_ClockConfig+0x1bc>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f003 0302 	and.w	r3, r3, #2
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d101      	bne.n	8004c8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c86:	2301      	movs	r3, #1
 8004c88:	e067      	b.n	8004d5a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004c8a:	4b37      	ldr	r3, [pc, #220]	@ (8004d68 <HAL_RCC_ClockConfig+0x1bc>)
 8004c8c:	689b      	ldr	r3, [r3, #8]
 8004c8e:	f023 0203 	bic.w	r2, r3, #3
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	685b      	ldr	r3, [r3, #4]
 8004c96:	4934      	ldr	r1, [pc, #208]	@ (8004d68 <HAL_RCC_ClockConfig+0x1bc>)
 8004c98:	4313      	orrs	r3, r2
 8004c9a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004c9c:	f7fd fd8a 	bl	80027b4 <HAL_GetTick>
 8004ca0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ca2:	e00a      	b.n	8004cba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ca4:	f7fd fd86 	bl	80027b4 <HAL_GetTick>
 8004ca8:	4602      	mov	r2, r0
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	1ad3      	subs	r3, r2, r3
 8004cae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d901      	bls.n	8004cba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004cb6:	2303      	movs	r3, #3
 8004cb8:	e04f      	b.n	8004d5a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cba:	4b2b      	ldr	r3, [pc, #172]	@ (8004d68 <HAL_RCC_ClockConfig+0x1bc>)
 8004cbc:	689b      	ldr	r3, [r3, #8]
 8004cbe:	f003 020c 	and.w	r2, r3, #12
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	685b      	ldr	r3, [r3, #4]
 8004cc6:	009b      	lsls	r3, r3, #2
 8004cc8:	429a      	cmp	r2, r3
 8004cca:	d1eb      	bne.n	8004ca4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004ccc:	4b25      	ldr	r3, [pc, #148]	@ (8004d64 <HAL_RCC_ClockConfig+0x1b8>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f003 0307 	and.w	r3, r3, #7
 8004cd4:	683a      	ldr	r2, [r7, #0]
 8004cd6:	429a      	cmp	r2, r3
 8004cd8:	d20c      	bcs.n	8004cf4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cda:	4b22      	ldr	r3, [pc, #136]	@ (8004d64 <HAL_RCC_ClockConfig+0x1b8>)
 8004cdc:	683a      	ldr	r2, [r7, #0]
 8004cde:	b2d2      	uxtb	r2, r2
 8004ce0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ce2:	4b20      	ldr	r3, [pc, #128]	@ (8004d64 <HAL_RCC_ClockConfig+0x1b8>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f003 0307 	and.w	r3, r3, #7
 8004cea:	683a      	ldr	r2, [r7, #0]
 8004cec:	429a      	cmp	r2, r3
 8004cee:	d001      	beq.n	8004cf4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004cf0:	2301      	movs	r3, #1
 8004cf2:	e032      	b.n	8004d5a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f003 0304 	and.w	r3, r3, #4
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d008      	beq.n	8004d12 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004d00:	4b19      	ldr	r3, [pc, #100]	@ (8004d68 <HAL_RCC_ClockConfig+0x1bc>)
 8004d02:	689b      	ldr	r3, [r3, #8]
 8004d04:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	68db      	ldr	r3, [r3, #12]
 8004d0c:	4916      	ldr	r1, [pc, #88]	@ (8004d68 <HAL_RCC_ClockConfig+0x1bc>)
 8004d0e:	4313      	orrs	r3, r2
 8004d10:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f003 0308 	and.w	r3, r3, #8
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d009      	beq.n	8004d32 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004d1e:	4b12      	ldr	r3, [pc, #72]	@ (8004d68 <HAL_RCC_ClockConfig+0x1bc>)
 8004d20:	689b      	ldr	r3, [r3, #8]
 8004d22:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	691b      	ldr	r3, [r3, #16]
 8004d2a:	00db      	lsls	r3, r3, #3
 8004d2c:	490e      	ldr	r1, [pc, #56]	@ (8004d68 <HAL_RCC_ClockConfig+0x1bc>)
 8004d2e:	4313      	orrs	r3, r2
 8004d30:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004d32:	f000 f821 	bl	8004d78 <HAL_RCC_GetSysClockFreq>
 8004d36:	4602      	mov	r2, r0
 8004d38:	4b0b      	ldr	r3, [pc, #44]	@ (8004d68 <HAL_RCC_ClockConfig+0x1bc>)
 8004d3a:	689b      	ldr	r3, [r3, #8]
 8004d3c:	091b      	lsrs	r3, r3, #4
 8004d3e:	f003 030f 	and.w	r3, r3, #15
 8004d42:	490a      	ldr	r1, [pc, #40]	@ (8004d6c <HAL_RCC_ClockConfig+0x1c0>)
 8004d44:	5ccb      	ldrb	r3, [r1, r3]
 8004d46:	fa22 f303 	lsr.w	r3, r2, r3
 8004d4a:	4a09      	ldr	r2, [pc, #36]	@ (8004d70 <HAL_RCC_ClockConfig+0x1c4>)
 8004d4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004d4e:	4b09      	ldr	r3, [pc, #36]	@ (8004d74 <HAL_RCC_ClockConfig+0x1c8>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	4618      	mov	r0, r3
 8004d54:	f7fd fcea 	bl	800272c <HAL_InitTick>

  return HAL_OK;
 8004d58:	2300      	movs	r3, #0
}
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	3710      	adds	r7, #16
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	bd80      	pop	{r7, pc}
 8004d62:	bf00      	nop
 8004d64:	40023c00 	.word	0x40023c00
 8004d68:	40023800 	.word	0x40023800
 8004d6c:	08009b04 	.word	0x08009b04
 8004d70:	20000090 	.word	0x20000090
 8004d74:	20000094 	.word	0x20000094

08004d78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004d78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d7c:	b094      	sub	sp, #80	@ 0x50
 8004d7e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004d80:	2300      	movs	r3, #0
 8004d82:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004d84:	2300      	movs	r3, #0
 8004d86:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004d88:	2300      	movs	r3, #0
 8004d8a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004d90:	4b79      	ldr	r3, [pc, #484]	@ (8004f78 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d92:	689b      	ldr	r3, [r3, #8]
 8004d94:	f003 030c 	and.w	r3, r3, #12
 8004d98:	2b08      	cmp	r3, #8
 8004d9a:	d00d      	beq.n	8004db8 <HAL_RCC_GetSysClockFreq+0x40>
 8004d9c:	2b08      	cmp	r3, #8
 8004d9e:	f200 80e1 	bhi.w	8004f64 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d002      	beq.n	8004dac <HAL_RCC_GetSysClockFreq+0x34>
 8004da6:	2b04      	cmp	r3, #4
 8004da8:	d003      	beq.n	8004db2 <HAL_RCC_GetSysClockFreq+0x3a>
 8004daa:	e0db      	b.n	8004f64 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004dac:	4b73      	ldr	r3, [pc, #460]	@ (8004f7c <HAL_RCC_GetSysClockFreq+0x204>)
 8004dae:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004db0:	e0db      	b.n	8004f6a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004db2:	4b73      	ldr	r3, [pc, #460]	@ (8004f80 <HAL_RCC_GetSysClockFreq+0x208>)
 8004db4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004db6:	e0d8      	b.n	8004f6a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004db8:	4b6f      	ldr	r3, [pc, #444]	@ (8004f78 <HAL_RCC_GetSysClockFreq+0x200>)
 8004dba:	685b      	ldr	r3, [r3, #4]
 8004dbc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004dc0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004dc2:	4b6d      	ldr	r3, [pc, #436]	@ (8004f78 <HAL_RCC_GetSysClockFreq+0x200>)
 8004dc4:	685b      	ldr	r3, [r3, #4]
 8004dc6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d063      	beq.n	8004e96 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004dce:	4b6a      	ldr	r3, [pc, #424]	@ (8004f78 <HAL_RCC_GetSysClockFreq+0x200>)
 8004dd0:	685b      	ldr	r3, [r3, #4]
 8004dd2:	099b      	lsrs	r3, r3, #6
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004dd8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004dda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ddc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004de0:	633b      	str	r3, [r7, #48]	@ 0x30
 8004de2:	2300      	movs	r3, #0
 8004de4:	637b      	str	r3, [r7, #52]	@ 0x34
 8004de6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004dea:	4622      	mov	r2, r4
 8004dec:	462b      	mov	r3, r5
 8004dee:	f04f 0000 	mov.w	r0, #0
 8004df2:	f04f 0100 	mov.w	r1, #0
 8004df6:	0159      	lsls	r1, r3, #5
 8004df8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004dfc:	0150      	lsls	r0, r2, #5
 8004dfe:	4602      	mov	r2, r0
 8004e00:	460b      	mov	r3, r1
 8004e02:	4621      	mov	r1, r4
 8004e04:	1a51      	subs	r1, r2, r1
 8004e06:	6139      	str	r1, [r7, #16]
 8004e08:	4629      	mov	r1, r5
 8004e0a:	eb63 0301 	sbc.w	r3, r3, r1
 8004e0e:	617b      	str	r3, [r7, #20]
 8004e10:	f04f 0200 	mov.w	r2, #0
 8004e14:	f04f 0300 	mov.w	r3, #0
 8004e18:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004e1c:	4659      	mov	r1, fp
 8004e1e:	018b      	lsls	r3, r1, #6
 8004e20:	4651      	mov	r1, sl
 8004e22:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004e26:	4651      	mov	r1, sl
 8004e28:	018a      	lsls	r2, r1, #6
 8004e2a:	4651      	mov	r1, sl
 8004e2c:	ebb2 0801 	subs.w	r8, r2, r1
 8004e30:	4659      	mov	r1, fp
 8004e32:	eb63 0901 	sbc.w	r9, r3, r1
 8004e36:	f04f 0200 	mov.w	r2, #0
 8004e3a:	f04f 0300 	mov.w	r3, #0
 8004e3e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004e42:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004e46:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004e4a:	4690      	mov	r8, r2
 8004e4c:	4699      	mov	r9, r3
 8004e4e:	4623      	mov	r3, r4
 8004e50:	eb18 0303 	adds.w	r3, r8, r3
 8004e54:	60bb      	str	r3, [r7, #8]
 8004e56:	462b      	mov	r3, r5
 8004e58:	eb49 0303 	adc.w	r3, r9, r3
 8004e5c:	60fb      	str	r3, [r7, #12]
 8004e5e:	f04f 0200 	mov.w	r2, #0
 8004e62:	f04f 0300 	mov.w	r3, #0
 8004e66:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004e6a:	4629      	mov	r1, r5
 8004e6c:	024b      	lsls	r3, r1, #9
 8004e6e:	4621      	mov	r1, r4
 8004e70:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004e74:	4621      	mov	r1, r4
 8004e76:	024a      	lsls	r2, r1, #9
 8004e78:	4610      	mov	r0, r2
 8004e7a:	4619      	mov	r1, r3
 8004e7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004e7e:	2200      	movs	r2, #0
 8004e80:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004e82:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004e84:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004e88:	f7fb fe96 	bl	8000bb8 <__aeabi_uldivmod>
 8004e8c:	4602      	mov	r2, r0
 8004e8e:	460b      	mov	r3, r1
 8004e90:	4613      	mov	r3, r2
 8004e92:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e94:	e058      	b.n	8004f48 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004e96:	4b38      	ldr	r3, [pc, #224]	@ (8004f78 <HAL_RCC_GetSysClockFreq+0x200>)
 8004e98:	685b      	ldr	r3, [r3, #4]
 8004e9a:	099b      	lsrs	r3, r3, #6
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	4611      	mov	r1, r2
 8004ea2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004ea6:	623b      	str	r3, [r7, #32]
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	627b      	str	r3, [r7, #36]	@ 0x24
 8004eac:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004eb0:	4642      	mov	r2, r8
 8004eb2:	464b      	mov	r3, r9
 8004eb4:	f04f 0000 	mov.w	r0, #0
 8004eb8:	f04f 0100 	mov.w	r1, #0
 8004ebc:	0159      	lsls	r1, r3, #5
 8004ebe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004ec2:	0150      	lsls	r0, r2, #5
 8004ec4:	4602      	mov	r2, r0
 8004ec6:	460b      	mov	r3, r1
 8004ec8:	4641      	mov	r1, r8
 8004eca:	ebb2 0a01 	subs.w	sl, r2, r1
 8004ece:	4649      	mov	r1, r9
 8004ed0:	eb63 0b01 	sbc.w	fp, r3, r1
 8004ed4:	f04f 0200 	mov.w	r2, #0
 8004ed8:	f04f 0300 	mov.w	r3, #0
 8004edc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004ee0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004ee4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004ee8:	ebb2 040a 	subs.w	r4, r2, sl
 8004eec:	eb63 050b 	sbc.w	r5, r3, fp
 8004ef0:	f04f 0200 	mov.w	r2, #0
 8004ef4:	f04f 0300 	mov.w	r3, #0
 8004ef8:	00eb      	lsls	r3, r5, #3
 8004efa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004efe:	00e2      	lsls	r2, r4, #3
 8004f00:	4614      	mov	r4, r2
 8004f02:	461d      	mov	r5, r3
 8004f04:	4643      	mov	r3, r8
 8004f06:	18e3      	adds	r3, r4, r3
 8004f08:	603b      	str	r3, [r7, #0]
 8004f0a:	464b      	mov	r3, r9
 8004f0c:	eb45 0303 	adc.w	r3, r5, r3
 8004f10:	607b      	str	r3, [r7, #4]
 8004f12:	f04f 0200 	mov.w	r2, #0
 8004f16:	f04f 0300 	mov.w	r3, #0
 8004f1a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004f1e:	4629      	mov	r1, r5
 8004f20:	028b      	lsls	r3, r1, #10
 8004f22:	4621      	mov	r1, r4
 8004f24:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004f28:	4621      	mov	r1, r4
 8004f2a:	028a      	lsls	r2, r1, #10
 8004f2c:	4610      	mov	r0, r2
 8004f2e:	4619      	mov	r1, r3
 8004f30:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004f32:	2200      	movs	r2, #0
 8004f34:	61bb      	str	r3, [r7, #24]
 8004f36:	61fa      	str	r2, [r7, #28]
 8004f38:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004f3c:	f7fb fe3c 	bl	8000bb8 <__aeabi_uldivmod>
 8004f40:	4602      	mov	r2, r0
 8004f42:	460b      	mov	r3, r1
 8004f44:	4613      	mov	r3, r2
 8004f46:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004f48:	4b0b      	ldr	r3, [pc, #44]	@ (8004f78 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f4a:	685b      	ldr	r3, [r3, #4]
 8004f4c:	0c1b      	lsrs	r3, r3, #16
 8004f4e:	f003 0303 	and.w	r3, r3, #3
 8004f52:	3301      	adds	r3, #1
 8004f54:	005b      	lsls	r3, r3, #1
 8004f56:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004f58:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004f5a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004f5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f60:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004f62:	e002      	b.n	8004f6a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004f64:	4b05      	ldr	r3, [pc, #20]	@ (8004f7c <HAL_RCC_GetSysClockFreq+0x204>)
 8004f66:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004f68:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004f6a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	3750      	adds	r7, #80	@ 0x50
 8004f70:	46bd      	mov	sp, r7
 8004f72:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004f76:	bf00      	nop
 8004f78:	40023800 	.word	0x40023800
 8004f7c:	00f42400 	.word	0x00f42400
 8004f80:	007a1200 	.word	0x007a1200

08004f84 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004f84:	b480      	push	{r7}
 8004f86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004f88:	4b03      	ldr	r3, [pc, #12]	@ (8004f98 <HAL_RCC_GetHCLKFreq+0x14>)
 8004f8a:	681b      	ldr	r3, [r3, #0]
}
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f94:	4770      	bx	lr
 8004f96:	bf00      	nop
 8004f98:	20000090 	.word	0x20000090

08004f9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004fa0:	f7ff fff0 	bl	8004f84 <HAL_RCC_GetHCLKFreq>
 8004fa4:	4602      	mov	r2, r0
 8004fa6:	4b05      	ldr	r3, [pc, #20]	@ (8004fbc <HAL_RCC_GetPCLK1Freq+0x20>)
 8004fa8:	689b      	ldr	r3, [r3, #8]
 8004faa:	0a9b      	lsrs	r3, r3, #10
 8004fac:	f003 0307 	and.w	r3, r3, #7
 8004fb0:	4903      	ldr	r1, [pc, #12]	@ (8004fc0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004fb2:	5ccb      	ldrb	r3, [r1, r3]
 8004fb4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004fb8:	4618      	mov	r0, r3
 8004fba:	bd80      	pop	{r7, pc}
 8004fbc:	40023800 	.word	0x40023800
 8004fc0:	08009b14 	.word	0x08009b14

08004fc4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004fc8:	f7ff ffdc 	bl	8004f84 <HAL_RCC_GetHCLKFreq>
 8004fcc:	4602      	mov	r2, r0
 8004fce:	4b05      	ldr	r3, [pc, #20]	@ (8004fe4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004fd0:	689b      	ldr	r3, [r3, #8]
 8004fd2:	0b5b      	lsrs	r3, r3, #13
 8004fd4:	f003 0307 	and.w	r3, r3, #7
 8004fd8:	4903      	ldr	r1, [pc, #12]	@ (8004fe8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004fda:	5ccb      	ldrb	r3, [r1, r3]
 8004fdc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	bd80      	pop	{r7, pc}
 8004fe4:	40023800 	.word	0x40023800
 8004fe8:	08009b14 	.word	0x08009b14

08004fec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b082      	sub	sp, #8
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d101      	bne.n	8004ffe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004ffa:	2301      	movs	r3, #1
 8004ffc:	e041      	b.n	8005082 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005004:	b2db      	uxtb	r3, r3
 8005006:	2b00      	cmp	r3, #0
 8005008:	d106      	bne.n	8005018 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	2200      	movs	r2, #0
 800500e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005012:	6878      	ldr	r0, [r7, #4]
 8005014:	f7fd f958 	bl	80022c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2202      	movs	r2, #2
 800501c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681a      	ldr	r2, [r3, #0]
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	3304      	adds	r3, #4
 8005028:	4619      	mov	r1, r3
 800502a:	4610      	mov	r0, r2
 800502c:	f000 fc8a 	bl	8005944 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2201      	movs	r2, #1
 8005034:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2201      	movs	r2, #1
 800503c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2201      	movs	r2, #1
 8005044:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2201      	movs	r2, #1
 800504c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2201      	movs	r2, #1
 8005054:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2201      	movs	r2, #1
 800505c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2201      	movs	r2, #1
 8005064:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2201      	movs	r2, #1
 800506c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2201      	movs	r2, #1
 8005074:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2201      	movs	r2, #1
 800507c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005080:	2300      	movs	r3, #0
}
 8005082:	4618      	mov	r0, r3
 8005084:	3708      	adds	r7, #8
 8005086:	46bd      	mov	sp, r7
 8005088:	bd80      	pop	{r7, pc}
	...

0800508c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800508c:	b480      	push	{r7}
 800508e:	b085      	sub	sp, #20
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800509a:	b2db      	uxtb	r3, r3
 800509c:	2b01      	cmp	r3, #1
 800509e:	d001      	beq.n	80050a4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80050a0:	2301      	movs	r3, #1
 80050a2:	e044      	b.n	800512e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2202      	movs	r2, #2
 80050a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	68da      	ldr	r2, [r3, #12]
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f042 0201 	orr.w	r2, r2, #1
 80050ba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	4a1e      	ldr	r2, [pc, #120]	@ (800513c <HAL_TIM_Base_Start_IT+0xb0>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d018      	beq.n	80050f8 <HAL_TIM_Base_Start_IT+0x6c>
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050ce:	d013      	beq.n	80050f8 <HAL_TIM_Base_Start_IT+0x6c>
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	4a1a      	ldr	r2, [pc, #104]	@ (8005140 <HAL_TIM_Base_Start_IT+0xb4>)
 80050d6:	4293      	cmp	r3, r2
 80050d8:	d00e      	beq.n	80050f8 <HAL_TIM_Base_Start_IT+0x6c>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	4a19      	ldr	r2, [pc, #100]	@ (8005144 <HAL_TIM_Base_Start_IT+0xb8>)
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d009      	beq.n	80050f8 <HAL_TIM_Base_Start_IT+0x6c>
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	4a17      	ldr	r2, [pc, #92]	@ (8005148 <HAL_TIM_Base_Start_IT+0xbc>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d004      	beq.n	80050f8 <HAL_TIM_Base_Start_IT+0x6c>
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	4a16      	ldr	r2, [pc, #88]	@ (800514c <HAL_TIM_Base_Start_IT+0xc0>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	d111      	bne.n	800511c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	689b      	ldr	r3, [r3, #8]
 80050fe:	f003 0307 	and.w	r3, r3, #7
 8005102:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	2b06      	cmp	r3, #6
 8005108:	d010      	beq.n	800512c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	681a      	ldr	r2, [r3, #0]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f042 0201 	orr.w	r2, r2, #1
 8005118:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800511a:	e007      	b.n	800512c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	681a      	ldr	r2, [r3, #0]
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f042 0201 	orr.w	r2, r2, #1
 800512a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800512c:	2300      	movs	r3, #0
}
 800512e:	4618      	mov	r0, r3
 8005130:	3714      	adds	r7, #20
 8005132:	46bd      	mov	sp, r7
 8005134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005138:	4770      	bx	lr
 800513a:	bf00      	nop
 800513c:	40010000 	.word	0x40010000
 8005140:	40000400 	.word	0x40000400
 8005144:	40000800 	.word	0x40000800
 8005148:	40000c00 	.word	0x40000c00
 800514c:	40014000 	.word	0x40014000

08005150 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b082      	sub	sp, #8
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2b00      	cmp	r3, #0
 800515c:	d101      	bne.n	8005162 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800515e:	2301      	movs	r3, #1
 8005160:	e041      	b.n	80051e6 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005168:	b2db      	uxtb	r3, r3
 800516a:	2b00      	cmp	r3, #0
 800516c:	d106      	bne.n	800517c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2200      	movs	r2, #0
 8005172:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005176:	6878      	ldr	r0, [r7, #4]
 8005178:	f000 f839 	bl	80051ee <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2202      	movs	r2, #2
 8005180:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681a      	ldr	r2, [r3, #0]
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	3304      	adds	r3, #4
 800518c:	4619      	mov	r1, r3
 800518e:	4610      	mov	r0, r2
 8005190:	f000 fbd8 	bl	8005944 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2201      	movs	r2, #1
 8005198:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2201      	movs	r2, #1
 80051a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2201      	movs	r2, #1
 80051a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2201      	movs	r2, #1
 80051b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2201      	movs	r2, #1
 80051b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2201      	movs	r2, #1
 80051c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2201      	movs	r2, #1
 80051c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2201      	movs	r2, #1
 80051d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2201      	movs	r2, #1
 80051d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2201      	movs	r2, #1
 80051e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80051e4:	2300      	movs	r3, #0
}
 80051e6:	4618      	mov	r0, r3
 80051e8:	3708      	adds	r7, #8
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bd80      	pop	{r7, pc}

080051ee <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80051ee:	b480      	push	{r7}
 80051f0:	b083      	sub	sp, #12
 80051f2:	af00      	add	r7, sp, #0
 80051f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80051f6:	bf00      	nop
 80051f8:	370c      	adds	r7, #12
 80051fa:	46bd      	mov	sp, r7
 80051fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005200:	4770      	bx	lr
	...

08005204 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005204:	b580      	push	{r7, lr}
 8005206:	b084      	sub	sp, #16
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
 800520c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800520e:	2300      	movs	r3, #0
 8005210:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	2b00      	cmp	r3, #0
 8005216:	d104      	bne.n	8005222 <HAL_TIM_IC_Start_IT+0x1e>
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800521e:	b2db      	uxtb	r3, r3
 8005220:	e013      	b.n	800524a <HAL_TIM_IC_Start_IT+0x46>
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	2b04      	cmp	r3, #4
 8005226:	d104      	bne.n	8005232 <HAL_TIM_IC_Start_IT+0x2e>
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800522e:	b2db      	uxtb	r3, r3
 8005230:	e00b      	b.n	800524a <HAL_TIM_IC_Start_IT+0x46>
 8005232:	683b      	ldr	r3, [r7, #0]
 8005234:	2b08      	cmp	r3, #8
 8005236:	d104      	bne.n	8005242 <HAL_TIM_IC_Start_IT+0x3e>
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800523e:	b2db      	uxtb	r3, r3
 8005240:	e003      	b.n	800524a <HAL_TIM_IC_Start_IT+0x46>
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005248:	b2db      	uxtb	r3, r3
 800524a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	2b00      	cmp	r3, #0
 8005250:	d104      	bne.n	800525c <HAL_TIM_IC_Start_IT+0x58>
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005258:	b2db      	uxtb	r3, r3
 800525a:	e013      	b.n	8005284 <HAL_TIM_IC_Start_IT+0x80>
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	2b04      	cmp	r3, #4
 8005260:	d104      	bne.n	800526c <HAL_TIM_IC_Start_IT+0x68>
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005268:	b2db      	uxtb	r3, r3
 800526a:	e00b      	b.n	8005284 <HAL_TIM_IC_Start_IT+0x80>
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	2b08      	cmp	r3, #8
 8005270:	d104      	bne.n	800527c <HAL_TIM_IC_Start_IT+0x78>
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005278:	b2db      	uxtb	r3, r3
 800527a:	e003      	b.n	8005284 <HAL_TIM_IC_Start_IT+0x80>
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005282:	b2db      	uxtb	r3, r3
 8005284:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005286:	7bbb      	ldrb	r3, [r7, #14]
 8005288:	2b01      	cmp	r3, #1
 800528a:	d102      	bne.n	8005292 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800528c:	7b7b      	ldrb	r3, [r7, #13]
 800528e:	2b01      	cmp	r3, #1
 8005290:	d001      	beq.n	8005296 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8005292:	2301      	movs	r3, #1
 8005294:	e0c2      	b.n	800541c <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005296:	683b      	ldr	r3, [r7, #0]
 8005298:	2b00      	cmp	r3, #0
 800529a:	d104      	bne.n	80052a6 <HAL_TIM_IC_Start_IT+0xa2>
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2202      	movs	r2, #2
 80052a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80052a4:	e013      	b.n	80052ce <HAL_TIM_IC_Start_IT+0xca>
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	2b04      	cmp	r3, #4
 80052aa:	d104      	bne.n	80052b6 <HAL_TIM_IC_Start_IT+0xb2>
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2202      	movs	r2, #2
 80052b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80052b4:	e00b      	b.n	80052ce <HAL_TIM_IC_Start_IT+0xca>
 80052b6:	683b      	ldr	r3, [r7, #0]
 80052b8:	2b08      	cmp	r3, #8
 80052ba:	d104      	bne.n	80052c6 <HAL_TIM_IC_Start_IT+0xc2>
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2202      	movs	r2, #2
 80052c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80052c4:	e003      	b.n	80052ce <HAL_TIM_IC_Start_IT+0xca>
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	2202      	movs	r2, #2
 80052ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d104      	bne.n	80052de <HAL_TIM_IC_Start_IT+0xda>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2202      	movs	r2, #2
 80052d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80052dc:	e013      	b.n	8005306 <HAL_TIM_IC_Start_IT+0x102>
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	2b04      	cmp	r3, #4
 80052e2:	d104      	bne.n	80052ee <HAL_TIM_IC_Start_IT+0xea>
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2202      	movs	r2, #2
 80052e8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80052ec:	e00b      	b.n	8005306 <HAL_TIM_IC_Start_IT+0x102>
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	2b08      	cmp	r3, #8
 80052f2:	d104      	bne.n	80052fe <HAL_TIM_IC_Start_IT+0xfa>
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2202      	movs	r2, #2
 80052f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80052fc:	e003      	b.n	8005306 <HAL_TIM_IC_Start_IT+0x102>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2202      	movs	r2, #2
 8005302:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8005306:	683b      	ldr	r3, [r7, #0]
 8005308:	2b0c      	cmp	r3, #12
 800530a:	d841      	bhi.n	8005390 <HAL_TIM_IC_Start_IT+0x18c>
 800530c:	a201      	add	r2, pc, #4	@ (adr r2, 8005314 <HAL_TIM_IC_Start_IT+0x110>)
 800530e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005312:	bf00      	nop
 8005314:	08005349 	.word	0x08005349
 8005318:	08005391 	.word	0x08005391
 800531c:	08005391 	.word	0x08005391
 8005320:	08005391 	.word	0x08005391
 8005324:	0800535b 	.word	0x0800535b
 8005328:	08005391 	.word	0x08005391
 800532c:	08005391 	.word	0x08005391
 8005330:	08005391 	.word	0x08005391
 8005334:	0800536d 	.word	0x0800536d
 8005338:	08005391 	.word	0x08005391
 800533c:	08005391 	.word	0x08005391
 8005340:	08005391 	.word	0x08005391
 8005344:	0800537f 	.word	0x0800537f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	68da      	ldr	r2, [r3, #12]
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f042 0202 	orr.w	r2, r2, #2
 8005356:	60da      	str	r2, [r3, #12]
      break;
 8005358:	e01d      	b.n	8005396 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	68da      	ldr	r2, [r3, #12]
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f042 0204 	orr.w	r2, r2, #4
 8005368:	60da      	str	r2, [r3, #12]
      break;
 800536a:	e014      	b.n	8005396 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	68da      	ldr	r2, [r3, #12]
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f042 0208 	orr.w	r2, r2, #8
 800537a:	60da      	str	r2, [r3, #12]
      break;
 800537c:	e00b      	b.n	8005396 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	68da      	ldr	r2, [r3, #12]
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f042 0210 	orr.w	r2, r2, #16
 800538c:	60da      	str	r2, [r3, #12]
      break;
 800538e:	e002      	b.n	8005396 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8005390:	2301      	movs	r3, #1
 8005392:	73fb      	strb	r3, [r7, #15]
      break;
 8005394:	bf00      	nop
  }

  if (status == HAL_OK)
 8005396:	7bfb      	ldrb	r3, [r7, #15]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d13e      	bne.n	800541a <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	2201      	movs	r2, #1
 80053a2:	6839      	ldr	r1, [r7, #0]
 80053a4:	4618      	mov	r0, r3
 80053a6:	f000 fd11 	bl	8005dcc <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	4a1d      	ldr	r2, [pc, #116]	@ (8005424 <HAL_TIM_IC_Start_IT+0x220>)
 80053b0:	4293      	cmp	r3, r2
 80053b2:	d018      	beq.n	80053e6 <HAL_TIM_IC_Start_IT+0x1e2>
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053bc:	d013      	beq.n	80053e6 <HAL_TIM_IC_Start_IT+0x1e2>
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	4a19      	ldr	r2, [pc, #100]	@ (8005428 <HAL_TIM_IC_Start_IT+0x224>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d00e      	beq.n	80053e6 <HAL_TIM_IC_Start_IT+0x1e2>
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	4a17      	ldr	r2, [pc, #92]	@ (800542c <HAL_TIM_IC_Start_IT+0x228>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d009      	beq.n	80053e6 <HAL_TIM_IC_Start_IT+0x1e2>
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	4a16      	ldr	r2, [pc, #88]	@ (8005430 <HAL_TIM_IC_Start_IT+0x22c>)
 80053d8:	4293      	cmp	r3, r2
 80053da:	d004      	beq.n	80053e6 <HAL_TIM_IC_Start_IT+0x1e2>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	4a14      	ldr	r2, [pc, #80]	@ (8005434 <HAL_TIM_IC_Start_IT+0x230>)
 80053e2:	4293      	cmp	r3, r2
 80053e4:	d111      	bne.n	800540a <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	689b      	ldr	r3, [r3, #8]
 80053ec:	f003 0307 	and.w	r3, r3, #7
 80053f0:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053f2:	68bb      	ldr	r3, [r7, #8]
 80053f4:	2b06      	cmp	r3, #6
 80053f6:	d010      	beq.n	800541a <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	681a      	ldr	r2, [r3, #0]
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f042 0201 	orr.w	r2, r2, #1
 8005406:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005408:	e007      	b.n	800541a <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	681a      	ldr	r2, [r3, #0]
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f042 0201 	orr.w	r2, r2, #1
 8005418:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800541a:	7bfb      	ldrb	r3, [r7, #15]
}
 800541c:	4618      	mov	r0, r3
 800541e:	3710      	adds	r7, #16
 8005420:	46bd      	mov	sp, r7
 8005422:	bd80      	pop	{r7, pc}
 8005424:	40010000 	.word	0x40010000
 8005428:	40000400 	.word	0x40000400
 800542c:	40000800 	.word	0x40000800
 8005430:	40000c00 	.word	0x40000c00
 8005434:	40014000 	.word	0x40014000

08005438 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b084      	sub	sp, #16
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	68db      	ldr	r3, [r3, #12]
 8005446:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	691b      	ldr	r3, [r3, #16]
 800544e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005450:	68bb      	ldr	r3, [r7, #8]
 8005452:	f003 0302 	and.w	r3, r3, #2
 8005456:	2b00      	cmp	r3, #0
 8005458:	d020      	beq.n	800549c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	f003 0302 	and.w	r3, r3, #2
 8005460:	2b00      	cmp	r3, #0
 8005462:	d01b      	beq.n	800549c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f06f 0202 	mvn.w	r2, #2
 800546c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2201      	movs	r2, #1
 8005472:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	699b      	ldr	r3, [r3, #24]
 800547a:	f003 0303 	and.w	r3, r3, #3
 800547e:	2b00      	cmp	r3, #0
 8005480:	d003      	beq.n	800548a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005482:	6878      	ldr	r0, [r7, #4]
 8005484:	f000 fa3f 	bl	8005906 <HAL_TIM_IC_CaptureCallback>
 8005488:	e005      	b.n	8005496 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800548a:	6878      	ldr	r0, [r7, #4]
 800548c:	f000 fa31 	bl	80058f2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005490:	6878      	ldr	r0, [r7, #4]
 8005492:	f000 fa42 	bl	800591a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2200      	movs	r2, #0
 800549a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800549c:	68bb      	ldr	r3, [r7, #8]
 800549e:	f003 0304 	and.w	r3, r3, #4
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d020      	beq.n	80054e8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	f003 0304 	and.w	r3, r3, #4
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d01b      	beq.n	80054e8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f06f 0204 	mvn.w	r2, #4
 80054b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2202      	movs	r2, #2
 80054be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	699b      	ldr	r3, [r3, #24]
 80054c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d003      	beq.n	80054d6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054ce:	6878      	ldr	r0, [r7, #4]
 80054d0:	f000 fa19 	bl	8005906 <HAL_TIM_IC_CaptureCallback>
 80054d4:	e005      	b.n	80054e2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054d6:	6878      	ldr	r0, [r7, #4]
 80054d8:	f000 fa0b 	bl	80058f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054dc:	6878      	ldr	r0, [r7, #4]
 80054de:	f000 fa1c 	bl	800591a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2200      	movs	r2, #0
 80054e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80054e8:	68bb      	ldr	r3, [r7, #8]
 80054ea:	f003 0308 	and.w	r3, r3, #8
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d020      	beq.n	8005534 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	f003 0308 	and.w	r3, r3, #8
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d01b      	beq.n	8005534 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f06f 0208 	mvn.w	r2, #8
 8005504:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2204      	movs	r2, #4
 800550a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	69db      	ldr	r3, [r3, #28]
 8005512:	f003 0303 	and.w	r3, r3, #3
 8005516:	2b00      	cmp	r3, #0
 8005518:	d003      	beq.n	8005522 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800551a:	6878      	ldr	r0, [r7, #4]
 800551c:	f000 f9f3 	bl	8005906 <HAL_TIM_IC_CaptureCallback>
 8005520:	e005      	b.n	800552e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005522:	6878      	ldr	r0, [r7, #4]
 8005524:	f000 f9e5 	bl	80058f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005528:	6878      	ldr	r0, [r7, #4]
 800552a:	f000 f9f6 	bl	800591a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2200      	movs	r2, #0
 8005532:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005534:	68bb      	ldr	r3, [r7, #8]
 8005536:	f003 0310 	and.w	r3, r3, #16
 800553a:	2b00      	cmp	r3, #0
 800553c:	d020      	beq.n	8005580 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	f003 0310 	and.w	r3, r3, #16
 8005544:	2b00      	cmp	r3, #0
 8005546:	d01b      	beq.n	8005580 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f06f 0210 	mvn.w	r2, #16
 8005550:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	2208      	movs	r2, #8
 8005556:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	69db      	ldr	r3, [r3, #28]
 800555e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005562:	2b00      	cmp	r3, #0
 8005564:	d003      	beq.n	800556e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005566:	6878      	ldr	r0, [r7, #4]
 8005568:	f000 f9cd 	bl	8005906 <HAL_TIM_IC_CaptureCallback>
 800556c:	e005      	b.n	800557a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800556e:	6878      	ldr	r0, [r7, #4]
 8005570:	f000 f9bf 	bl	80058f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005574:	6878      	ldr	r0, [r7, #4]
 8005576:	f000 f9d0 	bl	800591a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2200      	movs	r2, #0
 800557e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005580:	68bb      	ldr	r3, [r7, #8]
 8005582:	f003 0301 	and.w	r3, r3, #1
 8005586:	2b00      	cmp	r3, #0
 8005588:	d00c      	beq.n	80055a4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	f003 0301 	and.w	r3, r3, #1
 8005590:	2b00      	cmp	r3, #0
 8005592:	d007      	beq.n	80055a4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f06f 0201 	mvn.w	r2, #1
 800559c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800559e:	6878      	ldr	r0, [r7, #4]
 80055a0:	f000 f99d 	bl	80058de <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80055a4:	68bb      	ldr	r3, [r7, #8]
 80055a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d00c      	beq.n	80055c8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d007      	beq.n	80055c8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80055c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80055c2:	6878      	ldr	r0, [r7, #4]
 80055c4:	f000 fca0 	bl	8005f08 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80055c8:	68bb      	ldr	r3, [r7, #8]
 80055ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d00c      	beq.n	80055ec <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d007      	beq.n	80055ec <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80055e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f000 f9a1 	bl	800592e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80055ec:	68bb      	ldr	r3, [r7, #8]
 80055ee:	f003 0320 	and.w	r3, r3, #32
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d00c      	beq.n	8005610 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	f003 0320 	and.w	r3, r3, #32
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d007      	beq.n	8005610 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f06f 0220 	mvn.w	r2, #32
 8005608:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800560a:	6878      	ldr	r0, [r7, #4]
 800560c:	f000 fc72 	bl	8005ef4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005610:	bf00      	nop
 8005612:	3710      	adds	r7, #16
 8005614:	46bd      	mov	sp, r7
 8005616:	bd80      	pop	{r7, pc}

08005618 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b086      	sub	sp, #24
 800561c:	af00      	add	r7, sp, #0
 800561e:	60f8      	str	r0, [r7, #12]
 8005620:	60b9      	str	r1, [r7, #8]
 8005622:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005624:	2300      	movs	r3, #0
 8005626:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800562e:	2b01      	cmp	r3, #1
 8005630:	d101      	bne.n	8005636 <HAL_TIM_IC_ConfigChannel+0x1e>
 8005632:	2302      	movs	r3, #2
 8005634:	e088      	b.n	8005748 <HAL_TIM_IC_ConfigChannel+0x130>
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	2201      	movs	r2, #1
 800563a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d11b      	bne.n	800567c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005648:	68bb      	ldr	r3, [r7, #8]
 800564a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800564c:	68bb      	ldr	r3, [r7, #8]
 800564e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005650:	68bb      	ldr	r3, [r7, #8]
 8005652:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8005654:	f000 fa02 	bl	8005a5c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	699a      	ldr	r2, [r3, #24]
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f022 020c 	bic.w	r2, r2, #12
 8005666:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	6999      	ldr	r1, [r3, #24]
 800566e:	68bb      	ldr	r3, [r7, #8]
 8005670:	689a      	ldr	r2, [r3, #8]
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	430a      	orrs	r2, r1
 8005678:	619a      	str	r2, [r3, #24]
 800567a:	e060      	b.n	800573e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2b04      	cmp	r3, #4
 8005680:	d11c      	bne.n	80056bc <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005686:	68bb      	ldr	r3, [r7, #8]
 8005688:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800568a:	68bb      	ldr	r3, [r7, #8]
 800568c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800568e:	68bb      	ldr	r3, [r7, #8]
 8005690:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8005692:	f000 fa7a 	bl	8005b8a <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	699a      	ldr	r2, [r3, #24]
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80056a4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	6999      	ldr	r1, [r3, #24]
 80056ac:	68bb      	ldr	r3, [r7, #8]
 80056ae:	689b      	ldr	r3, [r3, #8]
 80056b0:	021a      	lsls	r2, r3, #8
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	430a      	orrs	r2, r1
 80056b8:	619a      	str	r2, [r3, #24]
 80056ba:	e040      	b.n	800573e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2b08      	cmp	r3, #8
 80056c0:	d11b      	bne.n	80056fa <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80056c6:	68bb      	ldr	r3, [r7, #8]
 80056c8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80056ca:	68bb      	ldr	r3, [r7, #8]
 80056cc:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80056ce:	68bb      	ldr	r3, [r7, #8]
 80056d0:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80056d2:	f000 fac7 	bl	8005c64 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	69da      	ldr	r2, [r3, #28]
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f022 020c 	bic.w	r2, r2, #12
 80056e4:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	69d9      	ldr	r1, [r3, #28]
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	689a      	ldr	r2, [r3, #8]
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	430a      	orrs	r2, r1
 80056f6:	61da      	str	r2, [r3, #28]
 80056f8:	e021      	b.n	800573e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	2b0c      	cmp	r3, #12
 80056fe:	d11c      	bne.n	800573a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005704:	68bb      	ldr	r3, [r7, #8]
 8005706:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005708:	68bb      	ldr	r3, [r7, #8]
 800570a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800570c:	68bb      	ldr	r3, [r7, #8]
 800570e:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8005710:	f000 fae4 	bl	8005cdc <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	69da      	ldr	r2, [r3, #28]
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005722:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	69d9      	ldr	r1, [r3, #28]
 800572a:	68bb      	ldr	r3, [r7, #8]
 800572c:	689b      	ldr	r3, [r3, #8]
 800572e:	021a      	lsls	r2, r3, #8
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	430a      	orrs	r2, r1
 8005736:	61da      	str	r2, [r3, #28]
 8005738:	e001      	b.n	800573e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800573a:	2301      	movs	r3, #1
 800573c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	2200      	movs	r2, #0
 8005742:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005746:	7dfb      	ldrb	r3, [r7, #23]
}
 8005748:	4618      	mov	r0, r3
 800574a:	3718      	adds	r7, #24
 800574c:	46bd      	mov	sp, r7
 800574e:	bd80      	pop	{r7, pc}

08005750 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005750:	b580      	push	{r7, lr}
 8005752:	b084      	sub	sp, #16
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]
 8005758:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800575a:	2300      	movs	r3, #0
 800575c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005764:	2b01      	cmp	r3, #1
 8005766:	d101      	bne.n	800576c <HAL_TIM_ConfigClockSource+0x1c>
 8005768:	2302      	movs	r3, #2
 800576a:	e0b4      	b.n	80058d6 <HAL_TIM_ConfigClockSource+0x186>
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2201      	movs	r2, #1
 8005770:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2202      	movs	r2, #2
 8005778:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	689b      	ldr	r3, [r3, #8]
 8005782:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005784:	68bb      	ldr	r3, [r7, #8]
 8005786:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800578a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800578c:	68bb      	ldr	r3, [r7, #8]
 800578e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005792:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	68ba      	ldr	r2, [r7, #8]
 800579a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800579c:	683b      	ldr	r3, [r7, #0]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80057a4:	d03e      	beq.n	8005824 <HAL_TIM_ConfigClockSource+0xd4>
 80057a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80057aa:	f200 8087 	bhi.w	80058bc <HAL_TIM_ConfigClockSource+0x16c>
 80057ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057b2:	f000 8086 	beq.w	80058c2 <HAL_TIM_ConfigClockSource+0x172>
 80057b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057ba:	d87f      	bhi.n	80058bc <HAL_TIM_ConfigClockSource+0x16c>
 80057bc:	2b70      	cmp	r3, #112	@ 0x70
 80057be:	d01a      	beq.n	80057f6 <HAL_TIM_ConfigClockSource+0xa6>
 80057c0:	2b70      	cmp	r3, #112	@ 0x70
 80057c2:	d87b      	bhi.n	80058bc <HAL_TIM_ConfigClockSource+0x16c>
 80057c4:	2b60      	cmp	r3, #96	@ 0x60
 80057c6:	d050      	beq.n	800586a <HAL_TIM_ConfigClockSource+0x11a>
 80057c8:	2b60      	cmp	r3, #96	@ 0x60
 80057ca:	d877      	bhi.n	80058bc <HAL_TIM_ConfigClockSource+0x16c>
 80057cc:	2b50      	cmp	r3, #80	@ 0x50
 80057ce:	d03c      	beq.n	800584a <HAL_TIM_ConfigClockSource+0xfa>
 80057d0:	2b50      	cmp	r3, #80	@ 0x50
 80057d2:	d873      	bhi.n	80058bc <HAL_TIM_ConfigClockSource+0x16c>
 80057d4:	2b40      	cmp	r3, #64	@ 0x40
 80057d6:	d058      	beq.n	800588a <HAL_TIM_ConfigClockSource+0x13a>
 80057d8:	2b40      	cmp	r3, #64	@ 0x40
 80057da:	d86f      	bhi.n	80058bc <HAL_TIM_ConfigClockSource+0x16c>
 80057dc:	2b30      	cmp	r3, #48	@ 0x30
 80057de:	d064      	beq.n	80058aa <HAL_TIM_ConfigClockSource+0x15a>
 80057e0:	2b30      	cmp	r3, #48	@ 0x30
 80057e2:	d86b      	bhi.n	80058bc <HAL_TIM_ConfigClockSource+0x16c>
 80057e4:	2b20      	cmp	r3, #32
 80057e6:	d060      	beq.n	80058aa <HAL_TIM_ConfigClockSource+0x15a>
 80057e8:	2b20      	cmp	r3, #32
 80057ea:	d867      	bhi.n	80058bc <HAL_TIM_ConfigClockSource+0x16c>
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d05c      	beq.n	80058aa <HAL_TIM_ConfigClockSource+0x15a>
 80057f0:	2b10      	cmp	r3, #16
 80057f2:	d05a      	beq.n	80058aa <HAL_TIM_ConfigClockSource+0x15a>
 80057f4:	e062      	b.n	80058bc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005806:	f000 fac1 	bl	8005d8c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	689b      	ldr	r3, [r3, #8]
 8005810:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005818:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	68ba      	ldr	r2, [r7, #8]
 8005820:	609a      	str	r2, [r3, #8]
      break;
 8005822:	e04f      	b.n	80058c4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005834:	f000 faaa 	bl	8005d8c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	689a      	ldr	r2, [r3, #8]
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005846:	609a      	str	r2, [r3, #8]
      break;
 8005848:	e03c      	b.n	80058c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800584e:	683b      	ldr	r3, [r7, #0]
 8005850:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005856:	461a      	mov	r2, r3
 8005858:	f000 f968 	bl	8005b2c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	2150      	movs	r1, #80	@ 0x50
 8005862:	4618      	mov	r0, r3
 8005864:	f000 fa77 	bl	8005d56 <TIM_ITRx_SetConfig>
      break;
 8005868:	e02c      	b.n	80058c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005876:	461a      	mov	r2, r3
 8005878:	f000 f9c4 	bl	8005c04 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	2160      	movs	r1, #96	@ 0x60
 8005882:	4618      	mov	r0, r3
 8005884:	f000 fa67 	bl	8005d56 <TIM_ITRx_SetConfig>
      break;
 8005888:	e01c      	b.n	80058c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005896:	461a      	mov	r2, r3
 8005898:	f000 f948 	bl	8005b2c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	2140      	movs	r1, #64	@ 0x40
 80058a2:	4618      	mov	r0, r3
 80058a4:	f000 fa57 	bl	8005d56 <TIM_ITRx_SetConfig>
      break;
 80058a8:	e00c      	b.n	80058c4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681a      	ldr	r2, [r3, #0]
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	4619      	mov	r1, r3
 80058b4:	4610      	mov	r0, r2
 80058b6:	f000 fa4e 	bl	8005d56 <TIM_ITRx_SetConfig>
      break;
 80058ba:	e003      	b.n	80058c4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80058bc:	2301      	movs	r3, #1
 80058be:	73fb      	strb	r3, [r7, #15]
      break;
 80058c0:	e000      	b.n	80058c4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80058c2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2201      	movs	r2, #1
 80058c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2200      	movs	r2, #0
 80058d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80058d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80058d6:	4618      	mov	r0, r3
 80058d8:	3710      	adds	r7, #16
 80058da:	46bd      	mov	sp, r7
 80058dc:	bd80      	pop	{r7, pc}

080058de <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80058de:	b480      	push	{r7}
 80058e0:	b083      	sub	sp, #12
 80058e2:	af00      	add	r7, sp, #0
 80058e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80058e6:	bf00      	nop
 80058e8:	370c      	adds	r7, #12
 80058ea:	46bd      	mov	sp, r7
 80058ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f0:	4770      	bx	lr

080058f2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80058f2:	b480      	push	{r7}
 80058f4:	b083      	sub	sp, #12
 80058f6:	af00      	add	r7, sp, #0
 80058f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80058fa:	bf00      	nop
 80058fc:	370c      	adds	r7, #12
 80058fe:	46bd      	mov	sp, r7
 8005900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005904:	4770      	bx	lr

08005906 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005906:	b480      	push	{r7}
 8005908:	b083      	sub	sp, #12
 800590a:	af00      	add	r7, sp, #0
 800590c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800590e:	bf00      	nop
 8005910:	370c      	adds	r7, #12
 8005912:	46bd      	mov	sp, r7
 8005914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005918:	4770      	bx	lr

0800591a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800591a:	b480      	push	{r7}
 800591c:	b083      	sub	sp, #12
 800591e:	af00      	add	r7, sp, #0
 8005920:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005922:	bf00      	nop
 8005924:	370c      	adds	r7, #12
 8005926:	46bd      	mov	sp, r7
 8005928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592c:	4770      	bx	lr

0800592e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800592e:	b480      	push	{r7}
 8005930:	b083      	sub	sp, #12
 8005932:	af00      	add	r7, sp, #0
 8005934:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005936:	bf00      	nop
 8005938:	370c      	adds	r7, #12
 800593a:	46bd      	mov	sp, r7
 800593c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005940:	4770      	bx	lr
	...

08005944 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005944:	b480      	push	{r7}
 8005946:	b085      	sub	sp, #20
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]
 800594c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	4a3a      	ldr	r2, [pc, #232]	@ (8005a40 <TIM_Base_SetConfig+0xfc>)
 8005958:	4293      	cmp	r3, r2
 800595a:	d00f      	beq.n	800597c <TIM_Base_SetConfig+0x38>
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005962:	d00b      	beq.n	800597c <TIM_Base_SetConfig+0x38>
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	4a37      	ldr	r2, [pc, #220]	@ (8005a44 <TIM_Base_SetConfig+0x100>)
 8005968:	4293      	cmp	r3, r2
 800596a:	d007      	beq.n	800597c <TIM_Base_SetConfig+0x38>
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	4a36      	ldr	r2, [pc, #216]	@ (8005a48 <TIM_Base_SetConfig+0x104>)
 8005970:	4293      	cmp	r3, r2
 8005972:	d003      	beq.n	800597c <TIM_Base_SetConfig+0x38>
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	4a35      	ldr	r2, [pc, #212]	@ (8005a4c <TIM_Base_SetConfig+0x108>)
 8005978:	4293      	cmp	r3, r2
 800597a:	d108      	bne.n	800598e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005982:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	685b      	ldr	r3, [r3, #4]
 8005988:	68fa      	ldr	r2, [r7, #12]
 800598a:	4313      	orrs	r3, r2
 800598c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	4a2b      	ldr	r2, [pc, #172]	@ (8005a40 <TIM_Base_SetConfig+0xfc>)
 8005992:	4293      	cmp	r3, r2
 8005994:	d01b      	beq.n	80059ce <TIM_Base_SetConfig+0x8a>
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800599c:	d017      	beq.n	80059ce <TIM_Base_SetConfig+0x8a>
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	4a28      	ldr	r2, [pc, #160]	@ (8005a44 <TIM_Base_SetConfig+0x100>)
 80059a2:	4293      	cmp	r3, r2
 80059a4:	d013      	beq.n	80059ce <TIM_Base_SetConfig+0x8a>
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	4a27      	ldr	r2, [pc, #156]	@ (8005a48 <TIM_Base_SetConfig+0x104>)
 80059aa:	4293      	cmp	r3, r2
 80059ac:	d00f      	beq.n	80059ce <TIM_Base_SetConfig+0x8a>
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	4a26      	ldr	r2, [pc, #152]	@ (8005a4c <TIM_Base_SetConfig+0x108>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d00b      	beq.n	80059ce <TIM_Base_SetConfig+0x8a>
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	4a25      	ldr	r2, [pc, #148]	@ (8005a50 <TIM_Base_SetConfig+0x10c>)
 80059ba:	4293      	cmp	r3, r2
 80059bc:	d007      	beq.n	80059ce <TIM_Base_SetConfig+0x8a>
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	4a24      	ldr	r2, [pc, #144]	@ (8005a54 <TIM_Base_SetConfig+0x110>)
 80059c2:	4293      	cmp	r3, r2
 80059c4:	d003      	beq.n	80059ce <TIM_Base_SetConfig+0x8a>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	4a23      	ldr	r2, [pc, #140]	@ (8005a58 <TIM_Base_SetConfig+0x114>)
 80059ca:	4293      	cmp	r3, r2
 80059cc:	d108      	bne.n	80059e0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80059d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80059d6:	683b      	ldr	r3, [r7, #0]
 80059d8:	68db      	ldr	r3, [r3, #12]
 80059da:	68fa      	ldr	r2, [r7, #12]
 80059dc:	4313      	orrs	r3, r2
 80059de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	695b      	ldr	r3, [r3, #20]
 80059ea:	4313      	orrs	r3, r2
 80059ec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	68fa      	ldr	r2, [r7, #12]
 80059f2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	689a      	ldr	r2, [r3, #8]
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	681a      	ldr	r2, [r3, #0]
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	4a0e      	ldr	r2, [pc, #56]	@ (8005a40 <TIM_Base_SetConfig+0xfc>)
 8005a08:	4293      	cmp	r3, r2
 8005a0a:	d103      	bne.n	8005a14 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	691a      	ldr	r2, [r3, #16]
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2201      	movs	r2, #1
 8005a18:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	691b      	ldr	r3, [r3, #16]
 8005a1e:	f003 0301 	and.w	r3, r3, #1
 8005a22:	2b01      	cmp	r3, #1
 8005a24:	d105      	bne.n	8005a32 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	691b      	ldr	r3, [r3, #16]
 8005a2a:	f023 0201 	bic.w	r2, r3, #1
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	611a      	str	r2, [r3, #16]
  }
}
 8005a32:	bf00      	nop
 8005a34:	3714      	adds	r7, #20
 8005a36:	46bd      	mov	sp, r7
 8005a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3c:	4770      	bx	lr
 8005a3e:	bf00      	nop
 8005a40:	40010000 	.word	0x40010000
 8005a44:	40000400 	.word	0x40000400
 8005a48:	40000800 	.word	0x40000800
 8005a4c:	40000c00 	.word	0x40000c00
 8005a50:	40014000 	.word	0x40014000
 8005a54:	40014400 	.word	0x40014400
 8005a58:	40014800 	.word	0x40014800

08005a5c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005a5c:	b480      	push	{r7}
 8005a5e:	b087      	sub	sp, #28
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	60f8      	str	r0, [r7, #12]
 8005a64:	60b9      	str	r1, [r7, #8]
 8005a66:	607a      	str	r2, [r7, #4]
 8005a68:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	6a1b      	ldr	r3, [r3, #32]
 8005a6e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	6a1b      	ldr	r3, [r3, #32]
 8005a74:	f023 0201 	bic.w	r2, r3, #1
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	699b      	ldr	r3, [r3, #24]
 8005a80:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	4a24      	ldr	r2, [pc, #144]	@ (8005b18 <TIM_TI1_SetConfig+0xbc>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d013      	beq.n	8005ab2 <TIM_TI1_SetConfig+0x56>
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a90:	d00f      	beq.n	8005ab2 <TIM_TI1_SetConfig+0x56>
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	4a21      	ldr	r2, [pc, #132]	@ (8005b1c <TIM_TI1_SetConfig+0xc0>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d00b      	beq.n	8005ab2 <TIM_TI1_SetConfig+0x56>
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	4a20      	ldr	r2, [pc, #128]	@ (8005b20 <TIM_TI1_SetConfig+0xc4>)
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d007      	beq.n	8005ab2 <TIM_TI1_SetConfig+0x56>
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	4a1f      	ldr	r2, [pc, #124]	@ (8005b24 <TIM_TI1_SetConfig+0xc8>)
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	d003      	beq.n	8005ab2 <TIM_TI1_SetConfig+0x56>
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	4a1e      	ldr	r2, [pc, #120]	@ (8005b28 <TIM_TI1_SetConfig+0xcc>)
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d101      	bne.n	8005ab6 <TIM_TI1_SetConfig+0x5a>
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	e000      	b.n	8005ab8 <TIM_TI1_SetConfig+0x5c>
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d008      	beq.n	8005ace <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005abc:	697b      	ldr	r3, [r7, #20]
 8005abe:	f023 0303 	bic.w	r3, r3, #3
 8005ac2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005ac4:	697a      	ldr	r2, [r7, #20]
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	4313      	orrs	r3, r2
 8005aca:	617b      	str	r3, [r7, #20]
 8005acc:	e003      	b.n	8005ad6 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005ace:	697b      	ldr	r3, [r7, #20]
 8005ad0:	f043 0301 	orr.w	r3, r3, #1
 8005ad4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005ad6:	697b      	ldr	r3, [r7, #20]
 8005ad8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005adc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	011b      	lsls	r3, r3, #4
 8005ae2:	b2db      	uxtb	r3, r3
 8005ae4:	697a      	ldr	r2, [r7, #20]
 8005ae6:	4313      	orrs	r3, r2
 8005ae8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005aea:	693b      	ldr	r3, [r7, #16]
 8005aec:	f023 030a 	bic.w	r3, r3, #10
 8005af0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005af2:	68bb      	ldr	r3, [r7, #8]
 8005af4:	f003 030a 	and.w	r3, r3, #10
 8005af8:	693a      	ldr	r2, [r7, #16]
 8005afa:	4313      	orrs	r3, r2
 8005afc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	697a      	ldr	r2, [r7, #20]
 8005b02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	693a      	ldr	r2, [r7, #16]
 8005b08:	621a      	str	r2, [r3, #32]
}
 8005b0a:	bf00      	nop
 8005b0c:	371c      	adds	r7, #28
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b14:	4770      	bx	lr
 8005b16:	bf00      	nop
 8005b18:	40010000 	.word	0x40010000
 8005b1c:	40000400 	.word	0x40000400
 8005b20:	40000800 	.word	0x40000800
 8005b24:	40000c00 	.word	0x40000c00
 8005b28:	40014000 	.word	0x40014000

08005b2c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b2c:	b480      	push	{r7}
 8005b2e:	b087      	sub	sp, #28
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	60f8      	str	r0, [r7, #12]
 8005b34:	60b9      	str	r1, [r7, #8]
 8005b36:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	6a1b      	ldr	r3, [r3, #32]
 8005b3c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	6a1b      	ldr	r3, [r3, #32]
 8005b42:	f023 0201 	bic.w	r2, r3, #1
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	699b      	ldr	r3, [r3, #24]
 8005b4e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005b50:	693b      	ldr	r3, [r7, #16]
 8005b52:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005b56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	011b      	lsls	r3, r3, #4
 8005b5c:	693a      	ldr	r2, [r7, #16]
 8005b5e:	4313      	orrs	r3, r2
 8005b60:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005b62:	697b      	ldr	r3, [r7, #20]
 8005b64:	f023 030a 	bic.w	r3, r3, #10
 8005b68:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005b6a:	697a      	ldr	r2, [r7, #20]
 8005b6c:	68bb      	ldr	r3, [r7, #8]
 8005b6e:	4313      	orrs	r3, r2
 8005b70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	693a      	ldr	r2, [r7, #16]
 8005b76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	697a      	ldr	r2, [r7, #20]
 8005b7c:	621a      	str	r2, [r3, #32]
}
 8005b7e:	bf00      	nop
 8005b80:	371c      	adds	r7, #28
 8005b82:	46bd      	mov	sp, r7
 8005b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b88:	4770      	bx	lr

08005b8a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005b8a:	b480      	push	{r7}
 8005b8c:	b087      	sub	sp, #28
 8005b8e:	af00      	add	r7, sp, #0
 8005b90:	60f8      	str	r0, [r7, #12]
 8005b92:	60b9      	str	r1, [r7, #8]
 8005b94:	607a      	str	r2, [r7, #4]
 8005b96:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	6a1b      	ldr	r3, [r3, #32]
 8005b9c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	6a1b      	ldr	r3, [r3, #32]
 8005ba2:	f023 0210 	bic.w	r2, r3, #16
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	699b      	ldr	r3, [r3, #24]
 8005bae:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005bb0:	693b      	ldr	r3, [r7, #16]
 8005bb2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005bb6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	021b      	lsls	r3, r3, #8
 8005bbc:	693a      	ldr	r2, [r7, #16]
 8005bbe:	4313      	orrs	r3, r2
 8005bc0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005bc2:	693b      	ldr	r3, [r7, #16]
 8005bc4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005bc8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	031b      	lsls	r3, r3, #12
 8005bce:	b29b      	uxth	r3, r3
 8005bd0:	693a      	ldr	r2, [r7, #16]
 8005bd2:	4313      	orrs	r3, r2
 8005bd4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005bd6:	697b      	ldr	r3, [r7, #20]
 8005bd8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005bdc:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	011b      	lsls	r3, r3, #4
 8005be2:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8005be6:	697a      	ldr	r2, [r7, #20]
 8005be8:	4313      	orrs	r3, r2
 8005bea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	693a      	ldr	r2, [r7, #16]
 8005bf0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	697a      	ldr	r2, [r7, #20]
 8005bf6:	621a      	str	r2, [r3, #32]
}
 8005bf8:	bf00      	nop
 8005bfa:	371c      	adds	r7, #28
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c02:	4770      	bx	lr

08005c04 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c04:	b480      	push	{r7}
 8005c06:	b087      	sub	sp, #28
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	60f8      	str	r0, [r7, #12]
 8005c0c:	60b9      	str	r1, [r7, #8]
 8005c0e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	6a1b      	ldr	r3, [r3, #32]
 8005c14:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	6a1b      	ldr	r3, [r3, #32]
 8005c1a:	f023 0210 	bic.w	r2, r3, #16
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	699b      	ldr	r3, [r3, #24]
 8005c26:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005c28:	693b      	ldr	r3, [r7, #16]
 8005c2a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005c2e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	031b      	lsls	r3, r3, #12
 8005c34:	693a      	ldr	r2, [r7, #16]
 8005c36:	4313      	orrs	r3, r2
 8005c38:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005c3a:	697b      	ldr	r3, [r7, #20]
 8005c3c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005c40:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005c42:	68bb      	ldr	r3, [r7, #8]
 8005c44:	011b      	lsls	r3, r3, #4
 8005c46:	697a      	ldr	r2, [r7, #20]
 8005c48:	4313      	orrs	r3, r2
 8005c4a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	693a      	ldr	r2, [r7, #16]
 8005c50:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	697a      	ldr	r2, [r7, #20]
 8005c56:	621a      	str	r2, [r3, #32]
}
 8005c58:	bf00      	nop
 8005c5a:	371c      	adds	r7, #28
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c62:	4770      	bx	lr

08005c64 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005c64:	b480      	push	{r7}
 8005c66:	b087      	sub	sp, #28
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	60f8      	str	r0, [r7, #12]
 8005c6c:	60b9      	str	r1, [r7, #8]
 8005c6e:	607a      	str	r2, [r7, #4]
 8005c70:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	6a1b      	ldr	r3, [r3, #32]
 8005c76:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	6a1b      	ldr	r3, [r3, #32]
 8005c7c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	69db      	ldr	r3, [r3, #28]
 8005c88:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005c8a:	693b      	ldr	r3, [r7, #16]
 8005c8c:	f023 0303 	bic.w	r3, r3, #3
 8005c90:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8005c92:	693a      	ldr	r2, [r7, #16]
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	4313      	orrs	r3, r2
 8005c98:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005c9a:	693b      	ldr	r3, [r7, #16]
 8005c9c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005ca0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005ca2:	683b      	ldr	r3, [r7, #0]
 8005ca4:	011b      	lsls	r3, r3, #4
 8005ca6:	b2db      	uxtb	r3, r3
 8005ca8:	693a      	ldr	r2, [r7, #16]
 8005caa:	4313      	orrs	r3, r2
 8005cac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005cae:	697b      	ldr	r3, [r7, #20]
 8005cb0:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8005cb4:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005cb6:	68bb      	ldr	r3, [r7, #8]
 8005cb8:	021b      	lsls	r3, r3, #8
 8005cba:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8005cbe:	697a      	ldr	r2, [r7, #20]
 8005cc0:	4313      	orrs	r3, r2
 8005cc2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	693a      	ldr	r2, [r7, #16]
 8005cc8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	697a      	ldr	r2, [r7, #20]
 8005cce:	621a      	str	r2, [r3, #32]
}
 8005cd0:	bf00      	nop
 8005cd2:	371c      	adds	r7, #28
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cda:	4770      	bx	lr

08005cdc <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005cdc:	b480      	push	{r7}
 8005cde:	b087      	sub	sp, #28
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	60f8      	str	r0, [r7, #12]
 8005ce4:	60b9      	str	r1, [r7, #8]
 8005ce6:	607a      	str	r2, [r7, #4]
 8005ce8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	6a1b      	ldr	r3, [r3, #32]
 8005cee:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	6a1b      	ldr	r3, [r3, #32]
 8005cf4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	69db      	ldr	r3, [r3, #28]
 8005d00:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005d02:	693b      	ldr	r3, [r7, #16]
 8005d04:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d08:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	021b      	lsls	r3, r3, #8
 8005d0e:	693a      	ldr	r2, [r7, #16]
 8005d10:	4313      	orrs	r3, r2
 8005d12:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005d14:	693b      	ldr	r3, [r7, #16]
 8005d16:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005d1a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	031b      	lsls	r3, r3, #12
 8005d20:	b29b      	uxth	r3, r3
 8005d22:	693a      	ldr	r2, [r7, #16]
 8005d24:	4313      	orrs	r3, r2
 8005d26:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005d28:	697b      	ldr	r3, [r7, #20]
 8005d2a:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8005d2e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005d30:	68bb      	ldr	r3, [r7, #8]
 8005d32:	031b      	lsls	r3, r3, #12
 8005d34:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8005d38:	697a      	ldr	r2, [r7, #20]
 8005d3a:	4313      	orrs	r3, r2
 8005d3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	693a      	ldr	r2, [r7, #16]
 8005d42:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	697a      	ldr	r2, [r7, #20]
 8005d48:	621a      	str	r2, [r3, #32]
}
 8005d4a:	bf00      	nop
 8005d4c:	371c      	adds	r7, #28
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d54:	4770      	bx	lr

08005d56 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005d56:	b480      	push	{r7}
 8005d58:	b085      	sub	sp, #20
 8005d5a:	af00      	add	r7, sp, #0
 8005d5c:	6078      	str	r0, [r7, #4]
 8005d5e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	689b      	ldr	r3, [r3, #8]
 8005d64:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d6c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005d6e:	683a      	ldr	r2, [r7, #0]
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	4313      	orrs	r3, r2
 8005d74:	f043 0307 	orr.w	r3, r3, #7
 8005d78:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	68fa      	ldr	r2, [r7, #12]
 8005d7e:	609a      	str	r2, [r3, #8]
}
 8005d80:	bf00      	nop
 8005d82:	3714      	adds	r7, #20
 8005d84:	46bd      	mov	sp, r7
 8005d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8a:	4770      	bx	lr

08005d8c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005d8c:	b480      	push	{r7}
 8005d8e:	b087      	sub	sp, #28
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	60f8      	str	r0, [r7, #12]
 8005d94:	60b9      	str	r1, [r7, #8]
 8005d96:	607a      	str	r2, [r7, #4]
 8005d98:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	689b      	ldr	r3, [r3, #8]
 8005d9e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005da0:	697b      	ldr	r3, [r7, #20]
 8005da2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005da6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	021a      	lsls	r2, r3, #8
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	431a      	orrs	r2, r3
 8005db0:	68bb      	ldr	r3, [r7, #8]
 8005db2:	4313      	orrs	r3, r2
 8005db4:	697a      	ldr	r2, [r7, #20]
 8005db6:	4313      	orrs	r3, r2
 8005db8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	697a      	ldr	r2, [r7, #20]
 8005dbe:	609a      	str	r2, [r3, #8]
}
 8005dc0:	bf00      	nop
 8005dc2:	371c      	adds	r7, #28
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dca:	4770      	bx	lr

08005dcc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005dcc:	b480      	push	{r7}
 8005dce:	b087      	sub	sp, #28
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	60f8      	str	r0, [r7, #12]
 8005dd4:	60b9      	str	r1, [r7, #8]
 8005dd6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005dd8:	68bb      	ldr	r3, [r7, #8]
 8005dda:	f003 031f 	and.w	r3, r3, #31
 8005dde:	2201      	movs	r2, #1
 8005de0:	fa02 f303 	lsl.w	r3, r2, r3
 8005de4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	6a1a      	ldr	r2, [r3, #32]
 8005dea:	697b      	ldr	r3, [r7, #20]
 8005dec:	43db      	mvns	r3, r3
 8005dee:	401a      	ands	r2, r3
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	6a1a      	ldr	r2, [r3, #32]
 8005df8:	68bb      	ldr	r3, [r7, #8]
 8005dfa:	f003 031f 	and.w	r3, r3, #31
 8005dfe:	6879      	ldr	r1, [r7, #4]
 8005e00:	fa01 f303 	lsl.w	r3, r1, r3
 8005e04:	431a      	orrs	r2, r3
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	621a      	str	r2, [r3, #32]
}
 8005e0a:	bf00      	nop
 8005e0c:	371c      	adds	r7, #28
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e14:	4770      	bx	lr
	...

08005e18 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005e18:	b480      	push	{r7}
 8005e1a:	b085      	sub	sp, #20
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
 8005e20:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005e28:	2b01      	cmp	r3, #1
 8005e2a:	d101      	bne.n	8005e30 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005e2c:	2302      	movs	r3, #2
 8005e2e:	e050      	b.n	8005ed2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2201      	movs	r2, #1
 8005e34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2202      	movs	r2, #2
 8005e3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	685b      	ldr	r3, [r3, #4]
 8005e46:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	689b      	ldr	r3, [r3, #8]
 8005e4e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e56:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	68fa      	ldr	r2, [r7, #12]
 8005e5e:	4313      	orrs	r3, r2
 8005e60:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	68fa      	ldr	r2, [r7, #12]
 8005e68:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	4a1c      	ldr	r2, [pc, #112]	@ (8005ee0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005e70:	4293      	cmp	r3, r2
 8005e72:	d018      	beq.n	8005ea6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e7c:	d013      	beq.n	8005ea6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	4a18      	ldr	r2, [pc, #96]	@ (8005ee4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005e84:	4293      	cmp	r3, r2
 8005e86:	d00e      	beq.n	8005ea6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	4a16      	ldr	r2, [pc, #88]	@ (8005ee8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d009      	beq.n	8005ea6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	4a15      	ldr	r2, [pc, #84]	@ (8005eec <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005e98:	4293      	cmp	r3, r2
 8005e9a:	d004      	beq.n	8005ea6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	4a13      	ldr	r2, [pc, #76]	@ (8005ef0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005ea2:	4293      	cmp	r3, r2
 8005ea4:	d10c      	bne.n	8005ec0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005ea6:	68bb      	ldr	r3, [r7, #8]
 8005ea8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005eac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005eae:	683b      	ldr	r3, [r7, #0]
 8005eb0:	685b      	ldr	r3, [r3, #4]
 8005eb2:	68ba      	ldr	r2, [r7, #8]
 8005eb4:	4313      	orrs	r3, r2
 8005eb6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	68ba      	ldr	r2, [r7, #8]
 8005ebe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2201      	movs	r2, #1
 8005ec4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2200      	movs	r2, #0
 8005ecc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005ed0:	2300      	movs	r3, #0
}
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	3714      	adds	r7, #20
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005edc:	4770      	bx	lr
 8005ede:	bf00      	nop
 8005ee0:	40010000 	.word	0x40010000
 8005ee4:	40000400 	.word	0x40000400
 8005ee8:	40000800 	.word	0x40000800
 8005eec:	40000c00 	.word	0x40000c00
 8005ef0:	40014000 	.word	0x40014000

08005ef4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005ef4:	b480      	push	{r7}
 8005ef6:	b083      	sub	sp, #12
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005efc:	bf00      	nop
 8005efe:	370c      	adds	r7, #12
 8005f00:	46bd      	mov	sp, r7
 8005f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f06:	4770      	bx	lr

08005f08 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005f08:	b480      	push	{r7}
 8005f0a:	b083      	sub	sp, #12
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005f10:	bf00      	nop
 8005f12:	370c      	adds	r7, #12
 8005f14:	46bd      	mov	sp, r7
 8005f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1a:	4770      	bx	lr

08005f1c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b082      	sub	sp, #8
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d101      	bne.n	8005f2e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005f2a:	2301      	movs	r3, #1
 8005f2c:	e042      	b.n	8005fb4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f34:	b2db      	uxtb	r3, r3
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d106      	bne.n	8005f48 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005f42:	6878      	ldr	r0, [r7, #4]
 8005f44:	f7fc fa18 	bl	8002378 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2224      	movs	r2, #36	@ 0x24
 8005f4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	68da      	ldr	r2, [r3, #12]
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005f5e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005f60:	6878      	ldr	r0, [r7, #4]
 8005f62:	f000 f973 	bl	800624c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	691a      	ldr	r2, [r3, #16]
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005f74:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	695a      	ldr	r2, [r3, #20]
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005f84:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	68da      	ldr	r2, [r3, #12]
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005f94:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	2200      	movs	r2, #0
 8005f9a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2220      	movs	r2, #32
 8005fa0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2220      	movs	r2, #32
 8005fa8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2200      	movs	r2, #0
 8005fb0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005fb2:	2300      	movs	r3, #0
}
 8005fb4:	4618      	mov	r0, r3
 8005fb6:	3708      	adds	r7, #8
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	bd80      	pop	{r7, pc}

08005fbc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b08a      	sub	sp, #40	@ 0x28
 8005fc0:	af02      	add	r7, sp, #8
 8005fc2:	60f8      	str	r0, [r7, #12]
 8005fc4:	60b9      	str	r1, [r7, #8]
 8005fc6:	603b      	str	r3, [r7, #0]
 8005fc8:	4613      	mov	r3, r2
 8005fca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005fcc:	2300      	movs	r3, #0
 8005fce:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005fd6:	b2db      	uxtb	r3, r3
 8005fd8:	2b20      	cmp	r3, #32
 8005fda:	d175      	bne.n	80060c8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005fdc:	68bb      	ldr	r3, [r7, #8]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d002      	beq.n	8005fe8 <HAL_UART_Transmit+0x2c>
 8005fe2:	88fb      	ldrh	r3, [r7, #6]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d101      	bne.n	8005fec <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005fe8:	2301      	movs	r3, #1
 8005fea:	e06e      	b.n	80060ca <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	2200      	movs	r2, #0
 8005ff0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	2221      	movs	r2, #33	@ 0x21
 8005ff6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005ffa:	f7fc fbdb 	bl	80027b4 <HAL_GetTick>
 8005ffe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	88fa      	ldrh	r2, [r7, #6]
 8006004:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	88fa      	ldrh	r2, [r7, #6]
 800600a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	689b      	ldr	r3, [r3, #8]
 8006010:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006014:	d108      	bne.n	8006028 <HAL_UART_Transmit+0x6c>
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	691b      	ldr	r3, [r3, #16]
 800601a:	2b00      	cmp	r3, #0
 800601c:	d104      	bne.n	8006028 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800601e:	2300      	movs	r3, #0
 8006020:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006022:	68bb      	ldr	r3, [r7, #8]
 8006024:	61bb      	str	r3, [r7, #24]
 8006026:	e003      	b.n	8006030 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006028:	68bb      	ldr	r3, [r7, #8]
 800602a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800602c:	2300      	movs	r3, #0
 800602e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006030:	e02e      	b.n	8006090 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006032:	683b      	ldr	r3, [r7, #0]
 8006034:	9300      	str	r3, [sp, #0]
 8006036:	697b      	ldr	r3, [r7, #20]
 8006038:	2200      	movs	r2, #0
 800603a:	2180      	movs	r1, #128	@ 0x80
 800603c:	68f8      	ldr	r0, [r7, #12]
 800603e:	f000 f848 	bl	80060d2 <UART_WaitOnFlagUntilTimeout>
 8006042:	4603      	mov	r3, r0
 8006044:	2b00      	cmp	r3, #0
 8006046:	d005      	beq.n	8006054 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	2220      	movs	r2, #32
 800604c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006050:	2303      	movs	r3, #3
 8006052:	e03a      	b.n	80060ca <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006054:	69fb      	ldr	r3, [r7, #28]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d10b      	bne.n	8006072 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800605a:	69bb      	ldr	r3, [r7, #24]
 800605c:	881b      	ldrh	r3, [r3, #0]
 800605e:	461a      	mov	r2, r3
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006068:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800606a:	69bb      	ldr	r3, [r7, #24]
 800606c:	3302      	adds	r3, #2
 800606e:	61bb      	str	r3, [r7, #24]
 8006070:	e007      	b.n	8006082 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006072:	69fb      	ldr	r3, [r7, #28]
 8006074:	781a      	ldrb	r2, [r3, #0]
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800607c:	69fb      	ldr	r3, [r7, #28]
 800607e:	3301      	adds	r3, #1
 8006080:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006086:	b29b      	uxth	r3, r3
 8006088:	3b01      	subs	r3, #1
 800608a:	b29a      	uxth	r2, r3
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006094:	b29b      	uxth	r3, r3
 8006096:	2b00      	cmp	r3, #0
 8006098:	d1cb      	bne.n	8006032 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800609a:	683b      	ldr	r3, [r7, #0]
 800609c:	9300      	str	r3, [sp, #0]
 800609e:	697b      	ldr	r3, [r7, #20]
 80060a0:	2200      	movs	r2, #0
 80060a2:	2140      	movs	r1, #64	@ 0x40
 80060a4:	68f8      	ldr	r0, [r7, #12]
 80060a6:	f000 f814 	bl	80060d2 <UART_WaitOnFlagUntilTimeout>
 80060aa:	4603      	mov	r3, r0
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d005      	beq.n	80060bc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	2220      	movs	r2, #32
 80060b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80060b8:	2303      	movs	r3, #3
 80060ba:	e006      	b.n	80060ca <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	2220      	movs	r2, #32
 80060c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80060c4:	2300      	movs	r3, #0
 80060c6:	e000      	b.n	80060ca <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80060c8:	2302      	movs	r3, #2
  }
}
 80060ca:	4618      	mov	r0, r3
 80060cc:	3720      	adds	r7, #32
 80060ce:	46bd      	mov	sp, r7
 80060d0:	bd80      	pop	{r7, pc}

080060d2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80060d2:	b580      	push	{r7, lr}
 80060d4:	b086      	sub	sp, #24
 80060d6:	af00      	add	r7, sp, #0
 80060d8:	60f8      	str	r0, [r7, #12]
 80060da:	60b9      	str	r1, [r7, #8]
 80060dc:	603b      	str	r3, [r7, #0]
 80060de:	4613      	mov	r3, r2
 80060e0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80060e2:	e03b      	b.n	800615c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80060e4:	6a3b      	ldr	r3, [r7, #32]
 80060e6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80060ea:	d037      	beq.n	800615c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80060ec:	f7fc fb62 	bl	80027b4 <HAL_GetTick>
 80060f0:	4602      	mov	r2, r0
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	1ad3      	subs	r3, r2, r3
 80060f6:	6a3a      	ldr	r2, [r7, #32]
 80060f8:	429a      	cmp	r2, r3
 80060fa:	d302      	bcc.n	8006102 <UART_WaitOnFlagUntilTimeout+0x30>
 80060fc:	6a3b      	ldr	r3, [r7, #32]
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d101      	bne.n	8006106 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006102:	2303      	movs	r3, #3
 8006104:	e03a      	b.n	800617c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	68db      	ldr	r3, [r3, #12]
 800610c:	f003 0304 	and.w	r3, r3, #4
 8006110:	2b00      	cmp	r3, #0
 8006112:	d023      	beq.n	800615c <UART_WaitOnFlagUntilTimeout+0x8a>
 8006114:	68bb      	ldr	r3, [r7, #8]
 8006116:	2b80      	cmp	r3, #128	@ 0x80
 8006118:	d020      	beq.n	800615c <UART_WaitOnFlagUntilTimeout+0x8a>
 800611a:	68bb      	ldr	r3, [r7, #8]
 800611c:	2b40      	cmp	r3, #64	@ 0x40
 800611e:	d01d      	beq.n	800615c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f003 0308 	and.w	r3, r3, #8
 800612a:	2b08      	cmp	r3, #8
 800612c:	d116      	bne.n	800615c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800612e:	2300      	movs	r3, #0
 8006130:	617b      	str	r3, [r7, #20]
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	617b      	str	r3, [r7, #20]
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	685b      	ldr	r3, [r3, #4]
 8006140:	617b      	str	r3, [r7, #20]
 8006142:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006144:	68f8      	ldr	r0, [r7, #12]
 8006146:	f000 f81d 	bl	8006184 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	2208      	movs	r2, #8
 800614e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	2200      	movs	r2, #0
 8006154:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006158:	2301      	movs	r3, #1
 800615a:	e00f      	b.n	800617c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	681a      	ldr	r2, [r3, #0]
 8006162:	68bb      	ldr	r3, [r7, #8]
 8006164:	4013      	ands	r3, r2
 8006166:	68ba      	ldr	r2, [r7, #8]
 8006168:	429a      	cmp	r2, r3
 800616a:	bf0c      	ite	eq
 800616c:	2301      	moveq	r3, #1
 800616e:	2300      	movne	r3, #0
 8006170:	b2db      	uxtb	r3, r3
 8006172:	461a      	mov	r2, r3
 8006174:	79fb      	ldrb	r3, [r7, #7]
 8006176:	429a      	cmp	r2, r3
 8006178:	d0b4      	beq.n	80060e4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800617a:	2300      	movs	r3, #0
}
 800617c:	4618      	mov	r0, r3
 800617e:	3718      	adds	r7, #24
 8006180:	46bd      	mov	sp, r7
 8006182:	bd80      	pop	{r7, pc}

08006184 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006184:	b480      	push	{r7}
 8006186:	b095      	sub	sp, #84	@ 0x54
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	330c      	adds	r3, #12
 8006192:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006194:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006196:	e853 3f00 	ldrex	r3, [r3]
 800619a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800619c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800619e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80061a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	330c      	adds	r3, #12
 80061aa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80061ac:	643a      	str	r2, [r7, #64]	@ 0x40
 80061ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061b0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80061b2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80061b4:	e841 2300 	strex	r3, r2, [r1]
 80061b8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80061ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d1e5      	bne.n	800618c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	3314      	adds	r3, #20
 80061c6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061c8:	6a3b      	ldr	r3, [r7, #32]
 80061ca:	e853 3f00 	ldrex	r3, [r3]
 80061ce:	61fb      	str	r3, [r7, #28]
   return(result);
 80061d0:	69fb      	ldr	r3, [r7, #28]
 80061d2:	f023 0301 	bic.w	r3, r3, #1
 80061d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	3314      	adds	r3, #20
 80061de:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80061e0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80061e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061e4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80061e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80061e8:	e841 2300 	strex	r3, r2, [r1]
 80061ec:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80061ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d1e5      	bne.n	80061c0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061f8:	2b01      	cmp	r3, #1
 80061fa:	d119      	bne.n	8006230 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	330c      	adds	r3, #12
 8006202:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	e853 3f00 	ldrex	r3, [r3]
 800620a:	60bb      	str	r3, [r7, #8]
   return(result);
 800620c:	68bb      	ldr	r3, [r7, #8]
 800620e:	f023 0310 	bic.w	r3, r3, #16
 8006212:	647b      	str	r3, [r7, #68]	@ 0x44
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	330c      	adds	r3, #12
 800621a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800621c:	61ba      	str	r2, [r7, #24]
 800621e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006220:	6979      	ldr	r1, [r7, #20]
 8006222:	69ba      	ldr	r2, [r7, #24]
 8006224:	e841 2300 	strex	r3, r2, [r1]
 8006228:	613b      	str	r3, [r7, #16]
   return(result);
 800622a:	693b      	ldr	r3, [r7, #16]
 800622c:	2b00      	cmp	r3, #0
 800622e:	d1e5      	bne.n	80061fc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2220      	movs	r2, #32
 8006234:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2200      	movs	r2, #0
 800623c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800623e:	bf00      	nop
 8006240:	3754      	adds	r7, #84	@ 0x54
 8006242:	46bd      	mov	sp, r7
 8006244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006248:	4770      	bx	lr
	...

0800624c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800624c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006250:	b0c0      	sub	sp, #256	@ 0x100
 8006252:	af00      	add	r7, sp, #0
 8006254:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006258:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	691b      	ldr	r3, [r3, #16]
 8006260:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006264:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006268:	68d9      	ldr	r1, [r3, #12]
 800626a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800626e:	681a      	ldr	r2, [r3, #0]
 8006270:	ea40 0301 	orr.w	r3, r0, r1
 8006274:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006276:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800627a:	689a      	ldr	r2, [r3, #8]
 800627c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006280:	691b      	ldr	r3, [r3, #16]
 8006282:	431a      	orrs	r2, r3
 8006284:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006288:	695b      	ldr	r3, [r3, #20]
 800628a:	431a      	orrs	r2, r3
 800628c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006290:	69db      	ldr	r3, [r3, #28]
 8006292:	4313      	orrs	r3, r2
 8006294:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006298:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	68db      	ldr	r3, [r3, #12]
 80062a0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80062a4:	f021 010c 	bic.w	r1, r1, #12
 80062a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062ac:	681a      	ldr	r2, [r3, #0]
 80062ae:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80062b2:	430b      	orrs	r3, r1
 80062b4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80062b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	695b      	ldr	r3, [r3, #20]
 80062be:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80062c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062c6:	6999      	ldr	r1, [r3, #24]
 80062c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062cc:	681a      	ldr	r2, [r3, #0]
 80062ce:	ea40 0301 	orr.w	r3, r0, r1
 80062d2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80062d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062d8:	681a      	ldr	r2, [r3, #0]
 80062da:	4b8f      	ldr	r3, [pc, #572]	@ (8006518 <UART_SetConfig+0x2cc>)
 80062dc:	429a      	cmp	r2, r3
 80062de:	d005      	beq.n	80062ec <UART_SetConfig+0xa0>
 80062e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062e4:	681a      	ldr	r2, [r3, #0]
 80062e6:	4b8d      	ldr	r3, [pc, #564]	@ (800651c <UART_SetConfig+0x2d0>)
 80062e8:	429a      	cmp	r2, r3
 80062ea:	d104      	bne.n	80062f6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80062ec:	f7fe fe6a 	bl	8004fc4 <HAL_RCC_GetPCLK2Freq>
 80062f0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80062f4:	e003      	b.n	80062fe <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80062f6:	f7fe fe51 	bl	8004f9c <HAL_RCC_GetPCLK1Freq>
 80062fa:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80062fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006302:	69db      	ldr	r3, [r3, #28]
 8006304:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006308:	f040 810c 	bne.w	8006524 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800630c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006310:	2200      	movs	r2, #0
 8006312:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006316:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800631a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800631e:	4622      	mov	r2, r4
 8006320:	462b      	mov	r3, r5
 8006322:	1891      	adds	r1, r2, r2
 8006324:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006326:	415b      	adcs	r3, r3
 8006328:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800632a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800632e:	4621      	mov	r1, r4
 8006330:	eb12 0801 	adds.w	r8, r2, r1
 8006334:	4629      	mov	r1, r5
 8006336:	eb43 0901 	adc.w	r9, r3, r1
 800633a:	f04f 0200 	mov.w	r2, #0
 800633e:	f04f 0300 	mov.w	r3, #0
 8006342:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006346:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800634a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800634e:	4690      	mov	r8, r2
 8006350:	4699      	mov	r9, r3
 8006352:	4623      	mov	r3, r4
 8006354:	eb18 0303 	adds.w	r3, r8, r3
 8006358:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800635c:	462b      	mov	r3, r5
 800635e:	eb49 0303 	adc.w	r3, r9, r3
 8006362:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006366:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800636a:	685b      	ldr	r3, [r3, #4]
 800636c:	2200      	movs	r2, #0
 800636e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006372:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006376:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800637a:	460b      	mov	r3, r1
 800637c:	18db      	adds	r3, r3, r3
 800637e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006380:	4613      	mov	r3, r2
 8006382:	eb42 0303 	adc.w	r3, r2, r3
 8006386:	657b      	str	r3, [r7, #84]	@ 0x54
 8006388:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800638c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006390:	f7fa fc12 	bl	8000bb8 <__aeabi_uldivmod>
 8006394:	4602      	mov	r2, r0
 8006396:	460b      	mov	r3, r1
 8006398:	4b61      	ldr	r3, [pc, #388]	@ (8006520 <UART_SetConfig+0x2d4>)
 800639a:	fba3 2302 	umull	r2, r3, r3, r2
 800639e:	095b      	lsrs	r3, r3, #5
 80063a0:	011c      	lsls	r4, r3, #4
 80063a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80063a6:	2200      	movs	r2, #0
 80063a8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80063ac:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80063b0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80063b4:	4642      	mov	r2, r8
 80063b6:	464b      	mov	r3, r9
 80063b8:	1891      	adds	r1, r2, r2
 80063ba:	64b9      	str	r1, [r7, #72]	@ 0x48
 80063bc:	415b      	adcs	r3, r3
 80063be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80063c0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80063c4:	4641      	mov	r1, r8
 80063c6:	eb12 0a01 	adds.w	sl, r2, r1
 80063ca:	4649      	mov	r1, r9
 80063cc:	eb43 0b01 	adc.w	fp, r3, r1
 80063d0:	f04f 0200 	mov.w	r2, #0
 80063d4:	f04f 0300 	mov.w	r3, #0
 80063d8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80063dc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80063e0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80063e4:	4692      	mov	sl, r2
 80063e6:	469b      	mov	fp, r3
 80063e8:	4643      	mov	r3, r8
 80063ea:	eb1a 0303 	adds.w	r3, sl, r3
 80063ee:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80063f2:	464b      	mov	r3, r9
 80063f4:	eb4b 0303 	adc.w	r3, fp, r3
 80063f8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80063fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006400:	685b      	ldr	r3, [r3, #4]
 8006402:	2200      	movs	r2, #0
 8006404:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006408:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800640c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006410:	460b      	mov	r3, r1
 8006412:	18db      	adds	r3, r3, r3
 8006414:	643b      	str	r3, [r7, #64]	@ 0x40
 8006416:	4613      	mov	r3, r2
 8006418:	eb42 0303 	adc.w	r3, r2, r3
 800641c:	647b      	str	r3, [r7, #68]	@ 0x44
 800641e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006422:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006426:	f7fa fbc7 	bl	8000bb8 <__aeabi_uldivmod>
 800642a:	4602      	mov	r2, r0
 800642c:	460b      	mov	r3, r1
 800642e:	4611      	mov	r1, r2
 8006430:	4b3b      	ldr	r3, [pc, #236]	@ (8006520 <UART_SetConfig+0x2d4>)
 8006432:	fba3 2301 	umull	r2, r3, r3, r1
 8006436:	095b      	lsrs	r3, r3, #5
 8006438:	2264      	movs	r2, #100	@ 0x64
 800643a:	fb02 f303 	mul.w	r3, r2, r3
 800643e:	1acb      	subs	r3, r1, r3
 8006440:	00db      	lsls	r3, r3, #3
 8006442:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006446:	4b36      	ldr	r3, [pc, #216]	@ (8006520 <UART_SetConfig+0x2d4>)
 8006448:	fba3 2302 	umull	r2, r3, r3, r2
 800644c:	095b      	lsrs	r3, r3, #5
 800644e:	005b      	lsls	r3, r3, #1
 8006450:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006454:	441c      	add	r4, r3
 8006456:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800645a:	2200      	movs	r2, #0
 800645c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006460:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006464:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006468:	4642      	mov	r2, r8
 800646a:	464b      	mov	r3, r9
 800646c:	1891      	adds	r1, r2, r2
 800646e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006470:	415b      	adcs	r3, r3
 8006472:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006474:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006478:	4641      	mov	r1, r8
 800647a:	1851      	adds	r1, r2, r1
 800647c:	6339      	str	r1, [r7, #48]	@ 0x30
 800647e:	4649      	mov	r1, r9
 8006480:	414b      	adcs	r3, r1
 8006482:	637b      	str	r3, [r7, #52]	@ 0x34
 8006484:	f04f 0200 	mov.w	r2, #0
 8006488:	f04f 0300 	mov.w	r3, #0
 800648c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006490:	4659      	mov	r1, fp
 8006492:	00cb      	lsls	r3, r1, #3
 8006494:	4651      	mov	r1, sl
 8006496:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800649a:	4651      	mov	r1, sl
 800649c:	00ca      	lsls	r2, r1, #3
 800649e:	4610      	mov	r0, r2
 80064a0:	4619      	mov	r1, r3
 80064a2:	4603      	mov	r3, r0
 80064a4:	4642      	mov	r2, r8
 80064a6:	189b      	adds	r3, r3, r2
 80064a8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80064ac:	464b      	mov	r3, r9
 80064ae:	460a      	mov	r2, r1
 80064b0:	eb42 0303 	adc.w	r3, r2, r3
 80064b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80064b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064bc:	685b      	ldr	r3, [r3, #4]
 80064be:	2200      	movs	r2, #0
 80064c0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80064c4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80064c8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80064cc:	460b      	mov	r3, r1
 80064ce:	18db      	adds	r3, r3, r3
 80064d0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80064d2:	4613      	mov	r3, r2
 80064d4:	eb42 0303 	adc.w	r3, r2, r3
 80064d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80064da:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80064de:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80064e2:	f7fa fb69 	bl	8000bb8 <__aeabi_uldivmod>
 80064e6:	4602      	mov	r2, r0
 80064e8:	460b      	mov	r3, r1
 80064ea:	4b0d      	ldr	r3, [pc, #52]	@ (8006520 <UART_SetConfig+0x2d4>)
 80064ec:	fba3 1302 	umull	r1, r3, r3, r2
 80064f0:	095b      	lsrs	r3, r3, #5
 80064f2:	2164      	movs	r1, #100	@ 0x64
 80064f4:	fb01 f303 	mul.w	r3, r1, r3
 80064f8:	1ad3      	subs	r3, r2, r3
 80064fa:	00db      	lsls	r3, r3, #3
 80064fc:	3332      	adds	r3, #50	@ 0x32
 80064fe:	4a08      	ldr	r2, [pc, #32]	@ (8006520 <UART_SetConfig+0x2d4>)
 8006500:	fba2 2303 	umull	r2, r3, r2, r3
 8006504:	095b      	lsrs	r3, r3, #5
 8006506:	f003 0207 	and.w	r2, r3, #7
 800650a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	4422      	add	r2, r4
 8006512:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006514:	e106      	b.n	8006724 <UART_SetConfig+0x4d8>
 8006516:	bf00      	nop
 8006518:	40011000 	.word	0x40011000
 800651c:	40011400 	.word	0x40011400
 8006520:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006524:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006528:	2200      	movs	r2, #0
 800652a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800652e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006532:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006536:	4642      	mov	r2, r8
 8006538:	464b      	mov	r3, r9
 800653a:	1891      	adds	r1, r2, r2
 800653c:	6239      	str	r1, [r7, #32]
 800653e:	415b      	adcs	r3, r3
 8006540:	627b      	str	r3, [r7, #36]	@ 0x24
 8006542:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006546:	4641      	mov	r1, r8
 8006548:	1854      	adds	r4, r2, r1
 800654a:	4649      	mov	r1, r9
 800654c:	eb43 0501 	adc.w	r5, r3, r1
 8006550:	f04f 0200 	mov.w	r2, #0
 8006554:	f04f 0300 	mov.w	r3, #0
 8006558:	00eb      	lsls	r3, r5, #3
 800655a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800655e:	00e2      	lsls	r2, r4, #3
 8006560:	4614      	mov	r4, r2
 8006562:	461d      	mov	r5, r3
 8006564:	4643      	mov	r3, r8
 8006566:	18e3      	adds	r3, r4, r3
 8006568:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800656c:	464b      	mov	r3, r9
 800656e:	eb45 0303 	adc.w	r3, r5, r3
 8006572:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006576:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800657a:	685b      	ldr	r3, [r3, #4]
 800657c:	2200      	movs	r2, #0
 800657e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006582:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006586:	f04f 0200 	mov.w	r2, #0
 800658a:	f04f 0300 	mov.w	r3, #0
 800658e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006592:	4629      	mov	r1, r5
 8006594:	008b      	lsls	r3, r1, #2
 8006596:	4621      	mov	r1, r4
 8006598:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800659c:	4621      	mov	r1, r4
 800659e:	008a      	lsls	r2, r1, #2
 80065a0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80065a4:	f7fa fb08 	bl	8000bb8 <__aeabi_uldivmod>
 80065a8:	4602      	mov	r2, r0
 80065aa:	460b      	mov	r3, r1
 80065ac:	4b60      	ldr	r3, [pc, #384]	@ (8006730 <UART_SetConfig+0x4e4>)
 80065ae:	fba3 2302 	umull	r2, r3, r3, r2
 80065b2:	095b      	lsrs	r3, r3, #5
 80065b4:	011c      	lsls	r4, r3, #4
 80065b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80065ba:	2200      	movs	r2, #0
 80065bc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80065c0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80065c4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80065c8:	4642      	mov	r2, r8
 80065ca:	464b      	mov	r3, r9
 80065cc:	1891      	adds	r1, r2, r2
 80065ce:	61b9      	str	r1, [r7, #24]
 80065d0:	415b      	adcs	r3, r3
 80065d2:	61fb      	str	r3, [r7, #28]
 80065d4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80065d8:	4641      	mov	r1, r8
 80065da:	1851      	adds	r1, r2, r1
 80065dc:	6139      	str	r1, [r7, #16]
 80065de:	4649      	mov	r1, r9
 80065e0:	414b      	adcs	r3, r1
 80065e2:	617b      	str	r3, [r7, #20]
 80065e4:	f04f 0200 	mov.w	r2, #0
 80065e8:	f04f 0300 	mov.w	r3, #0
 80065ec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80065f0:	4659      	mov	r1, fp
 80065f2:	00cb      	lsls	r3, r1, #3
 80065f4:	4651      	mov	r1, sl
 80065f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80065fa:	4651      	mov	r1, sl
 80065fc:	00ca      	lsls	r2, r1, #3
 80065fe:	4610      	mov	r0, r2
 8006600:	4619      	mov	r1, r3
 8006602:	4603      	mov	r3, r0
 8006604:	4642      	mov	r2, r8
 8006606:	189b      	adds	r3, r3, r2
 8006608:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800660c:	464b      	mov	r3, r9
 800660e:	460a      	mov	r2, r1
 8006610:	eb42 0303 	adc.w	r3, r2, r3
 8006614:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006618:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800661c:	685b      	ldr	r3, [r3, #4]
 800661e:	2200      	movs	r2, #0
 8006620:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006622:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006624:	f04f 0200 	mov.w	r2, #0
 8006628:	f04f 0300 	mov.w	r3, #0
 800662c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006630:	4649      	mov	r1, r9
 8006632:	008b      	lsls	r3, r1, #2
 8006634:	4641      	mov	r1, r8
 8006636:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800663a:	4641      	mov	r1, r8
 800663c:	008a      	lsls	r2, r1, #2
 800663e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006642:	f7fa fab9 	bl	8000bb8 <__aeabi_uldivmod>
 8006646:	4602      	mov	r2, r0
 8006648:	460b      	mov	r3, r1
 800664a:	4611      	mov	r1, r2
 800664c:	4b38      	ldr	r3, [pc, #224]	@ (8006730 <UART_SetConfig+0x4e4>)
 800664e:	fba3 2301 	umull	r2, r3, r3, r1
 8006652:	095b      	lsrs	r3, r3, #5
 8006654:	2264      	movs	r2, #100	@ 0x64
 8006656:	fb02 f303 	mul.w	r3, r2, r3
 800665a:	1acb      	subs	r3, r1, r3
 800665c:	011b      	lsls	r3, r3, #4
 800665e:	3332      	adds	r3, #50	@ 0x32
 8006660:	4a33      	ldr	r2, [pc, #204]	@ (8006730 <UART_SetConfig+0x4e4>)
 8006662:	fba2 2303 	umull	r2, r3, r2, r3
 8006666:	095b      	lsrs	r3, r3, #5
 8006668:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800666c:	441c      	add	r4, r3
 800666e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006672:	2200      	movs	r2, #0
 8006674:	673b      	str	r3, [r7, #112]	@ 0x70
 8006676:	677a      	str	r2, [r7, #116]	@ 0x74
 8006678:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800667c:	4642      	mov	r2, r8
 800667e:	464b      	mov	r3, r9
 8006680:	1891      	adds	r1, r2, r2
 8006682:	60b9      	str	r1, [r7, #8]
 8006684:	415b      	adcs	r3, r3
 8006686:	60fb      	str	r3, [r7, #12]
 8006688:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800668c:	4641      	mov	r1, r8
 800668e:	1851      	adds	r1, r2, r1
 8006690:	6039      	str	r1, [r7, #0]
 8006692:	4649      	mov	r1, r9
 8006694:	414b      	adcs	r3, r1
 8006696:	607b      	str	r3, [r7, #4]
 8006698:	f04f 0200 	mov.w	r2, #0
 800669c:	f04f 0300 	mov.w	r3, #0
 80066a0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80066a4:	4659      	mov	r1, fp
 80066a6:	00cb      	lsls	r3, r1, #3
 80066a8:	4651      	mov	r1, sl
 80066aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80066ae:	4651      	mov	r1, sl
 80066b0:	00ca      	lsls	r2, r1, #3
 80066b2:	4610      	mov	r0, r2
 80066b4:	4619      	mov	r1, r3
 80066b6:	4603      	mov	r3, r0
 80066b8:	4642      	mov	r2, r8
 80066ba:	189b      	adds	r3, r3, r2
 80066bc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80066be:	464b      	mov	r3, r9
 80066c0:	460a      	mov	r2, r1
 80066c2:	eb42 0303 	adc.w	r3, r2, r3
 80066c6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80066c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066cc:	685b      	ldr	r3, [r3, #4]
 80066ce:	2200      	movs	r2, #0
 80066d0:	663b      	str	r3, [r7, #96]	@ 0x60
 80066d2:	667a      	str	r2, [r7, #100]	@ 0x64
 80066d4:	f04f 0200 	mov.w	r2, #0
 80066d8:	f04f 0300 	mov.w	r3, #0
 80066dc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80066e0:	4649      	mov	r1, r9
 80066e2:	008b      	lsls	r3, r1, #2
 80066e4:	4641      	mov	r1, r8
 80066e6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80066ea:	4641      	mov	r1, r8
 80066ec:	008a      	lsls	r2, r1, #2
 80066ee:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80066f2:	f7fa fa61 	bl	8000bb8 <__aeabi_uldivmod>
 80066f6:	4602      	mov	r2, r0
 80066f8:	460b      	mov	r3, r1
 80066fa:	4b0d      	ldr	r3, [pc, #52]	@ (8006730 <UART_SetConfig+0x4e4>)
 80066fc:	fba3 1302 	umull	r1, r3, r3, r2
 8006700:	095b      	lsrs	r3, r3, #5
 8006702:	2164      	movs	r1, #100	@ 0x64
 8006704:	fb01 f303 	mul.w	r3, r1, r3
 8006708:	1ad3      	subs	r3, r2, r3
 800670a:	011b      	lsls	r3, r3, #4
 800670c:	3332      	adds	r3, #50	@ 0x32
 800670e:	4a08      	ldr	r2, [pc, #32]	@ (8006730 <UART_SetConfig+0x4e4>)
 8006710:	fba2 2303 	umull	r2, r3, r2, r3
 8006714:	095b      	lsrs	r3, r3, #5
 8006716:	f003 020f 	and.w	r2, r3, #15
 800671a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	4422      	add	r2, r4
 8006722:	609a      	str	r2, [r3, #8]
}
 8006724:	bf00      	nop
 8006726:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800672a:	46bd      	mov	sp, r7
 800672c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006730:	51eb851f 	.word	0x51eb851f

08006734 <__cvt>:
 8006734:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006738:	ec57 6b10 	vmov	r6, r7, d0
 800673c:	2f00      	cmp	r7, #0
 800673e:	460c      	mov	r4, r1
 8006740:	4619      	mov	r1, r3
 8006742:	463b      	mov	r3, r7
 8006744:	bfbb      	ittet	lt
 8006746:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800674a:	461f      	movlt	r7, r3
 800674c:	2300      	movge	r3, #0
 800674e:	232d      	movlt	r3, #45	@ 0x2d
 8006750:	700b      	strb	r3, [r1, #0]
 8006752:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006754:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006758:	4691      	mov	r9, r2
 800675a:	f023 0820 	bic.w	r8, r3, #32
 800675e:	bfbc      	itt	lt
 8006760:	4632      	movlt	r2, r6
 8006762:	4616      	movlt	r6, r2
 8006764:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006768:	d005      	beq.n	8006776 <__cvt+0x42>
 800676a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800676e:	d100      	bne.n	8006772 <__cvt+0x3e>
 8006770:	3401      	adds	r4, #1
 8006772:	2102      	movs	r1, #2
 8006774:	e000      	b.n	8006778 <__cvt+0x44>
 8006776:	2103      	movs	r1, #3
 8006778:	ab03      	add	r3, sp, #12
 800677a:	9301      	str	r3, [sp, #4]
 800677c:	ab02      	add	r3, sp, #8
 800677e:	9300      	str	r3, [sp, #0]
 8006780:	ec47 6b10 	vmov	d0, r6, r7
 8006784:	4653      	mov	r3, sl
 8006786:	4622      	mov	r2, r4
 8006788:	f000 fdd2 	bl	8007330 <_dtoa_r>
 800678c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006790:	4605      	mov	r5, r0
 8006792:	d119      	bne.n	80067c8 <__cvt+0x94>
 8006794:	f019 0f01 	tst.w	r9, #1
 8006798:	d00e      	beq.n	80067b8 <__cvt+0x84>
 800679a:	eb00 0904 	add.w	r9, r0, r4
 800679e:	2200      	movs	r2, #0
 80067a0:	2300      	movs	r3, #0
 80067a2:	4630      	mov	r0, r6
 80067a4:	4639      	mov	r1, r7
 80067a6:	f7fa f997 	bl	8000ad8 <__aeabi_dcmpeq>
 80067aa:	b108      	cbz	r0, 80067b0 <__cvt+0x7c>
 80067ac:	f8cd 900c 	str.w	r9, [sp, #12]
 80067b0:	2230      	movs	r2, #48	@ 0x30
 80067b2:	9b03      	ldr	r3, [sp, #12]
 80067b4:	454b      	cmp	r3, r9
 80067b6:	d31e      	bcc.n	80067f6 <__cvt+0xc2>
 80067b8:	9b03      	ldr	r3, [sp, #12]
 80067ba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80067bc:	1b5b      	subs	r3, r3, r5
 80067be:	4628      	mov	r0, r5
 80067c0:	6013      	str	r3, [r2, #0]
 80067c2:	b004      	add	sp, #16
 80067c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067c8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80067cc:	eb00 0904 	add.w	r9, r0, r4
 80067d0:	d1e5      	bne.n	800679e <__cvt+0x6a>
 80067d2:	7803      	ldrb	r3, [r0, #0]
 80067d4:	2b30      	cmp	r3, #48	@ 0x30
 80067d6:	d10a      	bne.n	80067ee <__cvt+0xba>
 80067d8:	2200      	movs	r2, #0
 80067da:	2300      	movs	r3, #0
 80067dc:	4630      	mov	r0, r6
 80067de:	4639      	mov	r1, r7
 80067e0:	f7fa f97a 	bl	8000ad8 <__aeabi_dcmpeq>
 80067e4:	b918      	cbnz	r0, 80067ee <__cvt+0xba>
 80067e6:	f1c4 0401 	rsb	r4, r4, #1
 80067ea:	f8ca 4000 	str.w	r4, [sl]
 80067ee:	f8da 3000 	ldr.w	r3, [sl]
 80067f2:	4499      	add	r9, r3
 80067f4:	e7d3      	b.n	800679e <__cvt+0x6a>
 80067f6:	1c59      	adds	r1, r3, #1
 80067f8:	9103      	str	r1, [sp, #12]
 80067fa:	701a      	strb	r2, [r3, #0]
 80067fc:	e7d9      	b.n	80067b2 <__cvt+0x7e>

080067fe <__exponent>:
 80067fe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006800:	2900      	cmp	r1, #0
 8006802:	bfba      	itte	lt
 8006804:	4249      	neglt	r1, r1
 8006806:	232d      	movlt	r3, #45	@ 0x2d
 8006808:	232b      	movge	r3, #43	@ 0x2b
 800680a:	2909      	cmp	r1, #9
 800680c:	7002      	strb	r2, [r0, #0]
 800680e:	7043      	strb	r3, [r0, #1]
 8006810:	dd29      	ble.n	8006866 <__exponent+0x68>
 8006812:	f10d 0307 	add.w	r3, sp, #7
 8006816:	461d      	mov	r5, r3
 8006818:	270a      	movs	r7, #10
 800681a:	461a      	mov	r2, r3
 800681c:	fbb1 f6f7 	udiv	r6, r1, r7
 8006820:	fb07 1416 	mls	r4, r7, r6, r1
 8006824:	3430      	adds	r4, #48	@ 0x30
 8006826:	f802 4c01 	strb.w	r4, [r2, #-1]
 800682a:	460c      	mov	r4, r1
 800682c:	2c63      	cmp	r4, #99	@ 0x63
 800682e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8006832:	4631      	mov	r1, r6
 8006834:	dcf1      	bgt.n	800681a <__exponent+0x1c>
 8006836:	3130      	adds	r1, #48	@ 0x30
 8006838:	1e94      	subs	r4, r2, #2
 800683a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800683e:	1c41      	adds	r1, r0, #1
 8006840:	4623      	mov	r3, r4
 8006842:	42ab      	cmp	r3, r5
 8006844:	d30a      	bcc.n	800685c <__exponent+0x5e>
 8006846:	f10d 0309 	add.w	r3, sp, #9
 800684a:	1a9b      	subs	r3, r3, r2
 800684c:	42ac      	cmp	r4, r5
 800684e:	bf88      	it	hi
 8006850:	2300      	movhi	r3, #0
 8006852:	3302      	adds	r3, #2
 8006854:	4403      	add	r3, r0
 8006856:	1a18      	subs	r0, r3, r0
 8006858:	b003      	add	sp, #12
 800685a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800685c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006860:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006864:	e7ed      	b.n	8006842 <__exponent+0x44>
 8006866:	2330      	movs	r3, #48	@ 0x30
 8006868:	3130      	adds	r1, #48	@ 0x30
 800686a:	7083      	strb	r3, [r0, #2]
 800686c:	70c1      	strb	r1, [r0, #3]
 800686e:	1d03      	adds	r3, r0, #4
 8006870:	e7f1      	b.n	8006856 <__exponent+0x58>
	...

08006874 <_printf_float>:
 8006874:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006878:	b08d      	sub	sp, #52	@ 0x34
 800687a:	460c      	mov	r4, r1
 800687c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006880:	4616      	mov	r6, r2
 8006882:	461f      	mov	r7, r3
 8006884:	4605      	mov	r5, r0
 8006886:	f000 fc97 	bl	80071b8 <_localeconv_r>
 800688a:	6803      	ldr	r3, [r0, #0]
 800688c:	9304      	str	r3, [sp, #16]
 800688e:	4618      	mov	r0, r3
 8006890:	f7f9 fcf6 	bl	8000280 <strlen>
 8006894:	2300      	movs	r3, #0
 8006896:	930a      	str	r3, [sp, #40]	@ 0x28
 8006898:	f8d8 3000 	ldr.w	r3, [r8]
 800689c:	9005      	str	r0, [sp, #20]
 800689e:	3307      	adds	r3, #7
 80068a0:	f023 0307 	bic.w	r3, r3, #7
 80068a4:	f103 0208 	add.w	r2, r3, #8
 80068a8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80068ac:	f8d4 b000 	ldr.w	fp, [r4]
 80068b0:	f8c8 2000 	str.w	r2, [r8]
 80068b4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80068b8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80068bc:	9307      	str	r3, [sp, #28]
 80068be:	f8cd 8018 	str.w	r8, [sp, #24]
 80068c2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80068c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80068ca:	4b9c      	ldr	r3, [pc, #624]	@ (8006b3c <_printf_float+0x2c8>)
 80068cc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80068d0:	f7fa f934 	bl	8000b3c <__aeabi_dcmpun>
 80068d4:	bb70      	cbnz	r0, 8006934 <_printf_float+0xc0>
 80068d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80068da:	4b98      	ldr	r3, [pc, #608]	@ (8006b3c <_printf_float+0x2c8>)
 80068dc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80068e0:	f7fa f90e 	bl	8000b00 <__aeabi_dcmple>
 80068e4:	bb30      	cbnz	r0, 8006934 <_printf_float+0xc0>
 80068e6:	2200      	movs	r2, #0
 80068e8:	2300      	movs	r3, #0
 80068ea:	4640      	mov	r0, r8
 80068ec:	4649      	mov	r1, r9
 80068ee:	f7fa f8fd 	bl	8000aec <__aeabi_dcmplt>
 80068f2:	b110      	cbz	r0, 80068fa <_printf_float+0x86>
 80068f4:	232d      	movs	r3, #45	@ 0x2d
 80068f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80068fa:	4a91      	ldr	r2, [pc, #580]	@ (8006b40 <_printf_float+0x2cc>)
 80068fc:	4b91      	ldr	r3, [pc, #580]	@ (8006b44 <_printf_float+0x2d0>)
 80068fe:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006902:	bf94      	ite	ls
 8006904:	4690      	movls	r8, r2
 8006906:	4698      	movhi	r8, r3
 8006908:	2303      	movs	r3, #3
 800690a:	6123      	str	r3, [r4, #16]
 800690c:	f02b 0304 	bic.w	r3, fp, #4
 8006910:	6023      	str	r3, [r4, #0]
 8006912:	f04f 0900 	mov.w	r9, #0
 8006916:	9700      	str	r7, [sp, #0]
 8006918:	4633      	mov	r3, r6
 800691a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800691c:	4621      	mov	r1, r4
 800691e:	4628      	mov	r0, r5
 8006920:	f000 f9d2 	bl	8006cc8 <_printf_common>
 8006924:	3001      	adds	r0, #1
 8006926:	f040 808d 	bne.w	8006a44 <_printf_float+0x1d0>
 800692a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800692e:	b00d      	add	sp, #52	@ 0x34
 8006930:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006934:	4642      	mov	r2, r8
 8006936:	464b      	mov	r3, r9
 8006938:	4640      	mov	r0, r8
 800693a:	4649      	mov	r1, r9
 800693c:	f7fa f8fe 	bl	8000b3c <__aeabi_dcmpun>
 8006940:	b140      	cbz	r0, 8006954 <_printf_float+0xe0>
 8006942:	464b      	mov	r3, r9
 8006944:	2b00      	cmp	r3, #0
 8006946:	bfbc      	itt	lt
 8006948:	232d      	movlt	r3, #45	@ 0x2d
 800694a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800694e:	4a7e      	ldr	r2, [pc, #504]	@ (8006b48 <_printf_float+0x2d4>)
 8006950:	4b7e      	ldr	r3, [pc, #504]	@ (8006b4c <_printf_float+0x2d8>)
 8006952:	e7d4      	b.n	80068fe <_printf_float+0x8a>
 8006954:	6863      	ldr	r3, [r4, #4]
 8006956:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800695a:	9206      	str	r2, [sp, #24]
 800695c:	1c5a      	adds	r2, r3, #1
 800695e:	d13b      	bne.n	80069d8 <_printf_float+0x164>
 8006960:	2306      	movs	r3, #6
 8006962:	6063      	str	r3, [r4, #4]
 8006964:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006968:	2300      	movs	r3, #0
 800696a:	6022      	str	r2, [r4, #0]
 800696c:	9303      	str	r3, [sp, #12]
 800696e:	ab0a      	add	r3, sp, #40	@ 0x28
 8006970:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006974:	ab09      	add	r3, sp, #36	@ 0x24
 8006976:	9300      	str	r3, [sp, #0]
 8006978:	6861      	ldr	r1, [r4, #4]
 800697a:	ec49 8b10 	vmov	d0, r8, r9
 800697e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006982:	4628      	mov	r0, r5
 8006984:	f7ff fed6 	bl	8006734 <__cvt>
 8006988:	9b06      	ldr	r3, [sp, #24]
 800698a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800698c:	2b47      	cmp	r3, #71	@ 0x47
 800698e:	4680      	mov	r8, r0
 8006990:	d129      	bne.n	80069e6 <_printf_float+0x172>
 8006992:	1cc8      	adds	r0, r1, #3
 8006994:	db02      	blt.n	800699c <_printf_float+0x128>
 8006996:	6863      	ldr	r3, [r4, #4]
 8006998:	4299      	cmp	r1, r3
 800699a:	dd41      	ble.n	8006a20 <_printf_float+0x1ac>
 800699c:	f1aa 0a02 	sub.w	sl, sl, #2
 80069a0:	fa5f fa8a 	uxtb.w	sl, sl
 80069a4:	3901      	subs	r1, #1
 80069a6:	4652      	mov	r2, sl
 80069a8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80069ac:	9109      	str	r1, [sp, #36]	@ 0x24
 80069ae:	f7ff ff26 	bl	80067fe <__exponent>
 80069b2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80069b4:	1813      	adds	r3, r2, r0
 80069b6:	2a01      	cmp	r2, #1
 80069b8:	4681      	mov	r9, r0
 80069ba:	6123      	str	r3, [r4, #16]
 80069bc:	dc02      	bgt.n	80069c4 <_printf_float+0x150>
 80069be:	6822      	ldr	r2, [r4, #0]
 80069c0:	07d2      	lsls	r2, r2, #31
 80069c2:	d501      	bpl.n	80069c8 <_printf_float+0x154>
 80069c4:	3301      	adds	r3, #1
 80069c6:	6123      	str	r3, [r4, #16]
 80069c8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d0a2      	beq.n	8006916 <_printf_float+0xa2>
 80069d0:	232d      	movs	r3, #45	@ 0x2d
 80069d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80069d6:	e79e      	b.n	8006916 <_printf_float+0xa2>
 80069d8:	9a06      	ldr	r2, [sp, #24]
 80069da:	2a47      	cmp	r2, #71	@ 0x47
 80069dc:	d1c2      	bne.n	8006964 <_printf_float+0xf0>
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d1c0      	bne.n	8006964 <_printf_float+0xf0>
 80069e2:	2301      	movs	r3, #1
 80069e4:	e7bd      	b.n	8006962 <_printf_float+0xee>
 80069e6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80069ea:	d9db      	bls.n	80069a4 <_printf_float+0x130>
 80069ec:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80069f0:	d118      	bne.n	8006a24 <_printf_float+0x1b0>
 80069f2:	2900      	cmp	r1, #0
 80069f4:	6863      	ldr	r3, [r4, #4]
 80069f6:	dd0b      	ble.n	8006a10 <_printf_float+0x19c>
 80069f8:	6121      	str	r1, [r4, #16]
 80069fa:	b913      	cbnz	r3, 8006a02 <_printf_float+0x18e>
 80069fc:	6822      	ldr	r2, [r4, #0]
 80069fe:	07d0      	lsls	r0, r2, #31
 8006a00:	d502      	bpl.n	8006a08 <_printf_float+0x194>
 8006a02:	3301      	adds	r3, #1
 8006a04:	440b      	add	r3, r1
 8006a06:	6123      	str	r3, [r4, #16]
 8006a08:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006a0a:	f04f 0900 	mov.w	r9, #0
 8006a0e:	e7db      	b.n	80069c8 <_printf_float+0x154>
 8006a10:	b913      	cbnz	r3, 8006a18 <_printf_float+0x1a4>
 8006a12:	6822      	ldr	r2, [r4, #0]
 8006a14:	07d2      	lsls	r2, r2, #31
 8006a16:	d501      	bpl.n	8006a1c <_printf_float+0x1a8>
 8006a18:	3302      	adds	r3, #2
 8006a1a:	e7f4      	b.n	8006a06 <_printf_float+0x192>
 8006a1c:	2301      	movs	r3, #1
 8006a1e:	e7f2      	b.n	8006a06 <_printf_float+0x192>
 8006a20:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006a24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006a26:	4299      	cmp	r1, r3
 8006a28:	db05      	blt.n	8006a36 <_printf_float+0x1c2>
 8006a2a:	6823      	ldr	r3, [r4, #0]
 8006a2c:	6121      	str	r1, [r4, #16]
 8006a2e:	07d8      	lsls	r0, r3, #31
 8006a30:	d5ea      	bpl.n	8006a08 <_printf_float+0x194>
 8006a32:	1c4b      	adds	r3, r1, #1
 8006a34:	e7e7      	b.n	8006a06 <_printf_float+0x192>
 8006a36:	2900      	cmp	r1, #0
 8006a38:	bfd4      	ite	le
 8006a3a:	f1c1 0202 	rsble	r2, r1, #2
 8006a3e:	2201      	movgt	r2, #1
 8006a40:	4413      	add	r3, r2
 8006a42:	e7e0      	b.n	8006a06 <_printf_float+0x192>
 8006a44:	6823      	ldr	r3, [r4, #0]
 8006a46:	055a      	lsls	r2, r3, #21
 8006a48:	d407      	bmi.n	8006a5a <_printf_float+0x1e6>
 8006a4a:	6923      	ldr	r3, [r4, #16]
 8006a4c:	4642      	mov	r2, r8
 8006a4e:	4631      	mov	r1, r6
 8006a50:	4628      	mov	r0, r5
 8006a52:	47b8      	blx	r7
 8006a54:	3001      	adds	r0, #1
 8006a56:	d12b      	bne.n	8006ab0 <_printf_float+0x23c>
 8006a58:	e767      	b.n	800692a <_printf_float+0xb6>
 8006a5a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006a5e:	f240 80dd 	bls.w	8006c1c <_printf_float+0x3a8>
 8006a62:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006a66:	2200      	movs	r2, #0
 8006a68:	2300      	movs	r3, #0
 8006a6a:	f7fa f835 	bl	8000ad8 <__aeabi_dcmpeq>
 8006a6e:	2800      	cmp	r0, #0
 8006a70:	d033      	beq.n	8006ada <_printf_float+0x266>
 8006a72:	4a37      	ldr	r2, [pc, #220]	@ (8006b50 <_printf_float+0x2dc>)
 8006a74:	2301      	movs	r3, #1
 8006a76:	4631      	mov	r1, r6
 8006a78:	4628      	mov	r0, r5
 8006a7a:	47b8      	blx	r7
 8006a7c:	3001      	adds	r0, #1
 8006a7e:	f43f af54 	beq.w	800692a <_printf_float+0xb6>
 8006a82:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006a86:	4543      	cmp	r3, r8
 8006a88:	db02      	blt.n	8006a90 <_printf_float+0x21c>
 8006a8a:	6823      	ldr	r3, [r4, #0]
 8006a8c:	07d8      	lsls	r0, r3, #31
 8006a8e:	d50f      	bpl.n	8006ab0 <_printf_float+0x23c>
 8006a90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a94:	4631      	mov	r1, r6
 8006a96:	4628      	mov	r0, r5
 8006a98:	47b8      	blx	r7
 8006a9a:	3001      	adds	r0, #1
 8006a9c:	f43f af45 	beq.w	800692a <_printf_float+0xb6>
 8006aa0:	f04f 0900 	mov.w	r9, #0
 8006aa4:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8006aa8:	f104 0a1a 	add.w	sl, r4, #26
 8006aac:	45c8      	cmp	r8, r9
 8006aae:	dc09      	bgt.n	8006ac4 <_printf_float+0x250>
 8006ab0:	6823      	ldr	r3, [r4, #0]
 8006ab2:	079b      	lsls	r3, r3, #30
 8006ab4:	f100 8103 	bmi.w	8006cbe <_printf_float+0x44a>
 8006ab8:	68e0      	ldr	r0, [r4, #12]
 8006aba:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006abc:	4298      	cmp	r0, r3
 8006abe:	bfb8      	it	lt
 8006ac0:	4618      	movlt	r0, r3
 8006ac2:	e734      	b.n	800692e <_printf_float+0xba>
 8006ac4:	2301      	movs	r3, #1
 8006ac6:	4652      	mov	r2, sl
 8006ac8:	4631      	mov	r1, r6
 8006aca:	4628      	mov	r0, r5
 8006acc:	47b8      	blx	r7
 8006ace:	3001      	adds	r0, #1
 8006ad0:	f43f af2b 	beq.w	800692a <_printf_float+0xb6>
 8006ad4:	f109 0901 	add.w	r9, r9, #1
 8006ad8:	e7e8      	b.n	8006aac <_printf_float+0x238>
 8006ada:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	dc39      	bgt.n	8006b54 <_printf_float+0x2e0>
 8006ae0:	4a1b      	ldr	r2, [pc, #108]	@ (8006b50 <_printf_float+0x2dc>)
 8006ae2:	2301      	movs	r3, #1
 8006ae4:	4631      	mov	r1, r6
 8006ae6:	4628      	mov	r0, r5
 8006ae8:	47b8      	blx	r7
 8006aea:	3001      	adds	r0, #1
 8006aec:	f43f af1d 	beq.w	800692a <_printf_float+0xb6>
 8006af0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006af4:	ea59 0303 	orrs.w	r3, r9, r3
 8006af8:	d102      	bne.n	8006b00 <_printf_float+0x28c>
 8006afa:	6823      	ldr	r3, [r4, #0]
 8006afc:	07d9      	lsls	r1, r3, #31
 8006afe:	d5d7      	bpl.n	8006ab0 <_printf_float+0x23c>
 8006b00:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006b04:	4631      	mov	r1, r6
 8006b06:	4628      	mov	r0, r5
 8006b08:	47b8      	blx	r7
 8006b0a:	3001      	adds	r0, #1
 8006b0c:	f43f af0d 	beq.w	800692a <_printf_float+0xb6>
 8006b10:	f04f 0a00 	mov.w	sl, #0
 8006b14:	f104 0b1a 	add.w	fp, r4, #26
 8006b18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b1a:	425b      	negs	r3, r3
 8006b1c:	4553      	cmp	r3, sl
 8006b1e:	dc01      	bgt.n	8006b24 <_printf_float+0x2b0>
 8006b20:	464b      	mov	r3, r9
 8006b22:	e793      	b.n	8006a4c <_printf_float+0x1d8>
 8006b24:	2301      	movs	r3, #1
 8006b26:	465a      	mov	r2, fp
 8006b28:	4631      	mov	r1, r6
 8006b2a:	4628      	mov	r0, r5
 8006b2c:	47b8      	blx	r7
 8006b2e:	3001      	adds	r0, #1
 8006b30:	f43f aefb 	beq.w	800692a <_printf_float+0xb6>
 8006b34:	f10a 0a01 	add.w	sl, sl, #1
 8006b38:	e7ee      	b.n	8006b18 <_printf_float+0x2a4>
 8006b3a:	bf00      	nop
 8006b3c:	7fefffff 	.word	0x7fefffff
 8006b40:	08009b1c 	.word	0x08009b1c
 8006b44:	08009b20 	.word	0x08009b20
 8006b48:	08009b24 	.word	0x08009b24
 8006b4c:	08009b28 	.word	0x08009b28
 8006b50:	08009b2c 	.word	0x08009b2c
 8006b54:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006b56:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006b5a:	4553      	cmp	r3, sl
 8006b5c:	bfa8      	it	ge
 8006b5e:	4653      	movge	r3, sl
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	4699      	mov	r9, r3
 8006b64:	dc36      	bgt.n	8006bd4 <_printf_float+0x360>
 8006b66:	f04f 0b00 	mov.w	fp, #0
 8006b6a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006b6e:	f104 021a 	add.w	r2, r4, #26
 8006b72:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006b74:	9306      	str	r3, [sp, #24]
 8006b76:	eba3 0309 	sub.w	r3, r3, r9
 8006b7a:	455b      	cmp	r3, fp
 8006b7c:	dc31      	bgt.n	8006be2 <_printf_float+0x36e>
 8006b7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b80:	459a      	cmp	sl, r3
 8006b82:	dc3a      	bgt.n	8006bfa <_printf_float+0x386>
 8006b84:	6823      	ldr	r3, [r4, #0]
 8006b86:	07da      	lsls	r2, r3, #31
 8006b88:	d437      	bmi.n	8006bfa <_printf_float+0x386>
 8006b8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b8c:	ebaa 0903 	sub.w	r9, sl, r3
 8006b90:	9b06      	ldr	r3, [sp, #24]
 8006b92:	ebaa 0303 	sub.w	r3, sl, r3
 8006b96:	4599      	cmp	r9, r3
 8006b98:	bfa8      	it	ge
 8006b9a:	4699      	movge	r9, r3
 8006b9c:	f1b9 0f00 	cmp.w	r9, #0
 8006ba0:	dc33      	bgt.n	8006c0a <_printf_float+0x396>
 8006ba2:	f04f 0800 	mov.w	r8, #0
 8006ba6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006baa:	f104 0b1a 	add.w	fp, r4, #26
 8006bae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006bb0:	ebaa 0303 	sub.w	r3, sl, r3
 8006bb4:	eba3 0309 	sub.w	r3, r3, r9
 8006bb8:	4543      	cmp	r3, r8
 8006bba:	f77f af79 	ble.w	8006ab0 <_printf_float+0x23c>
 8006bbe:	2301      	movs	r3, #1
 8006bc0:	465a      	mov	r2, fp
 8006bc2:	4631      	mov	r1, r6
 8006bc4:	4628      	mov	r0, r5
 8006bc6:	47b8      	blx	r7
 8006bc8:	3001      	adds	r0, #1
 8006bca:	f43f aeae 	beq.w	800692a <_printf_float+0xb6>
 8006bce:	f108 0801 	add.w	r8, r8, #1
 8006bd2:	e7ec      	b.n	8006bae <_printf_float+0x33a>
 8006bd4:	4642      	mov	r2, r8
 8006bd6:	4631      	mov	r1, r6
 8006bd8:	4628      	mov	r0, r5
 8006bda:	47b8      	blx	r7
 8006bdc:	3001      	adds	r0, #1
 8006bde:	d1c2      	bne.n	8006b66 <_printf_float+0x2f2>
 8006be0:	e6a3      	b.n	800692a <_printf_float+0xb6>
 8006be2:	2301      	movs	r3, #1
 8006be4:	4631      	mov	r1, r6
 8006be6:	4628      	mov	r0, r5
 8006be8:	9206      	str	r2, [sp, #24]
 8006bea:	47b8      	blx	r7
 8006bec:	3001      	adds	r0, #1
 8006bee:	f43f ae9c 	beq.w	800692a <_printf_float+0xb6>
 8006bf2:	9a06      	ldr	r2, [sp, #24]
 8006bf4:	f10b 0b01 	add.w	fp, fp, #1
 8006bf8:	e7bb      	b.n	8006b72 <_printf_float+0x2fe>
 8006bfa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006bfe:	4631      	mov	r1, r6
 8006c00:	4628      	mov	r0, r5
 8006c02:	47b8      	blx	r7
 8006c04:	3001      	adds	r0, #1
 8006c06:	d1c0      	bne.n	8006b8a <_printf_float+0x316>
 8006c08:	e68f      	b.n	800692a <_printf_float+0xb6>
 8006c0a:	9a06      	ldr	r2, [sp, #24]
 8006c0c:	464b      	mov	r3, r9
 8006c0e:	4442      	add	r2, r8
 8006c10:	4631      	mov	r1, r6
 8006c12:	4628      	mov	r0, r5
 8006c14:	47b8      	blx	r7
 8006c16:	3001      	adds	r0, #1
 8006c18:	d1c3      	bne.n	8006ba2 <_printf_float+0x32e>
 8006c1a:	e686      	b.n	800692a <_printf_float+0xb6>
 8006c1c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006c20:	f1ba 0f01 	cmp.w	sl, #1
 8006c24:	dc01      	bgt.n	8006c2a <_printf_float+0x3b6>
 8006c26:	07db      	lsls	r3, r3, #31
 8006c28:	d536      	bpl.n	8006c98 <_printf_float+0x424>
 8006c2a:	2301      	movs	r3, #1
 8006c2c:	4642      	mov	r2, r8
 8006c2e:	4631      	mov	r1, r6
 8006c30:	4628      	mov	r0, r5
 8006c32:	47b8      	blx	r7
 8006c34:	3001      	adds	r0, #1
 8006c36:	f43f ae78 	beq.w	800692a <_printf_float+0xb6>
 8006c3a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006c3e:	4631      	mov	r1, r6
 8006c40:	4628      	mov	r0, r5
 8006c42:	47b8      	blx	r7
 8006c44:	3001      	adds	r0, #1
 8006c46:	f43f ae70 	beq.w	800692a <_printf_float+0xb6>
 8006c4a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006c4e:	2200      	movs	r2, #0
 8006c50:	2300      	movs	r3, #0
 8006c52:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8006c56:	f7f9 ff3f 	bl	8000ad8 <__aeabi_dcmpeq>
 8006c5a:	b9c0      	cbnz	r0, 8006c8e <_printf_float+0x41a>
 8006c5c:	4653      	mov	r3, sl
 8006c5e:	f108 0201 	add.w	r2, r8, #1
 8006c62:	4631      	mov	r1, r6
 8006c64:	4628      	mov	r0, r5
 8006c66:	47b8      	blx	r7
 8006c68:	3001      	adds	r0, #1
 8006c6a:	d10c      	bne.n	8006c86 <_printf_float+0x412>
 8006c6c:	e65d      	b.n	800692a <_printf_float+0xb6>
 8006c6e:	2301      	movs	r3, #1
 8006c70:	465a      	mov	r2, fp
 8006c72:	4631      	mov	r1, r6
 8006c74:	4628      	mov	r0, r5
 8006c76:	47b8      	blx	r7
 8006c78:	3001      	adds	r0, #1
 8006c7a:	f43f ae56 	beq.w	800692a <_printf_float+0xb6>
 8006c7e:	f108 0801 	add.w	r8, r8, #1
 8006c82:	45d0      	cmp	r8, sl
 8006c84:	dbf3      	blt.n	8006c6e <_printf_float+0x3fa>
 8006c86:	464b      	mov	r3, r9
 8006c88:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006c8c:	e6df      	b.n	8006a4e <_printf_float+0x1da>
 8006c8e:	f04f 0800 	mov.w	r8, #0
 8006c92:	f104 0b1a 	add.w	fp, r4, #26
 8006c96:	e7f4      	b.n	8006c82 <_printf_float+0x40e>
 8006c98:	2301      	movs	r3, #1
 8006c9a:	4642      	mov	r2, r8
 8006c9c:	e7e1      	b.n	8006c62 <_printf_float+0x3ee>
 8006c9e:	2301      	movs	r3, #1
 8006ca0:	464a      	mov	r2, r9
 8006ca2:	4631      	mov	r1, r6
 8006ca4:	4628      	mov	r0, r5
 8006ca6:	47b8      	blx	r7
 8006ca8:	3001      	adds	r0, #1
 8006caa:	f43f ae3e 	beq.w	800692a <_printf_float+0xb6>
 8006cae:	f108 0801 	add.w	r8, r8, #1
 8006cb2:	68e3      	ldr	r3, [r4, #12]
 8006cb4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006cb6:	1a5b      	subs	r3, r3, r1
 8006cb8:	4543      	cmp	r3, r8
 8006cba:	dcf0      	bgt.n	8006c9e <_printf_float+0x42a>
 8006cbc:	e6fc      	b.n	8006ab8 <_printf_float+0x244>
 8006cbe:	f04f 0800 	mov.w	r8, #0
 8006cc2:	f104 0919 	add.w	r9, r4, #25
 8006cc6:	e7f4      	b.n	8006cb2 <_printf_float+0x43e>

08006cc8 <_printf_common>:
 8006cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ccc:	4616      	mov	r6, r2
 8006cce:	4698      	mov	r8, r3
 8006cd0:	688a      	ldr	r2, [r1, #8]
 8006cd2:	690b      	ldr	r3, [r1, #16]
 8006cd4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006cd8:	4293      	cmp	r3, r2
 8006cda:	bfb8      	it	lt
 8006cdc:	4613      	movlt	r3, r2
 8006cde:	6033      	str	r3, [r6, #0]
 8006ce0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006ce4:	4607      	mov	r7, r0
 8006ce6:	460c      	mov	r4, r1
 8006ce8:	b10a      	cbz	r2, 8006cee <_printf_common+0x26>
 8006cea:	3301      	adds	r3, #1
 8006cec:	6033      	str	r3, [r6, #0]
 8006cee:	6823      	ldr	r3, [r4, #0]
 8006cf0:	0699      	lsls	r1, r3, #26
 8006cf2:	bf42      	ittt	mi
 8006cf4:	6833      	ldrmi	r3, [r6, #0]
 8006cf6:	3302      	addmi	r3, #2
 8006cf8:	6033      	strmi	r3, [r6, #0]
 8006cfa:	6825      	ldr	r5, [r4, #0]
 8006cfc:	f015 0506 	ands.w	r5, r5, #6
 8006d00:	d106      	bne.n	8006d10 <_printf_common+0x48>
 8006d02:	f104 0a19 	add.w	sl, r4, #25
 8006d06:	68e3      	ldr	r3, [r4, #12]
 8006d08:	6832      	ldr	r2, [r6, #0]
 8006d0a:	1a9b      	subs	r3, r3, r2
 8006d0c:	42ab      	cmp	r3, r5
 8006d0e:	dc26      	bgt.n	8006d5e <_printf_common+0x96>
 8006d10:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006d14:	6822      	ldr	r2, [r4, #0]
 8006d16:	3b00      	subs	r3, #0
 8006d18:	bf18      	it	ne
 8006d1a:	2301      	movne	r3, #1
 8006d1c:	0692      	lsls	r2, r2, #26
 8006d1e:	d42b      	bmi.n	8006d78 <_printf_common+0xb0>
 8006d20:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006d24:	4641      	mov	r1, r8
 8006d26:	4638      	mov	r0, r7
 8006d28:	47c8      	blx	r9
 8006d2a:	3001      	adds	r0, #1
 8006d2c:	d01e      	beq.n	8006d6c <_printf_common+0xa4>
 8006d2e:	6823      	ldr	r3, [r4, #0]
 8006d30:	6922      	ldr	r2, [r4, #16]
 8006d32:	f003 0306 	and.w	r3, r3, #6
 8006d36:	2b04      	cmp	r3, #4
 8006d38:	bf02      	ittt	eq
 8006d3a:	68e5      	ldreq	r5, [r4, #12]
 8006d3c:	6833      	ldreq	r3, [r6, #0]
 8006d3e:	1aed      	subeq	r5, r5, r3
 8006d40:	68a3      	ldr	r3, [r4, #8]
 8006d42:	bf0c      	ite	eq
 8006d44:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006d48:	2500      	movne	r5, #0
 8006d4a:	4293      	cmp	r3, r2
 8006d4c:	bfc4      	itt	gt
 8006d4e:	1a9b      	subgt	r3, r3, r2
 8006d50:	18ed      	addgt	r5, r5, r3
 8006d52:	2600      	movs	r6, #0
 8006d54:	341a      	adds	r4, #26
 8006d56:	42b5      	cmp	r5, r6
 8006d58:	d11a      	bne.n	8006d90 <_printf_common+0xc8>
 8006d5a:	2000      	movs	r0, #0
 8006d5c:	e008      	b.n	8006d70 <_printf_common+0xa8>
 8006d5e:	2301      	movs	r3, #1
 8006d60:	4652      	mov	r2, sl
 8006d62:	4641      	mov	r1, r8
 8006d64:	4638      	mov	r0, r7
 8006d66:	47c8      	blx	r9
 8006d68:	3001      	adds	r0, #1
 8006d6a:	d103      	bne.n	8006d74 <_printf_common+0xac>
 8006d6c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006d70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d74:	3501      	adds	r5, #1
 8006d76:	e7c6      	b.n	8006d06 <_printf_common+0x3e>
 8006d78:	18e1      	adds	r1, r4, r3
 8006d7a:	1c5a      	adds	r2, r3, #1
 8006d7c:	2030      	movs	r0, #48	@ 0x30
 8006d7e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006d82:	4422      	add	r2, r4
 8006d84:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006d88:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006d8c:	3302      	adds	r3, #2
 8006d8e:	e7c7      	b.n	8006d20 <_printf_common+0x58>
 8006d90:	2301      	movs	r3, #1
 8006d92:	4622      	mov	r2, r4
 8006d94:	4641      	mov	r1, r8
 8006d96:	4638      	mov	r0, r7
 8006d98:	47c8      	blx	r9
 8006d9a:	3001      	adds	r0, #1
 8006d9c:	d0e6      	beq.n	8006d6c <_printf_common+0xa4>
 8006d9e:	3601      	adds	r6, #1
 8006da0:	e7d9      	b.n	8006d56 <_printf_common+0x8e>
	...

08006da4 <_printf_i>:
 8006da4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006da8:	7e0f      	ldrb	r7, [r1, #24]
 8006daa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006dac:	2f78      	cmp	r7, #120	@ 0x78
 8006dae:	4691      	mov	r9, r2
 8006db0:	4680      	mov	r8, r0
 8006db2:	460c      	mov	r4, r1
 8006db4:	469a      	mov	sl, r3
 8006db6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006dba:	d807      	bhi.n	8006dcc <_printf_i+0x28>
 8006dbc:	2f62      	cmp	r7, #98	@ 0x62
 8006dbe:	d80a      	bhi.n	8006dd6 <_printf_i+0x32>
 8006dc0:	2f00      	cmp	r7, #0
 8006dc2:	f000 80d2 	beq.w	8006f6a <_printf_i+0x1c6>
 8006dc6:	2f58      	cmp	r7, #88	@ 0x58
 8006dc8:	f000 80b9 	beq.w	8006f3e <_printf_i+0x19a>
 8006dcc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006dd0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006dd4:	e03a      	b.n	8006e4c <_printf_i+0xa8>
 8006dd6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006dda:	2b15      	cmp	r3, #21
 8006ddc:	d8f6      	bhi.n	8006dcc <_printf_i+0x28>
 8006dde:	a101      	add	r1, pc, #4	@ (adr r1, 8006de4 <_printf_i+0x40>)
 8006de0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006de4:	08006e3d 	.word	0x08006e3d
 8006de8:	08006e51 	.word	0x08006e51
 8006dec:	08006dcd 	.word	0x08006dcd
 8006df0:	08006dcd 	.word	0x08006dcd
 8006df4:	08006dcd 	.word	0x08006dcd
 8006df8:	08006dcd 	.word	0x08006dcd
 8006dfc:	08006e51 	.word	0x08006e51
 8006e00:	08006dcd 	.word	0x08006dcd
 8006e04:	08006dcd 	.word	0x08006dcd
 8006e08:	08006dcd 	.word	0x08006dcd
 8006e0c:	08006dcd 	.word	0x08006dcd
 8006e10:	08006f51 	.word	0x08006f51
 8006e14:	08006e7b 	.word	0x08006e7b
 8006e18:	08006f0b 	.word	0x08006f0b
 8006e1c:	08006dcd 	.word	0x08006dcd
 8006e20:	08006dcd 	.word	0x08006dcd
 8006e24:	08006f73 	.word	0x08006f73
 8006e28:	08006dcd 	.word	0x08006dcd
 8006e2c:	08006e7b 	.word	0x08006e7b
 8006e30:	08006dcd 	.word	0x08006dcd
 8006e34:	08006dcd 	.word	0x08006dcd
 8006e38:	08006f13 	.word	0x08006f13
 8006e3c:	6833      	ldr	r3, [r6, #0]
 8006e3e:	1d1a      	adds	r2, r3, #4
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	6032      	str	r2, [r6, #0]
 8006e44:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006e48:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006e4c:	2301      	movs	r3, #1
 8006e4e:	e09d      	b.n	8006f8c <_printf_i+0x1e8>
 8006e50:	6833      	ldr	r3, [r6, #0]
 8006e52:	6820      	ldr	r0, [r4, #0]
 8006e54:	1d19      	adds	r1, r3, #4
 8006e56:	6031      	str	r1, [r6, #0]
 8006e58:	0606      	lsls	r6, r0, #24
 8006e5a:	d501      	bpl.n	8006e60 <_printf_i+0xbc>
 8006e5c:	681d      	ldr	r5, [r3, #0]
 8006e5e:	e003      	b.n	8006e68 <_printf_i+0xc4>
 8006e60:	0645      	lsls	r5, r0, #25
 8006e62:	d5fb      	bpl.n	8006e5c <_printf_i+0xb8>
 8006e64:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006e68:	2d00      	cmp	r5, #0
 8006e6a:	da03      	bge.n	8006e74 <_printf_i+0xd0>
 8006e6c:	232d      	movs	r3, #45	@ 0x2d
 8006e6e:	426d      	negs	r5, r5
 8006e70:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e74:	4859      	ldr	r0, [pc, #356]	@ (8006fdc <_printf_i+0x238>)
 8006e76:	230a      	movs	r3, #10
 8006e78:	e011      	b.n	8006e9e <_printf_i+0xfa>
 8006e7a:	6821      	ldr	r1, [r4, #0]
 8006e7c:	6833      	ldr	r3, [r6, #0]
 8006e7e:	0608      	lsls	r0, r1, #24
 8006e80:	f853 5b04 	ldr.w	r5, [r3], #4
 8006e84:	d402      	bmi.n	8006e8c <_printf_i+0xe8>
 8006e86:	0649      	lsls	r1, r1, #25
 8006e88:	bf48      	it	mi
 8006e8a:	b2ad      	uxthmi	r5, r5
 8006e8c:	2f6f      	cmp	r7, #111	@ 0x6f
 8006e8e:	4853      	ldr	r0, [pc, #332]	@ (8006fdc <_printf_i+0x238>)
 8006e90:	6033      	str	r3, [r6, #0]
 8006e92:	bf14      	ite	ne
 8006e94:	230a      	movne	r3, #10
 8006e96:	2308      	moveq	r3, #8
 8006e98:	2100      	movs	r1, #0
 8006e9a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006e9e:	6866      	ldr	r6, [r4, #4]
 8006ea0:	60a6      	str	r6, [r4, #8]
 8006ea2:	2e00      	cmp	r6, #0
 8006ea4:	bfa2      	ittt	ge
 8006ea6:	6821      	ldrge	r1, [r4, #0]
 8006ea8:	f021 0104 	bicge.w	r1, r1, #4
 8006eac:	6021      	strge	r1, [r4, #0]
 8006eae:	b90d      	cbnz	r5, 8006eb4 <_printf_i+0x110>
 8006eb0:	2e00      	cmp	r6, #0
 8006eb2:	d04b      	beq.n	8006f4c <_printf_i+0x1a8>
 8006eb4:	4616      	mov	r6, r2
 8006eb6:	fbb5 f1f3 	udiv	r1, r5, r3
 8006eba:	fb03 5711 	mls	r7, r3, r1, r5
 8006ebe:	5dc7      	ldrb	r7, [r0, r7]
 8006ec0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006ec4:	462f      	mov	r7, r5
 8006ec6:	42bb      	cmp	r3, r7
 8006ec8:	460d      	mov	r5, r1
 8006eca:	d9f4      	bls.n	8006eb6 <_printf_i+0x112>
 8006ecc:	2b08      	cmp	r3, #8
 8006ece:	d10b      	bne.n	8006ee8 <_printf_i+0x144>
 8006ed0:	6823      	ldr	r3, [r4, #0]
 8006ed2:	07df      	lsls	r7, r3, #31
 8006ed4:	d508      	bpl.n	8006ee8 <_printf_i+0x144>
 8006ed6:	6923      	ldr	r3, [r4, #16]
 8006ed8:	6861      	ldr	r1, [r4, #4]
 8006eda:	4299      	cmp	r1, r3
 8006edc:	bfde      	ittt	le
 8006ede:	2330      	movle	r3, #48	@ 0x30
 8006ee0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006ee4:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8006ee8:	1b92      	subs	r2, r2, r6
 8006eea:	6122      	str	r2, [r4, #16]
 8006eec:	f8cd a000 	str.w	sl, [sp]
 8006ef0:	464b      	mov	r3, r9
 8006ef2:	aa03      	add	r2, sp, #12
 8006ef4:	4621      	mov	r1, r4
 8006ef6:	4640      	mov	r0, r8
 8006ef8:	f7ff fee6 	bl	8006cc8 <_printf_common>
 8006efc:	3001      	adds	r0, #1
 8006efe:	d14a      	bne.n	8006f96 <_printf_i+0x1f2>
 8006f00:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006f04:	b004      	add	sp, #16
 8006f06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f0a:	6823      	ldr	r3, [r4, #0]
 8006f0c:	f043 0320 	orr.w	r3, r3, #32
 8006f10:	6023      	str	r3, [r4, #0]
 8006f12:	4833      	ldr	r0, [pc, #204]	@ (8006fe0 <_printf_i+0x23c>)
 8006f14:	2778      	movs	r7, #120	@ 0x78
 8006f16:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006f1a:	6823      	ldr	r3, [r4, #0]
 8006f1c:	6831      	ldr	r1, [r6, #0]
 8006f1e:	061f      	lsls	r7, r3, #24
 8006f20:	f851 5b04 	ldr.w	r5, [r1], #4
 8006f24:	d402      	bmi.n	8006f2c <_printf_i+0x188>
 8006f26:	065f      	lsls	r7, r3, #25
 8006f28:	bf48      	it	mi
 8006f2a:	b2ad      	uxthmi	r5, r5
 8006f2c:	6031      	str	r1, [r6, #0]
 8006f2e:	07d9      	lsls	r1, r3, #31
 8006f30:	bf44      	itt	mi
 8006f32:	f043 0320 	orrmi.w	r3, r3, #32
 8006f36:	6023      	strmi	r3, [r4, #0]
 8006f38:	b11d      	cbz	r5, 8006f42 <_printf_i+0x19e>
 8006f3a:	2310      	movs	r3, #16
 8006f3c:	e7ac      	b.n	8006e98 <_printf_i+0xf4>
 8006f3e:	4827      	ldr	r0, [pc, #156]	@ (8006fdc <_printf_i+0x238>)
 8006f40:	e7e9      	b.n	8006f16 <_printf_i+0x172>
 8006f42:	6823      	ldr	r3, [r4, #0]
 8006f44:	f023 0320 	bic.w	r3, r3, #32
 8006f48:	6023      	str	r3, [r4, #0]
 8006f4a:	e7f6      	b.n	8006f3a <_printf_i+0x196>
 8006f4c:	4616      	mov	r6, r2
 8006f4e:	e7bd      	b.n	8006ecc <_printf_i+0x128>
 8006f50:	6833      	ldr	r3, [r6, #0]
 8006f52:	6825      	ldr	r5, [r4, #0]
 8006f54:	6961      	ldr	r1, [r4, #20]
 8006f56:	1d18      	adds	r0, r3, #4
 8006f58:	6030      	str	r0, [r6, #0]
 8006f5a:	062e      	lsls	r6, r5, #24
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	d501      	bpl.n	8006f64 <_printf_i+0x1c0>
 8006f60:	6019      	str	r1, [r3, #0]
 8006f62:	e002      	b.n	8006f6a <_printf_i+0x1c6>
 8006f64:	0668      	lsls	r0, r5, #25
 8006f66:	d5fb      	bpl.n	8006f60 <_printf_i+0x1bc>
 8006f68:	8019      	strh	r1, [r3, #0]
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	6123      	str	r3, [r4, #16]
 8006f6e:	4616      	mov	r6, r2
 8006f70:	e7bc      	b.n	8006eec <_printf_i+0x148>
 8006f72:	6833      	ldr	r3, [r6, #0]
 8006f74:	1d1a      	adds	r2, r3, #4
 8006f76:	6032      	str	r2, [r6, #0]
 8006f78:	681e      	ldr	r6, [r3, #0]
 8006f7a:	6862      	ldr	r2, [r4, #4]
 8006f7c:	2100      	movs	r1, #0
 8006f7e:	4630      	mov	r0, r6
 8006f80:	f7f9 f92e 	bl	80001e0 <memchr>
 8006f84:	b108      	cbz	r0, 8006f8a <_printf_i+0x1e6>
 8006f86:	1b80      	subs	r0, r0, r6
 8006f88:	6060      	str	r0, [r4, #4]
 8006f8a:	6863      	ldr	r3, [r4, #4]
 8006f8c:	6123      	str	r3, [r4, #16]
 8006f8e:	2300      	movs	r3, #0
 8006f90:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006f94:	e7aa      	b.n	8006eec <_printf_i+0x148>
 8006f96:	6923      	ldr	r3, [r4, #16]
 8006f98:	4632      	mov	r2, r6
 8006f9a:	4649      	mov	r1, r9
 8006f9c:	4640      	mov	r0, r8
 8006f9e:	47d0      	blx	sl
 8006fa0:	3001      	adds	r0, #1
 8006fa2:	d0ad      	beq.n	8006f00 <_printf_i+0x15c>
 8006fa4:	6823      	ldr	r3, [r4, #0]
 8006fa6:	079b      	lsls	r3, r3, #30
 8006fa8:	d413      	bmi.n	8006fd2 <_printf_i+0x22e>
 8006faa:	68e0      	ldr	r0, [r4, #12]
 8006fac:	9b03      	ldr	r3, [sp, #12]
 8006fae:	4298      	cmp	r0, r3
 8006fb0:	bfb8      	it	lt
 8006fb2:	4618      	movlt	r0, r3
 8006fb4:	e7a6      	b.n	8006f04 <_printf_i+0x160>
 8006fb6:	2301      	movs	r3, #1
 8006fb8:	4632      	mov	r2, r6
 8006fba:	4649      	mov	r1, r9
 8006fbc:	4640      	mov	r0, r8
 8006fbe:	47d0      	blx	sl
 8006fc0:	3001      	adds	r0, #1
 8006fc2:	d09d      	beq.n	8006f00 <_printf_i+0x15c>
 8006fc4:	3501      	adds	r5, #1
 8006fc6:	68e3      	ldr	r3, [r4, #12]
 8006fc8:	9903      	ldr	r1, [sp, #12]
 8006fca:	1a5b      	subs	r3, r3, r1
 8006fcc:	42ab      	cmp	r3, r5
 8006fce:	dcf2      	bgt.n	8006fb6 <_printf_i+0x212>
 8006fd0:	e7eb      	b.n	8006faa <_printf_i+0x206>
 8006fd2:	2500      	movs	r5, #0
 8006fd4:	f104 0619 	add.w	r6, r4, #25
 8006fd8:	e7f5      	b.n	8006fc6 <_printf_i+0x222>
 8006fda:	bf00      	nop
 8006fdc:	08009b2e 	.word	0x08009b2e
 8006fe0:	08009b3f 	.word	0x08009b3f

08006fe4 <siprintf>:
 8006fe4:	b40e      	push	{r1, r2, r3}
 8006fe6:	b500      	push	{lr}
 8006fe8:	b09c      	sub	sp, #112	@ 0x70
 8006fea:	ab1d      	add	r3, sp, #116	@ 0x74
 8006fec:	9002      	str	r0, [sp, #8]
 8006fee:	9006      	str	r0, [sp, #24]
 8006ff0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006ff4:	4809      	ldr	r0, [pc, #36]	@ (800701c <siprintf+0x38>)
 8006ff6:	9107      	str	r1, [sp, #28]
 8006ff8:	9104      	str	r1, [sp, #16]
 8006ffa:	4909      	ldr	r1, [pc, #36]	@ (8007020 <siprintf+0x3c>)
 8006ffc:	f853 2b04 	ldr.w	r2, [r3], #4
 8007000:	9105      	str	r1, [sp, #20]
 8007002:	6800      	ldr	r0, [r0, #0]
 8007004:	9301      	str	r3, [sp, #4]
 8007006:	a902      	add	r1, sp, #8
 8007008:	f000 ffb2 	bl	8007f70 <_svfiprintf_r>
 800700c:	9b02      	ldr	r3, [sp, #8]
 800700e:	2200      	movs	r2, #0
 8007010:	701a      	strb	r2, [r3, #0]
 8007012:	b01c      	add	sp, #112	@ 0x70
 8007014:	f85d eb04 	ldr.w	lr, [sp], #4
 8007018:	b003      	add	sp, #12
 800701a:	4770      	bx	lr
 800701c:	200000a8 	.word	0x200000a8
 8007020:	ffff0208 	.word	0xffff0208

08007024 <std>:
 8007024:	2300      	movs	r3, #0
 8007026:	b510      	push	{r4, lr}
 8007028:	4604      	mov	r4, r0
 800702a:	e9c0 3300 	strd	r3, r3, [r0]
 800702e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007032:	6083      	str	r3, [r0, #8]
 8007034:	8181      	strh	r1, [r0, #12]
 8007036:	6643      	str	r3, [r0, #100]	@ 0x64
 8007038:	81c2      	strh	r2, [r0, #14]
 800703a:	6183      	str	r3, [r0, #24]
 800703c:	4619      	mov	r1, r3
 800703e:	2208      	movs	r2, #8
 8007040:	305c      	adds	r0, #92	@ 0x5c
 8007042:	f000 f8b1 	bl	80071a8 <memset>
 8007046:	4b0d      	ldr	r3, [pc, #52]	@ (800707c <std+0x58>)
 8007048:	6263      	str	r3, [r4, #36]	@ 0x24
 800704a:	4b0d      	ldr	r3, [pc, #52]	@ (8007080 <std+0x5c>)
 800704c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800704e:	4b0d      	ldr	r3, [pc, #52]	@ (8007084 <std+0x60>)
 8007050:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007052:	4b0d      	ldr	r3, [pc, #52]	@ (8007088 <std+0x64>)
 8007054:	6323      	str	r3, [r4, #48]	@ 0x30
 8007056:	4b0d      	ldr	r3, [pc, #52]	@ (800708c <std+0x68>)
 8007058:	6224      	str	r4, [r4, #32]
 800705a:	429c      	cmp	r4, r3
 800705c:	d006      	beq.n	800706c <std+0x48>
 800705e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007062:	4294      	cmp	r4, r2
 8007064:	d002      	beq.n	800706c <std+0x48>
 8007066:	33d0      	adds	r3, #208	@ 0xd0
 8007068:	429c      	cmp	r4, r3
 800706a:	d105      	bne.n	8007078 <std+0x54>
 800706c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007070:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007074:	f000 b8ce 	b.w	8007214 <__retarget_lock_init_recursive>
 8007078:	bd10      	pop	{r4, pc}
 800707a:	bf00      	nop
 800707c:	08008b31 	.word	0x08008b31
 8007080:	08008b53 	.word	0x08008b53
 8007084:	08008b8b 	.word	0x08008b8b
 8007088:	08008baf 	.word	0x08008baf
 800708c:	20000464 	.word	0x20000464

08007090 <stdio_exit_handler>:
 8007090:	4a02      	ldr	r2, [pc, #8]	@ (800709c <stdio_exit_handler+0xc>)
 8007092:	4903      	ldr	r1, [pc, #12]	@ (80070a0 <stdio_exit_handler+0x10>)
 8007094:	4803      	ldr	r0, [pc, #12]	@ (80070a4 <stdio_exit_handler+0x14>)
 8007096:	f000 b869 	b.w	800716c <_fwalk_sglue>
 800709a:	bf00      	nop
 800709c:	2000009c 	.word	0x2000009c
 80070a0:	080083c5 	.word	0x080083c5
 80070a4:	200000ac 	.word	0x200000ac

080070a8 <cleanup_stdio>:
 80070a8:	6841      	ldr	r1, [r0, #4]
 80070aa:	4b0c      	ldr	r3, [pc, #48]	@ (80070dc <cleanup_stdio+0x34>)
 80070ac:	4299      	cmp	r1, r3
 80070ae:	b510      	push	{r4, lr}
 80070b0:	4604      	mov	r4, r0
 80070b2:	d001      	beq.n	80070b8 <cleanup_stdio+0x10>
 80070b4:	f001 f986 	bl	80083c4 <_fflush_r>
 80070b8:	68a1      	ldr	r1, [r4, #8]
 80070ba:	4b09      	ldr	r3, [pc, #36]	@ (80070e0 <cleanup_stdio+0x38>)
 80070bc:	4299      	cmp	r1, r3
 80070be:	d002      	beq.n	80070c6 <cleanup_stdio+0x1e>
 80070c0:	4620      	mov	r0, r4
 80070c2:	f001 f97f 	bl	80083c4 <_fflush_r>
 80070c6:	68e1      	ldr	r1, [r4, #12]
 80070c8:	4b06      	ldr	r3, [pc, #24]	@ (80070e4 <cleanup_stdio+0x3c>)
 80070ca:	4299      	cmp	r1, r3
 80070cc:	d004      	beq.n	80070d8 <cleanup_stdio+0x30>
 80070ce:	4620      	mov	r0, r4
 80070d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070d4:	f001 b976 	b.w	80083c4 <_fflush_r>
 80070d8:	bd10      	pop	{r4, pc}
 80070da:	bf00      	nop
 80070dc:	20000464 	.word	0x20000464
 80070e0:	200004cc 	.word	0x200004cc
 80070e4:	20000534 	.word	0x20000534

080070e8 <global_stdio_init.part.0>:
 80070e8:	b510      	push	{r4, lr}
 80070ea:	4b0b      	ldr	r3, [pc, #44]	@ (8007118 <global_stdio_init.part.0+0x30>)
 80070ec:	4c0b      	ldr	r4, [pc, #44]	@ (800711c <global_stdio_init.part.0+0x34>)
 80070ee:	4a0c      	ldr	r2, [pc, #48]	@ (8007120 <global_stdio_init.part.0+0x38>)
 80070f0:	601a      	str	r2, [r3, #0]
 80070f2:	4620      	mov	r0, r4
 80070f4:	2200      	movs	r2, #0
 80070f6:	2104      	movs	r1, #4
 80070f8:	f7ff ff94 	bl	8007024 <std>
 80070fc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007100:	2201      	movs	r2, #1
 8007102:	2109      	movs	r1, #9
 8007104:	f7ff ff8e 	bl	8007024 <std>
 8007108:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800710c:	2202      	movs	r2, #2
 800710e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007112:	2112      	movs	r1, #18
 8007114:	f7ff bf86 	b.w	8007024 <std>
 8007118:	2000059c 	.word	0x2000059c
 800711c:	20000464 	.word	0x20000464
 8007120:	08007091 	.word	0x08007091

08007124 <__sfp_lock_acquire>:
 8007124:	4801      	ldr	r0, [pc, #4]	@ (800712c <__sfp_lock_acquire+0x8>)
 8007126:	f000 b876 	b.w	8007216 <__retarget_lock_acquire_recursive>
 800712a:	bf00      	nop
 800712c:	200005a1 	.word	0x200005a1

08007130 <__sfp_lock_release>:
 8007130:	4801      	ldr	r0, [pc, #4]	@ (8007138 <__sfp_lock_release+0x8>)
 8007132:	f000 b871 	b.w	8007218 <__retarget_lock_release_recursive>
 8007136:	bf00      	nop
 8007138:	200005a1 	.word	0x200005a1

0800713c <__sinit>:
 800713c:	b510      	push	{r4, lr}
 800713e:	4604      	mov	r4, r0
 8007140:	f7ff fff0 	bl	8007124 <__sfp_lock_acquire>
 8007144:	6a23      	ldr	r3, [r4, #32]
 8007146:	b11b      	cbz	r3, 8007150 <__sinit+0x14>
 8007148:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800714c:	f7ff bff0 	b.w	8007130 <__sfp_lock_release>
 8007150:	4b04      	ldr	r3, [pc, #16]	@ (8007164 <__sinit+0x28>)
 8007152:	6223      	str	r3, [r4, #32]
 8007154:	4b04      	ldr	r3, [pc, #16]	@ (8007168 <__sinit+0x2c>)
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	2b00      	cmp	r3, #0
 800715a:	d1f5      	bne.n	8007148 <__sinit+0xc>
 800715c:	f7ff ffc4 	bl	80070e8 <global_stdio_init.part.0>
 8007160:	e7f2      	b.n	8007148 <__sinit+0xc>
 8007162:	bf00      	nop
 8007164:	080070a9 	.word	0x080070a9
 8007168:	2000059c 	.word	0x2000059c

0800716c <_fwalk_sglue>:
 800716c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007170:	4607      	mov	r7, r0
 8007172:	4688      	mov	r8, r1
 8007174:	4614      	mov	r4, r2
 8007176:	2600      	movs	r6, #0
 8007178:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800717c:	f1b9 0901 	subs.w	r9, r9, #1
 8007180:	d505      	bpl.n	800718e <_fwalk_sglue+0x22>
 8007182:	6824      	ldr	r4, [r4, #0]
 8007184:	2c00      	cmp	r4, #0
 8007186:	d1f7      	bne.n	8007178 <_fwalk_sglue+0xc>
 8007188:	4630      	mov	r0, r6
 800718a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800718e:	89ab      	ldrh	r3, [r5, #12]
 8007190:	2b01      	cmp	r3, #1
 8007192:	d907      	bls.n	80071a4 <_fwalk_sglue+0x38>
 8007194:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007198:	3301      	adds	r3, #1
 800719a:	d003      	beq.n	80071a4 <_fwalk_sglue+0x38>
 800719c:	4629      	mov	r1, r5
 800719e:	4638      	mov	r0, r7
 80071a0:	47c0      	blx	r8
 80071a2:	4306      	orrs	r6, r0
 80071a4:	3568      	adds	r5, #104	@ 0x68
 80071a6:	e7e9      	b.n	800717c <_fwalk_sglue+0x10>

080071a8 <memset>:
 80071a8:	4402      	add	r2, r0
 80071aa:	4603      	mov	r3, r0
 80071ac:	4293      	cmp	r3, r2
 80071ae:	d100      	bne.n	80071b2 <memset+0xa>
 80071b0:	4770      	bx	lr
 80071b2:	f803 1b01 	strb.w	r1, [r3], #1
 80071b6:	e7f9      	b.n	80071ac <memset+0x4>

080071b8 <_localeconv_r>:
 80071b8:	4800      	ldr	r0, [pc, #0]	@ (80071bc <_localeconv_r+0x4>)
 80071ba:	4770      	bx	lr
 80071bc:	200001e8 	.word	0x200001e8

080071c0 <__errno>:
 80071c0:	4b01      	ldr	r3, [pc, #4]	@ (80071c8 <__errno+0x8>)
 80071c2:	6818      	ldr	r0, [r3, #0]
 80071c4:	4770      	bx	lr
 80071c6:	bf00      	nop
 80071c8:	200000a8 	.word	0x200000a8

080071cc <__libc_init_array>:
 80071cc:	b570      	push	{r4, r5, r6, lr}
 80071ce:	4d0d      	ldr	r5, [pc, #52]	@ (8007204 <__libc_init_array+0x38>)
 80071d0:	4c0d      	ldr	r4, [pc, #52]	@ (8007208 <__libc_init_array+0x3c>)
 80071d2:	1b64      	subs	r4, r4, r5
 80071d4:	10a4      	asrs	r4, r4, #2
 80071d6:	2600      	movs	r6, #0
 80071d8:	42a6      	cmp	r6, r4
 80071da:	d109      	bne.n	80071f0 <__libc_init_array+0x24>
 80071dc:	4d0b      	ldr	r5, [pc, #44]	@ (800720c <__libc_init_array+0x40>)
 80071de:	4c0c      	ldr	r4, [pc, #48]	@ (8007210 <__libc_init_array+0x44>)
 80071e0:	f002 fc60 	bl	8009aa4 <_init>
 80071e4:	1b64      	subs	r4, r4, r5
 80071e6:	10a4      	asrs	r4, r4, #2
 80071e8:	2600      	movs	r6, #0
 80071ea:	42a6      	cmp	r6, r4
 80071ec:	d105      	bne.n	80071fa <__libc_init_array+0x2e>
 80071ee:	bd70      	pop	{r4, r5, r6, pc}
 80071f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80071f4:	4798      	blx	r3
 80071f6:	3601      	adds	r6, #1
 80071f8:	e7ee      	b.n	80071d8 <__libc_init_array+0xc>
 80071fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80071fe:	4798      	blx	r3
 8007200:	3601      	adds	r6, #1
 8007202:	e7f2      	b.n	80071ea <__libc_init_array+0x1e>
 8007204:	08009f08 	.word	0x08009f08
 8007208:	08009f08 	.word	0x08009f08
 800720c:	08009f08 	.word	0x08009f08
 8007210:	08009f0c 	.word	0x08009f0c

08007214 <__retarget_lock_init_recursive>:
 8007214:	4770      	bx	lr

08007216 <__retarget_lock_acquire_recursive>:
 8007216:	4770      	bx	lr

08007218 <__retarget_lock_release_recursive>:
 8007218:	4770      	bx	lr

0800721a <quorem>:
 800721a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800721e:	6903      	ldr	r3, [r0, #16]
 8007220:	690c      	ldr	r4, [r1, #16]
 8007222:	42a3      	cmp	r3, r4
 8007224:	4607      	mov	r7, r0
 8007226:	db7e      	blt.n	8007326 <quorem+0x10c>
 8007228:	3c01      	subs	r4, #1
 800722a:	f101 0814 	add.w	r8, r1, #20
 800722e:	00a3      	lsls	r3, r4, #2
 8007230:	f100 0514 	add.w	r5, r0, #20
 8007234:	9300      	str	r3, [sp, #0]
 8007236:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800723a:	9301      	str	r3, [sp, #4]
 800723c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007240:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007244:	3301      	adds	r3, #1
 8007246:	429a      	cmp	r2, r3
 8007248:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800724c:	fbb2 f6f3 	udiv	r6, r2, r3
 8007250:	d32e      	bcc.n	80072b0 <quorem+0x96>
 8007252:	f04f 0a00 	mov.w	sl, #0
 8007256:	46c4      	mov	ip, r8
 8007258:	46ae      	mov	lr, r5
 800725a:	46d3      	mov	fp, sl
 800725c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007260:	b298      	uxth	r0, r3
 8007262:	fb06 a000 	mla	r0, r6, r0, sl
 8007266:	0c02      	lsrs	r2, r0, #16
 8007268:	0c1b      	lsrs	r3, r3, #16
 800726a:	fb06 2303 	mla	r3, r6, r3, r2
 800726e:	f8de 2000 	ldr.w	r2, [lr]
 8007272:	b280      	uxth	r0, r0
 8007274:	b292      	uxth	r2, r2
 8007276:	1a12      	subs	r2, r2, r0
 8007278:	445a      	add	r2, fp
 800727a:	f8de 0000 	ldr.w	r0, [lr]
 800727e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007282:	b29b      	uxth	r3, r3
 8007284:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007288:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800728c:	b292      	uxth	r2, r2
 800728e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007292:	45e1      	cmp	r9, ip
 8007294:	f84e 2b04 	str.w	r2, [lr], #4
 8007298:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800729c:	d2de      	bcs.n	800725c <quorem+0x42>
 800729e:	9b00      	ldr	r3, [sp, #0]
 80072a0:	58eb      	ldr	r3, [r5, r3]
 80072a2:	b92b      	cbnz	r3, 80072b0 <quorem+0x96>
 80072a4:	9b01      	ldr	r3, [sp, #4]
 80072a6:	3b04      	subs	r3, #4
 80072a8:	429d      	cmp	r5, r3
 80072aa:	461a      	mov	r2, r3
 80072ac:	d32f      	bcc.n	800730e <quorem+0xf4>
 80072ae:	613c      	str	r4, [r7, #16]
 80072b0:	4638      	mov	r0, r7
 80072b2:	f001 fb35 	bl	8008920 <__mcmp>
 80072b6:	2800      	cmp	r0, #0
 80072b8:	db25      	blt.n	8007306 <quorem+0xec>
 80072ba:	4629      	mov	r1, r5
 80072bc:	2000      	movs	r0, #0
 80072be:	f858 2b04 	ldr.w	r2, [r8], #4
 80072c2:	f8d1 c000 	ldr.w	ip, [r1]
 80072c6:	fa1f fe82 	uxth.w	lr, r2
 80072ca:	fa1f f38c 	uxth.w	r3, ip
 80072ce:	eba3 030e 	sub.w	r3, r3, lr
 80072d2:	4403      	add	r3, r0
 80072d4:	0c12      	lsrs	r2, r2, #16
 80072d6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80072da:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80072de:	b29b      	uxth	r3, r3
 80072e0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80072e4:	45c1      	cmp	r9, r8
 80072e6:	f841 3b04 	str.w	r3, [r1], #4
 80072ea:	ea4f 4022 	mov.w	r0, r2, asr #16
 80072ee:	d2e6      	bcs.n	80072be <quorem+0xa4>
 80072f0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80072f4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80072f8:	b922      	cbnz	r2, 8007304 <quorem+0xea>
 80072fa:	3b04      	subs	r3, #4
 80072fc:	429d      	cmp	r5, r3
 80072fe:	461a      	mov	r2, r3
 8007300:	d30b      	bcc.n	800731a <quorem+0x100>
 8007302:	613c      	str	r4, [r7, #16]
 8007304:	3601      	adds	r6, #1
 8007306:	4630      	mov	r0, r6
 8007308:	b003      	add	sp, #12
 800730a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800730e:	6812      	ldr	r2, [r2, #0]
 8007310:	3b04      	subs	r3, #4
 8007312:	2a00      	cmp	r2, #0
 8007314:	d1cb      	bne.n	80072ae <quorem+0x94>
 8007316:	3c01      	subs	r4, #1
 8007318:	e7c6      	b.n	80072a8 <quorem+0x8e>
 800731a:	6812      	ldr	r2, [r2, #0]
 800731c:	3b04      	subs	r3, #4
 800731e:	2a00      	cmp	r2, #0
 8007320:	d1ef      	bne.n	8007302 <quorem+0xe8>
 8007322:	3c01      	subs	r4, #1
 8007324:	e7ea      	b.n	80072fc <quorem+0xe2>
 8007326:	2000      	movs	r0, #0
 8007328:	e7ee      	b.n	8007308 <quorem+0xee>
 800732a:	0000      	movs	r0, r0
 800732c:	0000      	movs	r0, r0
	...

08007330 <_dtoa_r>:
 8007330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007334:	69c7      	ldr	r7, [r0, #28]
 8007336:	b099      	sub	sp, #100	@ 0x64
 8007338:	ed8d 0b02 	vstr	d0, [sp, #8]
 800733c:	ec55 4b10 	vmov	r4, r5, d0
 8007340:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8007342:	9109      	str	r1, [sp, #36]	@ 0x24
 8007344:	4683      	mov	fp, r0
 8007346:	920e      	str	r2, [sp, #56]	@ 0x38
 8007348:	9313      	str	r3, [sp, #76]	@ 0x4c
 800734a:	b97f      	cbnz	r7, 800736c <_dtoa_r+0x3c>
 800734c:	2010      	movs	r0, #16
 800734e:	f000 ff0b 	bl	8008168 <malloc>
 8007352:	4602      	mov	r2, r0
 8007354:	f8cb 001c 	str.w	r0, [fp, #28]
 8007358:	b920      	cbnz	r0, 8007364 <_dtoa_r+0x34>
 800735a:	4ba7      	ldr	r3, [pc, #668]	@ (80075f8 <_dtoa_r+0x2c8>)
 800735c:	21ef      	movs	r1, #239	@ 0xef
 800735e:	48a7      	ldr	r0, [pc, #668]	@ (80075fc <_dtoa_r+0x2cc>)
 8007360:	f001 fcd6 	bl	8008d10 <__assert_func>
 8007364:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007368:	6007      	str	r7, [r0, #0]
 800736a:	60c7      	str	r7, [r0, #12]
 800736c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007370:	6819      	ldr	r1, [r3, #0]
 8007372:	b159      	cbz	r1, 800738c <_dtoa_r+0x5c>
 8007374:	685a      	ldr	r2, [r3, #4]
 8007376:	604a      	str	r2, [r1, #4]
 8007378:	2301      	movs	r3, #1
 800737a:	4093      	lsls	r3, r2
 800737c:	608b      	str	r3, [r1, #8]
 800737e:	4658      	mov	r0, fp
 8007380:	f001 f894 	bl	80084ac <_Bfree>
 8007384:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007388:	2200      	movs	r2, #0
 800738a:	601a      	str	r2, [r3, #0]
 800738c:	1e2b      	subs	r3, r5, #0
 800738e:	bfb9      	ittee	lt
 8007390:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007394:	9303      	strlt	r3, [sp, #12]
 8007396:	2300      	movge	r3, #0
 8007398:	6033      	strge	r3, [r6, #0]
 800739a:	9f03      	ldr	r7, [sp, #12]
 800739c:	4b98      	ldr	r3, [pc, #608]	@ (8007600 <_dtoa_r+0x2d0>)
 800739e:	bfbc      	itt	lt
 80073a0:	2201      	movlt	r2, #1
 80073a2:	6032      	strlt	r2, [r6, #0]
 80073a4:	43bb      	bics	r3, r7
 80073a6:	d112      	bne.n	80073ce <_dtoa_r+0x9e>
 80073a8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80073aa:	f242 730f 	movw	r3, #9999	@ 0x270f
 80073ae:	6013      	str	r3, [r2, #0]
 80073b0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80073b4:	4323      	orrs	r3, r4
 80073b6:	f000 854d 	beq.w	8007e54 <_dtoa_r+0xb24>
 80073ba:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80073bc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8007614 <_dtoa_r+0x2e4>
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	f000 854f 	beq.w	8007e64 <_dtoa_r+0xb34>
 80073c6:	f10a 0303 	add.w	r3, sl, #3
 80073ca:	f000 bd49 	b.w	8007e60 <_dtoa_r+0xb30>
 80073ce:	ed9d 7b02 	vldr	d7, [sp, #8]
 80073d2:	2200      	movs	r2, #0
 80073d4:	ec51 0b17 	vmov	r0, r1, d7
 80073d8:	2300      	movs	r3, #0
 80073da:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80073de:	f7f9 fb7b 	bl	8000ad8 <__aeabi_dcmpeq>
 80073e2:	4680      	mov	r8, r0
 80073e4:	b158      	cbz	r0, 80073fe <_dtoa_r+0xce>
 80073e6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80073e8:	2301      	movs	r3, #1
 80073ea:	6013      	str	r3, [r2, #0]
 80073ec:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80073ee:	b113      	cbz	r3, 80073f6 <_dtoa_r+0xc6>
 80073f0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80073f2:	4b84      	ldr	r3, [pc, #528]	@ (8007604 <_dtoa_r+0x2d4>)
 80073f4:	6013      	str	r3, [r2, #0]
 80073f6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8007618 <_dtoa_r+0x2e8>
 80073fa:	f000 bd33 	b.w	8007e64 <_dtoa_r+0xb34>
 80073fe:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8007402:	aa16      	add	r2, sp, #88	@ 0x58
 8007404:	a917      	add	r1, sp, #92	@ 0x5c
 8007406:	4658      	mov	r0, fp
 8007408:	f001 fb3a 	bl	8008a80 <__d2b>
 800740c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007410:	4681      	mov	r9, r0
 8007412:	2e00      	cmp	r6, #0
 8007414:	d077      	beq.n	8007506 <_dtoa_r+0x1d6>
 8007416:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007418:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800741c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007420:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007424:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007428:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800742c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007430:	4619      	mov	r1, r3
 8007432:	2200      	movs	r2, #0
 8007434:	4b74      	ldr	r3, [pc, #464]	@ (8007608 <_dtoa_r+0x2d8>)
 8007436:	f7f8 ff2f 	bl	8000298 <__aeabi_dsub>
 800743a:	a369      	add	r3, pc, #420	@ (adr r3, 80075e0 <_dtoa_r+0x2b0>)
 800743c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007440:	f7f9 f8e2 	bl	8000608 <__aeabi_dmul>
 8007444:	a368      	add	r3, pc, #416	@ (adr r3, 80075e8 <_dtoa_r+0x2b8>)
 8007446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800744a:	f7f8 ff27 	bl	800029c <__adddf3>
 800744e:	4604      	mov	r4, r0
 8007450:	4630      	mov	r0, r6
 8007452:	460d      	mov	r5, r1
 8007454:	f7f9 f86e 	bl	8000534 <__aeabi_i2d>
 8007458:	a365      	add	r3, pc, #404	@ (adr r3, 80075f0 <_dtoa_r+0x2c0>)
 800745a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800745e:	f7f9 f8d3 	bl	8000608 <__aeabi_dmul>
 8007462:	4602      	mov	r2, r0
 8007464:	460b      	mov	r3, r1
 8007466:	4620      	mov	r0, r4
 8007468:	4629      	mov	r1, r5
 800746a:	f7f8 ff17 	bl	800029c <__adddf3>
 800746e:	4604      	mov	r4, r0
 8007470:	460d      	mov	r5, r1
 8007472:	f7f9 fb79 	bl	8000b68 <__aeabi_d2iz>
 8007476:	2200      	movs	r2, #0
 8007478:	4607      	mov	r7, r0
 800747a:	2300      	movs	r3, #0
 800747c:	4620      	mov	r0, r4
 800747e:	4629      	mov	r1, r5
 8007480:	f7f9 fb34 	bl	8000aec <__aeabi_dcmplt>
 8007484:	b140      	cbz	r0, 8007498 <_dtoa_r+0x168>
 8007486:	4638      	mov	r0, r7
 8007488:	f7f9 f854 	bl	8000534 <__aeabi_i2d>
 800748c:	4622      	mov	r2, r4
 800748e:	462b      	mov	r3, r5
 8007490:	f7f9 fb22 	bl	8000ad8 <__aeabi_dcmpeq>
 8007494:	b900      	cbnz	r0, 8007498 <_dtoa_r+0x168>
 8007496:	3f01      	subs	r7, #1
 8007498:	2f16      	cmp	r7, #22
 800749a:	d851      	bhi.n	8007540 <_dtoa_r+0x210>
 800749c:	4b5b      	ldr	r3, [pc, #364]	@ (800760c <_dtoa_r+0x2dc>)
 800749e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80074a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80074aa:	f7f9 fb1f 	bl	8000aec <__aeabi_dcmplt>
 80074ae:	2800      	cmp	r0, #0
 80074b0:	d048      	beq.n	8007544 <_dtoa_r+0x214>
 80074b2:	3f01      	subs	r7, #1
 80074b4:	2300      	movs	r3, #0
 80074b6:	9312      	str	r3, [sp, #72]	@ 0x48
 80074b8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80074ba:	1b9b      	subs	r3, r3, r6
 80074bc:	1e5a      	subs	r2, r3, #1
 80074be:	bf44      	itt	mi
 80074c0:	f1c3 0801 	rsbmi	r8, r3, #1
 80074c4:	2300      	movmi	r3, #0
 80074c6:	9208      	str	r2, [sp, #32]
 80074c8:	bf54      	ite	pl
 80074ca:	f04f 0800 	movpl.w	r8, #0
 80074ce:	9308      	strmi	r3, [sp, #32]
 80074d0:	2f00      	cmp	r7, #0
 80074d2:	db39      	blt.n	8007548 <_dtoa_r+0x218>
 80074d4:	9b08      	ldr	r3, [sp, #32]
 80074d6:	970f      	str	r7, [sp, #60]	@ 0x3c
 80074d8:	443b      	add	r3, r7
 80074da:	9308      	str	r3, [sp, #32]
 80074dc:	2300      	movs	r3, #0
 80074de:	930a      	str	r3, [sp, #40]	@ 0x28
 80074e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074e2:	2b09      	cmp	r3, #9
 80074e4:	d864      	bhi.n	80075b0 <_dtoa_r+0x280>
 80074e6:	2b05      	cmp	r3, #5
 80074e8:	bfc4      	itt	gt
 80074ea:	3b04      	subgt	r3, #4
 80074ec:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80074ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074f0:	f1a3 0302 	sub.w	r3, r3, #2
 80074f4:	bfcc      	ite	gt
 80074f6:	2400      	movgt	r4, #0
 80074f8:	2401      	movle	r4, #1
 80074fa:	2b03      	cmp	r3, #3
 80074fc:	d863      	bhi.n	80075c6 <_dtoa_r+0x296>
 80074fe:	e8df f003 	tbb	[pc, r3]
 8007502:	372a      	.short	0x372a
 8007504:	5535      	.short	0x5535
 8007506:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800750a:	441e      	add	r6, r3
 800750c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007510:	2b20      	cmp	r3, #32
 8007512:	bfc1      	itttt	gt
 8007514:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007518:	409f      	lslgt	r7, r3
 800751a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800751e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007522:	bfd6      	itet	le
 8007524:	f1c3 0320 	rsble	r3, r3, #32
 8007528:	ea47 0003 	orrgt.w	r0, r7, r3
 800752c:	fa04 f003 	lslle.w	r0, r4, r3
 8007530:	f7f8 fff0 	bl	8000514 <__aeabi_ui2d>
 8007534:	2201      	movs	r2, #1
 8007536:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800753a:	3e01      	subs	r6, #1
 800753c:	9214      	str	r2, [sp, #80]	@ 0x50
 800753e:	e777      	b.n	8007430 <_dtoa_r+0x100>
 8007540:	2301      	movs	r3, #1
 8007542:	e7b8      	b.n	80074b6 <_dtoa_r+0x186>
 8007544:	9012      	str	r0, [sp, #72]	@ 0x48
 8007546:	e7b7      	b.n	80074b8 <_dtoa_r+0x188>
 8007548:	427b      	negs	r3, r7
 800754a:	930a      	str	r3, [sp, #40]	@ 0x28
 800754c:	2300      	movs	r3, #0
 800754e:	eba8 0807 	sub.w	r8, r8, r7
 8007552:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007554:	e7c4      	b.n	80074e0 <_dtoa_r+0x1b0>
 8007556:	2300      	movs	r3, #0
 8007558:	930b      	str	r3, [sp, #44]	@ 0x2c
 800755a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800755c:	2b00      	cmp	r3, #0
 800755e:	dc35      	bgt.n	80075cc <_dtoa_r+0x29c>
 8007560:	2301      	movs	r3, #1
 8007562:	9300      	str	r3, [sp, #0]
 8007564:	9307      	str	r3, [sp, #28]
 8007566:	461a      	mov	r2, r3
 8007568:	920e      	str	r2, [sp, #56]	@ 0x38
 800756a:	e00b      	b.n	8007584 <_dtoa_r+0x254>
 800756c:	2301      	movs	r3, #1
 800756e:	e7f3      	b.n	8007558 <_dtoa_r+0x228>
 8007570:	2300      	movs	r3, #0
 8007572:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007574:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007576:	18fb      	adds	r3, r7, r3
 8007578:	9300      	str	r3, [sp, #0]
 800757a:	3301      	adds	r3, #1
 800757c:	2b01      	cmp	r3, #1
 800757e:	9307      	str	r3, [sp, #28]
 8007580:	bfb8      	it	lt
 8007582:	2301      	movlt	r3, #1
 8007584:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007588:	2100      	movs	r1, #0
 800758a:	2204      	movs	r2, #4
 800758c:	f102 0514 	add.w	r5, r2, #20
 8007590:	429d      	cmp	r5, r3
 8007592:	d91f      	bls.n	80075d4 <_dtoa_r+0x2a4>
 8007594:	6041      	str	r1, [r0, #4]
 8007596:	4658      	mov	r0, fp
 8007598:	f000 ff48 	bl	800842c <_Balloc>
 800759c:	4682      	mov	sl, r0
 800759e:	2800      	cmp	r0, #0
 80075a0:	d13c      	bne.n	800761c <_dtoa_r+0x2ec>
 80075a2:	4b1b      	ldr	r3, [pc, #108]	@ (8007610 <_dtoa_r+0x2e0>)
 80075a4:	4602      	mov	r2, r0
 80075a6:	f240 11af 	movw	r1, #431	@ 0x1af
 80075aa:	e6d8      	b.n	800735e <_dtoa_r+0x2e>
 80075ac:	2301      	movs	r3, #1
 80075ae:	e7e0      	b.n	8007572 <_dtoa_r+0x242>
 80075b0:	2401      	movs	r4, #1
 80075b2:	2300      	movs	r3, #0
 80075b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80075b6:	940b      	str	r4, [sp, #44]	@ 0x2c
 80075b8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80075bc:	9300      	str	r3, [sp, #0]
 80075be:	9307      	str	r3, [sp, #28]
 80075c0:	2200      	movs	r2, #0
 80075c2:	2312      	movs	r3, #18
 80075c4:	e7d0      	b.n	8007568 <_dtoa_r+0x238>
 80075c6:	2301      	movs	r3, #1
 80075c8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80075ca:	e7f5      	b.n	80075b8 <_dtoa_r+0x288>
 80075cc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80075ce:	9300      	str	r3, [sp, #0]
 80075d0:	9307      	str	r3, [sp, #28]
 80075d2:	e7d7      	b.n	8007584 <_dtoa_r+0x254>
 80075d4:	3101      	adds	r1, #1
 80075d6:	0052      	lsls	r2, r2, #1
 80075d8:	e7d8      	b.n	800758c <_dtoa_r+0x25c>
 80075da:	bf00      	nop
 80075dc:	f3af 8000 	nop.w
 80075e0:	636f4361 	.word	0x636f4361
 80075e4:	3fd287a7 	.word	0x3fd287a7
 80075e8:	8b60c8b3 	.word	0x8b60c8b3
 80075ec:	3fc68a28 	.word	0x3fc68a28
 80075f0:	509f79fb 	.word	0x509f79fb
 80075f4:	3fd34413 	.word	0x3fd34413
 80075f8:	08009b5d 	.word	0x08009b5d
 80075fc:	08009b74 	.word	0x08009b74
 8007600:	7ff00000 	.word	0x7ff00000
 8007604:	08009b2d 	.word	0x08009b2d
 8007608:	3ff80000 	.word	0x3ff80000
 800760c:	08009c80 	.word	0x08009c80
 8007610:	08009bcc 	.word	0x08009bcc
 8007614:	08009b59 	.word	0x08009b59
 8007618:	08009b2c 	.word	0x08009b2c
 800761c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007620:	6018      	str	r0, [r3, #0]
 8007622:	9b07      	ldr	r3, [sp, #28]
 8007624:	2b0e      	cmp	r3, #14
 8007626:	f200 80a4 	bhi.w	8007772 <_dtoa_r+0x442>
 800762a:	2c00      	cmp	r4, #0
 800762c:	f000 80a1 	beq.w	8007772 <_dtoa_r+0x442>
 8007630:	2f00      	cmp	r7, #0
 8007632:	dd33      	ble.n	800769c <_dtoa_r+0x36c>
 8007634:	4bad      	ldr	r3, [pc, #692]	@ (80078ec <_dtoa_r+0x5bc>)
 8007636:	f007 020f 	and.w	r2, r7, #15
 800763a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800763e:	ed93 7b00 	vldr	d7, [r3]
 8007642:	05f8      	lsls	r0, r7, #23
 8007644:	ed8d 7b04 	vstr	d7, [sp, #16]
 8007648:	ea4f 1427 	mov.w	r4, r7, asr #4
 800764c:	d516      	bpl.n	800767c <_dtoa_r+0x34c>
 800764e:	4ba8      	ldr	r3, [pc, #672]	@ (80078f0 <_dtoa_r+0x5c0>)
 8007650:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007654:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007658:	f7f9 f900 	bl	800085c <__aeabi_ddiv>
 800765c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007660:	f004 040f 	and.w	r4, r4, #15
 8007664:	2603      	movs	r6, #3
 8007666:	4da2      	ldr	r5, [pc, #648]	@ (80078f0 <_dtoa_r+0x5c0>)
 8007668:	b954      	cbnz	r4, 8007680 <_dtoa_r+0x350>
 800766a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800766e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007672:	f7f9 f8f3 	bl	800085c <__aeabi_ddiv>
 8007676:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800767a:	e028      	b.n	80076ce <_dtoa_r+0x39e>
 800767c:	2602      	movs	r6, #2
 800767e:	e7f2      	b.n	8007666 <_dtoa_r+0x336>
 8007680:	07e1      	lsls	r1, r4, #31
 8007682:	d508      	bpl.n	8007696 <_dtoa_r+0x366>
 8007684:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007688:	e9d5 2300 	ldrd	r2, r3, [r5]
 800768c:	f7f8 ffbc 	bl	8000608 <__aeabi_dmul>
 8007690:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007694:	3601      	adds	r6, #1
 8007696:	1064      	asrs	r4, r4, #1
 8007698:	3508      	adds	r5, #8
 800769a:	e7e5      	b.n	8007668 <_dtoa_r+0x338>
 800769c:	f000 80d2 	beq.w	8007844 <_dtoa_r+0x514>
 80076a0:	427c      	negs	r4, r7
 80076a2:	4b92      	ldr	r3, [pc, #584]	@ (80078ec <_dtoa_r+0x5bc>)
 80076a4:	4d92      	ldr	r5, [pc, #584]	@ (80078f0 <_dtoa_r+0x5c0>)
 80076a6:	f004 020f 	and.w	r2, r4, #15
 80076aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80076ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076b2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80076b6:	f7f8 ffa7 	bl	8000608 <__aeabi_dmul>
 80076ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80076be:	1124      	asrs	r4, r4, #4
 80076c0:	2300      	movs	r3, #0
 80076c2:	2602      	movs	r6, #2
 80076c4:	2c00      	cmp	r4, #0
 80076c6:	f040 80b2 	bne.w	800782e <_dtoa_r+0x4fe>
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d1d3      	bne.n	8007676 <_dtoa_r+0x346>
 80076ce:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80076d0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	f000 80b7 	beq.w	8007848 <_dtoa_r+0x518>
 80076da:	4b86      	ldr	r3, [pc, #536]	@ (80078f4 <_dtoa_r+0x5c4>)
 80076dc:	2200      	movs	r2, #0
 80076de:	4620      	mov	r0, r4
 80076e0:	4629      	mov	r1, r5
 80076e2:	f7f9 fa03 	bl	8000aec <__aeabi_dcmplt>
 80076e6:	2800      	cmp	r0, #0
 80076e8:	f000 80ae 	beq.w	8007848 <_dtoa_r+0x518>
 80076ec:	9b07      	ldr	r3, [sp, #28]
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	f000 80aa 	beq.w	8007848 <_dtoa_r+0x518>
 80076f4:	9b00      	ldr	r3, [sp, #0]
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	dd37      	ble.n	800776a <_dtoa_r+0x43a>
 80076fa:	1e7b      	subs	r3, r7, #1
 80076fc:	9304      	str	r3, [sp, #16]
 80076fe:	4620      	mov	r0, r4
 8007700:	4b7d      	ldr	r3, [pc, #500]	@ (80078f8 <_dtoa_r+0x5c8>)
 8007702:	2200      	movs	r2, #0
 8007704:	4629      	mov	r1, r5
 8007706:	f7f8 ff7f 	bl	8000608 <__aeabi_dmul>
 800770a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800770e:	9c00      	ldr	r4, [sp, #0]
 8007710:	3601      	adds	r6, #1
 8007712:	4630      	mov	r0, r6
 8007714:	f7f8 ff0e 	bl	8000534 <__aeabi_i2d>
 8007718:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800771c:	f7f8 ff74 	bl	8000608 <__aeabi_dmul>
 8007720:	4b76      	ldr	r3, [pc, #472]	@ (80078fc <_dtoa_r+0x5cc>)
 8007722:	2200      	movs	r2, #0
 8007724:	f7f8 fdba 	bl	800029c <__adddf3>
 8007728:	4605      	mov	r5, r0
 800772a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800772e:	2c00      	cmp	r4, #0
 8007730:	f040 808d 	bne.w	800784e <_dtoa_r+0x51e>
 8007734:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007738:	4b71      	ldr	r3, [pc, #452]	@ (8007900 <_dtoa_r+0x5d0>)
 800773a:	2200      	movs	r2, #0
 800773c:	f7f8 fdac 	bl	8000298 <__aeabi_dsub>
 8007740:	4602      	mov	r2, r0
 8007742:	460b      	mov	r3, r1
 8007744:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007748:	462a      	mov	r2, r5
 800774a:	4633      	mov	r3, r6
 800774c:	f7f9 f9ec 	bl	8000b28 <__aeabi_dcmpgt>
 8007750:	2800      	cmp	r0, #0
 8007752:	f040 828b 	bne.w	8007c6c <_dtoa_r+0x93c>
 8007756:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800775a:	462a      	mov	r2, r5
 800775c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007760:	f7f9 f9c4 	bl	8000aec <__aeabi_dcmplt>
 8007764:	2800      	cmp	r0, #0
 8007766:	f040 8128 	bne.w	80079ba <_dtoa_r+0x68a>
 800776a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800776e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8007772:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007774:	2b00      	cmp	r3, #0
 8007776:	f2c0 815a 	blt.w	8007a2e <_dtoa_r+0x6fe>
 800777a:	2f0e      	cmp	r7, #14
 800777c:	f300 8157 	bgt.w	8007a2e <_dtoa_r+0x6fe>
 8007780:	4b5a      	ldr	r3, [pc, #360]	@ (80078ec <_dtoa_r+0x5bc>)
 8007782:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007786:	ed93 7b00 	vldr	d7, [r3]
 800778a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800778c:	2b00      	cmp	r3, #0
 800778e:	ed8d 7b00 	vstr	d7, [sp]
 8007792:	da03      	bge.n	800779c <_dtoa_r+0x46c>
 8007794:	9b07      	ldr	r3, [sp, #28]
 8007796:	2b00      	cmp	r3, #0
 8007798:	f340 8101 	ble.w	800799e <_dtoa_r+0x66e>
 800779c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80077a0:	4656      	mov	r6, sl
 80077a2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80077a6:	4620      	mov	r0, r4
 80077a8:	4629      	mov	r1, r5
 80077aa:	f7f9 f857 	bl	800085c <__aeabi_ddiv>
 80077ae:	f7f9 f9db 	bl	8000b68 <__aeabi_d2iz>
 80077b2:	4680      	mov	r8, r0
 80077b4:	f7f8 febe 	bl	8000534 <__aeabi_i2d>
 80077b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80077bc:	f7f8 ff24 	bl	8000608 <__aeabi_dmul>
 80077c0:	4602      	mov	r2, r0
 80077c2:	460b      	mov	r3, r1
 80077c4:	4620      	mov	r0, r4
 80077c6:	4629      	mov	r1, r5
 80077c8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80077cc:	f7f8 fd64 	bl	8000298 <__aeabi_dsub>
 80077d0:	f806 4b01 	strb.w	r4, [r6], #1
 80077d4:	9d07      	ldr	r5, [sp, #28]
 80077d6:	eba6 040a 	sub.w	r4, r6, sl
 80077da:	42a5      	cmp	r5, r4
 80077dc:	4602      	mov	r2, r0
 80077de:	460b      	mov	r3, r1
 80077e0:	f040 8117 	bne.w	8007a12 <_dtoa_r+0x6e2>
 80077e4:	f7f8 fd5a 	bl	800029c <__adddf3>
 80077e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80077ec:	4604      	mov	r4, r0
 80077ee:	460d      	mov	r5, r1
 80077f0:	f7f9 f99a 	bl	8000b28 <__aeabi_dcmpgt>
 80077f4:	2800      	cmp	r0, #0
 80077f6:	f040 80f9 	bne.w	80079ec <_dtoa_r+0x6bc>
 80077fa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80077fe:	4620      	mov	r0, r4
 8007800:	4629      	mov	r1, r5
 8007802:	f7f9 f969 	bl	8000ad8 <__aeabi_dcmpeq>
 8007806:	b118      	cbz	r0, 8007810 <_dtoa_r+0x4e0>
 8007808:	f018 0f01 	tst.w	r8, #1
 800780c:	f040 80ee 	bne.w	80079ec <_dtoa_r+0x6bc>
 8007810:	4649      	mov	r1, r9
 8007812:	4658      	mov	r0, fp
 8007814:	f000 fe4a 	bl	80084ac <_Bfree>
 8007818:	2300      	movs	r3, #0
 800781a:	7033      	strb	r3, [r6, #0]
 800781c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800781e:	3701      	adds	r7, #1
 8007820:	601f      	str	r7, [r3, #0]
 8007822:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007824:	2b00      	cmp	r3, #0
 8007826:	f000 831d 	beq.w	8007e64 <_dtoa_r+0xb34>
 800782a:	601e      	str	r6, [r3, #0]
 800782c:	e31a      	b.n	8007e64 <_dtoa_r+0xb34>
 800782e:	07e2      	lsls	r2, r4, #31
 8007830:	d505      	bpl.n	800783e <_dtoa_r+0x50e>
 8007832:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007836:	f7f8 fee7 	bl	8000608 <__aeabi_dmul>
 800783a:	3601      	adds	r6, #1
 800783c:	2301      	movs	r3, #1
 800783e:	1064      	asrs	r4, r4, #1
 8007840:	3508      	adds	r5, #8
 8007842:	e73f      	b.n	80076c4 <_dtoa_r+0x394>
 8007844:	2602      	movs	r6, #2
 8007846:	e742      	b.n	80076ce <_dtoa_r+0x39e>
 8007848:	9c07      	ldr	r4, [sp, #28]
 800784a:	9704      	str	r7, [sp, #16]
 800784c:	e761      	b.n	8007712 <_dtoa_r+0x3e2>
 800784e:	4b27      	ldr	r3, [pc, #156]	@ (80078ec <_dtoa_r+0x5bc>)
 8007850:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007852:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007856:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800785a:	4454      	add	r4, sl
 800785c:	2900      	cmp	r1, #0
 800785e:	d053      	beq.n	8007908 <_dtoa_r+0x5d8>
 8007860:	4928      	ldr	r1, [pc, #160]	@ (8007904 <_dtoa_r+0x5d4>)
 8007862:	2000      	movs	r0, #0
 8007864:	f7f8 fffa 	bl	800085c <__aeabi_ddiv>
 8007868:	4633      	mov	r3, r6
 800786a:	462a      	mov	r2, r5
 800786c:	f7f8 fd14 	bl	8000298 <__aeabi_dsub>
 8007870:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007874:	4656      	mov	r6, sl
 8007876:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800787a:	f7f9 f975 	bl	8000b68 <__aeabi_d2iz>
 800787e:	4605      	mov	r5, r0
 8007880:	f7f8 fe58 	bl	8000534 <__aeabi_i2d>
 8007884:	4602      	mov	r2, r0
 8007886:	460b      	mov	r3, r1
 8007888:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800788c:	f7f8 fd04 	bl	8000298 <__aeabi_dsub>
 8007890:	3530      	adds	r5, #48	@ 0x30
 8007892:	4602      	mov	r2, r0
 8007894:	460b      	mov	r3, r1
 8007896:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800789a:	f806 5b01 	strb.w	r5, [r6], #1
 800789e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80078a2:	f7f9 f923 	bl	8000aec <__aeabi_dcmplt>
 80078a6:	2800      	cmp	r0, #0
 80078a8:	d171      	bne.n	800798e <_dtoa_r+0x65e>
 80078aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80078ae:	4911      	ldr	r1, [pc, #68]	@ (80078f4 <_dtoa_r+0x5c4>)
 80078b0:	2000      	movs	r0, #0
 80078b2:	f7f8 fcf1 	bl	8000298 <__aeabi_dsub>
 80078b6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80078ba:	f7f9 f917 	bl	8000aec <__aeabi_dcmplt>
 80078be:	2800      	cmp	r0, #0
 80078c0:	f040 8095 	bne.w	80079ee <_dtoa_r+0x6be>
 80078c4:	42a6      	cmp	r6, r4
 80078c6:	f43f af50 	beq.w	800776a <_dtoa_r+0x43a>
 80078ca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80078ce:	4b0a      	ldr	r3, [pc, #40]	@ (80078f8 <_dtoa_r+0x5c8>)
 80078d0:	2200      	movs	r2, #0
 80078d2:	f7f8 fe99 	bl	8000608 <__aeabi_dmul>
 80078d6:	4b08      	ldr	r3, [pc, #32]	@ (80078f8 <_dtoa_r+0x5c8>)
 80078d8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80078dc:	2200      	movs	r2, #0
 80078de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80078e2:	f7f8 fe91 	bl	8000608 <__aeabi_dmul>
 80078e6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80078ea:	e7c4      	b.n	8007876 <_dtoa_r+0x546>
 80078ec:	08009c80 	.word	0x08009c80
 80078f0:	08009c58 	.word	0x08009c58
 80078f4:	3ff00000 	.word	0x3ff00000
 80078f8:	40240000 	.word	0x40240000
 80078fc:	401c0000 	.word	0x401c0000
 8007900:	40140000 	.word	0x40140000
 8007904:	3fe00000 	.word	0x3fe00000
 8007908:	4631      	mov	r1, r6
 800790a:	4628      	mov	r0, r5
 800790c:	f7f8 fe7c 	bl	8000608 <__aeabi_dmul>
 8007910:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007914:	9415      	str	r4, [sp, #84]	@ 0x54
 8007916:	4656      	mov	r6, sl
 8007918:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800791c:	f7f9 f924 	bl	8000b68 <__aeabi_d2iz>
 8007920:	4605      	mov	r5, r0
 8007922:	f7f8 fe07 	bl	8000534 <__aeabi_i2d>
 8007926:	4602      	mov	r2, r0
 8007928:	460b      	mov	r3, r1
 800792a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800792e:	f7f8 fcb3 	bl	8000298 <__aeabi_dsub>
 8007932:	3530      	adds	r5, #48	@ 0x30
 8007934:	f806 5b01 	strb.w	r5, [r6], #1
 8007938:	4602      	mov	r2, r0
 800793a:	460b      	mov	r3, r1
 800793c:	42a6      	cmp	r6, r4
 800793e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007942:	f04f 0200 	mov.w	r2, #0
 8007946:	d124      	bne.n	8007992 <_dtoa_r+0x662>
 8007948:	4bac      	ldr	r3, [pc, #688]	@ (8007bfc <_dtoa_r+0x8cc>)
 800794a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800794e:	f7f8 fca5 	bl	800029c <__adddf3>
 8007952:	4602      	mov	r2, r0
 8007954:	460b      	mov	r3, r1
 8007956:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800795a:	f7f9 f8e5 	bl	8000b28 <__aeabi_dcmpgt>
 800795e:	2800      	cmp	r0, #0
 8007960:	d145      	bne.n	80079ee <_dtoa_r+0x6be>
 8007962:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007966:	49a5      	ldr	r1, [pc, #660]	@ (8007bfc <_dtoa_r+0x8cc>)
 8007968:	2000      	movs	r0, #0
 800796a:	f7f8 fc95 	bl	8000298 <__aeabi_dsub>
 800796e:	4602      	mov	r2, r0
 8007970:	460b      	mov	r3, r1
 8007972:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007976:	f7f9 f8b9 	bl	8000aec <__aeabi_dcmplt>
 800797a:	2800      	cmp	r0, #0
 800797c:	f43f aef5 	beq.w	800776a <_dtoa_r+0x43a>
 8007980:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8007982:	1e73      	subs	r3, r6, #1
 8007984:	9315      	str	r3, [sp, #84]	@ 0x54
 8007986:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800798a:	2b30      	cmp	r3, #48	@ 0x30
 800798c:	d0f8      	beq.n	8007980 <_dtoa_r+0x650>
 800798e:	9f04      	ldr	r7, [sp, #16]
 8007990:	e73e      	b.n	8007810 <_dtoa_r+0x4e0>
 8007992:	4b9b      	ldr	r3, [pc, #620]	@ (8007c00 <_dtoa_r+0x8d0>)
 8007994:	f7f8 fe38 	bl	8000608 <__aeabi_dmul>
 8007998:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800799c:	e7bc      	b.n	8007918 <_dtoa_r+0x5e8>
 800799e:	d10c      	bne.n	80079ba <_dtoa_r+0x68a>
 80079a0:	4b98      	ldr	r3, [pc, #608]	@ (8007c04 <_dtoa_r+0x8d4>)
 80079a2:	2200      	movs	r2, #0
 80079a4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80079a8:	f7f8 fe2e 	bl	8000608 <__aeabi_dmul>
 80079ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80079b0:	f7f9 f8b0 	bl	8000b14 <__aeabi_dcmpge>
 80079b4:	2800      	cmp	r0, #0
 80079b6:	f000 8157 	beq.w	8007c68 <_dtoa_r+0x938>
 80079ba:	2400      	movs	r4, #0
 80079bc:	4625      	mov	r5, r4
 80079be:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80079c0:	43db      	mvns	r3, r3
 80079c2:	9304      	str	r3, [sp, #16]
 80079c4:	4656      	mov	r6, sl
 80079c6:	2700      	movs	r7, #0
 80079c8:	4621      	mov	r1, r4
 80079ca:	4658      	mov	r0, fp
 80079cc:	f000 fd6e 	bl	80084ac <_Bfree>
 80079d0:	2d00      	cmp	r5, #0
 80079d2:	d0dc      	beq.n	800798e <_dtoa_r+0x65e>
 80079d4:	b12f      	cbz	r7, 80079e2 <_dtoa_r+0x6b2>
 80079d6:	42af      	cmp	r7, r5
 80079d8:	d003      	beq.n	80079e2 <_dtoa_r+0x6b2>
 80079da:	4639      	mov	r1, r7
 80079dc:	4658      	mov	r0, fp
 80079de:	f000 fd65 	bl	80084ac <_Bfree>
 80079e2:	4629      	mov	r1, r5
 80079e4:	4658      	mov	r0, fp
 80079e6:	f000 fd61 	bl	80084ac <_Bfree>
 80079ea:	e7d0      	b.n	800798e <_dtoa_r+0x65e>
 80079ec:	9704      	str	r7, [sp, #16]
 80079ee:	4633      	mov	r3, r6
 80079f0:	461e      	mov	r6, r3
 80079f2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80079f6:	2a39      	cmp	r2, #57	@ 0x39
 80079f8:	d107      	bne.n	8007a0a <_dtoa_r+0x6da>
 80079fa:	459a      	cmp	sl, r3
 80079fc:	d1f8      	bne.n	80079f0 <_dtoa_r+0x6c0>
 80079fe:	9a04      	ldr	r2, [sp, #16]
 8007a00:	3201      	adds	r2, #1
 8007a02:	9204      	str	r2, [sp, #16]
 8007a04:	2230      	movs	r2, #48	@ 0x30
 8007a06:	f88a 2000 	strb.w	r2, [sl]
 8007a0a:	781a      	ldrb	r2, [r3, #0]
 8007a0c:	3201      	adds	r2, #1
 8007a0e:	701a      	strb	r2, [r3, #0]
 8007a10:	e7bd      	b.n	800798e <_dtoa_r+0x65e>
 8007a12:	4b7b      	ldr	r3, [pc, #492]	@ (8007c00 <_dtoa_r+0x8d0>)
 8007a14:	2200      	movs	r2, #0
 8007a16:	f7f8 fdf7 	bl	8000608 <__aeabi_dmul>
 8007a1a:	2200      	movs	r2, #0
 8007a1c:	2300      	movs	r3, #0
 8007a1e:	4604      	mov	r4, r0
 8007a20:	460d      	mov	r5, r1
 8007a22:	f7f9 f859 	bl	8000ad8 <__aeabi_dcmpeq>
 8007a26:	2800      	cmp	r0, #0
 8007a28:	f43f aebb 	beq.w	80077a2 <_dtoa_r+0x472>
 8007a2c:	e6f0      	b.n	8007810 <_dtoa_r+0x4e0>
 8007a2e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007a30:	2a00      	cmp	r2, #0
 8007a32:	f000 80db 	beq.w	8007bec <_dtoa_r+0x8bc>
 8007a36:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007a38:	2a01      	cmp	r2, #1
 8007a3a:	f300 80bf 	bgt.w	8007bbc <_dtoa_r+0x88c>
 8007a3e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007a40:	2a00      	cmp	r2, #0
 8007a42:	f000 80b7 	beq.w	8007bb4 <_dtoa_r+0x884>
 8007a46:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007a4a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007a4c:	4646      	mov	r6, r8
 8007a4e:	9a08      	ldr	r2, [sp, #32]
 8007a50:	2101      	movs	r1, #1
 8007a52:	441a      	add	r2, r3
 8007a54:	4658      	mov	r0, fp
 8007a56:	4498      	add	r8, r3
 8007a58:	9208      	str	r2, [sp, #32]
 8007a5a:	f000 fddb 	bl	8008614 <__i2b>
 8007a5e:	4605      	mov	r5, r0
 8007a60:	b15e      	cbz	r6, 8007a7a <_dtoa_r+0x74a>
 8007a62:	9b08      	ldr	r3, [sp, #32]
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	dd08      	ble.n	8007a7a <_dtoa_r+0x74a>
 8007a68:	42b3      	cmp	r3, r6
 8007a6a:	9a08      	ldr	r2, [sp, #32]
 8007a6c:	bfa8      	it	ge
 8007a6e:	4633      	movge	r3, r6
 8007a70:	eba8 0803 	sub.w	r8, r8, r3
 8007a74:	1af6      	subs	r6, r6, r3
 8007a76:	1ad3      	subs	r3, r2, r3
 8007a78:	9308      	str	r3, [sp, #32]
 8007a7a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a7c:	b1f3      	cbz	r3, 8007abc <_dtoa_r+0x78c>
 8007a7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	f000 80b7 	beq.w	8007bf4 <_dtoa_r+0x8c4>
 8007a86:	b18c      	cbz	r4, 8007aac <_dtoa_r+0x77c>
 8007a88:	4629      	mov	r1, r5
 8007a8a:	4622      	mov	r2, r4
 8007a8c:	4658      	mov	r0, fp
 8007a8e:	f000 fe81 	bl	8008794 <__pow5mult>
 8007a92:	464a      	mov	r2, r9
 8007a94:	4601      	mov	r1, r0
 8007a96:	4605      	mov	r5, r0
 8007a98:	4658      	mov	r0, fp
 8007a9a:	f000 fdd1 	bl	8008640 <__multiply>
 8007a9e:	4649      	mov	r1, r9
 8007aa0:	9004      	str	r0, [sp, #16]
 8007aa2:	4658      	mov	r0, fp
 8007aa4:	f000 fd02 	bl	80084ac <_Bfree>
 8007aa8:	9b04      	ldr	r3, [sp, #16]
 8007aaa:	4699      	mov	r9, r3
 8007aac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007aae:	1b1a      	subs	r2, r3, r4
 8007ab0:	d004      	beq.n	8007abc <_dtoa_r+0x78c>
 8007ab2:	4649      	mov	r1, r9
 8007ab4:	4658      	mov	r0, fp
 8007ab6:	f000 fe6d 	bl	8008794 <__pow5mult>
 8007aba:	4681      	mov	r9, r0
 8007abc:	2101      	movs	r1, #1
 8007abe:	4658      	mov	r0, fp
 8007ac0:	f000 fda8 	bl	8008614 <__i2b>
 8007ac4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007ac6:	4604      	mov	r4, r0
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	f000 81cf 	beq.w	8007e6c <_dtoa_r+0xb3c>
 8007ace:	461a      	mov	r2, r3
 8007ad0:	4601      	mov	r1, r0
 8007ad2:	4658      	mov	r0, fp
 8007ad4:	f000 fe5e 	bl	8008794 <__pow5mult>
 8007ad8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ada:	2b01      	cmp	r3, #1
 8007adc:	4604      	mov	r4, r0
 8007ade:	f300 8095 	bgt.w	8007c0c <_dtoa_r+0x8dc>
 8007ae2:	9b02      	ldr	r3, [sp, #8]
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	f040 8087 	bne.w	8007bf8 <_dtoa_r+0x8c8>
 8007aea:	9b03      	ldr	r3, [sp, #12]
 8007aec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	f040 8089 	bne.w	8007c08 <_dtoa_r+0x8d8>
 8007af6:	9b03      	ldr	r3, [sp, #12]
 8007af8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007afc:	0d1b      	lsrs	r3, r3, #20
 8007afe:	051b      	lsls	r3, r3, #20
 8007b00:	b12b      	cbz	r3, 8007b0e <_dtoa_r+0x7de>
 8007b02:	9b08      	ldr	r3, [sp, #32]
 8007b04:	3301      	adds	r3, #1
 8007b06:	9308      	str	r3, [sp, #32]
 8007b08:	f108 0801 	add.w	r8, r8, #1
 8007b0c:	2301      	movs	r3, #1
 8007b0e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007b10:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	f000 81b0 	beq.w	8007e78 <_dtoa_r+0xb48>
 8007b18:	6923      	ldr	r3, [r4, #16]
 8007b1a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007b1e:	6918      	ldr	r0, [r3, #16]
 8007b20:	f000 fd2c 	bl	800857c <__hi0bits>
 8007b24:	f1c0 0020 	rsb	r0, r0, #32
 8007b28:	9b08      	ldr	r3, [sp, #32]
 8007b2a:	4418      	add	r0, r3
 8007b2c:	f010 001f 	ands.w	r0, r0, #31
 8007b30:	d077      	beq.n	8007c22 <_dtoa_r+0x8f2>
 8007b32:	f1c0 0320 	rsb	r3, r0, #32
 8007b36:	2b04      	cmp	r3, #4
 8007b38:	dd6b      	ble.n	8007c12 <_dtoa_r+0x8e2>
 8007b3a:	9b08      	ldr	r3, [sp, #32]
 8007b3c:	f1c0 001c 	rsb	r0, r0, #28
 8007b40:	4403      	add	r3, r0
 8007b42:	4480      	add	r8, r0
 8007b44:	4406      	add	r6, r0
 8007b46:	9308      	str	r3, [sp, #32]
 8007b48:	f1b8 0f00 	cmp.w	r8, #0
 8007b4c:	dd05      	ble.n	8007b5a <_dtoa_r+0x82a>
 8007b4e:	4649      	mov	r1, r9
 8007b50:	4642      	mov	r2, r8
 8007b52:	4658      	mov	r0, fp
 8007b54:	f000 fe78 	bl	8008848 <__lshift>
 8007b58:	4681      	mov	r9, r0
 8007b5a:	9b08      	ldr	r3, [sp, #32]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	dd05      	ble.n	8007b6c <_dtoa_r+0x83c>
 8007b60:	4621      	mov	r1, r4
 8007b62:	461a      	mov	r2, r3
 8007b64:	4658      	mov	r0, fp
 8007b66:	f000 fe6f 	bl	8008848 <__lshift>
 8007b6a:	4604      	mov	r4, r0
 8007b6c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d059      	beq.n	8007c26 <_dtoa_r+0x8f6>
 8007b72:	4621      	mov	r1, r4
 8007b74:	4648      	mov	r0, r9
 8007b76:	f000 fed3 	bl	8008920 <__mcmp>
 8007b7a:	2800      	cmp	r0, #0
 8007b7c:	da53      	bge.n	8007c26 <_dtoa_r+0x8f6>
 8007b7e:	1e7b      	subs	r3, r7, #1
 8007b80:	9304      	str	r3, [sp, #16]
 8007b82:	4649      	mov	r1, r9
 8007b84:	2300      	movs	r3, #0
 8007b86:	220a      	movs	r2, #10
 8007b88:	4658      	mov	r0, fp
 8007b8a:	f000 fcb1 	bl	80084f0 <__multadd>
 8007b8e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b90:	4681      	mov	r9, r0
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	f000 8172 	beq.w	8007e7c <_dtoa_r+0xb4c>
 8007b98:	2300      	movs	r3, #0
 8007b9a:	4629      	mov	r1, r5
 8007b9c:	220a      	movs	r2, #10
 8007b9e:	4658      	mov	r0, fp
 8007ba0:	f000 fca6 	bl	80084f0 <__multadd>
 8007ba4:	9b00      	ldr	r3, [sp, #0]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	4605      	mov	r5, r0
 8007baa:	dc67      	bgt.n	8007c7c <_dtoa_r+0x94c>
 8007bac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007bae:	2b02      	cmp	r3, #2
 8007bb0:	dc41      	bgt.n	8007c36 <_dtoa_r+0x906>
 8007bb2:	e063      	b.n	8007c7c <_dtoa_r+0x94c>
 8007bb4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007bb6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007bba:	e746      	b.n	8007a4a <_dtoa_r+0x71a>
 8007bbc:	9b07      	ldr	r3, [sp, #28]
 8007bbe:	1e5c      	subs	r4, r3, #1
 8007bc0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007bc2:	42a3      	cmp	r3, r4
 8007bc4:	bfbf      	itttt	lt
 8007bc6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007bc8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8007bca:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007bcc:	1ae3      	sublt	r3, r4, r3
 8007bce:	bfb4      	ite	lt
 8007bd0:	18d2      	addlt	r2, r2, r3
 8007bd2:	1b1c      	subge	r4, r3, r4
 8007bd4:	9b07      	ldr	r3, [sp, #28]
 8007bd6:	bfbc      	itt	lt
 8007bd8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8007bda:	2400      	movlt	r4, #0
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	bfb5      	itete	lt
 8007be0:	eba8 0603 	sublt.w	r6, r8, r3
 8007be4:	9b07      	ldrge	r3, [sp, #28]
 8007be6:	2300      	movlt	r3, #0
 8007be8:	4646      	movge	r6, r8
 8007bea:	e730      	b.n	8007a4e <_dtoa_r+0x71e>
 8007bec:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007bee:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007bf0:	4646      	mov	r6, r8
 8007bf2:	e735      	b.n	8007a60 <_dtoa_r+0x730>
 8007bf4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007bf6:	e75c      	b.n	8007ab2 <_dtoa_r+0x782>
 8007bf8:	2300      	movs	r3, #0
 8007bfa:	e788      	b.n	8007b0e <_dtoa_r+0x7de>
 8007bfc:	3fe00000 	.word	0x3fe00000
 8007c00:	40240000 	.word	0x40240000
 8007c04:	40140000 	.word	0x40140000
 8007c08:	9b02      	ldr	r3, [sp, #8]
 8007c0a:	e780      	b.n	8007b0e <_dtoa_r+0x7de>
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007c10:	e782      	b.n	8007b18 <_dtoa_r+0x7e8>
 8007c12:	d099      	beq.n	8007b48 <_dtoa_r+0x818>
 8007c14:	9a08      	ldr	r2, [sp, #32]
 8007c16:	331c      	adds	r3, #28
 8007c18:	441a      	add	r2, r3
 8007c1a:	4498      	add	r8, r3
 8007c1c:	441e      	add	r6, r3
 8007c1e:	9208      	str	r2, [sp, #32]
 8007c20:	e792      	b.n	8007b48 <_dtoa_r+0x818>
 8007c22:	4603      	mov	r3, r0
 8007c24:	e7f6      	b.n	8007c14 <_dtoa_r+0x8e4>
 8007c26:	9b07      	ldr	r3, [sp, #28]
 8007c28:	9704      	str	r7, [sp, #16]
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	dc20      	bgt.n	8007c70 <_dtoa_r+0x940>
 8007c2e:	9300      	str	r3, [sp, #0]
 8007c30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c32:	2b02      	cmp	r3, #2
 8007c34:	dd1e      	ble.n	8007c74 <_dtoa_r+0x944>
 8007c36:	9b00      	ldr	r3, [sp, #0]
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	f47f aec0 	bne.w	80079be <_dtoa_r+0x68e>
 8007c3e:	4621      	mov	r1, r4
 8007c40:	2205      	movs	r2, #5
 8007c42:	4658      	mov	r0, fp
 8007c44:	f000 fc54 	bl	80084f0 <__multadd>
 8007c48:	4601      	mov	r1, r0
 8007c4a:	4604      	mov	r4, r0
 8007c4c:	4648      	mov	r0, r9
 8007c4e:	f000 fe67 	bl	8008920 <__mcmp>
 8007c52:	2800      	cmp	r0, #0
 8007c54:	f77f aeb3 	ble.w	80079be <_dtoa_r+0x68e>
 8007c58:	4656      	mov	r6, sl
 8007c5a:	2331      	movs	r3, #49	@ 0x31
 8007c5c:	f806 3b01 	strb.w	r3, [r6], #1
 8007c60:	9b04      	ldr	r3, [sp, #16]
 8007c62:	3301      	adds	r3, #1
 8007c64:	9304      	str	r3, [sp, #16]
 8007c66:	e6ae      	b.n	80079c6 <_dtoa_r+0x696>
 8007c68:	9c07      	ldr	r4, [sp, #28]
 8007c6a:	9704      	str	r7, [sp, #16]
 8007c6c:	4625      	mov	r5, r4
 8007c6e:	e7f3      	b.n	8007c58 <_dtoa_r+0x928>
 8007c70:	9b07      	ldr	r3, [sp, #28]
 8007c72:	9300      	str	r3, [sp, #0]
 8007c74:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	f000 8104 	beq.w	8007e84 <_dtoa_r+0xb54>
 8007c7c:	2e00      	cmp	r6, #0
 8007c7e:	dd05      	ble.n	8007c8c <_dtoa_r+0x95c>
 8007c80:	4629      	mov	r1, r5
 8007c82:	4632      	mov	r2, r6
 8007c84:	4658      	mov	r0, fp
 8007c86:	f000 fddf 	bl	8008848 <__lshift>
 8007c8a:	4605      	mov	r5, r0
 8007c8c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d05a      	beq.n	8007d48 <_dtoa_r+0xa18>
 8007c92:	6869      	ldr	r1, [r5, #4]
 8007c94:	4658      	mov	r0, fp
 8007c96:	f000 fbc9 	bl	800842c <_Balloc>
 8007c9a:	4606      	mov	r6, r0
 8007c9c:	b928      	cbnz	r0, 8007caa <_dtoa_r+0x97a>
 8007c9e:	4b84      	ldr	r3, [pc, #528]	@ (8007eb0 <_dtoa_r+0xb80>)
 8007ca0:	4602      	mov	r2, r0
 8007ca2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007ca6:	f7ff bb5a 	b.w	800735e <_dtoa_r+0x2e>
 8007caa:	692a      	ldr	r2, [r5, #16]
 8007cac:	3202      	adds	r2, #2
 8007cae:	0092      	lsls	r2, r2, #2
 8007cb0:	f105 010c 	add.w	r1, r5, #12
 8007cb4:	300c      	adds	r0, #12
 8007cb6:	f001 f81d 	bl	8008cf4 <memcpy>
 8007cba:	2201      	movs	r2, #1
 8007cbc:	4631      	mov	r1, r6
 8007cbe:	4658      	mov	r0, fp
 8007cc0:	f000 fdc2 	bl	8008848 <__lshift>
 8007cc4:	f10a 0301 	add.w	r3, sl, #1
 8007cc8:	9307      	str	r3, [sp, #28]
 8007cca:	9b00      	ldr	r3, [sp, #0]
 8007ccc:	4453      	add	r3, sl
 8007cce:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007cd0:	9b02      	ldr	r3, [sp, #8]
 8007cd2:	f003 0301 	and.w	r3, r3, #1
 8007cd6:	462f      	mov	r7, r5
 8007cd8:	930a      	str	r3, [sp, #40]	@ 0x28
 8007cda:	4605      	mov	r5, r0
 8007cdc:	9b07      	ldr	r3, [sp, #28]
 8007cde:	4621      	mov	r1, r4
 8007ce0:	3b01      	subs	r3, #1
 8007ce2:	4648      	mov	r0, r9
 8007ce4:	9300      	str	r3, [sp, #0]
 8007ce6:	f7ff fa98 	bl	800721a <quorem>
 8007cea:	4639      	mov	r1, r7
 8007cec:	9002      	str	r0, [sp, #8]
 8007cee:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007cf2:	4648      	mov	r0, r9
 8007cf4:	f000 fe14 	bl	8008920 <__mcmp>
 8007cf8:	462a      	mov	r2, r5
 8007cfa:	9008      	str	r0, [sp, #32]
 8007cfc:	4621      	mov	r1, r4
 8007cfe:	4658      	mov	r0, fp
 8007d00:	f000 fe2a 	bl	8008958 <__mdiff>
 8007d04:	68c2      	ldr	r2, [r0, #12]
 8007d06:	4606      	mov	r6, r0
 8007d08:	bb02      	cbnz	r2, 8007d4c <_dtoa_r+0xa1c>
 8007d0a:	4601      	mov	r1, r0
 8007d0c:	4648      	mov	r0, r9
 8007d0e:	f000 fe07 	bl	8008920 <__mcmp>
 8007d12:	4602      	mov	r2, r0
 8007d14:	4631      	mov	r1, r6
 8007d16:	4658      	mov	r0, fp
 8007d18:	920e      	str	r2, [sp, #56]	@ 0x38
 8007d1a:	f000 fbc7 	bl	80084ac <_Bfree>
 8007d1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d20:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007d22:	9e07      	ldr	r6, [sp, #28]
 8007d24:	ea43 0102 	orr.w	r1, r3, r2
 8007d28:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d2a:	4319      	orrs	r1, r3
 8007d2c:	d110      	bne.n	8007d50 <_dtoa_r+0xa20>
 8007d2e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007d32:	d029      	beq.n	8007d88 <_dtoa_r+0xa58>
 8007d34:	9b08      	ldr	r3, [sp, #32]
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	dd02      	ble.n	8007d40 <_dtoa_r+0xa10>
 8007d3a:	9b02      	ldr	r3, [sp, #8]
 8007d3c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007d40:	9b00      	ldr	r3, [sp, #0]
 8007d42:	f883 8000 	strb.w	r8, [r3]
 8007d46:	e63f      	b.n	80079c8 <_dtoa_r+0x698>
 8007d48:	4628      	mov	r0, r5
 8007d4a:	e7bb      	b.n	8007cc4 <_dtoa_r+0x994>
 8007d4c:	2201      	movs	r2, #1
 8007d4e:	e7e1      	b.n	8007d14 <_dtoa_r+0x9e4>
 8007d50:	9b08      	ldr	r3, [sp, #32]
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	db04      	blt.n	8007d60 <_dtoa_r+0xa30>
 8007d56:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007d58:	430b      	orrs	r3, r1
 8007d5a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007d5c:	430b      	orrs	r3, r1
 8007d5e:	d120      	bne.n	8007da2 <_dtoa_r+0xa72>
 8007d60:	2a00      	cmp	r2, #0
 8007d62:	dded      	ble.n	8007d40 <_dtoa_r+0xa10>
 8007d64:	4649      	mov	r1, r9
 8007d66:	2201      	movs	r2, #1
 8007d68:	4658      	mov	r0, fp
 8007d6a:	f000 fd6d 	bl	8008848 <__lshift>
 8007d6e:	4621      	mov	r1, r4
 8007d70:	4681      	mov	r9, r0
 8007d72:	f000 fdd5 	bl	8008920 <__mcmp>
 8007d76:	2800      	cmp	r0, #0
 8007d78:	dc03      	bgt.n	8007d82 <_dtoa_r+0xa52>
 8007d7a:	d1e1      	bne.n	8007d40 <_dtoa_r+0xa10>
 8007d7c:	f018 0f01 	tst.w	r8, #1
 8007d80:	d0de      	beq.n	8007d40 <_dtoa_r+0xa10>
 8007d82:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007d86:	d1d8      	bne.n	8007d3a <_dtoa_r+0xa0a>
 8007d88:	9a00      	ldr	r2, [sp, #0]
 8007d8a:	2339      	movs	r3, #57	@ 0x39
 8007d8c:	7013      	strb	r3, [r2, #0]
 8007d8e:	4633      	mov	r3, r6
 8007d90:	461e      	mov	r6, r3
 8007d92:	3b01      	subs	r3, #1
 8007d94:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007d98:	2a39      	cmp	r2, #57	@ 0x39
 8007d9a:	d052      	beq.n	8007e42 <_dtoa_r+0xb12>
 8007d9c:	3201      	adds	r2, #1
 8007d9e:	701a      	strb	r2, [r3, #0]
 8007da0:	e612      	b.n	80079c8 <_dtoa_r+0x698>
 8007da2:	2a00      	cmp	r2, #0
 8007da4:	dd07      	ble.n	8007db6 <_dtoa_r+0xa86>
 8007da6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007daa:	d0ed      	beq.n	8007d88 <_dtoa_r+0xa58>
 8007dac:	9a00      	ldr	r2, [sp, #0]
 8007dae:	f108 0301 	add.w	r3, r8, #1
 8007db2:	7013      	strb	r3, [r2, #0]
 8007db4:	e608      	b.n	80079c8 <_dtoa_r+0x698>
 8007db6:	9b07      	ldr	r3, [sp, #28]
 8007db8:	9a07      	ldr	r2, [sp, #28]
 8007dba:	f803 8c01 	strb.w	r8, [r3, #-1]
 8007dbe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007dc0:	4293      	cmp	r3, r2
 8007dc2:	d028      	beq.n	8007e16 <_dtoa_r+0xae6>
 8007dc4:	4649      	mov	r1, r9
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	220a      	movs	r2, #10
 8007dca:	4658      	mov	r0, fp
 8007dcc:	f000 fb90 	bl	80084f0 <__multadd>
 8007dd0:	42af      	cmp	r7, r5
 8007dd2:	4681      	mov	r9, r0
 8007dd4:	f04f 0300 	mov.w	r3, #0
 8007dd8:	f04f 020a 	mov.w	r2, #10
 8007ddc:	4639      	mov	r1, r7
 8007dde:	4658      	mov	r0, fp
 8007de0:	d107      	bne.n	8007df2 <_dtoa_r+0xac2>
 8007de2:	f000 fb85 	bl	80084f0 <__multadd>
 8007de6:	4607      	mov	r7, r0
 8007de8:	4605      	mov	r5, r0
 8007dea:	9b07      	ldr	r3, [sp, #28]
 8007dec:	3301      	adds	r3, #1
 8007dee:	9307      	str	r3, [sp, #28]
 8007df0:	e774      	b.n	8007cdc <_dtoa_r+0x9ac>
 8007df2:	f000 fb7d 	bl	80084f0 <__multadd>
 8007df6:	4629      	mov	r1, r5
 8007df8:	4607      	mov	r7, r0
 8007dfa:	2300      	movs	r3, #0
 8007dfc:	220a      	movs	r2, #10
 8007dfe:	4658      	mov	r0, fp
 8007e00:	f000 fb76 	bl	80084f0 <__multadd>
 8007e04:	4605      	mov	r5, r0
 8007e06:	e7f0      	b.n	8007dea <_dtoa_r+0xaba>
 8007e08:	9b00      	ldr	r3, [sp, #0]
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	bfcc      	ite	gt
 8007e0e:	461e      	movgt	r6, r3
 8007e10:	2601      	movle	r6, #1
 8007e12:	4456      	add	r6, sl
 8007e14:	2700      	movs	r7, #0
 8007e16:	4649      	mov	r1, r9
 8007e18:	2201      	movs	r2, #1
 8007e1a:	4658      	mov	r0, fp
 8007e1c:	f000 fd14 	bl	8008848 <__lshift>
 8007e20:	4621      	mov	r1, r4
 8007e22:	4681      	mov	r9, r0
 8007e24:	f000 fd7c 	bl	8008920 <__mcmp>
 8007e28:	2800      	cmp	r0, #0
 8007e2a:	dcb0      	bgt.n	8007d8e <_dtoa_r+0xa5e>
 8007e2c:	d102      	bne.n	8007e34 <_dtoa_r+0xb04>
 8007e2e:	f018 0f01 	tst.w	r8, #1
 8007e32:	d1ac      	bne.n	8007d8e <_dtoa_r+0xa5e>
 8007e34:	4633      	mov	r3, r6
 8007e36:	461e      	mov	r6, r3
 8007e38:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007e3c:	2a30      	cmp	r2, #48	@ 0x30
 8007e3e:	d0fa      	beq.n	8007e36 <_dtoa_r+0xb06>
 8007e40:	e5c2      	b.n	80079c8 <_dtoa_r+0x698>
 8007e42:	459a      	cmp	sl, r3
 8007e44:	d1a4      	bne.n	8007d90 <_dtoa_r+0xa60>
 8007e46:	9b04      	ldr	r3, [sp, #16]
 8007e48:	3301      	adds	r3, #1
 8007e4a:	9304      	str	r3, [sp, #16]
 8007e4c:	2331      	movs	r3, #49	@ 0x31
 8007e4e:	f88a 3000 	strb.w	r3, [sl]
 8007e52:	e5b9      	b.n	80079c8 <_dtoa_r+0x698>
 8007e54:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007e56:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8007eb4 <_dtoa_r+0xb84>
 8007e5a:	b11b      	cbz	r3, 8007e64 <_dtoa_r+0xb34>
 8007e5c:	f10a 0308 	add.w	r3, sl, #8
 8007e60:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007e62:	6013      	str	r3, [r2, #0]
 8007e64:	4650      	mov	r0, sl
 8007e66:	b019      	add	sp, #100	@ 0x64
 8007e68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e6e:	2b01      	cmp	r3, #1
 8007e70:	f77f ae37 	ble.w	8007ae2 <_dtoa_r+0x7b2>
 8007e74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007e76:	930a      	str	r3, [sp, #40]	@ 0x28
 8007e78:	2001      	movs	r0, #1
 8007e7a:	e655      	b.n	8007b28 <_dtoa_r+0x7f8>
 8007e7c:	9b00      	ldr	r3, [sp, #0]
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	f77f aed6 	ble.w	8007c30 <_dtoa_r+0x900>
 8007e84:	4656      	mov	r6, sl
 8007e86:	4621      	mov	r1, r4
 8007e88:	4648      	mov	r0, r9
 8007e8a:	f7ff f9c6 	bl	800721a <quorem>
 8007e8e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007e92:	f806 8b01 	strb.w	r8, [r6], #1
 8007e96:	9b00      	ldr	r3, [sp, #0]
 8007e98:	eba6 020a 	sub.w	r2, r6, sl
 8007e9c:	4293      	cmp	r3, r2
 8007e9e:	ddb3      	ble.n	8007e08 <_dtoa_r+0xad8>
 8007ea0:	4649      	mov	r1, r9
 8007ea2:	2300      	movs	r3, #0
 8007ea4:	220a      	movs	r2, #10
 8007ea6:	4658      	mov	r0, fp
 8007ea8:	f000 fb22 	bl	80084f0 <__multadd>
 8007eac:	4681      	mov	r9, r0
 8007eae:	e7ea      	b.n	8007e86 <_dtoa_r+0xb56>
 8007eb0:	08009bcc 	.word	0x08009bcc
 8007eb4:	08009b50 	.word	0x08009b50

08007eb8 <__ssputs_r>:
 8007eb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ebc:	688e      	ldr	r6, [r1, #8]
 8007ebe:	461f      	mov	r7, r3
 8007ec0:	42be      	cmp	r6, r7
 8007ec2:	680b      	ldr	r3, [r1, #0]
 8007ec4:	4682      	mov	sl, r0
 8007ec6:	460c      	mov	r4, r1
 8007ec8:	4690      	mov	r8, r2
 8007eca:	d82d      	bhi.n	8007f28 <__ssputs_r+0x70>
 8007ecc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007ed0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007ed4:	d026      	beq.n	8007f24 <__ssputs_r+0x6c>
 8007ed6:	6965      	ldr	r5, [r4, #20]
 8007ed8:	6909      	ldr	r1, [r1, #16]
 8007eda:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007ede:	eba3 0901 	sub.w	r9, r3, r1
 8007ee2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007ee6:	1c7b      	adds	r3, r7, #1
 8007ee8:	444b      	add	r3, r9
 8007eea:	106d      	asrs	r5, r5, #1
 8007eec:	429d      	cmp	r5, r3
 8007eee:	bf38      	it	cc
 8007ef0:	461d      	movcc	r5, r3
 8007ef2:	0553      	lsls	r3, r2, #21
 8007ef4:	d527      	bpl.n	8007f46 <__ssputs_r+0x8e>
 8007ef6:	4629      	mov	r1, r5
 8007ef8:	f000 f960 	bl	80081bc <_malloc_r>
 8007efc:	4606      	mov	r6, r0
 8007efe:	b360      	cbz	r0, 8007f5a <__ssputs_r+0xa2>
 8007f00:	6921      	ldr	r1, [r4, #16]
 8007f02:	464a      	mov	r2, r9
 8007f04:	f000 fef6 	bl	8008cf4 <memcpy>
 8007f08:	89a3      	ldrh	r3, [r4, #12]
 8007f0a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007f0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f12:	81a3      	strh	r3, [r4, #12]
 8007f14:	6126      	str	r6, [r4, #16]
 8007f16:	6165      	str	r5, [r4, #20]
 8007f18:	444e      	add	r6, r9
 8007f1a:	eba5 0509 	sub.w	r5, r5, r9
 8007f1e:	6026      	str	r6, [r4, #0]
 8007f20:	60a5      	str	r5, [r4, #8]
 8007f22:	463e      	mov	r6, r7
 8007f24:	42be      	cmp	r6, r7
 8007f26:	d900      	bls.n	8007f2a <__ssputs_r+0x72>
 8007f28:	463e      	mov	r6, r7
 8007f2a:	6820      	ldr	r0, [r4, #0]
 8007f2c:	4632      	mov	r2, r6
 8007f2e:	4641      	mov	r1, r8
 8007f30:	f000 fe6f 	bl	8008c12 <memmove>
 8007f34:	68a3      	ldr	r3, [r4, #8]
 8007f36:	1b9b      	subs	r3, r3, r6
 8007f38:	60a3      	str	r3, [r4, #8]
 8007f3a:	6823      	ldr	r3, [r4, #0]
 8007f3c:	4433      	add	r3, r6
 8007f3e:	6023      	str	r3, [r4, #0]
 8007f40:	2000      	movs	r0, #0
 8007f42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f46:	462a      	mov	r2, r5
 8007f48:	f000 fe35 	bl	8008bb6 <_realloc_r>
 8007f4c:	4606      	mov	r6, r0
 8007f4e:	2800      	cmp	r0, #0
 8007f50:	d1e0      	bne.n	8007f14 <__ssputs_r+0x5c>
 8007f52:	6921      	ldr	r1, [r4, #16]
 8007f54:	4650      	mov	r0, sl
 8007f56:	f000 ff0d 	bl	8008d74 <_free_r>
 8007f5a:	230c      	movs	r3, #12
 8007f5c:	f8ca 3000 	str.w	r3, [sl]
 8007f60:	89a3      	ldrh	r3, [r4, #12]
 8007f62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f66:	81a3      	strh	r3, [r4, #12]
 8007f68:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007f6c:	e7e9      	b.n	8007f42 <__ssputs_r+0x8a>
	...

08007f70 <_svfiprintf_r>:
 8007f70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f74:	4698      	mov	r8, r3
 8007f76:	898b      	ldrh	r3, [r1, #12]
 8007f78:	061b      	lsls	r3, r3, #24
 8007f7a:	b09d      	sub	sp, #116	@ 0x74
 8007f7c:	4607      	mov	r7, r0
 8007f7e:	460d      	mov	r5, r1
 8007f80:	4614      	mov	r4, r2
 8007f82:	d510      	bpl.n	8007fa6 <_svfiprintf_r+0x36>
 8007f84:	690b      	ldr	r3, [r1, #16]
 8007f86:	b973      	cbnz	r3, 8007fa6 <_svfiprintf_r+0x36>
 8007f88:	2140      	movs	r1, #64	@ 0x40
 8007f8a:	f000 f917 	bl	80081bc <_malloc_r>
 8007f8e:	6028      	str	r0, [r5, #0]
 8007f90:	6128      	str	r0, [r5, #16]
 8007f92:	b930      	cbnz	r0, 8007fa2 <_svfiprintf_r+0x32>
 8007f94:	230c      	movs	r3, #12
 8007f96:	603b      	str	r3, [r7, #0]
 8007f98:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007f9c:	b01d      	add	sp, #116	@ 0x74
 8007f9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fa2:	2340      	movs	r3, #64	@ 0x40
 8007fa4:	616b      	str	r3, [r5, #20]
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	9309      	str	r3, [sp, #36]	@ 0x24
 8007faa:	2320      	movs	r3, #32
 8007fac:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007fb0:	f8cd 800c 	str.w	r8, [sp, #12]
 8007fb4:	2330      	movs	r3, #48	@ 0x30
 8007fb6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008154 <_svfiprintf_r+0x1e4>
 8007fba:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007fbe:	f04f 0901 	mov.w	r9, #1
 8007fc2:	4623      	mov	r3, r4
 8007fc4:	469a      	mov	sl, r3
 8007fc6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007fca:	b10a      	cbz	r2, 8007fd0 <_svfiprintf_r+0x60>
 8007fcc:	2a25      	cmp	r2, #37	@ 0x25
 8007fce:	d1f9      	bne.n	8007fc4 <_svfiprintf_r+0x54>
 8007fd0:	ebba 0b04 	subs.w	fp, sl, r4
 8007fd4:	d00b      	beq.n	8007fee <_svfiprintf_r+0x7e>
 8007fd6:	465b      	mov	r3, fp
 8007fd8:	4622      	mov	r2, r4
 8007fda:	4629      	mov	r1, r5
 8007fdc:	4638      	mov	r0, r7
 8007fde:	f7ff ff6b 	bl	8007eb8 <__ssputs_r>
 8007fe2:	3001      	adds	r0, #1
 8007fe4:	f000 80a7 	beq.w	8008136 <_svfiprintf_r+0x1c6>
 8007fe8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007fea:	445a      	add	r2, fp
 8007fec:	9209      	str	r2, [sp, #36]	@ 0x24
 8007fee:	f89a 3000 	ldrb.w	r3, [sl]
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	f000 809f 	beq.w	8008136 <_svfiprintf_r+0x1c6>
 8007ff8:	2300      	movs	r3, #0
 8007ffa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007ffe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008002:	f10a 0a01 	add.w	sl, sl, #1
 8008006:	9304      	str	r3, [sp, #16]
 8008008:	9307      	str	r3, [sp, #28]
 800800a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800800e:	931a      	str	r3, [sp, #104]	@ 0x68
 8008010:	4654      	mov	r4, sl
 8008012:	2205      	movs	r2, #5
 8008014:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008018:	484e      	ldr	r0, [pc, #312]	@ (8008154 <_svfiprintf_r+0x1e4>)
 800801a:	f7f8 f8e1 	bl	80001e0 <memchr>
 800801e:	9a04      	ldr	r2, [sp, #16]
 8008020:	b9d8      	cbnz	r0, 800805a <_svfiprintf_r+0xea>
 8008022:	06d0      	lsls	r0, r2, #27
 8008024:	bf44      	itt	mi
 8008026:	2320      	movmi	r3, #32
 8008028:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800802c:	0711      	lsls	r1, r2, #28
 800802e:	bf44      	itt	mi
 8008030:	232b      	movmi	r3, #43	@ 0x2b
 8008032:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008036:	f89a 3000 	ldrb.w	r3, [sl]
 800803a:	2b2a      	cmp	r3, #42	@ 0x2a
 800803c:	d015      	beq.n	800806a <_svfiprintf_r+0xfa>
 800803e:	9a07      	ldr	r2, [sp, #28]
 8008040:	4654      	mov	r4, sl
 8008042:	2000      	movs	r0, #0
 8008044:	f04f 0c0a 	mov.w	ip, #10
 8008048:	4621      	mov	r1, r4
 800804a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800804e:	3b30      	subs	r3, #48	@ 0x30
 8008050:	2b09      	cmp	r3, #9
 8008052:	d94b      	bls.n	80080ec <_svfiprintf_r+0x17c>
 8008054:	b1b0      	cbz	r0, 8008084 <_svfiprintf_r+0x114>
 8008056:	9207      	str	r2, [sp, #28]
 8008058:	e014      	b.n	8008084 <_svfiprintf_r+0x114>
 800805a:	eba0 0308 	sub.w	r3, r0, r8
 800805e:	fa09 f303 	lsl.w	r3, r9, r3
 8008062:	4313      	orrs	r3, r2
 8008064:	9304      	str	r3, [sp, #16]
 8008066:	46a2      	mov	sl, r4
 8008068:	e7d2      	b.n	8008010 <_svfiprintf_r+0xa0>
 800806a:	9b03      	ldr	r3, [sp, #12]
 800806c:	1d19      	adds	r1, r3, #4
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	9103      	str	r1, [sp, #12]
 8008072:	2b00      	cmp	r3, #0
 8008074:	bfbb      	ittet	lt
 8008076:	425b      	neglt	r3, r3
 8008078:	f042 0202 	orrlt.w	r2, r2, #2
 800807c:	9307      	strge	r3, [sp, #28]
 800807e:	9307      	strlt	r3, [sp, #28]
 8008080:	bfb8      	it	lt
 8008082:	9204      	strlt	r2, [sp, #16]
 8008084:	7823      	ldrb	r3, [r4, #0]
 8008086:	2b2e      	cmp	r3, #46	@ 0x2e
 8008088:	d10a      	bne.n	80080a0 <_svfiprintf_r+0x130>
 800808a:	7863      	ldrb	r3, [r4, #1]
 800808c:	2b2a      	cmp	r3, #42	@ 0x2a
 800808e:	d132      	bne.n	80080f6 <_svfiprintf_r+0x186>
 8008090:	9b03      	ldr	r3, [sp, #12]
 8008092:	1d1a      	adds	r2, r3, #4
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	9203      	str	r2, [sp, #12]
 8008098:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800809c:	3402      	adds	r4, #2
 800809e:	9305      	str	r3, [sp, #20]
 80080a0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008164 <_svfiprintf_r+0x1f4>
 80080a4:	7821      	ldrb	r1, [r4, #0]
 80080a6:	2203      	movs	r2, #3
 80080a8:	4650      	mov	r0, sl
 80080aa:	f7f8 f899 	bl	80001e0 <memchr>
 80080ae:	b138      	cbz	r0, 80080c0 <_svfiprintf_r+0x150>
 80080b0:	9b04      	ldr	r3, [sp, #16]
 80080b2:	eba0 000a 	sub.w	r0, r0, sl
 80080b6:	2240      	movs	r2, #64	@ 0x40
 80080b8:	4082      	lsls	r2, r0
 80080ba:	4313      	orrs	r3, r2
 80080bc:	3401      	adds	r4, #1
 80080be:	9304      	str	r3, [sp, #16]
 80080c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080c4:	4824      	ldr	r0, [pc, #144]	@ (8008158 <_svfiprintf_r+0x1e8>)
 80080c6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80080ca:	2206      	movs	r2, #6
 80080cc:	f7f8 f888 	bl	80001e0 <memchr>
 80080d0:	2800      	cmp	r0, #0
 80080d2:	d036      	beq.n	8008142 <_svfiprintf_r+0x1d2>
 80080d4:	4b21      	ldr	r3, [pc, #132]	@ (800815c <_svfiprintf_r+0x1ec>)
 80080d6:	bb1b      	cbnz	r3, 8008120 <_svfiprintf_r+0x1b0>
 80080d8:	9b03      	ldr	r3, [sp, #12]
 80080da:	3307      	adds	r3, #7
 80080dc:	f023 0307 	bic.w	r3, r3, #7
 80080e0:	3308      	adds	r3, #8
 80080e2:	9303      	str	r3, [sp, #12]
 80080e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080e6:	4433      	add	r3, r6
 80080e8:	9309      	str	r3, [sp, #36]	@ 0x24
 80080ea:	e76a      	b.n	8007fc2 <_svfiprintf_r+0x52>
 80080ec:	fb0c 3202 	mla	r2, ip, r2, r3
 80080f0:	460c      	mov	r4, r1
 80080f2:	2001      	movs	r0, #1
 80080f4:	e7a8      	b.n	8008048 <_svfiprintf_r+0xd8>
 80080f6:	2300      	movs	r3, #0
 80080f8:	3401      	adds	r4, #1
 80080fa:	9305      	str	r3, [sp, #20]
 80080fc:	4619      	mov	r1, r3
 80080fe:	f04f 0c0a 	mov.w	ip, #10
 8008102:	4620      	mov	r0, r4
 8008104:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008108:	3a30      	subs	r2, #48	@ 0x30
 800810a:	2a09      	cmp	r2, #9
 800810c:	d903      	bls.n	8008116 <_svfiprintf_r+0x1a6>
 800810e:	2b00      	cmp	r3, #0
 8008110:	d0c6      	beq.n	80080a0 <_svfiprintf_r+0x130>
 8008112:	9105      	str	r1, [sp, #20]
 8008114:	e7c4      	b.n	80080a0 <_svfiprintf_r+0x130>
 8008116:	fb0c 2101 	mla	r1, ip, r1, r2
 800811a:	4604      	mov	r4, r0
 800811c:	2301      	movs	r3, #1
 800811e:	e7f0      	b.n	8008102 <_svfiprintf_r+0x192>
 8008120:	ab03      	add	r3, sp, #12
 8008122:	9300      	str	r3, [sp, #0]
 8008124:	462a      	mov	r2, r5
 8008126:	4b0e      	ldr	r3, [pc, #56]	@ (8008160 <_svfiprintf_r+0x1f0>)
 8008128:	a904      	add	r1, sp, #16
 800812a:	4638      	mov	r0, r7
 800812c:	f7fe fba2 	bl	8006874 <_printf_float>
 8008130:	1c42      	adds	r2, r0, #1
 8008132:	4606      	mov	r6, r0
 8008134:	d1d6      	bne.n	80080e4 <_svfiprintf_r+0x174>
 8008136:	89ab      	ldrh	r3, [r5, #12]
 8008138:	065b      	lsls	r3, r3, #25
 800813a:	f53f af2d 	bmi.w	8007f98 <_svfiprintf_r+0x28>
 800813e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008140:	e72c      	b.n	8007f9c <_svfiprintf_r+0x2c>
 8008142:	ab03      	add	r3, sp, #12
 8008144:	9300      	str	r3, [sp, #0]
 8008146:	462a      	mov	r2, r5
 8008148:	4b05      	ldr	r3, [pc, #20]	@ (8008160 <_svfiprintf_r+0x1f0>)
 800814a:	a904      	add	r1, sp, #16
 800814c:	4638      	mov	r0, r7
 800814e:	f7fe fe29 	bl	8006da4 <_printf_i>
 8008152:	e7ed      	b.n	8008130 <_svfiprintf_r+0x1c0>
 8008154:	08009bdd 	.word	0x08009bdd
 8008158:	08009be7 	.word	0x08009be7
 800815c:	08006875 	.word	0x08006875
 8008160:	08007eb9 	.word	0x08007eb9
 8008164:	08009be3 	.word	0x08009be3

08008168 <malloc>:
 8008168:	4b02      	ldr	r3, [pc, #8]	@ (8008174 <malloc+0xc>)
 800816a:	4601      	mov	r1, r0
 800816c:	6818      	ldr	r0, [r3, #0]
 800816e:	f000 b825 	b.w	80081bc <_malloc_r>
 8008172:	bf00      	nop
 8008174:	200000a8 	.word	0x200000a8

08008178 <sbrk_aligned>:
 8008178:	b570      	push	{r4, r5, r6, lr}
 800817a:	4e0f      	ldr	r6, [pc, #60]	@ (80081b8 <sbrk_aligned+0x40>)
 800817c:	460c      	mov	r4, r1
 800817e:	6831      	ldr	r1, [r6, #0]
 8008180:	4605      	mov	r5, r0
 8008182:	b911      	cbnz	r1, 800818a <sbrk_aligned+0x12>
 8008184:	f000 fd94 	bl	8008cb0 <_sbrk_r>
 8008188:	6030      	str	r0, [r6, #0]
 800818a:	4621      	mov	r1, r4
 800818c:	4628      	mov	r0, r5
 800818e:	f000 fd8f 	bl	8008cb0 <_sbrk_r>
 8008192:	1c43      	adds	r3, r0, #1
 8008194:	d103      	bne.n	800819e <sbrk_aligned+0x26>
 8008196:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800819a:	4620      	mov	r0, r4
 800819c:	bd70      	pop	{r4, r5, r6, pc}
 800819e:	1cc4      	adds	r4, r0, #3
 80081a0:	f024 0403 	bic.w	r4, r4, #3
 80081a4:	42a0      	cmp	r0, r4
 80081a6:	d0f8      	beq.n	800819a <sbrk_aligned+0x22>
 80081a8:	1a21      	subs	r1, r4, r0
 80081aa:	4628      	mov	r0, r5
 80081ac:	f000 fd80 	bl	8008cb0 <_sbrk_r>
 80081b0:	3001      	adds	r0, #1
 80081b2:	d1f2      	bne.n	800819a <sbrk_aligned+0x22>
 80081b4:	e7ef      	b.n	8008196 <sbrk_aligned+0x1e>
 80081b6:	bf00      	nop
 80081b8:	200005a4 	.word	0x200005a4

080081bc <_malloc_r>:
 80081bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081c0:	1ccd      	adds	r5, r1, #3
 80081c2:	f025 0503 	bic.w	r5, r5, #3
 80081c6:	3508      	adds	r5, #8
 80081c8:	2d0c      	cmp	r5, #12
 80081ca:	bf38      	it	cc
 80081cc:	250c      	movcc	r5, #12
 80081ce:	2d00      	cmp	r5, #0
 80081d0:	4606      	mov	r6, r0
 80081d2:	db01      	blt.n	80081d8 <_malloc_r+0x1c>
 80081d4:	42a9      	cmp	r1, r5
 80081d6:	d904      	bls.n	80081e2 <_malloc_r+0x26>
 80081d8:	230c      	movs	r3, #12
 80081da:	6033      	str	r3, [r6, #0]
 80081dc:	2000      	movs	r0, #0
 80081de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081e2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80082b8 <_malloc_r+0xfc>
 80081e6:	f000 f915 	bl	8008414 <__malloc_lock>
 80081ea:	f8d8 3000 	ldr.w	r3, [r8]
 80081ee:	461c      	mov	r4, r3
 80081f0:	bb44      	cbnz	r4, 8008244 <_malloc_r+0x88>
 80081f2:	4629      	mov	r1, r5
 80081f4:	4630      	mov	r0, r6
 80081f6:	f7ff ffbf 	bl	8008178 <sbrk_aligned>
 80081fa:	1c43      	adds	r3, r0, #1
 80081fc:	4604      	mov	r4, r0
 80081fe:	d158      	bne.n	80082b2 <_malloc_r+0xf6>
 8008200:	f8d8 4000 	ldr.w	r4, [r8]
 8008204:	4627      	mov	r7, r4
 8008206:	2f00      	cmp	r7, #0
 8008208:	d143      	bne.n	8008292 <_malloc_r+0xd6>
 800820a:	2c00      	cmp	r4, #0
 800820c:	d04b      	beq.n	80082a6 <_malloc_r+0xea>
 800820e:	6823      	ldr	r3, [r4, #0]
 8008210:	4639      	mov	r1, r7
 8008212:	4630      	mov	r0, r6
 8008214:	eb04 0903 	add.w	r9, r4, r3
 8008218:	f000 fd4a 	bl	8008cb0 <_sbrk_r>
 800821c:	4581      	cmp	r9, r0
 800821e:	d142      	bne.n	80082a6 <_malloc_r+0xea>
 8008220:	6821      	ldr	r1, [r4, #0]
 8008222:	1a6d      	subs	r5, r5, r1
 8008224:	4629      	mov	r1, r5
 8008226:	4630      	mov	r0, r6
 8008228:	f7ff ffa6 	bl	8008178 <sbrk_aligned>
 800822c:	3001      	adds	r0, #1
 800822e:	d03a      	beq.n	80082a6 <_malloc_r+0xea>
 8008230:	6823      	ldr	r3, [r4, #0]
 8008232:	442b      	add	r3, r5
 8008234:	6023      	str	r3, [r4, #0]
 8008236:	f8d8 3000 	ldr.w	r3, [r8]
 800823a:	685a      	ldr	r2, [r3, #4]
 800823c:	bb62      	cbnz	r2, 8008298 <_malloc_r+0xdc>
 800823e:	f8c8 7000 	str.w	r7, [r8]
 8008242:	e00f      	b.n	8008264 <_malloc_r+0xa8>
 8008244:	6822      	ldr	r2, [r4, #0]
 8008246:	1b52      	subs	r2, r2, r5
 8008248:	d420      	bmi.n	800828c <_malloc_r+0xd0>
 800824a:	2a0b      	cmp	r2, #11
 800824c:	d917      	bls.n	800827e <_malloc_r+0xc2>
 800824e:	1961      	adds	r1, r4, r5
 8008250:	42a3      	cmp	r3, r4
 8008252:	6025      	str	r5, [r4, #0]
 8008254:	bf18      	it	ne
 8008256:	6059      	strne	r1, [r3, #4]
 8008258:	6863      	ldr	r3, [r4, #4]
 800825a:	bf08      	it	eq
 800825c:	f8c8 1000 	streq.w	r1, [r8]
 8008260:	5162      	str	r2, [r4, r5]
 8008262:	604b      	str	r3, [r1, #4]
 8008264:	4630      	mov	r0, r6
 8008266:	f000 f8db 	bl	8008420 <__malloc_unlock>
 800826a:	f104 000b 	add.w	r0, r4, #11
 800826e:	1d23      	adds	r3, r4, #4
 8008270:	f020 0007 	bic.w	r0, r0, #7
 8008274:	1ac2      	subs	r2, r0, r3
 8008276:	bf1c      	itt	ne
 8008278:	1a1b      	subne	r3, r3, r0
 800827a:	50a3      	strne	r3, [r4, r2]
 800827c:	e7af      	b.n	80081de <_malloc_r+0x22>
 800827e:	6862      	ldr	r2, [r4, #4]
 8008280:	42a3      	cmp	r3, r4
 8008282:	bf0c      	ite	eq
 8008284:	f8c8 2000 	streq.w	r2, [r8]
 8008288:	605a      	strne	r2, [r3, #4]
 800828a:	e7eb      	b.n	8008264 <_malloc_r+0xa8>
 800828c:	4623      	mov	r3, r4
 800828e:	6864      	ldr	r4, [r4, #4]
 8008290:	e7ae      	b.n	80081f0 <_malloc_r+0x34>
 8008292:	463c      	mov	r4, r7
 8008294:	687f      	ldr	r7, [r7, #4]
 8008296:	e7b6      	b.n	8008206 <_malloc_r+0x4a>
 8008298:	461a      	mov	r2, r3
 800829a:	685b      	ldr	r3, [r3, #4]
 800829c:	42a3      	cmp	r3, r4
 800829e:	d1fb      	bne.n	8008298 <_malloc_r+0xdc>
 80082a0:	2300      	movs	r3, #0
 80082a2:	6053      	str	r3, [r2, #4]
 80082a4:	e7de      	b.n	8008264 <_malloc_r+0xa8>
 80082a6:	230c      	movs	r3, #12
 80082a8:	6033      	str	r3, [r6, #0]
 80082aa:	4630      	mov	r0, r6
 80082ac:	f000 f8b8 	bl	8008420 <__malloc_unlock>
 80082b0:	e794      	b.n	80081dc <_malloc_r+0x20>
 80082b2:	6005      	str	r5, [r0, #0]
 80082b4:	e7d6      	b.n	8008264 <_malloc_r+0xa8>
 80082b6:	bf00      	nop
 80082b8:	200005a8 	.word	0x200005a8

080082bc <__sflush_r>:
 80082bc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80082c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082c4:	0716      	lsls	r6, r2, #28
 80082c6:	4605      	mov	r5, r0
 80082c8:	460c      	mov	r4, r1
 80082ca:	d454      	bmi.n	8008376 <__sflush_r+0xba>
 80082cc:	684b      	ldr	r3, [r1, #4]
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	dc02      	bgt.n	80082d8 <__sflush_r+0x1c>
 80082d2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	dd48      	ble.n	800836a <__sflush_r+0xae>
 80082d8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80082da:	2e00      	cmp	r6, #0
 80082dc:	d045      	beq.n	800836a <__sflush_r+0xae>
 80082de:	2300      	movs	r3, #0
 80082e0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80082e4:	682f      	ldr	r7, [r5, #0]
 80082e6:	6a21      	ldr	r1, [r4, #32]
 80082e8:	602b      	str	r3, [r5, #0]
 80082ea:	d030      	beq.n	800834e <__sflush_r+0x92>
 80082ec:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80082ee:	89a3      	ldrh	r3, [r4, #12]
 80082f0:	0759      	lsls	r1, r3, #29
 80082f2:	d505      	bpl.n	8008300 <__sflush_r+0x44>
 80082f4:	6863      	ldr	r3, [r4, #4]
 80082f6:	1ad2      	subs	r2, r2, r3
 80082f8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80082fa:	b10b      	cbz	r3, 8008300 <__sflush_r+0x44>
 80082fc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80082fe:	1ad2      	subs	r2, r2, r3
 8008300:	2300      	movs	r3, #0
 8008302:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008304:	6a21      	ldr	r1, [r4, #32]
 8008306:	4628      	mov	r0, r5
 8008308:	47b0      	blx	r6
 800830a:	1c43      	adds	r3, r0, #1
 800830c:	89a3      	ldrh	r3, [r4, #12]
 800830e:	d106      	bne.n	800831e <__sflush_r+0x62>
 8008310:	6829      	ldr	r1, [r5, #0]
 8008312:	291d      	cmp	r1, #29
 8008314:	d82b      	bhi.n	800836e <__sflush_r+0xb2>
 8008316:	4a2a      	ldr	r2, [pc, #168]	@ (80083c0 <__sflush_r+0x104>)
 8008318:	410a      	asrs	r2, r1
 800831a:	07d6      	lsls	r6, r2, #31
 800831c:	d427      	bmi.n	800836e <__sflush_r+0xb2>
 800831e:	2200      	movs	r2, #0
 8008320:	6062      	str	r2, [r4, #4]
 8008322:	04d9      	lsls	r1, r3, #19
 8008324:	6922      	ldr	r2, [r4, #16]
 8008326:	6022      	str	r2, [r4, #0]
 8008328:	d504      	bpl.n	8008334 <__sflush_r+0x78>
 800832a:	1c42      	adds	r2, r0, #1
 800832c:	d101      	bne.n	8008332 <__sflush_r+0x76>
 800832e:	682b      	ldr	r3, [r5, #0]
 8008330:	b903      	cbnz	r3, 8008334 <__sflush_r+0x78>
 8008332:	6560      	str	r0, [r4, #84]	@ 0x54
 8008334:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008336:	602f      	str	r7, [r5, #0]
 8008338:	b1b9      	cbz	r1, 800836a <__sflush_r+0xae>
 800833a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800833e:	4299      	cmp	r1, r3
 8008340:	d002      	beq.n	8008348 <__sflush_r+0x8c>
 8008342:	4628      	mov	r0, r5
 8008344:	f000 fd16 	bl	8008d74 <_free_r>
 8008348:	2300      	movs	r3, #0
 800834a:	6363      	str	r3, [r4, #52]	@ 0x34
 800834c:	e00d      	b.n	800836a <__sflush_r+0xae>
 800834e:	2301      	movs	r3, #1
 8008350:	4628      	mov	r0, r5
 8008352:	47b0      	blx	r6
 8008354:	4602      	mov	r2, r0
 8008356:	1c50      	adds	r0, r2, #1
 8008358:	d1c9      	bne.n	80082ee <__sflush_r+0x32>
 800835a:	682b      	ldr	r3, [r5, #0]
 800835c:	2b00      	cmp	r3, #0
 800835e:	d0c6      	beq.n	80082ee <__sflush_r+0x32>
 8008360:	2b1d      	cmp	r3, #29
 8008362:	d001      	beq.n	8008368 <__sflush_r+0xac>
 8008364:	2b16      	cmp	r3, #22
 8008366:	d11e      	bne.n	80083a6 <__sflush_r+0xea>
 8008368:	602f      	str	r7, [r5, #0]
 800836a:	2000      	movs	r0, #0
 800836c:	e022      	b.n	80083b4 <__sflush_r+0xf8>
 800836e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008372:	b21b      	sxth	r3, r3
 8008374:	e01b      	b.n	80083ae <__sflush_r+0xf2>
 8008376:	690f      	ldr	r7, [r1, #16]
 8008378:	2f00      	cmp	r7, #0
 800837a:	d0f6      	beq.n	800836a <__sflush_r+0xae>
 800837c:	0793      	lsls	r3, r2, #30
 800837e:	680e      	ldr	r6, [r1, #0]
 8008380:	bf08      	it	eq
 8008382:	694b      	ldreq	r3, [r1, #20]
 8008384:	600f      	str	r7, [r1, #0]
 8008386:	bf18      	it	ne
 8008388:	2300      	movne	r3, #0
 800838a:	eba6 0807 	sub.w	r8, r6, r7
 800838e:	608b      	str	r3, [r1, #8]
 8008390:	f1b8 0f00 	cmp.w	r8, #0
 8008394:	dde9      	ble.n	800836a <__sflush_r+0xae>
 8008396:	6a21      	ldr	r1, [r4, #32]
 8008398:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800839a:	4643      	mov	r3, r8
 800839c:	463a      	mov	r2, r7
 800839e:	4628      	mov	r0, r5
 80083a0:	47b0      	blx	r6
 80083a2:	2800      	cmp	r0, #0
 80083a4:	dc08      	bgt.n	80083b8 <__sflush_r+0xfc>
 80083a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80083aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80083ae:	81a3      	strh	r3, [r4, #12]
 80083b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80083b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80083b8:	4407      	add	r7, r0
 80083ba:	eba8 0800 	sub.w	r8, r8, r0
 80083be:	e7e7      	b.n	8008390 <__sflush_r+0xd4>
 80083c0:	dfbffffe 	.word	0xdfbffffe

080083c4 <_fflush_r>:
 80083c4:	b538      	push	{r3, r4, r5, lr}
 80083c6:	690b      	ldr	r3, [r1, #16]
 80083c8:	4605      	mov	r5, r0
 80083ca:	460c      	mov	r4, r1
 80083cc:	b913      	cbnz	r3, 80083d4 <_fflush_r+0x10>
 80083ce:	2500      	movs	r5, #0
 80083d0:	4628      	mov	r0, r5
 80083d2:	bd38      	pop	{r3, r4, r5, pc}
 80083d4:	b118      	cbz	r0, 80083de <_fflush_r+0x1a>
 80083d6:	6a03      	ldr	r3, [r0, #32]
 80083d8:	b90b      	cbnz	r3, 80083de <_fflush_r+0x1a>
 80083da:	f7fe feaf 	bl	800713c <__sinit>
 80083de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d0f3      	beq.n	80083ce <_fflush_r+0xa>
 80083e6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80083e8:	07d0      	lsls	r0, r2, #31
 80083ea:	d404      	bmi.n	80083f6 <_fflush_r+0x32>
 80083ec:	0599      	lsls	r1, r3, #22
 80083ee:	d402      	bmi.n	80083f6 <_fflush_r+0x32>
 80083f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80083f2:	f7fe ff10 	bl	8007216 <__retarget_lock_acquire_recursive>
 80083f6:	4628      	mov	r0, r5
 80083f8:	4621      	mov	r1, r4
 80083fa:	f7ff ff5f 	bl	80082bc <__sflush_r>
 80083fe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008400:	07da      	lsls	r2, r3, #31
 8008402:	4605      	mov	r5, r0
 8008404:	d4e4      	bmi.n	80083d0 <_fflush_r+0xc>
 8008406:	89a3      	ldrh	r3, [r4, #12]
 8008408:	059b      	lsls	r3, r3, #22
 800840a:	d4e1      	bmi.n	80083d0 <_fflush_r+0xc>
 800840c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800840e:	f7fe ff03 	bl	8007218 <__retarget_lock_release_recursive>
 8008412:	e7dd      	b.n	80083d0 <_fflush_r+0xc>

08008414 <__malloc_lock>:
 8008414:	4801      	ldr	r0, [pc, #4]	@ (800841c <__malloc_lock+0x8>)
 8008416:	f7fe befe 	b.w	8007216 <__retarget_lock_acquire_recursive>
 800841a:	bf00      	nop
 800841c:	200005a0 	.word	0x200005a0

08008420 <__malloc_unlock>:
 8008420:	4801      	ldr	r0, [pc, #4]	@ (8008428 <__malloc_unlock+0x8>)
 8008422:	f7fe bef9 	b.w	8007218 <__retarget_lock_release_recursive>
 8008426:	bf00      	nop
 8008428:	200005a0 	.word	0x200005a0

0800842c <_Balloc>:
 800842c:	b570      	push	{r4, r5, r6, lr}
 800842e:	69c6      	ldr	r6, [r0, #28]
 8008430:	4604      	mov	r4, r0
 8008432:	460d      	mov	r5, r1
 8008434:	b976      	cbnz	r6, 8008454 <_Balloc+0x28>
 8008436:	2010      	movs	r0, #16
 8008438:	f7ff fe96 	bl	8008168 <malloc>
 800843c:	4602      	mov	r2, r0
 800843e:	61e0      	str	r0, [r4, #28]
 8008440:	b920      	cbnz	r0, 800844c <_Balloc+0x20>
 8008442:	4b18      	ldr	r3, [pc, #96]	@ (80084a4 <_Balloc+0x78>)
 8008444:	4818      	ldr	r0, [pc, #96]	@ (80084a8 <_Balloc+0x7c>)
 8008446:	216b      	movs	r1, #107	@ 0x6b
 8008448:	f000 fc62 	bl	8008d10 <__assert_func>
 800844c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008450:	6006      	str	r6, [r0, #0]
 8008452:	60c6      	str	r6, [r0, #12]
 8008454:	69e6      	ldr	r6, [r4, #28]
 8008456:	68f3      	ldr	r3, [r6, #12]
 8008458:	b183      	cbz	r3, 800847c <_Balloc+0x50>
 800845a:	69e3      	ldr	r3, [r4, #28]
 800845c:	68db      	ldr	r3, [r3, #12]
 800845e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008462:	b9b8      	cbnz	r0, 8008494 <_Balloc+0x68>
 8008464:	2101      	movs	r1, #1
 8008466:	fa01 f605 	lsl.w	r6, r1, r5
 800846a:	1d72      	adds	r2, r6, #5
 800846c:	0092      	lsls	r2, r2, #2
 800846e:	4620      	mov	r0, r4
 8008470:	f000 fc6c 	bl	8008d4c <_calloc_r>
 8008474:	b160      	cbz	r0, 8008490 <_Balloc+0x64>
 8008476:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800847a:	e00e      	b.n	800849a <_Balloc+0x6e>
 800847c:	2221      	movs	r2, #33	@ 0x21
 800847e:	2104      	movs	r1, #4
 8008480:	4620      	mov	r0, r4
 8008482:	f000 fc63 	bl	8008d4c <_calloc_r>
 8008486:	69e3      	ldr	r3, [r4, #28]
 8008488:	60f0      	str	r0, [r6, #12]
 800848a:	68db      	ldr	r3, [r3, #12]
 800848c:	2b00      	cmp	r3, #0
 800848e:	d1e4      	bne.n	800845a <_Balloc+0x2e>
 8008490:	2000      	movs	r0, #0
 8008492:	bd70      	pop	{r4, r5, r6, pc}
 8008494:	6802      	ldr	r2, [r0, #0]
 8008496:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800849a:	2300      	movs	r3, #0
 800849c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80084a0:	e7f7      	b.n	8008492 <_Balloc+0x66>
 80084a2:	bf00      	nop
 80084a4:	08009b5d 	.word	0x08009b5d
 80084a8:	08009bee 	.word	0x08009bee

080084ac <_Bfree>:
 80084ac:	b570      	push	{r4, r5, r6, lr}
 80084ae:	69c6      	ldr	r6, [r0, #28]
 80084b0:	4605      	mov	r5, r0
 80084b2:	460c      	mov	r4, r1
 80084b4:	b976      	cbnz	r6, 80084d4 <_Bfree+0x28>
 80084b6:	2010      	movs	r0, #16
 80084b8:	f7ff fe56 	bl	8008168 <malloc>
 80084bc:	4602      	mov	r2, r0
 80084be:	61e8      	str	r0, [r5, #28]
 80084c0:	b920      	cbnz	r0, 80084cc <_Bfree+0x20>
 80084c2:	4b09      	ldr	r3, [pc, #36]	@ (80084e8 <_Bfree+0x3c>)
 80084c4:	4809      	ldr	r0, [pc, #36]	@ (80084ec <_Bfree+0x40>)
 80084c6:	218f      	movs	r1, #143	@ 0x8f
 80084c8:	f000 fc22 	bl	8008d10 <__assert_func>
 80084cc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80084d0:	6006      	str	r6, [r0, #0]
 80084d2:	60c6      	str	r6, [r0, #12]
 80084d4:	b13c      	cbz	r4, 80084e6 <_Bfree+0x3a>
 80084d6:	69eb      	ldr	r3, [r5, #28]
 80084d8:	6862      	ldr	r2, [r4, #4]
 80084da:	68db      	ldr	r3, [r3, #12]
 80084dc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80084e0:	6021      	str	r1, [r4, #0]
 80084e2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80084e6:	bd70      	pop	{r4, r5, r6, pc}
 80084e8:	08009b5d 	.word	0x08009b5d
 80084ec:	08009bee 	.word	0x08009bee

080084f0 <__multadd>:
 80084f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80084f4:	690d      	ldr	r5, [r1, #16]
 80084f6:	4607      	mov	r7, r0
 80084f8:	460c      	mov	r4, r1
 80084fa:	461e      	mov	r6, r3
 80084fc:	f101 0c14 	add.w	ip, r1, #20
 8008500:	2000      	movs	r0, #0
 8008502:	f8dc 3000 	ldr.w	r3, [ip]
 8008506:	b299      	uxth	r1, r3
 8008508:	fb02 6101 	mla	r1, r2, r1, r6
 800850c:	0c1e      	lsrs	r6, r3, #16
 800850e:	0c0b      	lsrs	r3, r1, #16
 8008510:	fb02 3306 	mla	r3, r2, r6, r3
 8008514:	b289      	uxth	r1, r1
 8008516:	3001      	adds	r0, #1
 8008518:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800851c:	4285      	cmp	r5, r0
 800851e:	f84c 1b04 	str.w	r1, [ip], #4
 8008522:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008526:	dcec      	bgt.n	8008502 <__multadd+0x12>
 8008528:	b30e      	cbz	r6, 800856e <__multadd+0x7e>
 800852a:	68a3      	ldr	r3, [r4, #8]
 800852c:	42ab      	cmp	r3, r5
 800852e:	dc19      	bgt.n	8008564 <__multadd+0x74>
 8008530:	6861      	ldr	r1, [r4, #4]
 8008532:	4638      	mov	r0, r7
 8008534:	3101      	adds	r1, #1
 8008536:	f7ff ff79 	bl	800842c <_Balloc>
 800853a:	4680      	mov	r8, r0
 800853c:	b928      	cbnz	r0, 800854a <__multadd+0x5a>
 800853e:	4602      	mov	r2, r0
 8008540:	4b0c      	ldr	r3, [pc, #48]	@ (8008574 <__multadd+0x84>)
 8008542:	480d      	ldr	r0, [pc, #52]	@ (8008578 <__multadd+0x88>)
 8008544:	21ba      	movs	r1, #186	@ 0xba
 8008546:	f000 fbe3 	bl	8008d10 <__assert_func>
 800854a:	6922      	ldr	r2, [r4, #16]
 800854c:	3202      	adds	r2, #2
 800854e:	f104 010c 	add.w	r1, r4, #12
 8008552:	0092      	lsls	r2, r2, #2
 8008554:	300c      	adds	r0, #12
 8008556:	f000 fbcd 	bl	8008cf4 <memcpy>
 800855a:	4621      	mov	r1, r4
 800855c:	4638      	mov	r0, r7
 800855e:	f7ff ffa5 	bl	80084ac <_Bfree>
 8008562:	4644      	mov	r4, r8
 8008564:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008568:	3501      	adds	r5, #1
 800856a:	615e      	str	r6, [r3, #20]
 800856c:	6125      	str	r5, [r4, #16]
 800856e:	4620      	mov	r0, r4
 8008570:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008574:	08009bcc 	.word	0x08009bcc
 8008578:	08009bee 	.word	0x08009bee

0800857c <__hi0bits>:
 800857c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008580:	4603      	mov	r3, r0
 8008582:	bf36      	itet	cc
 8008584:	0403      	lslcc	r3, r0, #16
 8008586:	2000      	movcs	r0, #0
 8008588:	2010      	movcc	r0, #16
 800858a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800858e:	bf3c      	itt	cc
 8008590:	021b      	lslcc	r3, r3, #8
 8008592:	3008      	addcc	r0, #8
 8008594:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008598:	bf3c      	itt	cc
 800859a:	011b      	lslcc	r3, r3, #4
 800859c:	3004      	addcc	r0, #4
 800859e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80085a2:	bf3c      	itt	cc
 80085a4:	009b      	lslcc	r3, r3, #2
 80085a6:	3002      	addcc	r0, #2
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	db05      	blt.n	80085b8 <__hi0bits+0x3c>
 80085ac:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80085b0:	f100 0001 	add.w	r0, r0, #1
 80085b4:	bf08      	it	eq
 80085b6:	2020      	moveq	r0, #32
 80085b8:	4770      	bx	lr

080085ba <__lo0bits>:
 80085ba:	6803      	ldr	r3, [r0, #0]
 80085bc:	4602      	mov	r2, r0
 80085be:	f013 0007 	ands.w	r0, r3, #7
 80085c2:	d00b      	beq.n	80085dc <__lo0bits+0x22>
 80085c4:	07d9      	lsls	r1, r3, #31
 80085c6:	d421      	bmi.n	800860c <__lo0bits+0x52>
 80085c8:	0798      	lsls	r0, r3, #30
 80085ca:	bf49      	itett	mi
 80085cc:	085b      	lsrmi	r3, r3, #1
 80085ce:	089b      	lsrpl	r3, r3, #2
 80085d0:	2001      	movmi	r0, #1
 80085d2:	6013      	strmi	r3, [r2, #0]
 80085d4:	bf5c      	itt	pl
 80085d6:	6013      	strpl	r3, [r2, #0]
 80085d8:	2002      	movpl	r0, #2
 80085da:	4770      	bx	lr
 80085dc:	b299      	uxth	r1, r3
 80085de:	b909      	cbnz	r1, 80085e4 <__lo0bits+0x2a>
 80085e0:	0c1b      	lsrs	r3, r3, #16
 80085e2:	2010      	movs	r0, #16
 80085e4:	b2d9      	uxtb	r1, r3
 80085e6:	b909      	cbnz	r1, 80085ec <__lo0bits+0x32>
 80085e8:	3008      	adds	r0, #8
 80085ea:	0a1b      	lsrs	r3, r3, #8
 80085ec:	0719      	lsls	r1, r3, #28
 80085ee:	bf04      	itt	eq
 80085f0:	091b      	lsreq	r3, r3, #4
 80085f2:	3004      	addeq	r0, #4
 80085f4:	0799      	lsls	r1, r3, #30
 80085f6:	bf04      	itt	eq
 80085f8:	089b      	lsreq	r3, r3, #2
 80085fa:	3002      	addeq	r0, #2
 80085fc:	07d9      	lsls	r1, r3, #31
 80085fe:	d403      	bmi.n	8008608 <__lo0bits+0x4e>
 8008600:	085b      	lsrs	r3, r3, #1
 8008602:	f100 0001 	add.w	r0, r0, #1
 8008606:	d003      	beq.n	8008610 <__lo0bits+0x56>
 8008608:	6013      	str	r3, [r2, #0]
 800860a:	4770      	bx	lr
 800860c:	2000      	movs	r0, #0
 800860e:	4770      	bx	lr
 8008610:	2020      	movs	r0, #32
 8008612:	4770      	bx	lr

08008614 <__i2b>:
 8008614:	b510      	push	{r4, lr}
 8008616:	460c      	mov	r4, r1
 8008618:	2101      	movs	r1, #1
 800861a:	f7ff ff07 	bl	800842c <_Balloc>
 800861e:	4602      	mov	r2, r0
 8008620:	b928      	cbnz	r0, 800862e <__i2b+0x1a>
 8008622:	4b05      	ldr	r3, [pc, #20]	@ (8008638 <__i2b+0x24>)
 8008624:	4805      	ldr	r0, [pc, #20]	@ (800863c <__i2b+0x28>)
 8008626:	f240 1145 	movw	r1, #325	@ 0x145
 800862a:	f000 fb71 	bl	8008d10 <__assert_func>
 800862e:	2301      	movs	r3, #1
 8008630:	6144      	str	r4, [r0, #20]
 8008632:	6103      	str	r3, [r0, #16]
 8008634:	bd10      	pop	{r4, pc}
 8008636:	bf00      	nop
 8008638:	08009bcc 	.word	0x08009bcc
 800863c:	08009bee 	.word	0x08009bee

08008640 <__multiply>:
 8008640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008644:	4614      	mov	r4, r2
 8008646:	690a      	ldr	r2, [r1, #16]
 8008648:	6923      	ldr	r3, [r4, #16]
 800864a:	429a      	cmp	r2, r3
 800864c:	bfa8      	it	ge
 800864e:	4623      	movge	r3, r4
 8008650:	460f      	mov	r7, r1
 8008652:	bfa4      	itt	ge
 8008654:	460c      	movge	r4, r1
 8008656:	461f      	movge	r7, r3
 8008658:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800865c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8008660:	68a3      	ldr	r3, [r4, #8]
 8008662:	6861      	ldr	r1, [r4, #4]
 8008664:	eb0a 0609 	add.w	r6, sl, r9
 8008668:	42b3      	cmp	r3, r6
 800866a:	b085      	sub	sp, #20
 800866c:	bfb8      	it	lt
 800866e:	3101      	addlt	r1, #1
 8008670:	f7ff fedc 	bl	800842c <_Balloc>
 8008674:	b930      	cbnz	r0, 8008684 <__multiply+0x44>
 8008676:	4602      	mov	r2, r0
 8008678:	4b44      	ldr	r3, [pc, #272]	@ (800878c <__multiply+0x14c>)
 800867a:	4845      	ldr	r0, [pc, #276]	@ (8008790 <__multiply+0x150>)
 800867c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008680:	f000 fb46 	bl	8008d10 <__assert_func>
 8008684:	f100 0514 	add.w	r5, r0, #20
 8008688:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800868c:	462b      	mov	r3, r5
 800868e:	2200      	movs	r2, #0
 8008690:	4543      	cmp	r3, r8
 8008692:	d321      	bcc.n	80086d8 <__multiply+0x98>
 8008694:	f107 0114 	add.w	r1, r7, #20
 8008698:	f104 0214 	add.w	r2, r4, #20
 800869c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80086a0:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80086a4:	9302      	str	r3, [sp, #8]
 80086a6:	1b13      	subs	r3, r2, r4
 80086a8:	3b15      	subs	r3, #21
 80086aa:	f023 0303 	bic.w	r3, r3, #3
 80086ae:	3304      	adds	r3, #4
 80086b0:	f104 0715 	add.w	r7, r4, #21
 80086b4:	42ba      	cmp	r2, r7
 80086b6:	bf38      	it	cc
 80086b8:	2304      	movcc	r3, #4
 80086ba:	9301      	str	r3, [sp, #4]
 80086bc:	9b02      	ldr	r3, [sp, #8]
 80086be:	9103      	str	r1, [sp, #12]
 80086c0:	428b      	cmp	r3, r1
 80086c2:	d80c      	bhi.n	80086de <__multiply+0x9e>
 80086c4:	2e00      	cmp	r6, #0
 80086c6:	dd03      	ble.n	80086d0 <__multiply+0x90>
 80086c8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d05b      	beq.n	8008788 <__multiply+0x148>
 80086d0:	6106      	str	r6, [r0, #16]
 80086d2:	b005      	add	sp, #20
 80086d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086d8:	f843 2b04 	str.w	r2, [r3], #4
 80086dc:	e7d8      	b.n	8008690 <__multiply+0x50>
 80086de:	f8b1 a000 	ldrh.w	sl, [r1]
 80086e2:	f1ba 0f00 	cmp.w	sl, #0
 80086e6:	d024      	beq.n	8008732 <__multiply+0xf2>
 80086e8:	f104 0e14 	add.w	lr, r4, #20
 80086ec:	46a9      	mov	r9, r5
 80086ee:	f04f 0c00 	mov.w	ip, #0
 80086f2:	f85e 7b04 	ldr.w	r7, [lr], #4
 80086f6:	f8d9 3000 	ldr.w	r3, [r9]
 80086fa:	fa1f fb87 	uxth.w	fp, r7
 80086fe:	b29b      	uxth	r3, r3
 8008700:	fb0a 330b 	mla	r3, sl, fp, r3
 8008704:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8008708:	f8d9 7000 	ldr.w	r7, [r9]
 800870c:	4463      	add	r3, ip
 800870e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008712:	fb0a c70b 	mla	r7, sl, fp, ip
 8008716:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800871a:	b29b      	uxth	r3, r3
 800871c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008720:	4572      	cmp	r2, lr
 8008722:	f849 3b04 	str.w	r3, [r9], #4
 8008726:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800872a:	d8e2      	bhi.n	80086f2 <__multiply+0xb2>
 800872c:	9b01      	ldr	r3, [sp, #4]
 800872e:	f845 c003 	str.w	ip, [r5, r3]
 8008732:	9b03      	ldr	r3, [sp, #12]
 8008734:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008738:	3104      	adds	r1, #4
 800873a:	f1b9 0f00 	cmp.w	r9, #0
 800873e:	d021      	beq.n	8008784 <__multiply+0x144>
 8008740:	682b      	ldr	r3, [r5, #0]
 8008742:	f104 0c14 	add.w	ip, r4, #20
 8008746:	46ae      	mov	lr, r5
 8008748:	f04f 0a00 	mov.w	sl, #0
 800874c:	f8bc b000 	ldrh.w	fp, [ip]
 8008750:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8008754:	fb09 770b 	mla	r7, r9, fp, r7
 8008758:	4457      	add	r7, sl
 800875a:	b29b      	uxth	r3, r3
 800875c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008760:	f84e 3b04 	str.w	r3, [lr], #4
 8008764:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008768:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800876c:	f8be 3000 	ldrh.w	r3, [lr]
 8008770:	fb09 330a 	mla	r3, r9, sl, r3
 8008774:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8008778:	4562      	cmp	r2, ip
 800877a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800877e:	d8e5      	bhi.n	800874c <__multiply+0x10c>
 8008780:	9f01      	ldr	r7, [sp, #4]
 8008782:	51eb      	str	r3, [r5, r7]
 8008784:	3504      	adds	r5, #4
 8008786:	e799      	b.n	80086bc <__multiply+0x7c>
 8008788:	3e01      	subs	r6, #1
 800878a:	e79b      	b.n	80086c4 <__multiply+0x84>
 800878c:	08009bcc 	.word	0x08009bcc
 8008790:	08009bee 	.word	0x08009bee

08008794 <__pow5mult>:
 8008794:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008798:	4615      	mov	r5, r2
 800879a:	f012 0203 	ands.w	r2, r2, #3
 800879e:	4607      	mov	r7, r0
 80087a0:	460e      	mov	r6, r1
 80087a2:	d007      	beq.n	80087b4 <__pow5mult+0x20>
 80087a4:	4c25      	ldr	r4, [pc, #148]	@ (800883c <__pow5mult+0xa8>)
 80087a6:	3a01      	subs	r2, #1
 80087a8:	2300      	movs	r3, #0
 80087aa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80087ae:	f7ff fe9f 	bl	80084f0 <__multadd>
 80087b2:	4606      	mov	r6, r0
 80087b4:	10ad      	asrs	r5, r5, #2
 80087b6:	d03d      	beq.n	8008834 <__pow5mult+0xa0>
 80087b8:	69fc      	ldr	r4, [r7, #28]
 80087ba:	b97c      	cbnz	r4, 80087dc <__pow5mult+0x48>
 80087bc:	2010      	movs	r0, #16
 80087be:	f7ff fcd3 	bl	8008168 <malloc>
 80087c2:	4602      	mov	r2, r0
 80087c4:	61f8      	str	r0, [r7, #28]
 80087c6:	b928      	cbnz	r0, 80087d4 <__pow5mult+0x40>
 80087c8:	4b1d      	ldr	r3, [pc, #116]	@ (8008840 <__pow5mult+0xac>)
 80087ca:	481e      	ldr	r0, [pc, #120]	@ (8008844 <__pow5mult+0xb0>)
 80087cc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80087d0:	f000 fa9e 	bl	8008d10 <__assert_func>
 80087d4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80087d8:	6004      	str	r4, [r0, #0]
 80087da:	60c4      	str	r4, [r0, #12]
 80087dc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80087e0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80087e4:	b94c      	cbnz	r4, 80087fa <__pow5mult+0x66>
 80087e6:	f240 2171 	movw	r1, #625	@ 0x271
 80087ea:	4638      	mov	r0, r7
 80087ec:	f7ff ff12 	bl	8008614 <__i2b>
 80087f0:	2300      	movs	r3, #0
 80087f2:	f8c8 0008 	str.w	r0, [r8, #8]
 80087f6:	4604      	mov	r4, r0
 80087f8:	6003      	str	r3, [r0, #0]
 80087fa:	f04f 0900 	mov.w	r9, #0
 80087fe:	07eb      	lsls	r3, r5, #31
 8008800:	d50a      	bpl.n	8008818 <__pow5mult+0x84>
 8008802:	4631      	mov	r1, r6
 8008804:	4622      	mov	r2, r4
 8008806:	4638      	mov	r0, r7
 8008808:	f7ff ff1a 	bl	8008640 <__multiply>
 800880c:	4631      	mov	r1, r6
 800880e:	4680      	mov	r8, r0
 8008810:	4638      	mov	r0, r7
 8008812:	f7ff fe4b 	bl	80084ac <_Bfree>
 8008816:	4646      	mov	r6, r8
 8008818:	106d      	asrs	r5, r5, #1
 800881a:	d00b      	beq.n	8008834 <__pow5mult+0xa0>
 800881c:	6820      	ldr	r0, [r4, #0]
 800881e:	b938      	cbnz	r0, 8008830 <__pow5mult+0x9c>
 8008820:	4622      	mov	r2, r4
 8008822:	4621      	mov	r1, r4
 8008824:	4638      	mov	r0, r7
 8008826:	f7ff ff0b 	bl	8008640 <__multiply>
 800882a:	6020      	str	r0, [r4, #0]
 800882c:	f8c0 9000 	str.w	r9, [r0]
 8008830:	4604      	mov	r4, r0
 8008832:	e7e4      	b.n	80087fe <__pow5mult+0x6a>
 8008834:	4630      	mov	r0, r6
 8008836:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800883a:	bf00      	nop
 800883c:	08009c48 	.word	0x08009c48
 8008840:	08009b5d 	.word	0x08009b5d
 8008844:	08009bee 	.word	0x08009bee

08008848 <__lshift>:
 8008848:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800884c:	460c      	mov	r4, r1
 800884e:	6849      	ldr	r1, [r1, #4]
 8008850:	6923      	ldr	r3, [r4, #16]
 8008852:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008856:	68a3      	ldr	r3, [r4, #8]
 8008858:	4607      	mov	r7, r0
 800885a:	4691      	mov	r9, r2
 800885c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008860:	f108 0601 	add.w	r6, r8, #1
 8008864:	42b3      	cmp	r3, r6
 8008866:	db0b      	blt.n	8008880 <__lshift+0x38>
 8008868:	4638      	mov	r0, r7
 800886a:	f7ff fddf 	bl	800842c <_Balloc>
 800886e:	4605      	mov	r5, r0
 8008870:	b948      	cbnz	r0, 8008886 <__lshift+0x3e>
 8008872:	4602      	mov	r2, r0
 8008874:	4b28      	ldr	r3, [pc, #160]	@ (8008918 <__lshift+0xd0>)
 8008876:	4829      	ldr	r0, [pc, #164]	@ (800891c <__lshift+0xd4>)
 8008878:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800887c:	f000 fa48 	bl	8008d10 <__assert_func>
 8008880:	3101      	adds	r1, #1
 8008882:	005b      	lsls	r3, r3, #1
 8008884:	e7ee      	b.n	8008864 <__lshift+0x1c>
 8008886:	2300      	movs	r3, #0
 8008888:	f100 0114 	add.w	r1, r0, #20
 800888c:	f100 0210 	add.w	r2, r0, #16
 8008890:	4618      	mov	r0, r3
 8008892:	4553      	cmp	r3, sl
 8008894:	db33      	blt.n	80088fe <__lshift+0xb6>
 8008896:	6920      	ldr	r0, [r4, #16]
 8008898:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800889c:	f104 0314 	add.w	r3, r4, #20
 80088a0:	f019 091f 	ands.w	r9, r9, #31
 80088a4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80088a8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80088ac:	d02b      	beq.n	8008906 <__lshift+0xbe>
 80088ae:	f1c9 0e20 	rsb	lr, r9, #32
 80088b2:	468a      	mov	sl, r1
 80088b4:	2200      	movs	r2, #0
 80088b6:	6818      	ldr	r0, [r3, #0]
 80088b8:	fa00 f009 	lsl.w	r0, r0, r9
 80088bc:	4310      	orrs	r0, r2
 80088be:	f84a 0b04 	str.w	r0, [sl], #4
 80088c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80088c6:	459c      	cmp	ip, r3
 80088c8:	fa22 f20e 	lsr.w	r2, r2, lr
 80088cc:	d8f3      	bhi.n	80088b6 <__lshift+0x6e>
 80088ce:	ebac 0304 	sub.w	r3, ip, r4
 80088d2:	3b15      	subs	r3, #21
 80088d4:	f023 0303 	bic.w	r3, r3, #3
 80088d8:	3304      	adds	r3, #4
 80088da:	f104 0015 	add.w	r0, r4, #21
 80088de:	4584      	cmp	ip, r0
 80088e0:	bf38      	it	cc
 80088e2:	2304      	movcc	r3, #4
 80088e4:	50ca      	str	r2, [r1, r3]
 80088e6:	b10a      	cbz	r2, 80088ec <__lshift+0xa4>
 80088e8:	f108 0602 	add.w	r6, r8, #2
 80088ec:	3e01      	subs	r6, #1
 80088ee:	4638      	mov	r0, r7
 80088f0:	612e      	str	r6, [r5, #16]
 80088f2:	4621      	mov	r1, r4
 80088f4:	f7ff fdda 	bl	80084ac <_Bfree>
 80088f8:	4628      	mov	r0, r5
 80088fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088fe:	f842 0f04 	str.w	r0, [r2, #4]!
 8008902:	3301      	adds	r3, #1
 8008904:	e7c5      	b.n	8008892 <__lshift+0x4a>
 8008906:	3904      	subs	r1, #4
 8008908:	f853 2b04 	ldr.w	r2, [r3], #4
 800890c:	f841 2f04 	str.w	r2, [r1, #4]!
 8008910:	459c      	cmp	ip, r3
 8008912:	d8f9      	bhi.n	8008908 <__lshift+0xc0>
 8008914:	e7ea      	b.n	80088ec <__lshift+0xa4>
 8008916:	bf00      	nop
 8008918:	08009bcc 	.word	0x08009bcc
 800891c:	08009bee 	.word	0x08009bee

08008920 <__mcmp>:
 8008920:	690a      	ldr	r2, [r1, #16]
 8008922:	4603      	mov	r3, r0
 8008924:	6900      	ldr	r0, [r0, #16]
 8008926:	1a80      	subs	r0, r0, r2
 8008928:	b530      	push	{r4, r5, lr}
 800892a:	d10e      	bne.n	800894a <__mcmp+0x2a>
 800892c:	3314      	adds	r3, #20
 800892e:	3114      	adds	r1, #20
 8008930:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008934:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008938:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800893c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008940:	4295      	cmp	r5, r2
 8008942:	d003      	beq.n	800894c <__mcmp+0x2c>
 8008944:	d205      	bcs.n	8008952 <__mcmp+0x32>
 8008946:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800894a:	bd30      	pop	{r4, r5, pc}
 800894c:	42a3      	cmp	r3, r4
 800894e:	d3f3      	bcc.n	8008938 <__mcmp+0x18>
 8008950:	e7fb      	b.n	800894a <__mcmp+0x2a>
 8008952:	2001      	movs	r0, #1
 8008954:	e7f9      	b.n	800894a <__mcmp+0x2a>
	...

08008958 <__mdiff>:
 8008958:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800895c:	4689      	mov	r9, r1
 800895e:	4606      	mov	r6, r0
 8008960:	4611      	mov	r1, r2
 8008962:	4648      	mov	r0, r9
 8008964:	4614      	mov	r4, r2
 8008966:	f7ff ffdb 	bl	8008920 <__mcmp>
 800896a:	1e05      	subs	r5, r0, #0
 800896c:	d112      	bne.n	8008994 <__mdiff+0x3c>
 800896e:	4629      	mov	r1, r5
 8008970:	4630      	mov	r0, r6
 8008972:	f7ff fd5b 	bl	800842c <_Balloc>
 8008976:	4602      	mov	r2, r0
 8008978:	b928      	cbnz	r0, 8008986 <__mdiff+0x2e>
 800897a:	4b3f      	ldr	r3, [pc, #252]	@ (8008a78 <__mdiff+0x120>)
 800897c:	f240 2137 	movw	r1, #567	@ 0x237
 8008980:	483e      	ldr	r0, [pc, #248]	@ (8008a7c <__mdiff+0x124>)
 8008982:	f000 f9c5 	bl	8008d10 <__assert_func>
 8008986:	2301      	movs	r3, #1
 8008988:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800898c:	4610      	mov	r0, r2
 800898e:	b003      	add	sp, #12
 8008990:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008994:	bfbc      	itt	lt
 8008996:	464b      	movlt	r3, r9
 8008998:	46a1      	movlt	r9, r4
 800899a:	4630      	mov	r0, r6
 800899c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80089a0:	bfba      	itte	lt
 80089a2:	461c      	movlt	r4, r3
 80089a4:	2501      	movlt	r5, #1
 80089a6:	2500      	movge	r5, #0
 80089a8:	f7ff fd40 	bl	800842c <_Balloc>
 80089ac:	4602      	mov	r2, r0
 80089ae:	b918      	cbnz	r0, 80089b8 <__mdiff+0x60>
 80089b0:	4b31      	ldr	r3, [pc, #196]	@ (8008a78 <__mdiff+0x120>)
 80089b2:	f240 2145 	movw	r1, #581	@ 0x245
 80089b6:	e7e3      	b.n	8008980 <__mdiff+0x28>
 80089b8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80089bc:	6926      	ldr	r6, [r4, #16]
 80089be:	60c5      	str	r5, [r0, #12]
 80089c0:	f109 0310 	add.w	r3, r9, #16
 80089c4:	f109 0514 	add.w	r5, r9, #20
 80089c8:	f104 0e14 	add.w	lr, r4, #20
 80089cc:	f100 0b14 	add.w	fp, r0, #20
 80089d0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80089d4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80089d8:	9301      	str	r3, [sp, #4]
 80089da:	46d9      	mov	r9, fp
 80089dc:	f04f 0c00 	mov.w	ip, #0
 80089e0:	9b01      	ldr	r3, [sp, #4]
 80089e2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80089e6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80089ea:	9301      	str	r3, [sp, #4]
 80089ec:	fa1f f38a 	uxth.w	r3, sl
 80089f0:	4619      	mov	r1, r3
 80089f2:	b283      	uxth	r3, r0
 80089f4:	1acb      	subs	r3, r1, r3
 80089f6:	0c00      	lsrs	r0, r0, #16
 80089f8:	4463      	add	r3, ip
 80089fa:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80089fe:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008a02:	b29b      	uxth	r3, r3
 8008a04:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008a08:	4576      	cmp	r6, lr
 8008a0a:	f849 3b04 	str.w	r3, [r9], #4
 8008a0e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008a12:	d8e5      	bhi.n	80089e0 <__mdiff+0x88>
 8008a14:	1b33      	subs	r3, r6, r4
 8008a16:	3b15      	subs	r3, #21
 8008a18:	f023 0303 	bic.w	r3, r3, #3
 8008a1c:	3415      	adds	r4, #21
 8008a1e:	3304      	adds	r3, #4
 8008a20:	42a6      	cmp	r6, r4
 8008a22:	bf38      	it	cc
 8008a24:	2304      	movcc	r3, #4
 8008a26:	441d      	add	r5, r3
 8008a28:	445b      	add	r3, fp
 8008a2a:	461e      	mov	r6, r3
 8008a2c:	462c      	mov	r4, r5
 8008a2e:	4544      	cmp	r4, r8
 8008a30:	d30e      	bcc.n	8008a50 <__mdiff+0xf8>
 8008a32:	f108 0103 	add.w	r1, r8, #3
 8008a36:	1b49      	subs	r1, r1, r5
 8008a38:	f021 0103 	bic.w	r1, r1, #3
 8008a3c:	3d03      	subs	r5, #3
 8008a3e:	45a8      	cmp	r8, r5
 8008a40:	bf38      	it	cc
 8008a42:	2100      	movcc	r1, #0
 8008a44:	440b      	add	r3, r1
 8008a46:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008a4a:	b191      	cbz	r1, 8008a72 <__mdiff+0x11a>
 8008a4c:	6117      	str	r7, [r2, #16]
 8008a4e:	e79d      	b.n	800898c <__mdiff+0x34>
 8008a50:	f854 1b04 	ldr.w	r1, [r4], #4
 8008a54:	46e6      	mov	lr, ip
 8008a56:	0c08      	lsrs	r0, r1, #16
 8008a58:	fa1c fc81 	uxtah	ip, ip, r1
 8008a5c:	4471      	add	r1, lr
 8008a5e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008a62:	b289      	uxth	r1, r1
 8008a64:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008a68:	f846 1b04 	str.w	r1, [r6], #4
 8008a6c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008a70:	e7dd      	b.n	8008a2e <__mdiff+0xd6>
 8008a72:	3f01      	subs	r7, #1
 8008a74:	e7e7      	b.n	8008a46 <__mdiff+0xee>
 8008a76:	bf00      	nop
 8008a78:	08009bcc 	.word	0x08009bcc
 8008a7c:	08009bee 	.word	0x08009bee

08008a80 <__d2b>:
 8008a80:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008a84:	460f      	mov	r7, r1
 8008a86:	2101      	movs	r1, #1
 8008a88:	ec59 8b10 	vmov	r8, r9, d0
 8008a8c:	4616      	mov	r6, r2
 8008a8e:	f7ff fccd 	bl	800842c <_Balloc>
 8008a92:	4604      	mov	r4, r0
 8008a94:	b930      	cbnz	r0, 8008aa4 <__d2b+0x24>
 8008a96:	4602      	mov	r2, r0
 8008a98:	4b23      	ldr	r3, [pc, #140]	@ (8008b28 <__d2b+0xa8>)
 8008a9a:	4824      	ldr	r0, [pc, #144]	@ (8008b2c <__d2b+0xac>)
 8008a9c:	f240 310f 	movw	r1, #783	@ 0x30f
 8008aa0:	f000 f936 	bl	8008d10 <__assert_func>
 8008aa4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008aa8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008aac:	b10d      	cbz	r5, 8008ab2 <__d2b+0x32>
 8008aae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008ab2:	9301      	str	r3, [sp, #4]
 8008ab4:	f1b8 0300 	subs.w	r3, r8, #0
 8008ab8:	d023      	beq.n	8008b02 <__d2b+0x82>
 8008aba:	4668      	mov	r0, sp
 8008abc:	9300      	str	r3, [sp, #0]
 8008abe:	f7ff fd7c 	bl	80085ba <__lo0bits>
 8008ac2:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008ac6:	b1d0      	cbz	r0, 8008afe <__d2b+0x7e>
 8008ac8:	f1c0 0320 	rsb	r3, r0, #32
 8008acc:	fa02 f303 	lsl.w	r3, r2, r3
 8008ad0:	430b      	orrs	r3, r1
 8008ad2:	40c2      	lsrs	r2, r0
 8008ad4:	6163      	str	r3, [r4, #20]
 8008ad6:	9201      	str	r2, [sp, #4]
 8008ad8:	9b01      	ldr	r3, [sp, #4]
 8008ada:	61a3      	str	r3, [r4, #24]
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	bf0c      	ite	eq
 8008ae0:	2201      	moveq	r2, #1
 8008ae2:	2202      	movne	r2, #2
 8008ae4:	6122      	str	r2, [r4, #16]
 8008ae6:	b1a5      	cbz	r5, 8008b12 <__d2b+0x92>
 8008ae8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008aec:	4405      	add	r5, r0
 8008aee:	603d      	str	r5, [r7, #0]
 8008af0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008af4:	6030      	str	r0, [r6, #0]
 8008af6:	4620      	mov	r0, r4
 8008af8:	b003      	add	sp, #12
 8008afa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008afe:	6161      	str	r1, [r4, #20]
 8008b00:	e7ea      	b.n	8008ad8 <__d2b+0x58>
 8008b02:	a801      	add	r0, sp, #4
 8008b04:	f7ff fd59 	bl	80085ba <__lo0bits>
 8008b08:	9b01      	ldr	r3, [sp, #4]
 8008b0a:	6163      	str	r3, [r4, #20]
 8008b0c:	3020      	adds	r0, #32
 8008b0e:	2201      	movs	r2, #1
 8008b10:	e7e8      	b.n	8008ae4 <__d2b+0x64>
 8008b12:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008b16:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008b1a:	6038      	str	r0, [r7, #0]
 8008b1c:	6918      	ldr	r0, [r3, #16]
 8008b1e:	f7ff fd2d 	bl	800857c <__hi0bits>
 8008b22:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008b26:	e7e5      	b.n	8008af4 <__d2b+0x74>
 8008b28:	08009bcc 	.word	0x08009bcc
 8008b2c:	08009bee 	.word	0x08009bee

08008b30 <__sread>:
 8008b30:	b510      	push	{r4, lr}
 8008b32:	460c      	mov	r4, r1
 8008b34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b38:	f000 f8a8 	bl	8008c8c <_read_r>
 8008b3c:	2800      	cmp	r0, #0
 8008b3e:	bfab      	itete	ge
 8008b40:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008b42:	89a3      	ldrhlt	r3, [r4, #12]
 8008b44:	181b      	addge	r3, r3, r0
 8008b46:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008b4a:	bfac      	ite	ge
 8008b4c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008b4e:	81a3      	strhlt	r3, [r4, #12]
 8008b50:	bd10      	pop	{r4, pc}

08008b52 <__swrite>:
 8008b52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b56:	461f      	mov	r7, r3
 8008b58:	898b      	ldrh	r3, [r1, #12]
 8008b5a:	05db      	lsls	r3, r3, #23
 8008b5c:	4605      	mov	r5, r0
 8008b5e:	460c      	mov	r4, r1
 8008b60:	4616      	mov	r6, r2
 8008b62:	d505      	bpl.n	8008b70 <__swrite+0x1e>
 8008b64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b68:	2302      	movs	r3, #2
 8008b6a:	2200      	movs	r2, #0
 8008b6c:	f000 f87c 	bl	8008c68 <_lseek_r>
 8008b70:	89a3      	ldrh	r3, [r4, #12]
 8008b72:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008b76:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008b7a:	81a3      	strh	r3, [r4, #12]
 8008b7c:	4632      	mov	r2, r6
 8008b7e:	463b      	mov	r3, r7
 8008b80:	4628      	mov	r0, r5
 8008b82:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008b86:	f000 b8a3 	b.w	8008cd0 <_write_r>

08008b8a <__sseek>:
 8008b8a:	b510      	push	{r4, lr}
 8008b8c:	460c      	mov	r4, r1
 8008b8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b92:	f000 f869 	bl	8008c68 <_lseek_r>
 8008b96:	1c43      	adds	r3, r0, #1
 8008b98:	89a3      	ldrh	r3, [r4, #12]
 8008b9a:	bf15      	itete	ne
 8008b9c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008b9e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008ba2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008ba6:	81a3      	strheq	r3, [r4, #12]
 8008ba8:	bf18      	it	ne
 8008baa:	81a3      	strhne	r3, [r4, #12]
 8008bac:	bd10      	pop	{r4, pc}

08008bae <__sclose>:
 8008bae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bb2:	f000 b849 	b.w	8008c48 <_close_r>

08008bb6 <_realloc_r>:
 8008bb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bba:	4680      	mov	r8, r0
 8008bbc:	4615      	mov	r5, r2
 8008bbe:	460c      	mov	r4, r1
 8008bc0:	b921      	cbnz	r1, 8008bcc <_realloc_r+0x16>
 8008bc2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008bc6:	4611      	mov	r1, r2
 8008bc8:	f7ff baf8 	b.w	80081bc <_malloc_r>
 8008bcc:	b92a      	cbnz	r2, 8008bda <_realloc_r+0x24>
 8008bce:	f000 f8d1 	bl	8008d74 <_free_r>
 8008bd2:	2400      	movs	r4, #0
 8008bd4:	4620      	mov	r0, r4
 8008bd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008bda:	f000 f927 	bl	8008e2c <_malloc_usable_size_r>
 8008bde:	4285      	cmp	r5, r0
 8008be0:	4606      	mov	r6, r0
 8008be2:	d802      	bhi.n	8008bea <_realloc_r+0x34>
 8008be4:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008be8:	d8f4      	bhi.n	8008bd4 <_realloc_r+0x1e>
 8008bea:	4629      	mov	r1, r5
 8008bec:	4640      	mov	r0, r8
 8008bee:	f7ff fae5 	bl	80081bc <_malloc_r>
 8008bf2:	4607      	mov	r7, r0
 8008bf4:	2800      	cmp	r0, #0
 8008bf6:	d0ec      	beq.n	8008bd2 <_realloc_r+0x1c>
 8008bf8:	42b5      	cmp	r5, r6
 8008bfa:	462a      	mov	r2, r5
 8008bfc:	4621      	mov	r1, r4
 8008bfe:	bf28      	it	cs
 8008c00:	4632      	movcs	r2, r6
 8008c02:	f000 f877 	bl	8008cf4 <memcpy>
 8008c06:	4621      	mov	r1, r4
 8008c08:	4640      	mov	r0, r8
 8008c0a:	f000 f8b3 	bl	8008d74 <_free_r>
 8008c0e:	463c      	mov	r4, r7
 8008c10:	e7e0      	b.n	8008bd4 <_realloc_r+0x1e>

08008c12 <memmove>:
 8008c12:	4288      	cmp	r0, r1
 8008c14:	b510      	push	{r4, lr}
 8008c16:	eb01 0402 	add.w	r4, r1, r2
 8008c1a:	d902      	bls.n	8008c22 <memmove+0x10>
 8008c1c:	4284      	cmp	r4, r0
 8008c1e:	4623      	mov	r3, r4
 8008c20:	d807      	bhi.n	8008c32 <memmove+0x20>
 8008c22:	1e43      	subs	r3, r0, #1
 8008c24:	42a1      	cmp	r1, r4
 8008c26:	d008      	beq.n	8008c3a <memmove+0x28>
 8008c28:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008c2c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008c30:	e7f8      	b.n	8008c24 <memmove+0x12>
 8008c32:	4402      	add	r2, r0
 8008c34:	4601      	mov	r1, r0
 8008c36:	428a      	cmp	r2, r1
 8008c38:	d100      	bne.n	8008c3c <memmove+0x2a>
 8008c3a:	bd10      	pop	{r4, pc}
 8008c3c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008c40:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008c44:	e7f7      	b.n	8008c36 <memmove+0x24>
	...

08008c48 <_close_r>:
 8008c48:	b538      	push	{r3, r4, r5, lr}
 8008c4a:	4d06      	ldr	r5, [pc, #24]	@ (8008c64 <_close_r+0x1c>)
 8008c4c:	2300      	movs	r3, #0
 8008c4e:	4604      	mov	r4, r0
 8008c50:	4608      	mov	r0, r1
 8008c52:	602b      	str	r3, [r5, #0]
 8008c54:	f7f9 fca2 	bl	800259c <_close>
 8008c58:	1c43      	adds	r3, r0, #1
 8008c5a:	d102      	bne.n	8008c62 <_close_r+0x1a>
 8008c5c:	682b      	ldr	r3, [r5, #0]
 8008c5e:	b103      	cbz	r3, 8008c62 <_close_r+0x1a>
 8008c60:	6023      	str	r3, [r4, #0]
 8008c62:	bd38      	pop	{r3, r4, r5, pc}
 8008c64:	200005ac 	.word	0x200005ac

08008c68 <_lseek_r>:
 8008c68:	b538      	push	{r3, r4, r5, lr}
 8008c6a:	4d07      	ldr	r5, [pc, #28]	@ (8008c88 <_lseek_r+0x20>)
 8008c6c:	4604      	mov	r4, r0
 8008c6e:	4608      	mov	r0, r1
 8008c70:	4611      	mov	r1, r2
 8008c72:	2200      	movs	r2, #0
 8008c74:	602a      	str	r2, [r5, #0]
 8008c76:	461a      	mov	r2, r3
 8008c78:	f7f9 fcb7 	bl	80025ea <_lseek>
 8008c7c:	1c43      	adds	r3, r0, #1
 8008c7e:	d102      	bne.n	8008c86 <_lseek_r+0x1e>
 8008c80:	682b      	ldr	r3, [r5, #0]
 8008c82:	b103      	cbz	r3, 8008c86 <_lseek_r+0x1e>
 8008c84:	6023      	str	r3, [r4, #0]
 8008c86:	bd38      	pop	{r3, r4, r5, pc}
 8008c88:	200005ac 	.word	0x200005ac

08008c8c <_read_r>:
 8008c8c:	b538      	push	{r3, r4, r5, lr}
 8008c8e:	4d07      	ldr	r5, [pc, #28]	@ (8008cac <_read_r+0x20>)
 8008c90:	4604      	mov	r4, r0
 8008c92:	4608      	mov	r0, r1
 8008c94:	4611      	mov	r1, r2
 8008c96:	2200      	movs	r2, #0
 8008c98:	602a      	str	r2, [r5, #0]
 8008c9a:	461a      	mov	r2, r3
 8008c9c:	f7f9 fc45 	bl	800252a <_read>
 8008ca0:	1c43      	adds	r3, r0, #1
 8008ca2:	d102      	bne.n	8008caa <_read_r+0x1e>
 8008ca4:	682b      	ldr	r3, [r5, #0]
 8008ca6:	b103      	cbz	r3, 8008caa <_read_r+0x1e>
 8008ca8:	6023      	str	r3, [r4, #0]
 8008caa:	bd38      	pop	{r3, r4, r5, pc}
 8008cac:	200005ac 	.word	0x200005ac

08008cb0 <_sbrk_r>:
 8008cb0:	b538      	push	{r3, r4, r5, lr}
 8008cb2:	4d06      	ldr	r5, [pc, #24]	@ (8008ccc <_sbrk_r+0x1c>)
 8008cb4:	2300      	movs	r3, #0
 8008cb6:	4604      	mov	r4, r0
 8008cb8:	4608      	mov	r0, r1
 8008cba:	602b      	str	r3, [r5, #0]
 8008cbc:	f7f9 fca2 	bl	8002604 <_sbrk>
 8008cc0:	1c43      	adds	r3, r0, #1
 8008cc2:	d102      	bne.n	8008cca <_sbrk_r+0x1a>
 8008cc4:	682b      	ldr	r3, [r5, #0]
 8008cc6:	b103      	cbz	r3, 8008cca <_sbrk_r+0x1a>
 8008cc8:	6023      	str	r3, [r4, #0]
 8008cca:	bd38      	pop	{r3, r4, r5, pc}
 8008ccc:	200005ac 	.word	0x200005ac

08008cd0 <_write_r>:
 8008cd0:	b538      	push	{r3, r4, r5, lr}
 8008cd2:	4d07      	ldr	r5, [pc, #28]	@ (8008cf0 <_write_r+0x20>)
 8008cd4:	4604      	mov	r4, r0
 8008cd6:	4608      	mov	r0, r1
 8008cd8:	4611      	mov	r1, r2
 8008cda:	2200      	movs	r2, #0
 8008cdc:	602a      	str	r2, [r5, #0]
 8008cde:	461a      	mov	r2, r3
 8008ce0:	f7f9 fc40 	bl	8002564 <_write>
 8008ce4:	1c43      	adds	r3, r0, #1
 8008ce6:	d102      	bne.n	8008cee <_write_r+0x1e>
 8008ce8:	682b      	ldr	r3, [r5, #0]
 8008cea:	b103      	cbz	r3, 8008cee <_write_r+0x1e>
 8008cec:	6023      	str	r3, [r4, #0]
 8008cee:	bd38      	pop	{r3, r4, r5, pc}
 8008cf0:	200005ac 	.word	0x200005ac

08008cf4 <memcpy>:
 8008cf4:	440a      	add	r2, r1
 8008cf6:	4291      	cmp	r1, r2
 8008cf8:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8008cfc:	d100      	bne.n	8008d00 <memcpy+0xc>
 8008cfe:	4770      	bx	lr
 8008d00:	b510      	push	{r4, lr}
 8008d02:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008d06:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008d0a:	4291      	cmp	r1, r2
 8008d0c:	d1f9      	bne.n	8008d02 <memcpy+0xe>
 8008d0e:	bd10      	pop	{r4, pc}

08008d10 <__assert_func>:
 8008d10:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008d12:	4614      	mov	r4, r2
 8008d14:	461a      	mov	r2, r3
 8008d16:	4b09      	ldr	r3, [pc, #36]	@ (8008d3c <__assert_func+0x2c>)
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	4605      	mov	r5, r0
 8008d1c:	68d8      	ldr	r0, [r3, #12]
 8008d1e:	b954      	cbnz	r4, 8008d36 <__assert_func+0x26>
 8008d20:	4b07      	ldr	r3, [pc, #28]	@ (8008d40 <__assert_func+0x30>)
 8008d22:	461c      	mov	r4, r3
 8008d24:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008d28:	9100      	str	r1, [sp, #0]
 8008d2a:	462b      	mov	r3, r5
 8008d2c:	4905      	ldr	r1, [pc, #20]	@ (8008d44 <__assert_func+0x34>)
 8008d2e:	f000 f885 	bl	8008e3c <fiprintf>
 8008d32:	f000 f8a2 	bl	8008e7a <abort>
 8008d36:	4b04      	ldr	r3, [pc, #16]	@ (8008d48 <__assert_func+0x38>)
 8008d38:	e7f4      	b.n	8008d24 <__assert_func+0x14>
 8008d3a:	bf00      	nop
 8008d3c:	200000a8 	.word	0x200000a8
 8008d40:	08009e8e 	.word	0x08009e8e
 8008d44:	08009e60 	.word	0x08009e60
 8008d48:	08009e53 	.word	0x08009e53

08008d4c <_calloc_r>:
 8008d4c:	b570      	push	{r4, r5, r6, lr}
 8008d4e:	fba1 5402 	umull	r5, r4, r1, r2
 8008d52:	b93c      	cbnz	r4, 8008d64 <_calloc_r+0x18>
 8008d54:	4629      	mov	r1, r5
 8008d56:	f7ff fa31 	bl	80081bc <_malloc_r>
 8008d5a:	4606      	mov	r6, r0
 8008d5c:	b928      	cbnz	r0, 8008d6a <_calloc_r+0x1e>
 8008d5e:	2600      	movs	r6, #0
 8008d60:	4630      	mov	r0, r6
 8008d62:	bd70      	pop	{r4, r5, r6, pc}
 8008d64:	220c      	movs	r2, #12
 8008d66:	6002      	str	r2, [r0, #0]
 8008d68:	e7f9      	b.n	8008d5e <_calloc_r+0x12>
 8008d6a:	462a      	mov	r2, r5
 8008d6c:	4621      	mov	r1, r4
 8008d6e:	f7fe fa1b 	bl	80071a8 <memset>
 8008d72:	e7f5      	b.n	8008d60 <_calloc_r+0x14>

08008d74 <_free_r>:
 8008d74:	b538      	push	{r3, r4, r5, lr}
 8008d76:	4605      	mov	r5, r0
 8008d78:	2900      	cmp	r1, #0
 8008d7a:	d041      	beq.n	8008e00 <_free_r+0x8c>
 8008d7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008d80:	1f0c      	subs	r4, r1, #4
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	bfb8      	it	lt
 8008d86:	18e4      	addlt	r4, r4, r3
 8008d88:	f7ff fb44 	bl	8008414 <__malloc_lock>
 8008d8c:	4a1d      	ldr	r2, [pc, #116]	@ (8008e04 <_free_r+0x90>)
 8008d8e:	6813      	ldr	r3, [r2, #0]
 8008d90:	b933      	cbnz	r3, 8008da0 <_free_r+0x2c>
 8008d92:	6063      	str	r3, [r4, #4]
 8008d94:	6014      	str	r4, [r2, #0]
 8008d96:	4628      	mov	r0, r5
 8008d98:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008d9c:	f7ff bb40 	b.w	8008420 <__malloc_unlock>
 8008da0:	42a3      	cmp	r3, r4
 8008da2:	d908      	bls.n	8008db6 <_free_r+0x42>
 8008da4:	6820      	ldr	r0, [r4, #0]
 8008da6:	1821      	adds	r1, r4, r0
 8008da8:	428b      	cmp	r3, r1
 8008daa:	bf01      	itttt	eq
 8008dac:	6819      	ldreq	r1, [r3, #0]
 8008dae:	685b      	ldreq	r3, [r3, #4]
 8008db0:	1809      	addeq	r1, r1, r0
 8008db2:	6021      	streq	r1, [r4, #0]
 8008db4:	e7ed      	b.n	8008d92 <_free_r+0x1e>
 8008db6:	461a      	mov	r2, r3
 8008db8:	685b      	ldr	r3, [r3, #4]
 8008dba:	b10b      	cbz	r3, 8008dc0 <_free_r+0x4c>
 8008dbc:	42a3      	cmp	r3, r4
 8008dbe:	d9fa      	bls.n	8008db6 <_free_r+0x42>
 8008dc0:	6811      	ldr	r1, [r2, #0]
 8008dc2:	1850      	adds	r0, r2, r1
 8008dc4:	42a0      	cmp	r0, r4
 8008dc6:	d10b      	bne.n	8008de0 <_free_r+0x6c>
 8008dc8:	6820      	ldr	r0, [r4, #0]
 8008dca:	4401      	add	r1, r0
 8008dcc:	1850      	adds	r0, r2, r1
 8008dce:	4283      	cmp	r3, r0
 8008dd0:	6011      	str	r1, [r2, #0]
 8008dd2:	d1e0      	bne.n	8008d96 <_free_r+0x22>
 8008dd4:	6818      	ldr	r0, [r3, #0]
 8008dd6:	685b      	ldr	r3, [r3, #4]
 8008dd8:	6053      	str	r3, [r2, #4]
 8008dda:	4408      	add	r0, r1
 8008ddc:	6010      	str	r0, [r2, #0]
 8008dde:	e7da      	b.n	8008d96 <_free_r+0x22>
 8008de0:	d902      	bls.n	8008de8 <_free_r+0x74>
 8008de2:	230c      	movs	r3, #12
 8008de4:	602b      	str	r3, [r5, #0]
 8008de6:	e7d6      	b.n	8008d96 <_free_r+0x22>
 8008de8:	6820      	ldr	r0, [r4, #0]
 8008dea:	1821      	adds	r1, r4, r0
 8008dec:	428b      	cmp	r3, r1
 8008dee:	bf04      	itt	eq
 8008df0:	6819      	ldreq	r1, [r3, #0]
 8008df2:	685b      	ldreq	r3, [r3, #4]
 8008df4:	6063      	str	r3, [r4, #4]
 8008df6:	bf04      	itt	eq
 8008df8:	1809      	addeq	r1, r1, r0
 8008dfa:	6021      	streq	r1, [r4, #0]
 8008dfc:	6054      	str	r4, [r2, #4]
 8008dfe:	e7ca      	b.n	8008d96 <_free_r+0x22>
 8008e00:	bd38      	pop	{r3, r4, r5, pc}
 8008e02:	bf00      	nop
 8008e04:	200005a8 	.word	0x200005a8

08008e08 <__ascii_mbtowc>:
 8008e08:	b082      	sub	sp, #8
 8008e0a:	b901      	cbnz	r1, 8008e0e <__ascii_mbtowc+0x6>
 8008e0c:	a901      	add	r1, sp, #4
 8008e0e:	b142      	cbz	r2, 8008e22 <__ascii_mbtowc+0x1a>
 8008e10:	b14b      	cbz	r3, 8008e26 <__ascii_mbtowc+0x1e>
 8008e12:	7813      	ldrb	r3, [r2, #0]
 8008e14:	600b      	str	r3, [r1, #0]
 8008e16:	7812      	ldrb	r2, [r2, #0]
 8008e18:	1e10      	subs	r0, r2, #0
 8008e1a:	bf18      	it	ne
 8008e1c:	2001      	movne	r0, #1
 8008e1e:	b002      	add	sp, #8
 8008e20:	4770      	bx	lr
 8008e22:	4610      	mov	r0, r2
 8008e24:	e7fb      	b.n	8008e1e <__ascii_mbtowc+0x16>
 8008e26:	f06f 0001 	mvn.w	r0, #1
 8008e2a:	e7f8      	b.n	8008e1e <__ascii_mbtowc+0x16>

08008e2c <_malloc_usable_size_r>:
 8008e2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008e30:	1f18      	subs	r0, r3, #4
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	bfbc      	itt	lt
 8008e36:	580b      	ldrlt	r3, [r1, r0]
 8008e38:	18c0      	addlt	r0, r0, r3
 8008e3a:	4770      	bx	lr

08008e3c <fiprintf>:
 8008e3c:	b40e      	push	{r1, r2, r3}
 8008e3e:	b503      	push	{r0, r1, lr}
 8008e40:	4601      	mov	r1, r0
 8008e42:	ab03      	add	r3, sp, #12
 8008e44:	4805      	ldr	r0, [pc, #20]	@ (8008e5c <fiprintf+0x20>)
 8008e46:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e4a:	6800      	ldr	r0, [r0, #0]
 8008e4c:	9301      	str	r3, [sp, #4]
 8008e4e:	f000 f845 	bl	8008edc <_vfiprintf_r>
 8008e52:	b002      	add	sp, #8
 8008e54:	f85d eb04 	ldr.w	lr, [sp], #4
 8008e58:	b003      	add	sp, #12
 8008e5a:	4770      	bx	lr
 8008e5c:	200000a8 	.word	0x200000a8

08008e60 <__ascii_wctomb>:
 8008e60:	4603      	mov	r3, r0
 8008e62:	4608      	mov	r0, r1
 8008e64:	b141      	cbz	r1, 8008e78 <__ascii_wctomb+0x18>
 8008e66:	2aff      	cmp	r2, #255	@ 0xff
 8008e68:	d904      	bls.n	8008e74 <__ascii_wctomb+0x14>
 8008e6a:	228a      	movs	r2, #138	@ 0x8a
 8008e6c:	601a      	str	r2, [r3, #0]
 8008e6e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008e72:	4770      	bx	lr
 8008e74:	700a      	strb	r2, [r1, #0]
 8008e76:	2001      	movs	r0, #1
 8008e78:	4770      	bx	lr

08008e7a <abort>:
 8008e7a:	b508      	push	{r3, lr}
 8008e7c:	2006      	movs	r0, #6
 8008e7e:	f000 fa85 	bl	800938c <raise>
 8008e82:	2001      	movs	r0, #1
 8008e84:	f7f9 fb46 	bl	8002514 <_exit>

08008e88 <__sfputc_r>:
 8008e88:	6893      	ldr	r3, [r2, #8]
 8008e8a:	3b01      	subs	r3, #1
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	b410      	push	{r4}
 8008e90:	6093      	str	r3, [r2, #8]
 8008e92:	da08      	bge.n	8008ea6 <__sfputc_r+0x1e>
 8008e94:	6994      	ldr	r4, [r2, #24]
 8008e96:	42a3      	cmp	r3, r4
 8008e98:	db01      	blt.n	8008e9e <__sfputc_r+0x16>
 8008e9a:	290a      	cmp	r1, #10
 8008e9c:	d103      	bne.n	8008ea6 <__sfputc_r+0x1e>
 8008e9e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008ea2:	f000 b933 	b.w	800910c <__swbuf_r>
 8008ea6:	6813      	ldr	r3, [r2, #0]
 8008ea8:	1c58      	adds	r0, r3, #1
 8008eaa:	6010      	str	r0, [r2, #0]
 8008eac:	7019      	strb	r1, [r3, #0]
 8008eae:	4608      	mov	r0, r1
 8008eb0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008eb4:	4770      	bx	lr

08008eb6 <__sfputs_r>:
 8008eb6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008eb8:	4606      	mov	r6, r0
 8008eba:	460f      	mov	r7, r1
 8008ebc:	4614      	mov	r4, r2
 8008ebe:	18d5      	adds	r5, r2, r3
 8008ec0:	42ac      	cmp	r4, r5
 8008ec2:	d101      	bne.n	8008ec8 <__sfputs_r+0x12>
 8008ec4:	2000      	movs	r0, #0
 8008ec6:	e007      	b.n	8008ed8 <__sfputs_r+0x22>
 8008ec8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ecc:	463a      	mov	r2, r7
 8008ece:	4630      	mov	r0, r6
 8008ed0:	f7ff ffda 	bl	8008e88 <__sfputc_r>
 8008ed4:	1c43      	adds	r3, r0, #1
 8008ed6:	d1f3      	bne.n	8008ec0 <__sfputs_r+0xa>
 8008ed8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008edc <_vfiprintf_r>:
 8008edc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ee0:	460d      	mov	r5, r1
 8008ee2:	b09d      	sub	sp, #116	@ 0x74
 8008ee4:	4614      	mov	r4, r2
 8008ee6:	4698      	mov	r8, r3
 8008ee8:	4606      	mov	r6, r0
 8008eea:	b118      	cbz	r0, 8008ef4 <_vfiprintf_r+0x18>
 8008eec:	6a03      	ldr	r3, [r0, #32]
 8008eee:	b90b      	cbnz	r3, 8008ef4 <_vfiprintf_r+0x18>
 8008ef0:	f7fe f924 	bl	800713c <__sinit>
 8008ef4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008ef6:	07d9      	lsls	r1, r3, #31
 8008ef8:	d405      	bmi.n	8008f06 <_vfiprintf_r+0x2a>
 8008efa:	89ab      	ldrh	r3, [r5, #12]
 8008efc:	059a      	lsls	r2, r3, #22
 8008efe:	d402      	bmi.n	8008f06 <_vfiprintf_r+0x2a>
 8008f00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008f02:	f7fe f988 	bl	8007216 <__retarget_lock_acquire_recursive>
 8008f06:	89ab      	ldrh	r3, [r5, #12]
 8008f08:	071b      	lsls	r3, r3, #28
 8008f0a:	d501      	bpl.n	8008f10 <_vfiprintf_r+0x34>
 8008f0c:	692b      	ldr	r3, [r5, #16]
 8008f0e:	b99b      	cbnz	r3, 8008f38 <_vfiprintf_r+0x5c>
 8008f10:	4629      	mov	r1, r5
 8008f12:	4630      	mov	r0, r6
 8008f14:	f000 f938 	bl	8009188 <__swsetup_r>
 8008f18:	b170      	cbz	r0, 8008f38 <_vfiprintf_r+0x5c>
 8008f1a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008f1c:	07dc      	lsls	r4, r3, #31
 8008f1e:	d504      	bpl.n	8008f2a <_vfiprintf_r+0x4e>
 8008f20:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008f24:	b01d      	add	sp, #116	@ 0x74
 8008f26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f2a:	89ab      	ldrh	r3, [r5, #12]
 8008f2c:	0598      	lsls	r0, r3, #22
 8008f2e:	d4f7      	bmi.n	8008f20 <_vfiprintf_r+0x44>
 8008f30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008f32:	f7fe f971 	bl	8007218 <__retarget_lock_release_recursive>
 8008f36:	e7f3      	b.n	8008f20 <_vfiprintf_r+0x44>
 8008f38:	2300      	movs	r3, #0
 8008f3a:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f3c:	2320      	movs	r3, #32
 8008f3e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008f42:	f8cd 800c 	str.w	r8, [sp, #12]
 8008f46:	2330      	movs	r3, #48	@ 0x30
 8008f48:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80090f8 <_vfiprintf_r+0x21c>
 8008f4c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008f50:	f04f 0901 	mov.w	r9, #1
 8008f54:	4623      	mov	r3, r4
 8008f56:	469a      	mov	sl, r3
 8008f58:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f5c:	b10a      	cbz	r2, 8008f62 <_vfiprintf_r+0x86>
 8008f5e:	2a25      	cmp	r2, #37	@ 0x25
 8008f60:	d1f9      	bne.n	8008f56 <_vfiprintf_r+0x7a>
 8008f62:	ebba 0b04 	subs.w	fp, sl, r4
 8008f66:	d00b      	beq.n	8008f80 <_vfiprintf_r+0xa4>
 8008f68:	465b      	mov	r3, fp
 8008f6a:	4622      	mov	r2, r4
 8008f6c:	4629      	mov	r1, r5
 8008f6e:	4630      	mov	r0, r6
 8008f70:	f7ff ffa1 	bl	8008eb6 <__sfputs_r>
 8008f74:	3001      	adds	r0, #1
 8008f76:	f000 80a7 	beq.w	80090c8 <_vfiprintf_r+0x1ec>
 8008f7a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008f7c:	445a      	add	r2, fp
 8008f7e:	9209      	str	r2, [sp, #36]	@ 0x24
 8008f80:	f89a 3000 	ldrb.w	r3, [sl]
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	f000 809f 	beq.w	80090c8 <_vfiprintf_r+0x1ec>
 8008f8a:	2300      	movs	r3, #0
 8008f8c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008f90:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008f94:	f10a 0a01 	add.w	sl, sl, #1
 8008f98:	9304      	str	r3, [sp, #16]
 8008f9a:	9307      	str	r3, [sp, #28]
 8008f9c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008fa0:	931a      	str	r3, [sp, #104]	@ 0x68
 8008fa2:	4654      	mov	r4, sl
 8008fa4:	2205      	movs	r2, #5
 8008fa6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008faa:	4853      	ldr	r0, [pc, #332]	@ (80090f8 <_vfiprintf_r+0x21c>)
 8008fac:	f7f7 f918 	bl	80001e0 <memchr>
 8008fb0:	9a04      	ldr	r2, [sp, #16]
 8008fb2:	b9d8      	cbnz	r0, 8008fec <_vfiprintf_r+0x110>
 8008fb4:	06d1      	lsls	r1, r2, #27
 8008fb6:	bf44      	itt	mi
 8008fb8:	2320      	movmi	r3, #32
 8008fba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008fbe:	0713      	lsls	r3, r2, #28
 8008fc0:	bf44      	itt	mi
 8008fc2:	232b      	movmi	r3, #43	@ 0x2b
 8008fc4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008fc8:	f89a 3000 	ldrb.w	r3, [sl]
 8008fcc:	2b2a      	cmp	r3, #42	@ 0x2a
 8008fce:	d015      	beq.n	8008ffc <_vfiprintf_r+0x120>
 8008fd0:	9a07      	ldr	r2, [sp, #28]
 8008fd2:	4654      	mov	r4, sl
 8008fd4:	2000      	movs	r0, #0
 8008fd6:	f04f 0c0a 	mov.w	ip, #10
 8008fda:	4621      	mov	r1, r4
 8008fdc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008fe0:	3b30      	subs	r3, #48	@ 0x30
 8008fe2:	2b09      	cmp	r3, #9
 8008fe4:	d94b      	bls.n	800907e <_vfiprintf_r+0x1a2>
 8008fe6:	b1b0      	cbz	r0, 8009016 <_vfiprintf_r+0x13a>
 8008fe8:	9207      	str	r2, [sp, #28]
 8008fea:	e014      	b.n	8009016 <_vfiprintf_r+0x13a>
 8008fec:	eba0 0308 	sub.w	r3, r0, r8
 8008ff0:	fa09 f303 	lsl.w	r3, r9, r3
 8008ff4:	4313      	orrs	r3, r2
 8008ff6:	9304      	str	r3, [sp, #16]
 8008ff8:	46a2      	mov	sl, r4
 8008ffa:	e7d2      	b.n	8008fa2 <_vfiprintf_r+0xc6>
 8008ffc:	9b03      	ldr	r3, [sp, #12]
 8008ffe:	1d19      	adds	r1, r3, #4
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	9103      	str	r1, [sp, #12]
 8009004:	2b00      	cmp	r3, #0
 8009006:	bfbb      	ittet	lt
 8009008:	425b      	neglt	r3, r3
 800900a:	f042 0202 	orrlt.w	r2, r2, #2
 800900e:	9307      	strge	r3, [sp, #28]
 8009010:	9307      	strlt	r3, [sp, #28]
 8009012:	bfb8      	it	lt
 8009014:	9204      	strlt	r2, [sp, #16]
 8009016:	7823      	ldrb	r3, [r4, #0]
 8009018:	2b2e      	cmp	r3, #46	@ 0x2e
 800901a:	d10a      	bne.n	8009032 <_vfiprintf_r+0x156>
 800901c:	7863      	ldrb	r3, [r4, #1]
 800901e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009020:	d132      	bne.n	8009088 <_vfiprintf_r+0x1ac>
 8009022:	9b03      	ldr	r3, [sp, #12]
 8009024:	1d1a      	adds	r2, r3, #4
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	9203      	str	r2, [sp, #12]
 800902a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800902e:	3402      	adds	r4, #2
 8009030:	9305      	str	r3, [sp, #20]
 8009032:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009108 <_vfiprintf_r+0x22c>
 8009036:	7821      	ldrb	r1, [r4, #0]
 8009038:	2203      	movs	r2, #3
 800903a:	4650      	mov	r0, sl
 800903c:	f7f7 f8d0 	bl	80001e0 <memchr>
 8009040:	b138      	cbz	r0, 8009052 <_vfiprintf_r+0x176>
 8009042:	9b04      	ldr	r3, [sp, #16]
 8009044:	eba0 000a 	sub.w	r0, r0, sl
 8009048:	2240      	movs	r2, #64	@ 0x40
 800904a:	4082      	lsls	r2, r0
 800904c:	4313      	orrs	r3, r2
 800904e:	3401      	adds	r4, #1
 8009050:	9304      	str	r3, [sp, #16]
 8009052:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009056:	4829      	ldr	r0, [pc, #164]	@ (80090fc <_vfiprintf_r+0x220>)
 8009058:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800905c:	2206      	movs	r2, #6
 800905e:	f7f7 f8bf 	bl	80001e0 <memchr>
 8009062:	2800      	cmp	r0, #0
 8009064:	d03f      	beq.n	80090e6 <_vfiprintf_r+0x20a>
 8009066:	4b26      	ldr	r3, [pc, #152]	@ (8009100 <_vfiprintf_r+0x224>)
 8009068:	bb1b      	cbnz	r3, 80090b2 <_vfiprintf_r+0x1d6>
 800906a:	9b03      	ldr	r3, [sp, #12]
 800906c:	3307      	adds	r3, #7
 800906e:	f023 0307 	bic.w	r3, r3, #7
 8009072:	3308      	adds	r3, #8
 8009074:	9303      	str	r3, [sp, #12]
 8009076:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009078:	443b      	add	r3, r7
 800907a:	9309      	str	r3, [sp, #36]	@ 0x24
 800907c:	e76a      	b.n	8008f54 <_vfiprintf_r+0x78>
 800907e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009082:	460c      	mov	r4, r1
 8009084:	2001      	movs	r0, #1
 8009086:	e7a8      	b.n	8008fda <_vfiprintf_r+0xfe>
 8009088:	2300      	movs	r3, #0
 800908a:	3401      	adds	r4, #1
 800908c:	9305      	str	r3, [sp, #20]
 800908e:	4619      	mov	r1, r3
 8009090:	f04f 0c0a 	mov.w	ip, #10
 8009094:	4620      	mov	r0, r4
 8009096:	f810 2b01 	ldrb.w	r2, [r0], #1
 800909a:	3a30      	subs	r2, #48	@ 0x30
 800909c:	2a09      	cmp	r2, #9
 800909e:	d903      	bls.n	80090a8 <_vfiprintf_r+0x1cc>
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d0c6      	beq.n	8009032 <_vfiprintf_r+0x156>
 80090a4:	9105      	str	r1, [sp, #20]
 80090a6:	e7c4      	b.n	8009032 <_vfiprintf_r+0x156>
 80090a8:	fb0c 2101 	mla	r1, ip, r1, r2
 80090ac:	4604      	mov	r4, r0
 80090ae:	2301      	movs	r3, #1
 80090b0:	e7f0      	b.n	8009094 <_vfiprintf_r+0x1b8>
 80090b2:	ab03      	add	r3, sp, #12
 80090b4:	9300      	str	r3, [sp, #0]
 80090b6:	462a      	mov	r2, r5
 80090b8:	4b12      	ldr	r3, [pc, #72]	@ (8009104 <_vfiprintf_r+0x228>)
 80090ba:	a904      	add	r1, sp, #16
 80090bc:	4630      	mov	r0, r6
 80090be:	f7fd fbd9 	bl	8006874 <_printf_float>
 80090c2:	4607      	mov	r7, r0
 80090c4:	1c78      	adds	r0, r7, #1
 80090c6:	d1d6      	bne.n	8009076 <_vfiprintf_r+0x19a>
 80090c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80090ca:	07d9      	lsls	r1, r3, #31
 80090cc:	d405      	bmi.n	80090da <_vfiprintf_r+0x1fe>
 80090ce:	89ab      	ldrh	r3, [r5, #12]
 80090d0:	059a      	lsls	r2, r3, #22
 80090d2:	d402      	bmi.n	80090da <_vfiprintf_r+0x1fe>
 80090d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80090d6:	f7fe f89f 	bl	8007218 <__retarget_lock_release_recursive>
 80090da:	89ab      	ldrh	r3, [r5, #12]
 80090dc:	065b      	lsls	r3, r3, #25
 80090de:	f53f af1f 	bmi.w	8008f20 <_vfiprintf_r+0x44>
 80090e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80090e4:	e71e      	b.n	8008f24 <_vfiprintf_r+0x48>
 80090e6:	ab03      	add	r3, sp, #12
 80090e8:	9300      	str	r3, [sp, #0]
 80090ea:	462a      	mov	r2, r5
 80090ec:	4b05      	ldr	r3, [pc, #20]	@ (8009104 <_vfiprintf_r+0x228>)
 80090ee:	a904      	add	r1, sp, #16
 80090f0:	4630      	mov	r0, r6
 80090f2:	f7fd fe57 	bl	8006da4 <_printf_i>
 80090f6:	e7e4      	b.n	80090c2 <_vfiprintf_r+0x1e6>
 80090f8:	08009bdd 	.word	0x08009bdd
 80090fc:	08009be7 	.word	0x08009be7
 8009100:	08006875 	.word	0x08006875
 8009104:	08008eb7 	.word	0x08008eb7
 8009108:	08009be3 	.word	0x08009be3

0800910c <__swbuf_r>:
 800910c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800910e:	460e      	mov	r6, r1
 8009110:	4614      	mov	r4, r2
 8009112:	4605      	mov	r5, r0
 8009114:	b118      	cbz	r0, 800911e <__swbuf_r+0x12>
 8009116:	6a03      	ldr	r3, [r0, #32]
 8009118:	b90b      	cbnz	r3, 800911e <__swbuf_r+0x12>
 800911a:	f7fe f80f 	bl	800713c <__sinit>
 800911e:	69a3      	ldr	r3, [r4, #24]
 8009120:	60a3      	str	r3, [r4, #8]
 8009122:	89a3      	ldrh	r3, [r4, #12]
 8009124:	071a      	lsls	r2, r3, #28
 8009126:	d501      	bpl.n	800912c <__swbuf_r+0x20>
 8009128:	6923      	ldr	r3, [r4, #16]
 800912a:	b943      	cbnz	r3, 800913e <__swbuf_r+0x32>
 800912c:	4621      	mov	r1, r4
 800912e:	4628      	mov	r0, r5
 8009130:	f000 f82a 	bl	8009188 <__swsetup_r>
 8009134:	b118      	cbz	r0, 800913e <__swbuf_r+0x32>
 8009136:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800913a:	4638      	mov	r0, r7
 800913c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800913e:	6823      	ldr	r3, [r4, #0]
 8009140:	6922      	ldr	r2, [r4, #16]
 8009142:	1a98      	subs	r0, r3, r2
 8009144:	6963      	ldr	r3, [r4, #20]
 8009146:	b2f6      	uxtb	r6, r6
 8009148:	4283      	cmp	r3, r0
 800914a:	4637      	mov	r7, r6
 800914c:	dc05      	bgt.n	800915a <__swbuf_r+0x4e>
 800914e:	4621      	mov	r1, r4
 8009150:	4628      	mov	r0, r5
 8009152:	f7ff f937 	bl	80083c4 <_fflush_r>
 8009156:	2800      	cmp	r0, #0
 8009158:	d1ed      	bne.n	8009136 <__swbuf_r+0x2a>
 800915a:	68a3      	ldr	r3, [r4, #8]
 800915c:	3b01      	subs	r3, #1
 800915e:	60a3      	str	r3, [r4, #8]
 8009160:	6823      	ldr	r3, [r4, #0]
 8009162:	1c5a      	adds	r2, r3, #1
 8009164:	6022      	str	r2, [r4, #0]
 8009166:	701e      	strb	r6, [r3, #0]
 8009168:	6962      	ldr	r2, [r4, #20]
 800916a:	1c43      	adds	r3, r0, #1
 800916c:	429a      	cmp	r2, r3
 800916e:	d004      	beq.n	800917a <__swbuf_r+0x6e>
 8009170:	89a3      	ldrh	r3, [r4, #12]
 8009172:	07db      	lsls	r3, r3, #31
 8009174:	d5e1      	bpl.n	800913a <__swbuf_r+0x2e>
 8009176:	2e0a      	cmp	r6, #10
 8009178:	d1df      	bne.n	800913a <__swbuf_r+0x2e>
 800917a:	4621      	mov	r1, r4
 800917c:	4628      	mov	r0, r5
 800917e:	f7ff f921 	bl	80083c4 <_fflush_r>
 8009182:	2800      	cmp	r0, #0
 8009184:	d0d9      	beq.n	800913a <__swbuf_r+0x2e>
 8009186:	e7d6      	b.n	8009136 <__swbuf_r+0x2a>

08009188 <__swsetup_r>:
 8009188:	b538      	push	{r3, r4, r5, lr}
 800918a:	4b29      	ldr	r3, [pc, #164]	@ (8009230 <__swsetup_r+0xa8>)
 800918c:	4605      	mov	r5, r0
 800918e:	6818      	ldr	r0, [r3, #0]
 8009190:	460c      	mov	r4, r1
 8009192:	b118      	cbz	r0, 800919c <__swsetup_r+0x14>
 8009194:	6a03      	ldr	r3, [r0, #32]
 8009196:	b90b      	cbnz	r3, 800919c <__swsetup_r+0x14>
 8009198:	f7fd ffd0 	bl	800713c <__sinit>
 800919c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091a0:	0719      	lsls	r1, r3, #28
 80091a2:	d422      	bmi.n	80091ea <__swsetup_r+0x62>
 80091a4:	06da      	lsls	r2, r3, #27
 80091a6:	d407      	bmi.n	80091b8 <__swsetup_r+0x30>
 80091a8:	2209      	movs	r2, #9
 80091aa:	602a      	str	r2, [r5, #0]
 80091ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80091b0:	81a3      	strh	r3, [r4, #12]
 80091b2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80091b6:	e033      	b.n	8009220 <__swsetup_r+0x98>
 80091b8:	0758      	lsls	r0, r3, #29
 80091ba:	d512      	bpl.n	80091e2 <__swsetup_r+0x5a>
 80091bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80091be:	b141      	cbz	r1, 80091d2 <__swsetup_r+0x4a>
 80091c0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80091c4:	4299      	cmp	r1, r3
 80091c6:	d002      	beq.n	80091ce <__swsetup_r+0x46>
 80091c8:	4628      	mov	r0, r5
 80091ca:	f7ff fdd3 	bl	8008d74 <_free_r>
 80091ce:	2300      	movs	r3, #0
 80091d0:	6363      	str	r3, [r4, #52]	@ 0x34
 80091d2:	89a3      	ldrh	r3, [r4, #12]
 80091d4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80091d8:	81a3      	strh	r3, [r4, #12]
 80091da:	2300      	movs	r3, #0
 80091dc:	6063      	str	r3, [r4, #4]
 80091de:	6923      	ldr	r3, [r4, #16]
 80091e0:	6023      	str	r3, [r4, #0]
 80091e2:	89a3      	ldrh	r3, [r4, #12]
 80091e4:	f043 0308 	orr.w	r3, r3, #8
 80091e8:	81a3      	strh	r3, [r4, #12]
 80091ea:	6923      	ldr	r3, [r4, #16]
 80091ec:	b94b      	cbnz	r3, 8009202 <__swsetup_r+0x7a>
 80091ee:	89a3      	ldrh	r3, [r4, #12]
 80091f0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80091f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80091f8:	d003      	beq.n	8009202 <__swsetup_r+0x7a>
 80091fa:	4621      	mov	r1, r4
 80091fc:	4628      	mov	r0, r5
 80091fe:	f000 f83f 	bl	8009280 <__smakebuf_r>
 8009202:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009206:	f013 0201 	ands.w	r2, r3, #1
 800920a:	d00a      	beq.n	8009222 <__swsetup_r+0x9a>
 800920c:	2200      	movs	r2, #0
 800920e:	60a2      	str	r2, [r4, #8]
 8009210:	6962      	ldr	r2, [r4, #20]
 8009212:	4252      	negs	r2, r2
 8009214:	61a2      	str	r2, [r4, #24]
 8009216:	6922      	ldr	r2, [r4, #16]
 8009218:	b942      	cbnz	r2, 800922c <__swsetup_r+0xa4>
 800921a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800921e:	d1c5      	bne.n	80091ac <__swsetup_r+0x24>
 8009220:	bd38      	pop	{r3, r4, r5, pc}
 8009222:	0799      	lsls	r1, r3, #30
 8009224:	bf58      	it	pl
 8009226:	6962      	ldrpl	r2, [r4, #20]
 8009228:	60a2      	str	r2, [r4, #8]
 800922a:	e7f4      	b.n	8009216 <__swsetup_r+0x8e>
 800922c:	2000      	movs	r0, #0
 800922e:	e7f7      	b.n	8009220 <__swsetup_r+0x98>
 8009230:	200000a8 	.word	0x200000a8

08009234 <__swhatbuf_r>:
 8009234:	b570      	push	{r4, r5, r6, lr}
 8009236:	460c      	mov	r4, r1
 8009238:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800923c:	2900      	cmp	r1, #0
 800923e:	b096      	sub	sp, #88	@ 0x58
 8009240:	4615      	mov	r5, r2
 8009242:	461e      	mov	r6, r3
 8009244:	da0d      	bge.n	8009262 <__swhatbuf_r+0x2e>
 8009246:	89a3      	ldrh	r3, [r4, #12]
 8009248:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800924c:	f04f 0100 	mov.w	r1, #0
 8009250:	bf14      	ite	ne
 8009252:	2340      	movne	r3, #64	@ 0x40
 8009254:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009258:	2000      	movs	r0, #0
 800925a:	6031      	str	r1, [r6, #0]
 800925c:	602b      	str	r3, [r5, #0]
 800925e:	b016      	add	sp, #88	@ 0x58
 8009260:	bd70      	pop	{r4, r5, r6, pc}
 8009262:	466a      	mov	r2, sp
 8009264:	f000 f848 	bl	80092f8 <_fstat_r>
 8009268:	2800      	cmp	r0, #0
 800926a:	dbec      	blt.n	8009246 <__swhatbuf_r+0x12>
 800926c:	9901      	ldr	r1, [sp, #4]
 800926e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009272:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009276:	4259      	negs	r1, r3
 8009278:	4159      	adcs	r1, r3
 800927a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800927e:	e7eb      	b.n	8009258 <__swhatbuf_r+0x24>

08009280 <__smakebuf_r>:
 8009280:	898b      	ldrh	r3, [r1, #12]
 8009282:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009284:	079d      	lsls	r5, r3, #30
 8009286:	4606      	mov	r6, r0
 8009288:	460c      	mov	r4, r1
 800928a:	d507      	bpl.n	800929c <__smakebuf_r+0x1c>
 800928c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009290:	6023      	str	r3, [r4, #0]
 8009292:	6123      	str	r3, [r4, #16]
 8009294:	2301      	movs	r3, #1
 8009296:	6163      	str	r3, [r4, #20]
 8009298:	b003      	add	sp, #12
 800929a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800929c:	ab01      	add	r3, sp, #4
 800929e:	466a      	mov	r2, sp
 80092a0:	f7ff ffc8 	bl	8009234 <__swhatbuf_r>
 80092a4:	9f00      	ldr	r7, [sp, #0]
 80092a6:	4605      	mov	r5, r0
 80092a8:	4639      	mov	r1, r7
 80092aa:	4630      	mov	r0, r6
 80092ac:	f7fe ff86 	bl	80081bc <_malloc_r>
 80092b0:	b948      	cbnz	r0, 80092c6 <__smakebuf_r+0x46>
 80092b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092b6:	059a      	lsls	r2, r3, #22
 80092b8:	d4ee      	bmi.n	8009298 <__smakebuf_r+0x18>
 80092ba:	f023 0303 	bic.w	r3, r3, #3
 80092be:	f043 0302 	orr.w	r3, r3, #2
 80092c2:	81a3      	strh	r3, [r4, #12]
 80092c4:	e7e2      	b.n	800928c <__smakebuf_r+0xc>
 80092c6:	89a3      	ldrh	r3, [r4, #12]
 80092c8:	6020      	str	r0, [r4, #0]
 80092ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80092ce:	81a3      	strh	r3, [r4, #12]
 80092d0:	9b01      	ldr	r3, [sp, #4]
 80092d2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80092d6:	b15b      	cbz	r3, 80092f0 <__smakebuf_r+0x70>
 80092d8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80092dc:	4630      	mov	r0, r6
 80092de:	f000 f81d 	bl	800931c <_isatty_r>
 80092e2:	b128      	cbz	r0, 80092f0 <__smakebuf_r+0x70>
 80092e4:	89a3      	ldrh	r3, [r4, #12]
 80092e6:	f023 0303 	bic.w	r3, r3, #3
 80092ea:	f043 0301 	orr.w	r3, r3, #1
 80092ee:	81a3      	strh	r3, [r4, #12]
 80092f0:	89a3      	ldrh	r3, [r4, #12]
 80092f2:	431d      	orrs	r5, r3
 80092f4:	81a5      	strh	r5, [r4, #12]
 80092f6:	e7cf      	b.n	8009298 <__smakebuf_r+0x18>

080092f8 <_fstat_r>:
 80092f8:	b538      	push	{r3, r4, r5, lr}
 80092fa:	4d07      	ldr	r5, [pc, #28]	@ (8009318 <_fstat_r+0x20>)
 80092fc:	2300      	movs	r3, #0
 80092fe:	4604      	mov	r4, r0
 8009300:	4608      	mov	r0, r1
 8009302:	4611      	mov	r1, r2
 8009304:	602b      	str	r3, [r5, #0]
 8009306:	f7f9 f955 	bl	80025b4 <_fstat>
 800930a:	1c43      	adds	r3, r0, #1
 800930c:	d102      	bne.n	8009314 <_fstat_r+0x1c>
 800930e:	682b      	ldr	r3, [r5, #0]
 8009310:	b103      	cbz	r3, 8009314 <_fstat_r+0x1c>
 8009312:	6023      	str	r3, [r4, #0]
 8009314:	bd38      	pop	{r3, r4, r5, pc}
 8009316:	bf00      	nop
 8009318:	200005ac 	.word	0x200005ac

0800931c <_isatty_r>:
 800931c:	b538      	push	{r3, r4, r5, lr}
 800931e:	4d06      	ldr	r5, [pc, #24]	@ (8009338 <_isatty_r+0x1c>)
 8009320:	2300      	movs	r3, #0
 8009322:	4604      	mov	r4, r0
 8009324:	4608      	mov	r0, r1
 8009326:	602b      	str	r3, [r5, #0]
 8009328:	f7f9 f954 	bl	80025d4 <_isatty>
 800932c:	1c43      	adds	r3, r0, #1
 800932e:	d102      	bne.n	8009336 <_isatty_r+0x1a>
 8009330:	682b      	ldr	r3, [r5, #0]
 8009332:	b103      	cbz	r3, 8009336 <_isatty_r+0x1a>
 8009334:	6023      	str	r3, [r4, #0]
 8009336:	bd38      	pop	{r3, r4, r5, pc}
 8009338:	200005ac 	.word	0x200005ac

0800933c <_raise_r>:
 800933c:	291f      	cmp	r1, #31
 800933e:	b538      	push	{r3, r4, r5, lr}
 8009340:	4605      	mov	r5, r0
 8009342:	460c      	mov	r4, r1
 8009344:	d904      	bls.n	8009350 <_raise_r+0x14>
 8009346:	2316      	movs	r3, #22
 8009348:	6003      	str	r3, [r0, #0]
 800934a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800934e:	bd38      	pop	{r3, r4, r5, pc}
 8009350:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009352:	b112      	cbz	r2, 800935a <_raise_r+0x1e>
 8009354:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009358:	b94b      	cbnz	r3, 800936e <_raise_r+0x32>
 800935a:	4628      	mov	r0, r5
 800935c:	f000 f830 	bl	80093c0 <_getpid_r>
 8009360:	4622      	mov	r2, r4
 8009362:	4601      	mov	r1, r0
 8009364:	4628      	mov	r0, r5
 8009366:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800936a:	f000 b817 	b.w	800939c <_kill_r>
 800936e:	2b01      	cmp	r3, #1
 8009370:	d00a      	beq.n	8009388 <_raise_r+0x4c>
 8009372:	1c59      	adds	r1, r3, #1
 8009374:	d103      	bne.n	800937e <_raise_r+0x42>
 8009376:	2316      	movs	r3, #22
 8009378:	6003      	str	r3, [r0, #0]
 800937a:	2001      	movs	r0, #1
 800937c:	e7e7      	b.n	800934e <_raise_r+0x12>
 800937e:	2100      	movs	r1, #0
 8009380:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009384:	4620      	mov	r0, r4
 8009386:	4798      	blx	r3
 8009388:	2000      	movs	r0, #0
 800938a:	e7e0      	b.n	800934e <_raise_r+0x12>

0800938c <raise>:
 800938c:	4b02      	ldr	r3, [pc, #8]	@ (8009398 <raise+0xc>)
 800938e:	4601      	mov	r1, r0
 8009390:	6818      	ldr	r0, [r3, #0]
 8009392:	f7ff bfd3 	b.w	800933c <_raise_r>
 8009396:	bf00      	nop
 8009398:	200000a8 	.word	0x200000a8

0800939c <_kill_r>:
 800939c:	b538      	push	{r3, r4, r5, lr}
 800939e:	4d07      	ldr	r5, [pc, #28]	@ (80093bc <_kill_r+0x20>)
 80093a0:	2300      	movs	r3, #0
 80093a2:	4604      	mov	r4, r0
 80093a4:	4608      	mov	r0, r1
 80093a6:	4611      	mov	r1, r2
 80093a8:	602b      	str	r3, [r5, #0]
 80093aa:	f7f9 f8a3 	bl	80024f4 <_kill>
 80093ae:	1c43      	adds	r3, r0, #1
 80093b0:	d102      	bne.n	80093b8 <_kill_r+0x1c>
 80093b2:	682b      	ldr	r3, [r5, #0]
 80093b4:	b103      	cbz	r3, 80093b8 <_kill_r+0x1c>
 80093b6:	6023      	str	r3, [r4, #0]
 80093b8:	bd38      	pop	{r3, r4, r5, pc}
 80093ba:	bf00      	nop
 80093bc:	200005ac 	.word	0x200005ac

080093c0 <_getpid_r>:
 80093c0:	f7f9 b890 	b.w	80024e4 <_getpid>

080093c4 <atan2>:
 80093c4:	f000 b800 	b.w	80093c8 <__ieee754_atan2>

080093c8 <__ieee754_atan2>:
 80093c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80093cc:	ec57 6b11 	vmov	r6, r7, d1
 80093d0:	4273      	negs	r3, r6
 80093d2:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 8009550 <__ieee754_atan2+0x188>
 80093d6:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 80093da:	4333      	orrs	r3, r6
 80093dc:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 80093e0:	4543      	cmp	r3, r8
 80093e2:	ec51 0b10 	vmov	r0, r1, d0
 80093e6:	4635      	mov	r5, r6
 80093e8:	d809      	bhi.n	80093fe <__ieee754_atan2+0x36>
 80093ea:	4244      	negs	r4, r0
 80093ec:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80093f0:	4304      	orrs	r4, r0
 80093f2:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 80093f6:	4544      	cmp	r4, r8
 80093f8:	468e      	mov	lr, r1
 80093fa:	4681      	mov	r9, r0
 80093fc:	d907      	bls.n	800940e <__ieee754_atan2+0x46>
 80093fe:	4632      	mov	r2, r6
 8009400:	463b      	mov	r3, r7
 8009402:	f7f6 ff4b 	bl	800029c <__adddf3>
 8009406:	ec41 0b10 	vmov	d0, r0, r1
 800940a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800940e:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 8009412:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 8009416:	4334      	orrs	r4, r6
 8009418:	d103      	bne.n	8009422 <__ieee754_atan2+0x5a>
 800941a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800941e:	f000 b8c7 	b.w	80095b0 <atan>
 8009422:	17bc      	asrs	r4, r7, #30
 8009424:	f004 0402 	and.w	r4, r4, #2
 8009428:	ea53 0909 	orrs.w	r9, r3, r9
 800942c:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8009430:	d107      	bne.n	8009442 <__ieee754_atan2+0x7a>
 8009432:	2c02      	cmp	r4, #2
 8009434:	d05f      	beq.n	80094f6 <__ieee754_atan2+0x12e>
 8009436:	2c03      	cmp	r4, #3
 8009438:	d1e5      	bne.n	8009406 <__ieee754_atan2+0x3e>
 800943a:	a141      	add	r1, pc, #260	@ (adr r1, 8009540 <__ieee754_atan2+0x178>)
 800943c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009440:	e7e1      	b.n	8009406 <__ieee754_atan2+0x3e>
 8009442:	4315      	orrs	r5, r2
 8009444:	d106      	bne.n	8009454 <__ieee754_atan2+0x8c>
 8009446:	f1be 0f00 	cmp.w	lr, #0
 800944a:	da5f      	bge.n	800950c <__ieee754_atan2+0x144>
 800944c:	a13e      	add	r1, pc, #248	@ (adr r1, 8009548 <__ieee754_atan2+0x180>)
 800944e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009452:	e7d8      	b.n	8009406 <__ieee754_atan2+0x3e>
 8009454:	4542      	cmp	r2, r8
 8009456:	d10f      	bne.n	8009478 <__ieee754_atan2+0xb0>
 8009458:	4293      	cmp	r3, r2
 800945a:	f104 34ff 	add.w	r4, r4, #4294967295	@ 0xffffffff
 800945e:	d107      	bne.n	8009470 <__ieee754_atan2+0xa8>
 8009460:	2c02      	cmp	r4, #2
 8009462:	d84c      	bhi.n	80094fe <__ieee754_atan2+0x136>
 8009464:	4b34      	ldr	r3, [pc, #208]	@ (8009538 <__ieee754_atan2+0x170>)
 8009466:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800946a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800946e:	e7ca      	b.n	8009406 <__ieee754_atan2+0x3e>
 8009470:	2c02      	cmp	r4, #2
 8009472:	d848      	bhi.n	8009506 <__ieee754_atan2+0x13e>
 8009474:	4b31      	ldr	r3, [pc, #196]	@ (800953c <__ieee754_atan2+0x174>)
 8009476:	e7f6      	b.n	8009466 <__ieee754_atan2+0x9e>
 8009478:	4543      	cmp	r3, r8
 800947a:	d0e4      	beq.n	8009446 <__ieee754_atan2+0x7e>
 800947c:	1a9b      	subs	r3, r3, r2
 800947e:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 8009482:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009486:	da1e      	bge.n	80094c6 <__ieee754_atan2+0xfe>
 8009488:	2f00      	cmp	r7, #0
 800948a:	da01      	bge.n	8009490 <__ieee754_atan2+0xc8>
 800948c:	323c      	adds	r2, #60	@ 0x3c
 800948e:	db1e      	blt.n	80094ce <__ieee754_atan2+0x106>
 8009490:	4632      	mov	r2, r6
 8009492:	463b      	mov	r3, r7
 8009494:	f7f7 f9e2 	bl	800085c <__aeabi_ddiv>
 8009498:	ec41 0b10 	vmov	d0, r0, r1
 800949c:	f000 fa20 	bl	80098e0 <fabs>
 80094a0:	f000 f886 	bl	80095b0 <atan>
 80094a4:	ec51 0b10 	vmov	r0, r1, d0
 80094a8:	2c01      	cmp	r4, #1
 80094aa:	d013      	beq.n	80094d4 <__ieee754_atan2+0x10c>
 80094ac:	2c02      	cmp	r4, #2
 80094ae:	d015      	beq.n	80094dc <__ieee754_atan2+0x114>
 80094b0:	2c00      	cmp	r4, #0
 80094b2:	d0a8      	beq.n	8009406 <__ieee754_atan2+0x3e>
 80094b4:	a318      	add	r3, pc, #96	@ (adr r3, 8009518 <__ieee754_atan2+0x150>)
 80094b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094ba:	f7f6 feed 	bl	8000298 <__aeabi_dsub>
 80094be:	a318      	add	r3, pc, #96	@ (adr r3, 8009520 <__ieee754_atan2+0x158>)
 80094c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094c4:	e014      	b.n	80094f0 <__ieee754_atan2+0x128>
 80094c6:	a118      	add	r1, pc, #96	@ (adr r1, 8009528 <__ieee754_atan2+0x160>)
 80094c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80094cc:	e7ec      	b.n	80094a8 <__ieee754_atan2+0xe0>
 80094ce:	2000      	movs	r0, #0
 80094d0:	2100      	movs	r1, #0
 80094d2:	e7e9      	b.n	80094a8 <__ieee754_atan2+0xe0>
 80094d4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80094d8:	4619      	mov	r1, r3
 80094da:	e794      	b.n	8009406 <__ieee754_atan2+0x3e>
 80094dc:	a30e      	add	r3, pc, #56	@ (adr r3, 8009518 <__ieee754_atan2+0x150>)
 80094de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094e2:	f7f6 fed9 	bl	8000298 <__aeabi_dsub>
 80094e6:	4602      	mov	r2, r0
 80094e8:	460b      	mov	r3, r1
 80094ea:	a10d      	add	r1, pc, #52	@ (adr r1, 8009520 <__ieee754_atan2+0x158>)
 80094ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 80094f0:	f7f6 fed2 	bl	8000298 <__aeabi_dsub>
 80094f4:	e787      	b.n	8009406 <__ieee754_atan2+0x3e>
 80094f6:	a10a      	add	r1, pc, #40	@ (adr r1, 8009520 <__ieee754_atan2+0x158>)
 80094f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80094fc:	e783      	b.n	8009406 <__ieee754_atan2+0x3e>
 80094fe:	a10c      	add	r1, pc, #48	@ (adr r1, 8009530 <__ieee754_atan2+0x168>)
 8009500:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009504:	e77f      	b.n	8009406 <__ieee754_atan2+0x3e>
 8009506:	2000      	movs	r0, #0
 8009508:	2100      	movs	r1, #0
 800950a:	e77c      	b.n	8009406 <__ieee754_atan2+0x3e>
 800950c:	a106      	add	r1, pc, #24	@ (adr r1, 8009528 <__ieee754_atan2+0x160>)
 800950e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009512:	e778      	b.n	8009406 <__ieee754_atan2+0x3e>
 8009514:	f3af 8000 	nop.w
 8009518:	33145c07 	.word	0x33145c07
 800951c:	3ca1a626 	.word	0x3ca1a626
 8009520:	54442d18 	.word	0x54442d18
 8009524:	400921fb 	.word	0x400921fb
 8009528:	54442d18 	.word	0x54442d18
 800952c:	3ff921fb 	.word	0x3ff921fb
 8009530:	54442d18 	.word	0x54442d18
 8009534:	3fe921fb 	.word	0x3fe921fb
 8009538:	08009ea8 	.word	0x08009ea8
 800953c:	08009e90 	.word	0x08009e90
 8009540:	54442d18 	.word	0x54442d18
 8009544:	c00921fb 	.word	0xc00921fb
 8009548:	54442d18 	.word	0x54442d18
 800954c:	bff921fb 	.word	0xbff921fb
 8009550:	7ff00000 	.word	0x7ff00000

08009554 <sqrt>:
 8009554:	b538      	push	{r3, r4, r5, lr}
 8009556:	ed2d 8b02 	vpush	{d8}
 800955a:	ec55 4b10 	vmov	r4, r5, d0
 800955e:	f000 f9c7 	bl	80098f0 <__ieee754_sqrt>
 8009562:	4622      	mov	r2, r4
 8009564:	462b      	mov	r3, r5
 8009566:	4620      	mov	r0, r4
 8009568:	4629      	mov	r1, r5
 800956a:	eeb0 8a40 	vmov.f32	s16, s0
 800956e:	eef0 8a60 	vmov.f32	s17, s1
 8009572:	f7f7 fae3 	bl	8000b3c <__aeabi_dcmpun>
 8009576:	b990      	cbnz	r0, 800959e <sqrt+0x4a>
 8009578:	2200      	movs	r2, #0
 800957a:	2300      	movs	r3, #0
 800957c:	4620      	mov	r0, r4
 800957e:	4629      	mov	r1, r5
 8009580:	f7f7 fab4 	bl	8000aec <__aeabi_dcmplt>
 8009584:	b158      	cbz	r0, 800959e <sqrt+0x4a>
 8009586:	f7fd fe1b 	bl	80071c0 <__errno>
 800958a:	2321      	movs	r3, #33	@ 0x21
 800958c:	6003      	str	r3, [r0, #0]
 800958e:	2200      	movs	r2, #0
 8009590:	2300      	movs	r3, #0
 8009592:	4610      	mov	r0, r2
 8009594:	4619      	mov	r1, r3
 8009596:	f7f7 f961 	bl	800085c <__aeabi_ddiv>
 800959a:	ec41 0b18 	vmov	d8, r0, r1
 800959e:	eeb0 0a48 	vmov.f32	s0, s16
 80095a2:	eef0 0a68 	vmov.f32	s1, s17
 80095a6:	ecbd 8b02 	vpop	{d8}
 80095aa:	bd38      	pop	{r3, r4, r5, pc}
 80095ac:	0000      	movs	r0, r0
	...

080095b0 <atan>:
 80095b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095b4:	ec55 4b10 	vmov	r4, r5, d0
 80095b8:	4bbf      	ldr	r3, [pc, #764]	@ (80098b8 <atan+0x308>)
 80095ba:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 80095be:	429e      	cmp	r6, r3
 80095c0:	46ab      	mov	fp, r5
 80095c2:	d918      	bls.n	80095f6 <atan+0x46>
 80095c4:	4bbd      	ldr	r3, [pc, #756]	@ (80098bc <atan+0x30c>)
 80095c6:	429e      	cmp	r6, r3
 80095c8:	d801      	bhi.n	80095ce <atan+0x1e>
 80095ca:	d109      	bne.n	80095e0 <atan+0x30>
 80095cc:	b144      	cbz	r4, 80095e0 <atan+0x30>
 80095ce:	4622      	mov	r2, r4
 80095d0:	462b      	mov	r3, r5
 80095d2:	4620      	mov	r0, r4
 80095d4:	4629      	mov	r1, r5
 80095d6:	f7f6 fe61 	bl	800029c <__adddf3>
 80095da:	4604      	mov	r4, r0
 80095dc:	460d      	mov	r5, r1
 80095de:	e006      	b.n	80095ee <atan+0x3e>
 80095e0:	f1bb 0f00 	cmp.w	fp, #0
 80095e4:	f340 812b 	ble.w	800983e <atan+0x28e>
 80095e8:	a597      	add	r5, pc, #604	@ (adr r5, 8009848 <atan+0x298>)
 80095ea:	e9d5 4500 	ldrd	r4, r5, [r5]
 80095ee:	ec45 4b10 	vmov	d0, r4, r5
 80095f2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095f6:	4bb2      	ldr	r3, [pc, #712]	@ (80098c0 <atan+0x310>)
 80095f8:	429e      	cmp	r6, r3
 80095fa:	d813      	bhi.n	8009624 <atan+0x74>
 80095fc:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 8009600:	429e      	cmp	r6, r3
 8009602:	d80c      	bhi.n	800961e <atan+0x6e>
 8009604:	a392      	add	r3, pc, #584	@ (adr r3, 8009850 <atan+0x2a0>)
 8009606:	e9d3 2300 	ldrd	r2, r3, [r3]
 800960a:	4620      	mov	r0, r4
 800960c:	4629      	mov	r1, r5
 800960e:	f7f6 fe45 	bl	800029c <__adddf3>
 8009612:	4bac      	ldr	r3, [pc, #688]	@ (80098c4 <atan+0x314>)
 8009614:	2200      	movs	r2, #0
 8009616:	f7f7 fa87 	bl	8000b28 <__aeabi_dcmpgt>
 800961a:	2800      	cmp	r0, #0
 800961c:	d1e7      	bne.n	80095ee <atan+0x3e>
 800961e:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8009622:	e029      	b.n	8009678 <atan+0xc8>
 8009624:	f000 f95c 	bl	80098e0 <fabs>
 8009628:	4ba7      	ldr	r3, [pc, #668]	@ (80098c8 <atan+0x318>)
 800962a:	429e      	cmp	r6, r3
 800962c:	ec55 4b10 	vmov	r4, r5, d0
 8009630:	f200 80bc 	bhi.w	80097ac <atan+0x1fc>
 8009634:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 8009638:	429e      	cmp	r6, r3
 800963a:	f200 809e 	bhi.w	800977a <atan+0x1ca>
 800963e:	4622      	mov	r2, r4
 8009640:	462b      	mov	r3, r5
 8009642:	4620      	mov	r0, r4
 8009644:	4629      	mov	r1, r5
 8009646:	f7f6 fe29 	bl	800029c <__adddf3>
 800964a:	4b9e      	ldr	r3, [pc, #632]	@ (80098c4 <atan+0x314>)
 800964c:	2200      	movs	r2, #0
 800964e:	f7f6 fe23 	bl	8000298 <__aeabi_dsub>
 8009652:	2200      	movs	r2, #0
 8009654:	4606      	mov	r6, r0
 8009656:	460f      	mov	r7, r1
 8009658:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800965c:	4620      	mov	r0, r4
 800965e:	4629      	mov	r1, r5
 8009660:	f7f6 fe1c 	bl	800029c <__adddf3>
 8009664:	4602      	mov	r2, r0
 8009666:	460b      	mov	r3, r1
 8009668:	4630      	mov	r0, r6
 800966a:	4639      	mov	r1, r7
 800966c:	f7f7 f8f6 	bl	800085c <__aeabi_ddiv>
 8009670:	f04f 0a00 	mov.w	sl, #0
 8009674:	4604      	mov	r4, r0
 8009676:	460d      	mov	r5, r1
 8009678:	4622      	mov	r2, r4
 800967a:	462b      	mov	r3, r5
 800967c:	4620      	mov	r0, r4
 800967e:	4629      	mov	r1, r5
 8009680:	f7f6 ffc2 	bl	8000608 <__aeabi_dmul>
 8009684:	4602      	mov	r2, r0
 8009686:	460b      	mov	r3, r1
 8009688:	4680      	mov	r8, r0
 800968a:	4689      	mov	r9, r1
 800968c:	f7f6 ffbc 	bl	8000608 <__aeabi_dmul>
 8009690:	a371      	add	r3, pc, #452	@ (adr r3, 8009858 <atan+0x2a8>)
 8009692:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009696:	4606      	mov	r6, r0
 8009698:	460f      	mov	r7, r1
 800969a:	f7f6 ffb5 	bl	8000608 <__aeabi_dmul>
 800969e:	a370      	add	r3, pc, #448	@ (adr r3, 8009860 <atan+0x2b0>)
 80096a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096a4:	f7f6 fdfa 	bl	800029c <__adddf3>
 80096a8:	4632      	mov	r2, r6
 80096aa:	463b      	mov	r3, r7
 80096ac:	f7f6 ffac 	bl	8000608 <__aeabi_dmul>
 80096b0:	a36d      	add	r3, pc, #436	@ (adr r3, 8009868 <atan+0x2b8>)
 80096b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096b6:	f7f6 fdf1 	bl	800029c <__adddf3>
 80096ba:	4632      	mov	r2, r6
 80096bc:	463b      	mov	r3, r7
 80096be:	f7f6 ffa3 	bl	8000608 <__aeabi_dmul>
 80096c2:	a36b      	add	r3, pc, #428	@ (adr r3, 8009870 <atan+0x2c0>)
 80096c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096c8:	f7f6 fde8 	bl	800029c <__adddf3>
 80096cc:	4632      	mov	r2, r6
 80096ce:	463b      	mov	r3, r7
 80096d0:	f7f6 ff9a 	bl	8000608 <__aeabi_dmul>
 80096d4:	a368      	add	r3, pc, #416	@ (adr r3, 8009878 <atan+0x2c8>)
 80096d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096da:	f7f6 fddf 	bl	800029c <__adddf3>
 80096de:	4632      	mov	r2, r6
 80096e0:	463b      	mov	r3, r7
 80096e2:	f7f6 ff91 	bl	8000608 <__aeabi_dmul>
 80096e6:	a366      	add	r3, pc, #408	@ (adr r3, 8009880 <atan+0x2d0>)
 80096e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096ec:	f7f6 fdd6 	bl	800029c <__adddf3>
 80096f0:	4642      	mov	r2, r8
 80096f2:	464b      	mov	r3, r9
 80096f4:	f7f6 ff88 	bl	8000608 <__aeabi_dmul>
 80096f8:	a363      	add	r3, pc, #396	@ (adr r3, 8009888 <atan+0x2d8>)
 80096fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096fe:	4680      	mov	r8, r0
 8009700:	4689      	mov	r9, r1
 8009702:	4630      	mov	r0, r6
 8009704:	4639      	mov	r1, r7
 8009706:	f7f6 ff7f 	bl	8000608 <__aeabi_dmul>
 800970a:	a361      	add	r3, pc, #388	@ (adr r3, 8009890 <atan+0x2e0>)
 800970c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009710:	f7f6 fdc2 	bl	8000298 <__aeabi_dsub>
 8009714:	4632      	mov	r2, r6
 8009716:	463b      	mov	r3, r7
 8009718:	f7f6 ff76 	bl	8000608 <__aeabi_dmul>
 800971c:	a35e      	add	r3, pc, #376	@ (adr r3, 8009898 <atan+0x2e8>)
 800971e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009722:	f7f6 fdb9 	bl	8000298 <__aeabi_dsub>
 8009726:	4632      	mov	r2, r6
 8009728:	463b      	mov	r3, r7
 800972a:	f7f6 ff6d 	bl	8000608 <__aeabi_dmul>
 800972e:	a35c      	add	r3, pc, #368	@ (adr r3, 80098a0 <atan+0x2f0>)
 8009730:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009734:	f7f6 fdb0 	bl	8000298 <__aeabi_dsub>
 8009738:	4632      	mov	r2, r6
 800973a:	463b      	mov	r3, r7
 800973c:	f7f6 ff64 	bl	8000608 <__aeabi_dmul>
 8009740:	a359      	add	r3, pc, #356	@ (adr r3, 80098a8 <atan+0x2f8>)
 8009742:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009746:	f7f6 fda7 	bl	8000298 <__aeabi_dsub>
 800974a:	4632      	mov	r2, r6
 800974c:	463b      	mov	r3, r7
 800974e:	f7f6 ff5b 	bl	8000608 <__aeabi_dmul>
 8009752:	4602      	mov	r2, r0
 8009754:	460b      	mov	r3, r1
 8009756:	4640      	mov	r0, r8
 8009758:	4649      	mov	r1, r9
 800975a:	f7f6 fd9f 	bl	800029c <__adddf3>
 800975e:	4622      	mov	r2, r4
 8009760:	462b      	mov	r3, r5
 8009762:	f7f6 ff51 	bl	8000608 <__aeabi_dmul>
 8009766:	f1ba 3fff 	cmp.w	sl, #4294967295	@ 0xffffffff
 800976a:	4602      	mov	r2, r0
 800976c:	460b      	mov	r3, r1
 800976e:	d148      	bne.n	8009802 <atan+0x252>
 8009770:	4620      	mov	r0, r4
 8009772:	4629      	mov	r1, r5
 8009774:	f7f6 fd90 	bl	8000298 <__aeabi_dsub>
 8009778:	e72f      	b.n	80095da <atan+0x2a>
 800977a:	4b52      	ldr	r3, [pc, #328]	@ (80098c4 <atan+0x314>)
 800977c:	2200      	movs	r2, #0
 800977e:	4620      	mov	r0, r4
 8009780:	4629      	mov	r1, r5
 8009782:	f7f6 fd89 	bl	8000298 <__aeabi_dsub>
 8009786:	4b4f      	ldr	r3, [pc, #316]	@ (80098c4 <atan+0x314>)
 8009788:	4606      	mov	r6, r0
 800978a:	460f      	mov	r7, r1
 800978c:	2200      	movs	r2, #0
 800978e:	4620      	mov	r0, r4
 8009790:	4629      	mov	r1, r5
 8009792:	f7f6 fd83 	bl	800029c <__adddf3>
 8009796:	4602      	mov	r2, r0
 8009798:	460b      	mov	r3, r1
 800979a:	4630      	mov	r0, r6
 800979c:	4639      	mov	r1, r7
 800979e:	f7f7 f85d 	bl	800085c <__aeabi_ddiv>
 80097a2:	f04f 0a01 	mov.w	sl, #1
 80097a6:	4604      	mov	r4, r0
 80097a8:	460d      	mov	r5, r1
 80097aa:	e765      	b.n	8009678 <atan+0xc8>
 80097ac:	4b47      	ldr	r3, [pc, #284]	@ (80098cc <atan+0x31c>)
 80097ae:	429e      	cmp	r6, r3
 80097b0:	d21c      	bcs.n	80097ec <atan+0x23c>
 80097b2:	4b47      	ldr	r3, [pc, #284]	@ (80098d0 <atan+0x320>)
 80097b4:	2200      	movs	r2, #0
 80097b6:	4620      	mov	r0, r4
 80097b8:	4629      	mov	r1, r5
 80097ba:	f7f6 fd6d 	bl	8000298 <__aeabi_dsub>
 80097be:	4b44      	ldr	r3, [pc, #272]	@ (80098d0 <atan+0x320>)
 80097c0:	4606      	mov	r6, r0
 80097c2:	460f      	mov	r7, r1
 80097c4:	2200      	movs	r2, #0
 80097c6:	4620      	mov	r0, r4
 80097c8:	4629      	mov	r1, r5
 80097ca:	f7f6 ff1d 	bl	8000608 <__aeabi_dmul>
 80097ce:	4b3d      	ldr	r3, [pc, #244]	@ (80098c4 <atan+0x314>)
 80097d0:	2200      	movs	r2, #0
 80097d2:	f7f6 fd63 	bl	800029c <__adddf3>
 80097d6:	4602      	mov	r2, r0
 80097d8:	460b      	mov	r3, r1
 80097da:	4630      	mov	r0, r6
 80097dc:	4639      	mov	r1, r7
 80097de:	f7f7 f83d 	bl	800085c <__aeabi_ddiv>
 80097e2:	f04f 0a02 	mov.w	sl, #2
 80097e6:	4604      	mov	r4, r0
 80097e8:	460d      	mov	r5, r1
 80097ea:	e745      	b.n	8009678 <atan+0xc8>
 80097ec:	4622      	mov	r2, r4
 80097ee:	462b      	mov	r3, r5
 80097f0:	4938      	ldr	r1, [pc, #224]	@ (80098d4 <atan+0x324>)
 80097f2:	2000      	movs	r0, #0
 80097f4:	f7f7 f832 	bl	800085c <__aeabi_ddiv>
 80097f8:	f04f 0a03 	mov.w	sl, #3
 80097fc:	4604      	mov	r4, r0
 80097fe:	460d      	mov	r5, r1
 8009800:	e73a      	b.n	8009678 <atan+0xc8>
 8009802:	4b35      	ldr	r3, [pc, #212]	@ (80098d8 <atan+0x328>)
 8009804:	4e35      	ldr	r6, [pc, #212]	@ (80098dc <atan+0x32c>)
 8009806:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800980a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800980e:	f7f6 fd43 	bl	8000298 <__aeabi_dsub>
 8009812:	4622      	mov	r2, r4
 8009814:	462b      	mov	r3, r5
 8009816:	f7f6 fd3f 	bl	8000298 <__aeabi_dsub>
 800981a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800981e:	4602      	mov	r2, r0
 8009820:	460b      	mov	r3, r1
 8009822:	e9d6 0100 	ldrd	r0, r1, [r6]
 8009826:	f7f6 fd37 	bl	8000298 <__aeabi_dsub>
 800982a:	f1bb 0f00 	cmp.w	fp, #0
 800982e:	4604      	mov	r4, r0
 8009830:	460d      	mov	r5, r1
 8009832:	f6bf aedc 	bge.w	80095ee <atan+0x3e>
 8009836:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800983a:	461d      	mov	r5, r3
 800983c:	e6d7      	b.n	80095ee <atan+0x3e>
 800983e:	a51c      	add	r5, pc, #112	@ (adr r5, 80098b0 <atan+0x300>)
 8009840:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009844:	e6d3      	b.n	80095ee <atan+0x3e>
 8009846:	bf00      	nop
 8009848:	54442d18 	.word	0x54442d18
 800984c:	3ff921fb 	.word	0x3ff921fb
 8009850:	8800759c 	.word	0x8800759c
 8009854:	7e37e43c 	.word	0x7e37e43c
 8009858:	e322da11 	.word	0xe322da11
 800985c:	3f90ad3a 	.word	0x3f90ad3a
 8009860:	24760deb 	.word	0x24760deb
 8009864:	3fa97b4b 	.word	0x3fa97b4b
 8009868:	a0d03d51 	.word	0xa0d03d51
 800986c:	3fb10d66 	.word	0x3fb10d66
 8009870:	c54c206e 	.word	0xc54c206e
 8009874:	3fb745cd 	.word	0x3fb745cd
 8009878:	920083ff 	.word	0x920083ff
 800987c:	3fc24924 	.word	0x3fc24924
 8009880:	5555550d 	.word	0x5555550d
 8009884:	3fd55555 	.word	0x3fd55555
 8009888:	2c6a6c2f 	.word	0x2c6a6c2f
 800988c:	bfa2b444 	.word	0xbfa2b444
 8009890:	52defd9a 	.word	0x52defd9a
 8009894:	3fadde2d 	.word	0x3fadde2d
 8009898:	af749a6d 	.word	0xaf749a6d
 800989c:	3fb3b0f2 	.word	0x3fb3b0f2
 80098a0:	fe231671 	.word	0xfe231671
 80098a4:	3fbc71c6 	.word	0x3fbc71c6
 80098a8:	9998ebc4 	.word	0x9998ebc4
 80098ac:	3fc99999 	.word	0x3fc99999
 80098b0:	54442d18 	.word	0x54442d18
 80098b4:	bff921fb 	.word	0xbff921fb
 80098b8:	440fffff 	.word	0x440fffff
 80098bc:	7ff00000 	.word	0x7ff00000
 80098c0:	3fdbffff 	.word	0x3fdbffff
 80098c4:	3ff00000 	.word	0x3ff00000
 80098c8:	3ff2ffff 	.word	0x3ff2ffff
 80098cc:	40038000 	.word	0x40038000
 80098d0:	3ff80000 	.word	0x3ff80000
 80098d4:	bff00000 	.word	0xbff00000
 80098d8:	08009ec0 	.word	0x08009ec0
 80098dc:	08009ee0 	.word	0x08009ee0

080098e0 <fabs>:
 80098e0:	ec51 0b10 	vmov	r0, r1, d0
 80098e4:	4602      	mov	r2, r0
 80098e6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80098ea:	ec43 2b10 	vmov	d0, r2, r3
 80098ee:	4770      	bx	lr

080098f0 <__ieee754_sqrt>:
 80098f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098f4:	4a68      	ldr	r2, [pc, #416]	@ (8009a98 <__ieee754_sqrt+0x1a8>)
 80098f6:	ec55 4b10 	vmov	r4, r5, d0
 80098fa:	43aa      	bics	r2, r5
 80098fc:	462b      	mov	r3, r5
 80098fe:	4621      	mov	r1, r4
 8009900:	d110      	bne.n	8009924 <__ieee754_sqrt+0x34>
 8009902:	4622      	mov	r2, r4
 8009904:	4620      	mov	r0, r4
 8009906:	4629      	mov	r1, r5
 8009908:	f7f6 fe7e 	bl	8000608 <__aeabi_dmul>
 800990c:	4602      	mov	r2, r0
 800990e:	460b      	mov	r3, r1
 8009910:	4620      	mov	r0, r4
 8009912:	4629      	mov	r1, r5
 8009914:	f7f6 fcc2 	bl	800029c <__adddf3>
 8009918:	4604      	mov	r4, r0
 800991a:	460d      	mov	r5, r1
 800991c:	ec45 4b10 	vmov	d0, r4, r5
 8009920:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009924:	2d00      	cmp	r5, #0
 8009926:	dc0e      	bgt.n	8009946 <__ieee754_sqrt+0x56>
 8009928:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800992c:	4322      	orrs	r2, r4
 800992e:	d0f5      	beq.n	800991c <__ieee754_sqrt+0x2c>
 8009930:	b19d      	cbz	r5, 800995a <__ieee754_sqrt+0x6a>
 8009932:	4622      	mov	r2, r4
 8009934:	4620      	mov	r0, r4
 8009936:	4629      	mov	r1, r5
 8009938:	f7f6 fcae 	bl	8000298 <__aeabi_dsub>
 800993c:	4602      	mov	r2, r0
 800993e:	460b      	mov	r3, r1
 8009940:	f7f6 ff8c 	bl	800085c <__aeabi_ddiv>
 8009944:	e7e8      	b.n	8009918 <__ieee754_sqrt+0x28>
 8009946:	152a      	asrs	r2, r5, #20
 8009948:	d115      	bne.n	8009976 <__ieee754_sqrt+0x86>
 800994a:	2000      	movs	r0, #0
 800994c:	e009      	b.n	8009962 <__ieee754_sqrt+0x72>
 800994e:	0acb      	lsrs	r3, r1, #11
 8009950:	3a15      	subs	r2, #21
 8009952:	0549      	lsls	r1, r1, #21
 8009954:	2b00      	cmp	r3, #0
 8009956:	d0fa      	beq.n	800994e <__ieee754_sqrt+0x5e>
 8009958:	e7f7      	b.n	800994a <__ieee754_sqrt+0x5a>
 800995a:	462a      	mov	r2, r5
 800995c:	e7fa      	b.n	8009954 <__ieee754_sqrt+0x64>
 800995e:	005b      	lsls	r3, r3, #1
 8009960:	3001      	adds	r0, #1
 8009962:	02dc      	lsls	r4, r3, #11
 8009964:	d5fb      	bpl.n	800995e <__ieee754_sqrt+0x6e>
 8009966:	1e44      	subs	r4, r0, #1
 8009968:	1b12      	subs	r2, r2, r4
 800996a:	f1c0 0420 	rsb	r4, r0, #32
 800996e:	fa21 f404 	lsr.w	r4, r1, r4
 8009972:	4323      	orrs	r3, r4
 8009974:	4081      	lsls	r1, r0
 8009976:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800997a:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 800997e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009982:	07d2      	lsls	r2, r2, #31
 8009984:	bf5c      	itt	pl
 8009986:	005b      	lslpl	r3, r3, #1
 8009988:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800998c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009990:	bf58      	it	pl
 8009992:	0049      	lslpl	r1, r1, #1
 8009994:	2600      	movs	r6, #0
 8009996:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800999a:	106d      	asrs	r5, r5, #1
 800999c:	0049      	lsls	r1, r1, #1
 800999e:	2016      	movs	r0, #22
 80099a0:	4632      	mov	r2, r6
 80099a2:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 80099a6:	1917      	adds	r7, r2, r4
 80099a8:	429f      	cmp	r7, r3
 80099aa:	bfde      	ittt	le
 80099ac:	193a      	addle	r2, r7, r4
 80099ae:	1bdb      	suble	r3, r3, r7
 80099b0:	1936      	addle	r6, r6, r4
 80099b2:	0fcf      	lsrs	r7, r1, #31
 80099b4:	3801      	subs	r0, #1
 80099b6:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 80099ba:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80099be:	ea4f 0454 	mov.w	r4, r4, lsr #1
 80099c2:	d1f0      	bne.n	80099a6 <__ieee754_sqrt+0xb6>
 80099c4:	4604      	mov	r4, r0
 80099c6:	2720      	movs	r7, #32
 80099c8:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80099cc:	429a      	cmp	r2, r3
 80099ce:	eb00 0e0c 	add.w	lr, r0, ip
 80099d2:	db02      	blt.n	80099da <__ieee754_sqrt+0xea>
 80099d4:	d113      	bne.n	80099fe <__ieee754_sqrt+0x10e>
 80099d6:	458e      	cmp	lr, r1
 80099d8:	d811      	bhi.n	80099fe <__ieee754_sqrt+0x10e>
 80099da:	f1be 0f00 	cmp.w	lr, #0
 80099de:	eb0e 000c 	add.w	r0, lr, ip
 80099e2:	da42      	bge.n	8009a6a <__ieee754_sqrt+0x17a>
 80099e4:	2800      	cmp	r0, #0
 80099e6:	db40      	blt.n	8009a6a <__ieee754_sqrt+0x17a>
 80099e8:	f102 0801 	add.w	r8, r2, #1
 80099ec:	1a9b      	subs	r3, r3, r2
 80099ee:	458e      	cmp	lr, r1
 80099f0:	bf88      	it	hi
 80099f2:	f103 33ff 	addhi.w	r3, r3, #4294967295	@ 0xffffffff
 80099f6:	eba1 010e 	sub.w	r1, r1, lr
 80099fa:	4464      	add	r4, ip
 80099fc:	4642      	mov	r2, r8
 80099fe:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8009a02:	3f01      	subs	r7, #1
 8009a04:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8009a08:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009a0c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8009a10:	d1dc      	bne.n	80099cc <__ieee754_sqrt+0xdc>
 8009a12:	4319      	orrs	r1, r3
 8009a14:	d01b      	beq.n	8009a4e <__ieee754_sqrt+0x15e>
 8009a16:	f8df a084 	ldr.w	sl, [pc, #132]	@ 8009a9c <__ieee754_sqrt+0x1ac>
 8009a1a:	f8df b084 	ldr.w	fp, [pc, #132]	@ 8009aa0 <__ieee754_sqrt+0x1b0>
 8009a1e:	e9da 0100 	ldrd	r0, r1, [sl]
 8009a22:	e9db 2300 	ldrd	r2, r3, [fp]
 8009a26:	f7f6 fc37 	bl	8000298 <__aeabi_dsub>
 8009a2a:	e9da 8900 	ldrd	r8, r9, [sl]
 8009a2e:	4602      	mov	r2, r0
 8009a30:	460b      	mov	r3, r1
 8009a32:	4640      	mov	r0, r8
 8009a34:	4649      	mov	r1, r9
 8009a36:	f7f7 f863 	bl	8000b00 <__aeabi_dcmple>
 8009a3a:	b140      	cbz	r0, 8009a4e <__ieee754_sqrt+0x15e>
 8009a3c:	f1b4 3fff 	cmp.w	r4, #4294967295	@ 0xffffffff
 8009a40:	e9da 0100 	ldrd	r0, r1, [sl]
 8009a44:	e9db 2300 	ldrd	r2, r3, [fp]
 8009a48:	d111      	bne.n	8009a6e <__ieee754_sqrt+0x17e>
 8009a4a:	3601      	adds	r6, #1
 8009a4c:	463c      	mov	r4, r7
 8009a4e:	1072      	asrs	r2, r6, #1
 8009a50:	0863      	lsrs	r3, r4, #1
 8009a52:	07f1      	lsls	r1, r6, #31
 8009a54:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 8009a58:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8009a5c:	bf48      	it	mi
 8009a5e:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 8009a62:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 8009a66:	4618      	mov	r0, r3
 8009a68:	e756      	b.n	8009918 <__ieee754_sqrt+0x28>
 8009a6a:	4690      	mov	r8, r2
 8009a6c:	e7be      	b.n	80099ec <__ieee754_sqrt+0xfc>
 8009a6e:	f7f6 fc15 	bl	800029c <__adddf3>
 8009a72:	e9da 8900 	ldrd	r8, r9, [sl]
 8009a76:	4602      	mov	r2, r0
 8009a78:	460b      	mov	r3, r1
 8009a7a:	4640      	mov	r0, r8
 8009a7c:	4649      	mov	r1, r9
 8009a7e:	f7f7 f835 	bl	8000aec <__aeabi_dcmplt>
 8009a82:	b120      	cbz	r0, 8009a8e <__ieee754_sqrt+0x19e>
 8009a84:	1ca0      	adds	r0, r4, #2
 8009a86:	bf08      	it	eq
 8009a88:	3601      	addeq	r6, #1
 8009a8a:	3402      	adds	r4, #2
 8009a8c:	e7df      	b.n	8009a4e <__ieee754_sqrt+0x15e>
 8009a8e:	1c63      	adds	r3, r4, #1
 8009a90:	f023 0401 	bic.w	r4, r3, #1
 8009a94:	e7db      	b.n	8009a4e <__ieee754_sqrt+0x15e>
 8009a96:	bf00      	nop
 8009a98:	7ff00000 	.word	0x7ff00000
 8009a9c:	20000270 	.word	0x20000270
 8009aa0:	20000268 	.word	0x20000268

08009aa4 <_init>:
 8009aa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009aa6:	bf00      	nop
 8009aa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009aaa:	bc08      	pop	{r3}
 8009aac:	469e      	mov	lr, r3
 8009aae:	4770      	bx	lr

08009ab0 <_fini>:
 8009ab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ab2:	bf00      	nop
 8009ab4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ab6:	bc08      	pop	{r3}
 8009ab8:	469e      	mov	lr, r3
 8009aba:	4770      	bx	lr
