/* In diesem File ist die Reihenfolge der Module in der Memberlist des
   LEX-Experimentes festgelegt. TS, 30.8.1993
*/

#define ML_B_DD    1       /* Borer Dataway Display                */
#define ML_F_ADC1  2       /* FERA ADC 1                           */
#define ML_F_ADC2  3       /* FERA ADC 2                           */
#define ML_F_ADC3  4       /* FERA ADC 3                           */
#define ML_F_ADC4  5       /* FERA ADC 4                           */
#define ML_F_DRV   6       /* LeCroy Driver in FERA-block          */
#define ML_F_MEM1  7       /* LeCroy Memory                        */
#define ML_F_MEM2  8       /* LeCroy Memory                        */
#define ML_F_SC    9       /* FERA System Controller               */
#define ML_SCALER  10      /* Scaler JEA 20                        */
#define ML_SILENA  11      /* Silena ADC                           */
#define ML_S_DRV   12      /* LeCroy driver in SILENA-block        */
#define ML_CES_HSM 13      /* High speed mem in SILENA-block       */
#define ML_CES_HM  14      /* Histogramming memory in SILENA-block */
#define ML_ITR     15      /* Interrupt-modul JEA 10               */
#define ML_SMD     16      /* Step Motor Driver                    */
                                                   
                                                   
                                                   
