vendor_name = ModelSim
source_file = 1, /home/cloudywitt/Programming/GitHub/AngeloGarcia_atv_jcc/01-porta-xor/xor_gate.vhd
source_file = 1, /home/cloudywitt/Programming/GitHub/AngeloGarcia_atv_jcc/01-porta-xor/or_gate.vhd
source_file = 1, /home/cloudywitt/Programming/GitHub/AngeloGarcia_atv_jcc/01-porta-xor/and_gate.vhd
source_file = 1, /home/cloudywitt/Programming/GitHub/AngeloGarcia_atv_jcc/01-porta-xor/not_gate.vhd
source_file = 1, /home/cloudywitt/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/cloudywitt/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/cloudywitt/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/cloudywitt/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/cloudywitt/Programming/GitHub/AngeloGarcia_atv_jcc/01-porta-xor/db/xor_gate.cbx.xml
design_name = xor_gate
instance = comp, \S~output\, S~output, xor_gate, 1
instance = comp, \A~input\, A~input, xor_gate, 1
instance = comp, \B~input\, B~input, xor_gate, 1
instance = comp, \or1|S~0\, or1|S~0, xor_gate, 1
