#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fcc31c0ab20 .scope module, "Up_Down_tb" "Up_Down_tb" 2 4;
 .timescale -9 -10;
v0x7fcc31c23140_0 .net "A", 0 0, v0x7fcc31c06800_0;  1 drivers
v0x7fcc31c231f0_0 .net "B", 0 0, v0x7fcc31c22be0_0;  1 drivers
v0x7fcc31c23280_0 .net "C", 0 0, v0x7fcc31c22c80_0;  1 drivers
v0x7fcc31c23330_0 .var "CP", 0 0;
v0x7fcc31c233e0_0 .var "M", 0 0;
v0x7fcc31c234b0_0 .var "nCR", 0 0;
S_0x7fcc31c066a0 .scope module, "motor" "Step_motor" 2 7, 3 1 0, S_0x7fcc31c0ab20;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "M"
    .port_info 1 /INPUT 1 "CP"
    .port_info 2 /INPUT 1 "nCR"
    .port_info 3 /OUTPUT 1 "A"
    .port_info 4 /OUTPUT 1 "B"
    .port_info 5 /OUTPUT 1 "C"
P_0x7fcc31c12dc0 .param/l "S0" 0 3 7, C4<000>;
P_0x7fcc31c12e00 .param/l "S1" 0 3 7, C4<001>;
P_0x7fcc31c12e40 .param/l "S2" 0 3 7, C4<010>;
P_0x7fcc31c12e80 .param/l "S3" 0 3 7, C4<011>;
P_0x7fcc31c12ec0 .param/l "S4" 0 3 7, C4<100>;
P_0x7fcc31c12f00 .param/l "S5" 0 3 7, C4<101>;
P_0x7fcc31c12f40 .param/l "S6" 0 3 7, C4<110>;
P_0x7fcc31c12f80 .param/l "S7" 0 3 7, C4<111>;
v0x7fcc31c06800_0 .var "A", 0 0;
v0x7fcc31c22be0_0 .var "B", 0 0;
v0x7fcc31c22c80_0 .var "C", 0 0;
v0x7fcc31c22d30_0 .net "CP", 0 0, v0x7fcc31c23330_0;  1 drivers
v0x7fcc31c22dd0_0 .net "M", 0 0, v0x7fcc31c233e0_0;  1 drivers
v0x7fcc31c22eb0_0 .var "current_state", 2 0;
v0x7fcc31c22f60_0 .net "nCR", 0 0, v0x7fcc31c234b0_0;  1 drivers
v0x7fcc31c23000_0 .var "next_state", 2 0;
E_0x7fcc31c07cb0 .event edge, v0x7fcc31c22dd0_0, v0x7fcc31c22eb0_0;
E_0x7fcc31c0adb0/0 .event negedge, v0x7fcc31c22f60_0;
E_0x7fcc31c0adb0/1 .event posedge, v0x7fcc31c22d30_0;
E_0x7fcc31c0adb0 .event/or E_0x7fcc31c0adb0/0, E_0x7fcc31c0adb0/1;
    .scope S_0x7fcc31c066a0;
T_0 ;
    %wait E_0x7fcc31c0adb0;
    %load/vec4 v0x7fcc31c22f60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fcc31c22eb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fcc31c23000_0;
    %assign/vec4 v0x7fcc31c22eb0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fcc31c066a0;
T_1 ;
    %wait E_0x7fcc31c07cb0;
    %load/vec4 v0x7fcc31c22eb0_0;
    %split/vec4 1;
    %store/vec4 v0x7fcc31c22c80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fcc31c22be0_0, 0, 1;
    %store/vec4 v0x7fcc31c06800_0, 0, 1;
    %load/vec4 v0x7fcc31c22eb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fcc31c23000_0, 0, 3;
    %jmp T_1.8;
T_1.1 ;
    %load/vec4 v0x7fcc31c22dd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.9, 8;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_1.10, 8;
T_1.9 ; End of true expr.
    %pushi/vec4 3, 0, 3;
    %jmp/0 T_1.10, 8;
 ; End of false expr.
    %blend;
T_1.10;
    %store/vec4 v0x7fcc31c23000_0, 0, 3;
    %jmp T_1.8;
T_1.2 ;
    %load/vec4 v0x7fcc31c22dd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.11, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_1.12, 8;
T_1.11 ; End of true expr.
    %pushi/vec4 6, 0, 3;
    %jmp/0 T_1.12, 8;
 ; End of false expr.
    %blend;
T_1.12;
    %store/vec4 v0x7fcc31c23000_0, 0, 3;
    %jmp T_1.8;
T_1.3 ;
    %load/vec4 v0x7fcc31c22dd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.13, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_1.14, 8;
T_1.13 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_1.14, 8;
 ; End of false expr.
    %blend;
T_1.14;
    %store/vec4 v0x7fcc31c23000_0, 0, 3;
    %jmp T_1.8;
T_1.4 ;
    %load/vec4 v0x7fcc31c22dd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.15, 8;
    %pushi/vec4 6, 0, 3;
    %jmp/1 T_1.16, 8;
T_1.15 ; End of true expr.
    %pushi/vec4 5, 0, 3;
    %jmp/0 T_1.16, 8;
 ; End of false expr.
    %blend;
T_1.16;
    %store/vec4 v0x7fcc31c23000_0, 0, 3;
    %jmp T_1.8;
T_1.5 ;
    %load/vec4 v0x7fcc31c22dd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.17, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_1.18, 8;
T_1.17 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_1.18, 8;
 ; End of false expr.
    %blend;
T_1.18;
    %store/vec4 v0x7fcc31c23000_0, 0, 3;
    %jmp T_1.8;
T_1.6 ;
    %load/vec4 v0x7fcc31c22dd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.19, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_1.20, 8;
T_1.19 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_1.20, 8;
 ; End of false expr.
    %blend;
T_1.20;
    %store/vec4 v0x7fcc31c23000_0, 0, 3;
    %jmp T_1.8;
T_1.7 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fcc31c23000_0, 0, 3;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fcc31c0ab20;
T_2 ;
    %vpi_call 2 10 "$dumpfile", "Step_motor.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fcc31c066a0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcc31c233e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcc31c23330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcc31c234b0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcc31c234b0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcc31c234b0_0, 0, 1;
    %delay 300, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcc31c233e0_0, 0, 1;
    %delay 300, 0;
    %vpi_call 2 19 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fcc31c0ab20;
T_3 ;
    %delay 20, 0;
    %load/vec4 v0x7fcc31c23330_0;
    %inv;
    %store/vec4 v0x7fcc31c23330_0, 0, 1;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Step_motor_tb.vt";
    "./Step_motor.v";
