<!doctype html>
<html lang="en">
<head>
  <meta charset="utf-8"/>
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>@Pindjouf</title>
  <link rel="stylesheet" href="/style.css">
</head>
<body>
<div class="nav">
    <a href="https://twitter.com/pindjouf">Twitter</a>
    <a href="/index.html">Blog</a>
    <a href="/log.html">Logs</a>
    <hr>
</div>
<h3><a href="/index.html" style="padding: 0;">Pindjouf.xyz</a></h3>
  <div id="content">what happens if I do this</div>
  <script src="https://cdn.jsdelivr.net/npm/marked/marked.min.js"></script>
  <script>
    document.getElementById('content').innerHTML =
      marked.parse(`

# Comfy HDL Design setup

- The language: systemVerilog
- The simulator: Verilator
- The visualizer: GTKWave

## How to code - simulate - visualize?

### Code

First step is to write your design.

Simple example:

\```systemverilog
module blink (
    input clk,
    output led
);
    
    assign led = clk;
    
endmodule // blink
\```

Then you write your testbench[¹](#glossary), to provide input to your DUT/UUT[²](#glossary).

Simple example:

\```systemverilog
module blink_tb;
    reg clk;
    wire led;

    blink dut (
        .clk(clk),
        .led(led)
        );
   
    initial clk = 0;
    always #5 clk <= ~clk;
  
    initial 
        begin
            $display("Running testbench...");
            $dumpfile("dump.vcd");
            $dumpvars(0);
            #30_000_000;
            $display("Done: made file dump.vcd");
            $finish;
        end
endmodule // blink_tb
\```

### Simulate

If we keep the same design and testbench as above you can use a command such as this one to compile your tb: \`verilator --trace --binary --build-jobs 0 -Wall blink_tb.sv -Wno-lint -timing -o cool\`

After that, go into the obj_dir and the run the executable.

If you added a dumpfile in your code it should now be in the same directory.

### Visualize

- Go into GTKWave.
- Make new tab with your .vcd file.
- Select all your signals in the left column.
- Analyze and enjoy! :D

![waves](assets/waves.png) 

### Glossary

1. The function of a testbench is to apply stimulus (inputs) to the DUT/UUT, and report the outputs in a readable and user-friendly format.

2. Device Under Test | Unit Under Test.
            `);
  </script>
</body>
</html>
