
	code for sm_35
		Function : bench
	.headerflags    @"EF_CUDA_SM35 EF_CUDA_PTX_SM(EF_CUDA_SM35)"
                                                                         /* 0x08a010a0dca01000 */
        /*0008*/                   MOV R1, c[0x0][0x44];                 /* 0x64c03c00089c0006 */
        /*0010*/                   MOV R6, c[0x0][0x140];                /* 0x64c03c00281c001a */
        /*0018*/                   MOV R7, c[0x0][0x144];                /* 0x64c03c00289c001e */
        /*0020*/                   LD.E R5, [R6+0x4];                    /* 0xc4800000021c1814 */
        /*0028*/                   I2F.F32.U32.RP R0, R5;                /* 0xe5c00800029c2802 */
        /*0030*/                   LD.E R4, [R6];                        /* 0xc4800000001c1810 */
        /*0038*/                   MUFU.RCP R0, R0;                      /* 0x84000000021c0002 */
                                                                         /* 0x08a0a010a0a0a0a0 */
        /*0048*/                   IADD32I R0, R0, 0xffffffe;            /* 0x4007ffffff1c0001 */
        /*0050*/                   F2I.FTZ.U32.F32.TRUNC R0, R0;         /* 0xe5808c00001c2802 */
        /*0058*/                   IMUL.U32.U32 R2, R0, R5;              /* 0xe1c00000029c000a */
        /*0060*/                   I2I.S32.S32 R3, -R2;                  /* 0xe6010000011ce80e */
        /*0068*/                   IMAD.U32.U32.HI R0, R0, R3, R0;       /* 0xd2000000019c0002 */
        /*0070*/                   LOP.PASS_B R3, RZ, ~R5;               /* 0xe2003800029ffc0e */
        /*0078*/                   IMUL.U32.U32.HI R2, R0, R4;           /* 0xe1c00400021c000a */
                                                                         /* 0x08a0a0b09c80b0a0 */
        /*0088*/                   IMAD.U32.U32 R0, -R2, R5, R4;         /* 0xd0801000029c0802 */
        /*0090*/                   ISETP.GE.U32.AND P0, PT, R0, R5, PT;  /* 0xdb601c00029c001e */
        /*0098*/               @P0 ISUB R0, R0, R5;                      /* 0xe088000002800002 */
        /*00a0*/               @P0 IADD R2, R2, 0x1;                     /* 0xc080000000800809 */
        /*00a8*/                   ISETP.GE.U32.AND P0, PT, R0, R5, PT;  /* 0xdb601c00029c001e */
        /*00b0*/               @P0 IADD R2, R2, 0x1;                     /* 0xc080000000800809 */
        /*00b8*/                   ICMP.EQ.U32 R0, R3, R2, R5;           /* 0xda201400011c0c02 */
                                                                         /* 0x080000000000b810 */
        /*00c8*/                   ST.E [R6], R0;                        /* 0xe4800000001c1800 */
        /*00d0*/                   EXIT;                                 /* 0x18000000001c003c */
        /*00d8*/                   BRA 0xd8;                             /* 0x12007ffffc1c003c */
        /*00e0*/                   NOP;                                  /* 0x85800000001c3c02 */
        /*00e8*/                   NOP;                                  /* 0x85800000001c3c02 */
        /*00f0*/                   NOP;                                  /* 0x85800000001c3c02 */
        /*00f8*/                   NOP;                                  /* 0x85800000001c3c02 */
		......................


