
*** Running vivado
    with args -log vlock_design_xlconcat_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vlock_design_xlconcat_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source vlock_design_xlconcat_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:51 . Memory (MB): peak = 291.547 ; gain = 81.457
INFO: [Synth 8-638] synthesizing module 'vlock_design_xlconcat_0_0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1/Ex6_1.srcs/sources_1/bd/vlock_design/ip/vlock_design_xlconcat_0_0/synth/vlock_design_xlconcat_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1/Ex6_1.srcs/sources_1/bd/vlock_design/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (1#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1/Ex6_1.srcs/sources_1/bd/vlock_design/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'vlock_design_xlconcat_0_0' (2#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1/Ex6_1.srcs/sources_1/bd/vlock_design/ip/vlock_design_xlconcat_0_0/synth/vlock_design_xlconcat_0_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:53 . Memory (MB): peak = 329.883 ; gain = 119.793
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:53 . Memory (MB): peak = 329.883 ; gain = 119.793
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 535.672 ; gain = 0.004
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:01:13 . Memory (MB): peak = 535.672 ; gain = 325.582
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:01:13 . Memory (MB): peak = 535.672 ; gain = 325.582
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:01:13 . Memory (MB): peak = 535.672 ; gain = 325.582
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:01:13 . Memory (MB): peak = 535.672 ; gain = 325.582
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:01:14 . Memory (MB): peak = 535.672 ; gain = 325.582
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:01:38 . Memory (MB): peak = 566.660 ; gain = 356.570
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:38 . Memory (MB): peak = 566.660 ; gain = 356.570
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:01:38 . Memory (MB): peak = 576.246 ; gain = 366.156
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:01:39 . Memory (MB): peak = 576.246 ; gain = 366.156
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:01:39 . Memory (MB): peak = 576.246 ; gain = 366.156
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:01:39 . Memory (MB): peak = 576.246 ; gain = 366.156
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:01:39 . Memory (MB): peak = 576.246 ; gain = 366.156
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:01:39 . Memory (MB): peak = 576.246 ; gain = 366.156
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:01:39 . Memory (MB): peak = 576.246 ; gain = 366.156

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:01:39 . Memory (MB): peak = 576.246 ; gain = 366.156
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:58 . Memory (MB): peak = 592.395 ; gain = 375.910
