============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  01:48:52 pm
  Module:                 proj_extender
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (6675 ps) Late External Delay Assertion at pin out_index[5]
          Group: reg2out
     Startpoint: (R) indices_idx_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) out_index[5]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-      50                  
     Required Time:=    7950                  
      Launch Clock:-       0                  
         Data Path:-    1275                  
             Slack:=    6675                  

Exceptions/Constraints:
  output_delay             2000            proj.sdc_line_17_46_1 

#----------------------------------------------------------------------------------------------------------------
#                 Timing Point                  Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                             (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------------
  indices_idx_reg[0]/clk                        -       -       R     (arrival)           31     0     0       0 
  indices_idx_reg[0]/q                          (u)     clk->q  F     unmapped_d_flop      6     0   393     393 
  ctl_indices_idx_51_25/g12/z                   (u)     in_0->z R     unmapped_not         2     0    48     441 
  ctl_indices_idx_51_25/g3/z                    (u)     in_0->z F     unmapped_nand2       1     0    52     493 
  ctl_indices_idx_51_25/g7/z                    (u)     in_0->z R     unmapped_not         7     0    92     586 
  mux_in_kmer_indices_r[indices_idx]_51_25/g6/z (u)     sel2->z R     unmapped_mux8        2     0   144     729 
  sub_72_43/g5/z                                (u)     in_0->z F     unmapped_nor2        1     0    52     782 
  sub_72_43/g19/z                               (u)     in_0->z R     unmapped_not         2     0    48     830 
  sub_72_43/g20/z                               (u)     in_1->z F     unmapped_nand2       1     0    52     882 
  sub_72_43/g21/z                               (u)     in_1->z R     unmapped_nand2       2     0    65     947 
  sub_72_43/g88/z                               (u)     in_0->z F     unmapped_not         2     0    48     995 
  sub_72_43/g38/z                               (u)     in_1->z R     unmapped_nand2       2     0    65    1060 
  sub_72_43/g89/z                               (u)     in_0->z F     unmapped_not         3     0    58    1118 
  sub_72_43/g51/z                               (u)     in_1->z R     unmapped_nand2       1     0    52    1170 
  sub_72_43/g71/z                               (u)     in_0->z R     unmapped_xnor2       1     0   104    1275 
  out_index[5]                                  -       -       R     (port)               -     -     0    1275 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

