// Seed: 12188201
module module_0 ();
  wor id_1;
  initial id_1 = 1;
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    input wor id_0,
    input logic id_1,
    input tri0 id_2,
    input supply1 id_3,
    output logic id_4
);
  initial begin : LABEL_0
    if (1'b0)
      if (id_3)
        #1
        #1 begin : LABEL_0
          id_4 = #id_6 id_3 < id_2;
        end
    id_4 <= id_1;
  end
  module_0 modCall_1 ();
  assign modCall_1.type_1 = 0;
endmodule
module module_2 (
    input supply0 id_0,
    input wor id_1,
    input supply0 id_2,
    input supply0 id_3,
    input uwire id_4,
    input wand id_5
);
  assign id_7 = id_0;
  initial assume (1);
  module_0 modCall_1 ();
endmodule
