Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue May 25 12:35:44 2021
| Host         : VM2639-zhou-vivado running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file cpu_proj_timing_summary_routed.rpt -pb cpu_proj_timing_summary_routed.pb -rpx cpu_proj_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_proj
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1055 register/latch pins with no clock driven by root clock pin: pdu_inst/clk_cpu_r_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5646 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.193        0.000                      0                   42        0.107        0.000                      0                   42        4.500        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.193        0.000                      0                   42        0.107        0.000                      0                   42        4.500        0.000                       0                    84  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.193ns  (required time - arrival time)
  Source:                 pdu_inst/cnt_al_plr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_inst/cnt_al_plr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 1.076ns (28.889%)  route 2.649ns (71.111%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 15.104 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.813     5.416    pdu_inst/CLK
    SLICE_X24Y151        FDCE                                         r  pdu_inst/cnt_al_plr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y151        FDCE (Prop_fdce_C_Q)         0.419     5.835 r  pdu_inst/cnt_al_plr_reg[1]/Q
                         net (fo=131, routed)         1.524     7.359    pdu_inst/cnt_al_plr_reg[1]_0
    SLICE_X17Y151        LUT4 (Prop_lut4_I2_O)        0.325     7.684 r  pdu_inst/cnt_al_plr[1]_i_2/O
                         net (fo=3, routed)           0.740     8.423    pdu_inst/cnt_al_plr[1]_i_2_n_0
    SLICE_X24Y151        LUT6 (Prop_lut6_I0_O)        0.332     8.755 r  pdu_inst/cnt_al_plr[1]_i_1/O
                         net (fo=1, routed)           0.385     9.140    pdu_inst/cnt_al_plr[1]_i_1_n_0
    SLICE_X24Y151        FDCE                                         r  pdu_inst/cnt_al_plr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.682    15.104    pdu_inst/CLK
    SLICE_X24Y151        FDCE                                         r  pdu_inst/cnt_al_plr_reg[1]/C
                         clock pessimism              0.311    15.416    
                         clock uncertainty           -0.035    15.380    
    SLICE_X24Y151        FDCE (Setup_fdce_C_D)       -0.047    15.333    pdu_inst/cnt_al_plr_reg[1]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                  6.193    

Slack (MET) :             6.551ns  (required time - arrival time)
  Source:                 pdu_inst/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_inst/cnt_m_rf_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.580ns (18.164%)  route 2.613ns (81.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 15.104 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.706     5.308    pdu_inst/CLK
    SLICE_X4Y140         FDRE                                         r  pdu_inst/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y140         FDRE (Prop_fdre_C_Q)         0.456     5.764 r  pdu_inst/in_r_reg[1]/Q
                         net (fo=5, routed)           2.234     7.999    pdu_inst/Q[1]
    SLICE_X27Y151        LUT6 (Prop_lut6_I1_O)        0.124     8.123 r  pdu_inst/cnt_m_rf[4]_i_1/O
                         net (fo=5, routed)           0.379     8.502    pdu_inst/cnt_m_rf[4]_i_1_n_0
    SLICE_X26Y151        FDCE                                         r  pdu_inst/cnt_m_rf_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.682    15.104    pdu_inst/CLK
    SLICE_X26Y151        FDCE                                         r  pdu_inst/cnt_m_rf_reg[0]/C
                         clock pessimism              0.188    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X26Y151        FDCE (Setup_fdce_C_CE)      -0.205    15.052    pdu_inst/cnt_m_rf_reg[0]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -8.502    
  -------------------------------------------------------------------
                         slack                                  6.551    

Slack (MET) :             6.551ns  (required time - arrival time)
  Source:                 pdu_inst/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_inst/cnt_m_rf_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.580ns (18.164%)  route 2.613ns (81.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 15.104 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.706     5.308    pdu_inst/CLK
    SLICE_X4Y140         FDRE                                         r  pdu_inst/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y140         FDRE (Prop_fdre_C_Q)         0.456     5.764 r  pdu_inst/in_r_reg[1]/Q
                         net (fo=5, routed)           2.234     7.999    pdu_inst/Q[1]
    SLICE_X27Y151        LUT6 (Prop_lut6_I1_O)        0.124     8.123 r  pdu_inst/cnt_m_rf[4]_i_1/O
                         net (fo=5, routed)           0.379     8.502    pdu_inst/cnt_m_rf[4]_i_1_n_0
    SLICE_X26Y151        FDCE                                         r  pdu_inst/cnt_m_rf_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.682    15.104    pdu_inst/CLK
    SLICE_X26Y151        FDCE                                         r  pdu_inst/cnt_m_rf_reg[1]/C
                         clock pessimism              0.188    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X26Y151        FDCE (Setup_fdce_C_CE)      -0.205    15.052    pdu_inst/cnt_m_rf_reg[1]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -8.502    
  -------------------------------------------------------------------
                         slack                                  6.551    

Slack (MET) :             6.551ns  (required time - arrival time)
  Source:                 pdu_inst/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_inst/cnt_m_rf_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.580ns (18.164%)  route 2.613ns (81.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 15.104 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.706     5.308    pdu_inst/CLK
    SLICE_X4Y140         FDRE                                         r  pdu_inst/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y140         FDRE (Prop_fdre_C_Q)         0.456     5.764 r  pdu_inst/in_r_reg[1]/Q
                         net (fo=5, routed)           2.234     7.999    pdu_inst/Q[1]
    SLICE_X27Y151        LUT6 (Prop_lut6_I1_O)        0.124     8.123 r  pdu_inst/cnt_m_rf[4]_i_1/O
                         net (fo=5, routed)           0.379     8.502    pdu_inst/cnt_m_rf[4]_i_1_n_0
    SLICE_X26Y151        FDCE                                         r  pdu_inst/cnt_m_rf_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.682    15.104    pdu_inst/CLK
    SLICE_X26Y151        FDCE                                         r  pdu_inst/cnt_m_rf_reg[2]/C
                         clock pessimism              0.188    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X26Y151        FDCE (Setup_fdce_C_CE)      -0.205    15.052    pdu_inst/cnt_m_rf_reg[2]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -8.502    
  -------------------------------------------------------------------
                         slack                                  6.551    

Slack (MET) :             6.551ns  (required time - arrival time)
  Source:                 pdu_inst/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_inst/cnt_m_rf_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.580ns (18.164%)  route 2.613ns (81.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 15.104 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.706     5.308    pdu_inst/CLK
    SLICE_X4Y140         FDRE                                         r  pdu_inst/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y140         FDRE (Prop_fdre_C_Q)         0.456     5.764 r  pdu_inst/in_r_reg[1]/Q
                         net (fo=5, routed)           2.234     7.999    pdu_inst/Q[1]
    SLICE_X27Y151        LUT6 (Prop_lut6_I1_O)        0.124     8.123 r  pdu_inst/cnt_m_rf[4]_i_1/O
                         net (fo=5, routed)           0.379     8.502    pdu_inst/cnt_m_rf[4]_i_1_n_0
    SLICE_X26Y151        FDCE                                         r  pdu_inst/cnt_m_rf_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.682    15.104    pdu_inst/CLK
    SLICE_X26Y151        FDCE                                         r  pdu_inst/cnt_m_rf_reg[3]/C
                         clock pessimism              0.188    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X26Y151        FDCE (Setup_fdce_C_CE)      -0.205    15.052    pdu_inst/cnt_m_rf_reg[3]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -8.502    
  -------------------------------------------------------------------
                         slack                                  6.551    

Slack (MET) :             6.551ns  (required time - arrival time)
  Source:                 pdu_inst/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_inst/cnt_m_rf_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.580ns (18.164%)  route 2.613ns (81.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 15.104 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.706     5.308    pdu_inst/CLK
    SLICE_X4Y140         FDRE                                         r  pdu_inst/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y140         FDRE (Prop_fdre_C_Q)         0.456     5.764 r  pdu_inst/in_r_reg[1]/Q
                         net (fo=5, routed)           2.234     7.999    pdu_inst/Q[1]
    SLICE_X27Y151        LUT6 (Prop_lut6_I1_O)        0.124     8.123 r  pdu_inst/cnt_m_rf[4]_i_1/O
                         net (fo=5, routed)           0.379     8.502    pdu_inst/cnt_m_rf[4]_i_1_n_0
    SLICE_X26Y151        FDCE                                         r  pdu_inst/cnt_m_rf_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.682    15.104    pdu_inst/CLK
    SLICE_X26Y151        FDCE                                         r  pdu_inst/cnt_m_rf_reg[4]/C
                         clock pessimism              0.188    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X26Y151        FDCE (Setup_fdce_C_CE)      -0.205    15.052    pdu_inst/cnt_m_rf_reg[4]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -8.502    
  -------------------------------------------------------------------
                         slack                                  6.551    

Slack (MET) :             6.619ns  (required time - arrival time)
  Source:                 pdu_inst/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_inst/cnt_m_rf_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.357ns  (logic 0.937ns (27.912%)  route 2.420ns (72.088%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 15.104 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.632     5.234    pdu_inst/CLK
    SLICE_X11Y149        FDRE                                         r  pdu_inst/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDRE (Prop_fdre_C_Q)         0.456     5.690 r  pdu_inst/in_r_reg[0]/Q
                         net (fo=9, routed)           1.527     7.218    pdu_inst/Q[0]
    SLICE_X25Y151        LUT5 (Prop_lut5_I2_O)        0.154     7.372 r  pdu_inst/cnt_m_rf[4]_i_3/O
                         net (fo=2, routed)           0.422     7.794    pdu_inst/cnt_m_rf[4]_i_3_n_0
    SLICE_X25Y151        LUT6 (Prop_lut6_I1_O)        0.327     8.121 r  pdu_inst/cnt_m_rf[4]_i_2/O
                         net (fo=1, routed)           0.471     8.591    pdu_inst/p_0_in[4]
    SLICE_X26Y151        FDCE                                         r  pdu_inst/cnt_m_rf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.682    15.104    pdu_inst/CLK
    SLICE_X26Y151        FDCE                                         r  pdu_inst/cnt_m_rf_reg[4]/C
                         clock pessimism              0.188    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X26Y151        FDCE (Setup_fdce_C_D)       -0.047    15.210    pdu_inst/cnt_m_rf_reg[4]
  -------------------------------------------------------------------
                         required time                         15.210    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                  6.619    

Slack (MET) :             6.801ns  (required time - arrival time)
  Source:                 pdu_inst/cnt_ah_plr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_inst/cnt_al_plr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 0.828ns (26.113%)  route 2.343ns (73.887%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 15.104 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.813     5.416    pdu_inst/CLK
    SLICE_X25Y151        FDCE                                         r  pdu_inst/cnt_ah_plr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y151        FDCE (Prop_fdce_C_Q)         0.456     5.872 r  pdu_inst/cnt_ah_plr_reg[0]/Q
                         net (fo=44, routed)          1.163     7.034    pdu_inst/cnt_ah_plr_reg[0]_0
    SLICE_X24Y150        LUT2 (Prop_lut2_I0_O)        0.124     7.158 r  pdu_inst/cnt_al_plr[2]_i_4/O
                         net (fo=5, routed)           1.018     8.177    pdu_inst/cnt_al_plr[2]_i_4_n_0
    SLICE_X24Y151        LUT6 (Prop_lut6_I1_O)        0.124     8.301 r  pdu_inst/cnt_al_plr[2]_i_2/O
                         net (fo=1, routed)           0.162     8.462    pdu_inst/cnt_al_plr[2]_i_2_n_0
    SLICE_X24Y151        LUT6 (Prop_lut6_I0_O)        0.124     8.586 r  pdu_inst/cnt_al_plr[2]_i_1/O
                         net (fo=1, routed)           0.000     8.586    pdu_inst/cnt_al_plr[2]_i_1_n_0
    SLICE_X24Y151        FDCE                                         r  pdu_inst/cnt_al_plr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.682    15.104    pdu_inst/CLK
    SLICE_X24Y151        FDCE                                         r  pdu_inst/cnt_al_plr_reg[2]/C
                         clock pessimism              0.289    15.394    
                         clock uncertainty           -0.035    15.358    
    SLICE_X24Y151        FDCE (Setup_fdce_C_D)        0.029    15.387    pdu_inst/cnt_al_plr_reg[2]
  -------------------------------------------------------------------
                         required time                         15.387    
                         arrival time                          -8.586    
  -------------------------------------------------------------------
                         slack                                  6.801    

Slack (MET) :             6.868ns  (required time - arrival time)
  Source:                 pdu_inst/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_inst/cnt_al_plr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.608ns (21.032%)  route 2.283ns (78.968%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 15.103 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.626     5.228    pdu_inst/CLK
    SLICE_X28Y146        FDRE                                         r  pdu_inst/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y146        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  pdu_inst/step_r_reg/Q
                         net (fo=12, routed)          1.742     7.427    pdu_inst/step_r
    SLICE_X27Y151        LUT5 (Prop_lut5_I1_O)        0.152     7.579 r  pdu_inst/cnt_al_plr[0]_i_1/O
                         net (fo=1, routed)           0.540     8.119    pdu_inst/cnt_al_plr[0]_i_1_n_0
    SLICE_X28Y151        FDCE                                         r  pdu_inst/cnt_al_plr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.681    15.103    pdu_inst/CLK
    SLICE_X28Y151        FDCE                                         r  pdu_inst/cnt_al_plr_reg[0]/C
                         clock pessimism              0.188    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X28Y151        FDCE (Setup_fdce_C_D)       -0.269    14.987    pdu_inst/cnt_al_plr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                          -8.119    
  -------------------------------------------------------------------
                         slack                                  6.868    

Slack (MET) :             7.138ns  (required time - arrival time)
  Source:                 pdu_inst/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_inst/cnt_m_rf_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.704ns (24.094%)  route 2.218ns (75.906%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 15.104 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.626     5.228    pdu_inst/CLK
    SLICE_X28Y146        FDRE                                         r  pdu_inst/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y146        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  pdu_inst/step_r_reg/Q
                         net (fo=12, routed)          1.742     7.427    pdu_inst/step_r
    SLICE_X27Y151        LUT2 (Prop_lut2_I0_O)        0.124     7.551 f  pdu_inst/check_r[1]_i_2/O
                         net (fo=5, routed)           0.475     8.026    pdu_inst/check_r[1]_i_2_n_0
    SLICE_X26Y151        LUT6 (Prop_lut6_I5_O)        0.124     8.150 r  pdu_inst/cnt_m_rf[2]_i_1/O
                         net (fo=1, routed)           0.000     8.150    pdu_inst/p_0_in[2]
    SLICE_X26Y151        FDCE                                         r  pdu_inst/cnt_m_rf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.682    15.104    pdu_inst/CLK
    SLICE_X26Y151        FDCE                                         r  pdu_inst/cnt_m_rf_reg[2]/C
                         clock pessimism              0.188    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X26Y151        FDCE (Setup_fdce_C_D)        0.031    15.288    pdu_inst/cnt_m_rf_reg[2]
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                  7.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 pdu_inst/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_inst/in_2r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.141ns (26.695%)  route 0.387ns (73.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.570     1.489    pdu_inst/CLK
    SLICE_X11Y149        FDRE                                         r  pdu_inst/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDRE (Prop_fdre_C_Q)         0.141     1.630 r  pdu_inst/in_r_reg[0]/Q
                         net (fo=9, routed)           0.387     2.018    pdu_inst/Q[0]
    SLICE_X27Y151        FDRE                                         r  pdu_inst/in_2r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.926     2.091    pdu_inst/CLK
    SLICE_X27Y151        FDRE                                         r  pdu_inst/in_2r_reg[0]/C
                         clock pessimism             -0.250     1.841    
    SLICE_X27Y151        FDRE (Hold_fdre_C_D)         0.070     1.911    pdu_inst/in_2r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 pdu_inst/valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_inst/valid_2r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.141ns (23.382%)  route 0.462ns (76.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.568     1.487    pdu_inst/CLK
    SLICE_X13Y140        FDRE                                         r  pdu_inst/valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y140        FDRE (Prop_fdre_C_Q)         0.141     1.628 r  pdu_inst/valid_r_reg/Q
                         net (fo=4, routed)           0.462     2.090    pdu_inst/valid_r
    SLICE_X27Y151        FDRE                                         r  pdu_inst/valid_2r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.926     2.091    pdu_inst/CLK
    SLICE_X27Y151        FDRE                                         r  pdu_inst/valid_2r_reg/C
                         clock pessimism             -0.250     1.841    
    SLICE_X27Y151        FDRE (Hold_fdre_C_D)         0.072     1.913    pdu_inst/valid_2r_reg
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 pdu_inst/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_inst/check_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.186ns (29.535%)  route 0.444ns (70.465%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.566     1.485    pdu_inst/CLK
    SLICE_X28Y146        FDRE                                         r  pdu_inst/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y146        FDRE (Prop_fdre_C_Q)         0.141     1.626 f  pdu_inst/step_r_reg/Q
                         net (fo=12, routed)          0.444     2.070    pdu_inst/step_r
    SLICE_X27Y150        LUT6 (Prop_lut6_I2_O)        0.045     2.115 r  pdu_inst/check_r[0]_i_1/O
                         net (fo=1, routed)           0.000     2.115    pdu_inst/check_r[0]_i_1_n_0
    SLICE_X27Y150        FDCE                                         r  pdu_inst/check_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.926     2.091    pdu_inst/CLK
    SLICE_X27Y150        FDCE                                         r  pdu_inst/check_r_reg[0]/C
                         clock pessimism             -0.250     1.841    
    SLICE_X27Y150        FDCE (Hold_fdce_C_D)         0.092     1.933    pdu_inst/check_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 pdu_inst/step_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_inst/cnt_m_rf_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.146%)  route 0.104ns (35.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.650     1.570    pdu_inst/CLK
    SLICE_X27Y151        FDRE                                         r  pdu_inst/step_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y151        FDRE (Prop_fdre_C_Q)         0.141     1.711 r  pdu_inst/step_2r_reg/Q
                         net (fo=11, routed)          0.104     1.815    pdu_inst/step_2r
    SLICE_X26Y151        LUT6 (Prop_lut6_I3_O)        0.045     1.860 r  pdu_inst/cnt_m_rf[1]_i_1/O
                         net (fo=1, routed)           0.000     1.860    pdu_inst/p_0_in[1]
    SLICE_X26Y151        FDCE                                         r  pdu_inst/cnt_m_rf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.926     2.091    pdu_inst/CLK
    SLICE_X26Y151        FDCE                                         r  pdu_inst/cnt_m_rf_reg[1]/C
                         clock pessimism             -0.508     1.583    
    SLICE_X26Y151        FDCE (Hold_fdce_C_D)         0.092     1.675    pdu_inst/cnt_m_rf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 pdu_inst/step_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_inst/cnt_m_rf_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.926%)  route 0.105ns (36.074%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.650     1.570    pdu_inst/CLK
    SLICE_X27Y151        FDRE                                         r  pdu_inst/step_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y151        FDRE (Prop_fdre_C_Q)         0.141     1.711 r  pdu_inst/step_2r_reg/Q
                         net (fo=11, routed)          0.105     1.816    pdu_inst/step_2r
    SLICE_X26Y151        LUT3 (Prop_lut3_I0_O)        0.045     1.861 r  pdu_inst/cnt_m_rf[0]_i_1/O
                         net (fo=1, routed)           0.000     1.861    pdu_inst/cnt_m_rf[0]_i_1_n_0
    SLICE_X26Y151        FDCE                                         r  pdu_inst/cnt_m_rf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.926     2.091    pdu_inst/CLK
    SLICE_X26Y151        FDCE                                         r  pdu_inst/cnt_m_rf_reg[0]/C
                         clock pessimism             -0.508     1.583    
    SLICE_X26Y151        FDCE (Hold_fdce_C_D)         0.091     1.674    pdu_inst/cnt_m_rf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 pdu_inst/in_2r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_inst/cnt_ah_plr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.730%)  route 0.115ns (38.270%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.650     1.570    pdu_inst/CLK
    SLICE_X27Y151        FDRE                                         r  pdu_inst/in_2r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y151        FDRE (Prop_fdre_C_Q)         0.141     1.711 r  pdu_inst/in_2r_reg[1]/Q
                         net (fo=3, routed)           0.115     1.826    pdu_inst/in_2r_reg_n_0_[1]
    SLICE_X25Y151        LUT5 (Prop_lut5_I2_O)        0.045     1.871 r  pdu_inst/cnt_ah_plr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.871    pdu_inst/cnt_ah_plr[0]_i_1_n_0
    SLICE_X25Y151        FDCE                                         r  pdu_inst/cnt_ah_plr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.926     2.091    pdu_inst/CLK
    SLICE_X25Y151        FDCE                                         r  pdu_inst/cnt_ah_plr_reg[0]/C
                         clock pessimism             -0.505     1.586    
    SLICE_X25Y151        FDCE (Hold_fdce_C_D)         0.092     1.678    pdu_inst/cnt_ah_plr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 pdu_inst/in_2r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_inst/cnt_ah_plr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.525%)  route 0.116ns (38.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.650     1.570    pdu_inst/CLK
    SLICE_X27Y151        FDRE                                         r  pdu_inst/in_2r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y151        FDRE (Prop_fdre_C_Q)         0.141     1.711 r  pdu_inst/in_2r_reg[1]/Q
                         net (fo=3, routed)           0.116     1.827    pdu_inst/in_2r_reg_n_0_[1]
    SLICE_X25Y151        LUT6 (Prop_lut6_I3_O)        0.045     1.872 r  pdu_inst/cnt_ah_plr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.872    pdu_inst/cnt_ah_plr[1]_i_1_n_0
    SLICE_X25Y151        FDCE                                         r  pdu_inst/cnt_ah_plr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.926     2.091    pdu_inst/CLK
    SLICE_X25Y151        FDCE                                         r  pdu_inst/cnt_ah_plr_reg[1]/C
                         clock pessimism             -0.505     1.586    
    SLICE_X25Y151        FDCE (Hold_fdce_C_D)         0.091     1.677    pdu_inst/cnt_ah_plr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 pdu_inst/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_inst/cnt_m_rf_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.186ns (28.526%)  route 0.466ns (71.474%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.566     1.485    pdu_inst/CLK
    SLICE_X28Y146        FDRE                                         r  pdu_inst/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y146        FDRE (Prop_fdre_C_Q)         0.141     1.626 f  pdu_inst/step_r_reg/Q
                         net (fo=12, routed)          0.466     2.092    pdu_inst/step_r
    SLICE_X26Y151        LUT5 (Prop_lut5_I4_O)        0.045     2.137 r  pdu_inst/cnt_m_rf[3]_i_1/O
                         net (fo=1, routed)           0.000     2.137    pdu_inst/p_0_in[3]
    SLICE_X26Y151        FDCE                                         r  pdu_inst/cnt_m_rf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.926     2.091    pdu_inst/CLK
    SLICE_X26Y151        FDCE                                         r  pdu_inst/cnt_m_rf_reg[3]/C
                         clock pessimism             -0.250     1.841    
    SLICE_X26Y151        FDCE (Hold_fdce_C_D)         0.092     1.933    pdu_inst/cnt_m_rf_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 pdu_inst/run_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_inst/clk_cpu_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.066%)  route 0.290ns (60.934%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.651     1.571    pdu_inst/CLK
    SLICE_X20Y150        FDRE                                         r  pdu_inst/run_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y150        FDRE (Prop_fdre_C_Q)         0.141     1.712 r  pdu_inst/run_r_reg/Q
                         net (fo=3, routed)           0.290     2.002    pdu_inst/run_r
    SLICE_X28Y149        LUT4 (Prop_lut4_I1_O)        0.045     2.047 r  pdu_inst/clk_cpu_r_i_1/O
                         net (fo=1, routed)           0.000     2.047    pdu_inst/clk_cpu_r_i_1_n_0
    SLICE_X28Y149        FDCE                                         r  pdu_inst/clk_cpu_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.837     2.002    pdu_inst/CLK
    SLICE_X28Y149        FDCE                                         r  pdu_inst/clk_cpu_r_reg/C
                         clock pessimism             -0.250     1.751    
    SLICE_X28Y149        FDCE (Hold_fdce_C_D)         0.091     1.842    pdu_inst/clk_cpu_r_reg
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 pdu_inst/check_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_inst/check_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.842%)  route 0.166ns (47.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.650     1.570    pdu_inst/CLK
    SLICE_X27Y150        FDCE                                         r  pdu_inst/check_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y150        FDCE (Prop_fdce_C_Q)         0.141     1.711 r  pdu_inst/check_r_reg[0]/Q
                         net (fo=56, routed)          0.166     1.877    pdu_inst/check_OBUF[0]
    SLICE_X27Y150        LUT6 (Prop_lut6_I0_O)        0.045     1.922 r  pdu_inst/check_r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.922    pdu_inst/check_r[1]_i_1_n_0
    SLICE_X27Y150        FDCE                                         r  pdu_inst/check_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.926     2.091    pdu_inst/CLK
    SLICE_X27Y150        FDCE                                         r  pdu_inst/check_r_reg[1]/C
                         clock pessimism             -0.521     1.570    
    SLICE_X27Y150        FDCE (Hold_fdce_C_D)         0.091     1.661    pdu_inst/check_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X11Y140   pdu_inst/out1_r_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X15Y155   pdu_inst/out1_r_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y155   pdu_inst/out1_r_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y150   pdu_inst/out1_r_reg[17]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X15Y152   pdu_inst/out1_r_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X15Y152   pdu_inst/out1_r_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y145   pdu_inst/out1_r_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X5Y153    pdu_inst/out1_r_reg[20]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y151    pdu_inst/out1_r_reg[21]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X15Y152   pdu_inst/out1_r_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y152   pdu_inst/out1_r_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y135    pdu_inst/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y135    pdu_inst/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y136    pdu_inst/cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y136    pdu_inst/cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y136    pdu_inst/cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y136    pdu_inst/cnt_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y135    pdu_inst/cnt_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y135    pdu_inst/cnt_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y137    pdu_inst/cnt_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y137    pdu_inst/cnt_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y137    pdu_inst/cnt_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y137    pdu_inst/cnt_reg[19]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X11Y140   pdu_inst/out1_r_reg[14]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X11Y140   pdu_inst/out1_r_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y155   pdu_inst/out1_r_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y155   pdu_inst/out1_r_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y145   pdu_inst/out1_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y145   pdu_inst/out1_r_reg[1]/C



