Source Block: oh/xilibs/hdl/ODDR.v@15:25@HdlIdDef
   input D2; // Data input2
   input R;  // Reset (depends on SRTYPE)
   input S;  // Active high asynchronous pin
   output Q; // Data Output that connects to the IOB pad

   reg 	  Q1,Q2;

   //Generate different logic based on parameters

   //Only doing same edge and async reset for now   
   

Diff Content:
+ 20    reg 	  Q2_reg;

Clone Blocks:
Clone Blocks 1:
oh/xilibs/hdl/ODDR.v@15:25
   input D2; // Data input2
   input R;  // Reset (depends on SRTYPE)
   input S;  // Active high asynchronous pin
   output Q; // Data Output that connects to the IOB pad

   reg 	  Q1,Q2;

   //Generate different logic based on parameters

   //Only doing same edge and async reset for now   
   

