
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000000
Simulation Instructions: 10000000
Number of CPUs: 2
LLC sets: 4096
LLC ways: 16
Off-chip DRAM Size: 8192 MB Channels: 2 Width: 64-bit Data Rate: 1600 MT/s

CPU 0 runs ../Traces/gcc_39B.trace.gz
CPU 1 runs ../Traces/milc_409B.trace.gz
CPU 0 Bimodal branch predictor
CPU 1 Bimodal branch predictor
Initialize DRRIP state
Assign rand_sets[0]: 454  LLC: 4096
rand_sets[0]: 454
Assign rand_sets[1]: 1662  LLC: 4096
rand_sets[1]: 1662
Assign rand_sets[2]: 1921  LLC: 4096
rand_sets[2]: 1921
Assign rand_sets[3]: 1131  LLC: 4096
rand_sets[3]: 1131
Assign rand_sets[4]: 2379  LLC: 4096
rand_sets[4]: 2379
Assign rand_sets[5]: 1531  LLC: 4096
rand_sets[5]: 1531
Assign rand_sets[6]: 2530  LLC: 4096
rand_sets[6]: 2530
Assign rand_sets[7]: 3323  LLC: 4096
rand_sets[7]: 3323
Assign rand_sets[8]: 3924  LLC: 4096
rand_sets[8]: 3924
Assign rand_sets[9]: 4086  LLC: 4096
rand_sets[9]: 4086
Assign rand_sets[10]: 2749  LLC: 4096
rand_sets[10]: 2749
Assign rand_sets[11]: 479  LLC: 4096
rand_sets[11]: 479
Assign rand_sets[12]: 892  LLC: 4096
rand_sets[12]: 892
Assign rand_sets[13]: 3868  LLC: 4096
rand_sets[13]: 3868
Assign rand_sets[14]: 3553  LLC: 4096
rand_sets[14]: 3553
Assign rand_sets[15]: 1159  LLC: 4096
rand_sets[15]: 1159
Assign rand_sets[16]: 513  LLC: 4096
rand_sets[16]: 513
Assign rand_sets[17]: 703  LLC: 4096
rand_sets[17]: 703
Assign rand_sets[18]: 561  LLC: 4096
rand_sets[18]: 561
Assign rand_sets[19]: 990  LLC: 4096
rand_sets[19]: 990
Assign rand_sets[20]: 2390  LLC: 4096
rand_sets[20]: 2390
Assign rand_sets[21]: 882  LLC: 4096
rand_sets[21]: 882
Assign rand_sets[22]: 15  LLC: 4096
rand_sets[22]: 15
Assign rand_sets[23]: 2119  LLC: 4096
rand_sets[23]: 2119
Assign rand_sets[24]: 3175  LLC: 4096
rand_sets[24]: 3175
Assign rand_sets[25]: 1382  LLC: 4096
rand_sets[25]: 1382
Assign rand_sets[26]: 647  LLC: 4096
rand_sets[26]: 647
Assign rand_sets[27]: 857  LLC: 4096
rand_sets[27]: 857
Assign rand_sets[28]: 3498  LLC: 4096
rand_sets[28]: 3498
Assign rand_sets[29]: 1160  LLC: 4096
rand_sets[29]: 1160
Assign rand_sets[30]: 1852  LLC: 4096
rand_sets[30]: 1852
Assign rand_sets[31]: 3929  LLC: 4096
rand_sets[31]: 3929
Assign rand_sets[32]: 3818  LLC: 4096
rand_sets[32]: 3818
Assign rand_sets[33]: 1622  LLC: 4096
rand_sets[33]: 1622
Assign rand_sets[34]: 275  LLC: 4096
rand_sets[34]: 275
Assign rand_sets[35]: 2683  LLC: 4096
rand_sets[35]: 2683
Assign rand_sets[36]: 466  LLC: 4096
rand_sets[36]: 466
Assign rand_sets[37]: 3461  LLC: 4096
rand_sets[37]: 3461
Assign rand_sets[38]: 2465  LLC: 4096
rand_sets[38]: 2465
Assign rand_sets[39]: 2520  LLC: 4096
rand_sets[39]: 2520
Assign rand_sets[40]: 1340  LLC: 4096
rand_sets[40]: 1340
Assign rand_sets[41]: 2900  LLC: 4096
rand_sets[41]: 2900
Assign rand_sets[42]: 3413  LLC: 4096
rand_sets[42]: 3413
Assign rand_sets[43]: 47  LLC: 4096
rand_sets[43]: 47
Assign rand_sets[44]: 2871  LLC: 4096
rand_sets[44]: 2871
Assign rand_sets[45]: 2734  LLC: 4096
rand_sets[45]: 2734
Assign rand_sets[46]: 3685  LLC: 4096
rand_sets[46]: 3685
Assign rand_sets[47]: 1115  LLC: 4096
rand_sets[47]: 1115
Assign rand_sets[48]: 986  LLC: 4096
rand_sets[48]: 986
Assign rand_sets[49]: 258  LLC: 4096
rand_sets[49]: 258
Assign rand_sets[50]: 2681  LLC: 4096
rand_sets[50]: 2681
Assign rand_sets[51]: 920  LLC: 4096
rand_sets[51]: 920
Assign rand_sets[52]: 2252  LLC: 4096
rand_sets[52]: 2252
Assign rand_sets[53]: 227  LLC: 4096
rand_sets[53]: 227
Assign rand_sets[54]: 3866  LLC: 4096
rand_sets[54]: 3866
Assign rand_sets[55]: 2934  LLC: 4096
rand_sets[55]: 2934
Assign rand_sets[56]: 1422  LLC: 4096
rand_sets[56]: 1422
Assign rand_sets[57]: 2655  LLC: 4096
rand_sets[57]: 2655
Assign rand_sets[58]: 2265  LLC: 4096
rand_sets[58]: 2265
Assign rand_sets[59]: 1945  LLC: 4096
rand_sets[59]: 1945
Assign rand_sets[60]: 2191  LLC: 4096
rand_sets[60]: 2191
Assign rand_sets[61]: 1311  LLC: 4096
rand_sets[61]: 1311
Assign rand_sets[62]: 2367  LLC: 4096
rand_sets[62]: 2367
Assign rand_sets[63]: 3894  LLC: 4096
rand_sets[63]: 3894
Assign rand_sets[64]: 2286  LLC: 4096
rand_sets[64]: 2286
Assign rand_sets[65]: 67  LLC: 4096
rand_sets[65]: 67
Assign rand_sets[66]: 3960  LLC: 4096
rand_sets[66]: 3960
Assign rand_sets[67]: 3661  LLC: 4096
rand_sets[67]: 3661
Assign rand_sets[68]: 3341  LLC: 4096
rand_sets[68]: 3341
Assign rand_sets[69]: 1018  LLC: 4096
rand_sets[69]: 1018
Assign rand_sets[70]: 4030  LLC: 4096
rand_sets[70]: 4030
Assign rand_sets[71]: 1702  LLC: 4096
rand_sets[71]: 1702
Assign rand_sets[72]: 3546  LLC: 4096
rand_sets[72]: 3546
Assign rand_sets[73]: 228  LLC: 4096
rand_sets[73]: 228
Assign rand_sets[74]: 1414  LLC: 4096
rand_sets[74]: 1414
Assign rand_sets[75]: 1166  LLC: 4096
rand_sets[75]: 1166
Assign rand_sets[76]: 732  LLC: 4096
rand_sets[76]: 732
Assign rand_sets[77]: 2345  LLC: 4096
rand_sets[77]: 2345
Assign rand_sets[78]: 3181  LLC: 4096
rand_sets[78]: 3181
Assign rand_sets[79]: 846  LLC: 4096
rand_sets[79]: 846
Assign rand_sets[80]: 767  LLC: 4096
rand_sets[80]: 767
Assign rand_sets[81]: 3926  LLC: 4096
rand_sets[81]: 3926
Assign rand_sets[82]: 3041  LLC: 4096
rand_sets[82]: 3041
Assign rand_sets[83]: 3440  LLC: 4096
rand_sets[83]: 3440
Assign rand_sets[84]: 1568  LLC: 4096
rand_sets[84]: 1568
Assign rand_sets[85]: 1787  LLC: 4096
rand_sets[85]: 1787
Assign rand_sets[86]: 399  LLC: 4096
rand_sets[86]: 399
Assign rand_sets[87]: 1201  LLC: 4096
rand_sets[87]: 1201
Assign rand_sets[88]: 856  LLC: 4096
rand_sets[88]: 856
Assign rand_sets[89]: 773  LLC: 4096
rand_sets[89]: 773
Assign rand_sets[90]: 1680  LLC: 4096
rand_sets[90]: 1680
Assign rand_sets[91]: 3525  LLC: 4096
rand_sets[91]: 3525
Assign rand_sets[92]: 2057  LLC: 4096
rand_sets[92]: 2057
Assign rand_sets[93]: 3548  LLC: 4096
rand_sets[93]: 3548
Assign rand_sets[94]: 2899  LLC: 4096
rand_sets[94]: 2899
Assign rand_sets[95]: 3021  LLC: 4096
rand_sets[95]: 3021
Assign rand_sets[96]: 938  LLC: 4096
rand_sets[96]: 938
Assign rand_sets[97]: 1851  LLC: 4096
rand_sets[97]: 1851
Assign rand_sets[98]: 1608  LLC: 4096
rand_sets[98]: 1608
Assign rand_sets[99]: 1945  LLC: 4096
Assign rand_sets[99]: 1106  LLC: 4096
rand_sets[99]: 1106
Assign rand_sets[100]: 979  LLC: 4096
rand_sets[100]: 979
Assign rand_sets[101]: 338  LLC: 4096
rand_sets[101]: 338
Assign rand_sets[102]: 3741  LLC: 4096
rand_sets[102]: 3741
Assign rand_sets[103]: 6  LLC: 4096
rand_sets[103]: 6
Assign rand_sets[104]: 2719  LLC: 4096
rand_sets[104]: 2719
Assign rand_sets[105]: 490  LLC: 4096
rand_sets[105]: 490
Assign rand_sets[106]: 1461  LLC: 4096
rand_sets[106]: 1461
Assign rand_sets[107]: 1730  LLC: 4096
rand_sets[107]: 1730
Assign rand_sets[108]: 3078  LLC: 4096
rand_sets[108]: 3078
Assign rand_sets[109]: 2067  LLC: 4096
rand_sets[109]: 2067
Assign rand_sets[110]: 2968  LLC: 4096
rand_sets[110]: 2968
Assign rand_sets[111]: 2377  LLC: 4096
rand_sets[111]: 2377
Assign rand_sets[112]: 3762  LLC: 4096
rand_sets[112]: 3762
Assign rand_sets[113]: 1  LLC: 4096
rand_sets[113]: 1
Assign rand_sets[114]: 1822  LLC: 4096
rand_sets[114]: 1822
Assign rand_sets[115]: 172  LLC: 4096
rand_sets[115]: 172
Assign rand_sets[116]: 3634  LLC: 4096
rand_sets[116]: 3634
Assign rand_sets[117]: 648  LLC: 4096
rand_sets[117]: 648
Assign rand_sets[118]: 3377  LLC: 4096
rand_sets[118]: 3377
Assign rand_sets[119]: 668  LLC: 4096
rand_sets[119]: 668
Assign rand_sets[120]: 1874  LLC: 4096
rand_sets[120]: 1874
Assign rand_sets[121]: 70  LLC: 4096
rand_sets[121]: 70
Assign rand_sets[122]: 2709  LLC: 4096
rand_sets[122]: 2709
Assign rand_sets[123]: 3697  LLC: 4096
rand_sets[123]: 3697
Assign rand_sets[124]: 3638  LLC: 4096
rand_sets[124]: 3638
Assign rand_sets[125]: 911  LLC: 4096
rand_sets[125]: 911
Assign rand_sets[126]: 3415  LLC: 4096
rand_sets[126]: 3415
Assign rand_sets[127]: 3830  LLC: 4096
rand_sets[127]: 3830

Warmup complete CPU 0 instructions: 1000001 cycles: 516139 (Simulation time: 0 hr 0 min 5 sec) 
Warmup complete CPU 1 instructions: 1263619 cycles: 516138 (Simulation time: 0 hr 0 min 5 sec) 

Heartbeat CPU 0 instructions: 10000000 cycles: 13700767 heartbeat IPC: 0.729886 cumulative IPC: 0.682613 (Simulation time: 0 hr 0 min 49 sec) 
Finished CPU 0 instructions: 10000001 cycles: 14616480 cumulative IPC: 0.684159 (Simulation time: 0 hr 0 min 54 sec) 
Heartbeat CPU 1 instructions: 10000002 cycles: 23835590 heartbeat IPC: 0.419541 cumulative IPC: 0.374639 (Simulation time: 0 hr 1 min 26 sec) 
Finished CPU 1 instructions: 10000001 cycles: 25965731 cumulative IPC: 0.385123 (Simulation time: 0 hr 1 min 35 sec) 

CPU 0 Branch Prediction Accuracy: 99.291% MPKI: 1.40146

CPU 1 Branch Prediction Accuracy: 99.991% MPKI: 0.00253322

ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 0.691373 instructions: 17952007 cycles: 25965730
L1D TOTAL     ACCESS:    6419925  HIT:    6251087  MISS:     168838
L1D LOAD      ACCESS:    3253504  HIT:    3085460  MISS:     168044
L1D RFO       ACCESS:    3166421  HIT:    3165627  MISS:        794
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I TOTAL     ACCESS:    6467170  HIT:    6466603  MISS:        567
L1I LOAD      ACCESS:    6467170  HIT:    6466603  MISS:        567
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L2C TOTAL     ACCESS:     174027  HIT:     165532  MISS:       8495
L2C LOAD      ACCESS:     168611  HIT:     160817  MISS:       7794
L2C RFO       ACCESS:        794  HIT:        146  MISS:        648
L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L2C WRITEBACK ACCESS:       4622  HIT:       4569  MISS:         53
LLC TOTAL     ACCESS:       9302  HIT:        183  MISS:       9119
LLC LOAD      ACCESS:       7794  HIT:         22  MISS:       7772
LLC RFO       ACCESS:        648  HIT:          3  MISS:        645
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:        860  HIT:        158  MISS:        702

CPU 1 cumulative IPC: 0.385123 instructions: 10000001 cycles: 25965731
L1D TOTAL     ACCESS:    2842808  HIT:    2468340  MISS:     374468
L1D LOAD      ACCESS:    1027916  HIT:     781044  MISS:     246872
L1D RFO       ACCESS:    1814892  HIT:    1687296  MISS:     127596
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I TOTAL     ACCESS:    2449344  HIT:    2448752  MISS:        592
L1I LOAD      ACCESS:    2449344  HIT:    2448752  MISS:        592
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L2C TOTAL     ACCESS:     548809  HIT:     173738  MISS:     375071
L2C LOAD      ACCESS:     247464  HIT:         25  MISS:     247439
L2C RFO       ACCESS:     127593  HIT:        199  MISS:     127394
L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L2C WRITEBACK ACCESS:     173752  HIT:     173514  MISS:        238
LLC TOTAL     ACCESS:     550800  HIT:     179029  MISS:     371771
LLC LOAD      ACCESS:     247439  HIT:       3784  MISS:     243655
LLC RFO       ACCESS:     127394  HIT:          0  MISS:     127394
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     175967  HIT:     175245  MISS:        722

Printing BackHits Stats of CPU 0
Total Eviction count in LLC : 8059
L1 BackHit: 3440	L2 BackHit: 6129
Printing BackHits Stats of CPU 1
Total Eviction count in LLC : 331662
L1 BackHit: 55	L2 BackHit: 1313

Printing Cross-Core Eviction count of CPU 0
Cross-Core Eviction Count: 20
Printing Cross-Core Eviction count of CPU 1
Cross-Core Eviction Count: 5913

Region of Interest Statistics

CPU 0 cumulative IPC: 0.684159 instructions: 10000001 cycles: 14616480
L1D TOTAL     ACCESS:    3574071  HIT:    3480135  MISS:      93936
L1D LOAD      ACCESS:    1810204  HIT:    1716734  MISS:      93470
L1D RFO       ACCESS:    1763867  HIT:    1763401  MISS:        466
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I TOTAL     ACCESS:    3602776  HIT:    3602317  MISS:        459
L1I LOAD      ACCESS:    3602776  HIT:    3602317  MISS:        459
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C TOTAL     ACCESS:      96980  HIT:      91280  MISS:       5700
L2C LOAD      ACCESS:      93929  HIT:      88653  MISS:       5276
L2C RFO       ACCESS:        466  HIT:         74  MISS:        392
L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L2C WRITEBACK ACCESS:       2585  HIT:       2553  MISS:         32
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC TOTAL     ACCESS:       6185  HIT:         89  MISS:       6096
LLC LOAD      ACCESS:       5276  HIT:          4  MISS:       5272
LLC RFO       ACCESS:        392  HIT:          3  MISS:        389
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:        517  HIT:         82  MISS:        435
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
Major fault: 0 Minor fault: 676

CPU 1 cumulative IPC: 0.385123 instructions: 10000001 cycles: 25965731
L1D TOTAL     ACCESS:    2842808  HIT:    2468340  MISS:     374468
L1D LOAD      ACCESS:    1027916  HIT:     781044  MISS:     246872
L1D RFO       ACCESS:    1814892  HIT:    1687296  MISS:     127596
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I TOTAL     ACCESS:    2449344  HIT:    2448752  MISS:        592
L1I LOAD      ACCESS:    2449344  HIT:    2448752  MISS:        592
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C TOTAL     ACCESS:     548809  HIT:     173738  MISS:     375071
L2C LOAD      ACCESS:     247464  HIT:         25  MISS:     247439
L2C RFO       ACCESS:     127593  HIT:        199  MISS:     127394
L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L2C WRITEBACK ACCESS:     173752  HIT:     173514  MISS:        238
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC TOTAL     ACCESS:     550800  HIT:     179029  MISS:     371771
LLC LOAD      ACCESS:     247439  HIT:       3784  MISS:     243655
LLC RFO       ACCESS:     127394  HIT:          0  MISS:     127394
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     175967  HIT:     175245  MISS:        722
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
Major fault: 0 Minor fault: 16922

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     156059  ROW_BUFFER_MISS:      45208
 DBUS_CONGESTED:     222476
 WQ ROW_BUFFER_HIT:      34665  ROW_BUFFER_MISS:      50789  FULL:          0

 CHANNEL 1
 RQ ROW_BUFFER_HIT:     134640  ROW_BUFFER_MISS:      43521
 DBUS_CONGESTED:     222476
 WQ ROW_BUFFER_HIT:      34591  ROW_BUFFER_MISS:      50361  FULL:          0

 AVG_CONGESTED_CYCLE: 12
