================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Sun Nov 23 23:07:11 +0100 2025
    * Version:         2024.2 (Build 5238294 on Nov  8 2024)
    * Project:         FIR_Cascade_v2
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynquplus
    * Target device:   xck26-sfvc784-2LV-c


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       auto

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              1449
FF:               1725
DSP:              110
BRAM:             0
URAM:             0
SRL:              96


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 3.720       |
| Post-Route     | 7.593       |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+-----------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                          | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-----------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                          | 1449 | 1725 | 110 |      |      |     |        |      |         |          |        |
|   (inst)                                      | 6    | 582  |     |      |      |     |        |      |         |          |        |
|   grp_FIR_filter_1_fu_440                     | 153  | 305  | 2   |      |      |     |        |      |         |          |        |
|     (grp_FIR_filter_1_fu_440)                 | 111  | 305  |     |      |      |     |        |      |         |          |        |
|     ama_addmuladd_16s_16s_10s_32s_32_4_0_U91  | 34   |      | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16ns_26s_32_4_0_U90        | 8    |      | 1   |      |      |     |        |      |         |          |        |
|   grp_FIR_filter_2_fu_430                     | 170  | 273  | 3   |      |      |     |        |      |         |          |        |
|     (grp_FIR_filter_2_fu_430)                 | 96   | 273  |     |      |      |     |        |      |         |          |        |
|     am_addmul_16s_16s_15ns_32_4_0_U12         | 20   |      | 1   |      |      |     |        |      |         |          |        |
|     ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13 | 8    |      | 1   |      |      |     |        |      |         |          |        |
|     ama_addmuladd_16s_16s_14s_32s_32_4_0_U14  | 46   |      | 1   |      |      |     |        |      |         |          |        |
|   grp_FIR_filter_fu_405                       | 121  | 131  | 3   |      |      |     |        |      |         |          |        |
|     (grp_FIR_filter_fu_405)                   | 64   | 131  |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_13s_29s_29_4_0_U2          | 2    |      | 2   |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_15ns_30s_32_4_0_U3         | 55   |      | 1   |      |      |     |        |      |         |          |        |
|   grp_FIR_filter_fu_419                       | 46   | 121  | 3   |      |      |     |        |      |         |          |        |
|     (grp_FIR_filter_fu_419)                   | 31   | 121  |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_13s_29s_29_4_0_U2          |      |      | 2   |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_15ns_30s_32_4_0_U3         | 15   |      | 1   |      |      |     |        |      |         |          |        |
|   ref_tmp_FIR_filter_transposed_fu_449        | 893  | 241  | 99  |      |      |     |        |      |         |          |        |
|     (ref_tmp_FIR_filter_transposed_fu_449)    | 893  | 241  | 98  |      |      |     |        |      |         |          |        |
|     mul_16s_8ns_23_1_1_U24                    | 1    |      | 1   |      |      |     |        |      |         |          |        |
|   regslice_both_input_r_U                     | 35   | 37   |     |      |      |     |        |      |         |          |        |
|   regslice_both_output_r_U                    | 30   | 35   |     |      |      |     |        |      |         |          |        |
+-----------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 1.24%  | OK     |
| FD                                                        | 50%       | 0.74%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.17%  | OK     |
| CARRY8                                                    | 25%       | 0.98%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 8.81%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 8.81%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 2196      | 28     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0.79   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.391ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.263ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                                                                                                               | ENDPOINT PIN                                                                         | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                                                                                                              |                                                                                      |              |            |                |          DELAY |        DELAY |
+-------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 2.407 | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK | ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST/A[20] |            3 |       1486 |          7.020 |          0.819 |        6.201 |
| Path2 | 2.411 | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK | ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST/A[21] |            3 |       1486 |          7.023 |          0.819 |        6.204 |
| Path3 | 2.420 | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK | ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST/A[29] |            3 |       1486 |          7.001 |          0.819 |        6.182 |
| Path4 | 2.433 | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK | ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/DSP_A_B_DATA_INST/A[23] |            3 |       1486 |          6.969 |          0.819 |        6.150 |
| Path5 | 2.435 | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK | ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/DSP_A_B_DATA_INST/A[25] |            3 |       1486 |          6.967 |          0.819 |        6.148 |
+-------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path1 Cells                                                                                                                                              | Primitive Type         |
    +----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11          | CLB.LUT.LUT4           |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2           | CLB.CARRY.CARRY8       |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1           | CLB.CARRY.CARRY8       |
    | ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST                                                                           | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11          | CLB.LUT.LUT4           |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2           | CLB.CARRY.CARRY8       |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1           | CLB.CARRY.CARRY8       |
    | ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST                                                                           | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11          | CLB.LUT.LUT4           |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2           | CLB.CARRY.CARRY8       |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1           | CLB.CARRY.CARRY8       |
    | ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST                                                                           | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11          | CLB.LUT.LUT4           |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2           | CLB.CARRY.CARRY8       |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1           | CLB.CARRY.CARRY8       |
    | ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/DSP_A_B_DATA_INST                                                                           | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11          | CLB.LUT.LUT4           |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2           | CLB.CARRY.CARRY8       |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1           | CLB.CARRY.CARRY8       |
    | ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/DSP_A_B_DATA_INST                                                                           | ARITHMETIC.DSP.DSP48E2 |
    +----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path2 Cells                                                                                                                                              | Primitive Type         |
    +----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11          | CLB.LUT.LUT4           |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2           | CLB.CARRY.CARRY8       |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1           | CLB.CARRY.CARRY8       |
    | ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST                                                                           | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11          | CLB.LUT.LUT4           |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2           | CLB.CARRY.CARRY8       |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1           | CLB.CARRY.CARRY8       |
    | ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST                                                                           | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11          | CLB.LUT.LUT4           |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2           | CLB.CARRY.CARRY8       |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1           | CLB.CARRY.CARRY8       |
    | ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST                                                                           | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11          | CLB.LUT.LUT4           |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2           | CLB.CARRY.CARRY8       |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1           | CLB.CARRY.CARRY8       |
    | ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/DSP_A_B_DATA_INST                                                                           | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11          | CLB.LUT.LUT4           |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2           | CLB.CARRY.CARRY8       |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1           | CLB.CARRY.CARRY8       |
    | ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/DSP_A_B_DATA_INST                                                                           | ARITHMETIC.DSP.DSP48E2 |
    +----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path3 Cells                                                                                                                                              | Primitive Type         |
    +----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11          | CLB.LUT.LUT4           |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2           | CLB.CARRY.CARRY8       |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1           | CLB.CARRY.CARRY8       |
    | ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST                                                                           | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11          | CLB.LUT.LUT4           |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2           | CLB.CARRY.CARRY8       |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1           | CLB.CARRY.CARRY8       |
    | ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST                                                                           | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11          | CLB.LUT.LUT4           |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2           | CLB.CARRY.CARRY8       |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1           | CLB.CARRY.CARRY8       |
    | ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST                                                                           | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11          | CLB.LUT.LUT4           |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2           | CLB.CARRY.CARRY8       |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1           | CLB.CARRY.CARRY8       |
    | ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/DSP_A_B_DATA_INST                                                                           | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11          | CLB.LUT.LUT4           |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2           | CLB.CARRY.CARRY8       |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1           | CLB.CARRY.CARRY8       |
    | ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/DSP_A_B_DATA_INST                                                                           | ARITHMETIC.DSP.DSP48E2 |
    +----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path4 Cells                                                                                                                                              | Primitive Type         |
    +----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11          | CLB.LUT.LUT4           |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2           | CLB.CARRY.CARRY8       |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1           | CLB.CARRY.CARRY8       |
    | ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST                                                                           | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11          | CLB.LUT.LUT4           |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2           | CLB.CARRY.CARRY8       |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1           | CLB.CARRY.CARRY8       |
    | ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST                                                                           | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11          | CLB.LUT.LUT4           |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2           | CLB.CARRY.CARRY8       |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1           | CLB.CARRY.CARRY8       |
    | ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST                                                                           | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11          | CLB.LUT.LUT4           |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2           | CLB.CARRY.CARRY8       |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1           | CLB.CARRY.CARRY8       |
    | ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/DSP_A_B_DATA_INST                                                                           | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11          | CLB.LUT.LUT4           |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2           | CLB.CARRY.CARRY8       |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1           | CLB.CARRY.CARRY8       |
    | ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/DSP_A_B_DATA_INST                                                                           | ARITHMETIC.DSP.DSP48E2 |
    +----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path5 Cells                                                                                                                                              | Primitive Type         |
    +----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11          | CLB.LUT.LUT4           |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2           | CLB.CARRY.CARRY8       |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1           | CLB.CARRY.CARRY8       |
    | ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST                                                                           | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11          | CLB.LUT.LUT4           |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2           | CLB.CARRY.CARRY8       |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1           | CLB.CARRY.CARRY8       |
    | ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST                                                                           | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11          | CLB.LUT.LUT4           |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2           | CLB.CARRY.CARRY8       |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1           | CLB.CARRY.CARRY8       |
    | ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST                                                                           | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11          | CLB.LUT.LUT4           |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2           | CLB.CARRY.CARRY8       |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1           | CLB.CARRY.CARRY8       |
    | ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/DSP_A_B_DATA_INST                                                                           | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11          | CLB.LUT.LUT4           |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2           | CLB.CARRY.CARRY8       |
    | grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1           | CLB.CARRY.CARRY8       |
    | ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/DSP_A_B_DATA_INST                                                                           | ARITHMETIC.DSP.DSP48E2 |
    +----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+------------------------------------------------------------------------+
| Report Type              | Report Location                                                        |
+--------------------------+------------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/FIR_Cascade_v2_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/FIR_Cascade_v2_failfast_routed.rpt                 |
| power                    | impl/verilog/report/FIR_Cascade_v2_power_routed.rpt                    |
| status                   | impl/verilog/report/FIR_Cascade_v2_status_routed.rpt                   |
| timing                   | impl/verilog/report/FIR_Cascade_v2_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/FIR_Cascade_v2_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/FIR_Cascade_v2_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/FIR_Cascade_v2_utilization_hierarchical_routed.rpt |
+--------------------------+------------------------------------------------------------------------+


