$date
	Sat Oct 22 23:34:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#384606
b10010 &
b10010 %
1$
b10010 !
1"
#384607
0"
#384610
b1001 &
b1001 %
#384614
b11100 &
b11100 %
#384618
b1110 &
b1110 %
#384622
b111 &
b111 %
#384626
b10110 &
b10110 %
#384630
b1011 &
b1011 %
#384634
b100010 &
b100010 %
#384638
b10001 &
b10001 %
#384642
b110100 &
b110100 %
#384646
b11010 &
b11010 %
#384650
b1101 &
b1101 %
#384654
b101000 &
b101000 %
#384658
b10100 &
b10100 %
#384662
b1010 &
b1010 %
#384666
b101 &
b101 %
#384670
b10000 &
b10000 %
#384674
b1000 &
b1000 %
#384678
b100 &
b100 %
#384682
b10 &
b10 %
#384686
b1 &
1#
b1 %
#384690
b0 &
b0 %
0#
0$
#1431397
b10101 !
1"
#1431398
b10101 &
b10101 %
1$
#1431399
0"
#1431402
b1000000 &
b1000000 %
#1431406
b100000 &
b100000 %
#1431410
b10000 &
b10000 %
#1431414
b1000 &
b1000 %
#1431418
b100 &
b100 %
#1431422
b10 &
b10 %
#1431426
b1 &
b1 %
1#
#1431430
b0 &
0#
b0 %
0$
#2460504
b101 !
1"
#2460506
b101 &
b101 %
1$
#2460507
0"
#2460510
b10000 &
b10000 %
#2460514
b1000 &
b1000 %
#2460518
b100 &
b100 %
#2460522
b10 &
b10 %
#2460526
b1 &
1#
b1 %
#2460530
b0 &
b0 %
0#
0$
#4500012
