[Inputs]
CLK
Reset
=Opcode[3:0]=
[Outputs]
ALUSrcA
CRWrite
RegWrite
MemRead
MemWrite
IorD
IRWrite
PCWrite
isBranch
isBIEQ
IntCause
CauseWrite
EPCWrite
syscall
=ALUOp[1:0]=
=ALUSrcB[1:0]=
=WriteSrc[2:0]=
=WriteDest[1:0]=
=PCSrc[2:0]=
=current_state[4:0]=
=next_state[4:0]=
[BiDir]
[ATTRIBUTES]
VeriModel control_unit

