#*****************************************************************************************
# Vivado (TM) v2018.2 (64-bit)
#
# project_syn2gen.tcl: Tcl script for re-creating project 'floorplan_static'
#
# Generated by Vivado on Sun Jun 14 13:23:04 EDT 2020
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
#
# This file contains the Vivado Tcl commands for re-creating the project to the state*
# when this script was generated. In order to re-create the project, please source this
# file in the Vivado Tcl Shell.
#
# * Note that the runs in the created project will be configured the same way as the
#   original project, however they will not be launched automatically. To regenerate the
#   run results please launch the synthesis/implementation runs as needed.
#
#*****************************************************************************************
# NOTE: In order to use this script for source control purposes, please make sure that the
#       following files are added to the source control system:-
#
# 1. This project restoration tcl script (project_syn2gen.tcl) that was generated.
#
# 2. The following source(s) files that were local or imported into the original project.
#    (Please see the '$orig_proj_dir' and '$origin_dir' variable setting below at the start of the script)
#
#    <none>
#
# 3. The following remote source files that were added to the original project:-
#
#    "/home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/RelayStation.v"
#    "/home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/net0.v"
#    "/home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/net1.v"
#    "/home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/net2.v"
#    "/home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/net3.v"
#    "/home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/net4.v"
#    "/home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/net5.v"
#    "/home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/astream_shell.v"
#    "/home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/user_kernel.v"
#    "/home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/page_empty.v"
#    "/home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/AxiLite2Bft_v2_0.v"
#    "/home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/converter.v"
#    "/home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/ip2DMA.v"
#    "/home/ylxiao/ws_182/F200525_git/counter1.v"
#    "/home/ylxiao/ws_182/F200525_git/counter2.v"
#    "/home/ylxiao/ws_182/F200525_git/counter3.v"
#    "/home/ylxiao/ws_182/F200525_git/counter5.v"
#    "/home/ylxiao/ws_182/F200525_git/counter6.v"
#    "/home/ylxiao/ws_182/F200525_git/axilite101.v"
#    "/home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/floorplan_static_wrapper.v"
#    "/home/ylxiao/ws_182/F200525_git/counter4.v"
#    "/home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/pblocks_32_zcu102.xdc"
#
#*****************************************************************************************

# Set the reference directory for source file relative paths (by default the value is script directory path)
set origin_dir "."

# Use origin directory path location variable, if specified in the tcl shell
if { [info exists ::origin_dir_loc] } {
  set origin_dir $::origin_dir_loc
}

# Set the project name
set _xil_proj_name_ "floorplan_static"

# Use project name variable, if specified in the tcl shell
if { [info exists ::user_project_name] } {
  set _xil_proj_name_ $::user_project_name
}

variable script_file
set script_file "project_syn2gen.tcl"

# Help information for this script
proc help {} {
  variable script_file
  puts "\nDescription:"
  puts "Recreate a Vivado project from this script. The created project will be"
  puts "functionally equivalent to the original project for which this script was"
  puts "generated. The script contains commands for creating a project, filesets,"
  puts "runs, adding/importing sources and setting properties on various objects.\n"
  puts "Syntax:"
  puts "$script_file"
  puts "$script_file -tclargs \[--origin_dir <path>\]"
  puts "$script_file -tclargs \[--project_name <name>\]"
  puts "$script_file -tclargs \[--help\]\n"
  puts "Usage:"
  puts "Name                   Description"
  puts "-------------------------------------------------------------------------"
  puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
  puts "                       origin_dir path value is \".\", otherwise, the value"
  puts "                       that was set with the \"-paths_relative_to\" switch"
  puts "                       when this script was generated.\n"
  puts "\[--project_name <name>\] Create project with the specified name. Default"
  puts "                       name is the name of the project from where this"
  puts "                       script was generated.\n"
  puts "\[--help\]               Print help information for this script"
  puts "-------------------------------------------------------------------------\n"
  exit 0
}

if { $::argc > 0 } {
  for {set i 0} {$i < $::argc} {incr i} {
    set option [string trim [lindex $::argv $i]]
    switch -regexp -- $option {
      "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
      "--project_name" { incr i; set _xil_proj_name_ [lindex $::argv $i] }
      "--help"         { help }
      default {
        if { [regexp {^-} $option] } {
          puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
          return 1
        }
      }
    }
  }
}

# Set the directory path for the original project from where this script was exported
set orig_proj_dir "[file normalize "$origin_dir/prj"]"

# Create project
create_project ${_xil_proj_name_} ./prj -part xczu9eg-ffvb1156-2-e

# Set the directory path for the new project
set proj_dir [get_property directory [current_project]]

# Reconstruct message rules
# None

# Set project properties
set obj [current_project]
set_property -name "board_part" -value "xilinx.com:zcu102:part0:3.2" -objects $obj
set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
set_property -name "dsa.accelerator_binary_content" -value "bitstream" -objects $obj
set_property -name "dsa.accelerator_binary_format" -value "xclbin2" -objects $obj
set_property -name "dsa.board_id" -value "zcu102" -objects $obj
set_property -name "dsa.description" -value "Vivado generated DSA" -objects $obj
set_property -name "dsa.dr_bd_base_address" -value "0" -objects $obj
set_property -name "dsa.emu_dir" -value "emu" -objects $obj
set_property -name "dsa.flash_interface_type" -value "bpix16" -objects $obj
set_property -name "dsa.flash_offset_address" -value "0" -objects $obj
set_property -name "dsa.flash_size" -value "1024" -objects $obj
set_property -name "dsa.host_architecture" -value "x86_64" -objects $obj
set_property -name "dsa.host_interface" -value "pcie" -objects $obj
set_property -name "dsa.num_compute_units" -value "60" -objects $obj
set_property -name "dsa.platform_state" -value "pre_synth" -objects $obj
set_property -name "dsa.uses_pr" -value "1" -objects $obj
set_property -name "dsa.vendor" -value "xilinx" -objects $obj
set_property -name "dsa.version" -value "0.0" -objects $obj
set_property -name "enable_vhdl_2008" -value "1" -objects $obj
set_property -name "ip_cache_permissions" -value "read write" -objects $obj
set_property -name "ip_output_repo" -value "$proj_dir/${_xil_proj_name_}.cache/ip" -objects $obj
set_property -name "mem.enable_memory_map_generation" -value "1" -objects $obj
set_property -name "sim.central_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files" -objects $obj
set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
set_property -name "simulator_language" -value "Mixed" -objects $obj
set_property -name "webtalk.xsim_launch_sim" -value "1" -objects $obj
set_property -name "xpm_libraries" -value "XPM_CDC XPM_FIFO XPM_MEMORY" -objects $obj

# Create 'sources_1' fileset (if not found)
if {[string equal [get_filesets -quiet sources_1] ""]} {
  create_fileset -srcset sources_1
}

# Set IP repository paths
set obj [get_filesets sources_1]
set_property "ip_repo_paths" "[file normalize "$origin_dir/ip_repo/myip_1.0"] [file normalize "$origin_dir/ip_repo"]" $obj

# Rebuild user ip_repo's index before adding any source files
update_ip_catalog -rebuild

# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
set files [list \
 [file normalize "${origin_dir}/src/RelayStation.v"] \
 [file normalize "${origin_dir}/src/net0.v"] \
 [file normalize "${origin_dir}/src/net1.v"] \
 [file normalize "${origin_dir}/src/net2.v"] \
 [file normalize "${origin_dir}/src/net3.v"] \
 [file normalize "${origin_dir}/src/net4.v"] \
 [file normalize "${origin_dir}/src/net5.v"] \
 [file normalize "${origin_dir}/src/astream_shell.v"] \
 [file normalize "${origin_dir}/src/user_kernel.v"] \
 [file normalize "${origin_dir}/src/page_empty.v"] \
 [file normalize "${origin_dir}/src/AxiLite2Bft_v2_0.v"] \
 [file normalize "${origin_dir}/src/converter.v"] \
 [file normalize "${origin_dir}/src/ip2DMA.v"] \
 [file normalize "${origin_dir}/src/counter1.v"] \
 [file normalize "${origin_dir}/src/counter2.v"] \
 [file normalize "${origin_dir}/src/counter3.v"] \
 [file normalize "${origin_dir}/src/counter5.v"] \
 [file normalize "${origin_dir}/src/counter6.v"] \
 [file normalize "${origin_dir}/src/axilite101.v"] \
 [file normalize "${origin_dir}/src/floorplan_static_wrapper.v"] \
 [file normalize "${origin_dir}/src/counter4.v"] \
]
add_files -norecurse -fileset $obj $files

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
# None

# Set 'sources_1' fileset properties
set obj [get_filesets sources_1]
set_property -name "top" -value "floorplan_static_wrapper" -objects $obj
set_property -name "top_auto_set" -value "0" -objects $obj

# Create 'constrs_1' fileset (if not found)
if {[string equal [get_filesets -quiet constrs_1] ""]} {
  create_fileset -constrset constrs_1
}

# Set 'constrs_1' fileset object
set obj [get_filesets constrs_1]

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/src/pblocks_32_zcu102.xdc"]"
set file_added [add_files -norecurse -fileset $obj [list $file]]
set file "$origin_dir/src/pblocks_32_zcu102.xdc"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj

# Set 'constrs_1' fileset properties
set obj [get_filesets constrs_1]
set_property -name "target_constrs_file" -value "[file normalize "$origin_dir/src/pblocks_32_zcu102.xdc"]" -objects $obj
set_property -name "target_ucf" -value "[file normalize "$origin_dir/src/pblocks_32_zcu102.xdc"]" -objects $obj

# Create 'sim_1' fileset (if not found)
if {[string equal [get_filesets -quiet sim_1] ""]} {
  create_fileset -simset sim_1
}

# Set 'sim_1' fileset object
set obj [get_filesets sim_1]
# Empty (no sources present)

# Set 'sim_1' fileset properties
set obj [get_filesets sim_1]
set_property -name "top" -value "AxiLite2Bft_v2_0" -objects $obj
set_property -name "top_auto_set" -value "0" -objects $obj
set_property -name "top_file" -value "src/AxiLite2Bft_v2_0.v" -objects $obj
set_property -name "top_lib" -value "xil_defaultlib" -objects $obj


# Adding sources referenced in BDs, if not already added
if { [get_files RelayStation.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/RelayStation.v
}
if { [get_files net0.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/net0.v
}
if { [get_files RelayStation.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/RelayStation.v
}
if { [get_files net1.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/net1.v
}
if { [get_files net2.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/net2.v
}
if { [get_files RelayStation.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/RelayStation.v
}
if { [get_files net3.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/net3.v
}
if { [get_files RelayStation.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/RelayStation.v
}
if { [get_files net4.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/net4.v
}
if { [get_files RelayStation.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/RelayStation.v
}
if { [get_files net5.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/net5.v
}
if { [get_files astream_shell.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/astream_shell.v
}
if { [get_files user_kernel.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/user_kernel.v
}
if { [get_files page_empty.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/page_empty.v
}
if { [get_files astream_shell.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/astream_shell.v
}
if { [get_files user_kernel.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/user_kernel.v
}
if { [get_files page_empty.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/page_empty.v
}
if { [get_files astream_shell.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/astream_shell.v
}
if { [get_files user_kernel.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/user_kernel.v
}
if { [get_files page_empty.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/page_empty.v
}
if { [get_files astream_shell.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/astream_shell.v
}
if { [get_files user_kernel.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/user_kernel.v
}
if { [get_files page_empty.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/page_empty.v
}
if { [get_files astream_shell.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/astream_shell.v
}
if { [get_files user_kernel.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/user_kernel.v
}
if { [get_files page_empty.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/page_empty.v
}
if { [get_files astream_shell.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/astream_shell.v
}
if { [get_files user_kernel.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/user_kernel.v
}
if { [get_files page_empty.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/page_empty.v
}
if { [get_files astream_shell.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/astream_shell.v
}
if { [get_files user_kernel.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/user_kernel.v
}
if { [get_files page_empty.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/page_empty.v
}
if { [get_files astream_shell.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/astream_shell.v
}
if { [get_files user_kernel.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/user_kernel.v
}
if { [get_files page_empty.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/page_empty.v
}
if { [get_files astream_shell.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/astream_shell.v
}
if { [get_files user_kernel.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/user_kernel.v
}
if { [get_files page_empty.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/page_empty.v
}
if { [get_files astream_shell.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/astream_shell.v
}
if { [get_files user_kernel.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/user_kernel.v
}
if { [get_files page_empty.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/page_empty.v
}
if { [get_files AxiLite2Bft_v2_0.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/AxiLite2Bft_v2_0.v
}
if { [get_files astream_shell.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/astream_shell.v
}
if { [get_files astream_shell.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/astream_shell.v
}
if { [get_files converter.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/converter.v
}
if { [get_files ip2DMA.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/verify1/pr_flow/workspace/F007_mono_bft_face_detection/src/ip2DMA.v
}
if { [get_files counter1.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/counter1.v
}
if { [get_files counter1.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/counter1.v
}
if { [get_files counter2.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/counter2.v
}
if { [get_files counter3.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/counter3.v
}
if { [get_files counter2.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/counter2.v
}
if { [get_files counter2.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/counter2.v
}
if { [get_files counter2.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/counter2.v
}
if { [get_files counter3.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/counter3.v
}
if { [get_files counter3.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/counter3.v
}
if { [get_files counter3.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/counter3.v
}
if { [get_files counter3.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/counter3.v
}
if { [get_files counter3.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/counter3.v
}
if { [get_files counter2.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/counter2.v
}
if { [get_files counter2.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/counter2.v
}
if { [get_files counter2.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/counter2.v
}
if { [get_files counter2.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/counter2.v
}
if { [get_files counter3.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/counter3.v
}
if { [get_files counter3.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/counter3.v
}
if { [get_files counter3.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/counter3.v
}
if { [get_files counter3.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/counter3.v
}
if { [get_files counter3.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/counter3.v
}
if { [get_files counter3.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/counter3.v
}
if { [get_files counter3.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/counter3.v
}
if { [get_files counter3.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/counter3.v
}
if { [get_files counter1.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/counter1.v
}
if { [get_files counter1.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/counter1.v
}
if { [get_files counter1.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/counter1.v
}
if { [get_files counter1.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/counter1.v
}
if { [get_files counter1.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/counter1.v
}
if { [get_files counter1.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/counter1.v
}
if { [get_files counter1.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/counter1.v
}
if { [get_files counter1.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/counter1.v
}
if { [get_files counter1.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/counter1.v
}
if { [get_files counter1.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/counter1.v
}
if { [get_files counter5.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/counter5.v
}
if { [get_files counter5.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/counter5.v
}
if { [get_files counter5.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/counter5.v
}
if { [get_files counter5.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/counter5.v
}
if { [get_files counter6.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/counter6.v
}
if { [get_files counter6.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/counter6.v
}
if { [get_files axilite101.v] == "" } {
  import_files -quiet -fileset sources_1 /home/ylxiao/ws_182/F200525_git/axilite101.v
}


# Proc to create BD floorplan_static
proc cr_bd_floorplan_static { parentCell } {
# The design that will be created by this Tcl proc contains the following 
# module references:
# axilite101, counter1, counter1, counter1, counter1, counter1, counter1, counter1, counter1, counter1, counter1, counter1, counter1, counter2, counter2, counter2, counter2, counter2, counter2, counter2, counter2, counter3, counter3, counter3, counter3, counter3, counter3, counter3, counter3, counter3, counter3, counter3, counter3, counter3, counter3, counter5, counter5, counter5, counter5, counter6, counter6, net0, net1, net2, net3, net4, net5, page_empty, page_empty, page_empty, page_empty, page_empty, page_empty, page_empty, page_empty, page_empty, page_empty, AxiLite2Bft_v2_0, astream_shell, astream_shell, dma_converter, ip2DMA



  # CHANGE DESIGN NAME HERE
  set design_name floorplan_static

  common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..."

  create_bd_design $design_name

  set bCheckIPsPassed 1
  ##################################################################
  # CHECK IPs
  ##################################################################
  set bCheckIPs 1
  if { $bCheckIPs == 1 } {
     set list_check_ips "\ 
  user.org:user:page_11:1.0\
  user.org:user:page_12:1.0\
  user.org:user:page_13:1.0\
  user.org:user:page_14:1.0\
  user.org:user:page_15:1.0\
  user.org:user:page_16:1.0\
  user.org:user:page_17:1.0\
  user.org:user:page_18:1.0\
  user.org:user:page_19:1.0\
  user.org:user:page_20:1.0\
  user.org:user:page_22:1.0\
  user.org:user:page_23:1.0\
  user.org:user:page_24:1.0\
  user.org:user:page_25:1.0\
  user.org:user:page_26:1.0\
  user.org:user:page_27:1.0\
  user.org:user:page_28:1.0\
  user.org:user:page_29:1.0\
  user.org:user:page_30:1.0\
  user.org:user:page_31:1.0\
  xilinx.com:ip:proc_sys_reset:5.0\
  xilinx.com:ip:xlconstant:1.1\
  xilinx.com:ip:zynq_ultra_ps_e:3.2\
  xilinx.com:ip:axi_dma:7.1\
  xilinx.com:ip:smartconnect:1.0\
  "

   set list_ips_missing ""
   common::send_msg_id "BD_TCL-006" "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."

   foreach ip_vlnv $list_check_ips {
      set ip_obj [get_ipdefs -all $ip_vlnv]
      if { $ip_obj eq "" } {
         lappend list_ips_missing $ip_vlnv
      }
   }

   if { $list_ips_missing ne "" } {
      catch {common::send_msg_id "BD_TCL-115" "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
      set bCheckIPsPassed 0
   }

  }

  ##################################################################
  # CHECK Modules
  ##################################################################
  set bCheckModules 1
  if { $bCheckModules == 1 } {
     set list_check_mods "\ 
  axilite101\
  counter1\
  counter1\
  counter1\
  counter1\
  counter1\
  counter1\
  counter1\
  counter1\
  counter1\
  counter1\
  counter1\
  counter1\
  counter2\
  counter2\
  counter2\
  counter2\
  counter2\
  counter2\
  counter2\
  counter2\
  counter3\
  counter3\
  counter3\
  counter3\
  counter3\
  counter3\
  counter3\
  counter3\
  counter3\
  counter3\
  counter3\
  counter3\
  counter3\
  counter3\
  counter5\
  counter5\
  counter5\
  counter5\
  counter6\
  counter6\
  net0\
  net1\
  net2\
  net3\
  net4\
  net5\
  page_empty\
  page_empty\
  page_empty\
  page_empty\
  page_empty\
  page_empty\
  page_empty\
  page_empty\
  page_empty\
  page_empty\
  AxiLite2Bft_v2_0\
  astream_shell\
  astream_shell\
  dma_converter\
  ip2DMA\
  "

   set list_mods_missing ""
   common::send_msg_id "BD_TCL-006" "INFO" "Checking if the following modules exist in the project's sources: $list_check_mods ."

   foreach mod_vlnv $list_check_mods {
      if { [can_resolve_reference $mod_vlnv] == 0 } {
         lappend list_mods_missing $mod_vlnv
      }
   }

   if { $list_mods_missing ne "" } {
      catch {common::send_msg_id "BD_TCL-115" "ERROR" "The following module(s) are not found in the project: $list_mods_missing" }
      common::send_msg_id "BD_TCL-008" "INFO" "Please add source files for the missing module(s) above."
      set bCheckIPsPassed 0
   }
}

  if { $bCheckIPsPassed != 1 } {
    common::send_msg_id "BD_TCL-1003" "WARNING" "Will not continue with creation of design due to the error(s) above."
    return 3
  }

  
# Hierarchical cell: axi_leaf
proc create_hier_cell_axi_leaf { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_axi_leaf() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M00_AXI
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M02_AXI
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S01_AXI

  # Create pins
  create_bd_pin -dir I -type rst ARESETN
  create_bd_pin -dir I -type clk S00_ACLK
  create_bd_pin -dir I -type rst S00_ARESETN
  create_bd_pin -dir I clk_out
  create_bd_pin -dir I -from 127 -to 0 din
  create_bd_pin -dir O -from 127 -to 0 dout
  create_bd_pin -dir I ready_downward
  create_bd_pin -dir O ready_upward
  create_bd_pin -dir I -type rst reset_in
  create_bd_pin -dir I -type rst reset_out
  create_bd_pin -dir I val_in
  create_bd_pin -dir O val_out

  # Create instance: AxiLite2Bft_v2_0_0, and set properties
  set block_name AxiLite2Bft_v2_0
  set block_cell_name AxiLite2Bft_v2_0_0
  if { [catch {set AxiLite2Bft_v2_0_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $AxiLite2Bft_v2_0_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: astream_shell_in1, and set properties
  set block_name astream_shell
  set block_cell_name astream_shell_in1
  if { [catch {set astream_shell_in1 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $astream_shell_in1 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: astream_shell_out1, and set properties
  set block_name astream_shell
  set block_cell_name astream_shell_out1
  if { [catch {set astream_shell_out1 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $astream_shell_out1 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: axi_dma_0, and set properties
  set axi_dma_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0 ]
  set_property -dict [ list \
   CONFIG.c_m_axi_mm2s_data_width {128} \
   CONFIG.c_m_axi_s2mm_data_width {128} \
   CONFIG.c_m_axis_mm2s_tdata_width {128} \
   CONFIG.c_mm2s_burst_size {4} \
   CONFIG.c_sg_include_stscntrl_strm {0} \
 ] $axi_dma_0

  # Create instance: axi_smc, and set properties
  set axi_smc [ create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 axi_smc ]
  set_property -dict [ list \
   CONFIG.NUM_SI {3} \
 ] $axi_smc

  # Create instance: dma_converter_0, and set properties
  set block_name dma_converter
  set block_cell_name dma_converter_0
  if { [catch {set dma_converter_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $dma_converter_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: ip2DMA_0, and set properties
  set block_name ip2DMA
  set block_cell_name ip2DMA_0
  if { [catch {set ip2DMA_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $ip2DMA_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: ps8_0_axi_periph, and set properties
  set ps8_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 ps8_0_axi_periph ]
  set_property -dict [ list \
   CONFIG.NUM_MI {3} \
   CONFIG.NUM_SI {2} \
 ] $ps8_0_axi_periph

  # Create instance: xlconstant_2, and set properties
  set xlconstant_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_2 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
   CONFIG.CONST_WIDTH {128} \
 ] $xlconstant_2

  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins M02_AXI] [get_bd_intf_pins ps8_0_axi_periph/M02_AXI]
  connect_bd_intf_net -intf_net axi_dma_0_M_AXI_MM2S [get_bd_intf_pins axi_dma_0/M_AXI_MM2S] [get_bd_intf_pins axi_smc/S01_AXI]
  connect_bd_intf_net -intf_net axi_dma_0_M_AXI_S2MM [get_bd_intf_pins axi_dma_0/M_AXI_S2MM] [get_bd_intf_pins axi_smc/S02_AXI]
  connect_bd_intf_net -intf_net axi_dma_0_M_AXI_SG [get_bd_intf_pins axi_dma_0/M_AXI_SG] [get_bd_intf_pins axi_smc/S00_AXI]
  connect_bd_intf_net -intf_net axi_smc_M00_AXI [get_bd_intf_pins M00_AXI] [get_bd_intf_pins axi_smc/M00_AXI]
  connect_bd_intf_net -intf_net ip2DMA_0_m_axis_mm2s [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM] [get_bd_intf_pins ip2DMA_0/m_axis_mm2s]
  connect_bd_intf_net -intf_net ps8_0_axi_periph_M00_AXI [get_bd_intf_pins AxiLite2Bft_v2_0_0/s00_axi] [get_bd_intf_pins ps8_0_axi_periph/M00_AXI]
  connect_bd_intf_net -intf_net ps8_0_axi_periph_M01_AXI [get_bd_intf_pins axi_dma_0/S_AXI_LITE] [get_bd_intf_pins ps8_0_axi_periph/M01_AXI]
  connect_bd_intf_net -intf_net zynq_ultra_ps_e_0_M_AXI_HPM0_FPD [get_bd_intf_pins S00_AXI] [get_bd_intf_pins ps8_0_axi_periph/S00_AXI]
  connect_bd_intf_net -intf_net zynq_ultra_ps_e_0_M_AXI_HPM1_FPD [get_bd_intf_pins S01_AXI] [get_bd_intf_pins ps8_0_axi_periph/S01_AXI]

  # Create port connections
  connect_bd_net -net astream_shell_in1_ready_upward [get_bd_pins astream_shell_in1/ready_upward] [get_bd_pins axi_dma_0/m_axis_mm2s_tready]
  connect_bd_net -net axi_dma_0_m_axis_mm2s_tdata [get_bd_pins astream_shell_in1/din] [get_bd_pins axi_dma_0/m_axis_mm2s_tdata]
  connect_bd_net -net axi_dma_0_m_axis_mm2s_tvalid [get_bd_pins astream_shell_in1/val_in] [get_bd_pins axi_dma_0/m_axis_mm2s_tvalid]
  connect_bd_net -net axi_leaf_dout [get_bd_pins dout] [get_bd_pins astream_shell_in1/dout]
  connect_bd_net -net axi_leaf_ready_upward [get_bd_pins ready_upward] [get_bd_pins astream_shell_out1/ready_upward]
  connect_bd_net -net axi_leaf_val_out [get_bd_pins val_out] [get_bd_pins astream_shell_in1/val_out]
  connect_bd_net -net dma_converter_0_keep [get_bd_pins dma_converter_0/keep] [get_bd_pins ip2DMA_0/keep]
  connect_bd_net -net dma_converter_0_last [get_bd_pins dma_converter_0/last] [get_bd_pins ip2DMA_0/last]
  connect_bd_net -net ip2DMA_0_ready [get_bd_pins astream_shell_out1/ready_downward] [get_bd_pins dma_converter_0/ready] [get_bd_pins ip2DMA_0/ready]
  connect_bd_net -net net1_page1_dout [get_bd_pins din] [get_bd_pins astream_shell_out1/din]
  connect_bd_net -net net1_page1_ready_upward [get_bd_pins ready_downward] [get_bd_pins astream_shell_in1/ready_downward]
  connect_bd_net -net pseudo_rendering_0_Output_1_V_V [get_bd_pins astream_shell_out1/dout] [get_bd_pins dma_converter_0/dout] [get_bd_pins ip2DMA_0/dout]
  connect_bd_net -net pseudo_rendering_0_Output_1_V_V_ap_vld [get_bd_pins astream_shell_out1/val_out] [get_bd_pins dma_converter_0/valid] [get_bd_pins ip2DMA_0/valid]
  connect_bd_net -net rst_axi_interconnect_aresetn [get_bd_pins ARESETN] [get_bd_pins ps8_0_axi_periph/ARESETN]
  connect_bd_net -net rst_net0_peripheral_reset [get_bd_pins reset_out] [get_bd_pins astream_shell_in1/reset_out] [get_bd_pins astream_shell_out1/reset_in]
  connect_bd_net -net rst_ps8_0_99M_peripheral_aresetn [get_bd_pins S00_ARESETN] [get_bd_pins AxiLite2Bft_v2_0_0/s00_axi_aresetn] [get_bd_pins axi_dma_0/axi_resetn] [get_bd_pins axi_smc/aresetn] [get_bd_pins ip2DMA_0/reset] [get_bd_pins ps8_0_axi_periph/M00_ARESETN] [get_bd_pins ps8_0_axi_periph/M01_ARESETN] [get_bd_pins ps8_0_axi_periph/M02_ARESETN] [get_bd_pins ps8_0_axi_periph/S00_ARESETN] [get_bd_pins ps8_0_axi_periph/S01_ARESETN]
  connect_bd_net -net rst_ps8_0_99M_peripheral_reset [get_bd_pins reset_in] [get_bd_pins astream_shell_in1/reset_in] [get_bd_pins astream_shell_out1/reset_out] [get_bd_pins dma_converter_0/reset]
  connect_bd_net -net val_in_1 [get_bd_pins val_in] [get_bd_pins astream_shell_out1/val_in]
  connect_bd_net -net xlconstant_2_dout [get_bd_pins AxiLite2Bft_v2_0_0/saxi_data_in] [get_bd_pins AxiLite2Bft_v2_0_0/saxi_valid] [get_bd_pins xlconstant_2/dout]
  connect_bd_net -net zynq_ultra_ps_e_0_pl_clk1 [get_bd_pins clk_out] [get_bd_pins astream_shell_in1/clk_out] [get_bd_pins astream_shell_out1/clk_in]
  connect_bd_net -net zynq_ultra_ps_e_0_pl_clk2 [get_bd_pins S00_ACLK] [get_bd_pins AxiLite2Bft_v2_0_0/s00_axi_aclk] [get_bd_pins astream_shell_in1/clk_in] [get_bd_pins astream_shell_out1/clk_out] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/m_axi_sg_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_smc/aclk] [get_bd_pins dma_converter_0/clk] [get_bd_pins ip2DMA_0/m_axis_mm2s_aclk] [get_bd_pins ps8_0_axi_periph/ACLK] [get_bd_pins ps8_0_axi_periph/M00_ACLK] [get_bd_pins ps8_0_axi_periph/M01_ACLK] [get_bd_pins ps8_0_axi_periph/M02_ACLK] [get_bd_pins ps8_0_axi_periph/S00_ACLK] [get_bd_pins ps8_0_axi_periph/S01_ACLK]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  variable script_folder

  if { $parentCell eq "" } {
     set parentCell [get_bd_cells /]
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj


  # Create interface ports

  # Create ports

  # Create instance: axi_leaf
  create_hier_cell_axi_leaf [current_bd_instance .] axi_leaf

  # Create instance: axilite101_0, and set properties
  set block_name axilite101
  set block_cell_name axilite101_0
  if { [catch {set axilite101_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axilite101_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: counter1_13_in, and set properties
  set block_name counter1
  set block_cell_name counter1_13_in
  if { [catch {set counter1_13_in [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $counter1_13_in eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: counter1_13_out, and set properties
  set block_name counter1
  set block_cell_name counter1_13_out
  if { [catch {set counter1_13_out [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $counter1_13_out eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: counter1_15_in, and set properties
  set block_name counter1
  set block_cell_name counter1_15_in
  if { [catch {set counter1_15_in [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $counter1_15_in eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: counter1_15_out, and set properties
  set block_name counter1
  set block_cell_name counter1_15_out
  if { [catch {set counter1_15_out [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $counter1_15_out eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: counter1_16_in, and set properties
  set block_name counter1
  set block_cell_name counter1_16_in
  if { [catch {set counter1_16_in [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $counter1_16_in eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: counter1_16_out, and set properties
  set block_name counter1
  set block_cell_name counter1_16_out
  if { [catch {set counter1_16_out [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $counter1_16_out eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: counter1_17_in, and set properties
  set block_name counter1
  set block_cell_name counter1_17_in
  if { [catch {set counter1_17_in [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $counter1_17_in eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: counter1_17_out, and set properties
  set block_name counter1
  set block_cell_name counter1_17_out
  if { [catch {set counter1_17_out [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $counter1_17_out eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: counter1_18_in, and set properties
  set block_name counter1
  set block_cell_name counter1_18_in
  if { [catch {set counter1_18_in [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $counter1_18_in eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: counter1_18_out, and set properties
  set block_name counter1
  set block_cell_name counter1_18_out
  if { [catch {set counter1_18_out [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $counter1_18_out eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: counter1_20_in, and set properties
  set block_name counter1
  set block_cell_name counter1_20_in
  if { [catch {set counter1_20_in [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $counter1_20_in eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: counter1_20_out, and set properties
  set block_name counter1
  set block_cell_name counter1_20_out
  if { [catch {set counter1_20_out [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $counter1_20_out eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: counter2_19_in, and set properties
  set block_name counter2
  set block_cell_name counter2_19_in
  if { [catch {set counter2_19_in [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $counter2_19_in eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: counter2_19_out, and set properties
  set block_name counter2
  set block_cell_name counter2_19_out
  if { [catch {set counter2_19_out [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $counter2_19_out eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: counter2_22_in, and set properties
  set block_name counter2
  set block_cell_name counter2_22_in
  if { [catch {set counter2_22_in [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $counter2_22_in eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: counter2_22_out, and set properties
  set block_name counter2
  set block_cell_name counter2_22_out
  if { [catch {set counter2_22_out [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $counter2_22_out eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: counter2_27_in, and set properties
  set block_name counter2
  set block_cell_name counter2_27_in
  if { [catch {set counter2_27_in [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $counter2_27_in eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: counter2_27_out, and set properties
  set block_name counter2
  set block_cell_name counter2_27_out
  if { [catch {set counter2_27_out [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $counter2_27_out eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: counter2_31_in, and set properties
  set block_name counter2
  set block_cell_name counter2_31_in
  if { [catch {set counter2_31_in [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $counter2_31_in eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: counter2_31_out, and set properties
  set block_name counter2
  set block_cell_name counter2_31_out
  if { [catch {set counter2_31_out [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $counter2_31_out eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: counter3_23_in, and set properties
  set block_name counter3
  set block_cell_name counter3_23_in
  if { [catch {set counter3_23_in [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $counter3_23_in eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: counter3_23_out, and set properties
  set block_name counter3
  set block_cell_name counter3_23_out
  if { [catch {set counter3_23_out [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $counter3_23_out eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: counter3_24_in, and set properties
  set block_name counter3
  set block_cell_name counter3_24_in
  if { [catch {set counter3_24_in [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $counter3_24_in eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: counter3_24_out, and set properties
  set block_name counter3
  set block_cell_name counter3_24_out
  if { [catch {set counter3_24_out [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $counter3_24_out eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: counter3_25_in, and set properties
  set block_name counter3
  set block_cell_name counter3_25_in
  if { [catch {set counter3_25_in [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $counter3_25_in eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: counter3_25_out, and set properties
  set block_name counter3
  set block_cell_name counter3_25_out
  if { [catch {set counter3_25_out [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $counter3_25_out eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: counter3_26_in, and set properties
  set block_name counter3
  set block_cell_name counter3_26_in
  if { [catch {set counter3_26_in [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $counter3_26_in eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: counter3_26_out, and set properties
  set block_name counter3
  set block_cell_name counter3_26_out
  if { [catch {set counter3_26_out [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $counter3_26_out eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: counter3_28_in, and set properties
  set block_name counter3
  set block_cell_name counter3_28_in
  if { [catch {set counter3_28_in [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $counter3_28_in eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: counter3_28_out, and set properties
  set block_name counter3
  set block_cell_name counter3_28_out
  if { [catch {set counter3_28_out [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $counter3_28_out eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: counter3_29_in, and set properties
  set block_name counter3
  set block_cell_name counter3_29_in
  if { [catch {set counter3_29_in [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $counter3_29_in eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: counter3_29_out, and set properties
  set block_name counter3
  set block_cell_name counter3_29_out
  if { [catch {set counter3_29_out [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $counter3_29_out eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: counter3_30_in, and set properties
  set block_name counter3
  set block_cell_name counter3_30_in
  if { [catch {set counter3_30_in [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $counter3_30_in eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: counter3_30_out, and set properties
  set block_name counter3
  set block_cell_name counter3_30_out
  if { [catch {set counter3_30_out [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $counter3_30_out eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: counter5_12_in, and set properties
  set block_name counter5
  set block_cell_name counter5_12_in
  if { [catch {set counter5_12_in [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $counter5_12_in eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: counter5_12_out, and set properties
  set block_name counter5
  set block_cell_name counter5_12_out
  if { [catch {set counter5_12_out [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $counter5_12_out eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: counter5_14_in, and set properties
  set block_name counter5
  set block_cell_name counter5_14_in
  if { [catch {set counter5_14_in [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $counter5_14_in eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: counter5_14_out, and set properties
  set block_name counter5
  set block_cell_name counter5_14_out
  if { [catch {set counter5_14_out [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $counter5_14_out eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: counter6_11_in, and set properties
  set block_name counter6
  set block_cell_name counter6_11_in
  if { [catch {set counter6_11_in [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $counter6_11_in eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: counter6_11_out, and set properties
  set block_name counter6
  set block_cell_name counter6_11_out
  if { [catch {set counter6_11_out [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $counter6_11_out eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: net0, and set properties
  set block_name net0
  set block_cell_name net0
  if { [catch {set net0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $net0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.NET1_PAYLOAD_BITS {128} \
   CONFIG.NET1_PORT_NUM {1} \
   CONFIG.NET2_PAYLOAD_BITS {32} \
   CONFIG.NET2_PORT_NUM {1} \
   CONFIG.NET3_PAYLOAD_BITS {32} \
   CONFIG.NET3_PORT_NUM {10} \
   CONFIG.NET4_PAYLOAD_BITS {37} \
   CONFIG.NET4_PORT_NUM {7} \
   CONFIG.NET5_PAYLOAD_BITS {32} \
   CONFIG.NET5_PORT_NUM {11} \
   CONFIG.PAGE11_PAYLOAD_BITS {32} \
   CONFIG.PAGE11_PORT_NUM {6} \
 ] $net0

  # Create instance: net1, and set properties
  set block_name net1
  set block_cell_name net1
  if { [catch {set net1 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $net1 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.NET1_PAYLOAD_BITS {128} \
   CONFIG.NET1_PORT_NUM {1} \
   CONFIG.PAGE0_PAYLOAD_BITS {32} \
   CONFIG.PAGE0_PORT_NUM {1} \
   CONFIG.PAGE1_PAYLOAD_BITS {128} \
   CONFIG.PAGE1_PORT_NUM {1} \
   CONFIG.PAGE2_PAYLOAD_BITS {32} \
   CONFIG.PAGE2_PORT_NUM {1} \
   CONFIG.PAGE3_PAYLOAD_BITS {32} \
   CONFIG.PAGE3_PORT_NUM {1} \
   CONFIG.PAGE4_PAYLOAD_BITS {32} \
   CONFIG.PAGE4_PORT_NUM {1} \
 ] $net1

  # Create instance: net2, and set properties
  set block_name net2
  set block_cell_name net2
  if { [catch {set net2 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $net2 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.NET2_PAYLOAD_BITS {32} \
   CONFIG.NET2_PORT_NUM {1} \
   CONFIG.PAGE10_PAYLOAD_BITS {32} \
   CONFIG.PAGE10_PORT_NUM {1} \
   CONFIG.PAGE5_PAYLOAD_BITS {32} \
   CONFIG.PAGE5_PORT_NUM {1} \
   CONFIG.PAGE6_PAYLOAD_BITS {32} \
   CONFIG.PAGE6_PORT_NUM {1} \
   CONFIG.PAGE7_PAYLOAD_BITS {32} \
   CONFIG.PAGE7_PORT_NUM {1} \
   CONFIG.PAGE8_PAYLOAD_BITS {32} \
   CONFIG.PAGE8_PORT_NUM {1} \
   CONFIG.PAGE9_PAYLOAD_BITS {32} \
   CONFIG.PAGE9_PORT_NUM {1} \
 ] $net2

  # Create instance: net3, and set properties
  set block_name net3
  set block_cell_name net3
  if { [catch {set net3 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $net3 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.NET3_PAYLOAD_BITS {32} \
   CONFIG.NET3_PORT_NUM {10} \
   CONFIG.PAGE12_PAYLOAD_BITS {32} \
   CONFIG.PAGE12_PORT_NUM {5} \
   CONFIG.PAGE13_PAYLOAD_BITS {32} \
   CONFIG.PAGE13_PORT_NUM {1} \
   CONFIG.PAGE14_PAYLOAD_BITS {32} \
   CONFIG.PAGE14_PORT_NUM {5} \
   CONFIG.PAGE15_PAYLOAD_BITS {32} \
   CONFIG.PAGE15_PORT_NUM {1} \
   CONFIG.PAGE16_PAYLOAD_BITS {32} \
   CONFIG.PAGE16_PORT_NUM {1} \
   CONFIG.PAGE17_PAYLOAD_BITS {32} \
   CONFIG.PAGE17_PORT_NUM {1} \
 ] $net3

  # Create instance: net4, and set properties
  set block_name net4
  set block_cell_name net4
  if { [catch {set net4 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $net4 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.NET4_PAYLOAD_BITS {37} \
   CONFIG.NET4_PORT_NUM {7} \
   CONFIG.PAGE18_PAYLOAD_BITS {128} \
   CONFIG.PAGE18_PORT_NUM {1} \
   CONFIG.PAGE19_PAYLOAD_BITS {32} \
   CONFIG.PAGE19_PORT_NUM {2} \
   CONFIG.PAGE20_PAYLOAD_BITS {32} \
   CONFIG.PAGE20_PORT_NUM {1} \
   CONFIG.PAGE21_PAYLOAD_BITS {32} \
   CONFIG.PAGE21_PORT_NUM {1} \
   CONFIG.PAGE22_PAYLOAD_BITS {32} \
   CONFIG.PAGE22_PORT_NUM {2} \
   CONFIG.PAGE23_PAYLOAD_BITS {32} \
   CONFIG.PAGE23_PORT_NUM {3} \
 ] $net4

  # Create instance: net5, and set properties
  set block_name net5
  set block_cell_name net5
  if { [catch {set net5 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $net5 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.NET5_PAYLOAD_BITS {32} \
   CONFIG.NET5_PORT_NUM {11} \
   CONFIG.PAGE24_PAYLOAD_BITS {32} \
   CONFIG.PAGE24_PORT_NUM {3} \
   CONFIG.PAGE25_PAYLOAD_BITS {32} \
   CONFIG.PAGE25_PORT_NUM {3} \
   CONFIG.PAGE26_PAYLOAD_BITS {32} \
   CONFIG.PAGE26_PORT_NUM {3} \
   CONFIG.PAGE27_PAYLOAD_BITS {32} \
   CONFIG.PAGE27_PORT_NUM {2} \
   CONFIG.PAGE28_PAYLOAD_BITS {32} \
   CONFIG.PAGE28_PORT_NUM {3} \
   CONFIG.PAGE29_PAYLOAD_BITS {32} \
   CONFIG.PAGE29_PORT_NUM {3} \
   CONFIG.PAGE30_PAYLOAD_BITS {32} \
   CONFIG.PAGE30_PORT_NUM {3} \
   CONFIG.PAGE31_PAYLOAD_BITS {32} \
   CONFIG.PAGE31_PORT_NUM {2} \
 ] $net5

  # Create instance: page11, and set properties
  set page11 [ create_bd_cell -type ip -vlnv user.org:user:page_11:1.0 page11 ]

  # Create instance: page12, and set properties
  set page12 [ create_bd_cell -type ip -vlnv user.org:user:page_12:1.0 page12 ]

  # Create instance: page13, and set properties
  set page13 [ create_bd_cell -type ip -vlnv user.org:user:page_13:1.0 page13 ]

  # Create instance: page14, and set properties
  set page14 [ create_bd_cell -type ip -vlnv user.org:user:page_14:1.0 page14 ]

  # Create instance: page15, and set properties
  set page15 [ create_bd_cell -type ip -vlnv user.org:user:page_15:1.0 page15 ]

  # Create instance: page16, and set properties
  set page16 [ create_bd_cell -type ip -vlnv user.org:user:page_16:1.0 page16 ]

  # Create instance: page17, and set properties
  set page17 [ create_bd_cell -type ip -vlnv user.org:user:page_17:1.0 page17 ]

  # Create instance: page18, and set properties
  set page18 [ create_bd_cell -type ip -vlnv user.org:user:page_18:1.0 page18 ]

  # Create instance: page19, and set properties
  set page19 [ create_bd_cell -type ip -vlnv user.org:user:page_19:1.0 page19 ]

  # Create instance: page20, and set properties
  set page20 [ create_bd_cell -type ip -vlnv user.org:user:page_20:1.0 page20 ]

  # Create instance: page22, and set properties
  set page22 [ create_bd_cell -type ip -vlnv user.org:user:page_22:1.0 page22 ]

  # Create instance: page23, and set properties
  set page23 [ create_bd_cell -type ip -vlnv user.org:user:page_23:1.0 page23 ]

  # Create instance: page24, and set properties
  set page24 [ create_bd_cell -type ip -vlnv user.org:user:page_24:1.0 page24 ]

  # Create instance: page25, and set properties
  set page25 [ create_bd_cell -type ip -vlnv user.org:user:page_25:1.0 page25 ]

  # Create instance: page26, and set properties
  set page26 [ create_bd_cell -type ip -vlnv user.org:user:page_26:1.0 page26 ]

  # Create instance: page27, and set properties
  set page27 [ create_bd_cell -type ip -vlnv user.org:user:page_27:1.0 page27 ]

  # Create instance: page28, and set properties
  set page28 [ create_bd_cell -type ip -vlnv user.org:user:page_28:1.0 page28 ]

  # Create instance: page29, and set properties
  set page29 [ create_bd_cell -type ip -vlnv user.org:user:page_29:1.0 page29 ]

  # Create instance: page30, and set properties
  set page30 [ create_bd_cell -type ip -vlnv user.org:user:page_30:1.0 page30 ]

  # Create instance: page31, and set properties
  set page31 [ create_bd_cell -type ip -vlnv user.org:user:page_31:1.0 page31 ]

  # Create instance: page_empty_2, and set properties
  set block_name page_empty
  set block_cell_name page_empty_2
  if { [catch {set page_empty_2 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $page_empty_2 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.NUM_IN_PORTS {1} \
   CONFIG.NUM_OUT_PORTS {1} \
   CONFIG.PAYLOAD_BITS {32} \
 ] $page_empty_2

  # Create instance: page_empty_3, and set properties
  set block_name page_empty
  set block_cell_name page_empty_3
  if { [catch {set page_empty_3 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $page_empty_3 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.NUM_IN_PORTS {1} \
   CONFIG.NUM_OUT_PORTS {1} \
   CONFIG.PAYLOAD_BITS {32} \
 ] $page_empty_3

  # Create instance: page_empty_4, and set properties
  set block_name page_empty
  set block_cell_name page_empty_4
  if { [catch {set page_empty_4 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $page_empty_4 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.NUM_IN_PORTS {1} \
   CONFIG.NUM_OUT_PORTS {1} \
   CONFIG.PAYLOAD_BITS {32} \
 ] $page_empty_4

  # Create instance: page_empty_5, and set properties
  set block_name page_empty
  set block_cell_name page_empty_5
  if { [catch {set page_empty_5 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $page_empty_5 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.NUM_IN_PORTS {1} \
   CONFIG.NUM_OUT_PORTS {1} \
   CONFIG.PAYLOAD_BITS {32} \
 ] $page_empty_5

  # Create instance: page_empty_6, and set properties
  set block_name page_empty
  set block_cell_name page_empty_6
  if { [catch {set page_empty_6 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $page_empty_6 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.NUM_IN_PORTS {1} \
   CONFIG.NUM_OUT_PORTS {1} \
   CONFIG.PAYLOAD_BITS {32} \
 ] $page_empty_6

  # Create instance: page_empty_7, and set properties
  set block_name page_empty
  set block_cell_name page_empty_7
  if { [catch {set page_empty_7 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $page_empty_7 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.NUM_IN_PORTS {1} \
   CONFIG.NUM_OUT_PORTS {1} \
   CONFIG.PAYLOAD_BITS {32} \
 ] $page_empty_7

  # Create instance: page_empty_8, and set properties
  set block_name page_empty
  set block_cell_name page_empty_8
  if { [catch {set page_empty_8 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $page_empty_8 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.NUM_IN_PORTS {1} \
   CONFIG.NUM_OUT_PORTS {1} \
   CONFIG.PAYLOAD_BITS {32} \
 ] $page_empty_8

  # Create instance: page_empty_9, and set properties
  set block_name page_empty
  set block_cell_name page_empty_9
  if { [catch {set page_empty_9 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $page_empty_9 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.NUM_IN_PORTS {1} \
   CONFIG.NUM_OUT_PORTS {1} \
   CONFIG.PAYLOAD_BITS {32} \
 ] $page_empty_9

  # Create instance: page_empty_10, and set properties
  set block_name page_empty
  set block_cell_name page_empty_10
  if { [catch {set page_empty_10 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $page_empty_10 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.NUM_IN_PORTS {1} \
   CONFIG.NUM_OUT_PORTS {1} \
   CONFIG.PAYLOAD_BITS {32} \
 ] $page_empty_10

  # Create instance: page_empty_21, and set properties
  set block_name page_empty
  set block_cell_name page_empty_21
  if { [catch {set page_empty_21 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $page_empty_21 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.NUM_IN_PORTS {1} \
   CONFIG.NUM_OUT_PORTS {1} \
   CONFIG.PAYLOAD_BITS {32} \
 ] $page_empty_21

  # Create instance: rst_axi, and set properties
  set rst_axi [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_axi ]

  # Create instance: rst_net_0, and set properties
  set rst_net_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_net_0 ]

  # Create instance: rst_net_1, and set properties
  set rst_net_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_net_1 ]

  # Create instance: rst_net_2, and set properties
  set rst_net_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_net_2 ]

  # Create instance: rst_net_3, and set properties
  set rst_net_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_net_3 ]

  # Create instance: rst_net_4, and set properties
  set rst_net_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_net_4 ]

  # Create instance: rst_net_5, and set properties
  set rst_net_5 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_net_5 ]

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
   CONFIG.CONST_WIDTH {8} \
 ] $xlconstant_0

  # Create instance: xlconstant_1, and set properties
  set xlconstant_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
   CONFIG.CONST_WIDTH {256} \
 ] $xlconstant_1

  # Create instance: zynq_ultra_ps_e_0, and set properties
  set zynq_ultra_ps_e_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.2 zynq_ultra_ps_e_0 ]
  set_property -dict [ list \
   CONFIG.CAN0_BOARD_INTERFACE {custom} \
   CONFIG.CAN1_BOARD_INTERFACE {custom} \
   CONFIG.CSU_BOARD_INTERFACE {custom} \
   CONFIG.DP_BOARD_INTERFACE {custom} \
   CONFIG.GEM0_BOARD_INTERFACE {custom} \
   CONFIG.GEM1_BOARD_INTERFACE {custom} \
   CONFIG.GEM2_BOARD_INTERFACE {custom} \
   CONFIG.GEM3_BOARD_INTERFACE {custom} \
   CONFIG.GPIO_BOARD_INTERFACE {custom} \
   CONFIG.IIC0_BOARD_INTERFACE {custom} \
   CONFIG.IIC1_BOARD_INTERFACE {custom} \
   CONFIG.NAND_BOARD_INTERFACE {custom} \
   CONFIG.PCIE_BOARD_INTERFACE {custom} \
   CONFIG.PJTAG_BOARD_INTERFACE {custom} \
   CONFIG.PMU_BOARD_INTERFACE {custom} \
   CONFIG.PSU_BANK_0_IO_STANDARD {LVCMOS18} \
   CONFIG.PSU_BANK_1_IO_STANDARD {LVCMOS18} \
   CONFIG.PSU_BANK_2_IO_STANDARD {LVCMOS18} \
   CONFIG.PSU_BANK_3_IO_STANDARD {LVCMOS33} \
   CONFIG.PSU_DDR_RAM_HIGHADDR {0xFFFFFFFF} \
   CONFIG.PSU_DDR_RAM_HIGHADDR_OFFSET {0x800000000} \
   CONFIG.PSU_DDR_RAM_LOWADDR_OFFSET {0x80000000} \
   CONFIG.PSU_IMPORT_BOARD_PRESET {} \
   CONFIG.PSU_MIO_0_DIRECTION {out} \
   CONFIG.PSU_MIO_0_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_0_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_0_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_0_SLEW {slow} \
   CONFIG.PSU_MIO_10_DIRECTION {inout} \
   CONFIG.PSU_MIO_10_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_10_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_10_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_10_SLEW {slow} \
   CONFIG.PSU_MIO_11_DIRECTION {inout} \
   CONFIG.PSU_MIO_11_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_11_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_11_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_11_SLEW {slow} \
   CONFIG.PSU_MIO_12_DIRECTION {out} \
   CONFIG.PSU_MIO_12_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_12_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_12_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_12_SLEW {slow} \
   CONFIG.PSU_MIO_13_DIRECTION {inout} \
   CONFIG.PSU_MIO_13_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_13_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_13_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_13_SLEW {slow} \
   CONFIG.PSU_MIO_14_DIRECTION {inout} \
   CONFIG.PSU_MIO_14_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_14_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_14_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_14_SLEW {slow} \
   CONFIG.PSU_MIO_15_DIRECTION {inout} \
   CONFIG.PSU_MIO_15_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_15_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_15_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_15_SLEW {slow} \
   CONFIG.PSU_MIO_16_DIRECTION {inout} \
   CONFIG.PSU_MIO_16_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_16_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_16_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_16_SLEW {slow} \
   CONFIG.PSU_MIO_17_DIRECTION {inout} \
   CONFIG.PSU_MIO_17_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_17_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_17_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_17_SLEW {slow} \
   CONFIG.PSU_MIO_18_DIRECTION {in} \
   CONFIG.PSU_MIO_18_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_18_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_18_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_18_SLEW {slow} \
   CONFIG.PSU_MIO_19_DIRECTION {out} \
   CONFIG.PSU_MIO_19_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_19_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_19_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_19_SLEW {slow} \
   CONFIG.PSU_MIO_1_DIRECTION {inout} \
   CONFIG.PSU_MIO_1_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_1_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_1_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_1_SLEW {slow} \
   CONFIG.PSU_MIO_20_DIRECTION {out} \
   CONFIG.PSU_MIO_20_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_20_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_20_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_20_SLEW {slow} \
   CONFIG.PSU_MIO_21_DIRECTION {in} \
   CONFIG.PSU_MIO_21_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_21_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_21_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_21_SLEW {slow} \
   CONFIG.PSU_MIO_22_DIRECTION {inout} \
   CONFIG.PSU_MIO_22_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_22_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_22_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_22_SLEW {slow} \
   CONFIG.PSU_MIO_23_DIRECTION {inout} \
   CONFIG.PSU_MIO_23_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_23_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_23_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_23_SLEW {slow} \
   CONFIG.PSU_MIO_24_DIRECTION {out} \
   CONFIG.PSU_MIO_24_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_24_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_24_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_24_SLEW {slow} \
   CONFIG.PSU_MIO_25_DIRECTION {in} \
   CONFIG.PSU_MIO_25_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_25_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_25_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_25_SLEW {slow} \
   CONFIG.PSU_MIO_26_DIRECTION {inout} \
   CONFIG.PSU_MIO_26_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_26_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_26_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_26_SLEW {slow} \
   CONFIG.PSU_MIO_27_DIRECTION {out} \
   CONFIG.PSU_MIO_27_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_27_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_27_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_27_SLEW {slow} \
   CONFIG.PSU_MIO_28_DIRECTION {in} \
   CONFIG.PSU_MIO_28_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_28_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_28_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_28_SLEW {slow} \
   CONFIG.PSU_MIO_29_DIRECTION {out} \
   CONFIG.PSU_MIO_29_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_29_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_29_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_29_SLEW {slow} \
   CONFIG.PSU_MIO_2_DIRECTION {inout} \
   CONFIG.PSU_MIO_2_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_2_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_2_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_2_SLEW {slow} \
   CONFIG.PSU_MIO_30_DIRECTION {in} \
   CONFIG.PSU_MIO_30_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_30_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_30_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_30_SLEW {slow} \
   CONFIG.PSU_MIO_31_DIRECTION {out} \
   CONFIG.PSU_MIO_31_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_31_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_31_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_31_SLEW {slow} \
   CONFIG.PSU_MIO_32_DIRECTION {out} \
   CONFIG.PSU_MIO_32_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_32_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_32_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_32_SLEW {slow} \
   CONFIG.PSU_MIO_33_DIRECTION {out} \
   CONFIG.PSU_MIO_33_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_33_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_33_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_33_SLEW {slow} \
   CONFIG.PSU_MIO_34_DIRECTION {out} \
   CONFIG.PSU_MIO_34_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_34_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_34_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_34_SLEW {slow} \
   CONFIG.PSU_MIO_35_DIRECTION {out} \
   CONFIG.PSU_MIO_35_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_35_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_35_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_35_SLEW {slow} \
   CONFIG.PSU_MIO_36_DIRECTION {out} \
   CONFIG.PSU_MIO_36_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_36_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_36_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_36_SLEW {slow} \
   CONFIG.PSU_MIO_37_DIRECTION {out} \
   CONFIG.PSU_MIO_37_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_37_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_37_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_37_SLEW {slow} \
   CONFIG.PSU_MIO_38_DIRECTION {inout} \
   CONFIG.PSU_MIO_38_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_38_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_38_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_38_SLEW {slow} \
   CONFIG.PSU_MIO_39_DIRECTION {inout} \
   CONFIG.PSU_MIO_39_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_39_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_39_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_39_SLEW {slow} \
   CONFIG.PSU_MIO_3_DIRECTION {inout} \
   CONFIG.PSU_MIO_3_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_3_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_3_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_3_SLEW {slow} \
   CONFIG.PSU_MIO_40_DIRECTION {inout} \
   CONFIG.PSU_MIO_40_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_40_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_40_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_40_SLEW {slow} \
   CONFIG.PSU_MIO_41_DIRECTION {inout} \
   CONFIG.PSU_MIO_41_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_41_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_41_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_41_SLEW {slow} \
   CONFIG.PSU_MIO_42_DIRECTION {inout} \
   CONFIG.PSU_MIO_42_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_42_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_42_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_42_SLEW {slow} \
   CONFIG.PSU_MIO_43_DIRECTION {inout} \
   CONFIG.PSU_MIO_43_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_43_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_43_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_43_SLEW {slow} \
   CONFIG.PSU_MIO_44_DIRECTION {in} \
   CONFIG.PSU_MIO_44_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_44_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_44_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_44_SLEW {slow} \
   CONFIG.PSU_MIO_45_DIRECTION {in} \
   CONFIG.PSU_MIO_45_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_45_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_45_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_45_SLEW {slow} \
   CONFIG.PSU_MIO_46_DIRECTION {inout} \
   CONFIG.PSU_MIO_46_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_46_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_46_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_46_SLEW {slow} \
   CONFIG.PSU_MIO_47_DIRECTION {inout} \
   CONFIG.PSU_MIO_47_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_47_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_47_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_47_SLEW {slow} \
   CONFIG.PSU_MIO_48_DIRECTION {inout} \
   CONFIG.PSU_MIO_48_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_48_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_48_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_48_SLEW {slow} \
   CONFIG.PSU_MIO_49_DIRECTION {inout} \
   CONFIG.PSU_MIO_49_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_49_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_49_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_49_SLEW {slow} \
   CONFIG.PSU_MIO_4_DIRECTION {inout} \
   CONFIG.PSU_MIO_4_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_4_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_4_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_4_SLEW {slow} \
   CONFIG.PSU_MIO_50_DIRECTION {inout} \
   CONFIG.PSU_MIO_50_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_50_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_50_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_50_SLEW {slow} \
   CONFIG.PSU_MIO_51_DIRECTION {out} \
   CONFIG.PSU_MIO_51_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_51_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_51_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_51_SLEW {slow} \
   CONFIG.PSU_MIO_52_DIRECTION {in} \
   CONFIG.PSU_MIO_52_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_52_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_52_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_52_SLEW {slow} \
   CONFIG.PSU_MIO_53_DIRECTION {in} \
   CONFIG.PSU_MIO_53_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_53_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_53_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_53_SLEW {slow} \
   CONFIG.PSU_MIO_54_DIRECTION {inout} \
   CONFIG.PSU_MIO_54_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_54_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_54_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_54_SLEW {slow} \
   CONFIG.PSU_MIO_55_DIRECTION {in} \
   CONFIG.PSU_MIO_55_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_55_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_55_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_55_SLEW {slow} \
   CONFIG.PSU_MIO_56_DIRECTION {inout} \
   CONFIG.PSU_MIO_56_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_56_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_56_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_56_SLEW {slow} \
   CONFIG.PSU_MIO_57_DIRECTION {inout} \
   CONFIG.PSU_MIO_57_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_57_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_57_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_57_SLEW {slow} \
   CONFIG.PSU_MIO_58_DIRECTION {out} \
   CONFIG.PSU_MIO_58_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_58_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_58_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_58_SLEW {slow} \
   CONFIG.PSU_MIO_59_DIRECTION {inout} \
   CONFIG.PSU_MIO_59_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_59_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_59_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_59_SLEW {slow} \
   CONFIG.PSU_MIO_5_DIRECTION {out} \
   CONFIG.PSU_MIO_5_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_5_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_5_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_5_SLEW {slow} \
   CONFIG.PSU_MIO_60_DIRECTION {inout} \
   CONFIG.PSU_MIO_60_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_60_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_60_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_60_SLEW {slow} \
   CONFIG.PSU_MIO_61_DIRECTION {inout} \
   CONFIG.PSU_MIO_61_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_61_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_61_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_61_SLEW {slow} \
   CONFIG.PSU_MIO_62_DIRECTION {inout} \
   CONFIG.PSU_MIO_62_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_62_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_62_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_62_SLEW {slow} \
   CONFIG.PSU_MIO_63_DIRECTION {inout} \
   CONFIG.PSU_MIO_63_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_63_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_63_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_63_SLEW {slow} \
   CONFIG.PSU_MIO_64_DIRECTION {out} \
   CONFIG.PSU_MIO_64_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_64_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_64_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_64_SLEW {slow} \
   CONFIG.PSU_MIO_65_DIRECTION {out} \
   CONFIG.PSU_MIO_65_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_65_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_65_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_65_SLEW {slow} \
   CONFIG.PSU_MIO_66_DIRECTION {out} \
   CONFIG.PSU_MIO_66_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_66_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_66_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_66_SLEW {slow} \
   CONFIG.PSU_MIO_67_DIRECTION {out} \
   CONFIG.PSU_MIO_67_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_67_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_67_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_67_SLEW {slow} \
   CONFIG.PSU_MIO_68_DIRECTION {out} \
   CONFIG.PSU_MIO_68_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_68_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_68_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_68_SLEW {slow} \
   CONFIG.PSU_MIO_69_DIRECTION {out} \
   CONFIG.PSU_MIO_69_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_69_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_69_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_69_SLEW {slow} \
   CONFIG.PSU_MIO_6_DIRECTION {out} \
   CONFIG.PSU_MIO_6_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_6_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_6_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_6_SLEW {slow} \
   CONFIG.PSU_MIO_70_DIRECTION {in} \
   CONFIG.PSU_MIO_70_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_70_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_70_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_70_SLEW {slow} \
   CONFIG.PSU_MIO_71_DIRECTION {in} \
   CONFIG.PSU_MIO_71_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_71_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_71_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_71_SLEW {slow} \
   CONFIG.PSU_MIO_72_DIRECTION {in} \
   CONFIG.PSU_MIO_72_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_72_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_72_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_72_SLEW {slow} \
   CONFIG.PSU_MIO_73_DIRECTION {in} \
   CONFIG.PSU_MIO_73_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_73_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_73_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_73_SLEW {slow} \
   CONFIG.PSU_MIO_74_DIRECTION {in} \
   CONFIG.PSU_MIO_74_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_74_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_74_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_74_SLEW {slow} \
   CONFIG.PSU_MIO_75_DIRECTION {in} \
   CONFIG.PSU_MIO_75_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_75_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_75_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_75_SLEW {slow} \
   CONFIG.PSU_MIO_76_DIRECTION {out} \
   CONFIG.PSU_MIO_76_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_76_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_76_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_76_SLEW {slow} \
   CONFIG.PSU_MIO_77_DIRECTION {inout} \
   CONFIG.PSU_MIO_77_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_77_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_77_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_77_SLEW {slow} \
   CONFIG.PSU_MIO_7_DIRECTION {out} \
   CONFIG.PSU_MIO_7_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_7_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_7_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_7_SLEW {slow} \
   CONFIG.PSU_MIO_8_DIRECTION {inout} \
   CONFIG.PSU_MIO_8_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_8_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_8_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_8_SLEW {slow} \
   CONFIG.PSU_MIO_9_DIRECTION {inout} \
   CONFIG.PSU_MIO_9_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_9_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_9_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_9_SLEW {slow} \
   CONFIG.PSU_MIO_TREE_PERIPHERALS {Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO0 MIO#I2C 0#I2C 0#I2C 1#I2C 1#UART 0#UART 0#UART 1#UART 1#GPIO0 MIO#GPIO0 MIO#CAN 1#CAN 1#GPIO1 MIO#DPAUX#DPAUX#DPAUX#DPAUX#PCIE#PMU GPO 0#PMU GPO 1#PMU GPO 2#PMU GPO 3#PMU GPO 4#PMU GPO 5#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3} \
   CONFIG.PSU_MIO_TREE_SIGNALS {sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk#n_ss_out_upper#mo_upper[0]#mo_upper[1]#mo_upper[2]#mo_upper[3]#sclk_out_upper#gpio0[13]#scl_out#sda_out#scl_out#sda_out#rxd#txd#txd#rxd#gpio0[22]#gpio0[23]#phy_tx#phy_rx#gpio1[26]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#reset_n#gpo[0]#gpo[1]#gpo[2]#gpo[3]#gpo[4]#gpo[5]#gpio1[38]#sdio1_data_out[4]#sdio1_data_out[5]#sdio1_data_out[6]#sdio1_data_out[7]#gpio1[43]#sdio1_wp#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out} \
   CONFIG.PSU_PERIPHERAL_BOARD_PRESET {} \
   CONFIG.PSU_SD0_INTERNAL_BUS_WIDTH {8} \
   CONFIG.PSU_SD1_INTERNAL_BUS_WIDTH {8} \
   CONFIG.PSU_SMC_CYCLE_T0 {NA} \
   CONFIG.PSU_SMC_CYCLE_T1 {NA} \
   CONFIG.PSU_SMC_CYCLE_T2 {NA} \
   CONFIG.PSU_SMC_CYCLE_T3 {NA} \
   CONFIG.PSU_SMC_CYCLE_T4 {NA} \
   CONFIG.PSU_SMC_CYCLE_T5 {NA} \
   CONFIG.PSU_SMC_CYCLE_T6 {NA} \
   CONFIG.PSU_VALUE_SILVERSION {3} \
   CONFIG.PSU__ACPU0__POWER__ON {1} \
   CONFIG.PSU__ACPU1__POWER__ON {1} \
   CONFIG.PSU__ACPU2__POWER__ON {1} \
   CONFIG.PSU__ACPU3__POWER__ON {1} \
   CONFIG.PSU__ACTUAL__IP {1} \
   CONFIG.PSU__ACT_DDR_FREQ_MHZ {1066.560059} \
   CONFIG.PSU__AFI0_COHERENCY {0} \
   CONFIG.PSU__AFI1_COHERENCY {0} \
   CONFIG.PSU__AUX_REF_CLK__FREQMHZ {33.333} \
   CONFIG.PSU__CAN0_LOOP_CAN1__ENABLE {0} \
   CONFIG.PSU__CAN0__GRP_CLK__ENABLE {0} \
   CONFIG.PSU__CAN0__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__CAN1__GRP_CLK__ENABLE {0} \
   CONFIG.PSU__CAN1__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__CAN1__PERIPHERAL__IO {MIO 24 .. 25} \
   CONFIG.PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ {1199.880000} \
   CONFIG.PSU__CRF_APB__ACPU_CTRL__DIVISOR0 {1} \
   CONFIG.PSU__CRF_APB__ACPU_CTRL__FREQMHZ {1200} \
   CONFIG.PSU__CRF_APB__ACPU_CTRL__SRCSEL {APLL} \
   CONFIG.PSU__CRF_APB__ACPU__FRAC_ENABLED {0} \
   CONFIG.PSU__CRF_APB__AFI0_REF_CTRL__ACT_FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI0_REF_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__AFI0_REF_CTRL__FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI0_REF_CTRL__SRCSEL {DPLL} \
   CONFIG.PSU__CRF_APB__AFI0_REF__ENABLE {0} \
   CONFIG.PSU__CRF_APB__AFI1_REF_CTRL__ACT_FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI1_REF_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__AFI1_REF_CTRL__FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI1_REF_CTRL__SRCSEL {DPLL} \
   CONFIG.PSU__CRF_APB__AFI1_REF__ENABLE {0} \
   CONFIG.PSU__CRF_APB__AFI2_REF_CTRL__ACT_FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI2_REF_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__AFI2_REF_CTRL__FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI2_REF_CTRL__SRCSEL {DPLL} \
   CONFIG.PSU__CRF_APB__AFI2_REF__ENABLE {0} \
   CONFIG.PSU__CRF_APB__AFI3_REF_CTRL__ACT_FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI3_REF_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__AFI3_REF_CTRL__FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI3_REF_CTRL__SRCSEL {DPLL} \
   CONFIG.PSU__CRF_APB__AFI3_REF__ENABLE {0} \
   CONFIG.PSU__CRF_APB__AFI4_REF_CTRL__ACT_FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI4_REF_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__AFI4_REF_CTRL__FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI4_REF_CTRL__SRCSEL {DPLL} \
   CONFIG.PSU__CRF_APB__AFI4_REF__ENABLE {0} \
   CONFIG.PSU__CRF_APB__AFI5_REF_CTRL__ACT_FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI5_REF_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__AFI5_REF_CTRL__FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI5_REF_CTRL__SRCSEL {DPLL} \
   CONFIG.PSU__CRF_APB__AFI5_REF__ENABLE {0} \
   CONFIG.PSU__CRF_APB__APLL_CTRL__DIV2 {1} \
   CONFIG.PSU__CRF_APB__APLL_CTRL__FBDIV {72} \
   CONFIG.PSU__CRF_APB__APLL_CTRL__FRACDATA {0.000000} \
   CONFIG.PSU__CRF_APB__APLL_CTRL__FRACFREQ {27.138} \
   CONFIG.PSU__CRF_APB__APLL_CTRL__SRCSEL {PSS_REF_CLK} \
   CONFIG.PSU__CRF_APB__APLL_FRAC_CFG__ENABLED {0} \
   CONFIG.PSU__CRF_APB__APLL_TO_LPD_CTRL__DIVISOR0 {3} \
   CONFIG.PSU__CRF_APB__APM_CTRL__ACT_FREQMHZ {1} \
   CONFIG.PSU__CRF_APB__APM_CTRL__DIVISOR0 {1} \
   CONFIG.PSU__CRF_APB__APM_CTRL__FREQMHZ {1} \
   CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ {249.975000} \
   CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ {250} \
   CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__ACT_FREQMHZ {250} \
   CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__DIVISOR0 {5} \
   CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ {250} \
   CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ {249.975000} \
   CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ {250} \
   CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ {533.280000} \
   CONFIG.PSU__CRF_APB__DDR_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__DDR_CTRL__FREQMHZ {1067} \
   CONFIG.PSU__CRF_APB__DDR_CTRL__SRCSEL {DPLL} \
   CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ {599.940000} \
   CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ {600} \
   CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL {APLL} \
   CONFIG.PSU__CRF_APB__DPLL_CTRL__DIV2 {1} \
   CONFIG.PSU__CRF_APB__DPLL_CTRL__FBDIV {64} \
   CONFIG.PSU__CRF_APB__DPLL_CTRL__FRACDATA {0.000000} \
   CONFIG.PSU__CRF_APB__DPLL_CTRL__FRACFREQ {27.138} \
   CONFIG.PSU__CRF_APB__DPLL_CTRL__SRCSEL {PSS_REF_CLK} \
   CONFIG.PSU__CRF_APB__DPLL_FRAC_CFG__ENABLED {0} \
   CONFIG.PSU__CRF_APB__DPLL_TO_LPD_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ {24.997500} \
   CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR0 {15} \
   CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__FREQMHZ {25} \
   CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL {RPLL} \
   CONFIG.PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED {0} \
   CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ {26.783036} \
   CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR0 {14} \
   CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__FREQMHZ {27} \
   CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL {RPLL} \
   CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ {299.970000} \
   CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR0 {5} \
   CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__FREQMHZ {300} \
   CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL {VPLL} \
   CONFIG.PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED {0} \
   CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ {599.940000} \
   CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ {600} \
   CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL {APLL} \
   CONFIG.PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ {499.950000} \
   CONFIG.PSU__CRF_APB__GPU_REF_CTRL__DIVISOR0 {1} \
   CONFIG.PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ {500} \
   CONFIG.PSU__CRF_APB__GPU_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRF_APB__GTGREF0_REF_CTRL__ACT_FREQMHZ {-1} \
   CONFIG.PSU__CRF_APB__GTGREF0_REF_CTRL__DIVISOR0 {-1} \
   CONFIG.PSU__CRF_APB__GTGREF0_REF_CTRL__FREQMHZ {-1} \
   CONFIG.PSU__CRF_APB__GTGREF0_REF_CTRL__SRCSEL {NA} \
   CONFIG.PSU__CRF_APB__GTGREF0__ENABLE {NA} \
   CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__ACT_FREQMHZ {249.975000} \
   CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__FREQMHZ {250} \
   CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ {249.975000} \
   CONFIG.PSU__CRF_APB__SATA_REF_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ {250} \
   CONFIG.PSU__CRF_APB__SATA_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ {99.990000} \
   CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__DIVISOR0 {5} \
   CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ {533.280000} \
   CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ {533.33} \
   CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL {DPLL} \
   CONFIG.PSU__CRF_APB__VPLL_CTRL__DIV2 {1} \
   CONFIG.PSU__CRF_APB__VPLL_CTRL__FBDIV {90} \
   CONFIG.PSU__CRF_APB__VPLL_CTRL__FRACDATA {0.000000} \
   CONFIG.PSU__CRF_APB__VPLL_CTRL__FRACFREQ {27.138} \
   CONFIG.PSU__CRF_APB__VPLL_CTRL__SRCSEL {PSS_REF_CLK} \
   CONFIG.PSU__CRF_APB__VPLL_FRAC_CFG__ENABLED {0} \
   CONFIG.PSU__CRF_APB__VPLL_TO_LPD_CTRL__DIVISOR0 {3} \
   CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ {499.950000} \
   CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__DIVISOR0 {3} \
   CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ {500} \
   CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__ACT_FREQMHZ {500} \
   CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__DIVISOR0 {3} \
   CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__FREQMHZ {500} \
   CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__AFI6__ENABLE {0} \
   CONFIG.PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ {49.995000} \
   CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR0 {30} \
   CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__AMS_REF_CTRL__FREQMHZ {50} \
   CONFIG.PSU__CRL_APB__AMS_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__ACT_FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR0 {15} \
   CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__ACT_FREQMHZ {99.990000} \
   CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR0 {15} \
   CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ {499.950000} \
   CONFIG.PSU__CRL_APB__CPU_R5_CTRL__DIVISOR0 {3} \
   CONFIG.PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ {500} \
   CONFIG.PSU__CRL_APB__CPU_R5_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__ACT_FREQMHZ {180} \
   CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__DIVISOR0 {3} \
   CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__FREQMHZ {180} \
   CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__SRCSEL {SysOsc} \
   CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ {249.975000} \
   CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__DIVISOR0 {6} \
   CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ {250} \
   CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__ACT_FREQMHZ {1000} \
   CONFIG.PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__DIVISOR0 {6} \
   CONFIG.PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__FREQMHZ {1000} \
   CONFIG.PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__SRCSEL {RPLL} \
   CONFIG.PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ {1499.850000} \
   CONFIG.PSU__CRL_APB__DLL_REF_CTRL__FREQMHZ {1500} \
   CONFIG.PSU__CRL_APB__DLL_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__ACT_FREQMHZ {125} \
   CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR0 {12} \
   CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__FREQMHZ {125} \
   CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__ACT_FREQMHZ {125} \
   CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR0 {12} \
   CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__FREQMHZ {125} \
   CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__ACT_FREQMHZ {125} \
   CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR0 {12} \
   CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__FREQMHZ {125} \
   CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ {124.987500} \
   CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR0 {12} \
   CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ {125} \
   CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ {249.975000} \
   CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR0 {6} \
   CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__FREQMHZ {250} \
   CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ {99.990000} \
   CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR0 {15} \
   CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ {99.990000} \
   CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR0 {15} \
   CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__IOPLL_CTRL__DIV2 {1} \
   CONFIG.PSU__CRL_APB__IOPLL_CTRL__FBDIV {90} \
   CONFIG.PSU__CRL_APB__IOPLL_CTRL__FRACDATA {0.000000} \
   CONFIG.PSU__CRL_APB__IOPLL_CTRL__FRACFREQ {27.138} \
   CONFIG.PSU__CRL_APB__IOPLL_CTRL__SRCSEL {PSS_REF_CLK} \
   CONFIG.PSU__CRL_APB__IOPLL_FRAC_CFG__ENABLED {0} \
   CONFIG.PSU__CRL_APB__IOPLL_TO_FPD_CTRL__DIVISOR0 {3} \
   CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ {249.975000} \
   CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__DIVISOR0 {6} \
   CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ {250} \
   CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ {99.990000} \
   CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__DIVISOR0 {15} \
   CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ {499.950000} \
   CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__DIVISOR0 {3} \
   CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ {500} \
   CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__NAND_REF_CTRL__ACT_FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR0 {15} \
   CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__NAND_REF_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__NAND_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__OCM_MAIN_CTRL__ACT_FREQMHZ {500} \
   CONFIG.PSU__CRL_APB__OCM_MAIN_CTRL__DIVISOR0 {3} \
   CONFIG.PSU__CRL_APB__OCM_MAIN_CTRL__FREQMHZ {500} \
   CONFIG.PSU__CRL_APB__OCM_MAIN_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ {187.481250} \
   CONFIG.PSU__CRL_APB__PCAP_CTRL__DIVISOR0 {8} \
   CONFIG.PSU__CRL_APB__PCAP_CTRL__FREQMHZ {200} \
   CONFIG.PSU__CRL_APB__PCAP_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ {187.481250} \
   CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR0 {8} \
   CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {188} \
   CONFIG.PSU__CRL_APB__PL0_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ {187.481250} \
   CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR0 {4} \
   CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ {188} \
   CONFIG.PSU__CRL_APB__PL1_REF_CTRL__SRCSEL {RPLL} \
   CONFIG.PSU__CRL_APB__PL2_REF_CTRL__ACT_FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR0 {4} \
   CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__PL2_REF_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__PL2_REF_CTRL__SRCSEL {RPLL} \
   CONFIG.PSU__CRL_APB__PL3_REF_CTRL__ACT_FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR0 {4} \
   CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__PL3_REF_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__PL3_REF_CTRL__SRCSEL {RPLL} \
   CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ {124.987500} \
   CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR0 {12} \
   CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ {125} \
   CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__RPLL_CTRL__DIV2 {1} \
   CONFIG.PSU__CRL_APB__RPLL_CTRL__FBDIV {45} \
   CONFIG.PSU__CRL_APB__RPLL_CTRL__FRACDATA {0.000000} \
   CONFIG.PSU__CRL_APB__RPLL_CTRL__FRACFREQ {27.138} \
   CONFIG.PSU__CRL_APB__RPLL_CTRL__SRCSEL {PSS_REF_CLK} \
   CONFIG.PSU__CRL_APB__RPLL_FRAC_CFG__ENABLED {0} \
   CONFIG.PSU__CRL_APB__RPLL_TO_FPD_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ {200} \
   CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR0 {7} \
   CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__FREQMHZ {200} \
   CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL {RPLL} \
   CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ {187.481250} \
   CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR0 {8} \
   CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ {200} \
   CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__ACT_FREQMHZ {214} \
   CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR0 {7} \
   CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__FREQMHZ {200} \
   CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__SRCSEL {RPLL} \
   CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__ACT_FREQMHZ {214} \
   CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR0 {7} \
   CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__FREQMHZ {200} \
   CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__SRCSEL {RPLL} \
   CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ {99.990000} \
   CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__DIVISOR0 {15} \
   CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ {99.990000} \
   CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR0 {15} \
   CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__UART0_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ {99.990000} \
   CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR0 {15} \
   CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__UART1_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ {249.975000} \
   CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR0 {6} \
   CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ {250} \
   CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__ACT_FREQMHZ {250} \
   CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR0 {6} \
   CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__FREQMHZ {250} \
   CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ {19.998000} \
   CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR0 {25} \
   CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR1 {3} \
   CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ {20} \
   CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__USB3__ENABLE {1} \
   CONFIG.PSU__CSUPMU__PERIPHERAL__VALID {1} \
   CONFIG.PSU__CSU_COHERENCY {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_0__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_0__ERASE_BBRAM {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_10__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_10__ERASE_BBRAM {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_11__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_11__ERASE_BBRAM {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_12__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_12__ERASE_BBRAM {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_1__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_1__ERASE_BBRAM {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_2__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_2__ERASE_BBRAM {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_3__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_3__ERASE_BBRAM {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_4__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_4__ERASE_BBRAM {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_5__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_5__ERASE_BBRAM {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_6__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_6__ERASE_BBRAM {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_7__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_7__ERASE_BBRAM {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_8__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_8__ERASE_BBRAM {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_9__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_9__ERASE_BBRAM {0} \
   CONFIG.PSU__CSU__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__DDRC__ADDR_MIRROR {0} \
   CONFIG.PSU__DDRC__AL {0} \
   CONFIG.PSU__DDRC__BANK_ADDR_COUNT {2} \
   CONFIG.PSU__DDRC__BG_ADDR_COUNT {2} \
   CONFIG.PSU__DDRC__BRC_MAPPING {ROW_BANK_COL} \
   CONFIG.PSU__DDRC__BUS_WIDTH {64 Bit} \
   CONFIG.PSU__DDRC__CL {15} \
   CONFIG.PSU__DDRC__CLOCK_STOP_EN {0} \
   CONFIG.PSU__DDRC__COL_ADDR_COUNT {10} \
   CONFIG.PSU__DDRC__COMPONENTS {UDIMM} \
   CONFIG.PSU__DDRC__CWL {14} \
   CONFIG.PSU__DDRC__DDR4_ADDR_MAPPING {0} \
   CONFIG.PSU__DDRC__DDR4_CAL_MODE_ENABLE {0} \
   CONFIG.PSU__DDRC__DDR4_CRC_CONTROL {0} \
   CONFIG.PSU__DDRC__DDR4_MAXPWR_SAVING_EN {0} \
   CONFIG.PSU__DDRC__DDR4_T_REF_MODE {0} \
   CONFIG.PSU__DDRC__DDR4_T_REF_RANGE {Normal (0-85)} \
   CONFIG.PSU__DDRC__DEEP_PWR_DOWN_EN {0} \
   CONFIG.PSU__DDRC__DEVICE_CAPACITY {4096 MBits} \
   CONFIG.PSU__DDRC__DIMM_ADDR_MIRROR {0} \
   CONFIG.PSU__DDRC__DM_DBI {DM_NO_DBI} \
   CONFIG.PSU__DDRC__DQMAP_0_3 {0} \
   CONFIG.PSU__DDRC__DQMAP_12_15 {0} \
   CONFIG.PSU__DDRC__DQMAP_16_19 {0} \
   CONFIG.PSU__DDRC__DQMAP_20_23 {0} \
   CONFIG.PSU__DDRC__DQMAP_24_27 {0} \
   CONFIG.PSU__DDRC__DQMAP_28_31 {0} \
   CONFIG.PSU__DDRC__DQMAP_32_35 {0} \
   CONFIG.PSU__DDRC__DQMAP_36_39 {0} \
   CONFIG.PSU__DDRC__DQMAP_40_43 {0} \
   CONFIG.PSU__DDRC__DQMAP_44_47 {0} \
   CONFIG.PSU__DDRC__DQMAP_48_51 {0} \
   CONFIG.PSU__DDRC__DQMAP_4_7 {0} \
   CONFIG.PSU__DDRC__DQMAP_52_55 {0} \
   CONFIG.PSU__DDRC__DQMAP_56_59 {0} \
   CONFIG.PSU__DDRC__DQMAP_60_63 {0} \
   CONFIG.PSU__DDRC__DQMAP_64_67 {0} \
   CONFIG.PSU__DDRC__DQMAP_68_71 {0} \
   CONFIG.PSU__DDRC__DQMAP_8_11 {0} \
   CONFIG.PSU__DDRC__DRAM_WIDTH {8 Bits} \
   CONFIG.PSU__DDRC__ECC {Disabled} \
   CONFIG.PSU__DDRC__ECC_SCRUB {0} \
   CONFIG.PSU__DDRC__ENABLE {1} \
   CONFIG.PSU__DDRC__ENABLE_2T_TIMING {0} \
   CONFIG.PSU__DDRC__ENABLE_DP_SWITCH {0} \
   CONFIG.PSU__DDRC__ENABLE_LP4_HAS_ECC_COMP {0} \
   CONFIG.PSU__DDRC__ENABLE_LP4_SLOWBOOT {0} \
   CONFIG.PSU__DDRC__EN_2ND_CLK {0} \
   CONFIG.PSU__DDRC__FGRM {1X} \
   CONFIG.PSU__DDRC__FREQ_MHZ {1} \
   CONFIG.PSU__DDRC__LPDDR3_DUALRANK_SDP {0} \
   CONFIG.PSU__DDRC__LP_ASR {manual normal} \
   CONFIG.PSU__DDRC__MEMORY_TYPE {DDR 4} \
   CONFIG.PSU__DDRC__PARITY_ENABLE {0} \
   CONFIG.PSU__DDRC__PER_BANK_REFRESH {0} \
   CONFIG.PSU__DDRC__PHY_DBI_MODE {0} \
   CONFIG.PSU__DDRC__PLL_BYPASS {0} \
   CONFIG.PSU__DDRC__PWR_DOWN_EN {0} \
   CONFIG.PSU__DDRC__RANK_ADDR_COUNT {0} \
   CONFIG.PSU__DDRC__RD_DQS_CENTER {0} \
   CONFIG.PSU__DDRC__ROW_ADDR_COUNT {15} \
   CONFIG.PSU__DDRC__SB_TARGET {15-15-15} \
   CONFIG.PSU__DDRC__SELF_REF_ABORT {0} \
   CONFIG.PSU__DDRC__SPEED_BIN {DDR4_2133P} \
   CONFIG.PSU__DDRC__STATIC_RD_MODE {0} \
   CONFIG.PSU__DDRC__TRAIN_DATA_EYE {1} \
   CONFIG.PSU__DDRC__TRAIN_READ_GATE {1} \
   CONFIG.PSU__DDRC__TRAIN_WRITE_LEVEL {1} \
   CONFIG.PSU__DDRC__T_FAW {30.0} \
   CONFIG.PSU__DDRC__T_RAS_MIN {33} \
   CONFIG.PSU__DDRC__T_RC {47.06} \
   CONFIG.PSU__DDRC__T_RCD {15} \
   CONFIG.PSU__DDRC__T_RP {15} \
   CONFIG.PSU__DDRC__VENDOR_PART {OTHERS} \
   CONFIG.PSU__DDRC__VIDEO_BUFFER_SIZE {0} \
   CONFIG.PSU__DDRC__VREF {1} \
   CONFIG.PSU__DDR_HIGH_ADDRESS_GUI_ENABLE {1} \
   CONFIG.PSU__DDR_QOS_ENABLE {0} \
   CONFIG.PSU__DDR_QOS_HP0_RDQOS {} \
   CONFIG.PSU__DDR_QOS_HP0_WRQOS {} \
   CONFIG.PSU__DDR_QOS_HP1_RDQOS {} \
   CONFIG.PSU__DDR_QOS_HP1_WRQOS {} \
   CONFIG.PSU__DDR_QOS_HP2_RDQOS {} \
   CONFIG.PSU__DDR_QOS_HP2_WRQOS {} \
   CONFIG.PSU__DDR_QOS_HP3_RDQOS {} \
   CONFIG.PSU__DDR_QOS_HP3_WRQOS {} \
   CONFIG.PSU__DDR_QOS_RD_HPR_THRSHLD {} \
   CONFIG.PSU__DDR_QOS_RD_LPR_THRSHLD {} \
   CONFIG.PSU__DDR_QOS_WR_THRSHLD {} \
   CONFIG.PSU__DDR_SW_REFRESH_ENABLED {1} \
   CONFIG.PSU__DDR__INTERFACE__FREQMHZ {533.500} \
   CONFIG.PSU__DEVICE_TYPE {EG} \
   CONFIG.PSU__DISPLAYPORT__LANE0__ENABLE {1} \
   CONFIG.PSU__DISPLAYPORT__LANE0__IO {GT Lane1} \
   CONFIG.PSU__DISPLAYPORT__LANE1__ENABLE {0} \
   CONFIG.PSU__DISPLAYPORT__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__DLL__ISUSED {1} \
   CONFIG.PSU__DPAUX__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__DPAUX__PERIPHERAL__IO {MIO 27 .. 30} \
   CONFIG.PSU__DP__LANE_SEL {Single Lower} \
   CONFIG.PSU__DP__REF_CLK_FREQ {27} \
   CONFIG.PSU__DP__REF_CLK_SEL {Ref Clk3} \
   CONFIG.PSU__ENABLE__DDR__REFRESH__SIGNALS {0} \
   CONFIG.PSU__ENET0__FIFO__ENABLE {0} \
   CONFIG.PSU__ENET0__GRP_MDIO__ENABLE {0} \
   CONFIG.PSU__ENET0__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__ENET0__PTP__ENABLE {0} \
   CONFIG.PSU__ENET0__TSU__ENABLE {0} \
   CONFIG.PSU__ENET1__FIFO__ENABLE {0} \
   CONFIG.PSU__ENET1__GRP_MDIO__ENABLE {0} \
   CONFIG.PSU__ENET1__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__ENET1__PTP__ENABLE {0} \
   CONFIG.PSU__ENET1__TSU__ENABLE {0} \
   CONFIG.PSU__ENET2__FIFO__ENABLE {0} \
   CONFIG.PSU__ENET2__GRP_MDIO__ENABLE {0} \
   CONFIG.PSU__ENET2__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__ENET2__PTP__ENABLE {0} \
   CONFIG.PSU__ENET2__TSU__ENABLE {0} \
   CONFIG.PSU__ENET3__FIFO__ENABLE {0} \
   CONFIG.PSU__ENET3__GRP_MDIO__ENABLE {1} \
   CONFIG.PSU__ENET3__GRP_MDIO__IO {MIO 76 .. 77} \
   CONFIG.PSU__ENET3__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__ENET3__PERIPHERAL__IO {MIO 64 .. 75} \
   CONFIG.PSU__ENET3__PTP__ENABLE {0} \
   CONFIG.PSU__ENET3__TSU__ENABLE {0} \
   CONFIG.PSU__EN_AXI_STATUS_PORTS {0} \
   CONFIG.PSU__EN_EMIO_TRACE {0} \
   CONFIG.PSU__EP__IP {0} \
   CONFIG.PSU__EXPAND__CORESIGHT {0} \
   CONFIG.PSU__EXPAND__FPD_SLAVES {0} \
   CONFIG.PSU__EXPAND__GIC {0} \
   CONFIG.PSU__EXPAND__LOWER_LPS_SLAVES {0} \
   CONFIG.PSU__EXPAND__UPPER_LPS_SLAVES {0} \
   CONFIG.PSU__FPDMASTERS_COHERENCY {0} \
   CONFIG.PSU__FPD_SLCR__WDT1__ACT_FREQMHZ {99.989998} \
   CONFIG.PSU__FPD_SLCR__WDT1__FREQMHZ {99.989998} \
   CONFIG.PSU__FPD_SLCR__WDT_CLK_SEL__SELECT {APB} \
   CONFIG.PSU__FPGA_PL0_ENABLE {1} \
   CONFIG.PSU__FPGA_PL1_ENABLE {1} \
   CONFIG.PSU__FPGA_PL2_ENABLE {0} \
   CONFIG.PSU__FPGA_PL3_ENABLE {0} \
   CONFIG.PSU__FP__POWER__ON {1} \
   CONFIG.PSU__FTM__CTI_IN_0 {0} \
   CONFIG.PSU__FTM__CTI_IN_1 {0} \
   CONFIG.PSU__FTM__CTI_IN_2 {0} \
   CONFIG.PSU__FTM__CTI_IN_3 {0} \
   CONFIG.PSU__FTM__CTI_OUT_0 {0} \
   CONFIG.PSU__FTM__CTI_OUT_1 {0} \
   CONFIG.PSU__FTM__CTI_OUT_2 {0} \
   CONFIG.PSU__FTM__CTI_OUT_3 {0} \
   CONFIG.PSU__FTM__GPI {0} \
   CONFIG.PSU__FTM__GPO {0} \
   CONFIG.PSU__GEM0_COHERENCY {0} \
   CONFIG.PSU__GEM1_COHERENCY {0} \
   CONFIG.PSU__GEM2_COHERENCY {0} \
   CONFIG.PSU__GEM3_COHERENCY {0} \
   CONFIG.PSU__GEM__TSU__ENABLE {0} \
   CONFIG.PSU__GEN_IPI_0__MASTER {APU} \
   CONFIG.PSU__GEN_IPI_10__MASTER {NONE} \
   CONFIG.PSU__GEN_IPI_1__MASTER {RPU0} \
   CONFIG.PSU__GEN_IPI_2__MASTER {RPU1} \
   CONFIG.PSU__GEN_IPI_3__MASTER {PMU} \
   CONFIG.PSU__GEN_IPI_4__MASTER {PMU} \
   CONFIG.PSU__GEN_IPI_5__MASTER {PMU} \
   CONFIG.PSU__GEN_IPI_6__MASTER {PMU} \
   CONFIG.PSU__GEN_IPI_7__MASTER {NONE} \
   CONFIG.PSU__GEN_IPI_8__MASTER {NONE} \
   CONFIG.PSU__GEN_IPI_9__MASTER {NONE} \
   CONFIG.PSU__GPIO0_MIO__IO {MIO 0 .. 25} \
   CONFIG.PSU__GPIO0_MIO__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__GPIO1_MIO__IO {MIO 26 .. 51} \
   CONFIG.PSU__GPIO1_MIO__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__GPIO2_MIO__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__GPIO_EMIO_WIDTH {1} \
   CONFIG.PSU__GPIO_EMIO__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__GPIO_EMIO__WIDTH {[94:0]} \
   CONFIG.PSU__GPU_PP0__POWER__ON {1} \
   CONFIG.PSU__GPU_PP1__POWER__ON {1} \
   CONFIG.PSU__GT_REF_CLK__FREQMHZ {33.333} \
   CONFIG.PSU__GT__LINK_SPEED {HBR} \
   CONFIG.PSU__GT__PRE_EMPH_LVL_4 {0} \
   CONFIG.PSU__GT__VLT_SWNG_LVL_4 {0} \
   CONFIG.PSU__HIGH_ADDRESS__ENABLE {0} \
   CONFIG.PSU__HPM0_FPD__NUM_READ_THREADS {4} \
   CONFIG.PSU__HPM0_FPD__NUM_WRITE_THREADS {4} \
   CONFIG.PSU__HPM0_LPD__NUM_READ_THREADS {4} \
   CONFIG.PSU__HPM0_LPD__NUM_WRITE_THREADS {4} \
   CONFIG.PSU__HPM1_FPD__NUM_READ_THREADS {4} \
   CONFIG.PSU__HPM1_FPD__NUM_WRITE_THREADS {4} \
   CONFIG.PSU__I2C0_LOOP_I2C1__ENABLE {0} \
   CONFIG.PSU__I2C0__GRP_INT__ENABLE {0} \
   CONFIG.PSU__I2C0__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__I2C0__PERIPHERAL__IO {MIO 14 .. 15} \
   CONFIG.PSU__I2C1__GRP_INT__ENABLE {0} \
   CONFIG.PSU__I2C1__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__I2C1__PERIPHERAL__IO {MIO 16 .. 17} \
   CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL {APB} \
   CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL {APB} \
   CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL {APB} \
   CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL {APB} \
   CONFIG.PSU__IOU_SLCR__TTC0__ACT_FREQMHZ {100.000000} \
   CONFIG.PSU__IOU_SLCR__TTC0__FREQMHZ {100.000000} \
   CONFIG.PSU__IOU_SLCR__TTC1__ACT_FREQMHZ {100.000000} \
   CONFIG.PSU__IOU_SLCR__TTC1__FREQMHZ {100.000000} \
   CONFIG.PSU__IOU_SLCR__TTC2__ACT_FREQMHZ {100.000000} \
   CONFIG.PSU__IOU_SLCR__TTC2__FREQMHZ {100.000000} \
   CONFIG.PSU__IOU_SLCR__TTC3__ACT_FREQMHZ {100.000000} \
   CONFIG.PSU__IOU_SLCR__TTC3__FREQMHZ {100.000000} \
   CONFIG.PSU__IOU_SLCR__WDT0__ACT_FREQMHZ {99.989998} \
   CONFIG.PSU__IOU_SLCR__WDT0__FREQMHZ {99.989998} \
   CONFIG.PSU__IOU_SLCR__WDT_CLK_SEL__SELECT {APB} \
   CONFIG.PSU__IRQ_P2F_ADMA_CHAN__INT {0} \
   CONFIG.PSU__IRQ_P2F_AIB_AXI__INT {0} \
   CONFIG.PSU__IRQ_P2F_AMS__INT {0} \
   CONFIG.PSU__IRQ_P2F_APM_FPD__INT {0} \
   CONFIG.PSU__IRQ_P2F_APU_COMM__INT {0} \
   CONFIG.PSU__IRQ_P2F_APU_CPUMNT__INT {0} \
   CONFIG.PSU__IRQ_P2F_APU_CTI__INT {0} \
   CONFIG.PSU__IRQ_P2F_APU_EXTERR__INT {0} \
   CONFIG.PSU__IRQ_P2F_APU_IPI__INT {0} \
   CONFIG.PSU__IRQ_P2F_APU_L2ERR__INT {0} \
   CONFIG.PSU__IRQ_P2F_APU_PMU__INT {0} \
   CONFIG.PSU__IRQ_P2F_APU_REGS__INT {0} \
   CONFIG.PSU__IRQ_P2F_ATB_LPD__INT {0} \
   CONFIG.PSU__IRQ_P2F_CAN0__INT {0} \
   CONFIG.PSU__IRQ_P2F_CAN1__INT {0} \
   CONFIG.PSU__IRQ_P2F_CLKMON__INT {0} \
   CONFIG.PSU__IRQ_P2F_CSUPMU_WDT__INT {0} \
   CONFIG.PSU__IRQ_P2F_CSU_DMA__INT {0} \
   CONFIG.PSU__IRQ_P2F_CSU__INT {0} \
   CONFIG.PSU__IRQ_P2F_DDR_SS__INT {0} \
   CONFIG.PSU__IRQ_P2F_DPDMA__INT {0} \
   CONFIG.PSU__IRQ_P2F_DPORT__INT {0} \
   CONFIG.PSU__IRQ_P2F_EFUSE__INT {0} \
   CONFIG.PSU__IRQ_P2F_ENT0_WAKEUP__INT {0} \
   CONFIG.PSU__IRQ_P2F_ENT0__INT {0} \
   CONFIG.PSU__IRQ_P2F_ENT1_WAKEUP__INT {0} \
   CONFIG.PSU__IRQ_P2F_ENT1__INT {0} \
   CONFIG.PSU__IRQ_P2F_ENT2_WAKEUP__INT {0} \
   CONFIG.PSU__IRQ_P2F_ENT2__INT {0} \
   CONFIG.PSU__IRQ_P2F_ENT3_WAKEUP__INT {0} \
   CONFIG.PSU__IRQ_P2F_ENT3__INT {0} \
   CONFIG.PSU__IRQ_P2F_FPD_APB__INT {0} \
   CONFIG.PSU__IRQ_P2F_FPD_ATB_ERR__INT {0} \
   CONFIG.PSU__IRQ_P2F_FP_WDT__INT {0} \
   CONFIG.PSU__IRQ_P2F_GDMA_CHAN__INT {0} \
   CONFIG.PSU__IRQ_P2F_GPIO__INT {0} \
   CONFIG.PSU__IRQ_P2F_GPU__INT {0} \
   CONFIG.PSU__IRQ_P2F_I2C0__INT {0} \
   CONFIG.PSU__IRQ_P2F_I2C1__INT {0} \
   CONFIG.PSU__IRQ_P2F_LPD_APB__INT {0} \
   CONFIG.PSU__IRQ_P2F_LPD_APM__INT {0} \
   CONFIG.PSU__IRQ_P2F_LP_WDT__INT {0} \
   CONFIG.PSU__IRQ_P2F_NAND__INT {0} \
   CONFIG.PSU__IRQ_P2F_OCM_ERR__INT {0} \
   CONFIG.PSU__IRQ_P2F_PCIE_DMA__INT {0} \
   CONFIG.PSU__IRQ_P2F_PCIE_LEGACY__INT {0} \
   CONFIG.PSU__IRQ_P2F_PCIE_MSC__INT {0} \
   CONFIG.PSU__IRQ_P2F_PCIE_MSI__INT {0} \
   CONFIG.PSU__IRQ_P2F_PL_IPI__INT {0} \
   CONFIG.PSU__IRQ_P2F_QSPI__INT {0} \
   CONFIG.PSU__IRQ_P2F_R5_CORE0_ECC_ERR__INT {0} \
   CONFIG.PSU__IRQ_P2F_R5_CORE1_ECC_ERR__INT {0} \
   CONFIG.PSU__IRQ_P2F_RPU_IPI__INT {0} \
   CONFIG.PSU__IRQ_P2F_RPU_PERMON__INT {0} \
   CONFIG.PSU__IRQ_P2F_RTC_ALARM__INT {0} \
   CONFIG.PSU__IRQ_P2F_RTC_SECONDS__INT {0} \
   CONFIG.PSU__IRQ_P2F_SATA__INT {0} \
   CONFIG.PSU__IRQ_P2F_SDIO0_WAKE__INT {0} \
   CONFIG.PSU__IRQ_P2F_SDIO0__INT {0} \
   CONFIG.PSU__IRQ_P2F_SDIO1_WAKE__INT {0} \
   CONFIG.PSU__IRQ_P2F_SDIO1__INT {0} \
   CONFIG.PSU__IRQ_P2F_SPI0__INT {0} \
   CONFIG.PSU__IRQ_P2F_SPI1__INT {0} \
   CONFIG.PSU__IRQ_P2F_TTC0__INT0 {0} \
   CONFIG.PSU__IRQ_P2F_TTC0__INT1 {0} \
   CONFIG.PSU__IRQ_P2F_TTC0__INT2 {0} \
   CONFIG.PSU__IRQ_P2F_TTC1__INT0 {0} \
   CONFIG.PSU__IRQ_P2F_TTC1__INT1 {0} \
   CONFIG.PSU__IRQ_P2F_TTC1__INT2 {0} \
   CONFIG.PSU__IRQ_P2F_TTC2__INT0 {0} \
   CONFIG.PSU__IRQ_P2F_TTC2__INT1 {0} \
   CONFIG.PSU__IRQ_P2F_TTC2__INT2 {0} \
   CONFIG.PSU__IRQ_P2F_TTC3__INT0 {0} \
   CONFIG.PSU__IRQ_P2F_TTC3__INT1 {0} \
   CONFIG.PSU__IRQ_P2F_TTC3__INT2 {0} \
   CONFIG.PSU__IRQ_P2F_UART0__INT {0} \
   CONFIG.PSU__IRQ_P2F_UART1__INT {0} \
   CONFIG.PSU__IRQ_P2F_USB3_ENDPOINT__INT0 {0} \
   CONFIG.PSU__IRQ_P2F_USB3_ENDPOINT__INT1 {0} \
   CONFIG.PSU__IRQ_P2F_USB3_OTG__INT0 {0} \
   CONFIG.PSU__IRQ_P2F_USB3_OTG__INT1 {0} \
   CONFIG.PSU__IRQ_P2F_USB3_PMU_WAKEUP__INT {0} \
   CONFIG.PSU__IRQ_P2F_XMPU_FPD__INT {0} \
   CONFIG.PSU__IRQ_P2F_XMPU_LPD__INT {0} \
   CONFIG.PSU__IRQ_P2F__INTF_FPD_SMMU__INT {0} \
   CONFIG.PSU__IRQ_P2F__INTF_PPD_CCI__INT {0} \
   CONFIG.PSU__L2_BANK0__POWER__ON {1} \
   CONFIG.PSU__LPDMA0_COHERENCY {0} \
   CONFIG.PSU__LPDMA1_COHERENCY {0} \
   CONFIG.PSU__LPDMA2_COHERENCY {0} \
   CONFIG.PSU__LPDMA3_COHERENCY {0} \
   CONFIG.PSU__LPDMA4_COHERENCY {0} \
   CONFIG.PSU__LPDMA5_COHERENCY {0} \
   CONFIG.PSU__LPDMA6_COHERENCY {0} \
   CONFIG.PSU__LPDMA7_COHERENCY {0} \
   CONFIG.PSU__LPD_SLCR__CSUPMU_WDT_CLK_SEL__SELECT {APB} \
   CONFIG.PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ {100.000000} \
   CONFIG.PSU__LPD_SLCR__CSUPMU__FREQMHZ {100.000000} \
   CONFIG.PSU__MAXIGP0__DATA_WIDTH {128} \
   CONFIG.PSU__MAXIGP1__DATA_WIDTH {128} \
   CONFIG.PSU__MAXIGP2__DATA_WIDTH {32} \
   CONFIG.PSU__M_AXI_GP0_SUPPORTS_NARROW_BURST {1} \
   CONFIG.PSU__M_AXI_GP1_SUPPORTS_NARROW_BURST {1} \
   CONFIG.PSU__M_AXI_GP2_SUPPORTS_NARROW_BURST {1} \
   CONFIG.PSU__NAND_COHERENCY {0} \
   CONFIG.PSU__NAND__CHIP_ENABLE__ENABLE {0} \
   CONFIG.PSU__NAND__DATA_STROBE__ENABLE {0} \
   CONFIG.PSU__NAND__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__NAND__READY0_BUSY__ENABLE {0} \
   CONFIG.PSU__NAND__READY1_BUSY__ENABLE {0} \
   CONFIG.PSU__NAND__READY_BUSY__ENABLE {0} \
   CONFIG.PSU__NUM_FABRIC_RESETS {1} \
   CONFIG.PSU__OCM_BANK0__POWER__ON {1} \
   CONFIG.PSU__OCM_BANK1__POWER__ON {1} \
   CONFIG.PSU__OCM_BANK2__POWER__ON {1} \
   CONFIG.PSU__OCM_BANK3__POWER__ON {1} \
   CONFIG.PSU__OVERRIDE__BASIC_CLOCK {0} \
   CONFIG.PSU__PCIE__ACS_VIOLAION {0} \
   CONFIG.PSU__PCIE__ACS_VIOLATION {0} \
   CONFIG.PSU__PCIE__AER_CAPABILITY {0} \
   CONFIG.PSU__PCIE__ATOMICOP_EGRESS_BLOCKED {0} \
   CONFIG.PSU__PCIE__BAR0_64BIT {0} \
   CONFIG.PSU__PCIE__BAR0_ENABLE {0} \
   CONFIG.PSU__PCIE__BAR0_PREFETCHABLE {0} \
   CONFIG.PSU__PCIE__BAR0_VAL {0x0} \
   CONFIG.PSU__PCIE__BAR1_64BIT {0} \
   CONFIG.PSU__PCIE__BAR1_ENABLE {0} \
   CONFIG.PSU__PCIE__BAR1_PREFETCHABLE {0} \
   CONFIG.PSU__PCIE__BAR1_VAL {0x0} \
   CONFIG.PSU__PCIE__BAR2_64BIT {0} \
   CONFIG.PSU__PCIE__BAR2_ENABLE {0} \
   CONFIG.PSU__PCIE__BAR2_PREFETCHABLE {0} \
   CONFIG.PSU__PCIE__BAR2_VAL {0x0} \
   CONFIG.PSU__PCIE__BAR3_64BIT {0} \
   CONFIG.PSU__PCIE__BAR3_ENABLE {0} \
   CONFIG.PSU__PCIE__BAR3_PREFETCHABLE {0} \
   CONFIG.PSU__PCIE__BAR3_VAL {0x0} \
   CONFIG.PSU__PCIE__BAR4_64BIT {0} \
   CONFIG.PSU__PCIE__BAR4_ENABLE {0} \
   CONFIG.PSU__PCIE__BAR4_PREFETCHABLE {0} \
   CONFIG.PSU__PCIE__BAR4_VAL {0x0} \
   CONFIG.PSU__PCIE__BAR5_64BIT {0} \
   CONFIG.PSU__PCIE__BAR5_ENABLE {0} \
   CONFIG.PSU__PCIE__BAR5_PREFETCHABLE {0} \
   CONFIG.PSU__PCIE__BAR5_VAL {0x0} \
   CONFIG.PSU__PCIE__CLASS_CODE_BASE {0x06} \
   CONFIG.PSU__PCIE__CLASS_CODE_INTERFACE {0x0} \
   CONFIG.PSU__PCIE__CLASS_CODE_SUB {0x4} \
   CONFIG.PSU__PCIE__CLASS_CODE_VALUE {0x60400} \
   CONFIG.PSU__PCIE__COMPLETER_ABORT {0} \
   CONFIG.PSU__PCIE__COMPLTION_TIMEOUT {0} \
   CONFIG.PSU__PCIE__CORRECTABLE_INT_ERR {0} \
   CONFIG.PSU__PCIE__CRS_SW_VISIBILITY {1} \
   CONFIG.PSU__PCIE__DEVICE_ID {0xD021} \
   CONFIG.PSU__PCIE__DEVICE_PORT_TYPE {Root Port} \
   CONFIG.PSU__PCIE__ECRC_CHECK {0} \
   CONFIG.PSU__PCIE__ECRC_ERR {0} \
   CONFIG.PSU__PCIE__ECRC_GEN {0} \
   CONFIG.PSU__PCIE__EROM_ENABLE {0} \
   CONFIG.PSU__PCIE__EROM_VAL {0x0} \
   CONFIG.PSU__PCIE__FLOW_CONTROL_ERR {0} \
   CONFIG.PSU__PCIE__FLOW_CONTROL_PROTOCOL_ERR {0} \
   CONFIG.PSU__PCIE__HEADER_LOG_OVERFLOW {0} \
   CONFIG.PSU__PCIE__INTX_GENERATION {0} \
   CONFIG.PSU__PCIE__LANE0__ENABLE {1} \
   CONFIG.PSU__PCIE__LANE0__IO {GT Lane0} \
   CONFIG.PSU__PCIE__LANE1__ENABLE {0} \
   CONFIG.PSU__PCIE__LANE2__ENABLE {0} \
   CONFIG.PSU__PCIE__LANE3__ENABLE {0} \
   CONFIG.PSU__PCIE__LINK_SPEED {5.0 Gb/s} \
   CONFIG.PSU__PCIE__MAXIMUM_LINK_WIDTH {x1} \
   CONFIG.PSU__PCIE__MAX_PAYLOAD_SIZE {256 bytes} \
   CONFIG.PSU__PCIE__MC_BLOCKED_TLP {0} \
   CONFIG.PSU__PCIE__MSIX_BAR_INDICATOR {} \
   CONFIG.PSU__PCIE__MSIX_CAPABILITY {0} \
   CONFIG.PSU__PCIE__MSIX_PBA_BAR_INDICATOR {} \
   CONFIG.PSU__PCIE__MSIX_PBA_OFFSET {0} \
   CONFIG.PSU__PCIE__MSIX_TABLE_OFFSET {0} \
   CONFIG.PSU__PCIE__MSIX_TABLE_SIZE {0} \
   CONFIG.PSU__PCIE__MSI_64BIT_ADDR_CAPABLE {0} \
   CONFIG.PSU__PCIE__MSI_CAPABILITY {0} \
   CONFIG.PSU__PCIE__MULTIHEADER {0} \
   CONFIG.PSU__PCIE__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__PCIE__PERIPHERAL__ENDPOINT_ENABLE {0} \
   CONFIG.PSU__PCIE__PERIPHERAL__ROOTPORT_ENABLE {1} \
   CONFIG.PSU__PCIE__PERIPHERAL__ROOTPORT_IO {MIO 31} \
   CONFIG.PSU__PCIE__PERM_ROOT_ERR_UPDATE {0} \
   CONFIG.PSU__PCIE__RECEIVER_ERR {0} \
   CONFIG.PSU__PCIE__RECEIVER_OVERFLOW {0} \
   CONFIG.PSU__PCIE__REF_CLK_FREQ {100} \
   CONFIG.PSU__PCIE__REF_CLK_SEL {Ref Clk0} \
   CONFIG.PSU__PCIE__RESET__POLARITY {Active Low} \
   CONFIG.PSU__PCIE__REVISION_ID {0x0} \
   CONFIG.PSU__PCIE__SUBSYSTEM_ID {0x7} \
   CONFIG.PSU__PCIE__SUBSYSTEM_VENDOR_ID {0x10EE} \
   CONFIG.PSU__PCIE__SURPRISE_DOWN {0} \
   CONFIG.PSU__PCIE__TLP_PREFIX_BLOCKED {0} \
   CONFIG.PSU__PCIE__UNCORRECTABL_INT_ERR {0} \
   CONFIG.PSU__PCIE__VENDOR_ID {0x10EE} \
   CONFIG.PSU__PJTAG__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__PL_CLK0_BUF {TRUE} \
   CONFIG.PSU__PL_CLK1_BUF {FALSE} \
   CONFIG.PSU__PL_CLK2_BUF {FALSE} \
   CONFIG.PSU__PL_CLK3_BUF {FALSE} \
   CONFIG.PSU__PL__POWER__ON {1} \
   CONFIG.PSU__PMU_COHERENCY {0} \
   CONFIG.PSU__PMU__AIBACK__ENABLE {0} \
   CONFIG.PSU__PMU__EMIO_GPI__ENABLE {0} \
   CONFIG.PSU__PMU__EMIO_GPO__ENABLE {0} \
   CONFIG.PSU__PMU__GPI0__ENABLE {0} \
   CONFIG.PSU__PMU__GPI1__ENABLE {0} \
   CONFIG.PSU__PMU__GPI2__ENABLE {0} \
   CONFIG.PSU__PMU__GPI3__ENABLE {0} \
   CONFIG.PSU__PMU__GPI4__ENABLE {0} \
   CONFIG.PSU__PMU__GPI5__ENABLE {0} \
   CONFIG.PSU__PMU__GPO0__ENABLE {1} \
   CONFIG.PSU__PMU__GPO0__IO {MIO 32} \
   CONFIG.PSU__PMU__GPO1__ENABLE {1} \
   CONFIG.PSU__PMU__GPO1__IO {MIO 33} \
   CONFIG.PSU__PMU__GPO2__ENABLE {1} \
   CONFIG.PSU__PMU__GPO2__IO {MIO 34} \
   CONFIG.PSU__PMU__GPO2__POLARITY {low} \
   CONFIG.PSU__PMU__GPO3__ENABLE {1} \
   CONFIG.PSU__PMU__GPO3__IO {MIO 35} \
   CONFIG.PSU__PMU__GPO3__POLARITY {low} \
   CONFIG.PSU__PMU__GPO4__ENABLE {1} \
   CONFIG.PSU__PMU__GPO4__IO {MIO 36} \
   CONFIG.PSU__PMU__GPO4__POLARITY {low} \
   CONFIG.PSU__PMU__GPO5__ENABLE {1} \
   CONFIG.PSU__PMU__GPO5__IO {MIO 37} \
   CONFIG.PSU__PMU__GPO5__POLARITY {low} \
   CONFIG.PSU__PMU__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__PMU__PLERROR__ENABLE {0} \
   CONFIG.PSU__PRESET_APPLIED {1} \
   CONFIG.PSU__PROTECTION__DDR_SEGMENTS {NONE} \
   CONFIG.PSU__PROTECTION__DEBUG {0} \
   CONFIG.PSU__PROTECTION__ENABLE {0} \
   CONFIG.PSU__PROTECTION__FPD_SEGMENTS {SA:0xFD1A0000 ;SIZE:1280;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFD000000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFD010000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFD020000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFD030000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFD040000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFD050000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFD610000 ;SIZE:512;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFD5D0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware} \
   CONFIG.PSU__PROTECTION__LOCK_UNUSED_SEGMENTS {0} \
   CONFIG.PSU__PROTECTION__LPD_SEGMENTS {SA:0xFF980000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF5E0000 ;SIZE:2560;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFFCC0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF180000 ;SIZE:768;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF410000 ;SIZE:640;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFFA70000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF9A0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware} \
   CONFIG.PSU__PROTECTION__MASTERS {USB1:NonSecure;0|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;1|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;1|SATA0:NonSecure;1|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;1|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1} \
   CONFIG.PSU__PROTECTION__MASTERS_TZ {GEM0:NonSecure|SD1:NonSecure|GEM2:NonSecure|GEM1:NonSecure|GEM3:NonSecure|PCIe:NonSecure|DP:NonSecure|NAND:NonSecure|GPU:NonSecure|USB1:NonSecure|USB0:NonSecure|LDMA:NonSecure|FDMA:NonSecure|QSPI:NonSecure|SD0:NonSecure} \
   CONFIG.PSU__PROTECTION__OCM_SEGMENTS {NONE} \
   CONFIG.PSU__PROTECTION__PRESUBSYSTEMS {NONE} \
   CONFIG.PSU__PROTECTION__SLAVES {LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;1|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|FPD;RCPU_GIC;F9000000;F900FFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;1|FPD;PCIE_LOW;E0000000;EFFFFFFF;1|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;1|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;1|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;1|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;1|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_GPV;FD700000;FD7FFFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;0|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|FPD;CCI_GPV;FD6E0000;FD6EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;1|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9000000;F907FFFF;1} \
   CONFIG.PSU__PROTECTION__SUBSYSTEMS {PMU Firmware:PMU} \
   CONFIG.PSU__PSS_ALT_REF_CLK__ENABLE {0} \
   CONFIG.PSU__PSS_ALT_REF_CLK__FREQMHZ {33.333} \
   CONFIG.PSU__PSS_REF_CLK__FREQMHZ {33.330} \
   CONFIG.PSU__QSPI_COHERENCY {0} \
   CONFIG.PSU__QSPI__GRP_FBCLK__ENABLE {1} \
   CONFIG.PSU__QSPI__GRP_FBCLK__IO {MIO 6} \
   CONFIG.PSU__QSPI__PERIPHERAL__DATA_MODE {x4} \
   CONFIG.PSU__QSPI__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__QSPI__PERIPHERAL__IO {MIO 0 .. 12} \
   CONFIG.PSU__QSPI__PERIPHERAL__MODE {Dual Parallel} \
   CONFIG.PSU__REPORT__DBGLOG {0} \
   CONFIG.PSU__RPU_COHERENCY {0} \
   CONFIG.PSU__RPU__POWER__ON {1} \
   CONFIG.PSU__SATA__LANE0__ENABLE {0} \
   CONFIG.PSU__SATA__LANE1__ENABLE {1} \
   CONFIG.PSU__SATA__LANE1__IO {GT Lane3} \
   CONFIG.PSU__SATA__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__SATA__REF_CLK_FREQ {125} \
   CONFIG.PSU__SATA__REF_CLK_SEL {Ref Clk1} \
   CONFIG.PSU__SAXIGP0__DATA_WIDTH {128} \
   CONFIG.PSU__SAXIGP1__DATA_WIDTH {128} \
   CONFIG.PSU__SAXIGP2__DATA_WIDTH {128} \
   CONFIG.PSU__SAXIGP3__DATA_WIDTH {128} \
   CONFIG.PSU__SAXIGP4__DATA_WIDTH {128} \
   CONFIG.PSU__SAXIGP5__DATA_WIDTH {128} \
   CONFIG.PSU__SAXIGP6__DATA_WIDTH {128} \
   CONFIG.PSU__SD0_COHERENCY {0} \
   CONFIG.PSU__SD0__GRP_CD__ENABLE {0} \
   CONFIG.PSU__SD0__GRP_POW__ENABLE {0} \
   CONFIG.PSU__SD0__GRP_WP__ENABLE {0} \
   CONFIG.PSU__SD0__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__SD0__RESET__ENABLE {0} \
   CONFIG.PSU__SD1_COHERENCY {0} \
   CONFIG.PSU__SD1__DATA_TRANSFER_MODE {8Bit} \
   CONFIG.PSU__SD1__GRP_CD__ENABLE {1} \
   CONFIG.PSU__SD1__GRP_CD__IO {MIO 45} \
   CONFIG.PSU__SD1__GRP_POW__ENABLE {0} \
   CONFIG.PSU__SD1__GRP_WP__ENABLE {1} \
   CONFIG.PSU__SD1__GRP_WP__IO {MIO 44} \
   CONFIG.PSU__SD1__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__SD1__PERIPHERAL__IO {MIO 39 .. 51} \
   CONFIG.PSU__SD1__RESET__ENABLE {0} \
   CONFIG.PSU__SD1__SLOT_TYPE {SD 3.0} \
   CONFIG.PSU__SPI0_LOOP_SPI1__ENABLE {0} \
   CONFIG.PSU__SPI0__GRP_SS0__ENABLE {0} \
   CONFIG.PSU__SPI0__GRP_SS1__ENABLE {0} \
   CONFIG.PSU__SPI0__GRP_SS2__ENABLE {0} \
   CONFIG.PSU__SPI0__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__SPI1__GRP_SS0__ENABLE {0} \
   CONFIG.PSU__SPI1__GRP_SS1__ENABLE {0} \
   CONFIG.PSU__SPI1__GRP_SS2__ENABLE {0} \
   CONFIG.PSU__SPI1__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__SWDT0__CLOCK__ENABLE {0} \
   CONFIG.PSU__SWDT0__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__SWDT0__PERIPHERAL__IO {NA} \
   CONFIG.PSU__SWDT0__RESET__ENABLE {0} \
   CONFIG.PSU__SWDT1__CLOCK__ENABLE {0} \
   CONFIG.PSU__SWDT1__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__SWDT1__PERIPHERAL__IO {NA} \
   CONFIG.PSU__SWDT1__RESET__ENABLE {0} \
   CONFIG.PSU__TCM0A__POWER__ON {1} \
   CONFIG.PSU__TCM0B__POWER__ON {1} \
   CONFIG.PSU__TCM1A__POWER__ON {1} \
   CONFIG.PSU__TCM1B__POWER__ON {1} \
   CONFIG.PSU__TESTSCAN__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__TRACE_PIPELINE_WIDTH {8} \
   CONFIG.PSU__TRACE__INTERNAL_WIDTH {32} \
   CONFIG.PSU__TRACE__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__TRISTATE__INVERTED {1} \
   CONFIG.PSU__TTC0__CLOCK__ENABLE {0} \
   CONFIG.PSU__TTC0__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__TTC0__PERIPHERAL__IO {NA} \
   CONFIG.PSU__TTC0__WAVEOUT__ENABLE {0} \
   CONFIG.PSU__TTC1__CLOCK__ENABLE {0} \
   CONFIG.PSU__TTC1__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__TTC1__PERIPHERAL__IO {NA} \
   CONFIG.PSU__TTC1__WAVEOUT__ENABLE {0} \
   CONFIG.PSU__TTC2__CLOCK__ENABLE {0} \
   CONFIG.PSU__TTC2__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__TTC2__PERIPHERAL__IO {NA} \
   CONFIG.PSU__TTC2__WAVEOUT__ENABLE {0} \
   CONFIG.PSU__TTC3__CLOCK__ENABLE {0} \
   CONFIG.PSU__TTC3__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__TTC3__PERIPHERAL__IO {NA} \
   CONFIG.PSU__TTC3__WAVEOUT__ENABLE {0} \
   CONFIG.PSU__UART0_LOOP_UART1__ENABLE {0} \
   CONFIG.PSU__UART0__BAUD_RATE {115200} \
   CONFIG.PSU__UART0__MODEM__ENABLE {0} \
   CONFIG.PSU__UART0__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__UART0__PERIPHERAL__IO {MIO 18 .. 19} \
   CONFIG.PSU__UART1__BAUD_RATE {115200} \
   CONFIG.PSU__UART1__MODEM__ENABLE {0} \
   CONFIG.PSU__UART1__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__UART1__PERIPHERAL__IO {MIO 20 .. 21} \
   CONFIG.PSU__USB0_COHERENCY {0} \
   CONFIG.PSU__USB0__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__USB0__PERIPHERAL__IO {MIO 52 .. 63} \
   CONFIG.PSU__USB0__REF_CLK_FREQ {26} \
   CONFIG.PSU__USB0__REF_CLK_SEL {Ref Clk2} \
   CONFIG.PSU__USB1_COHERENCY {0} \
   CONFIG.PSU__USB1__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__USB2_0__EMIO__ENABLE {0} \
   CONFIG.PSU__USB2_1__EMIO__ENABLE {0} \
   CONFIG.PSU__USB3_0__EMIO__ENABLE {0} \
   CONFIG.PSU__USB3_0__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__USB3_0__PERIPHERAL__IO {GT Lane2} \
   CONFIG.PSU__USB3_1__EMIO__ENABLE {0} \
   CONFIG.PSU__USB3_1__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__USE_DIFF_RW_CLK_GP0 {0} \
   CONFIG.PSU__USE_DIFF_RW_CLK_GP1 {0} \
   CONFIG.PSU__USE_DIFF_RW_CLK_GP2 {0} \
   CONFIG.PSU__USE_DIFF_RW_CLK_GP3 {0} \
   CONFIG.PSU__USE_DIFF_RW_CLK_GP4 {0} \
   CONFIG.PSU__USE_DIFF_RW_CLK_GP5 {0} \
   CONFIG.PSU__USE_DIFF_RW_CLK_GP6 {0} \
   CONFIG.PSU__USE__ADMA {0} \
   CONFIG.PSU__USE__APU_LEGACY_INTERRUPT {0} \
   CONFIG.PSU__USE__AUDIO {0} \
   CONFIG.PSU__USE__CLK {0} \
   CONFIG.PSU__USE__CLK0 {0} \
   CONFIG.PSU__USE__CLK1 {0} \
   CONFIG.PSU__USE__CLK2 {0} \
   CONFIG.PSU__USE__CLK3 {0} \
   CONFIG.PSU__USE__CROSS_TRIGGER {0} \
   CONFIG.PSU__USE__DDR_INTF_REQUESTED {0} \
   CONFIG.PSU__USE__DEBUG__TEST {0} \
   CONFIG.PSU__USE__EVENT_RPU {0} \
   CONFIG.PSU__USE__FABRIC__RST {1} \
   CONFIG.PSU__USE__FTM {0} \
   CONFIG.PSU__USE__GDMA {0} \
   CONFIG.PSU__USE__IRQ {0} \
   CONFIG.PSU__USE__IRQ0 {1} \
   CONFIG.PSU__USE__IRQ1 {0} \
   CONFIG.PSU__USE__M_AXI_GP0 {1} \
   CONFIG.PSU__USE__M_AXI_GP1 {1} \
   CONFIG.PSU__USE__M_AXI_GP2 {0} \
   CONFIG.PSU__USE__PROC_EVENT_BUS {0} \
   CONFIG.PSU__USE__RPU_LEGACY_INTERRUPT {0} \
   CONFIG.PSU__USE__RST0 {0} \
   CONFIG.PSU__USE__RST1 {0} \
   CONFIG.PSU__USE__RST2 {0} \
   CONFIG.PSU__USE__RST3 {0} \
   CONFIG.PSU__USE__RTC {0} \
   CONFIG.PSU__USE__STM {0} \
   CONFIG.PSU__USE__S_AXI_ACE {0} \
   CONFIG.PSU__USE__S_AXI_ACP {0} \
   CONFIG.PSU__USE__S_AXI_GP0 {1} \
   CONFIG.PSU__USE__S_AXI_GP1 {0} \
   CONFIG.PSU__USE__S_AXI_GP2 {0} \
   CONFIG.PSU__USE__S_AXI_GP3 {0} \
   CONFIG.PSU__USE__S_AXI_GP4 {0} \
   CONFIG.PSU__USE__S_AXI_GP5 {0} \
   CONFIG.PSU__USE__S_AXI_GP6 {0} \
   CONFIG.PSU__USE__USB3_0_HUB {0} \
   CONFIG.PSU__USE__USB3_1_HUB {0} \
   CONFIG.PSU__USE__VIDEO {0} \
   CONFIG.PSU__VIDEO_REF_CLK__ENABLE {0} \
   CONFIG.PSU__VIDEO_REF_CLK__FREQMHZ {33.333} \
   CONFIG.QSPI_BOARD_INTERFACE {custom} \
   CONFIG.SATA_BOARD_INTERFACE {custom} \
   CONFIG.SD0_BOARD_INTERFACE {custom} \
   CONFIG.SD1_BOARD_INTERFACE {custom} \
   CONFIG.SPI0_BOARD_INTERFACE {custom} \
   CONFIG.SPI1_BOARD_INTERFACE {custom} \
   CONFIG.SUBPRESET1 {Custom} \
   CONFIG.SUBPRESET2 {Custom} \
   CONFIG.SWDT0_BOARD_INTERFACE {custom} \
   CONFIG.SWDT1_BOARD_INTERFACE {custom} \
   CONFIG.TRACE_BOARD_INTERFACE {custom} \
   CONFIG.TTC0_BOARD_INTERFACE {custom} \
   CONFIG.TTC1_BOARD_INTERFACE {custom} \
   CONFIG.TTC2_BOARD_INTERFACE {custom} \
   CONFIG.TTC3_BOARD_INTERFACE {custom} \
   CONFIG.UART0_BOARD_INTERFACE {custom} \
   CONFIG.UART1_BOARD_INTERFACE {custom} \
   CONFIG.USB0_BOARD_INTERFACE {custom} \
   CONFIG.USB1_BOARD_INTERFACE {custom} \
 ] $zynq_ultra_ps_e_0

  # Create interface connections
  connect_bd_intf_net -intf_net axi_leaf_M02_AXI [get_bd_intf_pins axi_leaf/M02_AXI] [get_bd_intf_pins axilite101_0/s00_axi]
  connect_bd_intf_net -intf_net axi_smc_M00_AXI [get_bd_intf_pins axi_leaf/M00_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_HPC0_FPD]
  connect_bd_intf_net -intf_net zynq_ultra_ps_e_0_M_AXI_HPM0_FPD [get_bd_intf_pins axi_leaf/S00_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM0_FPD]
  connect_bd_intf_net -intf_net zynq_ultra_ps_e_0_M_AXI_HPM1_FPD [get_bd_intf_pins axi_leaf/S01_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM1_FPD]

  # Create port connections
  connect_bd_net -net axi_leaf_dout [get_bd_pins axi_leaf/dout] [get_bd_pins net1/page1_din]
  connect_bd_net -net axi_leaf_ready_upward [get_bd_pins axi_leaf/ready_upward] [get_bd_pins net1/page1_ready_downward]
  connect_bd_net -net axi_leaf_val_out [get_bd_pins axi_leaf/val_out] [get_bd_pins net1/page1_val_in]
  connect_bd_net -net counter1_13_in_cnt1 [get_bd_pins axilite101_0/cnt_in60] [get_bd_pins counter1_13_in/cnt1]
  connect_bd_net -net counter1_13_out_cnt1 [get_bd_pins axilite101_0/cnt_in61] [get_bd_pins counter1_13_out/cnt1]
  connect_bd_net -net counter1_15_in_cnt1 [get_bd_pins axilite101_0/cnt_in65] [get_bd_pins counter1_15_in/cnt1]
  connect_bd_net -net counter1_15_out_cnt1 [get_bd_pins axilite101_0/cnt_in63] [get_bd_pins counter1_15_out/cnt1]
  connect_bd_net -net counter1_16_in_cnt1 [get_bd_pins axilite101_0/cnt_in62] [get_bd_pins counter1_16_in/cnt1]
  connect_bd_net -net counter1_16_out_cnt1 [get_bd_pins axilite101_0/cnt_in64] [get_bd_pins counter1_16_out/cnt1]
  connect_bd_net -net counter1_17_in_cnt1 [get_bd_pins axilite101_0/cnt_in66] [get_bd_pins counter1_17_in/cnt1]
  connect_bd_net -net counter1_17_out_cnt1 [get_bd_pins axilite101_0/cnt_in67] [get_bd_pins counter1_17_out/cnt1]
  connect_bd_net -net counter1_18_in_cnt1 [get_bd_pins axilite101_0/cnt_in0] [get_bd_pins counter1_18_in/cnt1]
  connect_bd_net -net counter1_18_out_cnt1 [get_bd_pins axilite101_0/cnt_in1] [get_bd_pins counter1_18_out/cnt1]
  connect_bd_net -net counter1_20_in_cnt1 [get_bd_pins axilite101_0/cnt_in68] [get_bd_pins counter1_20_in/cnt1]
  connect_bd_net -net counter1_20_out_cnt1 [get_bd_pins axilite101_0/cnt_in69] [get_bd_pins counter1_20_out/cnt1]
  connect_bd_net -net counter2_19_in_cnt0 [get_bd_pins axilite101_0/cnt_in4] [get_bd_pins counter2_19_in/cnt0]
  connect_bd_net -net counter2_19_in_cnt1 [get_bd_pins axilite101_0/cnt_in2] [get_bd_pins counter2_19_in/cnt1]
  connect_bd_net -net counter2_19_out_cnt0 [get_bd_pins axilite101_0/cnt_in5] [get_bd_pins counter2_19_out/cnt0]
  connect_bd_net -net counter2_19_out_cnt1 [get_bd_pins axilite101_0/cnt_in3] [get_bd_pins counter2_19_out/cnt1]
  connect_bd_net -net counter2_22_in_cnt0 [get_bd_pins axilite101_0/cnt_in28] [get_bd_pins counter2_22_in/cnt0]
  connect_bd_net -net counter2_22_in_cnt1 [get_bd_pins axilite101_0/cnt_in29] [get_bd_pins counter2_22_in/cnt1]
  connect_bd_net -net counter2_22_out_cnt0 [get_bd_pins axilite101_0/cnt_in30] [get_bd_pins counter2_22_out/cnt0]
  connect_bd_net -net counter2_22_out_cnt1 [get_bd_pins axilite101_0/cnt_in31] [get_bd_pins counter2_22_out/cnt1]
  connect_bd_net -net counter2_27_in_cnt0 [get_bd_pins axilite101_0/cnt_in32] [get_bd_pins counter2_27_in/cnt0]
  connect_bd_net -net counter2_27_in_cnt1 [get_bd_pins axilite101_0/cnt_in33] [get_bd_pins counter2_27_in/cnt1]
  connect_bd_net -net counter2_27_out_cnt0 [get_bd_pins axilite101_0/cnt_in34] [get_bd_pins counter2_27_out/cnt0]
  connect_bd_net -net counter2_27_out_cnt1 [get_bd_pins axilite101_0/cnt_in35] [get_bd_pins counter2_27_out/cnt1]
  connect_bd_net -net counter2_31_in_cnt0 [get_bd_pins axilite101_0/cnt_in6] [get_bd_pins counter2_31_in/cnt0]
  connect_bd_net -net counter2_31_in_cnt1 [get_bd_pins axilite101_0/cnt_in7] [get_bd_pins counter2_31_in/cnt1]
  connect_bd_net -net counter2_31_out_cnt0 [get_bd_pins axilite101_0/cnt_in8] [get_bd_pins counter2_31_out/cnt0]
  connect_bd_net -net counter2_31_out_cnt1 [get_bd_pins axilite101_0/cnt_in9] [get_bd_pins counter2_31_out/cnt1]
  connect_bd_net -net counter3_23_in_cnt0 [get_bd_pins axilite101_0/cnt_in10] [get_bd_pins counter3_23_in/cnt0]
  connect_bd_net -net counter3_23_in_cnt1 [get_bd_pins axilite101_0/cnt_in11] [get_bd_pins counter3_23_in/cnt1]
  connect_bd_net -net counter3_23_in_cnt2 [get_bd_pins axilite101_0/cnt_in12] [get_bd_pins counter3_23_in/cnt2]
  connect_bd_net -net counter3_23_out_cnt0 [get_bd_pins axilite101_0/cnt_in13] [get_bd_pins counter3_23_out/cnt0]
  connect_bd_net -net counter3_23_out_cnt1 [get_bd_pins axilite101_0/cnt_in14] [get_bd_pins counter3_23_out/cnt1]
  connect_bd_net -net counter3_23_out_cnt2 [get_bd_pins axilite101_0/cnt_in15] [get_bd_pins counter3_23_out/cnt2]
  connect_bd_net -net counter3_24_in_cnt0 [get_bd_pins axilite101_0/cnt_in16] [get_bd_pins counter3_24_in/cnt0]
  connect_bd_net -net counter3_24_in_cnt1 [get_bd_pins axilite101_0/cnt_in17] [get_bd_pins counter3_24_in/cnt1]
  connect_bd_net -net counter3_24_in_cnt2 [get_bd_pins axilite101_0/cnt_in18] [get_bd_pins counter3_24_in/cnt2]
  connect_bd_net -net counter3_24_out_cnt0 [get_bd_pins axilite101_0/cnt_in19] [get_bd_pins counter3_24_out/cnt0]
  connect_bd_net -net counter3_24_out_cnt1 [get_bd_pins axilite101_0/cnt_in20] [get_bd_pins counter3_24_out/cnt1]
  connect_bd_net -net counter3_24_out_cnt2 [get_bd_pins axilite101_0/cnt_in21] [get_bd_pins counter3_24_out/cnt2]
  connect_bd_net -net counter3_25_in_cnt0 [get_bd_pins axilite101_0/cnt_in54] [get_bd_pins counter3_25_in/cnt0]
  connect_bd_net -net counter3_25_in_cnt1 [get_bd_pins axilite101_0/cnt_in55] [get_bd_pins counter3_25_in/cnt1]
  connect_bd_net -net counter3_25_in_cnt2 [get_bd_pins axilite101_0/cnt_in56] [get_bd_pins counter3_25_in/cnt2]
  connect_bd_net -net counter3_25_out_cnt0 [get_bd_pins axilite101_0/cnt_in57] [get_bd_pins counter3_25_out/cnt0]
  connect_bd_net -net counter3_25_out_cnt1 [get_bd_pins axilite101_0/cnt_in58] [get_bd_pins counter3_25_out/cnt1]
  connect_bd_net -net counter3_25_out_cnt2 [get_bd_pins axilite101_0/cnt_in59] [get_bd_pins counter3_25_out/cnt2]
  connect_bd_net -net counter3_26_in_cnt0 [get_bd_pins axilite101_0/cnt_in22] [get_bd_pins counter3_26_in/cnt0]
  connect_bd_net -net counter3_26_in_cnt1 [get_bd_pins axilite101_0/cnt_in23] [get_bd_pins counter3_26_in/cnt1]
  connect_bd_net -net counter3_26_in_cnt2 [get_bd_pins axilite101_0/cnt_in24] [get_bd_pins counter3_26_in/cnt2]
  connect_bd_net -net counter3_26_out_cnt0 [get_bd_pins axilite101_0/cnt_in25] [get_bd_pins counter3_26_out/cnt0]
  connect_bd_net -net counter3_26_out_cnt1 [get_bd_pins axilite101_0/cnt_in26] [get_bd_pins counter3_26_out/cnt1]
  connect_bd_net -net counter3_26_out_cnt2 [get_bd_pins axilite101_0/cnt_in27] [get_bd_pins counter3_26_out/cnt2]
  connect_bd_net -net counter3_28_in_cnt0 [get_bd_pins axilite101_0/cnt_in36] [get_bd_pins counter3_28_in/cnt0]
  connect_bd_net -net counter3_28_in_cnt1 [get_bd_pins axilite101_0/cnt_in37] [get_bd_pins counter3_28_in/cnt1]
  connect_bd_net -net counter3_28_in_cnt2 [get_bd_pins axilite101_0/cnt_in38] [get_bd_pins counter3_28_in/cnt2]
  connect_bd_net -net counter3_28_out_cnt0 [get_bd_pins axilite101_0/cnt_in39] [get_bd_pins counter3_28_out/cnt0]
  connect_bd_net -net counter3_28_out_cnt1 [get_bd_pins axilite101_0/cnt_in40] [get_bd_pins counter3_28_out/cnt1]
  connect_bd_net -net counter3_28_out_cnt2 [get_bd_pins axilite101_0/cnt_in41] [get_bd_pins counter3_28_out/cnt2]
  connect_bd_net -net counter3_29_in_cnt0 [get_bd_pins axilite101_0/cnt_in42] [get_bd_pins counter3_29_in/cnt0]
  connect_bd_net -net counter3_29_in_cnt1 [get_bd_pins axilite101_0/cnt_in43] [get_bd_pins counter3_29_in/cnt1]
  connect_bd_net -net counter3_29_in_cnt2 [get_bd_pins axilite101_0/cnt_in44] [get_bd_pins counter3_29_in/cnt2]
  connect_bd_net -net counter3_29_out_cnt0 [get_bd_pins axilite101_0/cnt_in45] [get_bd_pins counter3_29_out/cnt0]
  connect_bd_net -net counter3_29_out_cnt1 [get_bd_pins axilite101_0/cnt_in46] [get_bd_pins counter3_29_out/cnt1]
  connect_bd_net -net counter3_29_out_cnt2 [get_bd_pins axilite101_0/cnt_in47] [get_bd_pins counter3_29_out/cnt2]
  connect_bd_net -net counter3_30_in_cnt0 [get_bd_pins axilite101_0/cnt_in48] [get_bd_pins counter3_30_in/cnt0]
  connect_bd_net -net counter3_30_in_cnt1 [get_bd_pins axilite101_0/cnt_in49] [get_bd_pins counter3_30_in/cnt1]
  connect_bd_net -net counter3_30_in_cnt2 [get_bd_pins axilite101_0/cnt_in50] [get_bd_pins counter3_30_in/cnt2]
  connect_bd_net -net counter3_30_out_cnt0 [get_bd_pins axilite101_0/cnt_in51] [get_bd_pins counter3_30_out/cnt0]
  connect_bd_net -net counter3_30_out_cnt1 [get_bd_pins axilite101_0/cnt_in52] [get_bd_pins counter3_30_out/cnt1]
  connect_bd_net -net counter3_30_out_cnt2 [get_bd_pins axilite101_0/cnt_in53] [get_bd_pins counter3_30_out/cnt2]
  connect_bd_net -net counter5_12_in_cnt0 [get_bd_pins axilite101_0/cnt_in80] [get_bd_pins counter5_12_in/cnt0]
  connect_bd_net -net counter5_12_in_cnt1 [get_bd_pins axilite101_0/cnt_in81] [get_bd_pins counter5_12_in/cnt1]
  connect_bd_net -net counter5_12_in_cnt2 [get_bd_pins axilite101_0/cnt_in82] [get_bd_pins counter5_12_in/cnt2]
  connect_bd_net -net counter5_12_in_cnt3 [get_bd_pins axilite101_0/cnt_in83] [get_bd_pins counter5_12_in/cnt3]
  connect_bd_net -net counter5_12_in_cnt4 [get_bd_pins axilite101_0/cnt_in84] [get_bd_pins counter5_12_in/cnt4]
  connect_bd_net -net counter5_12_out_cnt0 [get_bd_pins axilite101_0/cnt_in85] [get_bd_pins counter5_12_out/cnt0]
  connect_bd_net -net counter5_12_out_cnt1 [get_bd_pins axilite101_0/cnt_in86] [get_bd_pins counter5_12_out/cnt1]
  connect_bd_net -net counter5_12_out_cnt2 [get_bd_pins axilite101_0/cnt_in87] [get_bd_pins counter5_12_out/cnt2]
  connect_bd_net -net counter5_12_out_cnt3 [get_bd_pins axilite101_0/cnt_in88] [get_bd_pins counter5_12_out/cnt3]
  connect_bd_net -net counter5_12_out_cnt4 [get_bd_pins axilite101_0/cnt_in89] [get_bd_pins counter5_12_out/cnt4]
  connect_bd_net -net counter5_14_in_cnt0 [get_bd_pins axilite101_0/cnt_in70] [get_bd_pins counter5_14_in/cnt0]
  connect_bd_net -net counter5_14_in_cnt1 [get_bd_pins axilite101_0/cnt_in71] [get_bd_pins counter5_14_in/cnt1]
  connect_bd_net -net counter5_14_in_cnt2 [get_bd_pins axilite101_0/cnt_in72] [get_bd_pins counter5_14_in/cnt2]
  connect_bd_net -net counter5_14_in_cnt3 [get_bd_pins axilite101_0/cnt_in73] [get_bd_pins counter5_14_in/cnt3]
  connect_bd_net -net counter5_14_in_cnt4 [get_bd_pins axilite101_0/cnt_in74] [get_bd_pins counter5_14_in/cnt4]
  connect_bd_net -net counter5_14_out_cnt0 [get_bd_pins axilite101_0/cnt_in75] [get_bd_pins counter5_14_out/cnt0]
  connect_bd_net -net counter5_14_out_cnt1 [get_bd_pins axilite101_0/cnt_in76] [get_bd_pins counter5_14_out/cnt1]
  connect_bd_net -net counter5_14_out_cnt2 [get_bd_pins axilite101_0/cnt_in77] [get_bd_pins counter5_14_out/cnt2]
  connect_bd_net -net counter5_14_out_cnt3 [get_bd_pins axilite101_0/cnt_in78] [get_bd_pins counter5_14_out/cnt3]
  connect_bd_net -net counter5_14_out_cnt4 [get_bd_pins axilite101_0/cnt_in79] [get_bd_pins counter5_14_out/cnt4]
  connect_bd_net -net counter6_11_in_cnt0 [get_bd_pins axilite101_0/cnt_in90] [get_bd_pins counter6_11_in/cnt0]
  connect_bd_net -net counter6_11_in_cnt1 [get_bd_pins axilite101_0/cnt_in91] [get_bd_pins counter6_11_in/cnt1]
  connect_bd_net -net counter6_11_in_cnt2 [get_bd_pins axilite101_0/cnt_in92] [get_bd_pins counter6_11_in/cnt2]
  connect_bd_net -net counter6_11_in_cnt3 [get_bd_pins axilite101_0/cnt_in93] [get_bd_pins counter6_11_in/cnt3]
  connect_bd_net -net counter6_11_in_cnt4 [get_bd_pins axilite101_0/cnt_in94] [get_bd_pins counter6_11_in/cnt4]
  connect_bd_net -net counter6_11_in_cnt5 [get_bd_pins axilite101_0/cnt_in95] [get_bd_pins counter6_11_in/cnt5]
  connect_bd_net -net counter6_11_out_cnt0 [get_bd_pins axilite101_0/cnt_in96] [get_bd_pins counter6_11_out/cnt0]
  connect_bd_net -net counter6_11_out_cnt1 [get_bd_pins axilite101_0/cnt_in97] [get_bd_pins counter6_11_out/cnt1]
  connect_bd_net -net counter6_11_out_cnt2 [get_bd_pins axilite101_0/cnt_in98] [get_bd_pins counter6_11_out/cnt2]
  connect_bd_net -net counter6_11_out_cnt3 [get_bd_pins axilite101_0/cnt_in99] [get_bd_pins counter6_11_out/cnt3]
  connect_bd_net -net net0_net1_dout [get_bd_pins net0/net1_dout] [get_bd_pins net1/net1_din]
  connect_bd_net -net net0_net1_ready_upward [get_bd_pins net0/net1_ready_upward] [get_bd_pins net1/net1_ready_downward]
  connect_bd_net -net net0_net1_val_out [get_bd_pins net0/net1_val_out] [get_bd_pins net1/net1_val_in]
  connect_bd_net -net net0_net2_dout [get_bd_pins net0/net2_dout] [get_bd_pins net2/net2_din]
  connect_bd_net -net net0_net2_ready_upward [get_bd_pins net0/net2_ready_upward] [get_bd_pins net2/net2_ready_downward]
  connect_bd_net -net net0_net2_val_out [get_bd_pins net0/net2_val_out] [get_bd_pins net2/net2_val_in]
  connect_bd_net -net net0_net3_dout [get_bd_pins net0/net3_dout] [get_bd_pins net3/net3_din]
  connect_bd_net -net net0_net3_ready_upward [get_bd_pins net0/net3_ready_upward] [get_bd_pins net3/net3_ready_downward]
  connect_bd_net -net net0_net3_val_out [get_bd_pins net0/net3_val_out] [get_bd_pins net3/net3_val_in]
  connect_bd_net -net net0_net4_dout [get_bd_pins net0/net4_dout] [get_bd_pins net4/net4_din]
  connect_bd_net -net net0_net4_ready_upward [get_bd_pins net0/net4_ready_upward] [get_bd_pins net4/net4_ready_downward]
  connect_bd_net -net net0_net4_val_out [get_bd_pins net0/net4_val_out] [get_bd_pins net4/net4_val_in]
  connect_bd_net -net net0_net5_dout [get_bd_pins net0/net5_dout] [get_bd_pins net5/net5_din]
  connect_bd_net -net net0_net5_ready_upward [get_bd_pins net0/net5_ready_upward] [get_bd_pins net5/net5_ready_downward]
  connect_bd_net -net net0_net5_val_out [get_bd_pins net0/net5_val_out] [get_bd_pins net5/net5_val_in]
  connect_bd_net -net net0_page11_dout [get_bd_pins net0/page11_dout] [get_bd_pins page11/din]
  connect_bd_net -net net0_page11_ready_upward [get_bd_pins counter6_11_out/ready] [get_bd_pins net0/page11_ready_upward] [get_bd_pins page11/ready_downward]
  connect_bd_net -net net0_page11_val_out [get_bd_pins counter6_11_in/valid] [get_bd_pins net0/page11_val_out] [get_bd_pins page11/val_in]
  connect_bd_net -net net1_net1_dout [get_bd_pins net0/net1_din] [get_bd_pins net1/net1_dout]
  connect_bd_net -net net1_net1_ready_upward [get_bd_pins net0/net1_ready_downward] [get_bd_pins net1/net1_ready_upward]
  connect_bd_net -net net1_net1_val_out [get_bd_pins net0/net1_val_in] [get_bd_pins net1/net1_val_out]
  connect_bd_net -net net1_page1_dout [get_bd_pins axi_leaf/din] [get_bd_pins net1/page1_dout]
  connect_bd_net -net net1_page1_ready_upward [get_bd_pins axi_leaf/ready_downward] [get_bd_pins net1/page1_ready_upward]
  connect_bd_net -net net1_page2_dout [get_bd_pins net1/page2_dout] [get_bd_pins page_empty_2/din]
  connect_bd_net -net net1_page2_ready_upward [get_bd_pins net1/page2_ready_upward] [get_bd_pins page_empty_2/ready_downward]
  connect_bd_net -net net1_page2_val_out [get_bd_pins net1/page2_val_out] [get_bd_pins page_empty_2/val_in]
  connect_bd_net -net net1_page3_dout [get_bd_pins net1/page3_dout] [get_bd_pins page_empty_3/din]
  connect_bd_net -net net1_page3_ready_upward [get_bd_pins net1/page3_ready_upward] [get_bd_pins page_empty_3/ready_downward]
  connect_bd_net -net net1_page3_val_out [get_bd_pins net1/page3_val_out] [get_bd_pins page_empty_3/val_in]
  connect_bd_net -net net1_page4_dout [get_bd_pins net1/page4_dout] [get_bd_pins page_empty_4/din]
  connect_bd_net -net net1_page4_ready_upward [get_bd_pins net1/page4_ready_upward] [get_bd_pins page_empty_4/ready_downward]
  connect_bd_net -net net1_page4_val_out [get_bd_pins net1/page4_val_out] [get_bd_pins page_empty_4/val_in]
  connect_bd_net -net net2_net2_dout [get_bd_pins net0/net2_din] [get_bd_pins net2/net2_dout]
  connect_bd_net -net net2_net2_ready_upward [get_bd_pins net0/net2_ready_downward] [get_bd_pins net2/net2_ready_upward]
  connect_bd_net -net net2_net2_val_out [get_bd_pins net0/net2_val_in] [get_bd_pins net2/net2_val_out]
  connect_bd_net -net net2_page10_dout [get_bd_pins net2/page10_dout] [get_bd_pins page_empty_10/din]
  connect_bd_net -net net2_page10_ready_upward [get_bd_pins net2/page10_ready_upward] [get_bd_pins page_empty_10/ready_downward]
  connect_bd_net -net net2_page10_val_out [get_bd_pins net2/page10_val_out] [get_bd_pins page_empty_10/val_in]
  connect_bd_net -net net2_page5_dout [get_bd_pins net2/page5_dout] [get_bd_pins page_empty_5/din]
  connect_bd_net -net net2_page5_ready_upward [get_bd_pins net2/page5_ready_upward] [get_bd_pins page_empty_5/ready_downward]
  connect_bd_net -net net2_page5_val_out [get_bd_pins net2/page5_val_out] [get_bd_pins page_empty_5/val_in]
  connect_bd_net -net net2_page6_dout [get_bd_pins net2/page6_dout] [get_bd_pins page_empty_6/din]
  connect_bd_net -net net2_page6_ready_upward [get_bd_pins net2/page6_ready_upward] [get_bd_pins page_empty_6/ready_downward]
  connect_bd_net -net net2_page6_val_out [get_bd_pins net2/page6_val_out] [get_bd_pins page_empty_6/val_in]
  connect_bd_net -net net2_page7_dout [get_bd_pins net2/page7_dout] [get_bd_pins page_empty_7/din]
  connect_bd_net -net net2_page7_ready_upward [get_bd_pins net2/page7_ready_upward] [get_bd_pins page_empty_7/ready_downward]
  connect_bd_net -net net2_page7_val_out [get_bd_pins net2/page7_val_out] [get_bd_pins page_empty_7/val_in]
  connect_bd_net -net net2_page8_dout [get_bd_pins net2/page8_dout] [get_bd_pins page_empty_8/din]
  connect_bd_net -net net2_page8_ready_upward [get_bd_pins net2/page8_ready_upward] [get_bd_pins page_empty_8/ready_downward]
  connect_bd_net -net net2_page8_val_out [get_bd_pins net2/page8_val_out] [get_bd_pins page_empty_8/val_in]
  connect_bd_net -net net2_page9_dout [get_bd_pins net2/page9_dout] [get_bd_pins page_empty_9/din]
  connect_bd_net -net net2_page9_ready_upward [get_bd_pins net2/page9_ready_upward] [get_bd_pins page_empty_9/ready_downward]
  connect_bd_net -net net2_page9_val_out [get_bd_pins net2/page9_val_out] [get_bd_pins page_empty_9/val_in]
  connect_bd_net -net net3_net3_dout [get_bd_pins net0/net3_din] [get_bd_pins net3/net3_dout]
  connect_bd_net -net net3_net3_ready_upward [get_bd_pins net0/net3_ready_downward] [get_bd_pins net3/net3_ready_upward]
  connect_bd_net -net net3_net3_val_out [get_bd_pins net0/net3_val_in] [get_bd_pins net3/net3_val_out]
  connect_bd_net -net net3_page12_dout [get_bd_pins net3/page12_dout] [get_bd_pins page12/din]
  connect_bd_net -net net3_page12_ready_upward [get_bd_pins counter5_12_out/ready] [get_bd_pins net3/page12_ready_upward] [get_bd_pins page12/ready_downward]
  connect_bd_net -net net3_page12_val_out [get_bd_pins counter5_12_in/valid] [get_bd_pins net3/page12_val_out] [get_bd_pins page12/val_in]
  connect_bd_net -net net3_page13_dout [get_bd_pins net3/page13_dout] [get_bd_pins page13/din]
  connect_bd_net -net net3_page13_ready_upward [get_bd_pins counter1_13_out/ready] [get_bd_pins net3/page13_ready_upward] [get_bd_pins page13/ready_downward]
  connect_bd_net -net net3_page13_val_out [get_bd_pins counter1_13_in/valid] [get_bd_pins net3/page13_val_out] [get_bd_pins page13/val_in]
  connect_bd_net -net net3_page14_dout [get_bd_pins net3/page14_dout] [get_bd_pins page14/din]
  connect_bd_net -net net3_page14_ready_upward [get_bd_pins counter5_14_out/ready] [get_bd_pins net3/page14_ready_upward] [get_bd_pins page14/ready_downward]
  connect_bd_net -net net3_page14_val_out [get_bd_pins counter5_14_in/valid] [get_bd_pins net3/page14_val_out] [get_bd_pins page14/val_in]
  connect_bd_net -net net3_page15_dout [get_bd_pins net3/page15_dout] [get_bd_pins page15/din]
  connect_bd_net -net net3_page15_ready_upward [get_bd_pins counter1_15_out/ready] [get_bd_pins net3/page15_ready_upward] [get_bd_pins page15/ready_downward]
  connect_bd_net -net net3_page15_val_out [get_bd_pins counter1_15_in/valid] [get_bd_pins net3/page15_val_out] [get_bd_pins page15/val_in]
  connect_bd_net -net net3_page16_dout [get_bd_pins net3/page16_dout] [get_bd_pins page16/din]
  connect_bd_net -net net3_page16_ready_upward [get_bd_pins counter1_16_out/ready] [get_bd_pins net3/page16_ready_upward] [get_bd_pins page16/ready_downward]
  connect_bd_net -net net3_page16_val_out [get_bd_pins counter1_16_in/valid] [get_bd_pins net3/page16_val_out] [get_bd_pins page16/val_in]
  connect_bd_net -net net3_page17_dout [get_bd_pins net3/page17_dout] [get_bd_pins page17/din]
  connect_bd_net -net net3_page17_ready_upward [get_bd_pins counter1_17_out/ready] [get_bd_pins net3/page17_ready_upward] [get_bd_pins page17/ready_downward]
  connect_bd_net -net net3_page17_val_out [get_bd_pins counter1_17_in/valid] [get_bd_pins net3/page17_val_out] [get_bd_pins page17/val_in]
  connect_bd_net -net net4_net4_dout [get_bd_pins net0/net4_din] [get_bd_pins net4/net4_dout]
  connect_bd_net -net net4_net4_ready_upward [get_bd_pins net0/net4_ready_downward] [get_bd_pins net4/net4_ready_upward]
  connect_bd_net -net net4_net4_val_out [get_bd_pins net0/net4_val_in] [get_bd_pins net4/net4_val_out]
  connect_bd_net -net net4_page18_dout [get_bd_pins net4/page18_dout] [get_bd_pins page18/din]
  connect_bd_net -net net4_page18_ready_upward [get_bd_pins counter1_18_out/ready] [get_bd_pins net4/page18_ready_upward] [get_bd_pins page18/ready_downward]
  connect_bd_net -net net4_page18_val_out [get_bd_pins counter1_18_in/valid] [get_bd_pins net4/page18_val_out] [get_bd_pins page18/val_in]
  connect_bd_net -net net4_page19_dout [get_bd_pins net4/page19_dout] [get_bd_pins page19/din]
  connect_bd_net -net net4_page19_ready_upward [get_bd_pins counter2_19_out/ready] [get_bd_pins net4/page19_ready_upward] [get_bd_pins page19/ready_downward]
  connect_bd_net -net net4_page19_val_out [get_bd_pins counter2_19_in/valid] [get_bd_pins net4/page19_val_out] [get_bd_pins page19/val_in]
  connect_bd_net -net net4_page20_dout [get_bd_pins net4/page20_dout] [get_bd_pins page20/din]
  connect_bd_net -net net4_page20_ready_upward [get_bd_pins counter1_20_out/ready] [get_bd_pins net4/page20_ready_upward] [get_bd_pins page20/ready_downward]
  connect_bd_net -net net4_page20_val_out [get_bd_pins counter1_20_in/valid] [get_bd_pins net4/page20_val_out] [get_bd_pins page20/val_in]
  connect_bd_net -net net4_page21_dout [get_bd_pins net4/page21_dout] [get_bd_pins page_empty_21/din]
  connect_bd_net -net net4_page21_ready_upward [get_bd_pins net4/page21_ready_upward] [get_bd_pins page_empty_21/ready_downward]
  connect_bd_net -net net4_page21_val_out [get_bd_pins net4/page21_val_out] [get_bd_pins page_empty_21/val_in]
  connect_bd_net -net net4_page22_dout [get_bd_pins net4/page22_dout] [get_bd_pins page22/din]
  connect_bd_net -net net4_page22_ready_upward [get_bd_pins counter2_22_out/ready] [get_bd_pins net4/page22_ready_upward] [get_bd_pins page22/ready_downward]
  connect_bd_net -net net4_page22_val_out [get_bd_pins counter2_22_in/valid] [get_bd_pins net4/page22_val_out] [get_bd_pins page22/val_in]
  connect_bd_net -net net4_page23_dout [get_bd_pins net4/page23_dout] [get_bd_pins page23/din]
  connect_bd_net -net net4_page23_ready_upward [get_bd_pins counter3_23_out/ready] [get_bd_pins net4/page23_ready_upward] [get_bd_pins page23/ready_downward]
  connect_bd_net -net net4_page23_val_out [get_bd_pins counter3_23_in/valid] [get_bd_pins net4/page23_val_out] [get_bd_pins page23/val_in]
  connect_bd_net -net net5_net5_dout [get_bd_pins net0/net5_din] [get_bd_pins net5/net5_dout]
  connect_bd_net -net net5_net5_ready_upward [get_bd_pins net0/net5_ready_downward] [get_bd_pins net5/net5_ready_upward]
  connect_bd_net -net net5_net5_val_out [get_bd_pins net0/net5_val_in] [get_bd_pins net5/net5_val_out]
  connect_bd_net -net net5_page24_dout [get_bd_pins net5/page24_dout] [get_bd_pins page24/din]
  connect_bd_net -net net5_page24_ready_upward [get_bd_pins counter3_24_out/ready] [get_bd_pins net5/page24_ready_upward] [get_bd_pins page24/ready_downward]
  connect_bd_net -net net5_page24_val_out [get_bd_pins counter3_24_in/valid] [get_bd_pins net5/page24_val_out] [get_bd_pins page24/val_in]
  connect_bd_net -net net5_page25_dout [get_bd_pins net5/page25_dout] [get_bd_pins page25/din]
  connect_bd_net -net net5_page25_ready_upward [get_bd_pins counter3_25_out/ready] [get_bd_pins net5/page25_ready_upward] [get_bd_pins page25/ready_downward]
  connect_bd_net -net net5_page25_val_out [get_bd_pins counter3_25_in/valid] [get_bd_pins net5/page25_val_out] [get_bd_pins page25/val_in]
  connect_bd_net -net net5_page26_dout [get_bd_pins net5/page26_dout] [get_bd_pins page26/din]
  connect_bd_net -net net5_page26_ready_upward [get_bd_pins counter3_26_out/ready] [get_bd_pins net5/page26_ready_upward] [get_bd_pins page26/ready_downward]
  connect_bd_net -net net5_page26_val_out [get_bd_pins counter3_26_in/valid] [get_bd_pins net5/page26_val_out] [get_bd_pins page26/val_in]
  connect_bd_net -net net5_page27_dout [get_bd_pins net5/page27_dout] [get_bd_pins page27/din]
  connect_bd_net -net net5_page27_ready_upward [get_bd_pins counter2_27_out/ready] [get_bd_pins net5/page27_ready_upward] [get_bd_pins page27/ready_downward]
  connect_bd_net -net net5_page27_val_out [get_bd_pins counter2_27_in/valid] [get_bd_pins net5/page27_val_out] [get_bd_pins page27/val_in]
  connect_bd_net -net net5_page28_dout [get_bd_pins net5/page28_dout] [get_bd_pins page28/din]
  connect_bd_net -net net5_page28_ready_upward [get_bd_pins counter3_28_out/ready] [get_bd_pins net5/page28_ready_upward] [get_bd_pins page28/ready_downward]
  connect_bd_net -net net5_page28_val_out [get_bd_pins counter3_28_in/valid] [get_bd_pins net5/page28_val_out] [get_bd_pins page28/val_in]
  connect_bd_net -net net5_page29_dout [get_bd_pins net5/page29_dout] [get_bd_pins page29/din]
  connect_bd_net -net net5_page29_ready_upward [get_bd_pins counter3_29_out/ready] [get_bd_pins net5/page29_ready_upward] [get_bd_pins page29/ready_downward]
  connect_bd_net -net net5_page29_val_out [get_bd_pins counter3_29_in/valid] [get_bd_pins net5/page29_val_out] [get_bd_pins page29/val_in]
  connect_bd_net -net net5_page30_dout [get_bd_pins net5/page30_dout] [get_bd_pins page30/din]
  connect_bd_net -net net5_page30_ready_upward [get_bd_pins counter3_30_out/ready] [get_bd_pins net5/page30_ready_upward] [get_bd_pins page30/ready_downward]
  connect_bd_net -net net5_page30_val_out [get_bd_pins counter3_30_in/valid] [get_bd_pins net5/page30_val_out] [get_bd_pins page30/val_in]
  connect_bd_net -net net5_page31_dout [get_bd_pins net5/page31_dout] [get_bd_pins page31/din]
  connect_bd_net -net net5_page31_ready_upward [get_bd_pins counter2_31_out/ready] [get_bd_pins net5/page31_ready_upward] [get_bd_pins page31/ready_downward]
  connect_bd_net -net net5_page31_val_out [get_bd_pins counter2_31_in/valid] [get_bd_pins net5/page31_val_out] [get_bd_pins page31/val_in]
  connect_bd_net -net page_empty_10_dout [get_bd_pins net2/page10_din] [get_bd_pins page_empty_10/dout]
  connect_bd_net -net page_empty_10_ready_upward [get_bd_pins net2/page10_ready_downward] [get_bd_pins page_empty_10/ready_upward]
  connect_bd_net -net page_empty_10_val_out [get_bd_pins net2/page10_val_in] [get_bd_pins page_empty_10/val_out]
  connect_bd_net -net page_empty_11_dout [get_bd_pins net0/page11_din] [get_bd_pins page11/dout]
  connect_bd_net -net page_empty_11_ready_upward [get_bd_pins counter6_11_in/ready] [get_bd_pins net0/page11_ready_downward] [get_bd_pins page11/ready_upward]
  connect_bd_net -net page_empty_11_val_out [get_bd_pins counter6_11_out/valid] [get_bd_pins net0/page11_val_in] [get_bd_pins page11/val_out]
  connect_bd_net -net page_empty_12_dout [get_bd_pins net3/page12_din] [get_bd_pins page12/dout]
  connect_bd_net -net page_empty_12_ready_upward [get_bd_pins counter5_12_in/ready] [get_bd_pins net3/page12_ready_downward] [get_bd_pins page12/ready_upward]
  connect_bd_net -net page_empty_12_val_out [get_bd_pins counter5_12_out/valid] [get_bd_pins net3/page12_val_in] [get_bd_pins page12/val_out]
  connect_bd_net -net page_empty_13_dout [get_bd_pins net3/page13_din] [get_bd_pins page13/dout]
  connect_bd_net -net page_empty_13_ready_upward [get_bd_pins counter1_13_in/ready] [get_bd_pins net3/page13_ready_downward] [get_bd_pins page13/ready_upward]
  connect_bd_net -net page_empty_13_val_out [get_bd_pins counter1_13_out/valid] [get_bd_pins net3/page13_val_in] [get_bd_pins page13/val_out]
  connect_bd_net -net page_empty_14_dout [get_bd_pins net3/page14_din] [get_bd_pins page14/dout]
  connect_bd_net -net page_empty_14_ready_upward [get_bd_pins counter5_14_in/ready] [get_bd_pins net3/page14_ready_downward] [get_bd_pins page14/ready_upward]
  connect_bd_net -net page_empty_14_val_out [get_bd_pins counter5_14_out/valid] [get_bd_pins net3/page14_val_in] [get_bd_pins page14/val_out]
  connect_bd_net -net page_empty_15_dout [get_bd_pins net3/page15_din] [get_bd_pins page15/dout]
  connect_bd_net -net page_empty_15_ready_upward [get_bd_pins counter1_15_in/ready] [get_bd_pins net3/page15_ready_downward] [get_bd_pins page15/ready_upward]
  connect_bd_net -net page_empty_15_val_out [get_bd_pins counter1_15_out/valid] [get_bd_pins net3/page15_val_in] [get_bd_pins page15/val_out]
  connect_bd_net -net page_empty_16_dout [get_bd_pins net3/page16_din] [get_bd_pins page16/dout]
  connect_bd_net -net page_empty_16_ready_upward [get_bd_pins counter1_16_in/ready] [get_bd_pins net3/page16_ready_downward] [get_bd_pins page16/ready_upward]
  connect_bd_net -net page_empty_16_val_out [get_bd_pins counter1_16_out/valid] [get_bd_pins net3/page16_val_in] [get_bd_pins page16/val_out]
  connect_bd_net -net page_empty_17_dout [get_bd_pins net3/page17_din] [get_bd_pins page17/dout]
  connect_bd_net -net page_empty_17_ready_upward [get_bd_pins counter1_17_in/ready] [get_bd_pins net3/page17_ready_downward] [get_bd_pins page17/ready_upward]
  connect_bd_net -net page_empty_17_val_out [get_bd_pins counter1_17_out/valid] [get_bd_pins net3/page17_val_in] [get_bd_pins page17/val_out]
  connect_bd_net -net page_empty_18_dout [get_bd_pins net4/page18_din] [get_bd_pins page18/dout]
  connect_bd_net -net page_empty_18_ready_upward [get_bd_pins counter1_18_in/ready] [get_bd_pins net4/page18_ready_downward] [get_bd_pins page18/ready_upward]
  connect_bd_net -net page_empty_18_val_out [get_bd_pins counter1_18_out/valid] [get_bd_pins net4/page18_val_in] [get_bd_pins page18/val_out]
  connect_bd_net -net page_empty_19_dout [get_bd_pins net4/page19_din] [get_bd_pins page19/dout]
  connect_bd_net -net page_empty_19_ready_upward [get_bd_pins counter2_19_in/ready] [get_bd_pins net4/page19_ready_downward] [get_bd_pins page19/ready_upward]
  connect_bd_net -net page_empty_19_val_out [get_bd_pins counter2_19_out/valid] [get_bd_pins net4/page19_val_in] [get_bd_pins page19/val_out]
  connect_bd_net -net page_empty_20_dout [get_bd_pins net4/page20_din] [get_bd_pins page20/dout]
  connect_bd_net -net page_empty_20_ready_upward [get_bd_pins counter1_20_in/ready] [get_bd_pins net4/page20_ready_downward] [get_bd_pins page20/ready_upward]
  connect_bd_net -net page_empty_20_val_out [get_bd_pins counter1_20_out/valid] [get_bd_pins net4/page20_val_in] [get_bd_pins page20/val_out]
  connect_bd_net -net page_empty_21_dout [get_bd_pins net4/page21_din] [get_bd_pins page_empty_21/dout]
  connect_bd_net -net page_empty_21_ready_upward [get_bd_pins net4/page21_ready_downward] [get_bd_pins page_empty_21/ready_upward]
  connect_bd_net -net page_empty_21_val_out [get_bd_pins net4/page21_val_in] [get_bd_pins page_empty_21/val_out]
  connect_bd_net -net page_empty_22_dout [get_bd_pins net4/page22_din] [get_bd_pins page22/dout]
  connect_bd_net -net page_empty_22_ready_upward [get_bd_pins counter2_22_in/ready] [get_bd_pins net4/page22_ready_downward] [get_bd_pins page22/ready_upward]
  connect_bd_net -net page_empty_22_val_out [get_bd_pins counter2_22_out/valid] [get_bd_pins net4/page22_val_in] [get_bd_pins page22/val_out]
  connect_bd_net -net page_empty_23_dout [get_bd_pins net4/page23_din] [get_bd_pins page23/dout]
  connect_bd_net -net page_empty_23_ready_upward [get_bd_pins counter3_23_in/ready] [get_bd_pins net4/page23_ready_downward] [get_bd_pins page23/ready_upward]
  connect_bd_net -net page_empty_23_val_out [get_bd_pins counter3_23_out/valid] [get_bd_pins net4/page23_val_in] [get_bd_pins page23/val_out]
  connect_bd_net -net page_empty_24_dout [get_bd_pins net5/page24_din] [get_bd_pins page24/dout]
  connect_bd_net -net page_empty_24_ready_upward [get_bd_pins counter3_24_in/ready] [get_bd_pins net5/page24_ready_downward] [get_bd_pins page24/ready_upward]
  connect_bd_net -net page_empty_24_val_out [get_bd_pins counter3_24_out/valid] [get_bd_pins net5/page24_val_in] [get_bd_pins page24/val_out]
  connect_bd_net -net page_empty_25_dout [get_bd_pins net5/page25_din] [get_bd_pins page25/dout]
  connect_bd_net -net page_empty_25_ready_upward [get_bd_pins counter3_25_in/ready] [get_bd_pins net5/page25_ready_downward] [get_bd_pins page25/ready_upward]
  connect_bd_net -net page_empty_25_val_out [get_bd_pins counter3_25_out/valid] [get_bd_pins net5/page25_val_in] [get_bd_pins page25/val_out]
  connect_bd_net -net page_empty_26_dout [get_bd_pins net5/page26_din] [get_bd_pins page26/dout]
  connect_bd_net -net page_empty_26_ready_upward [get_bd_pins counter3_26_in/ready] [get_bd_pins counter3_26_out/valid] [get_bd_pins net5/page26_ready_downward] [get_bd_pins page26/ready_upward]
  connect_bd_net -net page_empty_26_val_out [get_bd_pins net5/page26_val_in] [get_bd_pins page26/val_out]
  connect_bd_net -net page_empty_27_dout [get_bd_pins net5/page27_din] [get_bd_pins page27/dout]
  connect_bd_net -net page_empty_27_ready_upward [get_bd_pins counter2_27_in/ready] [get_bd_pins net5/page27_ready_downward] [get_bd_pins page27/ready_upward]
  connect_bd_net -net page_empty_27_val_out [get_bd_pins counter2_27_out/valid] [get_bd_pins net5/page27_val_in] [get_bd_pins page27/val_out]
  connect_bd_net -net page_empty_28_dout [get_bd_pins net5/page28_din] [get_bd_pins page28/dout]
  connect_bd_net -net page_empty_28_ready_upward [get_bd_pins counter3_28_in/ready] [get_bd_pins net5/page28_ready_downward] [get_bd_pins page28/ready_upward]
  connect_bd_net -net page_empty_28_val_out [get_bd_pins counter3_28_out/valid] [get_bd_pins net5/page28_val_in] [get_bd_pins page28/val_out]
  connect_bd_net -net page_empty_29_dout [get_bd_pins net5/page29_din] [get_bd_pins page29/dout]
  connect_bd_net -net page_empty_29_ready_upward [get_bd_pins counter3_29_in/ready] [get_bd_pins net5/page29_ready_downward] [get_bd_pins page29/ready_upward]
  connect_bd_net -net page_empty_29_val_out [get_bd_pins counter3_29_out/valid] [get_bd_pins net5/page29_val_in] [get_bd_pins page29/val_out]
  connect_bd_net -net page_empty_2_dout [get_bd_pins net1/page2_din] [get_bd_pins page_empty_2/dout]
  connect_bd_net -net page_empty_2_ready_upward [get_bd_pins net1/page2_ready_downward] [get_bd_pins page_empty_2/ready_upward]
  connect_bd_net -net page_empty_2_val_out [get_bd_pins net1/page2_val_in] [get_bd_pins page_empty_2/val_out]
  connect_bd_net -net page_empty_30_dout [get_bd_pins net5/page30_din] [get_bd_pins page30/dout]
  connect_bd_net -net page_empty_30_ready_upward [get_bd_pins counter3_30_in/ready] [get_bd_pins net5/page30_ready_downward] [get_bd_pins page30/ready_upward]
  connect_bd_net -net page_empty_30_val_out [get_bd_pins counter3_30_out/valid] [get_bd_pins net5/page30_val_in] [get_bd_pins page30/val_out]
  connect_bd_net -net page_empty_31_dout [get_bd_pins net5/page31_din] [get_bd_pins page31/dout]
  connect_bd_net -net page_empty_31_ready_upward [get_bd_pins counter2_31_in/ready] [get_bd_pins net5/page31_ready_downward] [get_bd_pins page31/ready_upward]
  connect_bd_net -net page_empty_31_val_out [get_bd_pins counter2_31_out/valid] [get_bd_pins net5/page31_val_in] [get_bd_pins page31/val_out]
  connect_bd_net -net page_empty_3_dout [get_bd_pins net1/page3_din] [get_bd_pins page_empty_3/dout]
  connect_bd_net -net page_empty_3_ready_upward [get_bd_pins net1/page3_ready_downward] [get_bd_pins page_empty_3/ready_upward]
  connect_bd_net -net page_empty_3_val_out [get_bd_pins net1/page3_val_in] [get_bd_pins page_empty_3/val_out]
  connect_bd_net -net page_empty_4_dout [get_bd_pins net1/page4_din] [get_bd_pins page_empty_4/dout]
  connect_bd_net -net page_empty_4_ready_upward [get_bd_pins net1/page4_ready_downward] [get_bd_pins page_empty_4/ready_upward]
  connect_bd_net -net page_empty_4_val_out [get_bd_pins net1/page4_val_in] [get_bd_pins page_empty_4/val_out]
  connect_bd_net -net page_empty_5_dout [get_bd_pins net2/page5_din] [get_bd_pins page_empty_5/dout]
  connect_bd_net -net page_empty_5_ready_upward [get_bd_pins net2/page5_ready_downward] [get_bd_pins page_empty_5/ready_upward]
  connect_bd_net -net page_empty_5_val_out [get_bd_pins net2/page5_val_in] [get_bd_pins page_empty_5/val_out]
  connect_bd_net -net page_empty_6_dout [get_bd_pins net2/page6_din] [get_bd_pins page_empty_6/dout]
  connect_bd_net -net page_empty_6_ready_upward [get_bd_pins net2/page6_ready_downward] [get_bd_pins page_empty_6/ready_upward]
  connect_bd_net -net page_empty_6_val_out [get_bd_pins net2/page6_val_in] [get_bd_pins page_empty_6/val_out]
  connect_bd_net -net page_empty_7_dout [get_bd_pins net2/page7_din] [get_bd_pins page_empty_7/dout]
  connect_bd_net -net page_empty_7_ready_upward [get_bd_pins net2/page7_ready_downward] [get_bd_pins page_empty_7/ready_upward]
  connect_bd_net -net page_empty_7_val_out [get_bd_pins net2/page7_val_in] [get_bd_pins page_empty_7/val_out]
  connect_bd_net -net page_empty_8_dout [get_bd_pins net2/page8_din] [get_bd_pins page_empty_8/dout]
  connect_bd_net -net page_empty_8_ready_upward [get_bd_pins net2/page8_ready_downward] [get_bd_pins page_empty_8/ready_upward]
  connect_bd_net -net page_empty_8_val_out [get_bd_pins net2/page8_val_in] [get_bd_pins page_empty_8/val_out]
  connect_bd_net -net page_empty_9_dout [get_bd_pins net2/page9_din] [get_bd_pins page_empty_9/dout]
  connect_bd_net -net page_empty_9_ready_upward [get_bd_pins net2/page9_ready_downward] [get_bd_pins page_empty_9/ready_upward]
  connect_bd_net -net page_empty_9_val_out [get_bd_pins net2/page9_val_in] [get_bd_pins page_empty_9/val_out]
  connect_bd_net -net rst_axi_interconnect_aresetn [get_bd_pins axi_leaf/ARESETN] [get_bd_pins rst_axi/interconnect_aresetn]
  connect_bd_net -net rst_net0_peripheral_reset [get_bd_pins axi_leaf/reset_out] [get_bd_pins counter6_11_in/reset] [get_bd_pins counter6_11_out/reset] [get_bd_pins net0/reset] [get_bd_pins page11/reset_bft] [get_bd_pins rst_net_0/peripheral_reset]
  connect_bd_net -net rst_net_1_peripheral_reset [get_bd_pins net1/reset] [get_bd_pins page_empty_2/reset_bft] [get_bd_pins page_empty_3/reset_bft] [get_bd_pins page_empty_4/reset_bft] [get_bd_pins rst_net_1/peripheral_reset]
  connect_bd_net -net rst_net_2_peripheral_reset [get_bd_pins net2/reset] [get_bd_pins page_empty_10/reset_bft] [get_bd_pins page_empty_5/reset_bft] [get_bd_pins page_empty_6/reset_bft] [get_bd_pins page_empty_7/reset_bft] [get_bd_pins page_empty_8/reset_bft] [get_bd_pins page_empty_9/reset_bft] [get_bd_pins rst_net_2/peripheral_reset]
  connect_bd_net -net rst_net_3_peripheral_reset [get_bd_pins counter1_13_in/reset] [get_bd_pins counter1_13_out/reset] [get_bd_pins counter1_15_in/reset] [get_bd_pins counter1_15_out/reset] [get_bd_pins counter1_16_in/reset] [get_bd_pins counter1_16_out/reset] [get_bd_pins counter1_17_in/reset] [get_bd_pins counter1_17_out/reset] [get_bd_pins counter5_12_in/reset] [get_bd_pins counter5_12_out/reset] [get_bd_pins counter5_14_in/reset] [get_bd_pins counter5_14_out/reset] [get_bd_pins net3/reset] [get_bd_pins page12/reset_bft] [get_bd_pins page13/reset_bft] [get_bd_pins page14/reset_bft] [get_bd_pins page15/reset_bft] [get_bd_pins page16/reset_bft] [get_bd_pins page17/reset_bft] [get_bd_pins rst_net_3/peripheral_reset]
  connect_bd_net -net rst_net_4_peripheral_reset [get_bd_pins counter1_18_in/reset] [get_bd_pins counter1_18_out/reset] [get_bd_pins counter1_20_in/reset] [get_bd_pins counter1_20_out/reset] [get_bd_pins counter2_19_in/reset] [get_bd_pins counter2_19_out/reset] [get_bd_pins counter2_22_in/reset] [get_bd_pins counter2_22_out/reset] [get_bd_pins counter3_23_in/reset] [get_bd_pins counter3_23_out/reset] [get_bd_pins net4/reset] [get_bd_pins page18/reset_bft] [get_bd_pins page19/reset_bft] [get_bd_pins page20/reset_bft] [get_bd_pins page22/reset_bft] [get_bd_pins page23/reset_bft] [get_bd_pins page_empty_21/reset_bft] [get_bd_pins rst_net_4/peripheral_reset]
  connect_bd_net -net rst_net_5_peripheral_reset [get_bd_pins counter2_27_in/reset] [get_bd_pins counter2_27_out/reset] [get_bd_pins counter2_31_in/reset] [get_bd_pins counter2_31_out/reset] [get_bd_pins counter3_24_in/reset] [get_bd_pins counter3_24_out/reset] [get_bd_pins counter3_25_in/reset] [get_bd_pins counter3_25_out/reset] [get_bd_pins counter3_26_in/reset] [get_bd_pins counter3_26_out/reset] [get_bd_pins counter3_28_in/reset] [get_bd_pins counter3_28_out/reset] [get_bd_pins counter3_29_in/reset] [get_bd_pins counter3_29_out/reset] [get_bd_pins counter3_30_in/reset] [get_bd_pins counter3_30_out/reset] [get_bd_pins net5/reset] [get_bd_pins page24/reset_bft] [get_bd_pins page25/reset_bft] [get_bd_pins page26/reset_bft] [get_bd_pins page27/reset_bft] [get_bd_pins page28/reset_bft] [get_bd_pins page29/reset_bft] [get_bd_pins page30/reset_bft] [get_bd_pins page31/reset_bft] [get_bd_pins rst_net_5/peripheral_reset]
  connect_bd_net -net rst_ps8_0_99M_peripheral_aresetn [get_bd_pins axi_leaf/S00_ARESETN] [get_bd_pins axilite101_0/s00_axi_aresetn] [get_bd_pins rst_axi/peripheral_aresetn]
  connect_bd_net -net rst_ps8_0_99M_peripheral_reset [get_bd_pins axi_leaf/reset_in] [get_bd_pins page11/reset_user] [get_bd_pins page12/reset_user] [get_bd_pins page13/reset_user] [get_bd_pins page14/reset_user] [get_bd_pins page15/reset_user] [get_bd_pins page16/reset_user] [get_bd_pins page17/reset_user] [get_bd_pins page18/reset_user] [get_bd_pins page19/reset_user] [get_bd_pins page20/reset_user] [get_bd_pins page22/reset_user] [get_bd_pins page23/reset_user] [get_bd_pins page24/reset_user] [get_bd_pins page25/reset_user] [get_bd_pins page26/reset_user] [get_bd_pins page27/reset_user] [get_bd_pins page28/reset_user] [get_bd_pins page29/reset_user] [get_bd_pins page30/reset_user] [get_bd_pins page31/reset_user] [get_bd_pins page_empty_10/reset_user] [get_bd_pins page_empty_2/reset_user] [get_bd_pins page_empty_21/reset_user] [get_bd_pins page_empty_3/reset_user] [get_bd_pins page_empty_4/reset_user] [get_bd_pins page_empty_5/reset_user] [get_bd_pins page_empty_6/reset_user] [get_bd_pins page_empty_7/reset_user] [get_bd_pins page_empty_8/reset_user] [get_bd_pins page_empty_9/reset_user] [get_bd_pins rst_axi/peripheral_reset]
  connect_bd_net -net val_in_1 [get_bd_pins axi_leaf/val_in] [get_bd_pins net1/page1_val_out]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins net1/page0_ready_downward] [get_bd_pins net1/page0_val_in] [get_bd_pins xlconstant_0/dout]
  connect_bd_net -net xlconstant_1_dout [get_bd_pins net1/page0_din] [get_bd_pins xlconstant_1/dout]
  connect_bd_net -net zynq_ultra_ps_e_0_pl_clk1 [get_bd_pins axi_leaf/clk_out] [get_bd_pins counter1_13_in/clk] [get_bd_pins counter1_13_out/clk] [get_bd_pins counter1_15_in/clk] [get_bd_pins counter1_15_out/clk] [get_bd_pins counter1_16_in/clk] [get_bd_pins counter1_16_out/clk] [get_bd_pins counter1_17_in/clk] [get_bd_pins counter1_17_out/clk] [get_bd_pins counter1_18_in/clk] [get_bd_pins counter1_18_out/clk] [get_bd_pins counter1_20_in/clk] [get_bd_pins counter1_20_out/clk] [get_bd_pins counter2_19_in/clk] [get_bd_pins counter2_19_out/clk] [get_bd_pins counter2_22_in/clk] [get_bd_pins counter2_22_out/clk] [get_bd_pins counter2_27_in/clk] [get_bd_pins counter2_27_out/clk] [get_bd_pins counter2_31_in/clk] [get_bd_pins counter2_31_out/clk] [get_bd_pins counter3_23_in/clk] [get_bd_pins counter3_23_out/clk] [get_bd_pins counter3_24_in/clk] [get_bd_pins counter3_24_out/clk] [get_bd_pins counter3_25_in/clk] [get_bd_pins counter3_25_out/clk] [get_bd_pins counter3_26_in/clk] [get_bd_pins counter3_26_out/clk] [get_bd_pins counter3_28_in/clk] [get_bd_pins counter3_28_out/clk] [get_bd_pins counter3_29_in/clk] [get_bd_pins counter3_29_out/clk] [get_bd_pins counter3_30_in/clk] [get_bd_pins counter3_30_out/clk] [get_bd_pins counter5_12_in/clk] [get_bd_pins counter5_12_out/clk] [get_bd_pins counter5_14_in/clk] [get_bd_pins counter5_14_out/clk] [get_bd_pins counter6_11_in/clk] [get_bd_pins counter6_11_out/clk] [get_bd_pins net0/clk] [get_bd_pins net1/clk] [get_bd_pins net2/clk] [get_bd_pins net3/clk] [get_bd_pins net4/clk] [get_bd_pins net5/clk] [get_bd_pins page11/clk_bft] [get_bd_pins page12/clk_bft] [get_bd_pins page13/clk_bft] [get_bd_pins page14/clk_bft] [get_bd_pins page15/clk_bft] [get_bd_pins page16/clk_bft] [get_bd_pins page17/clk_bft] [get_bd_pins page18/clk_bft] [get_bd_pins page19/clk_bft] [get_bd_pins page20/clk_bft] [get_bd_pins page22/clk_bft] [get_bd_pins page23/clk_bft] [get_bd_pins page24/clk_bft] [get_bd_pins page25/clk_bft] [get_bd_pins page26/clk_bft] [get_bd_pins page27/clk_bft] [get_bd_pins page28/clk_bft] [get_bd_pins page29/clk_bft] [get_bd_pins page30/clk_bft] [get_bd_pins page31/clk_bft] [get_bd_pins page_empty_10/clk_bft] [get_bd_pins page_empty_2/clk_bft] [get_bd_pins page_empty_21/clk_bft] [get_bd_pins page_empty_3/clk_bft] [get_bd_pins page_empty_4/clk_bft] [get_bd_pins page_empty_5/clk_bft] [get_bd_pins page_empty_6/clk_bft] [get_bd_pins page_empty_7/clk_bft] [get_bd_pins page_empty_8/clk_bft] [get_bd_pins page_empty_9/clk_bft] [get_bd_pins rst_net_0/slowest_sync_clk] [get_bd_pins rst_net_1/slowest_sync_clk] [get_bd_pins rst_net_2/slowest_sync_clk] [get_bd_pins rst_net_3/slowest_sync_clk] [get_bd_pins rst_net_4/slowest_sync_clk] [get_bd_pins rst_net_5/slowest_sync_clk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk1]
  connect_bd_net -net zynq_ultra_ps_e_0_pl_clk2 [get_bd_pins axi_leaf/S00_ACLK] [get_bd_pins axilite101_0/s00_axi_aclk] [get_bd_pins page11/clk_user] [get_bd_pins page12/clk_user] [get_bd_pins page13/clk_user] [get_bd_pins page14/clk_user] [get_bd_pins page15/clk_user] [get_bd_pins page16/clk_user] [get_bd_pins page17/clk_user] [get_bd_pins page18/clk_user] [get_bd_pins page19/clk_user] [get_bd_pins page20/clk_user] [get_bd_pins page22/clk_user] [get_bd_pins page23/clk_user] [get_bd_pins page24/clk_user] [get_bd_pins page25/clk_user] [get_bd_pins page26/clk_user] [get_bd_pins page27/clk_user] [get_bd_pins page28/clk_user] [get_bd_pins page29/clk_user] [get_bd_pins page30/clk_user] [get_bd_pins page31/clk_user] [get_bd_pins page_empty_10/clk_user] [get_bd_pins page_empty_2/clk_user] [get_bd_pins page_empty_21/clk_user] [get_bd_pins page_empty_3/clk_user] [get_bd_pins page_empty_4/clk_user] [get_bd_pins page_empty_5/clk_user] [get_bd_pins page_empty_6/clk_user] [get_bd_pins page_empty_7/clk_user] [get_bd_pins page_empty_8/clk_user] [get_bd_pins page_empty_9/clk_user] [get_bd_pins rst_axi/slowest_sync_clk] [get_bd_pins zynq_ultra_ps_e_0/maxihpm0_fpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/maxihpm1_fpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] [get_bd_pins zynq_ultra_ps_e_0/saxihpc0_fpd_aclk]
  connect_bd_net -net zynq_ultra_ps_e_0_pl_resetn0 [get_bd_pins rst_axi/ext_reset_in] [get_bd_pins rst_net_0/ext_reset_in] [get_bd_pins rst_net_1/ext_reset_in] [get_bd_pins rst_net_2/ext_reset_in] [get_bd_pins rst_net_3/ext_reset_in] [get_bd_pins rst_net_4/ext_reset_in] [get_bd_pins rst_net_5/ext_reset_in] [get_bd_pins zynq_ultra_ps_e_0/pl_resetn0]

  # Create address segments
  create_bd_addr_seg -range 0x00001000 -offset 0xA0000000 [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs axi_leaf/AxiLite2Bft_v2_0_0/s00_axi/reg0] SEG_AxiLite2Bft_v2_0_0_reg0
  create_bd_addr_seg -range 0x00001000 -offset 0xA0001000 [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs axi_leaf/axi_dma_0/S_AXI_LITE/Reg] SEG_axi_dma_0_Reg
  create_bd_addr_seg -range 0x00001000 -offset 0xA0002000 [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs axilite101_0/s00_axi/reg0] SEG_axilite101_0_reg0
  create_bd_addr_seg -range 0x80000000 -offset 0x00000000 [get_bd_addr_spaces axi_leaf/axi_dma_0/Data_SG] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW] SEG_zynq_ultra_ps_e_0_HPC0_DDR_LOW
  create_bd_addr_seg -range 0x80000000 -offset 0x00000000 [get_bd_addr_spaces axi_leaf/axi_dma_0/Data_MM2S] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW] SEG_zynq_ultra_ps_e_0_HPC0_DDR_LOW
  create_bd_addr_seg -range 0x80000000 -offset 0x00000000 [get_bd_addr_spaces axi_leaf/axi_dma_0/Data_S2MM] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW] SEG_zynq_ultra_ps_e_0_HPC0_DDR_LOW
  create_bd_addr_seg -range 0x01000000 -offset 0xFF000000 [get_bd_addr_spaces axi_leaf/axi_dma_0/Data_SG] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM] SEG_zynq_ultra_ps_e_0_HPC0_LPS_OCM
  create_bd_addr_seg -range 0x01000000 -offset 0xFF000000 [get_bd_addr_spaces axi_leaf/axi_dma_0/Data_MM2S] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM] SEG_zynq_ultra_ps_e_0_HPC0_LPS_OCM
  create_bd_addr_seg -range 0x01000000 -offset 0xFF000000 [get_bd_addr_spaces axi_leaf/axi_dma_0/Data_S2MM] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM] SEG_zynq_ultra_ps_e_0_HPC0_LPS_OCM
  create_bd_addr_seg -range 0x10000000 -offset 0xE0000000 [get_bd_addr_spaces axi_leaf/axi_dma_0/Data_SG] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP0/HPC0_PCIE_LOW] SEG_zynq_ultra_ps_e_0_HPC0_PCIE_LOW
  create_bd_addr_seg -range 0x10000000 -offset 0xE0000000 [get_bd_addr_spaces axi_leaf/axi_dma_0/Data_MM2S] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP0/HPC0_PCIE_LOW] SEG_zynq_ultra_ps_e_0_HPC0_PCIE_LOW
  create_bd_addr_seg -range 0x10000000 -offset 0xE0000000 [get_bd_addr_spaces axi_leaf/axi_dma_0/Data_S2MM] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP0/HPC0_PCIE_LOW] SEG_zynq_ultra_ps_e_0_HPC0_PCIE_LOW
  create_bd_addr_seg -range 0x20000000 -offset 0xC0000000 [get_bd_addr_spaces axi_leaf/axi_dma_0/Data_SG] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP0/HPC0_QSPI] SEG_zynq_ultra_ps_e_0_HPC0_QSPI
  create_bd_addr_seg -range 0x20000000 -offset 0xC0000000 [get_bd_addr_spaces axi_leaf/axi_dma_0/Data_MM2S] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP0/HPC0_QSPI] SEG_zynq_ultra_ps_e_0_HPC0_QSPI
  create_bd_addr_seg -range 0x20000000 -offset 0xC0000000 [get_bd_addr_spaces axi_leaf/axi_dma_0/Data_S2MM] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP0/HPC0_QSPI] SEG_zynq_ultra_ps_e_0_HPC0_QSPI


  # Restore current instance
  current_bd_instance $oldCurInst

  save_bd_design
  close_bd_design $design_name 
}
# End of cr_bd_floorplan_static()
cr_bd_floorplan_static ""
set_property IS_MANAGED "0" [get_files floorplan_static.bd ] 
set_property REGISTERED_WITH_MANAGER "1" [get_files floorplan_static.bd ] 
set_property SYNTH_CHECKPOINT_MODE "Hierarchical" [get_files floorplan_static.bd ] 

# Create 'synth_1' run (if not found)
if {[string equal [get_runs -quiet synth_1] ""]} {
    create_run -name synth_1 -part xczu9eg-ffvb1156-2-e -flow {Vivado Synthesis 2018} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
} else {
  set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
  set_property flow "Vivado Synthesis 2018" [get_runs synth_1]
}
set obj [get_runs synth_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Synthesis Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'synth_1_synth_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0] "" ] } {
  create_report_config -report_name synth_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1
}
set obj [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0]
if { $obj != "" } {

}
set obj [get_runs synth_1]
set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj

# set the current synth run
current_run -synthesis [get_runs synth_1]

# Create 'impl_1' run (if not found)
if {[string equal [get_runs -quiet impl_1] ""]} {
    create_run -name impl_1 -part xczu9eg-ffvb1156-2-e -flow {Vivado Implementation 2018} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
} else {
  set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
  set_property flow "Vivado Implementation 2018" [get_runs impl_1]
}
set obj [get_runs impl_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Implementation Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'impl_1_init_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_1_opt_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0]
if { $obj != "" } {

}
# Create 'impl_1_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_1_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_1_place_report_io_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0] "" ] } {
  create_report_config -report_name impl_1_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0]
if { $obj != "" } {

}
# Create 'impl_1_place_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0] "" ] } {
  create_report_config -report_name impl_1_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0]
if { $obj != "" } {

}
# Create 'impl_1_place_report_control_sets_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0] "" ] } {
  create_report_config -report_name impl_1_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0]
if { $obj != "" } {

}
# Create 'impl_1_place_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_1' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_1_place_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_1_post_place_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_1_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_1_route_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_methodology_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0] "" ] } {
  create_report_config -report_name impl_1_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_power_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0] "" ] } {
  create_report_config -report_name impl_1_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_route_status_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0] "" ] } {
  create_report_config -report_name impl_1_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_clock_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0] "" ] } {
  create_report_config -report_name impl_1_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_route_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0]
if { $obj != "" } {

}
# Create 'impl_1_post_route_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0]
if { $obj != "" } {

}
# Create 'impl_1_post_route_phys_opt_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0]
if { $obj != "" } {

}
set obj [get_runs impl_1]
set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj

# set the current impl run
current_run -implementation [get_runs impl_1]

puts "INFO: Project created:${_xil_proj_name_}"

launch_runs synth_1
