INFO-FLOW: Workspace C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1 opened at Fri Oct 21 23:28:32 +0800 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.919 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.101 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.062 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_array_partition -complete_threshold=8 
INFO: [HLS 200-1464] Running solution command: config_array_partition -complete_threshold=8
Execute     config_array_partition -complete_threshold=8 
INFO: [XFORM 203-102] Size-based automatic array partition enabled: cut-off elements per dimension is 8.
Execute     send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute     config_compile -complex-mul-dsp=0 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1024 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1024
Execute     config_compile -pipeline_loops=1024 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1024 or its parent loop when its trip count is less than or equal 1024.
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 2.091 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1024 or its parent loop when its trip count is less than or equal 1024.
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_array_partition -complete_threshold 8 
INFO: [HLS 200-1510] Running: config_array_partition -complete_threshold 8 
INFO: [XFORM 203-102] Size-based automatic array partition enabled: cut-off elements per dimension is 8.
Execute   config_compile -pipeline_loops 1024 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1024 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1024 or its parent loop when its trip count is less than or equal 1024.
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./hls_restructured/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./hls_restructured/solution1/directives.tcl
Execute     set_directive_top -name fft fft 
INFO: [HLS 200-1510] Running: set_directive_top -name fft fft 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 1.433 GB.
INFO: [HLS 200-10] Analyzing design file 'fft.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling fft.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang fft.cpp -foptimization-record-file=C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.pp.0.cpp -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.cpp.clang.out.log 2> C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.cpp.clang.err.log 
Command       ap_eval done; 0.164 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top fft -name=fft 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.pp.0.cpp -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/clang.out.log 2> C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.136 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.pp.0.cpp.clang-tidy.loop-label.err.log 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.bc -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.pp.0.cpp.clang.out.log 2> C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.132 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.837 seconds; current allocated memory: 1.433 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.g.bc -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.368 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.37 sec.
Execute       run_link_or_opt -opt -out C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=fft -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=fft -reflow-float-conversion -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.916 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.918 sec.
Execute       run_link_or_opt -out C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=fft 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=fft -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=fft -mllvm -hls-db-dir -mllvm C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=1024 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.482 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
INFO: [HLS 214-178] Inlining function 'bit_reverse(float*, float*, float*, float*)' into 'fft_exec(float*, float*, float*, float*)' (fft.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_t<1, 4>(float*, float*, float*, float*)' into 'fft_exec(float*, float*, float*, float*)' (fft.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_t<2, 4>(float*, float*, float*, float*)' into 'fft_exec(float*, float*, float*, float*)' (fft.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_t<3, 4>(float*, float*, float*, float*)' into 'fft_exec(float*, float*, float*, float*)' (fft.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_t<4, 4>(float*, float*, float*, float*)' into 'fft_exec(float*, float*, float*, float*)' (fft.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_t<5, 4>(float*, float*, float*, float*)' into 'fft_exec(float*, float*, float*, float*)' (fft.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_t<6, 4>(float*, float*, float*, float*)' into 'fft_exec(float*, float*, float*, float*)' (fft.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_t<7, 4>(float*, float*, float*, float*)' into 'fft_exec(float*, float*, float*, float*)' (fft.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_t<8, 4>(float*, float*, float*, float*)' into 'fft_exec(float*, float*, float*, float*)' (fft.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_t<9, 4>(float*, float*, float*, float*)' into 'fft_exec(float*, float*, float*, float*)' (fft.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'void fft_stage_t<10, 4>(float*, float*, float*, float*)' into 'fft_exec(float*, float*, float*, float*)' (fft.cpp:40:0)
INFO: [HLS 214-248] Applying array_partition to 'Stage0_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:42:8)
INFO: [HLS 214-248] Applying array_partition to 'Stage0_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:42:24)
INFO: [HLS 214-248] Applying array_partition to 'Stage1_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:43:8)
INFO: [HLS 214-248] Applying array_partition to 'Stage1_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:43:24)
INFO: [HLS 214-248] Applying array_partition to 'Stage2_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:44:8)
INFO: [HLS 214-248] Applying array_partition to 'Stage2_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:44:24)
INFO: [HLS 214-248] Applying array_partition to 'Stage3_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:45:8)
INFO: [HLS 214-248] Applying array_partition to 'Stage3_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:45:24)
INFO: [HLS 214-248] Applying array_partition to 'Stage4_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:46:8)
INFO: [HLS 214-248] Applying array_partition to 'Stage4_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:46:24)
INFO: [HLS 214-248] Applying array_partition to 'Stage5_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:47:8)
INFO: [HLS 214-248] Applying array_partition to 'Stage5_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:47:24)
INFO: [HLS 214-248] Applying array_partition to 'Stage6_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:48:8)
INFO: [HLS 214-248] Applying array_partition to 'Stage6_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:48:24)
INFO: [HLS 214-248] Applying array_partition to 'Stage7_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:49:8)
INFO: [HLS 214-248] Applying array_partition to 'Stage7_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:49:24)
INFO: [HLS 214-248] Applying array_partition to 'Stage8_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:50:8)
INFO: [HLS 214-248] Applying array_partition to 'Stage8_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:50:24)
INFO: [HLS 214-248] Applying array_partition to 'Stage9_R': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:51:8)
INFO: [HLS 214-248] Applying array_partition to 'Stage9_I': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:51:24)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R_o': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:31:8)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I_o': Cyclic partitioning with factor 4 on dimension 1. (fft.cpp:31:23)
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 32 in loop 'anonymous'(fft.cpp:33:2) has been inferred on bundle 'input_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (fft.cpp:33:2)
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 32 in loop 'anonymous'(fft.cpp:34:2) has been inferred on bundle 'input_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (fft.cpp:34:2)
INFO: [HLS 214-115] Multiple burst writes of length 1024 and bit width 32 in loop 'anonymous'(fft.cpp:36:2) has been inferred on bundle 'output_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (fft.cpp:36:2)
INFO: [HLS 214-115] Multiple burst writes of length 1024 and bit width 32 in loop 'anonymous'(fft.cpp:37:2) has been inferred on bundle 'output_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (fft.cpp:37:2)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.417 seconds; current allocated memory: 1.433 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.433 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top fft -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.0.bc -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 1.199 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.433 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.1.bc -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 1.147 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.164 seconds; current allocated memory: 1.433 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.g.1.bc to C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.o.1.bc -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'All_Loop' (fft.cpp:91) in function 'fft_exec' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'fft' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'fft' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'fft' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'fft' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'All_Loop' (fft.cpp:91) in function 'fft_exec' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Reversal_Loop' (fft.cpp:91) in function 'fft_exec' completely with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:112) in function 'fft_exec' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'DFT_Loop' (fft.cpp:109) in function 'fft_exec' partially with a factor of 4.
Command         transform done; 1.533 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.115 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.651 seconds; current allocated memory: 1.433 GB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.o.2.bc -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'Stage0_R' (fft.cpp:95:12)
INFO: [HLS 200-472] Inferring partial write operation for 'Stage0_I' (fft.cpp:96:12)
INFO: [HLS 200-472] Inferring partial write operation for 'Stage1_R.1' (fft.cpp:126:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Stage1_I.1' (fft.cpp:127:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Stage1_R' (fft.cpp:128:12)
INFO: [HLS 200-472] Inferring partial write operation for 'Stage1_I' (fft.cpp:129:12)
INFO: [HLS 200-472] Inferring partial write operation for 'Stage2_R.2' (fft.cpp:126:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Stage2_I.2' (fft.cpp:127:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Stage2_R' (fft.cpp:128:12)
INFO: [HLS 200-472] Inferring partial write operation for 'Stage2_I' (fft.cpp:129:12)
INFO: [HLS 200-472] Inferring partial write operation for 'Stage3_R' (fft.cpp:126:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Stage3_I' (fft.cpp:127:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Stage3_R' (fft.cpp:128:12)
INFO: [HLS 200-472] Inferring partial write operation for 'Stage3_I' (fft.cpp:129:12)
INFO: [HLS 200-472] Inferring partial write operation for 'Stage4_R' (fft.cpp:126:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Stage4_I' (fft.cpp:127:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Stage4_R' (fft.cpp:128:12)
INFO: [HLS 200-472] Inferring partial write operation for 'Stage4_I' (fft.cpp:129:12)
INFO: [HLS 200-472] Inferring partial write operation for 'Stage5_R' (fft.cpp:126:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Stage5_I' (fft.cpp:127:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Stage5_R' (fft.cpp:128:12)
INFO: [HLS 200-472] Inferring partial write operation for 'Stage5_I' (fft.cpp:129:12)
INFO: [HLS 200-472] Inferring partial write operation for 'Stage6_R' (fft.cpp:126:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Stage6_I' (fft.cpp:127:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Stage6_R' (fft.cpp:128:12)
INFO: [HLS 200-472] Inferring partial write operation for 'Stage6_I' (fft.cpp:129:12)
INFO: [HLS 200-472] Inferring partial write operation for 'Stage7_R' (fft.cpp:126:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Stage7_I' (fft.cpp:127:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Stage7_R' (fft.cpp:128:12)
INFO: [HLS 200-472] Inferring partial write operation for 'Stage7_I' (fft.cpp:129:12)
INFO: [HLS 200-472] Inferring partial write operation for 'Stage8_R' (fft.cpp:126:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Stage8_I' (fft.cpp:127:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Stage8_R' (fft.cpp:128:12)
INFO: [HLS 200-472] Inferring partial write operation for 'Stage8_I' (fft.cpp:129:12)
INFO: [HLS 200-472] Inferring partial write operation for 'Stage9_R' (fft.cpp:126:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Stage9_I' (fft.cpp:127:18)
INFO: [HLS 200-472] Inferring partial write operation for 'Stage9_R' (fft.cpp:128:12)
INFO: [HLS 200-472] Inferring partial write operation for 'Stage9_I' (fft.cpp:129:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:126:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:127:18)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R_0' (fft.cpp:128:12)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I_0' (fft.cpp:129:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X_R_i' 
INFO: [HLS 200-472] Inferring partial write operation for 'X_I_i' 
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage1_R.3' (fft.cpp:43).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage1_R.2' (fft.cpp:43).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage1_R.1' (fft.cpp:43).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage1_R' (fft.cpp:43).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage1_I.3' (fft.cpp:43).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage1_I.2' (fft.cpp:43).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage1_I.1' (fft.cpp:43).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage1_I' (fft.cpp:43).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage2_R.3' (fft.cpp:44).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage2_R.2' (fft.cpp:44).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage2_R.1' (fft.cpp:44).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage2_R' (fft.cpp:44).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage2_I.3' (fft.cpp:44).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage2_I.2' (fft.cpp:44).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage2_I.1' (fft.cpp:44).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage2_I' (fft.cpp:44).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage3_R.3' (fft.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage3_R.2' (fft.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage3_R.1' (fft.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage3_R' (fft.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage3_I.3' (fft.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage3_I.2' (fft.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage3_I.1' (fft.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage3_I' (fft.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage4_R.3' (fft.cpp:46).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage4_R.2' (fft.cpp:46).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage4_R.1' (fft.cpp:46).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage4_R' (fft.cpp:46).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage4_I.3' (fft.cpp:46).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage4_I.2' (fft.cpp:46).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage4_I.1' (fft.cpp:46).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage4_I' (fft.cpp:46).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage5_R.3' (fft.cpp:47).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage5_R.2' (fft.cpp:47).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage5_R.1' (fft.cpp:47).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage5_R' (fft.cpp:47).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage5_I.3' (fft.cpp:47).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage5_I.2' (fft.cpp:47).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage5_I.1' (fft.cpp:47).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage5_I' (fft.cpp:47).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage6_R.3' (fft.cpp:48).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage6_R.2' (fft.cpp:48).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage6_R.1' (fft.cpp:48).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage6_R' (fft.cpp:48).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage6_I.3' (fft.cpp:48).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage6_I.2' (fft.cpp:48).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage6_I.1' (fft.cpp:48).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage6_I' (fft.cpp:48).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage7_R.3' (fft.cpp:49).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage7_R.2' (fft.cpp:49).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage7_R.1' (fft.cpp:49).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage7_R' (fft.cpp:49).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage7_I.3' (fft.cpp:49).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage7_I.2' (fft.cpp:49).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage7_I.1' (fft.cpp:49).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage7_I' (fft.cpp:49).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage8_R.3' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage8_R.2' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage8_R.1' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage8_R' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage8_I.3' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage8_I.2' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage8_I.1' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage8_I' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage9_R.3' (fft.cpp:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage9_R.2' (fft.cpp:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage9_R.1' (fft.cpp:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage9_R' (fft.cpp:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage9_I.3' (fft.cpp:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage9_I.2' (fft.cpp:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage9_I.1' (fft.cpp:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage9_I' (fft.cpp:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage1_R.3' (fft.cpp:43).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage1_R.2' (fft.cpp:43).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage1_R.1' (fft.cpp:43).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage1_R' (fft.cpp:43).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage1_I.3' (fft.cpp:43).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage1_I.2' (fft.cpp:43).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage1_I.1' (fft.cpp:43).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage1_I' (fft.cpp:43).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage2_R.3' (fft.cpp:44).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage2_R.2' (fft.cpp:44).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage2_R.1' (fft.cpp:44).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage2_R' (fft.cpp:44).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage2_I.3' (fft.cpp:44).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage2_I.2' (fft.cpp:44).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage2_I.1' (fft.cpp:44).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage2_I' (fft.cpp:44).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage3_R.3' (fft.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage3_R.2' (fft.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage3_R.1' (fft.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage3_R' (fft.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage3_I.3' (fft.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage3_I.2' (fft.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage3_I.1' (fft.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage3_I' (fft.cpp:45).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage4_R.3' (fft.cpp:46).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage4_R.2' (fft.cpp:46).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage4_R.1' (fft.cpp:46).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage4_R' (fft.cpp:46).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage4_I.3' (fft.cpp:46).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage4_I.2' (fft.cpp:46).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage4_I.1' (fft.cpp:46).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage4_I' (fft.cpp:46).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage5_R.3' (fft.cpp:47).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage5_R.2' (fft.cpp:47).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage5_R.1' (fft.cpp:47).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage5_R' (fft.cpp:47).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage5_I.3' (fft.cpp:47).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage5_I.2' (fft.cpp:47).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage5_I.1' (fft.cpp:47).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage5_I' (fft.cpp:47).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage6_R.3' (fft.cpp:48).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage6_R.2' (fft.cpp:48).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage6_R.1' (fft.cpp:48).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage6_R' (fft.cpp:48).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage6_I.3' (fft.cpp:48).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage6_I.2' (fft.cpp:48).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage6_I.1' (fft.cpp:48).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage6_I' (fft.cpp:48).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage7_R.3' (fft.cpp:49).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage7_R.2' (fft.cpp:49).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage7_R.1' (fft.cpp:49).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage7_R' (fft.cpp:49).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage7_I.3' (fft.cpp:49).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage7_I.2' (fft.cpp:49).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage7_I.1' (fft.cpp:49).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage7_I' (fft.cpp:49).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage8_R.3' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage8_R.2' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage8_R.1' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage8_R' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage8_I.3' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage8_I.2' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage8_I.1' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage8_I' (fft.cpp:50).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage9_R.3' (fft.cpp:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage9_R.2' (fft.cpp:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage9_R.1' (fft.cpp:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage9_R' (fft.cpp:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage9_I.3' (fft.cpp:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage9_I.2' (fft.cpp:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage9_I.1' (fft.cpp:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Stage9_I' (fft.cpp:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'OUT_I_0'.
Command         transform done; 1.915 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.918 seconds; current allocated memory: 1.433 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 5.96 sec.
Command     elaborate done; 11.242 sec.
Execute     ap_eval exec zip -j C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'fft' ...
Execute       ap_set_top_model fft 
Execute       get_model_list fft -filter all-wo-channel -topdown 
Execute       preproc_iomode -model fft 
Execute       preproc_iomode -model fft_Pipeline_4 
Execute       preproc_iomode -model fft_Pipeline_3 
Execute       preproc_iomode -model fft_exec 
Execute       preproc_iomode -model fft_exec_Pipeline_DFT_Loop17 
Execute       preproc_iomode -model fft_exec_Pipeline_DFT_Loop16 
Execute       preproc_iomode -model fft_exec_Pipeline_DFT_Loop15 
Execute       preproc_iomode -model fft_exec_Pipeline_DFT_Loop14 
Execute       preproc_iomode -model fft_exec_Pipeline_DFT_Loop13 
Execute       preproc_iomode -model fft_exec_Pipeline_DFT_Loop12 
Execute       preproc_iomode -model fft_exec_Pipeline_DFT_Loop11 
Execute       preproc_iomode -model fft_exec_Pipeline_DFT_Loop10 
Execute       preproc_iomode -model fft_exec_Pipeline_DFT_Loop9 
Execute       preproc_iomode -model fft_exec_Pipeline_DFT_Loop 
Execute       preproc_iomode -model fft_exec_Pipeline_All_Loop 
Execute       preproc_iomode -model fft_Pipeline_2 
Execute       preproc_iomode -model fft_Pipeline_1 
Execute       get_model_list fft -filter all-wo-channel 
INFO-FLOW: Model list for configure: fft_Pipeline_1 fft_Pipeline_2 fft_exec_Pipeline_All_Loop fft_exec_Pipeline_DFT_Loop fft_exec_Pipeline_DFT_Loop9 fft_exec_Pipeline_DFT_Loop10 fft_exec_Pipeline_DFT_Loop11 fft_exec_Pipeline_DFT_Loop12 fft_exec_Pipeline_DFT_Loop13 fft_exec_Pipeline_DFT_Loop14 fft_exec_Pipeline_DFT_Loop15 fft_exec_Pipeline_DFT_Loop16 fft_exec_Pipeline_DFT_Loop17 fft_exec fft_Pipeline_3 fft_Pipeline_4 fft
INFO-FLOW: Configuring Module : fft_Pipeline_1 ...
Execute       set_default_model fft_Pipeline_1 
Execute       apply_spec_resource_limit fft_Pipeline_1 
INFO-FLOW: Configuring Module : fft_Pipeline_2 ...
Execute       set_default_model fft_Pipeline_2 
Execute       apply_spec_resource_limit fft_Pipeline_2 
INFO-FLOW: Configuring Module : fft_exec_Pipeline_All_Loop ...
Execute       set_default_model fft_exec_Pipeline_All_Loop 
Execute       apply_spec_resource_limit fft_exec_Pipeline_All_Loop 
INFO-FLOW: Configuring Module : fft_exec_Pipeline_DFT_Loop ...
Execute       set_default_model fft_exec_Pipeline_DFT_Loop 
Execute       apply_spec_resource_limit fft_exec_Pipeline_DFT_Loop 
INFO-FLOW: Configuring Module : fft_exec_Pipeline_DFT_Loop9 ...
Execute       set_default_model fft_exec_Pipeline_DFT_Loop9 
Execute       apply_spec_resource_limit fft_exec_Pipeline_DFT_Loop9 
INFO-FLOW: Configuring Module : fft_exec_Pipeline_DFT_Loop10 ...
Execute       set_default_model fft_exec_Pipeline_DFT_Loop10 
Execute       apply_spec_resource_limit fft_exec_Pipeline_DFT_Loop10 
INFO-FLOW: Configuring Module : fft_exec_Pipeline_DFT_Loop11 ...
Execute       set_default_model fft_exec_Pipeline_DFT_Loop11 
Execute       apply_spec_resource_limit fft_exec_Pipeline_DFT_Loop11 
INFO-FLOW: Configuring Module : fft_exec_Pipeline_DFT_Loop12 ...
Execute       set_default_model fft_exec_Pipeline_DFT_Loop12 
Execute       apply_spec_resource_limit fft_exec_Pipeline_DFT_Loop12 
INFO-FLOW: Configuring Module : fft_exec_Pipeline_DFT_Loop13 ...
Execute       set_default_model fft_exec_Pipeline_DFT_Loop13 
Execute       apply_spec_resource_limit fft_exec_Pipeline_DFT_Loop13 
INFO-FLOW: Configuring Module : fft_exec_Pipeline_DFT_Loop14 ...
Execute       set_default_model fft_exec_Pipeline_DFT_Loop14 
Execute       apply_spec_resource_limit fft_exec_Pipeline_DFT_Loop14 
INFO-FLOW: Configuring Module : fft_exec_Pipeline_DFT_Loop15 ...
Execute       set_default_model fft_exec_Pipeline_DFT_Loop15 
Execute       apply_spec_resource_limit fft_exec_Pipeline_DFT_Loop15 
INFO-FLOW: Configuring Module : fft_exec_Pipeline_DFT_Loop16 ...
Execute       set_default_model fft_exec_Pipeline_DFT_Loop16 
Execute       apply_spec_resource_limit fft_exec_Pipeline_DFT_Loop16 
INFO-FLOW: Configuring Module : fft_exec_Pipeline_DFT_Loop17 ...
Execute       set_default_model fft_exec_Pipeline_DFT_Loop17 
Execute       apply_spec_resource_limit fft_exec_Pipeline_DFT_Loop17 
INFO-FLOW: Configuring Module : fft_exec ...
Execute       set_default_model fft_exec 
Execute       apply_spec_resource_limit fft_exec 
INFO-FLOW: Configuring Module : fft_Pipeline_3 ...
Execute       set_default_model fft_Pipeline_3 
Execute       apply_spec_resource_limit fft_Pipeline_3 
INFO-FLOW: Configuring Module : fft_Pipeline_4 ...
Execute       set_default_model fft_Pipeline_4 
Execute       apply_spec_resource_limit fft_Pipeline_4 
INFO-FLOW: Configuring Module : fft ...
Execute       set_default_model fft 
Execute       apply_spec_resource_limit fft 
INFO-FLOW: Model list for preprocess: fft_Pipeline_1 fft_Pipeline_2 fft_exec_Pipeline_All_Loop fft_exec_Pipeline_DFT_Loop fft_exec_Pipeline_DFT_Loop9 fft_exec_Pipeline_DFT_Loop10 fft_exec_Pipeline_DFT_Loop11 fft_exec_Pipeline_DFT_Loop12 fft_exec_Pipeline_DFT_Loop13 fft_exec_Pipeline_DFT_Loop14 fft_exec_Pipeline_DFT_Loop15 fft_exec_Pipeline_DFT_Loop16 fft_exec_Pipeline_DFT_Loop17 fft_exec fft_Pipeline_3 fft_Pipeline_4 fft
INFO-FLOW: Preprocessing Module: fft_Pipeline_1 ...
Execute       set_default_model fft_Pipeline_1 
Execute       cdfg_preprocess -model fft_Pipeline_1 
Execute       rtl_gen_preprocess fft_Pipeline_1 
INFO-FLOW: Preprocessing Module: fft_Pipeline_2 ...
Execute       set_default_model fft_Pipeline_2 
Execute       cdfg_preprocess -model fft_Pipeline_2 
Execute       rtl_gen_preprocess fft_Pipeline_2 
INFO-FLOW: Preprocessing Module: fft_exec_Pipeline_All_Loop ...
Execute       set_default_model fft_exec_Pipeline_All_Loop 
Execute       cdfg_preprocess -model fft_exec_Pipeline_All_Loop 
Execute       rtl_gen_preprocess fft_exec_Pipeline_All_Loop 
INFO-FLOW: Preprocessing Module: fft_exec_Pipeline_DFT_Loop ...
Execute       set_default_model fft_exec_Pipeline_DFT_Loop 
Execute       cdfg_preprocess -model fft_exec_Pipeline_DFT_Loop 
Execute       rtl_gen_preprocess fft_exec_Pipeline_DFT_Loop 
INFO-FLOW: Preprocessing Module: fft_exec_Pipeline_DFT_Loop9 ...
Execute       set_default_model fft_exec_Pipeline_DFT_Loop9 
Execute       cdfg_preprocess -model fft_exec_Pipeline_DFT_Loop9 
Execute       rtl_gen_preprocess fft_exec_Pipeline_DFT_Loop9 
INFO-FLOW: Preprocessing Module: fft_exec_Pipeline_DFT_Loop10 ...
Execute       set_default_model fft_exec_Pipeline_DFT_Loop10 
Execute       cdfg_preprocess -model fft_exec_Pipeline_DFT_Loop10 
Execute       rtl_gen_preprocess fft_exec_Pipeline_DFT_Loop10 
INFO-FLOW: Preprocessing Module: fft_exec_Pipeline_DFT_Loop11 ...
Execute       set_default_model fft_exec_Pipeline_DFT_Loop11 
Execute       cdfg_preprocess -model fft_exec_Pipeline_DFT_Loop11 
Execute       rtl_gen_preprocess fft_exec_Pipeline_DFT_Loop11 
INFO-FLOW: Preprocessing Module: fft_exec_Pipeline_DFT_Loop12 ...
Execute       set_default_model fft_exec_Pipeline_DFT_Loop12 
Execute       cdfg_preprocess -model fft_exec_Pipeline_DFT_Loop12 
Execute       rtl_gen_preprocess fft_exec_Pipeline_DFT_Loop12 
INFO-FLOW: Preprocessing Module: fft_exec_Pipeline_DFT_Loop13 ...
Execute       set_default_model fft_exec_Pipeline_DFT_Loop13 
Execute       cdfg_preprocess -model fft_exec_Pipeline_DFT_Loop13 
Execute       rtl_gen_preprocess fft_exec_Pipeline_DFT_Loop13 
INFO-FLOW: Preprocessing Module: fft_exec_Pipeline_DFT_Loop14 ...
Execute       set_default_model fft_exec_Pipeline_DFT_Loop14 
Execute       cdfg_preprocess -model fft_exec_Pipeline_DFT_Loop14 
Execute       rtl_gen_preprocess fft_exec_Pipeline_DFT_Loop14 
INFO-FLOW: Preprocessing Module: fft_exec_Pipeline_DFT_Loop15 ...
Execute       set_default_model fft_exec_Pipeline_DFT_Loop15 
Execute       cdfg_preprocess -model fft_exec_Pipeline_DFT_Loop15 
Execute       rtl_gen_preprocess fft_exec_Pipeline_DFT_Loop15 
INFO-FLOW: Preprocessing Module: fft_exec_Pipeline_DFT_Loop16 ...
Execute       set_default_model fft_exec_Pipeline_DFT_Loop16 
Execute       cdfg_preprocess -model fft_exec_Pipeline_DFT_Loop16 
Execute       rtl_gen_preprocess fft_exec_Pipeline_DFT_Loop16 
INFO-FLOW: Preprocessing Module: fft_exec_Pipeline_DFT_Loop17 ...
Execute       set_default_model fft_exec_Pipeline_DFT_Loop17 
Execute       cdfg_preprocess -model fft_exec_Pipeline_DFT_Loop17 
Execute       rtl_gen_preprocess fft_exec_Pipeline_DFT_Loop17 
INFO-FLOW: Preprocessing Module: fft_exec ...
Execute       set_default_model fft_exec 
Execute       cdfg_preprocess -model fft_exec 
Execute       rtl_gen_preprocess fft_exec 
INFO-FLOW: Preprocessing Module: fft_Pipeline_3 ...
Execute       set_default_model fft_Pipeline_3 
Execute       cdfg_preprocess -model fft_Pipeline_3 
Execute       rtl_gen_preprocess fft_Pipeline_3 
INFO-FLOW: Preprocessing Module: fft_Pipeline_4 ...
Execute       set_default_model fft_Pipeline_4 
Execute       cdfg_preprocess -model fft_Pipeline_4 
Execute       rtl_gen_preprocess fft_Pipeline_4 
INFO-FLOW: Preprocessing Module: fft ...
Execute       set_default_model fft 
Execute       cdfg_preprocess -model fft 
Execute       rtl_gen_preprocess fft 
INFO-FLOW: Model list for synthesis: fft_Pipeline_1 fft_Pipeline_2 fft_exec_Pipeline_All_Loop fft_exec_Pipeline_DFT_Loop fft_exec_Pipeline_DFT_Loop9 fft_exec_Pipeline_DFT_Loop10 fft_exec_Pipeline_DFT_Loop11 fft_exec_Pipeline_DFT_Loop12 fft_exec_Pipeline_DFT_Loop13 fft_exec_Pipeline_DFT_Loop14 fft_exec_Pipeline_DFT_Loop15 fft_exec_Pipeline_DFT_Loop16 fft_exec_Pipeline_DFT_Loop17 fft_exec fft_Pipeline_3 fft_Pipeline_4 fft
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_Pipeline_1 
Execute       schedule -model fft_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.433 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling fft_Pipeline_1.
Execute       set_default_model fft_Pipeline_1 
Execute       bind -model fft_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.433 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding fft_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_Pipeline_2 
Execute       schedule -model fft_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.433 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling fft_Pipeline_2.
Execute       set_default_model fft_Pipeline_2 
Execute       bind -model fft_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.433 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding fft_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_exec_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_exec_Pipeline_All_Loop 
Execute       schedule -model fft_exec_Pipeline_All_Loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'All_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'All_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.433 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_All_Loop.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_All_Loop.sched.adb -f 
INFO-FLOW: Finish scheduling fft_exec_Pipeline_All_Loop.
Execute       set_default_model fft_exec_Pipeline_All_Loop 
Execute       bind -model fft_exec_Pipeline_All_Loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.433 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_All_Loop.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_All_Loop.bind.adb -f 
INFO-FLOW: Finish binding fft_exec_Pipeline_All_Loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_exec_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_exec_Pipeline_DFT_Loop 
Execute       schedule -model fft_exec_Pipeline_DFT_Loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.148 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.433 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.147 sec.
Execute       db_write -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop.sched.adb -f 
INFO-FLOW: Finish scheduling fft_exec_Pipeline_DFT_Loop.
Execute       set_default_model fft_exec_Pipeline_DFT_Loop 
Execute       bind -model fft_exec_Pipeline_DFT_Loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.433 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.25 sec.
Execute       db_write -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop.bind.adb -f 
INFO-FLOW: Finish binding fft_exec_Pipeline_DFT_Loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_exec_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_exec_Pipeline_DFT_Loop9 
Execute       schedule -model fft_exec_Pipeline_DFT_Loop9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 18, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.164 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 1.433 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop9.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.153 sec.
Execute       db_write -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop9.sched.adb -f 
INFO-FLOW: Finish scheduling fft_exec_Pipeline_DFT_Loop9.
Execute       set_default_model fft_exec_Pipeline_DFT_Loop9 
Execute       bind -model fft_exec_Pipeline_DFT_Loop9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.433 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop9.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.257 sec.
Execute       db_write -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop9.bind.adb -f 
INFO-FLOW: Finish binding fft_exec_Pipeline_DFT_Loop9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_exec_Pipeline_DFT_Loop10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_exec_Pipeline_DFT_Loop10 
Execute       schedule -model fft_exec_Pipeline_DFT_Loop10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 18, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.173 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.473 seconds; current allocated memory: 1.433 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop10.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.164 sec.
Execute       db_write -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop10.sched.adb -f 
INFO-FLOW: Finish scheduling fft_exec_Pipeline_DFT_Loop10.
Execute       set_default_model fft_exec_Pipeline_DFT_Loop10 
Execute       bind -model fft_exec_Pipeline_DFT_Loop10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 1.433 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop10.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.27 sec.
Execute       db_write -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop10.bind.adb -f 
INFO-FLOW: Finish binding fft_exec_Pipeline_DFT_Loop10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_exec_Pipeline_DFT_Loop11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_exec_Pipeline_DFT_Loop11 
Execute       schedule -model fft_exec_Pipeline_DFT_Loop11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 18, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.218 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.531 seconds; current allocated memory: 1.433 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop11.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.176 sec.
Execute       db_write -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop11.sched.adb -f 
INFO-FLOW: Finish scheduling fft_exec_Pipeline_DFT_Loop11.
Execute       set_default_model fft_exec_Pipeline_DFT_Loop11 
Execute       bind -model fft_exec_Pipeline_DFT_Loop11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.107 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.433 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop11.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.31 sec.
Execute       db_write -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop11.bind.adb -f 
INFO-FLOW: Finish binding fft_exec_Pipeline_DFT_Loop11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_exec_Pipeline_DFT_Loop12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_exec_Pipeline_DFT_Loop12 
Execute       schedule -model fft_exec_Pipeline_DFT_Loop12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 18, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.216 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.574 seconds; current allocated memory: 1.433 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop12.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.176 sec.
Execute       db_write -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop12.sched.adb -f 
INFO-FLOW: Finish scheduling fft_exec_Pipeline_DFT_Loop12.
Execute       set_default_model fft_exec_Pipeline_DFT_Loop12 
Execute       bind -model fft_exec_Pipeline_DFT_Loop12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.107 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 1.433 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop12.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.322 sec.
Execute       db_write -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop12.bind.adb -f 
INFO-FLOW: Finish binding fft_exec_Pipeline_DFT_Loop12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_exec_Pipeline_DFT_Loop13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_exec_Pipeline_DFT_Loop13 
Execute       schedule -model fft_exec_Pipeline_DFT_Loop13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 18, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.212 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.582 seconds; current allocated memory: 1.433 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop13.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.18 sec.
Execute       db_write -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop13.sched.adb -f 
INFO-FLOW: Finish scheduling fft_exec_Pipeline_DFT_Loop13.
Execute       set_default_model fft_exec_Pipeline_DFT_Loop13 
Execute       bind -model fft_exec_Pipeline_DFT_Loop13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.108 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 1.433 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop13.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.313 sec.
Execute       db_write -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop13.bind.adb -f 
INFO-FLOW: Finish binding fft_exec_Pipeline_DFT_Loop13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_exec_Pipeline_DFT_Loop14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_exec_Pipeline_DFT_Loop14 
Execute       schedule -model fft_exec_Pipeline_DFT_Loop14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 18, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.217 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.583 seconds; current allocated memory: 1.433 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop14.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.177 sec.
Execute       db_write -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop14.sched.adb -f 
INFO-FLOW: Finish scheduling fft_exec_Pipeline_DFT_Loop14.
Execute       set_default_model fft_exec_Pipeline_DFT_Loop14 
Execute       bind -model fft_exec_Pipeline_DFT_Loop14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.109 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 1.433 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop14.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.31 sec.
Execute       db_write -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop14.bind.adb -f 
INFO-FLOW: Finish binding fft_exec_Pipeline_DFT_Loop14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_exec_Pipeline_DFT_Loop15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_exec_Pipeline_DFT_Loop15 
Execute       schedule -model fft_exec_Pipeline_DFT_Loop15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 18, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.228 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.588 seconds; current allocated memory: 1.433 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop15.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.177 sec.
Execute       db_write -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop15.sched.adb -f 
INFO-FLOW: Finish scheduling fft_exec_Pipeline_DFT_Loop15.
Execute       set_default_model fft_exec_Pipeline_DFT_Loop15 
Execute       bind -model fft_exec_Pipeline_DFT_Loop15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.112 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 1.433 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop15.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.326 sec.
Execute       db_write -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop15.bind.adb -f 
INFO-FLOW: Finish binding fft_exec_Pipeline_DFT_Loop15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_exec_Pipeline_DFT_Loop16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_exec_Pipeline_DFT_Loop16 
Execute       schedule -model fft_exec_Pipeline_DFT_Loop16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 18, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.595 seconds; current allocated memory: 1.433 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop16.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.176 sec.
Execute       db_write -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop16.sched.adb -f 
INFO-FLOW: Finish scheduling fft_exec_Pipeline_DFT_Loop16.
Execute       set_default_model fft_exec_Pipeline_DFT_Loop16 
Execute       bind -model fft_exec_Pipeline_DFT_Loop16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 1.433 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop16.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.309 sec.
Execute       db_write -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop16.bind.adb -f 
INFO-FLOW: Finish binding fft_exec_Pipeline_DFT_Loop16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_exec_Pipeline_DFT_Loop17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_exec_Pipeline_DFT_Loop17 
Execute       schedule -model fft_exec_Pipeline_DFT_Loop17 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'DFT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.196 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.555 seconds; current allocated memory: 1.433 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop17.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.172 sec.
Execute       db_write -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop17.sched.adb -f 
INFO-FLOW: Finish scheduling fft_exec_Pipeline_DFT_Loop17.
Execute       set_default_model fft_exec_Pipeline_DFT_Loop17 
Execute       bind -model fft_exec_Pipeline_DFT_Loop17 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.105 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 1.433 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop17.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.291 sec.
Execute       db_write -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop17.bind.adb -f 
INFO-FLOW: Finish binding fft_exec_Pipeline_DFT_Loop17.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_exec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_exec 
Execute       schedule -model fft_exec 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 1.433 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec.sched.adb -f 
INFO-FLOW: Finish scheduling fft_exec.
Execute       set_default_model fft_exec 
Execute       bind -model fft_exec 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.575 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.629 seconds; current allocated memory: 1.433 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.482 sec.
Execute       db_write -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec.bind.adb -f 
INFO-FLOW: Finish binding fft_exec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_Pipeline_3 
Execute       schedule -model fft_Pipeline_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.567 seconds; current allocated memory: 1.433 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_3.sched.adb -f 
INFO-FLOW: Finish scheduling fft_Pipeline_3.
Execute       set_default_model fft_Pipeline_3 
Execute       bind -model fft_Pipeline_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.433 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_3.bind.adb -f 
INFO-FLOW: Finish binding fft_Pipeline_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_Pipeline_4 
Execute       schedule -model fft_Pipeline_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.433 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_4.sched.adb -f 
INFO-FLOW: Finish scheduling fft_Pipeline_4.
Execute       set_default_model fft_Pipeline_4 
Execute       bind -model fft_Pipeline_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.433 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_4.bind.adb -f 
INFO-FLOW: Finish binding fft_Pipeline_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft 
Execute       schedule -model fft 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.433 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.sched.adb -f 
INFO-FLOW: Finish scheduling fft.
Execute       set_default_model fft 
Execute       bind -model fft 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.64 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.683 seconds; current allocated memory: 1.433 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.544 sec.
Execute       db_write -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.bind.adb -f 
INFO-FLOW: Finish binding fft.
Execute       get_model_list fft -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess fft_Pipeline_1 
Execute       rtl_gen_preprocess fft_Pipeline_2 
Execute       rtl_gen_preprocess fft_exec_Pipeline_All_Loop 
Execute       rtl_gen_preprocess fft_exec_Pipeline_DFT_Loop 
Execute       rtl_gen_preprocess fft_exec_Pipeline_DFT_Loop9 
Execute       rtl_gen_preprocess fft_exec_Pipeline_DFT_Loop10 
Execute       rtl_gen_preprocess fft_exec_Pipeline_DFT_Loop11 
Execute       rtl_gen_preprocess fft_exec_Pipeline_DFT_Loop12 
Execute       rtl_gen_preprocess fft_exec_Pipeline_DFT_Loop13 
Execute       rtl_gen_preprocess fft_exec_Pipeline_DFT_Loop14 
Execute       rtl_gen_preprocess fft_exec_Pipeline_DFT_Loop15 
Execute       rtl_gen_preprocess fft_exec_Pipeline_DFT_Loop16 
Execute       rtl_gen_preprocess fft_exec_Pipeline_DFT_Loop17 
Execute       rtl_gen_preprocess fft_exec 
Execute       rtl_gen_preprocess fft_Pipeline_3 
Execute       rtl_gen_preprocess fft_Pipeline_4 
Execute       rtl_gen_preprocess fft 
INFO-FLOW: Model list for RTL generation: fft_Pipeline_1 fft_Pipeline_2 fft_exec_Pipeline_All_Loop fft_exec_Pipeline_DFT_Loop fft_exec_Pipeline_DFT_Loop9 fft_exec_Pipeline_DFT_Loop10 fft_exec_Pipeline_DFT_Loop11 fft_exec_Pipeline_DFT_Loop12 fft_exec_Pipeline_DFT_Loop13 fft_exec_Pipeline_DFT_Loop14 fft_exec_Pipeline_DFT_Loop15 fft_exec_Pipeline_DFT_Loop16 fft_exec_Pipeline_DFT_Loop17 fft_exec fft_Pipeline_3 fft_Pipeline_4 fft
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_Pipeline_1 -top_prefix fft_ -sub_prefix fft_ -mg_file C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_1/m_axi_input_1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_1/m_axi_input_1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_1/m_axi_input_1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_1/m_axi_input_1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_1/m_axi_input_1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_1/m_axi_input_1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_1/m_axi_input_1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_1/m_axi_input_1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_1/m_axi_input_1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_1/m_axi_input_1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_1/m_axi_input_1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_1/m_axi_input_1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_Pipeline_1'.
Command       create_rtl_model done; 0.145 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.743 seconds; current allocated memory: 1.433 GB.
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_Pipeline_1 -style xilinx -f -lang vhdl -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/vhdl/fft_fft_Pipeline_1 
Execute       gen_rtl fft_Pipeline_1 -style xilinx -f -lang vlog -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/verilog/fft_fft_Pipeline_1 
Execute       syn_report -csynth -model fft_Pipeline_1 -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/report/fft_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_Pipeline_1 -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/report/fft_Pipeline_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_Pipeline_1 -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model fft_Pipeline_1 -f -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_1.adb 
Execute       db_write -model fft_Pipeline_1 -bindview -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_Pipeline_1 -p C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_Pipeline_2 -top_prefix fft_ -sub_prefix fft_ -mg_file C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_2/m_axi_input_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_2/m_axi_input_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_2/m_axi_input_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_2/m_axi_input_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_2/m_axi_input_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_2/m_axi_input_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_2/m_axi_input_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_2/m_axi_input_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_2/m_axi_input_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_2/m_axi_input_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_2/m_axi_input_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_2/m_axi_input_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_Pipeline_2'.
Command       create_rtl_model done; 0.141 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.433 GB.
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_Pipeline_2 -style xilinx -f -lang vhdl -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/vhdl/fft_fft_Pipeline_2 
Execute       gen_rtl fft_Pipeline_2 -style xilinx -f -lang vlog -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/verilog/fft_fft_Pipeline_2 
Execute       syn_report -csynth -model fft_Pipeline_2 -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/report/fft_Pipeline_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_Pipeline_2 -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/report/fft_Pipeline_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_Pipeline_2 -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model fft_Pipeline_2 -f -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_2.adb 
Execute       db_write -model fft_Pipeline_2 -bindview -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_Pipeline_2 -p C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_exec_Pipeline_All_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_exec_Pipeline_All_Loop -top_prefix fft_ -sub_prefix fft_ -mg_file C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_All_Loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_exec_Pipeline_All_Loop' pipeline 'All_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_exec_Pipeline_All_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.433 GB.
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_exec_Pipeline_All_Loop -style xilinx -f -lang vhdl -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/vhdl/fft_fft_exec_Pipeline_All_Loop 
Execute       gen_rtl fft_exec_Pipeline_All_Loop -style xilinx -f -lang vlog -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/verilog/fft_fft_exec_Pipeline_All_Loop 
Execute       syn_report -csynth -model fft_exec_Pipeline_All_Loop -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/report/fft_exec_Pipeline_All_Loop_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_exec_Pipeline_All_Loop -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/report/fft_exec_Pipeline_All_Loop_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_exec_Pipeline_All_Loop -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_All_Loop.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model fft_exec_Pipeline_All_Loop -f -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_All_Loop.adb 
Execute       db_write -model fft_exec_Pipeline_All_Loop -bindview -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_exec_Pipeline_All_Loop -p C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_All_Loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_exec_Pipeline_DFT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_exec_Pipeline_DFT_Loop -top_prefix fft_ -sub_prefix fft_ -mg_file C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_exec_Pipeline_DFT_Loop' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_exec_Pipeline_DFT_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.433 GB.
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_exec_Pipeline_DFT_Loop -style xilinx -f -lang vhdl -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/vhdl/fft_fft_exec_Pipeline_DFT_Loop 
Execute       gen_rtl fft_exec_Pipeline_DFT_Loop -style xilinx -f -lang vlog -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/verilog/fft_fft_exec_Pipeline_DFT_Loop 
Execute       syn_report -csynth -model fft_exec_Pipeline_DFT_Loop -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/report/fft_exec_Pipeline_DFT_Loop_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_exec_Pipeline_DFT_Loop -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/report/fft_exec_Pipeline_DFT_Loop_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_exec_Pipeline_DFT_Loop -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.257 sec.
Execute       db_write -model fft_exec_Pipeline_DFT_Loop -f -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop.adb 
Execute       db_write -model fft_exec_Pipeline_DFT_Loop -bindview -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_exec_Pipeline_DFT_Loop -p C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_exec_Pipeline_DFT_Loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_exec_Pipeline_DFT_Loop9 -top_prefix fft_ -sub_prefix fft_ -mg_file C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_exec_Pipeline_DFT_Loop9' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fft_exec_Pipeline_DFT_Loop9' is 6222 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_exec_Pipeline_DFT_Loop9'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.666 seconds; current allocated memory: 1.433 GB.
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_exec_Pipeline_DFT_Loop9 -style xilinx -f -lang vhdl -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/vhdl/fft_fft_exec_Pipeline_DFT_Loop9 
Execute       gen_rtl fft_exec_Pipeline_DFT_Loop9 -style xilinx -f -lang vlog -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/verilog/fft_fft_exec_Pipeline_DFT_Loop9 
Execute       syn_report -csynth -model fft_exec_Pipeline_DFT_Loop9 -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/report/fft_exec_Pipeline_DFT_Loop9_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_exec_Pipeline_DFT_Loop9 -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/report/fft_exec_Pipeline_DFT_Loop9_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_exec_Pipeline_DFT_Loop9 -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop9.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.392 sec.
Execute       db_write -model fft_exec_Pipeline_DFT_Loop9 -f -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop9.adb 
Execute       db_write -model fft_exec_Pipeline_DFT_Loop9 -bindview -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_exec_Pipeline_DFT_Loop9 -p C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_exec_Pipeline_DFT_Loop10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_exec_Pipeline_DFT_Loop10 -top_prefix fft_ -sub_prefix fft_ -mg_file C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_exec_Pipeline_DFT_Loop10' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fft_exec_Pipeline_DFT_Loop10' is 7598 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_exec_Pipeline_DFT_Loop10'.
Command       create_rtl_model done; 0.115 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.935 seconds; current allocated memory: 1.433 GB.
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_exec_Pipeline_DFT_Loop10 -style xilinx -f -lang vhdl -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/vhdl/fft_fft_exec_Pipeline_DFT_Loop10 
Execute       gen_rtl fft_exec_Pipeline_DFT_Loop10 -style xilinx -f -lang vlog -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/verilog/fft_fft_exec_Pipeline_DFT_Loop10 
Execute       syn_report -csynth -model fft_exec_Pipeline_DFT_Loop10 -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/report/fft_exec_Pipeline_DFT_Loop10_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_exec_Pipeline_DFT_Loop10 -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/report/fft_exec_Pipeline_DFT_Loop10_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_exec_Pipeline_DFT_Loop10 -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop10.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.343 sec.
Execute       db_write -model fft_exec_Pipeline_DFT_Loop10 -f -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop10.adb 
Execute       db_write -model fft_exec_Pipeline_DFT_Loop10 -bindview -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_exec_Pipeline_DFT_Loop10 -p C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_exec_Pipeline_DFT_Loop11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_exec_Pipeline_DFT_Loop11 -top_prefix fft_ -sub_prefix fft_ -mg_file C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_exec_Pipeline_DFT_Loop11' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fft_exec_Pipeline_DFT_Loop11' is 7406 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_exec_Pipeline_DFT_Loop11'.
Command       create_rtl_model done; 0.119 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.846 seconds; current allocated memory: 1.433 GB.
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_exec_Pipeline_DFT_Loop11 -style xilinx -f -lang vhdl -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/vhdl/fft_fft_exec_Pipeline_DFT_Loop11 
Execute       gen_rtl fft_exec_Pipeline_DFT_Loop11 -style xilinx -f -lang vlog -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/verilog/fft_fft_exec_Pipeline_DFT_Loop11 
Execute       syn_report -csynth -model fft_exec_Pipeline_DFT_Loop11 -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/report/fft_exec_Pipeline_DFT_Loop11_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_exec_Pipeline_DFT_Loop11 -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/report/fft_exec_Pipeline_DFT_Loop11_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_exec_Pipeline_DFT_Loop11 -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop11.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.349 sec.
Execute       db_write -model fft_exec_Pipeline_DFT_Loop11 -f -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop11.adb 
Execute       db_write -model fft_exec_Pipeline_DFT_Loop11 -bindview -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_exec_Pipeline_DFT_Loop11 -p C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_exec_Pipeline_DFT_Loop12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_exec_Pipeline_DFT_Loop12 -top_prefix fft_ -sub_prefix fft_ -mg_file C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_exec_Pipeline_DFT_Loop12' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fft_exec_Pipeline_DFT_Loop12' is 7406 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_exec_Pipeline_DFT_Loop12'.
Command       create_rtl_model done; 0.142 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.936 seconds; current allocated memory: 1.433 GB.
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_exec_Pipeline_DFT_Loop12 -style xilinx -f -lang vhdl -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/vhdl/fft_fft_exec_Pipeline_DFT_Loop12 
Execute       gen_rtl fft_exec_Pipeline_DFT_Loop12 -style xilinx -f -lang vlog -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/verilog/fft_fft_exec_Pipeline_DFT_Loop12 
Execute       syn_report -csynth -model fft_exec_Pipeline_DFT_Loop12 -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/report/fft_exec_Pipeline_DFT_Loop12_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_exec_Pipeline_DFT_Loop12 -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/report/fft_exec_Pipeline_DFT_Loop12_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_exec_Pipeline_DFT_Loop12 -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop12.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.385 sec.
Execute       db_write -model fft_exec_Pipeline_DFT_Loop12 -f -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop12.adb 
Execute       db_write -model fft_exec_Pipeline_DFT_Loop12 -bindview -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_exec_Pipeline_DFT_Loop12 -p C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_exec_Pipeline_DFT_Loop13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_exec_Pipeline_DFT_Loop13 -top_prefix fft_ -sub_prefix fft_ -mg_file C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop13.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_exec_Pipeline_DFT_Loop13' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fft_exec_Pipeline_DFT_Loop13' is 7406 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_exec_Pipeline_DFT_Loop13'.
Command       create_rtl_model done; 0.131 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.999 seconds; current allocated memory: 1.433 GB.
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_exec_Pipeline_DFT_Loop13 -style xilinx -f -lang vhdl -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/vhdl/fft_fft_exec_Pipeline_DFT_Loop13 
Execute       gen_rtl fft_exec_Pipeline_DFT_Loop13 -style xilinx -f -lang vlog -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/verilog/fft_fft_exec_Pipeline_DFT_Loop13 
Execute       syn_report -csynth -model fft_exec_Pipeline_DFT_Loop13 -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/report/fft_exec_Pipeline_DFT_Loop13_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_exec_Pipeline_DFT_Loop13 -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/report/fft_exec_Pipeline_DFT_Loop13_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_exec_Pipeline_DFT_Loop13 -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop13.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.342 sec.
Execute       db_write -model fft_exec_Pipeline_DFT_Loop13 -f -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop13.adb 
Execute       db_write -model fft_exec_Pipeline_DFT_Loop13 -bindview -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_exec_Pipeline_DFT_Loop13 -p C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_exec_Pipeline_DFT_Loop14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_exec_Pipeline_DFT_Loop14 -top_prefix fft_ -sub_prefix fft_ -mg_file C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop14.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_exec_Pipeline_DFT_Loop14' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fft_exec_Pipeline_DFT_Loop14' is 7406 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_exec_Pipeline_DFT_Loop14'.
Command       create_rtl_model done; 0.126 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.433 GB.
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_exec_Pipeline_DFT_Loop14 -style xilinx -f -lang vhdl -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/vhdl/fft_fft_exec_Pipeline_DFT_Loop14 
Execute       gen_rtl fft_exec_Pipeline_DFT_Loop14 -style xilinx -f -lang vlog -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/verilog/fft_fft_exec_Pipeline_DFT_Loop14 
Execute       syn_report -csynth -model fft_exec_Pipeline_DFT_Loop14 -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/report/fft_exec_Pipeline_DFT_Loop14_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_exec_Pipeline_DFT_Loop14 -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/report/fft_exec_Pipeline_DFT_Loop14_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_exec_Pipeline_DFT_Loop14 -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop14.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.351 sec.
Execute       db_write -model fft_exec_Pipeline_DFT_Loop14 -f -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop14.adb 
Execute       db_write -model fft_exec_Pipeline_DFT_Loop14 -bindview -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_exec_Pipeline_DFT_Loop14 -p C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_exec_Pipeline_DFT_Loop15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_exec_Pipeline_DFT_Loop15 -top_prefix fft_ -sub_prefix fft_ -mg_file C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop15.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_exec_Pipeline_DFT_Loop15' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fft_exec_Pipeline_DFT_Loop15' is 7406 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_exec_Pipeline_DFT_Loop15'.
Command       create_rtl_model done; 0.126 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.989 seconds; current allocated memory: 1.433 GB.
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_exec_Pipeline_DFT_Loop15 -style xilinx -f -lang vhdl -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/vhdl/fft_fft_exec_Pipeline_DFT_Loop15 
Execute       gen_rtl fft_exec_Pipeline_DFT_Loop15 -style xilinx -f -lang vlog -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/verilog/fft_fft_exec_Pipeline_DFT_Loop15 
Execute       syn_report -csynth -model fft_exec_Pipeline_DFT_Loop15 -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/report/fft_exec_Pipeline_DFT_Loop15_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_exec_Pipeline_DFT_Loop15 -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/report/fft_exec_Pipeline_DFT_Loop15_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_exec_Pipeline_DFT_Loop15 -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop15.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.356 sec.
Execute       db_write -model fft_exec_Pipeline_DFT_Loop15 -f -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop15.adb 
Execute       db_write -model fft_exec_Pipeline_DFT_Loop15 -bindview -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_exec_Pipeline_DFT_Loop15 -p C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_exec_Pipeline_DFT_Loop16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_exec_Pipeline_DFT_Loop16 -top_prefix fft_ -sub_prefix fft_ -mg_file C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop16.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_exec_Pipeline_DFT_Loop16' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fft_exec_Pipeline_DFT_Loop16' is 7406 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_exec_Pipeline_DFT_Loop16'.
Command       create_rtl_model done; 0.159 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.981 seconds; current allocated memory: 1.433 GB.
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_exec_Pipeline_DFT_Loop16 -style xilinx -f -lang vhdl -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/vhdl/fft_fft_exec_Pipeline_DFT_Loop16 
Execute       gen_rtl fft_exec_Pipeline_DFT_Loop16 -style xilinx -f -lang vlog -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/verilog/fft_fft_exec_Pipeline_DFT_Loop16 
Execute       syn_report -csynth -model fft_exec_Pipeline_DFT_Loop16 -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/report/fft_exec_Pipeline_DFT_Loop16_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_exec_Pipeline_DFT_Loop16 -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/report/fft_exec_Pipeline_DFT_Loop16_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_exec_Pipeline_DFT_Loop16 -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop16.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.375 sec.
Execute       db_write -model fft_exec_Pipeline_DFT_Loop16 -f -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop16.adb 
Execute       db_write -model fft_exec_Pipeline_DFT_Loop16 -bindview -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_exec_Pipeline_DFT_Loop16 -p C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_exec_Pipeline_DFT_Loop17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_exec_Pipeline_DFT_Loop17 -top_prefix fft_ -sub_prefix fft_ -mg_file C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop17.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_exec_Pipeline_DFT_Loop17' pipeline 'DFT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_exec_Pipeline_DFT_Loop17'.
Command       create_rtl_model done; 0.116 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.951 seconds; current allocated memory: 1.433 GB.
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_exec_Pipeline_DFT_Loop17 -style xilinx -f -lang vhdl -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/vhdl/fft_fft_exec_Pipeline_DFT_Loop17 
Execute       gen_rtl fft_exec_Pipeline_DFT_Loop17 -style xilinx -f -lang vlog -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/verilog/fft_fft_exec_Pipeline_DFT_Loop17 
Execute       syn_report -csynth -model fft_exec_Pipeline_DFT_Loop17 -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/report/fft_exec_Pipeline_DFT_Loop17_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_exec_Pipeline_DFT_Loop17 -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/report/fft_exec_Pipeline_DFT_Loop17_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_exec_Pipeline_DFT_Loop17 -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop17.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.328 sec.
Execute       db_write -model fft_exec_Pipeline_DFT_Loop17 -f -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop17.adb 
Execute       db_write -model fft_exec_Pipeline_DFT_Loop17 -bindview -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_exec_Pipeline_DFT_Loop17 -p C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop17 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_exec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_exec -top_prefix fft_ -sub_prefix fft_ -mg_file C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_exec'.
Command       create_rtl_model done; 0.426 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.118 seconds; current allocated memory: 1.433 GB.
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_exec -style xilinx -f -lang vhdl -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/vhdl/fft_fft_exec 
Execute       gen_rtl fft_exec -style xilinx -f -lang vlog -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/verilog/fft_fft_exec 
Execute       syn_report -csynth -model fft_exec -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/report/fft_exec_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.24 sec.
Execute       syn_report -rtlxml -model fft_exec -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/report/fft_exec_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.107 sec.
Execute       syn_report -verbosereport -model fft_exec -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.059 sec.
Execute       db_write -model fft_exec -f -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec.adb 
Command       db_write done; 0.127 sec.
Execute       db_write -model fft_exec -bindview -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_exec -p C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_Pipeline_3 -top_prefix fft_ -sub_prefix fft_ -mg_file C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_3/m_axi_output_1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_3/m_axi_output_1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_3/m_axi_output_1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_3/m_axi_output_1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_3/m_axi_output_1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_3/m_axi_output_1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_3/m_axi_output_1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_3/m_axi_output_1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_3/m_axi_output_1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_3/m_axi_output_1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_3/m_axi_output_1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_3/m_axi_output_1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_3/m_axi_output_1_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_Pipeline_3'.
Command       create_rtl_model done; 0.229 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.026 seconds; current allocated memory: 1.433 GB.
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_Pipeline_3 -style xilinx -f -lang vhdl -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/vhdl/fft_fft_Pipeline_3 
Execute       gen_rtl fft_Pipeline_3 -style xilinx -f -lang vlog -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/verilog/fft_fft_Pipeline_3 
Execute       syn_report -csynth -model fft_Pipeline_3 -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/report/fft_Pipeline_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_Pipeline_3 -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/report/fft_Pipeline_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_Pipeline_3 -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model fft_Pipeline_3 -f -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_3.adb 
Execute       db_write -model fft_Pipeline_3 -bindview -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_Pipeline_3 -p C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_Pipeline_4 -top_prefix fft_ -sub_prefix fft_ -mg_file C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_4/m_axi_output_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_4/m_axi_output_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_4/m_axi_output_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_4/m_axi_output_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_4/m_axi_output_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_4/m_axi_output_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_4/m_axi_output_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_4/m_axi_output_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_4/m_axi_output_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_4/m_axi_output_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_4/m_axi_output_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_4/m_axi_output_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_Pipeline_4/m_axi_output_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_Pipeline_4'.
Command       create_rtl_model done; 0.223 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.433 GB.
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_Pipeline_4 -style xilinx -f -lang vhdl -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/vhdl/fft_fft_Pipeline_4 
Execute       gen_rtl fft_Pipeline_4 -style xilinx -f -lang vlog -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/verilog/fft_fft_Pipeline_4 
Execute       syn_report -csynth -model fft_Pipeline_4 -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/report/fft_Pipeline_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft_Pipeline_4 -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/report/fft_Pipeline_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft_Pipeline_4 -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model fft_Pipeline_4 -f -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_4.adb 
Execute       db_write -model fft_Pipeline_4 -bindview -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_Pipeline_4 -p C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft -top_prefix  -sub_prefix fft_ -mg_file C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft/input_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft/input_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft/output_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft/output_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft/X_R' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft/X_I' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft/OUT_R' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft/OUT_I' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'X_R', 'X_I', 'OUT_R', 'OUT_I' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft'.
Command       create_rtl_model done; 0.199 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 1.433 GB.
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft -istop -style xilinx -f -lang vhdl -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/vhdl/fft 
Execute       gen_rtl fft -istop -style xilinx -f -lang vlog -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/verilog/fft 
Execute       syn_report -csynth -model fft -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/report/fft_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fft -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/report/fft_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fft -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.797 sec.
Execute       db_write -model fft -f -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.adb 
Execute       db_write -model fft -bindview -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft -p C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft 
Execute       export_constraint_db -f -tool general -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.constraint.tcl 
Execute       syn_report -designview -model fft -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.design.xml 
Command       syn_report done; 0.768 sec.
Execute       syn_report -csynthDesign -model fft -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model fft -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model fft -o C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks fft 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain fft 
INFO-FLOW: Model list for RTL component generation: fft_Pipeline_1 fft_Pipeline_2 fft_exec_Pipeline_All_Loop fft_exec_Pipeline_DFT_Loop fft_exec_Pipeline_DFT_Loop9 fft_exec_Pipeline_DFT_Loop10 fft_exec_Pipeline_DFT_Loop11 fft_exec_Pipeline_DFT_Loop12 fft_exec_Pipeline_DFT_Loop13 fft_exec_Pipeline_DFT_Loop14 fft_exec_Pipeline_DFT_Loop15 fft_exec_Pipeline_DFT_Loop16 fft_exec_Pipeline_DFT_Loop17 fft_exec fft_Pipeline_3 fft_Pipeline_4 fft
INFO-FLOW: Handling components in module [fft_Pipeline_1] ... 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component fft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_Pipeline_2] ... 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component fft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_exec_Pipeline_All_Loop] ... 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_All_Loop.compgen.tcl 
INFO-FLOW: Found component fft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_exec_Pipeline_DFT_Loop] ... 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop.compgen.tcl 
INFO-FLOW: Found component fft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_exec_Pipeline_DFT_Loop9] ... 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop9.compgen.tcl 
INFO-FLOW: Found component fft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_exec_Pipeline_DFT_Loop10] ... 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop10.compgen.tcl 
INFO-FLOW: Found component fft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_exec_Pipeline_DFT_Loop11] ... 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop11.compgen.tcl 
INFO-FLOW: Found component fft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_exec_Pipeline_DFT_Loop12] ... 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop12.compgen.tcl 
INFO-FLOW: Found component fft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_exec_Pipeline_DFT_Loop13] ... 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop13.compgen.tcl 
INFO-FLOW: Found component fft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_exec_Pipeline_DFT_Loop14] ... 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop14.compgen.tcl 
INFO-FLOW: Found component fft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_exec_Pipeline_DFT_Loop15] ... 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop15.compgen.tcl 
INFO-FLOW: Found component fft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_exec_Pipeline_DFT_Loop16] ... 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop16.compgen.tcl 
INFO-FLOW: Found component fft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_exec_Pipeline_DFT_Loop17] ... 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop17.compgen.tcl 
INFO-FLOW: Found component fft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_exec] ... 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec.compgen.tcl 
INFO-FLOW: Found component fft_fsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model fft_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component fft_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model fft_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component fft_fsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model fft_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component fft_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model fft_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component fft_fsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model fft_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component fft_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model fft_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component fft_fsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model fft_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component fft_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model fft_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component fft_fsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model fft_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component fft_fsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model fft_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component fft_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model fft_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component fft_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model fft_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component fft_fsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model fft_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component fft_fsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model fft_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component fft_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model fft_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component fft_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model fft_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component fft_fsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model fft_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component fft_fsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model fft_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component fft_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model fft_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component fft_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model fft_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component fft_fsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model fft_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component fft_fsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model fft_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component fft_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model fft_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component fft_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model fft_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component fft_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model fft_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component fft_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model fft_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component fft_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model fft_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component fft_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model fft_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component fft_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model fft_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component fft_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model fft_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component fft_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model fft_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component fft_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model fft_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component fft_fft_exec_W_real_ROM_AUTO_1R.
INFO-FLOW: Append model fft_fft_exec_W_real_ROM_AUTO_1R
INFO-FLOW: Found component fft_fft_exec_W_imag_ROM_AUTO_1R.
INFO-FLOW: Append model fft_fft_exec_W_imag_ROM_AUTO_1R
INFO-FLOW: Found component fft_fft_exec_Stage0_R_RAM_AUTO_1R1W.
INFO-FLOW: Append model fft_fft_exec_Stage0_R_RAM_AUTO_1R1W
INFO-FLOW: Found component fft_fft_exec_Stage1_R_RAM_AUTO_1R1W.
INFO-FLOW: Append model fft_fft_exec_Stage1_R_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [fft_Pipeline_3] ... 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_3.compgen.tcl 
INFO-FLOW: Found component fft_mux_42_32_1_1.
INFO-FLOW: Append model fft_mux_42_32_1_1
INFO-FLOW: Found component fft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_Pipeline_4] ... 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_4.compgen.tcl 
INFO-FLOW: Found component fft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft] ... 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.compgen.tcl 
INFO-FLOW: Found component fft_X_R_i_RAM_AUTO_1R1W.
INFO-FLOW: Append model fft_X_R_i_RAM_AUTO_1R1W
INFO-FLOW: Found component fft_OUT_R_o_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model fft_OUT_R_o_0_RAM_AUTO_1R1W
INFO-FLOW: Found component fft_input_1_m_axi.
INFO-FLOW: Append model fft_input_1_m_axi
INFO-FLOW: Found component fft_input_0_m_axi.
INFO-FLOW: Append model fft_input_0_m_axi
INFO-FLOW: Found component fft_output_1_m_axi.
INFO-FLOW: Append model fft_output_1_m_axi
INFO-FLOW: Found component fft_output_0_m_axi.
INFO-FLOW: Append model fft_output_0_m_axi
INFO-FLOW: Found component fft_control_s_axi.
INFO-FLOW: Append model fft_control_s_axi
INFO-FLOW: Append model fft_Pipeline_1
INFO-FLOW: Append model fft_Pipeline_2
INFO-FLOW: Append model fft_exec_Pipeline_All_Loop
INFO-FLOW: Append model fft_exec_Pipeline_DFT_Loop
INFO-FLOW: Append model fft_exec_Pipeline_DFT_Loop9
INFO-FLOW: Append model fft_exec_Pipeline_DFT_Loop10
INFO-FLOW: Append model fft_exec_Pipeline_DFT_Loop11
INFO-FLOW: Append model fft_exec_Pipeline_DFT_Loop12
INFO-FLOW: Append model fft_exec_Pipeline_DFT_Loop13
INFO-FLOW: Append model fft_exec_Pipeline_DFT_Loop14
INFO-FLOW: Append model fft_exec_Pipeline_DFT_Loop15
INFO-FLOW: Append model fft_exec_Pipeline_DFT_Loop16
INFO-FLOW: Append model fft_exec_Pipeline_DFT_Loop17
INFO-FLOW: Append model fft_exec
INFO-FLOW: Append model fft_Pipeline_3
INFO-FLOW: Append model fft_Pipeline_4
INFO-FLOW: Append model fft
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: fft_flow_control_loop_pipe_sequential_init fft_flow_control_loop_pipe_sequential_init fft_flow_control_loop_pipe_sequential_init fft_flow_control_loop_pipe_sequential_init fft_flow_control_loop_pipe_sequential_init fft_flow_control_loop_pipe_sequential_init fft_flow_control_loop_pipe_sequential_init fft_flow_control_loop_pipe_sequential_init fft_flow_control_loop_pipe_sequential_init fft_flow_control_loop_pipe_sequential_init fft_flow_control_loop_pipe_sequential_init fft_flow_control_loop_pipe_sequential_init fft_flow_control_loop_pipe_sequential_init fft_fsub_32ns_32ns_32_5_full_dsp_1 fft_fadd_32ns_32ns_32_5_full_dsp_1 fft_fsub_32ns_32ns_32_5_full_dsp_1 fft_fadd_32ns_32ns_32_5_full_dsp_1 fft_fsub_32ns_32ns_32_5_full_dsp_1 fft_fadd_32ns_32ns_32_5_full_dsp_1 fft_fsub_32ns_32ns_32_5_full_dsp_1 fft_fadd_32ns_32ns_32_5_full_dsp_1 fft_fsub_32ns_32ns_32_5_full_dsp_1 fft_fsub_32ns_32ns_32_5_full_dsp_1 fft_fadd_32ns_32ns_32_5_full_dsp_1 fft_fadd_32ns_32ns_32_5_full_dsp_1 fft_fsub_32ns_32ns_32_5_full_dsp_1 fft_fsub_32ns_32ns_32_5_full_dsp_1 fft_fadd_32ns_32ns_32_5_full_dsp_1 fft_fadd_32ns_32ns_32_5_full_dsp_1 fft_fsub_32ns_32ns_32_5_full_dsp_1 fft_fsub_32ns_32ns_32_5_full_dsp_1 fft_fadd_32ns_32ns_32_5_full_dsp_1 fft_fadd_32ns_32ns_32_5_full_dsp_1 fft_fsub_32ns_32ns_32_5_full_dsp_1 fft_fsub_32ns_32ns_32_5_full_dsp_1 fft_fadd_32ns_32ns_32_5_full_dsp_1 fft_fadd_32ns_32ns_32_5_full_dsp_1 fft_fmul_32ns_32ns_32_4_max_dsp_1 fft_fmul_32ns_32ns_32_4_max_dsp_1 fft_fmul_32ns_32ns_32_4_max_dsp_1 fft_fmul_32ns_32ns_32_4_max_dsp_1 fft_fmul_32ns_32ns_32_4_max_dsp_1 fft_fmul_32ns_32ns_32_4_max_dsp_1 fft_fmul_32ns_32ns_32_4_max_dsp_1 fft_fmul_32ns_32ns_32_4_max_dsp_1 fft_fft_exec_W_real_ROM_AUTO_1R fft_fft_exec_W_imag_ROM_AUTO_1R fft_fft_exec_Stage0_R_RAM_AUTO_1R1W fft_fft_exec_Stage1_R_RAM_AUTO_1R1W fft_mux_42_32_1_1 fft_flow_control_loop_pipe_sequential_init fft_flow_control_loop_pipe_sequential_init fft_X_R_i_RAM_AUTO_1R1W fft_OUT_R_o_0_RAM_AUTO_1R1W fft_input_1_m_axi fft_input_0_m_axi fft_output_1_m_axi fft_output_0_m_axi fft_control_s_axi fft_Pipeline_1 fft_Pipeline_2 fft_exec_Pipeline_All_Loop fft_exec_Pipeline_DFT_Loop fft_exec_Pipeline_DFT_Loop9 fft_exec_Pipeline_DFT_Loop10 fft_exec_Pipeline_DFT_Loop11 fft_exec_Pipeline_DFT_Loop12 fft_exec_Pipeline_DFT_Loop13 fft_exec_Pipeline_DFT_Loop14 fft_exec_Pipeline_DFT_Loop15 fft_exec_Pipeline_DFT_Loop16 fft_exec_Pipeline_DFT_Loop17 fft_exec fft_Pipeline_3 fft_Pipeline_4 fft
INFO-FLOW: Generating C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fft_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model fft_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model fft_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model fft_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model fft_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model fft_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model fft_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model fft_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model fft_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model fft_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model fft_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model fft_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model fft_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model fft_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model fft_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model fft_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model fft_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model fft_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model fft_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model fft_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model fft_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model fft_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model fft_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model fft_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model fft_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model fft_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model fft_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model fft_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model fft_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model fft_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model fft_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model fft_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model fft_fft_exec_W_real_ROM_AUTO_1R
INFO-FLOW: To file: write model fft_fft_exec_W_imag_ROM_AUTO_1R
INFO-FLOW: To file: write model fft_fft_exec_Stage0_R_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fft_fft_exec_Stage1_R_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fft_mux_42_32_1_1
INFO-FLOW: To file: write model fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fft_X_R_i_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fft_OUT_R_o_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fft_input_1_m_axi
INFO-FLOW: To file: write model fft_input_0_m_axi
INFO-FLOW: To file: write model fft_output_1_m_axi
INFO-FLOW: To file: write model fft_output_0_m_axi
INFO-FLOW: To file: write model fft_control_s_axi
INFO-FLOW: To file: write model fft_Pipeline_1
INFO-FLOW: To file: write model fft_Pipeline_2
INFO-FLOW: To file: write model fft_exec_Pipeline_All_Loop
INFO-FLOW: To file: write model fft_exec_Pipeline_DFT_Loop
INFO-FLOW: To file: write model fft_exec_Pipeline_DFT_Loop9
INFO-FLOW: To file: write model fft_exec_Pipeline_DFT_Loop10
INFO-FLOW: To file: write model fft_exec_Pipeline_DFT_Loop11
INFO-FLOW: To file: write model fft_exec_Pipeline_DFT_Loop12
INFO-FLOW: To file: write model fft_exec_Pipeline_DFT_Loop13
INFO-FLOW: To file: write model fft_exec_Pipeline_DFT_Loop14
INFO-FLOW: To file: write model fft_exec_Pipeline_DFT_Loop15
INFO-FLOW: To file: write model fft_exec_Pipeline_DFT_Loop16
INFO-FLOW: To file: write model fft_exec_Pipeline_DFT_Loop17
INFO-FLOW: To file: write model fft_exec
INFO-FLOW: To file: write model fft_Pipeline_3
INFO-FLOW: To file: write model fft_Pipeline_4
INFO-FLOW: To file: write model fft
INFO-FLOW: Generating C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.101 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/vlog' tclDir='C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db' modelList='fft_flow_control_loop_pipe_sequential_init
fft_flow_control_loop_pipe_sequential_init
fft_flow_control_loop_pipe_sequential_init
fft_flow_control_loop_pipe_sequential_init
fft_flow_control_loop_pipe_sequential_init
fft_flow_control_loop_pipe_sequential_init
fft_flow_control_loop_pipe_sequential_init
fft_flow_control_loop_pipe_sequential_init
fft_flow_control_loop_pipe_sequential_init
fft_flow_control_loop_pipe_sequential_init
fft_flow_control_loop_pipe_sequential_init
fft_flow_control_loop_pipe_sequential_init
fft_flow_control_loop_pipe_sequential_init
fft_fsub_32ns_32ns_32_5_full_dsp_1
fft_fadd_32ns_32ns_32_5_full_dsp_1
fft_fsub_32ns_32ns_32_5_full_dsp_1
fft_fadd_32ns_32ns_32_5_full_dsp_1
fft_fsub_32ns_32ns_32_5_full_dsp_1
fft_fadd_32ns_32ns_32_5_full_dsp_1
fft_fsub_32ns_32ns_32_5_full_dsp_1
fft_fadd_32ns_32ns_32_5_full_dsp_1
fft_fsub_32ns_32ns_32_5_full_dsp_1
fft_fsub_32ns_32ns_32_5_full_dsp_1
fft_fadd_32ns_32ns_32_5_full_dsp_1
fft_fadd_32ns_32ns_32_5_full_dsp_1
fft_fsub_32ns_32ns_32_5_full_dsp_1
fft_fsub_32ns_32ns_32_5_full_dsp_1
fft_fadd_32ns_32ns_32_5_full_dsp_1
fft_fadd_32ns_32ns_32_5_full_dsp_1
fft_fsub_32ns_32ns_32_5_full_dsp_1
fft_fsub_32ns_32ns_32_5_full_dsp_1
fft_fadd_32ns_32ns_32_5_full_dsp_1
fft_fadd_32ns_32ns_32_5_full_dsp_1
fft_fsub_32ns_32ns_32_5_full_dsp_1
fft_fsub_32ns_32ns_32_5_full_dsp_1
fft_fadd_32ns_32ns_32_5_full_dsp_1
fft_fadd_32ns_32ns_32_5_full_dsp_1
fft_fmul_32ns_32ns_32_4_max_dsp_1
fft_fmul_32ns_32ns_32_4_max_dsp_1
fft_fmul_32ns_32ns_32_4_max_dsp_1
fft_fmul_32ns_32ns_32_4_max_dsp_1
fft_fmul_32ns_32ns_32_4_max_dsp_1
fft_fmul_32ns_32ns_32_4_max_dsp_1
fft_fmul_32ns_32ns_32_4_max_dsp_1
fft_fmul_32ns_32ns_32_4_max_dsp_1
fft_fft_exec_W_real_ROM_AUTO_1R
fft_fft_exec_W_imag_ROM_AUTO_1R
fft_fft_exec_Stage0_R_RAM_AUTO_1R1W
fft_fft_exec_Stage1_R_RAM_AUTO_1R1W
fft_mux_42_32_1_1
fft_flow_control_loop_pipe_sequential_init
fft_flow_control_loop_pipe_sequential_init
fft_X_R_i_RAM_AUTO_1R1W
fft_OUT_R_o_0_RAM_AUTO_1R1W
fft_input_1_m_axi
fft_input_0_m_axi
fft_output_1_m_axi
fft_output_0_m_axi
fft_control_s_axi
fft_Pipeline_1
fft_Pipeline_2
fft_exec_Pipeline_All_Loop
fft_exec_Pipeline_DFT_Loop
fft_exec_Pipeline_DFT_Loop9
fft_exec_Pipeline_DFT_Loop10
fft_exec_Pipeline_DFT_Loop11
fft_exec_Pipeline_DFT_Loop12
fft_exec_Pipeline_DFT_Loop13
fft_exec_Pipeline_DFT_Loop14
fft_exec_Pipeline_DFT_Loop15
fft_exec_Pipeline_DFT_Loop16
fft_exec_Pipeline_DFT_Loop17
fft_exec
fft_Pipeline_3
fft_Pipeline_4
fft
' expOnly='0'
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_1.compgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_2.compgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_All_Loop.compgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop.compgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop9.compgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop10.compgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop11.compgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop12.compgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop13.compgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop14.compgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop15.compgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop16.compgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop17.compgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'fft_fft_exec_W_real_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'fft_fft_exec_W_imag_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'fft_fft_exec_Stage0_R_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'fft_fft_exec_Stage1_R_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 1.234 sec.
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_3.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.109 sec.
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_4.compgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'fft_X_R_i_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'fft_OUT_R_o_0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Command       ap_source done; 0.172 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.117 seconds; current allocated memory: 1.433 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='fft_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='fft_flow_control_loop_pipe_sequential_init
fft_flow_control_loop_pipe_sequential_init
fft_flow_control_loop_pipe_sequential_init
fft_flow_control_loop_pipe_sequential_init
fft_flow_control_loop_pipe_sequential_init
fft_flow_control_loop_pipe_sequential_init
fft_flow_control_loop_pipe_sequential_init
fft_flow_control_loop_pipe_sequential_init
fft_flow_control_loop_pipe_sequential_init
fft_flow_control_loop_pipe_sequential_init
fft_flow_control_loop_pipe_sequential_init
fft_flow_control_loop_pipe_sequential_init
fft_flow_control_loop_pipe_sequential_init
fft_fsub_32ns_32ns_32_5_full_dsp_1
fft_fadd_32ns_32ns_32_5_full_dsp_1
fft_fsub_32ns_32ns_32_5_full_dsp_1
fft_fadd_32ns_32ns_32_5_full_dsp_1
fft_fsub_32ns_32ns_32_5_full_dsp_1
fft_fadd_32ns_32ns_32_5_full_dsp_1
fft_fsub_32ns_32ns_32_5_full_dsp_1
fft_fadd_32ns_32ns_32_5_full_dsp_1
fft_fsub_32ns_32ns_32_5_full_dsp_1
fft_fsub_32ns_32ns_32_5_full_dsp_1
fft_fadd_32ns_32ns_32_5_full_dsp_1
fft_fadd_32ns_32ns_32_5_full_dsp_1
fft_fsub_32ns_32ns_32_5_full_dsp_1
fft_fsub_32ns_32ns_32_5_full_dsp_1
fft_fadd_32ns_32ns_32_5_full_dsp_1
fft_fadd_32ns_32ns_32_5_full_dsp_1
fft_fsub_32ns_32ns_32_5_full_dsp_1
fft_fsub_32ns_32ns_32_5_full_dsp_1
fft_fadd_32ns_32ns_32_5_full_dsp_1
fft_fadd_32ns_32ns_32_5_full_dsp_1
fft_fsub_32ns_32ns_32_5_full_dsp_1
fft_fsub_32ns_32ns_32_5_full_dsp_1
fft_fadd_32ns_32ns_32_5_full_dsp_1
fft_fadd_32ns_32ns_32_5_full_dsp_1
fft_fmul_32ns_32ns_32_4_max_dsp_1
fft_fmul_32ns_32ns_32_4_max_dsp_1
fft_fmul_32ns_32ns_32_4_max_dsp_1
fft_fmul_32ns_32ns_32_4_max_dsp_1
fft_fmul_32ns_32ns_32_4_max_dsp_1
fft_fmul_32ns_32ns_32_4_max_dsp_1
fft_fmul_32ns_32ns_32_4_max_dsp_1
fft_fmul_32ns_32ns_32_4_max_dsp_1
fft_fft_exec_W_real_ROM_AUTO_1R
fft_fft_exec_W_imag_ROM_AUTO_1R
fft_fft_exec_Stage0_R_RAM_AUTO_1R1W
fft_fft_exec_Stage1_R_RAM_AUTO_1R1W
fft_mux_42_32_1_1
fft_flow_control_loop_pipe_sequential_init
fft_flow_control_loop_pipe_sequential_init
fft_X_R_i_RAM_AUTO_1R1W
fft_OUT_R_o_0_RAM_AUTO_1R1W
fft_input_1_m_axi
fft_input_0_m_axi
fft_output_1_m_axi
fft_output_0_m_axi
fft_control_s_axi
fft_Pipeline_1
fft_Pipeline_2
fft_exec_Pipeline_All_Loop
fft_exec_Pipeline_DFT_Loop
fft_exec_Pipeline_DFT_Loop9
fft_exec_Pipeline_DFT_Loop10
fft_exec_Pipeline_DFT_Loop11
fft_exec_Pipeline_DFT_Loop12
fft_exec_Pipeline_DFT_Loop13
fft_exec_Pipeline_DFT_Loop14
fft_exec_Pipeline_DFT_Loop15
fft_exec_Pipeline_DFT_Loop16
fft_exec_Pipeline_DFT_Loop17
fft_exec
fft_Pipeline_3
fft_Pipeline_4
fft
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.tbgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.compgen.dataonly.tcl 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.rtl_wrap.cfg.tcl 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_1.tbgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_2.tbgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_All_Loop.tbgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop.tbgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop9.tbgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop10.tbgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop11.tbgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop12.tbgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop13.tbgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop14.tbgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop15.tbgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop16.tbgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop17.tbgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec.tbgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_3.tbgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_4.tbgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.tbgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.constraint.tcl 
Execute       sc_get_clocks fft 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/impl/misc/fft_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/impl/misc/fft_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute       source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/impl/misc/fft_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE fft LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME input_0_m_axi_U SOURCE {} VARIABLE {} MODULE fft LOOP {} BUNDLEDNAME input_0 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME input_1_m_axi_U SOURCE {} VARIABLE {} MODULE fft LOOP {} BUNDLEDNAME input_1 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME output_0_m_axi_U SOURCE {} VARIABLE {} MODULE fft LOOP {} BUNDLEDNAME output_0 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME output_1_m_axi_U SOURCE {} VARIABLE {} MODULE fft LOOP {} BUNDLEDNAME output_1 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST fft MODULE2INSTS {fft fft fft_Pipeline_1 grp_fft_Pipeline_1_fu_186 fft_Pipeline_2 grp_fft_Pipeline_2_fu_194 fft_exec grp_fft_exec_fu_202 fft_exec_Pipeline_All_Loop grp_fft_exec_Pipeline_All_Loop_fu_368 fft_exec_Pipeline_DFT_Loop grp_fft_exec_Pipeline_DFT_Loop_fu_392 fft_exec_Pipeline_DFT_Loop9 grp_fft_exec_Pipeline_DFT_Loop9_fu_412 fft_exec_Pipeline_DFT_Loop10 grp_fft_exec_Pipeline_DFT_Loop10_fu_432 fft_exec_Pipeline_DFT_Loop11 grp_fft_exec_Pipeline_DFT_Loop11_fu_452 fft_exec_Pipeline_DFT_Loop12 grp_fft_exec_Pipeline_DFT_Loop12_fu_476 fft_exec_Pipeline_DFT_Loop13 grp_fft_exec_Pipeline_DFT_Loop13_fu_500 fft_exec_Pipeline_DFT_Loop14 grp_fft_exec_Pipeline_DFT_Loop14_fu_524 fft_exec_Pipeline_DFT_Loop15 grp_fft_exec_Pipeline_DFT_Loop15_fu_548 fft_exec_Pipeline_DFT_Loop16 grp_fft_exec_Pipeline_DFT_Loop16_fu_572 fft_exec_Pipeline_DFT_Loop17 grp_fft_exec_Pipeline_DFT_Loop17_fu_596 fft_Pipeline_3 grp_fft_Pipeline_3_fu_220 fft_Pipeline_4 grp_fft_Pipeline_4_fu_231} INST2MODULE {fft fft grp_fft_Pipeline_1_fu_186 fft_Pipeline_1 grp_fft_Pipeline_2_fu_194 fft_Pipeline_2 grp_fft_exec_fu_202 fft_exec grp_fft_exec_Pipeline_All_Loop_fu_368 fft_exec_Pipeline_All_Loop grp_fft_exec_Pipeline_DFT_Loop_fu_392 fft_exec_Pipeline_DFT_Loop grp_fft_exec_Pipeline_DFT_Loop9_fu_412 fft_exec_Pipeline_DFT_Loop9 grp_fft_exec_Pipeline_DFT_Loop10_fu_432 fft_exec_Pipeline_DFT_Loop10 grp_fft_exec_Pipeline_DFT_Loop11_fu_452 fft_exec_Pipeline_DFT_Loop11 grp_fft_exec_Pipeline_DFT_Loop12_fu_476 fft_exec_Pipeline_DFT_Loop12 grp_fft_exec_Pipeline_DFT_Loop13_fu_500 fft_exec_Pipeline_DFT_Loop13 grp_fft_exec_Pipeline_DFT_Loop14_fu_524 fft_exec_Pipeline_DFT_Loop14 grp_fft_exec_Pipeline_DFT_Loop15_fu_548 fft_exec_Pipeline_DFT_Loop15 grp_fft_exec_Pipeline_DFT_Loop16_fu_572 fft_exec_Pipeline_DFT_Loop16 grp_fft_exec_Pipeline_DFT_Loop17_fu_596 fft_exec_Pipeline_DFT_Loop17 grp_fft_Pipeline_3_fu_220 fft_Pipeline_3 grp_fft_Pipeline_4_fu_231 fft_Pipeline_4} INSTDATA {fft {DEPTH 1 CHILDREN {grp_fft_Pipeline_1_fu_186 grp_fft_Pipeline_2_fu_194 grp_fft_exec_fu_202 grp_fft_Pipeline_3_fu_220 grp_fft_Pipeline_4_fu_231}} grp_fft_Pipeline_1_fu_186 {DEPTH 2 CHILDREN {}} grp_fft_Pipeline_2_fu_194 {DEPTH 2 CHILDREN {}} grp_fft_exec_fu_202 {DEPTH 2 CHILDREN {grp_fft_exec_Pipeline_All_Loop_fu_368 grp_fft_exec_Pipeline_DFT_Loop_fu_392 grp_fft_exec_Pipeline_DFT_Loop9_fu_412 grp_fft_exec_Pipeline_DFT_Loop10_fu_432 grp_fft_exec_Pipeline_DFT_Loop11_fu_452 grp_fft_exec_Pipeline_DFT_Loop12_fu_476 grp_fft_exec_Pipeline_DFT_Loop13_fu_500 grp_fft_exec_Pipeline_DFT_Loop14_fu_524 grp_fft_exec_Pipeline_DFT_Loop15_fu_548 grp_fft_exec_Pipeline_DFT_Loop16_fu_572 grp_fft_exec_Pipeline_DFT_Loop17_fu_596}} grp_fft_exec_Pipeline_All_Loop_fu_368 {DEPTH 3 CHILDREN {}} grp_fft_exec_Pipeline_DFT_Loop_fu_392 {DEPTH 3 CHILDREN {}} grp_fft_exec_Pipeline_DFT_Loop9_fu_412 {DEPTH 3 CHILDREN {}} grp_fft_exec_Pipeline_DFT_Loop10_fu_432 {DEPTH 3 CHILDREN {}} grp_fft_exec_Pipeline_DFT_Loop11_fu_452 {DEPTH 3 CHILDREN {}} grp_fft_exec_Pipeline_DFT_Loop12_fu_476 {DEPTH 3 CHILDREN {}} grp_fft_exec_Pipeline_DFT_Loop13_fu_500 {DEPTH 3 CHILDREN {}} grp_fft_exec_Pipeline_DFT_Loop14_fu_524 {DEPTH 3 CHILDREN {}} grp_fft_exec_Pipeline_DFT_Loop15_fu_548 {DEPTH 3 CHILDREN {}} grp_fft_exec_Pipeline_DFT_Loop16_fu_572 {DEPTH 3 CHILDREN {}} grp_fft_exec_Pipeline_DFT_Loop17_fu_596 {DEPTH 3 CHILDREN {}} grp_fft_Pipeline_3_fu_220 {DEPTH 2 CHILDREN {}} grp_fft_Pipeline_4_fu_231 {DEPTH 2 CHILDREN {}}} MODULEDATA {fft_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_51_fu_92_p2 SOURCE {} VARIABLE empty_51 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fft_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_49_fu_92_p2 SOURCE {} VARIABLE empty_49 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fft_exec_Pipeline_All_Loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_216_p2 SOURCE fft.cpp:90 VARIABLE i_2 LOOP All_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fft_exec_Pipeline_DFT_Loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_652_p2 SOURCE fft.cpp:109 VARIABLE add_ln109 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fft_exec_Pipeline_DFT_Loop9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_fu_668_p2 SOURCE fft.cpp:115 VARIABLE add_ln115 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_1_fu_744_p2 SOURCE fft.cpp:115 VARIABLE add_ln115_1 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_fu_750_p2 SOURCE fft.cpp:116 VARIABLE add_ln116 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_702_p2 SOURCE fft.cpp:109 VARIABLE add_ln109 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fft_exec_Pipeline_DFT_Loop10 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_2_fu_682_p2 SOURCE fft.cpp:115 VARIABLE add_ln115_2 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_1_fu_688_p2 SOURCE fft.cpp:116 VARIABLE add_ln116_1 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_3_fu_730_p2 SOURCE fft.cpp:115 VARIABLE add_ln115_3 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_2_fu_736_p2 SOURCE fft.cpp:116 VARIABLE add_ln116_2 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_4_fu_778_p2 SOURCE fft.cpp:115 VARIABLE add_ln115_4 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_3_fu_784_p2 SOURCE fft.cpp:116 VARIABLE add_ln116_3 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_816_p2 SOURCE fft.cpp:109 VARIABLE add_ln109 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fft_exec_Pipeline_DFT_Loop11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_5_fu_816_p2 SOURCE fft.cpp:115 VARIABLE add_ln115_5 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_4_fu_822_p2 SOURCE fft.cpp:116 VARIABLE add_ln116_4 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_6_fu_884_p2 SOURCE fft.cpp:115 VARIABLE add_ln115_6 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_5_fu_890_p2 SOURCE fft.cpp:116 VARIABLE add_ln116_5 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_7_fu_952_p2 SOURCE fft.cpp:115 VARIABLE add_ln115_7 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_6_fu_958_p2 SOURCE fft.cpp:116 VARIABLE add_ln116_6 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_8_fu_1020_p2 SOURCE fft.cpp:115 VARIABLE add_ln115_8 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_7_fu_1026_p2 SOURCE fft.cpp:116 VARIABLE add_ln116_7 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_1058_p2 SOURCE fft.cpp:109 VARIABLE add_ln109 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fft_exec_Pipeline_DFT_Loop12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_9_fu_816_p2 SOURCE fft.cpp:115 VARIABLE add_ln115_9 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_8_fu_822_p2 SOURCE fft.cpp:116 VARIABLE add_ln116_8 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_10_fu_884_p2 SOURCE fft.cpp:115 VARIABLE add_ln115_10 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_9_fu_890_p2 SOURCE fft.cpp:116 VARIABLE add_ln116_9 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_11_fu_952_p2 SOURCE fft.cpp:115 VARIABLE add_ln115_11 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_10_fu_958_p2 SOURCE fft.cpp:116 VARIABLE add_ln116_10 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_12_fu_1020_p2 SOURCE fft.cpp:115 VARIABLE add_ln115_12 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_11_fu_1026_p2 SOURCE fft.cpp:116 VARIABLE add_ln116_11 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_1058_p2 SOURCE fft.cpp:109 VARIABLE add_ln109 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fft_exec_Pipeline_DFT_Loop13 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_fu_816_p2 SOURCE fft.cpp:115 VARIABLE add_ln115 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_fu_822_p2 SOURCE fft.cpp:116 VARIABLE add_ln116 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_11_fu_884_p2 SOURCE fft.cpp:115 VARIABLE add_ln115_11 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_10_fu_890_p2 SOURCE fft.cpp:116 VARIABLE add_ln116_10 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_12_fu_952_p2 SOURCE fft.cpp:115 VARIABLE add_ln115_12 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_11_fu_958_p2 SOURCE fft.cpp:116 VARIABLE add_ln116_11 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_13_fu_1020_p2 SOURCE fft.cpp:115 VARIABLE add_ln115_13 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_12_fu_1026_p2 SOURCE fft.cpp:116 VARIABLE add_ln116_12 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_1058_p2 SOURCE fft.cpp:109 VARIABLE add_ln109 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fft_exec_Pipeline_DFT_Loop14 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_fu_816_p2 SOURCE fft.cpp:115 VARIABLE add_ln115 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_fu_822_p2 SOURCE fft.cpp:116 VARIABLE add_ln116 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_8_fu_884_p2 SOURCE fft.cpp:115 VARIABLE add_ln115_8 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_7_fu_890_p2 SOURCE fft.cpp:116 VARIABLE add_ln116_7 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_9_fu_952_p2 SOURCE fft.cpp:115 VARIABLE add_ln115_9 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_8_fu_958_p2 SOURCE fft.cpp:116 VARIABLE add_ln116_8 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_10_fu_1020_p2 SOURCE fft.cpp:115 VARIABLE add_ln115_10 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_9_fu_1026_p2 SOURCE fft.cpp:116 VARIABLE add_ln116_9 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_1058_p2 SOURCE fft.cpp:109 VARIABLE add_ln109 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fft_exec_Pipeline_DFT_Loop15 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_fu_816_p2 SOURCE fft.cpp:115 VARIABLE add_ln115 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_fu_822_p2 SOURCE fft.cpp:116 VARIABLE add_ln116 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_5_fu_884_p2 SOURCE fft.cpp:115 VARIABLE add_ln115_5 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_4_fu_890_p2 SOURCE fft.cpp:116 VARIABLE add_ln116_4 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_6_fu_952_p2 SOURCE fft.cpp:115 VARIABLE add_ln115_6 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_5_fu_958_p2 SOURCE fft.cpp:116 VARIABLE add_ln116_5 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_7_fu_1020_p2 SOURCE fft.cpp:115 VARIABLE add_ln115_7 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_6_fu_1026_p2 SOURCE fft.cpp:116 VARIABLE add_ln116_6 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_1058_p2 SOURCE fft.cpp:109 VARIABLE add_ln109 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fft_exec_Pipeline_DFT_Loop16 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_fu_812_p2 SOURCE fft.cpp:115 VARIABLE add_ln115 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_fu_818_p2 SOURCE fft.cpp:116 VARIABLE add_ln116 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_2_fu_880_p2 SOURCE fft.cpp:115 VARIABLE add_ln115_2 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_1_fu_886_p2 SOURCE fft.cpp:116 VARIABLE add_ln116_1 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_3_fu_948_p2 SOURCE fft.cpp:115 VARIABLE add_ln115_3 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_2_fu_954_p2 SOURCE fft.cpp:116 VARIABLE add_ln116_2 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_4_fu_1016_p2 SOURCE fft.cpp:115 VARIABLE add_ln115_4 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_3_fu_1022_p2 SOURCE fft.cpp:116 VARIABLE add_ln116_3 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_1054_p2 SOURCE fft.cpp:109 VARIABLE add_ln109 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fft_exec_Pipeline_DFT_Loop17 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_856_p2 SOURCE fft.cpp:109 VARIABLE add_ln109 LOOP DFT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fft_exec {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME Stage0_R_U SOURCE fft.cpp:42 VARIABLE Stage0_R LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME Stage0_R_1_U SOURCE fft.cpp:42 VARIABLE Stage0_R_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME Stage0_R_2_U SOURCE fft.cpp:42 VARIABLE Stage0_R_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME Stage0_R_3_U SOURCE fft.cpp:42 VARIABLE Stage0_R_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME Stage0_I_U SOURCE fft.cpp:42 VARIABLE Stage0_I LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME Stage0_I_1_U SOURCE fft.cpp:42 VARIABLE Stage0_I_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME Stage0_I_2_U SOURCE fft.cpp:42 VARIABLE Stage0_I_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME Stage0_I_3_U SOURCE fft.cpp:42 VARIABLE Stage0_I_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME Stage1_R_U SOURCE fft.cpp:43 VARIABLE Stage1_R LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME Stage1_R_1_U SOURCE fft.cpp:43 VARIABLE Stage1_R_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME Stage1_R_2_U SOURCE fft.cpp:43 VARIABLE Stage1_R_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME Stage1_R_3_U SOURCE fft.cpp:43 VARIABLE Stage1_R_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME Stage1_I_U SOURCE fft.cpp:43 VARIABLE Stage1_I LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME Stage1_I_1_U SOURCE fft.cpp:43 VARIABLE Stage1_I_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME Stage1_I_2_U SOURCE fft.cpp:43 VARIABLE Stage1_I_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME Stage1_I_3_U SOURCE fft.cpp:43 VARIABLE Stage1_I_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME Stage2_R_U SOURCE fft.cpp:44 VARIABLE Stage2_R LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME Stage2_R_1_U SOURCE fft.cpp:44 VARIABLE Stage2_R_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME Stage2_R_2_U SOURCE fft.cpp:44 VARIABLE Stage2_R_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME Stage2_R_3_U SOURCE fft.cpp:44 VARIABLE Stage2_R_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME Stage2_I_U SOURCE fft.cpp:44 VARIABLE Stage2_I LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME Stage2_I_1_U SOURCE fft.cpp:44 VARIABLE Stage2_I_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME Stage2_I_2_U SOURCE fft.cpp:44 VARIABLE Stage2_I_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME Stage2_I_3_U SOURCE fft.cpp:44 VARIABLE Stage2_I_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME Stage3_R_U SOURCE fft.cpp:45 VARIABLE Stage3_R LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME Stage3_R_1_U SOURCE fft.cpp:45 VARIABLE Stage3_R_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U593 SOURCE fft.cpp:45 VARIABLE Stage3_R_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U569 SOURCE fft.cpp:45 VARIABLE Stage3_R_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U594 SOURCE fft.cpp:45 VARIABLE Stage3_I LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U570 SOURCE fft.cpp:45 VARIABLE Stage3_I_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U594 SOURCE fft.cpp:45 VARIABLE Stage3_I_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U570 SOURCE fft.cpp:45 VARIABLE Stage3_I_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U578 SOURCE fft.cpp:46 VARIABLE Stage4_R LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U593 SOURCE fft.cpp:46 VARIABLE Stage4_R_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U578 SOURCE fft.cpp:46 VARIABLE Stage4_R_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U594 SOURCE fft.cpp:46 VARIABLE Stage4_R_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U594 SOURCE fft.cpp:46 VARIABLE Stage4_I LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U577 SOURCE fft.cpp:46 VARIABLE Stage4_I_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U595 SOURCE fft.cpp:46 VARIABLE Stage4_I_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U596 SOURCE fft.cpp:46 VARIABLE Stage4_I_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U580 SOURCE fft.cpp:47 VARIABLE Stage5_R LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U577 SOURCE fft.cpp:47 VARIABLE Stage5_R_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U593 SOURCE fft.cpp:47 VARIABLE Stage5_R_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U594 SOURCE fft.cpp:47 VARIABLE Stage5_R_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U569 SOURCE fft.cpp:47 VARIABLE Stage5_I LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U595 SOURCE fft.cpp:47 VARIABLE Stage5_I_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U596 SOURCE fft.cpp:47 VARIABLE Stage5_I_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U579 SOURCE fft.cpp:47 VARIABLE Stage5_I_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U577 SOURCE fft.cpp:48 VARIABLE Stage6_R LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U595 SOURCE fft.cpp:48 VARIABLE Stage6_R_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U578 SOURCE fft.cpp:48 VARIABLE Stage6_R_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U596 SOURCE fft.cpp:48 VARIABLE Stage6_R_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U572 SOURCE fft.cpp:48 VARIABLE Stage6_I LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U581 SOURCE fft.cpp:48 VARIABLE Stage6_I_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U579 SOURCE fft.cpp:48 VARIABLE Stage6_I_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U595 SOURCE fft.cpp:48 VARIABLE Stage6_I_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U580 SOURCE fft.cpp:49 VARIABLE Stage7_R LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME Stage7_R_1_U SOURCE fft.cpp:49 VARIABLE Stage7_R_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME Stage7_R_2_U SOURCE fft.cpp:49 VARIABLE Stage7_R_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U583 SOURCE fft.cpp:49 VARIABLE Stage7_R_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U596 SOURCE fft.cpp:49 VARIABLE Stage7_I LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U596 SOURCE fft.cpp:49 VARIABLE Stage7_I_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U571 SOURCE fft.cpp:49 VARIABLE Stage7_I_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U597 SOURCE fft.cpp:49 VARIABLE Stage7_I_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U598 SOURCE fft.cpp:50 VARIABLE Stage8_R LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U581 SOURCE fft.cpp:50 VARIABLE Stage8_R_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U581 SOURCE fft.cpp:50 VARIABLE Stage8_R_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U582 SOURCE fft.cpp:50 VARIABLE Stage8_R_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U582 SOURCE fft.cpp:50 VARIABLE Stage8_I LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME Stage8_I_1_U SOURCE fft.cpp:50 VARIABLE Stage8_I_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME Stage8_I_2_U SOURCE fft.cpp:50 VARIABLE Stage8_I_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U597 SOURCE fft.cpp:50 VARIABLE Stage8_I_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U598 SOURCE fft.cpp:51 VARIABLE Stage9_R LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U584 SOURCE fft.cpp:51 VARIABLE Stage9_R_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U599 SOURCE fft.cpp:51 VARIABLE Stage9_R_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U600 SOURCE fft.cpp:51 VARIABLE Stage9_R_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U572 SOURCE fft.cpp:51 VARIABLE Stage9_I LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U581 SOURCE fft.cpp:51 VARIABLE Stage9_I_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME Stage9_I_2_U SOURCE fft.cpp:51 VARIABLE Stage9_I_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U582 SOURCE fft.cpp:51 VARIABLE Stage9_I_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME W_real_U SOURCE {} VARIABLE W_real LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME W_imag_U SOURCE {} VARIABLE W_imag LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 DISPNAME {bind_storage rom_np}}} AREA {DSP 96 BRAM 172 URAM 0}} fft_Pipeline_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_46_fu_150_p2 SOURCE {} VARIABLE empty_46 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fft_Pipeline_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_43_fu_150_p2 SOURCE {} VARIABLE empty_43 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fft {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME X_R_i_U SOURCE fft.cpp:30 VARIABLE X_R_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME X_I_i_U SOURCE fft.cpp:30 VARIABLE X_I_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME OUT_R_o_0_U SOURCE {} VARIABLE OUT_R_o_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME OUT_R_o_1_U SOURCE {} VARIABLE OUT_R_o_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME OUT_R_o_2_U SOURCE {} VARIABLE OUT_R_o_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME OUT_R_o_3_U SOURCE {} VARIABLE OUT_R_o_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME OUT_I_o_0_U SOURCE {} VARIABLE OUT_I_o_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME OUT_I_o_1_U SOURCE {} VARIABLE OUT_I_o_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME OUT_I_o_2_U SOURCE {} VARIABLE OUT_I_o_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME OUT_I_o_3_U SOURCE {} VARIABLE OUT_I_o_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 96 BRAM 192 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.41 seconds; current allocated memory: 1.433 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fft.
INFO: [VLOG 209-307] Generating Verilog RTL for fft.
Execute       syn_report -model fft -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 35.406 sec.
Command   csynth_design done; 46.712 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 35 seconds. CPU system time: 4 seconds. Elapsed time: 46.712 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 49.015 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1 opened at Fri Oct 21 23:29:29 +0800 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.977 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.101 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_array_partition -complete_threshold=8 
INFO: [HLS 200-1464] Running solution command: config_array_partition -complete_threshold=8
Execute     config_array_partition -complete_threshold=8 
INFO: [XFORM 203-102] Size-based automatic array partition enabled: cut-off elements per dimension is 8.
Execute     send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute     config_compile -complex-mul-dsp=0 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1024 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1024
Execute     config_compile -pipeline_loops=1024 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1024 or its parent loop when its trip count is less than or equal 1024.
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 2.133 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1024 or its parent loop when its trip count is less than or equal 1024.
Command   set_part done; 0.168 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_array_partition -complete_threshold 8 
INFO: [HLS 200-1510] Running: config_array_partition -complete_threshold 8 
INFO: [XFORM 203-102] Size-based automatic array partition enabled: cut-off elements per dimension is 8.
Execute   config_compile -pipeline_loops 1024 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1024 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1024 or its parent loop when its trip count is less than or equal 1024.
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./hls_restructured/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./hls_restructured/solution1/directives.tcl
Execute     set_directive_top -name fft fft 
INFO: [HLS 200-1510] Running: set_directive_top -name fft fft 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -taxonomy 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=fft xml_exists=0
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.rtl_wrap.cfg.tcl 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.rtl_wrap.cfg.tcl 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.rtl_wrap.cfg.tcl 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.tbgen.tcl 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.tbgen.tcl 
Execute     get_config_rtl -deadlock_detection 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to fft
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=8
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=76 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='fft_flow_control_loop_pipe_sequential_init
fft_flow_control_loop_pipe_sequential_init
fft_flow_control_loop_pipe_sequential_init
fft_flow_control_loop_pipe_sequential_init
fft_flow_control_loop_pipe_sequential_init
fft_flow_control_loop_pipe_sequential_init
fft_flow_control_loop_pipe_sequential_init
fft_flow_control_loop_pipe_sequential_init
fft_flow_control_loop_pipe_sequential_init
fft_flow_control_loop_pipe_sequential_init
fft_flow_control_loop_pipe_sequential_init
fft_flow_control_loop_pipe_sequential_init
fft_flow_control_loop_pipe_sequential_init
fft_fsub_32ns_32ns_32_5_full_dsp_1
fft_fadd_32ns_32ns_32_5_full_dsp_1
fft_fsub_32ns_32ns_32_5_full_dsp_1
fft_fadd_32ns_32ns_32_5_full_dsp_1
fft_fsub_32ns_32ns_32_5_full_dsp_1
fft_fadd_32ns_32ns_32_5_full_dsp_1
fft_fsub_32ns_32ns_32_5_full_dsp_1
fft_fadd_32ns_32ns_32_5_full_dsp_1
fft_fsub_32ns_32ns_32_5_full_dsp_1
fft_fsub_32ns_32ns_32_5_full_dsp_1
fft_fadd_32ns_32ns_32_5_full_dsp_1
fft_fadd_32ns_32ns_32_5_full_dsp_1
fft_fsub_32ns_32ns_32_5_full_dsp_1
fft_fsub_32ns_32ns_32_5_full_dsp_1
fft_fadd_32ns_32ns_32_5_full_dsp_1
fft_fadd_32ns_32ns_32_5_full_dsp_1
fft_fsub_32ns_32ns_32_5_full_dsp_1
fft_fsub_32ns_32ns_32_5_full_dsp_1
fft_fadd_32ns_32ns_32_5_full_dsp_1
fft_fadd_32ns_32ns_32_5_full_dsp_1
fft_fsub_32ns_32ns_32_5_full_dsp_1
fft_fsub_32ns_32ns_32_5_full_dsp_1
fft_fadd_32ns_32ns_32_5_full_dsp_1
fft_fadd_32ns_32ns_32_5_full_dsp_1
fft_fmul_32ns_32ns_32_4_max_dsp_1
fft_fmul_32ns_32ns_32_4_max_dsp_1
fft_fmul_32ns_32ns_32_4_max_dsp_1
fft_fmul_32ns_32ns_32_4_max_dsp_1
fft_fmul_32ns_32ns_32_4_max_dsp_1
fft_fmul_32ns_32ns_32_4_max_dsp_1
fft_fmul_32ns_32ns_32_4_max_dsp_1
fft_fmul_32ns_32ns_32_4_max_dsp_1
fft_fft_exec_W_real_ROM_AUTO_1R
fft_fft_exec_W_imag_ROM_AUTO_1R
fft_fft_exec_Stage0_R_RAM_AUTO_1R1W
fft_fft_exec_Stage1_R_RAM_AUTO_1R1W
fft_mux_42_32_1_1
fft_flow_control_loop_pipe_sequential_init
fft_flow_control_loop_pipe_sequential_init
fft_X_R_i_RAM_AUTO_1R1W
fft_OUT_R_o_0_RAM_AUTO_1R1W
fft_input_1_m_axi
fft_input_0_m_axi
fft_output_1_m_axi
fft_output_0_m_axi
fft_control_s_axi
fft_Pipeline_1
fft_Pipeline_2
fft_exec_Pipeline_All_Loop
fft_exec_Pipeline_DFT_Loop
fft_exec_Pipeline_DFT_Loop9
fft_exec_Pipeline_DFT_Loop10
fft_exec_Pipeline_DFT_Loop11
fft_exec_Pipeline_DFT_Loop12
fft_exec_Pipeline_DFT_Loop13
fft_exec_Pipeline_DFT_Loop14
fft_exec_Pipeline_DFT_Loop15
fft_exec_Pipeline_DFT_Loop16
fft_exec_Pipeline_DFT_Loop17
fft_exec
fft_Pipeline_3
fft_Pipeline_4
fft
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/global.setting.tcl 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/top-io-be.tcl 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.tbgen.tcl 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.compgen.dataonly.tcl 
Execute     get_config_interface -s_axilite_interrupt_mode 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.compgen.dataonly.tcl 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.rtl_wrap.cfg.tcl 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.compgen.dataonly.tcl 
Execute     get_config_export -format 
Execute     get_config_export -vendor 
Execute     get_config_export -library 
Execute     get_config_export -version 
Execute     get_config_export -ipname 
Execute     get_config_export -taxonomy 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_1.tbgen.tcl 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_2.tbgen.tcl 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_All_Loop.tbgen.tcl 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop.tbgen.tcl 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop9.tbgen.tcl 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop10.tbgen.tcl 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop11.tbgen.tcl 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop12.tbgen.tcl 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop13.tbgen.tcl 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop14.tbgen.tcl 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop15.tbgen.tcl 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop16.tbgen.tcl 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec_Pipeline_DFT_Loop17.tbgen.tcl 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_exec.tbgen.tcl 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_3.tbgen.tcl 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft_Pipeline_4.tbgen.tcl 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.tbgen.tcl 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     get_solution -flow_target 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.constraint.tcl 
Execute     sc_get_clocks fft 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_debug -directory 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/impl/misc/fft_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/impl/misc/fft_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/impl/misc/fft_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute     get_config_rtl -deadlock_detection 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to fft
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/driver
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.tbgen.tcl 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.compgen.dataonly.tcl 
Execute     get_config_interface -s_axilite_interrupt_mode 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.compgen.dataonly.tcl 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=fft
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.rtl_wrap.cfg.tcl 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.rtl_wrap.cfg.tcl 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.rtl_wrap.cfg.tcl 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.tbgen.tcl 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.tbgen.tcl 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -ip_xdc_file 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.constraint.tcl 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/fft.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured/solution1/impl/ip/pack.bat
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s hls_restructured/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file hls_restructured/solution1/impl/export.zip
Command   export_design done; 23.942 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 23.942 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 26.287 sec.
Execute cleanup_all 
