// Seed: 2117452248
module module_0 (
    input wand id_0
);
  wire id_2, id_3, id_4, id_5;
endmodule
macromodule module_1 (
    input wor id_0,
    input wor id_1,
    output wire id_2,
    output supply0 id_3,
    input wor id_4,
    input wor id_5,
    input supply0 id_6,
    output tri1 id_7
    , id_13,
    output tri0 id_8,
    output wand id_9,
    output wor id_10,
    input tri0 id_11
);
  assign id_10 = id_4;
  assign id_9  = 1 < id_13 << id_1;
  wire id_14;
  module_0(
      id_6
  );
  wire id_15;
endmodule
