|ziggHard
clk => ZHdata:c1.iclock
clk => ZHcontrol:c2.iclock
start => ZHcontrol:c2.start
reset => ZHcontrol:c2.reset
ziggoutH[0] << ZHdata:c1.ziggout[0]
ziggoutH[1] << ZHdata:c1.ziggout[1]
ziggoutH[2] << ZHdata:c1.ziggout[2]
ziggoutH[3] << ZHdata:c1.ziggout[3]
ziggoutH[4] << ZHdata:c1.ziggout[4]
ziggoutH[5] << ZHdata:c1.ziggout[5]
ziggoutH[6] << ZHdata:c1.ziggout[6]
ziggoutH[7] << ZHdata:c1.ziggout[7]
ziggoutH[8] << ZHdata:c1.ziggout[8]
ziggoutH[9] << ZHdata:c1.ziggout[9]
ziggoutH[10] << ZHdata:c1.ziggout[10]
ziggoutH[11] << ZHdata:c1.ziggout[11]
ziggoutH[12] << ZHdata:c1.ziggout[12]
ziggoutH[13] << ZHdata:c1.ziggout[13]
ziggoutH[14] << ZHdata:c1.ziggout[14]
ziggoutH[15] << ZHdata:c1.ziggout[15]
isVal << ZHcontrol:c2.ziggen
isOut[0] << ZHcontrol:c2.isOut[0]
isOut[1] << ZHcontrol:c2.isOut[1]
isOut[2] << ZHcontrol:c2.isOut[2]
isOut[3] << ZHcontrol:c2.isOut[3]
isOut[4] << ZHcontrol:c2.isOut[4]
isOut[5] << ZHcontrol:c2.isOut[5]
isOut[6] << ZHcontrol:c2.isOut[6]
isOut[7] << ZHcontrol:c2.isOut[7]
isOut[8] << ZHcontrol:c2.isOut[8]
isOut[9] << ZHcontrol:c2.isOut[9]
isOut[10] << ZHcontrol:c2.isOut[10]
isOut[11] << ZHcontrol:c2.isOut[11]
isOut[12] << ZHcontrol:c2.isOut[12]
isOut[13] << ZHcontrol:c2.isOut[13]
isOut[14] << ZHcontrol:c2.isOut[14]
isOut[15] << ZHcontrol:c2.isOut[15]
isOut[16] << ZHcontrol:c2.isOut[16]
isOut[17] << ZHcontrol:c2.isOut[17]
isOut[18] << ZHcontrol:c2.isOut[18]
isOut[19] << ZHcontrol:c2.isOut[19]
isOut[20] << ZHcontrol:c2.isOut[20]
iterO[0] << ZHcontrol:c2.iterOut[0]
iterO[1] << ZHcontrol:c2.iterOut[1]
iterO[2] << ZHcontrol:c2.iterOut[2]
iterO[3] << ZHcontrol:c2.iterOut[3]
iterO[4] << ZHcontrol:c2.iterOut[4]
iterO[5] << ZHcontrol:c2.iterOut[5]
iterO[6] << ZHcontrol:c2.iterOut[6]
iterO[7] << ZHcontrol:c2.iterOut[7]
iterO[8] << ZHcontrol:c2.iterOut[8]
iterO[9] << ZHcontrol:c2.iterOut[9]
iterO[10] << ZHcontrol:c2.iterOut[10]
iterO[11] << ZHcontrol:c2.iterOut[11]
iterO[12] << ZHcontrol:c2.iterOut[12]
iterO[13] << ZHcontrol:c2.iterOut[13]
iterO[14] << ZHcontrol:c2.iterOut[14]
iterO[15] << ZHcontrol:c2.iterOut[15]
iterO[16] << ZHcontrol:c2.iterOut[16]
iterO[17] << ZHcontrol:c2.iterOut[17]
iterO[18] << ZHcontrol:c2.iterOut[18]
iterO[19] << ZHcontrol:c2.iterOut[19]
iterO[20] << ZHcontrol:c2.iterOut[20]


|ziggHard|ZHdata:c1
iclock => LFSRctrl.IN0
iclock => V1:c1.iclock
iclock => V2:c2.iclock
iclock => V3:c3.iclock
iclock => V4:c4.iclock
iclock => zighardLUT:c6.clock
iclock => mult1:c7.iclock
iclock => mult2:c8.iclock
iclock => add1:c9.iclock
iclock => comp1:c10.iclock
iclock => comp2:c11.iclock
iclock => Mux24:c12.iclock
iclock => Vxu:c13.iclock
iclock => Vxu:cxiplus.iclock
iclock => Vxu:cU0.iclock
mux1_3[0] => mult1:c7.muxctrl[0]
mux1_3[1] => mult1:c7.muxctrl[1]
mux4_6[0] => mult2:c8.muxctrl[0]
mux4_6[1] => mult2:c8.muxctrl[1]
mux7_9[0] => add1:c9.muxctrl[0]
mux7_9[1] => add1:c9.muxctrl[1]
mux10_12[0] => comp1:c10.muxctrl[0]
mux10_12[1] => comp1:c10.muxctrl[1]
mux13_15[0] => comp2:c11.muxctrl[0]
mux13_15[1] => comp2:c11.muxctrl[1]
mux16_17[0] => V1:c1.muxctrl[0]
mux16_17[1] => V1:c1.muxctrl[1]
mux18_19[0] => V2:c2.muxctrl[0]
mux18_19[1] => V2:c2.muxctrl[1]
mux20_21[0] => V3:c3.muxctrl[0]
mux20_21[1] => V3:c3.muxctrl[1]
mux22_23[0] => V4:c4.muxctrl[0]
mux22_23[1] => V4:c4.muxctrl[1]
mux_24 => ~NO_FANOUT~
state[0] => LFSRctrl.IN1
state[1] => LFSRctrl.IN1
state[2] => LFSRctrl.IN1
state[3] => LFSRctrl.IN1
V1en => V1:c1.V1ctrl
V2en => V2:c2.V2ctrl
V3en => V3:c3.V3ctrl
V4en => V4:c4.V4ctrl
U0en => Vxu:cU0.xuctrl
Xuen => Vxu:c13.xuctrl
Xiplusen => Vxu:cxiplus.xuctrl
D1en => ~NO_FANOUT~
D2en => ~NO_FANOUT~
D3en => ~NO_FANOUT~
D4en => ~NO_FANOUT~
D5en => ~NO_FANOUT~
ziggen => ~NO_FANOUT~
ziggout[0] <= Mux24:c12.output[0]
ziggout[1] <= Mux24:c12.output[1]
ziggout[2] <= Mux24:c12.output[2]
ziggout[3] <= Mux24:c12.output[3]
ziggout[4] <= Mux24:c12.output[4]
ziggout[5] <= Mux24:c12.output[5]
ziggout[6] <= Mux24:c12.output[6]
ziggout[7] <= Mux24:c12.output[7]
ziggout[8] <= Mux24:c12.output[8]
ziggout[9] <= Mux24:c12.output[9]
ziggout[10] <= Mux24:c12.output[10]
ziggout[11] <= Mux24:c12.output[11]
ziggout[12] <= Mux24:c12.output[12]
ziggout[13] <= Mux24:c12.output[13]
ziggout[14] <= Mux24:c12.output[14]
ziggout[15] <= Mux24:c12.output[15]
D1_C <= comp2:c11.D1_D2_D5out
D2_C <= comp2:c11.D1_D2_D5out
D3_C <= comp1:c10.D3_D4out
D4_C <= comp1:c10.D3_D4out
D5_C <= comp2:c11.D1_D2_D5out
NC <= comb.DB_MAX_OUTPUT_PORT_TYPE


|ziggHard|ZHdata:c1|V1:c1
iclock => xi_out_youtV[0]~reg0.CLK
iclock => xi_out_youtV[1]~reg0.CLK
iclock => xi_out_youtV[2]~reg0.CLK
iclock => xi_out_youtV[3]~reg0.CLK
iclock => xi_out_youtV[4]~reg0.CLK
iclock => xi_out_youtV[5]~reg0.CLK
iclock => xi_out_youtV[6]~reg0.CLK
iclock => xi_out_youtV[7]~reg0.CLK
iclock => xi_out_youtV[8]~reg0.CLK
iclock => xi_out_youtV[9]~reg0.CLK
iclock => xi_out_youtV[10]~reg0.CLK
iclock => xi_out_youtV[11]~reg0.CLK
iclock => xi_out_youtV[12]~reg0.CLK
iclock => xi_out_youtV[13]~reg0.CLK
iclock => xi_out_youtV[14]~reg0.CLK
iclock => xi_out_youtV[15]~reg0.CLK
muxctrl[0] => mux16:c1.ctrl[0]
muxctrl[1] => mux16:c1.ctrl[1]
V1ctrl => xi_out_youtV[0]~reg0.ENA
V1ctrl => xi_out_youtV[1]~reg0.ENA
V1ctrl => xi_out_youtV[2]~reg0.ENA
V1ctrl => xi_out_youtV[3]~reg0.ENA
V1ctrl => xi_out_youtV[4]~reg0.ENA
V1ctrl => xi_out_youtV[5]~reg0.ENA
V1ctrl => xi_out_youtV[6]~reg0.ENA
V1ctrl => xi_out_youtV[7]~reg0.ENA
V1ctrl => xi_out_youtV[8]~reg0.ENA
V1ctrl => xi_out_youtV[9]~reg0.ENA
V1ctrl => xi_out_youtV[10]~reg0.ENA
V1ctrl => xi_out_youtV[11]~reg0.ENA
V1ctrl => xi_out_youtV[12]~reg0.ENA
V1ctrl => xi_out_youtV[13]~reg0.ENA
V1ctrl => xi_out_youtV[14]~reg0.ENA
V1ctrl => xi_out_youtV[15]~reg0.ENA
xiinV[0] => mux16:c1.xiin[0]
xiinV[1] => mux16:c1.xiin[1]
xiinV[2] => mux16:c1.xiin[2]
xiinV[3] => mux16:c1.xiin[3]
xiinV[4] => mux16:c1.xiin[4]
xiinV[5] => mux16:c1.xiin[5]
xiinV[6] => mux16:c1.xiin[6]
xiinV[7] => mux16:c1.xiin[7]
xiinV[8] => mux16:c1.xiin[8]
xiinV[9] => mux16:c1.xiin[9]
xiinV[10] => mux16:c1.xiin[10]
xiinV[11] => mux16:c1.xiin[11]
xiinV[12] => mux16:c1.xiin[12]
xiinV[13] => mux16:c1.xiin[13]
xiinV[14] => mux16:c1.xiin[14]
xiinV[15] => mux16:c1.xiin[15]
outinV[0] => mux16:c1.outin[0]
outinV[1] => mux16:c1.outin[1]
outinV[2] => mux16:c1.outin[2]
outinV[3] => mux16:c1.outin[3]
outinV[4] => mux16:c1.outin[4]
outinV[5] => mux16:c1.outin[5]
outinV[6] => mux16:c1.outin[6]
outinV[7] => mux16:c1.outin[7]
outinV[8] => mux16:c1.outin[8]
outinV[9] => mux16:c1.outin[9]
outinV[10] => mux16:c1.outin[10]
outinV[11] => mux16:c1.outin[11]
outinV[12] => mux16:c1.outin[12]
outinV[13] => mux16:c1.outin[13]
outinV[14] => mux16:c1.outin[14]
outinV[15] => mux16:c1.outin[15]
yinV[0] => mux16:c1.yin[0]
yinV[1] => mux16:c1.yin[1]
yinV[2] => mux16:c1.yin[2]
yinV[3] => mux16:c1.yin[3]
yinV[4] => mux16:c1.yin[4]
yinV[5] => mux16:c1.yin[5]
yinV[6] => mux16:c1.yin[6]
yinV[7] => mux16:c1.yin[7]
yinV[8] => mux16:c1.yin[8]
yinV[9] => mux16:c1.yin[9]
yinV[10] => mux16:c1.yin[10]
yinV[11] => mux16:c1.yin[11]
yinV[12] => mux16:c1.yin[12]
yinV[13] => mux16:c1.yin[13]
yinV[14] => mux16:c1.yin[14]
yinV[15] => mux16:c1.yin[15]
xi_out_youtV[0] <= xi_out_youtV[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xi_out_youtV[1] <= xi_out_youtV[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xi_out_youtV[2] <= xi_out_youtV[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xi_out_youtV[3] <= xi_out_youtV[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xi_out_youtV[4] <= xi_out_youtV[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xi_out_youtV[5] <= xi_out_youtV[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xi_out_youtV[6] <= xi_out_youtV[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xi_out_youtV[7] <= xi_out_youtV[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xi_out_youtV[8] <= xi_out_youtV[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xi_out_youtV[9] <= xi_out_youtV[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xi_out_youtV[10] <= xi_out_youtV[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xi_out_youtV[11] <= xi_out_youtV[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xi_out_youtV[12] <= xi_out_youtV[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xi_out_youtV[13] <= xi_out_youtV[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xi_out_youtV[14] <= xi_out_youtV[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xi_out_youtV[15] <= xi_out_youtV[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ziggHard|ZHdata:c1|V1:c1|mux16:c1
xiin[0] => outTemp.DATAB
xiin[1] => outTemp.DATAB
xiin[2] => outTemp.DATAB
xiin[3] => outTemp.DATAB
xiin[4] => outTemp.DATAB
xiin[5] => outTemp.DATAB
xiin[6] => outTemp.DATAB
xiin[7] => outTemp.DATAB
xiin[8] => outTemp.DATAB
xiin[9] => outTemp.DATAB
xiin[10] => outTemp.DATAB
xiin[11] => outTemp.DATAB
xiin[12] => outTemp.DATAB
xiin[13] => outTemp.DATAB
xiin[14] => outTemp.DATAB
xiin[15] => outTemp.DATAB
outin[0] => outTemp.DATAB
outin[1] => outTemp.DATAB
outin[2] => outTemp.DATAB
outin[3] => outTemp.DATAB
outin[4] => outTemp.DATAB
outin[5] => outTemp.DATAB
outin[6] => outTemp.DATAB
outin[7] => outTemp.DATAB
outin[8] => outTemp.DATAB
outin[9] => outTemp.DATAB
outin[10] => outTemp.DATAB
outin[11] => outTemp.DATAB
outin[12] => outTemp.DATAB
outin[13] => outTemp.DATAB
outin[14] => outTemp.DATAB
outin[15] => outTemp.DATAB
yin[0] => outTemp.DATAB
yin[1] => outTemp.DATAB
yin[2] => outTemp.DATAB
yin[3] => outTemp.DATAB
yin[4] => outTemp.DATAB
yin[5] => outTemp.DATAB
yin[6] => outTemp.DATAB
yin[7] => outTemp.DATAB
yin[8] => outTemp.DATAB
yin[9] => outTemp.DATAB
yin[10] => outTemp.DATAB
yin[11] => outTemp.DATAB
yin[12] => outTemp.DATAB
yin[13] => outTemp.DATAB
yin[14] => outTemp.DATAB
yin[15] => outTemp.DATAB
output[0] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
ctrl[0] => Equal0.IN1
ctrl[0] => Equal1.IN0
ctrl[0] => Equal2.IN1
ctrl[1] => Equal0.IN0
ctrl[1] => Equal1.IN1
ctrl[1] => Equal2.IN0


|ziggHard|ZHdata:c1|V2:c2
iclock => U1_fxs1outV[0]~reg0.CLK
iclock => U1_fxs1outV[1]~reg0.CLK
iclock => U1_fxs1outV[2]~reg0.CLK
iclock => U1_fxs1outV[3]~reg0.CLK
iclock => U1_fxs1outV[4]~reg0.CLK
iclock => U1_fxs1outV[5]~reg0.CLK
iclock => U1_fxs1outV[6]~reg0.CLK
iclock => U1_fxs1outV[7]~reg0.CLK
iclock => U1_fxs1outV[8]~reg0.CLK
iclock => U1_fxs1outV[9]~reg0.CLK
iclock => U1_fxs1outV[10]~reg0.CLK
iclock => U1_fxs1outV[11]~reg0.CLK
iclock => U1_fxs1outV[12]~reg0.CLK
iclock => U1_fxs1outV[13]~reg0.CLK
iclock => U1_fxs1outV[14]~reg0.CLK
iclock => U1_fxs1outV[15]~reg0.CLK
muxctrl[0] => mux18:c1.ctrl[0]
muxctrl[1] => mux18:c1.ctrl[1]
V2ctrl => U1_fxs1outV[0]~reg0.ENA
V2ctrl => U1_fxs1outV[1]~reg0.ENA
V2ctrl => U1_fxs1outV[2]~reg0.ENA
V2ctrl => U1_fxs1outV[3]~reg0.ENA
V2ctrl => U1_fxs1outV[4]~reg0.ENA
V2ctrl => U1_fxs1outV[5]~reg0.ENA
V2ctrl => U1_fxs1outV[6]~reg0.ENA
V2ctrl => U1_fxs1outV[7]~reg0.ENA
V2ctrl => U1_fxs1outV[8]~reg0.ENA
V2ctrl => U1_fxs1outV[9]~reg0.ENA
V2ctrl => U1_fxs1outV[10]~reg0.ENA
V2ctrl => U1_fxs1outV[11]~reg0.ENA
V2ctrl => U1_fxs1outV[12]~reg0.ENA
V2ctrl => U1_fxs1outV[13]~reg0.ENA
V2ctrl => U1_fxs1outV[14]~reg0.ENA
V2ctrl => U1_fxs1outV[15]~reg0.ENA
U1inV[0] => mux18:c1.U1in[0]
U1inV[1] => mux18:c1.U1in[1]
U1inV[2] => mux18:c1.U1in[2]
U1inV[3] => mux18:c1.U1in[3]
U1inV[4] => mux18:c1.U1in[4]
U1inV[5] => mux18:c1.U1in[5]
U1inV[6] => mux18:c1.U1in[6]
U1inV[7] => mux18:c1.U1in[7]
U1inV[8] => mux18:c1.U1in[8]
U1inV[9] => mux18:c1.U1in[9]
U1inV[10] => mux18:c1.U1in[10]
U1inV[11] => mux18:c1.U1in[11]
U1inV[12] => mux18:c1.U1in[12]
U1inV[13] => mux18:c1.U1in[13]
U1inV[14] => mux18:c1.U1in[14]
U1inV[15] => mux18:c1.U1in[15]
fxs1inV[0] => mux18:c1.fxs1in[0]
fxs1inV[1] => mux18:c1.fxs1in[1]
fxs1inV[2] => mux18:c1.fxs1in[2]
fxs1inV[3] => mux18:c1.fxs1in[3]
fxs1inV[4] => mux18:c1.fxs1in[4]
fxs1inV[5] => mux18:c1.fxs1in[5]
fxs1inV[6] => mux18:c1.fxs1in[6]
fxs1inV[7] => mux18:c1.fxs1in[7]
fxs1inV[8] => mux18:c1.fxs1in[8]
fxs1inV[9] => mux18:c1.fxs1in[9]
fxs1inV[10] => mux18:c1.fxs1in[10]
fxs1inV[11] => mux18:c1.fxs1in[11]
fxs1inV[12] => mux18:c1.fxs1in[12]
fxs1inV[13] => mux18:c1.fxs1in[13]
fxs1inV[14] => mux18:c1.fxs1in[14]
fxs1inV[15] => mux18:c1.fxs1in[15]
U1_fxs1outV[0] <= U1_fxs1outV[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
U1_fxs1outV[1] <= U1_fxs1outV[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
U1_fxs1outV[2] <= U1_fxs1outV[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
U1_fxs1outV[3] <= U1_fxs1outV[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
U1_fxs1outV[4] <= U1_fxs1outV[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
U1_fxs1outV[5] <= U1_fxs1outV[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
U1_fxs1outV[6] <= U1_fxs1outV[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
U1_fxs1outV[7] <= U1_fxs1outV[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
U1_fxs1outV[8] <= U1_fxs1outV[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
U1_fxs1outV[9] <= U1_fxs1outV[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
U1_fxs1outV[10] <= U1_fxs1outV[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
U1_fxs1outV[11] <= U1_fxs1outV[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
U1_fxs1outV[12] <= U1_fxs1outV[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
U1_fxs1outV[13] <= U1_fxs1outV[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
U1_fxs1outV[14] <= U1_fxs1outV[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
U1_fxs1outV[15] <= U1_fxs1outV[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ziggHard|ZHdata:c1|V2:c2|mux18:c1
U1in[0] => outTemp.DATAB
U1in[1] => outTemp.DATAB
U1in[2] => outTemp.DATAB
U1in[3] => outTemp.DATAB
U1in[4] => outTemp.DATAB
U1in[5] => outTemp.DATAB
U1in[6] => outTemp.DATAB
U1in[7] => outTemp.DATAB
U1in[8] => outTemp.DATAB
U1in[9] => outTemp.DATAB
U1in[10] => outTemp.DATAB
U1in[11] => outTemp.DATAB
U1in[12] => outTemp.DATAB
U1in[13] => outTemp.DATAB
U1in[14] => outTemp.DATAB
U1in[15] => outTemp.DATAB
fxs1in[0] => outTemp.DATAB
fxs1in[1] => outTemp.DATAB
fxs1in[2] => outTemp.DATAB
fxs1in[3] => outTemp.DATAB
fxs1in[4] => outTemp.DATAB
fxs1in[5] => outTemp.DATAB
fxs1in[6] => outTemp.DATAB
fxs1in[7] => outTemp.DATAB
fxs1in[8] => outTemp.DATAB
fxs1in[9] => outTemp.DATAB
fxs1in[10] => outTemp.DATAB
fxs1in[11] => outTemp.DATAB
fxs1in[12] => outTemp.DATAB
fxs1in[13] => outTemp.DATAB
fxs1in[14] => outTemp.DATAB
fxs1in[15] => outTemp.DATAB
output[0] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
ctrl[0] => Equal0.IN1
ctrl[0] => Equal1.IN0
ctrl[1] => Equal0.IN0
ctrl[1] => Equal1.IN1


|ziggHard|ZHdata:c1|V3:c3
iclock => i_ys1_fxoutV[0]~reg0.CLK
iclock => i_ys1_fxoutV[1]~reg0.CLK
iclock => i_ys1_fxoutV[2]~reg0.CLK
iclock => i_ys1_fxoutV[3]~reg0.CLK
iclock => i_ys1_fxoutV[4]~reg0.CLK
iclock => i_ys1_fxoutV[5]~reg0.CLK
iclock => i_ys1_fxoutV[6]~reg0.CLK
iclock => i_ys1_fxoutV[7]~reg0.CLK
iclock => i_ys1_fxoutV[8]~reg0.CLK
iclock => i_ys1_fxoutV[9]~reg0.CLK
iclock => i_ys1_fxoutV[10]~reg0.CLK
iclock => i_ys1_fxoutV[11]~reg0.CLK
iclock => i_ys1_fxoutV[12]~reg0.CLK
iclock => i_ys1_fxoutV[13]~reg0.CLK
iclock => i_ys1_fxoutV[14]~reg0.CLK
iclock => i_ys1_fxoutV[15]~reg0.CLK
muxctrl[0] => mux20:c1.ctrl[0]
muxctrl[1] => mux20:c1.ctrl[1]
V3ctrl => i_ys1_fxoutV[0]~reg0.ENA
V3ctrl => i_ys1_fxoutV[1]~reg0.ENA
V3ctrl => i_ys1_fxoutV[2]~reg0.ENA
V3ctrl => i_ys1_fxoutV[3]~reg0.ENA
V3ctrl => i_ys1_fxoutV[4]~reg0.ENA
V3ctrl => i_ys1_fxoutV[5]~reg0.ENA
V3ctrl => i_ys1_fxoutV[6]~reg0.ENA
V3ctrl => i_ys1_fxoutV[7]~reg0.ENA
V3ctrl => i_ys1_fxoutV[8]~reg0.ENA
V3ctrl => i_ys1_fxoutV[9]~reg0.ENA
V3ctrl => i_ys1_fxoutV[10]~reg0.ENA
V3ctrl => i_ys1_fxoutV[11]~reg0.ENA
V3ctrl => i_ys1_fxoutV[12]~reg0.ENA
V3ctrl => i_ys1_fxoutV[13]~reg0.ENA
V3ctrl => i_ys1_fxoutV[14]~reg0.ENA
V3ctrl => i_ys1_fxoutV[15]~reg0.ENA
iinV[0] => mux20:c1.iin[0]
iinV[1] => mux20:c1.iin[1]
iinV[2] => mux20:c1.iin[2]
iinV[3] => mux20:c1.iin[3]
iinV[4] => mux20:c1.iin[4]
iinV[5] => mux20:c1.iin[5]
iinV[6] => mux20:c1.iin[6]
iinV[7] => mux20:c1.iin[7]
iinV[8] => mux20:c1.iin[8]
iinV[9] => mux20:c1.iin[9]
iinV[10] => mux20:c1.iin[10]
iinV[11] => mux20:c1.iin[11]
iinV[12] => mux20:c1.iin[12]
iinV[13] => mux20:c1.iin[13]
iinV[14] => mux20:c1.iin[14]
iinV[15] => mux20:c1.iin[15]
ys1inV[0] => mux20:c1.ys1in[0]
ys1inV[1] => mux20:c1.ys1in[1]
ys1inV[2] => mux20:c1.ys1in[2]
ys1inV[3] => mux20:c1.ys1in[3]
ys1inV[4] => mux20:c1.ys1in[4]
ys1inV[5] => mux20:c1.ys1in[5]
ys1inV[6] => mux20:c1.ys1in[6]
ys1inV[7] => mux20:c1.ys1in[7]
ys1inV[8] => mux20:c1.ys1in[8]
ys1inV[9] => mux20:c1.ys1in[9]
ys1inV[10] => mux20:c1.ys1in[10]
ys1inV[11] => mux20:c1.ys1in[11]
ys1inV[12] => mux20:c1.ys1in[12]
ys1inV[13] => mux20:c1.ys1in[13]
ys1inV[14] => mux20:c1.ys1in[14]
ys1inV[15] => mux20:c1.ys1in[15]
fxinV[0] => mux20:c1.fxin[0]
fxinV[1] => mux20:c1.fxin[1]
fxinV[2] => mux20:c1.fxin[2]
fxinV[3] => mux20:c1.fxin[3]
fxinV[4] => mux20:c1.fxin[4]
fxinV[5] => mux20:c1.fxin[5]
fxinV[6] => mux20:c1.fxin[6]
fxinV[7] => mux20:c1.fxin[7]
fxinV[8] => mux20:c1.fxin[8]
fxinV[9] => mux20:c1.fxin[9]
fxinV[10] => mux20:c1.fxin[10]
fxinV[11] => mux20:c1.fxin[11]
fxinV[12] => mux20:c1.fxin[12]
fxinV[13] => mux20:c1.fxin[13]
fxinV[14] => mux20:c1.fxin[14]
fxinV[15] => mux20:c1.fxin[15]
i_ys1_fxoutV[0] <= i_ys1_fxoutV[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_ys1_fxoutV[1] <= i_ys1_fxoutV[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_ys1_fxoutV[2] <= i_ys1_fxoutV[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_ys1_fxoutV[3] <= i_ys1_fxoutV[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_ys1_fxoutV[4] <= i_ys1_fxoutV[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_ys1_fxoutV[5] <= i_ys1_fxoutV[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_ys1_fxoutV[6] <= i_ys1_fxoutV[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_ys1_fxoutV[7] <= i_ys1_fxoutV[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_ys1_fxoutV[8] <= i_ys1_fxoutV[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_ys1_fxoutV[9] <= i_ys1_fxoutV[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_ys1_fxoutV[10] <= i_ys1_fxoutV[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_ys1_fxoutV[11] <= i_ys1_fxoutV[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_ys1_fxoutV[12] <= i_ys1_fxoutV[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_ys1_fxoutV[13] <= i_ys1_fxoutV[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_ys1_fxoutV[14] <= i_ys1_fxoutV[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_ys1_fxoutV[15] <= i_ys1_fxoutV[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ziggHard|ZHdata:c1|V3:c3|mux20:c1
iin[0] => outTemp.DATAB
iin[1] => outTemp.DATAB
iin[2] => outTemp.DATAB
iin[3] => outTemp.DATAB
iin[4] => outTemp.DATAB
iin[5] => outTemp.DATAB
iin[6] => outTemp.DATAB
iin[7] => outTemp.DATAB
iin[8] => outTemp.DATAB
iin[9] => outTemp.DATAB
iin[10] => outTemp.DATAB
iin[11] => outTemp.DATAB
iin[12] => outTemp.DATAB
iin[13] => outTemp.DATAB
iin[14] => outTemp.DATAB
iin[15] => outTemp.DATAB
ys1in[0] => outTemp.DATAB
ys1in[1] => outTemp.DATAB
ys1in[2] => outTemp.DATAB
ys1in[3] => outTemp.DATAB
ys1in[4] => outTemp.DATAB
ys1in[5] => outTemp.DATAB
ys1in[6] => outTemp.DATAB
ys1in[7] => outTemp.DATAB
ys1in[8] => outTemp.DATAB
ys1in[9] => outTemp.DATAB
ys1in[10] => outTemp.DATAB
ys1in[11] => outTemp.DATAB
ys1in[12] => outTemp.DATAB
ys1in[13] => outTemp.DATAB
ys1in[14] => outTemp.DATAB
ys1in[15] => outTemp.DATAB
fxin[0] => outTemp.DATAB
fxin[1] => outTemp.DATAB
fxin[2] => outTemp.DATAB
fxin[3] => outTemp.DATAB
fxin[4] => outTemp.DATAB
fxin[5] => outTemp.DATAB
fxin[6] => outTemp.DATAB
fxin[7] => outTemp.DATAB
fxin[8] => outTemp.DATAB
fxin[9] => outTemp.DATAB
fxin[10] => outTemp.DATAB
fxin[11] => outTemp.DATAB
fxin[12] => outTemp.DATAB
fxin[13] => outTemp.DATAB
fxin[14] => outTemp.DATAB
fxin[15] => outTemp.DATAB
output[0] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
ctrl[0] => Equal0.IN1
ctrl[0] => Equal1.IN0
ctrl[0] => Equal2.IN1
ctrl[1] => Equal0.IN0
ctrl[1] => Equal1.IN1
ctrl[1] => Equal2.IN0


|ziggHard|ZHdata:c1|V4:c4
iclock => U1A_xusqoutV[0]~reg0.CLK
iclock => U1A_xusqoutV[1]~reg0.CLK
iclock => U1A_xusqoutV[2]~reg0.CLK
iclock => U1A_xusqoutV[3]~reg0.CLK
iclock => U1A_xusqoutV[4]~reg0.CLK
iclock => U1A_xusqoutV[5]~reg0.CLK
iclock => U1A_xusqoutV[6]~reg0.CLK
iclock => U1A_xusqoutV[7]~reg0.CLK
iclock => U1A_xusqoutV[8]~reg0.CLK
iclock => U1A_xusqoutV[9]~reg0.CLK
iclock => U1A_xusqoutV[10]~reg0.CLK
iclock => U1A_xusqoutV[11]~reg0.CLK
iclock => U1A_xusqoutV[12]~reg0.CLK
iclock => U1A_xusqoutV[13]~reg0.CLK
iclock => U1A_xusqoutV[14]~reg0.CLK
iclock => U1A_xusqoutV[15]~reg0.CLK
muxctrl[0] => mux22:c1.ctrl[0]
muxctrl[1] => mux22:c1.ctrl[1]
V4ctrl => U1A_xusqoutV[0]~reg0.ENA
V4ctrl => U1A_xusqoutV[1]~reg0.ENA
V4ctrl => U1A_xusqoutV[2]~reg0.ENA
V4ctrl => U1A_xusqoutV[3]~reg0.ENA
V4ctrl => U1A_xusqoutV[4]~reg0.ENA
V4ctrl => U1A_xusqoutV[5]~reg0.ENA
V4ctrl => U1A_xusqoutV[6]~reg0.ENA
V4ctrl => U1A_xusqoutV[7]~reg0.ENA
V4ctrl => U1A_xusqoutV[8]~reg0.ENA
V4ctrl => U1A_xusqoutV[9]~reg0.ENA
V4ctrl => U1A_xusqoutV[10]~reg0.ENA
V4ctrl => U1A_xusqoutV[11]~reg0.ENA
V4ctrl => U1A_xusqoutV[12]~reg0.ENA
V4ctrl => U1A_xusqoutV[13]~reg0.ENA
V4ctrl => U1A_xusqoutV[14]~reg0.ENA
V4ctrl => U1A_xusqoutV[15]~reg0.ENA
U1AinV[0] => mux22:c1.U1Ain[0]
U1AinV[1] => mux22:c1.U1Ain[1]
U1AinV[2] => mux22:c1.U1Ain[2]
U1AinV[3] => mux22:c1.U1Ain[3]
U1AinV[4] => mux22:c1.U1Ain[4]
U1AinV[5] => mux22:c1.U1Ain[5]
U1AinV[6] => mux22:c1.U1Ain[6]
U1AinV[7] => mux22:c1.U1Ain[7]
U1AinV[8] => mux22:c1.U1Ain[8]
U1AinV[9] => mux22:c1.U1Ain[9]
U1AinV[10] => mux22:c1.U1Ain[10]
U1AinV[11] => mux22:c1.U1Ain[11]
U1AinV[12] => mux22:c1.U1Ain[12]
U1AinV[13] => mux22:c1.U1Ain[13]
U1AinV[14] => mux22:c1.U1Ain[14]
U1AinV[15] => mux22:c1.U1Ain[15]
xusqinV[0] => mux22:c1.xusqin[0]
xusqinV[1] => mux22:c1.xusqin[1]
xusqinV[2] => mux22:c1.xusqin[2]
xusqinV[3] => mux22:c1.xusqin[3]
xusqinV[4] => mux22:c1.xusqin[4]
xusqinV[5] => mux22:c1.xusqin[5]
xusqinV[6] => mux22:c1.xusqin[6]
xusqinV[7] => mux22:c1.xusqin[7]
xusqinV[8] => mux22:c1.xusqin[8]
xusqinV[9] => mux22:c1.xusqin[9]
xusqinV[10] => mux22:c1.xusqin[10]
xusqinV[11] => mux22:c1.xusqin[11]
xusqinV[12] => mux22:c1.xusqin[12]
xusqinV[13] => mux22:c1.xusqin[13]
xusqinV[14] => mux22:c1.xusqin[14]
xusqinV[15] => mux22:c1.xusqin[15]
U1A_xusqoutV[0] <= U1A_xusqoutV[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
U1A_xusqoutV[1] <= U1A_xusqoutV[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
U1A_xusqoutV[2] <= U1A_xusqoutV[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
U1A_xusqoutV[3] <= U1A_xusqoutV[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
U1A_xusqoutV[4] <= U1A_xusqoutV[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
U1A_xusqoutV[5] <= U1A_xusqoutV[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
U1A_xusqoutV[6] <= U1A_xusqoutV[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
U1A_xusqoutV[7] <= U1A_xusqoutV[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
U1A_xusqoutV[8] <= U1A_xusqoutV[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
U1A_xusqoutV[9] <= U1A_xusqoutV[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
U1A_xusqoutV[10] <= U1A_xusqoutV[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
U1A_xusqoutV[11] <= U1A_xusqoutV[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
U1A_xusqoutV[12] <= U1A_xusqoutV[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
U1A_xusqoutV[13] <= U1A_xusqoutV[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
U1A_xusqoutV[14] <= U1A_xusqoutV[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
U1A_xusqoutV[15] <= U1A_xusqoutV[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ziggHard|ZHdata:c1|V4:c4|mux22:c1
U1Ain[0] => outTemp.DATAB
U1Ain[1] => outTemp.DATAB
U1Ain[2] => outTemp.DATAB
U1Ain[3] => outTemp.DATAB
U1Ain[4] => outTemp.DATAB
U1Ain[5] => outTemp.DATAB
U1Ain[6] => outTemp.DATAB
U1Ain[7] => outTemp.DATAB
U1Ain[8] => outTemp.DATAB
U1Ain[9] => outTemp.DATAB
U1Ain[10] => outTemp.DATAB
U1Ain[11] => outTemp.DATAB
U1Ain[12] => outTemp.DATAB
U1Ain[13] => outTemp.DATAB
U1Ain[14] => outTemp.DATAB
U1Ain[15] => outTemp.DATAB
xusqin[0] => outTemp.DATAB
xusqin[1] => outTemp.DATAB
xusqin[2] => outTemp.DATAB
xusqin[3] => outTemp.DATAB
xusqin[4] => outTemp.DATAB
xusqin[5] => outTemp.DATAB
xusqin[6] => outTemp.DATAB
xusqin[7] => outTemp.DATAB
xusqin[8] => outTemp.DATAB
xusqin[9] => outTemp.DATAB
xusqin[10] => outTemp.DATAB
xusqin[11] => outTemp.DATAB
xusqin[12] => outTemp.DATAB
xusqin[13] => outTemp.DATAB
xusqin[14] => outTemp.DATAB
xusqin[15] => outTemp.DATAB
output[0] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
ctrl[0] => Equal0.IN1
ctrl[0] => Equal1.IN0
ctrl[1] => Equal0.IN0
ctrl[1] => Equal1.IN1


|ziggHard|ZHdata:c1|LFSR_33:c5
CLK => shift_register[0].CLK
CLK => shift_register[1].CLK
CLK => shift_register[2].CLK
CLK => shift_register[3].CLK
CLK => shift_register[4].CLK
CLK => shift_register[5].CLK
CLK => shift_register[6].CLK
CLK => shift_register[7].CLK
CLK => shift_register[8].CLK
CLK => shift_register[9].CLK
CLK => shift_register[10].CLK
CLK => shift_register[11].CLK
CLK => shift_register[12].CLK
CLK => shift_register[13].CLK
CLK => shift_register[14].CLK
CLK => shift_register[15].CLK
CLK => shift_register[16].CLK
CLK => shift_register[17].CLK
CLK => shift_register[18].CLK
CLK => shift_register[19].CLK
CLK => shift_register[20].CLK
CLK => shift_register[21].CLK
CLK => shift_register[22].CLK
CLK => shift_register[23].CLK
CLK => shift_register[24].CLK
CLK => shift_register[25].CLK
CLK => shift_register[26].CLK
CLK => shift_register[27].CLK
CLK => shift_register[28].CLK
CLK => shift_register[29].CLK
CLK => shift_register[30].CLK
CLK => shift_register[31].CLK
CLK => shift_register[32].CLK
CLK => clk2.CLK
OUTPUT[0] <= shift_register[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= shift_register[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= shift_register[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= shift_register[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= shift_register[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= shift_register[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= shift_register[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= shift_register[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= shift_register[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= shift_register[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= shift_register[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= shift_register[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= shift_register[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= shift_register[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= shift_register[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= shift_register[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= shift_register[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= shift_register[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= shift_register[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= shift_register[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= shift_register[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= shift_register[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= shift_register[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= shift_register[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= shift_register[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= shift_register[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= shift_register[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= shift_register[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= shift_register[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= shift_register[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= shift_register[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= shift_register[31].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[32] <= shift_register[32].DB_MAX_OUTPUT_PORT_TYPE


|ziggHard|ZHdata:c1|zighardLUT:c6
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
clock => altsyncram:altsyncram_component.clock0
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
data_a[8] => altsyncram:altsyncram_component.data_a[8]
data_a[9] => altsyncram:altsyncram_component.data_a[9]
data_a[10] => altsyncram:altsyncram_component.data_a[10]
data_a[11] => altsyncram:altsyncram_component.data_a[11]
data_a[12] => altsyncram:altsyncram_component.data_a[12]
data_a[13] => altsyncram:altsyncram_component.data_a[13]
data_a[14] => altsyncram:altsyncram_component.data_a[14]
data_a[15] => altsyncram:altsyncram_component.data_a[15]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
data_b[8] => altsyncram:altsyncram_component.data_b[8]
data_b[9] => altsyncram:altsyncram_component.data_b[9]
data_b[10] => altsyncram:altsyncram_component.data_b[10]
data_b[11] => altsyncram:altsyncram_component.data_b[11]
data_b[12] => altsyncram:altsyncram_component.data_b[12]
data_b[13] => altsyncram:altsyncram_component.data_b[13]
data_b[14] => altsyncram:altsyncram_component.data_b[14]
data_b[15] => altsyncram:altsyncram_component.data_b[15]
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_a[8] <= altsyncram:altsyncram_component.q_a[8]
q_a[9] <= altsyncram:altsyncram_component.q_a[9]
q_a[10] <= altsyncram:altsyncram_component.q_a[10]
q_a[11] <= altsyncram:altsyncram_component.q_a[11]
q_a[12] <= altsyncram:altsyncram_component.q_a[12]
q_a[13] <= altsyncram:altsyncram_component.q_a[13]
q_a[14] <= altsyncram:altsyncram_component.q_a[14]
q_a[15] <= altsyncram:altsyncram_component.q_a[15]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]
q_b[8] <= altsyncram:altsyncram_component.q_b[8]
q_b[9] <= altsyncram:altsyncram_component.q_b[9]
q_b[10] <= altsyncram:altsyncram_component.q_b[10]
q_b[11] <= altsyncram:altsyncram_component.q_b[11]
q_b[12] <= altsyncram:altsyncram_component.q_b[12]
q_b[13] <= altsyncram:altsyncram_component.q_b[13]
q_b[14] <= altsyncram:altsyncram_component.q_b[14]
q_b[15] <= altsyncram:altsyncram_component.q_b[15]


|ziggHard|ZHdata:c1|zighardLUT:c6|altsyncram:altsyncram_component
wren_a => altsyncram_s1u3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_s1u3:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_s1u3:auto_generated.data_a[0]
data_a[1] => altsyncram_s1u3:auto_generated.data_a[1]
data_a[2] => altsyncram_s1u3:auto_generated.data_a[2]
data_a[3] => altsyncram_s1u3:auto_generated.data_a[3]
data_a[4] => altsyncram_s1u3:auto_generated.data_a[4]
data_a[5] => altsyncram_s1u3:auto_generated.data_a[5]
data_a[6] => altsyncram_s1u3:auto_generated.data_a[6]
data_a[7] => altsyncram_s1u3:auto_generated.data_a[7]
data_a[8] => altsyncram_s1u3:auto_generated.data_a[8]
data_a[9] => altsyncram_s1u3:auto_generated.data_a[9]
data_a[10] => altsyncram_s1u3:auto_generated.data_a[10]
data_a[11] => altsyncram_s1u3:auto_generated.data_a[11]
data_a[12] => altsyncram_s1u3:auto_generated.data_a[12]
data_a[13] => altsyncram_s1u3:auto_generated.data_a[13]
data_a[14] => altsyncram_s1u3:auto_generated.data_a[14]
data_a[15] => altsyncram_s1u3:auto_generated.data_a[15]
data_b[0] => altsyncram_s1u3:auto_generated.data_b[0]
data_b[1] => altsyncram_s1u3:auto_generated.data_b[1]
data_b[2] => altsyncram_s1u3:auto_generated.data_b[2]
data_b[3] => altsyncram_s1u3:auto_generated.data_b[3]
data_b[4] => altsyncram_s1u3:auto_generated.data_b[4]
data_b[5] => altsyncram_s1u3:auto_generated.data_b[5]
data_b[6] => altsyncram_s1u3:auto_generated.data_b[6]
data_b[7] => altsyncram_s1u3:auto_generated.data_b[7]
data_b[8] => altsyncram_s1u3:auto_generated.data_b[8]
data_b[9] => altsyncram_s1u3:auto_generated.data_b[9]
data_b[10] => altsyncram_s1u3:auto_generated.data_b[10]
data_b[11] => altsyncram_s1u3:auto_generated.data_b[11]
data_b[12] => altsyncram_s1u3:auto_generated.data_b[12]
data_b[13] => altsyncram_s1u3:auto_generated.data_b[13]
data_b[14] => altsyncram_s1u3:auto_generated.data_b[14]
data_b[15] => altsyncram_s1u3:auto_generated.data_b[15]
address_a[0] => altsyncram_s1u3:auto_generated.address_a[0]
address_a[1] => altsyncram_s1u3:auto_generated.address_a[1]
address_a[2] => altsyncram_s1u3:auto_generated.address_a[2]
address_a[3] => altsyncram_s1u3:auto_generated.address_a[3]
address_a[4] => altsyncram_s1u3:auto_generated.address_a[4]
address_a[5] => altsyncram_s1u3:auto_generated.address_a[5]
address_a[6] => altsyncram_s1u3:auto_generated.address_a[6]
address_a[7] => altsyncram_s1u3:auto_generated.address_a[7]
address_b[0] => altsyncram_s1u3:auto_generated.address_b[0]
address_b[1] => altsyncram_s1u3:auto_generated.address_b[1]
address_b[2] => altsyncram_s1u3:auto_generated.address_b[2]
address_b[3] => altsyncram_s1u3:auto_generated.address_b[3]
address_b[4] => altsyncram_s1u3:auto_generated.address_b[4]
address_b[5] => altsyncram_s1u3:auto_generated.address_b[5]
address_b[6] => altsyncram_s1u3:auto_generated.address_b[6]
address_b[7] => altsyncram_s1u3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_s1u3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_s1u3:auto_generated.q_a[0]
q_a[1] <= altsyncram_s1u3:auto_generated.q_a[1]
q_a[2] <= altsyncram_s1u3:auto_generated.q_a[2]
q_a[3] <= altsyncram_s1u3:auto_generated.q_a[3]
q_a[4] <= altsyncram_s1u3:auto_generated.q_a[4]
q_a[5] <= altsyncram_s1u3:auto_generated.q_a[5]
q_a[6] <= altsyncram_s1u3:auto_generated.q_a[6]
q_a[7] <= altsyncram_s1u3:auto_generated.q_a[7]
q_a[8] <= altsyncram_s1u3:auto_generated.q_a[8]
q_a[9] <= altsyncram_s1u3:auto_generated.q_a[9]
q_a[10] <= altsyncram_s1u3:auto_generated.q_a[10]
q_a[11] <= altsyncram_s1u3:auto_generated.q_a[11]
q_a[12] <= altsyncram_s1u3:auto_generated.q_a[12]
q_a[13] <= altsyncram_s1u3:auto_generated.q_a[13]
q_a[14] <= altsyncram_s1u3:auto_generated.q_a[14]
q_a[15] <= altsyncram_s1u3:auto_generated.q_a[15]
q_b[0] <= altsyncram_s1u3:auto_generated.q_b[0]
q_b[1] <= altsyncram_s1u3:auto_generated.q_b[1]
q_b[2] <= altsyncram_s1u3:auto_generated.q_b[2]
q_b[3] <= altsyncram_s1u3:auto_generated.q_b[3]
q_b[4] <= altsyncram_s1u3:auto_generated.q_b[4]
q_b[5] <= altsyncram_s1u3:auto_generated.q_b[5]
q_b[6] <= altsyncram_s1u3:auto_generated.q_b[6]
q_b[7] <= altsyncram_s1u3:auto_generated.q_b[7]
q_b[8] <= altsyncram_s1u3:auto_generated.q_b[8]
q_b[9] <= altsyncram_s1u3:auto_generated.q_b[9]
q_b[10] <= altsyncram_s1u3:auto_generated.q_b[10]
q_b[11] <= altsyncram_s1u3:auto_generated.q_b[11]
q_b[12] <= altsyncram_s1u3:auto_generated.q_b[12]
q_b[13] <= altsyncram_s1u3:auto_generated.q_b[13]
q_b[14] <= altsyncram_s1u3:auto_generated.q_b[14]
q_b[15] <= altsyncram_s1u3:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ziggHard|ZHdata:c1|zighardLUT:c6|altsyncram:altsyncram_component|altsyncram_s1u3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE


|ziggHard|ZHdata:c1|mult1:c7
iclock => ~NO_FANOUT~
muxctrl[0] => Mux1:c1.ctrl[0]
muxctrl[0] => mux2:c2.ctrl[0]
muxctrl[1] => Mux1:c1.ctrl[1]
muxctrl[1] => mux2:c2.ctrl[1]
Ain[0] => Mux1:c1.Ain[0]
Ain[1] => Mux1:c1.Ain[1]
Ain[2] => Mux1:c1.Ain[2]
Ain[3] => Mux1:c1.Ain[3]
Ain[4] => Mux1:c1.Ain[4]
Ain[5] => Mux1:c1.Ain[5]
Ain[6] => Mux1:c1.Ain[6]
Ain[7] => Mux1:c1.Ain[7]
Ain[8] => Mux1:c1.Ain[8]
Ain[9] => Mux1:c1.Ain[9]
Ain[10] => Mux1:c1.Ain[10]
Ain[11] => Mux1:c1.Ain[11]
Ain[12] => Mux1:c1.Ain[12]
Ain[13] => Mux1:c1.Ain[13]
Ain[14] => Mux1:c1.Ain[14]
Ain[15] => Mux1:c1.Ain[15]
YmmYin[0] => Mux1:c1.YmmYin[0]
YmmYin[1] => Mux1:c1.YmmYin[1]
YmmYin[2] => Mux1:c1.YmmYin[2]
YmmYin[3] => Mux1:c1.YmmYin[3]
YmmYin[4] => Mux1:c1.YmmYin[4]
YmmYin[5] => Mux1:c1.YmmYin[5]
YmmYin[6] => Mux1:c1.YmmYin[6]
YmmYin[7] => Mux1:c1.YmmYin[7]
YmmYin[8] => Mux1:c1.YmmYin[8]
YmmYin[9] => Mux1:c1.YmmYin[9]
YmmYin[10] => Mux1:c1.YmmYin[10]
YmmYin[11] => Mux1:c1.YmmYin[11]
YmmYin[12] => Mux1:c1.YmmYin[12]
YmmYin[13] => Mux1:c1.YmmYin[13]
YmmYin[14] => Mux1:c1.YmmYin[14]
YmmYin[15] => Mux1:c1.YmmYin[15]
U1in[0] => mux2:c2.U1in[0]
U1in[1] => mux2:c2.U1in[1]
U1in[2] => mux2:c2.U1in[2]
U1in[3] => mux2:c2.U1in[3]
U1in[4] => mux2:c2.U1in[4]
U1in[5] => mux2:c2.U1in[5]
U1in[6] => mux2:c2.U1in[6]
U1in[7] => mux2:c2.U1in[7]
U1in[8] => mux2:c2.U1in[8]
U1in[9] => mux2:c2.U1in[9]
U1in[10] => mux2:c2.U1in[10]
U1in[11] => mux2:c2.U1in[11]
U1in[12] => mux2:c2.U1in[12]
U1in[13] => mux2:c2.U1in[13]
U1in[14] => mux2:c2.U1in[14]
U1in[15] => mux2:c2.U1in[15]
U1A_YS1out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
U1A_YS1out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
U1A_YS1out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
U1A_YS1out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
U1A_YS1out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
U1A_YS1out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
U1A_YS1out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
U1A_YS1out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
U1A_YS1out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
U1A_YS1out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
U1A_YS1out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
U1A_YS1out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
U1A_YS1out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
U1A_YS1out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
U1A_YS1out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
U1A_YS1out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|ziggHard|ZHdata:c1|mult1:c7|Mux1:c1
Ain[0] => outTemp.DATAB
Ain[1] => outTemp.DATAB
Ain[2] => outTemp.DATAB
Ain[3] => outTemp.DATAB
Ain[4] => outTemp.DATAB
Ain[5] => outTemp.DATAB
Ain[6] => outTemp.DATAB
Ain[7] => outTemp.DATAB
Ain[8] => outTemp.DATAB
Ain[9] => outTemp.DATAB
Ain[10] => outTemp.DATAB
Ain[11] => outTemp.DATAB
Ain[12] => outTemp.DATAB
Ain[13] => outTemp.DATAB
Ain[14] => outTemp.DATAB
Ain[15] => outTemp.DATAB
YmmYin[0] => outTemp.DATAB
YmmYin[1] => outTemp.DATAB
YmmYin[2] => outTemp.DATAB
YmmYin[3] => outTemp.DATAB
YmmYin[4] => outTemp.DATAB
YmmYin[5] => outTemp.DATAB
YmmYin[6] => outTemp.DATAB
YmmYin[7] => outTemp.DATAB
YmmYin[8] => outTemp.DATAB
YmmYin[9] => outTemp.DATAB
YmmYin[10] => outTemp.DATAB
YmmYin[11] => outTemp.DATAB
YmmYin[12] => outTemp.DATAB
YmmYin[13] => outTemp.DATAB
YmmYin[14] => outTemp.DATAB
YmmYin[15] => outTemp.DATAB
output[0] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
ctrl[0] => Equal0.IN1
ctrl[0] => Equal1.IN0
ctrl[1] => Equal0.IN0
ctrl[1] => Equal1.IN1


|ziggHard|ZHdata:c1|mult1:c7|mux2:c2
U1in[0] => outTemp.DATAB
U1in[0] => outTemp.DATAB
U1in[1] => outTemp.DATAB
U1in[1] => outTemp.DATAB
U1in[2] => outTemp.DATAB
U1in[2] => outTemp.DATAB
U1in[3] => outTemp.DATAB
U1in[3] => outTemp.DATAB
U1in[4] => outTemp.DATAB
U1in[4] => outTemp.DATAB
U1in[5] => outTemp.DATAB
U1in[5] => outTemp.DATAB
U1in[6] => outTemp.DATAB
U1in[6] => outTemp.DATAB
U1in[7] => outTemp.DATAB
U1in[7] => outTemp.DATAB
U1in[8] => outTemp.DATAB
U1in[8] => outTemp.DATAB
U1in[9] => outTemp.DATAB
U1in[9] => outTemp.DATAB
U1in[10] => outTemp.DATAB
U1in[10] => outTemp.DATAB
U1in[11] => outTemp.DATAB
U1in[11] => outTemp.DATAB
U1in[12] => outTemp.DATAB
U1in[12] => outTemp.DATAB
U1in[13] => outTemp.DATAB
U1in[13] => outTemp.DATAB
U1in[14] => outTemp.DATAB
U1in[14] => outTemp.DATAB
U1in[15] => outTemp.DATAB
U1in[15] => outTemp.DATAB
output[0] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
ctrl[0] => Equal0.IN1
ctrl[0] => Equal1.IN0
ctrl[1] => Equal0.IN0
ctrl[1] => Equal1.IN1


|ziggHard|ZHdata:c1|mult2:c8
iclock => ~NO_FANOUT~
muxctrl[0] => mux4:c1.ctrl[0]
muxctrl[0] => mux5:c2.ctrl[0]
muxctrl[1] => mux4:c1.ctrl[1]
muxctrl[1] => mux5:c2.ctrl[1]
xiin[0] => mux4:c1.Xiin[0]
xiin[1] => mux4:c1.Xiin[1]
xiin[2] => mux4:c1.Xiin[2]
xiin[3] => mux4:c1.Xiin[3]
xiin[4] => mux4:c1.Xiin[4]
xiin[5] => mux4:c1.Xiin[5]
xiin[6] => mux4:c1.Xiin[6]
xiin[7] => mux4:c1.Xiin[7]
xiin[8] => mux4:c1.Xiin[8]
xiin[9] => mux4:c1.Xiin[9]
xiin[10] => mux4:c1.Xiin[10]
xiin[11] => mux4:c1.Xiin[11]
xiin[12] => mux4:c1.Xiin[12]
xiin[13] => mux4:c1.Xiin[13]
xiin[14] => mux4:c1.Xiin[14]
xiin[15] => mux4:c1.Xiin[15]
xusqin[0] => mux4:c1.xusqin[0]
xusqin[1] => mux4:c1.xusqin[1]
xusqin[2] => mux4:c1.xusqin[2]
xusqin[3] => mux4:c1.xusqin[3]
xusqin[4] => mux4:c1.xusqin[4]
xusqin[5] => mux4:c1.xusqin[5]
xusqin[6] => mux4:c1.xusqin[6]
xusqin[7] => mux4:c1.xusqin[7]
xusqin[8] => mux4:c1.xusqin[8]
xusqin[9] => mux4:c1.xusqin[9]
xusqin[10] => mux4:c1.xusqin[10]
xusqin[11] => mux4:c1.xusqin[11]
xusqin[12] => mux4:c1.xusqin[12]
xusqin[13] => mux4:c1.xusqin[13]
xusqin[14] => mux4:c1.xusqin[14]
xusqin[15] => mux4:c1.xusqin[15]
Xuin[0] => mux4:c1.Xuin[0]
Xuin[0] => mux5:c2.Xuin[0]
Xuin[1] => mux4:c1.Xuin[1]
Xuin[1] => mux5:c2.Xuin[1]
Xuin[2] => mux4:c1.Xuin[2]
Xuin[2] => mux5:c2.Xuin[2]
Xuin[3] => mux4:c1.Xuin[3]
Xuin[3] => mux5:c2.Xuin[3]
Xuin[4] => mux4:c1.Xuin[4]
Xuin[4] => mux5:c2.Xuin[4]
Xuin[5] => mux4:c1.Xuin[5]
Xuin[5] => mux5:c2.Xuin[5]
Xuin[6] => mux4:c1.Xuin[6]
Xuin[6] => mux5:c2.Xuin[6]
Xuin[7] => mux4:c1.Xuin[7]
Xuin[7] => mux5:c2.Xuin[7]
Xuin[8] => mux4:c1.Xuin[8]
Xuin[8] => mux5:c2.Xuin[8]
Xuin[9] => mux4:c1.Xuin[9]
Xuin[9] => mux5:c2.Xuin[9]
Xuin[10] => mux4:c1.Xuin[10]
Xuin[10] => mux5:c2.Xuin[10]
Xuin[11] => mux4:c1.Xuin[11]
Xuin[11] => mux5:c2.Xuin[11]
Xuin[12] => mux4:c1.Xuin[12]
Xuin[12] => mux5:c2.Xuin[12]
Xuin[13] => mux4:c1.Xuin[13]
Xuin[13] => mux5:c2.Xuin[13]
Xuin[14] => mux4:c1.Xuin[14]
Xuin[14] => mux5:c2.Xuin[14]
Xuin[15] => mux4:c1.Xuin[15]
Xuin[15] => mux5:c2.Xuin[15]
U0in[0] => mux5:c2.U0in[0]
U0in[1] => mux5:c2.U0in[1]
U0in[2] => mux5:c2.U0in[2]
U0in[3] => mux5:c2.U0in[3]
U0in[4] => mux5:c2.U0in[4]
U0in[5] => mux5:c2.U0in[5]
U0in[6] => mux5:c2.U0in[6]
U0in[7] => mux5:c2.U0in[7]
U0in[8] => mux5:c2.U0in[8]
U0in[9] => mux5:c2.U0in[9]
U0in[10] => mux5:c2.U0in[10]
U0in[11] => mux5:c2.U0in[11]
U0in[12] => mux5:c2.U0in[12]
U0in[13] => mux5:c2.U0in[13]
U0in[14] => mux5:c2.U0in[14]
U0in[15] => mux5:c2.U0in[15]
GRADin[0] => mux5:c2.GRADin[0]
GRADin[1] => mux5:c2.GRADin[1]
GRADin[2] => mux5:c2.GRADin[2]
GRADin[3] => mux5:c2.GRADin[3]
GRADin[4] => mux5:c2.GRADin[4]
GRADin[5] => mux5:c2.GRADin[5]
GRADin[6] => mux5:c2.GRADin[6]
GRADin[7] => mux5:c2.GRADin[7]
GRADin[8] => mux5:c2.GRADin[8]
GRADin[9] => mux5:c2.GRADin[9]
GRADin[10] => mux5:c2.GRADin[10]
GRADin[11] => mux5:c2.GRADin[11]
GRADin[12] => mux5:c2.GRADin[12]
GRADin[13] => mux5:c2.GRADin[13]
GRADin[14] => mux5:c2.GRADin[14]
GRADin[15] => mux5:c2.GRADin[15]
xu_fxs1_xusqout[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
xu_fxs1_xusqout[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
xu_fxs1_xusqout[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
xu_fxs1_xusqout[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
xu_fxs1_xusqout[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
xu_fxs1_xusqout[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
xu_fxs1_xusqout[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
xu_fxs1_xusqout[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
xu_fxs1_xusqout[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
xu_fxs1_xusqout[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
xu_fxs1_xusqout[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
xu_fxs1_xusqout[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
xu_fxs1_xusqout[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
xu_fxs1_xusqout[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
xu_fxs1_xusqout[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
xu_fxs1_xusqout[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|ziggHard|ZHdata:c1|mult2:c8|mux4:c1
Xiin[0] => outTemp.DATAB
Xiin[1] => outTemp.DATAB
Xiin[2] => outTemp.DATAB
Xiin[3] => outTemp.DATAB
Xiin[4] => outTemp.DATAB
Xiin[5] => outTemp.DATAB
Xiin[6] => outTemp.DATAB
Xiin[7] => outTemp.DATAB
Xiin[8] => outTemp.DATAB
Xiin[9] => outTemp.DATAB
Xiin[10] => outTemp.DATAB
Xiin[11] => outTemp.DATAB
Xiin[12] => outTemp.DATAB
Xiin[13] => outTemp.DATAB
Xiin[14] => outTemp.DATAB
Xiin[15] => outTemp.DATAB
xusqin[0] => outTemp.DATAB
xusqin[1] => outTemp.DATAB
xusqin[2] => outTemp.DATAB
xusqin[3] => outTemp.DATAB
xusqin[4] => outTemp.DATAB
xusqin[5] => outTemp.DATAB
xusqin[6] => outTemp.DATAB
xusqin[7] => outTemp.DATAB
xusqin[8] => outTemp.DATAB
xusqin[9] => outTemp.DATAB
xusqin[10] => outTemp.DATAB
xusqin[11] => outTemp.DATAB
xusqin[12] => outTemp.DATAB
xusqin[13] => outTemp.DATAB
xusqin[14] => outTemp.DATAB
xusqin[15] => outTemp.DATAB
Xuin[0] => outTemp.DATAB
Xuin[1] => outTemp.DATAB
Xuin[2] => outTemp.DATAB
Xuin[3] => outTemp.DATAB
Xuin[4] => outTemp.DATAB
Xuin[5] => outTemp.DATAB
Xuin[6] => outTemp.DATAB
Xuin[7] => outTemp.DATAB
Xuin[8] => outTemp.DATAB
Xuin[9] => outTemp.DATAB
Xuin[10] => outTemp.DATAB
Xuin[11] => outTemp.DATAB
Xuin[12] => outTemp.DATAB
Xuin[13] => outTemp.DATAB
Xuin[14] => outTemp.DATAB
Xuin[15] => outTemp.DATAB
output[0] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
ctrl[0] => Equal0.IN1
ctrl[0] => Equal1.IN0
ctrl[0] => Equal2.IN1
ctrl[1] => Equal0.IN0
ctrl[1] => Equal1.IN1
ctrl[1] => Equal2.IN0


|ziggHard|ZHdata:c1|mult2:c8|mux5:c2
U0in[0] => outTemp.DATAB
U0in[1] => outTemp.DATAB
U0in[2] => outTemp.DATAB
U0in[3] => outTemp.DATAB
U0in[4] => outTemp.DATAB
U0in[5] => outTemp.DATAB
U0in[6] => outTemp.DATAB
U0in[7] => outTemp.DATAB
U0in[8] => outTemp.DATAB
U0in[9] => outTemp.DATAB
U0in[10] => outTemp.DATAB
U0in[11] => outTemp.DATAB
U0in[12] => outTemp.DATAB
U0in[13] => outTemp.DATAB
U0in[14] => outTemp.DATAB
U0in[15] => outTemp.DATAB
GRADin[0] => outTemp.DATAB
GRADin[1] => outTemp.DATAB
GRADin[2] => outTemp.DATAB
GRADin[3] => outTemp.DATAB
GRADin[4] => outTemp.DATAB
GRADin[5] => outTemp.DATAB
GRADin[6] => outTemp.DATAB
GRADin[7] => outTemp.DATAB
GRADin[8] => outTemp.DATAB
GRADin[9] => outTemp.DATAB
GRADin[10] => outTemp.DATAB
GRADin[11] => outTemp.DATAB
GRADin[12] => outTemp.DATAB
GRADin[13] => outTemp.DATAB
GRADin[14] => outTemp.DATAB
GRADin[15] => outTemp.DATAB
Xuin[0] => outTemp.DATAB
Xuin[1] => outTemp.DATAB
Xuin[2] => outTemp.DATAB
Xuin[3] => outTemp.DATAB
Xuin[4] => outTemp.DATAB
Xuin[5] => outTemp.DATAB
Xuin[6] => outTemp.DATAB
Xuin[7] => outTemp.DATAB
Xuin[8] => outTemp.DATAB
Xuin[9] => outTemp.DATAB
Xuin[10] => outTemp.DATAB
Xuin[11] => outTemp.DATAB
Xuin[12] => outTemp.DATAB
Xuin[13] => outTemp.DATAB
Xuin[14] => outTemp.DATAB
Xuin[15] => outTemp.DATAB
output[0] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
ctrl[0] => Equal0.IN1
ctrl[0] => Equal1.IN0
ctrl[0] => Equal2.IN1
ctrl[1] => Equal0.IN0
ctrl[1] => Equal1.IN1
ctrl[1] => Equal2.IN0


|ziggHard|ZHdata:c1|add1:c9
iclock => ~NO_FANOUT~
muxctrl[0] => mux7:c1.ctrl[0]
muxctrl[0] => mux8:c2.ctrl[0]
muxctrl[1] => mux7:c1.ctrl[1]
muxctrl[1] => mux8:c2.ctrl[1]
iin[0] => mux7:c1.iin[0]
iin[1] => mux7:c1.iin[1]
iin[2] => mux7:c1.iin[2]
iin[3] => mux7:c1.iin[3]
iin[4] => mux7:c1.iin[4]
iin[5] => mux7:c1.iin[5]
iin[6] => mux7:c1.iin[6]
iin[7] => mux7:c1.iin[7]
iin[8] => mux7:c1.iin[8]
iin[9] => mux7:c1.iin[9]
iin[10] => mux7:c1.iin[10]
iin[11] => mux7:c1.iin[11]
iin[12] => mux7:c1.iin[12]
iin[13] => mux7:c1.iin[13]
iin[14] => mux7:c1.iin[14]
iin[15] => mux7:c1.iin[15]
ys1in[0] => mux7:c1.ys1in[0]
ys1in[1] => mux7:c1.ys1in[1]
ys1in[2] => mux7:c1.ys1in[2]
ys1in[3] => mux7:c1.ys1in[3]
ys1in[4] => mux7:c1.ys1in[4]
ys1in[5] => mux7:c1.ys1in[5]
ys1in[6] => mux7:c1.ys1in[6]
ys1in[7] => mux7:c1.ys1in[7]
ys1in[8] => mux7:c1.ys1in[8]
ys1in[9] => mux7:c1.ys1in[9]
ys1in[10] => mux7:c1.ys1in[10]
ys1in[11] => mux7:c1.ys1in[11]
ys1in[12] => mux7:c1.ys1in[12]
ys1in[13] => mux7:c1.ys1in[13]
ys1in[14] => mux7:c1.ys1in[14]
ys1in[15] => mux7:c1.ys1in[15]
fxs1in[0] => mux7:c1.fxs1in[0]
fxs1in[1] => mux7:c1.fxs1in[1]
fxs1in[2] => mux7:c1.fxs1in[2]
fxs1in[3] => mux7:c1.fxs1in[3]
fxs1in[4] => mux7:c1.fxs1in[4]
fxs1in[5] => mux7:c1.fxs1in[5]
fxs1in[6] => mux7:c1.fxs1in[6]
fxs1in[7] => mux7:c1.fxs1in[7]
fxs1in[8] => mux7:c1.fxs1in[8]
fxs1in[9] => mux7:c1.fxs1in[9]
fxs1in[10] => mux7:c1.fxs1in[10]
fxs1in[11] => mux7:c1.fxs1in[11]
fxs1in[12] => mux7:c1.fxs1in[12]
fxs1in[13] => mux7:c1.fxs1in[13]
fxs1in[14] => mux7:c1.fxs1in[14]
fxs1in[15] => mux7:c1.fxs1in[15]
onein[0] => mux8:c2.onein[0]
onein[1] => mux8:c2.onein[1]
onein[2] => mux8:c2.onein[2]
onein[3] => mux8:c2.onein[3]
onein[4] => mux8:c2.onein[4]
onein[5] => mux8:c2.onein[5]
onein[6] => mux8:c2.onein[6]
onein[7] => mux8:c2.onein[7]
onein[8] => mux8:c2.onein[8]
onein[9] => mux8:c2.onein[9]
onein[10] => mux8:c2.onein[10]
onein[11] => mux8:c2.onein[11]
onein[12] => mux8:c2.onein[12]
onein[13] => mux8:c2.onein[13]
onein[14] => mux8:c2.onein[14]
onein[15] => mux8:c2.onein[15]
ymaxin[0] => mux8:c2.ymaxin[0]
ymaxin[1] => mux8:c2.ymaxin[1]
ymaxin[2] => mux8:c2.ymaxin[2]
ymaxin[3] => mux8:c2.ymaxin[3]
ymaxin[4] => mux8:c2.ymaxin[4]
ymaxin[5] => mux8:c2.ymaxin[5]
ymaxin[6] => mux8:c2.ymaxin[6]
ymaxin[7] => mux8:c2.ymaxin[7]
ymaxin[8] => mux8:c2.ymaxin[8]
ymaxin[9] => mux8:c2.ymaxin[9]
ymaxin[10] => mux8:c2.ymaxin[10]
ymaxin[11] => mux8:c2.ymaxin[11]
ymaxin[12] => mux8:c2.ymaxin[12]
ymaxin[13] => mux8:c2.ymaxin[13]
ymaxin[14] => mux8:c2.ymaxin[14]
ymaxin[15] => mux8:c2.ymaxin[15]
yintin[0] => mux8:c2.yintin[0]
yintin[1] => mux8:c2.yintin[1]
yintin[2] => mux8:c2.yintin[2]
yintin[3] => mux8:c2.yintin[3]
yintin[4] => mux8:c2.yintin[4]
yintin[5] => mux8:c2.yintin[5]
yintin[6] => mux8:c2.yintin[6]
yintin[7] => mux8:c2.yintin[7]
yintin[8] => mux8:c2.yintin[8]
yintin[9] => mux8:c2.yintin[9]
yintin[10] => mux8:c2.yintin[10]
yintin[11] => mux8:c2.yintin[11]
yintin[12] => mux8:c2.yintin[12]
yintin[13] => mux8:c2.yintin[13]
yintin[14] => mux8:c2.yintin[14]
yintin[15] => mux8:c2.yintin[15]
iplus_y_fxout[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
iplus_y_fxout[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
iplus_y_fxout[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
iplus_y_fxout[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
iplus_y_fxout[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
iplus_y_fxout[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
iplus_y_fxout[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
iplus_y_fxout[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
iplus_y_fxout[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
iplus_y_fxout[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
iplus_y_fxout[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
iplus_y_fxout[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
iplus_y_fxout[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
iplus_y_fxout[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
iplus_y_fxout[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
iplus_y_fxout[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|ziggHard|ZHdata:c1|add1:c9|mux7:c1
iin[0] => output[0].DATAB
iin[1] => output[1].DATAB
iin[2] => output[2].DATAB
iin[3] => output[3].DATAB
iin[4] => output[4].DATAB
iin[5] => output[5].DATAB
iin[6] => output[6].DATAB
iin[7] => output[7].DATAB
iin[8] => output[8].DATAB
iin[9] => output[9].DATAB
iin[10] => output[10].DATAB
iin[11] => output[11].DATAB
iin[12] => output[12].DATAB
iin[13] => output[13].DATAB
iin[14] => output[14].DATAB
iin[15] => output[15].DATAB
ys1in[0] => Add0.IN32
ys1in[1] => Add0.IN31
ys1in[2] => Add0.IN30
ys1in[3] => Add0.IN29
ys1in[4] => Add0.IN28
ys1in[5] => Add0.IN27
ys1in[6] => Add0.IN26
ys1in[7] => Add0.IN25
ys1in[8] => Add0.IN24
ys1in[9] => Add0.IN23
ys1in[10] => Add0.IN22
ys1in[11] => Add0.IN21
ys1in[12] => Add0.IN20
ys1in[13] => Add0.IN19
ys1in[14] => Add0.IN18
ys1in[15] => Add0.IN17
fxs1in[0] => output[0].DATAA
fxs1in[1] => output[1].DATAA
fxs1in[2] => output[2].DATAA
fxs1in[3] => output[3].DATAA
fxs1in[4] => output[4].DATAA
fxs1in[5] => output[5].DATAA
fxs1in[6] => output[6].DATAA
fxs1in[7] => output[7].DATAA
fxs1in[8] => output[8].DATAA
fxs1in[9] => output[9].DATAA
fxs1in[10] => output[10].DATAA
fxs1in[11] => output[11].DATAA
fxs1in[12] => output[12].DATAA
fxs1in[13] => output[13].DATAA
fxs1in[14] => output[14].DATAA
fxs1in[15] => output[15].DATAA
output[0] <= output[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
ctrl[0] => Equal0.IN1
ctrl[0] => Equal1.IN0
ctrl[0] => Equal2.IN1
ctrl[1] => Equal0.IN0
ctrl[1] => Equal1.IN1
ctrl[1] => Equal2.IN0


|ziggHard|ZHdata:c1|add1:c9|mux8:c2
onein[0] => outTemp.DATAB
onein[1] => outTemp.DATAB
onein[2] => outTemp.DATAB
onein[3] => outTemp.DATAB
onein[4] => outTemp.DATAB
onein[5] => outTemp.DATAB
onein[6] => outTemp.DATAB
onein[7] => outTemp.DATAB
onein[8] => outTemp.DATAB
onein[9] => outTemp.DATAB
onein[10] => outTemp.DATAB
onein[11] => outTemp.DATAB
onein[12] => outTemp.DATAB
onein[13] => outTemp.DATAB
onein[14] => outTemp.DATAB
onein[15] => outTemp.DATAB
ymaxin[0] => outTemp.DATAB
ymaxin[1] => outTemp.DATAB
ymaxin[2] => outTemp.DATAB
ymaxin[3] => outTemp.DATAB
ymaxin[4] => outTemp.DATAB
ymaxin[5] => outTemp.DATAB
ymaxin[6] => outTemp.DATAB
ymaxin[7] => outTemp.DATAB
ymaxin[8] => outTemp.DATAB
ymaxin[9] => outTemp.DATAB
ymaxin[10] => outTemp.DATAB
ymaxin[11] => outTemp.DATAB
ymaxin[12] => outTemp.DATAB
ymaxin[13] => outTemp.DATAB
ymaxin[14] => outTemp.DATAB
ymaxin[15] => outTemp.DATAB
yintin[0] => outTemp.DATAB
yintin[1] => outTemp.DATAB
yintin[2] => outTemp.DATAB
yintin[3] => outTemp.DATAB
yintin[4] => outTemp.DATAB
yintin[5] => outTemp.DATAB
yintin[6] => outTemp.DATAB
yintin[7] => outTemp.DATAB
yintin[8] => outTemp.DATAB
yintin[9] => outTemp.DATAB
yintin[10] => outTemp.DATAB
yintin[11] => outTemp.DATAB
yintin[12] => outTemp.DATAB
yintin[13] => outTemp.DATAB
yintin[14] => outTemp.DATAB
yintin[15] => outTemp.DATAB
output[0] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
ctrl[0] => Equal0.IN1
ctrl[0] => Equal1.IN0
ctrl[0] => Equal2.IN1
ctrl[1] => Equal0.IN0
ctrl[1] => Equal1.IN1
ctrl[1] => Equal2.IN0


|ziggHard|ZHdata:c1|comp1:c10
iclock => D3_D4out~reg0.CLK
muxctrl[0] => mux10:c1.ctrl[0]
muxctrl[0] => mux11:c2.ctrl[0]
muxctrl[0] => Equal0.IN1
muxctrl[1] => mux10:c1.ctrl[1]
muxctrl[1] => mux11:c2.ctrl[1]
muxctrl[1] => Equal0.IN0
iin[0] => mux10:c1.iin[0]
iin[1] => mux10:c1.iin[1]
iin[2] => mux10:c1.iin[2]
iin[3] => mux10:c1.iin[3]
iin[4] => mux10:c1.iin[4]
iin[5] => mux10:c1.iin[5]
iin[6] => mux10:c1.iin[6]
iin[7] => mux10:c1.iin[7]
iin[8] => mux10:c1.iin[8]
iin[9] => mux10:c1.iin[9]
iin[10] => mux10:c1.iin[10]
iin[11] => mux10:c1.iin[11]
iin[12] => mux10:c1.iin[12]
iin[13] => mux10:c1.iin[13]
iin[14] => mux10:c1.iin[14]
iin[15] => mux10:c1.iin[15]
U1Ain[0] => mux10:c1.U1Ain[0]
U1Ain[1] => mux10:c1.U1Ain[1]
U1Ain[2] => mux10:c1.U1Ain[2]
U1Ain[3] => mux10:c1.U1Ain[3]
U1Ain[4] => mux10:c1.U1Ain[4]
U1Ain[5] => mux10:c1.U1Ain[5]
U1Ain[6] => mux10:c1.U1Ain[6]
U1Ain[7] => mux10:c1.U1Ain[7]
U1Ain[8] => mux10:c1.U1Ain[8]
U1Ain[9] => mux10:c1.U1Ain[9]
U1Ain[10] => mux10:c1.U1Ain[10]
U1Ain[11] => mux10:c1.U1Ain[11]
U1Ain[12] => mux10:c1.U1Ain[12]
U1Ain[13] => mux10:c1.U1Ain[13]
U1Ain[14] => mux10:c1.U1Ain[14]
U1Ain[15] => mux10:c1.U1Ain[15]
zeroin[0] => mux11:c2.zeroin[0]
zeroin[1] => mux11:c2.zeroin[1]
zeroin[2] => mux11:c2.zeroin[2]
zeroin[3] => mux11:c2.zeroin[3]
zeroin[4] => mux11:c2.zeroin[4]
zeroin[5] => mux11:c2.zeroin[5]
zeroin[6] => mux11:c2.zeroin[6]
zeroin[7] => mux11:c2.zeroin[7]
zeroin[8] => mux11:c2.zeroin[8]
zeroin[9] => mux11:c2.zeroin[9]
zeroin[10] => mux11:c2.zeroin[10]
zeroin[11] => mux11:c2.zeroin[11]
zeroin[12] => mux11:c2.zeroin[12]
zeroin[13] => mux11:c2.zeroin[13]
zeroin[14] => mux11:c2.zeroin[14]
zeroin[15] => mux11:c2.zeroin[15]
A0in[0] => mux11:c2.A0in[0]
A0in[1] => mux11:c2.A0in[1]
A0in[2] => mux11:c2.A0in[2]
A0in[3] => mux11:c2.A0in[3]
A0in[4] => mux11:c2.A0in[4]
A0in[5] => mux11:c2.A0in[5]
A0in[6] => mux11:c2.A0in[6]
A0in[7] => mux11:c2.A0in[7]
A0in[8] => mux11:c2.A0in[8]
A0in[9] => mux11:c2.A0in[9]
A0in[10] => mux11:c2.A0in[10]
A0in[11] => mux11:c2.A0in[11]
A0in[12] => mux11:c2.A0in[12]
A0in[13] => mux11:c2.A0in[13]
A0in[14] => mux11:c2.A0in[14]
A0in[15] => mux11:c2.A0in[15]
D3_D4out <= D3_D4out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ziggHard|ZHdata:c1|comp1:c10|mux10:c1
iin[0] => outTemp.DATAB
iin[1] => outTemp.DATAB
iin[2] => outTemp.DATAB
iin[3] => outTemp.DATAB
iin[4] => outTemp.DATAB
iin[5] => outTemp.DATAB
iin[6] => outTemp.DATAB
iin[7] => outTemp.DATAB
iin[8] => outTemp.DATAB
iin[9] => outTemp.DATAB
iin[10] => outTemp.DATAB
iin[11] => outTemp.DATAB
iin[12] => outTemp.DATAB
iin[13] => outTemp.DATAB
iin[14] => outTemp.DATAB
iin[15] => outTemp.DATAB
U1Ain[0] => outTemp.DATAB
U1Ain[1] => outTemp.DATAB
U1Ain[2] => outTemp.DATAB
U1Ain[3] => outTemp.DATAB
U1Ain[4] => outTemp.DATAB
U1Ain[5] => outTemp.DATAB
U1Ain[6] => outTemp.DATAB
U1Ain[7] => outTemp.DATAB
U1Ain[8] => outTemp.DATAB
U1Ain[9] => outTemp.DATAB
U1Ain[10] => outTemp.DATAB
U1Ain[11] => outTemp.DATAB
U1Ain[12] => outTemp.DATAB
U1Ain[13] => outTemp.DATAB
U1Ain[14] => outTemp.DATAB
U1Ain[15] => outTemp.DATAB
output[0] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
ctrl[0] => Equal0.IN1
ctrl[0] => Equal1.IN0
ctrl[1] => Equal0.IN0
ctrl[1] => Equal1.IN1


|ziggHard|ZHdata:c1|comp1:c10|mux11:c2
zeroin[0] => outTemp.DATAB
zeroin[1] => outTemp.DATAB
zeroin[2] => outTemp.DATAB
zeroin[3] => outTemp.DATAB
zeroin[4] => outTemp.DATAB
zeroin[5] => outTemp.DATAB
zeroin[6] => outTemp.DATAB
zeroin[7] => outTemp.DATAB
zeroin[8] => outTemp.DATAB
zeroin[9] => outTemp.DATAB
zeroin[10] => outTemp.DATAB
zeroin[11] => outTemp.DATAB
zeroin[12] => outTemp.DATAB
zeroin[13] => outTemp.DATAB
zeroin[14] => outTemp.DATAB
zeroin[15] => outTemp.DATAB
A0in[0] => outTemp.DATAB
A0in[1] => outTemp.DATAB
A0in[2] => outTemp.DATAB
A0in[3] => outTemp.DATAB
A0in[4] => outTemp.DATAB
A0in[5] => outTemp.DATAB
A0in[6] => outTemp.DATAB
A0in[7] => outTemp.DATAB
A0in[8] => outTemp.DATAB
A0in[9] => outTemp.DATAB
A0in[10] => outTemp.DATAB
A0in[11] => outTemp.DATAB
A0in[12] => outTemp.DATAB
A0in[13] => outTemp.DATAB
A0in[14] => outTemp.DATAB
A0in[15] => outTemp.DATAB
output[0] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
ctrl[0] => Equal0.IN1
ctrl[0] => Equal1.IN0
ctrl[1] => Equal0.IN0
ctrl[1] => Equal1.IN1


|ziggHard|ZHdata:c1|comp2:c11
iclock => D1_D2_D5out~reg0.CLK
muxctrl[0] => mux13:c1.ctrl[0]
muxctrl[0] => mux14:c2.ctrl[0]
muxctrl[0] => Equal0.IN1
muxctrl[1] => mux13:c1.ctrl[1]
muxctrl[1] => mux14:c2.ctrl[1]
muxctrl[1] => Equal0.IN0
iin[0] => mux13:c1.iin[0]
iin[1] => mux13:c1.iin[1]
iin[2] => mux13:c1.iin[2]
iin[3] => mux13:c1.iin[3]
iin[4] => mux13:c1.iin[4]
iin[5] => mux13:c1.iin[5]
iin[6] => mux13:c1.iin[6]
iin[7] => mux13:c1.iin[7]
iin[8] => mux13:c1.iin[8]
iin[9] => mux13:c1.iin[9]
iin[10] => mux13:c1.iin[10]
iin[11] => mux13:c1.iin[11]
iin[12] => mux13:c1.iin[12]
iin[13] => mux13:c1.iin[13]
iin[14] => mux13:c1.iin[14]
iin[15] => mux13:c1.iin[15]
xuin[0] => mux13:c1.xuin[0]
xuin[1] => mux13:c1.xuin[1]
xuin[2] => mux13:c1.xuin[2]
xuin[3] => mux13:c1.xuin[3]
xuin[4] => mux13:c1.xuin[4]
xuin[5] => mux13:c1.xuin[5]
xuin[6] => mux13:c1.xuin[6]
xuin[7] => mux13:c1.xuin[7]
xuin[8] => mux13:c1.xuin[8]
xuin[9] => mux13:c1.xuin[9]
xuin[10] => mux13:c1.xuin[10]
xuin[11] => mux13:c1.xuin[11]
xuin[12] => mux13:c1.xuin[12]
xuin[13] => mux13:c1.xuin[13]
xuin[14] => mux13:c1.xuin[14]
xuin[15] => mux13:c1.xuin[15]
yin[0] => mux13:c1.yin[0]
yin[1] => mux13:c1.yin[1]
yin[2] => mux13:c1.yin[2]
yin[3] => mux13:c1.yin[3]
yin[4] => mux13:c1.yin[4]
yin[5] => mux13:c1.yin[5]
yin[6] => mux13:c1.yin[6]
yin[7] => mux13:c1.yin[7]
yin[8] => mux13:c1.yin[8]
yin[9] => mux13:c1.yin[9]
yin[10] => mux13:c1.yin[10]
yin[11] => mux13:c1.yin[11]
yin[12] => mux13:c1.yin[12]
yin[13] => mux13:c1.yin[13]
yin[14] => mux13:c1.yin[14]
yin[15] => mux13:c1.yin[15]
twofivefivein[0] => mux14:c2.twofivefivein[0]
twofivefivein[1] => mux14:c2.twofivefivein[1]
twofivefivein[2] => mux14:c2.twofivefivein[2]
twofivefivein[3] => mux14:c2.twofivefivein[3]
twofivefivein[4] => mux14:c2.twofivefivein[4]
twofivefivein[5] => mux14:c2.twofivefivein[5]
twofivefivein[6] => mux14:c2.twofivefivein[6]
twofivefivein[7] => mux14:c2.twofivefivein[7]
twofivefivein[8] => mux14:c2.twofivefivein[8]
twofivefivein[9] => mux14:c2.twofivefivein[9]
twofivefivein[10] => mux14:c2.twofivefivein[10]
twofivefivein[11] => mux14:c2.twofivefivein[11]
twofivefivein[12] => mux14:c2.twofivefivein[12]
twofivefivein[13] => mux14:c2.twofivefivein[13]
twofivefivein[14] => mux14:c2.twofivefivein[14]
twofivefivein[15] => mux14:c2.twofivefivein[15]
xiplusin[0] => mux14:c2.xiplusin[0]
xiplusin[1] => mux14:c2.xiplusin[1]
xiplusin[2] => mux14:c2.xiplusin[2]
xiplusin[3] => mux14:c2.xiplusin[3]
xiplusin[4] => mux14:c2.xiplusin[4]
xiplusin[5] => mux14:c2.xiplusin[5]
xiplusin[6] => mux14:c2.xiplusin[6]
xiplusin[7] => mux14:c2.xiplusin[7]
xiplusin[8] => mux14:c2.xiplusin[8]
xiplusin[9] => mux14:c2.xiplusin[9]
xiplusin[10] => mux14:c2.xiplusin[10]
xiplusin[11] => mux14:c2.xiplusin[11]
xiplusin[12] => mux14:c2.xiplusin[12]
xiplusin[13] => mux14:c2.xiplusin[13]
xiplusin[14] => mux14:c2.xiplusin[14]
xiplusin[15] => mux14:c2.xiplusin[15]
fxin[0] => mux14:c2.fxin[0]
fxin[1] => mux14:c2.fxin[1]
fxin[2] => mux14:c2.fxin[2]
fxin[3] => mux14:c2.fxin[3]
fxin[4] => mux14:c2.fxin[4]
fxin[5] => mux14:c2.fxin[5]
fxin[6] => mux14:c2.fxin[6]
fxin[7] => mux14:c2.fxin[7]
fxin[8] => mux14:c2.fxin[8]
fxin[9] => mux14:c2.fxin[9]
fxin[10] => mux14:c2.fxin[10]
fxin[11] => mux14:c2.fxin[11]
fxin[12] => mux14:c2.fxin[12]
fxin[13] => mux14:c2.fxin[13]
fxin[14] => mux14:c2.fxin[14]
fxin[15] => mux14:c2.fxin[15]
D1_D2_D5out <= D1_D2_D5out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ziggHard|ZHdata:c1|comp2:c11|mux13:c1
iin[0] => outTemp.DATAB
iin[1] => outTemp.DATAB
iin[2] => outTemp.DATAB
iin[3] => outTemp.DATAB
iin[4] => outTemp.DATAB
iin[5] => outTemp.DATAB
iin[6] => outTemp.DATAB
iin[7] => outTemp.DATAB
iin[8] => outTemp.DATAB
iin[9] => outTemp.DATAB
iin[10] => outTemp.DATAB
iin[11] => outTemp.DATAB
iin[12] => outTemp.DATAB
iin[13] => outTemp.DATAB
iin[14] => outTemp.DATAB
iin[15] => outTemp.DATAB
xuin[0] => outTemp.DATAB
xuin[1] => outTemp.DATAB
xuin[2] => outTemp.DATAB
xuin[3] => outTemp.DATAB
xuin[4] => outTemp.DATAB
xuin[5] => outTemp.DATAB
xuin[6] => outTemp.DATAB
xuin[7] => outTemp.DATAB
xuin[8] => outTemp.DATAB
xuin[9] => outTemp.DATAB
xuin[10] => outTemp.DATAB
xuin[11] => outTemp.DATAB
xuin[12] => outTemp.DATAB
xuin[13] => outTemp.DATAB
xuin[14] => outTemp.DATAB
xuin[15] => outTemp.DATAB
yin[0] => outTemp.DATAB
yin[1] => outTemp.DATAB
yin[2] => outTemp.DATAB
yin[3] => outTemp.DATAB
yin[4] => outTemp.DATAB
yin[5] => outTemp.DATAB
yin[6] => outTemp.DATAB
yin[7] => outTemp.DATAB
yin[8] => outTemp.DATAB
yin[9] => outTemp.DATAB
yin[10] => outTemp.DATAB
yin[11] => outTemp.DATAB
yin[12] => outTemp.DATAB
yin[13] => outTemp.DATAB
yin[14] => outTemp.DATAB
yin[15] => outTemp.DATAB
output[0] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
ctrl[0] => Equal0.IN1
ctrl[0] => Equal1.IN0
ctrl[0] => Equal2.IN1
ctrl[1] => Equal0.IN0
ctrl[1] => Equal1.IN1
ctrl[1] => Equal2.IN0


|ziggHard|ZHdata:c1|comp2:c11|mux14:c2
twofivefivein[0] => outTemp.DATAB
twofivefivein[1] => outTemp.DATAB
twofivefivein[2] => outTemp.DATAB
twofivefivein[3] => outTemp.DATAB
twofivefivein[4] => outTemp.DATAB
twofivefivein[5] => outTemp.DATAB
twofivefivein[6] => outTemp.DATAB
twofivefivein[7] => outTemp.DATAB
twofivefivein[8] => outTemp.DATAB
twofivefivein[9] => outTemp.DATAB
twofivefivein[10] => outTemp.DATAB
twofivefivein[11] => outTemp.DATAB
twofivefivein[12] => outTemp.DATAB
twofivefivein[13] => outTemp.DATAB
twofivefivein[14] => outTemp.DATAB
twofivefivein[15] => outTemp.DATAB
xiplusin[0] => outTemp.DATAB
xiplusin[1] => outTemp.DATAB
xiplusin[2] => outTemp.DATAB
xiplusin[3] => outTemp.DATAB
xiplusin[4] => outTemp.DATAB
xiplusin[5] => outTemp.DATAB
xiplusin[6] => outTemp.DATAB
xiplusin[7] => outTemp.DATAB
xiplusin[8] => outTemp.DATAB
xiplusin[9] => outTemp.DATAB
xiplusin[10] => outTemp.DATAB
xiplusin[11] => outTemp.DATAB
xiplusin[12] => outTemp.DATAB
xiplusin[13] => outTemp.DATAB
xiplusin[14] => outTemp.DATAB
xiplusin[15] => outTemp.DATAB
fxin[0] => outTemp.DATAB
fxin[1] => outTemp.DATAB
fxin[2] => outTemp.DATAB
fxin[3] => outTemp.DATAB
fxin[4] => outTemp.DATAB
fxin[5] => outTemp.DATAB
fxin[6] => outTemp.DATAB
fxin[7] => outTemp.DATAB
fxin[8] => outTemp.DATAB
fxin[9] => outTemp.DATAB
fxin[10] => outTemp.DATAB
fxin[11] => outTemp.DATAB
fxin[12] => outTemp.DATAB
fxin[13] => outTemp.DATAB
fxin[14] => outTemp.DATAB
fxin[15] => outTemp.DATAB
output[0] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= outTemp.DB_MAX_OUTPUT_PORT_TYPE
ctrl[0] => Equal0.IN1
ctrl[0] => Equal1.IN0
ctrl[0] => Equal2.IN1
ctrl[1] => Equal0.IN0
ctrl[1] => Equal1.IN1
ctrl[1] => Equal2.IN0


|ziggHard|ZHdata:c1|mux24:c12
iclock => output[0]~reg0.CLK
iclock => output[1]~reg0.CLK
iclock => output[2]~reg0.CLK
iclock => output[3]~reg0.CLK
iclock => output[4]~reg0.CLK
iclock => output[5]~reg0.CLK
iclock => output[6]~reg0.CLK
iclock => output[7]~reg0.CLK
iclock => output[8]~reg0.CLK
iclock => output[9]~reg0.CLK
iclock => output[10]~reg0.CLK
iclock => output[11]~reg0.CLK
iclock => output[12]~reg0.CLK
iclock => output[13]~reg0.CLK
iclock => output[14]~reg0.CLK
iclock => output[15]~reg0.CLK
outin[0] => output.DATAA
outin[0] => Add0.IN32
outin[1] => output.DATAA
outin[1] => Add0.IN31
outin[2] => output.DATAA
outin[2] => Add0.IN30
outin[3] => output.DATAA
outin[3] => Add0.IN29
outin[4] => output.DATAA
outin[4] => Add0.IN28
outin[5] => output.DATAA
outin[5] => Add0.IN27
outin[6] => output.DATAA
outin[6] => Add0.IN26
outin[7] => output.DATAA
outin[7] => Add0.IN25
outin[8] => output.DATAA
outin[8] => Add0.IN24
outin[9] => output.DATAA
outin[9] => Add0.IN23
outin[10] => output.DATAA
outin[10] => Add0.IN22
outin[11] => output.DATAA
outin[11] => Add0.IN21
outin[12] => output.DATAA
outin[12] => Add0.IN20
outin[13] => output.DATAA
outin[13] => Add0.IN19
outin[14] => output.DATAA
outin[14] => Add0.IN18
outin[15] => output.DATAA
outin[15] => Add0.IN17
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl => output.OUTPUTSELECT
ctrl => output.OUTPUTSELECT
ctrl => output.OUTPUTSELECT
ctrl => output.OUTPUTSELECT
ctrl => output.OUTPUTSELECT
ctrl => output.OUTPUTSELECT
ctrl => output.OUTPUTSELECT
ctrl => output.OUTPUTSELECT
ctrl => output.OUTPUTSELECT
ctrl => output.OUTPUTSELECT
ctrl => output.OUTPUTSELECT
ctrl => output.OUTPUTSELECT
ctrl => output.OUTPUTSELECT
ctrl => output.OUTPUTSELECT
ctrl => output.OUTPUTSELECT
ctrl => output.OUTPUTSELECT


|ziggHard|ZHdata:c1|Vxu:c13
iclock => xuoutV[0]~reg0.CLK
iclock => xuoutV[1]~reg0.CLK
iclock => xuoutV[2]~reg0.CLK
iclock => xuoutV[3]~reg0.CLK
iclock => xuoutV[4]~reg0.CLK
iclock => xuoutV[5]~reg0.CLK
iclock => xuoutV[6]~reg0.CLK
iclock => xuoutV[7]~reg0.CLK
iclock => xuoutV[8]~reg0.CLK
iclock => xuoutV[9]~reg0.CLK
iclock => xuoutV[10]~reg0.CLK
iclock => xuoutV[11]~reg0.CLK
iclock => xuoutV[12]~reg0.CLK
iclock => xuoutV[13]~reg0.CLK
iclock => xuoutV[14]~reg0.CLK
iclock => xuoutV[15]~reg0.CLK
xuctrl => xuoutV[0]~reg0.ENA
xuctrl => xuoutV[1]~reg0.ENA
xuctrl => xuoutV[2]~reg0.ENA
xuctrl => xuoutV[3]~reg0.ENA
xuctrl => xuoutV[4]~reg0.ENA
xuctrl => xuoutV[5]~reg0.ENA
xuctrl => xuoutV[6]~reg0.ENA
xuctrl => xuoutV[7]~reg0.ENA
xuctrl => xuoutV[8]~reg0.ENA
xuctrl => xuoutV[9]~reg0.ENA
xuctrl => xuoutV[10]~reg0.ENA
xuctrl => xuoutV[11]~reg0.ENA
xuctrl => xuoutV[12]~reg0.ENA
xuctrl => xuoutV[13]~reg0.ENA
xuctrl => xuoutV[14]~reg0.ENA
xuctrl => xuoutV[15]~reg0.ENA
xuinV[0] => xuoutV[0]~reg0.DATAIN
xuinV[1] => xuoutV[1]~reg0.DATAIN
xuinV[2] => xuoutV[2]~reg0.DATAIN
xuinV[3] => xuoutV[3]~reg0.DATAIN
xuinV[4] => xuoutV[4]~reg0.DATAIN
xuinV[5] => xuoutV[5]~reg0.DATAIN
xuinV[6] => xuoutV[6]~reg0.DATAIN
xuinV[7] => xuoutV[7]~reg0.DATAIN
xuinV[8] => xuoutV[8]~reg0.DATAIN
xuinV[9] => xuoutV[9]~reg0.DATAIN
xuinV[10] => xuoutV[10]~reg0.DATAIN
xuinV[11] => xuoutV[11]~reg0.DATAIN
xuinV[12] => xuoutV[12]~reg0.DATAIN
xuinV[13] => xuoutV[13]~reg0.DATAIN
xuinV[14] => xuoutV[14]~reg0.DATAIN
xuinV[15] => xuoutV[15]~reg0.DATAIN
xuoutV[0] <= xuoutV[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xuoutV[1] <= xuoutV[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xuoutV[2] <= xuoutV[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xuoutV[3] <= xuoutV[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xuoutV[4] <= xuoutV[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xuoutV[5] <= xuoutV[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xuoutV[6] <= xuoutV[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xuoutV[7] <= xuoutV[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xuoutV[8] <= xuoutV[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xuoutV[9] <= xuoutV[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xuoutV[10] <= xuoutV[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xuoutV[11] <= xuoutV[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xuoutV[12] <= xuoutV[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xuoutV[13] <= xuoutV[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xuoutV[14] <= xuoutV[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xuoutV[15] <= xuoutV[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ziggHard|ZHdata:c1|Vxu:cxiplus
iclock => xuoutV[0]~reg0.CLK
iclock => xuoutV[1]~reg0.CLK
iclock => xuoutV[2]~reg0.CLK
iclock => xuoutV[3]~reg0.CLK
iclock => xuoutV[4]~reg0.CLK
iclock => xuoutV[5]~reg0.CLK
iclock => xuoutV[6]~reg0.CLK
iclock => xuoutV[7]~reg0.CLK
iclock => xuoutV[8]~reg0.CLK
iclock => xuoutV[9]~reg0.CLK
iclock => xuoutV[10]~reg0.CLK
iclock => xuoutV[11]~reg0.CLK
iclock => xuoutV[12]~reg0.CLK
iclock => xuoutV[13]~reg0.CLK
iclock => xuoutV[14]~reg0.CLK
iclock => xuoutV[15]~reg0.CLK
xuctrl => xuoutV[0]~reg0.ENA
xuctrl => xuoutV[1]~reg0.ENA
xuctrl => xuoutV[2]~reg0.ENA
xuctrl => xuoutV[3]~reg0.ENA
xuctrl => xuoutV[4]~reg0.ENA
xuctrl => xuoutV[5]~reg0.ENA
xuctrl => xuoutV[6]~reg0.ENA
xuctrl => xuoutV[7]~reg0.ENA
xuctrl => xuoutV[8]~reg0.ENA
xuctrl => xuoutV[9]~reg0.ENA
xuctrl => xuoutV[10]~reg0.ENA
xuctrl => xuoutV[11]~reg0.ENA
xuctrl => xuoutV[12]~reg0.ENA
xuctrl => xuoutV[13]~reg0.ENA
xuctrl => xuoutV[14]~reg0.ENA
xuctrl => xuoutV[15]~reg0.ENA
xuinV[0] => xuoutV[0]~reg0.DATAIN
xuinV[1] => xuoutV[1]~reg0.DATAIN
xuinV[2] => xuoutV[2]~reg0.DATAIN
xuinV[3] => xuoutV[3]~reg0.DATAIN
xuinV[4] => xuoutV[4]~reg0.DATAIN
xuinV[5] => xuoutV[5]~reg0.DATAIN
xuinV[6] => xuoutV[6]~reg0.DATAIN
xuinV[7] => xuoutV[7]~reg0.DATAIN
xuinV[8] => xuoutV[8]~reg0.DATAIN
xuinV[9] => xuoutV[9]~reg0.DATAIN
xuinV[10] => xuoutV[10]~reg0.DATAIN
xuinV[11] => xuoutV[11]~reg0.DATAIN
xuinV[12] => xuoutV[12]~reg0.DATAIN
xuinV[13] => xuoutV[13]~reg0.DATAIN
xuinV[14] => xuoutV[14]~reg0.DATAIN
xuinV[15] => xuoutV[15]~reg0.DATAIN
xuoutV[0] <= xuoutV[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xuoutV[1] <= xuoutV[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xuoutV[2] <= xuoutV[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xuoutV[3] <= xuoutV[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xuoutV[4] <= xuoutV[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xuoutV[5] <= xuoutV[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xuoutV[6] <= xuoutV[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xuoutV[7] <= xuoutV[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xuoutV[8] <= xuoutV[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xuoutV[9] <= xuoutV[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xuoutV[10] <= xuoutV[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xuoutV[11] <= xuoutV[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xuoutV[12] <= xuoutV[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xuoutV[13] <= xuoutV[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xuoutV[14] <= xuoutV[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xuoutV[15] <= xuoutV[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ziggHard|ZHdata:c1|Vxu:cU0
iclock => xuoutV[0]~reg0.CLK
iclock => xuoutV[1]~reg0.CLK
iclock => xuoutV[2]~reg0.CLK
iclock => xuoutV[3]~reg0.CLK
iclock => xuoutV[4]~reg0.CLK
iclock => xuoutV[5]~reg0.CLK
iclock => xuoutV[6]~reg0.CLK
iclock => xuoutV[7]~reg0.CLK
iclock => xuoutV[8]~reg0.CLK
iclock => xuoutV[9]~reg0.CLK
iclock => xuoutV[10]~reg0.CLK
iclock => xuoutV[11]~reg0.CLK
iclock => xuoutV[12]~reg0.CLK
iclock => xuoutV[13]~reg0.CLK
iclock => xuoutV[14]~reg0.CLK
iclock => xuoutV[15]~reg0.CLK
xuctrl => xuoutV[0]~reg0.ENA
xuctrl => xuoutV[1]~reg0.ENA
xuctrl => xuoutV[2]~reg0.ENA
xuctrl => xuoutV[3]~reg0.ENA
xuctrl => xuoutV[4]~reg0.ENA
xuctrl => xuoutV[5]~reg0.ENA
xuctrl => xuoutV[6]~reg0.ENA
xuctrl => xuoutV[7]~reg0.ENA
xuctrl => xuoutV[8]~reg0.ENA
xuctrl => xuoutV[9]~reg0.ENA
xuctrl => xuoutV[10]~reg0.ENA
xuctrl => xuoutV[11]~reg0.ENA
xuctrl => xuoutV[12]~reg0.ENA
xuctrl => xuoutV[13]~reg0.ENA
xuctrl => xuoutV[14]~reg0.ENA
xuctrl => xuoutV[15]~reg0.ENA
xuinV[0] => xuoutV[0]~reg0.DATAIN
xuinV[1] => xuoutV[1]~reg0.DATAIN
xuinV[2] => xuoutV[2]~reg0.DATAIN
xuinV[3] => xuoutV[3]~reg0.DATAIN
xuinV[4] => xuoutV[4]~reg0.DATAIN
xuinV[5] => xuoutV[5]~reg0.DATAIN
xuinV[6] => xuoutV[6]~reg0.DATAIN
xuinV[7] => xuoutV[7]~reg0.DATAIN
xuinV[8] => xuoutV[8]~reg0.DATAIN
xuinV[9] => xuoutV[9]~reg0.DATAIN
xuinV[10] => xuoutV[10]~reg0.DATAIN
xuinV[11] => xuoutV[11]~reg0.DATAIN
xuinV[12] => xuoutV[12]~reg0.DATAIN
xuinV[13] => xuoutV[13]~reg0.DATAIN
xuinV[14] => xuoutV[14]~reg0.DATAIN
xuinV[15] => xuoutV[15]~reg0.DATAIN
xuoutV[0] <= xuoutV[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xuoutV[1] <= xuoutV[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xuoutV[2] <= xuoutV[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xuoutV[3] <= xuoutV[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xuoutV[4] <= xuoutV[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xuoutV[5] <= xuoutV[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xuoutV[6] <= xuoutV[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xuoutV[7] <= xuoutV[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xuoutV[8] <= xuoutV[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xuoutV[9] <= xuoutV[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xuoutV[10] <= xuoutV[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xuoutV[11] <= xuoutV[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xuoutV[12] <= xuoutV[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xuoutV[13] <= xuoutV[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xuoutV[14] <= xuoutV[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xuoutV[15] <= xuoutV[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ziggHard|ZHcontrol:c2
iclock => qCounter:Q.iclock
iclock => isOut[0]~reg0.CLK
iclock => isOut[1]~reg0.CLK
iclock => isOut[2]~reg0.CLK
iclock => isOut[3]~reg0.CLK
iclock => isOut[4]~reg0.CLK
iclock => isOut[5]~reg0.CLK
iclock => isOut[6]~reg0.CLK
iclock => isOut[7]~reg0.CLK
iclock => isOut[8]~reg0.CLK
iclock => isOut[9]~reg0.CLK
iclock => isOut[10]~reg0.CLK
iclock => isOut[11]~reg0.CLK
iclock => isOut[12]~reg0.CLK
iclock => isOut[13]~reg0.CLK
iclock => isOut[14]~reg0.CLK
iclock => isOut[15]~reg0.CLK
iclock => isOut[16]~reg0.CLK
iclock => isOut[17]~reg0.CLK
iclock => isOut[18]~reg0.CLK
iclock => isOut[19]~reg0.CLK
iclock => isOut[20]~reg0.CLK
iclock => ziggen~reg0.CLK
iclock => D5en~reg0.CLK
iclock => D4en~reg0.CLK
iclock => D2en~reg0.CLK
iclock => Xuen~reg0.CLK
iclock => D3en~reg0.CLK
iclock => D1en~reg0.CLK
iclock => Xiplusen~reg0.CLK
iclock => U0en~reg0.CLK
iclock => V4en~reg0.CLK
iclock => V3en~reg0.CLK
iclock => V2en~reg0.CLK
iclock => V1en~reg0.CLK
iclock => iterOut[0]~reg0.CLK
iclock => iterOut[1]~reg0.CLK
iclock => iterOut[2]~reg0.CLK
iclock => iterOut[3]~reg0.CLK
iclock => iterOut[4]~reg0.CLK
iclock => iterOut[5]~reg0.CLK
iclock => iterOut[6]~reg0.CLK
iclock => iterOut[7]~reg0.CLK
iclock => iterOut[8]~reg0.CLK
iclock => iterOut[9]~reg0.CLK
iclock => iterOut[10]~reg0.CLK
iclock => iterOut[11]~reg0.CLK
iclock => iterOut[12]~reg0.CLK
iclock => iterOut[13]~reg0.CLK
iclock => iterOut[14]~reg0.CLK
iclock => iterOut[15]~reg0.CLK
iclock => iterOut[16]~reg0.CLK
iclock => iterOut[17]~reg0.CLK
iclock => iterOut[18]~reg0.CLK
iclock => iterOut[19]~reg0.CLK
iclock => iterOut[20]~reg0.CLK
iclock => mux13_15[0]~reg0.CLK
iclock => mux13_15[1]~reg0.CLK
iclock => mux10_12[0]~reg0.CLK
iclock => mux10_12[1]~reg0.CLK
iclock => mux4_6[0]~reg0.CLK
iclock => mux4_6[1]~reg0.CLK
iclock => mux1_3[0]~reg0.CLK
iclock => mux1_3[1]~reg0.CLK
iclock => mux22_23[0]~reg0.CLK
iclock => mux22_23[1]~reg0.CLK
iclock => mux7_9[0]~reg0.CLK
iclock => mux7_9[1]~reg0.CLK
iclock => mux20_21[0]~reg0.CLK
iclock => mux20_21[1]~reg0.CLK
iclock => mux18_19[0]~reg0.CLK
iclock => mux18_19[1]~reg0.CLK
iclock => mux16_17[0]~reg0.CLK
iclock => mux16_17[1]~reg0.CLK
iclock => isouttemp[0].CLK
iclock => isouttemp[1].CLK
iclock => isouttemp[2].CLK
iclock => isouttemp[3].CLK
iclock => isouttemp[4].CLK
iclock => isouttemp[5].CLK
iclock => isouttemp[6].CLK
iclock => isouttemp[7].CLK
iclock => isouttemp[8].CLK
iclock => isouttemp[9].CLK
iclock => isouttemp[10].CLK
iclock => isouttemp[11].CLK
iclock => isouttemp[12].CLK
iclock => isouttemp[13].CLK
iclock => isouttemp[14].CLK
iclock => isouttemp[15].CLK
iclock => isouttemp[16].CLK
iclock => isouttemp[17].CLK
iclock => isouttemp[18].CLK
iclock => isouttemp[19].CLK
iclock => isouttemp[20].CLK
iclock => itercount[0].CLK
iclock => itercount[1].CLK
iclock => itercount[2].CLK
iclock => itercount[3].CLK
iclock => itercount[4].CLK
iclock => itercount[5].CLK
iclock => itercount[6].CLK
iclock => itercount[7].CLK
iclock => itercount[8].CLK
iclock => itercount[9].CLK
iclock => itercount[10].CLK
iclock => itercount[11].CLK
iclock => itercount[12].CLK
iclock => itercount[13].CLK
iclock => itercount[14].CLK
iclock => itercount[15].CLK
iclock => itercount[16].CLK
iclock => itercount[17].CLK
iclock => itercount[18].CLK
iclock => itercount[19].CLK
iclock => itercount[20].CLK
iclock => itertemp[0].CLK
iclock => itertemp[1].CLK
iclock => itertemp[2].CLK
iclock => itertemp[3].CLK
iclock => itertemp[4].CLK
iclock => itertemp[5].CLK
iclock => itertemp[6].CLK
iclock => itertemp[7].CLK
iclock => itertemp[8].CLK
iclock => itertemp[9].CLK
iclock => itertemp[10].CLK
iclock => itertemp[11].CLK
iclock => itertemp[12].CLK
iclock => itertemp[13].CLK
iclock => itertemp[14].CLK
iclock => itertemp[15].CLK
iclock => itertemp[16].CLK
iclock => itertemp[17].CLK
iclock => itertemp[18].CLK
iclock => itertemp[19].CLK
iclock => itertemp[20].CLK
start => qCounter:Q.start
reset => qCounter:Q.reset
D1ctrl => qCounter:Q.D1qc
D2ctrl => process_0.IN1
D2ctrl => qCounter:Q.D2qc
D3ctrl => qCounter:Q.D3qc
D4ctrl => process_0.IN1
D4ctrl => qCounter:Q.D4qc
D5ctrl => process_0.IN1
D5ctrl => qCounter:Q.D5qc
NCTRL => ~NO_FANOUT~
mux1_3[0] <= mux1_3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux1_3[1] <= mux1_3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux4_6[0] <= mux4_6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux4_6[1] <= mux4_6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux7_9[0] <= mux7_9[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux7_9[1] <= mux7_9[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux10_12[0] <= mux10_12[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux10_12[1] <= mux10_12[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux13_15[0] <= mux13_15[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux13_15[1] <= mux13_15[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux16_17[0] <= mux16_17[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux16_17[1] <= mux16_17[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux18_19[0] <= mux18_19[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux18_19[1] <= mux18_19[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux20_21[0] <= mux20_21[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux20_21[1] <= mux20_21[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux22_23[0] <= mux22_23[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux22_23[1] <= mux22_23[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_24 <= mux_24.DB_MAX_OUTPUT_PORT_TYPE
isVal <= comb.DB_MAX_OUTPUT_PORT_TYPE
isOut[0] <= isOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
isOut[1] <= isOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
isOut[2] <= isOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
isOut[3] <= isOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
isOut[4] <= isOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
isOut[5] <= isOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
isOut[6] <= isOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
isOut[7] <= isOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
isOut[8] <= isOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
isOut[9] <= isOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
isOut[10] <= isOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
isOut[11] <= isOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
isOut[12] <= isOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
isOut[13] <= isOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
isOut[14] <= isOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
isOut[15] <= isOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
isOut[16] <= isOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
isOut[17] <= isOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
isOut[18] <= isOut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
isOut[19] <= isOut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
isOut[20] <= isOut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
StateOut[0] <= qCounter:Q.S[0]
StateOut[1] <= qCounter:Q.S[1]
StateOut[2] <= qCounter:Q.S[2]
StateOut[3] <= qCounter:Q.S[3]
iterOut[0] <= iterOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iterOut[1] <= iterOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iterOut[2] <= iterOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iterOut[3] <= iterOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iterOut[4] <= iterOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iterOut[5] <= iterOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iterOut[6] <= iterOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iterOut[7] <= iterOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iterOut[8] <= iterOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iterOut[9] <= iterOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iterOut[10] <= iterOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iterOut[11] <= iterOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iterOut[12] <= iterOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iterOut[13] <= iterOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iterOut[14] <= iterOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iterOut[15] <= iterOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iterOut[16] <= iterOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iterOut[17] <= iterOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iterOut[18] <= iterOut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iterOut[19] <= iterOut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iterOut[20] <= iterOut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V1en <= V1en~reg0.DB_MAX_OUTPUT_PORT_TYPE
V2en <= V2en~reg0.DB_MAX_OUTPUT_PORT_TYPE
V3en <= V3en~reg0.DB_MAX_OUTPUT_PORT_TYPE
V4en <= V4en~reg0.DB_MAX_OUTPUT_PORT_TYPE
U0en <= U0en~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xuen <= Xuen~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xiplusen <= Xiplusen~reg0.DB_MAX_OUTPUT_PORT_TYPE
D1en <= D1en~reg0.DB_MAX_OUTPUT_PORT_TYPE
D2en <= D2en~reg0.DB_MAX_OUTPUT_PORT_TYPE
D3en <= D3en~reg0.DB_MAX_OUTPUT_PORT_TYPE
D4en <= D4en~reg0.DB_MAX_OUTPUT_PORT_TYPE
D5en <= D5en~reg0.DB_MAX_OUTPUT_PORT_TYPE
ziggen <= ziggen~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ziggHard|ZHcontrol:c2|qCounter:Q
iclock => Si[0].CLK
iclock => Si[1].CLK
iclock => Si[2].CLK
iclock => Si[3].CLK
iclock => clk2.CLK
start => Mux0.IN12
start => Mux1.IN12
reset => Si.OUTPUTSELECT
reset => Si.OUTPUTSELECT
reset => Si.OUTPUTSELECT
reset => Si.OUTPUTSELECT
reset => Si.OUTPUTSELECT
reset => Si.OUTPUTSELECT
reset => Si.OUTPUTSELECT
reset => Si.OUTPUTSELECT
D1qc => Si.DATAA
D2qc => Si.OUTPUTSELECT
D2qc => Si.OUTPUTSELECT
D2qc => Si.OUTPUTSELECT
D2qc => Si.OUTPUTSELECT
D2qc => Si.OUTPUTSELECT
D2qc => Si.OUTPUTSELECT
D2qc => Si.OUTPUTSELECT
D2qc => Si.OUTPUTSELECT
D3qc => Si.OUTPUTSELECT
D3qc => Mux2.IN6
D4qc => Si.OUTPUTSELECT
D4qc => Si.OUTPUTSELECT
D4qc => Si.OUTPUTSELECT
D4qc => Si.OUTPUTSELECT
D5qc => Si.OUTPUTSELECT
D5qc => Si.OUTPUTSELECT
D5qc => Si.OUTPUTSELECT
D5qc => Si.OUTPUTSELECT
S[0] <= Si[0].DB_MAX_OUTPUT_PORT_TYPE
S[1] <= Si[1].DB_MAX_OUTPUT_PORT_TYPE
S[2] <= Si[2].DB_MAX_OUTPUT_PORT_TYPE
S[3] <= Si[3].DB_MAX_OUTPUT_PORT_TYPE


