Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Wed Aug 20 17:25:00 2025

In normal mode(fast, normal, performance).

Placement started.
Placement done.
Total placement takes 9.36 sec.

Routing started.
Building routing graph takes 3.64 sec.
Processing design graph takes 1.23 sec.
Total nets for routing : 5742.
Global routing takes 8.03 sec.
Detailed routing takes 4.02 sec.
Hold Violation Fix in router takes 2.12 sec.
Finish routing takes 0.27 sec.
Cleanup routing takes 0.06 sec.
Routing done.
Total routing takes 20.75 sec.

IO Port Info:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT       | DIRECTION     | LOC     | BANK       | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | DDR_RES     | IN_MAG     | HYS     | DYN_TERM     | CONSTRAINT     | IO_REGISTER     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clk        | input         | D18     | BANKL3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| led[0]     | output        | A20     | BANKL3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| led[1]     | output        | C18     | BANKL3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| led[2]     | output        | C19     | BANKL3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| led[3]     | output        | E18     | BANKL3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| led[4]     | output        | A17     | BANKL3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| led[5]     | output        | A18     | BANKL3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| led[6]     | output        | C17     | BANKL3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| led[7]     | output        | B17     | BANKL3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| rstn       | input         | C22     | BANKL3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 240           | 0                  
| Use of BKCL                 | 1        | 6             | 17                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 655      | 11675         | 6                  
|   FF                        | 3231     | 93400         | 4                  
|   LUT                       | 1683     | 46700         | 4                  
|   LUT-FF pairs              | 1210     | 46700         | 3                  
| Use of CLMS                 | 245      | 4975          | 5                  
|   FF                        | 1033     | 39800         | 3                  
|   LUT                       | 571      | 19900         | 3                  
|   LUT-FF pairs              | 415      | 19900         | 3                  
|   Distributed RAM           | 0        | 19900         | 0                  
| Use of DDRPHY_CPD           | 0        | 12            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 6             | 0                  
| Use of DDR_PHY              | 0        | 24            | 0                  
| Use of DRM                  | 27       | 155           | 18                 
| Use of GPLL                 | 0        | 6             | 0                  
| Use of GSEB                 | 0        | 218           | 0                  
| Use of HARD0                | 471      | 10550         | 5                  
| Use of HCKB                 | 11       | 96            | 12                 
|  HCKB dataused              | 5        | 96            | 6                  
| Use of HCKMUX_TEST          | 0        | 8             | 0                  
| Use of HSSTLP               | 0.5      | 2             | 25                 
| Use of IO                   | 10       | 300           | 4                  
|   IOBD                      | 4        | 144           | 3                  
|   IOBS                      | 6        | 156           | 4                  
| Use of IOCKB                | 0        | 24            | 0                  
| Use of IOCKMUX_TEST         | 0        | 6             | 0                  
| Use of IOLHR                | 10       | 300           | 4                  
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 12            | 0                  
| Use of MRCKMUX_TEST         | 0        | 6             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 6             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 12            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 6             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 6             | 0                  
| Use of PPLL                 | 0        | 6             | 0                  
| Use of PREGMUXC_TEST        | 0        | 4             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 6             | 0                  
| Use of RCKB                 | 0        | 24            | 0                  
|  RCKB dataused              | 0        | 24            | 0                  
| Use of RCKMUX_TEST          | 0        | 6             | 0                  
| Use of SCANCHAIN            | 1        | 1             | 100                
| Use of SCKMUX_TEST          | 0        | 12            | 0                  
| Use of SFB                  | 0        | 2225          | 0                  
| Use of SPAD                 | 2        | 8             | 25                 
| Use of TSERDES              | 0        | 48            | 0                  
| Use of USCM                 | 4        | 32            | 13                 
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Global Clock Info:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClk Inst                | Site Of GClk Inst     | GClk Fanout Net     | Clock Loads     | Non_Clock Loads     | Driver Inst                                                                   | Driver Pin        | Site Of Driver Inst     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_3/gopclkbufg     | USCM_215_576          | ntclkbufg_0         | 2122            | 0                   | hsst_inst/U_GTP_HSSTLP_WRAPPER/CHANNEL3_ENABLE.U_GTP_HSSTLP_LANE3/gophsst     | P_RCLK2FABRIC     | HSSTLP_364_0            
| clkbufg_4/gopclkbufg     | USCM_215_582          | ntclkbufg_1         | 472             | 0                   | u_CORES/u_GTP_SCANCHAIN_PG/scanchain                                          | TCK1              | SCANCHAIN_88_312        
| clkbufg_5/gopclkbufg     | USCM_215_624          | ntclkbufg_2         | 144             | 0                   | clk_ibuf/opit_1                                                               | DI_TO_CLK         | IOLHR_16_1080           
| clkbufg_6/gopclkbufg     | USCM_215_579          | ntclkbufg_3         | 35              | 0                   | hsst_inst/U_GTP_HSSTLP_WRAPPER/CHANNEL3_ENABLE.U_GTP_HSSTLP_LANE3/gophsst     | P_TCLK2FABRIC     | HSSTLP_364_0            
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                         | LUT      | FF       | Distributed RAM     | APM     | DRM     | ADC     | ANALOG     | CCS     | DDRPHY_CPD     | DDRPHY_IOCLK_DIV     | DDR_PHY     | GPLL     | HCKB     | HSSTLP     | IO     | IOCKB     | KEYRAM     | MRCKB     | PCIE     | PPLL     | RCKB     | SCANCHAIN     | TSERDES     | USCM     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| hsst_top                                 | 2254     | 4264     | 0                   | 0       | 27      | 0       | 0          | 1       | 0              | 0                    | 0           | 0        | 11       | 0.5        | 10     | 0         | 0          | 0         | 0        | 0        | 0        | 1             | 0           | 4        
| + Word_Alignment_32bit_inst              | 85       | 122      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + hsst_inst                              | 218      | 173      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0.5        | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + U_GTP_HSSTLP_WRAPPER                 | 0        | 0        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0.5        | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + U_IPM2L_HSSTLP_RST                   | 218      | 173      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + AUTO_MODE.hsstlp_rst_pll           | 77       | 63       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + pll0_lock_deb                    | 22       | 15       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + pll0_lock_sync                   | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + pll0_lock_wtchdg                 | 21       | 21       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + pll0_rstn_sync                   | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + pll_rst_fsm_0                    | 34       | 23       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + AUTO_MODE.hsstlp_rst_rx            | 119      | 92       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + RXLANE3_ENABLE.rxlane_fsm3       | 79       | 58       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + SYNC_RXLANE[3].cdr_align_deb     | 22       | 15       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + SYNC_RXLANE[3].cdr_align_sync    | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + SYNC_RXLANE[3].sigdet_deb        | 18       | 15       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + SYNC_RXLANE[3].sigdet_sync       | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + AUTO_MODE.hsstlp_rst_tx            | 22       | 18       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + TXLANE3_ENABLE.txlane_rst_fsm3   | 22       | 18       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_CORES                                | 1794     | 3858     | 0                   | 0       | 27      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 1             | 0           | 0        
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                         
+-------------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/12_sfp/prj/hssttest/device_map/hsst_top_map.adf           
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/12_sfp/prj/hssttest/device_map/hsst_top.pcf               
| Output     | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/12_sfp/prj/hssttest/place_route/hsst_top_pnr.adf          
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/12_sfp/prj/hssttest/place_route/clock_utilization.txt     
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/12_sfp/prj/hssttest/place_route/hsst_top_plc.adf          
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/12_sfp/prj/hssttest/place_route/hsst_top.prr              
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/12_sfp/prj/hssttest/place_route/hsst_top_prr.prt          
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/12_sfp/prj/hssttest/place_route/hsst_top_pnr.netlist      
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/12_sfp/prj/hssttest/place_route/prr.db                    
+-------------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: pnr 
Peak memory: 1,259 MB
Total CPU time to pnr completion : 0h:0m:48s
Process Total CPU time to pnr completion : 0h:0m:49s
Total real time to pnr completion : 0h:1m:0s
