// Seed: 1784414659
module module_0 (
    input uwire id_0,
    output tri1 id_1,
    output supply1 id_2,
    input uwire id_3,
    output tri0 id_4,
    input supply1 id_5
);
endmodule
module module_1 #(
    parameter id_1 = 32'd58
) (
    output wire id_0,
    input  tri1 _id_1,
    input  tri1 id_2
);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_2
  );
  assign modCall_1.id_5 = 0;
  assign id_0 = id_1;
  tri [id_1 : id_1] id_4;
  buf primCall (id_0, id_2);
  assign id_4 = 1;
  assign id_4 = 1'b0;
  assign id_0 = id_4;
  logic id_5 = -1;
  assign id_5 = id_5;
  assign id_4 = id_5 & id_5;
endmodule
