

================================================================
== Synthesis Summary Report of 'bgn_inference'
================================================================
+ General Information: 
    * Date:           Mon Mar  2 00:04:14 2026
    * Version:        2025.2 (Build 6295257 on Nov 14 2025)
    * Project:        mnist_mlp_bgn
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-2
    

* Performance & Resource Estimates: 
+-------------------------------------------+------+---------------+----------+---------+-------+----------+---------+-----------+------+---------+---------+-----------+-----------+-----+
|                  Modules                  | Issue|               | Iteration|         |  Trip |          |       Latency       |      |         |         |           |           |     |
|                  & Loops                  | Type | Violation Type|  Latency | Interval| Count | Pipelined| (cycles)|    (ns)   | Slack|  BRAM   |   DSP   |     FF    |    LUT    | URAM|
+-------------------------------------------+------+---------------+----------+---------+-------+----------+---------+-----------+------+---------+---------+-----------+-----------+-----+
|+ bgn_inference                            |     -|              -|         -|    22427|      -|        no|    22426|  2.243e+05|  0.00|   8 (2%)|  2 (~0%)|  1707 (1%)|  2158 (4%)|    -|
| + bgn_inference_Pipeline_LAYER1_XNOR_POP  |     -|              -|         -|        -|      -|       yes|    16007|  1.601e+05|  0.00|  2 (~0%)|  1 (~0%)|  258 (~0%)|  448 (~0%)|    -|
|  o LAYER1_XNOR_POP                        |     -|              -|         7|        1|  16000|       yes|    16005|  1.600e+05|  7.30|        -|        -|          -|          -|    -|
| + bgn_inference_Pipeline_LAYER2_MAC       |     -|              -|         -|        -|      -|       yes|     6406|  6.406e+04|  0.21|   4 (1%)|  1 (~0%)|  405 (~0%)|  515 (~0%)|    -|
|  o LAYER2_MAC                             |     -|              -|         6|        1|   6400|       yes|     6404|  6.404e+04|  7.30|        -|        -|          -|          -|    -|
+-------------------------------------------+------+---------------+----------+---------+-------+----------+---------+-----------+------+---------+---------+-----------+-----------+-----+
    Name Prefix: '+' for module, 'o' for loop, '*' for dataflow


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface   | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|             |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem0 | READ_ONLY  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 8             | 128    | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register        | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL            | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER            | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER          | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR          | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | weight_mem_1    | 0x10   | 32    | W      | Data signal of weight_mem        |                                                                      |
| s_axi_control | weight_mem_2    | 0x14   | 32    | W      | Data signal of weight_mem        |                                                                      |
| s_axi_control | prediction      | 0x1c   | 32    | R      | Data signal of prediction        |                                                                      |
| s_axi_control | prediction_ctrl | 0x20   | 32    | R      | Control signal of prediction     | 0=prediction_ap_vld                                                  |
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+--------------+
| Argument   | Direction | Datatype     |
+------------+-----------+--------------+
| input_img  | in        | ap_uint<32>* |
| weight_mem | in        | ap_uint<32>* |
| prediction | out       | int*         |
+------------+-----------+--------------+

* SW-to-HW Mapping
+------------+---------------+-----------+----------+-------------------------------------------+
| Argument   | HW Interface  | HW Type   | HW Usage | HW Info                                   |
+------------+---------------+-----------+----------+-------------------------------------------+
| input_img  | s_axi_control | memory    |          | name=input_img offset=128 range=128       |
| weight_mem | m_axi_gmem0   | interface |          | channel=0                                 |
| weight_mem | s_axi_control | register  | offset   | name=weight_mem_1 offset=0x10 range=32    |
| weight_mem | s_axi_control | register  | offset   | name=weight_mem_2 offset=0x14 range=32    |
| prediction | s_axi_control | register  |          | name=prediction offset=0x1c range=32      |
| prediction | s_axi_control | register  |          | name=prediction_ctrl offset=0x20 range=32 |
+------------+---------------+-----------+----------+-------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+--------+------------------------+
| HW Interface | Direction | Length | Width | Loop   | Loop Location          |
+--------------+-----------+--------+-------+--------+------------------------+
| m_axi_gmem0  | read      | 16000  | 32    | LAYER1 | bgn_inference.cpp:48:5 |
+--------------+-----------+--------+-------+--------+------------------------+

* All M_AXI Variable Accesses
+--------------+------------+-------------------------+-----------+--------------+--------+----------+------------------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable   | Access Location         | Direction | Burst Status | Length | Loop     | Loop Location          | Resolution | Problem                                                                                               |
+--------------+------------+-------------------------+-----------+--------------+--------+----------+------------------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_gmem0  | weight_mem | bgn_inference.cpp:56:29 | read      | Widen Fail   |        | XNOR_POP | bgn_inference.cpp:52:9 | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem0  | weight_mem | bgn_inference.cpp:56:29 | read      | Inferred     | 16000  | LAYER1   | bgn_inference.cpp:48:5 |            |                                                                                                       |
+--------------+------------+-------------------------+-----------+--------------+--------+----------+------------------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-------------------------------------------+-----+--------+----------------+--------+-----------+---------+
| Name                                      | DSP | Pragma | Variable       | Op     | Impl      | Latency |
+-------------------------------------------+-----+--------+----------------+--------+-----------+---------+
| + bgn_inference                           | 2   |        |                |        |           |         |
|  + bgn_inference_Pipeline_LAYER1_XNOR_POP | 1   |        |                |        |           |         |
|    icmp_ln48_fu_261_p2                    |     |        | icmp_ln48      | seteq  | auto      | 0       |
|    add_ln48_fu_267_p2                     |     |        | add_ln48       | add    | fabric    | 0       |
|    icmp_ln52_fu_287_p2                    |     |        | icmp_ln52      | seteq  | auto      | 0       |
|    select_ln48_fu_293_p3                  |     |        | select_ln48    | select | auto_sel  | 0       |
|    select_ln48_1_fu_1051_p3               |     |        | select_ln48_1  | select | auto_sel  | 0       |
|    add_ln48_1_fu_326_p2                   |     |        | add_ln48_1     | add    | fabric    | 0       |
|    select_ln48_2_fu_332_p3                |     |        | select_ln48_2  | select | auto_sel  | 0       |
|    xor_ln59_fu_346_p2                     |     |        | xor_ln59       | xor    | auto      | 0       |
|    xnor_res_fu_351_p2                     |     |        | xnor_res       | xor    | auto      | 0       |
|    add_ln60_fu_737_p2                     |     |        | add_ln60       | add    | fabric    | 0       |
|    add_ln60_1_fu_747_p2                   |     |        | add_ln60_1     | add    | fabric    | 0       |
|    add_ln60_2_fu_757_p2                   |     |        | add_ln60_2     | add    | fabric    | 0       |
|    add_ln60_3_fu_767_p2                   |     |        | add_ln60_3     | add    | fabric    | 0       |
|    add_ln60_4_fu_777_p2                   |     |        | add_ln60_4     | add    | fabric    | 0       |
|    add_ln60_5_fu_787_p2                   |     |        | add_ln60_5     | add    | fabric    | 0       |
|    add_ln60_6_fu_797_p2                   |     |        | add_ln60_6     | add    | fabric    | 0       |
|    add_ln60_7_fu_807_p2                   |     |        | add_ln60_7     | add    | fabric    | 0       |
|    add_ln60_8_fu_817_p2                   |     |        | add_ln60_8     | add    | fabric    | 0       |
|    add_ln60_9_fu_827_p2                   |     |        | add_ln60_9     | add    | fabric    | 0       |
|    add_ln60_10_fu_837_p2                  |     |        | add_ln60_10    | add    | fabric    | 0       |
|    add_ln60_11_fu_847_p2                  |     |        | add_ln60_11    | add    | fabric    | 0       |
|    add_ln60_12_fu_857_p2                  |     |        | add_ln60_12    | add    | fabric    | 0       |
|    add_ln60_13_fu_867_p2                  |     |        | add_ln60_13    | add    | fabric    | 0       |
|    add_ln60_14_fu_877_p2                  |     |        | add_ln60_14    | add    | fabric    | 0       |
|    add_ln60_15_fu_887_p2                  |     |        | add_ln60_15    | add    | fabric    | 0       |
|    add_ln60_16_fu_897_p2                  |     |        | add_ln60_16    | add    | fabric    | 0       |
|    add_ln60_17_fu_907_p2                  |     |        | add_ln60_17    | add    | fabric    | 0       |
|    add_ln60_18_fu_917_p2                  |     |        | add_ln60_18    | add    | fabric    | 0       |
|    add_ln60_19_fu_927_p2                  |     |        | add_ln60_19    | add    | fabric    | 0       |
|    add_ln60_20_fu_937_p2                  |     |        | add_ln60_20    | add    | fabric    | 0       |
|    add_ln60_21_fu_947_p2                  |     |        | add_ln60_21    | add    | fabric    | 0       |
|    add_ln60_22_fu_957_p2                  |     |        | add_ln60_22    | add    | fabric    | 0       |
|    add_ln60_23_fu_967_p2                  |     |        | add_ln60_23    | add    | fabric    | 0       |
|    add_ln60_24_fu_977_p2                  |     |        | add_ln60_24    | add    | fabric    | 0       |
|    add_ln60_25_fu_987_p2                  |     |        | add_ln60_25    | add    | fabric    | 0       |
|    add_ln60_26_fu_997_p2                  |     |        | add_ln60_26    | add    | fabric    | 0       |
|    add_ln60_27_fu_1007_p2                 |     |        | add_ln60_27    | add    | fabric    | 0       |
|    add_ln60_28_fu_1017_p2                 |     |        | add_ln60_28    | add    | fabric    | 0       |
|    add_ln60_29_fu_1027_p2                 |     |        | add_ln60_29    | add    | fabric    | 0       |
|    add_ln60_30_fu_1037_p2                 |     |        | add_ln60_30    | add    | fabric    | 0       |
|    popcount_acc_1_fu_1061_p2              |     |        | popcount_acc_1 | add    | fabric    | 0       |
|    add_ln52_fu_306_p2                     |     |        | add_ln52       | add    | fabric    | 0       |
|    icmp_ln52_1_fu_312_p2                  |     |        | icmp_ln52_1    | seteq  | auto      | 0       |
|    bipolar_val_fu_1075_p2                 |     |        | bipolar_val    | add    | fabric    | 0       |
|    mac_muladd_11s_5ns_13s_16_4_1_U1       | 1   |        | mul_ln66       | mul    | dsp_slice | 3       |
|    mac_muladd_11s_5ns_13s_16_4_1_U1       | 1   |        | bn_calc        | add    | dsp_slice | 3       |
|    icmp_ln70_fu_1115_p2                   |     |        | icmp_ln70      | setgt  | auto      | 0       |
|    select_ln70_fu_1121_p3                 |     |        | select_ln70    | select | auto_sel  | 0       |
|  + bgn_inference_Pipeline_LAYER2_MAC      | 1   |        |                |        |           |         |
|    icmp_ln78_fu_187_p2                    |     |        | icmp_ln78      | seteq  | auto      | 0       |
|    add_ln78_fu_193_p2                     |     |        | add_ln78       | add    | fabric    | 0       |
|    icmp_ln82_fu_205_p2                    |     |        | icmp_ln82      | seteq  | auto      | 0       |
|    select_ln73_fu_211_p3                  |     |        | select_ln73    | select | auto_sel  | 0       |
|    grp_fu_424_p2                          |     |        | select_ln73_1  | select | auto_sel  | 0       |
|    add_ln78_1_fu_219_p2                   |     |        | add_ln78_1     | add    | fabric    | 0       |
|    select_ln78_fu_225_p3                  |     |        | select_ln78    | select | auto_sel  | 0       |
|    select_ln78_1_fu_330_p3                |     |        | select_ln78_1  | select | auto_sel  | 0       |
|    select_ln78_2_fu_337_p3                |     |        | select_ln78_2  | select | auto_sel  | 0       |
|    mac_muladd_7ns_6s_31s_31_4_1_U9        | 1   |        | mul_ln85       | mul    | dsp_slice | 3       |
|    mac_muladd_7ns_6s_31s_31_4_1_U9        | 1   |        | sext_ln84      | sext   | dsp_slice | 3       |
|    mac_muladd_7ns_6s_31s_31_4_1_U9        | 1   |        | accumulator_1  | add    | dsp_slice | 3       |
|    add_ln82_fu_233_p2                     |     |        | add_ln82       | add    | fabric    | 0       |
|    final_score_fu_361_p2                  |     |        | final_score    | add    | fabric    | 0       |
|    icmp_ln93_fu_371_p2                    |     |        | icmp_ln93      | setgt  | auto      | 0       |
|    max_score_1_fu_377_p3                  |     |        | max_score_1    | select | auto_sel  | 0       |
|    class_idx_1_fu_388_p3                  |     |        | class_idx_1    | select | auto_sel  | 0       |
+-------------------------------------------+-----+--------+----------------+--------+-----------+---------+


================================================================
== Storage Report
================================================================
+-------------------------------------------+--------------+-----------+------+------+--------+------------+--------+---------+------------------+
| Name                                      | Usage        | Type      | BRAM | URAM | Pragma | Variable   | Impl   | Latency | Bitwidth, Depth, |
|                                           |              |           |      |      |        |            |        |         | Banks            |
+-------------------------------------------+--------------+-----------+------+------+--------+------------+--------+---------+------------------+
| + bgn_inference                           |              |           | 8    | 0    |        |            |        |         |                  |
|   control_s_axi_U                         | interface    | s_axilite |      |      |        |            |        |         |                  |
|   gmem0_m_axi_U                           | interface    | m_axi     | 2    |      |        |            |        |         |                  |
|   hidden_out_U                            | ram_1p array |           |      |      | yes    | hidden_out | lutram | 1       | 7, 640, 1        |
|  + bgn_inference_Pipeline_LAYER1_XNOR_POP |              |           | 2    | 0    |        |            |        |         |                  |
|    bn_scale_U                             | rom_1p       |           | 1    |      | pragma | bn_scale   | bram   | 1       | 5, 640, 1        |
|    bn_offset_U                            | rom_1p       |           | 1    |      | pragma | bn_offset  | bram   | 1       | 13, 640, 1       |
|  + bgn_inference_Pipeline_LAYER2_MAC      |              |           | 4    | 0    |        |            |        |         |                  |
|    weights_l2_U                           | rom_1p       |           | 3    |      | pragma | weights_l2 | bram   | 1       | 6, 6400, 1       |
|    bias_l2_U                              | rom_1p       |           | 1    |      | pragma | bias_l2    | bram   | 1       | 4, 10, 1         |
+-------------------------------------------+--------------+-----------+------+------+--------+------------+--------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Inferred Pragmas
+--------------+---------+------------------------------------------------------------------------------+-------------------------------+
| Type         | Options | Location                                                                     | Inferred From                 |
+--------------+---------+------------------------------------------------------------------------------+-------------------------------+
| LOOP_FLATTEN |         | loop LAYER1 (bgn_inference.cpp:48:5) in bgn_inference (bgn_inference.cpp:48) | pipeline bgn_inference.cpp:53 |
| LOOP_FLATTEN |         | loop LAYER2 (bgn_inference.cpp:78:5) in bgn_inference (bgn_inference.cpp:78) | pipeline bgn_inference.cpp:83 |
+--------------+---------+------------------------------------------------------------------------------+-------------------------------+

* Valid Pragma Syntax
+--------------+-------------------------------------------------------------+-----------------------------------------+
| Type         | Options                                                     | Location                                |
+--------------+-------------------------------------------------------------+-----------------------------------------+
| INLINE       |                                                             | in hls_popcount (bgn_inference.cpp:11)  |
| UNROLL       |                                                             | in hls_popcount (bgn_inference.cpp:14)  |
| INTERFACE    | s_axilite port=input_img bundle=control                     | in bgn_inference (bgn_inference.cpp:27) |
| INTERFACE    | s_axilite port=prediction bundle=control                    | in bgn_inference (bgn_inference.cpp:28) |
| INTERFACE    | s_axilite port=weight_mem bundle=control                    | in bgn_inference (bgn_inference.cpp:29) |
| INTERFACE    | s_axilite port=return bundle=control                        | in bgn_inference (bgn_inference.cpp:30) |
| INTERFACE    | m_axi port=weight_mem offset=slave bundle=gmem0 depth=16384 | in bgn_inference (bgn_inference.cpp:35) |
| BIND_STORAGE | variable=bn_scale type=rom_1p impl=bram                     | in bgn_inference (bgn_inference.cpp:38) |
| BIND_STORAGE | variable=bn_offset type=rom_1p impl=bram                    | in bgn_inference (bgn_inference.cpp:39) |
| BIND_STORAGE | variable=weights_l2 type=rom_1p impl=bram                   | in bgn_inference (bgn_inference.cpp:40) |
| BIND_STORAGE | variable=bias_l2 type=rom_1p impl=bram                      | in bgn_inference (bgn_inference.cpp:41) |
| BIND_STORAGE | variable=hidden_out type=ram_1p impl=lutram                 | in bgn_inference (bgn_inference.cpp:44) |
| PIPELINE     | ii=1                                                        | in bgn_inference (bgn_inference.cpp:53) |
| PIPELINE     | ii=1                                                        | in bgn_inference (bgn_inference.cpp:83) |
+--------------+-------------------------------------------------------------+-----------------------------------------+


