

================================================================
== Vitis HLS Report for 'compute_add_Pipeline_execute'
================================================================
* Date:           Wed May  7 22:03:06 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        krnl_vadd
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.158 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |     4098|     4098|  20.490 us|  20.490 us|  4097|  4097|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- execute  |     4096|     4096|         2|          1|          1|  4096|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|      91|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        -|     -|        -|       -|    -|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        0|     104|    -|
|Register         |        -|     -|       34|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     0|       34|     195|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln106_fu_99_p2                |         +|   0|  0|  31|          31|           1|
    |add_ln108_fu_121_p2               |         +|   0|  0|  32|          32|          32|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |ap_int_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |ap_str_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |icmp_ln106_fu_93_p2               |      icmp|   0|  0|  16|          32|          32|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  91|         104|          75|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   8|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   8|          2|    1|          2|
    |ap_sig_allocacmp_i_load  |  32|          2|   31|         62|
    |i_fu_40                  |  32|          2|   31|         62|
    |in1_stream_blk_n         |   8|          2|    1|          2|
    |in2_stream_blk_n         |   8|          2|    1|          2|
    |out_stream_blk_n         |   8|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 104|         14|   67|        134|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_40                  |  31|   0|   31|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  34|   0|   34|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  compute_add_Pipeline_execute|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  compute_add_Pipeline_execute|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  compute_add_Pipeline_execute|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  compute_add_Pipeline_execute|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  compute_add_Pipeline_execute|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  compute_add_Pipeline_execute|  return value|
|ap_ext_blocking_n          |  out|    1|  ap_ctrl_hs|  compute_add_Pipeline_execute|  return value|
|ap_str_blocking_n          |  out|    1|  ap_ctrl_hs|  compute_add_Pipeline_execute|  return value|
|ap_int_blocking_n          |  out|    1|  ap_ctrl_hs|  compute_add_Pipeline_execute|  return value|
|in1_stream_dout            |   in|   32|     ap_fifo|                    in1_stream|       pointer|
|in1_stream_num_data_valid  |   in|    3|     ap_fifo|                    in1_stream|       pointer|
|in1_stream_fifo_cap        |   in|    3|     ap_fifo|                    in1_stream|       pointer|
|in1_stream_empty_n         |   in|    1|     ap_fifo|                    in1_stream|       pointer|
|in1_stream_read            |  out|    1|     ap_fifo|                    in1_stream|       pointer|
|in2_stream_dout            |   in|   32|     ap_fifo|                    in2_stream|       pointer|
|in2_stream_num_data_valid  |   in|    3|     ap_fifo|                    in2_stream|       pointer|
|in2_stream_fifo_cap        |   in|    3|     ap_fifo|                    in2_stream|       pointer|
|in2_stream_empty_n         |   in|    1|     ap_fifo|                    in2_stream|       pointer|
|in2_stream_read            |  out|    1|     ap_fifo|                    in2_stream|       pointer|
|out_stream_din             |  out|   32|     ap_fifo|                    out_stream|       pointer|
|out_stream_num_data_valid  |   in|    3|     ap_fifo|                    out_stream|       pointer|
|out_stream_fifo_cap        |   in|    3|     ap_fifo|                    out_stream|       pointer|
|out_stream_full_n          |   in|    1|     ap_fifo|                    out_stream|       pointer|
|out_stream_write           |  out|    1|     ap_fifo|                    out_stream|       pointer|
|size_load                  |   in|   32|     ap_none|                     size_load|        scalar|
+---------------------------+-----+-----+------------+------------------------------+--------------+

