$date
	Sat Dec 03 15:02:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Testbench $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var integer 32 # cnt [31:0] $end
$scope module mips $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 $ RegWrite $end
$var wire 1 % RegDst $end
$var wire 1 & MemtoReg $end
$var wire 1 ' MemWrite $end
$var wire 1 ( MemRead $end
$var wire 1 ) Jump $end
$var wire 32 * Ins [31:0] $end
$var wire 1 + ExtOp $end
$var wire 1 , Branch $end
$var wire 1 - ALUSrc $end
$var wire 3 . ALUOp [2:0] $end
$scope module Controller $end
$var wire 6 / Opcode [31:26] $end
$var reg 3 0 ALUOp [2:0] $end
$var reg 1 - ALUSrc $end
$var reg 1 , Branch $end
$var reg 1 + ExtOp $end
$var reg 1 ) Jump $end
$var reg 1 ( MemRead $end
$var reg 1 ' MemWrite $end
$var reg 1 & MemtoReg $end
$var reg 1 % RegDst $end
$var reg 1 $ RegWrite $end
$upscope $end
$scope module DataPath $end
$var wire 3 1 ALUOp [2:0] $end
$var wire 1 - ALUSrc $end
$var wire 1 , Branch $end
$var wire 1 2 Branch_2 $end
$var wire 1 + ExtOp $end
$var wire 1 ) Jump $end
$var wire 1 ( MemRead $end
$var wire 1 ' MemWrite $end
$var wire 1 & MemtoReg $end
$var wire 1 3 PCSrc $end
$var wire 1 % RegDst $end
$var wire 1 $ RegWrite $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 4 mux_forward_out2 [31:0] $end
$var wire 32 5 mux_forward_out1 [31:0] $end
$var wire 5 6 mux_RegDst_out [4:0] $end
$var wire 32 7 mux_MemToReg_out [31:0] $end
$var wire 32 8 mux_ALUSrc_out [31:0] $end
$var wire 1 9 ctrflush $end
$var wire 32 : comparesrc2 [31:0] $end
$var wire 32 ; comparesrc1 [31:0] $end
$var wire 1 < Zero_Compare $end
$var wire 1 = Zero_ALU $end
$var wire 5 > WB_Reg_Write [4:0] $end
$var wire 1 ? WB_RegWrite $end
$var wire 1 @ WB_MemtoReg $end
$var wire 32 A WB_Data_out [31:0] $end
$var wire 32 B WB_ALU [31:0] $end
$var wire 32 C RegfileOut2 [31:0] $end
$var wire 32 D RegfileOut1 [31:0] $end
$var wire 32 E PC_add_4 [31:0] $end
$var wire 1 F PCWrite $end
$var wire 32 G PC [31:0] $end
$var wire 32 H NPC [31:0] $end
$var wire 1 I MEM_Zero $end
$var wire 32 J MEM_WriteData [31:0] $end
$var wire 5 K MEM_Reg_Write [4:0] $end
$var wire 1 L MEM_RegWrite $end
$var wire 32 M MEM_PC [31:0] $end
$var wire 1 N MEM_MemtoReg $end
$var wire 1 O MEM_MemWrite $end
$var wire 1 P MEM_MemRead $end
$var wire 26 Q MEM_Jump_ins_add [25:0] $end
$var wire 1 R MEM_Jump $end
$var wire 32 S MEM_Extimm [31:0] $end
$var wire 1 T MEM_Branch $end
$var wire 32 U MEM_ALU [31:0] $end
$var wire 32 V Ins [31:0] $end
$var wire 1 W IFflush $end
$var wire 1 X IFWrite $end
$var wire 32 Y ID_ins [31:0] $end
$var wire 32 Z ID_PC [31:0] $end
$var wire 1 [ ForwardB_2 $end
$var wire 2 \ ForwardB_1 [1:0] $end
$var wire 1 ] ForwardA_2 $end
$var wire 2 ^ ForwardA_1 [1:0] $end
$var wire 32 _ ExtOut [31:0] $end
$var wire 5 ` EX_rt [4:0] $end
$var wire 5 a EX_rs [4:0] $end
$var wire 5 b EX_rd [4:0] $end
$var wire 32 c EX_Reg_data_2_out [31:0] $end
$var wire 32 d EX_Reg_data_1_out [31:0] $end
$var wire 1 e EX_RegWrite $end
$var wire 1 f EX_RegDst $end
$var wire 32 g EX_PC [31:0] $end
$var wire 1 h EX_MemtoReg $end
$var wire 1 i EX_MemWrite $end
$var wire 1 j EX_MemRead $end
$var wire 26 k EX_Jump_ins_add [25:0] $end
$var wire 1 l EX_Jump $end
$var wire 16 m EX_Extimm [15:0] $end
$var wire 1 n EX_ExtOp $end
$var wire 1 o EX_Branch $end
$var wire 1 p EX_ALUSrc $end
$var wire 3 q EX_ALUOp [2:0] $end
$var wire 32 r DmOut [31:0] $end
$var wire 1 s Branch_1 $end
$var wire 32 t AluOut [31:0] $end
$var wire 4 u AluCtrlOut [3:0] $end
$scope module ALU $end
$var wire 32 v rt [31:0] $end
$var wire 32 w rs [31:0] $end
$var wire 1 = Zero $end
$var wire 4 x AluCtrlOut [3:0] $end
$var reg 32 y AluOut [31:0] $end
$upscope $end
$scope module ALU_controller $end
$var wire 6 z func [5:0] $end
$var wire 3 { ALUOp [2:0] $end
$var reg 4 | AluCtrlOut [3:0] $end
$upscope $end
$scope module DM_OUT_MUX $end
$var wire 1 @ MemtoReg $end
$var wire 32 } DmData [31:0] $end
$var wire 32 ~ ALUData [31:0] $end
$var reg 32 !" mux_MemToReg_out [31:0] $end
$upscope $end
$scope module EX_MEM $end
$var wire 32 "" EX_ALU [31:0] $end
$var wire 1 = EX_Zero $end
$var wire 1 ! clk $end
$var wire 32 #" EX_WriteData [31:0] $end
$var wire 5 $" EX_Reg_Write [4:0] $end
$var wire 1 e EX_RegWrite $end
$var wire 32 %" EX_PC [31:0] $end
$var wire 1 h EX_MemtoReg $end
$var wire 1 i EX_MemWrite $end
$var wire 1 j EX_MemRead $end
$var wire 26 &" EX_Jump_ins_add [25:0] $end
$var wire 1 l EX_Jump $end
$var wire 32 '" EX_Extimm [31:0] $end
$var wire 1 o EX_Branch $end
$var reg 32 (" MEM_ALU [31:0] $end
$var reg 1 T MEM_Branch $end
$var reg 32 )" MEM_Extimm [31:0] $end
$var reg 1 R MEM_Jump $end
$var reg 26 *" MEM_Jump_ins_add [25:0] $end
$var reg 1 P MEM_MemRead $end
$var reg 1 O MEM_MemWrite $end
$var reg 1 N MEM_MemtoReg $end
$var reg 32 +" MEM_PC [31:0] $end
$var reg 1 L MEM_RegWrite $end
$var reg 5 ," MEM_Reg_Write [4:0] $end
$var reg 32 -" MEM_WriteData [31:0] $end
$var reg 1 I MEM_Zero $end
$upscope $end
$scope module Forward_MUX_1 $end
$var wire 32 ." alu_out [31:0] $end
$var wire 32 /" writedata [31:0] $end
$var wire 32 0" rs_rt_imm [31:0] $end
$var wire 32 1" mux_forward_out [31:0] $end
$var wire 2 2" forward_C [1:0] $end
$upscope $end
$scope module Forward_MUX_2 $end
$var wire 32 3" alu_out [31:0] $end
$var wire 32 4" writedata [31:0] $end
$var wire 32 5" rs_rt_imm [31:0] $end
$var wire 32 6" mux_forward_out [31:0] $end
$var wire 2 7" forward_C [1:0] $end
$upscope $end
$scope module ID_EX $end
$var wire 3 8" ID_ALUOp [2:0] $end
$var wire 1 - ID_ALUSrc $end
$var wire 1 , ID_Branch $end
$var wire 1 + ID_ExtOp $end
$var wire 16 9" ID_Extimm [15:0] $end
$var wire 1 ) ID_Jump $end
$var wire 26 :" ID_Jump_ins_add [25:0] $end
$var wire 1 ( ID_MemRead $end
$var wire 1 ' ID_MemWrite $end
$var wire 1 & ID_MemtoReg $end
$var wire 1 % ID_RegDst $end
$var wire 1 $ ID_RegWrite $end
$var wire 5 ;" ID_rd [4:0] $end
$var wire 5 <" ID_rs [4:0] $end
$var wire 5 =" ID_rt [4:0] $end
$var wire 1 ! clk $end
$var wire 1 9 ctrflush $end
$var wire 32 >" ID_ReadData2 [31:0] $end
$var wire 32 ?" ID_ReadData1 [31:0] $end
$var wire 32 @" ID_PC [31:0] $end
$var reg 3 A" EX_ALUOp [2:0] $end
$var reg 1 p EX_ALUSrc $end
$var reg 1 o EX_Branch $end
$var reg 1 n EX_ExtOp $end
$var reg 16 B" EX_Extimm [15:0] $end
$var reg 1 l EX_Jump $end
$var reg 26 C" EX_Jump_ins_add [25:0] $end
$var reg 1 j EX_MemRead $end
$var reg 1 i EX_MemWrite $end
$var reg 1 h EX_MemtoReg $end
$var reg 32 D" EX_PC [31:0] $end
$var reg 32 E" EX_ReadData1 [31:0] $end
$var reg 32 F" EX_ReadData2 [31:0] $end
$var reg 1 f EX_RegDst $end
$var reg 1 e EX_RegWrite $end
$var reg 5 G" EX_rd [4:0] $end
$var reg 5 H" EX_rs [4:0] $end
$var reg 5 I" EX_rt [4:0] $end
$upscope $end
$scope module IF_ID $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 W IFflush $end
$var wire 32 J" IF_ins [31:0] $end
$var wire 32 K" IF_PC [31:0] $end
$var wire 1 X IFWrite $end
$var reg 32 L" ID_PC [31:0] $end
$var reg 32 M" ID_ins [31:0] $end
$upscope $end
$scope module IF_ID_MUX $end
$var wire 1 % RegDst $end
$var wire 5 N" rd [4:0] $end
$var wire 5 O" rt [4:0] $end
$var reg 5 P" mux_RegDst_out [4:0] $end
$upscope $end
$scope module MEM_WB $end
$var wire 32 Q" MEM_ALU [31:0] $end
$var wire 1 N MEM_MemtoReg $end
$var wire 1 L MEM_RegWrite $end
$var wire 5 R" MEM_Reg_Write [4:0] $end
$var wire 1 ! clk $end
$var wire 32 S" MEM_Data_in [31:0] $end
$var reg 32 T" WB_ALU [31:0] $end
$var reg 32 U" WB_Data_out [31:0] $end
$var reg 1 @ WB_MemtoReg $end
$var reg 1 ? WB_RegWrite $end
$var reg 5 V" WB_Reg_Write [4:0] $end
$upscope $end
$scope module RF_ALU_MUX $end
$var wire 1 p ALUSrc $end
$var wire 32 W" rtData [31:0] $end
$var wire 32 X" Imm [31:0] $end
$var reg 32 Y" mux_ALUSrc_out [31:0] $end
$upscope $end
$scope module beq_MUX_1 $end
$var wire 32 Z" AluOut [31:0] $end
$var wire 32 [" regdata [31:0] $end
$var wire 32 \" comparesrc [31:0] $end
$var wire 1 ] Forward_2 $end
$upscope $end
$scope module beq_MUX_2 $end
$var wire 32 ]" AluOut [31:0] $end
$var wire 32 ^" regdata [31:0] $end
$var wire 32 _" comparesrc [31:0] $end
$var wire 1 [ Forward_2 $end
$upscope $end
$scope module compare $end
$var wire 32 `" comparesrc_1 [31:0] $end
$var wire 32 a" comparesrc_2 [31:0] $end
$var wire 1 < Zero $end
$upscope $end
$scope module data_memory $end
$var wire 32 b" MEM_ALU [31:0] $end
$var wire 32 c" MEM_WriteData [31:0] $end
$var wire 1 P MemRead $end
$var wire 1 O MemWrite $end
$var wire 1 ! clk $end
$var reg 32 d" dm_out [31:0] $end
$upscope $end
$scope module extend_immediate $end
$var wire 1 n ExtOp $end
$var wire 16 e" ins16 [15:0] $end
$var reg 32 f" Extimm [31:0] $end
$upscope $end
$scope module forward_unit_1 $end
$var wire 1 e EX_RegWrite $end
$var wire 5 g" EX_Reg_Write [4:0] $end
$var wire 5 h" EX_rs [4:0] $end
$var wire 5 i" EX_rt [4:0] $end
$var wire 1 $ MEM_RegWrite $end
$var wire 5 j" MEM_Reg_Write [4:0] $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var reg 2 k" ForwardA_1 [1:0] $end
$var reg 2 l" ForwardB_1 [1:0] $end
$upscope $end
$scope module forward_unit_2 $end
$var wire 1 , Branch $end
$var wire 1 L EX_RegWrite $end
$var wire 5 m" EX_Reg_Write [4:0] $end
$var wire 1 ! clk $end
$var wire 5 n" rs [4:0] $end
$var wire 1 " rst $end
$var wire 5 o" rt [4:0] $end
$var reg 1 ] ForwardA_2 $end
$var reg 1 [ ForwardB_2 $end
$upscope $end
$scope module hazardunit $end
$var wire 1 , Branch $end
$var wire 1 j EX_MemRead $end
$var wire 1 e EX_RegWrite $end
$var wire 5 p" EX_Reg_Write [4:0] $end
$var wire 1 ( ID_MemRead $end
$var wire 1 $ ID_RegWrite $end
$var wire 1 ) Jump $end
$var wire 1 3 PCSrc $end
$var wire 1 ! clk $end
$var wire 5 q" mux_RegDst_out [4:0] $end
$var wire 5 r" rs [4:0] $end
$var wire 1 " rst $end
$var wire 5 s" rt [4:0] $end
$var reg 1 s Branch_1 $end
$var reg 1 X IFWrite $end
$var reg 1 W IFflush $end
$var reg 1 F PCWrite $end
$var reg 1 9 ctrflush $end
$upscope $end
$scope module im $end
$var wire 32 t" out_ins [31:0] $end
$var wire 32 u" PC [31:0] $end
$upscope $end
$scope module npc $end
$var wire 32 v" Beq_ext_imm [31:0] $end
$var wire 1 T Branch $end
$var wire 1 R Jump $end
$var wire 26 w" Jump_ins_add [25:0] $end
$var wire 1 < Zero $end
$var wire 32 x" PC_add_4 [31:0] $end
$var reg 32 y" NPC [31:0] $end
$var reg 32 z" PC_cur [31:0] $end
$upscope $end
$scope module pc $end
$var wire 32 {" NPC [31:0] $end
$var wire 1 F PCWrite $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var reg 32 |" PC [31:0] $end
$upscope $end
$scope module pc_add4 $end
$var wire 32 }" PC [31:0] $end
$var reg 32 ~" PC_add_4 [31:0] $end
$upscope $end
$scope module register_files $end
$var wire 1 ? RegWrite $end
$var wire 1 ! clk $end
$var wire 5 !# rd [4:0] $end
$var wire 5 "# rs [4:0] $end
$var wire 1 " rst $end
$var wire 5 ## rt [4:0] $end
$var wire 32 $# writedata [31:0] $end
$var wire 32 %# ReadData2 [31:0] $end
$var wire 32 &# ReadData1 [31:0] $end
$var integer 32 '# i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module andgate $end
$var wire 1 (# Branch_2 $end
$var wire 1 )# PCSrc $end
$var wire 1 *# Zero $end
$upscope $end
$scope module mux_branch $end
$var wire 1 +# PCSrc $end
$var wire 32 ,# pc_add_4 [31:0] $end
$var wire 32 -# pc_branch [31:0] $end
$var wire 32 .# pc_mux [31:0] $end
$upscope $end
$scope module mux_jump $end
$var wire 1 /# Jump $end
$var wire 32 0# pc_jump [31:0] $end
$var wire 32 1# pc_mux [31:0] $end
$var wire 32 2# NPC [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bz 2#
bz 1#
bz 0#
z/#
bz .#
bz -#
bz ,#
z+#
z*#
x)#
z(#
b100000 '#
bx &#
bx %#
bx $#
bx ##
bx "#
bx !#
b11000000000100 ~"
b11000000000000 }"
b11000000000000 |"
b11000000000100 {"
bx z"
b11000000000100 y"
b11000000000100 x"
bx w"
bx v"
b11000000000000 u"
b100100000100010000000000000010 t"
bx s"
bx r"
bx q"
bx p"
bx o"
bx n"
bx m"
bx l"
bx k"
bx j"
bx i"
bx h"
bx g"
bx f"
bx e"
bx d"
bx c"
bx b"
bx a"
bx `"
bx _"
bx ^"
bx ]"
bx \"
bx ["
bx Z"
bx Y"
bx X"
bx W"
bx V"
bx U"
bx T"
bx S"
bx R"
bx Q"
bx P"
bx O"
bx N"
bx M"
bx L"
b11000000000100 K"
b100100000100010000000000000010 J"
bx I"
bx H"
bx G"
bx F"
bx E"
bx D"
bx C"
bx B"
bx A"
bx @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
bx )"
bx ("
bx '"
bx &"
bx %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
bx |
bx {
bx z
bx y
bx x
bx w
bx v
bx u
bx t
xs
bx r
bx q
xp
xo
xn
bx m
xl
bx k
xj
xi
xh
bx g
xf
xe
bx d
bx c
bx b
bx a
bx `
bx _
bx ^
x]
bx \
x[
bx Z
bx Y
xX
xW
b100100000100010000000000000010 V
bx U
xT
bx S
xR
bx Q
xP
xO
xN
bx M
xL
bx K
bx J
xI
b11000000000100 H
b11000000000000 G
xF
b11000000000100 E
bx D
bx C
bx B
bx A
x@
x?
bx >
x=
x<
bx ;
bx :
x9
bx 8
bx 7
bx 6
bx 5
bx 4
x3
x2
bx 1
bx 0
bx /
bx .
x-
x,
x+
bx *
x)
x(
x'
x&
x%
x$
b0 #
1"
0!
$end
#10
0"
#20
b10001 6
b10001 $"
b10001 P"
1<
b0 4
b0 #"
b0 6"
b0 W"
b0 5
b0 w
b0 1"
03
b0 :
b0 _"
b0 a"
b0 ;
b0 \"
b0 `"
02
b0 C
b0 5"
b0 >"
b0 ^"
b0 %#
b0 D
b0 0"
b0 ?"
b0 ["
b0 &#
0%
0)
0,
0(
0&
b10 .
b10 0
b10 1
b10 8"
0'
0-
1$
1+
b10001 i"
b0 h"
b0 N"
b10001 O"
b0 <"
b0 ;"
b10001 ="
b10 9"
b100010000000000000010 :"
b10001 o"
b0 n"
b10001 s"
b0 r"
b10001 ##
b0 "#
b1001 /
b100100000100010000000000000010 *
b100100000100010000000000000010 Y
b100100000100010000000000000010 M"
b11000000000100 Z
b11000000000100 @"
b11000000000100 L"
1s
1X
09
1F
0W
0[
0]
b0 \
b0 7"
b0 l"
b0 ^
b0 2"
b0 k"
1!
b1 #
#40
0!
b10 #
#60
0=
b10 t
b10 y
b10 ""
b10 ."
b10 3"
b10 Z"
b10 ]"
b11000000001000 H
b11000000001000 y"
b11000000001000 {"
b10 8
b10 v
b10 Y"
b11000000001000 E
b11000000001000 K"
b11000000001000 x"
b11000000001000 ~"
b10 z
b10 _
b10 '"
b10 X"
b10 f"
b10 u
b10 x
b10 |
b100100000100100000000000000001 V
b100100000100100000000000000001 J"
b100100000100100000000000000001 t"
b10001 K
b10001 ,"
b10001 R"
b10001 g"
b10001 m"
b0 J
b0 -"
b0 c"
b0 a
b0 H"
b0 b
b0 G"
b0 p"
b10001 `
b10001 I"
b10 m
b10 B"
b10 e"
b0 c
b0 F"
b0 d
b0 E"
b100010000000000000010 k
b100010000000000000010 &"
b100010000000000000010 C"
b11000000000100 g
b11000000000100 %"
b11000000000100 D"
1n
0l
0o
b10 q
b10 {
b10 A"
0p
0f
0j
0i
1e
0h
b11000000000100 G
b11000000000100 u"
b11000000000100 |"
b11000000000100 }"
1W
1!
b11 #
#80
0!
b100 #
#100
b11000000001100 H
b11000000001100 y"
b11000000001100 {"
b11000000001100 E
b11000000001100 K"
b11000000001100 x"
b11000000001100 ~"
b100000000100010000000000000001 V
b100000000100010000000000000001 J"
b100000000100010000000000000001 t"
b0 6
b0 $"
b0 P"
b10 S
b10 )"
b10 v"
b10 U
b10 ("
b10 Q"
b10 b"
0I
b100010000000000000010 Q
b100010000000000000010 *"
b100010000000000000010 w"
b11000000000100 M
b11000000000100 +"
0P
0O
0R
0T
1L
0N
b10001 >
b10001 V"
b10001 j"
b10001 q"
b10001 !#
b11000000001000 G
b11000000001000 u"
b11000000001000 |"
b11000000001000 }"
1%
b0 .
b0 0
b0 1
b0 8"
1-
b0 i"
b0 O"
b0 ="
b0 9"
b0 :"
b0 o"
b0 s"
b0 ##
b0 /
b10 4
b10 #"
b10 6"
b10 W"
b0 *
b0 Y
b0 M"
b0 Z
b0 @"
b0 L"
b10 \
b10 7"
b10 l"
1!
b101 #
#120
0!
b110 #
#140
1=
b0 t
b0 y
b0 ""
b0 ."
b0 3"
b0 Z"
b0 ]"
b11000000010000 H
b11000000010000 y"
b11000000010000 {"
b10 7
b10 !"
b10 /"
b10 4"
b10 $#
b0 8
b0 v
b0 Y"
b11000000010000 E
b11000000010000 K"
b11000000010000 x"
b11000000010000 ~"
b0 z
b0 _
b0 '"
b0 X"
b0 f"
b100000000100100000000000000010 V
b100000000100100000000000000010 J"
b100000000100100000000000000010 t"
b10 B
b10 ~
b10 T"
1?
0@
b0 K
b0 ,"
b0 R"
b0 g"
b0 m"
b10 J
b10 -"
b10 c"
b0 `
b0 I"
b0 m
b0 B"
b0 e"
b0 k
b0 &"
b0 C"
b0 g
b0 %"
b0 D"
b0 q
b0 {
b0 A"
1p
1f
b11000000001100 G
b11000000001100 u"
b11000000001100 |"
b11000000001100 }"
b0 4
b0 #"
b0 6"
b0 W"
b0 \
b0 7"
b0 l"
1!
b111 #
#160
0!
b1000 #
#180
b11000000010100 H
b11000000010100 y"
b11000000010100 {"
b11000000010100 E
b11000000010100 K"
b11000000010100 x"
b11000000010100 ~"
b10001100101001100000100000 V
b10001100101001100000100000 J"
b10001100101001100000100000 t"
b0 S
b0 )"
b0 v"
b0 J
b0 -"
b0 c"
b0 U
b0 ("
b0 Q"
b0 b"
1I
b0 Q
b0 *"
b0 w"
b0 M
b0 +"
b0 >
b0 V"
b0 j"
b0 q"
b0 !#
b11000000010000 G
b11000000010000 u"
b11000000010000 |"
b11000000010000 }"
1!
b1001 #
#200
0!
b1010 #
#220
b11000000011000 H
b11000000011000 y"
b11000000011000 {"
b0 7
b0 !"
b0 /"
b0 4"
b0 $#
b11000000011000 E
b11000000011000 K"
b11000000011000 x"
b11000000011000 ~"
b10010100011001100000100010 V
b10010100011001100000100010 J"
b10010100011001100000100010 t"
b0 B
b0 ~
b0 T"
b11000000010100 G
b11000000010100 u"
b11000000010100 |"
b11000000010100 }"
1!
b1011 #
#240
0!
b1100 #
#260
b11000000011100 H
b11000000011100 y"
b11000000011100 {"
b11000000011100 E
b11000000011100 K"
b11000000011100 x"
b11000000011100 ~"
b10001100111001100000100100 V
b10001100111001100000100100 J"
b10001100111001100000100100 t"
b11000000011000 G
b11000000011000 u"
b11000000011000 |"
b11000000011000 }"
1!
b1101 #
#280
0!
b1110 #
#300
b11000000100000 H
b11000000100000 y"
b11000000100000 {"
b11000000100000 E
b11000000100000 K"
b11000000100000 x"
b11000000100000 ~"
b10001100111001100000100101 V
b10001100111001100000100101 J"
b10001100111001100000100101 t"
b11000000011100 G
b11000000011100 u"
b11000000011100 |"
b11000000011100 }"
1!
b1111 #
#320
0!
b10000 #
#340
b11000000100100 H
b11000000100100 y"
b11000000100100 {"
b11000000100100 E
b11000000100100 K"
b11000000100100 x"
b11000000100100 ~"
b110110001100110000000000000010 V
b110110001100110000000000000010 J"
b110110001100110000000000000010 t"
b11000000100000 G
b11000000100000 u"
b11000000100000 |"
b11000000100000 }"
1!
b10001 #
#360
0!
b10010 #
#380
b11000000101000 H
b11000000101000 y"
b11000000101000 {"
b11000000101000 E
b11000000101000 K"
b11000000101000 x"
b11000000101000 ~"
b10001100111001100000100110 V
b10001100111001100000100110 J"
b10001100111001100000100110 t"
b11000000100100 G
b11000000100100 u"
b11000000100100 |"
b11000000100100 }"
1!
b10011 #
#400
0!
b10100 #
#420
b11000000101100 H
b11000000101100 y"
b11000000101100 {"
b11000000101100 E
b11000000101100 K"
b11000000101100 x"
b11000000101100 ~"
b100100000100010000000000000010 V
b100100000100010000000000000010 J"
b100100000100010000000000000010 t"
b11000000101000 G
b11000000101000 u"
b11000000101000 |"
b11000000101000 }"
1!
b10101 #
#440
0!
b10110 #
#460
b11000000110000 H
b11000000110000 y"
b11000000110000 {"
b11000000110000 E
b11000000110000 K"
b11000000110000 x"
b11000000110000 ~"
b100100000100100000000000000001 V
b100100000100100000000000000001 J"
b100100000100100000000000000001 t"
b11000000101100 G
b11000000101100 u"
b11000000101100 |"
b11000000101100 }"
1!
b10111 #
#480
0!
b11000 #
#500
b11000000110100 H
b11000000110100 y"
b11000000110100 {"
b11000000110100 E
b11000000110100 K"
b11000000110100 x"
b11000000110100 ~"
b10001100101001100000101010 V
b10001100101001100000101010 J"
b10001100101001100000101010 t"
b11000000110000 G
b11000000110000 u"
b11000000110000 |"
b11000000110000 }"
1!
b11001 #
#520
0!
b11010 #
#540
b11000000111000 H
b11000000111000 y"
b11000000111000 {"
b11000000111000 E
b11000000111000 K"
b11000000111000 x"
b11000000111000 ~"
b10010100011001100000101010 V
b10010100011001100000101010 J"
b10010100011001100000101010 t"
b11000000110100 G
b11000000110100 u"
b11000000110100 |"
b11000000110100 }"
1!
b11011 #
#560
0!
b11100 #
#580
b11000000111100 H
b11000000111100 y"
b11000000111100 {"
b11000000111100 E
b11000000111100 K"
b11000000111100 x"
b11000000111100 ~"
b111100000101001000000000000000 V
b111100000101001000000000000000 J"
b111100000101001000000000000000 t"
b11000000111000 G
b11000000111000 u"
b11000000111000 |"
b11000000111000 }"
1!
b11101 #
#600
0!
b11110 #
#620
b11000001000000 H
b11000001000000 y"
b11000001000000 {"
b11000001000000 E
b11000001000000 K"
b11000001000000 x"
b11000001000000 ~"
b100100000100010000000000000001 V
b100100000100010000000000000001 J"
b100100000100010000000000000001 t"
b11000000111100 G
b11000000111100 u"
b11000000111100 |"
b11000000111100 }"
1!
b11111 #
#640
0!
b100000 #
#660
b11000001000100 H
b11000001000100 y"
b11000001000100 {"
b11000001000100 E
b11000001000100 K"
b11000001000100 x"
b11000001000100 ~"
b100100000100100000000000000010 V
b100100000100100000000000000010 J"
b100100000100100000000000000010 t"
b11000001000000 G
b11000001000000 u"
b11000001000000 |"
b11000001000000 }"
1!
b100001 #
#680
0!
b100010 #
#700
b11000001001000 H
b11000001001000 y"
b11000001001000 {"
b11000001001000 E
b11000001001000 K"
b11000001001000 x"
b11000001001000 ~"
b100000000100010000000000000001 V
b100000000100010000000000000001 J"
b100000000100010000000000000001 t"
b11000001000100 G
b11000001000100 u"
b11000001000100 |"
b11000001000100 }"
1!
b100011 #
#720
0!
b100100 #
#740
b11000001001100 H
b11000001001100 y"
b11000001001100 {"
b11000001001100 E
b11000001001100 K"
b11000001001100 x"
b11000001001100 ~"
b100000000100100000000000000010 V
b100000000100100000000000000010 J"
b100000000100100000000000000010 t"
b11000001001000 G
b11000001001000 u"
b11000001001000 |"
b11000001001000 }"
1!
b100101 #
#760
0!
b100110 #
#780
b11000001010000 H
b11000001010000 y"
b11000001010000 {"
b11000001010000 E
b11000001010000 K"
b11000001010000 x"
b11000001010000 ~"
b10001100101001100000100000 V
b10001100101001100000100000 J"
b10001100101001100000100000 t"
b11000001001100 G
b11000001001100 u"
b11000001001100 |"
b11000001001100 }"
1!
b100111 #
#800
0!
b101000 #
#820
b11000001010100 H
b11000001010100 y"
b11000001010100 {"
b11000001010100 E
b11000001010100 K"
b11000001010100 x"
b11000001010100 ~"
b10010100011001100000100010 V
b10010100011001100000100010 J"
b10010100011001100000100010 t"
b11000001010000 G
b11000001010000 u"
b11000001010000 |"
b11000001010000 }"
1!
b101001 #
#840
0!
b101010 #
#860
b11000001011000 H
b11000001011000 y"
b11000001011000 {"
b11000001011000 E
b11000001011000 K"
b11000001011000 x"
b11000001011000 ~"
b10001100101001100000100100 V
b10001100101001100000100100 J"
b10001100101001100000100100 t"
b11000001010100 G
b11000001010100 u"
b11000001010100 |"
b11000001010100 }"
1!
b101011 #
#880
0!
b101100 #
#900
b11000001011100 H
b11000001011100 y"
b11000001011100 {"
b11000001011100 E
b11000001011100 K"
b11000001011100 x"
b11000001011100 ~"
b10001100101001100000100101 V
b10001100101001100000100101 J"
b10001100101001100000100101 t"
b11000001011000 G
b11000001011000 u"
b11000001011000 |"
b11000001011000 }"
1!
b101101 #
#920
0!
b101110 #
#940
b11000001100000 H
b11000001100000 y"
b11000001100000 {"
b11000001100000 E
b11000001100000 K"
b11000001100000 x"
b11000001100000 ~"
b110110001100110000000000000010 V
b110110001100110000000000000010 J"
b110110001100110000000000000010 t"
b11000001011100 G
b11000001011100 u"
b11000001011100 |"
b11000001011100 }"
1!
b101111 #
#960
0!
b110000 #
#980
b11000001100100 H
b11000001100100 y"
b11000001100100 {"
b11000001100100 E
b11000001100100 K"
b11000001100100 x"
b11000001100100 ~"
b10001100101001100000100110 V
b10001100101001100000100110 J"
b10001100101001100000100110 t"
b11000001100000 G
b11000001100000 u"
b11000001100000 |"
b11000001100000 }"
1!
b110001 #
#1000
0!
b110010 #
#1020
b11000001101000 H
b11000001101000 y"
b11000001101000 {"
b11000001101000 E
b11000001101000 K"
b11000001101000 x"
b11000001101000 ~"
b10001100101001100000101010 V
b10001100101001100000101010 J"
b10001100101001100000101010 t"
b11000001100100 G
b11000001100100 u"
b11000001100100 |"
b11000001100100 }"
1!
b110011 #
#1040
0!
b110100 #
#1060
b11000001101100 H
b11000001101100 y"
b11000001101100 {"
b11000001101100 E
b11000001101100 K"
b11000001101100 x"
b11000001101100 ~"
b10010100011001100000101010 V
b10010100011001100000101010 J"
b10010100011001100000101010 t"
b11000001101000 G
b11000001101000 u"
b11000001101000 |"
b11000001101000 }"
1!
b110101 #
#1080
0!
b110110 #
#1100
b11000001110000 H
b11000001110000 y"
b11000001110000 {"
b11000001110000 E
b11000001110000 K"
b11000001110000 x"
b11000001110000 ~"
b111100000101001000000000000000 V
b111100000101001000000000000000 J"
b111100000101001000000000000000 t"
b11000001101100 G
b11000001101100 u"
b11000001101100 |"
b11000001101100 }"
1!
b110111 #
#1120
0!
b111000 #
#1140
b11000001110100 H
b11000001110100 y"
b11000001110100 {"
b11000001110100 E
b11000001110100 K"
b11000001110100 x"
b11000001110100 ~"
b10101100000100100000000000000000 V
b10101100000100100000000000000000 J"
b10101100000100100000000000000000 t"
b11000001110000 G
b11000001110000 u"
b11000001110000 |"
b11000001110000 }"
1!
b111001 #
#1160
0!
b111010 #
#1180
b11000001111000 H
b11000001111000 y"
b11000001111000 {"
b11000001111000 E
b11000001111000 K"
b11000001111000 x"
b11000001111000 ~"
b10001100000100110000000000000000 V
b10001100000100110000000000000000 J"
b10001100000100110000000000000000 t"
b11000001110100 G
b11000001110100 u"
b11000001110100 |"
b11000001110100 }"
1!
b111011 #
#1200
0!
b111100 #
#1220
b11000001111100 H
b11000001111100 y"
b11000001111100 {"
b11000001111100 E
b11000001111100 K"
b11000001111100 x"
b11000001111100 ~"
b10010001100100000000000000010 V
b10010001100100000000000000010 J"
b10010001100100000000000000010 t"
b11000001111000 G
b11000001111000 u"
b11000001111000 |"
b11000001111000 }"
1!
b111101 #
#1240
0!
b111110 #
#1260
b11000010000000 H
b11000010000000 y"
b11000010000000 {"
b11000010000000 E
b11000010000000 K"
b11000010000000 x"
b11000010000000 ~"
b100000000100110000000000000001 V
b100000000100110000000000000001 J"
b100000000100110000000000000001 t"
b11000001111100 G
b11000001111100 u"
b11000001111100 |"
b11000001111100 }"
1!
b111111 #
#1280
0!
b1000000 #
#1300
b11000010000100 H
b11000010000100 y"
b11000010000100 {"
b11000010000100 E
b11000010000100 K"
b11000010000100 x"
b11000010000100 ~"
b10010001100110000000000000100 V
b10010001100110000000000000100 J"
b10010001100110000000000000100 t"
b11000010000000 G
b11000010000000 u"
b11000010000000 |"
b11000010000000 }"
1!
b1000001 #
#1320
0!
b1000010 #
#1340
b11000010001000 H
b11000010001000 y"
b11000010001000 {"
b11000010001000 E
b11000010001000 K"
b11000010001000 x"
b11000010001000 ~"
b100100000101000000000000000001 V
b100100000101000000000000000001 J"
b100100000101000000000000000001 t"
b11000010000100 G
b11000010000100 u"
b11000010000100 |"
b11000010000100 }"
1!
b1000011 #
#1360
0!
b1000100 #
#1380
b11000010001100 H
b11000010001100 y"
b11000010001100 {"
b11000010001100 E
b11000010001100 K"
b11000010001100 x"
b11000010001100 ~"
b11000010001000 G
b11000010001000 u"
b11000010001000 |"
b11000010001000 }"
1!
b1000101 #
#1400
0!
b1000110 #
#1420
b11000010010000 H
b11000010010000 y"
b11000010010000 {"
b11000010010000 E
b11000010010000 K"
b11000010010000 x"
b11000010010000 ~"
b11000010001100 G
b11000010001100 u"
b11000010001100 |"
b11000010001100 }"
1!
b1000111 #
#1440
0!
b1001000 #
#1460
b11000010010100 H
b11000010010100 y"
b11000010010100 {"
b11000010010100 E
b11000010010100 K"
b11000010010100 x"
b11000010010100 ~"
b1000000000000000110000101001 V
b1000000000000000110000101001 J"
b1000000000000000110000101001 t"
b11000010010000 G
b11000010010000 u"
b11000010010000 |"
b11000010010000 }"
1!
b1001001 #
#1480
0!
b1001010 #
#1500
b11000010011000 H
b11000010011000 y"
b11000010011000 {"
b11000010011000 E
b11000010011000 K"
b11000010011000 x"
b11000010011000 ~"
b100100000101000000000000000010 V
b100100000101000000000000000010 J"
b100100000101000000000000000010 t"
b11000010010100 G
b11000010010100 u"
b11000010010100 |"
b11000010010100 }"
1!
b1001011 #
#1520
0!
b1001100 #
#1540
b11000010011100 H
b11000010011100 y"
b11000010011100 {"
b11000010011100 E
b11000010011100 K"
b11000010011100 x"
b11000010011100 ~"
b11000010011000 G
b11000010011000 u"
b11000010011000 |"
b11000010011000 }"
1!
b1001101 #
#1560
0!
b1001110 #
#1580
b11000010100000 H
b11000010100000 y"
b11000010100000 {"
b11000010100000 E
b11000010100000 K"
b11000010100000 x"
b11000010100000 ~"
b11000010011100 G
b11000010011100 u"
b11000010011100 |"
b11000010011100 }"
1!
b1001111 #
#1600
0!
b1010000 #
#1620
b11000010100100 H
b11000010100100 y"
b11000010100100 {"
b11000010100100 E
b11000010100100 K"
b11000010100100 x"
b11000010100100 ~"
b1000000000000000110000100001 V
b1000000000000000110000100001 J"
b1000000000000000110000100001 t"
b11000010100000 G
b11000010100000 u"
b11000010100000 |"
b11000010100000 }"
1!
b1010001 #
#1640
0!
b1010010 #
#1660
b11000010101000 H
b11000010101000 y"
b11000010101000 {"
b11000010101000 E
b11000010101000 K"
b11000010101000 x"
b11000010101000 ~"
bx V
bx J"
bx t"
b11000010100100 G
b11000010100100 u"
b11000010100100 |"
b11000010100100 }"
1!
b1010011 #
#1680
0!
b1010100 #
#1700
b11000010101100 H
b11000010101100 y"
b11000010101100 {"
b11000010101100 E
b11000010101100 K"
b11000010101100 x"
b11000010101100 ~"
b11000010101000 G
b11000010101000 u"
b11000010101000 |"
b11000010101000 }"
1!
b1010101 #
#1720
0!
b1010110 #
#1740
b11000010110000 H
b11000010110000 y"
b11000010110000 {"
b11000010110000 E
b11000010110000 K"
b11000010110000 x"
b11000010110000 ~"
b11000010101100 G
b11000010101100 u"
b11000010101100 |"
b11000010101100 }"
1!
b1010111 #
#1760
0!
b1011000 #
#1780
b11000010110100 H
b11000010110100 y"
b11000010110100 {"
b11000010110100 E
b11000010110100 K"
b11000010110100 x"
b11000010110100 ~"
b11000010110000 G
b11000010110000 u"
b11000010110000 |"
b11000010110000 }"
1!
b1011001 #
#1800
0!
b1011010 #
#1820
b11000010111000 H
b11000010111000 y"
b11000010111000 {"
b11000010111000 E
b11000010111000 K"
b11000010111000 x"
b11000010111000 ~"
b11000010110100 G
b11000010110100 u"
b11000010110100 |"
b11000010110100 }"
1!
b1011011 #
#1840
0!
b1011100 #
#1860
b11000010111100 H
b11000010111100 y"
b11000010111100 {"
b11000010111100 E
b11000010111100 K"
b11000010111100 x"
b11000010111100 ~"
b11000010111000 G
b11000010111000 u"
b11000010111000 |"
b11000010111000 }"
1!
b1011101 #
#1880
0!
b1011110 #
#1900
b11000011000000 H
b11000011000000 y"
b11000011000000 {"
b11000011000000 E
b11000011000000 K"
b11000011000000 x"
b11000011000000 ~"
b11000010111100 G
b11000010111100 u"
b11000010111100 |"
b11000010111100 }"
1!
b1011111 #
#1920
0!
b1100000 #
#1940
b11000011000100 H
b11000011000100 y"
b11000011000100 {"
b11000011000100 E
b11000011000100 K"
b11000011000100 x"
b11000011000100 ~"
b11000011000000 G
b11000011000000 u"
b11000011000000 |"
b11000011000000 }"
1!
b1100001 #
#1960
0!
b1100010 #
#1980
b11000011001000 H
b11000011001000 y"
b11000011001000 {"
b11000011001000 E
b11000011001000 K"
b11000011001000 x"
b11000011001000 ~"
b11000011000100 G
b11000011000100 u"
b11000011000100 |"
b11000011000100 }"
1!
b1100011 #
#2000
0!
b1100100 #
#2010
