Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar  2 22:29:02 2020
| Host         : DESKTOP-2LM1SS0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file FSM_Mult_control_sets_placed.rpt
| Design       : FSM_Mult
| Device       : xc7a100ti
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      8 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              16 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             122 |           15 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+------------------------+-------------------+------------------+----------------+
| Clock Signal |      Enable Signal     |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+------------------------+-------------------+------------------+----------------+
|  H_IBUF_BUFG | En_i_1_n_0             | sauv_B[7]_i_1_n_0 |                1 |              2 |
|  H_IBUF_BUFG | i[3]_i_1_n_0           | sauv_B[7]_i_1_n_0 |                1 |              8 |
|  H_IBUF_BUFG |                        | Rst_IBUF          |                2 |             16 |
|  H_IBUF_BUFG | En_ref_Load            | sauv_B[7]_i_1_n_0 |                1 |             16 |
|  H_IBUF_BUFG | decalage_A[15]_i_1_n_0 | sauv_B[7]_i_1_n_0 |                4 |             32 |
|  H_IBUF_BUFG | Result[15]_i_1_n_0     | Rst_IBUF          |                4 |             32 |
|  H_IBUF_BUFG | somme[0]_i_1_n_0       | sauv_B[7]_i_1_n_0 |                4 |             32 |
+--------------+------------------------+-------------------+------------------+----------------+


