<profile>
    <ReportVersion>
        <Version>2021.1.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>dft</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>658692</Best-caseLatency>
            <Average-caseLatency>658692</Average-caseLatency>
            <Worst-caseLatency>658692</Worst-caseLatency>
            <Best-caseRealTimeLatency>6.587 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>6.587 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>6.587 ms</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>658434</DataflowPipelineThroughput>
            <Interval-min>658434</Interval-min>
            <Interval-max>658434</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>8</BRAM_18K>
            <DSP>10</DSP>
            <FF>1536</FF>
            <LUT>2514</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_continue</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>INPUT_R_address0</name>
            <Object>INPUT_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>INPUT_R_ce0</name>
            <Object>INPUT_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>INPUT_R_d0</name>
            <Object>INPUT_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>INPUT_R_q0</name>
            <Object>INPUT_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>INPUT_R_we0</name>
            <Object>INPUT_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>INPUT_R_address1</name>
            <Object>INPUT_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>INPUT_R_ce1</name>
            <Object>INPUT_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>INPUT_R_d1</name>
            <Object>INPUT_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>INPUT_R_q1</name>
            <Object>INPUT_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>INPUT_R_we1</name>
            <Object>INPUT_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>INPUT_I_address0</name>
            <Object>INPUT_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>INPUT_I_ce0</name>
            <Object>INPUT_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>INPUT_I_d0</name>
            <Object>INPUT_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>INPUT_I_q0</name>
            <Object>INPUT_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>INPUT_I_we0</name>
            <Object>INPUT_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>INPUT_I_address1</name>
            <Object>INPUT_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>INPUT_I_ce1</name>
            <Object>INPUT_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>INPUT_I_d1</name>
            <Object>INPUT_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>INPUT_I_q1</name>
            <Object>INPUT_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>INPUT_I_we1</name>
            <Object>INPUT_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUTPUT_R_address0</name>
            <Object>OUTPUT_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUTPUT_R_ce0</name>
            <Object>OUTPUT_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUTPUT_R_d0</name>
            <Object>OUTPUT_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUTPUT_R_q0</name>
            <Object>OUTPUT_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUTPUT_R_we0</name>
            <Object>OUTPUT_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUTPUT_R_address1</name>
            <Object>OUTPUT_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUTPUT_R_ce1</name>
            <Object>OUTPUT_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUTPUT_R_d1</name>
            <Object>OUTPUT_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUTPUT_R_q1</name>
            <Object>OUTPUT_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUTPUT_R_we1</name>
            <Object>OUTPUT_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUTPUT_I_address0</name>
            <Object>OUTPUT_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUTPUT_I_ce0</name>
            <Object>OUTPUT_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUTPUT_I_d0</name>
            <Object>OUTPUT_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUTPUT_I_q0</name>
            <Object>OUTPUT_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUTPUT_I_we0</name>
            <Object>OUTPUT_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUTPUT_I_address1</name>
            <Object>OUTPUT_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUTPUT_I_ce1</name>
            <Object>OUTPUT_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUTPUT_I_d1</name>
            <Object>OUTPUT_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUTPUT_I_q1</name>
            <Object>OUTPUT_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUTPUT_I_we1</name>
            <Object>OUTPUT_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>dft</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>split4_U0</InstName>
                    <ModuleName>split4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>62</ID>
                    <BindInstances>add_ln8_fu_95_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>split_U0</InstName>
                    <ModuleName>split</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>72</ID>
                    <BindInstances>add_ln8_fu_95_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>calculate_output_r_U0</InstName>
                    <ModuleName>calculate_output_r</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>82</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_calculate_output_r_Pipeline_VITIS_LOOP_18_1_fu_57</InstName>
                            <ModuleName>calculate_output_r_Pipeline_VITIS_LOOP_18_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>57</ID>
                            <BindInstances>add_ln18_fu_192_p2 add_ln19_fu_207_p2 fmul_32ns_32ns_32_4_max_dsp_1_U8 faddfsub_32ns_32ns_32_5_full_dsp_1_U7 fmul_32ns_32ns_32_4_max_dsp_1_U8 faddfsub_32ns_32ns_32_5_full_dsp_1_U7 cos_r_U sin_r_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln17_fu_88_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>calculate_output_i_U0</InstName>
                    <ModuleName>calculate_output_i</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>94</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_calculate_output_i_Pipeline_VITIS_LOOP_32_1_fu_57</InstName>
                            <ModuleName>calculate_output_i_Pipeline_VITIS_LOOP_32_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>57</ID>
                            <BindInstances>add_ln32_fu_192_p2 add_ln33_fu_207_p2 fmul_32ns_32ns_32_4_max_dsp_1_U23 fadd_32ns_32ns_32_5_full_dsp_1_U22 fmul_32ns_32ns_32_4_max_dsp_1_U23 fadd_32ns_32ns_32_5_full_dsp_1_U22 cos_i_U sin_i_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln31_fu_88_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>INTERNAL_R1_U INTERNAL_R2_U INTERNAL_I1_U INTERNAL_I2_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>split4</Name>
            <Loops>
                <SplitLoop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.508</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>258</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SplitLoop>
                        <Name>SplitLoop</Name>
                        <TripCount>256</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </SplitLoop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>21</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>67</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SplitLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln8_fu_95_p2" SOURCE="dft.cpp:8" URAM="0" VARIABLE="add_ln8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>split</Name>
            <Loops>
                <SplitLoop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.508</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>258</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SplitLoop>
                        <Name>SplitLoop</Name>
                        <TripCount>256</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </SplitLoop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>21</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>67</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SplitLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln8_fu_95_p2" SOURCE="dft.cpp:8" URAM="0" VARIABLE="add_ln8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>calculate_output_r_Pipeline_VITIS_LOOP_18_1</Name>
            <Loops>
                <VITIS_LOOP_18_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2568</Best-caseLatency>
                    <Average-caseLatency>2568</Average-caseLatency>
                    <Worst-caseLatency>2568</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.680 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>25.680 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>25.680 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2568</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_18_1>
                        <Name>VITIS_LOOP_18_1</Name>
                        <TripCount>256</TripCount>
                        <Latency>2566</Latency>
                        <AbsoluteTimeLatency>25.660 us</AbsoluteTimeLatency>
                        <PipelineII>10</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_18_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>655</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1026</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_192_p2" SOURCE="dft.cpp:18" URAM="0" VARIABLE="add_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_207_p2" SOURCE="dft.cpp:19" URAM="0" VARIABLE="add_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_18_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U8" SOURCE="dft.cpp:23" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_18_1" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U7" SOURCE="dft.cpp:23" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_18_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U8" SOURCE="dft.cpp:23" URAM="0" VARIABLE="mul1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_18_1" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U7" SOURCE="dft.cpp:23" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="cos_r_U" SOURCE="" URAM="0" VARIABLE="cos_r"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="sin_r_U" SOURCE="" URAM="0" VARIABLE="sin_r"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>calculate_output_r</Name>
            <Loops>
                <RLoop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>658433</Best-caseLatency>
                    <Average-caseLatency>658433</Average-caseLatency>
                    <Worst-caseLatency>658433</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.584 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.584 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.584 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>658433</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <RLoop>
                        <Name>RLoop</Name>
                        <TripCount>256</TripCount>
                        <Latency>658432</Latency>
                        <AbsoluteTimeLatency>6.584 ms</AbsoluteTimeLatency>
                        <IterationLatency>2572</IterationLatency>
                        <PipelineDepth>2572</PipelineDepth>
                        <PipelineType>no</PipelineType>
                    </RLoop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>743</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1139</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_88_p2" SOURCE="dft.cpp:17" URAM="0" VARIABLE="add_ln17"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>calculate_output_i_Pipeline_VITIS_LOOP_32_1</Name>
            <Loops>
                <VITIS_LOOP_32_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2568</Best-caseLatency>
                    <Average-caseLatency>2568</Average-caseLatency>
                    <Worst-caseLatency>2568</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.680 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>25.680 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>25.680 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2568</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_32_1>
                        <Name>VITIS_LOOP_32_1</Name>
                        <TripCount>256</TripCount>
                        <Latency>2566</Latency>
                        <AbsoluteTimeLatency>25.660 us</AbsoluteTimeLatency>
                        <PipelineII>10</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_32_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>655</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1012</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_192_p2" SOURCE="dft.cpp:32" URAM="0" VARIABLE="add_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_207_p2" SOURCE="dft.cpp:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_32_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U23" SOURCE="dft.cpp:37" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_32_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U22" SOURCE="dft.cpp:37" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_32_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U23" SOURCE="dft.cpp:37" URAM="0" VARIABLE="mul2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_32_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U22" SOURCE="dft.cpp:37" URAM="0" VARIABLE="add1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="cos_i_U" SOURCE="" URAM="0" VARIABLE="cos_i"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="sin_i_U" SOURCE="" URAM="0" VARIABLE="sin_i"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>calculate_output_i</Name>
            <Loops>
                <ILoop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>658433</Best-caseLatency>
                    <Average-caseLatency>658433</Average-caseLatency>
                    <Worst-caseLatency>658433</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.584 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.584 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.584 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>658433</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ILoop>
                        <Name>ILoop</Name>
                        <TripCount>256</TripCount>
                        <Latency>658432</Latency>
                        <AbsoluteTimeLatency>6.584 ms</AbsoluteTimeLatency>
                        <IterationLatency>2572</IterationLatency>
                        <PipelineDepth>2572</PipelineDepth>
                        <PipelineType>no</PipelineType>
                    </ILoop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>743</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1125</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ILoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_88_p2" SOURCE="dft.cpp:31" URAM="0" VARIABLE="add_ln31"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dft</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>658692</Best-caseLatency>
                    <Average-caseLatency>658692</Average-caseLatency>
                    <Worst-caseLatency>658692</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.587 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.587 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.587 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>658434</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>658434</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>10</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>1536</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2514</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="INTERNAL_R1_U" SOURCE="dft.cpp:49" URAM="0" VARIABLE="INTERNAL_R1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="INTERNAL_R2_U" SOURCE="dft.cpp:49" URAM="0" VARIABLE="INTERNAL_R2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="INTERNAL_I1_U" SOURCE="dft.cpp:49" URAM="0" VARIABLE="INTERNAL_I1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="INTERNAL_I2_U" SOURCE="dft.cpp:49" URAM="0" VARIABLE="INTERNAL_I2"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_dataflow strict_mode="error"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="INPUT_R" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="INPUT_R_address0" name="INPUT_R_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="INPUT_R_ce0" name="INPUT_R_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="INPUT_R_d0" name="INPUT_R_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="INPUT_R_q0" name="INPUT_R_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="INPUT_R_we0" name="INPUT_R_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="INPUT_R_address1" name="INPUT_R_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="INPUT_R_ce1" name="INPUT_R_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="INPUT_R_d1" name="INPUT_R_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="INPUT_R_q1" name="INPUT_R_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="INPUT_R_we1" name="INPUT_R_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="INPUT_I" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="INPUT_I_address0" name="INPUT_I_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="INPUT_I_ce0" name="INPUT_I_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="INPUT_I_d0" name="INPUT_I_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="INPUT_I_q0" name="INPUT_I_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="INPUT_I_we0" name="INPUT_I_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="INPUT_I_address1" name="INPUT_I_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="INPUT_I_ce1" name="INPUT_I_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="INPUT_I_d1" name="INPUT_I_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="INPUT_I_q1" name="INPUT_I_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="INPUT_I_we1" name="INPUT_I_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="OUTPUT_R" index="2" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="OUTPUT_R_address0" name="OUTPUT_R_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="OUTPUT_R_ce0" name="OUTPUT_R_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="OUTPUT_R_d0" name="OUTPUT_R_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="OUTPUT_R_q0" name="OUTPUT_R_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="OUTPUT_R_we0" name="OUTPUT_R_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="OUTPUT_R_address1" name="OUTPUT_R_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="OUTPUT_R_ce1" name="OUTPUT_R_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="OUTPUT_R_d1" name="OUTPUT_R_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="OUTPUT_R_q1" name="OUTPUT_R_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="OUTPUT_R_we1" name="OUTPUT_R_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="OUTPUT_I" index="3" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="OUTPUT_I_address0" name="OUTPUT_I_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="OUTPUT_I_ce0" name="OUTPUT_I_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="OUTPUT_I_d0" name="OUTPUT_I_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="OUTPUT_I_q0" name="OUTPUT_I_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="OUTPUT_I_we0" name="OUTPUT_I_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="OUTPUT_I_address1" name="OUTPUT_I_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="OUTPUT_I_ce1" name="OUTPUT_I_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="OUTPUT_I_d1" name="OUTPUT_I_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="OUTPUT_I_q1" name="OUTPUT_I_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="OUTPUT_I_we1" name="OUTPUT_I_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_continue">continue</portMap>
            </portMaps>
            <ports>
                <port>ap_continue</port>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="INPUT_R_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="INPUT_R_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>INPUT_R_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="INPUT_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="INPUT_R_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="INPUT_R_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>INPUT_R_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="INPUT_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="INPUT_R_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="INPUT_R_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>INPUT_R_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="INPUT_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="INPUT_R_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="INPUT_R_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>INPUT_R_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="INPUT_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="INPUT_R_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="INPUT_R_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>INPUT_R_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="INPUT_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="INPUT_R_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="INPUT_R_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>INPUT_R_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="INPUT_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="INPUT_I_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="INPUT_I_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>INPUT_I_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="INPUT_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="INPUT_I_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="INPUT_I_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>INPUT_I_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="INPUT_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="INPUT_I_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="INPUT_I_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>INPUT_I_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="INPUT_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="INPUT_I_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="INPUT_I_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>INPUT_I_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="INPUT_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="INPUT_I_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="INPUT_I_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>INPUT_I_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="INPUT_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="INPUT_I_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="INPUT_I_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>INPUT_I_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="INPUT_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUTPUT_R_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="OUTPUT_R_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUTPUT_R_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUTPUT_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUTPUT_R_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="OUTPUT_R_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUTPUT_R_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUTPUT_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUTPUT_R_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="OUTPUT_R_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUTPUT_R_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUTPUT_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUTPUT_R_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="OUTPUT_R_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUTPUT_R_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUTPUT_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUTPUT_R_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="OUTPUT_R_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUTPUT_R_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUTPUT_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUTPUT_R_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="OUTPUT_R_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUTPUT_R_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUTPUT_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUTPUT_I_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="OUTPUT_I_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUTPUT_I_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUTPUT_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUTPUT_I_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="OUTPUT_I_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUTPUT_I_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUTPUT_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUTPUT_I_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="OUTPUT_I_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUTPUT_I_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUTPUT_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUTPUT_I_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="OUTPUT_I_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUTPUT_I_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUTPUT_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUTPUT_I_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="OUTPUT_I_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUTPUT_I_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUTPUT_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUTPUT_I_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="OUTPUT_I_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUTPUT_I_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUTPUT_I"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="INPUT_I_address0">8</column>
                    <column name="INPUT_I_address1">8</column>
                    <column name="INPUT_I_d0">32</column>
                    <column name="INPUT_I_d1">32</column>
                    <column name="INPUT_I_q0">32</column>
                    <column name="INPUT_I_q1">32</column>
                    <column name="INPUT_R_address0">8</column>
                    <column name="INPUT_R_address1">8</column>
                    <column name="INPUT_R_d0">32</column>
                    <column name="INPUT_R_d1">32</column>
                    <column name="INPUT_R_q0">32</column>
                    <column name="INPUT_R_q1">32</column>
                    <column name="OUTPUT_I_address0">8</column>
                    <column name="OUTPUT_I_address1">8</column>
                    <column name="OUTPUT_I_d0">32</column>
                    <column name="OUTPUT_I_d1">32</column>
                    <column name="OUTPUT_I_q0">32</column>
                    <column name="OUTPUT_I_q1">32</column>
                    <column name="OUTPUT_R_address0">8</column>
                    <column name="OUTPUT_R_address1">8</column>
                    <column name="OUTPUT_R_d0">32</column>
                    <column name="OUTPUT_R_d1">32</column>
                    <column name="OUTPUT_R_q0">32</column>
                    <column name="OUTPUT_R_q1">32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_chain, ap_continue ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="INPUT_R">in, float*</column>
                    <column name="INPUT_I">in, float*</column>
                    <column name="OUTPUT_R">inout, float*</column>
                    <column name="OUTPUT_I">inout, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Name, HW Type, HW Usage</keys>
                    <column name="INPUT_R">INPUT_R_address0, port, offset</column>
                    <column name="INPUT_R">INPUT_R_ce0, port, </column>
                    <column name="INPUT_R">INPUT_R_d0, port, </column>
                    <column name="INPUT_R">INPUT_R_q0, port, </column>
                    <column name="INPUT_R">INPUT_R_we0, port, </column>
                    <column name="INPUT_R">INPUT_R_address1, port, offset</column>
                    <column name="INPUT_R">INPUT_R_ce1, port, </column>
                    <column name="INPUT_R">INPUT_R_d1, port, </column>
                    <column name="INPUT_R">INPUT_R_q1, port, </column>
                    <column name="INPUT_R">INPUT_R_we1, port, </column>
                    <column name="INPUT_I">INPUT_I_address0, port, offset</column>
                    <column name="INPUT_I">INPUT_I_ce0, port, </column>
                    <column name="INPUT_I">INPUT_I_d0, port, </column>
                    <column name="INPUT_I">INPUT_I_q0, port, </column>
                    <column name="INPUT_I">INPUT_I_we0, port, </column>
                    <column name="INPUT_I">INPUT_I_address1, port, offset</column>
                    <column name="INPUT_I">INPUT_I_ce1, port, </column>
                    <column name="INPUT_I">INPUT_I_d1, port, </column>
                    <column name="INPUT_I">INPUT_I_q1, port, </column>
                    <column name="INPUT_I">INPUT_I_we1, port, </column>
                    <column name="OUTPUT_R">OUTPUT_R_address0, port, offset</column>
                    <column name="OUTPUT_R">OUTPUT_R_ce0, port, </column>
                    <column name="OUTPUT_R">OUTPUT_R_d0, port, </column>
                    <column name="OUTPUT_R">OUTPUT_R_q0, port, </column>
                    <column name="OUTPUT_R">OUTPUT_R_we0, port, </column>
                    <column name="OUTPUT_R">OUTPUT_R_address1, port, offset</column>
                    <column name="OUTPUT_R">OUTPUT_R_ce1, port, </column>
                    <column name="OUTPUT_R">OUTPUT_R_d1, port, </column>
                    <column name="OUTPUT_R">OUTPUT_R_q1, port, </column>
                    <column name="OUTPUT_R">OUTPUT_R_we1, port, </column>
                    <column name="OUTPUT_I">OUTPUT_I_address0, port, offset</column>
                    <column name="OUTPUT_I">OUTPUT_I_ce0, port, </column>
                    <column name="OUTPUT_I">OUTPUT_I_d0, port, </column>
                    <column name="OUTPUT_I">OUTPUT_I_q0, port, </column>
                    <column name="OUTPUT_I">OUTPUT_I_we0, port, </column>
                    <column name="OUTPUT_I">OUTPUT_I_address1, port, offset</column>
                    <column name="OUTPUT_I">OUTPUT_I_ce1, port, </column>
                    <column name="OUTPUT_I">OUTPUT_I_d1, port, </column>
                    <column name="OUTPUT_I">OUTPUT_I_q1, port, </column>
                    <column name="OUTPUT_I">OUTPUT_I_we1, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0"/>
    </ReportBurst>
</profile>

