Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 10:01:22 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_142_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 ModCount591_instance/count_reg[2]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No30_instance/Y_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.309ns (8.648%)  route 3.264ns (91.352%))
  Logic Levels:           3  (LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.180ns = ( 6.180 - 4.000 ) 
    Source Clock Delay      (SCD):    2.676ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.641ns (routing 0.564ns, distribution 1.077ns)
  Clock Net Delay (Destination): 1.439ns (routing 0.516ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BC10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     1.007    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  clk_IBUF_BUFG_inst/O
    X5Y6 (CLOCK_ROOT)    net (fo=71739, routed)       1.641     2.676    ModCount591_instance/clk_IBUF_BUFG
    SLICE_X163Y347       FDCE                                         r  ModCount591_instance/count_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y347       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.755 r  ModCount591_instance/count_reg[2]_rep__2/Q
                         net (fo=123, routed)         1.978     4.733    MUX_Sum10_7_impl_0_instance/count_reg[2]_rep__2
    SLICE_X132Y458       MUXF7 (Prop_F7MUX_GH_SLICEL_S_O)
                                                      0.070     4.803 r  MUX_Sum10_7_impl_0_instance/Y_reg[27]_i_10/O
                         net (fo=1, routed)           0.529     5.332    MUX_Sum10_7_impl_0_instance/Y_reg[27]_i_10_n_0
    SLICE_X144Y467       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     5.428 r  MUX_Sum10_7_impl_0_instance/Y[27]_i_3/O
                         net (fo=1, routed)           0.010     5.438    MUX_Sum10_7_impl_0_instance/Y[27]_i_3_n_0
    SLICE_X144Y467       MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     5.502 r  MUX_Sum10_7_impl_0_instance/Y_reg[27]_i_1/O
                         net (fo=1, routed)           0.747     6.249    Delay1No30_instance/D[27]
    SLICE_X151Y427       FDCE                                         r  Delay1No30_instance/Y_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BC10                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.408     4.408 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.408    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.408 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     4.717    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.741 r  clk_IBUF_BUFG_inst/O
    X5Y6 (CLOCK_ROOT)    net (fo=71739, routed)       1.439     6.180    Delay1No30_instance/clk_IBUF_BUFG
    SLICE_X151Y427       FDCE                                         r  Delay1No30_instance/Y_reg[27]/C
                         clock pessimism              0.342     6.522    
                         clock uncertainty           -0.035     6.487    
    SLICE_X151Y427       FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     6.512    Delay1No30_instance/Y_reg[27]
  -------------------------------------------------------------------
                         required time                          6.512    
                         arrival time                          -6.249    
  -------------------------------------------------------------------
                         slack                                  0.263    




