Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr 15 11:44:29 2024
| Host         : rbrinson running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MineSweepWrapper_timing_summary_routed.rpt -pb MineSweepWrapper_timing_summary_routed.pb -rpx MineSweepWrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MineSweepWrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   33          
TIMING-20  Warning   Non-clocked latch               16          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (109)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (109)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: sw[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[9] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/FSM_sequential_currState_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/FSM_sequential_currState_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[15].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.673        0.000                      0                  146        0.115        0.000                      0                  146        4.020        0.000                       0                   130  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.673        0.000                      0                  146        0.115        0.000                      0                  146        4.020        0.000                       0                   130  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bomb1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.281ns  (logic 2.353ns (25.352%)  route 6.928ns (74.648%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.626     5.147    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  MINESWEEP/RANDOM/bomb2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  MINESWEEP/RANDOM/bomb2_reg[2]/Q
                         net (fo=43, routed)          0.741     6.344    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[4]_0[2]
    SLICE_X3Y55          LUT2 (Prop_lut2_I0_O)        0.154     6.498 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb1[3]_i_8/O
                         net (fo=10, routed)          0.652     7.150    MINESWEEP/RANDOM/COLLISIONCHAIN_n_4
    SLICE_X2Y53          LUT6 (Prop_lut6_I1_O)        0.327     7.477 r  MINESWEEP/RANDOM/bomb1[3]_i_6/O
                         net (fo=14, routed)          0.949     8.426    MINESWEEP/RANDOM/bomb1[3]_i_6_n_0
    SLICE_X2Y51          LUT5 (Prop_lut5_I3_O)        0.116     8.542 r  MINESWEEP/RANDOM/bomb1[3]_i_32/O
                         net (fo=3, routed)           0.741     9.282    MINESWEEP/RANDOM/bomb1[3]_i_32_n_0
    SLICE_X2Y51          LUT6 (Prop_lut6_I3_O)        0.328     9.610 r  MINESWEEP/RANDOM/bomb1[3]_i_22/O
                         net (fo=10, routed)          0.593    10.204    MINESWEEP/RANDOM/bomb1[3]_i_22_n_0
    SLICE_X1Y52          LUT6 (Prop_lut6_I2_O)        0.124    10.328 r  MINESWEEP/RANDOM/bomb1[2]_i_12/O
                         net (fo=2, routed)           0.805    11.133    MINESWEEP/RANDOM/bomb1[2]_i_12_n_0
    SLICE_X2Y52          LUT6 (Prop_lut6_I3_O)        0.124    11.257 r  MINESWEEP/RANDOM/bomb1[2]_i_4/O
                         net (fo=2, routed)           0.463    11.720    MINESWEEP/RANDOM/bomb1[2]_i_4_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124    11.844 r  MINESWEEP/RANDOM/bomb1[3]_i_13/O
                         net (fo=2, routed)           0.575    12.419    MINESWEEP/RANDOM/bomb1[3]_i_13_n_0
    SLICE_X3Y51          LUT3 (Prop_lut3_I2_O)        0.150    12.569 r  MINESWEEP/RANDOM/bomb1[3]_i_4/O
                         net (fo=2, routed)           0.816    13.386    MINESWEEP/RANDOM/bomb1[3]_i_4_n_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I3_O)        0.326    13.712 r  MINESWEEP/RANDOM/bomb1[3]_i_3/O
                         net (fo=4, routed)           0.593    14.304    MINESWEEP/RANDOM/bomb1[3]_i_3_n_0
    SLICE_X4Y54          LUT5 (Prop_lut5_I1_O)        0.124    14.428 r  MINESWEEP/RANDOM/bomb1[3]_i_1/O
                         net (fo=1, routed)           0.000    14.428    MINESWEEP/RANDOM/bomb1CollDet[3]
    SLICE_X4Y54          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.507    14.848    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X4Y54          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[3]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X4Y54          FDCE (Setup_fdce_C_D)        0.031    15.102    MINESWEEP/RANDOM/bomb1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -14.428    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bomb1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.281ns  (logic 2.353ns (25.352%)  route 6.928ns (74.648%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.626     5.147    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  MINESWEEP/RANDOM/bomb2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  MINESWEEP/RANDOM/bomb2_reg[2]/Q
                         net (fo=43, routed)          0.741     6.344    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[4]_0[2]
    SLICE_X3Y55          LUT2 (Prop_lut2_I0_O)        0.154     6.498 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb1[3]_i_8/O
                         net (fo=10, routed)          0.652     7.150    MINESWEEP/RANDOM/COLLISIONCHAIN_n_4
    SLICE_X2Y53          LUT6 (Prop_lut6_I1_O)        0.327     7.477 r  MINESWEEP/RANDOM/bomb1[3]_i_6/O
                         net (fo=14, routed)          0.949     8.426    MINESWEEP/RANDOM/bomb1[3]_i_6_n_0
    SLICE_X2Y51          LUT5 (Prop_lut5_I3_O)        0.116     8.542 r  MINESWEEP/RANDOM/bomb1[3]_i_32/O
                         net (fo=3, routed)           0.741     9.282    MINESWEEP/RANDOM/bomb1[3]_i_32_n_0
    SLICE_X2Y51          LUT6 (Prop_lut6_I3_O)        0.328     9.610 r  MINESWEEP/RANDOM/bomb1[3]_i_22/O
                         net (fo=10, routed)          0.593    10.204    MINESWEEP/RANDOM/bomb1[3]_i_22_n_0
    SLICE_X1Y52          LUT6 (Prop_lut6_I2_O)        0.124    10.328 r  MINESWEEP/RANDOM/bomb1[2]_i_12/O
                         net (fo=2, routed)           0.805    11.133    MINESWEEP/RANDOM/bomb1[2]_i_12_n_0
    SLICE_X2Y52          LUT6 (Prop_lut6_I3_O)        0.124    11.257 r  MINESWEEP/RANDOM/bomb1[2]_i_4/O
                         net (fo=2, routed)           0.463    11.720    MINESWEEP/RANDOM/bomb1[2]_i_4_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124    11.844 r  MINESWEEP/RANDOM/bomb1[3]_i_13/O
                         net (fo=2, routed)           0.575    12.419    MINESWEEP/RANDOM/bomb1[3]_i_13_n_0
    SLICE_X3Y51          LUT3 (Prop_lut3_I2_O)        0.150    12.569 r  MINESWEEP/RANDOM/bomb1[3]_i_4/O
                         net (fo=2, routed)           0.816    13.386    MINESWEEP/RANDOM/bomb1[3]_i_4_n_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I3_O)        0.326    13.712 r  MINESWEEP/RANDOM/bomb1[3]_i_3/O
                         net (fo=4, routed)           0.593    14.304    MINESWEEP/RANDOM/bomb1[3]_i_3_n_0
    SLICE_X4Y53          LUT6 (Prop_lut6_I0_O)        0.124    14.428 r  MINESWEEP/RANDOM/bomb1[0]_i_1/O
                         net (fo=1, routed)           0.000    14.428    MINESWEEP/RANDOM/bomb1CollDet[0]
    SLICE_X4Y53          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.507    14.848    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X4Y53          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[0]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X4Y53          FDCE (Setup_fdce_C_D)        0.031    15.102    MINESWEEP/RANDOM/bomb1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -14.428    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bomb1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.136ns  (logic 2.353ns (25.755%)  route 6.783ns (74.245%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.626     5.147    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  MINESWEEP/RANDOM/bomb2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  MINESWEEP/RANDOM/bomb2_reg[2]/Q
                         net (fo=43, routed)          0.741     6.344    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[4]_0[2]
    SLICE_X3Y55          LUT2 (Prop_lut2_I0_O)        0.154     6.498 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb1[3]_i_8/O
                         net (fo=10, routed)          0.652     7.150    MINESWEEP/RANDOM/COLLISIONCHAIN_n_4
    SLICE_X2Y53          LUT6 (Prop_lut6_I1_O)        0.327     7.477 r  MINESWEEP/RANDOM/bomb1[3]_i_6/O
                         net (fo=14, routed)          0.949     8.426    MINESWEEP/RANDOM/bomb1[3]_i_6_n_0
    SLICE_X2Y51          LUT5 (Prop_lut5_I3_O)        0.116     8.542 r  MINESWEEP/RANDOM/bomb1[3]_i_32/O
                         net (fo=3, routed)           0.741     9.282    MINESWEEP/RANDOM/bomb1[3]_i_32_n_0
    SLICE_X2Y51          LUT6 (Prop_lut6_I3_O)        0.328     9.610 r  MINESWEEP/RANDOM/bomb1[3]_i_22/O
                         net (fo=10, routed)          0.593    10.204    MINESWEEP/RANDOM/bomb1[3]_i_22_n_0
    SLICE_X1Y52          LUT6 (Prop_lut6_I2_O)        0.124    10.328 r  MINESWEEP/RANDOM/bomb1[2]_i_12/O
                         net (fo=2, routed)           0.805    11.133    MINESWEEP/RANDOM/bomb1[2]_i_12_n_0
    SLICE_X2Y52          LUT6 (Prop_lut6_I3_O)        0.124    11.257 r  MINESWEEP/RANDOM/bomb1[2]_i_4/O
                         net (fo=2, routed)           0.463    11.720    MINESWEEP/RANDOM/bomb1[2]_i_4_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124    11.844 r  MINESWEEP/RANDOM/bomb1[3]_i_13/O
                         net (fo=2, routed)           0.575    12.419    MINESWEEP/RANDOM/bomb1[3]_i_13_n_0
    SLICE_X3Y51          LUT3 (Prop_lut3_I2_O)        0.150    12.569 r  MINESWEEP/RANDOM/bomb1[3]_i_4/O
                         net (fo=2, routed)           0.816    13.386    MINESWEEP/RANDOM/bomb1[3]_i_4_n_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I3_O)        0.326    13.712 r  MINESWEEP/RANDOM/bomb1[3]_i_3/O
                         net (fo=4, routed)           0.447    14.159    MINESWEEP/RANDOM/bomb1[3]_i_3_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I2_O)        0.124    14.283 r  MINESWEEP/RANDOM/bomb1[1]_i_1/O
                         net (fo=1, routed)           0.000    14.283    MINESWEEP/RANDOM/bomb1CollDet[1]
    SLICE_X4Y52          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.508    14.849    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X4Y52          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[1]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y52          FDCE (Setup_fdce_C_D)        0.029    15.101    MINESWEEP/RANDOM/bomb1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -14.283    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bomb1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.004ns  (logic 2.353ns (26.133%)  route 6.651ns (73.867%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.626     5.147    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  MINESWEEP/RANDOM/bomb2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  MINESWEEP/RANDOM/bomb2_reg[2]/Q
                         net (fo=43, routed)          0.741     6.344    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[4]_0[2]
    SLICE_X3Y55          LUT2 (Prop_lut2_I0_O)        0.154     6.498 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb1[3]_i_8/O
                         net (fo=10, routed)          0.652     7.150    MINESWEEP/RANDOM/COLLISIONCHAIN_n_4
    SLICE_X2Y53          LUT6 (Prop_lut6_I1_O)        0.327     7.477 r  MINESWEEP/RANDOM/bomb1[3]_i_6/O
                         net (fo=14, routed)          0.949     8.426    MINESWEEP/RANDOM/bomb1[3]_i_6_n_0
    SLICE_X2Y51          LUT5 (Prop_lut5_I3_O)        0.116     8.542 r  MINESWEEP/RANDOM/bomb1[3]_i_32/O
                         net (fo=3, routed)           0.741     9.282    MINESWEEP/RANDOM/bomb1[3]_i_32_n_0
    SLICE_X2Y51          LUT6 (Prop_lut6_I3_O)        0.328     9.610 r  MINESWEEP/RANDOM/bomb1[3]_i_22/O
                         net (fo=10, routed)          0.593    10.204    MINESWEEP/RANDOM/bomb1[3]_i_22_n_0
    SLICE_X1Y52          LUT6 (Prop_lut6_I2_O)        0.124    10.328 r  MINESWEEP/RANDOM/bomb1[2]_i_12/O
                         net (fo=2, routed)           0.805    11.133    MINESWEEP/RANDOM/bomb1[2]_i_12_n_0
    SLICE_X2Y52          LUT6 (Prop_lut6_I3_O)        0.124    11.257 r  MINESWEEP/RANDOM/bomb1[2]_i_4/O
                         net (fo=2, routed)           0.463    11.720    MINESWEEP/RANDOM/bomb1[2]_i_4_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124    11.844 r  MINESWEEP/RANDOM/bomb1[3]_i_13/O
                         net (fo=2, routed)           0.575    12.419    MINESWEEP/RANDOM/bomb1[3]_i_13_n_0
    SLICE_X3Y51          LUT3 (Prop_lut3_I2_O)        0.150    12.569 r  MINESWEEP/RANDOM/bomb1[3]_i_4/O
                         net (fo=2, routed)           0.816    13.386    MINESWEEP/RANDOM/bomb1[3]_i_4_n_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I3_O)        0.326    13.712 r  MINESWEEP/RANDOM/bomb1[3]_i_3/O
                         net (fo=4, routed)           0.315    14.027    MINESWEEP/RANDOM/bomb1[3]_i_3_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I1_O)        0.124    14.151 r  MINESWEEP/RANDOM/bomb1[2]_i_1/O
                         net (fo=1, routed)           0.000    14.151    MINESWEEP/RANDOM/bomb1CollDet[2]
    SLICE_X4Y52          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.508    14.849    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X4Y52          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[2]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y52          FDCE (Setup_fdce_C_D)        0.032    15.104    MINESWEEP/RANDOM/bomb1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -14.151    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             1.548ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.443ns  (logic 2.326ns (27.548%)  route 6.117ns (72.452%))
  Logic Levels:           9  (LUT2=1 LUT5=4 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.623     5.144    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X4Y54          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  MINESWEEP/RANDOM/bomb1_reg[3]/Q
                         net (fo=34, routed)          1.248     6.847    MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[7]_0[3]
    SLICE_X2Y56          LUT5 (Prop_lut5_I0_O)        0.150     6.997 f  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[1]_i_11/O
                         net (fo=1, routed)           0.843     7.840    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[1]_i_11_n_0
    SLICE_X2Y56          LUT6 (Prop_lut6_I0_O)        0.328     8.168 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[1]_i_8/O
                         net (fo=6, routed)           0.590     8.758    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[1]_i_8_n_0
    SLICE_X3Y55          LUT5 (Prop_lut5_I3_O)        0.119     8.877 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_33/O
                         net (fo=4, routed)           0.755     9.633    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_33_n_0
    SLICE_X5Y55          LUT2 (Prop_lut2_I1_O)        0.358     9.991 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[2]_i_13/O
                         net (fo=2, routed)           0.748    10.739    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[2]_i_13_n_0
    SLICE_X1Y56          LUT5 (Prop_lut5_I4_O)        0.326    11.065 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_20/O
                         net (fo=2, routed)           0.803    11.867    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_20_n_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I0_O)        0.124    11.991 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_17/O
                         net (fo=1, routed)           0.658    12.649    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_17_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I1_O)        0.124    12.773 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_6/O
                         net (fo=4, routed)           0.473    13.246    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_6_n_0
    SLICE_X3Y58          LUT5 (Prop_lut5_I1_O)        0.124    13.370 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[0]_i_3/O
                         net (fo=1, routed)           0.000    13.370    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[0]_i_3_n_0
    SLICE_X3Y58          MUXF7 (Prop_muxf7_I1_O)      0.217    13.587 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    13.587    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2CollDet[0]
    SLICE_X3Y58          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.508    14.849    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X3Y58          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[0]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X3Y58          FDCE (Setup_fdce_C_D)        0.064    15.136    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[0]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -13.587    
  -------------------------------------------------------------------
                         slack                                  1.548    

Slack (MET) :             1.553ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.438ns  (logic 2.354ns (27.896%)  route 6.084ns (72.104%))
  Logic Levels:           9  (LUT2=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.623     5.144    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X4Y54          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  MINESWEEP/RANDOM/bomb1_reg[3]/Q
                         net (fo=34, routed)          1.248     6.847    MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[7]_0[3]
    SLICE_X2Y56          LUT5 (Prop_lut5_I0_O)        0.150     6.997 f  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[1]_i_11/O
                         net (fo=1, routed)           0.843     7.840    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[1]_i_11_n_0
    SLICE_X2Y56          LUT6 (Prop_lut6_I0_O)        0.328     8.168 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[1]_i_8/O
                         net (fo=6, routed)           0.590     8.758    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[1]_i_8_n_0
    SLICE_X3Y55          LUT5 (Prop_lut5_I3_O)        0.119     8.877 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_33/O
                         net (fo=4, routed)           0.755     9.633    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_33_n_0
    SLICE_X5Y55          LUT2 (Prop_lut2_I1_O)        0.358     9.991 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[2]_i_13/O
                         net (fo=2, routed)           0.748    10.739    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[2]_i_13_n_0
    SLICE_X1Y56          LUT5 (Prop_lut5_I4_O)        0.326    11.065 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_20/O
                         net (fo=2, routed)           0.803    11.867    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_20_n_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I0_O)        0.124    11.991 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_17/O
                         net (fo=1, routed)           0.658    12.649    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_17_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I1_O)        0.124    12.773 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_6/O
                         net (fo=4, routed)           0.440    13.213    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_6_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I1_O)        0.124    13.337 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[1]_i_3/O
                         net (fo=1, routed)           0.000    13.337    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[1]_i_3_n_0
    SLICE_X3Y58          MUXF7 (Prop_muxf7_I1_O)      0.245    13.582 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    13.582    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2CollDet[1]
    SLICE_X3Y58          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.508    14.849    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X3Y58          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[1]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X3Y58          FDCE (Setup_fdce_C_D)        0.064    15.136    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[1]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -13.582    
  -------------------------------------------------------------------
                         slack                                  1.553    

Slack (MET) :             1.582ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.409ns  (logic 2.326ns (27.660%)  route 6.083ns (72.340%))
  Logic Levels:           9  (LUT2=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.623     5.144    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X4Y54          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  MINESWEEP/RANDOM/bomb1_reg[3]/Q
                         net (fo=34, routed)          1.248     6.847    MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[7]_0[3]
    SLICE_X2Y56          LUT5 (Prop_lut5_I0_O)        0.150     6.997 f  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[1]_i_11/O
                         net (fo=1, routed)           0.843     7.840    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[1]_i_11_n_0
    SLICE_X2Y56          LUT6 (Prop_lut6_I0_O)        0.328     8.168 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[1]_i_8/O
                         net (fo=6, routed)           0.590     8.758    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[1]_i_8_n_0
    SLICE_X3Y55          LUT5 (Prop_lut5_I3_O)        0.119     8.877 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_33/O
                         net (fo=4, routed)           0.755     9.633    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_33_n_0
    SLICE_X5Y55          LUT2 (Prop_lut2_I1_O)        0.358     9.991 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[2]_i_13/O
                         net (fo=2, routed)           0.748    10.739    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[2]_i_13_n_0
    SLICE_X1Y56          LUT5 (Prop_lut5_I4_O)        0.326    11.065 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_20/O
                         net (fo=2, routed)           0.803    11.867    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_20_n_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I0_O)        0.124    11.991 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_17/O
                         net (fo=1, routed)           0.658    12.649    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_17_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I1_O)        0.124    12.773 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_6/O
                         net (fo=4, routed)           0.439    13.212    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_6_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I4_O)        0.124    13.336 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_3/O
                         net (fo=1, routed)           0.000    13.336    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_3_n_0
    SLICE_X3Y57          MUXF7 (Prop_muxf7_I1_O)      0.217    13.553 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    13.553    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2CollDet[3]
    SLICE_X3Y57          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.508    14.849    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X3Y57          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[3]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X3Y57          FDCE (Setup_fdce_C_D)        0.064    15.136    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[3]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -13.553    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.634ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.254ns  (logic 1.892ns (22.922%)  route 6.362ns (77.078%))
  Logic Levels:           10  (LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.623     5.144    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X4Y53          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  MINESWEEP/RANDOM/bomb1_reg[0]/Q
                         net (fo=67, routed)          0.909     6.509    MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[7]_0[0]
    SLICE_X6Y54          LUT4 (Prop_lut4_I0_O)        0.124     6.633 f  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_26/O
                         net (fo=1, routed)           0.282     6.915    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_26_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.124     7.039 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_10/O
                         net (fo=7, routed)           0.541     7.580    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_10_n_0
    SLICE_X7Y54          LUT6 (Prop_lut6_I0_O)        0.124     7.704 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_28/O
                         net (fo=6, routed)           0.882     8.586    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_28_n_0
    SLICE_X8Y53          LUT5 (Prop_lut5_I1_O)        0.124     8.710 f  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_18/O
                         net (fo=10, routed)          0.845     9.554    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_18_n_0
    SLICE_X8Y55          LUT6 (Prop_lut6_I2_O)        0.124     9.678 f  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_34/O
                         net (fo=1, routed)           0.416    10.095    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_34_n_0
    SLICE_X8Y54          LUT6 (Prop_lut6_I5_O)        0.124    10.219 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_17/O
                         net (fo=7, routed)           0.457    10.675    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_17_n_0
    SLICE_X8Y55          LUT4 (Prop_lut4_I1_O)        0.116    10.791 f  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[1]_i_3/O
                         net (fo=6, routed)           1.002    11.793    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[1]_i_3_n_0
    SLICE_X10Y56         LUT6 (Prop_lut6_I1_O)        0.328    12.121 f  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[2]_i_6/O
                         net (fo=1, routed)           0.579    12.700    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[2]_i_6_n_0
    SLICE_X9Y56          LUT6 (Prop_lut6_I0_O)        0.124    12.824 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[2]_i_2/O
                         net (fo=1, routed)           0.451    13.274    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[2]_i_2_n_0
    SLICE_X9Y56          LUT6 (Prop_lut6_I1_O)        0.124    13.398 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[2]_i_1/O
                         net (fo=1, routed)           0.000    13.398    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3CollDet[2]
    SLICE_X9Y56          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.440    14.781    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X9Y56          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local_reg[2]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X9Y56          FDCE (Setup_fdce_C_D)        0.029    15.033    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local_reg[2]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -13.398    
  -------------------------------------------------------------------
                         slack                                  1.634    

Slack (MET) :             1.731ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.210ns  (logic 1.892ns (23.045%)  route 6.318ns (76.955%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.623     5.144    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X4Y53          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  MINESWEEP/RANDOM/bomb1_reg[0]/Q
                         net (fo=67, routed)          0.909     6.509    MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[7]_0[0]
    SLICE_X6Y54          LUT4 (Prop_lut4_I0_O)        0.124     6.633 f  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_26/O
                         net (fo=1, routed)           0.282     6.915    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_26_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.124     7.039 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_10/O
                         net (fo=7, routed)           0.541     7.580    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_10_n_0
    SLICE_X7Y54          LUT6 (Prop_lut6_I0_O)        0.124     7.704 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_28/O
                         net (fo=6, routed)           0.882     8.586    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_28_n_0
    SLICE_X8Y53          LUT5 (Prop_lut5_I1_O)        0.124     8.710 f  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_18/O
                         net (fo=10, routed)          0.845     9.554    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_18_n_0
    SLICE_X8Y55          LUT6 (Prop_lut6_I2_O)        0.124     9.678 f  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_34/O
                         net (fo=1, routed)           0.416    10.095    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_34_n_0
    SLICE_X8Y54          LUT6 (Prop_lut6_I5_O)        0.124    10.219 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_17/O
                         net (fo=7, routed)           0.457    10.675    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_17_n_0
    SLICE_X8Y55          LUT4 (Prop_lut4_I1_O)        0.116    10.791 f  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[1]_i_3/O
                         net (fo=6, routed)           0.618    11.409    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[1]_i_3_n_0
    SLICE_X9Y56          LUT2 (Prop_lut2_I1_O)        0.328    11.737 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_12/O
                         net (fo=1, routed)           0.733    12.470    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_12_n_0
    SLICE_X8Y55          LUT6 (Prop_lut6_I2_O)        0.124    12.594 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_3/O
                         net (fo=3, routed)           0.636    13.230    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_3_n_0
    SLICE_X8Y56          LUT6 (Prop_lut6_I1_O)        0.124    13.354 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[0]_i_1/O
                         net (fo=1, routed)           0.000    13.354    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3CollDet[0]
    SLICE_X8Y56          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.440    14.781    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X8Y56          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local_reg[0]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X8Y56          FDCE (Setup_fdce_C_D)        0.081    15.085    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local_reg[0]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -13.354    
  -------------------------------------------------------------------
                         slack                                  1.731    

Slack (MET) :             1.731ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.309ns  (logic 2.323ns (27.956%)  route 5.986ns (72.044%))
  Logic Levels:           9  (LUT2=1 LUT5=4 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.623     5.144    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X4Y54          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  MINESWEEP/RANDOM/bomb1_reg[3]/Q
                         net (fo=34, routed)          1.248     6.847    MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[7]_0[3]
    SLICE_X2Y56          LUT5 (Prop_lut5_I0_O)        0.150     6.997 f  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[1]_i_11/O
                         net (fo=1, routed)           0.843     7.840    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[1]_i_11_n_0
    SLICE_X2Y56          LUT6 (Prop_lut6_I0_O)        0.328     8.168 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[1]_i_8/O
                         net (fo=6, routed)           0.590     8.758    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[1]_i_8_n_0
    SLICE_X3Y55          LUT5 (Prop_lut5_I3_O)        0.119     8.877 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_33/O
                         net (fo=4, routed)           0.755     9.633    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_33_n_0
    SLICE_X5Y55          LUT2 (Prop_lut2_I1_O)        0.358     9.991 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[2]_i_13/O
                         net (fo=2, routed)           0.748    10.739    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[2]_i_13_n_0
    SLICE_X1Y56          LUT5 (Prop_lut5_I4_O)        0.326    11.065 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_20/O
                         net (fo=2, routed)           0.803    11.867    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_20_n_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I0_O)        0.124    11.991 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_17/O
                         net (fo=1, routed)           0.658    12.649    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_17_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I1_O)        0.124    12.773 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_6/O
                         net (fo=4, routed)           0.342    13.115    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_6_n_0
    SLICE_X2Y58          LUT5 (Prop_lut5_I3_O)        0.124    13.239 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[2]_i_3/O
                         net (fo=1, routed)           0.000    13.239    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[2]_i_3_n_0
    SLICE_X2Y58          MUXF7 (Prop_muxf7_I1_O)      0.214    13.453 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    13.453    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2CollDet[2]
    SLICE_X2Y58          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.508    14.849    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X2Y58          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[2]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X2Y58          FDCE (Setup_fdce_C_D)        0.113    15.185    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[2]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -13.453    
  -------------------------------------------------------------------
                         slack                                  1.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 MINESWEEP/MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_SYNC[15].SYNC.syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.212ns (40.966%)  route 0.306ns (59.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.565     1.448    MINESWEEP/clk_IBUF_BUFG
    SLICE_X12Y52         FDCE                                         r  MINESWEEP/MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  MINESWEEP/MOVE_SYNC_c_1/Q
                         net (fo=16, routed)          0.306     1.918    MINESWEEP/MOVE_SYNC_c_1_n_0
    SLICE_X14Y48         LUT2 (Prop_lut2_I1_O)        0.048     1.966 r  MINESWEEP/MOVE_SYNC_gate__14/O
                         net (fo=1, routed)           0.000     1.966    MINESWEEP/MOVE_SYNC_gate__14_n_0
    SLICE_X14Y48         FDCE                                         r  MINESWEEP/MOVE_SYNC[15].SYNC.syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.837     1.964    MINESWEEP/clk_IBUF_BUFG
    SLICE_X14Y48         FDCE                                         r  MINESWEEP/MOVE_SYNC[15].SYNC.syncChain_reg[3]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X14Y48         FDCE (Hold_fdce_C_D)         0.131     1.851    MINESWEEP/MOVE_SYNC[15].SYNC.syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 MINESWEEP/MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.209ns (40.621%)  route 0.306ns (59.379%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.565     1.448    MINESWEEP/clk_IBUF_BUFG
    SLICE_X12Y52         FDCE                                         r  MINESWEEP/MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  MINESWEEP/MOVE_SYNC_c_1/Q
                         net (fo=16, routed)          0.306     1.918    MINESWEEP/MOVE_SYNC_c_1_n_0
    SLICE_X14Y48         LUT2 (Prop_lut2_I1_O)        0.045     1.963 r  MINESWEEP/MOVE_SYNC_gate__13/O
                         net (fo=1, routed)           0.000     1.963    MINESWEEP/MOVE_SYNC_gate__13_n_0
    SLICE_X14Y48         FDCE                                         r  MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.837     1.964    MINESWEEP/clk_IBUF_BUFG
    SLICE_X14Y48         FDCE                                         r  MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X14Y48         FDCE (Hold_fdce_C_D)         0.121     1.841    MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.563     1.446    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X9Y57          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[6]/Q
                         net (fo=1, routed)           0.115     1.702    MINESWEEP/RANDOM/finalBombLocations[6]
    SLICE_X9Y55          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.833     1.961    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X9Y55          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[6]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X9Y55          FDCE (Hold_fdce_C_D)         0.070     1.533    MINESWEEP/RANDOM/bombLocation_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.563     1.446    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X9Y58          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[8]/Q
                         net (fo=1, routed)           0.113     1.700    MINESWEEP/RANDOM/finalBombLocations[8]
    SLICE_X8Y57          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.832     1.960    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X8Y57          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[8]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X8Y57          FDCE (Hold_fdce_C_D)         0.063     1.525    MINESWEEP/RANDOM/bombLocation_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/bombLocation_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/TILEDRIVE/tiles_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.563     1.446    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X11Y57         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  MINESWEEP/RANDOM/bombLocation_reg[3]/Q
                         net (fo=1, routed)           0.112     1.699    MINESWEEP/TILEDRIVE/D[3]
    SLICE_X10Y57         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.832     1.960    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X10Y57         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[3]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X10Y57         FDCE (Hold_fdce_C_D)         0.060     1.519    MINESWEEP/TILEDRIVE/tiles_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/bombLocation_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/TILEDRIVE/tiles_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.564     1.447    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X9Y55          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  MINESWEEP/RANDOM/bombLocation_reg[7]/Q
                         net (fo=1, routed)           0.116     1.704    MINESWEEP/TILEDRIVE/D[7]
    SLICE_X8Y55          FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.833     1.961    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X8Y55          FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[7]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X8Y55          FDCE (Hold_fdce_C_D)         0.063     1.523    MINESWEEP/TILEDRIVE/tiles_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 MINESWEEP/MOVE_SYNC_c_0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_SYNC_c_1/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.564     1.447    MINESWEEP/clk_IBUF_BUFG
    SLICE_X13Y53         FDCE                                         r  MINESWEEP/MOVE_SYNC_c_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  MINESWEEP/MOVE_SYNC_c_0/Q
                         net (fo=1, routed)           0.110     1.698    MINESWEEP/MOVE_SYNC_c_0_n_0
    SLICE_X12Y52         FDCE                                         r  MINESWEEP/MOVE_SYNC_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.834     1.962    MINESWEEP/clk_IBUF_BUFG
    SLICE_X12Y52         FDCE                                         r  MINESWEEP/MOVE_SYNC_c_1/C
                         clock pessimism             -0.498     1.464    
    SLICE_X12Y52         FDCE (Hold_fdce_C_D)         0.052     1.516    MINESWEEP/MOVE_SYNC_c_1
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/bombLocation_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/TILEDRIVE/tiles_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.465%)  route 0.117ns (41.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.564     1.447    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X10Y56         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y56         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  MINESWEEP/RANDOM/bombLocation_reg[1]/Q
                         net (fo=1, routed)           0.117     1.728    MINESWEEP/TILEDRIVE/D[1]
    SLICE_X8Y56          FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.833     1.961    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X8Y56          FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[1]/C
                         clock pessimism             -0.478     1.483    
    SLICE_X8Y56          FDCE (Hold_fdce_C_D)         0.060     1.543    MINESWEEP/TILEDRIVE/tiles_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.563     1.446    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X10Y58         FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y58         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[3]/Q
                         net (fo=1, routed)           0.110     1.720    MINESWEEP/RANDOM/finalBombLocations[3]
    SLICE_X11Y57         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.832     1.960    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X11Y57         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[3]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X11Y57         FDCE (Hold_fdce_C_D)         0.072     1.534    MINESWEEP/RANDOM/bombLocation_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.564     1.447    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X12Y56         FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[9]/Q
                         net (fo=1, routed)           0.116     1.727    MINESWEEP/RANDOM/finalBombLocations[9]
    SLICE_X13Y56         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.833     1.961    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X13Y56         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[9]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X13Y56         FDCE (Hold_fdce_C_D)         0.070     1.530    MINESWEEP/RANDOM/bombLocation_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X12Y52   MINESWEEP/FSM_sequential_currState_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X12Y52   MINESWEEP/FSM_sequential_currState_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X14Y47   MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X13Y48   MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X14Y47   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X15Y47   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X14Y49   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X15Y47   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X14Y50   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y47   MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y47   MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y47   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y47   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y49   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y49   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y50   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y50   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y50   MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y50   MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y47   MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y47   MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y47   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y47   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y49   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y49   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y50   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y50   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y50   MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y50   MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.974ns  (logic 4.039ns (50.659%)  route 3.934ns (49.341%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.556     5.077    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X12Y58         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y58         FDCE (Prop_fdce_C_Q)         0.518     5.595 r  MINESWEEP/TILEDRIVE/tiles_reg[15]/Q
                         net (fo=1, routed)           3.934     9.529    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    13.051 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.051    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.784ns  (logic 4.105ns (52.745%)  route 3.678ns (47.255%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X9Y56          FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.419     5.497 r  MINESWEEP/TILEDRIVE/tiles_reg[5]/Q
                         net (fo=1, routed)           3.678     9.175    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.686    12.862 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.862    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.769ns  (logic 4.099ns (52.760%)  route 3.670ns (47.240%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.556     5.077    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X9Y57          FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDCE (Prop_fdce_C_Q)         0.419     5.496 r  MINESWEEP/TILEDRIVE/tiles_reg[0]/Q
                         net (fo=1, routed)           3.670     9.166    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.680    12.846 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.846    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.732ns  (logic 4.022ns (52.011%)  route 3.711ns (47.989%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.556     5.077    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X12Y58         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y58         FDCE (Prop_fdce_C_Q)         0.518     5.595 r  MINESWEEP/TILEDRIVE/tiles_reg[11]/Q
                         net (fo=1, routed)           3.711     9.306    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    12.809 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.809    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.711ns  (logic 4.036ns (52.343%)  route 3.675ns (47.657%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.556     5.077    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X10Y58         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y58         FDCE (Prop_fdce_C_Q)         0.518     5.595 r  MINESWEEP/TILEDRIVE/tiles_reg[12]/Q
                         net (fo=1, routed)           3.675     9.270    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    12.788 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.788    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.697ns  (logic 4.043ns (52.529%)  route 3.654ns (47.471%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X12Y56         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  MINESWEEP/TILEDRIVE/tiles_reg[10]/Q
                         net (fo=1, routed)           3.654     9.250    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.775 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.775    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.691ns  (logic 4.024ns (52.325%)  route 3.667ns (47.675%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X8Y55          FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDCE (Prop_fdce_C_Q)         0.518     5.596 r  MINESWEEP/TILEDRIVE/tiles_reg[6]/Q
                         net (fo=1, routed)           3.667     9.262    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.769 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.769    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.688ns  (logic 4.022ns (52.318%)  route 3.666ns (47.682%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X8Y56          FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDCE (Prop_fdce_C_Q)         0.518     5.596 r  MINESWEEP/TILEDRIVE/tiles_reg[8]/Q
                         net (fo=1, routed)           3.666     9.262    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    12.766 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.766    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.684ns  (logic 4.019ns (52.297%)  route 3.666ns (47.703%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X8Y55          FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDCE (Prop_fdce_C_Q)         0.518     5.596 r  MINESWEEP/TILEDRIVE/tiles_reg[7]/Q
                         net (fo=1, routed)           3.666     9.262    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    12.762 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.762    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.553ns  (logic 4.025ns (53.292%)  route 3.528ns (46.708%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.556     5.077    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X12Y58         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y58         FDCE (Prop_fdce_C_Q)         0.518     5.595 r  MINESWEEP/TILEDRIVE/tiles_reg[13]/Q
                         net (fo=1, routed)           3.528     9.123    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    12.630 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.630    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.212ns (46.828%)  route 0.241ns (53.172%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.565     1.448    MINESWEEP/clk_IBUF_BUFG
    SLICE_X12Y52         FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  MINESWEEP/FSM_sequential_currState_reg[0]/Q
                         net (fo=39, routed)          0.241     1.853    MINESWEEP/currState[0]
    SLICE_X15Y51         LUT3 (Prop_lut3_I2_O)        0.048     1.901 r  MINESWEEP/MOVE_FSM.moveTraker_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.901    MINESWEEP/MOVE_FSM.moveTraker_reg[2]_i_1_n_0
    SLICE_X15Y51         LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.455ns  (logic 0.209ns (45.963%)  route 0.246ns (54.037%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.565     1.448    MINESWEEP/clk_IBUF_BUFG
    SLICE_X12Y52         FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  MINESWEEP/FSM_sequential_currState_reg[0]/Q
                         net (fo=39, routed)          0.246     1.858    MINESWEEP/currState[0]
    SLICE_X14Y51         LUT3 (Prop_lut3_I2_O)        0.045     1.903 r  MINESWEEP/MOVE_FSM.moveTraker_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.903    MINESWEEP/MOVE_FSM.moveTraker_reg[11]_i_1_n_0
    SLICE_X14Y51         LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.473ns  (logic 0.226ns (47.759%)  route 0.247ns (52.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.567     1.450    MINESWEEP/clk_IBUF_BUFG
    SLICE_X13Y48         FDCE                                         r  MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDCE (Prop_fdce_C_Q)         0.128     1.578 r  MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.247     1.825    MINESWEEP/MOVE_SYNC[5].playerMoveSynch_reg
    SLICE_X12Y49         LUT3 (Prop_lut3_I0_O)        0.098     1.923 r  MINESWEEP/MOVE_FSM.moveTraker_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.923    MINESWEEP/MOVE_FSM.moveTraker_reg[5]_i_1_n_0
    SLICE_X12Y49         LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.494ns  (logic 0.208ns (42.094%)  route 0.286ns (57.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.567     1.450    MINESWEEP/clk_IBUF_BUFG
    SLICE_X14Y48         FDCE                                         r  MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDCE (Prop_fdce_C_Q)         0.164     1.614 r  MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.286     1.900    MINESWEEP/MOVE_SYNC[14].playerMoveSynch_reg
    SLICE_X12Y48         LUT3 (Prop_lut3_I0_O)        0.044     1.944 r  MINESWEEP/MOVE_FSM.moveTraker_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     1.944    MINESWEEP/MOVE_FSM.moveTraker_reg[14]_i_1_n_0
    SLICE_X12Y48         LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.186ns (34.602%)  route 0.352ns (65.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.567     1.450    MINESWEEP/clk_IBUF_BUFG
    SLICE_X13Y48         FDCE                                         r  MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.242     1.834    MINESWEEP/MOVE_SYNC[0].playerMoveSynch_reg
    SLICE_X13Y48         LUT3 (Prop_lut3_I0_O)        0.045     1.879 r  MINESWEEP/MOVE_FSM.moveTraker_reg[0]_i_1/O
                         net (fo=1, routed)           0.109     1.988    MINESWEEP/MOVE_FSM.moveTraker_reg[0]_i_1_n_0
    SLICE_X12Y47         LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.545ns  (logic 0.208ns (38.181%)  route 0.337ns (61.819%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.567     1.450    MINESWEEP/clk_IBUF_BUFG
    SLICE_X14Y48         FDCE                                         r  MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDCE (Prop_fdce_C_Q)         0.164     1.614 r  MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.337     1.951    MINESWEEP/MOVE_SYNC[8].playerMoveSynch_reg
    SLICE_X15Y49         LUT3 (Prop_lut3_I0_O)        0.044     1.995 r  MINESWEEP/MOVE_FSM.moveTraker_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.995    MINESWEEP/MOVE_FSM.moveTraker_reg[8]_i_1_n_0
    SLICE_X15Y49         LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.209ns (37.264%)  route 0.352ns (62.736%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.565     1.448    MINESWEEP/clk_IBUF_BUFG
    SLICE_X12Y52         FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  MINESWEEP/FSM_sequential_currState_reg[0]/Q
                         net (fo=39, routed)          0.241     1.853    MINESWEEP/currState[0]
    SLICE_X15Y51         LUT3 (Prop_lut3_I2_O)        0.045     1.898 r  MINESWEEP/MOVE_FSM.moveTraker_reg[1]_i_1/O
                         net (fo=1, routed)           0.111     2.009    MINESWEEP/MOVE_FSM.moveTraker_reg[1]_i_1_n_0
    SLICE_X15Y52         LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.571ns  (logic 0.212ns (37.117%)  route 0.359ns (62.883%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.565     1.448    MINESWEEP/clk_IBUF_BUFG
    SLICE_X12Y52         FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  MINESWEEP/FSM_sequential_currState_reg[0]/Q
                         net (fo=39, routed)          0.246     1.858    MINESWEEP/currState[0]
    SLICE_X14Y51         LUT3 (Prop_lut3_I2_O)        0.048     1.906 r  MINESWEEP/MOVE_FSM.moveTraker_reg[12]_i_1/O
                         net (fo=1, routed)           0.113     2.019    MINESWEEP/MOVE_FSM.moveTraker_reg[12]_i_1_n_0
    SLICE_X14Y52         LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.728ns  (logic 0.246ns (33.790%)  route 0.482ns (66.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.567     1.450    MINESWEEP/clk_IBUF_BUFG
    SLICE_X14Y48         FDCE                                         r  MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDCE (Prop_fdce_C_Q)         0.148     1.598 r  MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.239     1.837    MINESWEEP/MOVE_SYNC[9].playerMoveSynch_reg
    SLICE_X15Y49         LUT3 (Prop_lut3_I0_O)        0.098     1.935 r  MINESWEEP/MOVE_FSM.moveTraker_reg[9]_i_1/O
                         net (fo=1, routed)           0.243     2.178    MINESWEEP/MOVE_FSM.moveTraker_reg[9]_i_1_n_0
    SLICE_X15Y48         LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.730ns  (logic 0.184ns (25.219%)  route 0.546ns (74.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.567     1.450    MINESWEEP/clk_IBUF_BUFG
    SLICE_X15Y47         FDCE                                         r  MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.336     1.927    MINESWEEP/MOVE_SYNC[10].playerMoveSynch_reg
    SLICE_X15Y49         LUT3 (Prop_lut3_I0_O)        0.043     1.970 r  MINESWEEP/MOVE_FSM.moveTraker_reg[10]_i_1/O
                         net (fo=1, routed)           0.209     2.180    MINESWEEP/MOVE_FSM.moveTraker_reg[10]_i_1_n_0
    SLICE_X13Y50         LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           131 Endpoints
Min Delay           131 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.064ns  (logic 2.631ns (32.630%)  route 5.433ns (67.370%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=4, routed)           3.429     4.890    MINESWEEP/sw_IBUF[1]
    SLICE_X13Y51         LUT6 (Prop_lut6_I1_O)        0.124     5.014 r  MINESWEEP/nextState2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.014    MINESWEEP/nextState2_carry_i_4_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.546 r  MINESWEEP/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.546    MINESWEEP/nextState2_carry_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.703 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.857     6.560    MINESWEEP/RANDOM/bombLocation_reg[0]_0[0]
    SLICE_X12Y52         LUT4 (Prop_lut4_I1_O)        0.357     6.917 r  MINESWEEP/RANDOM/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.147     8.064    MINESWEEP/RANDOM/moveDet
    SLICE_X11Y57         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.440     4.781    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X11Y57         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[12]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.064ns  (logic 2.631ns (32.630%)  route 5.433ns (67.370%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=4, routed)           3.429     4.890    MINESWEEP/sw_IBUF[1]
    SLICE_X13Y51         LUT6 (Prop_lut6_I1_O)        0.124     5.014 r  MINESWEEP/nextState2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.014    MINESWEEP/nextState2_carry_i_4_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.546 r  MINESWEEP/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.546    MINESWEEP/nextState2_carry_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.703 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.857     6.560    MINESWEEP/RANDOM/bombLocation_reg[0]_0[0]
    SLICE_X12Y52         LUT4 (Prop_lut4_I1_O)        0.357     6.917 r  MINESWEEP/RANDOM/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.147     8.064    MINESWEEP/RANDOM/moveDet
    SLICE_X11Y57         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.440     4.781    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X11Y57         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[13]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.064ns  (logic 2.631ns (32.630%)  route 5.433ns (67.370%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=4, routed)           3.429     4.890    MINESWEEP/sw_IBUF[1]
    SLICE_X13Y51         LUT6 (Prop_lut6_I1_O)        0.124     5.014 r  MINESWEEP/nextState2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.014    MINESWEEP/nextState2_carry_i_4_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.546 r  MINESWEEP/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.546    MINESWEEP/nextState2_carry_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.703 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.857     6.560    MINESWEEP/RANDOM/bombLocation_reg[0]_0[0]
    SLICE_X12Y52         LUT4 (Prop_lut4_I1_O)        0.357     6.917 r  MINESWEEP/RANDOM/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.147     8.064    MINESWEEP/RANDOM/moveDet
    SLICE_X11Y57         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.440     4.781    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X11Y57         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[15]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.064ns  (logic 2.631ns (32.630%)  route 5.433ns (67.370%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=4, routed)           3.429     4.890    MINESWEEP/sw_IBUF[1]
    SLICE_X13Y51         LUT6 (Prop_lut6_I1_O)        0.124     5.014 r  MINESWEEP/nextState2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.014    MINESWEEP/nextState2_carry_i_4_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.546 r  MINESWEEP/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.546    MINESWEEP/nextState2_carry_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.703 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.857     6.560    MINESWEEP/RANDOM/bombLocation_reg[0]_0[0]
    SLICE_X12Y52         LUT4 (Prop_lut4_I1_O)        0.357     6.917 r  MINESWEEP/RANDOM/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.147     8.064    MINESWEEP/RANDOM/moveDet
    SLICE_X11Y57         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.440     4.781    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X11Y57         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[3]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.052ns  (logic 2.631ns (32.681%)  route 5.420ns (67.319%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=4, routed)           3.429     4.890    MINESWEEP/sw_IBUF[1]
    SLICE_X13Y51         LUT6 (Prop_lut6_I1_O)        0.124     5.014 r  MINESWEEP/nextState2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.014    MINESWEEP/nextState2_carry_i_4_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.546 r  MINESWEEP/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.546    MINESWEEP/nextState2_carry_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.703 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.857     6.560    MINESWEEP/RANDOM/bombLocation_reg[0]_0[0]
    SLICE_X12Y52         LUT4 (Prop_lut4_I1_O)        0.357     6.917 r  MINESWEEP/RANDOM/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.134     8.052    MINESWEEP/RANDOM/moveDet
    SLICE_X8Y57          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.439     4.780    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X8Y57          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.052ns  (logic 2.631ns (32.681%)  route 5.420ns (67.319%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=4, routed)           3.429     4.890    MINESWEEP/sw_IBUF[1]
    SLICE_X13Y51         LUT6 (Prop_lut6_I1_O)        0.124     5.014 r  MINESWEEP/nextState2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.014    MINESWEEP/nextState2_carry_i_4_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.546 r  MINESWEEP/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.546    MINESWEEP/nextState2_carry_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.703 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.857     6.560    MINESWEEP/RANDOM/bombLocation_reg[0]_0[0]
    SLICE_X12Y52         LUT4 (Prop_lut4_I1_O)        0.357     6.917 r  MINESWEEP/RANDOM/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.134     8.052    MINESWEEP/RANDOM/moveDet
    SLICE_X8Y57          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.439     4.780    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X8Y57          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[2]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.052ns  (logic 2.631ns (32.681%)  route 5.420ns (67.319%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=4, routed)           3.429     4.890    MINESWEEP/sw_IBUF[1]
    SLICE_X13Y51         LUT6 (Prop_lut6_I1_O)        0.124     5.014 r  MINESWEEP/nextState2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.014    MINESWEEP/nextState2_carry_i_4_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.546 r  MINESWEEP/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.546    MINESWEEP/nextState2_carry_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.703 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.857     6.560    MINESWEEP/RANDOM/bombLocation_reg[0]_0[0]
    SLICE_X12Y52         LUT4 (Prop_lut4_I1_O)        0.357     6.917 r  MINESWEEP/RANDOM/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.134     8.052    MINESWEEP/RANDOM/moveDet
    SLICE_X8Y57          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.439     4.780    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X8Y57          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[8]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.044ns  (logic 2.631ns (32.714%)  route 5.412ns (67.286%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=4, routed)           3.429     4.890    MINESWEEP/sw_IBUF[1]
    SLICE_X13Y51         LUT6 (Prop_lut6_I1_O)        0.124     5.014 r  MINESWEEP/nextState2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.014    MINESWEEP/nextState2_carry_i_4_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.546 r  MINESWEEP/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.546    MINESWEEP/nextState2_carry_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.703 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.857     6.560    MINESWEEP/RANDOM/bombLocation_reg[0]_0[0]
    SLICE_X12Y52         LUT4 (Prop_lut4_I1_O)        0.357     6.917 r  MINESWEEP/RANDOM/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.126     8.044    MINESWEEP/RANDOM/moveDet
    SLICE_X9Y55          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.440     4.781    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X9Y55          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[14]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.044ns  (logic 2.631ns (32.714%)  route 5.412ns (67.286%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=4, routed)           3.429     4.890    MINESWEEP/sw_IBUF[1]
    SLICE_X13Y51         LUT6 (Prop_lut6_I1_O)        0.124     5.014 r  MINESWEEP/nextState2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.014    MINESWEEP/nextState2_carry_i_4_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.546 r  MINESWEEP/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.546    MINESWEEP/nextState2_carry_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.703 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.857     6.560    MINESWEEP/RANDOM/bombLocation_reg[0]_0[0]
    SLICE_X12Y52         LUT4 (Prop_lut4_I1_O)        0.357     6.917 r  MINESWEEP/RANDOM/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.126     8.044    MINESWEEP/RANDOM/moveDet
    SLICE_X9Y55          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.440     4.781    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X9Y55          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[4]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.044ns  (logic 2.631ns (32.714%)  route 5.412ns (67.286%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=4, routed)           3.429     4.890    MINESWEEP/sw_IBUF[1]
    SLICE_X13Y51         LUT6 (Prop_lut6_I1_O)        0.124     5.014 r  MINESWEEP/nextState2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.014    MINESWEEP/nextState2_carry_i_4_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.546 r  MINESWEEP/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.546    MINESWEEP/nextState2_carry_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.703 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.857     6.560    MINESWEEP/RANDOM/bombLocation_reg[0]_0[0]
    SLICE_X12Y52         LUT4 (Prop_lut4_I1_O)        0.357     6.917 r  MINESWEEP/RANDOM/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.126     8.044    MINESWEEP/RANDOM/moveDet
    SLICE_X9Y55          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.440     4.781    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X9Y55          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/MOVE_FSM.moveTraker_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/FSM_sequential_currState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.476ns (53.208%)  route 0.419ns (46.792%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         LDCE                         0.000     0.000 r  MINESWEEP/MOVE_FSM.moveTraker_reg[10]/G
    SLICE_X13Y50         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  MINESWEEP/MOVE_FSM.moveTraker_reg[10]/Q
                         net (fo=3, routed)           0.120     0.278    MINESWEEP/p_0_in25_in
    SLICE_X13Y51         LUT6 (Prop_lut6_I0_O)        0.045     0.323 r  MINESWEEP/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     0.323    MINESWEEP/nextState2_carry_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.438 r  MINESWEEP/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.438    MINESWEEP/nextState2_carry_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.483 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.298     0.782    MINESWEEP/nextState2
    SLICE_X12Y52         LUT4 (Prop_lut4_I2_O)        0.113     0.895 r  MINESWEEP/FSM_sequential_currState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.895    MINESWEEP/nextState[1]
    SLICE_X12Y52         FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.834     1.962    MINESWEEP/clk_IBUF_BUFG
    SLICE_X12Y52         FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[1]/C

Slack:                    inf
  Source:                 MINESWEEP/MOVE_FSM.moveTraker_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/FSM_sequential_currState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.896ns  (logic 0.477ns (53.260%)  route 0.419ns (46.740%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         LDCE                         0.000     0.000 r  MINESWEEP/MOVE_FSM.moveTraker_reg[10]/G
    SLICE_X13Y50         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  MINESWEEP/MOVE_FSM.moveTraker_reg[10]/Q
                         net (fo=3, routed)           0.120     0.278    MINESWEEP/p_0_in25_in
    SLICE_X13Y51         LUT6 (Prop_lut6_I0_O)        0.045     0.323 r  MINESWEEP/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     0.323    MINESWEEP/nextState2_carry_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.438 r  MINESWEEP/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.438    MINESWEEP/nextState2_carry_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.483 r  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.298     0.782    MINESWEEP/nextState2
    SLICE_X12Y52         LUT5 (Prop_lut5_I3_O)        0.114     0.896 r  MINESWEEP/FSM_sequential_currState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.896    MINESWEEP/nextState[0]
    SLICE_X12Y52         FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.834     1.962    MINESWEEP/clk_IBUF_BUFG
    SLICE_X12Y52         FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/RANDOM/bomb2_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.043ns  (logic 0.222ns (21.277%)  route 0.821ns (78.723%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=97, routed)          0.821     1.043    MINESWEEP/RANDOM/btnU_IBUF
    SLICE_X3Y55          FDCE                                         f  MINESWEEP/RANDOM/bomb2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.863     1.991    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  MINESWEEP/RANDOM/bomb2_reg[2]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/RANDOM/bomb2_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.043ns  (logic 0.222ns (21.277%)  route 0.821ns (78.723%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=97, routed)          0.821     1.043    MINESWEEP/RANDOM/btnU_IBUF
    SLICE_X2Y55          FDCE                                         f  MINESWEEP/RANDOM/bomb2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.863     1.991    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X2Y55          FDCE                                         r  MINESWEEP/RANDOM/bomb2_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2Count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.066ns  (logic 0.222ns (20.812%)  route 0.844ns (79.188%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=97, routed)          0.844     1.066    MINESWEEP/RANDOM/btnU_IBUF
    SLICE_X7Y52          FDCE                                         f  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2Count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.863     1.990    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X7Y52          FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb2Count_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb3Count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.066ns  (logic 0.222ns (20.812%)  route 0.844ns (79.188%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=97, routed)          0.844     1.066    MINESWEEP/RANDOM/btnU_IBUF
    SLICE_X7Y52          FDCE                                         f  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb3Count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.863     1.990    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X7Y52          FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb3Count_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb3Count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.066ns  (logic 0.222ns (20.812%)  route 0.844ns (79.188%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=97, routed)          0.844     1.066    MINESWEEP/RANDOM/btnU_IBUF
    SLICE_X7Y52          FDCE                                         f  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb3Count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.863     1.990    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X7Y52          FDCE                                         r  MINESWEEP/RANDOM/RANDOMIZER_PROC.bomb3Count_reg[1]/C

Slack:                    inf
  Source:                 MINESWEEP/MOVE_FSM.moveTraker_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.133ns  (logic 0.476ns (42.030%)  route 0.657ns (57.970%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         LDCE                         0.000     0.000 r  MINESWEEP/MOVE_FSM.moveTraker_reg[10]/G
    SLICE_X13Y50         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  MINESWEEP/MOVE_FSM.moveTraker_reg[10]/Q
                         net (fo=3, routed)           0.120     0.278    MINESWEEP/p_0_in25_in
    SLICE_X13Y51         LUT6 (Prop_lut6_I0_O)        0.045     0.323 r  MINESWEEP/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     0.323    MINESWEEP/nextState2_carry_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.438 r  MINESWEEP/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.438    MINESWEEP/nextState2_carry_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.483 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.296     0.780    MINESWEEP/RANDOM/bombLocation_reg[0]_0[0]
    SLICE_X12Y52         LUT4 (Prop_lut4_I1_O)        0.113     0.893 r  MINESWEEP/RANDOM/bombLocation[15]_i_1/O
                         net (fo=16, routed)          0.240     1.133    MINESWEEP/RANDOM/moveDet
    SLICE_X13Y56         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.833     1.961    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X13Y56         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[9]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.162ns  (logic 0.222ns (19.094%)  route 0.940ns (80.906%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=97, routed)          0.940     1.162    MINESWEEP/RANDOM/COLLISIONCHAIN/btnU_IBUF
    SLICE_X3Y57          FDCE                                         f  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.862     1.990    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X3Y57          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[3]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.173ns  (logic 0.234ns (19.944%)  route 0.939ns (80.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=4, routed)           0.939     1.173    MINESWEEP/sw_IBUF[5]
    SLICE_X10Y48         SRL16E                                       r  MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.837     1.964    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y48         SRL16E                                       r  MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK





