{"vcs1":{"timestamp_begin":1731147261.091140732, "rt":3.29, "ut":2.02, "st":0.26}}
{"vcselab":{"timestamp_begin":1731147264.444151114, "rt":1.10, "ut":0.25, "st":0.15}}
{"link":{"timestamp_begin":1731147265.603919123, "rt":0.33, "ut":0.12, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731147260.551849893}
{"VCS_COMP_START_TIME": 1731147260.551849893}
{"VCS_COMP_END_TIME": 1731147269.437328948}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 336716}}
{"stitch_vcselab": {"peak_mem": 231628}}
