title: "SystemVerilog 完全解説 入門書"
summary: "SystemVerilogの基礎から応用まで、設計・検証・UVMを網羅的に解説する入門書"
topics: ["systemverilog", "fpga", "asic", "hdl", "verification"]
published: true
price: 0
toc_depth: 2
chapters:
  - chapter01
  - chapter02
  - chapter03
  - chapter04
  - chapter05
  - chapter06
  - chapter07
  - chapter08
  - chapter09
  - chapter10
  - chapter11
  - chapter12
  - chapter13
  - chapter14
  - chapter15
  - chapter16
  - chapter17
  - chapter18
  - appendix
