// Seed: 4253946000
module module_0 (
    output wire id_0,
    input wand id_1,
    output tri id_2,
    output supply1 id_3,
    input wand id_4,
    input tri id_5,
    output tri1 id_6,
    output wor id_7,
    output wand id_8
);
  wire id_10;
endmodule
module module_1 (
    output wand id_0,
    input wor id_1,
    input tri id_2
    , id_8,
    input supply0 id_3
    , id_9,
    input wire id_4,
    input supply1 id_5,
    output logic id_6
);
  tri0 id_10;
  initial begin
    id_6 <= -id_2;
    if (1) begin
      #1;
      id_9 = id_2;
    end
  end
  module_0(
      id_10, id_5, id_8, id_9, id_4, id_5, id_10, id_10, id_10
  );
  assign id_8 = 1;
  assign id_10 = id_10;
  assign #id_11 id_10 = id_2;
  wor id_12 = 1'h0;
  always @(posedge id_2 or posedge 1) begin
    id_0 = id_4;
  end
endmodule
