// Seed: 1202944769
module module_0 (
    input tri  id_0,
    input wand id_1,
    input wire id_2
);
  uwire id_4, id_5, id_6 = 1;
  assign id_4 = id_2;
  if (id_0 ? 1 : id_1) assign id_4 = 1'h0;
  assign id_4 = id_0;
endmodule
module module_1 (
    output uwire id_0,
    output supply0 id_1,
    output wire id_2,
    output tri1 id_3,
    input tri id_4,
    output wor id_5,
    output tri1 id_6,
    input supply1 id_7,
    output supply0 id_8,
    output tri0 id_9,
    output tri id_10,
    output wand id_11,
    output tri0 id_12,
    input uwire id_13,
    output tri0 id_14,
    input wor id_15,
    input tri0 id_16,
    input uwire id_17,
    input wand id_18,
    output tri1 id_19,
    output uwire id_20,
    input supply1 id_21,
    input tri1 id_22,
    output tri1 id_23,
    input tri id_24,
    input supply0 id_25
);
  wire id_27, id_28;
  module_0(
      id_22, id_25, id_16
  );
  wire id_29;
endmodule
