{
  "DESIGN_NAME": "lowpass",
  "VERILOG_FILES": ["dir::lowpass.v"],
  "CLOCK_PERIOD": 25,
  "CLOCK_PORT": "clk",
  "CLOCK_NET": "clk",
  "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
  "DIE_AREA": "0 0 800 800",
  "FP_CORE_UTIL": 50,
  "FP_SIZING" : "absolute",
  "DESIGN_IS_CORE": "false",
  "FP_PDN_CORE_RING": "false",
  "RT_MAX_LAYER": "met4",
  "GRT_ANTENNA_ITERS": 15,
  "GRT_ANTENNA_MARGIN": 20,
  "RUN_HEURISTIC_DIODE_INSERTION": true,
  "DESIGN_REPAIR_MAX_WIRE_LENGTH": 800,
  "PL_WIRE_LENGTH_COEF": 0.05
}
