Simulator report for RDM
Thu Jun 27 20:54:27 2019
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 221 nodes    ;
; Simulation Coverage         ;     100.00 % ;
; Total Number of Transitions ; 16479        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                                   ; Default Value ;
+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                                                ; Timing        ;
; Start time                                                                                 ; 0 ns                                                                      ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                                       ;               ;
; Vector input source                                                                        ; C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER/RDM/teste_RDM.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                                        ; On            ;
; Check outputs                                                                              ; Off                                                                       ; Off           ;
; Report simulation coverage                                                                 ; On                                                                        ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                                        ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                                        ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                                        ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                                       ; Off           ;
; Detect glitches                                                                            ; Off                                                                       ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                                       ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                                       ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                                       ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                                       ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                                        ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                                ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                                       ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                                       ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                                      ; Auto          ;
+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;     100.00 % ;
; Total nodes checked                                 ; 221          ;
; Total output ports checked                          ; 219          ;
; Total output ports with complete 1/0-value coverage ; 219          ;
; Total output ports with no 1/0-value coverage       ; 0            ;
; Total output ports with no 1-value coverage         ; 0            ;
; Total output ports with no 0-value coverage         ; 0            ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+
; Node Name                                                                              ; Output Port Name                                                                       ; Output Port Type ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+
; |RegRDM|clk                                                                            ; |RegRDM|clk                                                                            ; out              ;
; |RegRDM|load[0]                                                                        ; |RegRDM|load[0]                                                                        ; out              ;
; |RegRDM|load[1]                                                                        ; |RegRDM|load[1]                                                                        ; out              ;
; |RegRDM|input_AC[0]                                                                    ; |RegRDM|input_AC[0]                                                                    ; out              ;
; |RegRDM|input_AC[1]                                                                    ; |RegRDM|input_AC[1]                                                                    ; out              ;
; |RegRDM|input_AC[2]                                                                    ; |RegRDM|input_AC[2]                                                                    ; out              ;
; |RegRDM|input_AC[3]                                                                    ; |RegRDM|input_AC[3]                                                                    ; out              ;
; |RegRDM|input_AC[4]                                                                    ; |RegRDM|input_AC[4]                                                                    ; out              ;
; |RegRDM|input_AC[5]                                                                    ; |RegRDM|input_AC[5]                                                                    ; out              ;
; |RegRDM|input_AC[6]                                                                    ; |RegRDM|input_AC[6]                                                                    ; out              ;
; |RegRDM|input_AC[7]                                                                    ; |RegRDM|input_AC[7]                                                                    ; out              ;
; |RegRDM|input_Mem[0]                                                                   ; |RegRDM|input_Mem[0]                                                                   ; out              ;
; |RegRDM|input_Mem[1]                                                                   ; |RegRDM|input_Mem[1]                                                                   ; out              ;
; |RegRDM|input_Mem[2]                                                                   ; |RegRDM|input_Mem[2]                                                                   ; out              ;
; |RegRDM|input_Mem[3]                                                                   ; |RegRDM|input_Mem[3]                                                                   ; out              ;
; |RegRDM|input_Mem[4]                                                                   ; |RegRDM|input_Mem[4]                                                                   ; out              ;
; |RegRDM|input_Mem[5]                                                                   ; |RegRDM|input_Mem[5]                                                                   ; out              ;
; |RegRDM|input_Mem[6]                                                                   ; |RegRDM|input_Mem[6]                                                                   ; out              ;
; |RegRDM|input_Mem[7]                                                                   ; |RegRDM|input_Mem[7]                                                                   ; out              ;
; |RegRDM|endereco_out[0]                                                                ; |RegRDM|endereco_out[0]                                                                ; pin_out          ;
; |RegRDM|endereco_out[1]                                                                ; |RegRDM|endereco_out[1]                                                                ; pin_out          ;
; |RegRDM|endereco_out[2]                                                                ; |RegRDM|endereco_out[2]                                                                ; pin_out          ;
; |RegRDM|endereco_out[3]                                                                ; |RegRDM|endereco_out[3]                                                                ; pin_out          ;
; |RegRDM|endereco_out[4]                                                                ; |RegRDM|endereco_out[4]                                                                ; pin_out          ;
; |RegRDM|endereco_out[5]                                                                ; |RegRDM|endereco_out[5]                                                                ; pin_out          ;
; |RegRDM|endereco_out[6]                                                                ; |RegRDM|endereco_out[6]                                                                ; pin_out          ;
; |RegRDM|endereco_out[7]                                                                ; |RegRDM|endereco_out[7]                                                                ; pin_out          ;
; |RegRDM|flipFlopJK:\RFOR:7:FFN|qsignal~1                                               ; |RegRDM|flipFlopJK:\RFOR:7:FFN|qsignal~1                                               ; out              ;
; |RegRDM|flipFlopJK:\RFOR:7:FFN|qsignal~2                                               ; |RegRDM|flipFlopJK:\RFOR:7:FFN|qsignal~2                                               ; out              ;
; |RegRDM|flipFlopJK:\RFOR:7:FFN|qsignal                                                 ; |RegRDM|flipFlopJK:\RFOR:7:FFN|qsignal                                                 ; regout           ;
; |RegRDM|flipFlopJK:\RFOR:6:FFN|qsignal~1                                               ; |RegRDM|flipFlopJK:\RFOR:6:FFN|qsignal~1                                               ; out              ;
; |RegRDM|flipFlopJK:\RFOR:6:FFN|qsignal~2                                               ; |RegRDM|flipFlopJK:\RFOR:6:FFN|qsignal~2                                               ; out              ;
; |RegRDM|flipFlopJK:\RFOR:6:FFN|qsignal                                                 ; |RegRDM|flipFlopJK:\RFOR:6:FFN|qsignal                                                 ; regout           ;
; |RegRDM|flipFlopJK:\RFOR:5:FFN|qsignal~1                                               ; |RegRDM|flipFlopJK:\RFOR:5:FFN|qsignal~1                                               ; out              ;
; |RegRDM|flipFlopJK:\RFOR:5:FFN|qsignal~2                                               ; |RegRDM|flipFlopJK:\RFOR:5:FFN|qsignal~2                                               ; out              ;
; |RegRDM|flipFlopJK:\RFOR:5:FFN|qsignal                                                 ; |RegRDM|flipFlopJK:\RFOR:5:FFN|qsignal                                                 ; regout           ;
; |RegRDM|flipFlopJK:\RFOR:4:FFN|qsignal~1                                               ; |RegRDM|flipFlopJK:\RFOR:4:FFN|qsignal~1                                               ; out              ;
; |RegRDM|flipFlopJK:\RFOR:4:FFN|qsignal~2                                               ; |RegRDM|flipFlopJK:\RFOR:4:FFN|qsignal~2                                               ; out              ;
; |RegRDM|flipFlopJK:\RFOR:4:FFN|qsignal                                                 ; |RegRDM|flipFlopJK:\RFOR:4:FFN|qsignal                                                 ; regout           ;
; |RegRDM|flipFlopJK:\RFOR:3:FFN|qsignal~1                                               ; |RegRDM|flipFlopJK:\RFOR:3:FFN|qsignal~1                                               ; out              ;
; |RegRDM|flipFlopJK:\RFOR:3:FFN|qsignal~2                                               ; |RegRDM|flipFlopJK:\RFOR:3:FFN|qsignal~2                                               ; out              ;
; |RegRDM|flipFlopJK:\RFOR:3:FFN|qsignal                                                 ; |RegRDM|flipFlopJK:\RFOR:3:FFN|qsignal                                                 ; regout           ;
; |RegRDM|flipFlopJK:\RFOR:2:FFN|qsignal~1                                               ; |RegRDM|flipFlopJK:\RFOR:2:FFN|qsignal~1                                               ; out              ;
; |RegRDM|flipFlopJK:\RFOR:2:FFN|qsignal~2                                               ; |RegRDM|flipFlopJK:\RFOR:2:FFN|qsignal~2                                               ; out              ;
; |RegRDM|flipFlopJK:\RFOR:2:FFN|qsignal                                                 ; |RegRDM|flipFlopJK:\RFOR:2:FFN|qsignal                                                 ; regout           ;
; |RegRDM|flipFlopJK:\RFOR:1:FFN|qsignal~1                                               ; |RegRDM|flipFlopJK:\RFOR:1:FFN|qsignal~1                                               ; out              ;
; |RegRDM|flipFlopJK:\RFOR:1:FFN|qsignal~2                                               ; |RegRDM|flipFlopJK:\RFOR:1:FFN|qsignal~2                                               ; out              ;
; |RegRDM|flipFlopJK:\RFOR:1:FFN|qsignal                                                 ; |RegRDM|flipFlopJK:\RFOR:1:FFN|qsignal                                                 ; regout           ;
; |RegRDM|flipFlopJK:\RFOR:0:FFN|qsignal~1                                               ; |RegRDM|flipFlopJK:\RFOR:0:FFN|qsignal~1                                               ; out              ;
; |RegRDM|flipFlopJK:\RFOR:0:FFN|qsignal~2                                               ; |RegRDM|flipFlopJK:\RFOR:0:FFN|qsignal~2                                               ; out              ;
; |RegRDM|flipFlopJK:\RFOR:0:FFN|qsignal                                                 ; |RegRDM|flipFlopJK:\RFOR:0:FFN|qsignal                                                 ; regout           ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux7|mux_umc:auto_generated|_~0              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux7|mux_umc:auto_generated|_~0              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux7|mux_umc:auto_generated|_~1              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux7|mux_umc:auto_generated|_~1              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux7|mux_umc:auto_generated|_~2              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux7|mux_umc:auto_generated|_~2              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux7|mux_umc:auto_generated|_~3              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux7|mux_umc:auto_generated|_~3              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux7|mux_umc:auto_generated|_~4              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux7|mux_umc:auto_generated|_~4              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux7|mux_umc:auto_generated|_~5              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux7|mux_umc:auto_generated|_~5              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux7|mux_umc:auto_generated|_~6              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux7|mux_umc:auto_generated|_~6              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux7|mux_umc:auto_generated|_~7              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux7|mux_umc:auto_generated|_~7              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux7|mux_umc:auto_generated|_~8              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux7|mux_umc:auto_generated|_~8              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~0 ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux7|mux_umc:auto_generated|_~9              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux7|mux_umc:auto_generated|_~9              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux7|mux_umc:auto_generated|_~10             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux7|mux_umc:auto_generated|_~10             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux7|mux_umc:auto_generated|_~11             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux7|mux_umc:auto_generated|_~11             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux7|mux_umc:auto_generated|_~12             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux7|mux_umc:auto_generated|_~12             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux7|mux_umc:auto_generated|_~13             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux7|mux_umc:auto_generated|_~13             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux7|mux_umc:auto_generated|_~14             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux7|mux_umc:auto_generated|_~14             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux7|mux_umc:auto_generated|_~15             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux7|mux_umc:auto_generated|_~15             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux7|mux_umc:auto_generated|_~16             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux7|mux_umc:auto_generated|_~16             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux7|mux_umc:auto_generated|_~17             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux7|mux_umc:auto_generated|_~17             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~1 ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]   ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux6|mux_umc:auto_generated|_~0              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux6|mux_umc:auto_generated|_~0              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux6|mux_umc:auto_generated|_~1              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux6|mux_umc:auto_generated|_~1              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux6|mux_umc:auto_generated|_~2              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux6|mux_umc:auto_generated|_~2              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux6|mux_umc:auto_generated|_~3              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux6|mux_umc:auto_generated|_~3              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux6|mux_umc:auto_generated|_~4              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux6|mux_umc:auto_generated|_~4              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux6|mux_umc:auto_generated|_~5              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux6|mux_umc:auto_generated|_~5              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux6|mux_umc:auto_generated|_~6              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux6|mux_umc:auto_generated|_~6              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux6|mux_umc:auto_generated|_~7              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux6|mux_umc:auto_generated|_~7              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux6|mux_umc:auto_generated|_~8              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux6|mux_umc:auto_generated|_~8              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~0 ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux6|mux_umc:auto_generated|_~9              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux6|mux_umc:auto_generated|_~9              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux6|mux_umc:auto_generated|_~10             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux6|mux_umc:auto_generated|_~10             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux6|mux_umc:auto_generated|_~11             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux6|mux_umc:auto_generated|_~11             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux6|mux_umc:auto_generated|_~12             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux6|mux_umc:auto_generated|_~12             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux6|mux_umc:auto_generated|_~13             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux6|mux_umc:auto_generated|_~13             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux6|mux_umc:auto_generated|_~14             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux6|mux_umc:auto_generated|_~14             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux6|mux_umc:auto_generated|_~15             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux6|mux_umc:auto_generated|_~15             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux6|mux_umc:auto_generated|_~16             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux6|mux_umc:auto_generated|_~16             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux6|mux_umc:auto_generated|_~17             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux6|mux_umc:auto_generated|_~17             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~1 ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]   ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux5|mux_umc:auto_generated|_~0              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux5|mux_umc:auto_generated|_~0              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux5|mux_umc:auto_generated|_~1              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux5|mux_umc:auto_generated|_~1              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux5|mux_umc:auto_generated|_~2              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux5|mux_umc:auto_generated|_~2              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux5|mux_umc:auto_generated|_~3              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux5|mux_umc:auto_generated|_~3              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux5|mux_umc:auto_generated|_~4              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux5|mux_umc:auto_generated|_~4              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux5|mux_umc:auto_generated|_~5              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux5|mux_umc:auto_generated|_~5              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux5|mux_umc:auto_generated|_~6              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux5|mux_umc:auto_generated|_~6              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux5|mux_umc:auto_generated|_~7              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux5|mux_umc:auto_generated|_~7              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux5|mux_umc:auto_generated|_~8              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux5|mux_umc:auto_generated|_~8              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~0 ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux5|mux_umc:auto_generated|_~9              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux5|mux_umc:auto_generated|_~9              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux5|mux_umc:auto_generated|_~10             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux5|mux_umc:auto_generated|_~10             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux5|mux_umc:auto_generated|_~11             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux5|mux_umc:auto_generated|_~11             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux5|mux_umc:auto_generated|_~12             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux5|mux_umc:auto_generated|_~12             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux5|mux_umc:auto_generated|_~13             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux5|mux_umc:auto_generated|_~13             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux5|mux_umc:auto_generated|_~14             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux5|mux_umc:auto_generated|_~14             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux5|mux_umc:auto_generated|_~15             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux5|mux_umc:auto_generated|_~15             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux5|mux_umc:auto_generated|_~16             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux5|mux_umc:auto_generated|_~16             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux5|mux_umc:auto_generated|_~17             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux5|mux_umc:auto_generated|_~17             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~1 ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]   ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux4|mux_umc:auto_generated|_~0              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux4|mux_umc:auto_generated|_~0              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux4|mux_umc:auto_generated|_~1              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux4|mux_umc:auto_generated|_~1              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux4|mux_umc:auto_generated|_~2              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux4|mux_umc:auto_generated|_~2              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux4|mux_umc:auto_generated|_~3              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux4|mux_umc:auto_generated|_~3              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux4|mux_umc:auto_generated|_~4              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux4|mux_umc:auto_generated|_~4              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux4|mux_umc:auto_generated|_~5              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux4|mux_umc:auto_generated|_~5              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux4|mux_umc:auto_generated|_~6              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux4|mux_umc:auto_generated|_~6              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux4|mux_umc:auto_generated|_~7              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux4|mux_umc:auto_generated|_~7              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux4|mux_umc:auto_generated|_~8              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux4|mux_umc:auto_generated|_~8              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~0 ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux4|mux_umc:auto_generated|_~9              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux4|mux_umc:auto_generated|_~9              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux4|mux_umc:auto_generated|_~10             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux4|mux_umc:auto_generated|_~10             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux4|mux_umc:auto_generated|_~11             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux4|mux_umc:auto_generated|_~11             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux4|mux_umc:auto_generated|_~12             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux4|mux_umc:auto_generated|_~12             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux4|mux_umc:auto_generated|_~13             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux4|mux_umc:auto_generated|_~13             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux4|mux_umc:auto_generated|_~14             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux4|mux_umc:auto_generated|_~14             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux4|mux_umc:auto_generated|_~15             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux4|mux_umc:auto_generated|_~15             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux4|mux_umc:auto_generated|_~16             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux4|mux_umc:auto_generated|_~16             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux4|mux_umc:auto_generated|_~17             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux4|mux_umc:auto_generated|_~17             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~1 ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]   ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux3|mux_umc:auto_generated|_~0              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux3|mux_umc:auto_generated|_~0              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux3|mux_umc:auto_generated|_~1              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux3|mux_umc:auto_generated|_~1              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux3|mux_umc:auto_generated|_~2              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux3|mux_umc:auto_generated|_~2              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux3|mux_umc:auto_generated|_~3              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux3|mux_umc:auto_generated|_~3              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux3|mux_umc:auto_generated|_~4              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux3|mux_umc:auto_generated|_~4              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux3|mux_umc:auto_generated|_~5              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux3|mux_umc:auto_generated|_~5              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux3|mux_umc:auto_generated|_~6              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux3|mux_umc:auto_generated|_~6              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux3|mux_umc:auto_generated|_~7              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux3|mux_umc:auto_generated|_~7              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux3|mux_umc:auto_generated|_~8              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux3|mux_umc:auto_generated|_~8              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~0 ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux3|mux_umc:auto_generated|_~9              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux3|mux_umc:auto_generated|_~9              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux3|mux_umc:auto_generated|_~10             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux3|mux_umc:auto_generated|_~10             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux3|mux_umc:auto_generated|_~11             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux3|mux_umc:auto_generated|_~11             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux3|mux_umc:auto_generated|_~12             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux3|mux_umc:auto_generated|_~12             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux3|mux_umc:auto_generated|_~13             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux3|mux_umc:auto_generated|_~13             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux3|mux_umc:auto_generated|_~14             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux3|mux_umc:auto_generated|_~14             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux3|mux_umc:auto_generated|_~15             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux3|mux_umc:auto_generated|_~15             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux3|mux_umc:auto_generated|_~16             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux3|mux_umc:auto_generated|_~16             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux3|mux_umc:auto_generated|_~17             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux3|mux_umc:auto_generated|_~17             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~1 ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]   ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux2|mux_umc:auto_generated|_~0              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux2|mux_umc:auto_generated|_~0              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux2|mux_umc:auto_generated|_~1              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux2|mux_umc:auto_generated|_~1              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux2|mux_umc:auto_generated|_~2              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux2|mux_umc:auto_generated|_~2              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux2|mux_umc:auto_generated|_~3              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux2|mux_umc:auto_generated|_~3              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux2|mux_umc:auto_generated|_~4              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux2|mux_umc:auto_generated|_~4              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux2|mux_umc:auto_generated|_~5              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux2|mux_umc:auto_generated|_~5              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux2|mux_umc:auto_generated|_~6              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux2|mux_umc:auto_generated|_~6              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux2|mux_umc:auto_generated|_~7              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux2|mux_umc:auto_generated|_~7              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux2|mux_umc:auto_generated|_~8              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux2|mux_umc:auto_generated|_~8              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~0 ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux2|mux_umc:auto_generated|_~9              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux2|mux_umc:auto_generated|_~9              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux2|mux_umc:auto_generated|_~10             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux2|mux_umc:auto_generated|_~10             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux2|mux_umc:auto_generated|_~11             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux2|mux_umc:auto_generated|_~11             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux2|mux_umc:auto_generated|_~12             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux2|mux_umc:auto_generated|_~12             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux2|mux_umc:auto_generated|_~13             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux2|mux_umc:auto_generated|_~13             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux2|mux_umc:auto_generated|_~14             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux2|mux_umc:auto_generated|_~14             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux2|mux_umc:auto_generated|_~15             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux2|mux_umc:auto_generated|_~15             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux2|mux_umc:auto_generated|_~16             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux2|mux_umc:auto_generated|_~16             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux2|mux_umc:auto_generated|_~17             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux2|mux_umc:auto_generated|_~17             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~1 ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]   ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux1|mux_umc:auto_generated|_~0              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux1|mux_umc:auto_generated|_~0              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux1|mux_umc:auto_generated|_~1              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux1|mux_umc:auto_generated|_~1              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux1|mux_umc:auto_generated|_~2              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux1|mux_umc:auto_generated|_~2              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux1|mux_umc:auto_generated|_~3              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux1|mux_umc:auto_generated|_~3              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux1|mux_umc:auto_generated|_~4              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux1|mux_umc:auto_generated|_~4              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux1|mux_umc:auto_generated|_~5              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux1|mux_umc:auto_generated|_~5              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux1|mux_umc:auto_generated|_~6              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux1|mux_umc:auto_generated|_~6              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux1|mux_umc:auto_generated|_~7              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux1|mux_umc:auto_generated|_~7              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux1|mux_umc:auto_generated|_~8              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux1|mux_umc:auto_generated|_~8              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~0 ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux1|mux_umc:auto_generated|_~9              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux1|mux_umc:auto_generated|_~9              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux1|mux_umc:auto_generated|_~10             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux1|mux_umc:auto_generated|_~10             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux1|mux_umc:auto_generated|_~11             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux1|mux_umc:auto_generated|_~11             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux1|mux_umc:auto_generated|_~12             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux1|mux_umc:auto_generated|_~12             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux1|mux_umc:auto_generated|_~13             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux1|mux_umc:auto_generated|_~13             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux1|mux_umc:auto_generated|_~14             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux1|mux_umc:auto_generated|_~14             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux1|mux_umc:auto_generated|_~15             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux1|mux_umc:auto_generated|_~15             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux1|mux_umc:auto_generated|_~16             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux1|mux_umc:auto_generated|_~16             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux1|mux_umc:auto_generated|_~17             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux1|mux_umc:auto_generated|_~17             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~1 ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]   ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux0|mux_umc:auto_generated|_~0              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux0|mux_umc:auto_generated|_~0              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux0|mux_umc:auto_generated|_~1              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux0|mux_umc:auto_generated|_~1              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux0|mux_umc:auto_generated|_~2              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux0|mux_umc:auto_generated|_~2              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux0|mux_umc:auto_generated|_~3              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux0|mux_umc:auto_generated|_~3              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux0|mux_umc:auto_generated|_~4              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux0|mux_umc:auto_generated|_~4              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux0|mux_umc:auto_generated|_~5              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux0|mux_umc:auto_generated|_~5              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux0|mux_umc:auto_generated|_~6              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux0|mux_umc:auto_generated|_~6              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux0|mux_umc:auto_generated|_~7              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux0|mux_umc:auto_generated|_~7              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux0|mux_umc:auto_generated|_~8              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux0|mux_umc:auto_generated|_~8              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~0 ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux0|mux_umc:auto_generated|_~9              ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux0|mux_umc:auto_generated|_~9              ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux0|mux_umc:auto_generated|_~10             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux0|mux_umc:auto_generated|_~10             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux0|mux_umc:auto_generated|_~11             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux0|mux_umc:auto_generated|_~11             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux0|mux_umc:auto_generated|_~12             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux0|mux_umc:auto_generated|_~12             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux0|mux_umc:auto_generated|_~13             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux0|mux_umc:auto_generated|_~13             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux0|mux_umc:auto_generated|_~14             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux0|mux_umc:auto_generated|_~14             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux0|mux_umc:auto_generated|_~15             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux0|mux_umc:auto_generated|_~15             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux0|mux_umc:auto_generated|_~16             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux0|mux_umc:auto_generated|_~16             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux0|mux_umc:auto_generated|_~17             ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux0|mux_umc:auto_generated|_~17             ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~1 ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]   ; |RegRDM|multiplexador2:Muxentrada|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]   ; out0             ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-------------------------------------------------+
; Missing 1-Value Coverage                        ;
+-----------+------------------+------------------+
; Node Name ; Output Port Name ; Output Port Type ;
+-----------+------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-------------------------------------------------+
; Missing 0-Value Coverage                        ;
+-----------+------------------+------------------+
; Node Name ; Output Port Name ; Output Port Type ;
+-----------+------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Thu Jun 27 20:54:27 2019
Info: Command: quartus_sim --simulation_results_format=VWF RDM -c RDM
Info (324025): Using vector source file "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER/RDM/teste_RDM.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning (324036): Found clock-sensitive change during active clock edge at time 351.0 ns on register "|RegRDM|flipFlopJK:\RFOR:6:FFN|qsignal"
Warning (324036): Found clock-sensitive change during active clock edge at time 351.0 ns on register "|RegRDM|flipFlopJK:\RFOR:5:FFN|qsignal"
Warning (324036): Found clock-sensitive change during active clock edge at time 351.0 ns on register "|RegRDM|flipFlopJK:\RFOR:3:FFN|qsignal"
Warning (324036): Found clock-sensitive change during active clock edge at time 351.0 ns on register "|RegRDM|flipFlopJK:\RFOR:2:FFN|qsignal"
Warning (324036): Found clock-sensitive change during active clock edge at time 390.0 ns on register "|RegRDM|flipFlopJK:\RFOR:0:FFN|qsignal"
Warning (324036): Found clock-sensitive change during active clock edge at time 650.0 ns on register "|RegRDM|flipFlopJK:\RFOR:7:FFN|qsignal"
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is     100.00 %
Info (328052): Number of transitions in simulation is 16479
Info (324045): Vector file RDM.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4461 megabytes
    Info: Processing ended: Thu Jun 27 20:54:27 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


