Analysis & Synthesis Status : Successful - Mon Jun 19 22:05:43 2017
Quartus II Version : 9.1 Build 304 01/25/2010 SP 1 SJ Web Edition
Revision Name : VHDLproject
Top-level Entity Name : VHDLproject
Family : Stratix III
Logic utilization : N/A
    Combinational ALUTs : 39
    Memory ALUTs : 0
    Dedicated logic registers : 0
Total registers : 0
Total pins : 15
Total virtual pins : 0
Total block memory bits : 0
DSP block 18-bit elements : 0
Total PLLs : 0
Total DLLs : 0
