# 32-bit Single Precision IEEE 754 Adder
This ASIC effectively adds two 32-bit Single Precision numbers encoded in IEEE 754 format. I designed the architecture from scratch by reverse-engineering the hand-calculation way.

# Contents
Please refer to the PDF file for a screenshot of my notebook for the architecture I designed, and the sim_1 and sources_1 for testbenches and Verilog HDL files respectively.
