// Seed: 2198709208
module module_0 (
    input tri1 id_0,
    input tri1 id_1
);
  reg id_3;
  always id_3 <= 1;
  id_4(
      .id_0(), .id_1(id_3)
  );
  assign id_3 = id_3;
endmodule
module module_1 (
    output tri id_0,
    output wor id_1,
    output supply1 id_2,
    output wor id_3
);
  assign id_1#(
      .id_5(1'b0),
      .id_5(1'b0),
      .id_5(1),
      .id_5(1),
      .id_5(1)
  ) = id_5;
  wire id_6;
  module_0(
      id_5, id_5
  );
endmodule
