`timescale 1ns / 1ps


module Instruction_reg(TDI, TCK, capture_ir, shift_ir, update_ir, updatedIR_reg);
  input TDI, TCK, capture_ir, shift_ir, update_ir;
  output reg [3:0]updatedIR_reg;
  
  reg [3:0]IR_reg;
  
  always@(posedge TCK)
    begin
        if(capture_ir)
            IR_reg[3] <= TDI;
        
        if(shift_ir) begin
            IR_reg <= {TDI,IR_reg[3:1]};
        //updatedIR_reg <= IR_reg;
        end
        
        if(update_ir)
          updatedIR_reg <= IR_reg;
      
    end
    
endmodule
