{
  "module_name": "qcom,camcc-sdm845.h",
  "hash_id": "dfb9174de9d41ef5b522dc723aaaad69c4cf72e782719dd330e8ef576ca4ebd0",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/qcom,camcc-sdm845.h",
  "human_readable_source": "\n \n\n#ifndef _DT_BINDINGS_CLK_SDM_CAM_CC_SDM845_H\n#define _DT_BINDINGS_CLK_SDM_CAM_CC_SDM845_H\n\n \n#define CAM_CC_BPS_AHB_CLK\t\t\t\t0\n#define CAM_CC_BPS_AREG_CLK\t\t\t\t1\n#define CAM_CC_BPS_AXI_CLK\t\t\t\t2\n#define CAM_CC_BPS_CLK\t\t\t\t\t3\n#define CAM_CC_BPS_CLK_SRC\t\t\t\t4\n#define CAM_CC_CAMNOC_ATB_CLK\t\t\t\t5\n#define CAM_CC_CAMNOC_AXI_CLK\t\t\t\t6\n#define CAM_CC_CCI_CLK\t\t\t\t\t7\n#define CAM_CC_CCI_CLK_SRC\t\t\t\t8\n#define CAM_CC_CPAS_AHB_CLK\t\t\t\t9\n#define CAM_CC_CPHY_RX_CLK_SRC\t\t\t\t10\n#define CAM_CC_CSI0PHYTIMER_CLK\t\t\t\t11\n#define CAM_CC_CSI0PHYTIMER_CLK_SRC\t\t\t12\n#define CAM_CC_CSI1PHYTIMER_CLK\t\t\t\t13\n#define CAM_CC_CSI1PHYTIMER_CLK_SRC\t\t\t14\n#define CAM_CC_CSI2PHYTIMER_CLK\t\t\t\t15\n#define CAM_CC_CSI2PHYTIMER_CLK_SRC\t\t\t16\n#define CAM_CC_CSI3PHYTIMER_CLK\t\t\t\t17\n#define CAM_CC_CSI3PHYTIMER_CLK_SRC\t\t\t18\n#define CAM_CC_CSIPHY0_CLK\t\t\t\t19\n#define CAM_CC_CSIPHY1_CLK\t\t\t\t20\n#define CAM_CC_CSIPHY2_CLK\t\t\t\t21\n#define CAM_CC_CSIPHY3_CLK\t\t\t\t22\n#define CAM_CC_FAST_AHB_CLK_SRC\t\t\t\t23\n#define CAM_CC_FD_CORE_CLK\t\t\t\t24\n#define CAM_CC_FD_CORE_CLK_SRC\t\t\t\t25\n#define CAM_CC_FD_CORE_UAR_CLK\t\t\t\t26\n#define CAM_CC_ICP_APB_CLK\t\t\t\t27\n#define CAM_CC_ICP_ATB_CLK\t\t\t\t28\n#define CAM_CC_ICP_CLK\t\t\t\t\t29\n#define CAM_CC_ICP_CLK_SRC\t\t\t\t30\n#define CAM_CC_ICP_CTI_CLK\t\t\t\t31\n#define CAM_CC_ICP_TS_CLK\t\t\t\t32\n#define CAM_CC_IFE_0_AXI_CLK\t\t\t\t33\n#define CAM_CC_IFE_0_CLK\t\t\t\t34\n#define CAM_CC_IFE_0_CLK_SRC\t\t\t\t35\n#define CAM_CC_IFE_0_CPHY_RX_CLK\t\t\t36\n#define CAM_CC_IFE_0_CSID_CLK\t\t\t\t37\n#define CAM_CC_IFE_0_CSID_CLK_SRC\t\t\t38\n#define CAM_CC_IFE_0_DSP_CLK\t\t\t\t39\n#define CAM_CC_IFE_1_AXI_CLK\t\t\t\t40\n#define CAM_CC_IFE_1_CLK\t\t\t\t41\n#define CAM_CC_IFE_1_CLK_SRC\t\t\t\t42\n#define CAM_CC_IFE_1_CPHY_RX_CLK\t\t\t43\n#define CAM_CC_IFE_1_CSID_CLK\t\t\t\t44\n#define CAM_CC_IFE_1_CSID_CLK_SRC\t\t\t45\n#define CAM_CC_IFE_1_DSP_CLK\t\t\t\t46\n#define CAM_CC_IFE_LITE_CLK\t\t\t\t47\n#define CAM_CC_IFE_LITE_CLK_SRC\t\t\t\t48\n#define CAM_CC_IFE_LITE_CPHY_RX_CLK\t\t\t49\n#define CAM_CC_IFE_LITE_CSID_CLK\t\t\t50\n#define CAM_CC_IFE_LITE_CSID_CLK_SRC\t\t\t51\n#define CAM_CC_IPE_0_AHB_CLK\t\t\t\t52\n#define CAM_CC_IPE_0_AREG_CLK\t\t\t\t53\n#define CAM_CC_IPE_0_AXI_CLK\t\t\t\t54\n#define CAM_CC_IPE_0_CLK\t\t\t\t55\n#define CAM_CC_IPE_0_CLK_SRC\t\t\t\t56\n#define CAM_CC_IPE_1_AHB_CLK\t\t\t\t57\n#define CAM_CC_IPE_1_AREG_CLK\t\t\t\t58\n#define CAM_CC_IPE_1_AXI_CLK\t\t\t\t59\n#define CAM_CC_IPE_1_CLK\t\t\t\t60\n#define CAM_CC_IPE_1_CLK_SRC\t\t\t\t61\n#define CAM_CC_JPEG_CLK\t\t\t\t\t62\n#define CAM_CC_JPEG_CLK_SRC\t\t\t\t63\n#define CAM_CC_LRME_CLK\t\t\t\t\t64\n#define CAM_CC_LRME_CLK_SRC\t\t\t\t65\n#define CAM_CC_MCLK0_CLK\t\t\t\t66\n#define CAM_CC_MCLK0_CLK_SRC\t\t\t\t67\n#define CAM_CC_MCLK1_CLK\t\t\t\t68\n#define CAM_CC_MCLK1_CLK_SRC\t\t\t\t69\n#define CAM_CC_MCLK2_CLK\t\t\t\t70\n#define CAM_CC_MCLK2_CLK_SRC\t\t\t\t71\n#define CAM_CC_MCLK3_CLK\t\t\t\t72\n#define CAM_CC_MCLK3_CLK_SRC\t\t\t\t73\n#define CAM_CC_PLL0\t\t\t\t\t74\n#define CAM_CC_PLL0_OUT_EVEN\t\t\t\t75\n#define CAM_CC_PLL1\t\t\t\t\t76\n#define CAM_CC_PLL1_OUT_EVEN\t\t\t\t77\n#define CAM_CC_PLL2\t\t\t\t\t78\n#define CAM_CC_PLL2_OUT_EVEN\t\t\t\t79\n#define CAM_CC_PLL3\t\t\t\t\t80\n#define CAM_CC_PLL3_OUT_EVEN\t\t\t\t81\n#define CAM_CC_SLOW_AHB_CLK_SRC\t\t\t\t82\n#define CAM_CC_SOC_AHB_CLK\t\t\t\t83\n#define CAM_CC_SYS_TMR_CLK\t\t\t\t84\n\n \n#define TITAN_CAM_CC_CCI_BCR\t\t\t\t0\n#define TITAN_CAM_CC_CPAS_BCR\t\t\t\t1\n#define TITAN_CAM_CC_CSI0PHY_BCR\t\t\t2\n#define TITAN_CAM_CC_CSI1PHY_BCR\t\t\t3\n#define TITAN_CAM_CC_CSI2PHY_BCR\t\t\t4\n#define TITAN_CAM_CC_MCLK0_BCR\t\t\t\t5\n#define TITAN_CAM_CC_MCLK1_BCR\t\t\t\t6\n#define TITAN_CAM_CC_MCLK2_BCR\t\t\t\t7\n#define TITAN_CAM_CC_MCLK3_BCR\t\t\t\t8\n#define TITAN_CAM_CC_TITAN_TOP_BCR\t\t\t9\n\n \n#define BPS_GDSC\t\t\t\t\t0\n#define IPE_0_GDSC\t\t\t\t\t1\n#define IPE_1_GDSC\t\t\t\t\t2\n#define IFE_0_GDSC\t\t\t\t\t3\n#define IFE_1_GDSC\t\t\t\t\t4\n#define TITAN_TOP_GDSC\t\t\t\t\t5\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}