{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634324715453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634324715454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 15 15:05:14 2021 " "Processing started: Fri Oct 15 15:05:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634324715454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634324715454 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off risc-v-32 -c risc-v-32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off risc-v-32 -c risc-v-32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634324715454 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634324716308 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634324716308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/cache.sv 3 2 " "Found 3 design units, including 2 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/cache.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache_def (SystemVerilog) " "Found design unit 1: cache_def (SystemVerilog)" {  } { { "../hdl/cache.sv" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/cache.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634324729148 ""} { "Info" "ISGN_ENTITY_NAME" "1 dm_cache_tag " "Found entity 1: dm_cache_tag" {  } { { "../hdl/cache.sv" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/cache.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634324729148 ""} { "Info" "ISGN_ENTITY_NAME" "2 dm_cache_fsm " "Found entity 2: dm_cache_fsm" {  } { { "../hdl/cache.sv" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/cache.sv" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634324729148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634324729148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/ex_stage/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/ex_stage/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../hdl/ex_stage/alu.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/ex_stage/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634324729152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634324729152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/id_stage/register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/id_stage/register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../hdl/id_stage/register_file.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/id_stage/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634324729156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634324729156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../hdl/register.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634324729160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634324729160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "../hdl/mux2_1.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634324729163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634324729163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/mux4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "../hdl/mux4_1.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/mux4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634324729166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634324729166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/id_stage/immgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/id_stage/immgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImmGen " "Found entity 1: ImmGen" {  } { { "../hdl/id_stage/ImmGen.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/id_stage/ImmGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634324729170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634324729170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/id_stage/comparison_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/id_stage/comparison_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparison_unit " "Found entity 1: comparison_unit" {  } { { "../hdl/id_stage/comparison_unit.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/id_stage/comparison_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634324729174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634324729174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/mem_stage/data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/mem_stage/data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "../hdl/mem_stage/data_mem.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/mem_stage/data_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634324729179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634324729179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/if_stage/text_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/if_stage/text_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 text_mem " "Found entity 1: text_mem" {  } { { "../hdl/if_stage/text_mem.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/if_stage/text_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634324729183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634324729183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/flush_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/flush_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 flush_unit " "Found entity 1: flush_unit" {  } { { "../hdl/flush_unit.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/flush_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634324729187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634324729187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/forwarding_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/forwarding_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "../hdl/forwarding_unit.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/forwarding_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634324729190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634324729190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/stalling_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/stalling_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 stalling_unit " "Found entity 1: stalling_unit" {  } { { "../hdl/stalling_unit.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/stalling_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634324729193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634324729193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../hdl/adder.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634324729197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634324729197 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BRANCH Branch control.v(15) " "Verilog HDL Declaration information at control.v(15): object \"BRANCH\" differs only in case from object \"Branch\" in the same scope" {  } { { "../hdl/id_stage/control.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/id_stage/control.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634324729203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/id_stage/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/id_stage/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../hdl/id_stage/control.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/id_stage/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634324729204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634324729204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/main.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634324729208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634324729208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/branch_prediction_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/branch_prediction_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_prediction_unit " "Found entity 1: branch_prediction_unit" {  } { { "../hdl/branch_prediction_unit.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/branch_prediction_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634324729212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634324729212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/if_stage/pc_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/if_stage/pc_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_selector " "Found entity 1: pc_selector" {  } { { "../hdl/if_stage/pc_selector.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/if_stage/pc_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634324729217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634324729217 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "cache_req_type cache.sv(51) " "Verilog HDL error at cache.sv(51): object \"cache_req_type\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../hdl/cache.sv" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/cache.sv" 51 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1634324729219 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "cache_tag_type cache.sv(52) " "Verilog HDL error at cache.sv(52): object \"cache_tag_type\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../hdl/cache.sv" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/cache.sv" 52 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1634324729219 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "cache_tag_type cache.sv(53) " "Verilog HDL error at cache.sv(53): object \"cache_tag_type\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../hdl/cache.sv" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/cache.sv" 53 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1634324729220 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "cache_tag_type cache.sv(56) " "Verilog HDL error at cache.sv(56): object \"cache_tag_type\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../hdl/cache.sv" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/cache.sv" 56 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1634324729220 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "index cache.sv(61) " "Verilog HDL error at cache.sv(61): index is not declared under this prefix" {  } { { "../hdl/cache.sv" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/cache.sv" 61 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1634324729220 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "we cache.sv(63) " "Verilog HDL error at cache.sv(63): we is not declared under this prefix" {  } { { "../hdl/cache.sv" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/cache.sv" 63 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1634324729220 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "index cache.sv(64) " "Verilog HDL error at cache.sv(64): index is not declared under this prefix" {  } { { "../hdl/cache.sv" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/cache.sv" 64 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1634324729220 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/synthesis/output_files/risc-v-32.map.smsg " "Generated suppressed messages file C:/Users/david/Desktop/Logic Design Projects/risc-v-32/synthesis/output_files/risc-v-32.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634324729260 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634324729324 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 15 15:05:29 2021 " "Processing ended: Fri Oct 15 15:05:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634324729324 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634324729324 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634324729324 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634324729324 ""}
