Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon May  7 22:20:08 2018
| Host         : DESKTOP-B3RT09T running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file eth_tx_uart_rx_control_sets_placed.rpt
| Design       : eth_tx_uart_rx
| Device       : xc7a200t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             172 |           57 |
| No           | No                    | Yes                    |              21 |            8 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             117 |           30 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              19 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+
|          Clock Signal         |                                                     Enable Signal                                                     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+
|  pll_25MHZ_inst/inst/clk_out1 | ethernet_tx_inst/datain_reg[7]_i_1_n_0                                                                                | reset_IBUF       |                2 |              8 |
|  pll_25MHZ_inst/inst/clk_out1 | ethernet_tx_inst/cnt_reg[10]_i_1_n_0                                                                                  | reset_IBUF       |                4 |             11 |
|  pll_25MHZ_inst/inst/clk_out2 |                                                                                                                       | reset_IBUF       |                8 |             21 |
|  pll_25MHZ_inst/inst/clk_out1 | ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_reg[16]     |                  |               12 |             50 |
|  pll_25MHZ_inst/inst/clk_out2 | ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_reg[0] |                  |               18 |             67 |
|  pll_25MHZ_inst/inst/clk_out2 |                                                                                                                       |                  |               28 |             80 |
|  pll_25MHZ_inst/inst/clk_out1 |                                                                                                                       |                  |               29 |             92 |
+-------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 8      |                     1 |
| 11     |                     1 |
| 16+    |                     5 |
+--------+-----------------------+


