#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Feb  1 13:37:56 2025
# Process ID         : 14041
# Current directory  : /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line       : vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file           : /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file       : /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
# Running On         : arix8
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.1 LTS
# Processor Detail   : AMD Ryzen 7 3700U with Radeon Vega Mobile Gfx
# CPU Frequency      : 1327.699 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 6119 MB
# Swap memory        : 2147 MB
# Total Virtual      : 8267 MB
# Available Virtual  : 4361 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 45685
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/work/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xczu7ev-ffvc1156-2-e -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14079
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2591.031 ; gain = 132.688 ; free physical = 212 ; free virtual = 2493
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'lenet5' [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5.v:9]
INFO: [Synth 8-6157] synthesizing module 'lenet5_CONVOLUTION_LAYER_1' [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'lenet5_CONVOLUTION_LAYER_1_IBRAM_RAM_AUTO_1R1W' [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_IBRAM_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_CONVOLUTION_LAYER_1_IBRAM_RAM_AUTO_1R1W' (0#1) [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_IBRAM_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'lenet5_CONVOLUTION_LAYER_1_OBRAM_RAM_AUTO_1R1W' [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_OBRAM_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_CONVOLUTION_LAYER_1_OBRAM_RAM_AUTO_1R1W' (0#1) [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_OBRAM_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'lenet5_CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3' [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'lenet5_flow_control_loop_pipe_sequential_init' [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_flow_control_loop_pipe_sequential_init' (0#1) [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3' (0#1) [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL' [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.v:9]
INFO: [Synth 8-6157] synthesizing module 'lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_WBRAM_5_RAM_AUTO_1R1W' [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_WBRAM_5_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_WBRAM_5_RAM_AUTO_1R1W.dat' is read successfully [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_WBRAM_5_RAM_AUTO_1R1W.v:28]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_WBRAM_5_RAM_AUTO_1R1W' (0#1) [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_WBRAM_5_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'lenet5_fadd_32ns_32ns_32_4_full_dsp_1' [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_fadd_32ns_32ns_32_4_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'lenet5_fadd_32ns_32ns_32_4_full_dsp_1_ip' [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/ip/lenet5_fadd_32ns_32ns_32_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/work/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84087]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/work/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84087]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_fadd_32ns_32ns_32_4_full_dsp_1_ip' (0#1) [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/ip/lenet5_fadd_32ns_32ns_32_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_fadd_32ns_32ns_32_4_full_dsp_1' (0#1) [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_fadd_32ns_32ns_32_4_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'lenet5_fmul_32ns_32ns_32_3_max_dsp_1' [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_fmul_32ns_32ns_32_3_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'lenet5_fmul_32ns_32ns_32_3_max_dsp_1_ip' [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/ip/lenet5_fmul_32ns_32ns_32_3_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_fmul_32ns_32ns_32_3_max_dsp_1_ip' (0#1) [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/ip/lenet5_fmul_32ns_32ns_32_3_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_fmul_32ns_32ns_32_3_max_dsp_1' (0#1) [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_fmul_32ns_32ns_32_3_max_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL' (0#1) [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.v:9]
INFO: [Synth 8-6157] synthesizing module 'lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3' [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.v:9]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.v:366]
INFO: [Synth 8-6157] synthesizing module 'lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_hconv1_local_lbkb' [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_hconv1_local_lbkb.v:7]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_hconv1_local_lbkb' (0#1) [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_hconv1_local_lbkb.v:7]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.v:379]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.v:392]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.v:405]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.v:418]
INFO: [Synth 8-6157] synthesizing module 'lenet5_fdiv_32ns_32ns_32_9_no_dsp_1' [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_fdiv_32ns_32ns_32_9_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'lenet5_fdiv_32ns_32ns_32_9_no_dsp_1_ip' [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/ip/lenet5_fdiv_32ns_32ns_32_9_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_fdiv_32ns_32ns_32_9_no_dsp_1_ip' (0#1) [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/ip/lenet5_fdiv_32ns_32ns_32_9_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_fdiv_32ns_32ns_32_9_no_dsp_1' (0#1) [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_fdiv_32ns_32ns_32_9_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'lenet5_fexp_32ns_32ns_32_8_full_dsp_1' [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_fexp_32ns_32ns_32_8_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'lenet5_fexp_32ns_32ns_32_8_full_dsp_1_ip' [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/ip/lenet5_fexp_32ns_32ns_32_8_full_dsp_1_ip.v:53]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'lenet5_fexp_32ns_32ns_32_8_full_dsp_1_ip' (0#1) [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/ip/lenet5_fexp_32ns_32ns_32_8_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_fexp_32ns_32ns_32_8_full_dsp_1' (0#1) [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_fexp_32ns_32ns_32_8_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'lenet5_sparsemux_13_3_32_1_1' [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_sparsemux_13_3_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_sparsemux_13_3_32_1_1' (0#1) [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_sparsemux_13_3_32_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'lenet5_urem_10ns_4ns_3_14_1' [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_urem_10ns_4ns_3_14_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'lenet5_urem_10ns_4ns_3_14_1_divider' [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_urem_10ns_4ns_3_14_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_urem_10ns_4ns_3_14_1_divider' (0#1) [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_urem_10ns_4ns_3_14_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_urem_10ns_4ns_3_14_1' (0#1) [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_urem_10ns_4ns_3_14_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'lenet5_mul_13ns_15ns_27_1_1' [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_mul_13ns_15ns_27_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_mul_13ns_15ns_27_1_1' (0#1) [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_mul_13ns_15ns_27_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'lenet5_mac_muladd_10ns_3ns_10ns_13_4_1' [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_mac_muladd_10ns_3ns_10ns_13_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'lenet5_mac_muladd_10ns_3ns_10ns_13_4_1_DSP48_0' [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_mac_muladd_10ns_3ns_10ns_13_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_mac_muladd_10ns_3ns_10ns_13_4_1_DSP48_0' (0#1) [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_mac_muladd_10ns_3ns_10ns_13_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_mac_muladd_10ns_3ns_10ns_13_4_1' (0#1) [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_mac_muladd_10ns_3ns_10ns_13_4_1.v:54]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3' (0#1) [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_CONVOLUTION_LAYER_1' (0#1) [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'lenet5' (0#1) [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element OBRAM_2_addr_reg_953_reg was removed.  [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.v:828]
WARNING: [Synth 8-6014] Unused sequential element OBRAM_2_addr_reg_953_pp0_iter5_reg_reg was removed.  [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.v:829]
WARNING: [Synth 8-6014] Unused sequential element OBRAM_2_addr_reg_953_pp0_iter6_reg_reg was removed.  [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.v:830]
WARNING: [Synth 8-6014] Unused sequential element OBRAM_2_addr_reg_953_pp0_iter7_reg_reg was removed.  [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.v:831]
WARNING: [Synth 8-6014] Unused sequential element OBRAM_2_addr_reg_953_pp0_iter8_reg_reg was removed.  [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.v:832]
WARNING: [Synth 8-6014] Unused sequential element OBRAM_2_addr_reg_953_pp0_iter9_reg_reg was removed.  [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.v:833]
WARNING: [Synth 8-6014] Unused sequential element OBRAM_3_addr_reg_959_reg was removed.  [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.v:834]
WARNING: [Synth 8-6014] Unused sequential element OBRAM_3_addr_reg_959_pp0_iter5_reg_reg was removed.  [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.v:835]
WARNING: [Synth 8-6014] Unused sequential element OBRAM_3_addr_reg_959_pp0_iter6_reg_reg was removed.  [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.v:836]
WARNING: [Synth 8-6014] Unused sequential element OBRAM_3_addr_reg_959_pp0_iter7_reg_reg was removed.  [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.v:837]
WARNING: [Synth 8-6014] Unused sequential element OBRAM_3_addr_reg_959_pp0_iter8_reg_reg was removed.  [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.v:838]
WARNING: [Synth 8-6014] Unused sequential element OBRAM_3_addr_reg_959_pp0_iter9_reg_reg was removed.  [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.v:839]
WARNING: [Synth 8-6014] Unused sequential element OBRAM_4_addr_reg_965_reg was removed.  [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.v:840]
WARNING: [Synth 8-6014] Unused sequential element OBRAM_4_addr_reg_965_pp0_iter5_reg_reg was removed.  [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.v:841]
WARNING: [Synth 8-6014] Unused sequential element OBRAM_4_addr_reg_965_pp0_iter6_reg_reg was removed.  [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.v:842]
WARNING: [Synth 8-6014] Unused sequential element OBRAM_4_addr_reg_965_pp0_iter7_reg_reg was removed.  [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.v:843]
WARNING: [Synth 8-6014] Unused sequential element OBRAM_4_addr_reg_965_pp0_iter8_reg_reg was removed.  [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.v:844]
WARNING: [Synth 8-6014] Unused sequential element OBRAM_4_addr_reg_965_pp0_iter9_reg_reg was removed.  [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.v:845]
WARNING: [Synth 8-6014] Unused sequential element OBRAM_5_addr_reg_971_reg was removed.  [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.v:846]
WARNING: [Synth 8-6014] Unused sequential element OBRAM_5_addr_reg_971_pp0_iter5_reg_reg was removed.  [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.v:847]
WARNING: [Synth 8-6014] Unused sequential element OBRAM_5_addr_reg_971_pp0_iter6_reg_reg was removed.  [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.v:848]
WARNING: [Synth 8-6014] Unused sequential element OBRAM_5_addr_reg_971_pp0_iter7_reg_reg was removed.  [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.v:849]
WARNING: [Synth 8-6014] Unused sequential element OBRAM_5_addr_reg_971_pp0_iter8_reg_reg was removed.  [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.v:850]
WARNING: [Synth 8-6014] Unused sequential element OBRAM_5_addr_reg_971_pp0_iter9_reg_reg was removed.  [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.v:851]
WARNING: [Synth 8-6014] Unused sequential element OBRAM_addr_reg_941_reg was removed.  [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.v:852]
WARNING: [Synth 8-6014] Unused sequential element OBRAM_addr_reg_941_pp0_iter5_reg_reg was removed.  [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.v:853]
WARNING: [Synth 8-6014] Unused sequential element OBRAM_addr_reg_941_pp0_iter6_reg_reg was removed.  [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.v:854]
WARNING: [Synth 8-6014] Unused sequential element OBRAM_addr_reg_941_pp0_iter7_reg_reg was removed.  [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.v:855]
WARNING: [Synth 8-6014] Unused sequential element OBRAM_addr_reg_941_pp0_iter8_reg_reg was removed.  [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.v:856]
WARNING: [Synth 8-6014] Unused sequential element OBRAM_addr_reg_941_pp0_iter9_reg_reg was removed.  [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.v:857]
WARNING: [Synth 8-6014] Unused sequential element loop[9].divisor_tmp_reg[10] was removed.  [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_urem_10ns_4ns_3_14_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_urem_10ns_4ns_3_14_1.v:122]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module dsp48e1_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_dsp_opt_full is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[31] in module special_detect__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module dsp48e1_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized9 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2776.969 ; gain = 318.625 ; free physical = 192 ; free virtual = 2310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2776.969 ; gain = 318.625 ; free physical = 186 ; free virtual = 2310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2776.969 ; gain = 318.625 ; free physical = 186 ; free virtual = 2310
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2776.969 ; gain = 0.000 ; free physical = 145 ; free virtual = 2284
INFO: [Netlist 29-17] Analyzing 2180 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/lenet5_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2913.812 ; gain = 0.000 ; free physical = 150 ; free virtual = 2239
Finished Parsing XDC File [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/lenet5_ooc.xdc] for cell 'inst'
Parsing XDC File [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2913.812 ; gain = 0.000 ; free physical = 150 ; free virtual = 2238
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 105 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 37 instances
  FDE => FDRE: 68 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2913.812 ; gain = 0.000 ; free physical = 154 ; free virtual = 2242
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 2913.812 ; gain = 455.469 ; free physical = 167 ; free virtual = 2240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 2921.816 ; gain = 463.473 ; free physical = 167 ; free virtual = 2240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 2921.816 ; gain = 463.473 ; free physical = 167 ; free virtual = 2240
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '10' to '3' bits. [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_urem_10ns_4ns_3_14_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].dividend_tmp_reg[10]' and it is trimmed from '10' to '3' bits. [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_urem_10ns_4ns_3_14_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '10' to '9' bits. [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_urem_10ns_4ns_3_14_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '10' to '9' bits. [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_urem_10ns_4ns_3_14_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '10' to '9' bits. [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_urem_10ns_4ns_3_14_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '10' to '9' bits. [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_urem_10ns_4ns_3_14_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '10' to '9' bits. [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_urem_10ns_4ns_3_14_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '10' to '9' bits. [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_urem_10ns_4ns_3_14_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '10' to '9' bits. [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_urem_10ns_4ns_3_14_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '10' to '9' bits. [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_urem_10ns_4ns_3_14_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '10' to '9' bits. [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_urem_10ns_4ns_3_14_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1_reg_565_pp0_iter33_reg_reg' and it is trimmed from '11' to '10' bits. [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.v:1015]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1_reg_565_pp0_iter32_reg_reg' and it is trimmed from '11' to '10' bits. [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.v:1014]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1_reg_565_pp0_iter31_reg_reg' and it is trimmed from '11' to '10' bits. [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.v:1013]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1_reg_565_pp0_iter30_reg_reg' and it is trimmed from '11' to '10' bits. [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.v:1012]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1_reg_565_pp0_iter29_reg_reg' and it is trimmed from '11' to '10' bits. [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.v:1011]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1_reg_565_pp0_iter28_reg_reg' and it is trimmed from '11' to '10' bits. [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.v:1010]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1_reg_565_pp0_iter27_reg_reg' and it is trimmed from '11' to '10' bits. [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.v:1009]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1_reg_565_pp0_iter26_reg_reg' and it is trimmed from '11' to '10' bits. [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.v:1008]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1_reg_565_pp0_iter25_reg_reg' and it is trimmed from '11' to '10' bits. [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.v:1007]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1_reg_565_pp0_iter24_reg_reg' and it is trimmed from '11' to '10' bits. [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.v:1006]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1_reg_565_pp0_iter23_reg_reg' and it is trimmed from '11' to '10' bits. [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.v:1005]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1_reg_565_pp0_iter22_reg_reg' and it is trimmed from '11' to '10' bits. [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.v:1004]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1_reg_565_pp0_iter21_reg_reg' and it is trimmed from '11' to '10' bits. [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.v:1003]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1_reg_565_pp0_iter20_reg_reg' and it is trimmed from '11' to '10' bits. [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.v:1002]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1_reg_565_pp0_iter19_reg_reg' and it is trimmed from '11' to '10' bits. [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.v:1001]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1_reg_565_pp0_iter18_reg_reg' and it is trimmed from '11' to '10' bits. [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.v:1000]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1_reg_565_pp0_iter17_reg_reg' and it is trimmed from '11' to '10' bits. [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.v:999]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1_reg_565_pp0_iter16_reg_reg' and it is trimmed from '11' to '10' bits. [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.v:998]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1_reg_565_pp0_iter15_reg_reg' and it is trimmed from '11' to '10' bits. [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.v:997]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1_reg_565_pp0_iter14_reg_reg' and it is trimmed from '11' to '10' bits. [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.v:996]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1_reg_565_pp0_iter13_reg_reg' and it is trimmed from '11' to '10' bits. [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.v:995]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1_reg_565_pp0_iter12_reg_reg' and it is trimmed from '11' to '10' bits. [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.v:994]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1_reg_565_pp0_iter11_reg_reg' and it is trimmed from '11' to '10' bits. [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.v:993]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1_reg_565_pp0_iter10_reg_reg' and it is trimmed from '11' to '10' bits. [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.v:992]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1_reg_565_pp0_iter9_reg_reg' and it is trimmed from '11' to '10' bits. [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.v:992]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1_reg_565_pp0_iter8_reg_reg' and it is trimmed from '11' to '10' bits. [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.v:1019]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1_reg_565_pp0_iter7_reg_reg' and it is trimmed from '11' to '10' bits. [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.v:1018]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1_reg_565_pp0_iter6_reg_reg' and it is trimmed from '11' to '10' bits. [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.v:1017]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1_reg_565_pp0_iter5_reg_reg' and it is trimmed from '11' to '10' bits. [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.v:1016]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1_reg_565_reg' and it is trimmed from '11' to '10' bits. [/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f858/hdl/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.v:991]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 2921.816 ; gain = 463.473 ; free physical = 205 ; free virtual = 2246
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/WBRAM_5_U' (lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_WBRAM_5_RAM_AUTO_1R1W) to 'inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/WBRAM_4_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/WBRAM_5_U' (lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_WBRAM_5_RAM_AUTO_1R1W) to 'inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/WBRAM_3_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/WBRAM_5_U' (lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_WBRAM_5_RAM_AUTO_1R1W) to 'inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/WBRAM_2_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/WBRAM_5_U' (lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_WBRAM_5_RAM_AUTO_1R1W) to 'inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/WBRAM_1_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/WBRAM_5_U' (lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_WBRAM_5_RAM_AUTO_1R1W) to 'inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/WBRAM_U'
INFO: [Synth 8-223] decloning instance 'lenet5_fadd_32ns_32ns_32_4_full_dsp_1:/lenet5_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'lenet5_fadd_32ns_32ns_32_4_full_dsp_1:/lenet5_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'lenet5_fadd_32ns_32ns_32_4_full_dsp_1:/lenet5_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'lenet5_fadd_32ns_32ns_32_4_full_dsp_1:/lenet5_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lenet5_fadd_32ns_32ns_32_4_full_dsp_1:/lenet5_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'lenet5_fadd_32ns_32ns_32_4_full_dsp_1:/lenet5_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lenet5_fmul_32ns_32ns_32_3_max_dsp_1:/lenet5_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'lenet5_fmul_32ns_32ns_32_3_max_dsp_1:/lenet5_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lenet5_fmul_32ns_32ns_32_3_max_dsp_1:/lenet5_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'lenet5_fmul_32ns_32ns_32_3_max_dsp_1:/lenet5_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_67/fdiv_32ns_32ns_32_9_no_dsp_1_U29/lenet5_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_67/fdiv_32ns_32ns_32_9_no_dsp_1_U29/lenet5_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_67/fdiv_32ns_32ns_32_9_no_dsp_1_U29/lenet5_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_67/fdiv_32ns_32ns_32_9_no_dsp_1_U29/lenet5_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_67/fdiv_32ns_32ns_32_9_no_dsp_1_U29/lenet5_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized28) to 'inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_67/fdiv_32ns_32ns_32_9_no_dsp_1_U29/lenet5_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_67/fdiv_32ns_32ns_32_9_no_dsp_1_U29/lenet5_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized28) to 'inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_67/fdiv_32ns_32ns_32_9_no_dsp_1_U29/lenet5_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_67/fdiv_32ns_32ns_32_9_no_dsp_1_U29/lenet5_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized0) to 'inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_67/fdiv_32ns_32ns_32_9_no_dsp_1_U29/lenet5_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_67/fexp_32ns_32ns_32_8_full_dsp_1_U30/lenet5_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_sign_delay' (delay__parameterized0) to 'inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_67/fexp_32ns_32ns_32_8_full_dsp_1_U30/lenet5_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_67/fexp_32ns_32ns_32_8_full_dsp_1_U30/lenet5_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_sign_delay' (delay__parameterized0) to 'inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_67/fexp_32ns_32ns_32_8_full_dsp_1_U30/lenet5_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_67/fexp_32ns_32ns_32_8_full_dsp_1_U30/lenet5_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_67/fexp_32ns_32ns_32_8_full_dsp_1_U30/lenet5_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_67/fexp_32ns_32ns_32_8_full_dsp_1_U30/lenet5_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_DELAY' (delay__parameterized0) to 'inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_67/fexp_32ns_32ns_32_8_full_dsp_1_U30/lenet5_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_67/fexp_32ns_32ns_32_8_full_dsp_1_U30/lenet5_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized28) to 'inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_67/fexp_32ns_32ns_32_8_full_dsp_1_U30/lenet5_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_67/fexp_32ns_32ns_32_8_full_dsp_1_U30/lenet5_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized28) to 'inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_67/fexp_32ns_32ns_32_8_full_dsp_1_U30/lenet5_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_67/fexp_32ns_32ns_32_8_full_dsp_1_U30/lenet5_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_67/fexp_32ns_32ns_32_8_full_dsp_1_U30/lenet5_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_67/fexp_32ns_32ns_32_8_full_dsp_1_U30/lenet5_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_67/fexp_32ns_32ns_32_8_full_dsp_1_U30/lenet5_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_67/fexp_32ns_32ns_32_8_full_dsp_1_U30/lenet5_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_67/fexp_32ns_32ns_32_8_full_dsp_1_U30/lenet5_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
RAM ("inst/grp_CONVOLUTION_LAYER_1_fu_24/IBRAM_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/grp_CONVOLUTION_LAYER_1_fu_24/OBRAM_U/ram_reg") is too shallow (depth = 784) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/grp_CONVOLUTION_LAYER_1_fu_24/OBRAM_1_U/ram_reg") is too shallow (depth = 784) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/grp_CONVOLUTION_LAYER_1_fu_24/OBRAM_2_U/ram_reg") is too shallow (depth = 784) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/grp_CONVOLUTION_LAYER_1_fu_24/OBRAM_3_U/ram_reg") is too shallow (depth = 784) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/grp_CONVOLUTION_LAYER_1_fu_24/OBRAM_4_U/ram_reg") is too shallow (depth = 784) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/grp_CONVOLUTION_LAYER_1_fu_24/OBRAM_5_U/ram_reg") is too shallow (depth = 784) to use URAM. Choosing BRAM instead of URAM 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 2921.816 ; gain = 463.473 ; free physical = 146 ; free virtual = 2203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:23 ; elapsed = 00:01:24 . Memory (MB): peak = 3468.367 ; gain = 1010.023 ; free physical = 173 ; free virtual = 1774
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:25 ; elapsed = 00:01:26 . Memory (MB): peak = 3502.398 ; gain = 1044.055 ; free physical = 133 ; free virtual = 1733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/grp_CONVOLUTION_LAYER_1_fu_24/OBRAM_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_CONVOLUTION_LAYER_1_fu_24/OBRAM_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_CONVOLUTION_LAYER_1_fu_24/OBRAM_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_CONVOLUTION_LAYER_1_fu_24/OBRAM_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_CONVOLUTION_LAYER_1_fu_24/OBRAM_4_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_CONVOLUTION_LAYER_1_fu_24/OBRAM_5_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:28 ; elapsed = 00:01:29 . Memory (MB): peak = 3518.414 ; gain = 1060.070 ; free physical = 154 ; free virtual = 1718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:33 ; elapsed = 00:01:34 . Memory (MB): peak = 3653.227 ; gain = 1194.883 ; free physical = 179 ; free virtual = 1620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:33 ; elapsed = 00:01:34 . Memory (MB): peak = 3653.227 ; gain = 1194.883 ; free physical = 179 ; free virtual = 1620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:34 ; elapsed = 00:01:35 . Memory (MB): peak = 3653.227 ; gain = 1194.883 ; free physical = 201 ; free virtual = 1602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:34 ; elapsed = 00:01:35 . Memory (MB): peak = 3653.227 ; gain = 1194.883 ; free physical = 201 ; free virtual = 1602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:34 ; elapsed = 00:01:36 . Memory (MB): peak = 3653.227 ; gain = 1194.883 ; free physical = 201 ; free virtual = 1602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:34 ; elapsed = 00:01:36 . Memory (MB): peak = 3653.227 ; gain = 1194.883 ; free physical = 200 ; free virtual = 1602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                         | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper_564                 | Dynamic      | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_514 | C+A*B        | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_497                 | Dynamic      | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_447 | C+A*B        | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_430                 | Dynamic      | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_380 | C+A*B        | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_360 | A*B          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_361 | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_358 | PCIN+A:B+C   | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_344                 | Dynamic      | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_294 | C+A*B        | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_277                 | Dynamic      | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_227 | C+A*B        | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper                     | Dynamic      | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0     | C+A*B        | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_171 | A*B          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_172 | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_169 | PCIN+A:B+C   | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_152 | A*B          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_153 | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_150 | PCIN+A:B+C   | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_133 | A*B          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_134 | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_131 | PCIN+A:B+C   | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_114 | A*B          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_115 | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_112 | PCIN+A:B+C   | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1     | A*B          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2     | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3     | PCIN+A:B+C   | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized8     | (C+D+A*B)'   | 6      | 17     | 43     | 16     | 43     | 0    | 0    | 0    | 0    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized6_22  | Dynamic      | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized6     | Dynamic      | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized7     | Dynamic      | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized4     | C+A:B        | 0      | 6      | 0      | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized5     | (C+A:B)'     | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized9     | Dynamic      | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
+------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |     6|
|2     |DSP48E1  |    37|
|3     |LUT1     |    13|
|4     |LUT2     |   708|
|5     |LUT3     |  1611|
|6     |LUT4     |   505|
|7     |LUT5     |   604|
|8     |LUT6     |  1457|
|9     |MUXCY    |  1112|
|10    |MUXF7    |   246|
|11    |MUXF8    |     1|
|12    |RAMB36E2 |     7|
|14    |SRL16E   |   259|
|15    |SRLC32E  |     1|
|16    |XORCY    |   784|
|17    |FDE      |    68|
|18    |FDRE     |  2995|
|19    |FDSE     |     8|
|20    |LD       |    12|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:34 ; elapsed = 00:01:36 . Memory (MB): peak = 3653.227 ; gain = 1194.883 ; free physical = 204 ; free virtual = 1606
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 743 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 3653.227 ; gain = 1058.039 ; free physical = 255 ; free virtual = 1656
Synthesis Optimization Complete : Time (s): cpu = 00:01:35 ; elapsed = 00:01:36 . Memory (MB): peak = 3653.227 ; gain = 1194.883 ; free physical = 255 ; free virtual = 1657
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3653.227 ; gain = 0.000 ; free physical = 335 ; free virtual = 1747
INFO: [Netlist 29-17] Analyzing 2266 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3653.227 ; gain = 0.000 ; free physical = 282 ; free virtual = 1743
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 309 instances were transformed.
  (CARRY4) => CARRY8: 192 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 37 instances
  FDE => FDRE: 68 instances
  LD => LDCE: 12 instances

Synth Design complete | Checksum: 50a7ed3b
INFO: [Common 17-83] Releasing license: Synthesis
112 Infos, 180 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:02 ; elapsed = 00:02:01 . Memory (MB): peak = 3653.227 ; gain = 2267.164 ; free physical = 285 ; free virtual = 1746
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2917.207; main = 2803.892; forked = 272.024
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4452.547; main = 3635.426; forked = 917.129
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3659.434 ; gain = 0.000 ; free physical = 282 ; free virtual = 1747
INFO: [Common 17-1381] The checkpoint '/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 7b357fe2d5ffdde9
INFO: [Coretcl 2-1174] Renamed 742 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3659.434 ; gain = 0.000 ; free physical = 296 ; free virtual = 1739
INFO: [Common 17-1381] The checkpoint '/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb  1 13:40:14 2025...
