// Seed: 1884999659
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    output tri id_2,
    output tri id_3,
    input uwire id_4,
    input tri1 id_5,
    output wor id_6,
    input supply1 id_7,
    output supply1 id_8,
    output supply0 id_9
);
endmodule
module module_1 #(
    parameter id_0 = 32'd13
) (
    input tri1 _id_0,
    input supply0 id_1,
    output wand id_2
);
  assign id_2 = id_1;
  assign id_2 = ~id_0;
  logic id_4;
  ;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_2
  );
  assign modCall_1.id_1 = 0;
  logic [7:0][1 : id_0] id_5;
  wire id_6;
  assign id_2 = 1'h0;
  parameter id_7 = 1;
  assign id_5[-1] = 1;
  wire \id_8 ;
endmodule
