
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.804297                       # Number of seconds simulated
sim_ticks                                2804296829000                       # Number of ticks simulated
final_tick                               2804296829000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 111219                       # Simulator instruction rate (inst/s)
host_op_rate                                   134991                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2666745991                       # Simulator tick rate (ticks/s)
host_mem_usage                                 581460                       # Number of bytes of host memory used
host_seconds                                  1051.58                       # Real time elapsed on the host
sim_insts                                   116955586                       # Number of instructions simulated
sim_ops                                     141953418                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu0.dtb.walker         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.itb.walker           64                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.inst           694336                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data          4949664                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.dtb.walker         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst           683520                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data          4874120                       # Number of bytes read from this memory
system.physmem.bytes_read::realview.ide           960                       # Number of bytes read from this memory
system.physmem.bytes_read::total             11211752                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst       694336                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst       683520                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total         1377856                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      8431616                       # Number of bytes written to this memory
system.physmem.bytes_written::cpu0.data         17516                       # Number of bytes written to this memory
system.physmem.bytes_written::cpu1.data             8                       # Number of bytes written to this memory
system.physmem.bytes_written::total           8449140                       # Number of bytes written to this memory
system.physmem.num_reads::cpu0.dtb.walker           70                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.itb.walker            1                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.inst             10849                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data             77857                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.dtb.walker           72                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst             10680                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data             76160                       # Number of read requests responded to by this memory
system.physmem.num_reads::realview.ide             15                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                175704                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          131744                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data             4379                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                2                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               136125                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.dtb.walker          1598                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.itb.walker            23                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.inst              247597                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data             1765029                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.dtb.walker          1643                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst              243740                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data             1738090                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::realview.ide              342                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 3998062                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst         247597                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst         243740                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             491337                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           3006677                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu0.data               6246                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu1.data                  3                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                3012926                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           3006677                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.dtb.walker         1598                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.itb.walker           23                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst             247597                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data            1771275                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.dtb.walker         1643                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst             243740                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data            1738093                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::realview.ide             342                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                7010988                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs                        175705                       # Number of read requests accepted
system.physmem.writeReqs                       136125                       # Number of write requests accepted
system.physmem.readBursts                      175705                       # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts                     136125                       # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM                 11235200                       # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ                      9920                       # Total number of bytes read from write queue
system.physmem.bytesWritten                   8462208                       # Total number of bytes written to DRAM
system.physmem.bytesReadSys                  11211816                       # Total read bytes from the system interface side
system.physmem.bytesWrittenSys                8449140                       # Total written bytes from the system interface side
system.physmem.servicedByWrQ                      155                       # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts                    3888                       # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs          40824                       # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0               11564                       # Per bank write bursts
system.physmem.perBankRdBursts::1               11591                       # Per bank write bursts
system.physmem.perBankRdBursts::2               11445                       # Per bank write bursts
system.physmem.perBankRdBursts::3               11009                       # Per bank write bursts
system.physmem.perBankRdBursts::4               11560                       # Per bank write bursts
system.physmem.perBankRdBursts::5               11263                       # Per bank write bursts
system.physmem.perBankRdBursts::6               12057                       # Per bank write bursts
system.physmem.perBankRdBursts::7               11817                       # Per bank write bursts
system.physmem.perBankRdBursts::8               10124                       # Per bank write bursts
system.physmem.perBankRdBursts::9               10528                       # Per bank write bursts
system.physmem.perBankRdBursts::10              10442                       # Per bank write bursts
system.physmem.perBankRdBursts::11               9442                       # Per bank write bursts
system.physmem.perBankRdBursts::12              10178                       # Per bank write bursts
system.physmem.perBankRdBursts::13              11257                       # Per bank write bursts
system.physmem.perBankRdBursts::14              10875                       # Per bank write bursts
system.physmem.perBankRdBursts::15              10398                       # Per bank write bursts
system.physmem.perBankWrBursts::0                8593                       # Per bank write bursts
system.physmem.perBankWrBursts::1                8838                       # Per bank write bursts
system.physmem.perBankWrBursts::2                8913                       # Per bank write bursts
system.physmem.perBankWrBursts::3                8377                       # Per bank write bursts
system.physmem.perBankWrBursts::4                8541                       # Per bank write bursts
system.physmem.perBankWrBursts::5                8325                       # Per bank write bursts
system.physmem.perBankWrBursts::6                9064                       # Per bank write bursts
system.physmem.perBankWrBursts::7                8810                       # Per bank write bursts
system.physmem.perBankWrBursts::8                7663                       # Per bank write bursts
system.physmem.perBankWrBursts::9                7908                       # Per bank write bursts
system.physmem.perBankWrBursts::10               7816                       # Per bank write bursts
system.physmem.perBankWrBursts::11               7099                       # Per bank write bursts
system.physmem.perBankWrBursts::12               7741                       # Per bank write bursts
system.physmem.perBankWrBursts::13               8641                       # Per bank write bursts
system.physmem.perBankWrBursts::14               8211                       # Per bank write bursts
system.physmem.perBankWrBursts::15               7682                       # Per bank write bursts
system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
system.physmem.numWrRetry                          12                       # Number of times write queue was full causing retry
system.physmem.totGap                    2804296665000                       # Total gap between requests
system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
system.physmem.readPktSize::2                     542                       # Read request sizes (log2)
system.physmem.readPktSize::3                      14                       # Read request sizes (log2)
system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
system.physmem.readPktSize::6                  175149                       # Read request sizes (log2)
system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
system.physmem.writePktSize::2                   4381                       # Write request sizes (log2)
system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
system.physmem.writePktSize::6                 131744                       # Write request sizes (log2)
system.physmem.rdQLenPdf::0                    103856                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1                     61431                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2                      8514                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3                      1726                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4                        12                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5                         2                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6                         1                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7                         1                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8                         1                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9                         1                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10                        1                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11                        1                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12                        1                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13                        1                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14                        1                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0                       111                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1                       101                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2                        98                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3                        93                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4                        92                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5                        93                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6                        89                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7                        88                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8                        87                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9                        87                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10                       86                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11                       86                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12                       85                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13                       83                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14                       81                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15                     2023                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16                     2534                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17                     4974                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18                     6609                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19                     6696                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20                     6980                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21                     6950                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22                     8092                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23                     8290                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24                     9427                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25                     8854                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26                     8643                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27                     7882                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28                     8446                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29                     8628                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30                     7262                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31                     7270                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32                     6904                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33                      321                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34                      335                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35                      277                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36                      268                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37                      168                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38                      186                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39                      148                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40                      195                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41                      160                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42                      160                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43                      164                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44                      142                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45                      131                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46                      186                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47                      194                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48                      128                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49                      123                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50                      114                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51                      138                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52                      122                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53                      123                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54                       80                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55                      103                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56                      101                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57                       72                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58                       52                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59                       49                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60                       63                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61                       36                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62                       15                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63                       59                       # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples        65040                       # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean      302.849692                       # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean     178.291679                       # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev     326.303136                       # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127          24533     37.72%     37.72% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255        15784     24.27%     61.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383         6682     10.27%     72.26% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511         3695      5.68%     77.94% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639         2905      4.47%     82.41% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767         1458      2.24%     84.65% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895         1174      1.81%     86.46% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023         1054      1.62%     88.08% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151         7755     11.92%    100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total          65040                       # Bytes accessed per row activation
system.physmem.rdPerTurnAround::samples          6683                       # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::mean        26.267993                       # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::stdev      478.078944                       # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::0-2047           6681     99.97%     99.97% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::6144-8191            1      0.01%     99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::36864-38911            1      0.01%    100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::total            6683                       # Reads before turning the bus around for writes
system.physmem.wrPerTurnAround::samples          6683                       # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::mean        19.784827                       # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::gmean       18.157430                       # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::stdev       12.794900                       # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::0-3                18      0.27%      0.27% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::4-7                 6      0.09%      0.36% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::8-11                6      0.09%      0.45% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::12-15              12      0.18%      0.63% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::16-19            5769     86.32%     86.95% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::20-23             120      1.80%     88.75% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::24-27             172      2.57%     91.32% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::28-31              80      1.20%     92.52% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::32-35              71      1.06%     93.58% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::36-39             155      2.32%     95.90% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::40-43              21      0.31%     96.21% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::44-47              14      0.21%     96.42% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::48-51              11      0.16%     96.59% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::52-55               6      0.09%     96.68% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::56-59               8      0.12%     96.80% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::60-63               2      0.03%     96.83% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::64-67             156      2.33%     99.16% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::68-71               4      0.06%     99.22% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::72-75               4      0.06%     99.28% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::76-79               5      0.07%     99.36% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::80-83               3      0.04%     99.40% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::84-87               1      0.01%     99.42% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::88-91               3      0.04%     99.46% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::92-95               4      0.06%     99.52% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::96-99               1      0.01%     99.54% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::104-107             3      0.04%     99.58% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::128-131            14      0.21%     99.79% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::136-139             1      0.01%     99.81% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::144-147             2      0.03%     99.84% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::148-151             2      0.03%     99.87% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::152-155             1      0.01%     99.88% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::156-159             1      0.01%     99.90% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::164-167             3      0.04%     99.94% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::176-179             1      0.01%     99.96% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::188-191             1      0.01%     99.97% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::200-203             1      0.01%     99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::204-207             1      0.01%    100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::total            6683                       # Writes before turning the bus around for reads
system.physmem.totQLat                     2675585250                       # Total ticks spent queuing
system.physmem.totMemAccLat                5967147750                       # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat                    877750000                       # Total ticks spent in databus transfers
system.physmem.avgQLat                       15241.16                       # Average queueing delay per DRAM burst
system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
system.physmem.avgMemAccLat                  33991.16                       # Average memory access latency per DRAM burst
system.physmem.avgRdBW                           4.01                       # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW                           3.02                       # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys                        4.00                       # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys                        3.01                       # Average system write bandwidth in MiByte/s
system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil                           0.05                       # Data bus utilization in percentage
system.physmem.busUtilRead                       0.03                       # Data bus utilization in percentage for reads
system.physmem.busUtilWrite                      0.02                       # Data bus utilization in percentage for writes
system.physmem.avgRdQLen                         1.63                       # Average read queue length when enqueuing
system.physmem.avgWrQLen                        10.95                       # Average write queue length when enqueuing
system.physmem.readRowHits                     145103                       # Number of row buffer hits during reads
system.physmem.writeRowHits                     97628                       # Number of row buffer hits during writes
system.physmem.readRowHitRate                   82.66                       # Row buffer hit rate for reads
system.physmem.writeRowHitRate                  73.83                       # Row buffer hit rate for writes
system.physmem.avgGap                      8993030.39                       # Average gap between requests
system.physmem.pageHitRate                      78.86                       # Row buffer hit rate, read and write combined
system.physmem_0.actEnergy                  260993880                       # Energy for activate commands per rank (pJ)
system.physmem_0.preEnergy                  142407375                       # Energy for precharge commands per rank (pJ)
system.physmem_0.readEnergy                 719979000                       # Energy for read commands per rank (pJ)
system.physmem_0.writeEnergy                450107280                       # Energy for write commands per rank (pJ)
system.physmem_0.refreshEnergy           183162969600                       # Energy for refresh commands per rank (pJ)
system.physmem_0.actBackEnergy            78025608810                       # Energy for active background per rank (pJ)
system.physmem_0.preBackEnergy           1614134111250                       # Energy for precharge background per rank (pJ)
system.physmem_0.totalEnergy             1876896177195                       # Total energy per rank (pJ)
system.physmem_0.averagePower              669.293165                       # Core power per rank (mW)
system.physmem_0.memoryStateTime::IDLE   2685155496500                       # Time in different power states
system.physmem_0.memoryStateTime::REF     93641600000                       # Time in different power states
system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.physmem_0.memoryStateTime::ACT     25499722000                       # Time in different power states
system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.physmem_1.actEnergy                  230708520                       # Energy for activate commands per rank (pJ)
system.physmem_1.preEnergy                  125882625                       # Energy for precharge commands per rank (pJ)
system.physmem_1.readEnergy                 649303200                       # Energy for read commands per rank (pJ)
system.physmem_1.writeEnergy                406691280                       # Energy for write commands per rank (pJ)
system.physmem_1.refreshEnergy           183162969600                       # Energy for refresh commands per rank (pJ)
system.physmem_1.actBackEnergy            76764954915                       # Energy for active background per rank (pJ)
system.physmem_1.preBackEnergy           1615239948000                       # Energy for precharge background per rank (pJ)
system.physmem_1.totalEnergy             1876580458140                       # Total energy per rank (pJ)
system.physmem_1.averagePower              669.180581                       # Core power per rank (mW)
system.physmem_1.memoryStateTime::IDLE   2687003305500                       # Time in different power states
system.physmem_1.memoryStateTime::REF     93641600000                       # Time in different power states
system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.physmem_1.memoryStateTime::ACT     23651154500                       # Time in different power states
system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.realview.nvmem.bytes_read::cpu0.inst          704                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::total           704                       # Number of bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu0.inst          704                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::total          704                       # Number of instructions bytes read from this memory
system.realview.nvmem.num_reads::cpu0.inst           11                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::total             11                       # Number of read requests responded to by this memory
system.realview.nvmem.bw_read::cpu0.inst          251                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::total              251                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu0.inst          251                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::total          251                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu0.inst          251                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::total             251                       # Total bandwidth to/from this memory (bytes/s)
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                        1024                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             1                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                   540                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                    2318336                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                          631                       # Number of DMA write transactions.
system.cpu0.branchPred.lookups               26812041                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         13971263                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           545954                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups            16789639                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits               12578074                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            74.915691                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                6641912                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect             29629                       # Number of incorrect RAS predictions.
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                    60251                       # Table walker walks requested
system.cpu0.dtb.walker.walksShort               60251                       # Table walker walks initiated with short descriptors
system.cpu0.dtb.walker.walksShortTerminationLevel::Level1        19166                       # Level at which table walker walks with short descriptors terminate
system.cpu0.dtb.walker.walksShortTerminationLevel::Level2        14911                       # Level at which table walker walks with short descriptors terminate
system.cpu0.dtb.walker.walksSquashedBefore        26174                       # Table walks squashed before starting
system.cpu0.dtb.walker.walkWaitTime::samples        34077                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::mean   605.672448                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::stdev  3875.346595                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::0-16383        33739     99.01%     99.01% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::16384-32767          267      0.78%     99.79% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::32768-49151           41      0.12%     99.91% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::49152-65535           11      0.03%     99.94% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::65536-81919           12      0.04%     99.98% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::81920-98303            1      0.00%     99.98% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::98304-114687            2      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::114688-131071            2      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::131072-147455            2      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::total        34077                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkCompletionTime::samples        12355                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::mean 12355.685957                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::gmean 10118.887695                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::stdev  7958.316755                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::0-8191         4001     32.38%     32.38% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::8192-16383         5682     45.99%     78.37% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::16384-24575         2378     19.25%     97.62% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::24576-32767           80      0.65%     98.27% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::32768-40959           88      0.71%     98.98% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::40960-49151          103      0.83%     99.81% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::49152-57343            4      0.03%     99.85% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::57344-65535            1      0.01%     99.85% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::65536-73727            1      0.01%     99.86% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::73728-81919            1      0.01%     99.87% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::81920-90111            7      0.06%     99.93% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::90112-98303            8      0.06%     99.99% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::106496-114687            1      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::total        12355                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walksPending::samples  80764749336                       # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::mean     0.624014                       # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::stdev     0.503698                       # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::0-1  80684502836     99.90%     99.90% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::2-3     56898500      0.07%     99.97% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::4-5     12104000      0.01%     99.99% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::6-7      4341500      0.01%     99.99% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::8-9      2388000      0.00%     99.99% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::10-11      1576500      0.00%    100.00% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::12-13       755000      0.00%    100.00% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::14-15      1408500      0.00%    100.00% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::16-17       265500      0.00%    100.00% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::18-19       266500      0.00%    100.00% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::20-21        51500      0.00%    100.00% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::22-23        38500      0.00%    100.00% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::24-25        30000      0.00%    100.00% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::26-27        29500      0.00%    100.00% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::28-29        26000      0.00%    100.00% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::30-31        67000      0.00%    100.00% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::total  80764749336                       # Table walker pending requests distribution
system.cpu0.dtb.walker.walkPageSizes::4K         3631     69.79%     69.79% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::1M         1572     30.21%    100.00% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::total         5203                       # Table walker page sizes translated
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data        60251                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total        60251                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data         5203                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total         5203                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total        65454                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                    14022096                       # DTB read hits
system.cpu0.dtb.read_misses                     51656                       # DTB read misses
system.cpu0.dtb.write_hits                   10360983                       # DTB write hits
system.cpu0.dtb.write_misses                     8595                       # DTB write misses
system.cpu0.dtb.flush_tlb                         179                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                     463                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                    3475                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                      881                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                  1392                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                      599                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                14073752                       # DTB read accesses
system.cpu0.dtb.write_accesses               10369578                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                         24383079                       # DTB hits
system.cpu0.dtb.misses                          60251                       # DTB misses
system.cpu0.dtb.accesses                     24443330                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                     8217                       # Table walker walks requested
system.cpu0.itb.walker.walksShort                8217                       # Table walker walks initiated with short descriptors
system.cpu0.itb.walker.walksShortTerminationLevel::Level1         2960                       # Level at which table walker walks with short descriptors terminate
system.cpu0.itb.walker.walksShortTerminationLevel::Level2         5117                       # Level at which table walker walks with short descriptors terminate
system.cpu0.itb.walker.walksSquashedBefore          140                       # Table walks squashed before starting
system.cpu0.itb.walker.walkWaitTime::samples         8077                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::mean  1443.543395                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::stdev  6102.235478                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::0-8191         7600     94.09%     94.09% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::8192-16383          232      2.87%     96.97% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::16384-24575          133      1.65%     98.61% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::24576-32767           50      0.62%     99.23% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::32768-40959           22      0.27%     99.50% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::40960-49151           13      0.16%     99.67% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::49152-57343           11      0.14%     99.80% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::57344-65535            2      0.02%     99.83% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::65536-73727            8      0.10%     99.93% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::73728-81919            1      0.01%     99.94% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::81920-90111            4      0.05%     99.99% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::98304-106495            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::total         8077                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkCompletionTime::samples         2488                       # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::mean 13472.467846                       # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::gmean 11168.518762                       # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::stdev  7984.929111                       # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::0-8191          793     31.87%     31.87% # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::8192-16383          981     39.43%     71.30% # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::16384-24575          648     26.05%     97.35% # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::24576-32767           24      0.96%     98.31% # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::32768-40959           15      0.60%     98.91% # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::40960-49151           24      0.96%     99.88% # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::49152-57343            1      0.04%     99.92% # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::57344-65535            1      0.04%     99.96% # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::65536-73727            1      0.04%    100.00% # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::total         2488                       # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walksPending::samples  37746197376                       # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::mean     0.883119                       # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::stdev     0.321811                       # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::0     4416616428     11.70%     11.70% # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::1    33326087448     88.29%     99.99% # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::2        2489000      0.01%    100.00% # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::3         727000      0.00%    100.00% # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::4         244500      0.00%    100.00% # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::5          33000      0.00%    100.00% # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::total  37746197376                       # Table walker pending requests distribution
system.cpu0.itb.walker.walkPageSizes::4K         1794     76.41%     76.41% # Table walker page sizes translated
system.cpu0.itb.walker.walkPageSizes::1M          554     23.59%    100.00% # Table walker page sizes translated
system.cpu0.itb.walker.walkPageSizes::total         2348                       # Table walker page sizes translated
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst         8217                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total         8217                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst         2348                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total         2348                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total        10565                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                    20173848                       # ITB inst hits
system.cpu0.itb.inst_misses                      8217                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                         179                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                     463                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                    2291                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                     1412                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                20182065                       # ITB inst accesses
system.cpu0.itb.hits                         20173848                       # DTB hits
system.cpu0.itb.misses                           8217                       # DTB misses
system.cpu0.itb.accesses                     20182065                       # DTB accesses
system.cpu0.numCycles                       106431987                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles          39926124                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     104046311                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   26812041                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches          19219986                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     61721491                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                3201846                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles                    134355                       # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.MiscStallCycles                4118                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingDrainCycles              472                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu0.fetch.PendingTrapStallCycles       336728                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles       143479                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles          355                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                 20172603                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes               372165                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.ItlbSquashes                   3674                       # Number of outstanding ITLB misses that were squashed
system.cpu0.fetch.rateDist::samples         103868008                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.205189                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.307808                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                75224337     72.42%     72.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                 3826153      3.68%     76.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 2403715      2.31%     78.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 7967440      7.67%     86.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1659017      1.60%     87.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1036461      1.00%     88.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 6057785      5.83%     94.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1065173      1.03%     95.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 4627927      4.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           103868008                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.251917                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.977585                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                27603064                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles             57749227                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 15599106                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles              1464170                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles               1452197                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved             1874763                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred               150759                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts              86325331                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts               486551                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles               1452197                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                28440398                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                6572412                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles      43697521                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 16217184                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              7488032                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              82550644                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                 3098                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents               1081958                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                289974                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents               5413982                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           85027824                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            380373358                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        92135642                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups             6326                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             71200016                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                13827808                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts           1531327                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts       1437175                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  8438984                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            14879838                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           11477452                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          1996170                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2776563                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  79349721                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded            1058033                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 75951748                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued            96660                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined       11354988                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined     24738171                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved        114625                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples    103868008                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.731233                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.423636                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           73542868     70.80%     70.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           10072511      9.70%     80.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            7759579      7.47%     87.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            6464332      6.22%     94.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            2333365      2.25%     96.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1472075      1.42%     97.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1515581      1.46%     99.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             481814      0.46%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             225883      0.22%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      103868008                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 101947      9.17%      9.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     2      0.00%      9.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      9.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      9.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      9.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      9.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      9.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      9.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      9.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      9.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      9.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      9.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      9.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      9.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      9.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      9.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      9.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      9.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      9.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      9.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      9.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      9.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      9.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      9.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      9.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      9.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      9.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      9.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                527360     47.45%     56.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               481989     43.37%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass             2185      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             50526992     66.53%     66.53% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               57691      0.08%     66.60% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     66.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     66.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     66.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     66.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     66.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     66.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     66.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     66.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     66.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   1      0.00%     66.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     66.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     66.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     66.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     66.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     66.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     66.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     66.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc          4308      0.01%     66.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     66.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            14430381     19.00%     85.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           10930190     14.39%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              75951748                       # Type of FU issued
system.cpu0.iq.rate                          0.713618                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                    1111298                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.014632                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         256965506                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         91807957                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     73625831                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads              13956                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes              7486                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses         6230                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              77053395                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                   7466                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads          363562                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads      2216786                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses         2550                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation        53728                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores      1148638                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads       206531                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked        94919                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles               1452197                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                5712747                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles               651844                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           80559572                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts           134213                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             14879838                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts            11477452                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts            551306                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                 44233                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents               595893                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents         53728                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect        250776                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       220293                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              471069                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             75340518                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             14186156                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           551092                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                       151818                       # number of nop insts executed
system.cpu0.iew.exec_refs                    25009470                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                14210768                       # Number of branches executed
system.cpu0.iew.exec_stores                  10823314                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.707875                       # Inst execution rate
system.cpu0.iew.wb_sent                      74794094                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     73632061                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 38328256                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 66642343                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.691823                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.575134                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts       11328784                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls         943408                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           397191                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples    101330688                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.682350                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.572509                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     74383354     73.41%     73.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     12129402     11.97%     85.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6135914      6.06%     91.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2613445      2.58%     94.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1268685      1.25%     95.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       826588      0.82%     96.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1844857      1.82%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       402953      0.40%     98.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1725490      1.70%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    101330688                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            56867581                       # Number of instructions committed
system.cpu0.commit.committedOps              69142978                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      22991866                       # Number of memory references committed
system.cpu0.commit.loads                     12663052                       # Number of loads committed
system.cpu0.commit.membars                     379145                       # Number of memory barriers committed
system.cpu0.commit.branches                  13422378                       # Number of branches committed
system.cpu0.commit.fp_insts                      6158                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 60521589                       # Number of committed integer instructions.
system.cpu0.commit.function_calls             2622248                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        46090829     66.66%     66.66% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          55975      0.08%     66.74% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     66.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     66.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     66.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     66.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     66.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     66.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     66.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     66.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     66.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     66.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     66.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     66.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     66.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     66.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     66.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     66.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     66.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     66.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     66.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     66.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     66.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     66.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     66.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc         4308      0.01%     66.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     66.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       12663052     18.31%     85.06% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      10328814     14.94%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         69142978                       # Class of committed instruction
system.cpu0.commit.bw_lim_events              1725490                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   167648310                       # The number of ROB reads
system.cpu0.rob.rob_writes                  163485257                       # The number of ROB writes
system.cpu0.timesIdled                         393439                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                        2563979                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles                  2956083785                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts                   56777369                       # Number of Instructions Simulated
system.cpu0.committedOps                     69052766                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.874549                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.874549                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.533462                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.533462                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                82027611                       # number of integer regfile reads
system.cpu0.int_regfile_writes               46869593                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                    16807                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   13164                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                266520742                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                27747679                       # number of cc regfile writes
system.cpu0.misc_regfile_reads              144321385                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                724502                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements           852950                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          511.982213                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           42504025                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           853462                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            49.801895                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle        105251500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   187.204537                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::cpu1.data   324.777676                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.365634                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::cpu1.data     0.634331                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999965                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          187                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          306                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        189817658                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       189817658                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     12454816                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::cpu1.data     12866965                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       25321781                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      7691483                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::cpu1.data      8218685                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      15910168                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data       178893                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu1.data       183845                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       362738                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data       209855                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu1.data       236893                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       446748                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data       216102                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu1.data       243311                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       459413                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     20146299                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::cpu1.data     21085650                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        41231949                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     20325192                       # number of overall hits
system.cpu0.dcache.overall_hits::cpu1.data     21269495                       # number of overall hits
system.cpu0.dcache.overall_hits::total       41594687                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       412638                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::cpu1.data       421416                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       834054                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data      1958462                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::cpu1.data      1736177                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3694639                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data        85616                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu1.data        97979                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total       183595                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        13773                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu1.data        14074                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        27847                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data           27                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu1.data           34                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           61                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data      2371100                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::cpu1.data      2157593                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4528693                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      2456716                       # number of overall misses
system.cpu0.dcache.overall_misses::cpu1.data      2255572                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4712288                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   6076761000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::cpu1.data   6454165500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12530926500                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  84857330299                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu1.data  79343865125                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 164201195424                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data    181836500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data    208543500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    390380000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data       611500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu1.data       544500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1156000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  90934091299                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::cpu1.data  85798030625                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 176732121924                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  90934091299                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::cpu1.data  85798030625                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 176732121924                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     12867454                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::cpu1.data     13288381                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     26155835                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      9649945                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu1.data      9954862                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     19604807                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data       264509                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu1.data       281824                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total       546333                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data       223628                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data       250967                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       474595                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data       216129                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu1.data       243345                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       459474                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     22517399                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::cpu1.data     23243243                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     45760642                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     22781908                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu1.data     23525067                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     46306975                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.032068                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu1.data     0.031713                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031888                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.202951                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu1.data     0.174405                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.188456                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.323679                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu1.data     0.347660                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.336050                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.061589                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data     0.056079                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.058675                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.000125                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu1.data     0.000140                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000133                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.105301                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::cpu1.data     0.092827                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.098965                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.107836                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::cpu1.data     0.095880                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.101762                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 14726.615096                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 15315.425850                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 15024.118942                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 43328.555928                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 45700.331893                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 44443.095908                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 13202.388732                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 14817.642461                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 14018.745287                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 22648.148148                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu1.data 16014.705882                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 18950.819672                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 38351.014845                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 39765.623371                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 39024.972972                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 37014.490604                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 38038.258422                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 37504.524750                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      1148125                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       185430                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            52981                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2987                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    21.670505                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    62.079009                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       703579                       # number of writebacks
system.cpu0.dcache.writebacks::total           703579                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data       198603                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::cpu1.data       210557                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       409160                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data      1801482                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu1.data      1593619                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3395101                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data         9550                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu1.data         9160                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        18710                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data      2000085                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu1.data      1804176                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      3804261                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data      2000085                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu1.data      1804176                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      3804261                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       214035                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data       210859                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       424894                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       156980                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data       142558                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       299538                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data        58648                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::cpu1.data        64092                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total       122740                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data         4223                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data         4914                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         9137                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data           27                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu1.data           34                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           61                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data       371015                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu1.data       353417                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       724432                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data       429663                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu1.data       417509                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       847172                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data        16542                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu1.data        14585                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total        31127                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data        16149                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu1.data        11435                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total        27584                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data        32691                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu1.data        26020                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total        58711                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   3018980500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data   3044091500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6063072000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   7145217382                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data   6750047429                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  13895264811                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data    806467500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu1.data    918616000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   1725083500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     54857500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     82625000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    137482500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data       584500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu1.data       510500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1095000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  10164197882                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data   9794138929                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  19958336811                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  10970665382                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data  10712754929                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  21683420311                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data   3143585500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data   2772334000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   5915919500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data   2404168377                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data   2168590500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total   4572758877                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   5547753877                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data   4940924500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total  10488678377                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.016634                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.015868                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.016245                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.016267                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.014320                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.015279                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.221724                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.227419                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.224662                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.018884                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.019580                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.019252                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.000125                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.000140                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000133                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.016477                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data     0.015205                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.015831                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.018860                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data     0.017747                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.018295                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 14105.078609                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 14436.621154                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14269.610774                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 45516.737049                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 47349.481818                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 46388.988412                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 13750.980426                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 14332.771641                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 14054.778393                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 12990.172863                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 16814.204314                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15046.787786                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 21648.148148                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 15014.705882                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 17950.819672                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 27395.652149                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 27712.698962                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 27550.324683                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 25533.186199                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 25658.740121                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25595.062527                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 190036.603796                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 190081.179294                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 190057.490282                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 148874.133197                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 189644.993441                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 165775.771353                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 169702.789055                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 189889.488855                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 178649.288498                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements          1944870                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.570452                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           39033281                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1945382                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            20.064584                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle       9679828500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   227.356025                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::cpu1.inst   284.214426                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.444055                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::cpu1.inst     0.555106                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999161                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          241                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          145                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         43073652                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        43073652                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst     19127800                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::cpu1.inst     19905481                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       39033281                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     19127800                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::cpu1.inst     19905481                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        39033281                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     19127800                       # number of overall hits
system.cpu0.icache.overall_hits::cpu1.inst     19905481                       # number of overall hits
system.cpu0.icache.overall_hits::total       39033281                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst      1044128                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::cpu1.inst      1050765                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      2094893                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst      1044128                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::cpu1.inst      1050765                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       2094893                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst      1044128                       # number of overall misses
system.cpu0.icache.overall_misses::cpu1.inst      1050765                       # number of overall misses
system.cpu0.icache.overall_misses::total      2094893                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst  14016783986                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::cpu1.inst  14160518990                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  28177302976                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst  14016783986                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::cpu1.inst  14160518990                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  28177302976                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst  14016783986                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::cpu1.inst  14160518990                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  28177302976                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     20171928                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::cpu1.inst     20956246                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     41128174                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     20171928                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::cpu1.inst     20956246                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     41128174                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     20171928                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::cpu1.inst     20956246                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     41128174                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.051761                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::cpu1.inst     0.050141                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.050936                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.051761                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::cpu1.inst     0.050141                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.050936                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.051761                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu1.inst     0.050141                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.050936                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13424.392398                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13476.390049                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13450.473593                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13424.392398                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13476.390049                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13450.473593                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13424.392398                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13476.390049                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13450.473593                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        10866                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              629                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    17.275040                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst        74230                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::cpu1.inst        75184                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       149414                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst        74230                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu1.inst        75184                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       149414                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst        74230                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu1.inst        75184                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       149414                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst       969898                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst       975581                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1945479                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst       969898                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu1.inst       975581                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1945479                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst       969898                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu1.inst       975581                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1945479                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_uncacheable::cpu0.inst          670                       # number of ReadReq MSHR uncacheable
system.cpu0.icache.ReadReq_mshr_uncacheable::total          670                       # number of ReadReq MSHR uncacheable
system.cpu0.icache.overall_mshr_uncacheable_misses::cpu0.inst          670                       # number of overall MSHR uncacheable misses
system.cpu0.icache.overall_mshr_uncacheable_misses::total          670                       # number of overall MSHR uncacheable misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst  12381694490                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst  12496898492                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  24878592982                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst  12381694490                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst  12496898492                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  24878592982                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst  12381694490                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst  12496898492                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  24878592982                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst     52946500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total     52946500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst     52946500                       # number of overall MSHR uncacheable cycles
system.cpu0.icache.overall_mshr_uncacheable_latency::total     52946500                       # number of overall MSHR uncacheable cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.048082                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.046553                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.047303                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.048082                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst     0.046553                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.047303                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.048082                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst     0.046553                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.047303                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 12765.975896                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 12809.698520                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12787.901068                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 12765.975896                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 12809.698520                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12787.901068                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 12765.975896                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 12809.698520                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12787.901068                       # average overall mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 79024.626866                       # average ReadReq mshr uncacheable latency
system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total 79024.626866                       # average ReadReq mshr uncacheable latency
system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst 79024.626866                       # average overall mshr uncacheable latency
system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total 79024.626866                       # average overall mshr uncacheable latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups               27779338                       # Number of BP lookups
system.cpu1.branchPred.condPredicted         14456404                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           556707                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups            17586832                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits               13077233                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            74.358094                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                6867114                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect             29983                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                    59343                       # Table walker walks requested
system.cpu1.dtb.walker.walksShort               59343                       # Table walker walks initiated with short descriptors
system.cpu1.dtb.walker.walksShortTerminationLevel::Level1        20532                       # Level at which table walker walks with short descriptors terminate
system.cpu1.dtb.walker.walksShortTerminationLevel::Level2        13405                       # Level at which table walker walks with short descriptors terminate
system.cpu1.dtb.walker.walksSquashedBefore        25406                       # Table walks squashed before starting
system.cpu1.dtb.walker.walkWaitTime::samples        33937                       # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::mean   563.264284                       # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::stdev  3642.212390                       # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::0-16383        33612     99.04%     99.04% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::16384-32767          250      0.74%     99.78% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::32768-49151           49      0.14%     99.92% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::49152-65535           14      0.04%     99.96% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::65536-81919            8      0.02%     99.99% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::81920-98303            1      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::98304-114687            1      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::114688-131071            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::131072-147455            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::total        33937                       # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkCompletionTime::samples        12361                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::mean 12657.592428                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::gmean 10412.763280                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::stdev  7705.801044                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::0-8191         3725     30.14%     30.14% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::8192-16383         5842     47.26%     77.40% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::16384-24575         2426     19.63%     97.02% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::24576-32767          136      1.10%     98.12% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::32768-40959          110      0.89%     99.01% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::40960-49151          110      0.89%     99.90% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::49152-57343            5      0.04%     99.94% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::65536-73727            2      0.02%     99.96% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::73728-81919            2      0.02%     99.98% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::81920-90111            3      0.02%    100.00% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::total        12361                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walksPending::samples  85582012132                       # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::mean     0.698276                       # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::stdev     0.478879                       # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::0-1  85506656132     99.91%     99.91% # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::2-3     54226500      0.06%     99.98% # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::4-5     10815500      0.01%     99.99% # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::6-7      3396500      0.00%     99.99% # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::8-9      2104000      0.00%     99.99% # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::10-11      1227000      0.00%    100.00% # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::12-13       804500      0.00%    100.00% # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::14-15      1696500      0.00%    100.00% # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::16-17       468000      0.00%    100.00% # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::18-19       271500      0.00%    100.00% # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::20-21       107000      0.00%    100.00% # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::22-23        23500      0.00%    100.00% # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::24-25       101500      0.00%    100.00% # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::26-27        14500      0.00%    100.00% # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::28-29        14000      0.00%    100.00% # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::30-31        85500      0.00%    100.00% # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::total  85582012132                       # Table walker pending requests distribution
system.cpu1.dtb.walker.walkPageSizes::4K         3538     68.22%     68.22% # Table walker page sizes translated
system.cpu1.dtb.walker.walkPageSizes::1M         1648     31.78%    100.00% # Table walker page sizes translated
system.cpu1.dtb.walker.walkPageSizes::total         5186                       # Table walker page sizes translated
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data        59343                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total        59343                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data         5186                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total         5186                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total        64529                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                    14473413                       # DTB read hits
system.cpu1.dtb.read_misses                     50516                       # DTB read misses
system.cpu1.dtb.write_hits                   10662986                       # DTB write hits
system.cpu1.dtb.write_misses                     8827                       # DTB write misses
system.cpu1.dtb.flush_tlb                         179                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                     454                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                    3428                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                      911                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                  1182                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                      534                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                14523929                       # DTB read accesses
system.cpu1.dtb.write_accesses               10671813                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                         25136399                       # DTB hits
system.cpu1.dtb.misses                          59343                       # DTB misses
system.cpu1.dtb.accesses                     25195742                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                     8383                       # Table walker walks requested
system.cpu1.itb.walker.walksShort                8383                       # Table walker walks initiated with short descriptors
system.cpu1.itb.walker.walksShortTerminationLevel::Level1         3253                       # Level at which table walker walks with short descriptors terminate
system.cpu1.itb.walker.walksShortTerminationLevel::Level2         4959                       # Level at which table walker walks with short descriptors terminate
system.cpu1.itb.walker.walksSquashedBefore          171                       # Table walks squashed before starting
system.cpu1.itb.walker.walkWaitTime::samples         8212                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::mean  1247.503653                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::stdev  5444.991786                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::0-8191         7787     94.82%     94.82% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::8192-16383          188      2.29%     97.11% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::16384-24575          140      1.70%     98.82% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::24576-32767           47      0.57%     99.39% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::32768-40959           15      0.18%     99.57% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::40960-49151           15      0.18%     99.76% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::49152-57343            8      0.10%     99.85% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::57344-65535            6      0.07%     99.93% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::65536-73727            4      0.05%     99.98% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::81920-90111            2      0.02%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::total         8212                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkCompletionTime::samples         2522                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::mean 13607.454401                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::gmean 11346.951670                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::stdev  7824.124854                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::0-4095           43      1.70%      1.70% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::4096-8191          713     28.27%     29.98% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::8192-12287          591     23.43%     53.41% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::12288-16383          450     17.84%     71.25% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::16384-20479           33      1.31%     72.56% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::20480-24575          613     24.31%     96.87% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::24576-28671           21      0.83%     97.70% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::28672-32767           20      0.79%     98.49% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::32768-36863           10      0.40%     98.89% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::36864-40959            3      0.12%     99.01% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::40960-45055           20      0.79%     99.80% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::45056-49151            3      0.12%     99.92% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::49152-53247            1      0.04%     99.96% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::53248-57343            1      0.04%    100.00% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::total         2522                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walksPending::samples  25452156488                       # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::mean     0.888283                       # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::stdev     0.315639                       # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::0     2847537836     11.19%     11.19% # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::1    22601300152     88.80%     99.99% # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::2        2634500      0.01%    100.00% # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::3         584500      0.00%    100.00% # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::4          99500      0.00%    100.00% # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::total  25452156488                       # Table walker pending requests distribution
system.cpu1.itb.walker.walkPageSizes::4K         1775     75.50%     75.50% # Table walker page sizes translated
system.cpu1.itb.walker.walkPageSizes::1M          576     24.50%    100.00% # Table walker page sizes translated
system.cpu1.itb.walker.walkPageSizes::total         2351                       # Table walker page sizes translated
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst         8383                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total         8383                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst         2351                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total         2351                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total        10734                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                    20958158                       # ITB inst hits
system.cpu1.itb.inst_misses                      8383                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                         179                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                     454                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                    2298                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                     1383                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                20966541                       # ITB inst accesses
system.cpu1.itb.hits                         20958158                       # DTB hits
system.cpu1.itb.misses                           8383                       # DTB misses
system.cpu1.itb.accesses                     20966541                       # DTB accesses
system.cpu1.numCycles                       108767456                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles          40797494                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                     108309619                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                   27779338                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches          19944347                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     62902331                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                3273623                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.TlbCycles                    135203                       # Number of cycles fetch has spent waiting for tlb
system.cpu1.fetch.MiscStallCycles                7501                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingDrainCycles              353                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu1.fetch.PendingTrapStallCycles       608716                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles       138611                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles          328                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                 20956250                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes               381072                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.ItlbSquashes                   3851                       # Number of outstanding ITLB misses that were squashed
system.cpu1.fetch.rateDist::samples         106227312                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.226074                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.322776                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                76467157     71.98%     71.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 3961882      3.73%     75.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 2508117      2.36%     78.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 8239256      7.76%     85.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1628076      1.53%     87.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1204845      1.13%     88.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 6274984      5.91%     94.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 1183680      1.11%     95.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 4759315      4.48%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           106227312                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.255401                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.995791                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                27883552                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             59140248                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                 15967546                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles              1750379                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles               1485269                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved             2004727                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred               153597                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              90349816                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts               499958                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles               1485269                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                28837036                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                5092551                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles      46434989                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                 16757814                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              7619325                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              86416848                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                 2460                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents               1673796                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                189232                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents               4958723                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           89422811                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            398213792                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        96413461                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups             5558                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps             75531757                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                13891038                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts           1607608                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts       1506576                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                 10031791                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads            15342800                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11846385                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads          2170677                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2932432                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  83143036                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded            1157387                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 79677045                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued            92227                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined       11399767                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     25586754                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved        106787                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples    106227312                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.750062                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.431163                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           74225476     69.87%     69.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           10735161     10.11%     79.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            8165707      7.69%     87.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6810651      6.41%     94.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2489155      2.34%     96.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1551071      1.46%     97.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1525154      1.44%     99.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             483878      0.46%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             241059      0.23%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      106227312                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 112109      9.87%      9.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     6      0.00%      9.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      9.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      9.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      9.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      9.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      9.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      9.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      9.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      9.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      9.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      9.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      9.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      9.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      9.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      9.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      9.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      9.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      9.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      9.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      9.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      9.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      9.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      9.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      9.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      9.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      9.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      9.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                520489     45.82%     55.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               503315     44.31%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass              152      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             53438266     67.07%     67.07% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               58943      0.07%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   1      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              1      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              2      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc          4274      0.01%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            2      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.15% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14882536     18.68%     85.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           11292868     14.17%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              79677045                       # Type of FU issued
system.cpu1.iq.rate                          0.732545                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                    1135919                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.014257                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads         266797245                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         95743822                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     77316154                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads              12303                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes              6570                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses         5329                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              80806190                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                   6622                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads          349291                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads      2194104                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses         2343                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation        51353                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores      1130901                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads       191600                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked       108001                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles               1485269                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                4109384                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               740435                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           84415132                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts           132598                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts             15342800                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts            11846385                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts            585452                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                 40704                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents               687401                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents         51353                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        260478                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       222263                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              482741                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             79065408                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts             14638962                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           552436                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                       114709                       # number of nop insts executed
system.cpu1.iew.exec_refs                    25822462                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                14738058                       # Number of branches executed
system.cpu1.iew.exec_stores                  11183500                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.726922                       # Inst execution rate
system.cpu1.iew.wb_sent                      78493230                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     77321483                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 40676282                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 71272745                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.710888                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.570713                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts       11437303                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls        1050600                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           405128                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples    103651619                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.703948                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.590010                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     75257268     72.61%     72.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     12658548     12.21%     84.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6546278      6.32%     91.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2731593      2.64%     93.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1415647      1.37%     95.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       932934      0.90%     96.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1873819      1.81%     97.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       434966      0.42%     98.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1800566      1.74%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    103651619                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            60242910                       # Number of instructions committed
system.cpu1.commit.committedOps              72965345                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                      23864180                       # Number of memory references committed
system.cpu1.commit.loads                     13148696                       # Number of loads committed
system.cpu1.commit.membars                     435175                       # Number of memory barriers committed
system.cpu1.commit.branches                  13969261                       # Number of branches committed
system.cpu1.commit.fp_insts                      5270                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 63961435                       # Number of committed integer instructions.
system.cpu1.commit.function_calls             2719031                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        49039858     67.21%     67.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          57036      0.08%     67.29% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     67.29% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     67.29% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     67.29% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     67.29% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     67.29% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     67.29% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     67.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     67.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     67.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     67.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     67.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     67.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     67.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     67.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     67.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     67.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     67.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     67.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     67.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     67.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     67.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     67.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     67.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc         4271      0.01%     67.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     67.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.29% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       13148696     18.02%     85.31% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      10715484     14.69%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         72965345                       # Class of committed instruction
system.cpu1.commit.bw_lim_events              1800566                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                   173538824                       # The number of ROB reads
system.cpu1.rob.rob_writes                  171385524                       # The number of ROB writes
system.cpu1.timesIdled                         389774                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                        2540144                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                  2437281840                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   60178217                       # Number of Instructions Simulated
system.cpu1.committedOps                     72900652                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.807422                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.807422                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.553274                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.553274                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                85982923                       # number of integer regfile reads
system.cpu1.int_regfile_writes               49280931                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                    16090                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   13091                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                279167136                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                29456801                       # number of cc regfile writes
system.cpu1.misc_regfile_reads              148724045                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                795207                       # number of misc regfile writes
system.iobus.trans_dist::ReadReq                30198                       # Transaction distribution
system.iobus.trans_dist::ReadResp               30198                       # Transaction distribution
system.iobus.trans_dist::WriteReq               59014                       # Transaction distribution
system.iobus.trans_dist::WriteResp              59014                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        54170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio          116                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio          850                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.lan_fake.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.usb_fake.pio           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio         7244                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide-pciconf          210                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio        42268                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet-pciconf          164                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.pciconfig.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       105478                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side        72946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total        72946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  178424                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        67887                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio          232                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio           68                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio           40                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi0.pio           86                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi1.pio          449                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio          152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.aaci_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.lan_fake.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.usb_fake.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.mmc_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio         4753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide-pciconf          265                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio        84536                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet-pciconf          253                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.pciconfig.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       159125                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      2321224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total      2321224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2480349                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy             38469000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                85000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy                26000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer3.occupancy                12000                       # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer6.occupancy                74000                       # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer7.occupancy               506000                       # Layer occupancy (ticks)
system.iobus.reqLayer7.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer10.occupancy               17000                       # Layer occupancy (ticks)
system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy                8000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer14.occupancy                8000                       # Layer occupancy (ticks)
system.iobus.reqLayer14.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer15.occupancy                8000                       # Layer occupancy (ticks)
system.iobus.reqLayer15.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer16.occupancy               40000                       # Layer occupancy (ticks)
system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy                8000                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy                8000                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer19.occupancy                2000                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy                8000                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer21.occupancy                8000                       # Layer occupancy (ticks)
system.iobus.reqLayer21.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5287000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer24.occupancy              143000                       # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy            30680000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer26.occupancy              102000                       # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           187534443                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer28.occupancy               30000                       # Layer occupancy (ticks)
system.iobus.reqLayer28.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            82688000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy            36770000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                36410                       # number of replacements
system.iocache.tags.tagsinuse                0.981092                       # Cycle average of tags in use
system.iocache.tags.total_refs                     29                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                36426                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                 0.000796                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         234155624000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide     0.981092                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.061318                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.061318                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               328228                       # Number of tag accesses
system.iocache.tags.data_accesses              328228                       # Number of data accesses
system.iocache.WriteLineReq_hits::realview.ide           28                       # number of WriteLineReq hits
system.iocache.WriteLineReq_hits::total            28                       # number of WriteLineReq hits
system.iocache.ReadReq_misses::realview.ide          249                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              249                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::realview.ide        36196                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        36196                       # number of WriteLineReq misses
system.iocache.demand_misses::realview.ide          249                       # number of demand (read+write) misses
system.iocache.demand_misses::total               249                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide          249                       # number of overall misses
system.iocache.overall_misses::total              249                       # number of overall misses
system.iocache.ReadReq_miss_latency::realview.ide     30881877                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     30881877                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::realview.ide   4272011566                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   4272011566                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::realview.ide     30881877                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     30881877                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::realview.ide     30881877                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     30881877                       # number of overall miss cycles
system.iocache.ReadReq_accesses::realview.ide          249                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            249                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::realview.ide        36224                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        36224                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide          249                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             249                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide          249                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            249                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::realview.ide     0.999227                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total     0.999227                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::realview.ide 124023.602410                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 124023.602410                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::realview.ide 118024.410598                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118024.410598                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::realview.ide 124023.602410                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 124023.602410                       # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ide 124023.602410                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 124023.602410                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           36161                       # number of writebacks
system.iocache.writebacks::total                36161                       # number of writebacks
system.iocache.ReadReq_mshr_misses::realview.ide          249                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          249                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::realview.ide        36196                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        36196                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::realview.ide          249                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          249                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::realview.ide          249                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          249                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::realview.ide     18431877                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     18431877                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::realview.ide   2462211566                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   2462211566                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ide     18431877                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     18431877                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ide     18431877                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     18431877                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::realview.ide     0.999227                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total     0.999227                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::realview.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::realview.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 74023.602410                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 74023.602410                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 68024.410598                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68024.410598                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ide 74023.602410                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 74023.602410                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ide 74023.602410                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 74023.602410                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2c.tags.replacements                   104591                       # number of replacements
system.l2c.tags.tagsinuse                65128.853062                       # Cycle average of tags in use
system.l2c.tags.total_refs                    5158175                       # Total number of references to valid blocks.
system.l2c.tags.sampled_refs                   169835                       # Sample count of references to valid blocks.
system.l2c.tags.avg_refs                    30.371684                       # Average number of references to valid blocks.
system.l2c.tags.warmup_cycle                        0                       # Cycle when the warmup percentage was hit.
system.l2c.tags.occ_blocks::writebacks   48560.603393                       # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.dtb.walker    44.868379                       # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.itb.walker     0.000245                       # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.inst     4741.126354                       # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.data     2359.678514                       # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.dtb.walker    45.227842                       # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.inst     5921.248068                       # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.data     3456.100266                       # Average occupied blocks per requestor
system.l2c.tags.occ_percent::writebacks      0.740976                       # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.dtb.walker     0.000685                       # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.inst       0.072344                       # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.data       0.036006                       # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.dtb.walker     0.000690                       # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.inst       0.090351                       # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.data       0.052736                       # Average percentage of cache occupancy
system.l2c.tags.occ_percent::total           0.993787                       # Average percentage of cache occupancy
system.l2c.tags.occ_task_id_blocks::1023           74                       # Occupied blocks per task id
system.l2c.tags.occ_task_id_blocks::1024        65170                       # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1023::4           74                       # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::1          365                       # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::2         3250                       # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::3         9056                       # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::4        52484                       # Occupied blocks per task id
system.l2c.tags.occ_task_id_percent::1023     0.001129                       # Percentage of cache occupancy per task id
system.l2c.tags.occ_task_id_percent::1024     0.994415                       # Percentage of cache occupancy per task id
system.l2c.tags.tag_accesses                 45590460                       # Number of tag accesses
system.l2c.tags.data_accesses                45590460                       # Number of data accesses
system.l2c.ReadReq_hits::cpu0.dtb.walker        36255                       # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.itb.walker         7974                       # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.dtb.walker        36433                       # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.itb.walker         8351                       # number of ReadReq hits
system.l2c.ReadReq_hits::total                  89013                       # number of ReadReq hits
system.l2c.Writeback_hits::writebacks          703579                       # number of Writeback hits
system.l2c.Writeback_hits::total               703579                       # number of Writeback hits
system.l2c.UpgradeReq_hits::cpu0.data              56                       # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu1.data              38                       # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::total                  94                       # number of UpgradeReq hits
system.l2c.SCUpgradeReq_hits::cpu0.data            19                       # number of SCUpgradeReq hits
system.l2c.SCUpgradeReq_hits::cpu1.data            29                       # number of SCUpgradeReq hits
system.l2c.SCUpgradeReq_hits::total                48                       # number of SCUpgradeReq hits
system.l2c.ReadExReq_hits::cpu0.data            83887                       # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu1.data            72292                       # number of ReadExReq hits
system.l2c.ReadExReq_hits::total               156179                       # number of ReadExReq hits
system.l2c.ReadCleanReq_hits::cpu0.inst        959569                       # number of ReadCleanReq hits
system.l2c.ReadCleanReq_hits::cpu1.inst        964750                       # number of ReadCleanReq hits
system.l2c.ReadCleanReq_hits::total           1924319                       # number of ReadCleanReq hits
system.l2c.ReadSharedReq_hits::cpu0.data       270036                       # number of ReadSharedReq hits
system.l2c.ReadSharedReq_hits::cpu1.data       271500                       # number of ReadSharedReq hits
system.l2c.ReadSharedReq_hits::total           541536                       # number of ReadSharedReq hits
system.l2c.demand_hits::cpu0.dtb.walker         36255                       # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.itb.walker          7974                       # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.inst              959569                       # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.data              353923                       # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.dtb.walker         36433                       # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.itb.walker          8351                       # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.inst              964750                       # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.data              343792                       # number of demand (read+write) hits
system.l2c.demand_hits::total                 2711047                       # number of demand (read+write) hits
system.l2c.overall_hits::cpu0.dtb.walker        36255                       # number of overall hits
system.l2c.overall_hits::cpu0.itb.walker         7974                       # number of overall hits
system.l2c.overall_hits::cpu0.inst             959569                       # number of overall hits
system.l2c.overall_hits::cpu0.data             353923                       # number of overall hits
system.l2c.overall_hits::cpu1.dtb.walker        36433                       # number of overall hits
system.l2c.overall_hits::cpu1.itb.walker         8351                       # number of overall hits
system.l2c.overall_hits::cpu1.inst             964750                       # number of overall hits
system.l2c.overall_hits::cpu1.data             343792                       # number of overall hits
system.l2c.overall_hits::total                2711047                       # number of overall hits
system.l2c.ReadReq_misses::cpu0.dtb.walker           70                       # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.itb.walker            1                       # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.dtb.walker           72                       # number of ReadReq misses
system.l2c.ReadReq_misses::total                  143                       # number of ReadReq misses
system.l2c.UpgradeReq_misses::cpu0.data          1471                       # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu1.data          1262                       # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::total              2733                       # number of UpgradeReq misses
system.l2c.SCUpgradeReq_misses::cpu0.data            8                       # number of SCUpgradeReq misses
system.l2c.SCUpgradeReq_misses::cpu1.data            5                       # number of SCUpgradeReq misses
system.l2c.SCUpgradeReq_misses::total              13                       # number of SCUpgradeReq misses
system.l2c.ReadExReq_misses::cpu0.data          71586                       # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu1.data          68983                       # number of ReadExReq misses
system.l2c.ReadExReq_misses::total             140569                       # number of ReadExReq misses
system.l2c.ReadCleanReq_misses::cpu0.inst        10198                       # number of ReadCleanReq misses
system.l2c.ReadCleanReq_misses::cpu1.inst        10688                       # number of ReadCleanReq misses
system.l2c.ReadCleanReq_misses::total           20886                       # number of ReadCleanReq misses
system.l2c.ReadSharedReq_misses::cpu0.data         6850                       # number of ReadSharedReq misses
system.l2c.ReadSharedReq_misses::cpu1.data         8348                       # number of ReadSharedReq misses
system.l2c.ReadSharedReq_misses::total          15198                       # number of ReadSharedReq misses
system.l2c.demand_misses::cpu0.dtb.walker           70                       # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.itb.walker            1                       # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.inst             10198                       # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.data             78436                       # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.dtb.walker           72                       # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.inst             10688                       # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.data             77331                       # number of demand (read+write) misses
system.l2c.demand_misses::total                176796                       # number of demand (read+write) misses
system.l2c.overall_misses::cpu0.dtb.walker           70                       # number of overall misses
system.l2c.overall_misses::cpu0.itb.walker            1                       # number of overall misses
system.l2c.overall_misses::cpu0.inst            10198                       # number of overall misses
system.l2c.overall_misses::cpu0.data            78436                       # number of overall misses
system.l2c.overall_misses::cpu1.dtb.walker           72                       # number of overall misses
system.l2c.overall_misses::cpu1.inst            10688                       # number of overall misses
system.l2c.overall_misses::cpu1.data            77331                       # number of overall misses
system.l2c.overall_misses::total               176796                       # number of overall misses
system.l2c.ReadReq_miss_latency::cpu0.dtb.walker      6042500                       # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu0.itb.walker        68500                       # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.dtb.walker      6012000                       # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::total       12123000                       # number of ReadReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu0.data       460000                       # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu1.data       400000                       # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::total       860000                       # number of UpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::cpu0.data       191000                       # number of SCUpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::cpu1.data        62000                       # number of SCUpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::total       253000                       # number of SCUpgradeReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu0.data   5970431000                       # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu1.data   5726703500                       # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::total  11697134500                       # number of ReadExReq miss cycles
system.l2c.ReadCleanReq_miss_latency::cpu0.inst    834109000                       # number of ReadCleanReq miss cycles
system.l2c.ReadCleanReq_miss_latency::cpu1.inst    885703000                       # number of ReadCleanReq miss cycles
system.l2c.ReadCleanReq_miss_latency::total   1719812000                       # number of ReadCleanReq miss cycles
system.l2c.ReadSharedReq_miss_latency::cpu0.data    591630000                       # number of ReadSharedReq miss cycles
system.l2c.ReadSharedReq_miss_latency::cpu1.data    736687500                       # number of ReadSharedReq miss cycles
system.l2c.ReadSharedReq_miss_latency::total   1328317500                       # number of ReadSharedReq miss cycles
system.l2c.demand_miss_latency::cpu0.dtb.walker      6042500                       # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.itb.walker        68500                       # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.inst    834109000                       # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.data   6562061000                       # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.dtb.walker      6012000                       # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.inst    885703000                       # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.data   6463391000                       # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::total     14757387000                       # number of demand (read+write) miss cycles
system.l2c.overall_miss_latency::cpu0.dtb.walker      6042500                       # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.itb.walker        68500                       # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.inst    834109000                       # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.data   6562061000                       # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.dtb.walker      6012000                       # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.inst    885703000                       # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.data   6463391000                       # number of overall miss cycles
system.l2c.overall_miss_latency::total    14757387000                       # number of overall miss cycles
system.l2c.ReadReq_accesses::cpu0.dtb.walker        36325                       # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.itb.walker         7975                       # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.dtb.walker        36505                       # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.itb.walker         8351                       # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::total              89156                       # number of ReadReq accesses(hits+misses)
system.l2c.Writeback_accesses::writebacks       703579                       # number of Writeback accesses(hits+misses)
system.l2c.Writeback_accesses::total           703579                       # number of Writeback accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu0.data         1527                       # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu1.data         1300                       # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::total            2827                       # number of UpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu0.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu1.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::total            61                       # number of SCUpgradeReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu0.data       155473                       # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu1.data       141275                       # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::total           296748                       # number of ReadExReq accesses(hits+misses)
system.l2c.ReadCleanReq_accesses::cpu0.inst       969767                       # number of ReadCleanReq accesses(hits+misses)
system.l2c.ReadCleanReq_accesses::cpu1.inst       975438                       # number of ReadCleanReq accesses(hits+misses)
system.l2c.ReadCleanReq_accesses::total       1945205                       # number of ReadCleanReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::cpu0.data       276886                       # number of ReadSharedReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::cpu1.data       279848                       # number of ReadSharedReq accesses(hits+misses)
system.l2c.ReadSharedReq_accesses::total       556734                       # number of ReadSharedReq accesses(hits+misses)
system.l2c.demand_accesses::cpu0.dtb.walker        36325                       # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.itb.walker         7975                       # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.inst          969767                       # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.data          432359                       # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.dtb.walker        36505                       # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.itb.walker         8351                       # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.inst          975438                       # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.data          421123                       # number of demand (read+write) accesses
system.l2c.demand_accesses::total             2887843                       # number of demand (read+write) accesses
system.l2c.overall_accesses::cpu0.dtb.walker        36325                       # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.itb.walker         7975                       # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.inst         969767                       # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.data         432359                       # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.dtb.walker        36505                       # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.itb.walker         8351                       # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.inst         975438                       # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.data         421123                       # number of overall (read+write) accesses
system.l2c.overall_accesses::total            2887843                       # number of overall (read+write) accesses
system.l2c.ReadReq_miss_rate::cpu0.dtb.walker     0.001927                       # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.itb.walker     0.000125                       # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.dtb.walker     0.001972                       # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::total          0.001604                       # miss rate for ReadReq accesses
system.l2c.UpgradeReq_miss_rate::cpu0.data     0.963327                       # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu1.data     0.970769                       # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::total       0.966749                       # miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu0.data     0.296296                       # miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu1.data     0.147059                       # miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::total     0.213115                       # miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_miss_rate::cpu0.data     0.460440                       # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu1.data     0.488289                       # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::total        0.473698                       # miss rate for ReadExReq accesses
system.l2c.ReadCleanReq_miss_rate::cpu0.inst     0.010516                       # miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_miss_rate::cpu1.inst     0.010957                       # miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_miss_rate::total     0.010737                       # miss rate for ReadCleanReq accesses
system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.024739                       # miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.029830                       # miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_miss_rate::total     0.027298                       # miss rate for ReadSharedReq accesses
system.l2c.demand_miss_rate::cpu0.dtb.walker     0.001927                       # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.itb.walker     0.000125                       # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.inst       0.010516                       # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.data       0.181414                       # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.dtb.walker     0.001972                       # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.inst       0.010957                       # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.data       0.183630                       # miss rate for demand accesses
system.l2c.demand_miss_rate::total           0.061221                       # miss rate for demand accesses
system.l2c.overall_miss_rate::cpu0.dtb.walker     0.001927                       # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.itb.walker     0.000125                       # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.inst      0.010516                       # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.data      0.181414                       # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.dtb.walker     0.001972                       # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.inst      0.010957                       # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.data      0.183630                       # miss rate for overall accesses
system.l2c.overall_miss_rate::total          0.061221                       # miss rate for overall accesses
system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 86321.428571                       # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker        68500                       # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker        83500                       # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::total 84776.223776                       # average ReadReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu0.data   312.712441                       # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu1.data   316.957211                       # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::total   314.672521                       # average UpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data        23875                       # average SCUpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data        12400                       # average SCUpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::total 19461.538462                       # average SCUpgradeReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu0.data 83402.215517                       # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu1.data 83016.156154                       # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::total 83212.760281                       # average ReadExReq miss latency
system.l2c.ReadCleanReq_avg_miss_latency::cpu0.inst 81791.429692                       # average ReadCleanReq miss latency
system.l2c.ReadCleanReq_avg_miss_latency::cpu1.inst 82868.918413                       # average ReadCleanReq miss latency
system.l2c.ReadCleanReq_avg_miss_latency::total 82342.813368                       # average ReadCleanReq miss latency
system.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 86369.343066                       # average ReadSharedReq miss latency
system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 88247.184954                       # average ReadSharedReq miss latency
system.l2c.ReadSharedReq_avg_miss_latency::total 87400.809317                       # average ReadSharedReq miss latency
system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 86321.428571                       # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.itb.walker        68500                       # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.inst 81791.429692                       # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.data 83661.341731                       # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.dtb.walker        83500                       # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.inst 82868.918413                       # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.data 83580.853733                       # average overall miss latency
system.l2c.demand_avg_miss_latency::total 83471.271974                       # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 86321.428571                       # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.itb.walker        68500                       # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.inst 81791.429692                       # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.data 83661.341731                       # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.dtb.walker        83500                       # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.inst 82868.918413                       # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.data 83580.853733                       # average overall miss latency
system.l2c.overall_avg_miss_latency::total 83471.271974                       # average overall miss latency
system.l2c.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l2c.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l2c.blocked::no_targets                      0                       # number of cycles access was blocked
system.l2c.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l2c.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2c.fast_writes                              0                       # number of fast writes performed
system.l2c.cache_copies                             0                       # number of cache copies performed
system.l2c.writebacks::writebacks               95583                       # number of writebacks
system.l2c.writebacks::total                    95583                       # number of writebacks
system.l2c.ReadCleanReq_mshr_hits::cpu0.inst            6                       # number of ReadCleanReq MSHR hits
system.l2c.ReadCleanReq_mshr_hits::cpu1.inst            7                       # number of ReadCleanReq MSHR hits
system.l2c.ReadCleanReq_mshr_hits::total           13                       # number of ReadCleanReq MSHR hits
system.l2c.ReadSharedReq_mshr_hits::cpu0.data           76                       # number of ReadSharedReq MSHR hits
system.l2c.ReadSharedReq_mshr_hits::cpu1.data           61                       # number of ReadSharedReq MSHR hits
system.l2c.ReadSharedReq_mshr_hits::total          137                       # number of ReadSharedReq MSHR hits
system.l2c.demand_mshr_hits::cpu0.inst              6                       # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu0.data             76                       # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu1.inst              7                       # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu1.data             61                       # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::total                150                       # number of demand (read+write) MSHR hits
system.l2c.overall_mshr_hits::cpu0.inst             6                       # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu0.data            76                       # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu1.inst             7                       # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu1.data            61                       # number of overall MSHR hits
system.l2c.overall_mshr_hits::total               150                       # number of overall MSHR hits
system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker           70                       # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu0.itb.walker            1                       # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker           72                       # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::total             143                       # number of ReadReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu0.data         1471                       # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu1.data         1262                       # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::total         2733                       # number of UpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::cpu0.data            8                       # number of SCUpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::cpu1.data            5                       # number of SCUpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::total           13                       # number of SCUpgradeReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu0.data        71586                       # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu1.data        68983                       # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::total        140569                       # number of ReadExReq MSHR misses
system.l2c.ReadCleanReq_mshr_misses::cpu0.inst        10192                       # number of ReadCleanReq MSHR misses
system.l2c.ReadCleanReq_mshr_misses::cpu1.inst        10681                       # number of ReadCleanReq MSHR misses
system.l2c.ReadCleanReq_mshr_misses::total        20873                       # number of ReadCleanReq MSHR misses
system.l2c.ReadSharedReq_mshr_misses::cpu0.data         6774                       # number of ReadSharedReq MSHR misses
system.l2c.ReadSharedReq_mshr_misses::cpu1.data         8287                       # number of ReadSharedReq MSHR misses
system.l2c.ReadSharedReq_mshr_misses::total        15061                       # number of ReadSharedReq MSHR misses
system.l2c.demand_mshr_misses::cpu0.dtb.walker           70                       # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.itb.walker            1                       # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.inst        10192                       # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.data        78360                       # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.dtb.walker           72                       # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.inst        10681                       # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.data        77270                       # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::total           176646                       # number of demand (read+write) MSHR misses
system.l2c.overall_mshr_misses::cpu0.dtb.walker           70                       # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.itb.walker            1                       # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.inst        10192                       # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.data        78360                       # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.dtb.walker           72                       # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.inst        10681                       # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.data        77270                       # number of overall MSHR misses
system.l2c.overall_mshr_misses::total          176646                       # number of overall MSHR misses
system.l2c.ReadReq_mshr_uncacheable::cpu0.inst          670                       # number of ReadReq MSHR uncacheable
system.l2c.ReadReq_mshr_uncacheable::cpu0.data        16542                       # number of ReadReq MSHR uncacheable
system.l2c.ReadReq_mshr_uncacheable::cpu1.data        14585                       # number of ReadReq MSHR uncacheable
system.l2c.ReadReq_mshr_uncacheable::total        31797                       # number of ReadReq MSHR uncacheable
system.l2c.WriteReq_mshr_uncacheable::cpu0.data        16149                       # number of WriteReq MSHR uncacheable
system.l2c.WriteReq_mshr_uncacheable::cpu1.data        11435                       # number of WriteReq MSHR uncacheable
system.l2c.WriteReq_mshr_uncacheable::total        27584                       # number of WriteReq MSHR uncacheable
system.l2c.overall_mshr_uncacheable_misses::cpu0.inst          670                       # number of overall MSHR uncacheable misses
system.l2c.overall_mshr_uncacheable_misses::cpu0.data        32691                       # number of overall MSHR uncacheable misses
system.l2c.overall_mshr_uncacheable_misses::cpu1.data        26020                       # number of overall MSHR uncacheable misses
system.l2c.overall_mshr_uncacheable_misses::total        59381                       # number of overall MSHR uncacheable misses
system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker      5342500                       # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker        58500                       # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker      5292000                       # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::total     10693000                       # number of ReadReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data     30584000                       # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data     26180500                       # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::total     56764500                       # number of UpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data       264500                       # number of SCUpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data       105000                       # number of SCUpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::total       369500                       # number of SCUpgradeReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu0.data   5254571000                       # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu1.data   5036873500                       # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::total  10291444500                       # number of ReadExReq MSHR miss cycles
system.l2c.ReadCleanReq_mshr_miss_latency::cpu0.inst    731590500                       # number of ReadCleanReq MSHR miss cycles
system.l2c.ReadCleanReq_mshr_miss_latency::cpu1.inst    778604000                       # number of ReadCleanReq MSHR miss cycles
system.l2c.ReadCleanReq_mshr_miss_latency::total   1510194500                       # number of ReadCleanReq MSHR miss cycles
system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data    518333500                       # number of ReadSharedReq MSHR miss cycles
system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data    649828500                       # number of ReadSharedReq MSHR miss cycles
system.l2c.ReadSharedReq_mshr_miss_latency::total   1168162000                       # number of ReadSharedReq MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker      5342500                       # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.itb.walker        58500                       # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.inst    731590500                       # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.data   5772904500                       # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker      5292000                       # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.inst    778604000                       # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.data   5686702000                       # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::total  12980494000                       # number of demand (read+write) MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker      5342500                       # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.itb.walker        58500                       # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.inst    731590500                       # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.data   5772904500                       # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker      5292000                       # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.inst    778604000                       # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.data   5686702000                       # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::total  12980494000                       # number of overall MSHR miss cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst     42529000                       # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data   2936807000                       # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data   2590020500                       # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::total   5569356500                       # number of ReadReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data   2216276000                       # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data   2037082000                       # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::total   4253358000                       # number of WriteReq MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu0.inst     42529000                       # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu0.data   5153083000                       # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu1.data   4627102500                       # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::total   9822714500                       # number of overall MSHR uncacheable cycles
system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker     0.001927                       # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker     0.000125                       # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker     0.001972                       # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::total     0.001604                       # mshr miss rate for ReadReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data     0.963327                       # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data     0.970769                       # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::total     0.966749                       # mshr miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data     0.296296                       # mshr miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.147059                       # mshr miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::total     0.213115                       # mshr miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu0.data     0.460440                       # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu1.data     0.488289                       # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::total     0.473698                       # mshr miss rate for ReadExReq accesses
system.l2c.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.010510                       # mshr miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.010950                       # mshr miss rate for ReadCleanReq accesses
system.l2c.ReadCleanReq_mshr_miss_rate::total     0.010730                       # mshr miss rate for ReadCleanReq accesses
system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data     0.024465                       # mshr miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data     0.029613                       # mshr miss rate for ReadSharedReq accesses
system.l2c.ReadSharedReq_mshr_miss_rate::total     0.027052                       # mshr miss rate for ReadSharedReq accesses
system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker     0.001927                       # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.itb.walker     0.000125                       # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.inst     0.010510                       # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.data     0.181238                       # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker     0.001972                       # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.inst     0.010950                       # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.data     0.183486                       # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::total      0.061169                       # mshr miss rate for demand accesses
system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker     0.001927                       # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.itb.walker     0.000125                       # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.inst     0.010510                       # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.data     0.181238                       # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker     0.001972                       # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.inst     0.010950                       # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.data     0.183486                       # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::total     0.061169                       # mshr miss rate for overall accesses
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 76321.428571                       # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker        58500                       # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker        73500                       # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::total 74776.223776                       # average ReadReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 20791.298436                       # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 20745.245642                       # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::total 20770.032931                       # average UpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 33062.500000                       # average SCUpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data        21000                       # average SCUpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 28423.076923                       # average SCUpgradeReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 73402.215517                       # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 73016.156154                       # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::total 73212.760281                       # average ReadExReq mshr miss latency
system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 71780.857535                       # average ReadCleanReq mshr miss latency
system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 72896.170771                       # average ReadCleanReq mshr miss latency
system.l2c.ReadCleanReq_avg_mshr_miss_latency::total 72351.578594                       # average ReadCleanReq mshr miss latency
system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 76518.083850                       # average ReadSharedReq mshr miss latency
system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 78415.409678                       # average ReadSharedReq mshr miss latency
system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 77562.047673                       # average ReadSharedReq mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 76321.428571                       # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker        58500                       # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 71780.857535                       # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.data 73671.573507                       # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker        73500                       # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 72896.170771                       # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.data 73595.211596                       # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::total 73483.090475                       # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 76321.428571                       # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker        58500                       # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 71780.857535                       # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.data 73671.573507                       # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker        73500                       # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 72896.170771                       # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.data 73595.211596                       # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::total 73483.090475                       # average overall mshr miss latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 63476.119403                       # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 177536.392214                       # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 177581.110730                       # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 175153.520772                       # average ReadReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 137239.209858                       # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 178144.468736                       # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::total 154196.563225                       # average WriteReq mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst 63476.119403                       # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 157630.020495                       # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 177828.689470                       # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::total 165418.475607                       # average overall mshr uncacheable latency
system.l2c.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               31797                       # Transaction distribution
system.membus.trans_dist::ReadResp              68122                       # Transaction distribution
system.membus.trans_dist::WriteReq              27584                       # Transaction distribution
system.membus.trans_dist::WriteResp             27584                       # Transaction distribution
system.membus.trans_dist::Writeback            131744                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9021                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4618                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             13                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            4631                       # Transaction distribution
system.membus.trans_dist::ReadExReq            138685                       # Transaction distribution
system.membus.trans_dist::ReadExResp           138685                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         36326                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         36195                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        36195                       # Transaction distribution
system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave       105478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port           22                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio         2070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.physmem.port       474277                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::total       581847                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.physmem.port       108830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       108830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 690677                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave       159125                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port          704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio         4140                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.physmem.port     17345628                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::total     17509597                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.physmem.port      2315264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2315264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19824861                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              523                       # Total snoops (count)
system.membus.snoop_fanout::samples            416234                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  416234    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              416234                       # Request fanout histogram
system.membus.reqLayer0.occupancy            95824000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy               17812                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1684000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy           923050293                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         1019598366                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           64439557                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.realview.realview_io.osc_clcd.clock        42105                       # Clock period in ticks
system.realview.realview_io.osc_cpu.clock        16667                       # Clock period in ticks
system.realview.realview_io.osc_ddr.clock        25000                       # Clock period in ticks
system.realview.realview_io.osc_hsbm.clock        25000                       # Clock period in ticks
system.realview.realview_io.osc_mcc.clock        20000                       # Clock period in ticks
system.realview.realview_io.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.realview_io.osc_pxl.clock        42105                       # Clock period in ticks
system.realview.realview_io.osc_smb.clock        20000                       # Clock period in ticks
system.realview.realview_io.osc_sys.clock        16667                       # Clock period in ticks
system.realview.realview_io.osc_system_bus.clock        41667                       # Clock period in ticks
system.toL2Bus.trans_dist::ReadReq             154492                       # Transaction distribution
system.toL2Bus.trans_dist::ReadResp           2656868                       # Transaction distribution
system.toL2Bus.trans_dist::WriteReq             27584                       # Transaction distribution
system.toL2Bus.trans_dist::WriteResp            27584                       # Transaction distribution
system.toL2Bus.trans_dist::Writeback           835335                       # Transaction distribution
system.toL2Bus.trans_dist::CleanEvict         2054815                       # Transaction distribution
system.toL2Bus.trans_dist::UpgradeReq            2828                       # Transaction distribution
system.toL2Bus.trans_dist::SCUpgradeReq            61                       # Transaction distribution
system.toL2Bus.trans_dist::UpgradeResp           2888                       # Transaction distribution
system.toL2Bus.trans_dist::ReadExReq           296748                       # Transaction distribution
system.toL2Bus.trans_dist::ReadExResp          296748                       # Transaction distribution
system.toL2Bus.trans_dist::ReadCleanReq       1945479                       # Transaction distribution
system.toL2Bus.trans_dist::ReadSharedReq       556983                       # Transaction distribution
system.toL2Bus.trans_dist::InvalidateReq        36195                       # Transaction distribution
system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side      5795514                       # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side      2675972                       # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.l2c.cpu_side        42691                       # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2c.cpu_side       169160                       # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count::total               8683337                       # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side    124535936                       # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side     99845469                       # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.l2c.cpu_side        65304                       # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2c.cpu_side       291320                       # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size::total              224738029                       # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.snoops                          211435                       # Total snoops (count)
system.toL2Bus.snoop_fanout::samples          5959204                       # Request fanout histogram
system.toL2Bus.snoop_fanout::mean            1.050368                       # Request fanout histogram
system.toL2Bus.snoop_fanout::stdev           0.218703                       # Request fanout histogram
system.toL2Bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::1                5659051     94.96%     94.96% # Request fanout histogram
system.toL2Bus.snoop_fanout::2                 300153      5.04%    100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.toL2Bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.toL2Bus.snoop_fanout::total            5959204                       # Request fanout histogram
system.toL2Bus.reqLayer0.occupancy         3608244499                       # Layer occupancy (ticks)
system.toL2Bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.toL2Bus.snoopLayer0.occupancy           246000                       # Layer occupancy (ticks)
system.toL2Bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.toL2Bus.respLayer0.occupancy        2920237464                       # Layer occupancy (ticks)
system.toL2Bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.toL2Bus.respLayer1.occupancy        1326853963                       # Layer occupancy (ticks)
system.toL2Bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.toL2Bus.respLayer2.occupancy          26388950                       # Layer occupancy (ticks)
system.toL2Bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.toL2Bus.respLayer3.occupancy          96751648                       # Layer occupancy (ticks)
system.toL2Bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    3039                       # number of quiesce instructions executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
