<html><body><samp><pre>
<!@TC:1419714518>
#Build: Synplify Pro D-2009.12A, Build 040R, Jan 20 2010
#install: C:\Actel\Libero_v9.0\Synopsys\synplify_D200912A
#OS: Windows XP 5.1
#Hostname: WWW-D0CFDACD259

#Implementation: synthesis

#Sun Dec 28 05:08:38 2014

<a name=compilerReport1>$ Start of Compile</a>
#Sun Dec 28 05:08:38 2014

Synopsys Verilog Compiler, version comp475rc, Build 060R, built Jan 15 2010
Copyright (C) 1994-2010, Synopsys Inc.  All Rights Reserved

@I::"C:\Actel\Libero_v9.0\Synopsys\synplify_D200912A\lib\proasic\proasic3.v"
@I::"C:\Actelprj\3116004982_zsy\hdl\HC85.v"
@I::"C:\Actelprj\3116004982_zsy\component\work\compare_8\compare_8.v"
@I::"C:\Actelprj\3116004982_zsy\hdl\test_compare.v"
Verilog syntax check successful!
Selecting top level module test_compare
<font color=#A52A2A>@W:<a href="@W:CG730:@XP_HELP">CG730</a> : <a href="C:\Actelprj\3116004982_zsy\hdl\test_compare.v:3:7:3:19:@W:CG730:@XP_MSG">test_compare.v(3)</a><!@TM:1419714518> | Top level module test_compare has no ports</font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Actel\Libero_v9.0\Synopsys\synplify_D200912A\lib\proasic\proasic3.v:1864:7:1864:10:@N:CG364:@XP_MSG">proasic3.v(1864)</a><!@TM:1419714518> | Synthesizing module VCC

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Actelprj\3116004982_zsy\hdl\HC85.v:1:7:1:11:@N:CG364:@XP_MSG">HC85.v(1)</a><!@TM:1419714518> | Synthesizing module HC85

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Actel\Libero_v9.0\Synopsys\synplify_D200912A\lib\proasic\proasic3.v:1163:7:1163:10:@N:CG364:@XP_MSG">proasic3.v(1163)</a><!@TM:1419714518> | Synthesizing module GND

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Actelprj\3116004982_zsy\component\work\compare_8\compare_8.v:5:7:5:16:@N:CG364:@XP_MSG">compare_8.v(5)</a><!@TM:1419714518> | Synthesizing module compare_8

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Actelprj\3116004982_zsy\hdl\test_compare.v:3:7:3:19:@N:CG364:@XP_MSG">test_compare.v(3)</a><!@TM:1419714518> | Synthesizing module test_compare

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Actelprj\3116004982_zsy\hdl\test_compare.v:8:2:8:9:@W:CG532:@XP_MSG">test_compare.v(8)</a><!@TM:1419714518> | Initial statement will only initialize memories through the usage of $readmemh and $readmemb. Everything else is ignored</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Actelprj\3116004982_zsy\hdl\test_compare.v:4:11:4:12:@W:CG133:@XP_MSG">test_compare.v(4)</a><!@TM:1419714518> | No assignment to a</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Actelprj\3116004982_zsy\hdl\test_compare.v:4:13:4:14:@W:CG133:@XP_MSG">test_compare.v(4)</a><!@TM:1419714518> | No assignment to b</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Actelprj\3116004982_zsy\hdl\test_compare.v:5:11:5:12:@W:CG133:@XP_MSG">test_compare.v(5)</a><!@TM:1419714518> | No assignment to A</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Actelprj\3116004982_zsy\hdl\test_compare.v:5:13:5:14:@W:CG133:@XP_MSG">test_compare.v(5)</a><!@TM:1419714518> | No assignment to B</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Actelprj\3116004982_zsy\hdl\test_compare.v:7:12:7:14:@W:CL168:@XP_MSG">test_compare.v(7)</a><!@TM:1419714518> | Pruning instance u1 - not in use ...</font>

@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 28 05:08:38 2014

###########################################################]
<a name=mapperReport2>Synopsys Actel Technology Mapper, Version map500act, Build 058R, Built Jan 18 2010 09:16:23</a>
Copyright (C) 1994-2010, Synopsys Inc.  All Rights Reserved
Product Version D-2009.12A
@N:<a href="@N:MF249:@XP_HELP">MF249</a> : <!@TM:1419714520> | Running in 32-bit mode. 
@N:<a href="@N:MF258:@XP_HELP">MF258</a> : <!@TM:1419714520> | Gated clock conversion disabled  


Available hyper_sources - for debug and ip models
	None Found

Finished RTL optimizations (Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 56MB)

Finished factoring (Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 56MB)

Finished gated-clock and generated-clock conversion (Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 56MB)

Finished generic timing optimizations - Pass 1 (Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 56MB)

Starting Early Timing Optimization (Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 56MB)

Finished Early Timing Optimization (Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 56MB)

Finished generic timing optimizations - Pass 2 (Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 56MB)

Finished preparing to map (Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 56MB)

Finished technology mapping (Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 56MB)

Finished technology timing optimizations and critical path resynthesis (Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 56MB)


Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication
Finished restoring hierarchy (Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 56MB)

Writing Analyst data base C:\Actelprj\3116004982_zsy\synthesis\test_compare.srm
Finished Writing Netlist Databases (Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 56MB)

Writing EDIF Netlist and constraint files
D-2009.12A
Finished Writing EDIF Netlist and constraint files (Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 56MB)



<a name=timingReport3>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Sun Dec 28 05:08:40 2014
#


Top view:               test_compare
Library name:           PA3
Operating conditions:   COMWC-2 ( T = 70.0, V = 1.42, P = 1.30, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        proasic3
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1419714520> | This timing report estimates place and route data. Please look at the place and route timing report for final timing.. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1419714520> | Clock constraints cover only FF-to-FF paths associated with the clock.. 



<a name=performanceSummary4>Performance Summary </a>
*******************


Worst slack in design: NA






<a name=interfaceInfo5>Interface Information </a>
*********************

		No IO constraint found 


##### END OF TIMING REPORT #####]

--------------------------------------------------------------------------------
Target Part: A3P030_QFN68_-2
<a name=cellreport6>Report for cell test_compare.verilog</a>
  Core Cell usage:
              cell count     area count*area
               GND     1      0.0        0.0
               VCC     1      0.0        0.0


                   -----          ----------
             TOTAL     2                 0.0


  IO Cell usage:
              cell count
                   -----
             TOTAL     0


Core Cells         : 0 of 768 (0%)
IO Cells           : 0 of 83 (0%)
Mapper successful!
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 28 05:08:40 2014

###########################################################]
