test generation
design verification
error models
logic simulation
