********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : Jul  3 2020
DATE   : 2020-07-03.21:25:06
COMMAND: -cd verilog/src/unisims URAM288_BASE.v -parse -nocache -nobuiltin -noinfo -noelab -timescale=1ns/1ns -nostdout -l URAM288_BASE.v.log

