# Periphery Primitives Parameters and Properties (P4)
#
# This file contains the list of Verilog parameters and SDC properties that are
# allowed for periphery primitives.
#
# See https://rapidsilicon.atlassian.net/wiki/spaces/RS/pages/214368265/Periphery+Primitive+Parameters+and+Properties+Definitions+P4DEF for more details
#
# The name needs to match the filename root
# name: <primitive name>
# desc: <optional description>
#
# ports:
#   <portname>:
#       dir: <input, output, inout>
#       desc: <optional description>
#   <portname>:
#       dir: <input, output, inout>
#       desc: <optional description>
#
# # set as Verilog parameter
# parameters:
#    <parameter_name>:
#        desc: <description>
#        values:
#          - <enum_name>
#          - <enum_name>
#    <parameter_name>:
#        desc: <description>
#        values:
#          - <enum_name>
#          - <enum_name>  
#
# # set in SDC or by synthesis attribute
# properties:
#    <property_name>:
#        desc: <description>
#        values: 
#          - <enum_name>
#          - <enum_name>
#    <property_name>:
#        desc: <description>
#          - <enum_name>
#          - <enum_name>
#
# primitive name should match the filename root.
name: I_BUF_DS
desc: input differential buffer
category: periphery

ports:
   I_P:
     dir: input
     desc: Data positive input (connect to top-level port)
   I_N:
     dir: input
     desc: Data negative input (connect to top-level port)
   EN:
     dir: input
     desc: Enable the input
   O:
     dir: output
     type: reg
     desc: Data output
  

# set as Verilog parameter in netlist    
parameters:
    WEAK_KEEPER:
      desc: Specify Pull-up/Pull-down on input (NONE/PULLUP/PULLDOWN)
      default: NONE
      values:
        - NONE
        - PULLUP
        - PULLDOWN

# set in SDC or by synthesis attribute      
properties:
    IOSTANDARD:
      desc: IO Standard
      default: DEFAULT
      values:
          - DEFAULT
          - BLVDS_DIFF
          - LVDS_HP_DIFF
          - LVDS_HR_DIFF
          - LVPECL_DIFF
          - HSTL_12_DIFF
          - HSTL_15_DIFF
          - HSUL_12_DIFF
          - MIPI_DIFF
          - POD_12_DIFF
          - RSDS_DIFF
          - SLVS_DIFF
          - SSTL_15_DIFF
          - SSTL_18_HP_DIFF
          - SSTL_18_HR_DIFF
    DIFFERENTIAL_TERMINATION:
      desc: Enable differential termination
      default: "TRUE"
      values:
          - "TRUE"
          - "FALSE"
