#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1ee7d20 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x1f33c90_0 .var "Clk", 0 0;
v0x1f33d10_0 .var "Reset", 0 0;
v0x1f33de0_0 .var "Start", 0 0;
v0x1f33eb0_0 .var/i "counter", 31 0;
v0x1f33f30_0 .var/i "i", 31 0;
v0x1f33fb0_0 .var/i "outfile", 31 0;
S_0x1eeb8f0 .scope module, "CPU" "CPU" 2 12, 3 1, S_0x1ee7d20;
 .timescale 0 0;
v0x1f32e60_0 .net "ALUCtrl", 2 0, v0x1ee9ea0_0; 1 drivers
v0x1f32f30_0 .net "ALUOp", 1 0, v0x1f32ad0_0; 1 drivers
v0x1f33000_0 .net "ALU_data1", 31 0, L_0x1f34690; 1 drivers
v0x1f330d0_0 .net "ALU_data2", 31 0, v0x1f30f20_0; 1 drivers
v0x1f331a0_0 .net "MUX_ALUSrc_data1", 31 0, L_0x1f347e0; 1 drivers
v0x1f33270_0 .net "MUX_ALUSrc_data2", 31 0, L_0x1f34e10; 1 drivers
v0x1f33380_0 .net "MUX_ALUSrc_select_i", 0 0, v0x1f32ba0_0; 1 drivers
v0x1f33450_0 .net "MUX_RegDst_select_i", 0 0, v0x1f32cd0_0; 1 drivers
v0x1f33570_0 .net "RDaddr", 4 0, v0x1f31300_0; 1 drivers
v0x1f33640_0 .net "RDdata", 31 0, v0x1f30810_0; 1 drivers
v0x1f33720_0 .net "RegWrite", 0 0, v0x1f32db0_0; 1 drivers
v0x1f337f0_0 .net "clk_i", 0 0, v0x1f33c90_0; 1 drivers
v0x1f33930_0 .net "inst", 31 0, L_0x1f336c0; 1 drivers
v0x1f339b0_0 .net "inst_addr", 31 0, v0x1f32500_0; 1 drivers
v0x1f33ab0_0 .net "pc", 31 0, L_0x1f34120; 1 drivers
v0x1f33b80_0 .net "rst_i", 0 0, v0x1f33d10_0; 1 drivers
v0x1f33a30_0 .net "start_i", 0 0, v0x1f33de0_0; 1 drivers
L_0x1f34030 .part L_0x1f336c0, 26, 6;
L_0x1f34890 .part L_0x1f336c0, 21, 5;
L_0x1f34a10 .part L_0x1f336c0, 16, 5;
L_0x1f34ab0 .part L_0x1f336c0, 16, 5;
L_0x1f34b50 .part L_0x1f336c0, 11, 5;
L_0x1f34f00 .part L_0x1f336c0, 0, 16;
L_0x1f352d0 .part L_0x1f336c0, 0, 6;
S_0x1f32990 .scope module, "Control" "Control" 3 22, 4 1, S_0x1eeb8f0;
 .timescale 0 0;
v0x1f32ad0_0 .var "ALUOp_o", 1 0;
v0x1f32ba0_0 .var "ALUSrc_o", 0 0;
v0x1f32c50_0 .net "Op_i", 5 0, L_0x1f34030; 1 drivers
v0x1f32cd0_0 .var "RegDst_o", 0 0;
v0x1f32db0_0 .var "RegWrite_o", 0 0;
E_0x1f32a80 .event edge, v0x1f32c50_0;
S_0x1f326e0 .scope module, "Add_PC" "Adder" 3 30, 5 1, S_0x1eeb8f0;
 .timescale 0 0;
v0x1f327d0_0 .alias "data1_in", 31 0, v0x1f339b0_0;
v0x1f32870_0 .net "data2_in", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0x1f32910_0 .alias "data_o", 31 0, v0x1f33ab0_0;
L_0x1f34120 .arith/sum 32, v0x1f32500_0, C4<00000000000000000000000000000100>;
S_0x1f32280 .scope module, "PC" "PC" 3 36, 6 1, S_0x1eeb8f0;
 .timescale 0 0;
v0x1f323b0_0 .alias "clk_i", 0 0, v0x1f337f0_0;
v0x1f32480_0 .alias "pc_i", 31 0, v0x1f33ab0_0;
v0x1f32500_0 .var "pc_o", 31 0;
v0x1f325b0_0 .alias "rst_i", 0 0, v0x1f33b80_0;
v0x1f32660_0 .alias "start_i", 0 0, v0x1f33a30_0;
E_0x1f32090/0 .event negedge, v0x1f325b0_0;
E_0x1f32090/1 .event posedge, v0x1f31ba0_0;
E_0x1f32090 .event/or E_0x1f32090/0, E_0x1f32090/1;
S_0x1f31d20 .scope module, "Instruction_Memory" "Instruction_Memory" 3 44, 7 1, S_0x1eeb8f0;
 .timescale 0 0;
L_0x1f336c0 .functor BUFZ 32, L_0x1f34290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1f31e10_0 .net *"_s0", 31 0, L_0x1f34290; 1 drivers
v0x1f31ed0_0 .net *"_s2", 31 0, L_0x1f34410; 1 drivers
v0x1f31f70_0 .net *"_s4", 29 0, L_0x1f34330; 1 drivers
v0x1f32010_0 .net *"_s6", 1 0, C4<00>; 1 drivers
v0x1f320c0_0 .alias "addr_i", 31 0, v0x1f339b0_0;
v0x1f32160_0 .alias "instr_o", 31 0, v0x1f33930_0;
v0x1f32200 .array "memory", 255 0, 31 0;
L_0x1f34290 .array/port v0x1f32200, L_0x1f34410;
L_0x1f34330 .part v0x1f32500_0, 2, 30;
L_0x1f34410 .concat [ 30 2 0 0], L_0x1f34330, C4<00>;
S_0x1f31450 .scope module, "Registers" "Registers" 3 49, 8 1, S_0x1eeb8f0;
 .timescale 0 0;
L_0x1f34690 .functor BUFZ 32, L_0x1f345f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1f347e0 .functor BUFZ 32, L_0x1f34740, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1f315b0_0 .alias "RDaddr_i", 4 0, v0x1f33570_0;
v0x1f31680_0 .alias "RDdata_i", 31 0, v0x1f33640_0;
v0x1f31730_0 .net "RSaddr_i", 4 0, L_0x1f34890; 1 drivers
v0x1f317b0_0 .alias "RSdata_o", 31 0, v0x1f33000_0;
v0x1f31890_0 .net "RTaddr_i", 4 0, L_0x1f34a10; 1 drivers
v0x1f31910_0 .alias "RTdata_o", 31 0, v0x1f331a0_0;
v0x1f319d0_0 .alias "RegWrite_i", 0 0, v0x1f33720_0;
v0x1f31a50_0 .net *"_s0", 31 0, L_0x1f345f0; 1 drivers
v0x1f31b20_0 .net *"_s4", 31 0, L_0x1f34740; 1 drivers
v0x1f31ba0_0 .alias "clk_i", 0 0, v0x1f337f0_0;
v0x1f31ca0 .array "register", 31 0, 31 0;
E_0x1f31540 .event posedge, v0x1f31ba0_0;
L_0x1f345f0 .array/port v0x1f31ca0, L_0x1f34890;
L_0x1f34740 .array/port v0x1f31ca0, L_0x1f34a10;
S_0x1f31080 .scope module, "MUX_RegDst" "MUX5" 3 60, 9 1, S_0x1eeb8f0;
 .timescale 0 0;
v0x1f311a0_0 .net "data1_i", 4 0, L_0x1f34ab0; 1 drivers
v0x1f31260_0 .net "data2_i", 4 0, L_0x1f34b50; 1 drivers
v0x1f31300_0 .var "data_o", 4 0;
v0x1f313a0_0 .alias "select_i", 0 0, v0x1f33450_0;
E_0x1f31170 .event edge, v0x1f313a0_0, v0x1f311a0_0, v0x1f31260_0;
S_0x1f30c50 .scope module, "MUX_ALUSrc" "MUX32" 3 67, 10 1, S_0x1eeb8f0;
 .timescale 0 0;
v0x1f30db0_0 .alias "data1_i", 31 0, v0x1f331a0_0;
v0x1f30e70_0 .alias "data2_i", 31 0, v0x1f33270_0;
v0x1f30f20_0 .var "data_o", 31 0;
v0x1f30fd0_0 .alias "select_i", 0 0, v0x1f33380_0;
E_0x1f30d40 .event edge, v0x1f30fd0_0, v0x1f30db0_0, v0x1f30ba0_0;
S_0x1f308b0 .scope module, "Sign_Extend" "Sign_Extend" 3 74, 11 1, S_0x1eeb8f0;
 .timescale 0 0;
v0x1f309a0_0 .net *"_s1", 0 0, L_0x1f34bf0; 1 drivers
v0x1f30a60_0 .net *"_s2", 15 0, L_0x1f34c90; 1 drivers
v0x1f30b00_0 .net "data_i", 15 0, L_0x1f34f00; 1 drivers
v0x1f30ba0_0 .alias "data_o", 31 0, v0x1f33270_0;
L_0x1f34bf0 .part L_0x1f34f00, 15, 1;
LS_0x1f34c90_0_0 .concat [ 1 1 1 1], L_0x1f34bf0, L_0x1f34bf0, L_0x1f34bf0, L_0x1f34bf0;
LS_0x1f34c90_0_4 .concat [ 1 1 1 1], L_0x1f34bf0, L_0x1f34bf0, L_0x1f34bf0, L_0x1f34bf0;
LS_0x1f34c90_0_8 .concat [ 1 1 1 1], L_0x1f34bf0, L_0x1f34bf0, L_0x1f34bf0, L_0x1f34bf0;
LS_0x1f34c90_0_12 .concat [ 1 1 1 1], L_0x1f34bf0, L_0x1f34bf0, L_0x1f34bf0, L_0x1f34bf0;
L_0x1f34c90 .concat [ 4 4 4 4], LS_0x1f34c90_0_0, LS_0x1f34c90_0_4, LS_0x1f34c90_0_8, LS_0x1f34c90_0_12;
L_0x1f34e10 .concat [ 16 16 0 0], L_0x1f34f00, L_0x1f34c90;
S_0x1f30400 .scope module, "ALU" "ALU" 3 79, 12 1, S_0x1eeb8f0;
 .timescale 0 0;
v0x1f30570_0 .alias "ALUCtrl_i", 2 0, v0x1f32e60_0;
v0x1f30640_0 .var "Zero_o", 0 0;
v0x1f306c0_0 .alias "data1_i", 31 0, v0x1f33000_0;
v0x1f30760_0 .alias "data2_i", 31 0, v0x1f330d0_0;
v0x1f30810_0 .var "data_o", 31 0;
E_0x1f304f0 .event edge, v0x1ee9ea0_0, v0x1f306c0_0, v0x1f30760_0, v0x1f30640_0;
S_0x1eeadb0 .scope module, "ALU_Control" "ALU_Control" 3 87, 13 1, S_0x1eeb8f0;
 .timescale 0 0;
v0x1ee9ea0_0 .var "ALUCtrl_o", 2 0;
v0x1f302c0_0 .alias "ALUOp_i", 1 0, v0x1f32f30_0;
v0x1f30360_0 .net "funct_i", 5 0, L_0x1f352d0; 1 drivers
E_0x1eea990 .event edge, v0x1f302c0_0, v0x1f30360_0;
    .scope S_0x1f32990;
T_0 ;
    %wait E_0x1f32a80;
    %load/v 8, v0x1f32c50_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/0xz  T_0.0, 4;
    %set/v v0x1f32cd0_0, 1, 1;
    %movi 8, 2, 2;
    %set/v v0x1f32ad0_0, 8, 2;
    %set/v v0x1f32ba0_0, 0, 1;
    %set/v v0x1f32db0_0, 1, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x1f32c50_0, 6;
    %cmpi/u 8, 8, 6;
    %jmp/0xz  T_0.2, 4;
    %set/v v0x1f32cd0_0, 0, 1;
    %set/v v0x1f32ad0_0, 0, 2;
    %set/v v0x1f32ba0_0, 1, 1;
    %set/v v0x1f32db0_0, 1, 1;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x1f32280;
T_1 ;
    %wait E_0x1f32090;
    %load/v 8, v0x1f325b0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_1.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f32500_0, 0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x1f32660_0, 1;
    %jmp/0xz  T_1.2, 8;
    %load/v 8, v0x1f32480_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f32500_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %load/v 8, v0x1f32500_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1f32500_0, 0, 8;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1f31450;
T_2 ;
    %wait E_0x1f31540;
    %load/v 8, v0x1f319d0_0, 1;
    %jmp/0xz  T_2.0, 8;
    %load/v 8, v0x1f31680_0, 32;
    %ix/getv 3, v0x1f315b0_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1f31ca0, 0, 8;
t_0 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1f31080;
T_3 ;
    %wait E_0x1f31170;
    %load/v 8, v0x1f313a0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_3.0, 4;
    %load/v 8, v0x1f311a0_0, 5;
    %set/v v0x1f31300_0, 8, 5;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0x1f313a0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_3.2, 4;
    %load/v 8, v0x1f31260_0, 5;
    %set/v v0x1f31300_0, 8, 5;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1f30c50;
T_4 ;
    %wait E_0x1f30d40;
    %load/v 8, v0x1f30fd0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_4.0, 4;
    %load/v 8, v0x1f30db0_0, 32;
    %set/v v0x1f30f20_0, 8, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0x1f30fd0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_4.2, 4;
    %load/v 8, v0x1f30e70_0, 32;
    %set/v v0x1f30f20_0, 8, 32;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1f30400;
T_5 ;
    %wait E_0x1f304f0;
    %set/v v0x1f30640_0, 0, 1;
    %load/v 8, v0x1f30570_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/0xz  T_5.0, 4;
    %load/v 8, v0x1f306c0_0, 32;
    %load/v 40, v0x1f30760_0, 32;
    %and 8, 40, 32;
    %set/v v0x1f30810_0, 8, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0x1f30570_0, 3;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_5.2, 4;
    %load/v 8, v0x1f306c0_0, 32;
    %load/v 40, v0x1f30760_0, 32;
    %or 8, 40, 32;
    %set/v v0x1f30810_0, 8, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v0x1f30570_0, 3;
    %cmpi/u 8, 2, 3;
    %jmp/0xz  T_5.4, 4;
    %load/v 8, v0x1f306c0_0, 32;
    %load/v 40, v0x1f30760_0, 32;
    %add 8, 40, 32;
    %set/v v0x1f30810_0, 8, 32;
    %jmp T_5.5;
T_5.4 ;
    %load/v 8, v0x1f30570_0, 3;
    %cmpi/u 8, 6, 3;
    %jmp/0xz  T_5.6, 4;
    %load/v 8, v0x1f306c0_0, 32;
    %load/v 40, v0x1f30760_0, 32;
    %sub 8, 40, 32;
    %set/v v0x1f30810_0, 8, 32;
    %jmp T_5.7;
T_5.6 ;
    %load/v 8, v0x1f30570_0, 3;
    %cmpi/u 8, 3, 3;
    %jmp/0xz  T_5.8, 4;
    %load/v 8, v0x1f306c0_0, 32;
    %load/v 40, v0x1f30760_0, 32;
    %mul 8, 40, 32;
    %set/v v0x1f30810_0, 8, 32;
    %jmp T_5.9;
T_5.8 ;
    %load/v 8, v0x1f30640_0, 1;
    %mov 9, 0, 31;
    %set/v v0x1f30810_0, 8, 32;
T_5.9 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1eeadb0;
T_6 ;
    %wait E_0x1eea990;
    %load/v 8, v0x1f302c0_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_6.0, 4;
    %load/v 8, v0x1f30360_0, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_6.2, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_6.3, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_6.4, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_6.5, 6;
    %cmpi/u 8, 24, 6;
    %jmp/1 T_6.6, 6;
    %jmp T_6.7;
T_6.2 ;
    %set/v v0x1ee9ea0_0, 0, 3;
    %jmp T_6.7;
T_6.3 ;
    %movi 8, 1, 3;
    %set/v v0x1ee9ea0_0, 8, 3;
    %jmp T_6.7;
T_6.4 ;
    %movi 8, 2, 3;
    %set/v v0x1ee9ea0_0, 8, 3;
    %jmp T_6.7;
T_6.5 ;
    %movi 8, 6, 3;
    %set/v v0x1ee9ea0_0, 8, 3;
    %jmp T_6.7;
T_6.6 ;
    %movi 8, 3, 3;
    %set/v v0x1ee9ea0_0, 8, 3;
    %jmp T_6.7;
T_6.7 ;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0x1f302c0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_6.8, 4;
    %movi 8, 2, 3;
    %set/v v0x1ee9ea0_0, 8, 3;
T_6.8 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1ee7d20;
T_7 ;
    %delay 25, 0;
    %load/v 8, v0x1f33c90_0, 1;
    %inv 8, 1;
    %set/v v0x1f33c90_0, 8, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1ee7d20;
T_8 ;
    %set/v v0x1f33eb0_0, 0, 32;
    %set/v v0x1f33f30_0, 0, 32;
T_8.0 ;
    %load/v 8, v0x1f33f30_0, 32;
   %cmpi/s 8, 256, 32;
    %jmp/0xz T_8.1, 5;
    %ix/getv/s 3, v0x1f33f30_0;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f32200, 0, 32;
t_1 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1f33f30_0, 32;
    %set/v v0x1f33f30_0, 8, 32;
    %jmp T_8.0;
T_8.1 ;
    %set/v v0x1f33f30_0, 0, 32;
T_8.2 ;
    %load/v 8, v0x1f33f30_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_8.3, 5;
    %ix/getv/s 3, v0x1f33f30_0;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1f31ca0, 0, 32;
t_2 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1f33f30_0, 32;
    %set/v v0x1f33f30_0, 8, 32;
    %jmp T_8.2;
T_8.3 ;
    %vpi_call 2 35 "$readmemb", "instruction.txt", v0x1f32200;
    %vpi_func 2 38 "$fopen", 8, 32, "output.txt";
    %movi 40, 1, 32;
    %or 8, 40, 32;
    %set/v v0x1f33fb0_0, 8, 32;
    %set/v v0x1f33c90_0, 0, 1;
    %set/v v0x1f33d10_0, 0, 1;
    %set/v v0x1f33de0_0, 0, 1;
    %delay 12, 0;
    %set/v v0x1f33d10_0, 1, 1;
    %set/v v0x1f33de0_0, 1, 1;
    %end;
    .thread T_8;
    .scope S_0x1ee7d20;
T_9 ;
    %wait E_0x1f31540;
    %load/v 8, v0x1f33eb0_0, 32;
    %cmpi/u 8, 30, 32;
    %jmp/0xz  T_9.0, 4;
    %vpi_call 2 53 "$stop";
T_9.0 ;
    %vpi_call 2 56 "$fdisplay", v0x1f33fb0_0, "PC = %d", v0x1f32500_0;
    %vpi_call 2 59 "$fdisplay", v0x1f33fb0_0, "Registers";
    %vpi_call 2 60 "$fdisplay", v0x1f33fb0_0, "R0(r0) = %d, R8 (t0) = %d, R16(s0) = %d, R24(t8) = %d", &A<v0x1f31ca0, 0>, &A<v0x1f31ca0, 8>, &A<v0x1f31ca0, 16>, &A<v0x1f31ca0, 24>;
    %vpi_call 2 61 "$fdisplay", v0x1f33fb0_0, "R1(at) = %d, R9 (t1) = %d, R17(s1) = %d, R25(t9) = %d", &A<v0x1f31ca0, 1>, &A<v0x1f31ca0, 9>, &A<v0x1f31ca0, 17>, &A<v0x1f31ca0, 25>;
    %vpi_call 2 62 "$fdisplay", v0x1f33fb0_0, "R2(v0) = %d, R10(t2) = %d, R18(s2) = %d, R26(k0) = %d", &A<v0x1f31ca0, 2>, &A<v0x1f31ca0, 10>, &A<v0x1f31ca0, 18>, &A<v0x1f31ca0, 26>;
    %vpi_call 2 63 "$fdisplay", v0x1f33fb0_0, "R3(v1) = %d, R11(t3) = %d, R19(s3) = %d, R27(k1) = %d", &A<v0x1f31ca0, 3>, &A<v0x1f31ca0, 11>, &A<v0x1f31ca0, 19>, &A<v0x1f31ca0, 27>;
    %vpi_call 2 64 "$fdisplay", v0x1f33fb0_0, "R4(a0) = %d, R12(t4) = %d, R20(s4) = %d, R28(gp) = %d", &A<v0x1f31ca0, 4>, &A<v0x1f31ca0, 12>, &A<v0x1f31ca0, 20>, &A<v0x1f31ca0, 28>;
    %vpi_call 2 65 "$fdisplay", v0x1f33fb0_0, "R5(a1) = %d, R13(t5) = %d, R21(s5) = %d, R29(sp) = %d", &A<v0x1f31ca0, 5>, &A<v0x1f31ca0, 13>, &A<v0x1f31ca0, 21>, &A<v0x1f31ca0, 29>;
    %vpi_call 2 66 "$fdisplay", v0x1f33fb0_0, "R6(a2) = %d, R14(t6) = %d, R22(s6) = %d, R30(s8) = %d", &A<v0x1f31ca0, 6>, &A<v0x1f31ca0, 14>, &A<v0x1f31ca0, 22>, &A<v0x1f31ca0, 30>;
    %vpi_call 2 67 "$fdisplay", v0x1f33fb0_0, "R7(a3) = %d, R15(t7) = %d, R23(s7) = %d, R31(ra) = %d", &A<v0x1f31ca0, 7>, &A<v0x1f31ca0, 15>, &A<v0x1f31ca0, 23>, &A<v0x1f31ca0, 31>;
    %vpi_call 2 69 "$fdisplay", v0x1f33fb0_0, "\012";
    %load/v 8, v0x1f33eb0_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x1f33eb0_0, 8, 32;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "Control.v";
    "Adder.v";
    "PC.v";
    "Instruction_Memory.v";
    "Registers.v";
    "MUX5.v";
    "MUX32.v";
    "Sign_Extend.v";
    "ALU.v";
    "ALU_Control.v";
