<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="" id="APP_PRCM">
  
  
  <register acronym="PID" description=" PID register " id="PID" offset="0x0" width="32">
    
  <bitfield begin="31" description="" end="16" id="" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="" end="11" id="" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description="" end="8" id="" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="7" description="" end="6" id="" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="" end="0" id="" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="CPUCLKCTL" description="" id="CPUCLKCTL" offset="0x4" width="32">
    
  <bitfield begin="31" description="Current Clock selected by GCM Clock Mux#br#0x1 : XTALCLK#br#0x2 : XTALCLKX2#br#0x4 : MDLL#br#0x8 : APLL/DPLL#br#0x10 : RCCLK" end="24" id="currclk" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="19" description="Gives the current divr setting used by the clock divider." end="16" id="currdivr" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="12" description="1'b1 : Switch to the new divide ratio set by divr bits above. This happens  when output clock of the divider is transitioning from 0->1," end="12" id="switchen" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Divide value#br#0x0 : div1#br#0x1 : div2#br#0x2 : div3#br#.#br#.#br#0xF = div16" end="8" id="divr" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="7" description="0x0 : Enable the Clock#br#0x7 : Gate the clock" end="4" id="gate" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="3" description="Slect the source clock:#br#0x0 : XTALCLK#br#0x1 : XTALCLKX2#br#0x2 : MDLL#br#0x3 : APLL/DPLL#br#0x4 : RCCLK#br#For other values if the lower 3 bits matches with above, corresponding clock is selected." end="0" id="srcsel" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CANCLKCTL" description="" id="CANCLKCTL" offset="0x8" width="32">
    
  <bitfield begin="31" description="Current Clock selected by GCM Clock Mux#br#0x1 : XTALCLK#br#0x2 : XTALCLKX2#br#0x4 : MDLL#br#0x8 : APLL/DPLL#br#0x10 : RCCLK" end="24" id="currclk" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="19" description="Gives the current divr setting used by the clock divider." end="16" id="currdivr" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="12" description="1'b1 : Switch to the new divide ratio set by divr bits above. This happens  when output clock of the divider is transitioning from 0->1," end="12" id="switchen" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Divide value#br#0x0 : div1#br#0x1 : div2#br#0x2 : div3#br#.#br#.#br#0xF = div16" end="8" id="divr" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="7" description="0x0 : Enable the Clock#br#0x7 : Gate the clock" end="4" id="gate" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="3" description="0x0 : XTALCLK#br#0x1 : XTALCLKX2#br#0x2 : MDLL#br#0x3 : APLL/DPLL#br#0x4 : RCCLK#br#For other values if the lower 3 bits matches with above, corresponding clock is selected." end="0" id="srcsel" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="SPICLKCTL" description="" id="SPICLKCTL" offset="0xC" width="32">
    
  <bitfield begin="31" description="Current Clock selected by GCM Clock Mux#br#0x1 : XTALCLK#br#0x2 : XTALCLKX2#br#0x4 : MDLL#br#0x8 : APLL/DPLL#br#0x10 : RCCLK" end="24" id="currclk" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="19" description="Gives the current divr setting used by the clock divider." end="16" id="currdivr" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="12" description="1'b1 : Switch to the new divide ratio set by divr bits above. This happens  when output clock of the divider is transitioning from 0->1," end="12" id="switchen" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Divide value#br#0x0 : div1#br#0x1 : div2#br#0x2 : div3#br#.#br#.#br#0xF = div16" end="8" id="divr" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="7" description="0x0 : Enable the Clock#br#0x7 : Gate the clock" end="4" id="gate" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="3" description="0x0 : XTALCLK#br#0x1 : XTALCLKX2#br#0x2 : MDLL#br#0x3 : APLL/DPLL#br#0x4 : RCCLK#br#For other values if the lower 3 bits matches with above, corresponding clock is selected." end="0" id="srcsel" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="QSPICLKCTL" description="" id="QSPICLKCTL" offset="0x10" width="32">
    
  <bitfield begin="31" description="Current Clock selected by GCM Clock Mux#br#0x1 : XTALCLK#br#0x2 : XTALCLKX2#br#0x4 : MDLL#br#0x8 : APLL/DPLL#br#0x10 : RCCLK" end="24" id="currclk" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="19" description="Gives the current divr setting used by the clock divider." end="16" id="currdivr" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="12" description="1'b1 : Switch to the new divide ratio set by divr bits above. This happens  when output clock of the divider is transitioning from 0->1," end="12" id="switchen" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Divide value#br#0x0 : div1#br#0x1 : div2#br#0x2 : div3#br#.#br#.#br#0xF = div16" end="8" id="divr" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="7" description="0x0 : Enable the Clock#br#0x7 : Gate the clock" end="4" id="gate" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="3" description="0x0 : XTALCLK#br#0x1 : XTALCLKX2#br#0x2 : MDLL#br#0x3 : APLL/DPLL#br#0x4 : RCCLK#br#For other values if the lower 3 bits matches with above, corresponding clock is selected." end="0" id="srcsel" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="TOPSSCLKCTL" description="" id="TOPSSCLKCTL" offset="0x14" width="32">
    
  <bitfield begin="31" description="Current Clock selected by GCM Clock Mux#br#0x1 : XTALCLK#br#0x2 : XTALCLKX2#br#0x4 : MDLL#br#0x8 : APLL/DPLL#br#0x10 : RCCLK" end="24" id="currclk" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="19" description="Gives the current divr setting used by the clock divider." end="16" id="currdivr" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="12" description="1'b1 : Switch to the new divide ratio set by divr bits above. This happens  when output clock of the divider is transitioning from 0->1," end="12" id="switchen" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Divide value#br#0x0 : div1#br#0x1 : div2#br#0x2 : div3#br#.#br#.#br#0xF = div16" end="8" id="divr" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="7" description="0x0 : Enable the Clock#br#0x7 : Gate the clock" end="4" id="gate" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="3" description="0x0 : XTALCLK#br#0x1 : XTALCLKX2#br#0x2 : MDLL#br#0x3 : APLL/DPLL#br#0x4 : RCCLK#br#For other values if the lower 3 bits matches with above, corresponding clock is selected." end="0" id="srcsel" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="RTICLKCTL" description="" id="RTICLKCTL" offset="0x18" width="32">
    
  <bitfield begin="31" description="Current Clock selected by GCM Clock Mux#br#0x1 : XTALCLK#br#0x2 : XTALCLKX2#br#0x4 : MDLL#br#0x8 : APLL/DPLL#br#0x10 : RCCLK" end="24" id="currclk" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="19" description="Gives the current divr setting used by the clock divider." end="16" id="currdivr" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="12" description="1'b1 : Switch to the new divide ratio set by divr bits above. This happens  when output clock of the divider is transitioning from 0->1," end="12" id="switchen" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Divide value#br#0x0 : div1#br#0x1 : div2#br#0x2 : div3#br#.#br#.#br#0xF = div16" end="8" id="divr" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="7" description="0x0 : Enable the Clock#br#0x7 : Gate the clock" end="4" id="gate" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="3" description="0x0 : XTALCLK#br#0x1 : REFCLK#br#For other values if the lower 3 bits matches with above, corresponding clock is selected." end="0" id="srcsel" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="WDTCLKCTL" description="" id="WDTCLKCTL" offset="0x1C" width="32">
    
  <bitfield begin="31" description="Current Clock selected by GCM Clock Mux#br#0x1 : XTALCLK#br#0x2 : XTALCLKX2#br#0x4 : MDLL#br#0x8 : APLL/DPLL#br#0x10 : RCCLK" end="24" id="currclk" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="19" description="Gives the current divr setting used by the clock divider." end="16" id="currdivr" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="12" description="1'b1 : Switch to the new divide ratio set by divr bits above. This happens  when output clock of the divider is transitioning from 0->1," end="12" id="switchen" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Divide value#br#0x0 : div1#br#0x1 : div2#br#0x2 : div3#br#.#br#.#br#0xF = div16" end="8" id="divr" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="7" description="0x0 : Enable the Clock#br#0x7 : Gate the clock" end="4" id="gate" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="3" description="0x0 : XTALCLK#br#0x1 : XTALCLKX2#br#0x2 : MDLL#br#0x3 : APLL/DPLL#br#0x4 : RCCLK#br#For other values if the lower 3 bits matches with above, corresponding clock is selected." end="0" id="srcsel" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="UART1CLKCTL" description="" id="UART1CLKCTL" offset="0x20" width="32">
    
  <bitfield begin="19" description="Gives the current divr setting used by the clock divider." end="16" id="currdivr" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="12" description="1'b1 : Switch to the new divide ratio set by divr bits above. This happens  when output clock of the divider is transitioning from 0->1," end="12" id="switchen" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Divide value#br#0x0 : div1#br#0x1 : div2#br#0x2 : div3#br#.#br#.#br#0xF = div16" end="8" id="divr" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="7" description="0x0 : Enable the Clock#br#0x7 : Gate the clock" end="4" id="gate" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="UART2CLKCTL" description="" id="UART2CLKCTL" offset="0x24" width="32">
    
  <bitfield begin="19" description="Gives the current divr setting used by the clock divider." end="16" id="currdivr" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="12" description="1'b1 : Switch to the new divide ratio set by divr bits above. This happens  when output clock of the divider is transitioning from 0->1," end="12" id="switchen" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Divide value#br#0x0 : div1#br#0x1 : div2#br#0x2 : div3#br#.#br#.#br#0xF = div16" end="8" id="divr" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="7" description="0x0 : Enable the Clock#br#0x7 : Gate the clock" end="4" id="gate" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="I2CCLKCTL" description="" id="I2CCLKCTL" offset="0x28" width="32">
    
  <bitfield begin="19" description="Gives the current divr setting used by the clock divider." end="16" id="currdivr" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="12" description="1'b1 : Switch to the new divide ratio set by divr bits above. This happens  when output clock of the divider is transitioning from 0->1," end="12" id="switchen" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Divide value#br#0x0 : div1#br#0x1 : div2#br#0x2 : div3#br#.#br#.#br#0xF = div16" end="8" id="divr" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="7" description="0x0 : Enable the Clock#br#0x7 : Gate the clock" end="4" id="gate" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="LINCLKCTL" description="" id="LINCLKCTL" offset="0x2C" width="32">
    
  <bitfield begin="19" description="Gives the current divr setting used by the clock divider." end="16" id="currdivr" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="12" description="1'b1 : Switch to the new divide ratio set by divr bits above. This happens  when output clock of the divider is transitioning from 0->1," end="12" id="switchen" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Divide value#br#0x0 : div1#br#0x1 : div2#br#0x2 : div3#br#.#br#.#br#0xF = div16" end="8" id="divr" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="7" description="0x0 : Enable the Clock#br#0x7 : Gate the clock" end="4" id="gate" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="RESERVED0" description="" id="RESERVED0" offset="0x30" width="32">
    
  <bitfield begin="31" description="" end="24" id="wphres" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="" end="8" id="rores" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="" end="0" id="rwres" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="RESERVED1" description="" id="RESERVED1" offset="0x34" width="32">
    
  <bitfield begin="31" description="" end="24" id="wphres" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="" end="8" id="rores" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="" end="0" id="rwres" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="RESERVED2" description="" id="RESERVED2" offset="0x38" width="32">
    
  <bitfield begin="31" description="" end="24" id="wphres" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="" end="8" id="rores" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="" end="0" id="rwres" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="RESERVED3" description="" id="RESERVED3" offset="0x3C" width="32">
    
  <bitfield begin="31" description="" end="24" id="wphres" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="" end="8" id="rores" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="" end="0" id="rwres" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="VBUSCLKGATE0" description="" id="VBUSCLKGATE0" offset="0x40" width="32">
    
  <bitfield begin="29" description="0x0 : Enable the Clock#br#0x7 : Gate the clock" end="27" id="i2c" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="26" description="0x0 : Enable the Clock#br#0x7 : Gate the clock" end="24" id="dcc" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="23" description="0x0 : Enable the Clock#br#0x7 : Gate the clock" end="21" id="wdt" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="20" description="0x0 : Enable the Clock#br#0x7 : Gate the clock" end="18" id="rti" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="17" description="0x0 : Enable the Clock#br#0x7 : Gate the clock" end="15" id="esm" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="14" description="0x0 : Enable the Clock#br#0x7 : Gate the clock" end="12" id="tpcc" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description="0x0 : Enable the Clock#br#0x7 : Gate the clock" end="9" id="tptc2" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="8" description="0x0 : Enable the Clock#br#0x7 : Gate the clock" end="6" id="tptc1" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="5" description="0x0 : Enable the Clock#br#0x7 : Gate the clock" end="3" id="qspi" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="2" description="0x0 : Enable the Clock#br#0x7 : Gate the clock" end="0" id="xbara" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="VBUSCLKGATE1" description="" id="VBUSCLKGATE1" offset="0x44" width="32">
    
  <bitfield begin="29" description="0x0 : Enable the Clock#br#0x7 : Gate the clock" end="27" id="res" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="26" description="0x0 : Enable the Clock#br#0x7 : Gate the clock" end="24" id="ctrl_reg" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="23" description="0x0 : Enable the Clock#br#0x7 : Gate the clock" end="21" id="crc" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="20" description="0x0 : Enable the Clock#br#0x7 : Gate the clock" end="18" id="pwm" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="17" description="0x0 : Enable the Clock#br#0x7 : Gate the clock" end="15" id="lin" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="14" description="0x0 : Enable the Clock#br#0x7 : Gate the clock" end="12" id="can" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description="0x0 : Enable the Clock#br#0x7 : Gate the clock" end="9" id="spi2" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="8" description="0x0 : Enable the Clock#br#0x7 : Gate the clock" end="6" id="spi1" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="5" description="0x0 : Enable the Clock#br#0x7 : Gate the clock" end="3" id="uart2" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="2" description="0x0 : Enable the Clock#br#0x7 : Gate the clock" end="0" id="uart1" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="VBUSCLKGATE2" description="" id="VBUSCLKGATE2" offset="0x48" width="32">
    
  <bitfield begin="29" description="0x0 : Enable the Clock#br#0x7 : Gate the clock" end="27" id="res5" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="26" description="0x0 : Enable the Clock#br#0x7 : Gate the clock" end="24" id="res4" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="23" description="0x0 : Enable the Clock#br#0x7 : Gate the clock" end="21" id="res3" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="20" description="0x0 : Enable the Clock#br#0x7 : Gate the clock" end="18" id="res2" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="17" description="0x0 : Enable the Clock#br#0x7 : Gate the clock" end="15" id="res1" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="14" description="0x0 : Enable the Clock#br#0x7 : Gate the clock" end="12" id="res0" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description="0x0 : Enable the Clock#br#0x7 : Gate the clock" end="9" id="pcr6" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="8" description="0x0 : Enable the Clock#br#0x7 : Gate the clock" end="6" id="pcr5" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="5" description="0x0 : Enable the Clock#br#0x7 : Gate the clock" end="3" id="pcr4" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="2" description="0x0 : Enable the Clock#br#0x7 : Gate the clock" end="0" id="pcr3" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="BLOCKRESET0" description="" id="BLOCKRESET0" offset="0x4C" width="32">
    
  <bitfield begin="29" description="0x0 : Release the reset#br#0x7 : Assert the reset" end="27" id="i2c" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="26" description="0x0 : Release the reset#br#0x7 : Assert the reset" end="24" id="dcc" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="23" description="0x0 : Release the reset#br#0x7 : Assert the reset" end="21" id="wdt" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="20" description="0x0 : Release the reset#br#0x7 : Assert the reset" end="18" id="rti" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="17" description="0x0 : Release the reset#br#0x7 : Assert the reset" end="15" id="esm" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="14" description="0x0 : Release the reset#br#0x7 : Assert the reset" end="12" id="tpcc" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description="0x0 : Release the reset#br#0x7 : Assert the reset" end="9" id="tptc2" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="8" description="0x0 : Release the reset#br#0x7 : Assert the reset" end="6" id="tptc1" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="5" description="0x0 : Release the reset#br#0x7 : Assert the reset" end="3" id="qspi" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="2" description="0x0 : Release the reset#br#0x7 : Assert the reset" end="0" id="res" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="BLOCKRESET1" description="" id="BLOCKRESET1" offset="0x50" width="32">
    
  <bitfield begin="29" description="0x0 : Release the reset#br#0x7 : Assert the reset" end="27" id="res" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="26" description="0x0 : Release the reset#br#0x7 : Assert the reset" end="24" id="ctrl_reg" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="23" description="0x0 : Release the reset#br#0x7 : Assert the reset" end="21" id="crc" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="20" description="0x0 : Release the reset#br#0x7 : Assert the reset" end="18" id="pwm" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="17" description="0x0 : Release the reset#br#0x7 : Assert the reset" end="15" id="lin" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="14" description="0x0 : Release the reset#br#0x7 : Assert the reset" end="12" id="can" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description="0x0 : Release the reset#br#0x7 : Assert the reset" end="9" id="spi2" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="8" description="0x0 : Release the reset#br#0x7 : Assert the reset" end="6" id="spi1" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="5" description="0x0 : Release the reset#br#0x7 : Assert the reset" end="3" id="uart2" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="2" description="0x0 : Release the reset#br#0x7 : Assert the reset" end="0" id="uart1" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="LOCK0_KICK0" description="  - KICK0 component " id="LOCK0_KICK0" offset="0x1008" width="32">
    
  <bitfield begin="31" description=" - KICK0 component" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="LOCK0_KICK1" description="  - KICK1 component " id="LOCK0_KICK1" offset="0x100C" width="32">
    
  <bitfield begin="31" description=" - KICK1 component" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="intr_raw_status" description=" Interrupt Raw Status/Set Register " id="intr_raw_status" offset="0x1010" width="32">
    
  <bitfield begin="3" description="Proxy0 access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Kick access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Addressing violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Protection violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="intr_enabled_status_clear" description=" Interrupt Enabled Status/Clear register " id="intr_enabled_status_clear" offset="0x1014" width="32">
    
  <bitfield begin="3" description="Proxy0 access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Kick access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Addressing violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Protection violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="intr_enable" description=" Interrupt Enable register " id="intr_enable" offset="0x1018" width="32">
    
  <bitfield begin="3" description="Proxy0 access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Kick access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Addressing violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Protection violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="intr_enable_clear" description=" Interrupt Enable Clear register " id="intr_enable_clear" offset="0x101C" width="32">
    
  <bitfield begin="3" description="Proxy0 access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Kick access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Addressing violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Protection violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="eoi" description=" EOI register " id="eoi" offset="0x1020" width="32">
    
  <bitfield begin="7" description="EOI vector value. Write this with interrupt distribution value in the chip." end="0" id="" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="fault_address" description=" Fault Address register " id="fault_address" offset="0x1024" width="32">
    
  <bitfield begin="31" description="Fault Address." end="0" id="" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="fault_type_status" description=" Fault Type Status register " id="fault_type_status" offset="0x1028" width="32">
    
  <bitfield begin="6" description="Non-secure access." end="6" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="Fault Type #br# 10_0000 = Supervisor read  fault  - priv = 1 dir = 1 dtype != 1 #br#  01_0000 = Supervisor write fault  - priv = 1 dir = 0 #br# 00_1000 = Supervisor execute fault - priv = 1 dir = 1 dtype = 1 #br# 00_0100 = User read  fault - priv = 0 dir = 1 dtype = 1 #br# 00_0010 = User write fault - priv = 0 dir = 0 #br# 00_0001 = User execute fault - priv = 0 dir = 1 dtype = 1 #br# 00_0000 = No fault" end="0" id="" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="fault_attr_status" description=" Fault Attribute Status register " id="fault_attr_status" offset="0x102C" width="32">
    
  <bitfield begin="31" description="XID." end="20" id="" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="Route ID." end="8" id="" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="7" description="Privilege ID." end="0" id="" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="fault_clear" description=" Fault Clear register " id="fault_clear" offset="0x1030" width="32">
    
  <bitfield begin="0" description="Fault clear. Writing a 1 clears the current fault. Writing a 0 has no effect." end="0" id="" rwaccess="W" width="1"></bitfield>
  </register>
</module>
