* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Mar 31 2025 15:38:13

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_13
T_19_15_wire_logic_cluster/lc_6/out
T_19_15_lc_trk_g3_6
T_19_15_wire_logic_cluster/lc_6/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNICD8DZ0Z7_cascade_
T_19_15_wire_logic_cluster/lc_5/ltout
T_19_15_wire_logic_cluster/lc_6/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_13_cascade_
T_19_15_wire_logic_cluster/lc_6/ltout
T_19_15_wire_logic_cluster/lc_7/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_data_interrupts_13
T_18_13_wire_logic_cluster/lc_3/out
T_18_12_sp12_v_t_22
T_7_12_sp12_h_l_1
T_13_12_lc_trk_g0_6
T_13_12_input_2_6
T_13_12_wire_logic_cluster/lc_6/in_2

T_18_13_wire_logic_cluster/lc_3/out
T_16_13_sp4_h_l_3
T_15_9_sp4_v_t_45
T_14_13_lc_trk_g2_0
T_14_13_input_2_6
T_14_13_wire_logic_cluster/lc_6/in_2

T_18_13_wire_logic_cluster/lc_3/out
T_18_12_sp4_v_t_38
T_15_12_sp4_h_l_9
T_14_8_sp4_v_t_44
T_14_9_lc_trk_g2_4
T_14_9_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_i_2_13
T_13_12_wire_logic_cluster/lc_6/out
T_13_11_sp4_v_t_44
T_14_11_sp4_h_l_9
T_17_11_sp4_v_t_44
T_18_15_sp4_h_l_9
T_19_15_lc_trk_g2_1
T_19_15_wire_logic_cluster/lc_5/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_burst16
T_21_22_wire_logic_cluster/lc_1/out
T_21_22_sp4_h_l_7
T_24_18_sp4_v_t_36
T_24_14_sp4_v_t_36
T_23_17_lc_trk_g2_4
T_23_17_wire_logic_cluster/lc_3/in_3

T_21_22_wire_logic_cluster/lc_1/out
T_21_11_sp12_v_t_22
T_21_17_lc_trk_g2_5
T_21_17_wire_logic_cluster/lc_2/in_3

T_21_22_wire_logic_cluster/lc_1/out
T_21_22_sp4_h_l_7
T_24_18_sp4_v_t_36
T_21_18_sp4_h_l_7
T_22_18_lc_trk_g3_7
T_22_18_wire_logic_cluster/lc_7/in_3

T_21_22_wire_logic_cluster/lc_1/out
T_17_22_sp12_h_l_1
T_16_10_sp12_v_t_22
T_16_15_lc_trk_g3_6
T_16_15_wire_logic_cluster/lc_0/in_1

T_21_22_wire_logic_cluster/lc_1/out
T_22_19_sp4_v_t_43
T_22_20_lc_trk_g2_3
T_22_20_wire_logic_cluster/lc_6/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_107_0
T_21_22_wire_logic_cluster/lc_2/out
T_21_22_lc_trk_g0_2
T_21_22_wire_logic_cluster/lc_1/in_3

End 

Net : I2C_top_level_inst1.s_command_6
T_17_17_wire_logic_cluster/lc_3/out
T_17_17_lc_trk_g1_3
T_17_17_wire_logic_cluster/lc_0/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_address
T_23_17_wire_logic_cluster/lc_2/out
T_21_17_sp4_h_l_1
T_20_17_lc_trk_g0_1
T_20_17_wire_logic_cluster/lc_0/in_1

T_23_17_wire_logic_cluster/lc_2/out
T_21_17_sp4_h_l_1
T_20_17_sp4_v_t_42
T_19_18_lc_trk_g3_2
T_19_18_wire_logic_cluster/lc_6/in_3

T_23_17_wire_logic_cluster/lc_2/out
T_21_17_sp4_h_l_1
T_20_17_sp4_v_t_42
T_19_18_lc_trk_g3_2
T_19_18_wire_logic_cluster/lc_7/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_address_2_sqmuxa_1
T_23_17_wire_logic_cluster/lc_3/out
T_23_17_lc_trk_g0_3
T_23_17_wire_logic_cluster/lc_2/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_399_0
T_17_17_wire_logic_cluster/lc_0/out
T_17_15_sp4_v_t_45
T_18_19_sp4_h_l_2
T_21_19_sp4_v_t_42
T_21_22_lc_trk_g1_2
T_21_22_wire_logic_cluster/lc_2/in_3

T_17_17_wire_logic_cluster/lc_0/out
T_17_15_sp4_v_t_45
T_18_19_sp4_h_l_2
T_21_19_sp4_v_t_42
T_21_22_lc_trk_g1_2
T_21_22_wire_logic_cluster/lc_5/in_0

T_17_17_wire_logic_cluster/lc_0/out
T_18_15_sp4_v_t_44
T_19_19_sp4_h_l_3
T_22_19_sp4_v_t_45
T_22_22_lc_trk_g0_5
T_22_22_wire_logic_cluster/lc_0/in_3

T_17_17_wire_logic_cluster/lc_0/out
T_17_15_sp4_v_t_45
T_18_19_sp4_h_l_2
T_21_19_sp4_v_t_42
T_21_22_lc_trk_g1_2
T_21_22_wire_logic_cluster/lc_7/in_0

T_17_17_wire_logic_cluster/lc_0/out
T_18_15_sp4_v_t_44
T_19_19_sp4_h_l_3
T_22_19_sp4_v_t_45
T_22_22_lc_trk_g0_5
T_22_22_wire_logic_cluster/lc_7/in_0

T_17_17_wire_logic_cluster/lc_0/out
T_17_15_sp4_v_t_45
T_18_19_sp4_h_l_2
T_21_19_sp4_v_t_42
T_21_22_lc_trk_g1_2
T_21_22_wire_logic_cluster/lc_0/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_address_cry_14
T_20_18_wire_logic_cluster/lc_6/cout
T_20_18_wire_logic_cluster/lc_7/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_address_s_15
T_20_18_wire_logic_cluster/lc_7/out
T_20_17_sp4_v_t_46
T_17_17_sp4_h_l_5
T_16_17_lc_trk_g0_5
T_16_17_wire_logic_cluster/lc_6/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_address_cry_11
T_20_18_wire_logic_cluster/lc_3/cout
T_20_18_wire_logic_cluster/lc_4/in_3

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_address_s_12
T_20_18_wire_logic_cluster/lc_4/out
T_20_16_sp4_v_t_37
T_17_20_sp4_h_l_0
T_16_16_sp4_v_t_37
T_16_17_lc_trk_g3_5
T_16_17_wire_logic_cluster/lc_3/in_3

End 

Net : I2C_top_level_inst1.s_command_5
T_17_17_wire_logic_cluster/lc_2/out
T_17_17_lc_trk_g3_2
T_17_17_wire_logic_cluster/lc_0/in_1

End 

Net : I2C_top_level_inst1.s_command_7
T_17_17_wire_logic_cluster/lc_6/out
T_17_17_lc_trk_g2_6
T_17_17_input_2_0
T_17_17_wire_logic_cluster/lc_0/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_address_cry_13
T_20_18_wire_logic_cluster/lc_5/cout
T_20_18_wire_logic_cluster/lc_6/in_3

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_address_s_14
T_20_18_wire_logic_cluster/lc_6/out
T_20_17_sp4_v_t_44
T_17_17_sp4_h_l_3
T_16_17_lc_trk_g1_3
T_16_17_wire_logic_cluster/lc_5/in_3

End 

Net : I2C_top_level_inst1.s_command_4
T_17_17_wire_logic_cluster/lc_1/out
T_17_17_lc_trk_g2_1
T_17_17_wire_logic_cluster/lc_0/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_coarseovf_13
T_21_14_wire_logic_cluster/lc_4/out
T_21_12_sp4_v_t_37
T_18_12_sp4_h_l_6
T_14_12_sp4_h_l_2
T_13_12_lc_trk_g1_2
T_13_12_wire_logic_cluster/lc_6/in_3

T_21_14_wire_logic_cluster/lc_4/out
T_21_13_sp4_v_t_40
T_18_13_sp4_h_l_11
T_14_13_sp4_h_l_11
T_14_13_lc_trk_g1_6
T_14_13_wire_logic_cluster/lc_1/in_0

T_21_14_wire_logic_cluster/lc_4/out
T_20_14_sp4_h_l_0
T_16_14_sp4_h_l_0
T_15_10_sp4_v_t_40
T_14_11_lc_trk_g3_0
T_14_11_wire_logic_cluster/lc_2/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_address_cry_12
T_20_18_wire_logic_cluster/lc_4/cout
T_20_18_wire_logic_cluster/lc_5/in_3

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_address_s_13
T_20_18_wire_logic_cluster/lc_5/out
T_18_18_sp4_h_l_7
T_17_14_sp4_v_t_42
T_16_17_lc_trk_g3_2
T_16_17_wire_logic_cluster/lc_4/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_315_0
T_21_22_wire_logic_cluster/lc_5/out
T_20_21_lc_trk_g3_5
T_20_21_wire_logic_cluster/lc_1/in_3

T_21_22_wire_logic_cluster/lc_5/out
T_20_22_lc_trk_g2_5
T_20_22_wire_logic_cluster/lc_4/in_3

T_21_22_wire_logic_cluster/lc_5/out
T_22_20_sp4_v_t_38
T_22_16_sp4_v_t_46
T_22_17_lc_trk_g2_6
T_22_17_wire_logic_cluster/lc_7/in_3

T_21_22_wire_logic_cluster/lc_5/out
T_22_20_sp4_v_t_38
T_22_16_sp4_v_t_46
T_22_18_lc_trk_g2_3
T_22_18_wire_logic_cluster/lc_2/in_3

T_21_22_wire_logic_cluster/lc_5/out
T_22_20_sp4_v_t_38
T_22_16_sp4_v_t_46
T_19_16_sp4_h_l_5
T_18_16_lc_trk_g0_5
T_18_16_wire_logic_cluster/lc_2/in_3

T_21_22_wire_logic_cluster/lc_5/out
T_22_20_sp4_v_t_38
T_22_16_sp4_v_t_46
T_22_17_lc_trk_g2_6
T_22_17_wire_logic_cluster/lc_4/in_0

T_21_22_wire_logic_cluster/lc_5/out
T_21_18_sp4_v_t_47
T_21_20_lc_trk_g2_2
T_21_20_wire_logic_cluster/lc_1/in_3

T_21_22_wire_logic_cluster/lc_5/out
T_21_18_sp4_v_t_47
T_21_20_lc_trk_g2_2
T_21_20_wire_logic_cluster/lc_5/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1606_0
T_20_21_wire_logic_cluster/lc_1/out
T_20_17_sp4_v_t_39
T_21_17_sp4_h_l_2
T_23_17_lc_trk_g3_7
T_23_17_wire_logic_cluster/lc_5/in_3

T_20_21_wire_logic_cluster/lc_1/out
T_20_17_sp4_v_t_39
T_21_17_sp4_h_l_2
T_21_17_lc_trk_g1_7
T_21_17_wire_logic_cluster/lc_3/in_3

T_20_21_wire_logic_cluster/lc_1/out
T_20_17_sp4_v_t_39
T_19_18_lc_trk_g2_7
T_19_18_wire_logic_cluster/lc_6/in_1

T_20_21_wire_logic_cluster/lc_1/out
T_20_17_sp4_v_t_39
T_21_17_sp4_h_l_2
T_24_13_sp4_v_t_39
T_23_16_lc_trk_g2_7
T_23_16_wire_logic_cluster/lc_6/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1565_0
T_23_17_wire_logic_cluster/lc_5/out
T_23_17_lc_trk_g2_5
T_23_17_wire_logic_cluster/lc_2/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.un3_addr_mem_cry_4_c_RNI93STZ0Z1
T_18_18_wire_logic_cluster/lc_5/out
T_18_16_sp4_v_t_39
T_15_16_sp4_h_l_2
T_14_12_sp4_v_t_42
T_14_8_sp4_v_t_42
T_11_8_sp4_h_l_7
T_10_8_lc_trk_g1_7
T_10_8_wire_logic_cluster/lc_0/in_0

T_18_18_wire_logic_cluster/lc_5/out
T_18_16_sp4_v_t_39
T_15_16_sp4_h_l_2
T_14_16_lc_trk_g1_2
T_14_16_wire_logic_cluster/lc_2/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.N_1828_0
T_9_2_wire_logic_cluster/lc_3/out
T_9_2_sp4_h_l_11
T_8_2_sp4_v_t_46
T_8_4_lc_trk_g3_3
T_8_4_wire_bram/ram/WCLKE

T_9_2_wire_logic_cluster/lc_3/out
T_8_2_lc_trk_g3_3
T_8_2_wire_bram/ram/WCLKE

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.N_221_0
T_10_8_wire_logic_cluster/lc_0/out
T_10_4_sp4_v_t_37
T_10_0_span4_vert_38
T_9_2_lc_trk_g1_3
T_9_2_wire_logic_cluster/lc_3/in_3

T_10_8_wire_logic_cluster/lc_0/out
T_10_6_sp4_v_t_45
T_10_10_sp4_v_t_45
T_9_14_lc_trk_g2_0
T_9_14_wire_logic_cluster/lc_5/in_3

T_10_8_wire_logic_cluster/lc_0/out
T_10_6_sp4_v_t_45
T_9_10_lc_trk_g2_0
T_9_10_wire_logic_cluster/lc_1/in_3

T_10_8_wire_logic_cluster/lc_0/out
T_10_9_lc_trk_g1_0
T_10_9_wire_logic_cluster/lc_6/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.un3_addr_mem_cry_4
T_18_18_wire_logic_cluster/lc_4/cout
T_18_18_wire_logic_cluster/lc_5/in_3

End 

Net : N_1842_0_cascade_
T_18_16_wire_logic_cluster/lc_6/ltout
T_18_16_wire_logic_cluster/lc_7/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.un3_addr_mem_cry_0_c_RNOZ0
T_18_19_wire_logic_cluster/lc_4/out
T_18_18_lc_trk_g1_4
T_18_18_wire_logic_cluster/lc_0/in_1

End 

Net : N_1975
T_18_16_wire_logic_cluster/lc_7/out
T_18_15_sp4_v_t_46
T_18_19_lc_trk_g0_3
T_18_19_wire_logic_cluster/lc_4/in_3

T_18_16_wire_logic_cluster/lc_7/out
T_18_17_lc_trk_g1_7
T_18_17_wire_logic_cluster/lc_5/in_3

T_18_16_wire_logic_cluster/lc_7/out
T_18_17_lc_trk_g1_7
T_18_17_wire_logic_cluster/lc_1/in_3

T_18_16_wire_logic_cluster/lc_7/out
T_18_17_lc_trk_g1_7
T_18_17_wire_logic_cluster/lc_3/in_3

T_18_16_wire_logic_cluster/lc_7/out
T_17_17_lc_trk_g0_7
T_17_17_wire_logic_cluster/lc_4/in_3

T_18_16_wire_logic_cluster/lc_7/out
T_18_17_lc_trk_g1_7
T_18_17_wire_logic_cluster/lc_4/in_0

T_18_16_wire_logic_cluster/lc_7/out
T_17_16_lc_trk_g2_7
T_17_16_wire_logic_cluster/lc_0/in_3

T_18_16_wire_logic_cluster/lc_7/out
T_8_16_sp12_h_l_1
T_13_16_lc_trk_g0_5
T_13_16_wire_logic_cluster/lc_0/in_3

T_18_16_wire_logic_cluster/lc_7/out
T_18_11_sp12_v_t_22
T_18_18_lc_trk_g3_2
T_18_18_input_2_5
T_18_18_wire_logic_cluster/lc_5/in_2

T_18_16_wire_logic_cluster/lc_7/out
T_17_16_sp4_h_l_6
T_16_16_lc_trk_g1_6
T_16_16_wire_logic_cluster/lc_6/in_3

T_18_16_wire_logic_cluster/lc_7/out
T_17_16_lc_trk_g2_7
T_17_16_wire_logic_cluster/lc_4/in_3

T_18_16_wire_logic_cluster/lc_7/out
T_17_16_sp4_h_l_6
T_16_16_lc_trk_g1_6
T_16_16_wire_logic_cluster/lc_4/in_3

T_18_16_wire_logic_cluster/lc_7/out
T_17_16_lc_trk_g3_7
T_17_16_wire_logic_cluster/lc_1/in_3

T_18_16_wire_logic_cluster/lc_7/out
T_8_16_sp12_h_l_1
T_9_16_lc_trk_g0_5
T_9_16_wire_logic_cluster/lc_4/in_3

T_18_16_wire_logic_cluster/lc_7/out
T_17_16_lc_trk_g2_7
T_17_16_wire_logic_cluster/lc_3/in_0

T_18_16_wire_logic_cluster/lc_7/out
T_17_16_lc_trk_g2_7
T_17_16_wire_logic_cluster/lc_2/in_3

T_18_16_wire_logic_cluster/lc_7/out
T_17_16_sp4_h_l_6
T_16_16_lc_trk_g1_6
T_16_16_wire_logic_cluster/lc_2/in_3

T_18_16_wire_logic_cluster/lc_7/out
T_18_15_sp4_v_t_46
T_18_19_sp4_v_t_39
T_17_21_lc_trk_g0_2
T_17_21_wire_logic_cluster/lc_3/in_3

T_18_16_wire_logic_cluster/lc_7/out
T_8_16_sp12_h_l_1
T_9_16_lc_trk_g0_5
T_9_16_wire_logic_cluster/lc_7/in_0

End 

Net : I2C_top_level_inst1_I2C_Interpreter_inst_c_state_20
T_21_20_wire_logic_cluster/lc_7/out
T_21_20_sp4_h_l_3
T_20_16_sp4_v_t_45
T_17_16_sp4_h_l_2
T_18_16_lc_trk_g2_2
T_18_16_wire_logic_cluster/lc_6/in_0

T_21_20_wire_logic_cluster/lc_7/out
T_21_20_sp4_h_l_3
T_23_20_lc_trk_g3_6
T_23_20_wire_logic_cluster/lc_0/in_1

T_21_20_wire_logic_cluster/lc_7/out
T_21_20_sp4_h_l_3
T_23_20_lc_trk_g2_6
T_23_20_wire_logic_cluster/lc_7/in_1

T_21_20_wire_logic_cluster/lc_7/out
T_21_20_sp4_h_l_3
T_20_16_sp4_v_t_45
T_17_16_sp4_h_l_2
T_18_16_lc_trk_g2_2
T_18_16_wire_logic_cluster/lc_5/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.N_1827_0
T_9_14_wire_logic_cluster/lc_5/out
T_9_12_sp4_v_t_39
T_6_16_sp4_h_l_7
T_8_16_lc_trk_g2_2
T_8_16_wire_bram/ram/WCLKE

T_9_14_wire_logic_cluster/lc_5/out
T_9_12_sp4_v_t_39
T_8_14_lc_trk_g0_2
T_8_14_wire_bram/ram/WCLKE

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_4_cascade_
T_14_13_wire_logic_cluster/lc_4/ltout
T_14_13_wire_logic_cluster/lc_5/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkctrovf_4
T_16_14_wire_logic_cluster/lc_2/out
T_11_14_sp12_h_l_0
T_10_14_sp4_h_l_1
T_13_10_sp4_v_t_36
T_12_11_lc_trk_g2_4
T_12_11_input_2_6
T_12_11_wire_logic_cluster/lc_6/in_2

T_16_14_wire_logic_cluster/lc_2/out
T_16_11_sp4_v_t_44
T_13_11_sp4_h_l_3
T_12_11_lc_trk_g0_3
T_12_11_wire_logic_cluster/lc_7/in_0

T_16_14_wire_logic_cluster/lc_2/out
T_11_14_sp12_h_l_0
T_11_14_lc_trk_g0_3
T_11_14_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNI7A3QZ0Z5
T_13_12_wire_logic_cluster/lc_1/out
T_14_13_lc_trk_g2_1
T_14_13_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_4
T_14_13_wire_logic_cluster/lc_4/out
T_14_13_lc_trk_g0_4
T_14_13_wire_logic_cluster/lc_4/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_0_4
T_12_11_wire_logic_cluster/lc_6/out
T_13_12_lc_trk_g2_6
T_13_12_wire_logic_cluster/lc_1/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_address_s_10
T_20_18_wire_logic_cluster/lc_2/out
T_19_18_lc_trk_g2_2
T_19_18_wire_logic_cluster/lc_2/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_address_cry_9
T_20_18_wire_logic_cluster/lc_1/cout
T_20_18_wire_logic_cluster/lc_2/in_3

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_address_s_11
T_20_18_wire_logic_cluster/lc_3/out
T_19_18_lc_trk_g2_3
T_19_18_wire_logic_cluster/lc_4/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_address_cry_10
T_20_18_wire_logic_cluster/lc_2/cout
T_20_18_wire_logic_cluster/lc_3/in_3

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_address_cry_6
T_20_17_wire_logic_cluster/lc_6/cout
T_20_17_wire_logic_cluster/lc_7/in_3

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_address_s_7
T_20_17_wire_logic_cluster/lc_7/out
T_20_15_sp4_v_t_43
T_17_19_sp4_h_l_6
T_18_19_lc_trk_g2_6
T_18_19_wire_logic_cluster/lc_7/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1594_0
T_22_22_wire_logic_cluster/lc_0/out
T_23_20_sp4_v_t_44
T_23_16_sp4_v_t_40
T_23_17_lc_trk_g2_0
T_23_17_wire_logic_cluster/lc_5/in_1

T_22_22_wire_logic_cluster/lc_0/out
T_23_20_sp4_v_t_44
T_23_16_sp4_v_t_40
T_22_17_lc_trk_g3_0
T_22_17_wire_logic_cluster/lc_7/in_0

T_22_22_wire_logic_cluster/lc_0/out
T_22_18_sp4_v_t_37
T_21_19_lc_trk_g2_5
T_21_19_wire_logic_cluster/lc_1/in_0

T_22_22_wire_logic_cluster/lc_0/out
T_22_18_sp4_v_t_37
T_22_14_sp4_v_t_38
T_21_17_lc_trk_g2_6
T_21_17_wire_logic_cluster/lc_3/in_1

T_22_22_wire_logic_cluster/lc_0/out
T_22_18_sp4_v_t_37
T_21_19_lc_trk_g2_5
T_21_19_wire_logic_cluster/lc_5/in_0

T_22_22_wire_logic_cluster/lc_0/out
T_22_18_sp4_v_t_37
T_21_19_lc_trk_g2_5
T_21_19_wire_logic_cluster/lc_4/in_3

T_22_22_wire_logic_cluster/lc_0/out
T_22_18_sp4_v_t_37
T_21_19_lc_trk_g2_5
T_21_19_wire_logic_cluster/lc_6/in_3

T_22_22_wire_logic_cluster/lc_0/out
T_22_18_sp4_v_t_37
T_21_19_lc_trk_g2_5
T_21_19_wire_logic_cluster/lc_0/in_3

T_22_22_wire_logic_cluster/lc_0/out
T_23_20_sp4_v_t_44
T_23_16_sp4_v_t_40
T_24_16_sp4_h_l_10
T_23_16_lc_trk_g1_2
T_23_16_wire_logic_cluster/lc_6/in_1

T_22_22_wire_logic_cluster/lc_0/out
T_22_18_sp4_v_t_37
T_21_20_lc_trk_g1_0
T_21_20_wire_logic_cluster/lc_7/in_0

T_22_22_wire_logic_cluster/lc_0/out
T_22_18_sp4_v_t_37
T_21_20_lc_trk_g0_0
T_21_20_wire_logic_cluster/lc_6/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_stateZ0Z_11
T_17_15_wire_logic_cluster/lc_6/out
T_17_15_lc_trk_g2_6
T_17_15_wire_logic_cluster/lc_3/in_3

T_17_15_wire_logic_cluster/lc_6/out
T_16_15_sp12_h_l_0
T_21_15_sp4_h_l_7
T_24_15_sp4_v_t_37
T_23_19_lc_trk_g1_0
T_23_19_wire_logic_cluster/lc_2/in_3

T_17_15_wire_logic_cluster/lc_6/out
T_16_15_sp12_h_l_0
T_21_15_sp4_h_l_7
T_24_15_sp4_v_t_37
T_24_19_sp4_v_t_38
T_23_22_lc_trk_g2_6
T_23_22_wire_logic_cluster/lc_7/in_3

T_17_15_wire_logic_cluster/lc_6/out
T_16_15_sp12_h_l_0
T_21_15_sp4_h_l_7
T_24_15_sp4_v_t_37
T_24_19_sp4_v_t_38
T_23_21_lc_trk_g0_3
T_23_21_wire_logic_cluster/lc_4/in_3

T_17_15_wire_logic_cluster/lc_6/out
T_17_15_lc_trk_g2_6
T_17_15_wire_logic_cluster/lc_5/in_3

End 

Net : N_1841_0
T_17_15_wire_logic_cluster/lc_3/out
T_18_16_lc_trk_g3_3
T_18_16_wire_logic_cluster/lc_7/in_3

T_17_15_wire_logic_cluster/lc_3/out
T_15_15_sp4_h_l_3
T_14_15_sp4_v_t_38
T_14_17_lc_trk_g2_3
T_14_17_wire_logic_cluster/lc_2/in_3

T_17_15_wire_logic_cluster/lc_3/out
T_11_15_sp12_h_l_1
T_10_3_sp12_v_t_22
T_10_8_lc_trk_g3_6
T_10_8_wire_logic_cluster/lc_0/in_1

T_17_15_wire_logic_cluster/lc_3/out
T_11_15_sp12_h_l_1
T_22_15_sp12_v_t_22
T_11_27_sp12_h_l_1
T_16_27_lc_trk_g1_5
T_16_27_wire_logic_cluster/lc_6/in_0

T_17_15_wire_logic_cluster/lc_3/out
T_15_15_sp4_h_l_3
T_15_15_lc_trk_g0_6
T_15_15_wire_logic_cluster/lc_5/in_3

T_17_15_wire_logic_cluster/lc_3/out
T_15_15_sp4_h_l_3
T_15_15_lc_trk_g0_6
T_15_15_wire_logic_cluster/lc_6/in_0

T_17_15_wire_logic_cluster/lc_3/out
T_15_15_sp4_h_l_3
T_15_15_lc_trk_g0_6
T_15_15_wire_logic_cluster/lc_1/in_3

T_17_15_wire_logic_cluster/lc_3/out
T_17_15_lc_trk_g0_3
T_17_15_wire_logic_cluster/lc_2/in_1

T_17_15_wire_logic_cluster/lc_3/out
T_16_15_lc_trk_g2_3
T_16_15_wire_logic_cluster/lc_6/in_3

T_17_15_wire_logic_cluster/lc_3/out
T_15_15_sp4_h_l_3
T_14_15_sp4_v_t_38
T_14_16_lc_trk_g2_6
T_14_16_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNIHK3QZ0Z5_cascade_
T_13_15_wire_logic_cluster/lc_4/ltout
T_13_15_wire_logic_cluster/lc_5/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_0_6
T_15_12_wire_logic_cluster/lc_0/out
T_15_12_sp4_h_l_5
T_14_12_sp4_v_t_40
T_13_15_lc_trk_g3_0
T_13_15_wire_logic_cluster/lc_4/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_6
T_13_15_wire_logic_cluster/lc_5/out
T_13_15_lc_trk_g2_5
T_13_15_wire_logic_cluster/lc_2/in_3

T_13_15_wire_logic_cluster/lc_5/out
T_13_15_lc_trk_g3_5
T_13_15_wire_logic_cluster/lc_5/in_3

End 

Net : I2C_top_level_inst1_I2C_Interpreter_inst_c_state_12
T_17_15_wire_logic_cluster/lc_5/out
T_17_15_lc_trk_g3_5
T_17_15_wire_logic_cluster/lc_3/in_1

T_17_15_wire_logic_cluster/lc_5/out
T_17_8_sp12_v_t_22
T_17_20_lc_trk_g2_1
T_17_20_wire_logic_cluster/lc_4/in_3

T_17_15_wire_logic_cluster/lc_5/out
T_17_8_sp12_v_t_22
T_18_20_sp12_h_l_1
T_23_20_lc_trk_g0_5
T_23_20_wire_logic_cluster/lc_2/in_3

T_17_15_wire_logic_cluster/lc_5/out
T_17_8_sp12_v_t_22
T_18_20_sp12_h_l_1
T_23_20_lc_trk_g1_5
T_23_20_wire_logic_cluster/lc_7/in_3

T_17_15_wire_logic_cluster/lc_5/out
T_17_15_lc_trk_g3_5
T_17_15_wire_logic_cluster/lc_7/in_1

End 

Net : I2C_top_level_inst1_I2C_Interpreter_inst_c_state_4
T_23_16_wire_logic_cluster/lc_6/out
T_23_16_sp4_h_l_1
T_19_16_sp4_h_l_4
T_18_16_lc_trk_g1_4
T_18_16_wire_logic_cluster/lc_6/in_3

T_23_16_wire_logic_cluster/lc_6/out
T_23_10_sp12_v_t_23
T_23_20_lc_trk_g3_4
T_23_20_wire_logic_cluster/lc_0/in_3

T_23_16_wire_logic_cluster/lc_6/out
T_23_10_sp12_v_t_23
T_23_20_lc_trk_g3_4
T_23_20_wire_logic_cluster/lc_7/in_0

T_23_16_wire_logic_cluster/lc_6/out
T_23_16_sp4_h_l_1
T_19_16_sp4_h_l_9
T_18_16_lc_trk_g1_1
T_18_16_wire_logic_cluster/lc_3/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkstopmask_6
T_19_16_wire_logic_cluster/lc_3/out
T_19_12_sp4_v_t_43
T_16_12_sp4_h_l_6
T_15_12_sp4_v_t_43
T_15_8_sp4_v_t_44
T_15_12_lc_trk_g1_1
T_15_12_input_2_0
T_15_12_wire_logic_cluster/lc_0/in_2

T_19_16_wire_logic_cluster/lc_3/out
T_19_12_sp4_v_t_43
T_16_12_sp4_h_l_6
T_15_12_sp4_v_t_43
T_15_8_sp4_v_t_44
T_15_12_lc_trk_g1_1
T_15_12_wire_logic_cluster/lc_1/in_3

T_19_16_wire_logic_cluster/lc_3/out
T_19_12_sp4_v_t_43
T_16_12_sp4_h_l_6
T_15_12_sp4_v_t_43
T_15_13_lc_trk_g2_3
T_15_13_wire_logic_cluster/lc_0/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_address_s_6
T_20_17_wire_logic_cluster/lc_6/out
T_20_15_sp4_v_t_41
T_17_19_sp4_h_l_4
T_18_19_lc_trk_g3_4
T_18_19_wire_logic_cluster/lc_6/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_address_cry_5
T_20_17_wire_logic_cluster/lc_5/cout
T_20_17_wire_logic_cluster/lc_6/in_3

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_9
T_22_15_wire_logic_cluster/lc_6/out
T_22_15_lc_trk_g3_6
T_22_15_wire_logic_cluster/lc_6/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_1_9
T_22_15_wire_logic_cluster/lc_0/out
T_23_13_sp4_v_t_44
T_22_15_lc_trk_g2_1
T_22_15_input_2_5
T_22_15_wire_logic_cluster/lc_5/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_9_cascade_
T_22_15_wire_logic_cluster/lc_6/ltout
T_22_15_wire_logic_cluster/lc_7/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNI044QZ0Z5_cascade_
T_22_15_wire_logic_cluster/lc_5/ltout
T_22_15_wire_logic_cluster/lc_6/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_data_config_9
T_14_12_wire_logic_cluster/lc_7/out
T_15_11_sp4_v_t_47
T_16_15_sp4_h_l_4
T_19_11_sp4_v_t_41
T_20_15_sp4_h_l_10
T_22_15_lc_trk_g3_7
T_22_15_input_2_0
T_22_15_wire_logic_cluster/lc_0/in_2

T_14_12_wire_logic_cluster/lc_7/out
T_14_12_sp4_h_l_3
T_18_12_sp4_h_l_11
T_21_12_sp4_v_t_46
T_21_16_lc_trk_g0_3
T_21_16_wire_logic_cluster/lc_0/in_1

T_14_12_wire_logic_cluster/lc_7/out
T_14_12_sp4_h_l_3
T_13_12_sp4_v_t_38
T_13_14_lc_trk_g2_3
T_13_14_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.c_addr_RNIVPAS1_4
T_18_17_wire_logic_cluster/lc_5/out
T_18_18_lc_trk_g0_5
T_18_18_input_2_1
T_18_18_wire_logic_cluster/lc_1/in_2

T_18_17_wire_logic_cluster/lc_5/out
T_10_17_sp12_h_l_1
T_9_5_sp12_v_t_22
T_9_14_lc_trk_g3_6
T_9_14_wire_logic_cluster/lc_0/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_5_cascade_
T_14_14_wire_logic_cluster/lc_5/ltout
T_14_14_wire_logic_cluster/lc_6/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkstopmask_5
T_19_16_wire_logic_cluster/lc_2/out
T_17_16_sp4_h_l_1
T_16_12_sp4_v_t_36
T_15_14_lc_trk_g0_1
T_15_14_input_2_3
T_15_14_wire_logic_cluster/lc_3/in_2

T_19_16_wire_logic_cluster/lc_2/out
T_14_16_sp12_h_l_0
T_13_16_lc_trk_g1_0
T_13_16_input_2_5
T_13_16_wire_logic_cluster/lc_5/in_2

T_19_16_wire_logic_cluster/lc_2/out
T_17_16_sp4_h_l_1
T_13_16_sp4_h_l_4
T_12_12_sp4_v_t_41
T_11_13_lc_trk_g3_1
T_11_13_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_i_0_5
T_15_14_wire_logic_cluster/lc_3/out
T_15_14_lc_trk_g0_3
T_15_14_wire_logic_cluster/lc_2/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1113_0_0
T_19_18_wire_logic_cluster/lc_6/out
T_19_12_sp12_v_t_23
T_19_10_sp4_v_t_47
T_16_10_sp4_h_l_4
T_16_10_lc_trk_g0_1
T_16_10_wire_logic_cluster/lc_1/in_0

T_19_18_wire_logic_cluster/lc_6/out
T_19_12_sp12_v_t_23
T_19_10_sp4_v_t_47
T_16_10_sp4_h_l_4
T_16_10_lc_trk_g0_1
T_16_10_wire_logic_cluster/lc_0/in_1

T_19_18_wire_logic_cluster/lc_6/out
T_19_17_sp4_v_t_44
T_16_17_sp4_h_l_3
T_16_17_lc_trk_g0_6
T_16_17_wire_logic_cluster/lc_4/in_0

T_19_18_wire_logic_cluster/lc_6/out
T_19_17_sp4_v_t_44
T_16_17_sp4_h_l_3
T_16_17_lc_trk_g0_6
T_16_17_wire_logic_cluster/lc_6/in_0

T_19_18_wire_logic_cluster/lc_6/out
T_19_17_sp4_v_t_44
T_16_17_sp4_h_l_3
T_16_17_lc_trk_g0_6
T_16_17_wire_logic_cluster/lc_3/in_1

T_19_18_wire_logic_cluster/lc_6/out
T_19_17_sp4_v_t_44
T_16_17_sp4_h_l_3
T_16_17_lc_trk_g0_6
T_16_17_wire_logic_cluster/lc_5/in_1

T_19_18_wire_logic_cluster/lc_6/out
T_19_15_sp4_v_t_36
T_20_19_sp4_h_l_7
T_21_19_lc_trk_g3_7
T_21_19_wire_logic_cluster/lc_3/in_1

T_19_18_wire_logic_cluster/lc_6/out
T_19_18_lc_trk_g1_6
T_19_18_wire_logic_cluster/lc_3/in_0

T_19_18_wire_logic_cluster/lc_6/out
T_19_18_lc_trk_g1_6
T_19_18_wire_logic_cluster/lc_5/in_0

T_19_18_wire_logic_cluster/lc_6/out
T_18_19_lc_trk_g0_6
T_18_19_wire_logic_cluster/lc_6/in_0

T_19_18_wire_logic_cluster/lc_6/out
T_18_19_lc_trk_g0_6
T_18_19_wire_logic_cluster/lc_5/in_1

T_19_18_wire_logic_cluster/lc_6/out
T_18_19_lc_trk_g0_6
T_18_19_wire_logic_cluster/lc_7/in_1

T_19_18_wire_logic_cluster/lc_6/out
T_18_19_lc_trk_g0_6
T_18_19_wire_logic_cluster/lc_3/in_1

T_19_18_wire_logic_cluster/lc_6/out
T_19_18_lc_trk_g0_6
T_19_18_input_2_4
T_19_18_wire_logic_cluster/lc_4/in_2

T_19_18_wire_logic_cluster/lc_6/out
T_19_18_lc_trk_g1_6
T_19_18_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_5
T_14_14_wire_logic_cluster/lc_5/out
T_14_13_sp4_v_t_42
T_14_14_lc_trk_g3_2
T_14_14_wire_logic_cluster/lc_5/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI1NRLZ0Z7
T_15_14_wire_logic_cluster/lc_2/out
T_14_14_lc_trk_g2_2
T_14_14_wire_logic_cluster/lc_5/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_address_cry_8
T_20_18_wire_logic_cluster/lc_0/cout
T_20_18_wire_logic_cluster/lc_1/in_3

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_address_s_9
T_20_18_wire_logic_cluster/lc_1/out
T_19_18_lc_trk_g3_1
T_19_18_wire_logic_cluster/lc_5/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_address_s_2
T_20_17_wire_logic_cluster/lc_2/out
T_18_17_sp4_h_l_1
T_17_13_sp4_v_t_43
T_17_9_sp4_v_t_43
T_16_10_lc_trk_g3_3
T_16_10_wire_logic_cluster/lc_1/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_address_cry_1
T_20_17_wire_logic_cluster/lc_1/cout
T_20_17_wire_logic_cluster/lc_2/in_3

Net : cemf_module_64ch_ctrl_inst1.c_addr_RNI1SAS1_5
T_18_17_wire_logic_cluster/lc_1/out
T_18_18_lc_trk_g0_1
T_18_18_wire_logic_cluster/lc_2/in_1

T_18_17_wire_logic_cluster/lc_1/out
T_18_15_sp4_v_t_47
T_15_15_sp4_h_l_10
T_11_15_sp4_h_l_6
T_7_15_sp4_h_l_9
T_9_15_lc_trk_g2_4
T_9_15_wire_logic_cluster/lc_3/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_address_cry_4
T_20_17_wire_logic_cluster/lc_4/cout
T_20_17_wire_logic_cluster/lc_5/in_3

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_address_s_5
T_20_17_wire_logic_cluster/lc_5/out
T_20_15_sp4_v_t_39
T_17_19_sp4_h_l_7
T_18_19_lc_trk_g3_7
T_18_19_wire_logic_cluster/lc_5/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_14_cascade_
T_16_12_wire_logic_cluster/lc_4/ltout
T_16_12_wire_logic_cluster/lc_5/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_14_cascade_
T_19_13_wire_logic_cluster/lc_4/ltout
T_19_13_wire_logic_cluster/lc_5/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_0_14
T_15_14_wire_logic_cluster/lc_5/out
T_16_10_sp4_v_t_46
T_16_12_lc_trk_g3_3
T_16_12_wire_logic_cluster/lc_7/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkstopmask_14
T_20_14_wire_logic_cluster/lc_4/out
T_19_14_sp4_h_l_0
T_15_14_sp4_h_l_3
T_15_14_lc_trk_g1_6
T_15_14_input_2_5
T_15_14_wire_logic_cluster/lc_5/in_2

T_20_14_wire_logic_cluster/lc_4/out
T_19_14_sp4_h_l_0
T_15_14_sp4_h_l_3
T_15_14_lc_trk_g1_6
T_15_14_input_2_7
T_15_14_wire_logic_cluster/lc_7/in_2

T_20_14_wire_logic_cluster/lc_4/out
T_20_10_sp4_v_t_45
T_17_10_sp4_h_l_2
T_17_10_lc_trk_g0_7
T_17_10_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_14
T_19_13_wire_logic_cluster/lc_4/out
T_19_13_lc_trk_g2_4
T_19_13_wire_logic_cluster/lc_4/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_i_0_14
T_15_14_wire_logic_cluster/lc_7/out
T_16_13_lc_trk_g3_7
T_16_13_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIHI8DZ0Z7
T_16_13_wire_logic_cluster/lc_1/out
T_17_13_sp4_h_l_2
T_19_13_lc_trk_g2_7
T_19_13_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_14
T_16_12_wire_logic_cluster/lc_4/out
T_16_12_lc_trk_g0_4
T_16_12_wire_logic_cluster/lc_4/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNISAGHZ0Z5
T_16_12_wire_logic_cluster/lc_7/out
T_16_12_lc_trk_g2_7
T_16_12_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.N_1826_0
T_9_10_wire_logic_cluster/lc_1/out
T_9_8_sp4_v_t_47
T_8_10_lc_trk_g2_2
T_8_10_wire_bram/ram/WCLKE

T_9_10_wire_logic_cluster/lc_1/out
T_9_8_sp4_v_t_47
T_8_12_lc_trk_g2_2
T_8_12_wire_bram/ram/WCLKE

End 

Net : bfn_20_18_0_
T_20_18_wire_logic_cluster/carry_in_mux/cout
T_20_18_wire_logic_cluster/lc_0/in_3

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_address_cry_7_THRU_CO
T_20_18_wire_logic_cluster/lc_0/out
T_21_19_lc_trk_g2_0
T_21_19_wire_logic_cluster/lc_3/in_3

End 

Net : I2C_top_level_inst1_I2C_Interpreter_inst_c_state_22
T_20_20_wire_logic_cluster/lc_3/out
T_20_16_sp4_v_t_43
T_17_16_sp4_h_l_0
T_18_16_lc_trk_g2_0
T_18_16_wire_logic_cluster/lc_7/in_1

T_20_20_wire_logic_cluster/lc_3/out
T_20_20_lc_trk_g0_3
T_20_20_wire_logic_cluster/lc_4/in_3

T_20_20_wire_logic_cluster/lc_3/out
T_20_20_lc_trk_g0_3
T_20_20_wire_logic_cluster/lc_0/in_3

T_20_20_wire_logic_cluster/lc_3/out
T_21_17_sp4_v_t_47
T_22_21_sp4_h_l_4
T_23_21_lc_trk_g2_4
T_23_21_wire_logic_cluster/lc_1/in_3

T_20_20_wire_logic_cluster/lc_3/out
T_19_21_lc_trk_g0_3
T_19_21_wire_logic_cluster/lc_2/in_3

T_20_20_wire_logic_cluster/lc_3/out
T_20_20_lc_trk_g0_3
T_20_20_wire_logic_cluster/lc_1/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.N_1829_0
T_10_9_wire_logic_cluster/lc_6/out
T_10_8_sp4_v_t_44
T_7_8_sp4_h_l_3
T_8_8_lc_trk_g3_3
T_8_8_wire_bram/ram/WCLKE

T_10_9_wire_logic_cluster/lc_6/out
T_11_6_sp4_v_t_37
T_8_6_sp4_h_l_6
T_8_6_lc_trk_g1_3
T_8_6_wire_bram/ram/WCLKE

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_3_cascade_
T_22_16_wire_logic_cluster/lc_3/ltout
T_22_16_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_3
T_22_16_wire_logic_cluster/lc_3/out
T_22_16_lc_trk_g1_3
T_22_16_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNI253QZ0Z5_cascade_
T_22_16_wire_logic_cluster/lc_2/ltout
T_22_16_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkstopmask_3
T_17_12_wire_logic_cluster/lc_7/out
T_17_10_sp4_v_t_43
T_14_14_sp4_h_l_11
T_14_14_lc_trk_g0_6
T_14_14_input_2_0
T_14_14_wire_logic_cluster/lc_0/in_2

T_17_12_wire_logic_cluster/lc_7/out
T_17_10_sp4_v_t_43
T_14_14_sp4_h_l_11
T_14_14_lc_trk_g1_6
T_14_14_wire_logic_cluster/lc_1/in_0

T_17_12_wire_logic_cluster/lc_7/out
T_17_12_lc_trk_g3_7
T_17_12_input_2_6
T_17_12_wire_logic_cluster/lc_6/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_0_3
T_14_14_wire_logic_cluster/lc_0/out
T_15_12_sp4_v_t_44
T_16_16_sp4_h_l_9
T_20_16_sp4_h_l_0
T_22_16_lc_trk_g2_5
T_22_16_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.c_addr_RNI3UAS1_6
T_18_17_wire_logic_cluster/lc_3/out
T_18_18_lc_trk_g0_3
T_18_18_input_2_3
T_18_18_wire_logic_cluster/lc_3/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_address_cry_0
T_20_17_wire_logic_cluster/lc_0/cout
T_20_17_wire_logic_cluster/lc_1/in_3

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_address_s_1
T_20_17_wire_logic_cluster/lc_1/out
T_20_14_sp4_v_t_42
T_20_10_sp4_v_t_47
T_17_10_sp4_h_l_4
T_16_10_lc_trk_g1_4
T_16_10_wire_logic_cluster/lc_0/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_coarseovf_6
T_20_11_wire_logic_cluster/lc_4/out
T_21_9_sp4_v_t_36
T_18_13_sp4_h_l_1
T_14_13_sp4_h_l_4
T_16_13_lc_trk_g2_1
T_16_13_input_2_7
T_16_13_wire_logic_cluster/lc_7/in_2

T_20_11_wire_logic_cluster/lc_4/out
T_21_9_sp4_v_t_36
T_18_13_sp4_h_l_1
T_14_13_sp4_h_l_4
T_13_13_sp4_v_t_47
T_13_15_lc_trk_g2_2
T_13_15_wire_logic_cluster/lc_4/in_0

T_20_11_wire_logic_cluster/lc_4/out
T_21_9_sp4_v_t_36
T_18_13_sp4_h_l_1
T_14_13_sp4_h_l_4
T_13_13_lc_trk_g1_4
T_13_13_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_6
T_15_12_wire_logic_cluster/lc_5/out
T_15_12_lc_trk_g1_5
T_15_12_wire_logic_cluster/lc_5/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI6SRLZ0Z7
T_15_12_wire_logic_cluster/lc_2/out
T_15_12_lc_trk_g2_2
T_15_12_wire_logic_cluster/lc_5/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_6_cascade_
T_15_12_wire_logic_cluster/lc_5/ltout
T_15_12_wire_logic_cluster/lc_6/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_data_interrupts_6
T_10_9_wire_logic_cluster/lc_4/out
T_10_1_sp12_v_t_23
T_11_13_sp12_h_l_0
T_16_13_lc_trk_g0_4
T_16_13_wire_logic_cluster/lc_7/in_3

T_10_9_wire_logic_cluster/lc_4/out
T_11_7_sp4_v_t_36
T_11_11_sp4_v_t_36
T_8_15_sp4_h_l_6
T_12_15_sp4_h_l_2
T_13_15_lc_trk_g3_2
T_13_15_input_2_3
T_13_15_wire_logic_cluster/lc_3/in_2

T_10_9_wire_logic_cluster/lc_4/out
T_11_7_sp4_v_t_36
T_11_11_sp4_v_t_36
T_10_13_lc_trk_g1_1
T_10_13_wire_logic_cluster/lc_7/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_i_2_6
T_16_13_wire_logic_cluster/lc_7/out
T_15_12_lc_trk_g2_7
T_15_12_wire_logic_cluster/lc_2/in_3

End 

Net : N_1838_0
T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_16_9_sp4_v_t_41
T_16_10_lc_trk_g3_1
T_16_10_wire_logic_cluster/lc_3/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_13_13_sp4_h_l_7
T_12_9_sp4_v_t_37
T_12_12_lc_trk_g1_5
T_12_12_wire_logic_cluster/lc_7/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_14_16_sp4_h_l_9
T_13_12_sp4_v_t_39
T_13_8_sp4_v_t_39
T_10_8_sp4_h_l_8
T_10_8_lc_trk_g0_5
T_10_8_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_16_16_lc_trk_g1_4
T_16_16_wire_logic_cluster/lc_2/in_1

T_16_16_wire_logic_cluster/lc_6/out
T_17_14_sp4_v_t_40
T_17_10_sp4_v_t_45
T_17_11_lc_trk_g2_5
T_17_11_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_16_16_lc_trk_g1_4
T_16_16_input_2_3
T_16_16_wire_logic_cluster/lc_3/in_2

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_16_9_sp4_v_t_41
T_16_10_lc_trk_g3_1
T_16_10_wire_logic_cluster/lc_5/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_14_16_sp4_h_l_9
T_13_12_sp4_v_t_39
T_12_16_lc_trk_g1_2
T_12_16_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_17_14_sp4_v_t_40
T_17_10_sp4_v_t_45
T_16_11_lc_trk_g3_5
T_16_11_wire_logic_cluster/lc_2/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_16_9_sp4_v_t_41
T_16_5_sp4_v_t_37
T_16_8_lc_trk_g1_5
T_16_8_wire_logic_cluster/lc_6/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_17_15_lc_trk_g3_6
T_17_15_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_14_16_sp4_h_l_9
T_10_16_sp4_h_l_9
T_9_12_sp4_v_t_44
T_9_14_lc_trk_g3_1
T_9_14_wire_logic_cluster/lc_0/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_17_14_sp4_v_t_40
T_17_10_sp4_v_t_45
T_16_11_lc_trk_g3_5
T_16_11_wire_logic_cluster/lc_5/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_16_9_sp4_v_t_41
T_16_10_lc_trk_g3_1
T_16_10_wire_logic_cluster/lc_4/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_13_13_sp4_h_l_7
T_12_13_lc_trk_g1_7
T_12_13_wire_logic_cluster/lc_4/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_13_13_sp4_h_l_7
T_12_13_lc_trk_g1_7
T_12_13_wire_logic_cluster/lc_1/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_14_16_sp4_h_l_9
T_10_16_sp4_h_l_9
T_9_12_sp4_v_t_44
T_9_14_lc_trk_g3_1
T_9_14_wire_logic_cluster/lc_7/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_17_15_lc_trk_g3_6
T_17_15_wire_logic_cluster/lc_1/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_14_16_sp4_h_l_9
T_10_16_sp4_h_l_9
T_9_12_sp4_v_t_44
T_9_15_lc_trk_g1_4
T_9_15_wire_logic_cluster/lc_3/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_16_9_sp4_v_t_41
T_16_5_sp4_v_t_37
T_16_8_lc_trk_g1_5
T_16_8_wire_logic_cluster/lc_7/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_13_13_sp4_h_l_7
T_12_13_lc_trk_g1_7
T_12_13_wire_logic_cluster/lc_7/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_15_17_lc_trk_g1_6
T_15_17_wire_logic_cluster/lc_4/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_16_9_sp4_v_t_41
T_16_5_sp4_v_t_37
T_16_8_lc_trk_g1_5
T_16_8_wire_logic_cluster/lc_3/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_16_9_sp4_v_t_41
T_16_5_sp4_v_t_37
T_16_8_lc_trk_g1_5
T_16_8_wire_logic_cluster/lc_0/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_14_16_sp4_h_l_9
T_13_12_sp4_v_t_39
T_12_16_lc_trk_g1_2
T_12_16_wire_logic_cluster/lc_7/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_16_9_sp4_v_t_41
T_16_5_sp4_v_t_37
T_16_8_lc_trk_g1_5
T_16_8_wire_logic_cluster/lc_4/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_14_16_sp4_h_l_9
T_13_12_sp4_v_t_39
T_12_16_lc_trk_g1_2
T_12_16_wire_logic_cluster/lc_3/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_13_13_sp4_h_l_7
T_12_9_sp4_v_t_37
T_9_9_sp4_h_l_6
T_11_9_lc_trk_g3_3
T_11_9_wire_logic_cluster/lc_7/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_13_13_sp4_h_l_7
T_12_13_lc_trk_g1_7
T_12_13_wire_logic_cluster/lc_2/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_16_9_sp4_v_t_41
T_16_5_sp4_v_t_37
T_16_8_lc_trk_g1_5
T_16_8_wire_logic_cluster/lc_2/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_14_16_sp4_h_l_9
T_13_12_sp4_v_t_39
T_12_16_lc_trk_g1_2
T_12_16_wire_logic_cluster/lc_4/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_14_16_sp4_h_l_9
T_13_12_sp4_v_t_39
T_12_16_lc_trk_g1_2
T_12_16_wire_logic_cluster/lc_2/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_13_13_sp4_h_l_7
T_12_9_sp4_v_t_37
T_12_12_lc_trk_g1_5
T_12_12_wire_logic_cluster/lc_6/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_14_16_sp4_h_l_9
T_13_16_lc_trk_g1_1
T_13_16_wire_logic_cluster/lc_7/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_lc_trk_g0_6
T_16_15_wire_logic_cluster/lc_3/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_14_16_sp4_h_l_9
T_13_12_sp4_v_t_39
T_12_16_lc_trk_g1_2
T_12_16_wire_logic_cluster/lc_5/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_13_13_sp4_h_l_7
T_12_13_lc_trk_g1_7
T_12_13_wire_logic_cluster/lc_3/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_15_17_lc_trk_g1_6
T_15_17_wire_logic_cluster/lc_1/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_14_16_sp4_h_l_9
T_10_16_sp4_h_l_9
T_9_16_lc_trk_g0_1
T_9_16_wire_logic_cluster/lc_5/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_14_16_sp4_h_l_9
T_10_16_sp4_h_l_9
T_9_16_lc_trk_g0_1
T_9_16_wire_logic_cluster/lc_6/in_1

T_16_16_wire_logic_cluster/lc_6/out
T_14_16_sp4_h_l_9
T_13_16_lc_trk_g1_1
T_13_16_wire_logic_cluster/lc_3/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_14_16_sp4_h_l_9
T_13_12_sp4_v_t_39
T_12_16_lc_trk_g1_2
T_12_16_wire_logic_cluster/lc_6/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_13_13_sp4_h_l_7
T_12_13_lc_trk_g1_7
T_12_13_wire_logic_cluster/lc_6/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_13_13_sp4_h_l_7
T_12_13_lc_trk_g1_7
T_12_13_wire_logic_cluster/lc_5/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_14_16_sp4_h_l_9
T_10_16_sp4_h_l_9
T_9_16_lc_trk_g1_1
T_9_16_wire_logic_cluster/lc_7/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_15_17_lc_trk_g1_6
T_15_17_wire_logic_cluster/lc_2/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_17_15_lc_trk_g3_6
T_17_15_wire_logic_cluster/lc_2/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_17_15_lc_trk_g3_6
T_17_15_wire_logic_cluster/lc_4/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_16_9_sp4_v_t_41
T_16_5_sp4_v_t_37
T_16_8_lc_trk_g1_5
T_16_8_wire_logic_cluster/lc_1/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_16_9_sp4_v_t_41
T_17_9_sp4_h_l_9
T_18_9_lc_trk_g2_1
T_18_9_wire_logic_cluster/lc_2/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_13_13_sp4_h_l_7
T_12_13_lc_trk_g1_7
T_12_13_wire_logic_cluster/lc_0/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_14_16_sp4_h_l_9
T_17_16_sp4_v_t_39
T_18_20_sp4_h_l_2
T_22_20_sp4_h_l_2
T_24_20_lc_trk_g2_7
T_24_20_wire_logic_cluster/lc_4/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_lc_trk_g2_6
T_16_16_wire_logic_cluster/lc_1/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_17_19_sp4_h_l_9
T_21_19_sp4_h_l_9
T_22_19_lc_trk_g2_1
T_22_19_wire_logic_cluster/lc_4/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_14_16_sp4_h_l_9
T_14_16_lc_trk_g1_4
T_14_16_wire_logic_cluster/lc_2/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_17_15_sp4_h_l_9
T_21_15_sp4_h_l_9
T_23_15_lc_trk_g2_4
T_23_15_wire_logic_cluster/lc_7/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_lc_trk_g1_6
T_16_15_wire_logic_cluster/lc_0/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_5_1
T_11_9_wire_logic_cluster/lc_4/out
T_11_5_sp4_v_t_45
T_11_9_sp4_v_t_45
T_10_10_lc_trk_g3_5
T_10_10_wire_logic_cluster/lc_4/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_address_cry_2
T_20_17_wire_logic_cluster/lc_2/cout
T_20_17_wire_logic_cluster/lc_3/in_3

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_address_cry_2_THRU_CO
T_20_17_wire_logic_cluster/lc_3/out
T_20_17_sp4_h_l_11
T_19_17_sp4_v_t_40
T_18_19_lc_trk_g1_5
T_18_19_wire_logic_cluster/lc_3/in_3

End 

Net : N_1803_cascade_
T_17_17_wire_logic_cluster/lc_4/ltout
T_17_17_wire_logic_cluster/lc_5/in_2

End 

Net : N_410
T_17_17_wire_logic_cluster/lc_5/out
T_16_16_lc_trk_g2_5
T_16_16_wire_logic_cluster/lc_6/in_1

T_17_17_wire_logic_cluster/lc_5/out
T_17_15_sp4_v_t_39
T_14_15_sp4_h_l_2
T_13_11_sp4_v_t_39
T_13_7_sp4_v_t_40
T_10_7_sp4_h_l_5
T_10_7_lc_trk_g0_0
T_10_7_wire_logic_cluster/lc_4/in_0

T_17_17_wire_logic_cluster/lc_5/out
T_17_15_sp4_v_t_39
T_14_15_sp4_h_l_2
T_13_11_sp4_v_t_39
T_13_7_sp4_v_t_40
T_10_7_sp4_h_l_5
T_10_7_lc_trk_g0_0
T_10_7_wire_logic_cluster/lc_3/in_1

T_17_17_wire_logic_cluster/lc_5/out
T_17_15_sp4_v_t_39
T_14_15_sp4_h_l_2
T_13_11_sp4_v_t_39
T_13_7_sp4_v_t_40
T_10_7_sp4_h_l_5
T_10_7_lc_trk_g0_0
T_10_7_input_2_2
T_10_7_wire_logic_cluster/lc_2/in_2

T_17_17_wire_logic_cluster/lc_5/out
T_17_15_sp4_v_t_39
T_14_15_sp4_h_l_2
T_13_11_sp4_v_t_39
T_10_11_sp4_h_l_2
T_9_11_lc_trk_g1_2
T_9_11_wire_logic_cluster/lc_6/in_3

T_17_17_wire_logic_cluster/lc_5/out
T_17_13_sp4_v_t_47
T_14_13_sp4_h_l_10
T_13_9_sp4_v_t_38
T_10_9_sp4_h_l_9
T_9_5_sp4_v_t_44
T_9_8_lc_trk_g0_4
T_9_8_wire_logic_cluster/lc_6/in_0

T_17_17_wire_logic_cluster/lc_5/out
T_17_15_sp4_v_t_39
T_14_15_sp4_h_l_2
T_13_11_sp4_v_t_39
T_13_7_sp4_v_t_40
T_10_7_sp4_h_l_5
T_10_7_lc_trk_g0_0
T_10_7_wire_logic_cluster/lc_1/in_1

T_17_17_wire_logic_cluster/lc_5/out
T_17_15_sp4_v_t_39
T_14_15_sp4_h_l_2
T_13_11_sp4_v_t_39
T_13_7_sp4_v_t_40
T_10_7_sp4_h_l_5
T_9_7_lc_trk_g1_5
T_9_7_wire_logic_cluster/lc_4/in_0

T_17_17_wire_logic_cluster/lc_5/out
T_17_13_sp4_v_t_47
T_14_13_sp4_h_l_10
T_13_9_sp4_v_t_38
T_10_9_sp4_h_l_9
T_9_5_sp4_v_t_44
T_9_6_lc_trk_g3_4
T_9_6_wire_logic_cluster/lc_4/in_3

T_17_17_wire_logic_cluster/lc_5/out
T_17_13_sp4_v_t_47
T_14_13_sp4_h_l_10
T_13_9_sp4_v_t_38
T_10_9_sp4_h_l_9
T_9_5_sp4_v_t_44
T_9_6_lc_trk_g3_4
T_9_6_wire_logic_cluster/lc_6/in_3

T_17_17_wire_logic_cluster/lc_5/out
T_17_13_sp4_v_t_47
T_14_13_sp4_h_l_10
T_13_9_sp4_v_t_38
T_10_9_sp4_h_l_9
T_9_5_sp4_v_t_44
T_9_8_lc_trk_g0_4
T_9_8_wire_logic_cluster/lc_1/in_3

T_17_17_wire_logic_cluster/lc_5/out
T_17_13_sp4_v_t_47
T_14_13_sp4_h_l_10
T_13_9_sp4_v_t_38
T_10_9_sp4_h_l_9
T_9_5_sp4_v_t_44
T_9_8_lc_trk_g0_4
T_9_8_wire_logic_cluster/lc_3/in_3

T_17_17_wire_logic_cluster/lc_5/out
T_17_15_sp4_v_t_39
T_14_15_sp4_h_l_2
T_13_11_sp4_v_t_39
T_13_7_sp4_v_t_40
T_10_7_sp4_h_l_5
T_9_7_lc_trk_g1_5
T_9_7_wire_logic_cluster/lc_7/in_3

T_17_17_wire_logic_cluster/lc_5/out
T_17_15_sp4_v_t_39
T_14_15_sp4_h_l_2
T_13_11_sp4_v_t_39
T_10_11_sp4_h_l_2
T_9_7_sp4_v_t_39
T_9_10_lc_trk_g0_7
T_9_10_wire_logic_cluster/lc_0/in_1

T_17_17_wire_logic_cluster/lc_5/out
T_17_13_sp4_v_t_47
T_14_13_sp4_h_l_10
T_13_9_sp4_v_t_38
T_10_9_sp4_h_l_9
T_9_5_sp4_v_t_44
T_9_8_lc_trk_g0_4
T_9_8_wire_logic_cluster/lc_7/in_3

T_17_17_wire_logic_cluster/lc_5/out
T_17_13_sp4_v_t_47
T_14_13_sp4_h_l_10
T_13_9_sp4_v_t_38
T_10_9_sp4_h_l_9
T_9_5_sp4_v_t_44
T_9_8_lc_trk_g0_4
T_9_8_wire_logic_cluster/lc_4/in_0

T_17_17_wire_logic_cluster/lc_5/out
T_17_15_sp4_v_t_39
T_14_15_sp4_h_l_2
T_13_11_sp4_v_t_39
T_13_7_sp4_v_t_40
T_10_7_sp4_h_l_5
T_9_7_lc_trk_g1_5
T_9_7_wire_logic_cluster/lc_6/in_0

T_17_17_wire_logic_cluster/lc_5/out
T_17_13_sp4_v_t_47
T_14_13_sp4_h_l_10
T_13_9_sp4_v_t_38
T_10_9_sp4_h_l_9
T_9_9_lc_trk_g0_1
T_9_9_wire_logic_cluster/lc_2/in_1

T_17_17_wire_logic_cluster/lc_5/out
T_17_15_sp4_v_t_39
T_14_15_sp4_h_l_2
T_13_11_sp4_v_t_39
T_10_11_sp4_h_l_2
T_9_7_sp4_v_t_39
T_9_10_lc_trk_g0_7
T_9_10_wire_logic_cluster/lc_2/in_1

T_17_17_wire_logic_cluster/lc_5/out
T_17_13_sp4_v_t_47
T_14_13_sp4_h_l_10
T_13_9_sp4_v_t_38
T_10_9_sp4_h_l_9
T_9_9_lc_trk_g1_1
T_9_9_wire_logic_cluster/lc_1/in_3

T_17_17_wire_logic_cluster/lc_5/out
T_17_13_sp4_v_t_47
T_14_13_sp4_h_l_10
T_13_9_sp4_v_t_38
T_10_9_sp4_h_l_9
T_9_5_sp4_v_t_44
T_9_8_lc_trk_g0_4
T_9_8_wire_logic_cluster/lc_5/in_3

T_17_17_wire_logic_cluster/lc_5/out
T_17_15_sp4_v_t_39
T_14_15_sp4_h_l_2
T_13_11_sp4_v_t_39
T_13_7_sp4_v_t_40
T_10_7_sp4_h_l_5
T_9_7_lc_trk_g1_5
T_9_7_wire_logic_cluster/lc_3/in_3

T_17_17_wire_logic_cluster/lc_5/out
T_17_15_sp4_v_t_39
T_14_15_sp4_h_l_2
T_13_11_sp4_v_t_39
T_13_7_sp4_v_t_40
T_10_7_sp4_h_l_5
T_9_7_lc_trk_g1_5
T_9_7_wire_logic_cluster/lc_5/in_3

T_17_17_wire_logic_cluster/lc_5/out
T_17_13_sp4_v_t_47
T_14_13_sp4_h_l_10
T_13_9_sp4_v_t_38
T_10_9_sp4_h_l_9
T_9_9_lc_trk_g0_1
T_9_9_wire_logic_cluster/lc_0/in_1

T_17_17_wire_logic_cluster/lc_5/out
T_17_13_sp4_v_t_47
T_14_13_sp4_h_l_10
T_13_9_sp4_v_t_38
T_10_9_sp4_h_l_9
T_9_9_lc_trk_g0_1
T_9_9_wire_logic_cluster/lc_6/in_1

T_17_17_wire_logic_cluster/lc_5/out
T_17_13_sp4_v_t_47
T_14_13_sp4_h_l_10
T_13_9_sp4_v_t_38
T_10_9_sp4_h_l_9
T_10_9_lc_trk_g1_4
T_10_9_wire_logic_cluster/lc_2/in_3

T_17_17_wire_logic_cluster/lc_5/out
T_17_13_sp4_v_t_47
T_14_13_sp4_h_l_10
T_13_9_sp4_v_t_38
T_10_9_sp4_h_l_9
T_9_9_lc_trk_g1_1
T_9_9_wire_logic_cluster/lc_5/in_3

T_17_17_wire_logic_cluster/lc_5/out
T_17_13_sp4_v_t_47
T_14_13_sp4_h_l_10
T_13_9_sp4_v_t_38
T_10_9_sp4_h_l_9
T_9_9_lc_trk_g1_1
T_9_9_wire_logic_cluster/lc_7/in_3

T_17_17_wire_logic_cluster/lc_5/out
T_17_13_sp4_v_t_47
T_14_13_sp4_h_l_10
T_13_9_sp4_v_t_38
T_10_9_sp4_h_l_9
T_10_9_lc_trk_g1_4
T_10_9_input_2_1
T_10_9_wire_logic_cluster/lc_1/in_2

T_17_17_wire_logic_cluster/lc_5/out
T_17_15_sp4_v_t_39
T_14_15_sp4_h_l_2
T_13_11_sp4_v_t_39
T_10_11_sp4_h_l_2
T_9_11_lc_trk_g1_2
T_9_11_wire_logic_cluster/lc_4/in_3

T_17_17_wire_logic_cluster/lc_5/out
T_17_13_sp4_v_t_47
T_14_13_sp4_h_l_10
T_13_9_sp4_v_t_38
T_10_9_sp4_h_l_9
T_9_9_lc_trk_g0_1
T_9_9_wire_logic_cluster/lc_3/in_0

T_17_17_wire_logic_cluster/lc_5/out
T_17_13_sp4_v_t_47
T_14_13_sp4_h_l_10
T_13_9_sp4_v_t_38
T_10_9_sp4_h_l_9
T_9_9_lc_trk_g0_1
T_9_9_wire_logic_cluster/lc_4/in_1

T_17_17_wire_logic_cluster/lc_5/out
T_17_15_sp4_v_t_39
T_18_19_sp4_h_l_8
T_22_19_sp4_h_l_11
T_22_19_lc_trk_g1_6
T_22_19_input_2_7
T_22_19_wire_logic_cluster/lc_7/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_214_0
T_16_10_wire_logic_cluster/lc_3/out
T_16_1_sp12_v_t_22
T_5_13_sp12_h_l_1
T_5_13_sp4_h_l_0
T_8_9_sp4_v_t_43
T_9_9_sp4_h_l_11
T_11_9_lc_trk_g2_6
T_11_9_input_2_4
T_11_9_wire_logic_cluster/lc_4/in_2

T_16_10_wire_logic_cluster/lc_3/out
T_16_1_sp12_v_t_22
T_5_13_sp12_h_l_1
T_5_13_sp4_h_l_0
T_8_9_sp4_v_t_43
T_9_9_sp4_h_l_11
T_12_5_sp4_v_t_46
T_12_8_lc_trk_g1_6
T_12_8_input_2_1
T_12_8_wire_logic_cluster/lc_1/in_2

T_16_10_wire_logic_cluster/lc_3/out
T_16_1_sp12_v_t_22
T_5_13_sp12_h_l_1
T_5_13_sp4_h_l_0
T_8_9_sp4_v_t_43
T_9_9_sp4_h_l_11
T_12_5_sp4_v_t_46
T_12_9_lc_trk_g1_3
T_12_9_wire_logic_cluster/lc_3/in_1

T_16_10_wire_logic_cluster/lc_3/out
T_16_1_sp12_v_t_22
T_5_13_sp12_h_l_1
T_5_13_sp4_h_l_0
T_8_9_sp4_v_t_43
T_7_12_lc_trk_g3_3
T_7_12_wire_logic_cluster/lc_4/in_0

T_16_10_wire_logic_cluster/lc_3/out
T_16_1_sp12_v_t_22
T_5_13_sp12_h_l_1
T_10_13_lc_trk_g0_5
T_10_13_wire_logic_cluster/lc_7/in_0

T_16_10_wire_logic_cluster/lc_3/out
T_17_7_sp4_v_t_47
T_18_11_sp4_h_l_4
T_14_11_sp4_h_l_4
T_10_11_sp4_h_l_4
T_11_11_lc_trk_g3_4
T_11_11_wire_logic_cluster/lc_0/in_1

T_16_10_wire_logic_cluster/lc_3/out
T_17_7_sp4_v_t_47
T_18_11_sp4_h_l_4
T_18_11_lc_trk_g1_1
T_18_11_input_2_0
T_18_11_wire_logic_cluster/lc_0/in_2

T_16_10_wire_logic_cluster/lc_3/out
T_17_7_sp4_v_t_47
T_18_11_sp4_h_l_4
T_21_7_sp4_v_t_47
T_21_8_lc_trk_g3_7
T_21_8_wire_logic_cluster/lc_1/in_1

T_16_10_wire_logic_cluster/lc_3/out
T_17_7_sp4_v_t_47
T_18_11_sp4_h_l_4
T_21_7_sp4_v_t_47
T_20_8_lc_trk_g3_7
T_20_8_wire_logic_cluster/lc_4/in_0

T_16_10_wire_logic_cluster/lc_3/out
T_16_10_sp4_h_l_11
T_15_6_sp4_v_t_46
T_12_10_sp4_h_l_4
T_12_10_lc_trk_g1_1
T_12_10_wire_logic_cluster/lc_4/in_0

T_16_10_wire_logic_cluster/lc_3/out
T_16_1_sp12_v_t_22
T_5_13_sp12_h_l_1
T_11_13_lc_trk_g1_6
T_11_13_wire_logic_cluster/lc_2/in_1

T_16_10_wire_logic_cluster/lc_3/out
T_17_7_sp4_v_t_47
T_18_11_sp4_h_l_4
T_22_11_sp4_h_l_0
T_23_11_lc_trk_g3_0
T_23_11_wire_logic_cluster/lc_4/in_1

T_16_10_wire_logic_cluster/lc_3/out
T_16_10_sp4_h_l_11
T_12_10_sp4_h_l_7
T_11_10_lc_trk_g1_7
T_11_10_wire_logic_cluster/lc_2/in_0

T_16_10_wire_logic_cluster/lc_3/out
T_17_7_sp4_v_t_47
T_18_11_sp4_h_l_4
T_18_11_lc_trk_g1_1
T_18_11_wire_logic_cluster/lc_1/in_3

T_16_10_wire_logic_cluster/lc_3/out
T_14_10_sp4_h_l_3
T_13_6_sp4_v_t_45
T_13_8_lc_trk_g3_0
T_13_8_wire_logic_cluster/lc_5/in_0

T_16_10_wire_logic_cluster/lc_3/out
T_16_10_sp4_h_l_11
T_19_6_sp4_v_t_46
T_19_9_lc_trk_g1_6
T_19_9_wire_logic_cluster/lc_4/in_1

T_16_10_wire_logic_cluster/lc_3/out
T_14_10_sp4_h_l_3
T_13_6_sp4_v_t_45
T_13_9_lc_trk_g0_5
T_13_9_wire_logic_cluster/lc_4/in_1

T_16_10_wire_logic_cluster/lc_3/out
T_16_10_sp4_h_l_11
T_15_6_sp4_v_t_46
T_15_7_lc_trk_g3_6
T_15_7_input_2_1
T_15_7_wire_logic_cluster/lc_1/in_2

T_16_10_wire_logic_cluster/lc_3/out
T_16_10_sp4_h_l_11
T_12_10_sp4_h_l_7
T_11_10_sp4_v_t_36
T_10_12_lc_trk_g1_1
T_10_12_wire_logic_cluster/lc_0/in_0

T_16_10_wire_logic_cluster/lc_3/out
T_14_10_sp4_h_l_3
T_14_10_lc_trk_g0_6
T_14_10_input_2_4
T_14_10_wire_logic_cluster/lc_4/in_2

T_16_10_wire_logic_cluster/lc_3/out
T_17_7_sp4_v_t_47
T_18_11_sp4_h_l_4
T_21_7_sp4_v_t_47
T_20_10_lc_trk_g3_7
T_20_10_wire_logic_cluster/lc_3/in_1

T_16_10_wire_logic_cluster/lc_3/out
T_17_7_sp4_v_t_47
T_18_11_sp4_h_l_4
T_14_11_sp4_h_l_4
T_13_11_lc_trk_g0_4
T_13_11_wire_logic_cluster/lc_3/in_1

T_16_10_wire_logic_cluster/lc_3/out
T_14_10_sp4_h_l_3
T_13_10_sp4_v_t_44
T_13_14_lc_trk_g1_1
T_13_14_wire_logic_cluster/lc_0/in_0

T_16_10_wire_logic_cluster/lc_3/out
T_16_10_sp4_h_l_11
T_15_6_sp4_v_t_41
T_14_9_lc_trk_g3_1
T_14_9_wire_logic_cluster/lc_3/in_1

T_16_10_wire_logic_cluster/lc_3/out
T_16_10_sp4_h_l_11
T_19_6_sp4_v_t_46
T_18_8_lc_trk_g2_3
T_18_8_wire_logic_cluster/lc_0/in_1

T_16_10_wire_logic_cluster/lc_3/out
T_16_1_sp12_v_t_22
T_16_9_lc_trk_g2_1
T_16_9_input_2_1
T_16_9_wire_logic_cluster/lc_1/in_2

T_16_10_wire_logic_cluster/lc_3/out
T_16_10_sp4_h_l_11
T_18_10_lc_trk_g2_6
T_18_10_wire_logic_cluster/lc_0/in_0

T_16_10_wire_logic_cluster/lc_3/out
T_14_10_sp4_h_l_3
T_13_10_lc_trk_g1_3
T_13_10_wire_logic_cluster/lc_3/in_1

T_16_10_wire_logic_cluster/lc_3/out
T_17_7_sp4_v_t_47
T_17_9_lc_trk_g2_2
T_17_9_wire_logic_cluster/lc_3/in_1

T_16_10_wire_logic_cluster/lc_3/out
T_15_10_lc_trk_g2_3
T_15_10_wire_logic_cluster/lc_3/in_0

T_16_10_wire_logic_cluster/lc_3/out
T_15_9_lc_trk_g3_3
T_15_9_wire_logic_cluster/lc_3/in_1

End 

Net : I2C_top_level_inst1.s_command_2
T_21_23_wire_logic_cluster/lc_2/out
T_21_20_sp4_v_t_44
T_21_22_lc_trk_g2_1
T_21_22_wire_logic_cluster/lc_2/in_1

T_21_23_wire_logic_cluster/lc_2/out
T_21_20_sp4_v_t_44
T_21_22_lc_trk_g2_1
T_21_22_input_2_5
T_21_22_wire_logic_cluster/lc_5/in_2

T_21_23_wire_logic_cluster/lc_2/out
T_22_22_lc_trk_g3_2
T_22_22_wire_logic_cluster/lc_0/in_1

T_21_23_wire_logic_cluster/lc_2/out
T_22_22_lc_trk_g3_2
T_22_22_input_2_7
T_22_22_wire_logic_cluster/lc_7/in_2

T_21_23_wire_logic_cluster/lc_2/out
T_21_20_sp4_v_t_44
T_21_22_lc_trk_g2_1
T_21_22_wire_logic_cluster/lc_0/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.c_addr_RNI50BS1_7
T_18_17_wire_logic_cluster/lc_4/out
T_18_18_lc_trk_g0_4
T_18_18_input_2_4
T_18_18_wire_logic_cluster/lc_4/in_2

End 

Net : N_1861_0
T_17_16_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_45
T_17_8_sp4_v_t_46
T_16_10_lc_trk_g0_0
T_16_10_wire_logic_cluster/lc_3/in_1

T_17_16_wire_logic_cluster/lc_4/out
T_17_15_sp4_v_t_40
T_14_15_sp4_h_l_11
T_15_15_lc_trk_g2_3
T_15_15_wire_logic_cluster/lc_5/in_0

T_17_16_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_45
T_17_8_sp4_v_t_46
T_16_10_lc_trk_g0_0
T_16_10_input_2_4
T_16_10_wire_logic_cluster/lc_4/in_2

T_17_16_wire_logic_cluster/lc_4/out
T_17_15_lc_trk_g0_4
T_17_15_wire_logic_cluster/lc_2/in_0

End 

Net : N_1613
T_17_16_wire_logic_cluster/lc_0/out
T_17_16_lc_trk_g2_0
T_17_16_wire_logic_cluster/lc_4/in_0

T_17_16_wire_logic_cluster/lc_0/out
T_17_16_sp4_h_l_5
T_13_16_sp4_h_l_1
T_9_16_sp4_h_l_9
T_9_16_lc_trk_g1_4
T_9_16_wire_logic_cluster/lc_0/in_3

T_17_16_wire_logic_cluster/lc_0/out
T_17_16_lc_trk_g2_0
T_17_16_wire_logic_cluster/lc_2/in_0

T_17_16_wire_logic_cluster/lc_0/out
T_17_16_lc_trk_g2_0
T_17_16_wire_logic_cluster/lc_5/in_3

T_17_16_wire_logic_cluster/lc_0/out
T_17_16_sp4_h_l_5
T_13_16_sp4_h_l_1
T_9_16_sp4_h_l_9
T_9_16_lc_trk_g1_4
T_9_16_wire_logic_cluster/lc_1/in_0

T_17_16_wire_logic_cluster/lc_0/out
T_17_16_lc_trk_g2_0
T_17_16_wire_logic_cluster/lc_3/in_3

T_17_16_wire_logic_cluster/lc_0/out
T_17_16_sp4_h_l_5
T_13_16_sp4_h_l_1
T_9_16_sp4_h_l_9
T_9_16_lc_trk_g1_4
T_9_16_wire_logic_cluster/lc_6/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_interrupts_5
T_10_9_wire_logic_cluster/lc_3/out
T_4_9_sp12_h_l_1
T_15_9_sp12_v_t_22
T_15_14_lc_trk_g3_6
T_15_14_input_2_1
T_15_14_wire_logic_cluster/lc_1/in_2

T_10_9_wire_logic_cluster/lc_3/out
T_10_8_sp4_v_t_38
T_11_12_sp4_h_l_9
T_14_12_sp4_v_t_44
T_13_15_lc_trk_g3_4
T_13_15_wire_logic_cluster/lc_0/in_3

T_10_9_wire_logic_cluster/lc_3/out
T_10_8_sp4_v_t_38
T_10_12_lc_trk_g0_3
T_10_12_wire_logic_cluster/lc_0/in_3

End 

Net : I2C_top_level_inst1_I2C_Interpreter_inst_c_state_5
T_18_16_wire_logic_cluster/lc_3/out
T_18_16_lc_trk_g0_3
T_18_16_wire_logic_cluster/lc_6/in_1

T_18_16_wire_logic_cluster/lc_3/out
T_18_15_sp4_v_t_38
T_19_19_sp4_h_l_9
T_20_19_lc_trk_g2_1
T_20_19_wire_logic_cluster/lc_4/in_3

T_18_16_wire_logic_cluster/lc_3/out
T_18_16_lc_trk_g0_3
T_18_16_input_2_3
T_18_16_wire_logic_cluster/lc_3/in_2

T_18_16_wire_logic_cluster/lc_3/out
T_18_16_lc_trk_g0_3
T_18_16_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_i_2_5_cascade_
T_15_14_wire_logic_cluster/lc_1/ltout
T_15_14_wire_logic_cluster/lc_2/in_2

End 

Net : I2C_top_level_inst1_I2C_Interpreter_inst_c_state_21
T_18_16_wire_logic_cluster/lc_5/out
T_18_16_lc_trk_g1_5
T_18_16_input_2_6
T_18_16_wire_logic_cluster/lc_6/in_2

T_18_16_wire_logic_cluster/lc_5/out
T_18_15_sp4_v_t_42
T_19_19_sp4_h_l_7
T_20_19_lc_trk_g2_7
T_20_19_wire_logic_cluster/lc_4/in_1

T_18_16_wire_logic_cluster/lc_5/out
T_16_16_sp4_h_l_7
T_19_16_sp4_v_t_42
T_20_20_sp4_h_l_7
T_20_20_lc_trk_g1_2
T_20_20_wire_logic_cluster/lc_3/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNIRU3QZ0Z5_cascade_
T_19_10_wire_logic_cluster/lc_2/ltout
T_19_10_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_8_cascade_
T_19_10_wire_logic_cluster/lc_3/ltout
T_19_10_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_data_interrupts_8
T_10_9_wire_logic_cluster/lc_5/out
T_10_9_sp12_h_l_1
T_20_9_sp4_h_l_10
T_23_9_sp4_v_t_38
T_20_13_sp4_h_l_3
T_19_9_sp4_v_t_45
T_19_10_lc_trk_g2_5
T_19_10_input_2_1
T_19_10_wire_logic_cluster/lc_1/in_2

T_10_9_wire_logic_cluster/lc_5/out
T_10_9_sp12_h_l_1
T_20_9_sp4_h_l_10
T_23_9_sp4_v_t_38
T_20_13_sp4_h_l_3
T_19_13_lc_trk_g0_3
T_19_13_wire_logic_cluster/lc_0/in_1

T_10_9_wire_logic_cluster/lc_5/out
T_11_8_sp4_v_t_43
T_12_8_sp4_h_l_11
T_12_8_lc_trk_g0_6
T_12_8_wire_logic_cluster/lc_1/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_8
T_19_10_wire_logic_cluster/lc_3/out
T_19_10_lc_trk_g1_3
T_19_10_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_1_8_cascade_
T_19_10_wire_logic_cluster/lc_1/ltout
T_19_10_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNII5LHZ0Z5
T_21_13_wire_logic_cluster/lc_1/out
T_21_11_sp4_v_t_47
T_18_11_sp4_h_l_10
T_18_11_lc_trk_g1_7
T_18_11_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_21
T_18_11_wire_logic_cluster/lc_3/out
T_18_11_lc_trk_g1_3
T_18_11_wire_logic_cluster/lc_3/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_21_cascade_
T_18_11_wire_logic_cluster/lc_3/ltout
T_18_11_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_data_interrupts_9
T_20_13_wire_logic_cluster/lc_4/out
T_20_11_sp4_v_t_37
T_21_11_sp4_h_l_0
T_21_11_lc_trk_g1_5
T_21_11_input_2_4
T_21_11_wire_logic_cluster/lc_4/in_2

T_20_13_wire_logic_cluster/lc_4/out
T_20_11_sp4_v_t_37
T_21_15_sp4_h_l_0
T_22_15_lc_trk_g3_0
T_22_15_wire_logic_cluster/lc_0/in_3

T_20_13_wire_logic_cluster/lc_4/out
T_19_13_sp4_h_l_0
T_18_13_sp4_v_t_37
T_15_17_sp4_h_l_0
T_14_13_sp4_v_t_37
T_13_14_lc_trk_g2_5
T_13_14_wire_logic_cluster/lc_0/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_9_cascade_
T_21_16_wire_logic_cluster/lc_1/ltout
T_21_16_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_9
T_21_16_wire_logic_cluster/lc_1/out
T_21_16_lc_trk_g3_1
T_21_16_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNILBSLZ0Z7_cascade_
T_21_16_wire_logic_cluster/lc_0/ltout
T_21_16_wire_logic_cluster/lc_1/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_data_config_21
T_18_15_wire_logic_cluster/lc_4/out
T_19_15_sp4_h_l_8
T_22_11_sp4_v_t_45
T_21_13_lc_trk_g2_0
T_21_13_input_2_0
T_21_13_wire_logic_cluster/lc_0/in_2

T_18_15_wire_logic_cluster/lc_4/out
T_19_15_sp4_h_l_8
T_22_11_sp4_v_t_39
T_21_13_lc_trk_g1_2
T_21_13_wire_logic_cluster/lc_5/in_0

T_18_15_wire_logic_cluster/lc_4/out
T_19_15_sp4_h_l_8
T_22_11_sp4_v_t_45
T_19_11_sp4_h_l_2
T_18_11_lc_trk_g1_2
T_18_11_wire_logic_cluster/lc_1/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNII0GHZ0Z5_cascade_
T_19_17_wire_logic_cluster/lc_2/ltout
T_19_17_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_12_cascade_
T_19_17_wire_logic_cluster/lc_3/ltout
T_19_17_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_12
T_19_17_wire_logic_cluster/lc_3/out
T_19_17_lc_trk_g1_3
T_19_17_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_i_2_9
T_21_11_wire_logic_cluster/lc_4/out
T_21_10_sp4_v_t_40
T_21_14_sp4_v_t_45
T_21_16_lc_trk_g2_0
T_21_16_input_2_0
T_21_16_wire_logic_cluster/lc_0/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_1_21_cascade_
T_21_13_wire_logic_cluster/lc_0/ltout
T_21_13_wire_logic_cluster/lc_1/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_data_config_12
T_18_15_wire_logic_cluster/lc_3/out
T_19_14_sp4_v_t_39
T_16_18_sp4_h_l_7
T_19_14_sp4_v_t_36
T_19_17_lc_trk_g1_4
T_19_17_input_2_5
T_19_17_wire_logic_cluster/lc_5/in_2

T_18_15_wire_logic_cluster/lc_3/out
T_19_15_lc_trk_g0_3
T_19_15_wire_logic_cluster/lc_2/in_1

T_18_15_wire_logic_cluster/lc_3/out
T_18_11_sp4_v_t_43
T_18_7_sp4_v_t_44
T_17_8_lc_trk_g3_4
T_17_8_wire_logic_cluster/lc_6/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_1_12
T_19_17_wire_logic_cluster/lc_5/out
T_20_17_sp4_h_l_10
T_19_17_lc_trk_g0_2
T_19_17_input_2_2
T_19_17_wire_logic_cluster/lc_2/in_2

End 

Net : I2C_top_level_inst1.s_command_3
T_21_23_wire_logic_cluster/lc_3/out
T_21_22_lc_trk_g1_3
T_21_22_wire_logic_cluster/lc_2/in_0

T_21_23_wire_logic_cluster/lc_3/out
T_21_22_lc_trk_g1_3
T_21_22_wire_logic_cluster/lc_5/in_1

T_21_23_wire_logic_cluster/lc_3/out
T_22_22_lc_trk_g3_3
T_22_22_input_2_0
T_22_22_wire_logic_cluster/lc_0/in_2

T_21_23_wire_logic_cluster/lc_3/out
T_21_22_lc_trk_g1_3
T_21_22_wire_logic_cluster/lc_7/in_1

T_21_23_wire_logic_cluster/lc_3/out
T_22_22_lc_trk_g3_3
T_22_22_wire_logic_cluster/lc_7/in_3

T_21_23_wire_logic_cluster/lc_3/out
T_21_22_lc_trk_g1_3
T_21_22_input_2_0
T_21_22_wire_logic_cluster/lc_0/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_5_8
T_12_8_wire_logic_cluster/lc_1/out
T_12_8_lc_trk_g3_1
T_12_8_wire_logic_cluster/lc_4/in_0

End 

Net : N_1614
T_13_16_wire_logic_cluster/lc_0/out
T_13_16_sp4_h_l_5
T_16_12_sp4_v_t_40
T_16_8_sp4_v_t_45
T_16_10_lc_trk_g3_0
T_16_10_wire_logic_cluster/lc_3/in_0

T_13_16_wire_logic_cluster/lc_0/out
T_13_14_sp4_v_t_45
T_14_14_sp4_h_l_1
T_17_10_sp4_v_t_36
T_17_11_lc_trk_g3_4
T_17_11_wire_logic_cluster/lc_0/in_1

T_13_16_wire_logic_cluster/lc_0/out
T_13_14_sp4_v_t_45
T_14_14_sp4_h_l_1
T_17_14_sp4_v_t_43
T_17_15_lc_trk_g3_3
T_17_15_wire_logic_cluster/lc_0/in_0

T_13_16_wire_logic_cluster/lc_0/out
T_13_16_sp4_h_l_5
T_16_12_sp4_v_t_40
T_16_8_sp4_v_t_45
T_16_11_lc_trk_g0_5
T_16_11_wire_logic_cluster/lc_2/in_1

T_13_16_wire_logic_cluster/lc_0/out
T_13_14_sp4_v_t_45
T_14_14_sp4_h_l_1
T_17_14_sp4_v_t_43
T_17_15_lc_trk_g3_3
T_17_15_wire_logic_cluster/lc_1/in_3

T_13_16_wire_logic_cluster/lc_0/out
T_13_16_sp4_h_l_5
T_9_16_sp4_h_l_5
T_9_16_lc_trk_g0_0
T_9_16_wire_logic_cluster/lc_2/in_0

T_13_16_wire_logic_cluster/lc_0/out
T_13_16_sp4_h_l_5
T_16_12_sp4_v_t_40
T_16_8_sp4_v_t_45
T_16_11_lc_trk_g0_5
T_16_11_wire_logic_cluster/lc_5/in_0

T_13_16_wire_logic_cluster/lc_0/out
T_13_16_sp4_h_l_5
T_16_12_sp4_v_t_40
T_16_8_sp4_v_t_45
T_16_10_lc_trk_g3_0
T_16_10_wire_logic_cluster/lc_4/in_3

T_13_16_wire_logic_cluster/lc_0/out
T_13_14_sp4_v_t_45
T_14_14_sp4_h_l_1
T_17_14_sp4_v_t_43
T_17_15_lc_trk_g3_3
T_17_15_wire_logic_cluster/lc_4/in_0

T_13_16_wire_logic_cluster/lc_0/out
T_13_14_sp4_v_t_45
T_14_14_sp4_h_l_1
T_17_14_sp4_v_t_43
T_17_15_lc_trk_g3_3
T_17_15_input_2_2
T_17_15_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNITV2QZ0Z5_cascade_
T_22_16_wire_logic_cluster/lc_5/ltout
T_22_16_wire_logic_cluster/lc_6/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_2_cascade_
T_22_16_wire_logic_cluster/lc_6/ltout
T_22_16_wire_logic_cluster/lc_7/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_6_24_cascade_
T_18_8_wire_logic_cluster/lc_0/ltout
T_18_8_wire_logic_cluster/lc_1/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_2
T_22_16_wire_logic_cluster/lc_6/out
T_22_16_lc_trk_g3_6
T_22_16_wire_logic_cluster/lc_6/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_config_2
T_14_12_wire_logic_cluster/lc_1/out
T_14_12_sp4_h_l_7
T_17_12_sp4_v_t_37
T_18_16_sp4_h_l_0
T_22_16_sp4_h_l_8
T_22_16_lc_trk_g1_5
T_22_16_input_2_0
T_22_16_wire_logic_cluster/lc_0/in_2

T_14_12_wire_logic_cluster/lc_1/out
T_10_12_sp12_h_l_1
T_20_12_sp4_h_l_10
T_23_12_sp4_v_t_38
T_23_14_lc_trk_g3_3
T_23_14_wire_logic_cluster/lc_3/in_1

T_14_12_wire_logic_cluster/lc_1/out
T_14_12_sp4_h_l_7
T_17_12_sp4_v_t_37
T_17_8_sp4_v_t_45
T_17_4_sp4_v_t_45
T_16_8_lc_trk_g2_0
T_16_8_wire_logic_cluster/lc_5/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_1_2
T_22_16_wire_logic_cluster/lc_0/out
T_22_16_lc_trk_g3_0
T_22_16_input_2_5
T_22_16_wire_logic_cluster/lc_5/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1318
T_12_12_wire_logic_cluster/lc_7/out
T_12_10_sp4_v_t_43
T_13_10_sp4_h_l_6
T_17_10_sp4_h_l_9
T_21_10_sp4_h_l_5
T_20_10_lc_trk_g1_5
T_20_10_wire_logic_cluster/lc_5/in_3

T_12_12_wire_logic_cluster/lc_7/out
T_10_12_sp4_h_l_11
T_13_8_sp4_v_t_46
T_14_8_sp4_h_l_4
T_18_8_sp4_h_l_7
T_22_8_sp4_h_l_10
T_21_8_lc_trk_g1_2
T_21_8_wire_logic_cluster/lc_0/in_3

T_12_12_wire_logic_cluster/lc_7/out
T_10_12_sp4_h_l_11
T_13_8_sp4_v_t_46
T_14_8_sp4_h_l_4
T_14_8_lc_trk_g1_1
T_14_8_wire_logic_cluster/lc_7/in_3

T_12_12_wire_logic_cluster/lc_7/out
T_11_12_lc_trk_g2_7
T_11_12_wire_logic_cluster/lc_0/in_3

T_12_12_wire_logic_cluster/lc_7/out
T_11_12_lc_trk_g2_7
T_11_12_wire_logic_cluster/lc_2/in_3

T_12_12_wire_logic_cluster/lc_7/out
T_10_12_sp4_h_l_11
T_9_12_lc_trk_g0_3
T_9_12_wire_logic_cluster/lc_2/in_3

T_12_12_wire_logic_cluster/lc_7/out
T_11_12_lc_trk_g2_7
T_11_12_wire_logic_cluster/lc_1/in_0

T_12_12_wire_logic_cluster/lc_7/out
T_10_12_sp4_h_l_11
T_9_12_lc_trk_g0_3
T_9_12_wire_logic_cluster/lc_4/in_3

T_12_12_wire_logic_cluster/lc_7/out
T_10_12_sp4_h_l_11
T_13_8_sp4_v_t_46
T_13_10_lc_trk_g3_3
T_13_10_wire_logic_cluster/lc_5/in_3

T_12_12_wire_logic_cluster/lc_7/out
T_12_7_sp12_v_t_22
T_12_9_lc_trk_g3_5
T_12_9_wire_logic_cluster/lc_5/in_3

T_12_12_wire_logic_cluster/lc_7/out
T_11_13_lc_trk_g0_7
T_11_13_wire_logic_cluster/lc_0/in_3

T_12_12_wire_logic_cluster/lc_7/out
T_13_11_lc_trk_g3_7
T_13_11_wire_logic_cluster/lc_5/in_3

T_12_12_wire_logic_cluster/lc_7/out
T_11_12_lc_trk_g2_7
T_11_12_wire_logic_cluster/lc_5/in_0

T_12_12_wire_logic_cluster/lc_7/out
T_12_10_sp4_v_t_43
T_13_10_sp4_h_l_6
T_17_10_sp4_h_l_9
T_21_10_sp4_h_l_5
T_20_10_lc_trk_g1_5
T_20_10_wire_logic_cluster/lc_2/in_0

T_12_12_wire_logic_cluster/lc_7/out
T_11_12_lc_trk_g2_7
T_11_12_wire_logic_cluster/lc_6/in_3

T_12_12_wire_logic_cluster/lc_7/out
T_12_10_sp4_v_t_43
T_13_10_sp4_h_l_6
T_15_10_lc_trk_g3_3
T_15_10_wire_logic_cluster/lc_5/in_3

T_12_12_wire_logic_cluster/lc_7/out
T_12_7_sp12_v_t_22
T_12_14_lc_trk_g3_2
T_12_14_wire_logic_cluster/lc_6/in_3

T_12_12_wire_logic_cluster/lc_7/out
T_10_12_sp4_h_l_11
T_9_12_lc_trk_g0_3
T_9_12_wire_logic_cluster/lc_0/in_3

T_12_12_wire_logic_cluster/lc_7/out
T_12_9_sp4_v_t_38
T_13_9_sp4_h_l_3
T_17_9_sp4_h_l_6
T_17_9_lc_trk_g0_3
T_17_9_wire_logic_cluster/lc_2/in_3

T_12_12_wire_logic_cluster/lc_7/out
T_10_12_sp4_h_l_11
T_13_8_sp4_v_t_46
T_13_10_lc_trk_g3_3
T_13_10_wire_logic_cluster/lc_2/in_0

T_12_12_wire_logic_cluster/lc_7/out
T_12_10_sp4_v_t_43
T_13_10_sp4_h_l_6
T_15_10_lc_trk_g3_3
T_15_10_wire_logic_cluster/lc_2/in_0

T_12_12_wire_logic_cluster/lc_7/out
T_11_13_lc_trk_g0_7
T_11_13_wire_logic_cluster/lc_1/in_0

T_12_12_wire_logic_cluster/lc_7/out
T_12_9_sp4_v_t_38
T_13_9_sp4_h_l_3
T_14_9_lc_trk_g2_3
T_14_9_wire_logic_cluster/lc_2/in_3

T_12_12_wire_logic_cluster/lc_7/out
T_12_9_sp4_v_t_38
T_13_9_sp4_h_l_3
T_15_9_lc_trk_g3_6
T_15_9_wire_logic_cluster/lc_2/in_3

T_12_12_wire_logic_cluster/lc_7/out
T_12_7_sp12_v_t_22
T_12_9_lc_trk_g3_5
T_12_9_wire_logic_cluster/lc_2/in_0

T_12_12_wire_logic_cluster/lc_7/out
T_13_11_lc_trk_g3_7
T_13_11_wire_logic_cluster/lc_2/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_24
T_20_10_wire_logic_cluster/lc_5/out
T_20_8_sp4_v_t_39
T_17_8_sp4_h_l_8
T_18_8_lc_trk_g3_0
T_18_8_wire_logic_cluster/lc_0/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1
T_23_14_wire_logic_cluster/lc_1/out
T_23_14_lc_trk_g3_1
T_23_14_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_cascade_
T_23_14_wire_logic_cluster/lc_1/ltout
T_23_14_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNID2RLZ0Z7_cascade_
T_23_14_wire_logic_cluster/lc_0/ltout
T_23_14_wire_logic_cluster/lc_1/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_i_2_1
T_21_11_wire_logic_cluster/lc_7/out
T_21_10_sp4_v_t_46
T_18_14_sp4_h_l_11
T_22_14_sp4_h_l_7
T_23_14_lc_trk_g3_7
T_23_14_input_2_0
T_23_14_wire_logic_cluster/lc_0/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_data_coarseovf_1
T_19_11_wire_logic_cluster/lc_7/out
T_19_11_sp4_h_l_3
T_21_11_lc_trk_g3_6
T_21_11_input_2_7
T_21_11_wire_logic_cluster/lc_7/in_2

T_19_11_wire_logic_cluster/lc_7/out
T_19_9_sp4_v_t_43
T_20_13_sp4_h_l_6
T_24_13_sp4_h_l_6
T_24_13_lc_trk_g0_3
T_24_13_wire_logic_cluster/lc_2/in_1

T_19_11_wire_logic_cluster/lc_7/out
T_19_11_sp4_h_l_3
T_15_11_sp4_h_l_11
T_16_11_lc_trk_g3_3
T_16_11_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_i_0_6_cascade_
T_15_12_wire_logic_cluster/lc_1/ltout
T_15_12_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_18_cascade_
T_23_10_wire_logic_cluster/lc_6/ltout
T_23_10_wire_logic_cluster/lc_7/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkstopmask_18
T_21_10_wire_logic_cluster/lc_3/out
T_22_6_sp4_v_t_42
T_22_10_sp4_v_t_42
T_22_12_lc_trk_g3_7
T_22_12_input_2_0
T_22_12_wire_logic_cluster/lc_0/in_2

T_21_10_wire_logic_cluster/lc_3/out
T_22_6_sp4_v_t_42
T_22_10_sp4_v_t_42
T_22_12_lc_trk_g2_7
T_22_12_wire_logic_cluster/lc_1/in_0

T_21_10_wire_logic_cluster/lc_3/out
T_15_10_sp12_h_l_1
T_14_10_lc_trk_g1_1
T_14_10_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_18
T_23_10_wire_logic_cluster/lc_6/out
T_23_10_lc_trk_g1_6
T_23_10_wire_logic_cluster/lc_6/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNIGVGHZ0Z5_cascade_
T_23_10_wire_logic_cluster/lc_5/ltout
T_23_10_wire_logic_cluster/lc_6/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_0_18
T_22_12_wire_logic_cluster/lc_0/out
T_22_10_sp4_v_t_45
T_23_10_sp4_h_l_1
T_23_10_lc_trk_g0_4
T_23_10_wire_logic_cluster/lc_5/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_coarseovf_5
T_20_11_wire_logic_cluster/lc_3/out
T_20_10_sp4_v_t_38
T_17_14_sp4_h_l_3
T_13_14_sp4_h_l_6
T_15_14_lc_trk_g3_3
T_15_14_wire_logic_cluster/lc_1/in_3

T_20_11_wire_logic_cluster/lc_3/out
T_14_11_sp12_h_l_1
T_13_11_sp12_v_t_22
T_13_15_lc_trk_g3_1
T_13_15_wire_logic_cluster/lc_1/in_1

T_20_11_wire_logic_cluster/lc_3/out
T_14_11_sp12_h_l_1
T_13_11_sp12_v_t_22
T_13_12_sp4_v_t_44
T_10_12_sp4_h_l_9
T_10_12_lc_trk_g1_4
T_10_12_wire_logic_cluster/lc_2/in_3

End 

Net : I2C_top_level_inst1_I2C_Interpreter_inst_c_state_6
T_18_16_wire_logic_cluster/lc_4/out
T_18_16_lc_trk_g3_4
T_18_16_wire_logic_cluster/lc_7/in_0

T_18_16_wire_logic_cluster/lc_4/out
T_18_8_sp12_v_t_23
T_19_20_sp12_h_l_0
T_20_20_lc_trk_g1_4
T_20_20_wire_logic_cluster/lc_4/in_1

T_18_16_wire_logic_cluster/lc_4/out
T_18_8_sp12_v_t_23
T_19_20_sp12_h_l_0
T_23_20_lc_trk_g0_3
T_23_20_wire_logic_cluster/lc_4/in_3

T_18_16_wire_logic_cluster/lc_4/out
T_18_8_sp12_v_t_23
T_19_20_sp12_h_l_0
T_24_20_lc_trk_g0_4
T_24_20_input_2_2
T_24_20_wire_logic_cluster/lc_2/in_2

T_18_16_wire_logic_cluster/lc_4/out
T_18_8_sp12_v_t_23
T_19_20_sp12_h_l_0
T_22_20_sp4_h_l_5
T_25_16_sp4_v_t_46
T_24_19_lc_trk_g3_6
T_24_19_wire_logic_cluster/lc_7/in_0

T_18_16_wire_logic_cluster/lc_4/out
T_18_8_sp12_v_t_23
T_19_20_sp12_h_l_0
T_24_20_lc_trk_g1_4
T_24_20_wire_logic_cluster/lc_7/in_0

T_18_16_wire_logic_cluster/lc_4/out
T_18_8_sp12_v_t_23
T_19_20_sp12_h_l_0
T_20_20_lc_trk_g1_4
T_20_20_input_2_1
T_20_20_wire_logic_cluster/lc_1/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_data_interrupts_1
T_20_13_wire_logic_cluster/lc_0/out
T_21_10_sp4_v_t_41
T_21_11_lc_trk_g3_1
T_21_11_wire_logic_cluster/lc_7/in_3

T_20_13_wire_logic_cluster/lc_0/out
T_17_13_sp12_h_l_0
T_24_13_lc_trk_g1_0
T_24_13_input_2_1
T_24_13_wire_logic_cluster/lc_1/in_2

T_20_13_wire_logic_cluster/lc_0/out
T_20_9_sp12_v_t_23
T_9_9_sp12_h_l_0
T_11_9_lc_trk_g0_7
T_11_9_wire_logic_cluster/lc_4/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_5_cascade_
T_13_15_wire_logic_cluster/lc_6/ltout
T_13_15_wire_logic_cluster/lc_7/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_5
T_13_15_wire_logic_cluster/lc_6/out
T_13_15_lc_trk_g3_6
T_13_15_wire_logic_cluster/lc_6/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNICF3QZ0Z5
T_13_15_wire_logic_cluster/lc_1/out
T_13_15_lc_trk_g1_1
T_13_15_wire_logic_cluster/lc_6/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_0_5
T_13_16_wire_logic_cluster/lc_5/out
T_13_15_lc_trk_g1_5
T_13_15_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkctrovf_5
T_15_14_wire_logic_cluster/lc_4/out
T_15_12_sp4_v_t_37
T_12_16_sp4_h_l_0
T_13_16_lc_trk_g2_0
T_13_16_wire_logic_cluster/lc_5/in_3

T_15_14_wire_logic_cluster/lc_4/out
T_15_14_lc_trk_g0_4
T_15_14_wire_logic_cluster/lc_3/in_3

T_15_14_wire_logic_cluster/lc_4/out
T_15_12_sp4_v_t_37
T_12_12_sp4_h_l_0
T_8_12_sp4_h_l_3
T_10_12_lc_trk_g3_6
T_10_12_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_0_21
T_21_13_wire_logic_cluster/lc_2/out
T_21_13_lc_trk_g2_2
T_21_13_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkctrovf_21
T_21_13_wire_logic_cluster/lc_3/out
T_21_13_lc_trk_g1_3
T_21_13_input_2_2
T_21_13_wire_logic_cluster/lc_2/in_2

T_21_13_wire_logic_cluster/lc_3/out
T_21_13_lc_trk_g0_3
T_21_13_wire_logic_cluster/lc_6/in_3

T_21_13_wire_logic_cluster/lc_3/out
T_21_12_sp4_v_t_38
T_18_12_sp4_h_l_9
T_18_12_lc_trk_g0_4
T_18_12_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.un3_addr_mem_cry_2_c_RNI3RPTZ0Z1
T_18_18_wire_logic_cluster/lc_3/out
T_18_14_sp4_v_t_43
T_15_14_sp4_h_l_0
T_11_14_sp4_h_l_3
T_10_10_sp4_v_t_38
T_10_6_sp4_v_t_38
T_10_2_sp4_v_t_43
T_10_0_span4_vert_20
T_9_2_lc_trk_g2_1
T_9_2_wire_logic_cluster/lc_3/in_0

T_18_18_wire_logic_cluster/lc_3/out
T_18_14_sp4_v_t_43
T_15_14_sp4_h_l_0
T_11_14_sp4_h_l_3
T_10_10_sp4_v_t_38
T_7_10_sp4_h_l_3
T_9_10_lc_trk_g3_6
T_9_10_wire_logic_cluster/lc_1/in_0

T_18_18_wire_logic_cluster/lc_3/out
T_18_14_sp4_v_t_43
T_15_14_sp4_h_l_0
T_11_14_sp4_h_l_3
T_7_14_sp4_h_l_6
T_9_14_lc_trk_g2_3
T_9_14_wire_logic_cluster/lc_5/in_0

T_18_18_wire_logic_cluster/lc_3/out
T_18_9_sp12_v_t_22
T_7_9_sp12_h_l_1
T_10_9_lc_trk_g1_1
T_10_9_wire_logic_cluster/lc_6/in_0

T_18_18_wire_logic_cluster/lc_3/out
T_18_14_sp4_v_t_43
T_15_14_sp4_h_l_0
T_14_14_sp4_v_t_37
T_14_16_lc_trk_g3_0
T_14_16_wire_logic_cluster/lc_5/in_0

T_18_18_wire_logic_cluster/lc_3/out
T_18_14_sp4_v_t_43
T_15_14_sp4_h_l_0
T_14_14_sp4_v_t_37
T_14_16_lc_trk_g3_0
T_14_16_wire_logic_cluster/lc_4/in_3

T_18_18_wire_logic_cluster/lc_3/out
T_19_17_sp4_v_t_39
T_16_17_sp4_h_l_8
T_15_17_lc_trk_g1_0
T_15_17_wire_logic_cluster/lc_7/in_0

T_18_18_wire_logic_cluster/lc_3/out
T_19_17_sp4_v_t_39
T_16_17_sp4_h_l_8
T_15_17_lc_trk_g1_0
T_15_17_wire_logic_cluster/lc_5/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_address_cry_3
T_20_17_wire_logic_cluster/lc_3/cout
T_20_17_wire_logic_cluster/lc_4/in_3

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_address_s_4
T_20_17_wire_logic_cluster/lc_4/out
T_19_18_lc_trk_g0_4
T_19_18_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.un3_addr_mem_cry_2
T_18_18_wire_logic_cluster/lc_2/cout
T_18_18_wire_logic_cluster/lc_3/in_3

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_0_cascade_
T_21_8_wire_logic_cluster/lc_0/ltout
T_21_8_wire_logic_cluster/lc_1/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_6_0
T_21_8_wire_logic_cluster/lc_1/out
T_21_7_lc_trk_g1_1
T_21_7_wire_logic_cluster/lc_3/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkctrovf_3
T_16_14_wire_logic_cluster/lc_1/out
T_15_14_sp4_h_l_10
T_14_14_lc_trk_g1_2
T_14_14_wire_logic_cluster/lc_0/in_3

T_16_14_wire_logic_cluster/lc_1/out
T_15_14_sp4_h_l_10
T_14_14_lc_trk_g1_2
T_14_14_input_2_1
T_14_14_wire_logic_cluster/lc_1/in_2

T_16_14_wire_logic_cluster/lc_1/out
T_15_14_sp4_h_l_10
T_14_10_sp4_v_t_38
T_11_10_sp4_h_l_9
T_11_10_lc_trk_g1_4
T_11_10_wire_logic_cluster/lc_4/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_2
T_14_8_wire_logic_cluster/lc_7/out
T_15_7_lc_trk_g3_7
T_15_7_wire_logic_cluster/lc_1/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_6_2
T_15_7_wire_logic_cluster/lc_1/out
T_15_8_lc_trk_g1_1
T_15_8_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkstopmask_21
T_20_14_wire_logic_cluster/lc_2/out
T_21_13_lc_trk_g3_2
T_21_13_wire_logic_cluster/lc_2/in_3

T_20_14_wire_logic_cluster/lc_2/out
T_21_13_lc_trk_g3_2
T_21_13_wire_logic_cluster/lc_6/in_1

T_20_14_wire_logic_cluster/lc_2/out
T_20_14_sp4_h_l_9
T_19_10_sp4_v_t_44
T_18_12_lc_trk_g0_2
T_18_12_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.n_data_system_o_1_sqmuxa
T_15_15_wire_logic_cluster/lc_5/out
T_15_13_sp4_v_t_39
T_12_17_sp4_h_l_2
T_8_17_sp4_h_l_2
T_4_17_sp4_h_l_5
T_0_17_span4_horz_16
T_0_17_lc_trk_g1_0
T_0_17_wire_gbuf/in

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.n_data_system_o_1_sqmuxa_g
T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_9_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_9_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_9_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_13_wire_logic_cluster/lc_7/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_13_wire_logic_cluster/lc_7/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_13_wire_logic_cluster/lc_7/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_13_wire_logic_cluster/lc_7/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_13_wire_logic_cluster/lc_7/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_13_wire_logic_cluster/lc_7/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_13_wire_logic_cluster/lc_7/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_13_wire_logic_cluster/lc_7/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_20_13_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_20_13_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_20_13_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_20_13_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_20_13_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_20_13_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_20_13_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_20_13_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_10_wire_logic_cluster/lc_7/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_10_wire_logic_cluster/lc_7/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_10_wire_logic_cluster/lc_7/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_10_wire_logic_cluster/lc_7/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_10_wire_logic_cluster/lc_7/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_9_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_9_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_9_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_9_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_9_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_9_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_9_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_9_wire_logic_cluster/lc_0/cen

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.N_1868_0
T_16_16_wire_logic_cluster/lc_2/out
T_15_15_lc_trk_g2_2
T_15_15_wire_logic_cluster/lc_5/in_1

T_16_16_wire_logic_cluster/lc_2/out
T_16_14_sp12_v_t_23
T_16_26_sp12_v_t_23
T_16_27_lc_trk_g2_7
T_16_27_wire_logic_cluster/lc_6/in_3

T_16_16_wire_logic_cluster/lc_2/out
T_15_15_lc_trk_g2_2
T_15_15_wire_logic_cluster/lc_1/in_1

T_16_16_wire_logic_cluster/lc_2/out
T_15_15_lc_trk_g3_2
T_15_15_wire_logic_cluster/lc_6/in_1

T_16_16_wire_logic_cluster/lc_2/out
T_16_15_lc_trk_g1_2
T_16_15_wire_logic_cluster/lc_4/in_3

T_16_16_wire_logic_cluster/lc_2/out
T_16_14_sp12_v_t_23
T_16_15_lc_trk_g3_7
T_16_15_wire_logic_cluster/lc_7/in_1

End 

Net : I2C_top_level_inst1.s_command_1
T_21_23_wire_logic_cluster/lc_1/out
T_21_22_lc_trk_g1_1
T_21_22_wire_logic_cluster/lc_5/in_3

T_21_23_wire_logic_cluster/lc_1/out
T_21_22_lc_trk_g1_1
T_21_22_wire_logic_cluster/lc_1/in_1

T_21_23_wire_logic_cluster/lc_1/out
T_22_22_lc_trk_g3_1
T_22_22_wire_logic_cluster/lc_0/in_0

T_21_23_wire_logic_cluster/lc_1/out
T_21_22_lc_trk_g1_1
T_21_22_wire_logic_cluster/lc_7/in_3

T_21_23_wire_logic_cluster/lc_1/out
T_22_22_lc_trk_g3_1
T_22_22_wire_logic_cluster/lc_7/in_1

T_21_23_wire_logic_cluster/lc_1/out
T_21_22_lc_trk_g1_1
T_21_22_wire_logic_cluster/lc_0/in_0

T_21_23_wire_logic_cluster/lc_1/out
T_21_22_lc_trk_g1_1
T_21_22_wire_logic_cluster/lc_3/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_215_0
T_17_11_wire_logic_cluster/lc_0/out
T_17_11_sp4_h_l_5
T_13_11_sp4_h_l_1
T_9_11_sp4_h_l_4
T_12_7_sp4_v_t_41
T_11_9_lc_trk_g0_4
T_11_9_wire_logic_cluster/lc_4/in_0

T_17_11_wire_logic_cluster/lc_0/out
T_17_11_sp4_h_l_5
T_13_11_sp4_h_l_1
T_9_11_sp4_h_l_4
T_8_11_sp4_v_t_41
T_7_12_lc_trk_g3_1
T_7_12_input_2_0
T_7_12_wire_logic_cluster/lc_0/in_2

T_17_11_wire_logic_cluster/lc_0/out
T_18_8_sp4_v_t_41
T_18_4_sp4_v_t_37
T_18_8_sp4_v_t_45
T_18_9_lc_trk_g2_5
T_18_9_input_2_7
T_18_9_wire_logic_cluster/lc_7/in_2

T_17_11_wire_logic_cluster/lc_0/out
T_18_8_sp4_v_t_41
T_18_4_sp4_v_t_37
T_18_8_sp4_v_t_45
T_18_9_lc_trk_g2_5
T_18_9_input_2_1
T_18_9_wire_logic_cluster/lc_1/in_2

T_17_11_wire_logic_cluster/lc_0/out
T_17_11_sp4_h_l_5
T_13_11_sp4_h_l_1
T_12_11_lc_trk_g1_1
T_12_11_wire_logic_cluster/lc_4/in_0

T_17_11_wire_logic_cluster/lc_0/out
T_17_11_sp4_h_l_5
T_13_11_sp4_h_l_1
T_9_11_sp4_h_l_4
T_12_7_sp4_v_t_41
T_12_8_lc_trk_g2_1
T_12_8_wire_logic_cluster/lc_1/in_0

T_17_11_wire_logic_cluster/lc_0/out
T_17_11_sp4_h_l_5
T_16_11_sp4_v_t_46
T_15_13_lc_trk_g0_0
T_15_13_wire_logic_cluster/lc_0/in_0

T_17_11_wire_logic_cluster/lc_0/out
T_17_11_sp4_h_l_5
T_17_11_lc_trk_g0_0
T_17_11_wire_logic_cluster/lc_6/in_0

T_17_11_wire_logic_cluster/lc_0/out
T_17_11_sp4_h_l_5
T_17_11_lc_trk_g0_0
T_17_11_wire_logic_cluster/lc_4/in_0

T_17_11_wire_logic_cluster/lc_0/out
T_17_11_sp4_h_l_5
T_16_11_sp4_v_t_46
T_13_15_sp4_h_l_4
T_14_15_lc_trk_g2_4
T_14_15_wire_logic_cluster/lc_0/in_0

T_17_11_wire_logic_cluster/lc_0/out
T_17_11_sp4_h_l_5
T_13_11_sp4_h_l_5
T_12_11_sp4_v_t_40
T_11_13_lc_trk_g0_5
T_11_13_wire_logic_cluster/lc_3/in_0

T_17_11_wire_logic_cluster/lc_0/out
T_17_12_lc_trk_g1_0
T_17_12_wire_logic_cluster/lc_4/in_1

T_17_11_wire_logic_cluster/lc_0/out
T_18_8_sp4_v_t_41
T_18_4_sp4_v_t_37
T_18_8_sp4_v_t_45
T_18_9_lc_trk_g2_5
T_18_9_wire_logic_cluster/lc_0/in_1

T_17_11_wire_logic_cluster/lc_0/out
T_17_10_lc_trk_g1_0
T_17_10_wire_logic_cluster/lc_4/in_1

T_17_11_wire_logic_cluster/lc_0/out
T_17_12_lc_trk_g1_0
T_17_12_wire_logic_cluster/lc_6/in_3

T_17_11_wire_logic_cluster/lc_0/out
T_17_11_sp4_h_l_5
T_17_11_lc_trk_g0_0
T_17_11_wire_logic_cluster/lc_7/in_1

T_17_11_wire_logic_cluster/lc_0/out
T_18_8_sp4_v_t_41
T_15_8_sp4_h_l_10
T_14_8_sp4_v_t_47
T_14_10_lc_trk_g2_2
T_14_10_wire_logic_cluster/lc_3/in_1

T_17_11_wire_logic_cluster/lc_0/out
T_17_10_lc_trk_g1_0
T_17_10_wire_logic_cluster/lc_3/in_0

T_17_11_wire_logic_cluster/lc_0/out
T_17_10_lc_trk_g1_0
T_17_10_wire_logic_cluster/lc_7/in_0

T_17_11_wire_logic_cluster/lc_0/out
T_17_12_lc_trk_g1_0
T_17_12_wire_logic_cluster/lc_2/in_1

T_17_11_wire_logic_cluster/lc_0/out
T_17_11_sp4_h_l_5
T_13_11_sp4_h_l_5
T_12_11_lc_trk_g0_5
T_12_11_wire_logic_cluster/lc_0/in_1

T_17_11_wire_logic_cluster/lc_0/out
T_18_8_sp4_v_t_41
T_15_8_sp4_h_l_10
T_14_8_lc_trk_g1_2
T_14_8_input_2_3
T_14_8_wire_logic_cluster/lc_3/in_2

T_17_11_wire_logic_cluster/lc_0/out
T_17_12_lc_trk_g1_0
T_17_12_wire_logic_cluster/lc_0/in_1

T_17_11_wire_logic_cluster/lc_0/out
T_17_10_lc_trk_g1_0
T_17_10_wire_logic_cluster/lc_5/in_0

T_17_11_wire_logic_cluster/lc_0/out
T_17_10_lc_trk_g1_0
T_17_10_wire_logic_cluster/lc_6/in_1

T_17_11_wire_logic_cluster/lc_0/out
T_17_11_sp4_h_l_5
T_13_11_sp4_h_l_5
T_12_11_lc_trk_g0_5
T_12_11_wire_logic_cluster/lc_2/in_1

T_17_11_wire_logic_cluster/lc_0/out
T_17_10_lc_trk_g1_0
T_17_10_wire_logic_cluster/lc_1/in_0

T_17_11_wire_logic_cluster/lc_0/out
T_17_10_lc_trk_g1_0
T_17_10_wire_logic_cluster/lc_2/in_1

T_17_11_wire_logic_cluster/lc_0/out
T_17_11_sp4_h_l_5
T_13_11_sp4_h_l_5
T_15_11_lc_trk_g2_0
T_15_11_wire_logic_cluster/lc_3/in_1

T_17_11_wire_logic_cluster/lc_0/out
T_18_12_lc_trk_g2_0
T_18_12_wire_logic_cluster/lc_3/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_data_coarseovf_3
T_20_11_wire_logic_cluster/lc_1/out
T_20_11_sp4_h_l_7
T_19_11_sp4_v_t_36
T_19_14_lc_trk_g1_4
T_19_14_input_2_3
T_19_14_wire_logic_cluster/lc_3/in_2

T_20_11_wire_logic_cluster/lc_1/out
T_20_11_sp4_h_l_7
T_23_11_sp4_v_t_42
T_23_15_sp4_v_t_42
T_22_16_lc_trk_g3_2
T_22_16_wire_logic_cluster/lc_2/in_1

T_20_11_wire_logic_cluster/lc_1/out
T_20_11_sp4_h_l_7
T_16_11_sp4_h_l_3
T_12_11_sp4_h_l_6
T_11_7_sp4_v_t_43
T_11_10_lc_trk_g0_3
T_11_10_wire_logic_cluster/lc_0/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_3
T_14_14_wire_logic_cluster/lc_3/out
T_14_14_lc_trk_g1_3
T_14_14_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_3_cascade_
T_14_14_wire_logic_cluster/lc_3/ltout
T_14_14_wire_logic_cluster/lc_4/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_6_27
T_20_8_wire_logic_cluster/lc_4/out
T_20_8_lc_trk_g0_4
T_20_8_wire_logic_cluster/lc_3/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_27
T_11_12_wire_logic_cluster/lc_0/out
T_11_8_sp12_v_t_23
T_12_8_sp12_h_l_0
T_20_8_lc_trk_g0_3
T_20_8_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINCRLZ0Z7_cascade_
T_14_14_wire_logic_cluster/lc_2/ltout
T_14_14_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_i_2_3
T_19_14_wire_logic_cluster/lc_3/out
T_13_14_sp12_h_l_1
T_14_14_lc_trk_g0_5
T_14_14_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_0_12
T_19_15_wire_logic_cluster/lc_0/out
T_19_11_sp12_v_t_23
T_19_17_lc_trk_g2_4
T_19_17_wire_logic_cluster/lc_2/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkctrovf_12
T_16_14_wire_logic_cluster/lc_6/out
T_17_11_sp4_v_t_37
T_18_15_sp4_h_l_0
T_19_15_lc_trk_g3_0
T_19_15_wire_logic_cluster/lc_0/in_3

T_16_14_wire_logic_cluster/lc_6/out
T_17_11_sp4_v_t_37
T_18_15_sp4_h_l_0
T_19_15_lc_trk_g3_0
T_19_15_input_2_1
T_19_15_wire_logic_cluster/lc_1/in_2

T_16_14_wire_logic_cluster/lc_6/out
T_17_11_sp4_v_t_37
T_17_7_sp4_v_t_37
T_17_8_lc_trk_g2_5
T_17_8_wire_logic_cluster/lc_6/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_29
T_11_12_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_45
T_13_9_sp4_h_l_8
T_17_9_sp4_h_l_8
T_19_9_lc_trk_g2_5
T_19_9_wire_logic_cluster/lc_4/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_6_29
T_19_9_wire_logic_cluster/lc_4/out
T_19_9_lc_trk_g0_4
T_19_9_wire_logic_cluster/lc_3/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_6
T_9_12_wire_logic_cluster/lc_2/out
T_10_13_lc_trk_g2_2
T_10_13_wire_logic_cluster/lc_7/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_6_6
T_10_13_wire_logic_cluster/lc_7/out
T_8_13_sp12_h_l_1
T_13_13_lc_trk_g1_5
T_13_13_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.n_data_system_o_1_sqmuxa
T_16_27_wire_logic_cluster/lc_6/out
T_17_26_sp4_v_t_45
T_17_30_sp4_v_t_46
T_17_33_lc_trk_g1_6
T_17_33_wire_gbuf/in

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.n_data_system_o_1_sqmuxa_g
T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_19_16_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_19_16_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_19_16_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_19_16_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_19_16_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_19_16_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_19_16_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_19_16_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_17_12_wire_logic_cluster/lc_5/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_17_12_wire_logic_cluster/lc_5/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_17_12_wire_logic_cluster/lc_5/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_17_12_wire_logic_cluster/lc_5/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_20_15_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_20_15_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_17_11_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_20_14_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_20_14_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_20_14_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_20_14_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_20_14_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_20_14_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_20_14_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_20_14_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_12_11_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_12_11_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_12_11_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_21_10_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_21_10_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_21_10_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_21_10_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_21_10_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_21_10_wire_logic_cluster/lc_0/cen

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_5_7
T_7_12_wire_logic_cluster/lc_0/out
T_7_8_sp4_v_t_37
T_8_12_sp4_h_l_6
T_7_12_lc_trk_g1_6
T_7_12_wire_logic_cluster/lc_3/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_data_config_14
T_23_13_wire_logic_cluster/lc_1/out
T_22_13_sp4_h_l_10
T_18_13_sp4_h_l_6
T_14_13_sp4_h_l_9
T_16_13_lc_trk_g3_4
T_16_13_wire_logic_cluster/lc_1/in_0

T_23_13_wire_logic_cluster/lc_1/out
T_22_13_sp4_h_l_10
T_18_13_sp4_h_l_6
T_17_9_sp4_v_t_46
T_16_12_lc_trk_g3_6
T_16_12_wire_logic_cluster/lc_6/in_3

T_23_13_wire_logic_cluster/lc_1/out
T_23_11_sp4_v_t_47
T_24_11_sp4_h_l_10
T_20_11_sp4_h_l_1
T_16_11_sp4_h_l_1
T_12_11_sp4_h_l_9
T_14_11_lc_trk_g3_4
T_14_11_input_2_3
T_14_11_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_22
T_22_14_wire_logic_cluster/lc_4/out
T_22_14_lc_trk_g1_4
T_22_14_wire_logic_cluster/lc_4/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_data_interrupts_22
T_18_13_wire_logic_cluster/lc_4/out
T_18_14_lc_trk_g0_4
T_18_14_input_2_2
T_18_14_wire_logic_cluster/lc_2/in_2

T_18_13_wire_logic_cluster/lc_4/out
T_18_14_lc_trk_g1_4
T_18_14_wire_logic_cluster/lc_4/in_3

T_18_13_wire_logic_cluster/lc_4/out
T_18_11_sp4_v_t_37
T_15_11_sp4_h_l_6
T_14_7_sp4_v_t_43
T_13_8_lc_trk_g3_3
T_13_8_wire_logic_cluster/lc_5/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_interrupts_4
T_20_13_wire_logic_cluster/lc_3/out
T_14_13_sp12_h_l_1
T_13_1_sp12_v_t_22
T_13_12_lc_trk_g2_2
T_13_12_input_2_0
T_13_12_wire_logic_cluster/lc_0/in_2

T_20_13_wire_logic_cluster/lc_3/out
T_20_12_sp4_v_t_38
T_17_12_sp4_h_l_9
T_13_12_sp4_h_l_0
T_13_12_lc_trk_g0_5
T_13_12_wire_logic_cluster/lc_3/in_0

T_20_13_wire_logic_cluster/lc_3/out
T_20_12_sp4_v_t_38
T_17_12_sp4_h_l_9
T_13_12_sp4_h_l_0
T_12_12_sp4_v_t_37
T_11_13_lc_trk_g2_5
T_11_13_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_1_22
T_18_14_wire_logic_cluster/lc_2/out
T_18_14_lc_trk_g0_2
T_18_14_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNINALHZ0Z5
T_18_14_wire_logic_cluster/lc_1/out
T_14_14_sp12_h_l_1
T_22_14_lc_trk_g0_2
T_22_14_input_2_4
T_22_14_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_22_cascade_
T_22_14_wire_logic_cluster/lc_4/ltout
T_22_14_wire_logic_cluster/lc_5/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_1_4_cascade_
T_13_12_wire_logic_cluster/lc_0/ltout
T_13_12_wire_logic_cluster/lc_1/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNITT7DZ0Z7_cascade_
T_21_16_wire_logic_cluster/lc_3/ltout
T_21_16_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_10
T_21_16_wire_logic_cluster/lc_4/out
T_21_16_lc_trk_g1_4
T_21_16_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_10_cascade_
T_21_16_wire_logic_cluster/lc_4/ltout
T_21_16_wire_logic_cluster/lc_5/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_i_2_10
T_19_14_wire_logic_cluster/lc_0/out
T_18_14_sp4_h_l_8
T_22_14_sp4_h_l_11
T_21_14_sp4_v_t_40
T_21_16_lc_trk_g2_5
T_21_16_wire_logic_cluster/lc_3/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_data_coarseovf_10
T_19_14_wire_logic_cluster/lc_5/out
T_19_14_lc_trk_g3_5
T_19_14_input_2_0
T_19_14_wire_logic_cluster/lc_0/in_2

T_19_14_wire_logic_cluster/lc_5/out
T_19_13_sp4_v_t_42
T_20_13_sp4_h_l_0
T_23_13_sp4_v_t_40
T_22_15_lc_trk_g0_5
T_22_15_wire_logic_cluster/lc_2/in_1

T_19_14_wire_logic_cluster/lc_5/out
T_19_13_sp4_v_t_42
T_16_13_sp4_h_l_7
T_15_9_sp4_v_t_42
T_14_11_lc_trk_g0_7
T_14_11_wire_logic_cluster/lc_0/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_8
T_19_13_wire_logic_cluster/lc_2/out
T_19_13_lc_trk_g3_2
T_19_13_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_8_cascade_
T_19_13_wire_logic_cluster/lc_2/ltout
T_19_13_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIG6SLZ0Z7_cascade_
T_19_13_wire_logic_cluster/lc_1/ltout
T_19_13_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_i_2_8_cascade_
T_19_13_wire_logic_cluster/lc_0/ltout
T_19_13_wire_logic_cluster/lc_1/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_6_7
T_7_12_wire_logic_cluster/lc_4/out
T_7_12_lc_trk_g2_4
T_7_12_wire_logic_cluster/lc_3/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_28
T_11_12_wire_logic_cluster/lc_1/out
T_11_9_sp4_v_t_42
T_12_9_sp4_h_l_0
T_13_9_lc_trk_g3_0
T_13_9_wire_logic_cluster/lc_4/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_7
T_9_12_wire_logic_cluster/lc_4/out
T_8_12_sp4_h_l_0
T_7_12_lc_trk_g1_0
T_7_12_wire_logic_cluster/lc_4/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_6_28
T_13_9_wire_logic_cluster/lc_4/out
T_13_9_lc_trk_g2_4
T_13_9_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_config_11
T_18_15_wire_logic_cluster/lc_1/out
T_19_11_sp4_v_t_38
T_20_15_sp4_h_l_9
T_19_15_sp4_v_t_44
T_19_17_lc_trk_g3_1
T_19_17_input_2_6
T_19_17_wire_logic_cluster/lc_6/in_2

T_18_15_wire_logic_cluster/lc_1/out
T_18_15_sp4_h_l_7
T_20_15_lc_trk_g3_2
T_20_15_wire_logic_cluster/lc_1/in_0

T_18_15_wire_logic_cluster/lc_1/out
T_18_15_sp4_h_l_7
T_17_11_sp4_v_t_42
T_14_11_sp4_h_l_1
T_14_11_lc_trk_g0_4
T_14_11_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNIDRFHZ0Z5
T_19_17_wire_logic_cluster/lc_7/out
T_19_17_lc_trk_g2_7
T_19_17_wire_logic_cluster/lc_0/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_11_cascade_
T_19_17_wire_logic_cluster/lc_0/ltout
T_19_17_wire_logic_cluster/lc_1/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_0_cascade_
T_24_13_wire_logic_cluster/lc_6/ltout
T_24_13_wire_logic_cluster/lc_7/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_0
T_24_13_wire_logic_cluster/lc_6/out
T_24_13_lc_trk_g1_6
T_24_13_wire_logic_cluster/lc_6/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_1_5_cascade_
T_13_15_wire_logic_cluster/lc_0/ltout
T_13_15_wire_logic_cluster/lc_1/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNIJL2QZ0Z5_cascade_
T_24_13_wire_logic_cluster/lc_5/ltout
T_24_13_wire_logic_cluster/lc_6/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_0_0
T_22_11_wire_logic_cluster/lc_3/out
T_22_11_sp4_h_l_11
T_26_11_sp4_h_l_7
T_25_11_sp4_v_t_36
T_24_13_lc_trk_g0_1
T_24_13_input_2_5
T_24_13_wire_logic_cluster/lc_5/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_1_11_cascade_
T_19_17_wire_logic_cluster/lc_6/ltout
T_19_17_wire_logic_cluster/lc_7/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_11
T_19_17_wire_logic_cluster/lc_0/out
T_19_17_lc_trk_g1_0
T_19_17_wire_logic_cluster/lc_0/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkctrovf_0
T_22_11_wire_logic_cluster/lc_4/out
T_22_11_lc_trk_g1_4
T_22_11_input_2_3
T_22_11_wire_logic_cluster/lc_3/in_2

T_22_11_wire_logic_cluster/lc_4/out
T_22_11_lc_trk_g0_4
T_22_11_wire_logic_cluster/lc_5/in_3

T_22_11_wire_logic_cluster/lc_4/out
T_22_10_sp4_v_t_40
T_19_10_sp4_h_l_11
T_15_10_sp4_h_l_7
T_16_10_lc_trk_g3_7
T_16_10_wire_logic_cluster/lc_7/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_2_cascade_
T_23_14_wire_logic_cluster/lc_4/ltout
T_23_14_wire_logic_cluster/lc_5/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_2
T_23_14_wire_logic_cluster/lc_4/out
T_23_14_lc_trk_g1_4
T_23_14_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_i_0_2
T_20_16_wire_logic_cluster/lc_5/out
T_20_14_sp4_v_t_39
T_21_14_sp4_h_l_7
T_23_14_lc_trk_g3_2
T_23_14_input_2_3
T_23_14_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkctrovf_2
T_20_16_wire_logic_cluster/lc_4/out
T_20_12_sp4_v_t_45
T_20_16_lc_trk_g1_0
T_20_16_input_2_5
T_20_16_wire_logic_cluster/lc_5/in_2

T_20_16_wire_logic_cluster/lc_4/out
T_20_12_sp4_v_t_45
T_20_16_lc_trk_g1_0
T_20_16_input_2_3
T_20_16_wire_logic_cluster/lc_3/in_2

T_20_16_wire_logic_cluster/lc_4/out
T_20_8_sp12_v_t_23
T_9_8_sp12_h_l_0
T_15_8_lc_trk_g0_7
T_15_8_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNII7RLZ0Z7_cascade_
T_23_14_wire_logic_cluster/lc_3/ltout
T_23_14_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.un3_addr_mem_cry_3
T_18_18_wire_logic_cluster/lc_3/cout
T_18_18_wire_logic_cluster/lc_4/in_3

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.un3_addr_mem_cry_3_c_RNI6VQTZ0Z1
T_18_18_wire_logic_cluster/lc_4/out
T_11_18_sp12_h_l_0
T_10_6_sp12_v_t_23
T_10_0_span12_vert_11
T_10_0_span4_vert_39
T_9_2_lc_trk_g0_2
T_9_2_wire_logic_cluster/lc_3/in_1

T_18_18_wire_logic_cluster/lc_4/out
T_18_14_sp4_v_t_45
T_15_14_sp4_h_l_2
T_11_14_sp4_h_l_2
T_7_14_sp4_h_l_2
T_9_14_lc_trk_g3_7
T_9_14_wire_logic_cluster/lc_5/in_1

T_18_18_wire_logic_cluster/lc_4/out
T_11_18_sp12_h_l_0
T_10_6_sp12_v_t_23
T_10_9_lc_trk_g2_3
T_10_9_wire_logic_cluster/lc_6/in_1

T_18_18_wire_logic_cluster/lc_4/out
T_18_10_sp12_v_t_23
T_7_10_sp12_h_l_0
T_9_10_lc_trk_g1_7
T_9_10_wire_logic_cluster/lc_1/in_1

T_18_18_wire_logic_cluster/lc_4/out
T_18_17_sp4_v_t_40
T_15_17_sp4_h_l_5
T_14_13_sp4_v_t_40
T_14_16_lc_trk_g0_0
T_14_16_wire_logic_cluster/lc_4/in_0

T_18_18_wire_logic_cluster/lc_4/out
T_18_17_sp4_v_t_40
T_15_17_sp4_h_l_5
T_14_13_sp4_v_t_40
T_14_16_lc_trk_g0_0
T_14_16_wire_logic_cluster/lc_5/in_1

T_18_18_wire_logic_cluster/lc_4/out
T_18_17_sp4_v_t_40
T_15_17_sp4_h_l_5
T_15_17_lc_trk_g0_0
T_15_17_wire_logic_cluster/lc_7/in_1

T_18_18_wire_logic_cluster/lc_4/out
T_18_17_sp4_v_t_40
T_15_17_sp4_h_l_5
T_15_17_lc_trk_g0_0
T_15_17_wire_logic_cluster/lc_5/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_data_interrupts_12
T_18_13_wire_logic_cluster/lc_0/out
T_17_13_sp4_h_l_8
T_20_13_sp4_v_t_36
T_19_17_lc_trk_g1_1
T_19_17_wire_logic_cluster/lc_5/in_3

T_18_13_wire_logic_cluster/lc_0/out
T_19_14_lc_trk_g2_0
T_19_14_input_2_4
T_19_14_wire_logic_cluster/lc_4/in_2

T_18_13_wire_logic_cluster/lc_0/out
T_18_9_sp4_v_t_37
T_15_9_sp4_h_l_6
T_17_9_lc_trk_g3_3
T_17_9_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_config_22
T_18_15_wire_logic_cluster/lc_7/out
T_18_14_lc_trk_g0_7
T_18_14_wire_logic_cluster/lc_2/in_3

T_18_15_wire_logic_cluster/lc_7/out
T_18_14_lc_trk_g0_7
T_18_14_wire_logic_cluster/lc_5/in_0

T_18_15_wire_logic_cluster/lc_7/out
T_18_15_sp4_h_l_3
T_17_11_sp4_v_t_45
T_17_7_sp4_v_t_41
T_14_7_sp4_h_l_10
T_13_7_lc_trk_g1_2
T_13_7_wire_logic_cluster/lc_2/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_23
T_13_10_wire_logic_cluster/lc_5/out
T_13_10_sp12_h_l_1
T_18_10_lc_trk_g0_5
T_18_10_wire_logic_cluster/lc_0/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_6_23_cascade_
T_18_10_wire_logic_cluster/lc_0/ltout
T_18_10_wire_logic_cluster/lc_1/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkstopmask_8
T_19_16_wire_logic_cluster/lc_5/out
T_20_12_sp4_v_t_46
T_20_8_sp4_v_t_42
T_19_12_lc_trk_g1_7
T_19_12_input_2_6
T_19_12_wire_logic_cluster/lc_6/in_2

T_19_16_wire_logic_cluster/lc_5/out
T_19_12_sp4_v_t_47
T_19_13_lc_trk_g3_7
T_19_13_input_2_6
T_19_13_wire_logic_cluster/lc_6/in_2

T_19_16_wire_logic_cluster/lc_5/out
T_20_12_sp4_v_t_46
T_20_8_sp4_v_t_42
T_17_8_sp4_h_l_1
T_13_8_sp4_h_l_4
T_12_8_lc_trk_g0_4
T_12_8_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_interrupts_10
T_20_13_wire_logic_cluster/lc_5/out
T_19_14_lc_trk_g0_5
T_19_14_wire_logic_cluster/lc_0/in_3

T_20_13_wire_logic_cluster/lc_5/out
T_20_13_sp12_h_l_1
T_28_13_sp4_h_l_8
T_24_13_sp4_h_l_8
T_23_13_sp4_v_t_39
T_22_15_lc_trk_g0_2
T_22_15_wire_logic_cluster/lc_1/in_3

T_20_13_wire_logic_cluster/lc_5/out
T_20_9_sp4_v_t_47
T_17_9_sp4_h_l_10
T_13_9_sp4_h_l_10
T_15_9_lc_trk_g3_7
T_15_9_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_4
T_13_12_wire_logic_cluster/lc_5/out
T_13_10_sp4_v_t_39
T_14_14_sp4_h_l_2
T_14_14_lc_trk_g1_7
T_14_14_wire_logic_cluster/lc_7/in_3

T_13_12_wire_logic_cluster/lc_5/out
T_13_12_lc_trk_g1_5
T_13_12_wire_logic_cluster/lc_5/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_0_8
T_19_12_wire_logic_cluster/lc_6/out
T_19_9_sp4_v_t_36
T_19_10_lc_trk_g3_4
T_19_10_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_i_0_4
T_12_11_wire_logic_cluster/lc_7/out
T_13_12_lc_trk_g2_7
T_13_12_wire_logic_cluster/lc_4/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISHRLZ0Z7_cascade_
T_13_12_wire_logic_cluster/lc_4/ltout
T_13_12_wire_logic_cluster/lc_5/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_6_8
T_11_8_wire_logic_cluster/lc_5/out
T_12_8_lc_trk_g0_5
T_12_8_wire_logic_cluster/lc_4/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_0_8
T_9_8_wire_logic_cluster/lc_0/out
T_9_8_sp4_h_l_5
T_11_8_lc_trk_g2_0
T_11_8_wire_logic_cluster/lc_5/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1320
T_16_16_wire_logic_cluster/lc_3/out
T_10_16_sp12_h_l_1
T_9_4_sp12_v_t_22
T_9_8_lc_trk_g2_1
T_9_8_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_3/out
T_16_16_sp4_h_l_11
T_15_12_sp4_v_t_41
T_16_12_sp4_h_l_9
T_12_12_sp4_h_l_5
T_11_8_sp4_v_t_40
T_10_10_lc_trk_g0_5
T_10_10_wire_logic_cluster/lc_2/in_3

T_16_16_wire_logic_cluster/lc_3/out
T_16_16_sp4_h_l_11
T_15_12_sp4_v_t_41
T_15_8_sp4_v_t_41
T_14_10_lc_trk_g1_4
T_14_10_wire_logic_cluster/lc_0/in_1

T_16_16_wire_logic_cluster/lc_3/out
T_16_16_sp4_h_l_11
T_15_12_sp4_v_t_41
T_15_8_sp4_v_t_41
T_15_11_lc_trk_g0_1
T_15_11_wire_logic_cluster/lc_2/in_1

T_16_16_wire_logic_cluster/lc_3/out
T_16_16_sp4_h_l_11
T_15_12_sp4_v_t_41
T_16_12_sp4_h_l_9
T_18_12_lc_trk_g3_4
T_18_12_wire_logic_cluster/lc_2/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_6_14_cascade_
T_12_9_wire_logic_cluster/lc_3/ltout
T_12_9_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_paddr_fsm_5
T_18_20_wire_logic_cluster/lc_5/out
T_18_18_sp4_v_t_39
T_18_14_sp4_v_t_39
T_17_17_lc_trk_g2_7
T_17_17_wire_logic_cluster/lc_7/in_0

T_18_20_wire_logic_cluster/lc_5/out
T_18_18_sp4_v_t_39
T_18_14_sp4_v_t_39
T_18_17_lc_trk_g0_7
T_18_17_wire_logic_cluster/lc_1/in_0

T_18_20_wire_logic_cluster/lc_5/out
T_18_20_lc_trk_g1_5
T_18_20_wire_logic_cluster/lc_5/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_0_i_o2_0_a3_6Z0Z_26
T_17_17_wire_logic_cluster/lc_7/out
T_17_17_lc_trk_g1_7
T_17_17_wire_logic_cluster/lc_5/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_1_14_cascade_
T_16_12_wire_logic_cluster/lc_6/ltout
T_16_12_wire_logic_cluster/lc_7/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_3_9
T_13_14_wire_logic_cluster/lc_2/out
T_13_14_lc_trk_g0_2
T_13_14_wire_logic_cluster/lc_1/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1319
T_16_10_wire_logic_cluster/lc_5/out
T_14_10_sp4_h_l_7
T_13_10_sp4_v_t_42
T_12_14_lc_trk_g1_7
T_12_14_wire_logic_cluster/lc_0/in_0

T_16_10_wire_logic_cluster/lc_5/out
T_16_8_sp4_v_t_39
T_13_12_sp4_h_l_7
T_9_12_sp4_h_l_7
T_10_12_lc_trk_g3_7
T_10_12_wire_logic_cluster/lc_3/in_1

T_16_10_wire_logic_cluster/lc_5/out
T_14_10_sp4_h_l_7
T_13_10_sp4_v_t_42
T_13_13_lc_trk_g1_2
T_13_13_wire_logic_cluster/lc_3/in_0

T_16_10_wire_logic_cluster/lc_5/out
T_16_9_sp4_v_t_42
T_13_9_sp4_h_l_1
T_14_9_lc_trk_g2_1
T_14_9_wire_logic_cluster/lc_0/in_1

T_16_10_wire_logic_cluster/lc_5/out
T_14_10_sp4_h_l_7
T_13_6_sp4_v_t_37
T_13_7_lc_trk_g3_5
T_13_7_wire_logic_cluster/lc_3/in_1

T_16_10_wire_logic_cluster/lc_5/out
T_16_8_sp4_v_t_39
T_17_8_sp4_h_l_7
T_21_8_sp4_h_l_3
T_24_8_sp4_v_t_45
T_23_11_lc_trk_g3_5
T_23_11_wire_logic_cluster/lc_1/in_1

T_16_10_wire_logic_cluster/lc_5/out
T_14_10_sp4_h_l_7
T_13_10_sp4_v_t_42
T_12_14_lc_trk_g1_7
T_12_14_wire_logic_cluster/lc_1/in_3

T_16_10_wire_logic_cluster/lc_5/out
T_14_10_sp4_h_l_7
T_13_10_sp4_v_t_42
T_13_11_lc_trk_g2_2
T_13_11_wire_logic_cluster/lc_0/in_0

T_16_10_wire_logic_cluster/lc_5/out
T_16_8_sp4_v_t_39
T_13_12_sp4_h_l_7
T_9_12_sp4_h_l_7
T_5_12_sp4_h_l_7
T_7_12_lc_trk_g2_2
T_7_12_wire_logic_cluster/lc_1/in_1

T_16_10_wire_logic_cluster/lc_5/out
T_14_10_sp4_h_l_7
T_18_10_sp4_h_l_10
T_20_10_lc_trk_g2_7
T_20_10_wire_logic_cluster/lc_0/in_1

T_16_10_wire_logic_cluster/lc_5/out
T_16_8_sp4_v_t_39
T_17_12_sp4_h_l_2
T_18_12_lc_trk_g3_2
T_18_12_wire_logic_cluster/lc_0/in_1

T_16_10_wire_logic_cluster/lc_5/out
T_16_8_sp4_v_t_39
T_17_8_sp4_h_l_7
T_18_8_lc_trk_g3_7
T_18_8_wire_logic_cluster/lc_3/in_1

T_16_10_wire_logic_cluster/lc_5/out
T_16_9_sp4_v_t_42
T_13_9_sp4_h_l_1
T_12_9_lc_trk_g0_1
T_12_9_wire_logic_cluster/lc_0/in_1

T_16_10_wire_logic_cluster/lc_5/out
T_16_9_lc_trk_g0_5
T_16_9_wire_logic_cluster/lc_0/in_1

T_16_10_wire_logic_cluster/lc_5/out
T_8_10_sp12_h_l_1
T_11_10_lc_trk_g1_1
T_11_10_wire_logic_cluster/lc_3/in_1

T_16_10_wire_logic_cluster/lc_5/out
T_8_10_sp12_h_l_1
T_10_10_lc_trk_g1_6
T_10_10_wire_logic_cluster/lc_0/in_1

T_16_10_wire_logic_cluster/lc_5/out
T_8_10_sp12_h_l_1
T_18_10_lc_trk_g0_6
T_18_10_wire_logic_cluster/lc_3/in_1

T_16_10_wire_logic_cluster/lc_5/out
T_14_10_sp4_h_l_7
T_18_10_sp4_h_l_10
T_21_6_sp4_v_t_47
T_20_8_lc_trk_g2_2
T_20_8_wire_logic_cluster/lc_1/in_1

T_16_10_wire_logic_cluster/lc_5/out
T_16_9_sp4_v_t_42
T_13_9_sp4_h_l_1
T_12_9_sp4_v_t_36
T_12_10_lc_trk_g2_4
T_12_10_wire_logic_cluster/lc_1/in_1

T_16_10_wire_logic_cluster/lc_5/out
T_14_10_sp4_h_l_7
T_13_10_lc_trk_g0_7
T_13_10_wire_logic_cluster/lc_0/in_1

T_16_10_wire_logic_cluster/lc_5/out
T_16_9_sp4_v_t_42
T_13_9_sp4_h_l_1
T_12_9_sp4_v_t_36
T_11_11_lc_trk_g1_1
T_11_11_wire_logic_cluster/lc_1/in_3

T_16_10_wire_logic_cluster/lc_5/out
T_16_9_sp4_v_t_42
T_16_5_sp4_v_t_47
T_15_8_lc_trk_g3_7
T_15_8_wire_logic_cluster/lc_1/in_1

T_16_10_wire_logic_cluster/lc_5/out
T_14_10_sp4_h_l_7
T_13_6_sp4_v_t_37
T_12_8_lc_trk_g1_0
T_12_8_wire_logic_cluster/lc_2/in_1

T_16_10_wire_logic_cluster/lc_5/out
T_15_10_lc_trk_g2_5
T_15_10_wire_logic_cluster/lc_0/in_1

T_16_10_wire_logic_cluster/lc_5/out
T_16_9_sp4_v_t_42
T_13_9_sp4_h_l_1
T_13_9_lc_trk_g0_4
T_13_9_wire_logic_cluster/lc_1/in_1

T_16_10_wire_logic_cluster/lc_5/out
T_16_9_sp4_v_t_42
T_17_9_sp4_h_l_0
T_19_9_lc_trk_g3_5
T_19_9_wire_logic_cluster/lc_1/in_1

T_16_10_wire_logic_cluster/lc_5/out
T_15_9_lc_trk_g2_5
T_15_9_wire_logic_cluster/lc_0/in_1

T_16_10_wire_logic_cluster/lc_5/out
T_17_9_lc_trk_g2_5
T_17_9_wire_logic_cluster/lc_0/in_1

T_16_10_wire_logic_cluster/lc_5/out
T_15_11_lc_trk_g0_5
T_15_11_wire_logic_cluster/lc_0/in_1

T_16_10_wire_logic_cluster/lc_5/out
T_14_10_sp4_h_l_7
T_14_10_lc_trk_g1_2
T_14_10_wire_logic_cluster/lc_0/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_1_9
T_12_14_wire_logic_cluster/lc_0/out
T_13_14_lc_trk_g0_0
T_13_14_wire_logic_cluster/lc_2/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1
T_24_13_wire_logic_cluster/lc_3/out
T_24_13_lc_trk_g1_3
T_24_13_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_cascade_
T_24_13_wire_logic_cluster/lc_3/ltout
T_24_13_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_data_config_7
T_14_12_wire_logic_cluster/lc_5/out
T_14_10_sp4_v_t_39
T_15_10_sp4_h_l_2
T_19_10_sp4_h_l_10
T_19_10_lc_trk_g1_7
T_19_10_input_2_0
T_19_10_wire_logic_cluster/lc_0/in_2

T_14_12_wire_logic_cluster/lc_5/out
T_15_12_lc_trk_g0_5
T_15_12_wire_logic_cluster/lc_3/in_0

T_14_12_wire_logic_cluster/lc_5/out
T_15_12_sp4_h_l_10
T_11_12_sp4_h_l_6
T_7_12_sp4_h_l_6
T_7_12_lc_trk_g0_3
T_7_12_wire_logic_cluster/lc_0/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.addr_mem_4
T_9_14_wire_logic_cluster/lc_0/out
T_10_12_sp4_v_t_44
T_7_16_sp4_h_l_2
T_8_16_lc_trk_g3_2
T_8_16_input0_3
T_8_16_wire_bram/ram/WADDR_4
T_8_14_upADDR_4
T_8_14_wire_bram/ram/WADDR_4
T_8_12_upADDR_4
T_8_12_wire_bram/ram/WADDR_4
T_8_10_upADDR_4
T_8_10_wire_bram/ram/WADDR_4
T_8_8_upADDR_4
T_8_8_wire_bram/ram/WADDR_4
T_8_6_upADDR_4
T_8_6_wire_bram/ram/WADDR_4
T_8_4_upADDR_4
T_8_4_wire_bram/ram/WADDR_4
T_8_2_upADDR_4
T_8_2_wire_bram/ram/WADDR_4

T_9_14_wire_logic_cluster/lc_0/out
T_9_11_sp4_v_t_40
T_6_15_sp4_h_l_10
T_8_15_lc_trk_g2_7
T_8_15_input0_3
T_8_15_wire_bram/ram/RADDR_4
T_8_13_upADDR_4
T_8_13_wire_bram/ram/RADDR_4
T_8_11_upADDR_4
T_8_11_wire_bram/ram/RADDR_4
T_8_9_upADDR_4
T_8_9_wire_bram/ram/RADDR_4
T_8_7_upADDR_4
T_8_7_wire_bram/ram/RADDR_4
T_8_5_upADDR_4
T_8_5_wire_bram/ram/RADDR_4
T_8_3_upADDR_4
T_8_3_wire_bram/ram/RADDR_4
T_8_1_upADDR_4
T_8_1_wire_bram/ram/RADDR_4

T_9_14_wire_logic_cluster/lc_0/out
T_10_12_sp4_v_t_44
T_7_16_sp4_h_l_2
T_8_16_lc_trk_g3_2
T_8_16_input0_3
T_8_16_wire_bram/ram/WADDR_4
T_8_14_upADDR_4
T_8_14_wire_bram/ram/WADDR_4
T_8_12_upADDR_4
T_8_12_wire_bram/ram/WADDR_4
T_8_10_upADDR_4
T_8_10_wire_bram/ram/WADDR_4
T_8_8_upADDR_4
T_8_8_wire_bram/ram/WADDR_4
T_8_6_upADDR_4
T_8_6_wire_bram/ram/WADDR_4
T_8_4_upADDR_4
T_8_4_wire_bram/ram/WADDR_4

T_9_14_wire_logic_cluster/lc_0/out
T_9_11_sp4_v_t_40
T_6_15_sp4_h_l_10
T_8_15_lc_trk_g2_7
T_8_15_input0_3
T_8_15_wire_bram/ram/RADDR_4
T_8_13_upADDR_4
T_8_13_wire_bram/ram/RADDR_4
T_8_11_upADDR_4
T_8_11_wire_bram/ram/RADDR_4
T_8_9_upADDR_4
T_8_9_wire_bram/ram/RADDR_4
T_8_7_upADDR_4
T_8_7_wire_bram/ram/RADDR_4
T_8_5_upADDR_4
T_8_5_wire_bram/ram/RADDR_4
T_8_3_upADDR_4
T_8_3_wire_bram/ram/RADDR_4

T_9_14_wire_logic_cluster/lc_0/out
T_10_12_sp4_v_t_44
T_7_16_sp4_h_l_2
T_8_16_lc_trk_g3_2
T_8_16_input0_3
T_8_16_wire_bram/ram/WADDR_4
T_8_14_upADDR_4
T_8_14_wire_bram/ram/WADDR_4
T_8_12_upADDR_4
T_8_12_wire_bram/ram/WADDR_4
T_8_10_upADDR_4
T_8_10_wire_bram/ram/WADDR_4
T_8_8_upADDR_4
T_8_8_wire_bram/ram/WADDR_4
T_8_6_upADDR_4
T_8_6_wire_bram/ram/WADDR_4

T_9_14_wire_logic_cluster/lc_0/out
T_9_11_sp4_v_t_40
T_6_15_sp4_h_l_10
T_8_15_lc_trk_g2_7
T_8_15_input0_3
T_8_15_wire_bram/ram/RADDR_4
T_8_13_upADDR_4
T_8_13_wire_bram/ram/RADDR_4
T_8_11_upADDR_4
T_8_11_wire_bram/ram/RADDR_4
T_8_9_upADDR_4
T_8_9_wire_bram/ram/RADDR_4
T_8_7_upADDR_4
T_8_7_wire_bram/ram/RADDR_4
T_8_5_upADDR_4
T_8_5_wire_bram/ram/RADDR_4

T_9_14_wire_logic_cluster/lc_0/out
T_10_12_sp4_v_t_44
T_7_16_sp4_h_l_2
T_8_16_lc_trk_g3_2
T_8_16_input0_3
T_8_16_wire_bram/ram/WADDR_4
T_8_14_upADDR_4
T_8_14_wire_bram/ram/WADDR_4
T_8_12_upADDR_4
T_8_12_wire_bram/ram/WADDR_4
T_8_10_upADDR_4
T_8_10_wire_bram/ram/WADDR_4
T_8_8_upADDR_4
T_8_8_wire_bram/ram/WADDR_4

T_9_14_wire_logic_cluster/lc_0/out
T_9_11_sp4_v_t_40
T_6_15_sp4_h_l_10
T_8_15_lc_trk_g2_7
T_8_15_input0_3
T_8_15_wire_bram/ram/RADDR_4
T_8_13_upADDR_4
T_8_13_wire_bram/ram/RADDR_4
T_8_11_upADDR_4
T_8_11_wire_bram/ram/RADDR_4
T_8_9_upADDR_4
T_8_9_wire_bram/ram/RADDR_4
T_8_7_upADDR_4
T_8_7_wire_bram/ram/RADDR_4

T_9_14_wire_logic_cluster/lc_0/out
T_10_12_sp4_v_t_44
T_7_16_sp4_h_l_2
T_8_16_lc_trk_g3_2
T_8_16_input0_3
T_8_16_wire_bram/ram/WADDR_4
T_8_14_upADDR_4
T_8_14_wire_bram/ram/WADDR_4
T_8_12_upADDR_4
T_8_12_wire_bram/ram/WADDR_4
T_8_10_upADDR_4
T_8_10_wire_bram/ram/WADDR_4

T_9_14_wire_logic_cluster/lc_0/out
T_9_11_sp4_v_t_40
T_6_15_sp4_h_l_10
T_8_15_lc_trk_g2_7
T_8_15_input0_3
T_8_15_wire_bram/ram/RADDR_4
T_8_13_upADDR_4
T_8_13_wire_bram/ram/RADDR_4
T_8_11_upADDR_4
T_8_11_wire_bram/ram/RADDR_4
T_8_9_upADDR_4
T_8_9_wire_bram/ram/RADDR_4

T_9_14_wire_logic_cluster/lc_0/out
T_10_12_sp4_v_t_44
T_7_16_sp4_h_l_2
T_8_16_lc_trk_g3_2
T_8_16_input0_3
T_8_16_wire_bram/ram/WADDR_4
T_8_14_upADDR_4
T_8_14_wire_bram/ram/WADDR_4
T_8_12_upADDR_4
T_8_12_wire_bram/ram/WADDR_4

T_9_14_wire_logic_cluster/lc_0/out
T_9_11_sp4_v_t_40
T_6_15_sp4_h_l_10
T_8_15_lc_trk_g2_7
T_8_15_input0_3
T_8_15_wire_bram/ram/RADDR_4
T_8_13_upADDR_4
T_8_13_wire_bram/ram/RADDR_4
T_8_11_upADDR_4
T_8_11_wire_bram/ram/RADDR_4

T_9_14_wire_logic_cluster/lc_0/out
T_10_12_sp4_v_t_44
T_7_16_sp4_h_l_2
T_8_16_lc_trk_g3_2
T_8_16_input0_3
T_8_16_wire_bram/ram/WADDR_4
T_8_14_upADDR_4
T_8_14_wire_bram/ram/WADDR_4

T_9_14_wire_logic_cluster/lc_0/out
T_9_11_sp4_v_t_40
T_6_15_sp4_h_l_10
T_8_15_lc_trk_g2_7
T_8_15_input0_3
T_8_15_wire_bram/ram/RADDR_4
T_8_13_upADDR_4
T_8_13_wire_bram/ram/RADDR_4

T_9_14_wire_logic_cluster/lc_0/out
T_10_12_sp4_v_t_44
T_7_16_sp4_h_l_2
T_8_16_lc_trk_g3_2
T_8_16_input0_3
T_8_16_wire_bram/ram/WADDR_4

T_9_14_wire_logic_cluster/lc_0/out
T_9_11_sp4_v_t_40
T_6_15_sp4_h_l_10
T_8_15_lc_trk_g2_7
T_8_15_input0_3
T_8_15_wire_bram/ram/RADDR_4

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_7
T_19_10_wire_logic_cluster/lc_6/out
T_19_10_lc_trk_g3_6
T_19_10_wire_logic_cluster/lc_6/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.un3_addr_mem_cry_0
T_18_18_wire_logic_cluster/lc_0/cout
T_18_18_wire_logic_cluster/lc_1/in_3

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_0_1
T_23_14_wire_logic_cluster/lc_6/out
T_24_13_lc_trk_g3_6
T_24_13_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNIMP3QZ0Z5_cascade_
T_19_10_wire_logic_cluster/lc_5/ltout
T_19_10_wire_logic_cluster/lc_6/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkstopmask_1
T_19_16_wire_logic_cluster/lc_0/out
T_19_13_sp4_v_t_40
T_20_17_sp4_h_l_5
T_23_13_sp4_v_t_46
T_23_14_lc_trk_g3_6
T_23_14_wire_logic_cluster/lc_6/in_1

T_19_16_wire_logic_cluster/lc_0/out
T_19_13_sp4_v_t_40
T_20_17_sp4_h_l_5
T_23_13_sp4_v_t_46
T_23_14_lc_trk_g3_6
T_23_14_input_2_7
T_23_14_wire_logic_cluster/lc_7/in_2

T_19_16_wire_logic_cluster/lc_0/out
T_19_13_sp4_v_t_40
T_16_13_sp4_h_l_11
T_15_9_sp4_v_t_41
T_12_9_sp4_h_l_10
T_11_9_lc_trk_g1_2
T_11_9_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_1_7
T_19_10_wire_logic_cluster/lc_0/out
T_19_10_lc_trk_g1_0
T_19_10_input_2_5
T_19_10_wire_logic_cluster/lc_5/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_7_cascade_
T_19_10_wire_logic_cluster/lc_6/ltout
T_19_10_wire_logic_cluster/lc_7/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNIOQ2QZ0Z5_cascade_
T_24_13_wire_logic_cluster/lc_2/ltout
T_24_13_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.un3_addr_mem_cry_0_THRU_CO
T_18_18_wire_logic_cluster/lc_1/out
T_17_18_sp4_h_l_10
T_13_18_sp4_h_l_1
T_12_14_sp4_v_t_36
T_9_14_sp4_h_l_7
T_9_14_lc_trk_g1_2
T_9_14_wire_logic_cluster/lc_0/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNI6LGHZ0Z5_cascade_
T_23_12_wire_logic_cluster/lc_5/ltout
T_23_12_wire_logic_cluster/lc_6/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_16_cascade_
T_23_12_wire_logic_cluster/lc_6/ltout
T_23_12_wire_logic_cluster/lc_7/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkstopmask_0
T_21_10_wire_logic_cluster/lc_5/out
T_22_11_lc_trk_g3_5
T_22_11_wire_logic_cluster/lc_3/in_3

T_21_10_wire_logic_cluster/lc_5/out
T_22_11_lc_trk_g3_5
T_22_11_wire_logic_cluster/lc_5/in_1

T_21_10_wire_logic_cluster/lc_5/out
T_21_9_sp4_v_t_42
T_18_9_sp4_h_l_1
T_18_9_lc_trk_g0_4
T_18_9_wire_logic_cluster/lc_7/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_16
T_23_12_wire_logic_cluster/lc_6/out
T_23_12_lc_trk_g3_6
T_23_12_wire_logic_cluster/lc_6/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_0_16
T_19_12_wire_logic_cluster/lc_3/out
T_19_12_sp4_h_l_11
T_23_12_sp4_h_l_7
T_23_12_lc_trk_g1_2
T_23_12_input_2_5
T_23_12_wire_logic_cluster/lc_5/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkstopmask_16
T_20_14_wire_logic_cluster/lc_7/out
T_20_11_sp4_v_t_38
T_19_12_lc_trk_g2_6
T_19_12_wire_logic_cluster/lc_3/in_3

T_20_14_wire_logic_cluster/lc_7/out
T_20_11_sp4_v_t_38
T_19_12_lc_trk_g2_6
T_19_12_wire_logic_cluster/lc_5/in_3

T_20_14_wire_logic_cluster/lc_7/out
T_18_14_sp12_h_l_1
T_17_2_sp12_v_t_22
T_17_10_lc_trk_g2_1
T_17_10_wire_logic_cluster/lc_6/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_i_0_1
T_23_14_wire_logic_cluster/lc_7/out
T_23_14_lc_trk_g2_7
T_23_14_wire_logic_cluster/lc_0/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_interrupts_21
T_18_13_wire_logic_cluster/lc_1/out
T_19_13_sp4_h_l_2
T_21_13_lc_trk_g2_7
T_21_13_wire_logic_cluster/lc_0/in_3

T_18_13_wire_logic_cluster/lc_1/out
T_19_13_sp4_h_l_2
T_21_13_lc_trk_g2_7
T_21_13_wire_logic_cluster/lc_4/in_3

T_18_13_wire_logic_cluster/lc_1/out
T_19_9_sp4_v_t_38
T_18_11_lc_trk_g0_3
T_18_11_input_2_1
T_18_11_wire_logic_cluster/lc_1/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_paddr_fsm_13
T_18_21_wire_logic_cluster/lc_5/out
T_17_21_lc_trk_g3_5
T_17_21_wire_logic_cluster/lc_6/in_0

T_18_21_wire_logic_cluster/lc_5/out
T_18_21_lc_trk_g1_5
T_18_21_wire_logic_cluster/lc_5/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_0_i_o2_0_a3_8Z0Z_26
T_17_21_wire_logic_cluster/lc_6/out
T_17_15_sp12_v_t_23
T_17_17_lc_trk_g3_4
T_17_17_wire_logic_cluster/lc_5/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNI8MFHZ0Z5_cascade_
T_22_15_wire_logic_cluster/lc_2/ltout
T_22_15_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_10_cascade_
T_22_15_wire_logic_cluster/lc_3/ltout
T_22_15_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_10
T_22_15_wire_logic_cluster/lc_3/out
T_22_15_lc_trk_g1_3
T_22_15_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_1_10_cascade_
T_22_15_wire_logic_cluster/lc_1/ltout
T_22_15_wire_logic_cluster/lc_2/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_22
T_12_9_wire_logic_cluster/lc_5/out
T_13_8_lc_trk_g3_5
T_13_8_wire_logic_cluster/lc_5/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_6_22
T_13_8_wire_logic_cluster/lc_5/out
T_13_7_lc_trk_g1_5
T_13_7_wire_logic_cluster/lc_1/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_404_0_cascade_
T_17_16_wire_logic_cluster/lc_6/ltout
T_17_16_wire_logic_cluster/lc_7/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_pready_i_o2_0_a2_2_cascade_
T_16_16_wire_logic_cluster/lc_5/ltout
T_16_16_wire_logic_cluster/lc_6/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_2043_0
T_16_17_wire_logic_cluster/lc_0/out
T_17_16_lc_trk_g3_0
T_17_16_wire_logic_cluster/lc_6/in_3

T_16_17_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_40
T_17_18_sp4_h_l_5
T_21_18_sp4_h_l_1
T_21_18_lc_trk_g0_4
T_21_18_wire_logic_cluster/lc_7/in_3

T_16_17_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_40
T_17_18_sp4_h_l_5
T_21_18_sp4_h_l_1
T_21_18_lc_trk_g0_4
T_21_18_wire_logic_cluster/lc_5/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.s_paddr_I2C_14
T_16_17_wire_logic_cluster/lc_5/out
T_16_17_lc_trk_g1_5
T_16_17_wire_logic_cluster/lc_0/in_0

T_16_17_wire_logic_cluster/lc_5/out
T_17_17_sp4_h_l_10
T_20_17_sp4_v_t_47
T_20_18_lc_trk_g2_7
T_20_18_wire_logic_cluster/lc_6/in_1

End 

Net : N_396
T_17_16_wire_logic_cluster/lc_7/out
T_16_16_lc_trk_g3_7
T_16_16_wire_logic_cluster/lc_5/in_3

T_17_16_wire_logic_cluster/lc_7/out
T_17_13_sp4_v_t_38
T_17_17_sp4_v_t_43
T_18_21_sp4_h_l_6
T_19_21_lc_trk_g3_6
T_19_21_wire_logic_cluster/lc_0/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_paddr_fsm_6
T_18_20_wire_logic_cluster/lc_6/out
T_19_17_sp4_v_t_37
T_16_17_sp4_h_l_0
T_17_17_lc_trk_g3_0
T_17_17_input_2_7
T_17_17_wire_logic_cluster/lc_7/in_2

T_18_20_wire_logic_cluster/lc_6/out
T_19_17_sp4_v_t_37
T_16_17_sp4_h_l_0
T_18_17_lc_trk_g2_5
T_18_17_wire_logic_cluster/lc_3/in_0

T_18_20_wire_logic_cluster/lc_6/out
T_18_20_lc_trk_g1_6
T_18_20_wire_logic_cluster/lc_6/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_6_3
T_11_10_wire_logic_cluster/lc_2/out
T_11_10_lc_trk_g2_2
T_11_10_wire_logic_cluster/lc_1/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_3
T_11_13_wire_logic_cluster/lc_0/out
T_11_9_sp4_v_t_37
T_11_10_lc_trk_g2_5
T_11_10_wire_logic_cluster/lc_2/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_paddr_fsm_12
T_18_21_wire_logic_cluster/lc_4/out
T_17_21_lc_trk_g3_4
T_17_21_wire_logic_cluster/lc_6/in_1

T_18_21_wire_logic_cluster/lc_4/out
T_18_21_lc_trk_g3_4
T_18_21_wire_logic_cluster/lc_4/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_paddr_fsm_14
T_18_21_wire_logic_cluster/lc_6/out
T_17_21_lc_trk_g2_6
T_17_21_input_2_6
T_17_21_wire_logic_cluster/lc_6/in_2

T_18_21_wire_logic_cluster/lc_6/out
T_18_21_lc_trk_g1_6
T_18_21_wire_logic_cluster/lc_6/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_5_0
T_18_9_wire_logic_cluster/lc_7/out
T_18_7_sp4_v_t_43
T_19_7_sp4_h_l_6
T_21_7_lc_trk_g2_3
T_21_7_input_2_3
T_21_7_wire_logic_cluster/lc_3/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_940
T_12_16_wire_logic_cluster/lc_0/out
T_13_12_sp4_v_t_36
T_14_12_sp4_h_l_6
T_18_12_sp4_h_l_2
T_21_8_sp4_v_t_39
T_22_8_sp4_h_l_7
T_21_8_lc_trk_g0_7
T_21_8_wire_logic_cluster/lc_1/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1875_0
T_17_15_wire_logic_cluster/lc_0/out
T_17_12_sp4_v_t_40
T_14_12_sp4_h_l_5
T_10_12_sp4_h_l_5
T_6_12_sp4_h_l_5
T_7_12_lc_trk_g3_5
T_7_12_wire_logic_cluster/lc_0/in_0

T_17_15_wire_logic_cluster/lc_0/out
T_18_11_sp4_v_t_36
T_15_11_sp4_h_l_1
T_14_11_lc_trk_g1_1
T_14_11_input_2_0
T_14_11_wire_logic_cluster/lc_0/in_2

T_17_15_wire_logic_cluster/lc_0/out
T_18_11_sp4_v_t_36
T_15_11_sp4_h_l_1
T_14_7_sp4_v_t_36
T_11_7_sp4_h_l_1
T_13_7_lc_trk_g2_4
T_13_7_input_2_2
T_13_7_wire_logic_cluster/lc_2/in_2

T_17_15_wire_logic_cluster/lc_0/out
T_18_11_sp4_v_t_36
T_15_11_sp4_h_l_1
T_14_11_lc_trk_g1_1
T_14_11_wire_logic_cluster/lc_3/in_3

T_17_15_wire_logic_cluster/lc_0/out
T_18_11_sp4_v_t_36
T_19_11_sp4_h_l_6
T_18_11_lc_trk_g0_6
T_18_11_wire_logic_cluster/lc_0/in_0

T_17_15_wire_logic_cluster/lc_0/out
T_14_15_sp12_h_l_0
T_13_15_sp4_h_l_1
T_12_11_sp4_v_t_36
T_11_14_lc_trk_g2_4
T_11_14_input_2_0
T_11_14_wire_logic_cluster/lc_0/in_2

T_17_15_wire_logic_cluster/lc_0/out
T_17_12_sp4_v_t_40
T_14_12_sp4_h_l_5
T_13_8_sp4_v_t_47
T_10_8_sp4_h_l_10
T_11_8_lc_trk_g3_2
T_11_8_input_2_5
T_11_8_wire_logic_cluster/lc_5/in_2

T_17_15_wire_logic_cluster/lc_0/out
T_18_11_sp4_v_t_36
T_19_11_sp4_h_l_6
T_22_7_sp4_v_t_37
T_21_8_lc_trk_g2_5
T_21_8_input_2_3
T_21_8_wire_logic_cluster/lc_3/in_2

T_17_15_wire_logic_cluster/lc_0/out
T_18_11_sp4_v_t_36
T_15_11_sp4_h_l_1
T_14_7_sp4_v_t_36
T_14_10_lc_trk_g0_4
T_14_10_wire_logic_cluster/lc_4/in_0

T_17_15_wire_logic_cluster/lc_0/out
T_17_12_sp4_v_t_40
T_17_8_sp4_v_t_36
T_17_4_sp4_v_t_41
T_16_8_lc_trk_g1_4
T_16_8_input_2_5
T_16_8_wire_logic_cluster/lc_5/in_2

T_17_15_wire_logic_cluster/lc_0/out
T_17_12_sp4_v_t_40
T_14_12_sp4_h_l_5
T_13_8_sp4_v_t_47
T_13_9_lc_trk_g2_7
T_13_9_wire_logic_cluster/lc_0/in_1

T_17_15_wire_logic_cluster/lc_0/out
T_18_13_sp4_v_t_44
T_18_9_sp4_v_t_44
T_19_9_sp4_h_l_9
T_19_9_lc_trk_g1_4
T_19_9_wire_logic_cluster/lc_0/in_1

T_17_15_wire_logic_cluster/lc_0/out
T_17_12_sp4_v_t_40
T_14_12_sp4_h_l_5
T_13_8_sp4_v_t_47
T_12_10_lc_trk_g0_1
T_12_10_wire_logic_cluster/lc_0/in_1

T_17_15_wire_logic_cluster/lc_0/out
T_17_12_sp4_v_t_40
T_14_12_sp4_h_l_5
T_13_12_sp4_v_t_46
T_13_13_lc_trk_g3_6
T_13_13_wire_logic_cluster/lc_2/in_1

T_17_15_wire_logic_cluster/lc_0/out
T_17_12_sp4_v_t_40
T_17_8_sp4_v_t_36
T_18_8_sp4_h_l_6
T_18_8_lc_trk_g0_3
T_18_8_wire_logic_cluster/lc_2/in_1

T_17_15_wire_logic_cluster/lc_0/out
T_17_12_sp4_v_t_40
T_17_8_sp4_v_t_36
T_18_8_sp4_h_l_6
T_19_8_lc_trk_g3_6
T_19_8_wire_logic_cluster/lc_4/in_3

T_17_15_wire_logic_cluster/lc_0/out
T_18_13_sp4_v_t_44
T_18_9_sp4_v_t_44
T_15_9_sp4_h_l_3
T_16_9_lc_trk_g3_3
T_16_9_input_2_4
T_16_9_wire_logic_cluster/lc_4/in_2

T_17_15_wire_logic_cluster/lc_0/out
T_18_13_sp4_v_t_44
T_18_9_sp4_v_t_44
T_19_9_sp4_h_l_9
T_20_9_lc_trk_g2_1
T_20_9_input_2_7
T_20_9_wire_logic_cluster/lc_7/in_2

T_17_15_wire_logic_cluster/lc_0/out
T_17_12_sp4_v_t_40
T_17_8_sp4_v_t_36
T_18_8_sp4_h_l_6
T_17_8_lc_trk_g0_6
T_17_8_input_2_6
T_17_8_wire_logic_cluster/lc_6/in_2

T_17_15_wire_logic_cluster/lc_0/out
T_17_12_sp4_v_t_40
T_14_12_sp4_h_l_5
T_13_12_sp4_v_t_46
T_13_14_lc_trk_g3_3
T_13_14_input_2_4
T_13_14_wire_logic_cluster/lc_4/in_2

T_17_15_wire_logic_cluster/lc_0/out
T_18_13_sp4_v_t_44
T_18_9_sp4_v_t_44
T_15_9_sp4_h_l_3
T_11_9_sp4_h_l_11
T_10_9_sp4_v_t_46
T_10_10_lc_trk_g2_6
T_10_10_wire_logic_cluster/lc_3/in_1

T_17_15_wire_logic_cluster/lc_0/out
T_18_11_sp4_v_t_36
T_15_11_sp4_h_l_1
T_11_11_sp4_h_l_4
T_11_11_lc_trk_g0_1
T_11_11_wire_logic_cluster/lc_4/in_1

T_17_15_wire_logic_cluster/lc_0/out
T_18_11_sp4_v_t_36
T_19_11_sp4_h_l_6
T_23_11_sp4_h_l_6
T_23_11_lc_trk_g0_3
T_23_11_wire_logic_cluster/lc_0/in_1

T_17_15_wire_logic_cluster/lc_0/out
T_17_12_sp4_v_t_40
T_14_12_sp4_h_l_5
T_10_12_sp4_h_l_5
T_10_12_lc_trk_g0_0
T_10_12_input_2_2
T_10_12_wire_logic_cluster/lc_2/in_2

T_17_15_wire_logic_cluster/lc_0/out
T_18_11_sp4_v_t_36
T_15_11_sp4_h_l_1
T_14_11_lc_trk_g1_1
T_14_11_wire_logic_cluster/lc_2/in_0

T_17_15_wire_logic_cluster/lc_0/out
T_14_15_sp12_h_l_0
T_13_15_sp4_h_l_1
T_12_11_sp4_v_t_36
T_12_7_sp4_v_t_36
T_11_10_lc_trk_g2_4
T_11_10_input_2_0
T_11_10_wire_logic_cluster/lc_0/in_2

T_17_15_wire_logic_cluster/lc_0/out
T_18_13_sp4_v_t_44
T_18_9_sp4_v_t_44
T_18_10_lc_trk_g2_4
T_18_10_input_2_2
T_18_10_wire_logic_cluster/lc_2/in_2

T_17_15_wire_logic_cluster/lc_0/out
T_18_11_sp4_v_t_36
T_19_11_sp4_h_l_6
T_18_11_lc_trk_g0_6
T_18_11_wire_logic_cluster/lc_1/in_1

T_17_15_wire_logic_cluster/lc_0/out
T_18_11_sp4_v_t_36
T_15_11_sp4_h_l_1
T_14_11_lc_trk_g1_1
T_14_11_wire_logic_cluster/lc_4/in_0

T_17_15_wire_logic_cluster/lc_0/out
T_18_11_sp4_v_t_36
T_15_11_sp4_h_l_1
T_14_11_lc_trk_g1_1
T_14_11_wire_logic_cluster/lc_6/in_0

T_17_15_wire_logic_cluster/lc_0/out
T_18_11_sp4_v_t_36
T_15_11_sp4_h_l_1
T_14_11_lc_trk_g0_1
T_14_11_input_2_1
T_14_11_wire_logic_cluster/lc_1/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.s_paddr_I2C_13
T_16_17_wire_logic_cluster/lc_4/out
T_16_17_lc_trk_g1_4
T_16_17_wire_logic_cluster/lc_0/in_1

T_16_17_wire_logic_cluster/lc_4/out
T_17_17_sp4_h_l_8
T_20_17_sp4_v_t_36
T_20_18_lc_trk_g2_4
T_20_18_wire_logic_cluster/lc_5/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkctrovf_14
T_15_14_wire_logic_cluster/lc_6/out
T_15_14_lc_trk_g2_6
T_15_14_wire_logic_cluster/lc_5/in_3

T_15_14_wire_logic_cluster/lc_6/out
T_15_14_lc_trk_g2_6
T_15_14_wire_logic_cluster/lc_7/in_3

T_15_14_wire_logic_cluster/lc_6/out
T_15_8_sp12_v_t_23
T_16_8_sp12_h_l_0
T_17_8_sp4_h_l_3
T_13_8_sp4_h_l_3
T_12_8_sp4_v_t_44
T_12_9_lc_trk_g2_4
T_12_9_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_i_2_14_cascade_
T_16_13_wire_logic_cluster/lc_0/ltout
T_16_13_wire_logic_cluster/lc_1/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.s_paddr_I2C_15
T_16_17_wire_logic_cluster/lc_6/out
T_16_17_lc_trk_g2_6
T_16_17_input_2_0
T_16_17_wire_logic_cluster/lc_0/in_2

T_16_17_wire_logic_cluster/lc_6/out
T_17_14_sp4_v_t_37
T_18_18_sp4_h_l_6
T_20_18_lc_trk_g3_3
T_20_18_wire_logic_cluster/lc_7/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_data_interrupts_14
T_18_13_wire_logic_cluster/lc_6/out
T_9_13_sp12_h_l_0
T_16_13_lc_trk_g0_0
T_16_13_input_2_0
T_16_13_wire_logic_cluster/lc_0/in_2

T_18_13_wire_logic_cluster/lc_6/out
T_18_12_sp4_v_t_44
T_15_12_sp4_h_l_3
T_16_12_lc_trk_g2_3
T_16_12_wire_logic_cluster/lc_6/in_1

T_18_13_wire_logic_cluster/lc_6/out
T_18_7_sp12_v_t_23
T_18_9_sp4_v_t_43
T_15_9_sp4_h_l_0
T_11_9_sp4_h_l_8
T_12_9_lc_trk_g2_0
T_12_9_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_I2C_Register_id_prdata_1_4_u_i_0
T_9_16_wire_logic_cluster/lc_2/out
T_10_16_sp4_h_l_4
T_14_16_sp4_h_l_7
T_16_16_lc_trk_g2_2
T_16_16_wire_logic_cluster/lc_1/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_25
T_13_11_wire_logic_cluster/lc_5/out
T_13_11_sp12_h_l_1
T_23_11_lc_trk_g1_6
T_23_11_wire_logic_cluster/lc_4/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_4093_0
T_16_16_wire_logic_cluster/lc_1/out
T_12_16_sp12_h_l_1
T_23_4_sp12_v_t_22
T_23_15_lc_trk_g2_2
T_23_15_wire_logic_cluster/lc_7/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.N_393_0
T_9_8_wire_logic_cluster/lc_2/out
T_9_7_sp4_v_t_36
T_9_11_lc_trk_g0_1
T_9_11_wire_logic_cluster/lc_6/in_1

T_9_8_wire_logic_cluster/lc_2/out
T_10_4_sp4_v_t_40
T_9_6_lc_trk_g0_5
T_9_6_wire_logic_cluster/lc_4/in_1

T_9_8_wire_logic_cluster/lc_2/out
T_10_4_sp4_v_t_40
T_9_6_lc_trk_g0_5
T_9_6_wire_logic_cluster/lc_6/in_1

T_9_8_wire_logic_cluster/lc_2/out
T_10_7_lc_trk_g3_2
T_10_7_wire_logic_cluster/lc_4/in_1

T_9_8_wire_logic_cluster/lc_2/out
T_10_7_lc_trk_g3_2
T_10_7_wire_logic_cluster/lc_2/in_1

T_9_8_wire_logic_cluster/lc_2/out
T_10_7_lc_trk_g3_2
T_10_7_input_2_3
T_10_7_wire_logic_cluster/lc_3/in_2

T_9_8_wire_logic_cluster/lc_2/out
T_9_7_sp4_v_t_36
T_9_10_lc_trk_g1_4
T_9_10_wire_logic_cluster/lc_0/in_3

T_9_8_wire_logic_cluster/lc_2/out
T_9_7_sp4_v_t_36
T_9_11_lc_trk_g0_1
T_9_11_wire_logic_cluster/lc_4/in_1

T_9_8_wire_logic_cluster/lc_2/out
T_9_8_lc_trk_g2_2
T_9_8_wire_logic_cluster/lc_1/in_1

T_9_8_wire_logic_cluster/lc_2/out
T_9_7_lc_trk_g0_2
T_9_7_wire_logic_cluster/lc_7/in_1

T_9_8_wire_logic_cluster/lc_2/out
T_9_9_lc_trk_g0_2
T_9_9_wire_logic_cluster/lc_1/in_1

T_9_8_wire_logic_cluster/lc_2/out
T_9_7_sp4_v_t_36
T_9_10_lc_trk_g1_4
T_9_10_wire_logic_cluster/lc_2/in_3

T_9_8_wire_logic_cluster/lc_2/out
T_9_8_lc_trk_g2_2
T_9_8_input_2_6
T_9_8_wire_logic_cluster/lc_6/in_2

T_9_8_wire_logic_cluster/lc_2/out
T_9_9_lc_trk_g0_2
T_9_9_input_2_2
T_9_9_wire_logic_cluster/lc_2/in_2

T_9_8_wire_logic_cluster/lc_2/out
T_10_7_lc_trk_g3_2
T_10_7_input_2_1
T_10_7_wire_logic_cluster/lc_1/in_2

T_9_8_wire_logic_cluster/lc_2/out
T_9_9_lc_trk_g0_2
T_9_9_wire_logic_cluster/lc_5/in_1

T_9_8_wire_logic_cluster/lc_2/out
T_9_9_lc_trk_g0_2
T_9_9_wire_logic_cluster/lc_7/in_1

T_9_8_wire_logic_cluster/lc_2/out
T_10_9_lc_trk_g2_2
T_10_9_wire_logic_cluster/lc_1/in_1

T_9_8_wire_logic_cluster/lc_2/out
T_9_9_lc_trk_g0_2
T_9_9_input_2_0
T_9_9_wire_logic_cluster/lc_0/in_2

T_9_8_wire_logic_cluster/lc_2/out
T_9_7_lc_trk_g0_2
T_9_7_input_2_4
T_9_7_wire_logic_cluster/lc_4/in_2

T_9_8_wire_logic_cluster/lc_2/out
T_9_9_lc_trk_g0_2
T_9_9_input_2_6
T_9_9_wire_logic_cluster/lc_6/in_2

T_9_8_wire_logic_cluster/lc_2/out
T_10_9_lc_trk_g2_2
T_10_9_input_2_2
T_10_9_wire_logic_cluster/lc_2/in_2

T_9_8_wire_logic_cluster/lc_2/out
T_9_8_lc_trk_g2_2
T_9_8_wire_logic_cluster/lc_7/in_1

T_9_8_wire_logic_cluster/lc_2/out
T_9_8_lc_trk_g2_2
T_9_8_wire_logic_cluster/lc_5/in_1

T_9_8_wire_logic_cluster/lc_2/out
T_9_7_lc_trk_g0_2
T_9_7_wire_logic_cluster/lc_3/in_1

T_9_8_wire_logic_cluster/lc_2/out
T_9_7_lc_trk_g0_2
T_9_7_wire_logic_cluster/lc_5/in_1

T_9_8_wire_logic_cluster/lc_2/out
T_9_9_lc_trk_g0_2
T_9_9_wire_logic_cluster/lc_3/in_1

T_9_8_wire_logic_cluster/lc_2/out
T_9_8_lc_trk_g2_2
T_9_8_input_2_4
T_9_8_wire_logic_cluster/lc_4/in_2

T_9_8_wire_logic_cluster/lc_2/out
T_9_7_lc_trk_g0_2
T_9_7_input_2_6
T_9_7_wire_logic_cluster/lc_6/in_2

T_9_8_wire_logic_cluster/lc_2/out
T_9_9_lc_trk_g0_2
T_9_9_input_2_4
T_9_9_wire_logic_cluster/lc_4/in_2

End 

Net : N_409
T_16_16_wire_logic_cluster/lc_4/out
T_16_8_sp12_v_t_23
T_5_8_sp12_h_l_0
T_9_8_lc_trk_g0_3
T_9_8_wire_logic_cluster/lc_2/in_3

T_16_16_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_40
T_17_19_sp4_h_l_5
T_21_19_sp4_h_l_8
T_22_19_lc_trk_g2_0
T_22_19_wire_logic_cluster/lc_5/in_3

T_16_16_wire_logic_cluster/lc_4/out
T_15_15_lc_trk_g3_4
T_15_15_wire_logic_cluster/lc_0/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_id.N_597
T_9_16_wire_logic_cluster/lc_0/out
T_9_16_lc_trk_g1_0
T_9_16_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_pready_i_o2_0_a2_2
T_16_16_wire_logic_cluster/lc_5/out
T_16_16_lc_trk_g0_5
T_16_16_wire_logic_cluster/lc_4/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.N_447_0
T_9_11_wire_logic_cluster/lc_6/out
T_9_11_sp4_h_l_1
T_8_7_sp4_v_t_36
T_9_7_sp4_h_l_6
T_8_3_sp4_v_t_46
T_8_0_span4_vert_35
T_8_3_lc_trk_g1_3
T_8_3_wire_bram/ram/WDATA_12

T_9_11_wire_logic_cluster/lc_6/out
T_9_11_sp4_h_l_1
T_8_7_sp4_v_t_36
T_9_7_sp4_h_l_6
T_8_7_lc_trk_g0_6
T_8_7_wire_bram/ram/WDATA_12

T_9_11_wire_logic_cluster/lc_6/out
T_9_11_sp4_h_l_1
T_8_11_sp4_v_t_42
T_8_15_lc_trk_g1_7
T_8_15_wire_bram/ram/WDATA_12

T_9_11_wire_logic_cluster/lc_6/out
T_8_11_lc_trk_g2_6
T_8_11_wire_bram/ram/WDATA_12

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_6_25
T_23_11_wire_logic_cluster/lc_4/out
T_23_11_lc_trk_g0_4
T_23_11_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_coarseovf_22
T_20_11_wire_logic_cluster/lc_0/out
T_19_11_sp4_h_l_8
T_18_11_sp4_v_t_45
T_18_14_lc_trk_g1_5
T_18_14_wire_logic_cluster/lc_1/in_1

T_20_11_wire_logic_cluster/lc_0/out
T_19_11_sp4_h_l_8
T_18_11_sp4_v_t_45
T_18_14_lc_trk_g1_5
T_18_14_wire_logic_cluster/lc_4/in_0

T_20_11_wire_logic_cluster/lc_0/out
T_20_7_sp12_v_t_23
T_9_7_sp12_h_l_0
T_13_7_lc_trk_g1_3
T_13_7_wire_logic_cluster/lc_2/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_30
T_11_12_wire_logic_cluster/lc_5/out
T_12_8_sp4_v_t_46
T_12_10_lc_trk_g2_3
T_12_10_wire_logic_cluster/lc_4/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_6_30
T_12_10_wire_logic_cluster/lc_4/out
T_12_10_lc_trk_g0_4
T_12_10_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_paddr_fsm_8
T_18_21_wire_logic_cluster/lc_0/out
T_17_21_lc_trk_g3_0
T_17_21_wire_logic_cluster/lc_6/in_3

T_18_21_wire_logic_cluster/lc_0/out
T_18_17_sp4_v_t_37
T_18_18_lc_trk_g3_5
T_18_18_wire_logic_cluster/lc_5/in_1

T_18_21_wire_logic_cluster/lc_0/out
T_18_21_lc_trk_g3_0
T_18_21_wire_logic_cluster/lc_0/in_1

End 

Net : I2C_top_level_inst1.s_command_0
T_21_23_wire_logic_cluster/lc_0/out
T_21_22_lc_trk_g1_0
T_21_22_wire_logic_cluster/lc_1/in_0

T_21_23_wire_logic_cluster/lc_0/out
T_21_19_sp4_v_t_37
T_20_21_lc_trk_g0_0
T_20_21_wire_logic_cluster/lc_1/in_1

T_21_23_wire_logic_cluster/lc_0/out
T_21_19_sp4_v_t_37
T_22_19_sp4_h_l_0
T_21_19_lc_trk_g0_0
T_21_19_wire_logic_cluster/lc_5/in_1

T_21_23_wire_logic_cluster/lc_0/out
T_21_19_sp4_v_t_37
T_22_19_sp4_h_l_0
T_21_19_lc_trk_g0_0
T_21_19_input_2_4
T_21_19_wire_logic_cluster/lc_4/in_2

T_21_23_wire_logic_cluster/lc_0/out
T_21_19_sp4_v_t_37
T_22_19_sp4_h_l_0
T_21_19_lc_trk_g0_0
T_21_19_input_2_6
T_21_19_wire_logic_cluster/lc_6/in_2

T_21_23_wire_logic_cluster/lc_0/out
T_21_19_sp4_v_t_37
T_22_19_sp4_h_l_0
T_21_19_lc_trk_g0_0
T_21_19_input_2_0
T_21_19_wire_logic_cluster/lc_0/in_2

T_21_23_wire_logic_cluster/lc_0/out
T_21_22_lc_trk_g1_0
T_21_22_wire_logic_cluster/lc_4/in_3

T_21_23_wire_logic_cluster/lc_0/out
T_21_22_lc_trk_g1_0
T_21_22_wire_logic_cluster/lc_3/in_0

T_21_23_wire_logic_cluster/lc_0/out
T_21_19_sp4_v_t_37
T_21_20_lc_trk_g2_5
T_21_20_wire_logic_cluster/lc_0/in_3

T_21_23_wire_logic_cluster/lc_0/out
T_21_19_sp4_v_t_37
T_21_20_lc_trk_g2_5
T_21_20_input_2_7
T_21_20_wire_logic_cluster/lc_7/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.s_paddr_I2C_12
T_16_17_wire_logic_cluster/lc_3/out
T_16_17_lc_trk_g0_3
T_16_17_wire_logic_cluster/lc_0/in_3

T_16_17_wire_logic_cluster/lc_3/out
T_17_14_sp4_v_t_47
T_18_18_sp4_h_l_4
T_20_18_lc_trk_g2_1
T_20_18_wire_logic_cluster/lc_4/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_0_22_cascade_
T_18_14_wire_logic_cluster/lc_0/ltout
T_18_14_wire_logic_cluster/lc_1/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkstopmask_22
T_20_14_wire_logic_cluster/lc_3/out
T_18_14_sp4_h_l_3
T_18_14_lc_trk_g0_6
T_18_14_input_2_0
T_18_14_wire_logic_cluster/lc_0/in_2

T_20_14_wire_logic_cluster/lc_3/out
T_18_14_sp4_h_l_3
T_18_14_lc_trk_g1_6
T_18_14_wire_logic_cluster/lc_6/in_1

T_20_14_wire_logic_cluster/lc_3/out
T_20_14_sp4_h_l_11
T_16_14_sp4_h_l_11
T_15_10_sp4_v_t_41
T_15_6_sp4_v_t_37
T_14_8_lc_trk_g0_0
T_14_8_wire_logic_cluster/lc_3/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_5_4
T_12_11_wire_logic_cluster/lc_4/out
T_13_11_sp4_h_l_8
T_12_11_sp4_v_t_39
T_11_14_lc_trk_g2_7
T_11_14_wire_logic_cluster/lc_3/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_216_0
T_16_11_wire_logic_cluster/lc_2/out
T_17_11_sp4_h_l_4
T_13_11_sp4_h_l_4
T_12_11_lc_trk_g1_4
T_12_11_wire_logic_cluster/lc_4/in_1

T_16_11_wire_logic_cluster/lc_2/out
T_16_11_sp4_h_l_9
T_19_7_sp4_v_t_44
T_18_9_lc_trk_g0_2
T_18_9_wire_logic_cluster/lc_7/in_1

T_16_11_wire_logic_cluster/lc_2/out
T_16_11_sp4_h_l_9
T_19_7_sp4_v_t_44
T_18_9_lc_trk_g0_2
T_18_9_wire_logic_cluster/lc_1/in_1

T_16_11_wire_logic_cluster/lc_2/out
T_16_11_lc_trk_g3_2
T_16_11_wire_logic_cluster/lc_6/in_3

T_16_11_wire_logic_cluster/lc_2/out
T_17_11_sp4_h_l_4
T_16_11_sp4_v_t_41
T_15_13_lc_trk_g1_4
T_15_13_wire_logic_cluster/lc_0/in_1

T_16_11_wire_logic_cluster/lc_2/out
T_17_11_sp4_h_l_4
T_13_11_sp4_h_l_4
T_12_11_sp4_v_t_41
T_11_13_lc_trk_g0_4
T_11_13_wire_logic_cluster/lc_3/in_1

T_16_11_wire_logic_cluster/lc_2/out
T_17_10_lc_trk_g2_2
T_17_10_wire_logic_cluster/lc_4/in_0

T_16_11_wire_logic_cluster/lc_2/out
T_17_11_sp4_h_l_4
T_16_11_sp4_v_t_41
T_13_15_sp4_h_l_9
T_14_15_lc_trk_g2_1
T_14_15_wire_logic_cluster/lc_0/in_1

T_16_11_wire_logic_cluster/lc_2/out
T_16_11_lc_trk_g3_2
T_16_11_wire_logic_cluster/lc_1/in_0

T_16_11_wire_logic_cluster/lc_2/out
T_16_11_sp4_h_l_9
T_15_7_sp4_v_t_44
T_12_7_sp4_h_l_3
T_12_7_lc_trk_g1_6
T_12_7_wire_logic_cluster/lc_1/in_0

T_16_11_wire_logic_cluster/lc_2/out
T_17_12_lc_trk_g3_2
T_17_12_wire_logic_cluster/lc_6/in_1

T_16_11_wire_logic_cluster/lc_2/out
T_17_12_lc_trk_g3_2
T_17_12_wire_logic_cluster/lc_4/in_3

T_16_11_wire_logic_cluster/lc_2/out
T_16_11_sp4_h_l_9
T_15_7_sp4_v_t_44
T_14_8_lc_trk_g3_4
T_14_8_wire_logic_cluster/lc_3/in_0

T_16_11_wire_logic_cluster/lc_2/out
T_17_11_lc_trk_g1_2
T_17_11_wire_logic_cluster/lc_6/in_1

T_16_11_wire_logic_cluster/lc_2/out
T_17_11_lc_trk_g1_2
T_17_11_wire_logic_cluster/lc_1/in_0

T_16_11_wire_logic_cluster/lc_2/out
T_16_11_sp4_h_l_9
T_19_7_sp4_v_t_44
T_18_9_lc_trk_g0_2
T_18_9_wire_logic_cluster/lc_0/in_0

T_16_11_wire_logic_cluster/lc_2/out
T_17_10_lc_trk_g2_2
T_17_10_wire_logic_cluster/lc_3/in_1

T_16_11_wire_logic_cluster/lc_2/out
T_17_10_lc_trk_g2_2
T_17_10_wire_logic_cluster/lc_7/in_1

T_16_11_wire_logic_cluster/lc_2/out
T_17_11_lc_trk_g1_2
T_17_11_wire_logic_cluster/lc_4/in_3

T_16_11_wire_logic_cluster/lc_2/out
T_16_11_lc_trk_g3_2
T_16_11_wire_logic_cluster/lc_0/in_1

T_16_11_wire_logic_cluster/lc_2/out
T_17_11_sp4_h_l_4
T_13_11_sp4_h_l_4
T_12_11_lc_trk_g1_4
T_12_11_wire_logic_cluster/lc_0/in_3

T_16_11_wire_logic_cluster/lc_2/out
T_17_12_lc_trk_g3_2
T_17_12_wire_logic_cluster/lc_2/in_3

T_16_11_wire_logic_cluster/lc_2/out
T_17_11_lc_trk_g1_2
T_17_11_wire_logic_cluster/lc_7/in_0

T_16_11_wire_logic_cluster/lc_2/out
T_17_10_lc_trk_g2_2
T_17_10_wire_logic_cluster/lc_6/in_0

T_16_11_wire_logic_cluster/lc_2/out
T_17_12_lc_trk_g3_2
T_17_12_wire_logic_cluster/lc_0/in_3

T_16_11_wire_logic_cluster/lc_2/out
T_17_10_lc_trk_g2_2
T_17_10_wire_logic_cluster/lc_5/in_1

T_16_11_wire_logic_cluster/lc_2/out
T_17_11_sp4_h_l_4
T_13_11_sp4_h_l_4
T_12_11_lc_trk_g1_4
T_12_11_wire_logic_cluster/lc_2/in_3

T_16_11_wire_logic_cluster/lc_2/out
T_17_10_lc_trk_g2_2
T_17_10_wire_logic_cluster/lc_1/in_1

T_16_11_wire_logic_cluster/lc_2/out
T_17_10_lc_trk_g2_2
T_17_10_wire_logic_cluster/lc_2/in_0

T_16_11_wire_logic_cluster/lc_2/out
T_16_11_lc_trk_g3_2
T_16_11_wire_logic_cluster/lc_4/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_0_i_o2_0_a3_7Z0Z_26
T_17_20_wire_logic_cluster/lc_5/out
T_17_16_sp4_v_t_47
T_17_17_lc_trk_g3_7
T_17_17_wire_logic_cluster/lc_5/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_paddr_fsm_11
T_18_21_wire_logic_cluster/lc_3/out
T_17_20_lc_trk_g2_3
T_17_20_wire_logic_cluster/lc_5/in_0

T_18_21_wire_logic_cluster/lc_3/out
T_18_21_lc_trk_g1_3
T_18_21_wire_logic_cluster/lc_3/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1353_0
T_20_22_wire_logic_cluster/lc_4/out
T_20_21_lc_trk_g1_4
T_20_21_wire_logic_cluster/lc_6/in_3

T_20_22_wire_logic_cluster/lc_4/out
T_19_21_lc_trk_g2_4
T_19_21_wire_logic_cluster/lc_5/in_3

T_20_22_wire_logic_cluster/lc_4/out
T_19_21_lc_trk_g2_4
T_19_21_wire_logic_cluster/lc_0/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_state_ns_0_i_0_0_1_15
T_22_17_wire_logic_cluster/lc_4/out
T_22_15_sp4_v_t_37
T_19_15_sp4_h_l_0
T_15_15_sp4_h_l_8
T_16_15_lc_trk_g2_0
T_16_15_wire_logic_cluster/lc_1/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_state_ns_0_i_0_0_0_15_cascade_
T_22_17_wire_logic_cluster/lc_3/ltout
T_22_17_wire_logic_cluster/lc_4/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_607
T_20_21_wire_logic_cluster/lc_6/out
T_11_21_sp12_h_l_0
T_22_9_sp12_v_t_23
T_22_17_lc_trk_g2_0
T_22_17_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.un3_addr_mem_cry_1
T_18_18_wire_logic_cluster/lc_1/cout
T_18_18_wire_logic_cluster/lc_2/in_3

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.un3_addr_mem_cry_1_THRU_CO
T_18_18_wire_logic_cluster/lc_2/out
T_19_15_sp4_v_t_45
T_16_15_sp4_h_l_2
T_12_15_sp4_h_l_5
T_8_15_sp4_h_l_1
T_9_15_lc_trk_g3_1
T_9_15_wire_logic_cluster/lc_3/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_5_10
T_18_9_wire_logic_cluster/lc_1/out
T_14_9_sp12_h_l_1
T_15_9_lc_trk_g0_5
T_15_9_wire_logic_cluster/lc_4/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.addr_mem_5
T_9_15_wire_logic_cluster/lc_3/out
T_9_15_sp4_h_l_11
T_8_15_lc_trk_g1_3
T_8_15_input0_2
T_8_15_wire_bram/ram/RADDR_5
T_8_13_upADDR_5
T_8_13_wire_bram/ram/RADDR_5
T_8_11_upADDR_5
T_8_11_wire_bram/ram/RADDR_5
T_8_9_upADDR_5
T_8_9_wire_bram/ram/RADDR_5
T_8_7_upADDR_5
T_8_7_wire_bram/ram/RADDR_5
T_8_5_upADDR_5
T_8_5_wire_bram/ram/RADDR_5
T_8_3_upADDR_5
T_8_3_wire_bram/ram/RADDR_5
T_8_1_upADDR_5
T_8_1_wire_bram/ram/RADDR_5

T_9_15_wire_logic_cluster/lc_3/out
T_9_15_sp4_h_l_11
T_8_15_lc_trk_g1_3
T_8_15_input0_2
T_8_15_wire_bram/ram/RADDR_5
T_8_13_upADDR_5
T_8_13_wire_bram/ram/RADDR_5
T_8_11_upADDR_5
T_8_11_wire_bram/ram/RADDR_5
T_8_9_upADDR_5
T_8_9_wire_bram/ram/RADDR_5
T_8_7_upADDR_5
T_8_7_wire_bram/ram/RADDR_5
T_8_5_upADDR_5
T_8_5_wire_bram/ram/RADDR_5
T_8_3_upADDR_5
T_8_3_wire_bram/ram/RADDR_5

T_9_15_wire_logic_cluster/lc_3/out
T_8_16_lc_trk_g1_3
T_8_16_input0_2
T_8_16_wire_bram/ram/WADDR_5
T_8_14_upADDR_5
T_8_14_wire_bram/ram/WADDR_5
T_8_12_upADDR_5
T_8_12_wire_bram/ram/WADDR_5
T_8_10_upADDR_5
T_8_10_wire_bram/ram/WADDR_5
T_8_8_upADDR_5
T_8_8_wire_bram/ram/WADDR_5
T_8_6_upADDR_5
T_8_6_wire_bram/ram/WADDR_5
T_8_4_upADDR_5
T_8_4_wire_bram/ram/WADDR_5
T_8_2_upADDR_5
T_8_2_wire_bram/ram/WADDR_5

T_9_15_wire_logic_cluster/lc_3/out
T_9_15_sp4_h_l_11
T_8_15_lc_trk_g1_3
T_8_15_input0_2
T_8_15_wire_bram/ram/RADDR_5
T_8_13_upADDR_5
T_8_13_wire_bram/ram/RADDR_5
T_8_11_upADDR_5
T_8_11_wire_bram/ram/RADDR_5
T_8_9_upADDR_5
T_8_9_wire_bram/ram/RADDR_5
T_8_7_upADDR_5
T_8_7_wire_bram/ram/RADDR_5
T_8_5_upADDR_5
T_8_5_wire_bram/ram/RADDR_5

T_9_15_wire_logic_cluster/lc_3/out
T_8_16_lc_trk_g1_3
T_8_16_input0_2
T_8_16_wire_bram/ram/WADDR_5
T_8_14_upADDR_5
T_8_14_wire_bram/ram/WADDR_5
T_8_12_upADDR_5
T_8_12_wire_bram/ram/WADDR_5
T_8_10_upADDR_5
T_8_10_wire_bram/ram/WADDR_5
T_8_8_upADDR_5
T_8_8_wire_bram/ram/WADDR_5
T_8_6_upADDR_5
T_8_6_wire_bram/ram/WADDR_5
T_8_4_upADDR_5
T_8_4_wire_bram/ram/WADDR_5

T_9_15_wire_logic_cluster/lc_3/out
T_9_15_sp4_h_l_11
T_8_15_lc_trk_g1_3
T_8_15_input0_2
T_8_15_wire_bram/ram/RADDR_5
T_8_13_upADDR_5
T_8_13_wire_bram/ram/RADDR_5
T_8_11_upADDR_5
T_8_11_wire_bram/ram/RADDR_5
T_8_9_upADDR_5
T_8_9_wire_bram/ram/RADDR_5
T_8_7_upADDR_5
T_8_7_wire_bram/ram/RADDR_5

T_9_15_wire_logic_cluster/lc_3/out
T_8_16_lc_trk_g1_3
T_8_16_input0_2
T_8_16_wire_bram/ram/WADDR_5
T_8_14_upADDR_5
T_8_14_wire_bram/ram/WADDR_5
T_8_12_upADDR_5
T_8_12_wire_bram/ram/WADDR_5
T_8_10_upADDR_5
T_8_10_wire_bram/ram/WADDR_5
T_8_8_upADDR_5
T_8_8_wire_bram/ram/WADDR_5
T_8_6_upADDR_5
T_8_6_wire_bram/ram/WADDR_5

T_9_15_wire_logic_cluster/lc_3/out
T_9_15_sp4_h_l_11
T_8_15_lc_trk_g1_3
T_8_15_input0_2
T_8_15_wire_bram/ram/RADDR_5
T_8_13_upADDR_5
T_8_13_wire_bram/ram/RADDR_5
T_8_11_upADDR_5
T_8_11_wire_bram/ram/RADDR_5
T_8_9_upADDR_5
T_8_9_wire_bram/ram/RADDR_5

T_9_15_wire_logic_cluster/lc_3/out
T_8_16_lc_trk_g1_3
T_8_16_input0_2
T_8_16_wire_bram/ram/WADDR_5
T_8_14_upADDR_5
T_8_14_wire_bram/ram/WADDR_5
T_8_12_upADDR_5
T_8_12_wire_bram/ram/WADDR_5
T_8_10_upADDR_5
T_8_10_wire_bram/ram/WADDR_5
T_8_8_upADDR_5
T_8_8_wire_bram/ram/WADDR_5

T_9_15_wire_logic_cluster/lc_3/out
T_9_15_sp4_h_l_11
T_8_15_lc_trk_g1_3
T_8_15_input0_2
T_8_15_wire_bram/ram/RADDR_5
T_8_13_upADDR_5
T_8_13_wire_bram/ram/RADDR_5
T_8_11_upADDR_5
T_8_11_wire_bram/ram/RADDR_5

T_9_15_wire_logic_cluster/lc_3/out
T_9_15_sp4_h_l_11
T_8_15_lc_trk_g1_3
T_8_15_input0_2
T_8_15_wire_bram/ram/RADDR_5
T_8_13_upADDR_5
T_8_13_wire_bram/ram/RADDR_5

T_9_15_wire_logic_cluster/lc_3/out
T_8_16_lc_trk_g1_3
T_8_16_input0_2
T_8_16_wire_bram/ram/WADDR_5
T_8_14_upADDR_5
T_8_14_wire_bram/ram/WADDR_5
T_8_12_upADDR_5
T_8_12_wire_bram/ram/WADDR_5
T_8_10_upADDR_5
T_8_10_wire_bram/ram/WADDR_5

T_9_15_wire_logic_cluster/lc_3/out
T_9_15_sp4_h_l_11
T_8_15_lc_trk_g1_3
T_8_15_input0_2
T_8_15_wire_bram/ram/RADDR_5

T_9_15_wire_logic_cluster/lc_3/out
T_8_16_lc_trk_g1_3
T_8_16_input0_2
T_8_16_wire_bram/ram/WADDR_5
T_8_14_upADDR_5
T_8_14_wire_bram/ram/WADDR_5
T_8_12_upADDR_5
T_8_12_wire_bram/ram/WADDR_5

T_9_15_wire_logic_cluster/lc_3/out
T_8_16_lc_trk_g1_3
T_8_16_input0_2
T_8_16_wire_bram/ram/WADDR_5
T_8_14_upADDR_5
T_8_14_wire_bram/ram/WADDR_5

T_9_15_wire_logic_cluster/lc_3/out
T_8_16_lc_trk_g1_3
T_8_16_input0_2
T_8_16_wire_bram/ram/WADDR_5

End 

Net : cemf_module_64ch_ctrl_inst1_paddr_fsm_10
T_18_21_wire_logic_cluster/lc_2/out
T_17_20_lc_trk_g2_2
T_17_20_wire_logic_cluster/lc_5/in_1

T_18_21_wire_logic_cluster/lc_2/out
T_18_21_lc_trk_g1_2
T_18_21_wire_logic_cluster/lc_2/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_paddr_fsm_15
T_18_21_wire_logic_cluster/lc_7/out
T_17_20_lc_trk_g2_7
T_17_20_input_2_5
T_17_20_wire_logic_cluster/lc_5/in_2

T_18_21_wire_logic_cluster/lc_7/out
T_18_21_lc_trk_g1_7
T_18_21_wire_logic_cluster/lc_7/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.s_paddr_I2C_10
T_19_18_wire_logic_cluster/lc_2/out
T_19_18_sp4_h_l_9
T_18_14_sp4_v_t_44
T_17_16_lc_trk_g0_2
T_17_16_wire_logic_cluster/lc_6/in_0

T_19_18_wire_logic_cluster/lc_2/out
T_19_18_sp4_h_l_9
T_19_18_lc_trk_g1_4
T_19_18_wire_logic_cluster/lc_0/in_1

T_19_18_wire_logic_cluster/lc_2/out
T_19_18_sp4_h_l_9
T_21_18_lc_trk_g2_4
T_21_18_wire_logic_cluster/lc_1/in_1

T_19_18_wire_logic_cluster/lc_2/out
T_20_18_lc_trk_g1_2
T_20_18_wire_logic_cluster/lc_2/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNID0LHZ0Z5_cascade_
T_18_11_wire_logic_cluster/lc_5/ltout
T_18_11_wire_logic_cluster/lc_6/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_20
T_18_11_wire_logic_cluster/lc_6/out
T_18_11_lc_trk_g3_6
T_18_11_wire_logic_cluster/lc_6/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_20_cascade_
T_18_11_wire_logic_cluster/lc_6/ltout
T_18_11_wire_logic_cluster/lc_7/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkstopmask_20
T_20_14_wire_logic_cluster/lc_0/out
T_17_14_sp12_h_l_0
T_17_14_lc_trk_g0_3
T_17_14_wire_logic_cluster/lc_0/in_1

T_20_14_wire_logic_cluster/lc_0/out
T_17_14_sp12_h_l_0
T_17_14_lc_trk_g0_3
T_17_14_input_2_1
T_17_14_wire_logic_cluster/lc_1/in_2

T_20_14_wire_logic_cluster/lc_0/out
T_17_14_sp12_h_l_0
T_16_14_sp4_h_l_1
T_15_10_sp4_v_t_43
T_15_11_lc_trk_g3_3
T_15_11_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_0_20
T_17_14_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_36
T_18_11_lc_trk_g2_4
T_18_11_wire_logic_cluster/lc_5/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkctrovf_17
T_21_15_wire_logic_cluster/lc_6/out
T_21_9_sp12_v_t_23
T_21_12_lc_trk_g3_3
T_21_12_input_2_0
T_21_12_wire_logic_cluster/lc_0/in_2

T_21_15_wire_logic_cluster/lc_6/out
T_21_9_sp12_v_t_23
T_21_12_lc_trk_g3_3
T_21_12_wire_logic_cluster/lc_5/in_1

T_21_15_wire_logic_cluster/lc_6/out
T_19_15_sp4_h_l_9
T_15_15_sp4_h_l_9
T_14_11_sp4_v_t_44
T_14_7_sp4_v_t_40
T_13_11_lc_trk_g1_5
T_13_11_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_17
T_23_12_wire_logic_cluster/lc_3/out
T_23_12_lc_trk_g1_3
T_23_12_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkstopmask_7
T_19_16_wire_logic_cluster/lc_4/out
T_19_8_sp12_v_t_23
T_19_12_lc_trk_g2_0
T_19_12_input_2_0
T_19_12_wire_logic_cluster/lc_0/in_2

T_19_16_wire_logic_cluster/lc_4/out
T_19_8_sp12_v_t_23
T_19_12_lc_trk_g3_0
T_19_12_input_2_1
T_19_12_wire_logic_cluster/lc_1/in_2

T_19_16_wire_logic_cluster/lc_4/out
T_19_8_sp12_v_t_23
T_8_20_sp12_h_l_0
T_7_8_sp12_v_t_23
T_7_12_lc_trk_g3_0
T_7_12_wire_logic_cluster/lc_0/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.s_paddr_I2C_9
T_19_18_wire_logic_cluster/lc_5/out
T_19_16_sp4_v_t_39
T_16_16_sp4_h_l_2
T_17_16_lc_trk_g3_2
T_17_16_wire_logic_cluster/lc_6/in_1

T_19_18_wire_logic_cluster/lc_5/out
T_20_18_sp4_h_l_10
T_21_18_lc_trk_g2_2
T_21_18_wire_logic_cluster/lc_1/in_3

T_19_18_wire_logic_cluster/lc_5/out
T_19_18_lc_trk_g2_5
T_19_18_wire_logic_cluster/lc_0/in_3

T_19_18_wire_logic_cluster/lc_5/out
T_20_18_lc_trk_g1_5
T_20_18_wire_logic_cluster/lc_1/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNIBQGHZ0Z5_cascade_
T_23_12_wire_logic_cluster/lc_2/ltout
T_23_12_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_17_cascade_
T_23_12_wire_logic_cluster/lc_3/ltout
T_23_12_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_0_17
T_21_12_wire_logic_cluster/lc_0/out
T_21_12_sp4_h_l_5
T_23_12_lc_trk_g3_0
T_23_12_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_0_7
T_19_12_wire_logic_cluster/lc_0/out
T_19_9_sp4_v_t_40
T_19_10_lc_trk_g2_0
T_19_10_wire_logic_cluster/lc_5/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_paddr_fsm_9
T_18_21_wire_logic_cluster/lc_1/out
T_17_20_lc_trk_g3_1
T_17_20_wire_logic_cluster/lc_5/in_3

T_18_21_wire_logic_cluster/lc_1/out
T_18_21_lc_trk_g3_1
T_18_21_wire_logic_cluster/lc_1/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_paddr_fsm_4
T_18_20_wire_logic_cluster/lc_4/out
T_18_16_sp4_v_t_45
T_17_17_lc_trk_g3_5
T_17_17_wire_logic_cluster/lc_7/in_1

T_18_20_wire_logic_cluster/lc_4/out
T_18_16_sp4_v_t_45
T_18_17_lc_trk_g3_5
T_18_17_wire_logic_cluster/lc_5/in_1

T_18_20_wire_logic_cluster/lc_4/out
T_18_20_lc_trk_g3_4
T_18_20_wire_logic_cluster/lc_4/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.s_paddr_I2C_11
T_19_18_wire_logic_cluster/lc_4/out
T_19_16_sp4_v_t_37
T_16_16_sp4_h_l_6
T_17_16_lc_trk_g2_6
T_17_16_input_2_6
T_17_16_wire_logic_cluster/lc_6/in_2

T_19_18_wire_logic_cluster/lc_4/out
T_19_18_lc_trk_g2_4
T_19_18_wire_logic_cluster/lc_0/in_0

T_19_18_wire_logic_cluster/lc_4/out
T_20_18_sp4_h_l_8
T_21_18_lc_trk_g2_0
T_21_18_wire_logic_cluster/lc_5/in_1

T_19_18_wire_logic_cluster/lc_4/out
T_20_18_lc_trk_g0_4
T_20_18_wire_logic_cluster/lc_3/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_6_16_cascade_
T_20_10_wire_logic_cluster/lc_3/ltout
T_20_10_wire_logic_cluster/lc_4/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_16_cascade_
T_20_10_wire_logic_cluster/lc_2/ltout
T_20_10_wire_logic_cluster/lc_3/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_665
T_16_8_wire_logic_cluster/lc_6/out
T_16_7_sp4_v_t_44
T_17_11_sp4_h_l_3
T_21_11_sp4_h_l_3
T_23_11_lc_trk_g2_6
T_23_11_wire_logic_cluster/lc_4/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_304_0
T_19_21_wire_logic_cluster/lc_0/out
T_19_22_lc_trk_g1_0
T_19_22_wire_logic_cluster/lc_4/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.un1_n_no_restart_2_sqmuxa_i_a3_5
T_21_18_wire_logic_cluster/lc_0/out
T_21_18_sp4_h_l_5
T_20_18_sp4_v_t_40
T_19_21_lc_trk_g3_0
T_19_21_wire_logic_cluster/lc_0/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.un1_n_no_restart_2_sqmuxa_i_a3_2
T_21_17_wire_logic_cluster/lc_2/out
T_21_18_lc_trk_g1_2
T_21_18_wire_logic_cluster/lc_0/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.un1_n_data_system_o17_i_0_0_iZ0Z_0
T_15_15_wire_logic_cluster/lc_2/out
T_16_11_sp4_v_t_40
T_16_7_sp4_v_t_45
T_13_7_sp4_h_l_8
T_9_7_sp4_h_l_11
T_10_7_lc_trk_g3_3
T_10_7_wire_logic_cluster/lc_0/cen

T_15_15_wire_logic_cluster/lc_2/out
T_15_5_sp12_v_t_23
T_15_5_sp4_v_t_45
T_15_9_sp4_v_t_46
T_15_13_lc_trk_g1_3
T_15_13_wire_logic_cluster/lc_1/cen

T_15_15_wire_logic_cluster/lc_2/out
T_15_5_sp12_v_t_23
T_15_5_sp4_v_t_45
T_15_9_sp4_v_t_46
T_15_13_lc_trk_g1_3
T_15_13_wire_logic_cluster/lc_1/cen

T_15_15_wire_logic_cluster/lc_2/out
T_15_5_sp12_v_t_23
T_15_5_sp4_v_t_45
T_15_9_sp4_v_t_46
T_15_13_lc_trk_g1_3
T_15_13_wire_logic_cluster/lc_1/cen

T_15_15_wire_logic_cluster/lc_2/out
T_15_5_sp12_v_t_23
T_15_5_sp4_v_t_45
T_15_9_sp4_v_t_46
T_15_13_lc_trk_g1_3
T_15_13_wire_logic_cluster/lc_1/cen

T_15_15_wire_logic_cluster/lc_2/out
T_15_5_sp12_v_t_23
T_15_5_sp4_v_t_45
T_15_9_sp4_v_t_46
T_15_13_lc_trk_g1_3
T_15_13_wire_logic_cluster/lc_1/cen

T_15_15_wire_logic_cluster/lc_2/out
T_15_5_sp12_v_t_23
T_15_5_sp4_v_t_45
T_15_9_sp4_v_t_46
T_15_13_lc_trk_g1_3
T_15_13_wire_logic_cluster/lc_1/cen

T_15_15_wire_logic_cluster/lc_2/out
T_15_5_sp12_v_t_23
T_15_5_sp4_v_t_45
T_15_9_sp4_v_t_46
T_15_13_lc_trk_g1_3
T_15_13_wire_logic_cluster/lc_1/cen

T_15_15_wire_logic_cluster/lc_2/out
T_15_5_sp12_v_t_23
T_4_17_sp12_h_l_0
T_13_17_sp4_h_l_11
T_12_13_sp4_v_t_46
T_12_15_lc_trk_g3_3
T_12_15_wire_logic_cluster/lc_1/cen

T_15_15_wire_logic_cluster/lc_2/out
T_15_5_sp12_v_t_23
T_4_17_sp12_h_l_0
T_13_17_sp4_h_l_11
T_12_13_sp4_v_t_46
T_12_15_lc_trk_g3_3
T_12_15_wire_logic_cluster/lc_1/cen

T_15_15_wire_logic_cluster/lc_2/out
T_15_5_sp12_v_t_23
T_4_17_sp12_h_l_0
T_13_17_sp4_h_l_11
T_12_13_sp4_v_t_46
T_12_15_lc_trk_g3_3
T_12_15_wire_logic_cluster/lc_1/cen

T_15_15_wire_logic_cluster/lc_2/out
T_15_5_sp12_v_t_23
T_4_17_sp12_h_l_0
T_13_17_sp4_h_l_11
T_12_13_sp4_v_t_46
T_12_15_lc_trk_g3_3
T_12_15_wire_logic_cluster/lc_1/cen

T_15_15_wire_logic_cluster/lc_2/out
T_15_5_sp12_v_t_23
T_4_17_sp12_h_l_0
T_13_17_sp4_h_l_11
T_12_13_sp4_v_t_46
T_12_15_lc_trk_g3_3
T_12_15_wire_logic_cluster/lc_1/cen

T_15_15_wire_logic_cluster/lc_2/out
T_15_5_sp12_v_t_23
T_4_17_sp12_h_l_0
T_13_17_sp4_h_l_11
T_12_13_sp4_v_t_46
T_12_15_lc_trk_g3_3
T_12_15_wire_logic_cluster/lc_1/cen

T_15_15_wire_logic_cluster/lc_2/out
T_15_5_sp12_v_t_23
T_4_17_sp12_h_l_0
T_13_17_sp4_h_l_11
T_12_13_sp4_v_t_46
T_12_15_lc_trk_g3_3
T_12_15_wire_logic_cluster/lc_1/cen

T_15_15_wire_logic_cluster/lc_2/out
T_15_15_lc_trk_g0_2
T_15_15_wire_logic_cluster/lc_4/cen

T_15_15_wire_logic_cluster/lc_2/out
T_15_15_lc_trk_g0_2
T_15_15_wire_logic_cluster/lc_4/cen

T_15_15_wire_logic_cluster/lc_2/out
T_15_15_lc_trk_g0_2
T_15_15_wire_logic_cluster/lc_4/cen

T_15_15_wire_logic_cluster/lc_2/out
T_14_15_lc_trk_g2_2
T_14_15_wire_logic_cluster/lc_7/cen

T_15_15_wire_logic_cluster/lc_2/out
T_14_15_lc_trk_g2_2
T_14_15_wire_logic_cluster/lc_7/cen

T_15_15_wire_logic_cluster/lc_2/out
T_14_15_lc_trk_g2_2
T_14_15_wire_logic_cluster/lc_7/cen

T_15_15_wire_logic_cluster/lc_2/out
T_14_15_lc_trk_g2_2
T_14_15_wire_logic_cluster/lc_7/cen

T_15_15_wire_logic_cluster/lc_2/out
T_14_15_lc_trk_g2_2
T_14_15_wire_logic_cluster/lc_7/cen

T_15_15_wire_logic_cluster/lc_2/out
T_14_15_lc_trk_g2_2
T_14_15_wire_logic_cluster/lc_7/cen

T_15_15_wire_logic_cluster/lc_2/out
T_14_15_lc_trk_g2_2
T_14_15_wire_logic_cluster/lc_7/cen

T_15_15_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g0_2
T_15_16_wire_logic_cluster/lc_0/cen

T_15_15_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g0_2
T_15_16_wire_logic_cluster/lc_0/cen

T_15_15_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g0_2
T_15_16_wire_logic_cluster/lc_0/cen

T_15_15_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g0_2
T_15_16_wire_logic_cluster/lc_0/cen

T_15_15_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g0_2
T_15_16_wire_logic_cluster/lc_0/cen

T_15_15_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g0_2
T_15_16_wire_logic_cluster/lc_0/cen

T_15_15_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g0_2
T_15_16_wire_logic_cluster/lc_0/cen

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.N_242_cascade_
T_15_15_wire_logic_cluster/lc_1/ltout
T_15_15_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkctrovf_6
T_16_14_wire_logic_cluster/lc_3/out
T_16_10_sp4_v_t_43
T_15_12_lc_trk_g0_6
T_15_12_wire_logic_cluster/lc_0/in_0

T_16_14_wire_logic_cluster/lc_3/out
T_16_10_sp4_v_t_43
T_15_12_lc_trk_g0_6
T_15_12_wire_logic_cluster/lc_1/in_1

T_16_14_wire_logic_cluster/lc_3/out
T_16_13_sp4_v_t_38
T_13_13_sp4_h_l_3
T_13_13_lc_trk_g1_6
T_13_13_wire_logic_cluster/lc_0/in_3

End 

Net : s_paddr_I2C_5
T_18_19_wire_logic_cluster/lc_5/out
T_18_17_sp4_v_t_39
T_19_17_sp4_h_l_2
T_18_17_lc_trk_g0_2
T_18_17_wire_logic_cluster/lc_1/in_1

T_18_19_wire_logic_cluster/lc_5/out
T_18_18_sp4_v_t_42
T_18_14_sp4_v_t_47
T_17_16_lc_trk_g2_2
T_17_16_wire_logic_cluster/lc_7/in_1

T_18_19_wire_logic_cluster/lc_5/out
T_18_17_sp4_v_t_39
T_19_17_sp4_h_l_2
T_21_17_lc_trk_g2_7
T_21_17_wire_logic_cluster/lc_0/in_1

T_18_19_wire_logic_cluster/lc_5/out
T_18_17_sp4_v_t_39
T_19_17_sp4_h_l_2
T_21_17_lc_trk_g2_7
T_21_17_wire_logic_cluster/lc_6/in_1

T_18_19_wire_logic_cluster/lc_5/out
T_18_17_sp4_v_t_39
T_19_17_sp4_h_l_2
T_20_17_lc_trk_g2_2
T_20_17_wire_logic_cluster/lc_5/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_31
T_11_12_wire_logic_cluster/lc_6/out
T_11_11_lc_trk_g1_6
T_11_11_wire_logic_cluster/lc_0/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_paddr_fsm_3
T_18_20_wire_logic_cluster/lc_3/out
T_18_16_sp4_v_t_43
T_17_17_lc_trk_g3_3
T_17_17_wire_logic_cluster/lc_7/in_3

T_18_20_wire_logic_cluster/lc_3/out
T_18_19_lc_trk_g1_3
T_18_19_wire_logic_cluster/lc_4/in_0

T_18_20_wire_logic_cluster/lc_3/out
T_18_16_sp4_v_t_43
T_15_16_sp4_h_l_6
T_11_16_sp4_h_l_2
T_7_16_sp4_h_l_10
T_9_16_lc_trk_g3_7
T_9_16_wire_logic_cluster/lc_7/in_1

T_18_20_wire_logic_cluster/lc_3/out
T_18_20_lc_trk_g1_3
T_18_20_wire_logic_cluster/lc_3/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_6_31
T_11_11_wire_logic_cluster/lc_0/out
T_11_11_lc_trk_g1_0
T_11_11_wire_logic_cluster/lc_3/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_3_5
T_10_12_wire_logic_cluster/lc_4/out
T_10_12_lc_trk_g0_4
T_10_12_wire_logic_cluster/lc_1/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_1_5_cascade_
T_10_12_wire_logic_cluster/lc_3/ltout
T_10_12_wire_logic_cluster/lc_4/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_4_7
T_16_11_wire_logic_cluster/lc_6/out
T_7_11_sp12_h_l_0
T_8_11_sp4_h_l_3
T_7_11_sp4_v_t_38
T_7_12_lc_trk_g2_6
T_7_12_wire_logic_cluster/lc_3/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_19
T_15_10_wire_logic_cluster/lc_5/out
T_16_9_lc_trk_g3_5
T_16_9_wire_logic_cluster/lc_1/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_6_19_cascade_
T_16_9_wire_logic_cluster/lc_1/ltout
T_16_9_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf1.N_1825_0
T_15_15_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_40
T_17_13_sp4_h_l_10
T_21_13_sp4_h_l_6
T_20_9_sp4_v_t_43
T_21_9_sp4_h_l_6
T_23_9_lc_trk_g3_3
T_23_9_wire_logic_cluster/lc_2/cen

T_15_15_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_40
T_17_13_sp4_h_l_10
T_21_13_sp4_h_l_6
T_20_9_sp4_v_t_43
T_21_9_sp4_h_l_6
T_23_9_lc_trk_g3_3
T_23_9_wire_logic_cluster/lc_2/cen

T_15_15_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_40
T_17_13_sp4_h_l_10
T_21_13_sp4_h_l_6
T_20_9_sp4_v_t_43
T_21_9_sp4_h_l_6
T_23_9_lc_trk_g3_3
T_23_9_wire_logic_cluster/lc_2/cen

T_15_15_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_40
T_17_13_sp4_h_l_10
T_21_13_sp4_h_l_6
T_20_9_sp4_v_t_43
T_21_9_sp4_h_l_6
T_23_9_lc_trk_g3_3
T_23_9_wire_logic_cluster/lc_2/cen

T_15_15_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_40
T_17_13_sp4_h_l_10
T_21_13_sp4_h_l_6
T_20_9_sp4_v_t_43
T_21_9_sp4_h_l_6
T_23_9_lc_trk_g3_3
T_23_9_wire_logic_cluster/lc_2/cen

T_15_15_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_40
T_17_13_sp4_h_l_10
T_21_13_sp4_h_l_6
T_20_9_sp4_v_t_43
T_21_9_sp4_h_l_6
T_23_9_lc_trk_g3_3
T_23_9_wire_logic_cluster/lc_2/cen

T_15_15_wire_logic_cluster/lc_6/out
T_6_15_sp12_h_l_0
T_18_15_sp12_h_l_0
T_18_15_lc_trk_g1_3
T_18_15_wire_logic_cluster/lc_2/cen

T_15_15_wire_logic_cluster/lc_6/out
T_6_15_sp12_h_l_0
T_18_15_sp12_h_l_0
T_18_15_lc_trk_g1_3
T_18_15_wire_logic_cluster/lc_2/cen

T_15_15_wire_logic_cluster/lc_6/out
T_6_15_sp12_h_l_0
T_18_15_sp12_h_l_0
T_18_15_lc_trk_g1_3
T_18_15_wire_logic_cluster/lc_2/cen

T_15_15_wire_logic_cluster/lc_6/out
T_6_15_sp12_h_l_0
T_18_15_sp12_h_l_0
T_18_15_lc_trk_g1_3
T_18_15_wire_logic_cluster/lc_2/cen

T_15_15_wire_logic_cluster/lc_6/out
T_6_15_sp12_h_l_0
T_18_15_sp12_h_l_0
T_18_15_lc_trk_g1_3
T_18_15_wire_logic_cluster/lc_2/cen

T_15_15_wire_logic_cluster/lc_6/out
T_6_15_sp12_h_l_0
T_18_15_sp12_h_l_0
T_18_15_lc_trk_g1_3
T_18_15_wire_logic_cluster/lc_2/cen

T_15_15_wire_logic_cluster/lc_6/out
T_6_15_sp12_h_l_0
T_18_15_sp12_h_l_0
T_18_15_lc_trk_g1_3
T_18_15_wire_logic_cluster/lc_2/cen

T_15_15_wire_logic_cluster/lc_6/out
T_6_15_sp12_h_l_0
T_18_15_sp12_h_l_0
T_18_15_lc_trk_g1_3
T_18_15_wire_logic_cluster/lc_2/cen

T_15_15_wire_logic_cluster/lc_6/out
T_15_12_sp4_v_t_36
T_12_16_sp4_h_l_6
T_8_16_sp4_h_l_2
T_9_16_lc_trk_g2_2
T_9_16_wire_logic_cluster/lc_0/cen

T_15_15_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_40
T_17_13_sp4_h_l_10
T_21_13_sp4_h_l_6
T_23_13_lc_trk_g3_3
T_23_13_wire_logic_cluster/lc_0/cen

T_15_15_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_40
T_17_13_sp4_h_l_10
T_21_13_sp4_h_l_6
T_23_13_lc_trk_g3_3
T_23_13_wire_logic_cluster/lc_0/cen

T_15_15_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_40
T_17_13_sp4_h_l_10
T_21_13_sp4_h_l_6
T_23_13_lc_trk_g3_3
T_23_13_wire_logic_cluster/lc_0/cen

T_15_15_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_40
T_17_13_sp4_h_l_10
T_21_13_sp4_h_l_6
T_23_13_lc_trk_g3_3
T_23_13_wire_logic_cluster/lc_0/cen

T_15_15_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_40
T_17_13_sp4_h_l_10
T_21_13_sp4_h_l_6
T_23_13_lc_trk_g3_3
T_23_13_wire_logic_cluster/lc_0/cen

T_15_15_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_40
T_17_13_sp4_h_l_10
T_21_13_sp4_h_l_6
T_23_13_lc_trk_g3_3
T_23_13_wire_logic_cluster/lc_0/cen

T_15_15_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_40
T_17_13_sp4_h_l_10
T_21_13_sp4_h_l_6
T_23_13_lc_trk_g3_3
T_23_13_wire_logic_cluster/lc_0/cen

T_15_15_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_40
T_17_13_sp4_h_l_10
T_21_13_sp4_h_l_6
T_23_13_lc_trk_g3_3
T_23_13_wire_logic_cluster/lc_0/cen

T_15_15_wire_logic_cluster/lc_6/out
T_15_12_sp4_v_t_36
T_12_12_sp4_h_l_7
T_14_12_lc_trk_g2_2
T_14_12_wire_logic_cluster/lc_0/cen

T_15_15_wire_logic_cluster/lc_6/out
T_15_12_sp4_v_t_36
T_12_12_sp4_h_l_7
T_14_12_lc_trk_g2_2
T_14_12_wire_logic_cluster/lc_0/cen

T_15_15_wire_logic_cluster/lc_6/out
T_15_12_sp4_v_t_36
T_12_12_sp4_h_l_7
T_14_12_lc_trk_g2_2
T_14_12_wire_logic_cluster/lc_0/cen

T_15_15_wire_logic_cluster/lc_6/out
T_15_12_sp4_v_t_36
T_12_12_sp4_h_l_7
T_14_12_lc_trk_g2_2
T_14_12_wire_logic_cluster/lc_0/cen

T_15_15_wire_logic_cluster/lc_6/out
T_15_12_sp4_v_t_36
T_12_12_sp4_h_l_7
T_14_12_lc_trk_g2_2
T_14_12_wire_logic_cluster/lc_0/cen

T_15_15_wire_logic_cluster/lc_6/out
T_15_12_sp4_v_t_36
T_12_12_sp4_h_l_7
T_14_12_lc_trk_g2_2
T_14_12_wire_logic_cluster/lc_0/cen

T_15_15_wire_logic_cluster/lc_6/out
T_15_12_sp4_v_t_36
T_12_12_sp4_h_l_7
T_14_12_lc_trk_g2_2
T_14_12_wire_logic_cluster/lc_0/cen

T_15_15_wire_logic_cluster/lc_6/out
T_15_12_sp4_v_t_36
T_12_12_sp4_h_l_7
T_14_12_lc_trk_g2_2
T_14_12_wire_logic_cluster/lc_0/cen

T_15_15_wire_logic_cluster/lc_6/out
T_16_12_sp4_v_t_37
T_13_12_sp4_h_l_6
T_13_12_lc_trk_g1_3
T_13_12_wire_logic_cluster/lc_7/cen

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_5_6
T_15_13_wire_logic_cluster/lc_0/out
T_14_13_sp4_h_l_8
T_13_13_lc_trk_g1_0
T_13_13_wire_logic_cluster/lc_1/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_13_cascade_
T_14_13_wire_logic_cluster/lc_2/ltout
T_14_13_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNIN5GHZ0Z5_cascade_
T_14_13_wire_logic_cluster/lc_1/ltout
T_14_13_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_13
T_14_13_wire_logic_cluster/lc_2/out
T_14_13_lc_trk_g3_2
T_14_13_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkctrovf_13
T_21_15_wire_logic_cluster/lc_0/out
T_20_15_sp4_h_l_8
T_16_15_sp4_h_l_11
T_12_15_sp4_h_l_7
T_15_11_sp4_v_t_42
T_14_13_lc_trk_g1_7
T_14_13_input_2_0
T_14_13_wire_logic_cluster/lc_0/in_2

T_21_15_wire_logic_cluster/lc_0/out
T_20_15_sp4_h_l_8
T_20_15_lc_trk_g0_5
T_20_15_input_2_5
T_20_15_wire_logic_cluster/lc_5/in_2

T_21_15_wire_logic_cluster/lc_0/out
T_20_15_sp4_h_l_8
T_16_15_sp4_h_l_11
T_12_15_sp4_h_l_7
T_15_11_sp4_v_t_42
T_15_7_sp4_v_t_47
T_14_9_lc_trk_g2_2
T_14_9_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_0_13_cascade_
T_14_13_wire_logic_cluster/lc_0/ltout
T_14_13_wire_logic_cluster/lc_1/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1113_0_0_cascade_
T_19_18_wire_logic_cluster/lc_6/ltout
T_19_18_wire_logic_cluster/lc_7/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_5_14
T_17_10_wire_logic_cluster/lc_4/out
T_18_9_sp4_v_t_41
T_15_9_sp4_h_l_10
T_11_9_sp4_h_l_10
T_12_9_lc_trk_g2_2
T_12_9_wire_logic_cluster/lc_4/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_5_5
T_11_13_wire_logic_cluster/lc_3/out
T_10_12_lc_trk_g2_3
T_10_12_wire_logic_cluster/lc_1/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_5_9
T_14_15_wire_logic_cluster/lc_0/out
T_13_14_lc_trk_g3_0
T_13_14_wire_logic_cluster/lc_1/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_data_coarseovf_4
T_20_11_wire_logic_cluster/lc_2/out
T_21_8_sp4_v_t_45
T_18_12_sp4_h_l_8
T_14_12_sp4_h_l_8
T_13_12_lc_trk_g0_0
T_13_12_wire_logic_cluster/lc_1/in_1

T_20_11_wire_logic_cluster/lc_2/out
T_21_8_sp4_v_t_45
T_18_12_sp4_h_l_8
T_14_12_sp4_h_l_8
T_13_12_lc_trk_g0_0
T_13_12_wire_logic_cluster/lc_3/in_1

T_20_11_wire_logic_cluster/lc_2/out
T_21_10_sp4_v_t_37
T_18_14_sp4_h_l_0
T_14_14_sp4_h_l_0
T_10_14_sp4_h_l_3
T_11_14_lc_trk_g2_3
T_11_14_wire_logic_cluster/lc_0/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_5_20
T_18_11_wire_logic_cluster/lc_0/out
T_15_11_sp12_h_l_0
T_15_11_lc_trk_g1_3
T_15_11_wire_logic_cluster/lc_4/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_1_6
T_13_13_wire_logic_cluster/lc_3/out
T_13_13_lc_trk_g0_3
T_13_13_wire_logic_cluster/lc_0/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_3_6_cascade_
T_13_13_wire_logic_cluster/lc_0/ltout
T_13_13_wire_logic_cluster/lc_1/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_4_1
T_16_11_wire_logic_cluster/lc_1/out
T_16_11_sp4_h_l_7
T_12_11_sp4_h_l_7
T_11_7_sp4_v_t_37
T_10_10_lc_trk_g2_5
T_10_10_wire_logic_cluster/lc_4/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_4_8
T_12_7_wire_logic_cluster/lc_1/out
T_12_8_lc_trk_g0_1
T_12_8_wire_logic_cluster/lc_4/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkctrovf_16
T_19_12_wire_logic_cluster/lc_4/out
T_19_12_lc_trk_g3_4
T_19_12_input_2_3
T_19_12_wire_logic_cluster/lc_3/in_2

T_19_12_wire_logic_cluster/lc_4/out
T_19_12_lc_trk_g3_4
T_19_12_input_2_5
T_19_12_wire_logic_cluster/lc_5/in_2

T_19_12_wire_logic_cluster/lc_4/out
T_20_8_sp4_v_t_44
T_20_10_lc_trk_g3_1
T_20_10_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_1_20
T_18_11_wire_logic_cluster/lc_2/out
T_18_11_lc_trk_g3_2
T_18_11_input_2_5
T_18_11_wire_logic_cluster/lc_5/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_data_config_20
T_18_15_wire_logic_cluster/lc_2/out
T_18_11_sp4_v_t_41
T_19_11_sp4_h_l_4
T_18_11_lc_trk_g0_4
T_18_11_input_2_2
T_18_11_wire_logic_cluster/lc_2/in_2

T_18_15_wire_logic_cluster/lc_2/out
T_17_14_lc_trk_g3_2
T_17_14_wire_logic_cluster/lc_2/in_1

T_18_15_wire_logic_cluster/lc_2/out
T_18_11_sp4_v_t_41
T_19_11_sp4_h_l_4
T_18_11_lc_trk_g1_4
T_18_11_wire_logic_cluster/lc_0/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_5_19
T_17_11_wire_logic_cluster/lc_6/out
T_17_11_sp4_h_l_1
T_16_7_sp4_v_t_36
T_16_9_lc_trk_g3_1
T_16_9_wire_logic_cluster/lc_2/in_0

End 

Net : N_552_i
T_17_20_wire_logic_cluster/lc_4/out
T_18_20_sp12_h_l_0
T_17_8_sp12_v_t_23
T_6_8_sp12_h_l_0
T_10_8_lc_trk_g1_3
T_10_8_input_2_0
T_10_8_wire_logic_cluster/lc_0/in_2

T_17_20_wire_logic_cluster/lc_4/out
T_18_20_sp12_h_l_0
T_19_20_sp4_h_l_3
T_22_16_sp4_v_t_44
T_22_19_lc_trk_g1_4
T_22_19_wire_logic_cluster/lc_4/in_1

T_17_20_wire_logic_cluster/lc_4/out
T_18_20_sp12_h_l_0
T_24_20_lc_trk_g0_7
T_24_20_wire_logic_cluster/lc_4/in_1

T_17_20_wire_logic_cluster/lc_4/out
T_17_18_sp4_v_t_37
T_17_14_sp4_v_t_38
T_16_15_lc_trk_g2_6
T_16_15_wire_logic_cluster/lc_0/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_5_24
T_17_11_wire_logic_cluster/lc_4/out
T_15_11_sp4_h_l_5
T_18_7_sp4_v_t_46
T_18_8_lc_trk_g3_6
T_18_8_wire_logic_cluster/lc_1/in_0

End 

Net : c_state_RNIEVJ7_22
T_20_20_wire_logic_cluster/lc_4/out
T_18_20_sp4_h_l_5
T_17_20_lc_trk_g0_5
T_17_20_wire_logic_cluster/lc_4/in_1

T_20_20_wire_logic_cluster/lc_4/out
T_20_18_sp4_v_t_37
T_17_18_sp4_h_l_6
T_16_14_sp4_v_t_46
T_15_15_lc_trk_g3_6
T_15_15_wire_logic_cluster/lc_2/in_3

T_20_20_wire_logic_cluster/lc_4/out
T_18_20_sp4_h_l_5
T_17_16_sp4_v_t_40
T_14_16_sp4_h_l_11
T_14_16_lc_trk_g1_6
T_14_16_wire_logic_cluster/lc_1/in_0

T_20_20_wire_logic_cluster/lc_4/out
T_20_18_sp4_v_t_37
T_21_18_sp4_h_l_0
T_23_18_lc_trk_g3_5
T_23_18_wire_logic_cluster/lc_1/in_1

T_20_20_wire_logic_cluster/lc_4/out
T_20_18_sp4_v_t_37
T_21_18_sp4_h_l_0
T_24_14_sp4_v_t_43
T_24_17_lc_trk_g1_3
T_24_17_wire_logic_cluster/lc_1/in_3

T_20_20_wire_logic_cluster/lc_4/out
T_20_20_lc_trk_g3_4
T_20_20_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI7DDDZ0Z7
T_21_13_wire_logic_cluster/lc_5/out
T_13_13_sp12_h_l_1
T_17_13_lc_trk_g1_2
T_17_13_wire_logic_cluster/lc_6/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_i_0_21
T_21_13_wire_logic_cluster/lc_6/out
T_21_13_lc_trk_g2_6
T_21_13_wire_logic_cluster/lc_5/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_21
T_17_13_wire_logic_cluster/lc_6/out
T_17_14_lc_trk_g0_6
T_17_14_wire_logic_cluster/lc_5/in_3

T_17_13_wire_logic_cluster/lc_6/out
T_17_13_lc_trk_g2_6
T_17_13_wire_logic_cluster/lc_6/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.paddr_fsmZ0Z_7
T_18_20_wire_logic_cluster/lc_7/out
T_18_17_sp4_v_t_38
T_15_17_sp4_h_l_3
T_17_17_lc_trk_g3_6
T_17_17_wire_logic_cluster/lc_4/in_1

T_18_20_wire_logic_cluster/lc_7/out
T_18_17_sp4_v_t_38
T_19_17_sp4_h_l_8
T_18_17_lc_trk_g1_0
T_18_17_wire_logic_cluster/lc_4/in_3

T_18_20_wire_logic_cluster/lc_7/out
T_18_20_lc_trk_g3_7
T_18_20_wire_logic_cluster/lc_7/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_5_3
T_17_12_wire_logic_cluster/lc_6/out
T_17_10_sp4_v_t_41
T_14_10_sp4_h_l_10
T_10_10_sp4_h_l_10
T_11_10_lc_trk_g3_2
T_11_10_wire_logic_cluster/lc_1/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_data_interrupts_2
T_20_13_wire_logic_cluster/lc_1/out
T_19_13_sp4_h_l_10
T_22_13_sp4_v_t_47
T_22_16_lc_trk_g0_7
T_22_16_wire_logic_cluster/lc_0/in_3

T_20_13_wire_logic_cluster/lc_1/out
T_19_14_lc_trk_g0_1
T_19_14_input_2_1
T_19_14_wire_logic_cluster/lc_1/in_2

T_20_13_wire_logic_cluster/lc_1/out
T_16_13_sp12_h_l_1
T_15_1_sp12_v_t_22
T_15_7_lc_trk_g3_5
T_15_7_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_coarseovf_9
T_20_11_wire_logic_cluster/lc_7/out
T_21_11_lc_trk_g0_7
T_21_11_wire_logic_cluster/lc_4/in_3

T_20_11_wire_logic_cluster/lc_7/out
T_20_11_sp4_h_l_3
T_23_11_sp4_v_t_45
T_22_15_lc_trk_g2_0
T_22_15_wire_logic_cluster/lc_5/in_1

T_20_11_wire_logic_cluster/lc_7/out
T_20_6_sp12_v_t_22
T_9_18_sp12_h_l_1
T_17_18_sp4_h_l_8
T_16_14_sp4_v_t_45
T_13_14_sp4_h_l_8
T_13_14_lc_trk_g0_5
T_13_14_wire_logic_cluster/lc_4/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_6_9_cascade_
T_13_14_wire_logic_cluster/lc_0/ltout
T_13_14_wire_logic_cluster/lc_1/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_1_13_cascade_
T_14_9_wire_logic_cluster/lc_0/ltout
T_14_9_wire_logic_cluster/lc_1/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_9
T_12_14_wire_logic_cluster/lc_6/out
T_13_14_lc_trk_g1_6
T_13_14_wire_logic_cluster/lc_0/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_3_13
T_14_9_wire_logic_cluster/lc_1/out
T_14_9_lc_trk_g0_1
T_14_9_wire_logic_cluster/lc_4/in_1

End 

Net : N_202_0
T_17_16_wire_logic_cluster/lc_2/out
T_17_15_lc_trk_g1_2
T_17_15_wire_logic_cluster/lc_0/in_1

T_17_16_wire_logic_cluster/lc_2/out
T_17_15_sp4_v_t_36
T_14_15_sp4_h_l_7
T_15_15_lc_trk_g2_7
T_15_15_wire_logic_cluster/lc_6/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkctrovf_10
T_20_16_wire_logic_cluster/lc_2/out
T_20_16_lc_trk_g0_2
T_20_16_input_2_0
T_20_16_wire_logic_cluster/lc_0/in_2

T_20_16_wire_logic_cluster/lc_2/out
T_20_16_lc_trk_g3_2
T_20_16_wire_logic_cluster/lc_1/in_0

T_20_16_wire_logic_cluster/lc_2/out
T_20_16_sp4_h_l_9
T_19_12_sp4_v_t_39
T_16_12_sp4_h_l_2
T_15_8_sp4_v_t_39
T_15_9_lc_trk_g2_7
T_15_9_wire_logic_cluster/lc_1/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_15
T_16_12_wire_logic_cluster/lc_3/out
T_16_12_lc_trk_g0_3
T_16_12_wire_logic_cluster/lc_0/in_3

T_16_12_wire_logic_cluster/lc_3/out
T_16_12_lc_trk_g0_3
T_16_12_wire_logic_cluster/lc_3/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNI1GGHZ0Z5_cascade_
T_16_12_wire_logic_cluster/lc_2/ltout
T_16_12_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_data_interrupts_15
T_22_9_wire_logic_cluster/lc_0/out
T_22_9_sp4_h_l_5
T_18_9_sp4_h_l_5
T_14_9_sp4_h_l_5
T_17_5_sp4_v_t_46
T_17_9_sp4_v_t_42
T_16_12_lc_trk_g3_2
T_16_12_input_2_1
T_16_12_wire_logic_cluster/lc_1/in_2

T_22_9_wire_logic_cluster/lc_0/out
T_22_7_sp4_v_t_45
T_21_11_lc_trk_g2_0
T_21_11_input_2_0
T_21_11_wire_logic_cluster/lc_0/in_2

T_22_9_wire_logic_cluster/lc_0/out
T_22_9_sp4_h_l_5
T_18_9_sp4_h_l_5
T_14_9_sp4_h_l_1
T_13_9_sp4_v_t_36
T_13_10_lc_trk_g2_4
T_13_10_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_1_0
T_24_13_wire_logic_cluster/lc_0/out
T_24_13_lc_trk_g2_0
T_24_13_wire_logic_cluster/lc_5/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_1_13
T_14_13_wire_logic_cluster/lc_6/out
T_14_13_lc_trk_g2_6
T_14_13_wire_logic_cluster/lc_1/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_1_22
T_13_7_wire_logic_cluster/lc_3/out
T_13_7_lc_trk_g0_3
T_13_7_wire_logic_cluster/lc_0/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_data_interrupts_11
T_20_13_wire_logic_cluster/lc_6/out
T_20_12_sp4_v_t_44
T_20_16_sp4_v_t_44
T_19_17_lc_trk_g3_4
T_19_17_wire_logic_cluster/lc_6/in_3

T_20_13_wire_logic_cluster/lc_6/out
T_20_12_sp4_v_t_44
T_20_15_lc_trk_g1_4
T_20_15_wire_logic_cluster/lc_0/in_3

T_20_13_wire_logic_cluster/lc_6/out
T_20_12_sp4_v_t_44
T_17_12_sp4_h_l_3
T_16_8_sp4_v_t_38
T_15_10_lc_trk_g1_3
T_15_10_wire_logic_cluster/lc_3/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_3_22_cascade_
T_13_7_wire_logic_cluster/lc_0/ltout
T_13_7_wire_logic_cluster/lc_1/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_0_10
T_20_16_wire_logic_cluster/lc_0/out
T_19_16_sp4_h_l_8
T_22_12_sp4_v_t_39
T_22_15_lc_trk_g0_7
T_22_15_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_1_15_cascade_
T_16_12_wire_logic_cluster/lc_1/ltout
T_16_12_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_data_interrupts_0
T_22_10_wire_logic_cluster/lc_3/out
T_22_10_sp4_h_l_11
T_25_10_sp4_v_t_41
T_24_13_lc_trk_g3_1
T_24_13_input_2_0
T_24_13_wire_logic_cluster/lc_0/in_2

T_22_10_wire_logic_cluster/lc_3/out
T_21_11_lc_trk_g0_3
T_21_11_wire_logic_cluster/lc_6/in_3

T_22_10_wire_logic_cluster/lc_3/out
T_22_10_sp4_h_l_11
T_21_6_sp4_v_t_46
T_21_8_lc_trk_g3_3
T_21_8_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_0_2
T_20_16_wire_logic_cluster/lc_3/out
T_20_16_sp4_h_l_11
T_22_16_lc_trk_g2_6
T_22_16_wire_logic_cluster/lc_5/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIB1SLZ0Z7_cascade_
T_15_12_wire_logic_cluster/lc_3/ltout
T_15_12_wire_logic_cluster/lc_4/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_5_29
T_17_12_wire_logic_cluster/lc_4/out
T_16_12_sp4_h_l_0
T_20_12_sp4_h_l_3
T_19_8_sp4_v_t_38
T_19_9_lc_trk_g3_6
T_19_9_wire_logic_cluster/lc_3/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_data_coarseovf_7
T_20_11_wire_logic_cluster/lc_5/out
T_21_11_lc_trk_g0_5
T_21_11_wire_logic_cluster/lc_2/in_1

T_20_11_wire_logic_cluster/lc_5/out
T_19_10_lc_trk_g3_5
T_19_10_wire_logic_cluster/lc_5/in_1

T_20_11_wire_logic_cluster/lc_5/out
T_12_11_sp12_h_l_1
T_16_11_lc_trk_g0_2
T_16_11_wire_logic_cluster/lc_6/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_7
T_15_12_wire_logic_cluster/lc_4/out
T_15_12_lc_trk_g0_4
T_15_12_wire_logic_cluster/lc_7/in_3

T_15_12_wire_logic_cluster/lc_4/out
T_15_12_lc_trk_g0_4
T_15_12_wire_logic_cluster/lc_4/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_i_2_7
T_21_11_wire_logic_cluster/lc_2/out
T_16_11_sp12_h_l_0
T_15_11_sp12_v_t_23
T_15_12_lc_trk_g3_7
T_15_12_wire_logic_cluster/lc_3/in_1

End 

Net : s_paddr_I2C_4
T_19_18_wire_logic_cluster/lc_3/out
T_19_18_sp4_h_l_11
T_18_14_sp4_v_t_41
T_17_16_lc_trk_g0_4
T_17_16_wire_logic_cluster/lc_7/in_3

T_19_18_wire_logic_cluster/lc_3/out
T_18_17_lc_trk_g2_3
T_18_17_wire_logic_cluster/lc_5/in_0

T_19_18_wire_logic_cluster/lc_3/out
T_19_18_sp4_h_l_11
T_22_14_sp4_v_t_40
T_21_17_lc_trk_g3_0
T_21_17_wire_logic_cluster/lc_0/in_3

T_19_18_wire_logic_cluster/lc_3/out
T_19_18_sp4_h_l_11
T_22_14_sp4_v_t_40
T_21_17_lc_trk_g3_0
T_21_17_wire_logic_cluster/lc_6/in_3

T_19_18_wire_logic_cluster/lc_3/out
T_20_17_lc_trk_g2_3
T_20_17_wire_logic_cluster/lc_4/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_3_25_cascade_
T_23_11_wire_logic_cluster/lc_2/ltout
T_23_11_wire_logic_cluster/lc_3/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_1_25_cascade_
T_23_11_wire_logic_cluster/lc_1/ltout
T_23_11_wire_logic_cluster/lc_2/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_4_14
T_14_11_wire_logic_cluster/lc_3/out
T_14_11_sp4_h_l_11
T_13_7_sp4_v_t_41
T_12_9_lc_trk_g1_4
T_12_9_wire_logic_cluster/lc_4/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1876_0
T_16_11_wire_logic_cluster/lc_5/out
T_15_11_sp4_h_l_2
T_14_11_lc_trk_g1_2
T_14_11_wire_logic_cluster/lc_3/in_0

T_16_11_wire_logic_cluster/lc_5/out
T_17_9_sp4_v_t_38
T_18_9_sp4_h_l_3
T_21_5_sp4_v_t_44
T_21_8_lc_trk_g0_4
T_21_8_wire_logic_cluster/lc_3/in_1

T_16_11_wire_logic_cluster/lc_5/out
T_15_11_sp4_h_l_2
T_14_11_lc_trk_g1_2
T_14_11_wire_logic_cluster/lc_0/in_1

T_16_11_wire_logic_cluster/lc_5/out
T_15_11_sp4_h_l_2
T_11_11_sp4_h_l_2
T_10_11_sp4_v_t_45
T_10_12_lc_trk_g3_5
T_10_12_wire_logic_cluster/lc_2/in_0

T_16_11_wire_logic_cluster/lc_5/out
T_16_10_sp4_v_t_42
T_13_10_sp4_h_l_7
T_12_10_sp4_v_t_36
T_11_14_lc_trk_g1_1
T_11_14_wire_logic_cluster/lc_0/in_0

T_16_11_wire_logic_cluster/lc_5/out
T_16_11_lc_trk_g1_5
T_16_11_wire_logic_cluster/lc_1/in_1

T_16_11_wire_logic_cluster/lc_5/out
T_15_11_sp4_h_l_2
T_18_7_sp4_v_t_39
T_18_10_lc_trk_g1_7
T_18_10_wire_logic_cluster/lc_2/in_0

T_16_11_wire_logic_cluster/lc_5/out
T_17_11_sp4_h_l_10
T_20_7_sp4_v_t_41
T_19_8_lc_trk_g3_1
T_19_8_wire_logic_cluster/lc_4/in_0

T_16_11_wire_logic_cluster/lc_5/out
T_15_11_sp4_h_l_2
T_14_11_sp4_v_t_45
T_13_14_lc_trk_g3_5
T_13_14_wire_logic_cluster/lc_4/in_0

T_16_11_wire_logic_cluster/lc_5/out
T_16_11_lc_trk_g1_5
T_16_11_wire_logic_cluster/lc_3/in_1

T_16_11_wire_logic_cluster/lc_5/out
T_16_11_lc_trk_g1_5
T_16_11_wire_logic_cluster/lc_0/in_0

T_16_11_wire_logic_cluster/lc_5/out
T_17_9_sp4_v_t_38
T_18_9_sp4_h_l_3
T_20_9_lc_trk_g3_6
T_20_9_wire_logic_cluster/lc_7/in_0

T_16_11_wire_logic_cluster/lc_5/out
T_15_11_sp4_h_l_2
T_14_11_sp4_v_t_45
T_13_13_lc_trk_g2_0
T_13_13_input_2_2
T_13_13_wire_logic_cluster/lc_2/in_2

T_16_11_wire_logic_cluster/lc_5/out
T_16_7_sp4_v_t_47
T_13_7_sp4_h_l_10
T_13_7_lc_trk_g0_7
T_13_7_wire_logic_cluster/lc_2/in_1

T_16_11_wire_logic_cluster/lc_5/out
T_16_7_sp4_v_t_47
T_13_7_sp4_h_l_10
T_12_7_lc_trk_g0_2
T_12_7_wire_logic_cluster/lc_1/in_1

T_16_11_wire_logic_cluster/lc_5/out
T_15_11_sp4_h_l_2
T_18_7_sp4_v_t_39
T_18_8_lc_trk_g2_7
T_18_8_wire_logic_cluster/lc_2/in_3

T_16_11_wire_logic_cluster/lc_5/out
T_15_11_sp4_h_l_2
T_14_7_sp4_v_t_39
T_13_9_lc_trk_g1_2
T_13_9_wire_logic_cluster/lc_0/in_3

T_16_11_wire_logic_cluster/lc_5/out
T_15_11_sp4_h_l_2
T_11_11_sp4_h_l_2
T_11_11_lc_trk_g0_7
T_11_11_wire_logic_cluster/lc_4/in_3

T_16_11_wire_logic_cluster/lc_5/out
T_17_9_sp4_v_t_38
T_18_9_sp4_h_l_3
T_19_9_lc_trk_g2_3
T_19_9_wire_logic_cluster/lc_0/in_3

T_16_11_wire_logic_cluster/lc_5/out
T_16_10_sp4_v_t_42
T_13_10_sp4_h_l_7
T_12_10_lc_trk_g0_7
T_12_10_wire_logic_cluster/lc_0/in_3

T_16_11_wire_logic_cluster/lc_5/out
T_17_11_sp4_h_l_10
T_21_11_sp4_h_l_6
T_23_11_lc_trk_g2_3
T_23_11_wire_logic_cluster/lc_0/in_3

T_16_11_wire_logic_cluster/lc_5/out
T_17_9_sp4_v_t_38
T_18_9_sp4_h_l_3
T_17_9_lc_trk_g1_3
T_17_9_wire_logic_cluster/lc_1/in_1

T_16_11_wire_logic_cluster/lc_5/out
T_15_11_sp4_h_l_2
T_14_11_lc_trk_g1_2
T_14_11_wire_logic_cluster/lc_2/in_3

T_16_11_wire_logic_cluster/lc_5/out
T_15_11_sp4_h_l_2
T_14_11_lc_trk_g1_2
T_14_11_wire_logic_cluster/lc_1/in_0

T_16_11_wire_logic_cluster/lc_5/out
T_16_7_sp4_v_t_47
T_16_9_lc_trk_g2_2
T_16_9_wire_logic_cluster/lc_4/in_0

T_16_11_wire_logic_cluster/lc_5/out
T_16_7_sp4_v_t_47
T_16_8_lc_trk_g2_7
T_16_8_wire_logic_cluster/lc_5/in_0

T_16_11_wire_logic_cluster/lc_5/out
T_15_11_sp4_h_l_2
T_14_11_lc_trk_g1_2
T_14_11_wire_logic_cluster/lc_4/in_1

T_16_11_wire_logic_cluster/lc_5/out
T_15_11_sp4_h_l_2
T_14_11_lc_trk_g1_2
T_14_11_wire_logic_cluster/lc_6/in_1

T_16_11_wire_logic_cluster/lc_5/out
T_16_10_sp4_v_t_42
T_13_10_sp4_h_l_7
T_9_10_sp4_h_l_3
T_11_10_lc_trk_g2_6
T_11_10_wire_logic_cluster/lc_0/in_0

T_16_11_wire_logic_cluster/lc_5/out
T_16_11_lc_trk_g1_5
T_16_11_wire_logic_cluster/lc_4/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_3_4_cascade_
T_11_14_wire_logic_cluster/lc_2/ltout
T_11_14_wire_logic_cluster/lc_3/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_1_4
T_12_14_wire_logic_cluster/lc_1/out
T_11_14_lc_trk_g3_1
T_11_14_wire_logic_cluster/lc_2/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_4_10
T_14_11_wire_logic_cluster/lc_0/out
T_14_9_sp4_v_t_45
T_15_9_sp4_h_l_8
T_15_9_lc_trk_g1_5
T_15_9_wire_logic_cluster/lc_4/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_4_0
T_21_8_wire_logic_cluster/lc_3/out
T_21_7_lc_trk_g0_3
T_21_7_wire_logic_cluster/lc_3/in_0

End 

Net : s_paddr_I2C_2
T_16_10_wire_logic_cluster/lc_1/out
T_16_7_sp12_v_t_22
T_5_19_sp12_h_l_1
T_15_19_sp4_h_l_10
T_18_15_sp4_v_t_41
T_17_16_lc_trk_g3_1
T_17_16_input_2_4
T_17_16_wire_logic_cluster/lc_4/in_2

T_16_10_wire_logic_cluster/lc_1/out
T_16_7_sp12_v_t_22
T_5_19_sp12_h_l_1
T_15_19_sp4_h_l_10
T_18_15_sp4_v_t_41
T_17_16_lc_trk_g3_1
T_17_16_wire_logic_cluster/lc_1/in_1

T_16_10_wire_logic_cluster/lc_1/out
T_16_10_sp4_h_l_7
T_19_10_sp4_v_t_37
T_19_14_sp4_v_t_37
T_20_18_sp4_h_l_6
T_21_18_lc_trk_g2_6
T_21_18_wire_logic_cluster/lc_6/in_0

T_16_10_wire_logic_cluster/lc_1/out
T_16_7_sp12_v_t_22
T_5_19_sp12_h_l_1
T_15_19_sp4_h_l_10
T_11_19_sp4_h_l_6
T_10_15_sp4_v_t_46
T_9_16_lc_trk_g3_6
T_9_16_wire_logic_cluster/lc_4/in_1

T_16_10_wire_logic_cluster/lc_1/out
T_16_7_sp12_v_t_22
T_5_19_sp12_h_l_1
T_15_19_sp4_h_l_10
T_18_15_sp4_v_t_41
T_17_16_lc_trk_g3_1
T_17_16_wire_logic_cluster/lc_3/in_1

T_16_10_wire_logic_cluster/lc_1/out
T_16_7_sp12_v_t_22
T_5_19_sp12_h_l_1
T_15_19_sp4_h_l_10
T_18_15_sp4_v_t_41
T_17_16_lc_trk_g3_1
T_17_16_input_2_2
T_17_16_wire_logic_cluster/lc_2/in_2

T_16_10_wire_logic_cluster/lc_1/out
T_16_10_sp4_h_l_7
T_19_10_sp4_v_t_37
T_19_14_sp4_v_t_37
T_20_18_sp4_h_l_6
T_21_18_lc_trk_g2_6
T_21_18_wire_logic_cluster/lc_3/in_1

T_16_10_wire_logic_cluster/lc_1/out
T_16_7_sp12_v_t_22
T_17_19_sp12_h_l_1
T_21_19_sp4_h_l_4
T_20_15_sp4_v_t_44
T_20_17_lc_trk_g2_1
T_20_17_wire_logic_cluster/lc_2/in_1

T_16_10_wire_logic_cluster/lc_1/out
T_16_10_sp4_h_l_7
T_19_10_sp4_v_t_37
T_19_14_sp4_v_t_37
T_20_18_sp4_h_l_6
T_21_18_lc_trk_g2_6
T_21_18_input_2_2
T_21_18_wire_logic_cluster/lc_2/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_3_17
T_13_11_wire_logic_cluster/lc_1/out
T_13_11_lc_trk_g2_1
T_13_11_wire_logic_cluster/lc_4/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_1_17_cascade_
T_13_11_wire_logic_cluster/lc_0/ltout
T_13_11_wire_logic_cluster/lc_1/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_i_2_4_cascade_
T_13_12_wire_logic_cluster/lc_3/ltout
T_13_12_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.N_453_0
T_10_7_wire_logic_cluster/lc_4/out
T_9_7_sp4_h_l_0
T_8_7_sp4_v_t_43
T_8_11_sp4_v_t_43
T_8_15_sp4_v_t_44
T_8_16_lc_trk_g3_4
T_8_16_wire_bram/ram/WDATA_3

T_10_7_wire_logic_cluster/lc_4/out
T_9_7_sp4_h_l_0
T_8_7_sp4_v_t_43
T_8_11_sp4_v_t_43
T_8_12_lc_trk_g2_3
T_8_12_wire_bram/ram/WDATA_3

T_10_7_wire_logic_cluster/lc_4/out
T_9_7_sp4_h_l_0
T_8_7_sp4_v_t_43
T_8_8_lc_trk_g2_3
T_8_8_wire_bram/ram/WDATA_3

T_10_7_wire_logic_cluster/lc_4/out
T_9_7_sp4_h_l_0
T_8_3_sp4_v_t_40
T_8_4_lc_trk_g3_0
T_8_4_wire_bram/ram/WDATA_3

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.N_468_0
T_9_6_wire_logic_cluster/lc_6/out
T_9_6_sp4_h_l_1
T_8_6_sp4_v_t_42
T_8_10_sp4_v_t_47
T_8_14_lc_trk_g1_2
T_8_14_wire_bram/ram/WDATA_1

T_9_6_wire_logic_cluster/lc_6/out
T_9_6_sp4_h_l_1
T_8_2_sp4_v_t_36
T_8_0_span4_vert_17
T_8_2_lc_trk_g1_4
T_8_2_wire_bram/ram/WDATA_1

T_9_6_wire_logic_cluster/lc_6/out
T_9_6_sp4_h_l_1
T_8_6_sp4_v_t_42
T_8_10_lc_trk_g0_7
T_8_10_wire_bram/ram/WDATA_1

T_9_6_wire_logic_cluster/lc_6/out
T_8_6_lc_trk_g3_6
T_8_6_wire_bram/ram/WDATA_1

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.N_469_0
T_9_6_wire_logic_cluster/lc_4/out
T_9_5_sp4_v_t_40
T_9_9_sp4_v_t_36
T_9_13_sp4_v_t_36
T_8_14_lc_trk_g2_4
T_8_14_wire_bram/ram/WDATA_0

T_9_6_wire_logic_cluster/lc_4/out
T_9_5_sp4_v_t_40
T_9_9_sp4_v_t_36
T_8_10_lc_trk_g2_4
T_8_10_wire_bram/ram/WDATA_0

T_9_6_wire_logic_cluster/lc_4/out
T_9_5_sp4_v_t_40
T_9_1_sp4_v_t_45
T_8_2_lc_trk_g3_5
T_8_2_wire_bram/ram/WDATA_0

T_9_6_wire_logic_cluster/lc_4/out
T_8_6_lc_trk_g2_4
T_8_6_wire_bram/ram/WDATA_0

End 

Net : N_1613_cascade_
T_17_16_wire_logic_cluster/lc_0/ltout
T_17_16_wire_logic_cluster/lc_1/in_2

End 

Net : N_1860_0
T_17_16_wire_logic_cluster/lc_1/out
T_17_5_sp12_v_t_22
T_17_11_lc_trk_g3_5
T_17_11_wire_logic_cluster/lc_0/in_0

T_17_16_wire_logic_cluster/lc_1/out
T_17_13_sp4_v_t_42
T_17_9_sp4_v_t_47
T_16_11_lc_trk_g2_2
T_16_11_wire_logic_cluster/lc_5/in_1

T_17_16_wire_logic_cluster/lc_1/out
T_17_13_sp12_v_t_22
T_17_25_sp12_v_t_22
T_17_24_sp4_v_t_46
T_16_27_lc_trk_g3_6
T_16_27_wire_logic_cluster/lc_6/in_1

T_17_16_wire_logic_cluster/lc_1/out
T_17_15_lc_trk_g0_1
T_17_15_wire_logic_cluster/lc_4/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_1_7_cascade_
T_7_12_wire_logic_cluster/lc_1/ltout
T_7_12_wire_logic_cluster/lc_2/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_3_7_cascade_
T_7_12_wire_logic_cluster/lc_2/ltout
T_7_12_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_data_interrupts_20
T_20_13_wire_logic_cluster/lc_7/out
T_20_11_sp4_v_t_43
T_17_11_sp4_h_l_0
T_18_11_lc_trk_g3_0
T_18_11_wire_logic_cluster/lc_2/in_3

T_20_13_wire_logic_cluster/lc_7/out
T_19_14_lc_trk_g1_7
T_19_14_input_2_2
T_19_14_wire_logic_cluster/lc_2/in_2

T_20_13_wire_logic_cluster/lc_7/out
T_20_11_sp4_v_t_43
T_17_11_sp4_h_l_0
T_18_11_lc_trk_g3_0
T_18_11_wire_logic_cluster/lc_0/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_4_4
T_11_14_wire_logic_cluster/lc_0/out
T_11_14_lc_trk_g0_0
T_11_14_wire_logic_cluster/lc_3/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_4_5
T_10_12_wire_logic_cluster/lc_2/out
T_10_12_lc_trk_g2_2
T_10_12_wire_logic_cluster/lc_1/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkstopmask_2
T_19_16_wire_logic_cluster/lc_1/out
T_20_16_lc_trk_g1_1
T_20_16_wire_logic_cluster/lc_5/in_3

T_19_16_wire_logic_cluster/lc_1/out
T_20_16_lc_trk_g1_1
T_20_16_wire_logic_cluster/lc_3/in_3

T_19_16_wire_logic_cluster/lc_1/out
T_19_16_sp4_h_l_7
T_18_12_sp4_v_t_42
T_18_8_sp4_v_t_47
T_17_11_lc_trk_g3_7
T_17_11_wire_logic_cluster/lc_1/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_5_23
T_18_9_wire_logic_cluster/lc_0/out
T_18_10_lc_trk_g0_0
T_18_10_wire_logic_cluster/lc_1/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_id.N_604
T_17_16_wire_logic_cluster/lc_5/out
T_9_16_sp12_h_l_1
T_13_16_lc_trk_g0_2
T_13_16_wire_logic_cluster/lc_1/in_3

End 

Net : N_979
T_13_16_wire_logic_cluster/lc_1/out
T_14_16_sp4_h_l_2
T_16_16_lc_trk_g2_7
T_16_16_wire_logic_cluster/lc_1/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_id.N_596_cascade_
T_9_16_wire_logic_cluster/lc_1/ltout
T_9_16_wire_logic_cluster/lc_2/in_2

End 

Net : N_1859_0
T_17_16_wire_logic_cluster/lc_3/out
T_17_12_sp4_v_t_43
T_17_8_sp4_v_t_44
T_16_11_lc_trk_g3_4
T_16_11_wire_logic_cluster/lc_2/in_3

T_17_16_wire_logic_cluster/lc_3/out
T_17_15_sp4_v_t_38
T_14_15_sp4_h_l_9
T_15_15_lc_trk_g2_1
T_15_15_wire_logic_cluster/lc_1/in_0

T_17_16_wire_logic_cluster/lc_3/out
T_16_15_lc_trk_g3_3
T_16_15_wire_logic_cluster/lc_4/in_0

T_17_16_wire_logic_cluster/lc_3/out
T_16_15_lc_trk_g3_3
T_16_15_wire_logic_cluster/lc_7/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_3_14
T_12_9_wire_logic_cluster/lc_1/out
T_12_9_lc_trk_g2_1
T_12_9_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.N_455_0
T_10_7_wire_logic_cluster/lc_2/out
T_10_4_sp4_v_t_44
T_10_8_sp4_v_t_37
T_10_12_sp4_v_t_38
T_7_16_sp4_h_l_3
T_8_16_lc_trk_g2_3
T_8_16_wire_bram/ram/WDATA_1

T_10_7_wire_logic_cluster/lc_2/out
T_10_4_sp4_v_t_44
T_10_8_sp4_v_t_37
T_7_12_sp4_h_l_0
T_8_12_lc_trk_g3_0
T_8_12_wire_bram/ram/WDATA_1

T_10_7_wire_logic_cluster/lc_2/out
T_10_4_sp4_v_t_44
T_7_8_sp4_h_l_9
T_8_8_lc_trk_g2_1
T_8_8_wire_bram/ram/WDATA_1

T_10_7_wire_logic_cluster/lc_2/out
T_10_4_sp4_v_t_44
T_7_4_sp4_h_l_3
T_8_4_lc_trk_g2_3
T_8_4_wire_bram/ram/WDATA_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_3_24
T_18_8_wire_logic_cluster/lc_4/out
T_18_8_lc_trk_g0_4
T_18_8_wire_logic_cluster/lc_1/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_3_16
T_20_10_wire_logic_cluster/lc_1/out
T_20_10_lc_trk_g2_1
T_20_10_wire_logic_cluster/lc_4/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_3_21
T_18_12_wire_logic_cluster/lc_1/out
T_18_12_lc_trk_g2_1
T_18_12_wire_logic_cluster/lc_4/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_1_21_cascade_
T_18_12_wire_logic_cluster/lc_0/ltout
T_18_12_wire_logic_cluster/lc_1/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_1_16_cascade_
T_20_10_wire_logic_cluster/lc_0/ltout
T_20_10_wire_logic_cluster/lc_1/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_1_14_cascade_
T_12_9_wire_logic_cluster/lc_0/ltout
T_12_9_wire_logic_cluster/lc_1/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_1_24_cascade_
T_18_8_wire_logic_cluster/lc_3/ltout
T_18_8_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkstopmask_17
T_21_10_wire_logic_cluster/lc_1/out
T_21_8_sp4_v_t_47
T_21_12_lc_trk_g1_2
T_21_12_wire_logic_cluster/lc_0/in_3

T_21_10_wire_logic_cluster/lc_1/out
T_21_8_sp4_v_t_47
T_21_12_lc_trk_g1_2
T_21_12_input_2_5
T_21_12_wire_logic_cluster/lc_5/in_2

T_21_10_wire_logic_cluster/lc_1/out
T_17_10_sp12_h_l_1
T_17_10_lc_trk_g0_2
T_17_10_wire_logic_cluster/lc_7/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkstopmask_10
T_19_16_wire_logic_cluster/lc_7/out
T_20_16_lc_trk_g0_7
T_20_16_wire_logic_cluster/lc_0/in_3

T_19_16_wire_logic_cluster/lc_7/out
T_20_16_lc_trk_g0_7
T_20_16_input_2_1
T_20_16_wire_logic_cluster/lc_1/in_2

T_19_16_wire_logic_cluster/lc_7/out
T_19_13_sp4_v_t_38
T_19_9_sp4_v_t_46
T_16_9_sp4_h_l_5
T_18_9_lc_trk_g2_0
T_18_9_wire_logic_cluster/lc_1/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_5
T_9_12_wire_logic_cluster/lc_0/out
T_10_12_lc_trk_g1_0
T_10_12_wire_logic_cluster/lc_0/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_6_5_cascade_
T_10_12_wire_logic_cluster/lc_0/ltout
T_10_12_wire_logic_cluster/lc_1/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1314
T_16_16_wire_logic_cluster/lc_7/out
T_16_16_sp4_h_l_3
T_15_12_sp4_v_t_45
T_16_12_sp4_h_l_8
T_15_8_sp4_v_t_36
T_15_9_lc_trk_g3_4
T_15_9_wire_logic_cluster/lc_5/in_0

T_16_16_wire_logic_cluster/lc_7/out
T_16_14_sp4_v_t_43
T_16_10_sp4_v_t_39
T_16_6_sp4_v_t_47
T_16_10_lc_trk_g1_2
T_16_10_wire_logic_cluster/lc_6/in_3

T_16_16_wire_logic_cluster/lc_7/out
T_16_14_sp4_v_t_43
T_16_10_sp4_v_t_39
T_16_6_sp4_v_t_47
T_16_9_lc_trk_g0_7
T_16_9_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_7/out
T_16_16_sp4_h_l_3
T_15_12_sp4_v_t_45
T_16_12_sp4_h_l_8
T_12_12_sp4_h_l_8
T_11_8_sp4_v_t_45
T_11_10_lc_trk_g2_0
T_11_10_wire_logic_cluster/lc_3/in_3

T_16_16_wire_logic_cluster/lc_7/out
T_16_16_sp4_h_l_3
T_15_12_sp4_v_t_45
T_16_12_sp4_h_l_8
T_12_12_sp4_h_l_8
T_11_8_sp4_v_t_45
T_10_10_lc_trk_g0_3
T_10_10_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_7/out
T_16_16_sp4_h_l_3
T_15_12_sp4_v_t_45
T_16_12_sp4_h_l_8
T_12_12_sp4_h_l_8
T_8_12_sp4_h_l_4
T_10_12_lc_trk_g3_1
T_10_12_wire_logic_cluster/lc_3/in_3

T_16_16_wire_logic_cluster/lc_7/out
T_16_16_sp4_h_l_3
T_15_12_sp4_v_t_45
T_16_12_sp4_h_l_8
T_15_8_sp4_v_t_36
T_15_10_lc_trk_g2_1
T_15_10_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_7/out
T_16_14_sp4_v_t_43
T_13_14_sp4_h_l_0
T_12_14_lc_trk_g1_0
T_12_14_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_7/out
T_16_16_sp4_h_l_3
T_15_12_sp4_v_t_45
T_16_12_sp4_h_l_8
T_15_8_sp4_v_t_36
T_15_9_lc_trk_g3_4
T_15_9_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_7/out
T_16_16_sp4_h_l_3
T_15_12_sp4_v_t_45
T_16_12_sp4_h_l_8
T_19_8_sp4_v_t_39
T_18_10_lc_trk_g0_2
T_18_10_wire_logic_cluster/lc_3/in_3

T_16_16_wire_logic_cluster/lc_7/out
T_16_16_sp4_h_l_3
T_15_12_sp4_v_t_45
T_15_8_sp4_v_t_46
T_16_8_sp4_h_l_4
T_18_8_lc_trk_g3_1
T_18_8_wire_logic_cluster/lc_3/in_3

T_16_16_wire_logic_cluster/lc_7/out
T_16_14_sp4_v_t_43
T_16_10_sp4_v_t_39
T_17_10_sp4_h_l_7
T_21_10_sp4_h_l_10
T_20_10_lc_trk_g1_2
T_20_10_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_7/out
T_17_13_sp4_v_t_39
T_14_13_sp4_h_l_2
T_13_9_sp4_v_t_39
T_10_9_sp4_h_l_8
T_12_9_lc_trk_g2_5
T_12_9_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_7/out
T_16_16_sp4_h_l_3
T_15_12_sp4_v_t_45
T_15_8_sp4_v_t_46
T_14_9_lc_trk_g3_6
T_14_9_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_7/out
T_16_16_sp4_h_l_3
T_15_12_sp4_v_t_45
T_16_12_sp4_h_l_8
T_20_12_sp4_h_l_8
T_23_8_sp4_v_t_45
T_23_11_lc_trk_g1_5
T_23_11_wire_logic_cluster/lc_1/in_3

T_16_16_wire_logic_cluster/lc_7/out
T_16_16_sp4_h_l_3
T_15_12_sp4_v_t_45
T_15_8_sp4_v_t_46
T_16_8_sp4_h_l_4
T_20_8_sp4_h_l_0
T_20_8_lc_trk_g1_5
T_20_8_wire_logic_cluster/lc_1/in_3

T_16_16_wire_logic_cluster/lc_7/out
T_16_16_sp4_h_l_3
T_15_12_sp4_v_t_45
T_15_8_sp4_v_t_46
T_16_8_sp4_h_l_4
T_12_8_sp4_h_l_7
T_12_8_lc_trk_g1_2
T_12_8_wire_logic_cluster/lc_2/in_3

T_16_16_wire_logic_cluster/lc_7/out
T_14_16_sp12_h_l_1
T_13_4_sp12_v_t_22
T_13_7_lc_trk_g2_2
T_13_7_wire_logic_cluster/lc_3/in_3

T_16_16_wire_logic_cluster/lc_7/out
T_16_16_sp4_h_l_3
T_15_12_sp4_v_t_45
T_16_12_sp4_h_l_8
T_12_12_sp4_h_l_8
T_8_12_sp4_h_l_4
T_7_12_lc_trk_g0_4
T_7_12_wire_logic_cluster/lc_1/in_3

T_16_16_wire_logic_cluster/lc_7/out
T_16_16_sp4_h_l_3
T_15_12_sp4_v_t_45
T_16_12_sp4_h_l_8
T_18_12_lc_trk_g2_5
T_18_12_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_7/out
T_17_13_sp4_v_t_39
T_17_9_sp4_v_t_40
T_18_9_sp4_h_l_10
T_17_9_lc_trk_g1_2
T_17_9_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_7/out
T_17_13_sp4_v_t_39
T_14_13_sp4_h_l_2
T_13_9_sp4_v_t_39
T_13_11_lc_trk_g3_2
T_13_11_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_7/out
T_17_13_sp4_v_t_39
T_14_13_sp4_h_l_2
T_13_9_sp4_v_t_39
T_13_10_lc_trk_g2_7
T_13_10_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_7/out
T_16_14_sp4_v_t_43
T_13_14_sp4_h_l_0
T_12_14_lc_trk_g1_0
T_12_14_wire_logic_cluster/lc_1/in_0

T_16_16_wire_logic_cluster/lc_7/out
T_16_16_sp4_h_l_3
T_15_12_sp4_v_t_45
T_15_8_sp4_v_t_46
T_16_8_sp4_h_l_4
T_15_8_lc_trk_g0_4
T_15_8_wire_logic_cluster/lc_1/in_3

T_16_16_wire_logic_cluster/lc_7/out
T_17_13_sp4_v_t_39
T_14_13_sp4_h_l_2
T_13_13_lc_trk_g0_2
T_13_13_wire_logic_cluster/lc_3/in_3

T_16_16_wire_logic_cluster/lc_7/out
T_16_14_sp4_v_t_43
T_16_10_sp4_v_t_39
T_15_11_lc_trk_g2_7
T_15_11_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_7/out
T_16_14_sp4_v_t_43
T_13_14_sp4_h_l_0
T_12_10_sp4_v_t_40
T_11_11_lc_trk_g3_0
T_11_11_wire_logic_cluster/lc_1/in_0

T_16_16_wire_logic_cluster/lc_7/out
T_17_13_sp4_v_t_39
T_17_9_sp4_v_t_40
T_14_9_sp4_h_l_11
T_13_9_lc_trk_g1_3
T_13_9_wire_logic_cluster/lc_1/in_3

T_16_16_wire_logic_cluster/lc_7/out
T_17_13_sp4_v_t_39
T_17_9_sp4_v_t_40
T_18_9_sp4_h_l_10
T_19_9_lc_trk_g2_2
T_19_9_wire_logic_cluster/lc_1/in_3

T_16_16_wire_logic_cluster/lc_7/out
T_16_14_sp4_v_t_43
T_16_10_sp4_v_t_39
T_13_10_sp4_h_l_2
T_12_10_lc_trk_g0_2
T_12_10_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkstopmask_11
T_20_15_wire_logic_cluster/lc_4/out
T_20_16_lc_trk_g0_4
T_20_16_input_2_6
T_20_16_wire_logic_cluster/lc_6/in_2

T_20_15_wire_logic_cluster/lc_4/out
T_20_15_lc_trk_g0_4
T_20_15_wire_logic_cluster/lc_3/in_1

T_20_15_wire_logic_cluster/lc_4/out
T_20_14_sp4_v_t_40
T_20_10_sp4_v_t_36
T_17_10_sp4_h_l_1
T_17_10_lc_trk_g0_4
T_17_10_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_config_1
T_14_12_wire_logic_cluster/lc_0/out
T_14_9_sp4_v_t_40
T_15_13_sp4_h_l_5
T_19_13_sp4_h_l_5
T_23_13_sp4_h_l_5
T_24_13_lc_trk_g3_5
T_24_13_wire_logic_cluster/lc_1/in_3

T_14_12_wire_logic_cluster/lc_0/out
T_13_12_sp4_h_l_8
T_17_12_sp4_h_l_8
T_21_12_sp4_h_l_11
T_24_12_sp4_v_t_46
T_23_14_lc_trk_g2_3
T_23_14_wire_logic_cluster/lc_0/in_1

T_14_12_wire_logic_cluster/lc_0/out
T_14_9_sp4_v_t_40
T_15_13_sp4_h_l_5
T_11_13_sp4_h_l_1
T_10_9_sp4_v_t_36
T_10_10_lc_trk_g2_4
T_10_10_wire_logic_cluster/lc_3/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_6_18
T_14_10_wire_logic_cluster/lc_3/out
T_14_10_lc_trk_g0_3
T_14_10_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_1_1_cascade_
T_24_13_wire_logic_cluster/lc_1/ltout
T_24_13_wire_logic_cluster/lc_2/in_2

End 

Net : N_1838_0_cascade_
T_16_16_wire_logic_cluster/lc_6/ltout
T_16_16_wire_logic_cluster/lc_7/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.paddr_fsm_0
T_18_20_wire_logic_cluster/lc_0/out
T_18_16_sp4_v_t_37
T_15_16_sp4_h_l_0
T_17_16_lc_trk_g3_5
T_17_16_wire_logic_cluster/lc_0/in_0

T_18_20_wire_logic_cluster/lc_0/out
T_18_20_lc_trk_g3_0
T_18_20_wire_logic_cluster/lc_0/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_0_11
T_20_16_wire_logic_cluster/lc_6/out
T_19_17_lc_trk_g0_6
T_19_17_wire_logic_cluster/lc_7/in_3

End 

Net : s_paddr_I2C_0
T_19_18_wire_logic_cluster/lc_7/out
T_19_18_sp4_h_l_3
T_18_14_sp4_v_t_38
T_17_16_lc_trk_g0_3
T_17_16_wire_logic_cluster/lc_0/in_1

T_19_18_wire_logic_cluster/lc_7/out
T_19_18_sp4_h_l_3
T_21_18_lc_trk_g3_6
T_21_18_wire_logic_cluster/lc_6/in_3

T_19_18_wire_logic_cluster/lc_7/out
T_19_18_sp4_h_l_3
T_21_18_lc_trk_g3_6
T_21_18_wire_logic_cluster/lc_3/in_0

T_19_18_wire_logic_cluster/lc_7/out
T_19_18_sp4_h_l_3
T_21_18_lc_trk_g3_6
T_21_18_wire_logic_cluster/lc_2/in_1

T_19_18_wire_logic_cluster/lc_7/out
T_20_17_lc_trk_g3_7
T_20_17_input_2_0
T_20_17_wire_logic_cluster/lc_0/in_2

T_19_18_wire_logic_cluster/lc_7/out
T_19_18_lc_trk_g1_7
T_19_18_wire_logic_cluster/lc_7/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_1_19
T_16_9_wire_logic_cluster/lc_0/out
T_16_9_lc_trk_g0_0
T_16_9_wire_logic_cluster/lc_3/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_3_19
T_16_9_wire_logic_cluster/lc_3/out
T_16_9_lc_trk_g0_3
T_16_9_wire_logic_cluster/lc_2/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_0_18
T_15_9_wire_logic_cluster/lc_5/out
T_14_10_lc_trk_g0_5
T_14_10_input_2_3
T_14_10_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.N_454_0
T_10_7_wire_logic_cluster/lc_3/out
T_10_4_sp4_v_t_46
T_10_8_sp4_v_t_46
T_10_12_sp4_v_t_46
T_7_16_sp4_h_l_11
T_8_16_lc_trk_g3_3
T_8_16_wire_bram/ram/WDATA_2

T_10_7_wire_logic_cluster/lc_3/out
T_10_4_sp4_v_t_46
T_10_8_sp4_v_t_46
T_7_12_sp4_h_l_4
T_8_12_lc_trk_g2_4
T_8_12_wire_bram/ram/WDATA_2

T_10_7_wire_logic_cluster/lc_3/out
T_10_4_sp4_v_t_46
T_7_8_sp4_h_l_4
T_8_8_lc_trk_g2_4
T_8_8_wire_bram/ram/WDATA_2

T_10_7_wire_logic_cluster/lc_3/out
T_10_4_sp4_v_t_46
T_7_4_sp4_h_l_5
T_8_4_lc_trk_g3_5
T_8_4_wire_bram/ram/WDATA_2

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.N_286_0
T_9_10_wire_logic_cluster/lc_0/out
T_9_7_sp4_v_t_40
T_9_3_sp4_v_t_40
T_9_0_span4_vert_25
T_8_3_lc_trk_g1_1
T_8_3_wire_bram/ram/WDATA_8

T_9_10_wire_logic_cluster/lc_0/out
T_9_7_sp4_v_t_40
T_9_11_sp4_v_t_36
T_8_15_lc_trk_g1_1
T_8_15_wire_bram/ram/WDATA_8

T_9_10_wire_logic_cluster/lc_0/out
T_9_7_sp4_v_t_40
T_6_7_sp4_h_l_11
T_8_7_lc_trk_g2_6
T_8_7_wire_bram/ram/WDATA_8

T_9_10_wire_logic_cluster/lc_0/out
T_8_11_lc_trk_g0_0
T_8_11_wire_bram/ram/WDATA_8

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.N_461_0
T_9_11_wire_logic_cluster/lc_4/out
T_9_7_sp4_v_t_45
T_9_3_sp4_v_t_45
T_9_0_span4_vert_28
T_8_1_lc_trk_g1_4
T_8_1_wire_bram/ram/WDATA_11

T_9_11_wire_logic_cluster/lc_4/out
T_9_7_sp4_v_t_45
T_9_3_sp4_v_t_45
T_8_5_lc_trk_g0_3
T_8_5_wire_bram/ram/WDATA_11

T_9_11_wire_logic_cluster/lc_4/out
T_9_10_sp4_v_t_40
T_8_13_lc_trk_g3_0
T_8_13_wire_bram/ram/WDATA_11

T_9_11_wire_logic_cluster/lc_4/out
T_9_7_sp4_v_t_45
T_8_9_lc_trk_g0_3
T_8_9_wire_bram/ram/WDATA_11

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.N_1831_0
T_17_15_wire_logic_cluster/lc_1/out
T_17_12_sp4_v_t_42
T_14_16_sp4_h_l_0
T_10_16_sp4_h_l_3
T_9_12_sp4_v_t_45
T_8_15_lc_trk_g3_5
T_8_15_input0_6
T_8_15_wire_bram/ram/RADDR_1
T_8_13_upADDR_1
T_8_13_wire_bram/ram/RADDR_1
T_8_11_upADDR_1
T_8_11_wire_bram/ram/RADDR_1
T_8_9_upADDR_1
T_8_9_wire_bram/ram/RADDR_1
T_8_7_upADDR_1
T_8_7_wire_bram/ram/RADDR_1
T_8_5_upADDR_1
T_8_5_wire_bram/ram/RADDR_1
T_8_3_upADDR_1
T_8_3_wire_bram/ram/RADDR_1
T_8_1_upADDR_1
T_8_1_wire_bram/ram/RADDR_1

T_17_15_wire_logic_cluster/lc_1/out
T_17_12_sp4_v_t_42
T_14_16_sp4_h_l_0
T_10_16_sp4_h_l_3
T_6_16_sp4_h_l_11
T_8_16_lc_trk_g2_6
T_8_16_input0_6
T_8_16_wire_bram/ram/WADDR_1
T_8_14_upADDR_1
T_8_14_wire_bram/ram/WADDR_1
T_8_12_upADDR_1
T_8_12_wire_bram/ram/WADDR_1
T_8_10_upADDR_1
T_8_10_wire_bram/ram/WADDR_1
T_8_8_upADDR_1
T_8_8_wire_bram/ram/WADDR_1
T_8_6_upADDR_1
T_8_6_wire_bram/ram/WADDR_1
T_8_4_upADDR_1
T_8_4_wire_bram/ram/WADDR_1
T_8_2_upADDR_1
T_8_2_wire_bram/ram/WADDR_1

T_17_15_wire_logic_cluster/lc_1/out
T_17_12_sp4_v_t_42
T_14_16_sp4_h_l_0
T_10_16_sp4_h_l_3
T_9_12_sp4_v_t_45
T_8_15_lc_trk_g3_5
T_8_15_input0_6
T_8_15_wire_bram/ram/RADDR_1
T_8_13_upADDR_1
T_8_13_wire_bram/ram/RADDR_1
T_8_11_upADDR_1
T_8_11_wire_bram/ram/RADDR_1
T_8_9_upADDR_1
T_8_9_wire_bram/ram/RADDR_1
T_8_7_upADDR_1
T_8_7_wire_bram/ram/RADDR_1
T_8_5_upADDR_1
T_8_5_wire_bram/ram/RADDR_1
T_8_3_upADDR_1
T_8_3_wire_bram/ram/RADDR_1

T_17_15_wire_logic_cluster/lc_1/out
T_17_12_sp4_v_t_42
T_14_16_sp4_h_l_0
T_10_16_sp4_h_l_3
T_6_16_sp4_h_l_11
T_8_16_lc_trk_g2_6
T_8_16_input0_6
T_8_16_wire_bram/ram/WADDR_1
T_8_14_upADDR_1
T_8_14_wire_bram/ram/WADDR_1
T_8_12_upADDR_1
T_8_12_wire_bram/ram/WADDR_1
T_8_10_upADDR_1
T_8_10_wire_bram/ram/WADDR_1
T_8_8_upADDR_1
T_8_8_wire_bram/ram/WADDR_1
T_8_6_upADDR_1
T_8_6_wire_bram/ram/WADDR_1
T_8_4_upADDR_1
T_8_4_wire_bram/ram/WADDR_1

T_17_15_wire_logic_cluster/lc_1/out
T_17_12_sp4_v_t_42
T_14_16_sp4_h_l_0
T_10_16_sp4_h_l_3
T_9_12_sp4_v_t_45
T_8_15_lc_trk_g3_5
T_8_15_input0_6
T_8_15_wire_bram/ram/RADDR_1
T_8_13_upADDR_1
T_8_13_wire_bram/ram/RADDR_1
T_8_11_upADDR_1
T_8_11_wire_bram/ram/RADDR_1
T_8_9_upADDR_1
T_8_9_wire_bram/ram/RADDR_1
T_8_7_upADDR_1
T_8_7_wire_bram/ram/RADDR_1
T_8_5_upADDR_1
T_8_5_wire_bram/ram/RADDR_1

T_17_15_wire_logic_cluster/lc_1/out
T_17_12_sp4_v_t_42
T_14_16_sp4_h_l_0
T_10_16_sp4_h_l_3
T_6_16_sp4_h_l_11
T_8_16_lc_trk_g2_6
T_8_16_input0_6
T_8_16_wire_bram/ram/WADDR_1
T_8_14_upADDR_1
T_8_14_wire_bram/ram/WADDR_1
T_8_12_upADDR_1
T_8_12_wire_bram/ram/WADDR_1
T_8_10_upADDR_1
T_8_10_wire_bram/ram/WADDR_1
T_8_8_upADDR_1
T_8_8_wire_bram/ram/WADDR_1
T_8_6_upADDR_1
T_8_6_wire_bram/ram/WADDR_1

T_17_15_wire_logic_cluster/lc_1/out
T_17_12_sp4_v_t_42
T_14_16_sp4_h_l_0
T_10_16_sp4_h_l_3
T_9_12_sp4_v_t_45
T_8_15_lc_trk_g3_5
T_8_15_input0_6
T_8_15_wire_bram/ram/RADDR_1
T_8_13_upADDR_1
T_8_13_wire_bram/ram/RADDR_1
T_8_11_upADDR_1
T_8_11_wire_bram/ram/RADDR_1
T_8_9_upADDR_1
T_8_9_wire_bram/ram/RADDR_1
T_8_7_upADDR_1
T_8_7_wire_bram/ram/RADDR_1

T_17_15_wire_logic_cluster/lc_1/out
T_17_12_sp4_v_t_42
T_14_16_sp4_h_l_0
T_10_16_sp4_h_l_3
T_6_16_sp4_h_l_11
T_8_16_lc_trk_g2_6
T_8_16_input0_6
T_8_16_wire_bram/ram/WADDR_1
T_8_14_upADDR_1
T_8_14_wire_bram/ram/WADDR_1
T_8_12_upADDR_1
T_8_12_wire_bram/ram/WADDR_1
T_8_10_upADDR_1
T_8_10_wire_bram/ram/WADDR_1
T_8_8_upADDR_1
T_8_8_wire_bram/ram/WADDR_1

T_17_15_wire_logic_cluster/lc_1/out
T_17_12_sp4_v_t_42
T_14_16_sp4_h_l_0
T_10_16_sp4_h_l_3
T_9_12_sp4_v_t_45
T_8_15_lc_trk_g3_5
T_8_15_input0_6
T_8_15_wire_bram/ram/RADDR_1
T_8_13_upADDR_1
T_8_13_wire_bram/ram/RADDR_1
T_8_11_upADDR_1
T_8_11_wire_bram/ram/RADDR_1
T_8_9_upADDR_1
T_8_9_wire_bram/ram/RADDR_1

T_17_15_wire_logic_cluster/lc_1/out
T_17_12_sp4_v_t_42
T_14_16_sp4_h_l_0
T_10_16_sp4_h_l_3
T_6_16_sp4_h_l_11
T_8_16_lc_trk_g2_6
T_8_16_input0_6
T_8_16_wire_bram/ram/WADDR_1
T_8_14_upADDR_1
T_8_14_wire_bram/ram/WADDR_1
T_8_12_upADDR_1
T_8_12_wire_bram/ram/WADDR_1
T_8_10_upADDR_1
T_8_10_wire_bram/ram/WADDR_1

T_17_15_wire_logic_cluster/lc_1/out
T_17_12_sp4_v_t_42
T_14_16_sp4_h_l_0
T_10_16_sp4_h_l_3
T_9_12_sp4_v_t_45
T_8_15_lc_trk_g3_5
T_8_15_input0_6
T_8_15_wire_bram/ram/RADDR_1
T_8_13_upADDR_1
T_8_13_wire_bram/ram/RADDR_1
T_8_11_upADDR_1
T_8_11_wire_bram/ram/RADDR_1

T_17_15_wire_logic_cluster/lc_1/out
T_17_12_sp4_v_t_42
T_14_16_sp4_h_l_0
T_10_16_sp4_h_l_3
T_6_16_sp4_h_l_11
T_8_16_lc_trk_g2_6
T_8_16_input0_6
T_8_16_wire_bram/ram/WADDR_1
T_8_14_upADDR_1
T_8_14_wire_bram/ram/WADDR_1
T_8_12_upADDR_1
T_8_12_wire_bram/ram/WADDR_1

T_17_15_wire_logic_cluster/lc_1/out
T_17_12_sp4_v_t_42
T_14_16_sp4_h_l_0
T_10_16_sp4_h_l_3
T_9_12_sp4_v_t_45
T_8_15_lc_trk_g3_5
T_8_15_input0_6
T_8_15_wire_bram/ram/RADDR_1
T_8_13_upADDR_1
T_8_13_wire_bram/ram/RADDR_1

T_17_15_wire_logic_cluster/lc_1/out
T_17_12_sp4_v_t_42
T_14_16_sp4_h_l_0
T_10_16_sp4_h_l_3
T_6_16_sp4_h_l_11
T_8_16_lc_trk_g2_6
T_8_16_input0_6
T_8_16_wire_bram/ram/WADDR_1
T_8_14_upADDR_1
T_8_14_wire_bram/ram/WADDR_1

T_17_15_wire_logic_cluster/lc_1/out
T_17_12_sp4_v_t_42
T_14_16_sp4_h_l_0
T_10_16_sp4_h_l_3
T_9_12_sp4_v_t_45
T_8_15_lc_trk_g3_5
T_8_15_input0_6
T_8_15_wire_bram/ram/RADDR_1

T_17_15_wire_logic_cluster/lc_1/out
T_17_12_sp4_v_t_42
T_14_16_sp4_h_l_0
T_10_16_sp4_h_l_3
T_6_16_sp4_h_l_11
T_8_16_lc_trk_g2_6
T_8_16_input0_6
T_8_16_wire_bram/ram/WADDR_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_213_0
T_16_10_wire_logic_cluster/lc_4/out
T_16_10_lc_trk_g0_4
T_16_10_wire_logic_cluster/lc_7/in_1

T_16_10_wire_logic_cluster/lc_4/out
T_16_8_sp4_v_t_37
T_13_12_sp4_h_l_5
T_9_12_sp4_h_l_1
T_10_12_lc_trk_g2_1
T_10_12_wire_logic_cluster/lc_4/in_1

T_16_10_wire_logic_cluster/lc_4/out
T_16_9_sp4_v_t_40
T_13_9_sp4_h_l_5
T_14_9_lc_trk_g3_5
T_14_9_wire_logic_cluster/lc_1/in_1

T_16_10_wire_logic_cluster/lc_4/out
T_17_10_sp12_h_l_0
T_24_10_sp4_h_l_9
T_23_10_sp4_v_t_44
T_23_11_lc_trk_g3_4
T_23_11_wire_logic_cluster/lc_2/in_3

T_16_10_wire_logic_cluster/lc_4/out
T_14_10_sp4_h_l_5
T_13_10_sp4_v_t_46
T_13_11_lc_trk_g2_6
T_13_11_wire_logic_cluster/lc_1/in_1

T_16_10_wire_logic_cluster/lc_4/out
T_16_9_sp4_v_t_40
T_13_9_sp4_h_l_11
T_12_9_lc_trk_g0_3
T_12_9_wire_logic_cluster/lc_1/in_0

T_16_10_wire_logic_cluster/lc_4/out
T_14_10_sp4_h_l_5
T_13_10_sp4_v_t_46
T_13_14_lc_trk_g0_3
T_13_14_wire_logic_cluster/lc_2/in_1

T_16_10_wire_logic_cluster/lc_4/out
T_16_8_sp4_v_t_37
T_13_12_sp4_h_l_5
T_9_12_sp4_h_l_1
T_5_12_sp4_h_l_1
T_7_12_lc_trk_g3_4
T_7_12_wire_logic_cluster/lc_2/in_1

T_16_10_wire_logic_cluster/lc_4/out
T_16_8_sp4_v_t_37
T_17_12_sp4_h_l_6
T_18_12_lc_trk_g2_6
T_18_12_wire_logic_cluster/lc_1/in_1

T_16_10_wire_logic_cluster/lc_4/out
T_16_8_sp4_v_t_37
T_17_8_sp4_h_l_5
T_18_8_lc_trk_g2_5
T_18_8_wire_logic_cluster/lc_4/in_3

T_16_10_wire_logic_cluster/lc_4/out
T_14_10_sp4_h_l_5
T_10_10_sp4_h_l_8
T_11_10_lc_trk_g3_0
T_11_10_wire_logic_cluster/lc_4/in_1

T_16_10_wire_logic_cluster/lc_4/out
T_14_10_sp4_h_l_5
T_10_10_sp4_h_l_8
T_10_10_lc_trk_g1_5
T_10_10_wire_logic_cluster/lc_1/in_1

T_16_10_wire_logic_cluster/lc_4/out
T_17_6_sp4_v_t_44
T_17_8_lc_trk_g3_1
T_17_8_wire_logic_cluster/lc_6/in_0

T_16_10_wire_logic_cluster/lc_4/out
T_17_10_sp12_h_l_0
T_20_10_lc_trk_g0_0
T_20_10_wire_logic_cluster/lc_1/in_1

T_16_10_wire_logic_cluster/lc_4/out
T_17_10_sp12_h_l_0
T_18_10_lc_trk_g1_4
T_18_10_wire_logic_cluster/lc_4/in_1

T_16_10_wire_logic_cluster/lc_4/out
T_16_9_sp4_v_t_40
T_13_9_sp4_h_l_11
T_12_9_sp4_v_t_40
T_11_11_lc_trk_g0_5
T_11_11_wire_logic_cluster/lc_2/in_3

T_16_10_wire_logic_cluster/lc_4/out
T_14_10_sp4_h_l_5
T_13_10_sp4_v_t_46
T_10_14_sp4_h_l_4
T_11_14_lc_trk_g3_4
T_11_14_wire_logic_cluster/lc_2/in_1

T_16_10_wire_logic_cluster/lc_4/out
T_16_9_sp4_v_t_40
T_13_9_sp4_h_l_11
T_12_9_sp4_v_t_40
T_12_10_lc_trk_g3_0
T_12_10_wire_logic_cluster/lc_2/in_3

T_16_10_wire_logic_cluster/lc_4/out
T_14_10_sp4_h_l_5
T_13_10_lc_trk_g0_5
T_13_10_wire_logic_cluster/lc_1/in_0

T_16_10_wire_logic_cluster/lc_4/out
T_16_8_sp4_v_t_37
T_16_9_lc_trk_g2_5
T_16_9_wire_logic_cluster/lc_3/in_0

T_16_10_wire_logic_cluster/lc_4/out
T_16_8_sp4_v_t_37
T_17_8_sp4_h_l_5
T_21_8_sp4_h_l_8
T_20_8_lc_trk_g1_0
T_20_8_wire_logic_cluster/lc_2/in_3

T_16_10_wire_logic_cluster/lc_4/out
T_14_10_sp4_h_l_5
T_13_6_sp4_v_t_47
T_13_7_lc_trk_g3_7
T_13_7_wire_logic_cluster/lc_0/in_0

T_16_10_wire_logic_cluster/lc_4/out
T_14_10_sp4_h_l_5
T_13_10_sp4_v_t_46
T_13_13_lc_trk_g0_6
T_13_13_wire_logic_cluster/lc_0/in_0

T_16_10_wire_logic_cluster/lc_4/out
T_15_10_lc_trk_g2_4
T_15_10_wire_logic_cluster/lc_1/in_1

T_16_10_wire_logic_cluster/lc_4/out
T_16_8_sp4_v_t_37
T_13_8_sp4_h_l_0
T_12_8_lc_trk_g0_0
T_12_8_wire_logic_cluster/lc_3/in_1

T_16_10_wire_logic_cluster/lc_4/out
T_16_9_sp4_v_t_40
T_13_9_sp4_h_l_11
T_13_9_lc_trk_g1_6
T_13_9_wire_logic_cluster/lc_2/in_3

T_16_10_wire_logic_cluster/lc_4/out
T_16_9_sp4_v_t_40
T_17_9_sp4_h_l_5
T_19_9_lc_trk_g3_0
T_19_9_wire_logic_cluster/lc_2/in_3

T_16_10_wire_logic_cluster/lc_4/out
T_16_8_sp4_v_t_37
T_13_8_sp4_h_l_0
T_15_8_lc_trk_g2_5
T_15_8_wire_logic_cluster/lc_2/in_1

T_16_10_wire_logic_cluster/lc_4/out
T_15_9_lc_trk_g2_4
T_15_9_wire_logic_cluster/lc_1/in_3

T_16_10_wire_logic_cluster/lc_4/out
T_15_11_lc_trk_g0_4
T_15_11_wire_logic_cluster/lc_1/in_1

T_16_10_wire_logic_cluster/lc_4/out
T_14_10_sp4_h_l_5
T_14_10_lc_trk_g0_0
T_14_10_wire_logic_cluster/lc_1/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_3_0
T_16_10_wire_logic_cluster/lc_7/out
T_16_7_sp4_v_t_38
T_17_7_sp4_h_l_3
T_21_7_sp4_h_l_6
T_21_7_lc_trk_g1_3
T_21_7_wire_logic_cluster/lc_3/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_6_12_cascade_
T_17_9_wire_logic_cluster/lc_3/ltout
T_17_9_wire_logic_cluster/lc_4/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_5_22
T_14_8_wire_logic_cluster/lc_3/out
T_13_7_lc_trk_g2_3
T_13_7_wire_logic_cluster/lc_1/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_12_cascade_
T_17_9_wire_logic_cluster/lc_2/ltout
T_17_9_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_data_interrupts_7
T_22_10_wire_logic_cluster/lc_4/out
T_21_11_lc_trk_g1_4
T_21_11_wire_logic_cluster/lc_2/in_3

T_22_10_wire_logic_cluster/lc_4/out
T_20_10_sp4_h_l_5
T_19_10_lc_trk_g0_5
T_19_10_wire_logic_cluster/lc_0/in_3

T_22_10_wire_logic_cluster/lc_4/out
T_15_10_sp12_h_l_0
T_3_10_sp12_h_l_0
T_8_10_sp4_h_l_7
T_7_10_sp4_v_t_42
T_7_12_lc_trk_g2_7
T_7_12_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkstopmask_4
T_12_11_wire_logic_cluster/lc_5/out
T_12_11_lc_trk_g2_5
T_12_11_wire_logic_cluster/lc_6/in_3

T_12_11_wire_logic_cluster/lc_5/out
T_12_11_lc_trk_g2_5
T_12_11_input_2_7
T_12_11_wire_logic_cluster/lc_7/in_2

T_12_11_wire_logic_cluster/lc_5/out
T_12_11_lc_trk_g2_5
T_12_11_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkstopmask_12
T_20_14_wire_logic_cluster/lc_1/out
T_19_15_lc_trk_g1_1
T_19_15_input_2_0
T_19_15_wire_logic_cluster/lc_0/in_2

T_20_14_wire_logic_cluster/lc_1/out
T_19_15_lc_trk_g1_1
T_19_15_wire_logic_cluster/lc_1/in_3

T_20_14_wire_logic_cluster/lc_1/out
T_20_10_sp4_v_t_39
T_17_10_sp4_h_l_8
T_17_10_lc_trk_g0_5
T_17_10_wire_logic_cluster/lc_2/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_6_1_cascade_
T_10_10_wire_logic_cluster/lc_3/ltout
T_10_10_wire_logic_cluster/lc_4/in_2

End 

Net : s_paddr_I2C_3
T_18_19_wire_logic_cluster/lc_3/out
T_18_19_lc_trk_g2_3
T_18_19_wire_logic_cluster/lc_4/in_1

T_18_19_wire_logic_cluster/lc_3/out
T_18_16_sp4_v_t_46
T_15_16_sp4_h_l_5
T_16_16_lc_trk_g3_5
T_16_16_wire_logic_cluster/lc_5/in_1

T_18_19_wire_logic_cluster/lc_3/out
T_18_19_sp4_h_l_11
T_21_15_sp4_v_t_46
T_21_17_lc_trk_g3_3
T_21_17_wire_logic_cluster/lc_1/in_3

T_18_19_wire_logic_cluster/lc_3/out
T_19_19_sp4_h_l_6
T_22_15_sp4_v_t_43
T_22_18_lc_trk_g1_3
T_22_18_wire_logic_cluster/lc_3/in_3

T_18_19_wire_logic_cluster/lc_3/out
T_19_19_sp4_h_l_6
T_22_15_sp4_v_t_43
T_22_18_lc_trk_g1_3
T_22_18_wire_logic_cluster/lc_4/in_0

T_18_19_wire_logic_cluster/lc_3/out
T_12_19_sp12_h_l_1
T_23_7_sp12_v_t_22
T_23_16_lc_trk_g2_6
T_23_16_wire_logic_cluster/lc_1/in_3

T_18_19_wire_logic_cluster/lc_3/out
T_18_19_sp4_h_l_11
T_21_15_sp4_v_t_46
T_21_18_lc_trk_g1_6
T_21_18_wire_logic_cluster/lc_4/in_3

T_18_19_wire_logic_cluster/lc_3/out
T_18_19_sp4_h_l_11
T_21_15_sp4_v_t_46
T_20_17_lc_trk_g0_0
T_20_17_wire_logic_cluster/lc_3/in_1

T_18_19_wire_logic_cluster/lc_3/out
T_18_19_sp4_h_l_11
T_21_15_sp4_v_t_46
T_21_18_lc_trk_g1_6
T_21_18_wire_logic_cluster/lc_2/in_3

T_18_19_wire_logic_cluster/lc_3/out
T_18_19_sp4_h_l_11
T_14_19_sp4_h_l_2
T_10_19_sp4_h_l_5
T_9_15_sp4_v_t_40
T_9_16_lc_trk_g3_0
T_9_16_input_2_7
T_9_16_wire_logic_cluster/lc_7/in_2

T_18_19_wire_logic_cluster/lc_3/out
T_18_19_lc_trk_g2_3
T_18_19_wire_logic_cluster/lc_3/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_0_1_cascade_
T_10_10_wire_logic_cluster/lc_2/ltout
T_10_10_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_0_15
T_20_12_wire_logic_cluster/lc_0/out
T_17_12_sp12_h_l_0
T_16_12_lc_trk_g1_0
T_16_12_wire_logic_cluster/lc_2/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_data_config_13
T_18_15_wire_logic_cluster/lc_6/out
T_18_13_sp4_v_t_41
T_15_13_sp4_h_l_4
T_14_13_lc_trk_g1_4
T_14_13_wire_logic_cluster/lc_6/in_3

T_18_15_wire_logic_cluster/lc_6/out
T_17_15_sp12_h_l_0
T_19_15_lc_trk_g0_7
T_19_15_input_2_5
T_19_15_wire_logic_cluster/lc_5/in_2

T_18_15_wire_logic_cluster/lc_6/out
T_18_13_sp4_v_t_41
T_15_13_sp4_h_l_4
T_14_9_sp4_v_t_44
T_14_11_lc_trk_g3_1
T_14_11_input_2_2
T_14_11_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkctrovf_15
T_21_15_wire_logic_cluster/lc_3/out
T_21_11_sp4_v_t_43
T_20_12_lc_trk_g3_3
T_20_12_wire_logic_cluster/lc_0/in_0

T_21_15_wire_logic_cluster/lc_3/out
T_21_11_sp4_v_t_43
T_20_12_lc_trk_g3_3
T_20_12_wire_logic_cluster/lc_1/in_1

T_21_15_wire_logic_cluster/lc_3/out
T_15_15_sp12_h_l_1
T_14_3_sp12_v_t_22
T_14_8_sp4_v_t_40
T_13_10_lc_trk_g1_5
T_13_10_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkctrovf_18
T_22_13_wire_logic_cluster/lc_0/out
T_22_12_lc_trk_g1_0
T_22_12_wire_logic_cluster/lc_0/in_3

T_22_13_wire_logic_cluster/lc_0/out
T_22_12_lc_trk_g1_0
T_22_12_input_2_1
T_22_12_wire_logic_cluster/lc_1/in_2

T_22_13_wire_logic_cluster/lc_0/out
T_23_10_sp4_v_t_41
T_20_10_sp4_h_l_10
T_16_10_sp4_h_l_6
T_12_10_sp4_h_l_9
T_14_10_lc_trk_g2_4
T_14_10_wire_logic_cluster/lc_1/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_5_25
T_17_11_wire_logic_cluster/lc_7/out
T_15_11_sp12_h_l_1
T_23_11_lc_trk_g1_2
T_23_11_wire_logic_cluster/lc_3/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_5_2
T_17_11_wire_logic_cluster/lc_1/out
T_17_8_sp4_v_t_42
T_14_8_sp4_h_l_1
T_15_8_lc_trk_g2_1
T_15_8_wire_logic_cluster/lc_3/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_4_22
T_13_7_wire_logic_cluster/lc_2/out
T_13_7_lc_trk_g0_2
T_13_7_wire_logic_cluster/lc_1/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_i_0_22
T_18_14_wire_logic_cluster/lc_6/out
T_18_14_lc_trk_g2_6
T_18_14_wire_logic_cluster/lc_5/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_22
T_17_13_wire_logic_cluster/lc_7/out
T_17_14_lc_trk_g0_7
T_17_14_wire_logic_cluster/lc_6/in_3

T_17_13_wire_logic_cluster/lc_7/out
T_17_13_lc_trk_g1_7
T_17_13_wire_logic_cluster/lc_7/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_1_0_cascade_
T_16_10_wire_logic_cluster/lc_6/ltout
T_16_10_wire_logic_cluster/lc_7/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNICIDDZ0Z7
T_18_14_wire_logic_cluster/lc_5/out
T_17_13_lc_trk_g3_5
T_17_13_wire_logic_cluster/lc_7/in_1

End 

Net : s_paddr_I2C_6
T_18_19_wire_logic_cluster/lc_6/out
T_18_16_sp4_v_t_36
T_18_17_lc_trk_g2_4
T_18_17_wire_logic_cluster/lc_3/in_1

T_18_19_wire_logic_cluster/lc_6/out
T_18_19_sp4_h_l_1
T_14_19_sp4_h_l_9
T_17_15_sp4_v_t_44
T_16_16_lc_trk_g3_4
T_16_16_wire_logic_cluster/lc_5/in_0

T_18_19_wire_logic_cluster/lc_6/out
T_18_19_sp4_h_l_1
T_21_15_sp4_v_t_42
T_21_17_lc_trk_g3_7
T_21_17_wire_logic_cluster/lc_0/in_0

T_18_19_wire_logic_cluster/lc_6/out
T_18_19_sp4_h_l_1
T_21_15_sp4_v_t_42
T_21_17_lc_trk_g3_7
T_21_17_wire_logic_cluster/lc_6/in_0

T_18_19_wire_logic_cluster/lc_6/out
T_18_19_sp4_h_l_1
T_21_15_sp4_v_t_42
T_20_17_lc_trk_g0_7
T_20_17_wire_logic_cluster/lc_6/in_1

T_18_19_wire_logic_cluster/lc_6/out
T_18_19_sp4_h_l_1
T_21_15_sp4_v_t_42
T_21_18_lc_trk_g0_2
T_21_18_wire_logic_cluster/lc_0/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkctrovf_11
T_20_16_wire_logic_cluster/lc_7/out
T_20_16_lc_trk_g2_7
T_20_16_wire_logic_cluster/lc_6/in_3

T_20_16_wire_logic_cluster/lc_7/out
T_20_15_lc_trk_g1_7
T_20_15_wire_logic_cluster/lc_3/in_3

T_20_16_wire_logic_cluster/lc_7/out
T_20_13_sp4_v_t_38
T_17_13_sp4_h_l_3
T_16_9_sp4_v_t_38
T_15_10_lc_trk_g2_6
T_15_10_wire_logic_cluster/lc_1/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_6_4
T_11_13_wire_logic_cluster/lc_2/out
T_11_14_lc_trk_g0_2
T_11_14_wire_logic_cluster/lc_3/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_610
T_12_13_wire_logic_cluster/lc_4/out
T_12_11_sp4_v_t_37
T_9_11_sp4_h_l_6
T_11_11_lc_trk_g3_3
T_11_11_wire_logic_cluster/lc_0/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_5_17
T_17_10_wire_logic_cluster/lc_7/out
T_17_7_sp4_v_t_38
T_14_11_sp4_h_l_8
T_13_11_lc_trk_g0_0
T_13_11_wire_logic_cluster/lc_4/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_3_3
T_11_10_wire_logic_cluster/lc_4/out
T_11_10_lc_trk_g0_4
T_11_10_wire_logic_cluster/lc_1/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_5_13
T_17_10_wire_logic_cluster/lc_3/out
T_18_9_sp4_v_t_39
T_15_9_sp4_h_l_2
T_14_9_lc_trk_g0_2
T_14_9_wire_logic_cluster/lc_4/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_3_1
T_10_10_wire_logic_cluster/lc_1/out
T_10_10_lc_trk_g2_1
T_10_10_wire_logic_cluster/lc_4/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_3_23
T_18_10_wire_logic_cluster/lc_4/out
T_18_10_lc_trk_g0_4
T_18_10_wire_logic_cluster/lc_1/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_1_1_cascade_
T_10_10_wire_logic_cluster/lc_0/ltout
T_10_10_wire_logic_cluster/lc_1/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_1_3_cascade_
T_11_10_wire_logic_cluster/lc_3/ltout
T_11_10_wire_logic_cluster/lc_4/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_1_23_cascade_
T_18_10_wire_logic_cluster/lc_3/ltout
T_18_10_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_i_0_7
T_19_12_wire_logic_cluster/lc_1/out
T_15_12_sp12_h_l_1
T_15_12_lc_trk_g0_2
T_15_12_wire_logic_cluster/lc_3/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_632
T_12_13_wire_logic_cluster/lc_1/out
T_12_9_sp4_v_t_39
T_13_9_sp4_h_l_7
T_17_9_sp4_h_l_3
T_19_9_lc_trk_g2_6
T_19_9_wire_logic_cluster/lc_4/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_4_23
T_18_10_wire_logic_cluster/lc_2/out
T_18_10_lc_trk_g3_2
T_18_10_wire_logic_cluster/lc_1/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_4_27
T_19_8_wire_logic_cluster/lc_4/out
T_20_8_lc_trk_g1_4
T_20_8_wire_logic_cluster/lc_3/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_6_15_cascade_
T_13_10_wire_logic_cluster/lc_3/ltout
T_13_10_wire_logic_cluster/lc_4/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_15_cascade_
T_13_10_wire_logic_cluster/lc_2/ltout
T_13_10_wire_logic_cluster/lc_3/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_3_27_cascade_
T_20_8_wire_logic_cluster/lc_2/ltout
T_20_8_wire_logic_cluster/lc_3/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_3_30_cascade_
T_12_10_wire_logic_cluster/lc_2/ltout
T_12_10_wire_logic_cluster/lc_3/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_863
T_9_14_wire_logic_cluster/lc_7/out
T_10_12_sp4_v_t_42
T_7_12_sp4_h_l_7
T_7_12_lc_trk_g0_2
T_7_12_input_2_4
T_7_12_wire_logic_cluster/lc_4/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_1_27_cascade_
T_20_8_wire_logic_cluster/lc_1/ltout
T_20_8_wire_logic_cluster/lc_2/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_1_30_cascade_
T_12_10_wire_logic_cluster/lc_1/ltout
T_12_10_wire_logic_cluster/lc_2/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_4_21
T_16_11_wire_logic_cluster/lc_0/out
T_17_8_sp4_v_t_41
T_18_12_sp4_h_l_4
T_18_12_lc_trk_g0_1
T_18_12_wire_logic_cluster/lc_4/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_5_28
T_17_12_wire_logic_cluster/lc_2/out
T_17_9_sp4_v_t_44
T_14_9_sp4_h_l_3
T_13_9_lc_trk_g0_3
T_13_9_wire_logic_cluster/lc_3/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkstopmask_15
T_20_14_wire_logic_cluster/lc_6/out
T_20_11_sp4_v_t_36
T_20_12_lc_trk_g2_4
T_20_12_input_2_0
T_20_12_wire_logic_cluster/lc_0/in_2

T_20_14_wire_logic_cluster/lc_6/out
T_20_11_sp4_v_t_36
T_20_12_lc_trk_g2_4
T_20_12_wire_logic_cluster/lc_1/in_3

T_20_14_wire_logic_cluster/lc_6/out
T_20_14_sp4_h_l_1
T_19_10_sp4_v_t_36
T_16_10_sp4_h_l_1
T_17_10_lc_trk_g3_1
T_17_10_wire_logic_cluster/lc_5/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_5_30
T_12_11_wire_logic_cluster/lc_0/out
T_12_10_lc_trk_g1_0
T_12_10_wire_logic_cluster/lc_3/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_6_11_cascade_
T_15_10_wire_logic_cluster/lc_3/ltout
T_15_10_wire_logic_cluster/lc_4/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_11_cascade_
T_15_10_wire_logic_cluster/lc_2/ltout
T_15_10_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI029DZ0Z7_cascade_
T_21_12_wire_logic_cluster/lc_2/ltout
T_21_12_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_17
T_21_12_wire_logic_cluster/lc_3/out
T_21_12_lc_trk_g1_3
T_21_12_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_17_cascade_
T_21_12_wire_logic_cluster/lc_3/ltout
T_21_12_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_i_0_17
T_21_12_wire_logic_cluster/lc_5/out
T_21_12_lc_trk_g2_5
T_21_12_wire_logic_cluster/lc_2/in_3

End 

Net : s_paddr_I2C_7
T_18_19_wire_logic_cluster/lc_7/out
T_18_16_sp4_v_t_38
T_18_17_lc_trk_g3_6
T_18_17_wire_logic_cluster/lc_4/in_1

T_18_19_wire_logic_cluster/lc_7/out
T_18_16_sp4_v_t_38
T_15_16_sp4_h_l_3
T_16_16_lc_trk_g3_3
T_16_16_wire_logic_cluster/lc_6/in_0

T_18_19_wire_logic_cluster/lc_7/out
T_18_16_sp4_v_t_38
T_15_16_sp4_h_l_3
T_16_16_lc_trk_g3_3
T_16_16_wire_logic_cluster/lc_4/in_0

T_18_19_wire_logic_cluster/lc_7/out
T_19_17_sp4_v_t_42
T_20_17_sp4_h_l_0
T_21_17_lc_trk_g2_0
T_21_17_input_2_0
T_21_17_wire_logic_cluster/lc_0/in_2

T_18_19_wire_logic_cluster/lc_7/out
T_19_17_sp4_v_t_42
T_20_17_sp4_h_l_0
T_21_17_lc_trk_g2_0
T_21_17_input_2_6
T_21_17_wire_logic_cluster/lc_6/in_2

T_18_19_wire_logic_cluster/lc_7/out
T_19_17_sp4_v_t_42
T_20_17_sp4_h_l_0
T_20_17_lc_trk_g1_5
T_20_17_wire_logic_cluster/lc_7/in_1

T_18_19_wire_logic_cluster/lc_7/out
T_18_18_sp4_v_t_46
T_19_18_sp4_h_l_4
T_21_18_lc_trk_g3_1
T_21_18_input_2_0
T_21_18_wire_logic_cluster/lc_0/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_4_9
T_13_14_wire_logic_cluster/lc_4/out
T_13_14_lc_trk_g0_4
T_13_14_wire_logic_cluster/lc_1/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_5_16
T_17_10_wire_logic_cluster/lc_6/out
T_16_10_sp12_h_l_0
T_20_10_lc_trk_g1_3
T_20_10_wire_logic_cluster/lc_4/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_19_cascade_
T_22_12_wire_logic_cluster/lc_6/ltout
T_22_12_wire_logic_cluster/lc_7/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_19
T_22_12_wire_logic_cluster/lc_6/out
T_22_12_lc_trk_g3_6
T_22_12_wire_logic_cluster/lc_6/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIAC9DZ0Z7_cascade_
T_22_12_wire_logic_cluster/lc_5/ltout
T_22_12_wire_logic_cluster/lc_6/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.N_344_0_cascade_
T_5_17_wire_logic_cluster/lc_6/ltout
T_5_17_wire_logic_cluster/lc_7/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_stateZ0Z_6
T_5_17_wire_logic_cluster/lc_5/out
T_5_17_lc_trk_g2_5
T_5_17_wire_logic_cluster/lc_6/in_3

T_5_17_wire_logic_cluster/lc_5/out
T_5_17_lc_trk_g2_5
T_5_17_wire_logic_cluster/lc_5/in_0

T_5_17_wire_logic_cluster/lc_5/out
T_6_17_lc_trk_g0_5
T_6_17_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.N_375
T_5_17_wire_logic_cluster/lc_7/out
T_5_18_lc_trk_g0_7
T_5_18_wire_logic_cluster/lc_0/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_i_2_19
T_21_11_wire_logic_cluster/lc_5/out
T_22_12_lc_trk_g2_5
T_22_12_input_2_5
T_22_12_wire_logic_cluster/lc_5/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_data_coarseovf_19
T_24_11_wire_logic_cluster/lc_0/out
T_21_11_sp12_h_l_0
T_21_11_lc_trk_g1_3
T_21_11_wire_logic_cluster/lc_5/in_3

T_24_11_wire_logic_cluster/lc_0/out
T_23_10_lc_trk_g2_0
T_23_10_wire_logic_cluster/lc_0/in_0

T_24_11_wire_logic_cluster/lc_0/out
T_24_9_sp4_v_t_45
T_21_9_sp4_h_l_2
T_17_9_sp4_h_l_2
T_16_9_lc_trk_g1_2
T_16_9_wire_logic_cluster/lc_4/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_datae_0
T_5_18_wire_logic_cluster/lc_0/out
T_6_15_sp4_v_t_41
T_6_11_sp4_v_t_42
T_6_7_sp4_v_t_47
T_7_7_sp4_h_l_3
T_9_7_lc_trk_g3_6
T_9_7_wire_logic_cluster/lc_0/in_3

T_5_18_wire_logic_cluster/lc_0/out
T_2_18_sp12_h_l_0
T_9_18_lc_trk_g1_0
T_9_18_wire_logic_cluster/lc_7/in_0

T_5_18_wire_logic_cluster/lc_0/out
T_2_18_sp12_h_l_0
T_9_18_lc_trk_g1_0
T_9_18_wire_logic_cluster/lc_6/in_3

T_5_18_wire_logic_cluster/lc_0/out
T_5_15_sp4_v_t_40
T_5_16_lc_trk_g3_0
T_5_16_wire_logic_cluster/lc_6/in_3

T_5_18_wire_logic_cluster/lc_0/out
T_6_18_lc_trk_g0_0
T_6_18_wire_logic_cluster/lc_4/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_4_18
T_16_11_wire_logic_cluster/lc_3/out
T_16_10_sp4_v_t_38
T_13_10_sp4_h_l_9
T_14_10_lc_trk_g3_1
T_14_10_wire_logic_cluster/lc_2/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_23_cascade_
T_22_14_wire_logic_cluster/lc_2/ltout
T_22_14_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkctrovf_22
T_18_14_wire_logic_cluster/lc_3/out
T_18_14_lc_trk_g0_3
T_18_14_wire_logic_cluster/lc_0/in_3

T_18_14_wire_logic_cluster/lc_3/out
T_18_14_lc_trk_g0_3
T_18_14_wire_logic_cluster/lc_6/in_3

T_18_14_wire_logic_cluster/lc_3/out
T_18_10_sp4_v_t_43
T_15_10_sp4_h_l_0
T_14_6_sp4_v_t_37
T_13_7_lc_trk_g2_5
T_13_7_wire_logic_cluster/lc_0/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNISFLHZ0Z5_cascade_
T_22_14_wire_logic_cluster/lc_1/ltout
T_22_14_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_23
T_22_14_wire_logic_cluster/lc_2/out
T_22_14_lc_trk_g1_2
T_22_14_wire_logic_cluster/lc_2/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_3_15
T_13_10_wire_logic_cluster/lc_1/out
T_13_10_lc_trk_g2_1
T_13_10_wire_logic_cluster/lc_4/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_654
T_16_8_wire_logic_cluster/lc_7/out
T_14_8_sp12_h_l_1
T_20_8_lc_trk_g1_6
T_20_8_wire_logic_cluster/lc_4/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.N_452_0
T_9_8_wire_logic_cluster/lc_1/out
T_9_8_sp4_h_l_7
T_8_8_sp4_v_t_36
T_8_12_sp4_v_t_36
T_8_16_lc_trk_g1_1
T_8_16_wire_bram/ram/WDATA_4

T_9_8_wire_logic_cluster/lc_1/out
T_9_8_sp4_h_l_7
T_8_8_sp4_v_t_36
T_8_12_lc_trk_g1_1
T_8_12_wire_bram/ram/WDATA_4

T_9_8_wire_logic_cluster/lc_1/out
T_10_4_sp4_v_t_38
T_7_4_sp4_h_l_9
T_8_4_lc_trk_g3_1
T_8_4_wire_bram/ram/WDATA_4

T_9_8_wire_logic_cluster/lc_1/out
T_8_8_lc_trk_g3_1
T_8_8_wire_bram/ram/WDATA_4

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.N_456_0
T_9_7_wire_logic_cluster/lc_7/out
T_9_6_sp4_v_t_46
T_9_10_sp4_v_t_46
T_9_14_sp4_v_t_42
T_8_16_lc_trk_g1_7
T_8_16_wire_bram/ram/WDATA_0

T_9_7_wire_logic_cluster/lc_7/out
T_9_6_sp4_v_t_46
T_9_10_sp4_v_t_46
T_8_12_lc_trk_g0_0
T_8_12_wire_bram/ram/WDATA_0

T_9_7_wire_logic_cluster/lc_7/out
T_9_6_sp4_v_t_46
T_9_2_sp4_v_t_39
T_8_4_lc_trk_g0_2
T_8_4_wire_bram/ram/WDATA_0

T_9_7_wire_logic_cluster/lc_7/out
T_8_8_lc_trk_g1_7
T_8_8_wire_bram/ram/WDATA_0

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.N_449_0
T_9_9_wire_logic_cluster/lc_1/out
T_9_9_sp4_h_l_7
T_8_9_sp4_v_t_36
T_8_13_sp4_v_t_36
T_8_16_lc_trk_g1_4
T_8_16_wire_bram/ram/WDATA_7

T_9_9_wire_logic_cluster/lc_1/out
T_9_9_sp4_h_l_7
T_8_9_sp4_v_t_36
T_8_12_lc_trk_g1_4
T_8_12_wire_bram/ram/WDATA_7

T_9_9_wire_logic_cluster/lc_1/out
T_9_6_sp4_v_t_42
T_9_2_sp4_v_t_47
T_8_4_lc_trk_g0_1
T_8_4_wire_bram/ram/WDATA_7

T_9_9_wire_logic_cluster/lc_1/out
T_9_6_sp4_v_t_42
T_8_8_lc_trk_g0_7
T_8_8_wire_bram/ram/WDATA_7

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_stateZ0Z_14
T_5_17_wire_logic_cluster/lc_3/out
T_5_17_lc_trk_g0_3
T_5_17_wire_logic_cluster/lc_6/in_1

T_5_17_wire_logic_cluster/lc_3/out
T_5_17_lc_trk_g0_3
T_5_17_wire_logic_cluster/lc_3/in_0

T_5_17_wire_logic_cluster/lc_3/out
T_5_18_lc_trk_g0_3
T_5_18_wire_logic_cluster/lc_6/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_0_23
T_22_14_wire_logic_cluster/lc_6/out
T_22_14_lc_trk_g2_6
T_22_14_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_i_2_2
T_19_14_wire_logic_cluster/lc_1/out
T_15_14_sp12_h_l_1
T_23_14_lc_trk_g0_2
T_23_14_wire_logic_cluster/lc_3/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_1_15_cascade_
T_13_10_wire_logic_cluster/lc_0/ltout
T_13_10_wire_logic_cluster/lc_1/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.N_1564_0
T_9_10_wire_logic_cluster/lc_2/out
T_9_7_sp4_v_t_44
T_9_11_sp4_v_t_44
T_8_15_lc_trk_g2_1
T_8_15_wire_bram/ram/WDATA_11

T_9_10_wire_logic_cluster/lc_2/out
T_9_6_sp4_v_t_41
T_9_2_sp4_v_t_37
T_8_3_lc_trk_g2_5
T_8_3_wire_bram/ram/WDATA_11

T_9_10_wire_logic_cluster/lc_2/out
T_9_7_sp4_v_t_44
T_6_7_sp4_h_l_9
T_8_7_lc_trk_g3_4
T_8_7_wire_bram/ram/WDATA_11

T_9_10_wire_logic_cluster/lc_2/out
T_8_11_lc_trk_g1_2
T_8_11_wire_bram/ram/WDATA_11

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkstopmask_23
T_20_14_wire_logic_cluster/lc_5/out
T_20_14_sp12_h_l_1
T_22_14_lc_trk_g0_6
T_22_14_input_2_6
T_22_14_wire_logic_cluster/lc_6/in_2

T_20_14_wire_logic_cluster/lc_5/out
T_20_15_lc_trk_g1_5
T_20_15_wire_logic_cluster/lc_7/in_1

T_20_14_wire_logic_cluster/lc_5/out
T_20_13_sp4_v_t_42
T_20_9_sp4_v_t_42
T_17_9_sp4_h_l_7
T_18_9_lc_trk_g2_7
T_18_9_wire_logic_cluster/lc_0/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_config_5
T_14_12_wire_logic_cluster/lc_3/out
T_14_11_sp4_v_t_38
T_13_15_lc_trk_g1_3
T_13_15_input_2_0
T_13_15_wire_logic_cluster/lc_0/in_2

T_14_12_wire_logic_cluster/lc_3/out
T_15_11_sp4_v_t_39
T_15_14_lc_trk_g0_7
T_15_14_wire_logic_cluster/lc_2/in_1

T_14_12_wire_logic_cluster/lc_3/out
T_8_12_sp12_h_l_1
T_10_12_lc_trk_g1_6
T_10_12_wire_logic_cluster/lc_2/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_3_31_cascade_
T_11_11_wire_logic_cluster/lc_2/ltout
T_11_11_wire_logic_cluster/lc_3/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_4_16
T_20_9_wire_logic_cluster/lc_7/out
T_20_10_lc_trk_g0_7
T_20_10_wire_logic_cluster/lc_4/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_5_27
T_17_12_wire_logic_cluster/lc_0/out
T_17_8_sp4_v_t_37
T_18_8_sp4_h_l_5
T_20_8_lc_trk_g2_0
T_20_8_wire_logic_cluster/lc_3/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_1_31_cascade_
T_11_11_wire_logic_cluster/lc_1/ltout
T_11_11_wire_logic_cluster/lc_2/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_5_15
T_17_10_wire_logic_cluster/lc_5/out
T_9_10_sp12_h_l_1
T_13_10_lc_trk_g0_2
T_13_10_wire_logic_cluster/lc_4/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.N_203_0
T_10_7_wire_logic_cluster/lc_1/out
T_9_7_sp4_h_l_10
T_8_7_sp4_v_t_41
T_8_11_sp4_v_t_37
T_8_15_lc_trk_g1_0
T_8_15_wire_bram/ram/WDATA_15

T_10_7_wire_logic_cluster/lc_1/out
T_9_7_sp4_h_l_10
T_8_7_sp4_v_t_41
T_8_11_lc_trk_g1_4
T_8_11_wire_bram/ram/WDATA_15

T_10_7_wire_logic_cluster/lc_1/out
T_10_3_sp4_v_t_39
T_7_3_sp4_h_l_2
T_8_3_lc_trk_g3_2
T_8_3_wire_bram/ram/WDATA_15

T_10_7_wire_logic_cluster/lc_1/out
T_9_7_sp4_h_l_10
T_8_7_lc_trk_g1_2
T_8_7_wire_bram/ram/WDATA_15

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.N_448_0
T_9_9_wire_logic_cluster/lc_2/out
T_9_9_sp4_h_l_9
T_8_9_sp4_v_t_38
T_8_13_sp4_v_t_38
T_8_15_lc_trk_g3_3
T_8_15_wire_bram/ram/WDATA_10

T_9_9_wire_logic_cluster/lc_2/out
T_9_9_sp4_h_l_9
T_8_5_sp4_v_t_39
T_8_1_sp4_v_t_39
T_8_3_lc_trk_g2_2
T_8_3_wire_bram/ram/WDATA_10

T_9_9_wire_logic_cluster/lc_2/out
T_9_9_sp4_h_l_9
T_8_9_sp4_v_t_38
T_8_11_lc_trk_g3_3
T_8_11_wire_bram/ram/WDATA_10

T_9_9_wire_logic_cluster/lc_2/out
T_9_9_sp4_h_l_9
T_8_5_sp4_v_t_39
T_8_7_lc_trk_g2_2
T_8_7_wire_bram/ram/WDATA_10

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.N_450_0
T_9_8_wire_logic_cluster/lc_6/out
T_9_8_sp4_h_l_1
T_8_8_sp4_v_t_42
T_8_12_sp4_v_t_47
T_8_16_lc_trk_g0_2
T_8_16_wire_bram/ram/WDATA_6

T_9_8_wire_logic_cluster/lc_6/out
T_9_8_sp4_h_l_1
T_8_4_sp4_v_t_43
T_9_4_sp4_h_l_11
T_8_4_lc_trk_g1_3
T_8_4_wire_bram/ram/WDATA_6

T_9_8_wire_logic_cluster/lc_6/out
T_9_8_sp4_h_l_1
T_8_8_sp4_v_t_42
T_8_12_lc_trk_g1_7
T_8_12_wire_bram/ram/WDATA_6

T_9_8_wire_logic_cluster/lc_6/out
T_8_8_lc_trk_g2_6
T_8_8_wire_bram/ram/WDATA_6

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.N_284_0
T_9_9_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_42
T_9_4_sp4_v_t_38
T_9_0_span4_vert_43
T_8_1_lc_trk_g3_3
T_8_1_wire_bram/ram/WDATA_10

T_9_9_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_42
T_9_12_sp4_v_t_47
T_8_13_lc_trk_g3_7
T_8_13_wire_bram/ram/WDATA_10

T_9_9_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_42
T_9_4_sp4_v_t_38
T_8_5_lc_trk_g2_6
T_8_5_wire_bram/ram/WDATA_10

T_9_9_wire_logic_cluster/lc_5/out
T_8_9_lc_trk_g3_5
T_8_9_wire_bram/ram/WDATA_10

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.N_467_0
T_9_9_wire_logic_cluster/lc_7/out
T_9_8_sp4_v_t_46
T_9_4_sp4_v_t_39
T_9_0_span4_vert_39
T_8_2_lc_trk_g0_2
T_8_2_wire_bram/ram/WDATA_2

T_9_9_wire_logic_cluster/lc_7/out
T_9_8_sp4_v_t_46
T_9_12_sp4_v_t_46
T_8_14_lc_trk_g0_0
T_8_14_wire_bram/ram/WDATA_2

T_9_9_wire_logic_cluster/lc_7/out
T_9_8_sp4_v_t_46
T_9_4_sp4_v_t_39
T_8_6_lc_trk_g0_2
T_8_6_wire_bram/ram/WDATA_2

T_9_9_wire_logic_cluster/lc_7/out
T_8_10_lc_trk_g1_7
T_8_10_wire_bram/ram/WDATA_2

End 

Net : cemf_module_64ch_ctrl_inst1.paddr_fsm_1
T_18_20_wire_logic_cluster/lc_1/out
T_14_20_sp12_h_l_1
T_13_8_sp12_v_t_22
T_13_16_lc_trk_g3_1
T_13_16_wire_logic_cluster/lc_0/in_0

T_18_20_wire_logic_cluster/lc_1/out
T_17_20_sp4_h_l_10
T_16_16_sp4_v_t_38
T_17_16_sp4_h_l_3
T_16_16_lc_trk_g1_3
T_16_16_input_2_2
T_16_16_wire_logic_cluster/lc_2/in_2

T_18_20_wire_logic_cluster/lc_1/out
T_18_20_lc_trk_g3_1
T_18_20_wire_logic_cluster/lc_1/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_4_6
T_13_13_wire_logic_cluster/lc_2/out
T_13_13_lc_trk_g2_2
T_13_13_wire_logic_cluster/lc_1/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_5_18
T_14_10_wire_logic_cluster/lc_4/out
T_14_10_lc_trk_g3_4
T_14_10_wire_logic_cluster/lc_2/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_4_cascade_
T_11_13_wire_logic_cluster/lc_1/ltout
T_11_13_wire_logic_cluster/lc_2/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_255_0
T_23_21_wire_logic_cluster/lc_6/out
T_23_19_sp4_v_t_41
T_23_15_sp4_v_t_37
T_23_17_lc_trk_g3_0
T_23_17_input_2_5
T_23_17_wire_logic_cluster/lc_5/in_2

T_23_21_wire_logic_cluster/lc_6/out
T_21_21_sp4_h_l_9
T_21_21_lc_trk_g1_4
T_21_21_wire_logic_cluster/lc_0/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_contZ0Z_2
T_23_21_wire_logic_cluster/lc_5/out
T_23_21_lc_trk_g1_5
T_23_21_wire_logic_cluster/lc_6/in_0

T_23_21_wire_logic_cluster/lc_5/out
T_24_21_lc_trk_g1_5
T_24_21_wire_logic_cluster/lc_3/in_3

T_23_21_wire_logic_cluster/lc_5/out
T_24_21_lc_trk_g1_5
T_24_21_wire_logic_cluster/lc_7/in_3

T_23_21_wire_logic_cluster/lc_5/out
T_22_21_lc_trk_g2_5
T_22_21_wire_logic_cluster/lc_0/in_3

T_23_21_wire_logic_cluster/lc_5/out
T_24_22_lc_trk_g3_5
T_24_22_wire_logic_cluster/lc_3/in_1

T_23_21_wire_logic_cluster/lc_5/out
T_24_21_lc_trk_g1_5
T_24_21_wire_logic_cluster/lc_5/in_3

T_23_21_wire_logic_cluster/lc_5/out
T_24_17_sp4_v_t_46
T_24_18_lc_trk_g2_6
T_24_18_wire_logic_cluster/lc_3/in_3

T_23_21_wire_logic_cluster/lc_5/out
T_22_20_lc_trk_g3_5
T_22_20_wire_logic_cluster/lc_4/in_0

T_23_21_wire_logic_cluster/lc_5/out
T_23_22_lc_trk_g0_5
T_23_22_wire_logic_cluster/lc_0/in_3

T_23_21_wire_logic_cluster/lc_5/out
T_24_21_lc_trk_g1_5
T_24_21_wire_logic_cluster/lc_6/in_0

T_23_21_wire_logic_cluster/lc_5/out
T_24_21_lc_trk_g1_5
T_24_21_wire_logic_cluster/lc_0/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_contZ0Z_0
T_23_21_wire_logic_cluster/lc_0/out
T_23_21_lc_trk_g1_0
T_23_21_wire_logic_cluster/lc_6/in_3

T_23_21_wire_logic_cluster/lc_0/out
T_24_21_lc_trk_g1_0
T_24_21_wire_logic_cluster/lc_4/in_3

T_23_21_wire_logic_cluster/lc_0/out
T_24_21_lc_trk_g1_0
T_24_21_wire_logic_cluster/lc_7/in_0

T_23_21_wire_logic_cluster/lc_0/out
T_23_19_sp4_v_t_45
T_22_23_lc_trk_g2_0
T_22_23_wire_logic_cluster/lc_7/in_3

T_23_21_wire_logic_cluster/lc_0/out
T_24_22_lc_trk_g2_0
T_24_22_wire_logic_cluster/lc_3/in_3

T_23_21_wire_logic_cluster/lc_0/out
T_22_21_lc_trk_g3_0
T_22_21_wire_logic_cluster/lc_2/in_3

T_23_21_wire_logic_cluster/lc_0/out
T_23_22_lc_trk_g1_0
T_23_22_wire_logic_cluster/lc_7/in_0

T_23_21_wire_logic_cluster/lc_0/out
T_23_22_lc_trk_g1_0
T_23_22_wire_logic_cluster/lc_2/in_3

T_23_21_wire_logic_cluster/lc_0/out
T_24_21_lc_trk_g1_0
T_24_21_wire_logic_cluster/lc_2/in_3

T_23_21_wire_logic_cluster/lc_0/out
T_23_21_lc_trk_g1_0
T_23_21_wire_logic_cluster/lc_4/in_1

End 

Net : s_paddr_I2C_1
T_16_10_wire_logic_cluster/lc_0/out
T_15_10_sp4_h_l_8
T_14_10_sp4_v_t_45
T_14_14_sp4_v_t_41
T_13_16_lc_trk_g1_4
T_13_16_wire_logic_cluster/lc_0/in_1

T_16_10_wire_logic_cluster/lc_0/out
T_16_6_sp12_v_t_23
T_17_18_sp12_h_l_0
T_21_18_lc_trk_g0_3
T_21_18_wire_logic_cluster/lc_6/in_1

T_16_10_wire_logic_cluster/lc_0/out
T_16_6_sp12_v_t_23
T_17_18_sp12_h_l_0
T_21_18_lc_trk_g1_3
T_21_18_wire_logic_cluster/lc_3/in_3

T_16_10_wire_logic_cluster/lc_0/out
T_16_6_sp12_v_t_23
T_16_18_sp12_v_t_23
T_16_20_sp4_v_t_43
T_17_20_sp4_h_l_11
T_20_16_sp4_v_t_40
T_20_17_lc_trk_g2_0
T_20_17_wire_logic_cluster/lc_1/in_1

T_16_10_wire_logic_cluster/lc_0/out
T_16_6_sp12_v_t_23
T_16_16_lc_trk_g2_4
T_16_16_wire_logic_cluster/lc_2/in_0

T_16_10_wire_logic_cluster/lc_0/out
T_16_6_sp12_v_t_23
T_17_18_sp12_h_l_0
T_21_18_lc_trk_g1_3
T_21_18_wire_logic_cluster/lc_2/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.N_463_0
T_10_9_wire_logic_cluster/lc_1/out
T_10_6_sp4_v_t_42
T_10_10_sp4_v_t_47
T_7_14_sp4_h_l_10
T_8_14_lc_trk_g2_2
T_8_14_wire_bram/ram/WDATA_6

T_10_9_wire_logic_cluster/lc_1/out
T_10_6_sp4_v_t_42
T_10_2_sp4_v_t_42
T_7_2_sp4_h_l_1
T_8_2_lc_trk_g3_1
T_8_2_wire_bram/ram/WDATA_6

T_10_9_wire_logic_cluster/lc_1/out
T_10_6_sp4_v_t_42
T_7_10_sp4_h_l_0
T_8_10_lc_trk_g2_0
T_8_10_wire_bram/ram/WDATA_6

T_10_9_wire_logic_cluster/lc_1/out
T_10_6_sp4_v_t_42
T_7_6_sp4_h_l_7
T_8_6_lc_trk_g3_7
T_8_6_wire_bram/ram/WDATA_6

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_6_13_cascade_
T_14_9_wire_logic_cluster/lc_3/ltout
T_14_9_wire_logic_cluster/lc_4/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_6_10_cascade_
T_15_9_wire_logic_cluster/lc_3/ltout
T_15_9_wire_logic_cluster/lc_4/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_13_cascade_
T_14_9_wire_logic_cluster/lc_2/ltout
T_14_9_wire_logic_cluster/lc_3/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_10_cascade_
T_15_9_wire_logic_cluster/lc_2/ltout
T_15_9_wire_logic_cluster/lc_3/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_4_2
T_16_8_wire_logic_cluster/lc_5/out
T_15_8_lc_trk_g3_5
T_15_8_wire_logic_cluster/lc_3/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_874
T_12_13_wire_logic_cluster/lc_7/out
T_10_13_sp4_h_l_11
T_10_13_lc_trk_g1_6
T_10_13_input_2_7
T_10_13_wire_logic_cluster/lc_7/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.N_462_0
T_10_9_wire_logic_cluster/lc_2/out
T_8_9_sp4_h_l_1
T_11_9_sp4_v_t_43
T_8_13_sp4_h_l_11
T_8_13_lc_trk_g0_6
T_8_13_wire_bram/ram/WDATA_8

T_10_9_wire_logic_cluster/lc_2/out
T_10_5_sp4_v_t_41
T_10_1_sp4_v_t_37
T_7_1_sp4_h_l_6
T_8_1_lc_trk_g2_6
T_8_1_wire_bram/ram/WDATA_8

T_10_9_wire_logic_cluster/lc_2/out
T_10_5_sp4_v_t_41
T_7_5_sp4_h_l_10
T_8_5_lc_trk_g2_2
T_8_5_wire_bram/ram/WDATA_8

T_10_9_wire_logic_cluster/lc_2/out
T_8_9_sp4_h_l_1
T_8_9_lc_trk_g0_4
T_8_9_wire_bram/ram/WDATA_8

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.N_1563_0
T_9_9_wire_logic_cluster/lc_0/out
T_10_7_sp4_v_t_44
T_10_11_sp4_v_t_44
T_7_15_sp4_h_l_2
T_8_15_lc_trk_g3_2
T_8_15_wire_bram/ram/WDATA_9

T_9_9_wire_logic_cluster/lc_0/out
T_9_6_sp4_v_t_40
T_9_2_sp4_v_t_40
T_8_3_lc_trk_g3_0
T_8_3_wire_bram/ram/WDATA_9

T_9_9_wire_logic_cluster/lc_0/out
T_10_7_sp4_v_t_44
T_7_11_sp4_h_l_9
T_8_11_lc_trk_g2_1
T_8_11_wire_bram/ram/WDATA_9

T_9_9_wire_logic_cluster/lc_0/out
T_9_6_sp4_v_t_40
T_8_7_lc_trk_g3_0
T_8_7_wire_bram/ram/WDATA_9

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.N_445_0
T_9_9_wire_logic_cluster/lc_6/out
T_9_7_sp4_v_t_41
T_9_11_sp4_v_t_37
T_6_15_sp4_h_l_5
T_8_15_lc_trk_g2_0
T_8_15_wire_bram/ram/WDATA_14

T_9_9_wire_logic_cluster/lc_6/out
T_9_6_sp4_v_t_36
T_9_2_sp4_v_t_36
T_8_3_lc_trk_g2_4
T_8_3_wire_bram/ram/WDATA_14

T_9_9_wire_logic_cluster/lc_6/out
T_9_7_sp4_v_t_41
T_6_11_sp4_h_l_9
T_8_11_lc_trk_g2_4
T_8_11_wire_bram/ram/WDATA_14

T_9_9_wire_logic_cluster/lc_6/out
T_9_6_sp4_v_t_36
T_8_7_lc_trk_g2_4
T_8_7_wire_bram/ram/WDATA_14

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.N_459_0
T_9_7_wire_logic_cluster/lc_4/out
T_9_5_sp4_v_t_37
T_9_9_sp4_v_t_38
T_6_13_sp4_h_l_3
T_8_13_lc_trk_g3_6
T_8_13_wire_bram/ram/WDATA_13

T_9_7_wire_logic_cluster/lc_4/out
T_9_5_sp4_v_t_37
T_9_1_sp4_v_t_38
T_9_0_span4_vert_6
T_8_1_lc_trk_g1_6
T_8_1_wire_bram/ram/WDATA_13

T_9_7_wire_logic_cluster/lc_4/out
T_9_5_sp4_v_t_37
T_6_5_sp4_h_l_0
T_8_5_lc_trk_g2_5
T_8_5_wire_bram/ram/WDATA_13

T_9_7_wire_logic_cluster/lc_4/out
T_9_5_sp4_v_t_37
T_8_9_lc_trk_g1_0
T_8_9_wire_bram/ram/WDATA_13

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_5_21
T_18_11_wire_logic_cluster/lc_1/out
T_18_12_lc_trk_g1_1
T_18_12_wire_logic_cluster/lc_4/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_data_interrupts_3
T_20_13_wire_logic_cluster/lc_2/out
T_20_12_sp4_v_t_36
T_20_16_sp4_v_t_41
T_21_16_sp4_h_l_4
T_22_16_lc_trk_g3_4
T_22_16_input_2_1
T_22_16_wire_logic_cluster/lc_1/in_2

T_20_13_wire_logic_cluster/lc_2/out
T_19_14_lc_trk_g0_2
T_19_14_wire_logic_cluster/lc_3/in_3

T_20_13_wire_logic_cluster/lc_2/out
T_15_13_sp12_h_l_0
T_3_13_sp12_h_l_0
T_8_13_sp4_h_l_7
T_11_9_sp4_v_t_36
T_11_10_lc_trk_g3_4
T_11_10_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_coarseovf_11
T_21_14_wire_logic_cluster/lc_0/out
T_20_14_sp4_h_l_8
T_19_14_sp4_v_t_45
T_19_17_lc_trk_g1_5
T_19_17_wire_logic_cluster/lc_7/in_1

T_21_14_wire_logic_cluster/lc_0/out
T_20_15_lc_trk_g1_0
T_20_15_wire_logic_cluster/lc_0/in_1

T_21_14_wire_logic_cluster/lc_0/out
T_20_14_sp4_h_l_8
T_16_14_sp4_h_l_8
T_15_10_sp4_v_t_45
T_14_11_lc_trk_g3_5
T_14_11_wire_logic_cluster/lc_1/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_1_3_cascade_
T_22_16_wire_logic_cluster/lc_1/ltout
T_22_16_wire_logic_cluster/lc_2/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1319_cascade_
T_16_10_wire_logic_cluster/lc_5/ltout
T_16_10_wire_logic_cluster/lc_6/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_4_24
T_18_8_wire_logic_cluster/lc_2/out
T_18_8_lc_trk_g2_2
T_18_8_wire_logic_cluster/lc_1/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_4_30
T_12_10_wire_logic_cluster/lc_0/out
T_12_10_lc_trk_g0_0
T_12_10_wire_logic_cluster/lc_3/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_4_29
T_19_9_wire_logic_cluster/lc_0/out
T_19_9_lc_trk_g0_0
T_19_9_wire_logic_cluster/lc_3/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_4_28
T_13_9_wire_logic_cluster/lc_0/out
T_13_9_lc_trk_g0_0
T_13_9_wire_logic_cluster/lc_3/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1876_0_cascade_
T_16_11_wire_logic_cluster/lc_5/ltout
T_16_11_wire_logic_cluster/lc_6/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_contZ0Z_1
T_24_21_wire_logic_cluster/lc_1/out
T_23_21_lc_trk_g2_1
T_23_21_wire_logic_cluster/lc_6/in_1

T_24_21_wire_logic_cluster/lc_1/out
T_24_21_lc_trk_g0_1
T_24_21_wire_logic_cluster/lc_4/in_1

T_24_21_wire_logic_cluster/lc_1/out
T_24_21_lc_trk_g0_1
T_24_21_input_2_7
T_24_21_wire_logic_cluster/lc_7/in_2

T_24_21_wire_logic_cluster/lc_1/out
T_24_19_sp4_v_t_47
T_21_23_sp4_h_l_10
T_22_23_lc_trk_g2_2
T_22_23_input_2_4
T_22_23_wire_logic_cluster/lc_4/in_2

T_24_21_wire_logic_cluster/lc_1/out
T_20_21_sp12_h_l_1
T_22_21_lc_trk_g1_6
T_22_21_wire_logic_cluster/lc_2/in_1

T_24_21_wire_logic_cluster/lc_1/out
T_24_21_sp4_h_l_7
T_23_17_sp4_v_t_37
T_22_20_lc_trk_g2_5
T_22_20_wire_logic_cluster/lc_4/in_3

T_24_21_wire_logic_cluster/lc_1/out
T_23_22_lc_trk_g0_1
T_23_22_wire_logic_cluster/lc_5/in_0

T_24_21_wire_logic_cluster/lc_1/out
T_23_22_lc_trk_g0_1
T_23_22_wire_logic_cluster/lc_0/in_1

T_24_21_wire_logic_cluster/lc_1/out
T_24_21_lc_trk_g0_1
T_24_21_wire_logic_cluster/lc_2/in_1

T_24_21_wire_logic_cluster/lc_1/out
T_24_21_sp4_h_l_7
T_24_21_lc_trk_g1_2
T_24_21_wire_logic_cluster/lc_0/in_3

T_24_21_wire_logic_cluster/lc_1/out
T_24_21_sp4_h_l_7
T_23_17_sp4_v_t_37
T_23_19_lc_trk_g3_0
T_23_19_wire_logic_cluster/lc_4/in_3

T_24_21_wire_logic_cluster/lc_1/out
T_23_21_lc_trk_g3_1
T_23_21_wire_logic_cluster/lc_5/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_4_19
T_16_9_wire_logic_cluster/lc_4/out
T_16_9_lc_trk_g3_4
T_16_9_wire_logic_cluster/lc_2/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_14_cascade_
T_12_9_wire_logic_cluster/lc_2/ltout
T_12_9_wire_logic_cluster/lc_3/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_4_12
T_17_8_wire_logic_cluster/lc_6/out
T_17_9_lc_trk_g1_6
T_17_9_wire_logic_cluster/lc_4/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_15_cascade_
T_20_12_wire_logic_cluster/lc_3/ltout
T_20_12_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIMN8DZ0Z7_cascade_
T_20_12_wire_logic_cluster/lc_2/ltout
T_20_12_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_15
T_20_12_wire_logic_cluster/lc_3/out
T_20_12_lc_trk_g1_3
T_20_12_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkctrovf_1
T_16_14_wire_logic_cluster/lc_0/out
T_13_14_sp12_h_l_0
T_23_14_lc_trk_g0_7
T_23_14_wire_logic_cluster/lc_6/in_3

T_16_14_wire_logic_cluster/lc_0/out
T_13_14_sp12_h_l_0
T_23_14_lc_trk_g1_7
T_23_14_wire_logic_cluster/lc_7/in_3

T_16_14_wire_logic_cluster/lc_0/out
T_16_10_sp12_v_t_23
T_5_10_sp12_h_l_0
T_10_10_lc_trk_g0_4
T_10_10_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_coarseovf_15
T_21_14_wire_logic_cluster/lc_7/out
T_21_9_sp12_v_t_22
T_21_11_lc_trk_g2_5
T_21_11_wire_logic_cluster/lc_0/in_3

T_21_14_wire_logic_cluster/lc_7/out
T_21_12_sp4_v_t_43
T_18_12_sp4_h_l_0
T_14_12_sp4_h_l_0
T_16_12_lc_trk_g2_5
T_16_12_wire_logic_cluster/lc_2/in_3

T_21_14_wire_logic_cluster/lc_7/out
T_21_11_sp4_v_t_38
T_18_11_sp4_h_l_3
T_14_11_sp4_h_l_6
T_14_11_lc_trk_g0_3
T_14_11_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_coarseovf_2
T_19_14_wire_logic_cluster/lc_6/out
T_19_14_lc_trk_g2_6
T_19_14_wire_logic_cluster/lc_1/in_3

T_19_14_wire_logic_cluster/lc_6/out
T_19_12_sp4_v_t_41
T_20_16_sp4_h_l_10
T_22_16_lc_trk_g3_7
T_22_16_wire_logic_cluster/lc_5/in_1

T_19_14_wire_logic_cluster/lc_6/out
T_19_12_sp4_v_t_41
T_19_8_sp4_v_t_42
T_16_8_sp4_h_l_1
T_16_8_lc_trk_g0_4
T_16_8_wire_logic_cluster/lc_5/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_i_2_15
T_21_11_wire_logic_cluster/lc_0/out
T_20_12_lc_trk_g1_0
T_20_12_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_11_RNIL4HHZ0Z5_cascade_
T_23_10_wire_logic_cluster/lc_0/ltout
T_23_10_wire_logic_cluster/lc_1/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_19_cascade_
T_23_10_wire_logic_cluster/lc_1/ltout
T_23_10_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_19
T_23_10_wire_logic_cluster/lc_1/out
T_23_10_lc_trk_g3_1
T_23_10_wire_logic_cluster/lc_1/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1920
T_15_17_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_40
T_15_12_sp4_v_t_40
T_15_8_sp4_v_t_45
T_12_8_sp4_h_l_8
T_11_8_lc_trk_g1_0
T_11_8_wire_logic_cluster/lc_5/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_1_19
T_23_10_wire_logic_cluster/lc_3/out
T_23_10_lc_trk_g3_3
T_23_10_input_2_0
T_23_10_wire_logic_cluster/lc_0/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1609_0
T_24_18_wire_logic_cluster/lc_3/out
T_24_17_lc_trk_g0_3
T_24_17_wire_logic_cluster/lc_0/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.un38_i_o3_1
T_21_17_wire_logic_cluster/lc_3/out
T_22_14_sp4_v_t_47
T_23_18_sp4_h_l_10
T_24_18_lc_trk_g2_2
T_24_18_wire_logic_cluster/lc_3/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_4_31
T_11_11_wire_logic_cluster/lc_4/out
T_11_11_lc_trk_g0_4
T_11_11_wire_logic_cluster/lc_3/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_data_interrupts_19
T_22_10_wire_logic_cluster/lc_0/out
T_22_10_sp4_h_l_5
T_23_10_lc_trk_g2_5
T_23_10_input_2_3
T_23_10_wire_logic_cluster/lc_3/in_2

T_22_10_wire_logic_cluster/lc_0/out
T_21_11_lc_trk_g1_0
T_21_11_input_2_5
T_21_11_wire_logic_cluster/lc_5/in_2

T_22_10_wire_logic_cluster/lc_0/out
T_22_10_sp4_h_l_5
T_18_10_sp4_h_l_5
T_17_6_sp4_v_t_47
T_16_9_lc_trk_g3_7
T_16_9_wire_logic_cluster/lc_1/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_4_25
T_23_11_wire_logic_cluster/lc_0/out
T_23_11_lc_trk_g0_0
T_23_11_wire_logic_cluster/lc_3/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_5_31
T_12_11_wire_logic_cluster/lc_2/out
T_11_11_lc_trk_g2_2
T_11_11_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_i_0_9
T_21_16_wire_logic_cluster/lc_7/out
T_21_16_lc_trk_g2_7
T_21_16_wire_logic_cluster/lc_0/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkstopmask_9
T_19_16_wire_logic_cluster/lc_6/out
T_19_16_sp4_h_l_1
T_21_16_lc_trk_g3_4
T_21_16_wire_logic_cluster/lc_7/in_0

T_19_16_wire_logic_cluster/lc_6/out
T_19_16_sp4_h_l_1
T_21_16_lc_trk_g2_4
T_21_16_input_2_6
T_21_16_wire_logic_cluster/lc_6/in_2

T_19_16_wire_logic_cluster/lc_6/out
T_19_16_sp4_h_l_1
T_15_16_sp4_h_l_9
T_14_12_sp4_v_t_39
T_14_15_lc_trk_g0_7
T_14_15_wire_logic_cluster/lc_0/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.N_539_0
T_16_15_wire_logic_cluster/lc_4/out
T_16_7_sp12_v_t_23
T_5_7_sp12_h_l_0
T_10_7_lc_trk_g1_4
T_10_7_wire_logic_cluster/lc_0/in_3

T_16_15_wire_logic_cluster/lc_4/out
T_9_15_sp12_h_l_0
T_12_15_lc_trk_g1_0
T_12_15_wire_logic_cluster/lc_3/in_0

T_16_15_wire_logic_cluster/lc_4/out
T_9_15_sp12_h_l_0
T_12_15_lc_trk_g1_0
T_12_15_wire_logic_cluster/lc_5/in_0

T_16_15_wire_logic_cluster/lc_4/out
T_9_15_sp12_h_l_0
T_12_15_lc_trk_g1_0
T_12_15_wire_logic_cluster/lc_7/in_0

T_16_15_wire_logic_cluster/lc_4/out
T_9_15_sp12_h_l_0
T_14_15_lc_trk_g1_4
T_14_15_wire_logic_cluster/lc_3/in_0

T_16_15_wire_logic_cluster/lc_4/out
T_9_15_sp12_h_l_0
T_14_15_lc_trk_g1_4
T_14_15_wire_logic_cluster/lc_5/in_0

T_16_15_wire_logic_cluster/lc_4/out
T_9_15_sp12_h_l_0
T_14_15_lc_trk_g1_4
T_14_15_wire_logic_cluster/lc_7/in_0

T_16_15_wire_logic_cluster/lc_4/out
T_9_15_sp12_h_l_0
T_14_15_lc_trk_g1_4
T_14_15_wire_logic_cluster/lc_1/in_0

T_16_15_wire_logic_cluster/lc_4/out
T_16_11_sp4_v_t_45
T_15_13_lc_trk_g0_3
T_15_13_wire_logic_cluster/lc_3/in_0

T_16_15_wire_logic_cluster/lc_4/out
T_16_11_sp4_v_t_45
T_15_13_lc_trk_g0_3
T_15_13_wire_logic_cluster/lc_5/in_0

T_16_15_wire_logic_cluster/lc_4/out
T_16_11_sp4_v_t_45
T_15_13_lc_trk_g0_3
T_15_13_wire_logic_cluster/lc_7/in_0

T_16_15_wire_logic_cluster/lc_4/out
T_16_11_sp4_v_t_45
T_15_13_lc_trk_g0_3
T_15_13_wire_logic_cluster/lc_1/in_0

T_16_15_wire_logic_cluster/lc_4/out
T_9_15_sp12_h_l_0
T_12_15_lc_trk_g1_0
T_12_15_wire_logic_cluster/lc_0/in_3

T_16_15_wire_logic_cluster/lc_4/out
T_9_15_sp12_h_l_0
T_12_15_lc_trk_g1_0
T_12_15_wire_logic_cluster/lc_2/in_3

T_16_15_wire_logic_cluster/lc_4/out
T_9_15_sp12_h_l_0
T_12_15_lc_trk_g1_0
T_12_15_wire_logic_cluster/lc_4/in_3

T_16_15_wire_logic_cluster/lc_4/out
T_9_15_sp12_h_l_0
T_12_15_lc_trk_g1_0
T_12_15_wire_logic_cluster/lc_6/in_3

T_16_15_wire_logic_cluster/lc_4/out
T_9_15_sp12_h_l_0
T_14_15_lc_trk_g1_4
T_14_15_wire_logic_cluster/lc_2/in_3

T_16_15_wire_logic_cluster/lc_4/out
T_9_15_sp12_h_l_0
T_14_15_lc_trk_g1_4
T_14_15_wire_logic_cluster/lc_4/in_3

T_16_15_wire_logic_cluster/lc_4/out
T_9_15_sp12_h_l_0
T_14_15_lc_trk_g1_4
T_14_15_wire_logic_cluster/lc_6/in_3

T_16_15_wire_logic_cluster/lc_4/out
T_16_11_sp4_v_t_45
T_15_13_lc_trk_g0_3
T_15_13_wire_logic_cluster/lc_2/in_3

T_16_15_wire_logic_cluster/lc_4/out
T_16_11_sp4_v_t_45
T_15_13_lc_trk_g0_3
T_15_13_wire_logic_cluster/lc_4/in_3

T_16_15_wire_logic_cluster/lc_4/out
T_16_11_sp4_v_t_45
T_15_13_lc_trk_g0_3
T_15_13_wire_logic_cluster/lc_6/in_3

T_16_15_wire_logic_cluster/lc_4/out
T_15_16_lc_trk_g1_4
T_15_16_wire_logic_cluster/lc_3/in_0

T_16_15_wire_logic_cluster/lc_4/out
T_15_16_lc_trk_g1_4
T_15_16_wire_logic_cluster/lc_5/in_0

T_16_15_wire_logic_cluster/lc_4/out
T_15_16_lc_trk_g1_4
T_15_16_wire_logic_cluster/lc_7/in_0

T_16_15_wire_logic_cluster/lc_4/out
T_15_16_lc_trk_g1_4
T_15_16_wire_logic_cluster/lc_1/in_0

T_16_15_wire_logic_cluster/lc_4/out
T_15_16_lc_trk_g0_4
T_15_16_input_2_2
T_15_16_wire_logic_cluster/lc_2/in_2

T_16_15_wire_logic_cluster/lc_4/out
T_15_15_lc_trk_g2_4
T_15_15_wire_logic_cluster/lc_7/in_3

T_16_15_wire_logic_cluster/lc_4/out
T_15_16_lc_trk_g1_4
T_15_16_wire_logic_cluster/lc_4/in_3

T_16_15_wire_logic_cluster/lc_4/out
T_15_16_lc_trk_g1_4
T_15_16_wire_logic_cluster/lc_6/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_403_0
T_21_22_wire_logic_cluster/lc_7/out
T_20_21_lc_trk_g2_7
T_20_21_wire_logic_cluster/lc_6/in_1

T_21_22_wire_logic_cluster/lc_7/out
T_19_22_sp12_h_l_1
T_18_10_sp12_v_t_22
T_18_16_lc_trk_g3_5
T_18_16_wire_logic_cluster/lc_2/in_0

T_21_22_wire_logic_cluster/lc_7/out
T_21_21_sp4_v_t_46
T_18_21_sp4_h_l_5
T_19_21_lc_trk_g3_5
T_19_21_wire_logic_cluster/lc_5/in_1

T_21_22_wire_logic_cluster/lc_7/out
T_21_21_sp4_v_t_46
T_18_21_sp4_h_l_5
T_19_21_lc_trk_g3_5
T_19_21_input_2_0
T_19_21_wire_logic_cluster/lc_0/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.N_1562_0
T_9_8_wire_logic_cluster/lc_7/out
T_9_5_sp4_v_t_38
T_9_1_sp4_v_t_46
T_9_0_span4_vert_2
T_8_1_lc_trk_g1_2
T_8_1_wire_bram/ram/WDATA_9

T_9_8_wire_logic_cluster/lc_7/out
T_9_5_sp4_v_t_38
T_9_9_sp4_v_t_46
T_8_13_lc_trk_g2_3
T_8_13_wire_bram/ram/WDATA_9

T_9_8_wire_logic_cluster/lc_7/out
T_9_5_sp4_v_t_38
T_6_5_sp4_h_l_9
T_8_5_lc_trk_g3_4
T_8_5_wire_bram/ram/WDATA_9

T_9_8_wire_logic_cluster/lc_7/out
T_8_9_lc_trk_g0_7
T_8_9_wire_bram/ram/WDATA_9

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_i_2_21_cascade_
T_21_13_wire_logic_cluster/lc_4/ltout
T_21_13_wire_logic_cluster/lc_5/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_698
T_16_8_wire_logic_cluster/lc_3/out
T_14_8_sp4_h_l_3
T_13_8_lc_trk_g0_3
T_13_8_input_2_5
T_13_8_wire_logic_cluster/lc_5/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_4_13
T_14_11_wire_logic_cluster/lc_2/out
T_14_7_sp4_v_t_41
T_14_9_lc_trk_g3_4
T_14_9_wire_logic_cluster/lc_4/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_4_3_cascade_
T_11_10_wire_logic_cluster/lc_0/ltout
T_11_10_wire_logic_cluster/lc_1/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_6_17_cascade_
T_13_11_wire_logic_cluster/lc_3/ltout
T_13_11_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_data_coarseovf_21
T_21_14_wire_logic_cluster/lc_2/out
T_21_13_lc_trk_g0_2
T_21_13_wire_logic_cluster/lc_1/in_1

T_21_14_wire_logic_cluster/lc_2/out
T_21_13_lc_trk_g0_2
T_21_13_wire_logic_cluster/lc_4/in_0

T_21_14_wire_logic_cluster/lc_2/out
T_21_11_sp4_v_t_44
T_18_11_sp4_h_l_9
T_14_11_sp4_h_l_0
T_16_11_lc_trk_g2_5
T_16_11_wire_logic_cluster/lc_0/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_753
T_16_8_wire_logic_cluster/lc_0/out
T_15_8_sp4_h_l_8
T_14_8_sp4_v_t_39
T_13_11_lc_trk_g2_7
T_13_11_wire_logic_cluster/lc_3/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_3_12
T_17_9_wire_logic_cluster/lc_1/out
T_17_9_lc_trk_g2_1
T_17_9_wire_logic_cluster/lc_4/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1802
T_22_18_wire_logic_cluster/lc_7/out
T_22_18_sp4_h_l_3
T_24_18_lc_trk_g3_6
T_24_18_input_2_3
T_24_18_wire_logic_cluster/lc_3/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_3_8_cascade_
T_12_8_wire_logic_cluster/lc_3/ltout
T_12_8_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_i_2_22_cascade_
T_18_14_wire_logic_cluster/lc_4/ltout
T_18_14_wire_logic_cluster/lc_5/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_data_coarseovf_14
T_16_13_wire_logic_cluster/lc_2/out
T_16_13_lc_trk_g3_2
T_16_13_wire_logic_cluster/lc_0/in_3

T_16_13_wire_logic_cluster/lc_2/out
T_16_12_lc_trk_g0_2
T_16_12_wire_logic_cluster/lc_7/in_1

T_16_13_wire_logic_cluster/lc_2/out
T_16_13_sp4_h_l_9
T_15_9_sp4_v_t_39
T_14_11_lc_trk_g0_2
T_14_11_wire_logic_cluster/lc_3/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_3_2_cascade_
T_15_8_wire_logic_cluster/lc_2/ltout
T_15_8_wire_logic_cluster/lc_3/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_1_2_cascade_
T_15_8_wire_logic_cluster/lc_1/ltout
T_15_8_wire_logic_cluster/lc_2/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_1_8_cascade_
T_12_8_wire_logic_cluster/lc_2/ltout
T_12_8_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_data_config_3
T_14_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_4
T_19_12_sp4_h_l_7
T_22_12_sp4_v_t_42
T_22_16_lc_trk_g1_7
T_22_16_wire_logic_cluster/lc_1/in_3

T_14_12_wire_logic_cluster/lc_2/out
T_14_11_sp4_v_t_36
T_14_14_lc_trk_g1_4
T_14_14_wire_logic_cluster/lc_2/in_1

T_14_12_wire_logic_cluster/lc_2/out
T_12_12_sp4_h_l_1
T_11_8_sp4_v_t_36
T_11_10_lc_trk_g2_1
T_11_10_wire_logic_cluster/lc_0/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_1_11_cascade_
T_15_10_wire_logic_cluster/lc_0/ltout
T_15_10_wire_logic_cluster/lc_1/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_3_11
T_15_10_wire_logic_cluster/lc_1/out
T_15_10_lc_trk_g0_1
T_15_10_wire_logic_cluster/lc_4/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_283
T_12_16_wire_logic_cluster/lc_7/out
T_12_15_sp4_v_t_46
T_12_11_sp4_v_t_42
T_13_11_sp4_h_l_0
T_15_11_lc_trk_g2_5
T_15_11_wire_logic_cluster/lc_3/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_6_20_cascade_
T_15_11_wire_logic_cluster/lc_3/ltout
T_15_11_wire_logic_cluster/lc_4/in_2

End 

Net : N_1592_0
T_14_17_wire_logic_cluster/lc_2/out
T_14_14_sp4_v_t_44
T_11_14_sp4_h_l_9
T_10_10_sp4_v_t_39
T_10_6_sp4_v_t_47
T_9_8_lc_trk_g0_1
T_9_8_wire_logic_cluster/lc_2/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_17_13_sp4_v_t_44
T_16_15_lc_trk_g2_1
T_16_15_wire_logic_cluster/lc_2/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_38
T_21_9_sp4_v_t_46
T_22_9_sp4_h_l_4
T_21_9_sp4_v_t_47
T_21_10_lc_trk_g2_7
T_21_10_wire_logic_cluster/lc_5/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_22_17_sp4_h_l_9
T_25_13_sp4_v_t_44
T_25_9_sp4_v_t_37
T_22_9_sp4_h_l_6
T_22_9_lc_trk_g0_3
T_22_9_wire_logic_cluster/lc_1/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_22_17_sp4_h_l_9
T_25_13_sp4_v_t_44
T_25_9_sp4_v_t_37
T_22_9_sp4_h_l_6
T_22_9_lc_trk_g0_3
T_22_9_wire_logic_cluster/lc_3/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_22_17_sp4_h_l_9
T_25_13_sp4_v_t_44
T_25_9_sp4_v_t_37
T_22_9_sp4_h_l_6
T_22_9_lc_trk_g0_3
T_22_9_wire_logic_cluster/lc_5/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_22_17_sp4_h_l_9
T_25_13_sp4_v_t_44
T_25_9_sp4_v_t_37
T_22_9_sp4_h_l_6
T_22_9_lc_trk_g0_3
T_22_9_wire_logic_cluster/lc_7/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_38
T_21_9_sp4_v_t_46
T_22_9_sp4_h_l_4
T_21_9_sp4_v_t_47
T_21_10_lc_trk_g2_7
T_21_10_wire_logic_cluster/lc_4/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_38
T_21_9_sp4_v_t_46
T_22_9_sp4_h_l_4
T_21_9_sp4_v_t_47
T_20_11_lc_trk_g0_1
T_20_11_wire_logic_cluster/lc_6/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_38
T_21_9_sp4_v_t_46
T_22_9_sp4_h_l_4
T_21_9_sp4_v_t_47
T_20_11_lc_trk_g0_1
T_20_11_wire_logic_cluster/lc_2/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_38
T_21_9_sp4_v_t_46
T_22_9_sp4_h_l_4
T_21_9_sp4_v_t_47
T_21_10_lc_trk_g2_7
T_21_10_wire_logic_cluster/lc_2/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_38
T_21_9_sp4_v_t_46
T_22_9_sp4_h_l_4
T_21_9_sp4_v_t_47
T_21_10_lc_trk_g2_7
T_21_10_input_2_1
T_21_10_wire_logic_cluster/lc_1/in_2

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_38
T_21_9_sp4_v_t_46
T_22_9_sp4_h_l_4
T_21_9_sp4_v_t_47
T_21_10_lc_trk_g2_7
T_21_10_input_2_3
T_21_10_wire_logic_cluster/lc_3/in_2

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_22_17_sp4_h_l_9
T_25_13_sp4_v_t_44
T_25_9_sp4_v_t_37
T_22_9_sp4_h_l_6
T_22_9_lc_trk_g0_3
T_22_9_wire_logic_cluster/lc_2/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_22_17_sp4_h_l_9
T_25_13_sp4_v_t_44
T_25_9_sp4_v_t_37
T_22_9_sp4_h_l_6
T_22_9_lc_trk_g0_3
T_22_9_wire_logic_cluster/lc_4/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_22_17_sp4_h_l_9
T_25_13_sp4_v_t_44
T_25_9_sp4_v_t_37
T_22_9_sp4_h_l_6
T_22_9_lc_trk_g0_3
T_22_9_wire_logic_cluster/lc_6/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_38
T_21_9_sp4_v_t_46
T_22_9_sp4_h_l_4
T_21_9_sp4_v_t_47
T_21_10_lc_trk_g2_7
T_21_10_wire_logic_cluster/lc_0/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_22_17_sp4_h_l_9
T_25_13_sp4_v_t_44
T_25_9_sp4_v_t_37
T_22_9_sp4_h_l_6
T_22_9_lc_trk_g0_3
T_22_9_wire_logic_cluster/lc_0/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_17_13_sp4_v_t_44
T_16_15_lc_trk_g2_1
T_16_15_wire_logic_cluster/lc_7/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_22_17_sp4_h_l_9
T_25_13_sp4_v_t_44
T_25_9_sp4_v_t_37
T_24_11_lc_trk_g0_0
T_24_11_wire_logic_cluster/lc_0/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_22_17_sp4_h_l_9
T_25_13_sp4_v_t_44
T_25_9_sp4_v_t_37
T_24_11_lc_trk_g0_0
T_24_11_wire_logic_cluster/lc_2/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_38
T_21_9_sp4_v_t_46
T_22_9_sp4_h_l_4
T_23_9_lc_trk_g2_4
T_23_9_wire_logic_cluster/lc_0/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_38
T_21_9_sp4_v_t_46
T_22_9_sp4_h_l_4
T_23_9_lc_trk_g2_4
T_23_9_wire_logic_cluster/lc_2/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_38
T_21_9_sp4_v_t_46
T_22_9_sp4_h_l_4
T_23_9_lc_trk_g2_4
T_23_9_wire_logic_cluster/lc_4/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_16_13_sp4_h_l_4
T_19_9_sp4_v_t_41
T_19_12_lc_trk_g1_1
T_19_12_wire_logic_cluster/lc_4/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_16_13_sp4_h_l_4
T_19_9_sp4_v_t_41
T_19_12_lc_trk_g1_1
T_19_12_wire_logic_cluster/lc_2/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_16_13_sp4_h_l_4
T_19_9_sp4_v_t_41
T_19_11_lc_trk_g3_4
T_19_11_wire_logic_cluster/lc_1/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_16_13_sp4_h_l_4
T_19_9_sp4_v_t_41
T_19_11_lc_trk_g3_4
T_19_11_wire_logic_cluster/lc_5/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_16_13_sp4_h_l_4
T_19_9_sp4_v_t_41
T_19_11_lc_trk_g3_4
T_19_11_wire_logic_cluster/lc_7/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_22_17_sp4_h_l_9
T_25_13_sp4_v_t_44
T_25_9_sp4_v_t_37
T_24_11_lc_trk_g0_0
T_24_11_wire_logic_cluster/lc_1/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_38
T_21_9_sp4_v_t_46
T_22_9_sp4_h_l_4
T_23_9_lc_trk_g2_4
T_23_9_wire_logic_cluster/lc_5/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_38
T_21_9_sp4_v_t_46
T_22_9_sp4_h_l_4
T_23_9_lc_trk_g2_4
T_23_9_wire_logic_cluster/lc_1/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_16_13_sp4_h_l_4
T_19_9_sp4_v_t_41
T_19_11_lc_trk_g3_4
T_19_11_wire_logic_cluster/lc_4/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_16_13_sp4_h_l_4
T_19_9_sp4_v_t_41
T_19_12_lc_trk_g1_1
T_19_12_wire_logic_cluster/lc_7/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_16_13_sp4_h_l_4
T_19_9_sp4_v_t_41
T_19_11_lc_trk_g3_4
T_19_11_input_2_3
T_19_11_wire_logic_cluster/lc_3/in_2

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_38
T_21_9_sp4_v_t_46
T_22_9_sp4_h_l_4
T_23_9_lc_trk_g2_4
T_23_9_wire_logic_cluster/lc_3/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_16_13_sp4_h_l_4
T_19_9_sp4_v_t_41
T_19_11_lc_trk_g3_4
T_19_11_wire_logic_cluster/lc_0/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_16_13_sp4_h_l_4
T_19_9_sp4_v_t_41
T_19_11_lc_trk_g3_4
T_19_11_wire_logic_cluster/lc_6/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_16_13_sp4_h_l_4
T_19_9_sp4_v_t_41
T_19_11_lc_trk_g3_4
T_19_11_wire_logic_cluster/lc_2/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_14_14_sp4_v_t_44
T_11_14_sp4_h_l_9
T_10_10_sp4_v_t_39
T_10_6_sp4_v_t_47
T_10_7_lc_trk_g3_7
T_10_7_wire_logic_cluster/lc_0/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_38
T_21_9_sp4_v_t_46
T_20_11_lc_trk_g0_0
T_20_11_wire_logic_cluster/lc_0/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_38
T_21_9_sp4_v_t_46
T_20_11_lc_trk_g0_0
T_20_11_wire_logic_cluster/lc_4/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_14_14_sp4_v_t_44
T_11_14_sp4_h_l_9
T_10_10_sp4_v_t_39
T_10_6_sp4_v_t_47
T_10_9_lc_trk_g1_7
T_10_9_wire_logic_cluster/lc_4/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_23_9_sp4_v_t_42
T_22_10_lc_trk_g3_2
T_22_10_wire_logic_cluster/lc_3/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_23_9_sp4_v_t_42
T_22_10_lc_trk_g3_2
T_22_10_wire_logic_cluster/lc_1/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_23_9_sp4_v_t_42
T_23_13_lc_trk_g0_7
T_23_13_wire_logic_cluster/lc_1/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_23_9_sp4_v_t_42
T_23_13_lc_trk_g0_7
T_23_13_wire_logic_cluster/lc_3/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_23_9_sp4_v_t_42
T_23_13_lc_trk_g0_7
T_23_13_wire_logic_cluster/lc_5/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_23_9_sp4_v_t_42
T_23_13_lc_trk_g0_7
T_23_13_wire_logic_cluster/lc_7/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_19_13_sp4_v_t_36
T_18_15_lc_trk_g0_1
T_18_15_wire_logic_cluster/lc_1/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_19_13_sp4_v_t_36
T_18_15_lc_trk_g0_1
T_18_15_wire_logic_cluster/lc_3/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_19_13_sp4_v_t_36
T_18_15_lc_trk_g0_1
T_18_15_wire_logic_cluster/lc_7/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_19_13_sp4_v_t_36
T_18_15_lc_trk_g0_1
T_18_15_wire_logic_cluster/lc_5/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_19_13_sp4_v_t_36
T_19_14_lc_trk_g2_4
T_19_14_wire_logic_cluster/lc_6/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_14_14_sp4_v_t_44
T_11_14_sp4_h_l_9
T_10_10_sp4_v_t_39
T_10_6_sp4_v_t_47
T_10_9_lc_trk_g1_7
T_10_9_wire_logic_cluster/lc_5/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_38
T_21_9_sp4_v_t_46
T_20_11_lc_trk_g0_0
T_20_11_wire_logic_cluster/lc_1/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_38
T_21_9_sp4_v_t_46
T_20_11_lc_trk_g0_0
T_20_11_wire_logic_cluster/lc_3/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_38
T_21_9_sp4_v_t_46
T_20_11_lc_trk_g0_0
T_20_11_wire_logic_cluster/lc_5/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_38
T_21_9_sp4_v_t_46
T_20_11_lc_trk_g0_0
T_20_11_wire_logic_cluster/lc_7/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_16_13_sp4_h_l_4
T_18_13_lc_trk_g3_1
T_18_13_wire_logic_cluster/lc_0/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_16_13_sp4_h_l_4
T_18_13_lc_trk_g3_1
T_18_13_wire_logic_cluster/lc_6/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_16_13_sp4_h_l_4
T_18_13_lc_trk_g3_1
T_18_13_wire_logic_cluster/lc_2/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_16_13_sp4_h_l_4
T_18_13_lc_trk_g3_1
T_18_13_wire_logic_cluster/lc_4/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_23_9_sp4_v_t_42
T_23_13_lc_trk_g0_7
T_23_13_wire_logic_cluster/lc_4/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_23_9_sp4_v_t_42
T_23_13_lc_trk_g0_7
T_23_13_wire_logic_cluster/lc_6/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_23_9_sp4_v_t_42
T_23_13_lc_trk_g0_7
T_23_13_wire_logic_cluster/lc_2/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_19_13_sp4_v_t_36
T_19_14_lc_trk_g2_4
T_19_14_wire_logic_cluster/lc_5/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_19_13_sp4_v_t_36
T_19_14_lc_trk_g2_4
T_19_14_wire_logic_cluster/lc_7/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_19_13_sp4_v_t_36
T_18_15_lc_trk_g0_1
T_18_15_wire_logic_cluster/lc_0/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_19_13_sp4_v_t_36
T_18_15_lc_trk_g0_1
T_18_15_wire_logic_cluster/lc_6/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_19_13_sp4_v_t_36
T_18_15_lc_trk_g0_1
T_18_15_wire_logic_cluster/lc_4/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_19_13_sp4_v_t_36
T_18_15_lc_trk_g0_1
T_18_15_wire_logic_cluster/lc_2/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_16_13_sp4_h_l_4
T_18_13_lc_trk_g3_1
T_18_13_wire_logic_cluster/lc_3/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_16_13_sp4_h_l_4
T_18_13_lc_trk_g3_1
T_18_13_wire_logic_cluster/lc_1/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_16_13_sp4_h_l_4
T_18_13_lc_trk_g3_1
T_18_13_wire_logic_cluster/lc_7/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_16_13_sp4_h_l_4
T_18_13_lc_trk_g3_1
T_18_13_wire_logic_cluster/lc_5/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_14_14_sp4_v_t_44
T_11_14_sp4_h_l_9
T_10_10_sp4_v_t_39
T_10_6_sp4_v_t_47
T_10_9_lc_trk_g1_7
T_10_9_wire_logic_cluster/lc_3/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_23_9_sp4_v_t_42
T_22_10_lc_trk_g3_2
T_22_10_wire_logic_cluster/lc_0/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_23_9_sp4_v_t_42
T_22_10_lc_trk_g3_2
T_22_10_wire_logic_cluster/lc_4/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_23_9_sp4_v_t_42
T_22_10_lc_trk_g3_2
T_22_10_wire_logic_cluster/lc_2/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_23_9_sp4_v_t_42
T_22_11_lc_trk_g0_7
T_22_11_wire_logic_cluster/lc_4/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_23_9_sp4_v_t_42
T_22_11_lc_trk_g0_7
T_22_11_wire_logic_cluster/lc_2/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_23_9_sp4_v_t_42
T_23_13_lc_trk_g0_7
T_23_13_wire_logic_cluster/lc_0/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_38
T_21_14_lc_trk_g3_6
T_21_14_wire_logic_cluster/lc_1/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_38
T_21_14_lc_trk_g3_6
T_21_14_wire_logic_cluster/lc_7/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_38
T_21_14_lc_trk_g3_6
T_21_14_wire_logic_cluster/lc_5/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_38
T_21_14_lc_trk_g3_6
T_21_14_wire_logic_cluster/lc_3/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_44
T_21_15_lc_trk_g3_1
T_21_15_wire_logic_cluster/lc_0/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_44
T_21_15_lc_trk_g3_1
T_21_15_wire_logic_cluster/lc_6/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_44
T_21_15_lc_trk_g3_1
T_21_15_wire_logic_cluster/lc_2/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_44
T_21_15_lc_trk_g3_1
T_21_15_wire_logic_cluster/lc_4/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_19_13_sp4_v_t_47
T_19_16_lc_trk_g1_7
T_19_16_wire_logic_cluster/lc_0/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_19_13_sp4_v_t_47
T_19_16_lc_trk_g1_7
T_19_16_wire_logic_cluster/lc_2/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_19_13_sp4_v_t_47
T_19_16_lc_trk_g1_7
T_19_16_wire_logic_cluster/lc_4/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_19_13_sp4_v_t_47
T_19_16_lc_trk_g1_7
T_19_16_wire_logic_cluster/lc_6/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_38
T_20_14_lc_trk_g2_6
T_20_14_wire_logic_cluster/lc_4/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_38
T_20_14_lc_trk_g2_6
T_20_14_wire_logic_cluster/lc_6/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_38
T_20_14_lc_trk_g2_6
T_20_14_wire_logic_cluster/lc_0/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_38
T_20_14_lc_trk_g2_6
T_20_14_wire_logic_cluster/lc_2/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_38
T_20_16_lc_trk_g2_6
T_20_16_wire_logic_cluster/lc_4/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_38
T_20_16_lc_trk_g2_6
T_20_16_wire_logic_cluster/lc_2/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_21_13_lc_trk_g2_1
T_21_13_wire_logic_cluster/lc_3/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_22_13_lc_trk_g2_4
T_22_13_wire_logic_cluster/lc_0/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_22_13_lc_trk_g2_4
T_22_13_wire_logic_cluster/lc_2/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_20_13_lc_trk_g0_4
T_20_13_wire_logic_cluster/lc_6/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_20_13_lc_trk_g0_4
T_20_13_wire_logic_cluster/lc_0/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_20_13_lc_trk_g0_4
T_20_13_wire_logic_cluster/lc_2/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_20_13_lc_trk_g0_4
T_20_13_wire_logic_cluster/lc_4/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_38
T_20_16_lc_trk_g2_6
T_20_16_wire_logic_cluster/lc_7/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_44
T_21_15_lc_trk_g3_1
T_21_15_wire_logic_cluster/lc_3/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_44
T_21_15_lc_trk_g3_1
T_21_15_wire_logic_cluster/lc_5/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_44
T_21_15_lc_trk_g3_1
T_21_15_wire_logic_cluster/lc_1/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_44
T_21_15_lc_trk_g3_1
T_21_15_wire_logic_cluster/lc_7/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_19_13_sp4_v_t_47
T_19_16_lc_trk_g1_7
T_19_16_wire_logic_cluster/lc_5/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_22_13_lc_trk_g2_4
T_22_13_wire_logic_cluster/lc_1/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_20_13_lc_trk_g0_4
T_20_13_wire_logic_cluster/lc_7/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_13_13_sp4_v_t_39
T_13_9_sp4_v_t_40
T_12_11_lc_trk_g1_5
T_12_11_wire_logic_cluster/lc_1/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_13_13_sp4_v_t_39
T_13_9_sp4_v_t_40
T_12_11_lc_trk_g1_5
T_12_11_wire_logic_cluster/lc_3/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_13_13_sp4_v_t_39
T_13_9_sp4_v_t_40
T_12_11_lc_trk_g1_5
T_12_11_wire_logic_cluster/lc_5/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_13_13_sp4_v_t_39
T_13_9_sp4_v_t_40
T_13_12_lc_trk_g1_0
T_13_12_wire_logic_cluster/lc_2/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_17_13_sp4_v_t_44
T_17_9_sp4_v_t_37
T_17_12_lc_trk_g1_5
T_17_12_wire_logic_cluster/lc_1/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_17_13_sp4_v_t_44
T_17_9_sp4_v_t_37
T_17_12_lc_trk_g1_5
T_17_12_wire_logic_cluster/lc_3/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_17_13_sp4_v_t_44
T_17_9_sp4_v_t_37
T_17_12_lc_trk_g1_5
T_17_12_wire_logic_cluster/lc_5/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_17_13_sp4_v_t_44
T_17_9_sp4_v_t_37
T_17_12_lc_trk_g1_5
T_17_12_wire_logic_cluster/lc_7/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_17_13_sp4_v_t_44
T_17_9_sp4_v_t_37
T_17_11_lc_trk_g2_0
T_17_11_wire_logic_cluster/lc_5/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_17_13_sp4_v_t_44
T_14_13_sp4_h_l_3
T_16_13_lc_trk_g3_6
T_16_13_wire_logic_cluster/lc_2/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_17_13_sp4_v_t_44
T_14_13_sp4_h_l_3
T_16_13_lc_trk_g3_6
T_16_13_wire_logic_cluster/lc_6/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_19_13_sp4_v_t_47
T_19_16_lc_trk_g1_7
T_19_16_wire_logic_cluster/lc_7/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_38
T_20_14_lc_trk_g2_6
T_20_14_wire_logic_cluster/lc_7/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_38
T_20_14_lc_trk_g2_6
T_20_14_wire_logic_cluster/lc_3/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_38
T_20_14_lc_trk_g2_6
T_20_14_wire_logic_cluster/lc_5/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_19_13_sp4_v_t_47
T_18_14_lc_trk_g3_7
T_18_14_wire_logic_cluster/lc_3/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_19_13_sp4_v_t_47
T_19_16_lc_trk_g1_7
T_19_16_wire_logic_cluster/lc_1/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_19_13_sp4_v_t_47
T_19_16_lc_trk_g1_7
T_19_16_wire_logic_cluster/lc_3/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_38
T_20_14_lc_trk_g2_6
T_20_14_wire_logic_cluster/lc_1/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_14_14_sp4_v_t_44
T_11_14_sp4_h_l_9
T_10_14_sp4_v_t_44
T_9_16_lc_trk_g0_2
T_9_16_wire_logic_cluster/lc_3/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_38
T_20_15_lc_trk_g0_3
T_20_15_wire_logic_cluster/lc_4/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_38
T_20_15_lc_trk_g0_3
T_20_15_wire_logic_cluster/lc_6/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_38
T_21_14_lc_trk_g3_6
T_21_14_wire_logic_cluster/lc_0/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_38
T_21_14_lc_trk_g3_6
T_21_14_wire_logic_cluster/lc_4/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_38
T_21_14_lc_trk_g3_6
T_21_14_wire_logic_cluster/lc_2/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_38
T_21_14_lc_trk_g3_6
T_21_14_wire_logic_cluster/lc_6/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_22_13_lc_trk_g2_4
T_22_13_wire_logic_cluster/lc_3/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_20_13_lc_trk_g0_4
T_20_13_wire_logic_cluster/lc_5/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_20_13_lc_trk_g0_4
T_20_13_wire_logic_cluster/lc_1/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_20_13_lc_trk_g0_4
T_20_13_wire_logic_cluster/lc_3/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_17_13_sp4_v_t_44
T_16_14_lc_trk_g3_4
T_16_14_wire_logic_cluster/lc_5/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_17_13_sp4_v_t_44
T_16_14_lc_trk_g3_4
T_16_14_wire_logic_cluster/lc_7/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_17_13_sp4_v_t_44
T_16_14_lc_trk_g3_4
T_16_14_wire_logic_cluster/lc_1/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_17_13_sp4_v_t_44
T_16_14_lc_trk_g3_4
T_16_14_wire_logic_cluster/lc_3/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_13_13_sp4_v_t_39
T_12_15_lc_trk_g1_2
T_12_15_wire_logic_cluster/lc_2/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_13_13_sp4_v_t_39
T_12_15_lc_trk_g1_2
T_12_15_wire_logic_cluster/lc_4/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_13_13_sp4_v_t_39
T_12_15_lc_trk_g1_2
T_12_15_wire_logic_cluster/lc_6/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_13_13_sp4_v_t_39
T_12_15_lc_trk_g0_2
T_12_15_input_2_0
T_12_15_wire_logic_cluster/lc_0/in_2

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_13_13_sp4_v_t_39
T_12_15_lc_trk_g1_2
T_12_15_input_2_3
T_12_15_wire_logic_cluster/lc_3/in_2

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_13_13_sp4_v_t_39
T_12_15_lc_trk_g1_2
T_12_15_input_2_5
T_12_15_wire_logic_cluster/lc_5/in_2

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_13_13_sp4_v_t_39
T_12_15_lc_trk_g1_2
T_12_15_input_2_7
T_12_15_wire_logic_cluster/lc_7/in_2

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_15_13_lc_trk_g0_5
T_15_13_wire_logic_cluster/lc_2/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_15_13_lc_trk_g0_5
T_15_13_wire_logic_cluster/lc_4/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_15_13_lc_trk_g0_5
T_15_13_wire_logic_cluster/lc_6/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_15_13_lc_trk_g0_5
T_15_13_input_2_3
T_15_13_wire_logic_cluster/lc_3/in_2

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_15_13_lc_trk_g0_5
T_15_13_input_2_5
T_15_13_wire_logic_cluster/lc_5/in_2

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_15_13_lc_trk_g0_5
T_15_13_input_2_7
T_15_13_wire_logic_cluster/lc_7/in_2

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_5
T_15_13_lc_trk_g0_5
T_15_13_input_2_1
T_15_13_wire_logic_cluster/lc_1/in_2

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_17_13_sp4_v_t_44
T_16_14_lc_trk_g3_4
T_16_14_wire_logic_cluster/lc_6/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_17_13_sp4_v_t_44
T_16_14_lc_trk_g3_4
T_16_14_wire_logic_cluster/lc_0/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_17_13_sp4_v_t_44
T_16_14_lc_trk_g3_4
T_16_14_wire_logic_cluster/lc_4/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_17_13_sp4_v_t_44
T_16_14_lc_trk_g3_4
T_16_14_wire_logic_cluster/lc_2/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_14_7_sp12_v_t_23
T_14_12_lc_trk_g2_7
T_14_12_wire_logic_cluster/lc_1/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_14_7_sp12_v_t_23
T_14_12_lc_trk_g2_7
T_14_12_wire_logic_cluster/lc_3/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_14_7_sp12_v_t_23
T_14_12_lc_trk_g2_7
T_14_12_wire_logic_cluster/lc_5/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_14_7_sp12_v_t_23
T_14_12_lc_trk_g2_7
T_14_12_wire_logic_cluster/lc_7/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_14_7_sp12_v_t_23
T_14_12_lc_trk_g2_7
T_14_12_wire_logic_cluster/lc_6/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_14_7_sp12_v_t_23
T_14_12_lc_trk_g2_7
T_14_12_wire_logic_cluster/lc_0/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_14_7_sp12_v_t_23
T_14_12_lc_trk_g2_7
T_14_12_wire_logic_cluster/lc_4/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_14_7_sp12_v_t_23
T_14_12_lc_trk_g2_7
T_14_12_wire_logic_cluster/lc_2/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_14_14_sp4_v_t_44
T_14_15_lc_trk_g3_4
T_14_15_wire_logic_cluster/lc_2/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_14_14_sp4_v_t_44
T_14_15_lc_trk_g3_4
T_14_15_wire_logic_cluster/lc_4/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_14_14_sp4_v_t_44
T_14_15_lc_trk_g3_4
T_14_15_wire_logic_cluster/lc_6/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_15_15_lc_trk_g3_5
T_15_15_wire_logic_cluster/lc_7/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_14_14_sp4_v_t_44
T_14_15_lc_trk_g3_4
T_14_15_input_2_3
T_14_15_wire_logic_cluster/lc_3/in_2

T_14_17_wire_logic_cluster/lc_2/out
T_14_14_sp4_v_t_44
T_14_15_lc_trk_g3_4
T_14_15_input_2_5
T_14_15_wire_logic_cluster/lc_5/in_2

T_14_17_wire_logic_cluster/lc_2/out
T_14_14_sp4_v_t_44
T_14_15_lc_trk_g3_4
T_14_15_input_2_7
T_14_15_wire_logic_cluster/lc_7/in_2

T_14_17_wire_logic_cluster/lc_2/out
T_14_14_sp4_v_t_44
T_14_15_lc_trk_g3_4
T_14_15_input_2_1
T_14_15_wire_logic_cluster/lc_1/in_2

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_15_14_lc_trk_g3_0
T_15_14_wire_logic_cluster/lc_6/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_40
T_15_14_lc_trk_g3_0
T_15_14_wire_logic_cluster/lc_4/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g3_2
T_15_16_wire_logic_cluster/lc_4/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g3_2
T_15_16_wire_logic_cluster/lc_6/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g3_2
T_15_16_wire_logic_cluster/lc_2/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g2_2
T_15_16_wire_logic_cluster/lc_3/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g2_2
T_15_16_wire_logic_cluster/lc_5/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g2_2
T_15_16_wire_logic_cluster/lc_7/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g2_2
T_15_16_wire_logic_cluster/lc_1/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_687
T_16_8_wire_logic_cluster/lc_4/out
T_15_8_sp4_h_l_0
T_18_8_sp4_v_t_40
T_18_10_lc_trk_g3_5
T_18_10_input_2_0
T_18_10_wire_logic_cluster/lc_0/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_4_11
T_14_11_wire_logic_cluster/lc_1/out
T_15_10_lc_trk_g3_1
T_15_10_wire_logic_cluster/lc_4/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_808
T_12_16_wire_logic_cluster/lc_3/out
T_6_16_sp12_h_l_1
T_17_4_sp12_v_t_22
T_17_9_lc_trk_g3_6
T_17_9_wire_logic_cluster/lc_3/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_3_28_cascade_
T_13_9_wire_logic_cluster/lc_2/ltout
T_13_9_wire_logic_cluster/lc_3/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_3_29_cascade_
T_19_9_wire_logic_cluster/lc_2/ltout
T_19_9_wire_logic_cluster/lc_3/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_1_29_cascade_
T_19_9_wire_logic_cluster/lc_1/ltout
T_19_9_wire_logic_cluster/lc_2/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_1_28_cascade_
T_13_9_wire_logic_cluster/lc_1/ltout
T_13_9_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_16
T_20_12_wire_logic_cluster/lc_6/out
T_20_12_lc_trk_g3_6
T_20_12_wire_logic_cluster/lc_6/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_16_cascade_
T_20_12_wire_logic_cluster/lc_6/ltout
T_20_12_wire_logic_cluster/lc_7/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIRS8DZ0Z7_cascade_
T_20_12_wire_logic_cluster/lc_5/ltout
T_20_12_wire_logic_cluster/lc_6/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_i_0_16
T_19_12_wire_logic_cluster/lc_5/out
T_20_12_lc_trk_g0_5
T_20_12_input_2_5
T_20_12_wire_logic_cluster/lc_5/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_842_1
T_22_17_wire_logic_cluster/lc_7/out
T_22_17_sp4_h_l_3
T_21_17_sp4_v_t_38
T_21_19_lc_trk_g3_3
T_21_19_wire_logic_cluster/lc_7/in_3

T_22_17_wire_logic_cluster/lc_7/out
T_23_16_sp4_v_t_47
T_23_19_lc_trk_g1_7
T_23_19_wire_logic_cluster/lc_7/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_state_ns_0_0_4
T_21_19_wire_logic_cluster/lc_7/out
T_21_16_sp4_v_t_38
T_22_16_sp4_h_l_3
T_23_16_lc_trk_g3_3
T_23_16_wire_logic_cluster/lc_6/in_0

End 

Net : s_paddr_I2C_8
T_21_19_wire_logic_cluster/lc_3/out
T_21_16_sp4_v_t_46
T_18_16_sp4_h_l_5
T_14_16_sp4_h_l_5
T_16_16_lc_trk_g3_0
T_16_16_input_2_5
T_16_16_wire_logic_cluster/lc_5/in_2

T_21_19_wire_logic_cluster/lc_3/out
T_21_18_sp4_v_t_38
T_18_18_sp4_h_l_3
T_18_18_lc_trk_g1_6
T_18_18_wire_logic_cluster/lc_5/in_0

T_21_19_wire_logic_cluster/lc_3/out
T_21_16_sp4_v_t_46
T_21_17_lc_trk_g3_6
T_21_17_wire_logic_cluster/lc_1/in_0

T_21_19_wire_logic_cluster/lc_3/out
T_21_16_sp4_v_t_46
T_21_18_lc_trk_g2_3
T_21_18_wire_logic_cluster/lc_4/in_1

T_21_19_wire_logic_cluster/lc_3/out
T_22_16_sp4_v_t_47
T_22_18_lc_trk_g3_2
T_22_18_wire_logic_cluster/lc_4/in_3

T_21_19_wire_logic_cluster/lc_3/out
T_21_16_sp4_v_t_46
T_21_17_lc_trk_g3_6
T_21_17_wire_logic_cluster/lc_2/in_1

T_21_19_wire_logic_cluster/lc_3/out
T_22_16_sp4_v_t_47
T_23_16_sp4_h_l_10
T_23_16_lc_trk_g1_7
T_23_16_wire_logic_cluster/lc_4/in_0

T_21_19_wire_logic_cluster/lc_3/out
T_20_18_lc_trk_g2_3
T_20_18_wire_logic_cluster/lc_0/in_1

T_21_19_wire_logic_cluster/lc_3/out
T_22_16_sp4_v_t_47
T_23_16_sp4_h_l_10
T_23_16_lc_trk_g1_7
T_23_16_wire_logic_cluster/lc_2/in_0

T_21_19_wire_logic_cluster/lc_3/out
T_22_16_sp4_v_t_47
T_23_16_sp4_h_l_10
T_23_16_lc_trk_g1_7
T_23_16_wire_logic_cluster/lc_3/in_1

T_21_19_wire_logic_cluster/lc_3/out
T_21_19_lc_trk_g0_3
T_21_19_wire_logic_cluster/lc_3/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.N_1615
T_9_16_wire_logic_cluster/lc_4/out
T_10_16_sp12_h_l_0
T_13_16_lc_trk_g0_0
T_13_16_wire_logic_cluster/lc_1/in_1

T_9_16_wire_logic_cluster/lc_4/out
T_9_16_lc_trk_g3_4
T_9_16_wire_logic_cluster/lc_2/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_830
T_11_9_wire_logic_cluster/lc_7/out
T_9_9_sp12_h_l_1
T_15_9_lc_trk_g1_6
T_15_9_wire_logic_cluster/lc_3/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_18_cascade_
T_22_12_wire_logic_cluster/lc_3/ltout
T_22_12_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_20
T_17_14_wire_logic_cluster/lc_3/out
T_17_14_lc_trk_g1_3
T_17_14_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI28DDZ0Z7_cascade_
T_17_14_wire_logic_cluster/lc_2/ltout
T_17_14_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_20_cascade_
T_17_14_wire_logic_cluster/lc_3/ltout
T_17_14_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI579DZ0Z7_cascade_
T_22_12_wire_logic_cluster/lc_2/ltout
T_22_12_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_18
T_22_12_wire_logic_cluster/lc_3/out
T_22_12_lc_trk_g1_3
T_22_12_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_23
T_16_13_wire_logic_cluster/lc_5/out
T_17_14_lc_trk_g3_5
T_17_14_wire_logic_cluster/lc_7/in_3

T_16_13_wire_logic_cluster/lc_5/out
T_16_13_lc_trk_g2_5
T_16_13_wire_logic_cluster/lc_5/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_i_0_23
T_20_15_wire_logic_cluster/lc_7/out
T_20_13_sp4_v_t_43
T_17_13_sp4_h_l_0
T_16_13_lc_trk_g1_0
T_16_13_wire_logic_cluster/lc_4/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIHNDDZ0Z7_cascade_
T_16_13_wire_logic_cluster/lc_4/ltout
T_16_13_wire_logic_cluster/lc_5/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_3_18_cascade_
T_14_10_wire_logic_cluster/lc_1/ltout
T_14_10_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_data_interrupts_16
T_22_9_wire_logic_cluster/lc_2/out
T_23_8_sp4_v_t_37
T_23_12_lc_trk_g0_0
T_23_12_input_2_0
T_23_12_wire_logic_cluster/lc_0/in_2

T_22_9_wire_logic_cluster/lc_2/out
T_22_8_sp4_v_t_36
T_21_11_lc_trk_g2_4
T_21_11_wire_logic_cluster/lc_1/in_3

T_22_9_wire_logic_cluster/lc_2/out
T_23_6_sp4_v_t_45
T_20_10_sp4_h_l_1
T_20_10_lc_trk_g0_4
T_20_10_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_coarseovf_16
T_19_11_wire_logic_cluster/lc_1/out
T_19_11_sp4_h_l_7
T_21_11_lc_trk_g3_2
T_21_11_input_2_1
T_21_11_wire_logic_cluster/lc_1/in_2

T_19_11_wire_logic_cluster/lc_1/out
T_20_8_sp4_v_t_43
T_21_12_sp4_h_l_0
T_23_12_lc_trk_g3_5
T_23_12_wire_logic_cluster/lc_5/in_1

T_19_11_wire_logic_cluster/lc_1/out
T_20_8_sp4_v_t_43
T_20_9_lc_trk_g3_3
T_20_9_wire_logic_cluster/lc_7/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_0_9
T_21_16_wire_logic_cluster/lc_6/out
T_22_15_lc_trk_g2_6
T_22_15_wire_logic_cluster/lc_5/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_i_0_8
T_19_13_wire_logic_cluster/lc_6/out
T_19_13_lc_trk_g2_6
T_19_13_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_interrupts_18
T_22_9_wire_logic_cluster/lc_6/out
T_22_8_sp4_v_t_44
T_21_11_lc_trk_g3_4
T_21_11_input_2_3
T_21_11_wire_logic_cluster/lc_3/in_2

T_22_9_wire_logic_cluster/lc_6/out
T_23_10_lc_trk_g2_6
T_23_10_input_2_4
T_23_10_wire_logic_cluster/lc_4/in_2

T_22_9_wire_logic_cluster/lc_6/out
T_22_6_sp4_v_t_36
T_19_10_sp4_h_l_6
T_15_10_sp4_h_l_6
T_14_10_lc_trk_g1_6
T_14_10_wire_logic_cluster/lc_4/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_i_2_16
T_21_11_wire_logic_cluster/lc_1/out
T_20_12_lc_trk_g1_1
T_20_12_wire_logic_cluster/lc_5/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_i_2_18
T_21_11_wire_logic_cluster/lc_3/out
T_22_12_lc_trk_g2_3
T_22_12_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_i_0_13
T_20_15_wire_logic_cluster/lc_5/out
T_19_15_lc_trk_g3_5
T_19_15_wire_logic_cluster/lc_5/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_i_2_20
T_19_14_wire_logic_cluster/lc_2/out
T_17_14_sp4_h_l_1
T_17_14_lc_trk_g1_4
T_17_14_wire_logic_cluster/lc_2/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_1_18_cascade_
T_14_10_wire_logic_cluster/lc_0/ltout
T_14_10_wire_logic_cluster/lc_1/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_0_20_cascade_
T_15_11_wire_logic_cluster/lc_2/ltout
T_15_11_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_1_16
T_23_12_wire_logic_cluster/lc_0/out
T_23_12_lc_trk_g2_0
T_23_12_wire_logic_cluster/lc_5/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_907
T_12_13_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_41
T_11_10_lc_trk_g3_1
T_11_10_input_2_2
T_11_10_wire_logic_cluster/lc_2/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_918
T_16_8_wire_logic_cluster/lc_2/out
T_15_7_lc_trk_g3_2
T_15_7_wire_logic_cluster/lc_1/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_797
T_12_16_wire_logic_cluster/lc_4/out
T_11_16_sp4_h_l_0
T_14_12_sp4_v_t_37
T_14_8_sp4_v_t_37
T_14_9_lc_trk_g2_5
T_14_9_wire_logic_cluster/lc_3/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkstopmask_13
T_20_15_wire_logic_cluster/lc_6/out
T_20_13_sp4_v_t_41
T_17_13_sp4_h_l_4
T_13_13_sp4_h_l_4
T_14_13_lc_trk_g3_4
T_14_13_wire_logic_cluster/lc_0/in_3

T_20_15_wire_logic_cluster/lc_6/out
T_20_15_lc_trk_g2_6
T_20_15_wire_logic_cluster/lc_5/in_3

T_20_15_wire_logic_cluster/lc_6/out
T_20_14_sp4_v_t_44
T_20_10_sp4_v_t_37
T_17_10_sp4_h_l_0
T_17_10_lc_trk_g1_5
T_17_10_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_config_8
T_14_12_wire_logic_cluster/lc_6/out
T_14_10_sp4_v_t_41
T_15_10_sp4_h_l_9
T_19_10_sp4_h_l_0
T_19_10_lc_trk_g1_5
T_19_10_wire_logic_cluster/lc_1/in_3

T_14_12_wire_logic_cluster/lc_6/out
T_14_9_sp4_v_t_36
T_15_13_sp4_h_l_7
T_19_13_sp4_h_l_7
T_19_13_lc_trk_g0_2
T_19_13_wire_logic_cluster/lc_1/in_1

T_14_12_wire_logic_cluster/lc_6/out
T_14_12_sp4_h_l_1
T_13_8_sp4_v_t_36
T_10_8_sp4_h_l_1
T_11_8_lc_trk_g3_1
T_11_8_wire_logic_cluster/lc_5/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_1_6_cascade_
T_13_15_wire_logic_cluster/lc_3/ltout
T_13_15_wire_logic_cluster/lc_4/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_3_10
T_15_9_wire_logic_cluster/lc_1/out
T_15_9_lc_trk_g2_1
T_15_9_wire_logic_cluster/lc_4/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_3_20
T_15_11_wire_logic_cluster/lc_1/out
T_15_11_lc_trk_g2_1
T_15_11_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.N_460_0
T_9_7_wire_logic_cluster/lc_3/out
T_9_6_sp4_v_t_38
T_9_10_sp4_v_t_38
T_8_13_lc_trk_g2_6
T_8_13_wire_bram/ram/WDATA_12

T_9_7_wire_logic_cluster/lc_3/out
T_9_3_sp4_v_t_43
T_9_0_span4_vert_33
T_8_1_lc_trk_g0_2
T_8_1_wire_bram/ram/WDATA_12

T_9_7_wire_logic_cluster/lc_3/out
T_9_3_sp4_v_t_43
T_8_5_lc_trk_g0_6
T_8_5_wire_bram/ram/WDATA_12

T_9_7_wire_logic_cluster/lc_3/out
T_9_6_sp4_v_t_38
T_8_9_lc_trk_g2_6
T_8_9_wire_bram/ram/WDATA_12

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.N_464_0
T_9_8_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_42
T_9_11_sp4_v_t_42
T_8_14_lc_trk_g3_2
T_8_14_wire_bram/ram/WDATA_5

T_9_8_wire_logic_cluster/lc_5/out
T_9_4_sp4_v_t_47
T_9_0_span4_vert_47
T_8_2_lc_trk_g0_1
T_8_2_wire_bram/ram/WDATA_5

T_9_8_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_42
T_8_10_lc_trk_g3_2
T_8_10_wire_bram/ram/WDATA_5

T_9_8_wire_logic_cluster/lc_5/out
T_9_4_sp4_v_t_47
T_8_6_lc_trk_g0_1
T_8_6_wire_bram/ram/WDATA_5

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.N_451_0
T_9_9_wire_logic_cluster/lc_3/out
T_9_8_sp4_v_t_38
T_9_12_sp4_v_t_43
T_8_16_lc_trk_g1_6
T_8_16_wire_bram/ram/WDATA_5

T_9_9_wire_logic_cluster/lc_3/out
T_9_5_sp4_v_t_43
T_9_1_sp4_v_t_39
T_8_4_lc_trk_g2_7
T_8_4_wire_bram/ram/WDATA_5

T_9_9_wire_logic_cluster/lc_3/out
T_9_8_sp4_v_t_38
T_6_12_sp4_h_l_3
T_8_12_lc_trk_g3_6
T_8_12_wire_bram/ram/WDATA_5

T_9_9_wire_logic_cluster/lc_3/out
T_9_8_sp4_v_t_38
T_6_8_sp4_h_l_9
T_8_8_lc_trk_g3_4
T_8_8_wire_bram/ram/WDATA_5

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.N_458_0
T_9_7_wire_logic_cluster/lc_5/out
T_9_5_sp4_v_t_39
T_9_9_sp4_v_t_47
T_8_13_lc_trk_g2_2
T_8_13_wire_bram/ram/WDATA_14

T_9_7_wire_logic_cluster/lc_5/out
T_9_5_sp4_v_t_39
T_6_5_sp4_h_l_8
T_8_5_lc_trk_g3_5
T_8_5_wire_bram/ram/WDATA_14

T_9_7_wire_logic_cluster/lc_5/out
T_9_5_sp4_v_t_39
T_6_9_sp4_h_l_7
T_8_9_lc_trk_g2_2
T_8_9_wire_bram/ram/WDATA_14

T_9_7_wire_logic_cluster/lc_5/out
T_9_3_sp4_v_t_47
T_9_0_span4_vert_30
T_8_1_lc_trk_g0_6
T_8_1_wire_bram/ram/WDATA_14

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_1_12_cascade_
T_17_9_wire_logic_cluster/lc_0/ltout
T_17_9_wire_logic_cluster/lc_1/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_1_20_cascade_
T_15_11_wire_logic_cluster/lc_0/ltout
T_15_11_wire_logic_cluster/lc_1/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_1_10_cascade_
T_15_9_wire_logic_cluster/lc_0/ltout
T_15_9_wire_logic_cluster/lc_1/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_5_11
T_17_10_wire_logic_cluster/lc_1/out
T_16_10_sp4_h_l_10
T_15_10_lc_trk_g1_2
T_15_10_wire_logic_cluster/lc_4/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.un40_0_g
T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_23_15_wire_logic_cluster/lc_2/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_23_11_wire_logic_cluster/lc_6/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_18_12_wire_logic_cluster/lc_1/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_20_10_wire_logic_cluster/lc_5/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_18_10_wire_logic_cluster/lc_3/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_19_9_wire_logic_cluster/lc_6/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_20_8_wire_logic_cluster/lc_2/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_21_7_wire_logic_cluster/lc_0/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_13_14_wire_logic_cluster/lc_4/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_13_13_wire_logic_cluster/lc_0/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_15_11_wire_logic_cluster/lc_2/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_17_9_wire_logic_cluster/lc_1/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_18_8_wire_logic_cluster/lc_0/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_11_14_wire_logic_cluster/lc_3/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_15_10_wire_logic_cluster/lc_5/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_16_9_wire_logic_cluster/lc_1/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_13_11_wire_logic_cluster/lc_0/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_14_10_wire_logic_cluster/lc_0/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_15_9_wire_logic_cluster/lc_2/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_13_10_wire_logic_cluster/lc_0/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_14_9_wire_logic_cluster/lc_0/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_15_8_wire_logic_cluster/lc_2/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_10_12_wire_logic_cluster/lc_2/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_11_11_wire_logic_cluster/lc_1/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_12_10_wire_logic_cluster/lc_0/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_13_9_wire_logic_cluster/lc_0/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_11_10_wire_logic_cluster/lc_0/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_12_9_wire_logic_cluster/lc_7/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_10_10_wire_logic_cluster/lc_0/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_12_8_wire_logic_cluster/lc_0/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_13_7_wire_logic_cluster/lc_3/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_7_12_wire_logic_cluster/lc_0/cen

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.un40_0
T_20_20_wire_logic_cluster/lc_6/out
T_20_20_sp4_h_l_1
T_24_20_sp4_h_l_1
T_28_20_sp4_h_l_4
T_31_16_sp4_v_t_47
T_32_16_sp4_h_l_10
T_33_16_lc_trk_g0_7
T_33_16_wire_gbuf/in

End 

Net : I2C_top_level_inst1_I2C_Interpreter_inst_c_state_13
T_17_15_wire_logic_cluster/lc_7/out
T_17_15_sp4_h_l_3
T_20_15_sp4_v_t_45
T_20_19_lc_trk_g0_0
T_20_19_wire_logic_cluster/lc_4/in_0

T_17_15_wire_logic_cluster/lc_7/out
T_17_15_sp4_h_l_3
T_21_15_sp4_h_l_11
T_24_15_sp4_v_t_46
T_23_17_lc_trk_g2_3
T_23_17_wire_logic_cluster/lc_6/in_1

T_17_15_wire_logic_cluster/lc_7/out
T_17_15_sp4_h_l_3
T_21_15_sp4_h_l_11
T_24_15_sp4_v_t_46
T_23_17_lc_trk_g0_0
T_23_17_wire_logic_cluster/lc_0/in_0

T_17_15_wire_logic_cluster/lc_7/out
T_18_13_sp4_v_t_42
T_15_17_sp4_h_l_7
T_14_17_lc_trk_g0_7
T_14_17_wire_logic_cluster/lc_2/in_1

T_17_15_wire_logic_cluster/lc_7/out
T_17_15_sp4_h_l_3
T_20_15_sp4_v_t_38
T_19_18_lc_trk_g2_6
T_19_18_input_2_6
T_19_18_wire_logic_cluster/lc_6/in_2

T_17_15_wire_logic_cluster/lc_7/out
T_17_15_sp4_h_l_3
T_21_15_sp4_h_l_11
T_24_15_sp4_v_t_46
T_23_19_lc_trk_g2_3
T_23_19_wire_logic_cluster/lc_0/in_3

T_17_15_wire_logic_cluster/lc_7/out
T_17_15_sp4_h_l_3
T_17_15_lc_trk_g1_6
T_17_15_input_2_7
T_17_15_wire_logic_cluster/lc_7/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.un40_0_2
T_23_20_wire_logic_cluster/lc_3/out
T_17_20_sp12_h_l_1
T_20_20_lc_trk_g0_1
T_20_20_wire_logic_cluster/lc_6/in_1

T_23_20_wire_logic_cluster/lc_3/out
T_23_19_sp4_v_t_38
T_23_22_lc_trk_g1_6
T_23_22_wire_logic_cluster/lc_4/in_3

T_23_20_wire_logic_cluster/lc_3/out
T_23_20_lc_trk_g2_3
T_23_20_wire_logic_cluster/lc_6/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_291
T_20_19_wire_logic_cluster/lc_4/out
T_20_17_sp4_v_t_37
T_21_21_sp4_h_l_0
T_24_17_sp4_v_t_37
T_23_20_lc_trk_g2_5
T_23_20_input_2_3
T_23_20_wire_logic_cluster/lc_3/in_2

T_20_19_wire_logic_cluster/lc_4/out
T_20_17_sp4_v_t_37
T_21_21_sp4_h_l_0
T_24_17_sp4_v_t_43
T_23_20_lc_trk_g3_3
T_23_20_wire_logic_cluster/lc_1/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_4_17
T_14_11_wire_logic_cluster/lc_6/out
T_13_11_lc_trk_g3_6
T_13_11_wire_logic_cluster/lc_4/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_4_15
T_14_11_wire_logic_cluster/lc_4/out
T_13_10_lc_trk_g3_4
T_13_10_wire_logic_cluster/lc_4/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.N_465_0
T_9_8_wire_logic_cluster/lc_4/out
T_9_6_sp4_v_t_37
T_9_10_sp4_v_t_45
T_8_14_lc_trk_g2_0
T_8_14_wire_bram/ram/WDATA_4

T_9_8_wire_logic_cluster/lc_4/out
T_9_4_sp4_v_t_45
T_9_0_span4_vert_45
T_8_2_lc_trk_g2_0
T_8_2_wire_bram/ram/WDATA_4

T_9_8_wire_logic_cluster/lc_4/out
T_9_6_sp4_v_t_37
T_6_10_sp4_h_l_0
T_8_10_lc_trk_g3_5
T_8_10_wire_bram/ram/WDATA_4

T_9_8_wire_logic_cluster/lc_4/out
T_9_4_sp4_v_t_45
T_8_6_lc_trk_g2_0
T_8_6_wire_bram/ram/WDATA_4

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.N_457_0
T_9_7_wire_logic_cluster/lc_6/out
T_9_5_sp4_v_t_41
T_9_9_sp4_v_t_37
T_8_13_lc_trk_g1_0
T_8_13_wire_bram/ram/WDATA_15

T_9_7_wire_logic_cluster/lc_6/out
T_9_4_sp4_v_t_36
T_9_0_span4_vert_44
T_8_1_lc_trk_g3_4
T_8_1_wire_bram/ram/WDATA_15

T_9_7_wire_logic_cluster/lc_6/out
T_9_5_sp4_v_t_41
T_6_5_sp4_h_l_4
T_8_5_lc_trk_g2_1
T_8_5_wire_bram/ram/WDATA_15

T_9_7_wire_logic_cluster/lc_6/out
T_9_5_sp4_v_t_41
T_8_9_lc_trk_g1_4
T_8_9_wire_bram/ram/WDATA_15

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.N_446_0
T_9_9_wire_logic_cluster/lc_4/out
T_9_8_sp4_v_t_40
T_9_12_sp4_v_t_40
T_8_15_lc_trk_g3_0
T_8_15_wire_bram/ram/WDATA_13

T_9_9_wire_logic_cluster/lc_4/out
T_9_5_sp4_v_t_45
T_9_1_sp4_v_t_41
T_8_3_lc_trk_g1_4
T_8_3_wire_bram/ram/WDATA_13

T_9_9_wire_logic_cluster/lc_4/out
T_9_8_sp4_v_t_40
T_8_11_lc_trk_g3_0
T_8_11_wire_bram/ram/WDATA_13

T_9_9_wire_logic_cluster/lc_4/out
T_9_5_sp4_v_t_45
T_8_7_lc_trk_g0_3
T_8_7_wire_bram/ram/WDATA_13

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_819
T_12_16_wire_logic_cluster/lc_2/out
T_12_13_sp4_v_t_44
T_13_13_sp4_h_l_2
T_16_9_sp4_v_t_45
T_15_10_lc_trk_g3_5
T_15_10_wire_logic_cluster/lc_3/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_12_cascade_
T_19_15_wire_logic_cluster/lc_3/ltout
T_19_15_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_0_i_12_cascade_
T_19_15_wire_logic_cluster/lc_2/ltout
T_19_15_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_12
T_19_15_wire_logic_cluster/lc_3/out
T_19_15_lc_trk_g1_3
T_19_15_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_2_12
T_19_14_wire_logic_cluster/lc_4/out
T_19_15_lc_trk_g1_4
T_19_15_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkctrovf_20
T_16_14_wire_logic_cluster/lc_5/out
T_17_14_lc_trk_g0_5
T_17_14_wire_logic_cluster/lc_0/in_3

T_16_14_wire_logic_cluster/lc_5/out
T_17_14_lc_trk_g0_5
T_17_14_wire_logic_cluster/lc_1/in_0

T_16_14_wire_logic_cluster/lc_5/out
T_8_14_sp12_h_l_1
T_12_14_sp4_h_l_4
T_15_10_sp4_v_t_47
T_15_11_lc_trk_g3_7
T_15_11_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_coarseovf_12
T_21_14_wire_logic_cluster/lc_1/out
T_20_14_sp4_h_l_10
T_19_14_lc_trk_g1_2
T_19_14_wire_logic_cluster/lc_4/in_3

T_21_14_wire_logic_cluster/lc_1/out
T_20_14_sp4_h_l_10
T_19_14_sp4_v_t_47
T_19_17_lc_trk_g0_7
T_19_17_wire_logic_cluster/lc_2/in_3

T_21_14_wire_logic_cluster/lc_1/out
T_21_12_sp4_v_t_47
T_18_12_sp4_h_l_10
T_17_8_sp4_v_t_47
T_17_9_lc_trk_g3_7
T_17_9_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkctrovf_7
T_19_12_wire_logic_cluster/lc_2/out
T_19_12_lc_trk_g3_2
T_19_12_wire_logic_cluster/lc_0/in_3

T_19_12_wire_logic_cluster/lc_2/out
T_19_12_lc_trk_g3_2
T_19_12_wire_logic_cluster/lc_1/in_0

T_19_12_wire_logic_cluster/lc_2/out
T_14_12_sp12_h_l_0
T_2_12_sp12_h_l_0
T_7_12_lc_trk_g1_4
T_7_12_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkctrovf_8
T_19_12_wire_logic_cluster/lc_7/out
T_19_12_lc_trk_g2_7
T_19_12_wire_logic_cluster/lc_6/in_3

T_19_12_wire_logic_cluster/lc_7/out
T_19_13_lc_trk_g0_7
T_19_13_wire_logic_cluster/lc_6/in_3

T_19_12_wire_logic_cluster/lc_7/out
T_17_12_sp4_h_l_11
T_16_8_sp4_v_t_46
T_13_8_sp4_h_l_11
T_12_8_lc_trk_g1_3
T_12_8_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_coarseovf_18
T_19_11_wire_logic_cluster/lc_5/out
T_20_11_sp4_h_l_10
T_21_11_lc_trk_g2_2
T_21_11_wire_logic_cluster/lc_3/in_3

T_19_11_wire_logic_cluster/lc_5/out
T_20_11_sp4_h_l_10
T_23_7_sp4_v_t_47
T_23_10_lc_trk_g1_7
T_23_10_wire_logic_cluster/lc_5/in_1

T_19_11_wire_logic_cluster/lc_5/out
T_17_11_sp4_h_l_7
T_16_11_lc_trk_g1_7
T_16_11_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_coarseovf_20
T_19_14_wire_logic_cluster/lc_7/out
T_19_14_lc_trk_g2_7
T_19_14_wire_logic_cluster/lc_2/in_3

T_19_14_wire_logic_cluster/lc_7/out
T_20_11_sp4_v_t_39
T_17_11_sp4_h_l_2
T_18_11_lc_trk_g2_2
T_18_11_wire_logic_cluster/lc_5/in_1

T_19_14_wire_logic_cluster/lc_7/out
T_20_11_sp4_v_t_39
T_17_11_sp4_h_l_2
T_16_11_lc_trk_g1_2
T_16_11_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.N_1786_2
T_16_15_wire_logic_cluster/lc_7/out
T_15_15_lc_trk_g3_7
T_15_15_wire_logic_cluster/lc_0/in_0

T_16_15_wire_logic_cluster/lc_7/out
T_15_15_lc_trk_g3_7
T_15_15_wire_logic_cluster/lc_3/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_288_cascade_
T_23_19_wire_logic_cluster/lc_2/ltout
T_23_19_wire_logic_cluster/lc_3/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_231
T_23_19_wire_logic_cluster/lc_3/out
T_23_20_lc_trk_g1_3
T_23_20_wire_logic_cluster/lc_3/in_1

T_23_19_wire_logic_cluster/lc_3/out
T_23_20_lc_trk_g1_3
T_23_20_wire_logic_cluster/lc_6/in_0

T_23_19_wire_logic_cluster/lc_3/out
T_23_18_sp4_v_t_38
T_23_21_lc_trk_g1_6
T_23_21_wire_logic_cluster/lc_2/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_6_21_cascade_
T_18_12_wire_logic_cluster/lc_3/ltout
T_18_12_wire_logic_cluster/lc_4/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_0_21_cascade_
T_18_12_wire_logic_cluster/lc_2/ltout
T_18_12_wire_logic_cluster/lc_3/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1896
T_12_12_wire_logic_cluster/lc_6/out
T_11_12_sp12_h_l_0
T_18_12_lc_trk_g1_0
T_18_12_wire_logic_cluster/lc_3/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.N_370
T_5_18_wire_logic_cluster/lc_4/out
T_5_18_lc_trk_g1_4
T_5_18_wire_logic_cluster/lc_0/in_1

T_5_18_wire_logic_cluster/lc_4/out
T_5_18_lc_trk_g1_4
T_5_18_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkctrovf_23
T_21_15_wire_logic_cluster/lc_2/out
T_20_15_lc_trk_g2_2
T_20_15_wire_logic_cluster/lc_7/in_3

T_21_15_wire_logic_cluster/lc_2/out
T_22_14_lc_trk_g3_2
T_22_14_wire_logic_cluster/lc_6/in_3

T_21_15_wire_logic_cluster/lc_2/out
T_22_14_sp4_v_t_37
T_22_10_sp4_v_t_38
T_19_10_sp4_h_l_9
T_18_10_lc_trk_g1_1
T_18_10_wire_logic_cluster/lc_4/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.N_55_i
T_5_18_wire_logic_cluster/lc_2/out
T_5_18_lc_trk_g3_2
T_5_18_wire_logic_cluster/lc_4/in_3

T_5_18_wire_logic_cluster/lc_2/out
T_5_18_lc_trk_g3_2
T_5_18_wire_logic_cluster/lc_3/in_0

T_5_18_wire_logic_cluster/lc_2/out
T_5_17_lc_trk_g1_2
T_5_17_wire_logic_cluster/lc_4/in_1

T_5_18_wire_logic_cluster/lc_2/out
T_5_17_lc_trk_g1_2
T_5_17_wire_logic_cluster/lc_1/in_0

T_5_18_wire_logic_cluster/lc_2/out
T_5_18_lc_trk_g3_2
T_5_18_wire_logic_cluster/lc_2/in_1

T_5_18_wire_logic_cluster/lc_2/out
T_3_18_sp4_h_l_1
T_6_14_sp4_v_t_36
T_6_16_lc_trk_g3_1
T_6_16_wire_logic_cluster/lc_5/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.re_elec0_tz_0
T_14_16_wire_logic_cluster/lc_3/out
T_14_16_lc_trk_g1_3
T_14_16_wire_logic_cluster/lc_5/in_3

T_14_16_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g3_3
T_15_17_wire_logic_cluster/lc_7/in_3

T_14_16_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g3_3
T_15_17_wire_logic_cluster/lc_5/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_5_12
T_17_10_wire_logic_cluster/lc_2/out
T_17_9_lc_trk_g0_2
T_17_9_wire_logic_cluster/lc_4/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.N_1959_cascade_
T_14_16_wire_logic_cluster/lc_2/ltout
T_14_16_wire_logic_cluster/lc_3/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_stateZ0Z_0
T_23_18_wire_logic_cluster/lc_5/out
T_23_17_sp4_v_t_42
T_20_17_sp4_h_l_1
T_16_17_sp4_h_l_4
T_15_17_lc_trk_g0_4
T_15_17_wire_logic_cluster/lc_3/in_3

T_23_18_wire_logic_cluster/lc_5/out
T_23_18_lc_trk_g1_5
T_23_18_input_2_6
T_23_18_wire_logic_cluster/lc_6/in_2

T_23_18_wire_logic_cluster/lc_5/out
T_23_16_sp4_v_t_39
T_20_16_sp4_h_l_8
T_19_12_sp4_v_t_36
T_16_12_sp4_h_l_1
T_12_12_sp4_h_l_9
T_12_12_lc_trk_g0_4
T_12_12_wire_logic_cluster/lc_5/in_3

T_23_18_wire_logic_cluster/lc_5/out
T_23_16_sp4_v_t_39
T_20_16_sp4_h_l_8
T_19_12_sp4_v_t_36
T_16_12_sp4_h_l_1
T_12_12_sp4_h_l_9
T_12_12_lc_trk_g0_4
T_12_12_wire_logic_cluster/lc_4/in_0

T_23_18_wire_logic_cluster/lc_5/out
T_23_11_sp12_v_t_22
T_23_22_lc_trk_g3_2
T_23_22_wire_logic_cluster/lc_1/in_0

T_23_18_wire_logic_cluster/lc_5/out
T_23_16_sp4_v_t_39
T_20_16_sp4_h_l_8
T_16_16_sp4_h_l_8
T_18_16_lc_trk_g2_5
T_18_16_wire_logic_cluster/lc_1/in_0

T_23_18_wire_logic_cluster/lc_5/out
T_22_18_sp4_h_l_2
T_21_18_sp4_v_t_45
T_20_19_lc_trk_g3_5
T_20_19_wire_logic_cluster/lc_5/in_3

T_23_18_wire_logic_cluster/lc_5/out
T_23_17_lc_trk_g1_5
T_23_17_wire_logic_cluster/lc_7/in_3

T_23_18_wire_logic_cluster/lc_5/out
T_22_19_lc_trk_g0_5
T_22_19_wire_logic_cluster/lc_2/in_3

T_23_18_wire_logic_cluster/lc_5/out
T_23_19_lc_trk_g0_5
T_23_19_input_2_5
T_23_19_wire_logic_cluster/lc_5/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_stateZ0Z_8
T_21_21_wire_logic_cluster/lc_7/out
T_20_21_sp4_h_l_6
T_19_17_sp4_v_t_46
T_16_17_sp4_h_l_11
T_15_17_lc_trk_g1_3
T_15_17_wire_logic_cluster/lc_3/in_1

T_21_21_wire_logic_cluster/lc_7/out
T_21_19_sp4_v_t_43
T_18_19_sp4_h_l_0
T_14_19_sp4_h_l_0
T_13_15_sp4_v_t_40
T_13_11_sp4_v_t_36
T_12_12_lc_trk_g2_4
T_12_12_wire_logic_cluster/lc_5/in_1

T_21_21_wire_logic_cluster/lc_7/out
T_21_19_sp4_v_t_43
T_18_19_sp4_h_l_0
T_14_19_sp4_h_l_0
T_13_15_sp4_v_t_40
T_13_11_sp4_v_t_36
T_12_12_lc_trk_g2_4
T_12_12_wire_logic_cluster/lc_1/in_3

T_21_21_wire_logic_cluster/lc_7/out
T_21_19_sp4_v_t_43
T_18_19_sp4_h_l_0
T_14_19_sp4_h_l_0
T_13_15_sp4_v_t_40
T_13_11_sp4_v_t_36
T_12_12_lc_trk_g2_4
T_12_12_input_2_4
T_12_12_wire_logic_cluster/lc_4/in_2

T_21_21_wire_logic_cluster/lc_7/out
T_20_21_sp4_h_l_6
T_23_21_sp4_v_t_43
T_22_23_lc_trk_g1_6
T_22_23_wire_logic_cluster/lc_4/in_1

T_21_21_wire_logic_cluster/lc_7/out
T_20_21_sp4_h_l_6
T_23_21_sp4_v_t_43
T_22_23_lc_trk_g1_6
T_22_23_wire_logic_cluster/lc_7/in_0

T_21_21_wire_logic_cluster/lc_7/out
T_20_21_sp4_h_l_6
T_23_21_sp4_v_t_43
T_23_22_lc_trk_g2_3
T_23_22_wire_logic_cluster/lc_6/in_3

T_21_21_wire_logic_cluster/lc_7/out
T_21_19_sp4_v_t_43
T_18_19_sp4_h_l_6
T_17_15_sp4_v_t_46
T_16_16_lc_trk_g3_6
T_16_16_input_2_1
T_16_16_wire_logic_cluster/lc_1/in_2

T_21_21_wire_logic_cluster/lc_7/out
T_21_19_sp4_v_t_43
T_18_19_sp4_h_l_0
T_20_19_lc_trk_g2_5
T_20_19_wire_logic_cluster/lc_5/in_0

T_21_21_wire_logic_cluster/lc_7/out
T_20_21_sp4_h_l_6
T_23_21_sp4_v_t_43
T_23_22_lc_trk_g2_3
T_23_22_wire_logic_cluster/lc_3/in_0

T_21_21_wire_logic_cluster/lc_7/out
T_21_21_sp4_h_l_3
T_23_21_lc_trk_g3_6
T_23_21_wire_logic_cluster/lc_1/in_0

T_21_21_wire_logic_cluster/lc_7/out
T_21_21_sp4_h_l_3
T_25_21_sp4_h_l_3
T_24_21_lc_trk_g0_3
T_24_21_wire_logic_cluster/lc_6/in_3

T_21_21_wire_logic_cluster/lc_7/out
T_21_21_sp4_h_l_3
T_23_21_lc_trk_g3_6
T_23_21_wire_logic_cluster/lc_3/in_0

T_21_21_wire_logic_cluster/lc_7/out
T_20_21_sp4_h_l_6
T_19_21_lc_trk_g0_6
T_19_21_wire_logic_cluster/lc_2/in_0

T_21_21_wire_logic_cluster/lc_7/out
T_21_21_lc_trk_g2_7
T_21_21_wire_logic_cluster/lc_4/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1843_0
T_15_17_wire_logic_cluster/lc_3/out
T_16_13_sp4_v_t_42
T_16_9_sp4_v_t_47
T_16_10_lc_trk_g2_7
T_16_10_input_2_3
T_16_10_wire_logic_cluster/lc_3/in_2

T_15_17_wire_logic_cluster/lc_3/out
T_15_17_sp4_h_l_11
T_18_13_sp4_v_t_46
T_18_9_sp4_v_t_42
T_17_11_lc_trk_g1_7
T_17_11_input_2_0
T_17_11_wire_logic_cluster/lc_0/in_2

T_15_17_wire_logic_cluster/lc_3/out
T_16_13_sp4_v_t_42
T_13_13_sp4_h_l_1
T_12_9_sp4_v_t_43
T_12_12_lc_trk_g1_3
T_12_12_wire_logic_cluster/lc_7/in_1

T_15_17_wire_logic_cluster/lc_3/out
T_9_17_sp12_h_l_1
T_20_17_sp12_v_t_22
T_20_20_lc_trk_g2_2
T_20_20_wire_logic_cluster/lc_5/in_3

T_15_17_wire_logic_cluster/lc_3/out
T_15_17_sp4_h_l_11
T_18_13_sp4_v_t_46
T_17_15_lc_trk_g0_0
T_17_15_input_2_0
T_17_15_wire_logic_cluster/lc_0/in_2

T_15_17_wire_logic_cluster/lc_3/out
T_16_13_sp4_v_t_42
T_13_13_sp4_h_l_1
T_12_13_sp4_v_t_36
T_12_16_lc_trk_g1_4
T_12_16_wire_logic_cluster/lc_0/in_1

T_15_17_wire_logic_cluster/lc_3/out
T_16_13_sp4_v_t_42
T_16_9_sp4_v_t_47
T_16_10_lc_trk_g2_7
T_16_10_wire_logic_cluster/lc_5/in_0

T_15_17_wire_logic_cluster/lc_3/out
T_16_13_sp4_v_t_42
T_13_13_sp4_h_l_1
T_16_9_sp4_v_t_36
T_16_11_lc_trk_g3_1
T_16_11_input_2_2
T_16_11_wire_logic_cluster/lc_2/in_2

T_15_17_wire_logic_cluster/lc_3/out
T_16_16_lc_trk_g2_3
T_16_16_wire_logic_cluster/lc_7/in_0

T_15_17_wire_logic_cluster/lc_3/out
T_16_16_lc_trk_g2_3
T_16_16_wire_logic_cluster/lc_3/in_0

T_15_17_wire_logic_cluster/lc_3/out
T_16_13_sp4_v_t_42
T_13_13_sp4_h_l_1
T_16_9_sp4_v_t_36
T_16_11_lc_trk_g2_1
T_16_11_input_2_5
T_16_11_wire_logic_cluster/lc_5/in_2

T_15_17_wire_logic_cluster/lc_3/out
T_16_13_sp4_v_t_42
T_16_9_sp4_v_t_47
T_16_5_sp4_v_t_43
T_16_8_lc_trk_g1_3
T_16_8_input_2_6
T_16_8_wire_logic_cluster/lc_6/in_2

T_15_17_wire_logic_cluster/lc_3/out
T_16_13_sp4_v_t_42
T_16_9_sp4_v_t_47
T_13_13_sp4_h_l_10
T_12_13_lc_trk_g1_2
T_12_13_input_2_1
T_12_13_wire_logic_cluster/lc_1/in_2

T_15_17_wire_logic_cluster/lc_3/out
T_15_17_sp4_h_l_11
T_11_17_sp4_h_l_2
T_10_13_sp4_v_t_42
T_9_14_lc_trk_g3_2
T_9_14_wire_logic_cluster/lc_7/in_0

T_15_17_wire_logic_cluster/lc_3/out
T_16_13_sp4_v_t_42
T_16_9_sp4_v_t_47
T_16_10_lc_trk_g2_7
T_16_10_wire_logic_cluster/lc_4/in_1

T_15_17_wire_logic_cluster/lc_3/out
T_16_13_sp4_v_t_42
T_16_9_sp4_v_t_47
T_16_5_sp4_v_t_43
T_16_8_lc_trk_g1_3
T_16_8_wire_logic_cluster/lc_7/in_1

T_15_17_wire_logic_cluster/lc_3/out
T_16_13_sp4_v_t_42
T_13_13_sp4_h_l_1
T_12_13_sp4_v_t_36
T_12_16_lc_trk_g1_4
T_12_16_wire_logic_cluster/lc_4/in_1

T_15_17_wire_logic_cluster/lc_3/out
T_16_13_sp4_v_t_42
T_13_13_sp4_h_l_1
T_12_13_lc_trk_g1_1
T_12_13_input_2_4
T_12_13_wire_logic_cluster/lc_4/in_2

T_15_17_wire_logic_cluster/lc_3/out
T_16_13_sp4_v_t_42
T_13_13_sp4_h_l_1
T_12_13_lc_trk_g1_1
T_12_13_wire_logic_cluster/lc_7/in_1

T_15_17_wire_logic_cluster/lc_3/out
T_16_13_sp4_v_t_42
T_13_13_sp4_h_l_1
T_12_13_sp4_v_t_36
T_12_16_lc_trk_g1_4
T_12_16_input_2_7
T_12_16_wire_logic_cluster/lc_7/in_2

T_15_17_wire_logic_cluster/lc_3/out
T_15_17_sp4_h_l_11
T_14_13_sp4_v_t_46
T_13_16_lc_trk_g3_6
T_13_16_wire_logic_cluster/lc_7/in_0

T_15_17_wire_logic_cluster/lc_3/out
T_16_13_sp4_v_t_42
T_13_13_sp4_h_l_1
T_12_13_sp4_v_t_36
T_12_16_lc_trk_g1_4
T_12_16_wire_logic_cluster/lc_2/in_1

T_15_17_wire_logic_cluster/lc_3/out
T_16_13_sp4_v_t_42
T_13_13_sp4_h_l_1
T_12_13_sp4_v_t_36
T_12_16_lc_trk_g1_4
T_12_16_input_2_3
T_12_16_wire_logic_cluster/lc_3/in_2

T_15_17_wire_logic_cluster/lc_3/out
T_16_13_sp4_v_t_42
T_16_9_sp4_v_t_47
T_16_5_sp4_v_t_43
T_16_8_lc_trk_g1_3
T_16_8_wire_logic_cluster/lc_3/in_1

T_15_17_wire_logic_cluster/lc_3/out
T_15_17_sp4_h_l_11
T_14_13_sp4_v_t_46
T_13_16_lc_trk_g3_6
T_13_16_wire_logic_cluster/lc_3/in_0

T_15_17_wire_logic_cluster/lc_3/out
T_16_13_sp4_v_t_42
T_13_13_sp4_h_l_1
T_12_9_sp4_v_t_43
T_9_9_sp4_h_l_0
T_11_9_lc_trk_g3_5
T_11_9_wire_logic_cluster/lc_7/in_1

T_15_17_wire_logic_cluster/lc_3/out
T_16_13_sp4_v_t_42
T_16_9_sp4_v_t_47
T_16_5_sp4_v_t_43
T_16_8_lc_trk_g1_3
T_16_8_input_2_0
T_16_8_wire_logic_cluster/lc_0/in_2

T_15_17_wire_logic_cluster/lc_3/out
T_16_13_sp4_v_t_42
T_13_13_sp4_h_l_1
T_12_13_sp4_v_t_36
T_12_16_lc_trk_g1_4
T_12_16_wire_logic_cluster/lc_6/in_1

T_15_17_wire_logic_cluster/lc_3/out
T_16_13_sp4_v_t_42
T_13_13_sp4_h_l_1
T_12_13_sp4_v_t_36
T_12_16_lc_trk_g1_4
T_12_16_input_2_5
T_12_16_wire_logic_cluster/lc_5/in_2

T_15_17_wire_logic_cluster/lc_3/out
T_16_13_sp4_v_t_42
T_16_9_sp4_v_t_47
T_16_5_sp4_v_t_43
T_16_8_lc_trk_g1_3
T_16_8_input_2_4
T_16_8_wire_logic_cluster/lc_4/in_2

T_15_17_wire_logic_cluster/lc_3/out
T_16_13_sp4_v_t_42
T_13_13_sp4_h_l_1
T_12_13_lc_trk_g1_1
T_12_13_input_2_2
T_12_13_wire_logic_cluster/lc_2/in_2

T_15_17_wire_logic_cluster/lc_3/out
T_16_13_sp4_v_t_42
T_16_9_sp4_v_t_47
T_16_5_sp4_v_t_43
T_16_8_lc_trk_g1_3
T_16_8_input_2_2
T_16_8_wire_logic_cluster/lc_2/in_2

T_15_17_wire_logic_cluster/lc_3/out
T_16_13_sp4_v_t_42
T_13_13_sp4_h_l_1
T_12_13_lc_trk_g1_1
T_12_13_wire_logic_cluster/lc_3/in_1

T_15_17_wire_logic_cluster/lc_3/out
T_16_13_sp4_v_t_42
T_13_13_sp4_h_l_1
T_12_9_sp4_v_t_43
T_12_12_lc_trk_g1_3
T_12_12_input_2_6
T_12_12_wire_logic_cluster/lc_6/in_2

T_15_17_wire_logic_cluster/lc_3/out
T_16_13_sp4_v_t_42
T_13_13_sp4_h_l_1
T_12_13_lc_trk_g1_1
T_12_13_wire_logic_cluster/lc_5/in_1

T_15_17_wire_logic_cluster/lc_3/out
T_15_17_sp4_h_l_11
T_18_13_sp4_v_t_46
T_18_9_sp4_v_t_42
T_19_9_sp4_h_l_0
T_18_9_lc_trk_g1_0
T_18_9_wire_logic_cluster/lc_2/in_1

T_15_17_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g2_3
T_15_17_input_2_1
T_15_17_wire_logic_cluster/lc_1/in_2

T_15_17_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g2_3
T_15_17_wire_logic_cluster/lc_2/in_1

T_15_17_wire_logic_cluster/lc_3/out
T_16_13_sp4_v_t_42
T_13_13_sp4_h_l_1
T_12_13_lc_trk_g1_1
T_12_13_input_2_6
T_12_13_wire_logic_cluster/lc_6/in_2

T_15_17_wire_logic_cluster/lc_3/out
T_16_13_sp4_v_t_42
T_16_9_sp4_v_t_47
T_16_5_sp4_v_t_43
T_16_8_lc_trk_g1_3
T_16_8_wire_logic_cluster/lc_1/in_1

T_15_17_wire_logic_cluster/lc_3/out
T_16_13_sp4_v_t_42
T_13_13_sp4_h_l_1
T_12_13_lc_trk_g1_1
T_12_13_input_2_0
T_12_13_wire_logic_cluster/lc_0/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_896
T_13_16_wire_logic_cluster/lc_7/out
T_13_13_sp4_v_t_38
T_10_13_sp4_h_l_3
T_11_13_lc_trk_g3_3
T_11_13_wire_logic_cluster/lc_2/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.pwdata_memZ0Z_7
T_16_15_wire_logic_cluster/lc_3/out
T_16_14_sp4_v_t_38
T_13_14_sp4_h_l_9
T_12_10_sp4_v_t_39
T_12_6_sp4_v_t_40
T_12_2_sp4_v_t_36
T_9_2_sp4_h_l_7
T_8_2_lc_trk_g0_7
T_8_2_wire_bram/ram/WDATA_7

T_16_15_wire_logic_cluster/lc_3/out
T_16_14_sp4_v_t_38
T_13_14_sp4_h_l_9
T_12_10_sp4_v_t_39
T_12_6_sp4_v_t_40
T_9_6_sp4_h_l_5
T_8_6_lc_trk_g0_5
T_8_6_wire_bram/ram/WDATA_7

T_16_15_wire_logic_cluster/lc_3/out
T_16_14_sp4_v_t_38
T_13_14_sp4_h_l_9
T_12_10_sp4_v_t_39
T_9_10_sp4_h_l_2
T_8_10_lc_trk_g1_2
T_8_10_wire_bram/ram/WDATA_7

T_16_15_wire_logic_cluster/lc_3/out
T_16_14_sp12_v_t_22
T_5_14_sp12_h_l_1
T_8_14_lc_trk_g0_1
T_8_14_wire_bram/ram/WDATA_7

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_691
T_23_18_wire_logic_cluster/lc_6/out
T_23_17_lc_trk_g0_6
T_23_17_wire_logic_cluster/lc_1/in_3

T_23_18_wire_logic_cluster/lc_6/out
T_24_18_lc_trk_g1_6
T_24_18_wire_logic_cluster/lc_6/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_stateZ0Z_26
T_18_16_wire_logic_cluster/lc_0/out
T_19_14_sp4_v_t_44
T_20_18_sp4_h_l_9
T_24_18_sp4_h_l_0
T_23_18_lc_trk_g1_0
T_23_18_wire_logic_cluster/lc_6/in_3

T_18_16_wire_logic_cluster/lc_0/out
T_19_14_sp4_v_t_44
T_19_18_lc_trk_g1_1
T_19_18_input_2_0
T_19_18_wire_logic_cluster/lc_0/in_2

T_18_16_wire_logic_cluster/lc_0/out
T_19_14_sp4_v_t_44
T_20_18_sp4_h_l_9
T_23_18_sp4_v_t_39
T_23_14_sp4_v_t_47
T_22_17_lc_trk_g3_7
T_22_17_wire_logic_cluster/lc_7/in_1

T_18_16_wire_logic_cluster/lc_0/out
T_19_14_sp4_v_t_44
T_20_18_sp4_h_l_9
T_23_18_sp4_v_t_39
T_23_20_lc_trk_g2_2
T_23_20_wire_logic_cluster/lc_0/in_0

T_18_16_wire_logic_cluster/lc_0/out
T_19_14_sp4_v_t_44
T_20_18_sp4_h_l_9
T_22_18_lc_trk_g3_4
T_22_18_wire_logic_cluster/lc_2/in_1

T_18_16_wire_logic_cluster/lc_0/out
T_19_14_sp4_v_t_44
T_20_18_sp4_h_l_9
T_23_14_sp4_v_t_44
T_22_17_lc_trk_g3_4
T_22_17_wire_logic_cluster/lc_4/in_3

T_18_16_wire_logic_cluster/lc_0/out
T_18_16_lc_trk_g0_0
T_18_16_wire_logic_cluster/lc_1/in_1

T_18_16_wire_logic_cluster/lc_0/out
T_19_14_sp4_v_t_44
T_20_18_sp4_h_l_9
T_23_14_sp4_v_t_44
T_22_17_lc_trk_g3_4
T_22_17_wire_logic_cluster/lc_0/in_3

T_18_16_wire_logic_cluster/lc_0/out
T_18_16_lc_trk_g0_0
T_18_16_wire_logic_cluster/lc_0/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf2.N_112_0
T_17_15_wire_logic_cluster/lc_4/out
T_18_15_sp4_h_l_8
T_14_15_sp4_h_l_8
T_17_11_sp4_v_t_39
T_18_11_sp4_h_l_7
T_22_11_sp4_h_l_7
T_24_11_lc_trk_g2_2
T_24_11_wire_logic_cluster/lc_0/cen

T_17_15_wire_logic_cluster/lc_4/out
T_18_15_sp4_h_l_8
T_14_15_sp4_h_l_8
T_17_11_sp4_v_t_39
T_18_11_sp4_h_l_7
T_22_11_sp4_h_l_7
T_24_11_lc_trk_g2_2
T_24_11_wire_logic_cluster/lc_0/cen

T_17_15_wire_logic_cluster/lc_4/out
T_18_15_sp4_h_l_8
T_14_15_sp4_h_l_8
T_17_11_sp4_v_t_39
T_18_11_sp4_h_l_7
T_22_11_sp4_h_l_7
T_24_11_lc_trk_g2_2
T_24_11_wire_logic_cluster/lc_0/cen

T_17_15_wire_logic_cluster/lc_4/out
T_18_15_sp4_h_l_8
T_14_15_sp4_h_l_8
T_17_11_sp4_v_t_39
T_18_11_sp4_h_l_2
T_19_11_lc_trk_g2_2
T_19_11_wire_logic_cluster/lc_0/cen

T_17_15_wire_logic_cluster/lc_4/out
T_18_15_sp4_h_l_8
T_14_15_sp4_h_l_8
T_17_11_sp4_v_t_39
T_18_11_sp4_h_l_2
T_19_11_lc_trk_g2_2
T_19_11_wire_logic_cluster/lc_0/cen

T_17_15_wire_logic_cluster/lc_4/out
T_18_15_sp4_h_l_8
T_14_15_sp4_h_l_8
T_17_11_sp4_v_t_39
T_18_11_sp4_h_l_2
T_19_11_lc_trk_g2_2
T_19_11_wire_logic_cluster/lc_0/cen

T_17_15_wire_logic_cluster/lc_4/out
T_18_15_sp4_h_l_8
T_14_15_sp4_h_l_8
T_17_11_sp4_v_t_39
T_18_11_sp4_h_l_2
T_19_11_lc_trk_g2_2
T_19_11_wire_logic_cluster/lc_0/cen

T_17_15_wire_logic_cluster/lc_4/out
T_18_15_sp4_h_l_8
T_14_15_sp4_h_l_8
T_17_11_sp4_v_t_39
T_18_11_sp4_h_l_2
T_19_11_lc_trk_g2_2
T_19_11_wire_logic_cluster/lc_0/cen

T_17_15_wire_logic_cluster/lc_4/out
T_18_15_sp4_h_l_8
T_14_15_sp4_h_l_8
T_17_11_sp4_v_t_39
T_18_11_sp4_h_l_2
T_19_11_lc_trk_g2_2
T_19_11_wire_logic_cluster/lc_0/cen

T_17_15_wire_logic_cluster/lc_4/out
T_18_15_sp4_h_l_8
T_14_15_sp4_h_l_8
T_17_11_sp4_v_t_39
T_18_11_sp4_h_l_2
T_19_11_lc_trk_g2_2
T_19_11_wire_logic_cluster/lc_0/cen

T_17_15_wire_logic_cluster/lc_4/out
T_18_15_sp4_h_l_8
T_14_15_sp4_h_l_8
T_17_11_sp4_v_t_39
T_18_11_sp4_h_l_2
T_19_11_lc_trk_g2_2
T_19_11_wire_logic_cluster/lc_0/cen

T_17_15_wire_logic_cluster/lc_4/out
T_18_15_sp4_h_l_8
T_14_15_sp4_h_l_8
T_17_11_sp4_v_t_39
T_18_11_sp4_h_l_7
T_20_11_lc_trk_g2_2
T_20_11_wire_logic_cluster/lc_0/cen

T_17_15_wire_logic_cluster/lc_4/out
T_18_15_sp4_h_l_8
T_14_15_sp4_h_l_8
T_17_11_sp4_v_t_39
T_18_11_sp4_h_l_7
T_20_11_lc_trk_g2_2
T_20_11_wire_logic_cluster/lc_0/cen

T_17_15_wire_logic_cluster/lc_4/out
T_18_15_sp4_h_l_8
T_14_15_sp4_h_l_8
T_17_11_sp4_v_t_39
T_18_11_sp4_h_l_7
T_20_11_lc_trk_g2_2
T_20_11_wire_logic_cluster/lc_0/cen

T_17_15_wire_logic_cluster/lc_4/out
T_18_15_sp4_h_l_8
T_14_15_sp4_h_l_8
T_17_11_sp4_v_t_39
T_18_11_sp4_h_l_7
T_20_11_lc_trk_g2_2
T_20_11_wire_logic_cluster/lc_0/cen

T_17_15_wire_logic_cluster/lc_4/out
T_18_15_sp4_h_l_8
T_14_15_sp4_h_l_8
T_17_11_sp4_v_t_39
T_18_11_sp4_h_l_7
T_20_11_lc_trk_g2_2
T_20_11_wire_logic_cluster/lc_0/cen

T_17_15_wire_logic_cluster/lc_4/out
T_18_15_sp4_h_l_8
T_14_15_sp4_h_l_8
T_17_11_sp4_v_t_39
T_18_11_sp4_h_l_7
T_20_11_lc_trk_g2_2
T_20_11_wire_logic_cluster/lc_0/cen

T_17_15_wire_logic_cluster/lc_4/out
T_18_15_sp4_h_l_8
T_14_15_sp4_h_l_8
T_17_11_sp4_v_t_39
T_18_11_sp4_h_l_7
T_20_11_lc_trk_g2_2
T_20_11_wire_logic_cluster/lc_0/cen

T_17_15_wire_logic_cluster/lc_4/out
T_18_15_sp4_h_l_8
T_14_15_sp4_h_l_8
T_17_11_sp4_v_t_39
T_18_11_sp4_h_l_7
T_20_11_lc_trk_g2_2
T_20_11_wire_logic_cluster/lc_0/cen

T_17_15_wire_logic_cluster/lc_4/out
T_18_15_sp4_h_l_8
T_14_15_sp4_h_l_8
T_17_11_sp4_v_t_39
T_16_13_lc_trk_g0_2
T_16_13_wire_logic_cluster/lc_1/cen

T_17_15_wire_logic_cluster/lc_4/out
T_18_15_sp4_h_l_8
T_14_15_sp4_h_l_8
T_17_11_sp4_v_t_39
T_16_13_lc_trk_g0_2
T_16_13_wire_logic_cluster/lc_1/cen

T_17_15_wire_logic_cluster/lc_4/out
T_10_15_sp12_h_l_0
T_21_3_sp12_v_t_23
T_21_14_lc_trk_g3_3
T_21_14_wire_logic_cluster/lc_4/cen

T_17_15_wire_logic_cluster/lc_4/out
T_10_15_sp12_h_l_0
T_21_3_sp12_v_t_23
T_21_14_lc_trk_g3_3
T_21_14_wire_logic_cluster/lc_4/cen

T_17_15_wire_logic_cluster/lc_4/out
T_10_15_sp12_h_l_0
T_21_3_sp12_v_t_23
T_21_14_lc_trk_g3_3
T_21_14_wire_logic_cluster/lc_4/cen

T_17_15_wire_logic_cluster/lc_4/out
T_10_15_sp12_h_l_0
T_21_3_sp12_v_t_23
T_21_14_lc_trk_g3_3
T_21_14_wire_logic_cluster/lc_4/cen

T_17_15_wire_logic_cluster/lc_4/out
T_10_15_sp12_h_l_0
T_21_3_sp12_v_t_23
T_21_14_lc_trk_g3_3
T_21_14_wire_logic_cluster/lc_4/cen

T_17_15_wire_logic_cluster/lc_4/out
T_10_15_sp12_h_l_0
T_21_3_sp12_v_t_23
T_21_14_lc_trk_g3_3
T_21_14_wire_logic_cluster/lc_4/cen

T_17_15_wire_logic_cluster/lc_4/out
T_10_15_sp12_h_l_0
T_21_3_sp12_v_t_23
T_21_14_lc_trk_g3_3
T_21_14_wire_logic_cluster/lc_4/cen

T_17_15_wire_logic_cluster/lc_4/out
T_10_15_sp12_h_l_0
T_21_3_sp12_v_t_23
T_21_14_lc_trk_g3_3
T_21_14_wire_logic_cluster/lc_4/cen

T_17_15_wire_logic_cluster/lc_4/out
T_16_15_sp4_h_l_0
T_19_11_sp4_v_t_43
T_19_14_lc_trk_g1_3
T_19_14_wire_logic_cluster/lc_1/cen

T_17_15_wire_logic_cluster/lc_4/out
T_16_15_sp4_h_l_0
T_19_11_sp4_v_t_43
T_19_14_lc_trk_g1_3
T_19_14_wire_logic_cluster/lc_1/cen

T_17_15_wire_logic_cluster/lc_4/out
T_16_15_sp4_h_l_0
T_19_11_sp4_v_t_43
T_19_14_lc_trk_g1_3
T_19_14_wire_logic_cluster/lc_1/cen

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_676_0_cascade_
T_23_17_wire_logic_cluster/lc_1/ltout
T_23_17_wire_logic_cluster/lc_2/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_786
T_12_16_wire_logic_cluster/lc_5/out
T_12_12_sp4_v_t_47
T_12_8_sp4_v_t_47
T_12_9_lc_trk_g2_7
T_12_9_wire_logic_cluster/lc_3/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_216_0_cascade_
T_16_11_wire_logic_cluster/lc_2/ltout
T_16_11_wire_logic_cluster/lc_3/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_621
T_12_13_wire_logic_cluster/lc_3/out
T_13_9_sp4_v_t_42
T_12_10_lc_trk_g3_2
T_12_10_wire_logic_cluster/lc_4/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_stateZ0Z_10
T_5_18_wire_logic_cluster/lc_1/out
T_5_18_lc_trk_g2_1
T_5_18_wire_logic_cluster/lc_4/in_1

T_5_18_wire_logic_cluster/lc_1/out
T_5_18_lc_trk_g2_1
T_5_18_input_2_3
T_5_18_wire_logic_cluster/lc_3/in_2

T_5_18_wire_logic_cluster/lc_1/out
T_5_19_lc_trk_g0_1
T_5_19_wire_logic_cluster/lc_1/in_0

T_5_18_wire_logic_cluster/lc_1/out
T_5_19_lc_trk_g0_1
T_5_19_wire_logic_cluster/lc_3/in_0

T_5_18_wire_logic_cluster/lc_1/out
T_5_19_lc_trk_g0_1
T_5_19_wire_logic_cluster/lc_5/in_0

T_5_18_wire_logic_cluster/lc_1/out
T_5_19_lc_trk_g0_1
T_5_19_wire_logic_cluster/lc_7/in_0

T_5_18_wire_logic_cluster/lc_1/out
T_5_19_lc_trk_g0_1
T_5_19_wire_logic_cluster/lc_0/in_1

T_5_18_wire_logic_cluster/lc_1/out
T_5_19_lc_trk_g0_1
T_5_19_wire_logic_cluster/lc_2/in_1

T_5_18_wire_logic_cluster/lc_1/out
T_5_19_lc_trk_g0_1
T_5_19_wire_logic_cluster/lc_4/in_1

T_5_18_wire_logic_cluster/lc_1/out
T_5_19_lc_trk_g0_1
T_5_19_wire_logic_cluster/lc_6/in_1

T_5_18_wire_logic_cluster/lc_1/out
T_6_18_sp4_h_l_2
T_9_14_sp4_v_t_39
T_9_17_lc_trk_g1_7
T_9_17_wire_logic_cluster/lc_4/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.N_1824_0
T_17_15_wire_logic_cluster/lc_2/out
T_18_12_sp4_v_t_45
T_15_16_sp4_h_l_1
T_18_12_sp4_v_t_36
T_19_12_sp4_h_l_6
T_22_12_sp4_v_t_43
T_21_13_lc_trk_g3_3
T_21_13_wire_logic_cluster/lc_0/cen

T_17_15_wire_logic_cluster/lc_2/out
T_18_12_sp4_v_t_45
T_15_16_sp4_h_l_1
T_18_12_sp4_v_t_36
T_19_12_sp4_h_l_6
T_22_12_sp4_v_t_43
T_22_13_lc_trk_g3_3
T_22_13_wire_logic_cluster/lc_1/cen

T_17_15_wire_logic_cluster/lc_2/out
T_18_12_sp4_v_t_45
T_15_16_sp4_h_l_1
T_18_12_sp4_v_t_36
T_19_12_sp4_h_l_6
T_22_12_sp4_v_t_43
T_22_13_lc_trk_g3_3
T_22_13_wire_logic_cluster/lc_1/cen

T_17_15_wire_logic_cluster/lc_2/out
T_18_12_sp4_v_t_45
T_15_16_sp4_h_l_1
T_18_12_sp4_v_t_36
T_19_12_sp4_h_l_6
T_22_12_sp4_v_t_43
T_22_13_lc_trk_g3_3
T_22_13_wire_logic_cluster/lc_1/cen

T_17_15_wire_logic_cluster/lc_2/out
T_18_12_sp4_v_t_45
T_15_16_sp4_h_l_1
T_18_12_sp4_v_t_36
T_19_12_sp4_h_l_6
T_22_12_sp4_v_t_43
T_22_13_lc_trk_g3_3
T_22_13_wire_logic_cluster/lc_1/cen

T_17_15_wire_logic_cluster/lc_2/out
T_18_12_sp4_v_t_45
T_15_16_sp4_h_l_1
T_18_12_sp4_v_t_36
T_19_12_sp4_h_l_6
T_22_8_sp4_v_t_43
T_22_11_lc_trk_g1_3
T_22_11_wire_logic_cluster/lc_4/cen

T_17_15_wire_logic_cluster/lc_2/out
T_18_12_sp4_v_t_45
T_15_16_sp4_h_l_1
T_18_12_sp4_v_t_36
T_19_12_sp4_h_l_6
T_22_8_sp4_v_t_43
T_22_11_lc_trk_g1_3
T_22_11_wire_logic_cluster/lc_4/cen

T_17_15_wire_logic_cluster/lc_2/out
T_18_12_sp4_v_t_45
T_15_16_sp4_h_l_1
T_18_12_sp4_v_t_36
T_19_12_sp4_h_l_6
T_19_12_lc_trk_g1_3
T_19_12_wire_logic_cluster/lc_0/cen

T_17_15_wire_logic_cluster/lc_2/out
T_18_12_sp4_v_t_45
T_15_16_sp4_h_l_1
T_18_12_sp4_v_t_36
T_19_12_sp4_h_l_6
T_19_12_lc_trk_g1_3
T_19_12_wire_logic_cluster/lc_0/cen

T_17_15_wire_logic_cluster/lc_2/out
T_18_12_sp4_v_t_45
T_15_16_sp4_h_l_1
T_18_12_sp4_v_t_36
T_19_12_sp4_h_l_6
T_19_12_lc_trk_g1_3
T_19_12_wire_logic_cluster/lc_0/cen

T_17_15_wire_logic_cluster/lc_2/out
T_18_14_sp4_v_t_37
T_19_18_sp4_h_l_0
T_22_14_sp4_v_t_43
T_21_15_lc_trk_g3_3
T_21_15_wire_logic_cluster/lc_0/cen

T_17_15_wire_logic_cluster/lc_2/out
T_18_14_sp4_v_t_37
T_19_18_sp4_h_l_0
T_22_14_sp4_v_t_43
T_21_15_lc_trk_g3_3
T_21_15_wire_logic_cluster/lc_0/cen

T_17_15_wire_logic_cluster/lc_2/out
T_18_14_sp4_v_t_37
T_19_18_sp4_h_l_0
T_22_14_sp4_v_t_43
T_21_15_lc_trk_g3_3
T_21_15_wire_logic_cluster/lc_0/cen

T_17_15_wire_logic_cluster/lc_2/out
T_18_14_sp4_v_t_37
T_19_18_sp4_h_l_0
T_22_14_sp4_v_t_43
T_21_15_lc_trk_g3_3
T_21_15_wire_logic_cluster/lc_0/cen

T_17_15_wire_logic_cluster/lc_2/out
T_18_14_sp4_v_t_37
T_19_18_sp4_h_l_0
T_22_14_sp4_v_t_43
T_21_15_lc_trk_g3_3
T_21_15_wire_logic_cluster/lc_0/cen

T_17_15_wire_logic_cluster/lc_2/out
T_18_14_sp4_v_t_37
T_19_18_sp4_h_l_0
T_22_14_sp4_v_t_43
T_21_15_lc_trk_g3_3
T_21_15_wire_logic_cluster/lc_0/cen

T_17_15_wire_logic_cluster/lc_2/out
T_18_14_sp4_v_t_37
T_19_18_sp4_h_l_0
T_22_14_sp4_v_t_43
T_21_15_lc_trk_g3_3
T_21_15_wire_logic_cluster/lc_0/cen

T_17_15_wire_logic_cluster/lc_2/out
T_18_14_sp4_v_t_37
T_19_18_sp4_h_l_0
T_22_14_sp4_v_t_43
T_21_15_lc_trk_g3_3
T_21_15_wire_logic_cluster/lc_0/cen

T_17_15_wire_logic_cluster/lc_2/out
T_18_14_sp4_v_t_37
T_15_14_sp4_h_l_6
T_15_14_lc_trk_g1_3
T_15_14_wire_logic_cluster/lc_2/cen

T_17_15_wire_logic_cluster/lc_2/out
T_18_14_sp4_v_t_37
T_15_14_sp4_h_l_6
T_15_14_lc_trk_g1_3
T_15_14_wire_logic_cluster/lc_2/cen

T_17_15_wire_logic_cluster/lc_2/out
T_18_12_sp4_v_t_45
T_19_16_sp4_h_l_2
T_20_16_lc_trk_g2_2
T_20_16_wire_logic_cluster/lc_0/cen

T_17_15_wire_logic_cluster/lc_2/out
T_18_12_sp4_v_t_45
T_19_16_sp4_h_l_2
T_20_16_lc_trk_g2_2
T_20_16_wire_logic_cluster/lc_0/cen

T_17_15_wire_logic_cluster/lc_2/out
T_18_12_sp4_v_t_45
T_19_16_sp4_h_l_2
T_20_16_lc_trk_g2_2
T_20_16_wire_logic_cluster/lc_0/cen

T_17_15_wire_logic_cluster/lc_2/out
T_16_14_lc_trk_g2_2
T_16_14_wire_logic_cluster/lc_3/cen

T_17_15_wire_logic_cluster/lc_2/out
T_16_14_lc_trk_g2_2
T_16_14_wire_logic_cluster/lc_3/cen

T_17_15_wire_logic_cluster/lc_2/out
T_16_14_lc_trk_g2_2
T_16_14_wire_logic_cluster/lc_3/cen

T_17_15_wire_logic_cluster/lc_2/out
T_16_14_lc_trk_g2_2
T_16_14_wire_logic_cluster/lc_3/cen

T_17_15_wire_logic_cluster/lc_2/out
T_16_14_lc_trk_g2_2
T_16_14_wire_logic_cluster/lc_3/cen

T_17_15_wire_logic_cluster/lc_2/out
T_16_14_lc_trk_g2_2
T_16_14_wire_logic_cluster/lc_3/cen

T_17_15_wire_logic_cluster/lc_2/out
T_16_14_lc_trk_g2_2
T_16_14_wire_logic_cluster/lc_3/cen

T_17_15_wire_logic_cluster/lc_2/out
T_16_14_lc_trk_g2_2
T_16_14_wire_logic_cluster/lc_3/cen

T_17_15_wire_logic_cluster/lc_2/out
T_18_14_lc_trk_g2_2
T_18_14_wire_logic_cluster/lc_3/cen

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_4_20
T_16_11_wire_logic_cluster/lc_4/out
T_15_11_lc_trk_g3_4
T_15_11_wire_logic_cluster/lc_4/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_1_0_17_cascade_
T_13_11_wire_logic_cluster/lc_2/ltout
T_13_11_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_i_0_18_cascade_
T_22_12_wire_logic_cluster/lc_1/ltout
T_22_12_wire_logic_cluster/lc_2/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_764
T_15_17_wire_logic_cluster/lc_1/out
T_15_14_sp4_v_t_42
T_16_14_sp4_h_l_7
T_19_10_sp4_v_t_42
T_20_10_sp4_h_l_0
T_20_10_lc_trk_g0_5
T_20_10_wire_logic_cluster/lc_3/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.N_1832_0
T_9_16_wire_logic_cluster/lc_5/out
T_8_16_lc_trk_g2_5
T_8_16_input0_5
T_8_16_wire_bram/ram/WADDR_2
T_8_14_upADDR_2
T_8_14_wire_bram/ram/WADDR_2
T_8_12_upADDR_2
T_8_12_wire_bram/ram/WADDR_2
T_8_10_upADDR_2
T_8_10_wire_bram/ram/WADDR_2
T_8_8_upADDR_2
T_8_8_wire_bram/ram/WADDR_2
T_8_6_upADDR_2
T_8_6_wire_bram/ram/WADDR_2
T_8_4_upADDR_2
T_8_4_wire_bram/ram/WADDR_2
T_8_2_upADDR_2
T_8_2_wire_bram/ram/WADDR_2

T_9_16_wire_logic_cluster/lc_5/out
T_8_15_lc_trk_g2_5
T_8_15_input0_5
T_8_15_wire_bram/ram/RADDR_2
T_8_13_upADDR_2
T_8_13_wire_bram/ram/RADDR_2
T_8_11_upADDR_2
T_8_11_wire_bram/ram/RADDR_2
T_8_9_upADDR_2
T_8_9_wire_bram/ram/RADDR_2
T_8_7_upADDR_2
T_8_7_wire_bram/ram/RADDR_2
T_8_5_upADDR_2
T_8_5_wire_bram/ram/RADDR_2
T_8_3_upADDR_2
T_8_3_wire_bram/ram/RADDR_2
T_8_1_upADDR_2
T_8_1_wire_bram/ram/RADDR_2

T_9_16_wire_logic_cluster/lc_5/out
T_8_16_lc_trk_g2_5
T_8_16_input0_5
T_8_16_wire_bram/ram/WADDR_2
T_8_14_upADDR_2
T_8_14_wire_bram/ram/WADDR_2
T_8_12_upADDR_2
T_8_12_wire_bram/ram/WADDR_2
T_8_10_upADDR_2
T_8_10_wire_bram/ram/WADDR_2
T_8_8_upADDR_2
T_8_8_wire_bram/ram/WADDR_2
T_8_6_upADDR_2
T_8_6_wire_bram/ram/WADDR_2
T_8_4_upADDR_2
T_8_4_wire_bram/ram/WADDR_2

T_9_16_wire_logic_cluster/lc_5/out
T_8_15_lc_trk_g2_5
T_8_15_input0_5
T_8_15_wire_bram/ram/RADDR_2
T_8_13_upADDR_2
T_8_13_wire_bram/ram/RADDR_2
T_8_11_upADDR_2
T_8_11_wire_bram/ram/RADDR_2
T_8_9_upADDR_2
T_8_9_wire_bram/ram/RADDR_2
T_8_7_upADDR_2
T_8_7_wire_bram/ram/RADDR_2
T_8_5_upADDR_2
T_8_5_wire_bram/ram/RADDR_2
T_8_3_upADDR_2
T_8_3_wire_bram/ram/RADDR_2

T_9_16_wire_logic_cluster/lc_5/out
T_8_16_lc_trk_g2_5
T_8_16_input0_5
T_8_16_wire_bram/ram/WADDR_2
T_8_14_upADDR_2
T_8_14_wire_bram/ram/WADDR_2
T_8_12_upADDR_2
T_8_12_wire_bram/ram/WADDR_2
T_8_10_upADDR_2
T_8_10_wire_bram/ram/WADDR_2
T_8_8_upADDR_2
T_8_8_wire_bram/ram/WADDR_2
T_8_6_upADDR_2
T_8_6_wire_bram/ram/WADDR_2

T_9_16_wire_logic_cluster/lc_5/out
T_8_15_lc_trk_g2_5
T_8_15_input0_5
T_8_15_wire_bram/ram/RADDR_2
T_8_13_upADDR_2
T_8_13_wire_bram/ram/RADDR_2
T_8_11_upADDR_2
T_8_11_wire_bram/ram/RADDR_2
T_8_9_upADDR_2
T_8_9_wire_bram/ram/RADDR_2
T_8_7_upADDR_2
T_8_7_wire_bram/ram/RADDR_2
T_8_5_upADDR_2
T_8_5_wire_bram/ram/RADDR_2

T_9_16_wire_logic_cluster/lc_5/out
T_8_16_lc_trk_g2_5
T_8_16_input0_5
T_8_16_wire_bram/ram/WADDR_2
T_8_14_upADDR_2
T_8_14_wire_bram/ram/WADDR_2
T_8_12_upADDR_2
T_8_12_wire_bram/ram/WADDR_2
T_8_10_upADDR_2
T_8_10_wire_bram/ram/WADDR_2
T_8_8_upADDR_2
T_8_8_wire_bram/ram/WADDR_2

T_9_16_wire_logic_cluster/lc_5/out
T_8_15_lc_trk_g2_5
T_8_15_input0_5
T_8_15_wire_bram/ram/RADDR_2
T_8_13_upADDR_2
T_8_13_wire_bram/ram/RADDR_2
T_8_11_upADDR_2
T_8_11_wire_bram/ram/RADDR_2
T_8_9_upADDR_2
T_8_9_wire_bram/ram/RADDR_2
T_8_7_upADDR_2
T_8_7_wire_bram/ram/RADDR_2

T_9_16_wire_logic_cluster/lc_5/out
T_8_16_lc_trk_g2_5
T_8_16_input0_5
T_8_16_wire_bram/ram/WADDR_2
T_8_14_upADDR_2
T_8_14_wire_bram/ram/WADDR_2
T_8_12_upADDR_2
T_8_12_wire_bram/ram/WADDR_2
T_8_10_upADDR_2
T_8_10_wire_bram/ram/WADDR_2

T_9_16_wire_logic_cluster/lc_5/out
T_8_15_lc_trk_g2_5
T_8_15_input0_5
T_8_15_wire_bram/ram/RADDR_2
T_8_13_upADDR_2
T_8_13_wire_bram/ram/RADDR_2
T_8_11_upADDR_2
T_8_11_wire_bram/ram/RADDR_2
T_8_9_upADDR_2
T_8_9_wire_bram/ram/RADDR_2

T_9_16_wire_logic_cluster/lc_5/out
T_8_16_lc_trk_g2_5
T_8_16_input0_5
T_8_16_wire_bram/ram/WADDR_2
T_8_14_upADDR_2
T_8_14_wire_bram/ram/WADDR_2
T_8_12_upADDR_2
T_8_12_wire_bram/ram/WADDR_2

T_9_16_wire_logic_cluster/lc_5/out
T_8_15_lc_trk_g2_5
T_8_15_input0_5
T_8_15_wire_bram/ram/RADDR_2
T_8_13_upADDR_2
T_8_13_wire_bram/ram/RADDR_2
T_8_11_upADDR_2
T_8_11_wire_bram/ram/RADDR_2

T_9_16_wire_logic_cluster/lc_5/out
T_8_16_lc_trk_g2_5
T_8_16_input0_5
T_8_16_wire_bram/ram/WADDR_2
T_8_14_upADDR_2
T_8_14_wire_bram/ram/WADDR_2

T_9_16_wire_logic_cluster/lc_5/out
T_8_15_lc_trk_g2_5
T_8_15_input0_5
T_8_15_wire_bram/ram/RADDR_2
T_8_13_upADDR_2
T_8_13_wire_bram/ram/RADDR_2

T_9_16_wire_logic_cluster/lc_5/out
T_8_16_lc_trk_g2_5
T_8_16_input0_5
T_8_16_wire_bram/ram/WADDR_2

T_9_16_wire_logic_cluster/lc_5/out
T_8_15_lc_trk_g2_5
T_8_15_input0_5
T_8_15_wire_bram/ram/RADDR_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_215_0_cascade_
T_17_11_wire_logic_cluster/lc_0/ltout
T_17_11_wire_logic_cluster/lc_1/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.N_1830_0
T_9_16_wire_logic_cluster/lc_6/out
T_8_16_lc_trk_g3_6
T_8_16_input0_7
T_8_16_wire_bram/ram/WADDR_0
T_8_14_upADDR_0
T_8_14_wire_bram/ram/WADDR_0
T_8_12_upADDR_0
T_8_12_wire_bram/ram/WADDR_0
T_8_10_upADDR_0
T_8_10_wire_bram/ram/WADDR_0
T_8_8_upADDR_0
T_8_8_wire_bram/ram/WADDR_0
T_8_6_upADDR_0
T_8_6_wire_bram/ram/WADDR_0
T_8_4_upADDR_0
T_8_4_wire_bram/ram/WADDR_0
T_8_2_upADDR_0
T_8_2_wire_bram/ram/WADDR_0

T_9_16_wire_logic_cluster/lc_6/out
T_8_15_lc_trk_g3_6
T_8_15_input0_7
T_8_15_wire_bram/ram/RADDR_0
T_8_13_upADDR_0
T_8_13_wire_bram/ram/RADDR_0
T_8_11_upADDR_0
T_8_11_wire_bram/ram/RADDR_0
T_8_9_upADDR_0
T_8_9_wire_bram/ram/RADDR_0
T_8_7_upADDR_0
T_8_7_wire_bram/ram/RADDR_0
T_8_5_upADDR_0
T_8_5_wire_bram/ram/RADDR_0
T_8_3_upADDR_0
T_8_3_wire_bram/ram/RADDR_0
T_8_1_upADDR_0
T_8_1_wire_bram/ram/RADDR_0

T_9_16_wire_logic_cluster/lc_6/out
T_8_16_lc_trk_g3_6
T_8_16_input0_7
T_8_16_wire_bram/ram/WADDR_0
T_8_14_upADDR_0
T_8_14_wire_bram/ram/WADDR_0
T_8_12_upADDR_0
T_8_12_wire_bram/ram/WADDR_0
T_8_10_upADDR_0
T_8_10_wire_bram/ram/WADDR_0
T_8_8_upADDR_0
T_8_8_wire_bram/ram/WADDR_0
T_8_6_upADDR_0
T_8_6_wire_bram/ram/WADDR_0
T_8_4_upADDR_0
T_8_4_wire_bram/ram/WADDR_0

T_9_16_wire_logic_cluster/lc_6/out
T_8_15_lc_trk_g3_6
T_8_15_input0_7
T_8_15_wire_bram/ram/RADDR_0
T_8_13_upADDR_0
T_8_13_wire_bram/ram/RADDR_0
T_8_11_upADDR_0
T_8_11_wire_bram/ram/RADDR_0
T_8_9_upADDR_0
T_8_9_wire_bram/ram/RADDR_0
T_8_7_upADDR_0
T_8_7_wire_bram/ram/RADDR_0
T_8_5_upADDR_0
T_8_5_wire_bram/ram/RADDR_0
T_8_3_upADDR_0
T_8_3_wire_bram/ram/RADDR_0

T_9_16_wire_logic_cluster/lc_6/out
T_8_16_lc_trk_g3_6
T_8_16_input0_7
T_8_16_wire_bram/ram/WADDR_0
T_8_14_upADDR_0
T_8_14_wire_bram/ram/WADDR_0
T_8_12_upADDR_0
T_8_12_wire_bram/ram/WADDR_0
T_8_10_upADDR_0
T_8_10_wire_bram/ram/WADDR_0
T_8_8_upADDR_0
T_8_8_wire_bram/ram/WADDR_0
T_8_6_upADDR_0
T_8_6_wire_bram/ram/WADDR_0

T_9_16_wire_logic_cluster/lc_6/out
T_8_15_lc_trk_g3_6
T_8_15_input0_7
T_8_15_wire_bram/ram/RADDR_0
T_8_13_upADDR_0
T_8_13_wire_bram/ram/RADDR_0
T_8_11_upADDR_0
T_8_11_wire_bram/ram/RADDR_0
T_8_9_upADDR_0
T_8_9_wire_bram/ram/RADDR_0
T_8_7_upADDR_0
T_8_7_wire_bram/ram/RADDR_0
T_8_5_upADDR_0
T_8_5_wire_bram/ram/RADDR_0

T_9_16_wire_logic_cluster/lc_6/out
T_8_16_lc_trk_g3_6
T_8_16_input0_7
T_8_16_wire_bram/ram/WADDR_0
T_8_14_upADDR_0
T_8_14_wire_bram/ram/WADDR_0
T_8_12_upADDR_0
T_8_12_wire_bram/ram/WADDR_0
T_8_10_upADDR_0
T_8_10_wire_bram/ram/WADDR_0
T_8_8_upADDR_0
T_8_8_wire_bram/ram/WADDR_0

T_9_16_wire_logic_cluster/lc_6/out
T_8_15_lc_trk_g3_6
T_8_15_input0_7
T_8_15_wire_bram/ram/RADDR_0
T_8_13_upADDR_0
T_8_13_wire_bram/ram/RADDR_0
T_8_11_upADDR_0
T_8_11_wire_bram/ram/RADDR_0
T_8_9_upADDR_0
T_8_9_wire_bram/ram/RADDR_0
T_8_7_upADDR_0
T_8_7_wire_bram/ram/RADDR_0

T_9_16_wire_logic_cluster/lc_6/out
T_8_16_lc_trk_g3_6
T_8_16_input0_7
T_8_16_wire_bram/ram/WADDR_0
T_8_14_upADDR_0
T_8_14_wire_bram/ram/WADDR_0
T_8_12_upADDR_0
T_8_12_wire_bram/ram/WADDR_0
T_8_10_upADDR_0
T_8_10_wire_bram/ram/WADDR_0

T_9_16_wire_logic_cluster/lc_6/out
T_8_15_lc_trk_g3_6
T_8_15_input0_7
T_8_15_wire_bram/ram/RADDR_0
T_8_13_upADDR_0
T_8_13_wire_bram/ram/RADDR_0
T_8_11_upADDR_0
T_8_11_wire_bram/ram/RADDR_0
T_8_9_upADDR_0
T_8_9_wire_bram/ram/RADDR_0

T_9_16_wire_logic_cluster/lc_6/out
T_8_16_lc_trk_g3_6
T_8_16_input0_7
T_8_16_wire_bram/ram/WADDR_0
T_8_14_upADDR_0
T_8_14_wire_bram/ram/WADDR_0
T_8_12_upADDR_0
T_8_12_wire_bram/ram/WADDR_0

T_9_16_wire_logic_cluster/lc_6/out
T_8_15_lc_trk_g3_6
T_8_15_input0_7
T_8_15_wire_bram/ram/RADDR_0
T_8_13_upADDR_0
T_8_13_wire_bram/ram/RADDR_0
T_8_11_upADDR_0
T_8_11_wire_bram/ram/RADDR_0

T_9_16_wire_logic_cluster/lc_6/out
T_8_16_lc_trk_g3_6
T_8_16_input0_7
T_8_16_wire_bram/ram/WADDR_0
T_8_14_upADDR_0
T_8_14_wire_bram/ram/WADDR_0

T_9_16_wire_logic_cluster/lc_6/out
T_8_15_lc_trk_g3_6
T_8_15_input0_7
T_8_15_wire_bram/ram/RADDR_0
T_8_13_upADDR_0
T_8_13_wire_bram/ram/RADDR_0

T_9_16_wire_logic_cluster/lc_6/out
T_8_16_lc_trk_g3_6
T_8_16_input0_7
T_8_16_wire_bram/ram/WADDR_0

T_9_16_wire_logic_cluster/lc_6/out
T_8_15_lc_trk_g3_6
T_8_15_input0_7
T_8_15_wire_bram/ram/RADDR_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_643
T_13_16_wire_logic_cluster/lc_3/out
T_13_7_sp12_v_t_22
T_13_9_lc_trk_g3_5
T_13_9_wire_logic_cluster/lc_4/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_775
T_12_16_wire_logic_cluster/lc_6/out
T_13_13_sp4_v_t_37
T_13_9_sp4_v_t_37
T_13_10_lc_trk_g2_5
T_13_10_wire_logic_cluster/lc_3/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.count_bitsZ0Z_3
T_11_19_wire_logic_cluster/lc_3/out
T_12_19_lc_trk_g1_3
T_12_19_wire_logic_cluster/lc_3/in_3

T_11_19_wire_logic_cluster/lc_3/out
T_11_19_lc_trk_g1_3
T_11_19_wire_logic_cluster/lc_3/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ns_i_a2_1_1_3
T_12_19_wire_logic_cluster/lc_3/out
T_11_18_lc_trk_g3_3
T_11_18_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.N_393_0_cascade_
T_9_8_wire_logic_cluster/lc_2/ltout
T_9_8_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.N_466_0
T_9_8_wire_logic_cluster/lc_3/out
T_9_8_sp4_h_l_11
T_8_8_sp4_v_t_40
T_8_12_sp4_v_t_45
T_8_14_lc_trk_g3_0
T_8_14_wire_bram/ram/WDATA_3

T_9_8_wire_logic_cluster/lc_3/out
T_9_8_sp4_h_l_11
T_8_4_sp4_v_t_46
T_8_0_span4_vert_42
T_8_2_lc_trk_g2_7
T_8_2_wire_bram/ram/WDATA_3

T_9_8_wire_logic_cluster/lc_3/out
T_9_8_sp4_h_l_11
T_8_8_sp4_v_t_40
T_8_10_lc_trk_g2_5
T_8_10_wire_bram/ram/WDATA_3

T_9_8_wire_logic_cluster/lc_3/out
T_9_8_sp4_h_l_11
T_8_4_sp4_v_t_46
T_8_6_lc_trk_g2_3
T_8_6_wire_bram/ram/WDATA_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.N_1996
T_11_18_wire_logic_cluster/lc_1/out
T_11_14_sp4_v_t_39
T_8_14_sp4_h_l_2
T_10_14_lc_trk_g3_7
T_10_14_wire_logic_cluster/lc_4/in_0

T_11_18_wire_logic_cluster/lc_1/out
T_11_14_sp4_v_t_39
T_8_14_sp4_h_l_2
T_10_14_lc_trk_g3_7
T_10_14_wire_logic_cluster/lc_7/in_3

T_11_18_wire_logic_cluster/lc_1/out
T_12_18_lc_trk_g0_1
T_12_18_wire_logic_cluster/lc_3/in_0

T_11_18_wire_logic_cluster/lc_1/out
T_12_17_lc_trk_g3_1
T_12_17_wire_logic_cluster/lc_4/in_0

T_11_18_wire_logic_cluster/lc_1/out
T_12_18_lc_trk_g0_1
T_12_18_wire_logic_cluster/lc_2/in_1

T_11_18_wire_logic_cluster/lc_1/out
T_11_17_lc_trk_g1_1
T_11_17_wire_logic_cluster/lc_3/in_1

T_11_18_wire_logic_cluster/lc_1/out
T_11_17_lc_trk_g1_1
T_11_17_wire_logic_cluster/lc_5/in_3

T_11_18_wire_logic_cluster/lc_1/out
T_12_17_lc_trk_g3_1
T_12_17_wire_logic_cluster/lc_3/in_3

T_11_18_wire_logic_cluster/lc_1/out
T_12_17_lc_trk_g3_1
T_12_17_wire_logic_cluster/lc_7/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_885
T_12_13_wire_logic_cluster/lc_6/out
T_13_12_sp4_v_t_45
T_10_12_sp4_h_l_8
T_10_12_lc_trk_g1_5
T_10_12_input_2_0
T_10_12_wire_logic_cluster/lc_0/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_i_0_3_cascade_
T_14_14_wire_logic_cluster/lc_1/ltout
T_14_14_wire_logic_cluster/lc_2/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_316
T_12_13_wire_logic_cluster/lc_5/out
T_11_13_sp4_h_l_2
T_10_9_sp4_v_t_42
T_10_10_lc_trk_g3_2
T_10_10_wire_logic_cluster/lc_3/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_799_0_i_0_0
T_23_17_wire_logic_cluster/lc_6/out
T_23_17_lc_trk_g2_6
T_23_17_wire_logic_cluster/lc_2/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.addr_memZ0Z_3
T_9_16_wire_logic_cluster/lc_7/out
T_8_16_lc_trk_g3_7
T_8_16_input0_4
T_8_16_wire_bram/ram/WADDR_3
T_8_14_upADDR_3
T_8_14_wire_bram/ram/WADDR_3
T_8_12_upADDR_3
T_8_12_wire_bram/ram/WADDR_3
T_8_10_upADDR_3
T_8_10_wire_bram/ram/WADDR_3
T_8_8_upADDR_3
T_8_8_wire_bram/ram/WADDR_3
T_8_6_upADDR_3
T_8_6_wire_bram/ram/WADDR_3
T_8_4_upADDR_3
T_8_4_wire_bram/ram/WADDR_3
T_8_2_upADDR_3
T_8_2_wire_bram/ram/WADDR_3

T_9_16_wire_logic_cluster/lc_7/out
T_8_15_lc_trk_g3_7
T_8_15_input0_4
T_8_15_wire_bram/ram/RADDR_3
T_8_13_upADDR_3
T_8_13_wire_bram/ram/RADDR_3
T_8_11_upADDR_3
T_8_11_wire_bram/ram/RADDR_3
T_8_9_upADDR_3
T_8_9_wire_bram/ram/RADDR_3
T_8_7_upADDR_3
T_8_7_wire_bram/ram/RADDR_3
T_8_5_upADDR_3
T_8_5_wire_bram/ram/RADDR_3
T_8_3_upADDR_3
T_8_3_wire_bram/ram/RADDR_3
T_8_1_upADDR_3
T_8_1_wire_bram/ram/RADDR_3

T_9_16_wire_logic_cluster/lc_7/out
T_8_16_lc_trk_g3_7
T_8_16_input0_4
T_8_16_wire_bram/ram/WADDR_3
T_8_14_upADDR_3
T_8_14_wire_bram/ram/WADDR_3
T_8_12_upADDR_3
T_8_12_wire_bram/ram/WADDR_3
T_8_10_upADDR_3
T_8_10_wire_bram/ram/WADDR_3
T_8_8_upADDR_3
T_8_8_wire_bram/ram/WADDR_3
T_8_6_upADDR_3
T_8_6_wire_bram/ram/WADDR_3
T_8_4_upADDR_3
T_8_4_wire_bram/ram/WADDR_3

T_9_16_wire_logic_cluster/lc_7/out
T_8_15_lc_trk_g3_7
T_8_15_input0_4
T_8_15_wire_bram/ram/RADDR_3
T_8_13_upADDR_3
T_8_13_wire_bram/ram/RADDR_3
T_8_11_upADDR_3
T_8_11_wire_bram/ram/RADDR_3
T_8_9_upADDR_3
T_8_9_wire_bram/ram/RADDR_3
T_8_7_upADDR_3
T_8_7_wire_bram/ram/RADDR_3
T_8_5_upADDR_3
T_8_5_wire_bram/ram/RADDR_3
T_8_3_upADDR_3
T_8_3_wire_bram/ram/RADDR_3

T_9_16_wire_logic_cluster/lc_7/out
T_8_16_lc_trk_g3_7
T_8_16_input0_4
T_8_16_wire_bram/ram/WADDR_3
T_8_14_upADDR_3
T_8_14_wire_bram/ram/WADDR_3
T_8_12_upADDR_3
T_8_12_wire_bram/ram/WADDR_3
T_8_10_upADDR_3
T_8_10_wire_bram/ram/WADDR_3
T_8_8_upADDR_3
T_8_8_wire_bram/ram/WADDR_3
T_8_6_upADDR_3
T_8_6_wire_bram/ram/WADDR_3

T_9_16_wire_logic_cluster/lc_7/out
T_8_15_lc_trk_g3_7
T_8_15_input0_4
T_8_15_wire_bram/ram/RADDR_3
T_8_13_upADDR_3
T_8_13_wire_bram/ram/RADDR_3
T_8_11_upADDR_3
T_8_11_wire_bram/ram/RADDR_3
T_8_9_upADDR_3
T_8_9_wire_bram/ram/RADDR_3
T_8_7_upADDR_3
T_8_7_wire_bram/ram/RADDR_3
T_8_5_upADDR_3
T_8_5_wire_bram/ram/RADDR_3

T_9_16_wire_logic_cluster/lc_7/out
T_8_16_lc_trk_g3_7
T_8_16_input0_4
T_8_16_wire_bram/ram/WADDR_3
T_8_14_upADDR_3
T_8_14_wire_bram/ram/WADDR_3
T_8_12_upADDR_3
T_8_12_wire_bram/ram/WADDR_3
T_8_10_upADDR_3
T_8_10_wire_bram/ram/WADDR_3
T_8_8_upADDR_3
T_8_8_wire_bram/ram/WADDR_3

T_9_16_wire_logic_cluster/lc_7/out
T_8_15_lc_trk_g3_7
T_8_15_input0_4
T_8_15_wire_bram/ram/RADDR_3
T_8_13_upADDR_3
T_8_13_wire_bram/ram/RADDR_3
T_8_11_upADDR_3
T_8_11_wire_bram/ram/RADDR_3
T_8_9_upADDR_3
T_8_9_wire_bram/ram/RADDR_3
T_8_7_upADDR_3
T_8_7_wire_bram/ram/RADDR_3

T_9_16_wire_logic_cluster/lc_7/out
T_8_16_lc_trk_g3_7
T_8_16_input0_4
T_8_16_wire_bram/ram/WADDR_3
T_8_14_upADDR_3
T_8_14_wire_bram/ram/WADDR_3
T_8_12_upADDR_3
T_8_12_wire_bram/ram/WADDR_3
T_8_10_upADDR_3
T_8_10_wire_bram/ram/WADDR_3

T_9_16_wire_logic_cluster/lc_7/out
T_8_15_lc_trk_g3_7
T_8_15_input0_4
T_8_15_wire_bram/ram/RADDR_3
T_8_13_upADDR_3
T_8_13_wire_bram/ram/RADDR_3
T_8_11_upADDR_3
T_8_11_wire_bram/ram/RADDR_3
T_8_9_upADDR_3
T_8_9_wire_bram/ram/RADDR_3

T_9_16_wire_logic_cluster/lc_7/out
T_8_16_lc_trk_g3_7
T_8_16_input0_4
T_8_16_wire_bram/ram/WADDR_3
T_8_14_upADDR_3
T_8_14_wire_bram/ram/WADDR_3
T_8_12_upADDR_3
T_8_12_wire_bram/ram/WADDR_3

T_9_16_wire_logic_cluster/lc_7/out
T_8_15_lc_trk_g3_7
T_8_15_input0_4
T_8_15_wire_bram/ram/RADDR_3
T_8_13_upADDR_3
T_8_13_wire_bram/ram/RADDR_3
T_8_11_upADDR_3
T_8_11_wire_bram/ram/RADDR_3

T_9_16_wire_logic_cluster/lc_7/out
T_8_16_lc_trk_g3_7
T_8_16_input0_4
T_8_16_wire_bram/ram/WADDR_3
T_8_14_upADDR_3
T_8_14_wire_bram/ram/WADDR_3

T_9_16_wire_logic_cluster/lc_7/out
T_8_15_lc_trk_g3_7
T_8_15_input0_4
T_8_15_wire_bram/ram/RADDR_3
T_8_13_upADDR_3
T_8_13_wire_bram/ram/RADDR_3

T_9_16_wire_logic_cluster/lc_7/out
T_8_16_lc_trk_g3_7
T_8_16_input0_4
T_8_16_wire_bram/ram/WADDR_3

T_9_16_wire_logic_cluster/lc_7/out
T_8_15_lc_trk_g3_7
T_8_15_input0_4
T_8_15_wire_bram/ram/RADDR_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_14_0
T_21_19_wire_logic_cluster/lc_1/out
T_21_19_sp4_h_l_7
T_24_15_sp4_v_t_36
T_24_18_lc_trk_g1_4
T_24_18_wire_logic_cluster/lc_6/in_1

T_21_19_wire_logic_cluster/lc_1/out
T_21_19_sp4_h_l_7
T_17_19_sp4_h_l_10
T_16_15_sp4_v_t_38
T_16_17_lc_trk_g2_3
T_16_17_wire_logic_cluster/lc_3/in_0

T_21_19_wire_logic_cluster/lc_1/out
T_21_19_sp4_h_l_7
T_17_19_sp4_h_l_10
T_16_15_sp4_v_t_38
T_16_17_lc_trk_g2_3
T_16_17_wire_logic_cluster/lc_5/in_0

T_21_19_wire_logic_cluster/lc_1/out
T_21_19_sp4_h_l_7
T_17_19_sp4_h_l_10
T_20_15_sp4_v_t_47
T_19_18_lc_trk_g3_7
T_19_18_wire_logic_cluster/lc_4/in_0

T_21_19_wire_logic_cluster/lc_1/out
T_21_19_sp4_h_l_7
T_17_19_sp4_h_l_10
T_16_15_sp4_v_t_38
T_16_17_lc_trk_g2_3
T_16_17_wire_logic_cluster/lc_4/in_1

T_21_19_wire_logic_cluster/lc_1/out
T_21_19_sp4_h_l_7
T_17_19_sp4_h_l_10
T_16_15_sp4_v_t_38
T_16_17_lc_trk_g2_3
T_16_17_wire_logic_cluster/lc_6/in_1

T_21_19_wire_logic_cluster/lc_1/out
T_21_19_sp4_h_l_7
T_17_19_sp4_h_l_10
T_20_15_sp4_v_t_47
T_19_18_lc_trk_g3_7
T_19_18_wire_logic_cluster/lc_3/in_1

T_21_19_wire_logic_cluster/lc_1/out
T_21_19_sp4_h_l_7
T_17_19_sp4_h_l_10
T_20_15_sp4_v_t_47
T_19_18_lc_trk_g3_7
T_19_18_wire_logic_cluster/lc_5/in_1

T_21_19_wire_logic_cluster/lc_1/out
T_21_19_sp4_h_l_7
T_17_19_sp4_h_l_10
T_20_15_sp4_v_t_47
T_19_18_lc_trk_g3_7
T_19_18_input_2_2
T_19_18_wire_logic_cluster/lc_2/in_2

T_21_19_wire_logic_cluster/lc_1/out
T_21_19_sp4_h_l_7
T_17_19_sp4_h_l_10
T_18_19_lc_trk_g3_2
T_18_19_wire_logic_cluster/lc_2/in_3

T_21_19_wire_logic_cluster/lc_1/out
T_21_19_sp4_h_l_7
T_17_19_sp4_h_l_10
T_18_19_lc_trk_g3_2
T_18_19_wire_logic_cluster/lc_5/in_0

T_21_19_wire_logic_cluster/lc_1/out
T_21_19_sp4_h_l_7
T_17_19_sp4_h_l_10
T_18_19_lc_trk_g3_2
T_18_19_wire_logic_cluster/lc_7/in_0

T_21_19_wire_logic_cluster/lc_1/out
T_21_19_sp4_h_l_7
T_17_19_sp4_h_l_10
T_18_19_lc_trk_g3_2
T_18_19_wire_logic_cluster/lc_6/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_address_0
T_24_18_wire_logic_cluster/lc_6/out
T_15_18_sp12_h_l_0
T_19_18_lc_trk_g1_3
T_19_18_wire_logic_cluster/lc_7/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.count_bitsZ0Z_4
T_11_19_wire_logic_cluster/lc_4/out
T_12_19_lc_trk_g0_4
T_12_19_wire_logic_cluster/lc_3/in_1

T_11_19_wire_logic_cluster/lc_4/out
T_11_19_lc_trk_g0_4
T_11_19_wire_logic_cluster/lc_4/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_data_interrupts_17
T_22_9_wire_logic_cluster/lc_4/out
T_22_8_sp4_v_t_40
T_23_12_sp4_h_l_5
T_23_12_lc_trk_g1_0
T_23_12_input_2_1
T_23_12_wire_logic_cluster/lc_1/in_2

T_22_9_wire_logic_cluster/lc_4/out
T_22_8_sp4_v_t_40
T_21_12_lc_trk_g1_5
T_21_12_wire_logic_cluster/lc_1/in_3

T_22_9_wire_logic_cluster/lc_4/out
T_22_8_sp4_v_t_40
T_19_8_sp4_h_l_11
T_15_8_sp4_h_l_2
T_14_8_sp4_v_t_45
T_13_11_lc_trk_g3_5
T_13_11_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_interrupts_23
T_18_13_wire_logic_cluster/lc_7/out
T_19_10_sp4_v_t_39
T_20_14_sp4_h_l_2
T_22_14_lc_trk_g3_7
T_22_14_input_2_0
T_22_14_wire_logic_cluster/lc_0/in_2

T_18_13_wire_logic_cluster/lc_7/out
T_17_13_sp4_h_l_6
T_16_13_lc_trk_g0_6
T_16_13_wire_logic_cluster/lc_3/in_3

T_18_13_wire_logic_cluster/lc_7/out
T_18_8_sp12_v_t_22
T_18_10_lc_trk_g2_5
T_18_10_wire_logic_cluster/lc_0/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_0_12_cascade_
T_19_15_wire_logic_cluster/lc_1/ltout
T_19_15_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_1_17_cascade_
T_23_12_wire_logic_cluster/lc_1/ltout
T_23_12_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_1_23_cascade_
T_22_14_wire_logic_cluster/lc_0/ltout
T_22_14_wire_logic_cluster/lc_1/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.n_data_system_o_0_0_7
T_16_15_wire_logic_cluster/lc_5/out
T_15_15_lc_trk_g2_5
T_15_15_wire_logic_cluster/lc_0/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.N_539_0_cascade_
T_16_15_wire_logic_cluster/lc_4/ltout
T_16_15_wire_logic_cluster/lc_5/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1911
T_15_17_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_41
T_15_9_sp4_v_t_37
T_14_10_lc_trk_g2_5
T_14_10_wire_logic_cluster/lc_3/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_data_coarseovf_23
T_16_13_wire_logic_cluster/lc_6/out
T_16_10_sp4_v_t_36
T_17_14_sp4_h_l_7
T_21_14_sp4_h_l_3
T_22_14_lc_trk_g3_3
T_22_14_wire_logic_cluster/lc_1/in_1

T_16_13_wire_logic_cluster/lc_6/out
T_16_13_lc_trk_g2_6
T_16_13_wire_logic_cluster/lc_3/in_1

T_16_13_wire_logic_cluster/lc_6/out
T_16_10_sp4_v_t_36
T_17_10_sp4_h_l_6
T_18_10_lc_trk_g3_6
T_18_10_wire_logic_cluster/lc_2/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_paddr_fsm_2
T_18_20_wire_logic_cluster/lc_2/out
T_19_16_sp4_v_t_40
T_16_16_sp4_h_l_5
T_17_16_lc_trk_g2_5
T_17_16_wire_logic_cluster/lc_4/in_1

T_18_20_wire_logic_cluster/lc_2/out
T_19_16_sp4_v_t_40
T_16_16_sp4_h_l_5
T_17_16_lc_trk_g2_5
T_17_16_wire_logic_cluster/lc_1/in_0

T_18_20_wire_logic_cluster/lc_2/out
T_19_16_sp4_v_t_40
T_16_16_sp4_h_l_5
T_12_16_sp4_h_l_5
T_8_16_sp4_h_l_8
T_9_16_lc_trk_g2_0
T_9_16_wire_logic_cluster/lc_4/in_0

T_18_20_wire_logic_cluster/lc_2/out
T_19_16_sp4_v_t_40
T_16_16_sp4_h_l_5
T_17_16_lc_trk_g2_5
T_17_16_wire_logic_cluster/lc_2/in_1

T_18_20_wire_logic_cluster/lc_2/out
T_19_16_sp4_v_t_40
T_16_16_sp4_h_l_5
T_17_16_lc_trk_g2_5
T_17_16_input_2_3
T_17_16_wire_logic_cluster/lc_3/in_2

T_18_20_wire_logic_cluster/lc_2/out
T_18_20_lc_trk_g1_2
T_18_20_wire_logic_cluster/lc_2/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_data_config_23
T_23_9_wire_logic_cluster/lc_5/out
T_23_7_sp4_v_t_39
T_23_11_sp4_v_t_40
T_22_14_lc_trk_g3_0
T_22_14_wire_logic_cluster/lc_0/in_3

T_23_9_wire_logic_cluster/lc_5/out
T_22_9_sp4_h_l_2
T_18_9_sp4_h_l_2
T_17_9_sp4_v_t_39
T_16_13_lc_trk_g1_2
T_16_13_wire_logic_cluster/lc_4/in_3

T_23_9_wire_logic_cluster/lc_5/out
T_23_7_sp4_v_t_39
T_23_11_sp4_v_t_40
T_20_11_sp4_h_l_5
T_19_7_sp4_v_t_40
T_18_10_lc_trk_g3_0
T_18_10_wire_logic_cluster/lc_2/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_stateZ0Z_15
T_16_15_wire_logic_cluster/lc_1/out
T_12_15_sp12_h_l_1
T_23_15_sp12_v_t_22
T_23_17_lc_trk_g3_5
T_23_17_wire_logic_cluster/lc_3/in_1

T_16_15_wire_logic_cluster/lc_1/out
T_12_15_sp12_h_l_1
T_23_15_sp12_v_t_22
T_23_17_lc_trk_g3_5
T_23_17_input_2_0
T_23_17_wire_logic_cluster/lc_0/in_2

T_16_15_wire_logic_cluster/lc_1/out
T_12_15_sp12_h_l_1
T_23_15_sp12_v_t_22
T_23_16_sp4_v_t_44
T_20_20_sp4_h_l_2
T_20_20_lc_trk_g0_7
T_20_20_wire_logic_cluster/lc_0/in_1

T_16_15_wire_logic_cluster/lc_1/out
T_16_15_sp4_h_l_7
T_19_15_sp4_v_t_42
T_18_19_lc_trk_g1_7
T_18_19_wire_logic_cluster/lc_1/in_3

T_16_15_wire_logic_cluster/lc_1/out
T_12_15_sp12_h_l_1
T_23_15_sp12_v_t_22
T_23_16_sp4_v_t_44
T_22_18_lc_trk_g0_2
T_22_18_wire_logic_cluster/lc_7/in_1

T_16_15_wire_logic_cluster/lc_1/out
T_12_15_sp12_h_l_1
T_23_15_sp12_v_t_22
T_23_16_sp4_v_t_44
T_22_19_lc_trk_g3_4
T_22_19_wire_logic_cluster/lc_3/in_0

T_16_15_wire_logic_cluster/lc_1/out
T_12_15_sp12_h_l_1
T_23_15_sp12_v_t_22
T_23_18_lc_trk_g3_2
T_23_18_wire_logic_cluster/lc_0/in_3

T_16_15_wire_logic_cluster/lc_1/out
T_12_15_sp12_h_l_1
T_23_15_sp12_v_t_22
T_23_16_sp4_v_t_44
T_22_19_lc_trk_g3_4
T_22_19_wire_logic_cluster/lc_1/in_0

T_16_15_wire_logic_cluster/lc_1/out
T_12_15_sp12_h_l_1
T_23_15_sp12_v_t_22
T_23_16_sp4_v_t_44
T_22_19_lc_trk_g3_4
T_22_19_wire_logic_cluster/lc_7/in_0

T_16_15_wire_logic_cluster/lc_1/out
T_16_15_lc_trk_g0_1
T_16_15_wire_logic_cluster/lc_6/in_1

T_16_15_wire_logic_cluster/lc_1/out
T_12_15_sp12_h_l_1
T_23_15_sp12_v_t_22
T_23_18_lc_trk_g2_2
T_23_18_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_i_0_10
T_20_16_wire_logic_cluster/lc_1/out
T_21_16_lc_trk_g1_1
T_21_16_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkctrovf_19
T_22_11_wire_logic_cluster/lc_2/out
T_22_11_lc_trk_g3_2
T_22_11_wire_logic_cluster/lc_1/in_0

T_22_11_wire_logic_cluster/lc_2/out
T_22_11_lc_trk_g0_2
T_22_11_input_2_0
T_22_11_wire_logic_cluster/lc_0/in_2

T_22_11_wire_logic_cluster/lc_2/out
T_17_11_sp12_h_l_0
T_16_0_span12_vert_20
T_16_9_lc_trk_g2_4
T_16_9_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_i_0_19
T_22_11_wire_logic_cluster/lc_1/out
T_22_12_lc_trk_g1_1
T_22_12_wire_logic_cluster/lc_5/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.N_1848_0
T_16_21_wire_logic_cluster/lc_4/out
T_17_20_lc_trk_g2_4
T_17_20_wire_logic_cluster/lc_4/in_0

T_16_21_wire_logic_cluster/lc_4/out
T_16_20_sp4_v_t_40
T_16_16_sp4_v_t_40
T_13_16_sp4_h_l_11
T_14_16_lc_trk_g3_3
T_14_16_wire_logic_cluster/lc_1/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.N_71_i_0
T_16_21_wire_logic_cluster/lc_3/out
T_16_21_lc_trk_g0_3
T_16_21_wire_logic_cluster/lc_4/in_3

T_16_21_wire_logic_cluster/lc_3/out
T_17_21_lc_trk_g1_3
T_17_21_wire_logic_cluster/lc_5/in_3

T_16_21_wire_logic_cluster/lc_3/out
T_16_21_lc_trk_g0_3
T_16_21_wire_logic_cluster/lc_7/in_0

T_16_21_wire_logic_cluster/lc_3/out
T_15_21_lc_trk_g3_3
T_15_21_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_i_2_10
T_13_21_wire_logic_cluster/lc_2/out
T_13_18_sp4_v_t_44
T_13_20_lc_trk_g3_1
T_13_20_wire_logic_cluster/lc_6/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.N_274
T_13_20_wire_logic_cluster/lc_6/out
T_13_14_sp12_v_t_23
T_13_12_sp4_v_t_47
T_14_16_sp4_h_l_10
T_18_16_sp4_h_l_10
T_21_12_sp4_v_t_41
T_21_13_lc_trk_g3_1
T_21_13_wire_logic_cluster/lc_2/in_0

T_13_20_wire_logic_cluster/lc_6/out
T_13_14_sp12_v_t_23
T_13_12_sp4_v_t_47
T_14_16_sp4_h_l_10
T_17_12_sp4_v_t_47
T_18_12_sp4_h_l_3
T_22_12_sp4_h_l_3
T_22_12_lc_trk_g0_6
T_22_12_wire_logic_cluster/lc_0/in_0

T_13_20_wire_logic_cluster/lc_6/out
T_13_14_sp12_v_t_23
T_14_14_sp12_h_l_0
T_19_14_sp4_h_l_7
T_22_10_sp4_v_t_36
T_22_11_lc_trk_g2_4
T_22_11_wire_logic_cluster/lc_3/in_1

T_13_20_wire_logic_cluster/lc_6/out
T_13_14_sp12_v_t_23
T_13_12_sp4_v_t_47
T_14_16_sp4_h_l_10
T_17_12_sp4_v_t_47
T_18_12_sp4_h_l_3
T_19_12_lc_trk_g3_3
T_19_12_wire_logic_cluster/lc_3/in_1

T_13_20_wire_logic_cluster/lc_6/out
T_13_14_sp12_v_t_23
T_13_12_sp4_v_t_47
T_14_16_sp4_h_l_10
T_18_16_sp4_h_l_10
T_20_16_lc_trk_g3_7
T_20_16_wire_logic_cluster/lc_0/in_0

T_13_20_wire_logic_cluster/lc_6/out
T_13_14_sp12_v_t_23
T_13_12_sp4_v_t_47
T_14_16_sp4_h_l_10
T_17_12_sp4_v_t_47
T_18_12_sp4_h_l_3
T_19_12_lc_trk_g3_3
T_19_12_wire_logic_cluster/lc_0/in_0

T_13_20_wire_logic_cluster/lc_6/out
T_13_14_sp12_v_t_23
T_13_12_sp4_v_t_47
T_14_16_sp4_h_l_10
T_17_12_sp4_v_t_47
T_18_12_sp4_h_l_3
T_19_12_lc_trk_g3_3
T_19_12_wire_logic_cluster/lc_6/in_0

T_13_20_wire_logic_cluster/lc_6/out
T_13_14_sp12_v_t_23
T_13_12_sp4_v_t_47
T_14_16_sp4_h_l_10
T_18_16_sp4_h_l_10
T_20_16_lc_trk_g3_7
T_20_16_wire_logic_cluster/lc_6/in_0

T_13_20_wire_logic_cluster/lc_6/out
T_13_19_sp4_v_t_44
T_13_15_sp4_v_t_37
T_14_15_sp4_h_l_5
T_18_15_sp4_h_l_1
T_21_11_sp4_v_t_36
T_21_12_lc_trk_g2_4
T_21_12_wire_logic_cluster/lc_0/in_0

T_13_20_wire_logic_cluster/lc_6/out
T_13_14_sp12_v_t_23
T_14_14_sp12_h_l_0
T_15_14_lc_trk_g1_4
T_15_14_wire_logic_cluster/lc_5/in_0

T_13_20_wire_logic_cluster/lc_6/out
T_13_14_sp12_v_t_23
T_13_12_sp4_v_t_47
T_13_8_sp4_v_t_43
T_12_11_lc_trk_g3_3
T_12_11_wire_logic_cluster/lc_6/in_0

T_13_20_wire_logic_cluster/lc_6/out
T_13_19_sp4_v_t_44
T_13_15_sp4_v_t_37
T_14_15_sp4_h_l_5
T_18_15_sp4_h_l_1
T_19_15_lc_trk_g3_1
T_19_15_wire_logic_cluster/lc_0/in_0

T_13_20_wire_logic_cluster/lc_6/out
T_13_14_sp12_v_t_23
T_13_12_sp4_v_t_47
T_14_16_sp4_h_l_10
T_18_16_sp4_h_l_10
T_20_16_lc_trk_g3_7
T_20_16_wire_logic_cluster/lc_3/in_1

T_13_20_wire_logic_cluster/lc_6/out
T_13_14_sp12_v_t_23
T_13_12_sp4_v_t_47
T_14_16_sp4_h_l_10
T_18_16_sp4_h_l_10
T_22_16_sp4_h_l_6
T_21_16_lc_trk_g0_6
T_21_16_wire_logic_cluster/lc_6/in_0

T_13_20_wire_logic_cluster/lc_6/out
T_13_14_sp12_v_t_23
T_14_14_sp12_h_l_0
T_19_14_sp4_h_l_7
T_22_10_sp4_v_t_36
T_22_11_lc_trk_g2_4
T_22_11_wire_logic_cluster/lc_0/in_0

T_13_20_wire_logic_cluster/lc_6/out
T_14_17_sp4_v_t_37
T_14_13_sp4_v_t_38
T_14_14_lc_trk_g2_6
T_14_14_wire_logic_cluster/lc_0/in_0

T_13_20_wire_logic_cluster/lc_6/out
T_13_14_sp12_v_t_23
T_13_12_sp4_v_t_47
T_14_12_sp4_h_l_10
T_18_12_sp4_h_l_1
T_20_12_lc_trk_g3_4
T_20_12_wire_logic_cluster/lc_0/in_1

T_13_20_wire_logic_cluster/lc_6/out
T_13_14_sp12_v_t_23
T_13_12_sp4_v_t_47
T_14_12_sp4_h_l_10
T_15_12_lc_trk_g3_2
T_15_12_wire_logic_cluster/lc_0/in_1

T_13_20_wire_logic_cluster/lc_6/out
T_13_14_sp12_v_t_23
T_14_14_sp12_h_l_0
T_18_14_lc_trk_g1_3
T_18_14_wire_logic_cluster/lc_0/in_0

T_13_20_wire_logic_cluster/lc_6/out
T_13_14_sp12_v_t_23
T_14_14_sp12_h_l_0
T_17_14_lc_trk_g0_0
T_17_14_wire_logic_cluster/lc_0/in_0

T_13_20_wire_logic_cluster/lc_6/out
T_13_14_sp12_v_t_23
T_13_16_lc_trk_g2_4
T_13_16_wire_logic_cluster/lc_5/in_1

T_13_20_wire_logic_cluster/lc_6/out
T_13_14_sp12_v_t_23
T_14_14_sp12_h_l_0
T_22_14_lc_trk_g0_3
T_22_14_wire_logic_cluster/lc_6/in_1

T_13_20_wire_logic_cluster/lc_6/out
T_13_14_sp12_v_t_23
T_14_14_sp12_h_l_0
T_23_14_lc_trk_g0_4
T_23_14_input_2_6
T_23_14_wire_logic_cluster/lc_6/in_2

T_13_20_wire_logic_cluster/lc_6/out
T_14_17_sp4_v_t_37
T_14_13_sp4_v_t_38
T_15_13_sp4_h_l_8
T_14_13_lc_trk_g0_0
T_14_13_wire_logic_cluster/lc_0/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_data_coarseovf_0
T_24_11_wire_logic_cluster/lc_2/out
T_22_11_sp4_h_l_1
T_21_11_lc_trk_g0_1
T_21_11_wire_logic_cluster/lc_6/in_1

T_24_11_wire_logic_cluster/lc_2/out
T_24_10_sp4_v_t_36
T_24_13_lc_trk_g1_4
T_24_13_wire_logic_cluster/lc_5/in_0

T_24_11_wire_logic_cluster/lc_2/out
T_22_11_sp4_h_l_1
T_21_7_sp4_v_t_36
T_21_8_lc_trk_g2_4
T_21_8_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_0
T_22_11_wire_logic_cluster/lc_7/out
T_21_12_lc_trk_g0_7
T_21_12_wire_logic_cluster/lc_6/in_3

T_22_11_wire_logic_cluster/lc_7/out
T_22_11_lc_trk_g1_7
T_22_11_wire_logic_cluster/lc_7/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI8TQLZ0Z7_cascade_
T_22_11_wire_logic_cluster/lc_6/ltout
T_22_11_wire_logic_cluster/lc_7/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_i_2_0
T_21_11_wire_logic_cluster/lc_6/out
T_22_11_lc_trk_g1_6
T_22_11_wire_logic_cluster/lc_6/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.N_381_i
T_16_21_wire_logic_cluster/lc_1/out
T_16_21_lc_trk_g2_1
T_16_21_wire_logic_cluster/lc_4/in_1

T_16_21_wire_logic_cluster/lc_1/out
T_17_21_lc_trk_g1_1
T_17_21_wire_logic_cluster/lc_5/in_1

T_16_21_wire_logic_cluster/lc_1/out
T_16_21_lc_trk_g2_1
T_16_21_wire_logic_cluster/lc_0/in_3

T_16_21_wire_logic_cluster/lc_1/out
T_16_21_lc_trk_g2_1
T_16_21_wire_logic_cluster/lc_2/in_3

T_16_21_wire_logic_cluster/lc_1/out
T_16_21_lc_trk_g2_1
T_16_21_wire_logic_cluster/lc_6/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_config_4
T_13_12_wire_logic_cluster/lc_2/out
T_13_12_lc_trk_g3_2
T_13_12_wire_logic_cluster/lc_0/in_3

T_13_12_wire_logic_cluster/lc_2/out
T_13_12_lc_trk_g3_2
T_13_12_wire_logic_cluster/lc_4/in_3

T_13_12_wire_logic_cluster/lc_2/out
T_13_12_sp4_h_l_9
T_12_12_sp4_v_t_44
T_11_14_lc_trk_g2_1
T_11_14_wire_logic_cluster/lc_0/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1575_0
T_21_18_wire_logic_cluster/lc_6/out
T_21_17_lc_trk_g0_6
T_21_17_wire_logic_cluster/lc_1/in_1

T_21_18_wire_logic_cluster/lc_6/out
T_22_18_lc_trk_g0_6
T_22_18_wire_logic_cluster/lc_3/in_1

T_21_18_wire_logic_cluster/lc_6/out
T_21_16_sp4_v_t_41
T_22_16_sp4_h_l_4
T_23_16_lc_trk_g3_4
T_23_16_wire_logic_cluster/lc_4/in_1

T_21_18_wire_logic_cluster/lc_6/out
T_21_16_sp4_v_t_41
T_22_16_sp4_h_l_4
T_23_16_lc_trk_g2_4
T_23_16_wire_logic_cluster/lc_3/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1590_0
T_21_17_wire_logic_cluster/lc_1/out
T_22_17_lc_trk_g0_1
T_22_17_wire_logic_cluster/lc_6/in_1

T_21_17_wire_logic_cluster/lc_1/out
T_21_18_lc_trk_g1_1
T_21_18_wire_logic_cluster/lc_7/in_1

T_21_17_wire_logic_cluster/lc_1/out
T_22_17_lc_trk_g1_1
T_22_17_input_2_0
T_22_17_wire_logic_cluster/lc_0/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1593_0_cascade_
T_22_17_wire_logic_cluster/lc_6/ltout
T_22_17_wire_logic_cluster/lc_7/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_data_config_15
T_23_13_wire_logic_cluster/lc_3/out
T_24_12_sp4_v_t_39
T_21_12_sp4_h_l_2
T_17_12_sp4_h_l_10
T_16_12_lc_trk_g1_2
T_16_12_wire_logic_cluster/lc_1/in_0

T_23_13_wire_logic_cluster/lc_3/out
T_24_12_sp4_v_t_39
T_21_12_sp4_h_l_2
T_20_12_lc_trk_g1_2
T_20_12_wire_logic_cluster/lc_2/in_1

T_23_13_wire_logic_cluster/lc_3/out
T_23_13_sp4_h_l_11
T_19_13_sp4_h_l_11
T_15_13_sp4_h_l_11
T_14_9_sp4_v_t_46
T_14_11_lc_trk_g3_3
T_14_11_input_2_4
T_14_11_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_data_config_19
T_23_9_wire_logic_cluster/lc_2/out
T_23_10_lc_trk_g0_2
T_23_10_wire_logic_cluster/lc_3/in_3

T_23_9_wire_logic_cluster/lc_2/out
T_23_8_sp4_v_t_36
T_20_12_sp4_h_l_1
T_22_12_lc_trk_g2_4
T_22_12_wire_logic_cluster/lc_5/in_1

T_23_9_wire_logic_cluster/lc_2/out
T_21_9_sp4_h_l_1
T_17_9_sp4_h_l_4
T_16_9_lc_trk_g1_4
T_16_9_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_stateZ0Z_15
T_16_21_wire_logic_cluster/lc_6/out
T_7_21_sp12_h_l_0
T_18_9_sp12_v_t_23
T_18_9_sp4_v_t_45
T_17_13_lc_trk_g2_0
T_17_13_wire_logic_cluster/lc_5/in_3

T_16_21_wire_logic_cluster/lc_6/out
T_16_21_lc_trk_g2_6
T_16_21_wire_logic_cluster/lc_5/in_3

T_16_21_wire_logic_cluster/lc_6/out
T_7_21_sp12_h_l_0
T_12_21_sp4_h_l_7
T_11_21_sp4_v_t_36
T_11_22_lc_trk_g2_4
T_11_22_wire_logic_cluster/lc_7/in_1

T_16_21_wire_logic_cluster/lc_6/out
T_7_21_sp12_h_l_0
T_12_21_sp4_h_l_7
T_14_21_lc_trk_g3_2
T_14_21_wire_logic_cluster/lc_0/in_3

T_16_21_wire_logic_cluster/lc_6/out
T_7_21_sp12_h_l_0
T_12_21_sp4_h_l_7
T_14_21_lc_trk_g3_2
T_14_21_wire_logic_cluster/lc_5/in_0

T_16_21_wire_logic_cluster/lc_6/out
T_15_20_lc_trk_g3_6
T_15_20_wire_logic_cluster/lc_0/in_3

T_16_21_wire_logic_cluster/lc_6/out
T_16_18_sp4_v_t_36
T_13_22_sp4_h_l_1
T_12_22_lc_trk_g1_1
T_12_22_input_2_0
T_12_22_wire_logic_cluster/lc_0/in_2

T_16_21_wire_logic_cluster/lc_6/out
T_16_18_sp4_v_t_36
T_13_22_sp4_h_l_1
T_12_22_lc_trk_g1_1
T_12_22_wire_logic_cluster/lc_5/in_3

T_16_21_wire_logic_cluster/lc_6/out
T_16_18_sp4_v_t_36
T_15_20_lc_trk_g1_1
T_15_20_wire_logic_cluster/lc_1/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.N_1854_0
T_17_13_wire_logic_cluster/lc_5/out
T_17_6_sp12_v_t_22
T_17_18_sp12_v_t_22
T_17_21_lc_trk_g3_2
T_17_21_wire_logic_cluster/lc_3/in_0

T_17_13_wire_logic_cluster/lc_5/out
T_17_6_sp12_v_t_22
T_17_18_sp12_v_t_22
T_17_21_lc_trk_g2_2
T_17_21_wire_logic_cluster/lc_4/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.N_384
T_17_21_wire_logic_cluster/lc_3/out
T_17_18_sp4_v_t_46
T_17_14_sp4_v_t_39
T_16_15_lc_trk_g2_7
T_16_15_wire_logic_cluster/lc_4/in_1

T_17_21_wire_logic_cluster/lc_3/out
T_17_18_sp4_v_t_46
T_17_14_sp4_v_t_39
T_16_15_lc_trk_g2_7
T_16_15_input_2_7
T_16_15_wire_logic_cluster/lc_7/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_0_19
T_22_11_wire_logic_cluster/lc_0/out
T_23_10_lc_trk_g3_0
T_23_10_wire_logic_cluster/lc_0/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkctrovf_9
T_21_15_wire_logic_cluster/lc_7/out
T_21_16_lc_trk_g0_7
T_21_16_input_2_7
T_21_16_wire_logic_cluster/lc_7/in_2

T_21_15_wire_logic_cluster/lc_7/out
T_21_16_lc_trk_g0_7
T_21_16_wire_logic_cluster/lc_6/in_3

T_21_15_wire_logic_cluster/lc_7/out
T_21_14_sp4_v_t_46
T_18_14_sp4_h_l_5
T_14_14_sp4_h_l_8
T_13_14_lc_trk_g1_0
T_13_14_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_clkstopmask_19
T_21_10_wire_logic_cluster/lc_4/out
T_22_11_lc_trk_g3_4
T_22_11_input_2_1
T_22_11_wire_logic_cluster/lc_1/in_2

T_21_10_wire_logic_cluster/lc_4/out
T_22_11_lc_trk_g3_4
T_22_11_wire_logic_cluster/lc_0/in_3

T_21_10_wire_logic_cluster/lc_4/out
T_19_10_sp4_h_l_5
T_18_10_sp4_v_t_46
T_17_11_lc_trk_g3_6
T_17_11_wire_logic_cluster/lc_6/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_321_0
T_22_18_wire_logic_cluster/lc_2/out
T_23_18_sp4_h_l_4
T_19_18_sp4_h_l_7
T_18_14_sp4_v_t_42
T_18_10_sp4_v_t_47
T_15_10_sp4_h_l_10
T_16_10_lc_trk_g2_2
T_16_10_wire_logic_cluster/lc_1/cen

T_22_18_wire_logic_cluster/lc_2/out
T_23_18_sp4_h_l_4
T_19_18_sp4_h_l_7
T_18_14_sp4_v_t_42
T_18_10_sp4_v_t_47
T_15_10_sp4_h_l_10
T_16_10_lc_trk_g2_2
T_16_10_wire_logic_cluster/lc_1/cen

T_22_18_wire_logic_cluster/lc_2/out
T_22_17_sp4_v_t_36
T_19_17_sp4_h_l_7
T_15_17_sp4_h_l_10
T_16_17_lc_trk_g2_2
T_16_17_wire_logic_cluster/lc_1/cen

T_22_18_wire_logic_cluster/lc_2/out
T_22_17_sp4_v_t_36
T_19_17_sp4_h_l_7
T_15_17_sp4_h_l_10
T_16_17_lc_trk_g2_2
T_16_17_wire_logic_cluster/lc_1/cen

T_22_18_wire_logic_cluster/lc_2/out
T_22_17_sp4_v_t_36
T_19_17_sp4_h_l_7
T_15_17_sp4_h_l_10
T_16_17_lc_trk_g2_2
T_16_17_wire_logic_cluster/lc_1/cen

T_22_18_wire_logic_cluster/lc_2/out
T_22_17_sp4_v_t_36
T_19_17_sp4_h_l_7
T_15_17_sp4_h_l_10
T_16_17_lc_trk_g2_2
T_16_17_wire_logic_cluster/lc_1/cen

T_22_18_wire_logic_cluster/lc_2/out
T_23_18_sp4_h_l_4
T_19_18_sp4_h_l_7
T_19_18_lc_trk_g0_2
T_19_18_wire_logic_cluster/lc_3/cen

T_22_18_wire_logic_cluster/lc_2/out
T_23_18_sp4_h_l_4
T_19_18_sp4_h_l_7
T_19_18_lc_trk_g0_2
T_19_18_wire_logic_cluster/lc_3/cen

T_22_18_wire_logic_cluster/lc_2/out
T_23_18_sp4_h_l_4
T_19_18_sp4_h_l_7
T_19_18_lc_trk_g0_2
T_19_18_wire_logic_cluster/lc_3/cen

T_22_18_wire_logic_cluster/lc_2/out
T_23_18_sp4_h_l_4
T_19_18_sp4_h_l_7
T_19_18_lc_trk_g0_2
T_19_18_wire_logic_cluster/lc_3/cen

T_22_18_wire_logic_cluster/lc_2/out
T_23_18_sp4_h_l_4
T_19_18_sp4_h_l_7
T_19_18_lc_trk_g0_2
T_19_18_wire_logic_cluster/lc_3/cen

T_22_18_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_44
T_19_19_sp4_h_l_2
T_18_19_lc_trk_g0_2
T_18_19_wire_logic_cluster/lc_0/cen

T_22_18_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_44
T_19_19_sp4_h_l_2
T_18_19_lc_trk_g0_2
T_18_19_wire_logic_cluster/lc_0/cen

T_22_18_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_44
T_19_19_sp4_h_l_2
T_18_19_lc_trk_g0_2
T_18_19_wire_logic_cluster/lc_0/cen

T_22_18_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_44
T_19_19_sp4_h_l_2
T_18_19_lc_trk_g0_2
T_18_19_wire_logic_cluster/lc_0/cen

T_22_18_wire_logic_cluster/lc_2/out
T_22_17_lc_trk_g0_2
T_22_17_wire_logic_cluster/lc_2/in_0

T_22_18_wire_logic_cluster/lc_2/out
T_21_19_lc_trk_g0_2
T_21_19_wire_logic_cluster/lc_0/cen

T_22_18_wire_logic_cluster/lc_2/out
T_22_17_lc_trk_g0_2
T_22_17_wire_logic_cluster/lc_5/in_3

T_22_18_wire_logic_cluster/lc_2/out
T_22_17_lc_trk_g0_2
T_22_17_wire_logic_cluster/lc_1/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_394
T_21_18_wire_logic_cluster/lc_7/out
T_22_18_lc_trk_g1_7
T_22_18_wire_logic_cluster/lc_2/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.un1_c_state_4_0_a2_2_cascade_
T_23_17_wire_logic_cluster/lc_0/ltout
T_23_17_wire_logic_cluster/lc_1/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_731
T_16_8_wire_logic_cluster/lc_1/out
T_16_9_lc_trk_g0_1
T_16_9_wire_logic_cluster/lc_1/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.re_elec0_tz_0_cascade_
T_14_16_wire_logic_cluster/lc_3/ltout
T_14_16_wire_logic_cluster/lc_4/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_676
T_18_9_wire_logic_cluster/lc_2/out
T_18_8_lc_trk_g0_2
T_18_8_wire_logic_cluster/lc_0/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_stateZ0Z_7
T_21_20_wire_logic_cluster/lc_6/out
T_21_17_sp4_v_t_36
T_22_17_sp4_h_l_1
T_23_17_lc_trk_g2_1
T_23_17_wire_logic_cluster/lc_5/in_0

T_21_20_wire_logic_cluster/lc_6/out
T_21_17_sp4_v_t_36
T_22_17_sp4_h_l_1
T_23_17_lc_trk_g2_1
T_23_17_wire_logic_cluster/lc_0/in_1

T_21_20_wire_logic_cluster/lc_6/out
T_21_20_sp4_h_l_1
T_23_20_lc_trk_g2_4
T_23_20_wire_logic_cluster/lc_3/in_3

T_21_20_wire_logic_cluster/lc_6/out
T_22_18_sp4_v_t_40
T_23_18_sp4_h_l_5
T_19_18_sp4_h_l_8
T_19_18_lc_trk_g1_5
T_19_18_wire_logic_cluster/lc_6/in_0

T_21_20_wire_logic_cluster/lc_6/out
T_21_20_sp4_h_l_1
T_24_16_sp4_v_t_42
T_23_18_lc_trk_g0_7
T_23_18_wire_logic_cluster/lc_0/in_1

T_21_20_wire_logic_cluster/lc_6/out
T_22_18_sp4_v_t_40
T_23_18_sp4_h_l_5
T_24_18_lc_trk_g3_5
T_24_18_wire_logic_cluster/lc_2/in_0

T_21_20_wire_logic_cluster/lc_6/out
T_21_20_sp4_h_l_1
T_23_20_lc_trk_g2_4
T_23_20_wire_logic_cluster/lc_1/in_3

T_21_20_wire_logic_cluster/lc_6/out
T_21_20_sp4_h_l_1
T_21_20_lc_trk_g0_4
T_21_20_wire_logic_cluster/lc_1/in_1

T_21_20_wire_logic_cluster/lc_6/out
T_21_19_lc_trk_g0_6
T_21_19_wire_logic_cluster/lc_0/in_0

T_21_20_wire_logic_cluster/lc_6/out
T_21_20_sp4_h_l_1
T_24_16_sp4_v_t_42
T_23_18_lc_trk_g0_7
T_23_18_wire_logic_cluster/lc_1/in_0

T_21_20_wire_logic_cluster/lc_6/out
T_21_20_sp4_h_l_1
T_23_20_lc_trk_g2_4
T_23_20_wire_logic_cluster/lc_5/in_3

T_21_20_wire_logic_cluster/lc_6/out
T_21_20_sp4_h_l_1
T_24_16_sp4_v_t_42
T_24_18_lc_trk_g2_7
T_24_18_wire_logic_cluster/lc_3/in_0

T_21_20_wire_logic_cluster/lc_6/out
T_21_20_sp4_h_l_1
T_21_20_lc_trk_g0_4
T_21_20_wire_logic_cluster/lc_2/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_11
T_20_15_wire_logic_cluster/lc_2/out
T_21_11_sp4_v_t_40
T_21_12_lc_trk_g2_0
T_21_12_wire_logic_cluster/lc_7/in_3

T_20_15_wire_logic_cluster/lc_2/out
T_20_15_lc_trk_g0_2
T_20_15_wire_logic_cluster/lc_2/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI238DZ0Z7_cascade_
T_20_15_wire_logic_cluster/lc_1/ltout
T_20_15_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_i_0_11
T_20_15_wire_logic_cluster/lc_3/out
T_20_15_lc_trk_g1_3
T_20_15_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_data_config_16
T_23_13_wire_logic_cluster/lc_5/out
T_23_12_lc_trk_g0_5
T_23_12_wire_logic_cluster/lc_0/in_3

T_23_13_wire_logic_cluster/lc_5/out
T_23_12_sp4_v_t_42
T_20_12_sp4_h_l_7
T_20_12_lc_trk_g0_2
T_20_12_wire_logic_cluster/lc_5/in_1

T_23_13_wire_logic_cluster/lc_5/out
T_23_9_sp4_v_t_47
T_20_9_sp4_h_l_4
T_20_9_lc_trk_g1_1
T_20_9_wire_logic_cluster/lc_7/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_322
T_18_16_wire_logic_cluster/lc_2/out
T_18_15_sp4_v_t_36
T_19_15_sp4_h_l_6
T_22_15_sp4_v_t_46
T_22_17_lc_trk_g2_3
T_22_17_wire_logic_cluster/lc_1/in_0

T_18_16_wire_logic_cluster/lc_2/out
T_18_15_sp4_v_t_36
T_19_15_sp4_h_l_6
T_22_15_sp4_v_t_46
T_22_17_lc_trk_g2_3
T_22_17_wire_logic_cluster/lc_2/in_1

T_18_16_wire_logic_cluster/lc_2/out
T_18_15_sp4_v_t_36
T_19_15_sp4_h_l_6
T_22_15_sp4_v_t_46
T_22_17_lc_trk_g2_3
T_22_17_input_2_5
T_22_17_wire_logic_cluster/lc_5/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_data_config_10
T_18_15_wire_logic_cluster/lc_0/out
T_15_15_sp12_h_l_0
T_22_15_lc_trk_g1_0
T_22_15_input_2_1
T_22_15_wire_logic_cluster/lc_1/in_2

T_18_15_wire_logic_cluster/lc_0/out
T_18_12_sp4_v_t_40
T_19_16_sp4_h_l_11
T_21_16_lc_trk_g3_6
T_21_16_input_2_3
T_21_16_wire_logic_cluster/lc_3/in_2

T_18_15_wire_logic_cluster/lc_0/out
T_15_15_sp12_h_l_0
T_14_3_sp12_v_t_23
T_14_11_lc_trk_g2_0
T_14_11_wire_logic_cluster/lc_0/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_data_config_0
T_23_13_wire_logic_cluster/lc_2/out
T_24_13_lc_trk_g1_2
T_24_13_wire_logic_cluster/lc_0/in_3

T_23_13_wire_logic_cluster/lc_2/out
T_23_13_sp4_h_l_9
T_22_9_sp4_v_t_44
T_22_11_lc_trk_g2_1
T_22_11_wire_logic_cluster/lc_6/in_3

T_23_13_wire_logic_cluster/lc_2/out
T_23_13_sp4_h_l_9
T_22_9_sp4_v_t_44
T_22_5_sp4_v_t_44
T_21_8_lc_trk_g3_4
T_21_8_wire_logic_cluster/lc_3/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_i_0_20_cascade_
T_17_14_wire_logic_cluster/lc_1/ltout
T_17_14_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.N_278_i
T_14_17_wire_logic_cluster/lc_5/out
T_14_17_sp12_h_l_1
T_13_5_sp12_v_t_22
T_13_14_sp4_v_t_36
T_14_14_sp4_h_l_6
T_18_14_sp4_h_l_2
T_21_14_sp4_v_t_39
T_21_16_lc_trk_g2_2
T_21_16_wire_logic_cluster/lc_0/cen

T_14_17_wire_logic_cluster/lc_5/out
T_14_17_sp12_h_l_1
T_13_5_sp12_v_t_22
T_13_14_sp4_v_t_36
T_14_14_sp4_h_l_6
T_18_14_sp4_h_l_2
T_21_14_sp4_v_t_39
T_21_16_lc_trk_g2_2
T_21_16_wire_logic_cluster/lc_0/cen

T_14_17_wire_logic_cluster/lc_5/out
T_14_17_sp12_h_l_1
T_25_5_sp12_v_t_22
T_25_8_sp4_v_t_42
T_26_12_sp4_h_l_7
T_22_12_sp4_h_l_7
T_18_12_sp4_h_l_7
T_20_12_lc_trk_g2_2
T_20_12_wire_logic_cluster/lc_0/cen

T_14_17_wire_logic_cluster/lc_5/out
T_14_17_sp12_h_l_1
T_25_5_sp12_v_t_22
T_25_8_sp4_v_t_42
T_26_12_sp4_h_l_7
T_22_12_sp4_h_l_7
T_18_12_sp4_h_l_7
T_20_12_lc_trk_g2_2
T_20_12_wire_logic_cluster/lc_0/cen

T_14_17_wire_logic_cluster/lc_5/out
T_14_17_sp12_h_l_1
T_13_5_sp12_v_t_22
T_13_14_sp4_v_t_36
T_14_14_sp4_h_l_6
T_18_14_sp4_h_l_2
T_22_14_sp4_h_l_2
T_23_14_lc_trk_g2_2
T_23_14_wire_logic_cluster/lc_2/cen

T_14_17_wire_logic_cluster/lc_5/out
T_14_17_sp12_h_l_1
T_13_5_sp12_v_t_22
T_13_14_sp4_v_t_36
T_14_14_sp4_h_l_6
T_18_14_sp4_h_l_2
T_22_14_sp4_h_l_2
T_23_14_lc_trk_g2_2
T_23_14_wire_logic_cluster/lc_2/cen

T_14_17_wire_logic_cluster/lc_5/out
T_14_17_sp12_h_l_1
T_25_5_sp12_v_t_22
T_25_8_sp4_v_t_42
T_26_12_sp4_h_l_7
T_22_12_sp4_h_l_10
T_21_12_lc_trk_g0_2
T_21_12_wire_logic_cluster/lc_3/cen

T_14_17_wire_logic_cluster/lc_5/out
T_14_17_sp12_h_l_1
T_25_5_sp12_v_t_22
T_25_8_sp4_v_t_42
T_26_12_sp4_h_l_7
T_22_12_sp4_h_l_10
T_21_12_lc_trk_g0_2
T_21_12_wire_logic_cluster/lc_3/cen

T_14_17_wire_logic_cluster/lc_5/out
T_14_17_sp12_h_l_1
T_25_5_sp12_v_t_22
T_25_8_sp4_v_t_42
T_26_12_sp4_h_l_7
T_22_12_sp4_h_l_10
T_21_12_lc_trk_g0_2
T_21_12_wire_logic_cluster/lc_3/cen

T_14_17_wire_logic_cluster/lc_5/out
T_14_17_sp12_h_l_1
T_25_5_sp12_v_t_22
T_25_8_sp4_v_t_42
T_26_12_sp4_h_l_7
T_22_12_sp4_h_l_7
T_22_12_lc_trk_g0_2
T_22_12_wire_logic_cluster/lc_3/cen

T_14_17_wire_logic_cluster/lc_5/out
T_14_17_sp12_h_l_1
T_25_5_sp12_v_t_22
T_25_8_sp4_v_t_42
T_26_12_sp4_h_l_7
T_22_12_sp4_h_l_7
T_22_12_lc_trk_g0_2
T_22_12_wire_logic_cluster/lc_3/cen

T_14_17_wire_logic_cluster/lc_5/out
T_14_17_sp12_h_l_1
T_13_5_sp12_v_t_22
T_13_14_sp4_v_t_36
T_14_14_sp4_h_l_6
T_18_14_sp4_h_l_2
T_17_14_lc_trk_g0_2
T_17_14_wire_logic_cluster/lc_6/cen

T_14_17_wire_logic_cluster/lc_5/out
T_14_17_sp12_h_l_1
T_13_5_sp12_v_t_22
T_13_14_sp4_v_t_36
T_14_14_sp4_h_l_6
T_18_14_sp4_h_l_2
T_17_14_lc_trk_g0_2
T_17_14_wire_logic_cluster/lc_6/cen

T_14_17_wire_logic_cluster/lc_5/out
T_14_17_sp12_h_l_1
T_13_5_sp12_v_t_22
T_13_14_sp4_v_t_36
T_14_14_sp4_h_l_6
T_18_14_sp4_h_l_2
T_17_14_lc_trk_g0_2
T_17_14_wire_logic_cluster/lc_6/cen

T_14_17_wire_logic_cluster/lc_5/out
T_14_17_sp12_h_l_1
T_13_5_sp12_v_t_22
T_13_14_sp4_v_t_36
T_14_14_sp4_h_l_6
T_18_14_sp4_h_l_2
T_17_14_lc_trk_g0_2
T_17_14_wire_logic_cluster/lc_6/cen

T_14_17_wire_logic_cluster/lc_5/out
T_14_17_sp12_h_l_1
T_20_17_sp4_h_l_6
T_19_13_sp4_v_t_46
T_19_15_lc_trk_g3_3
T_19_15_wire_logic_cluster/lc_1/cen

T_14_17_wire_logic_cluster/lc_5/out
T_14_17_sp12_h_l_1
T_20_17_sp4_h_l_6
T_19_13_sp4_v_t_46
T_19_15_lc_trk_g3_3
T_19_15_wire_logic_cluster/lc_1/cen

T_14_17_wire_logic_cluster/lc_5/out
T_15_15_sp4_v_t_38
T_16_15_sp4_h_l_8
T_19_11_sp4_v_t_39
T_19_13_lc_trk_g2_2
T_19_13_wire_logic_cluster/lc_0/cen

T_14_17_wire_logic_cluster/lc_5/out
T_15_15_sp4_v_t_38
T_16_15_sp4_h_l_8
T_19_11_sp4_v_t_39
T_19_13_lc_trk_g2_2
T_19_13_wire_logic_cluster/lc_0/cen

T_14_17_wire_logic_cluster/lc_5/out
T_15_15_sp4_v_t_38
T_15_11_sp4_v_t_43
T_14_14_lc_trk_g3_3
T_14_14_wire_logic_cluster/lc_1/cen

T_14_17_wire_logic_cluster/lc_5/out
T_15_15_sp4_v_t_38
T_15_11_sp4_v_t_43
T_14_14_lc_trk_g3_3
T_14_14_wire_logic_cluster/lc_1/cen

T_14_17_wire_logic_cluster/lc_5/out
T_15_15_sp4_v_t_38
T_15_11_sp4_v_t_43
T_14_14_lc_trk_g3_3
T_14_14_wire_logic_cluster/lc_1/cen

T_14_17_wire_logic_cluster/lc_5/out
T_15_15_sp4_v_t_38
T_15_11_sp4_v_t_43
T_15_12_lc_trk_g3_3
T_15_12_wire_logic_cluster/lc_6/cen

T_14_17_wire_logic_cluster/lc_5/out
T_15_15_sp4_v_t_38
T_15_11_sp4_v_t_43
T_15_12_lc_trk_g3_3
T_15_12_wire_logic_cluster/lc_6/cen

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.N_283
T_10_14_wire_logic_cluster/lc_2/out
T_10_13_sp4_v_t_36
T_11_17_sp4_h_l_1
T_13_17_lc_trk_g3_4
T_13_17_wire_logic_cluster/lc_5/in_0

T_10_14_wire_logic_cluster/lc_2/out
T_10_14_lc_trk_g3_2
T_10_14_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.c_state_i_3_6
T_7_14_wire_logic_cluster/lc_6/out
T_6_14_sp12_h_l_0
T_10_14_lc_trk_g0_3
T_10_14_wire_logic_cluster/lc_2/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ns_a2_0_1_2_0_cascade_
T_13_17_wire_logic_cluster/lc_5/ltout
T_13_17_wire_logic_cluster/lc_6/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.N_259_1
T_13_17_wire_logic_cluster/lc_6/out
T_14_17_lc_trk_g0_6
T_14_17_wire_logic_cluster/lc_5/in_3

T_13_17_wire_logic_cluster/lc_6/out
T_13_17_lc_trk_g2_6
T_13_17_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.c_state_19
T_12_17_wire_logic_cluster/lc_3/out
T_12_17_lc_trk_g0_3
T_12_17_wire_logic_cluster/lc_2/in_3

T_12_17_wire_logic_cluster/lc_3/out
T_12_17_lc_trk_g0_3
T_12_17_wire_logic_cluster/lc_5/in_0

T_12_17_wire_logic_cluster/lc_3/out
T_12_17_lc_trk_g0_3
T_12_17_wire_logic_cluster/lc_7/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.N_286
T_12_17_wire_logic_cluster/lc_2/out
T_12_17_lc_trk_g3_2
T_12_17_wire_logic_cluster/lc_0/in_3

T_12_17_wire_logic_cluster/lc_2/out
T_13_17_lc_trk_g1_2
T_13_17_wire_logic_cluster/lc_6/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.N_549_0
T_12_17_wire_logic_cluster/lc_0/out
T_13_13_sp4_v_t_36
T_14_13_sp4_h_l_6
T_18_13_sp4_h_l_9
T_21_9_sp4_v_t_38
T_21_11_lc_trk_g2_3
T_21_11_wire_logic_cluster/lc_7/in_0

T_12_17_wire_logic_cluster/lc_0/out
T_13_13_sp4_v_t_36
T_13_9_sp4_v_t_41
T_13_12_lc_trk_g0_1
T_13_12_wire_logic_cluster/lc_6/in_1

T_12_17_wire_logic_cluster/lc_0/out
T_13_13_sp4_v_t_36
T_14_13_sp4_h_l_6
T_18_13_sp4_h_l_9
T_21_9_sp4_v_t_38
T_21_11_lc_trk_g2_3
T_21_11_wire_logic_cluster/lc_4/in_1

T_12_17_wire_logic_cluster/lc_0/out
T_12_14_sp4_v_t_40
T_13_14_sp4_h_l_10
T_17_14_sp4_h_l_6
T_19_14_lc_trk_g2_3
T_19_14_wire_logic_cluster/lc_0/in_1

T_12_17_wire_logic_cluster/lc_0/out
T_13_13_sp4_v_t_36
T_14_13_sp4_h_l_6
T_18_13_sp4_h_l_9
T_21_9_sp4_v_t_38
T_21_11_lc_trk_g3_3
T_21_11_wire_logic_cluster/lc_2/in_0

T_12_17_wire_logic_cluster/lc_0/out
T_12_14_sp4_v_t_40
T_13_14_sp4_h_l_10
T_17_14_sp4_h_l_6
T_19_14_lc_trk_g2_3
T_19_14_wire_logic_cluster/lc_1/in_0

T_12_17_wire_logic_cluster/lc_0/out
T_12_14_sp4_v_t_40
T_13_14_sp4_h_l_10
T_17_14_sp4_h_l_6
T_19_14_lc_trk_g2_3
T_19_14_wire_logic_cluster/lc_3/in_0

T_12_17_wire_logic_cluster/lc_0/out
T_13_13_sp4_v_t_36
T_14_13_sp4_h_l_6
T_18_13_sp4_h_l_9
T_21_9_sp4_v_t_38
T_21_11_lc_trk_g2_3
T_21_11_wire_logic_cluster/lc_5/in_0

T_12_17_wire_logic_cluster/lc_0/out
T_13_13_sp4_v_t_36
T_14_13_sp4_h_l_6
T_18_13_sp4_h_l_9
T_22_13_sp4_h_l_9
T_21_13_lc_trk_g0_1
T_21_13_wire_logic_cluster/lc_4/in_1

T_12_17_wire_logic_cluster/lc_0/out
T_13_13_sp4_v_t_36
T_14_13_sp4_h_l_6
T_18_13_sp4_h_l_9
T_21_9_sp4_v_t_38
T_21_11_lc_trk_g2_3
T_21_11_wire_logic_cluster/lc_1/in_0

T_12_17_wire_logic_cluster/lc_0/out
T_13_13_sp4_v_t_36
T_14_13_sp4_h_l_6
T_18_13_sp4_h_l_9
T_21_9_sp4_v_t_38
T_21_11_lc_trk_g2_3
T_21_11_wire_logic_cluster/lc_3/in_0

T_12_17_wire_logic_cluster/lc_0/out
T_12_14_sp4_v_t_40
T_13_14_sp4_h_l_10
T_17_14_sp4_h_l_6
T_19_14_lc_trk_g2_3
T_19_14_wire_logic_cluster/lc_2/in_1

T_12_17_wire_logic_cluster/lc_0/out
T_13_13_sp4_v_t_36
T_14_13_sp4_h_l_6
T_18_13_sp4_h_l_9
T_21_9_sp4_v_t_38
T_21_11_lc_trk_g2_3
T_21_11_wire_logic_cluster/lc_0/in_1

T_12_17_wire_logic_cluster/lc_0/out
T_13_13_sp4_v_t_36
T_14_13_sp4_h_l_6
T_16_13_lc_trk_g3_3
T_16_13_wire_logic_cluster/lc_7/in_1

T_12_17_wire_logic_cluster/lc_0/out
T_13_13_sp4_v_t_36
T_14_13_sp4_h_l_6
T_16_13_lc_trk_g3_3
T_16_13_wire_logic_cluster/lc_0/in_0

T_12_17_wire_logic_cluster/lc_0/out
T_12_14_sp4_v_t_40
T_13_14_sp4_h_l_10
T_15_14_lc_trk_g3_7
T_15_14_wire_logic_cluster/lc_1/in_1

T_12_17_wire_logic_cluster/lc_0/out
T_13_13_sp4_v_t_36
T_14_13_sp4_h_l_6
T_18_13_sp4_h_l_9
T_21_9_sp4_v_t_38
T_21_11_lc_trk_g3_3
T_21_11_wire_logic_cluster/lc_6/in_0

T_12_17_wire_logic_cluster/lc_0/out
T_13_13_sp4_v_t_36
T_14_13_sp4_h_l_6
T_18_13_sp4_h_l_9
T_22_13_sp4_h_l_9
T_18_13_sp4_h_l_5
T_19_13_lc_trk_g3_5
T_19_13_input_2_0
T_19_13_wire_logic_cluster/lc_0/in_2

T_12_17_wire_logic_cluster/lc_0/out
T_12_14_sp4_v_t_40
T_13_14_sp4_h_l_10
T_17_14_sp4_h_l_6
T_19_14_lc_trk_g2_3
T_19_14_wire_logic_cluster/lc_4/in_1

T_12_17_wire_logic_cluster/lc_0/out
T_13_13_sp4_v_t_36
T_14_13_sp4_h_l_6
T_18_13_sp4_h_l_9
T_21_9_sp4_v_t_38
T_21_12_lc_trk_g0_6
T_21_12_wire_logic_cluster/lc_1/in_1

T_12_17_wire_logic_cluster/lc_0/out
T_12_14_sp4_v_t_40
T_13_14_sp4_h_l_10
T_17_14_sp4_h_l_6
T_20_14_sp4_v_t_43
T_20_15_lc_trk_g3_3
T_20_15_wire_logic_cluster/lc_0/in_0

T_12_17_wire_logic_cluster/lc_0/out
T_12_14_sp4_v_t_40
T_13_14_sp4_h_l_10
T_17_14_sp4_h_l_6
T_18_14_lc_trk_g3_6
T_18_14_wire_logic_cluster/lc_4/in_1

T_12_17_wire_logic_cluster/lc_0/out
T_13_13_sp4_v_t_36
T_13_9_sp4_v_t_41
T_13_12_lc_trk_g0_1
T_13_12_input_2_3
T_13_12_wire_logic_cluster/lc_3/in_2

T_12_17_wire_logic_cluster/lc_0/out
T_13_13_sp4_v_t_36
T_14_13_sp4_h_l_6
T_16_13_lc_trk_g2_3
T_16_13_wire_logic_cluster/lc_3/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.c_state_i_3_18
T_12_17_wire_logic_cluster/lc_1/out
T_12_17_lc_trk_g2_1
T_12_17_wire_logic_cluster/lc_2/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_77_cascade_
T_20_20_wire_logic_cluster/lc_5/ltout
T_20_20_wire_logic_cluster/lc_6/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_stateZ0Z_11
T_13_19_wire_logic_cluster/lc_0/out
T_13_20_lc_trk_g1_0
T_13_20_wire_logic_cluster/lc_6/in_1

T_13_19_wire_logic_cluster/lc_0/out
T_14_18_lc_trk_g3_0
T_14_18_wire_logic_cluster/lc_5/in_0

T_13_19_wire_logic_cluster/lc_0/out
T_14_19_lc_trk_g1_0
T_14_19_wire_logic_cluster/lc_2/in_1

T_13_19_wire_logic_cluster/lc_0/out
T_13_19_lc_trk_g1_0
T_13_19_wire_logic_cluster/lc_0/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1652
T_21_19_wire_logic_cluster/lc_5/out
T_21_19_sp12_h_l_1
T_20_7_sp12_v_t_22
T_20_6_sp4_v_t_46
T_17_10_sp4_h_l_11
T_16_10_lc_trk_g0_3
T_16_10_input_2_1
T_16_10_wire_logic_cluster/lc_1/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_i_3_9
T_13_20_wire_logic_cluster/lc_5/out
T_13_20_lc_trk_g1_5
T_13_20_input_2_6
T_13_20_wire_logic_cluster/lc_6/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_data_config_18
T_23_9_wire_logic_cluster/lc_0/out
T_23_9_sp4_h_l_5
T_22_9_sp4_v_t_46
T_22_12_lc_trk_g1_6
T_22_12_wire_logic_cluster/lc_2/in_1

T_23_9_wire_logic_cluster/lc_0/out
T_23_10_lc_trk_g1_0
T_23_10_wire_logic_cluster/lc_4/in_3

T_23_9_wire_logic_cluster/lc_0/out
T_23_9_sp4_h_l_5
T_19_9_sp4_h_l_1
T_15_9_sp4_h_l_1
T_14_9_sp4_v_t_42
T_14_10_lc_trk_g3_2
T_14_10_wire_logic_cluster/lc_4/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_state_ns_0_a3_1_1_i_m2_1_9_cascade_
T_22_18_wire_logic_cluster/lc_3/ltout
T_22_18_wire_logic_cluster/lc_4/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_101
T_22_18_wire_logic_cluster/lc_4/out
T_22_18_lc_trk_g1_4
T_22_18_wire_logic_cluster/lc_1/in_0

T_22_18_wire_logic_cluster/lc_4/out
T_22_17_lc_trk_g0_4
T_22_17_wire_logic_cluster/lc_3/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_267_cascade_
T_22_18_wire_logic_cluster/lc_1/ltout
T_22_18_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.N_283_cascade_
T_10_14_wire_logic_cluster/lc_2/ltout
T_10_14_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.N_271
T_10_14_wire_logic_cluster/lc_3/out
T_10_14_sp4_h_l_11
T_14_14_sp4_h_l_7
T_18_14_sp4_h_l_10
T_21_10_sp4_v_t_47
T_21_11_lc_trk_g3_7
T_21_11_wire_logic_cluster/lc_7/in_1

T_10_14_wire_logic_cluster/lc_3/out
T_10_14_sp4_h_l_11
T_13_10_sp4_v_t_40
T_13_12_lc_trk_g3_5
T_13_12_wire_logic_cluster/lc_6/in_0

T_10_14_wire_logic_cluster/lc_3/out
T_10_14_sp4_h_l_11
T_14_14_sp4_h_l_7
T_18_14_sp4_h_l_10
T_21_10_sp4_v_t_47
T_21_11_lc_trk_g3_7
T_21_11_wire_logic_cluster/lc_4/in_0

T_10_14_wire_logic_cluster/lc_3/out
T_10_14_sp4_h_l_11
T_14_14_sp4_h_l_7
T_18_14_sp4_h_l_7
T_19_14_lc_trk_g3_7
T_19_14_wire_logic_cluster/lc_0/in_0

T_10_14_wire_logic_cluster/lc_3/out
T_10_14_sp4_h_l_11
T_14_14_sp4_h_l_7
T_18_14_sp4_h_l_10
T_21_10_sp4_v_t_47
T_21_11_lc_trk_g3_7
T_21_11_input_2_2
T_21_11_wire_logic_cluster/lc_2/in_2

T_10_14_wire_logic_cluster/lc_3/out
T_10_13_sp12_v_t_22
T_11_13_sp12_h_l_1
T_16_13_lc_trk_g0_5
T_16_13_wire_logic_cluster/lc_7/in_0

T_10_14_wire_logic_cluster/lc_3/out
T_10_13_sp12_v_t_22
T_11_13_sp12_h_l_1
T_16_13_lc_trk_g0_5
T_16_13_wire_logic_cluster/lc_0/in_1

T_10_14_wire_logic_cluster/lc_3/out
T_10_14_sp4_h_l_11
T_14_14_sp4_h_l_7
T_18_14_sp4_h_l_7
T_19_14_lc_trk_g3_7
T_19_14_wire_logic_cluster/lc_1/in_1

T_10_14_wire_logic_cluster/lc_3/out
T_10_14_sp4_h_l_11
T_14_14_sp4_h_l_7
T_18_14_sp4_h_l_7
T_19_14_lc_trk_g3_7
T_19_14_wire_logic_cluster/lc_3/in_1

T_10_14_wire_logic_cluster/lc_3/out
T_10_14_sp4_h_l_11
T_14_14_sp4_h_l_7
T_18_14_sp4_h_l_10
T_21_10_sp4_v_t_47
T_21_11_lc_trk_g3_7
T_21_11_wire_logic_cluster/lc_5/in_1

T_10_14_wire_logic_cluster/lc_3/out
T_10_14_sp4_h_l_11
T_14_14_sp4_h_l_7
T_18_14_sp4_h_l_7
T_19_14_lc_trk_g3_7
T_19_14_wire_logic_cluster/lc_2/in_0

T_10_14_wire_logic_cluster/lc_3/out
T_10_14_sp4_h_l_11
T_14_14_sp4_h_l_7
T_18_14_sp4_h_l_10
T_21_10_sp4_v_t_47
T_21_11_lc_trk_g3_7
T_21_11_wire_logic_cluster/lc_0/in_0

T_10_14_wire_logic_cluster/lc_3/out
T_10_14_sp4_h_l_11
T_14_14_sp4_h_l_7
T_18_14_sp4_h_l_10
T_21_10_sp4_v_t_47
T_21_11_lc_trk_g3_7
T_21_11_wire_logic_cluster/lc_1/in_1

T_10_14_wire_logic_cluster/lc_3/out
T_10_14_sp4_h_l_11
T_14_14_sp4_h_l_7
T_18_14_sp4_h_l_10
T_21_10_sp4_v_t_47
T_21_11_lc_trk_g3_7
T_21_11_wire_logic_cluster/lc_3/in_1

T_10_14_wire_logic_cluster/lc_3/out
T_10_14_sp4_h_l_11
T_14_14_sp4_h_l_7
T_15_14_lc_trk_g2_7
T_15_14_wire_logic_cluster/lc_1/in_0

T_10_14_wire_logic_cluster/lc_3/out
T_10_13_sp12_v_t_22
T_11_13_sp12_h_l_1
T_21_13_lc_trk_g0_6
T_21_13_input_2_4
T_21_13_wire_logic_cluster/lc_4/in_2

T_10_14_wire_logic_cluster/lc_3/out
T_10_14_sp4_h_l_11
T_14_14_sp4_h_l_7
T_18_14_sp4_h_l_7
T_19_14_lc_trk_g3_7
T_19_14_wire_logic_cluster/lc_4/in_0

T_10_14_wire_logic_cluster/lc_3/out
T_10_14_sp4_h_l_11
T_14_14_sp4_h_l_7
T_18_14_sp4_h_l_10
T_21_10_sp4_v_t_47
T_21_11_lc_trk_g3_7
T_21_11_input_2_6
T_21_11_wire_logic_cluster/lc_6/in_2

T_10_14_wire_logic_cluster/lc_3/out
T_10_13_sp12_v_t_22
T_11_13_sp12_h_l_1
T_19_13_sp4_h_l_8
T_19_13_lc_trk_g1_5
T_19_13_wire_logic_cluster/lc_0/in_0

T_10_14_wire_logic_cluster/lc_3/out
T_10_14_sp4_h_l_11
T_14_14_sp4_h_l_7
T_18_14_sp4_h_l_7
T_21_10_sp4_v_t_42
T_21_12_lc_trk_g2_7
T_21_12_wire_logic_cluster/lc_1/in_0

T_10_14_wire_logic_cluster/lc_3/out
T_10_14_sp4_h_l_11
T_14_14_sp4_h_l_7
T_18_14_sp4_h_l_10
T_21_14_sp4_v_t_47
T_20_15_lc_trk_g3_7
T_20_15_input_2_0
T_20_15_wire_logic_cluster/lc_0/in_2

T_10_14_wire_logic_cluster/lc_3/out
T_10_14_sp4_h_l_11
T_14_14_sp4_h_l_7
T_18_14_sp4_h_l_10
T_18_14_lc_trk_g1_7
T_18_14_input_2_4
T_18_14_wire_logic_cluster/lc_4/in_2

T_10_14_wire_logic_cluster/lc_3/out
T_10_14_sp4_h_l_11
T_13_10_sp4_v_t_40
T_13_12_lc_trk_g3_5
T_13_12_wire_logic_cluster/lc_3/in_3

T_10_14_wire_logic_cluster/lc_3/out
T_10_13_sp12_v_t_22
T_11_13_sp12_h_l_1
T_16_13_lc_trk_g0_5
T_16_13_input_2_3
T_16_13_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_i_0_15_cascade_
T_20_12_wire_logic_cluster/lc_1/ltout
T_20_12_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.c_state_1_0
T_7_18_wire_logic_cluster/lc_7/out
T_6_18_sp4_h_l_6
T_5_18_lc_trk_g0_6
T_5_18_wire_logic_cluster/lc_3/in_1

T_7_18_wire_logic_cluster/lc_7/out
T_6_18_sp4_h_l_6
T_5_18_lc_trk_g0_6
T_5_18_input_2_0
T_5_18_wire_logic_cluster/lc_0/in_2

T_7_18_wire_logic_cluster/lc_7/out
T_7_18_lc_trk_g3_7
T_7_18_wire_logic_cluster/lc_7/in_1

T_7_18_wire_logic_cluster/lc_7/out
T_7_18_lc_trk_g3_7
T_7_18_wire_logic_cluster/lc_3/in_3

T_7_18_wire_logic_cluster/lc_7/out
T_7_15_sp4_v_t_38
T_6_16_lc_trk_g2_6
T_6_16_wire_logic_cluster/lc_4/in_0

T_7_18_wire_logic_cluster/lc_7/out
T_6_18_sp4_h_l_6
T_9_14_sp4_v_t_43
T_9_17_lc_trk_g0_3
T_9_17_wire_logic_cluster/lc_4/in_3

T_7_18_wire_logic_cluster/lc_7/out
T_6_18_sp4_h_l_6
T_9_14_sp4_v_t_43
T_9_17_lc_trk_g0_3
T_9_17_input_2_3
T_9_17_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.en_count_data_i
T_5_18_wire_logic_cluster/lc_3/out
T_0_18_span12_horz_5
T_10_6_sp12_v_t_22
T_10_5_sp4_v_t_46
T_9_7_lc_trk_g0_0
T_9_7_wire_logic_cluster/lc_0/in_0

T_5_18_wire_logic_cluster/lc_3/out
T_0_18_span12_horz_5
T_9_18_lc_trk_g1_6
T_9_18_wire_logic_cluster/lc_6/in_1

T_5_18_wire_logic_cluster/lc_3/out
T_0_18_span12_horz_5
T_9_18_lc_trk_g1_6
T_9_18_input_2_7
T_9_18_wire_logic_cluster/lc_7/in_2

T_5_18_wire_logic_cluster/lc_3/out
T_0_18_span12_horz_5
T_6_18_lc_trk_g1_1
T_6_18_input_2_4
T_6_18_wire_logic_cluster/lc_4/in_2

T_5_18_wire_logic_cluster/lc_3/out
T_5_15_sp4_v_t_46
T_5_16_lc_trk_g2_6
T_5_16_wire_logic_cluster/lc_6/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_841
T_12_13_wire_logic_cluster/lc_0/out
T_13_14_lc_trk_g2_0
T_13_14_input_2_0
T_13_14_wire_logic_cluster/lc_0/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_stateZ0Z_8
T_13_19_wire_logic_cluster/lc_5/out
T_13_20_lc_trk_g0_5
T_13_20_wire_logic_cluster/lc_6/in_3

T_13_19_wire_logic_cluster/lc_5/out
T_13_20_lc_trk_g0_5
T_13_20_wire_logic_cluster/lc_4/in_3

T_13_19_wire_logic_cluster/lc_5/out
T_14_18_sp4_v_t_43
T_14_20_lc_trk_g2_6
T_14_20_wire_logic_cluster/lc_0/in_0

T_13_19_wire_logic_cluster/lc_5/out
T_14_18_sp4_v_t_43
T_14_20_lc_trk_g2_6
T_14_20_wire_logic_cluster/lc_3/in_3

T_13_19_wire_logic_cluster/lc_5/out
T_13_18_sp4_v_t_42
T_13_21_lc_trk_g1_2
T_13_21_wire_logic_cluster/lc_0/in_3

T_13_19_wire_logic_cluster/lc_5/out
T_13_20_lc_trk_g0_5
T_13_20_wire_logic_cluster/lc_5/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_274_cascade_
T_24_20_wire_logic_cluster/lc_5/ltout
T_24_20_wire_logic_cluster/lc_6/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1577_0
T_21_18_wire_logic_cluster/lc_3/out
T_22_18_lc_trk_g0_3
T_22_18_wire_logic_cluster/lc_3/in_0

T_21_18_wire_logic_cluster/lc_3/out
T_21_18_sp4_h_l_11
T_24_14_sp4_v_t_40
T_23_16_lc_trk_g0_5
T_23_16_wire_logic_cluster/lc_2/in_1

End 

Net : N_73_i_0_cascade_
T_24_20_wire_logic_cluster/lc_4/ltout
T_24_20_wire_logic_cluster/lc_5/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_stateZ0Z_14
T_22_19_wire_logic_cluster/lc_6/out
T_23_18_lc_trk_g2_6
T_23_18_wire_logic_cluster/lc_6/in_0

T_22_19_wire_logic_cluster/lc_6/out
T_22_16_sp4_v_t_36
T_19_20_sp4_h_l_1
T_20_20_lc_trk_g2_1
T_20_20_wire_logic_cluster/lc_6/in_3

T_22_19_wire_logic_cluster/lc_6/out
T_23_18_sp4_v_t_45
T_23_22_lc_trk_g0_0
T_23_22_wire_logic_cluster/lc_1/in_1

T_22_19_wire_logic_cluster/lc_6/out
T_23_16_sp4_v_t_37
T_24_20_sp4_h_l_0
T_24_20_lc_trk_g1_5
T_24_20_input_2_0
T_24_20_wire_logic_cluster/lc_0/in_2

T_22_19_wire_logic_cluster/lc_6/out
T_23_18_sp4_v_t_45
T_20_22_sp4_h_l_8
T_21_22_lc_trk_g2_0
T_21_22_wire_logic_cluster/lc_3/in_1

T_22_19_wire_logic_cluster/lc_6/out
T_22_19_lc_trk_g2_6
T_22_19_wire_logic_cluster/lc_1/in_3

T_22_19_wire_logic_cluster/lc_6/out
T_22_19_lc_trk_g2_6
T_22_19_wire_logic_cluster/lc_7/in_3

T_22_19_wire_logic_cluster/lc_6/out
T_23_18_lc_trk_g2_6
T_23_18_wire_logic_cluster/lc_3/in_3

End 

Net : I2C_top_level_inst1_s_burst
T_24_17_wire_logic_cluster/lc_0/out
T_24_13_sp4_v_t_37
T_23_17_lc_trk_g1_0
T_23_17_wire_logic_cluster/lc_6/in_3

T_24_17_wire_logic_cluster/lc_0/out
T_24_15_sp4_v_t_45
T_21_19_sp4_h_l_1
T_20_19_lc_trk_g0_1
T_20_19_wire_logic_cluster/lc_0/in_1

T_24_17_wire_logic_cluster/lc_0/out
T_24_13_sp4_v_t_37
T_21_17_sp4_h_l_0
T_17_17_sp4_h_l_0
T_16_17_sp4_v_t_37
T_15_18_lc_trk_g2_5
T_15_18_wire_logic_cluster/lc_4/in_3

T_24_17_wire_logic_cluster/lc_0/out
T_24_13_sp4_v_t_37
T_21_17_sp4_h_l_0
T_17_17_sp4_h_l_0
T_16_17_sp4_v_t_37
T_16_20_lc_trk_g0_5
T_16_20_wire_logic_cluster/lc_0/in_3

T_24_17_wire_logic_cluster/lc_0/out
T_24_15_sp4_v_t_45
T_23_19_lc_trk_g2_0
T_23_19_wire_logic_cluster/lc_0/in_0

T_24_17_wire_logic_cluster/lc_0/out
T_24_13_sp4_v_t_37
T_21_17_sp4_h_l_0
T_20_17_sp4_v_t_43
T_20_20_lc_trk_g1_3
T_20_20_wire_logic_cluster/lc_1/in_1

T_24_17_wire_logic_cluster/lc_0/out
T_24_13_sp4_v_t_37
T_21_17_sp4_h_l_0
T_17_17_sp4_h_l_0
T_16_17_sp4_v_t_37
T_16_20_lc_trk_g0_5
T_16_20_wire_logic_cluster/lc_6/in_3

T_24_17_wire_logic_cluster/lc_0/out
T_24_13_sp12_v_t_23
T_24_20_lc_trk_g3_3
T_24_20_wire_logic_cluster/lc_5/in_3

T_24_17_wire_logic_cluster/lc_0/out
T_24_17_lc_trk_g1_0
T_24_17_wire_logic_cluster/lc_0/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_i_2_17_cascade_
T_21_12_wire_logic_cluster/lc_1/ltout
T_21_12_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_data_coarseovf_17
T_20_11_wire_logic_cluster/lc_6/out
T_20_8_sp4_v_t_36
T_21_12_sp4_h_l_7
T_23_12_lc_trk_g2_2
T_23_12_wire_logic_cluster/lc_2/in_0

T_20_11_wire_logic_cluster/lc_6/out
T_21_10_sp4_v_t_45
T_21_12_lc_trk_g3_0
T_21_12_input_2_1
T_21_12_wire_logic_cluster/lc_1/in_2

T_20_11_wire_logic_cluster/lc_6/out
T_11_11_sp12_h_l_0
T_14_11_lc_trk_g1_0
T_14_11_wire_logic_cluster/lc_6/in_3

End 

Net : N_12_0_cascade_
T_16_15_wire_logic_cluster/lc_2/ltout
T_16_15_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_data_config_17
T_23_13_wire_logic_cluster/lc_7/out
T_24_12_sp4_v_t_47
T_21_12_sp4_h_l_4
T_21_12_lc_trk_g0_1
T_21_12_wire_logic_cluster/lc_2/in_1

T_23_13_wire_logic_cluster/lc_7/out
T_23_12_lc_trk_g1_7
T_23_12_wire_logic_cluster/lc_1/in_3

T_23_13_wire_logic_cluster/lc_7/out
T_23_13_sp4_h_l_3
T_19_13_sp4_h_l_3
T_15_13_sp4_h_l_3
T_11_13_sp4_h_l_6
T_14_9_sp4_v_t_43
T_14_11_lc_trk_g2_6
T_14_11_input_2_6
T_14_11_wire_logic_cluster/lc_6/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_stateZ0Z_23
T_23_19_wire_logic_cluster/lc_4/out
T_23_18_lc_trk_g1_4
T_23_18_wire_logic_cluster/lc_6/in_1

T_23_19_wire_logic_cluster/lc_4/out
T_23_19_lc_trk_g0_4
T_23_19_wire_logic_cluster/lc_3/in_3

T_23_19_wire_logic_cluster/lc_4/out
T_23_18_sp4_v_t_40
T_20_18_sp4_h_l_11
T_19_14_sp4_v_t_41
T_18_16_lc_trk_g0_4
T_18_16_wire_logic_cluster/lc_1/in_3

T_23_19_wire_logic_cluster/lc_4/out
T_22_18_lc_trk_g2_4
T_22_18_wire_logic_cluster/lc_1/in_3

T_23_19_wire_logic_cluster/lc_4/out
T_23_18_sp4_v_t_40
T_20_22_sp4_h_l_10
T_20_22_lc_trk_g1_7
T_20_22_wire_logic_cluster/lc_3/in_3

T_23_19_wire_logic_cluster/lc_4/out
T_23_15_sp4_v_t_45
T_22_17_lc_trk_g0_3
T_22_17_wire_logic_cluster/lc_3/in_0

T_23_19_wire_logic_cluster/lc_4/out
T_23_15_sp4_v_t_45
T_23_16_lc_trk_g2_5
T_23_16_wire_logic_cluster/lc_3/in_0

T_23_19_wire_logic_cluster/lc_4/out
T_23_15_sp4_v_t_45
T_23_16_lc_trk_g2_5
T_23_16_wire_logic_cluster/lc_2/in_3

T_23_19_wire_logic_cluster/lc_4/out
T_23_15_sp4_v_t_45
T_22_17_lc_trk_g0_3
T_22_17_wire_logic_cluster/lc_0/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_stateZ0Z_11
T_16_21_wire_logic_cluster/lc_7/out
T_6_21_sp12_h_l_1
T_17_9_sp12_v_t_22
T_17_13_lc_trk_g3_1
T_17_13_wire_logic_cluster/lc_5/in_1

T_16_21_wire_logic_cluster/lc_7/out
T_6_21_sp12_h_l_1
T_8_21_sp4_h_l_2
T_7_17_sp4_v_t_39
T_7_18_lc_trk_g2_7
T_7_18_wire_logic_cluster/lc_6/in_3

T_16_21_wire_logic_cluster/lc_7/out
T_16_21_lc_trk_g1_7
T_16_21_wire_logic_cluster/lc_5/in_1

T_16_21_wire_logic_cluster/lc_7/out
T_14_21_sp4_h_l_11
T_14_21_lc_trk_g1_6
T_14_21_wire_logic_cluster/lc_0/in_1

T_16_21_wire_logic_cluster/lc_7/out
T_16_21_lc_trk_g1_7
T_16_21_wire_logic_cluster/lc_0/in_0

T_16_21_wire_logic_cluster/lc_7/out
T_17_22_lc_trk_g3_7
T_17_22_wire_logic_cluster/lc_0/in_0

T_16_21_wire_logic_cluster/lc_7/out
T_17_22_lc_trk_g3_7
T_17_22_wire_logic_cluster/lc_1/in_1

T_16_21_wire_logic_cluster/lc_7/out
T_15_21_lc_trk_g3_7
T_15_21_wire_logic_cluster/lc_1/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_404_0
T_17_16_wire_logic_cluster/lc_6/out
T_17_13_sp4_v_t_36
T_18_17_sp4_h_l_7
T_22_17_sp4_h_l_10
T_22_17_lc_trk_g0_7
T_22_17_wire_logic_cluster/lc_6/in_3

T_17_16_wire_logic_cluster/lc_6/out
T_16_16_sp12_h_l_0
T_23_16_sp4_h_l_9
T_22_16_sp4_v_t_38
T_22_18_lc_trk_g3_3
T_22_18_wire_logic_cluster/lc_1/in_1

T_17_16_wire_logic_cluster/lc_6/out
T_16_16_sp12_h_l_0
T_23_16_lc_trk_g0_0
T_23_16_wire_logic_cluster/lc_1/in_1

T_17_16_wire_logic_cluster/lc_6/out
T_17_13_sp4_v_t_36
T_18_17_sp4_h_l_7
T_22_17_sp4_h_l_10
T_21_17_lc_trk_g1_2
T_21_17_wire_logic_cluster/lc_3/in_0

T_17_16_wire_logic_cluster/lc_6/out
T_17_13_sp4_v_t_36
T_18_17_sp4_h_l_7
T_22_17_sp4_h_l_10
T_22_17_lc_trk_g0_7
T_22_17_input_2_3
T_22_17_wire_logic_cluster/lc_3/in_2

T_17_16_wire_logic_cluster/lc_6/out
T_17_13_sp4_v_t_36
T_18_17_sp4_h_l_7
T_22_17_sp4_h_l_10
T_22_17_lc_trk_g1_7
T_22_17_wire_logic_cluster/lc_0/in_0

End 

Net : N_1614_cascade_
T_13_16_wire_logic_cluster/lc_0/ltout
T_13_16_wire_logic_cluster/lc_1/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.en_count_data_cascade_
T_9_20_wire_logic_cluster/lc_5/ltout
T_9_20_wire_logic_cluster/lc_6/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_data_config_6
T_14_12_wire_logic_cluster/lc_4/out
T_15_12_lc_trk_g1_4
T_15_12_wire_logic_cluster/lc_2/in_1

T_14_12_wire_logic_cluster/lc_4/out
T_14_11_sp4_v_t_40
T_11_15_sp4_h_l_5
T_13_15_lc_trk_g2_0
T_13_15_wire_logic_cluster/lc_3/in_1

T_14_12_wire_logic_cluster/lc_4/out
T_13_13_lc_trk_g0_4
T_13_13_wire_logic_cluster/lc_2/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.c_state_10
T_13_21_wire_logic_cluster/lc_1/out
T_14_21_sp4_h_l_2
T_10_21_sp4_h_l_2
T_9_17_sp4_v_t_42
T_9_20_lc_trk_g1_2
T_9_20_input_2_5
T_9_20_wire_logic_cluster/lc_5/in_2

T_13_21_wire_logic_cluster/lc_1/out
T_13_19_sp4_v_t_47
T_10_19_sp4_h_l_10
T_10_19_lc_trk_g0_7
T_10_19_input_2_5
T_10_19_wire_logic_cluster/lc_5/in_2

T_13_21_wire_logic_cluster/lc_1/out
T_14_21_sp4_h_l_2
T_10_21_sp4_h_l_2
T_6_21_sp4_h_l_5
T_6_21_lc_trk_g1_0
T_6_21_wire_logic_cluster/lc_6/in_1

T_13_21_wire_logic_cluster/lc_1/out
T_14_21_sp4_h_l_2
T_10_21_sp4_h_l_2
T_6_21_sp4_h_l_5
T_5_17_sp4_v_t_40
T_4_18_lc_trk_g3_0
T_4_18_wire_logic_cluster/lc_1/in_0

T_13_21_wire_logic_cluster/lc_1/out
T_14_21_sp4_h_l_2
T_10_21_sp4_h_l_2
T_6_21_sp4_h_l_5
T_5_17_sp4_v_t_40
T_4_18_lc_trk_g3_0
T_4_18_wire_logic_cluster/lc_0/in_3

T_13_21_wire_logic_cluster/lc_1/out
T_14_21_sp4_h_l_2
T_10_21_sp4_h_l_2
T_6_21_sp4_h_l_5
T_5_17_sp4_v_t_40
T_4_18_lc_trk_g3_0
T_4_18_wire_logic_cluster/lc_2/in_3

T_13_21_wire_logic_cluster/lc_1/out
T_14_21_sp4_h_l_2
T_10_21_sp4_h_l_2
T_6_21_sp4_h_l_5
T_6_21_lc_trk_g1_0
T_6_21_wire_logic_cluster/lc_7/in_0

T_13_21_wire_logic_cluster/lc_1/out
T_14_21_sp4_h_l_2
T_10_21_sp4_h_l_2
T_6_21_sp4_h_l_5
T_6_21_lc_trk_g1_0
T_6_21_wire_logic_cluster/lc_5/in_0

T_13_21_wire_logic_cluster/lc_1/out
T_14_21_sp4_h_l_2
T_10_21_sp4_h_l_2
T_6_21_sp4_h_l_5
T_6_21_lc_trk_g1_0
T_6_21_wire_logic_cluster/lc_3/in_0

T_13_21_wire_logic_cluster/lc_1/out
T_12_21_sp4_h_l_10
T_8_21_sp4_h_l_10
T_7_17_sp4_v_t_38
T_6_20_lc_trk_g2_6
T_6_20_wire_logic_cluster/lc_7/in_1

T_13_21_wire_logic_cluster/lc_1/out
T_14_21_sp4_h_l_2
T_10_21_sp4_h_l_2
T_6_21_sp4_h_l_5
T_6_21_lc_trk_g1_0
T_6_21_wire_logic_cluster/lc_4/in_3

T_13_21_wire_logic_cluster/lc_1/out
T_14_21_sp4_h_l_2
T_10_21_sp4_h_l_2
T_6_21_sp4_h_l_5
T_6_21_lc_trk_g1_0
T_6_21_wire_logic_cluster/lc_0/in_3

T_13_21_wire_logic_cluster/lc_1/out
T_12_21_sp4_h_l_10
T_8_21_sp4_h_l_10
T_7_21_sp4_v_t_41
T_7_22_lc_trk_g2_1
T_7_22_wire_logic_cluster/lc_1/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_datae_0
T_9_20_wire_logic_cluster/lc_6/out
T_9_17_sp4_v_t_36
T_9_18_lc_trk_g2_4
T_9_18_wire_logic_cluster/lc_2/in_0

T_9_20_wire_logic_cluster/lc_6/out
T_9_17_sp4_v_t_36
T_9_18_lc_trk_g2_4
T_9_18_wire_logic_cluster/lc_4/in_0

T_9_20_wire_logic_cluster/lc_6/out
T_9_17_sp4_v_t_36
T_9_18_lc_trk_g2_4
T_9_18_wire_logic_cluster/lc_5/in_3

T_9_20_wire_logic_cluster/lc_6/out
T_9_17_sp4_v_t_36
T_9_18_lc_trk_g2_4
T_9_18_wire_logic_cluster/lc_3/in_3

T_9_20_wire_logic_cluster/lc_6/out
T_9_19_lc_trk_g0_6
T_9_19_input_2_4
T_9_19_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_data_coarseovf_8
T_19_11_wire_logic_cluster/lc_3/out
T_19_10_sp4_v_t_38
T_19_13_lc_trk_g1_6
T_19_13_wire_logic_cluster/lc_0/in_3

T_19_11_wire_logic_cluster/lc_3/out
T_19_10_lc_trk_g0_3
T_19_10_wire_logic_cluster/lc_2/in_1

T_19_11_wire_logic_cluster/lc_3/out
T_20_11_sp4_h_l_6
T_19_7_sp4_v_t_46
T_16_7_sp4_h_l_5
T_12_7_sp4_h_l_1
T_12_7_lc_trk_g0_4
T_12_7_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_dataZ0Z_2
T_9_7_wire_logic_cluster/lc_0/out
T_10_5_sp4_v_t_44
T_10_9_sp4_v_t_44
T_10_13_sp4_v_t_44
T_7_17_sp4_h_l_9
T_6_17_lc_trk_g0_1
T_6_17_wire_logic_cluster/lc_4/in_1

T_9_7_wire_logic_cluster/lc_0/out
T_10_5_sp4_v_t_44
T_10_9_sp4_v_t_44
T_10_13_sp4_v_t_44
T_7_17_sp4_h_l_9
T_6_17_sp4_v_t_44
T_6_18_lc_trk_g3_4
T_6_18_wire_logic_cluster/lc_2/in_1

T_9_7_wire_logic_cluster/lc_0/out
T_9_7_lc_trk_g1_0
T_9_7_wire_logic_cluster/lc_0/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.N_347_0
T_6_17_wire_logic_cluster/lc_4/out
T_6_17_lc_trk_g0_4
T_6_17_wire_logic_cluster/lc_3/in_3

T_6_17_wire_logic_cluster/lc_4/out
T_7_18_lc_trk_g2_4
T_7_18_wire_logic_cluster/lc_7/in_3

T_6_17_wire_logic_cluster/lc_4/out
T_5_17_lc_trk_g3_4
T_5_17_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_stateZ0Z_19
T_14_18_wire_logic_cluster/lc_0/out
T_14_18_lc_trk_g2_0
T_14_18_wire_logic_cluster/lc_1/in_3

T_14_18_wire_logic_cluster/lc_0/out
T_14_18_lc_trk_g2_0
T_14_18_wire_logic_cluster/lc_4/in_0

T_14_18_wire_logic_cluster/lc_0/out
T_14_18_lc_trk_g2_0
T_14_18_wire_logic_cluster/lc_6/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.N_10_0_cascade_
T_14_18_wire_logic_cluster/lc_1/ltout
T_14_18_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.N_547_0
T_14_18_wire_logic_cluster/lc_2/out
T_9_18_sp12_h_l_0
T_20_18_sp12_v_t_23
T_20_16_sp4_v_t_47
T_20_12_sp4_v_t_43
T_21_12_sp4_h_l_6
T_24_8_sp4_v_t_37
T_23_10_lc_trk_g0_0
T_23_10_wire_logic_cluster/lc_3/in_1

T_14_18_wire_logic_cluster/lc_2/out
T_14_16_sp12_v_t_23
T_15_16_sp12_h_l_0
T_22_16_sp4_h_l_9
T_21_12_sp4_v_t_44
T_21_13_lc_trk_g3_4
T_21_13_wire_logic_cluster/lc_0/in_1

T_14_18_wire_logic_cluster/lc_2/out
T_14_16_sp12_v_t_23
T_15_16_sp12_h_l_0
T_20_16_sp4_h_l_7
T_23_12_sp4_v_t_36
T_22_15_lc_trk_g2_4
T_22_15_wire_logic_cluster/lc_0/in_0

T_14_18_wire_logic_cluster/lc_2/out
T_9_18_sp12_h_l_0
T_20_18_sp12_v_t_23
T_20_16_sp4_v_t_47
T_20_12_sp4_v_t_43
T_17_12_sp4_h_l_0
T_16_12_lc_trk_g0_0
T_16_12_input_2_6
T_16_12_wire_logic_cluster/lc_6/in_2

T_14_18_wire_logic_cluster/lc_2/out
T_9_18_sp12_h_l_0
T_20_18_sp12_v_t_23
T_20_16_sp4_v_t_47
T_20_12_sp4_v_t_43
T_21_12_sp4_h_l_6
T_23_12_lc_trk_g3_3
T_23_12_wire_logic_cluster/lc_0/in_0

T_14_18_wire_logic_cluster/lc_2/out
T_9_18_sp12_h_l_0
T_20_18_sp12_v_t_23
T_20_16_sp4_v_t_47
T_20_12_sp4_v_t_43
T_21_12_sp4_h_l_6
T_24_8_sp4_v_t_37
T_23_10_lc_trk_g0_0
T_23_10_wire_logic_cluster/lc_4/in_0

T_14_18_wire_logic_cluster/lc_2/out
T_14_16_sp12_v_t_23
T_15_16_sp12_h_l_0
T_22_16_sp4_h_l_9
T_25_12_sp4_v_t_44
T_24_13_lc_trk_g3_4
T_24_13_wire_logic_cluster/lc_0/in_1

T_14_18_wire_logic_cluster/lc_2/out
T_15_14_sp4_v_t_40
T_16_14_sp4_h_l_10
T_18_14_lc_trk_g2_7
T_18_14_wire_logic_cluster/lc_2/in_1

T_14_18_wire_logic_cluster/lc_2/out
T_9_18_sp12_h_l_0
T_20_18_sp12_v_t_23
T_20_16_sp4_v_t_47
T_20_12_sp4_v_t_43
T_21_12_sp4_h_l_6
T_23_12_lc_trk_g3_3
T_23_12_wire_logic_cluster/lc_1/in_1

T_14_18_wire_logic_cluster/lc_2/out
T_15_14_sp4_v_t_40
T_16_14_sp4_h_l_10
T_19_14_sp4_v_t_38
T_19_17_lc_trk_g1_6
T_19_17_wire_logic_cluster/lc_5/in_0

T_14_18_wire_logic_cluster/lc_2/out
T_14_16_sp12_v_t_23
T_14_14_sp4_v_t_47
T_14_10_sp4_v_t_43
T_13_12_lc_trk_g1_6
T_13_12_wire_logic_cluster/lc_0/in_1

T_14_18_wire_logic_cluster/lc_2/out
T_15_14_sp4_v_t_40
T_16_14_sp4_h_l_10
T_19_10_sp4_v_t_41
T_20_10_sp4_h_l_4
T_19_10_lc_trk_g1_4
T_19_10_wire_logic_cluster/lc_0/in_1

T_14_18_wire_logic_cluster/lc_2/out
T_14_16_sp12_v_t_23
T_15_16_sp12_h_l_0
T_22_16_sp4_h_l_9
T_25_12_sp4_v_t_44
T_24_13_lc_trk_g3_4
T_24_13_wire_logic_cluster/lc_1/in_0

T_14_18_wire_logic_cluster/lc_2/out
T_14_16_sp12_v_t_23
T_15_16_sp12_h_l_0
T_20_16_sp4_h_l_7
T_23_12_sp4_v_t_36
T_22_15_lc_trk_g2_4
T_22_15_wire_logic_cluster/lc_1/in_1

T_14_18_wire_logic_cluster/lc_2/out
T_14_16_sp12_v_t_23
T_14_14_sp4_v_t_47
T_14_10_sp4_v_t_43
T_14_13_lc_trk_g0_3
T_14_13_wire_logic_cluster/lc_6/in_1

T_14_18_wire_logic_cluster/lc_2/out
T_14_16_sp12_v_t_23
T_15_16_sp12_h_l_0
T_20_16_sp4_h_l_7
T_23_12_sp4_v_t_36
T_22_14_lc_trk_g0_1
T_22_14_wire_logic_cluster/lc_0/in_1

T_14_18_wire_logic_cluster/lc_2/out
T_9_18_sp12_h_l_0
T_20_18_sp12_v_t_23
T_20_16_sp4_v_t_47
T_20_12_sp4_v_t_43
T_17_12_sp4_h_l_0
T_16_12_lc_trk_g0_0
T_16_12_wire_logic_cluster/lc_1/in_1

T_14_18_wire_logic_cluster/lc_2/out
T_15_14_sp4_v_t_40
T_16_14_sp4_h_l_10
T_19_10_sp4_v_t_41
T_18_11_lc_trk_g3_1
T_18_11_wire_logic_cluster/lc_2/in_0

T_14_18_wire_logic_cluster/lc_2/out
T_15_14_sp4_v_t_40
T_16_14_sp4_h_l_10
T_19_14_sp4_v_t_38
T_19_17_lc_trk_g1_6
T_19_17_wire_logic_cluster/lc_6/in_1

T_14_18_wire_logic_cluster/lc_2/out
T_14_16_sp12_v_t_23
T_14_14_sp4_v_t_47
T_13_15_lc_trk_g3_7
T_13_15_wire_logic_cluster/lc_0/in_0

T_14_18_wire_logic_cluster/lc_2/out
T_14_16_sp12_v_t_23
T_15_16_sp12_h_l_0
T_22_16_lc_trk_g1_0
T_22_16_wire_logic_cluster/lc_0/in_1

T_14_18_wire_logic_cluster/lc_2/out
T_15_14_sp4_v_t_40
T_16_14_sp4_h_l_10
T_19_10_sp4_v_t_41
T_20_10_sp4_h_l_4
T_19_10_lc_trk_g1_4
T_19_10_wire_logic_cluster/lc_1/in_0

T_14_18_wire_logic_cluster/lc_2/out
T_14_16_sp12_v_t_23
T_15_16_sp12_h_l_0
T_22_16_lc_trk_g1_0
T_22_16_wire_logic_cluster/lc_1/in_0

T_14_18_wire_logic_cluster/lc_2/out
T_14_16_sp12_v_t_23
T_14_14_sp4_v_t_47
T_13_15_lc_trk_g3_7
T_13_15_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_i_3_18
T_15_18_wire_logic_cluster/lc_2/out
T_14_18_lc_trk_g2_2
T_14_18_wire_logic_cluster/lc_1/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.c_state_7
T_10_14_wire_logic_cluster/lc_4/out
T_10_14_lc_trk_g1_4
T_10_14_wire_logic_cluster/lc_2/in_3

T_10_14_wire_logic_cluster/lc_4/out
T_10_13_sp4_v_t_40
T_11_17_sp4_h_l_11
T_12_17_lc_trk_g2_3
T_12_17_wire_logic_cluster/lc_6/in_3

T_10_14_wire_logic_cluster/lc_4/out
T_10_13_sp4_v_t_40
T_11_17_sp4_h_l_11
T_11_17_lc_trk_g0_6
T_11_17_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.end_conf_b
T_12_17_wire_logic_cluster/lc_7/out
T_12_14_sp4_v_t_38
T_9_14_sp4_h_l_3
T_10_14_lc_trk_g3_3
T_10_14_wire_logic_cluster/lc_3/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_12_17_lc_trk_g2_7
T_12_17_wire_logic_cluster/lc_0/in_1

T_12_17_wire_logic_cluster/lc_7/out
T_12_16_sp4_v_t_46
T_13_20_sp4_h_l_11
T_16_20_sp4_v_t_41
T_15_22_lc_trk_g1_4
T_15_22_wire_logic_cluster/lc_0/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_12_16_sp4_v_t_46
T_13_20_sp4_h_l_11
T_15_20_lc_trk_g2_6
T_15_20_wire_logic_cluster/lc_7/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_13_17_lc_trk_g0_7
T_13_17_wire_logic_cluster/lc_4/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.N_1840_0
T_17_21_wire_logic_cluster/lc_4/out
T_17_20_sp4_v_t_40
T_17_16_sp4_v_t_45
T_14_16_sp4_h_l_8
T_14_16_lc_trk_g0_5
T_14_16_wire_logic_cluster/lc_3/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.N_287
T_11_18_wire_logic_cluster/lc_5/out
T_11_17_sp4_v_t_42
T_12_17_sp4_h_l_7
T_13_17_lc_trk_g2_7
T_13_17_input_2_5
T_13_17_wire_logic_cluster/lc_5/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.c_state_3
T_11_18_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g0_2
T_11_18_wire_logic_cluster/lc_5/in_3

T_11_18_wire_logic_cluster/lc_2/out
T_12_17_lc_trk_g2_2
T_12_17_wire_logic_cluster/lc_6/in_0

T_11_18_wire_logic_cluster/lc_2/out
T_11_14_sp4_v_t_41
T_8_14_sp4_h_l_4
T_10_14_lc_trk_g3_1
T_10_14_wire_logic_cluster/lc_7/in_1

T_11_18_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g0_2
T_11_18_wire_logic_cluster/lc_2/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.N_270
T_14_19_wire_logic_cluster/lc_0/out
T_15_19_sp4_h_l_0
T_18_15_sp4_v_t_37
T_19_15_sp4_h_l_5
T_22_11_sp4_v_t_40
T_23_11_sp4_h_l_5
T_22_11_lc_trk_g0_5
T_22_11_wire_logic_cluster/lc_3/in_0

T_14_19_wire_logic_cluster/lc_0/out
T_15_19_sp4_h_l_0
T_18_15_sp4_v_t_37
T_19_15_sp4_h_l_5
T_22_11_sp4_v_t_40
T_21_13_lc_trk_g0_5
T_21_13_wire_logic_cluster/lc_2/in_1

T_14_19_wire_logic_cluster/lc_0/out
T_14_16_sp4_v_t_40
T_15_16_sp4_h_l_10
T_18_12_sp4_v_t_47
T_19_12_sp4_h_l_10
T_19_12_lc_trk_g0_7
T_19_12_wire_logic_cluster/lc_3/in_0

T_14_19_wire_logic_cluster/lc_0/out
T_15_19_sp4_h_l_0
T_18_15_sp4_v_t_37
T_19_15_sp4_h_l_5
T_22_11_sp4_v_t_40
T_22_12_lc_trk_g3_0
T_22_12_wire_logic_cluster/lc_0/in_1

T_14_19_wire_logic_cluster/lc_0/out
T_15_17_sp4_v_t_44
T_15_13_sp4_v_t_37
T_15_14_lc_trk_g3_5
T_15_14_wire_logic_cluster/lc_5/in_1

T_14_19_wire_logic_cluster/lc_0/out
T_14_15_sp4_v_t_37
T_14_11_sp4_v_t_37
T_11_11_sp4_h_l_0
T_12_11_lc_trk_g3_0
T_12_11_wire_logic_cluster/lc_6/in_1

T_14_19_wire_logic_cluster/lc_0/out
T_15_17_sp4_v_t_44
T_15_13_sp4_v_t_37
T_14_14_lc_trk_g2_5
T_14_14_wire_logic_cluster/lc_0/in_1

T_14_19_wire_logic_cluster/lc_0/out
T_14_16_sp4_v_t_40
T_15_16_sp4_h_l_10
T_19_16_sp4_h_l_6
T_20_16_lc_trk_g3_6
T_20_16_wire_logic_cluster/lc_0/in_1

T_14_19_wire_logic_cluster/lc_0/out
T_14_16_sp4_v_t_40
T_15_16_sp4_h_l_10
T_18_12_sp4_v_t_47
T_19_12_sp4_h_l_10
T_19_12_lc_trk_g0_7
T_19_12_wire_logic_cluster/lc_0/in_1

T_14_19_wire_logic_cluster/lc_0/out
T_14_16_sp4_v_t_40
T_15_16_sp4_h_l_10
T_18_12_sp4_v_t_47
T_19_12_sp4_h_l_10
T_19_12_lc_trk_g0_7
T_19_12_wire_logic_cluster/lc_6/in_1

T_14_19_wire_logic_cluster/lc_0/out
T_14_16_sp4_v_t_40
T_15_16_sp4_h_l_10
T_18_12_sp4_v_t_47
T_19_12_sp4_h_l_3
T_21_12_lc_trk_g3_6
T_21_12_wire_logic_cluster/lc_0/in_1

T_14_19_wire_logic_cluster/lc_0/out
T_15_19_sp4_h_l_0
T_18_15_sp4_v_t_37
T_19_15_sp4_h_l_5
T_22_11_sp4_v_t_40
T_23_11_sp4_h_l_5
T_22_11_lc_trk_g0_5
T_22_11_wire_logic_cluster/lc_0/in_1

T_14_19_wire_logic_cluster/lc_0/out
T_15_19_sp4_h_l_0
T_18_15_sp4_v_t_37
T_19_15_sp4_h_l_5
T_19_15_lc_trk_g1_0
T_19_15_wire_logic_cluster/lc_0/in_1

T_14_19_wire_logic_cluster/lc_0/out
T_14_16_sp4_v_t_40
T_15_16_sp4_h_l_10
T_19_16_sp4_h_l_6
T_20_16_lc_trk_g3_6
T_20_16_wire_logic_cluster/lc_6/in_1

T_14_19_wire_logic_cluster/lc_0/out
T_14_16_sp4_v_t_40
T_15_16_sp4_h_l_10
T_18_12_sp4_v_t_47
T_18_14_lc_trk_g3_2
T_18_14_wire_logic_cluster/lc_0/in_1

T_14_19_wire_logic_cluster/lc_0/out
T_14_16_sp4_v_t_40
T_15_16_sp4_h_l_10
T_18_12_sp4_v_t_47
T_19_12_sp4_h_l_10
T_20_12_lc_trk_g3_2
T_20_12_wire_logic_cluster/lc_0/in_3

T_14_19_wire_logic_cluster/lc_0/out
T_15_17_sp4_v_t_44
T_16_17_sp4_h_l_2
T_20_17_sp4_h_l_2
T_23_13_sp4_v_t_45
T_23_14_lc_trk_g3_5
T_23_14_wire_logic_cluster/lc_6/in_0

T_14_19_wire_logic_cluster/lc_0/out
T_14_16_sp4_v_t_40
T_15_16_sp4_h_l_10
T_19_16_sp4_h_l_6
T_20_16_lc_trk_g3_6
T_20_16_wire_logic_cluster/lc_3/in_0

T_14_19_wire_logic_cluster/lc_0/out
T_15_17_sp4_v_t_44
T_16_17_sp4_h_l_2
T_20_17_sp4_h_l_2
T_23_13_sp4_v_t_45
T_22_14_lc_trk_g3_5
T_22_14_wire_logic_cluster/lc_6/in_0

T_14_19_wire_logic_cluster/lc_0/out
T_15_17_sp4_v_t_44
T_15_13_sp4_v_t_37
T_15_9_sp4_v_t_38
T_15_12_lc_trk_g1_6
T_15_12_wire_logic_cluster/lc_0/in_3

T_14_19_wire_logic_cluster/lc_0/out
T_14_16_sp4_v_t_40
T_15_16_sp4_h_l_10
T_18_12_sp4_v_t_47
T_17_14_lc_trk_g2_2
T_17_14_input_2_0
T_17_14_wire_logic_cluster/lc_0/in_2

T_14_19_wire_logic_cluster/lc_0/out
T_14_15_sp4_v_t_37
T_13_16_lc_trk_g2_5
T_13_16_wire_logic_cluster/lc_5/in_0

T_14_19_wire_logic_cluster/lc_0/out
T_14_16_sp4_v_t_40
T_15_16_sp4_h_l_10
T_19_16_sp4_h_l_6
T_21_16_lc_trk_g2_3
T_21_16_wire_logic_cluster/lc_6/in_1

T_14_19_wire_logic_cluster/lc_0/out
T_14_15_sp4_v_t_37
T_14_11_sp4_v_t_37
T_14_13_lc_trk_g3_0
T_14_13_wire_logic_cluster/lc_0/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_i_3_13
T_14_19_wire_logic_cluster/lc_1/out
T_14_19_lc_trk_g3_1
T_14_19_wire_logic_cluster/lc_0/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_i_3_2
T_11_18_wire_logic_cluster/lc_4/out
T_11_18_lc_trk_g0_4
T_11_18_wire_logic_cluster/lc_5/in_1

T_11_18_wire_logic_cluster/lc_4/out
T_11_18_lc_trk_g1_4
T_11_18_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_i_2_11_cascade_
T_20_15_wire_logic_cluster/lc_0/ltout
T_20_15_wire_logic_cluster/lc_1/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1651
T_21_19_wire_logic_cluster/lc_4/out
T_21_15_sp4_v_t_45
T_21_11_sp4_v_t_45
T_18_11_sp4_h_l_8
T_17_7_sp4_v_t_36
T_16_10_lc_trk_g2_4
T_16_10_input_2_0
T_16_10_wire_logic_cluster/lc_0/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_stateZ0Z_15
T_14_19_wire_logic_cluster/lc_3/out
T_14_19_lc_trk_g2_3
T_14_19_wire_logic_cluster/lc_0/in_1

T_14_19_wire_logic_cluster/lc_3/out
T_14_18_lc_trk_g1_3
T_14_18_wire_logic_cluster/lc_5/in_3

T_14_19_wire_logic_cluster/lc_3/out
T_14_19_lc_trk_g2_3
T_14_19_input_2_7
T_14_19_wire_logic_cluster/lc_7/in_2

T_14_19_wire_logic_cluster/lc_3/out
T_14_19_lc_trk_g2_3
T_14_19_input_2_3
T_14_19_wire_logic_cluster/lc_3/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_stateZ0Z_16
T_23_19_wire_logic_cluster/lc_5/out
T_23_19_lc_trk_g3_5
T_23_19_wire_logic_cluster/lc_2/in_0

T_23_19_wire_logic_cluster/lc_5/out
T_23_15_sp4_v_t_47
T_23_17_lc_trk_g2_2
T_23_17_wire_logic_cluster/lc_7/in_1

T_23_19_wire_logic_cluster/lc_5/out
T_23_17_sp4_v_t_39
T_20_21_sp4_h_l_2
T_19_21_lc_trk_g1_2
T_19_21_wire_logic_cluster/lc_2/in_1

T_23_19_wire_logic_cluster/lc_5/out
T_23_19_lc_trk_g3_5
T_23_19_wire_logic_cluster/lc_6/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_stateZ0Z_3
T_23_19_wire_logic_cluster/lc_7/out
T_23_19_lc_trk_g2_7
T_23_19_wire_logic_cluster/lc_2/in_1

T_23_19_wire_logic_cluster/lc_7/out
T_23_19_sp4_h_l_3
T_19_19_sp4_h_l_11
T_21_19_lc_trk_g2_6
T_21_19_wire_logic_cluster/lc_6/in_0

T_23_19_wire_logic_cluster/lc_7/out
T_24_20_lc_trk_g3_7
T_24_20_wire_logic_cluster/lc_0/in_0

T_23_19_wire_logic_cluster/lc_7/out
T_23_19_sp4_h_l_3
T_22_19_sp4_v_t_38
T_21_20_lc_trk_g2_6
T_21_20_wire_logic_cluster/lc_7/in_3

T_23_19_wire_logic_cluster/lc_7/out
T_23_19_lc_trk_g2_7
T_23_19_wire_logic_cluster/lc_7/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_372_cascade_
T_22_19_wire_logic_cluster/lc_4/ltout
T_22_19_wire_logic_cluster/lc_5/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_i_3_14
T_14_19_wire_logic_cluster/lc_4/out
T_14_19_lc_trk_g0_4
T_14_19_input_2_0
T_14_19_wire_logic_cluster/lc_0/in_2

T_14_19_wire_logic_cluster/lc_4/out
T_14_19_lc_trk_g0_4
T_14_19_wire_logic_cluster/lc_3/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_412_0_cascade_
T_22_19_wire_logic_cluster/lc_5/ltout
T_22_19_wire_logic_cluster/lc_6/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_stateZ0Z_1
T_23_19_wire_logic_cluster/lc_6/out
T_23_16_sp4_v_t_36
T_23_17_lc_trk_g3_4
T_23_17_wire_logic_cluster/lc_0/in_3

T_23_19_wire_logic_cluster/lc_6/out
T_23_18_sp4_v_t_44
T_20_22_sp4_h_l_2
T_20_22_lc_trk_g0_7
T_20_22_wire_logic_cluster/lc_4/in_1

T_23_19_wire_logic_cluster/lc_6/out
T_23_18_sp4_v_t_44
T_20_22_sp4_h_l_2
T_20_22_lc_trk_g0_7
T_20_22_wire_logic_cluster/lc_2/in_3

T_23_19_wire_logic_cluster/lc_6/out
T_22_19_sp4_h_l_4
T_21_19_lc_trk_g1_4
T_21_19_input_2_1
T_21_19_wire_logic_cluster/lc_1/in_2

T_23_19_wire_logic_cluster/lc_6/out
T_23_16_sp4_v_t_36
T_20_16_sp4_h_l_1
T_16_16_sp4_h_l_4
T_18_16_lc_trk_g2_1
T_18_16_wire_logic_cluster/lc_2/in_1

T_23_19_wire_logic_cluster/lc_6/out
T_22_19_sp4_h_l_4
T_21_19_lc_trk_g1_4
T_21_19_wire_logic_cluster/lc_0/in_1

T_23_19_wire_logic_cluster/lc_6/out
T_23_18_sp4_v_t_44
T_20_22_sp4_h_l_2
T_19_18_sp4_v_t_39
T_19_14_sp4_v_t_40
T_19_10_sp4_v_t_45
T_16_10_sp4_h_l_8
T_16_10_lc_trk_g1_5
T_16_10_wire_logic_cluster/lc_0/in_0

T_23_19_wire_logic_cluster/lc_6/out
T_23_18_sp4_v_t_44
T_20_22_sp4_h_l_2
T_19_18_sp4_v_t_39
T_19_14_sp4_v_t_40
T_19_10_sp4_v_t_45
T_16_10_sp4_h_l_8
T_16_10_lc_trk_g1_5
T_16_10_wire_logic_cluster/lc_1/in_1

T_23_19_wire_logic_cluster/lc_6/out
T_23_19_lc_trk_g2_6
T_23_19_wire_logic_cluster/lc_1/in_3

T_23_19_wire_logic_cluster/lc_6/out
T_23_18_sp4_v_t_44
T_20_22_sp4_h_l_2
T_19_18_sp4_v_t_39
T_19_21_lc_trk_g0_7
T_19_21_wire_logic_cluster/lc_4/in_3

T_23_19_wire_logic_cluster/lc_6/out
T_23_16_sp4_v_t_36
T_20_16_sp4_h_l_1
T_16_16_sp4_h_l_4
T_18_16_lc_trk_g2_1
T_18_16_wire_logic_cluster/lc_0/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.c_data_system_o_1Z0Z_26
T_19_11_wire_logic_cluster/lc_4/out
T_12_11_sp12_h_l_0
T_11_11_sp4_h_l_1
T_10_11_sp4_v_t_36
T_10_15_sp4_v_t_41
T_9_16_lc_trk_g3_1
T_9_16_wire_logic_cluster/lc_0/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst2_rdata_1_0
T_8_10_wire_bram/ram/RDATA_0
T_8_9_sp4_v_t_46
T_9_13_sp4_h_l_5
T_12_13_sp4_v_t_40
T_12_16_lc_trk_g0_0
T_12_16_input_2_0
T_12_16_wire_logic_cluster/lc_0/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_stateZ0Z_12
T_14_19_wire_logic_cluster/lc_2/out
T_14_19_lc_trk_g3_2
T_14_19_wire_logic_cluster/lc_0/in_3

T_14_19_wire_logic_cluster/lc_2/out
T_13_20_lc_trk_g0_2
T_13_20_wire_logic_cluster/lc_0/in_0

T_14_19_wire_logic_cluster/lc_2/out
T_13_20_lc_trk_g0_2
T_13_20_wire_logic_cluster/lc_4/in_0

T_14_19_wire_logic_cluster/lc_2/out
T_14_19_lc_trk_g3_2
T_14_19_wire_logic_cluster/lc_1/in_0

T_14_19_wire_logic_cluster/lc_2/out
T_14_19_lc_trk_g3_2
T_14_19_wire_logic_cluster/lc_6/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_err_stateZ0Z_1
T_22_17_wire_logic_cluster/lc_5/out
T_23_17_lc_trk_g0_5
T_23_17_wire_logic_cluster/lc_3/in_0

T_22_17_wire_logic_cluster/lc_5/out
T_20_17_sp4_h_l_7
T_19_17_sp4_v_t_36
T_18_19_lc_trk_g1_1
T_18_19_wire_logic_cluster/lc_1/in_1

T_22_17_wire_logic_cluster/lc_5/out
T_22_17_lc_trk_g3_5
T_22_17_wire_logic_cluster/lc_5/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1593_0
T_22_17_wire_logic_cluster/lc_6/out
T_22_17_lc_trk_g3_6
T_22_17_wire_logic_cluster/lc_4/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_i_3_1
T_14_20_wire_logic_cluster/lc_5/out
T_14_20_lc_trk_g1_5
T_14_20_wire_logic_cluster/lc_6/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.N_273
T_14_20_wire_logic_cluster/lc_6/out
T_14_14_sp12_v_t_23
T_15_14_sp12_h_l_0
T_20_14_sp4_h_l_7
T_23_10_sp4_v_t_42
T_20_10_sp4_h_l_7
T_19_6_sp4_v_t_37
T_19_10_lc_trk_g0_0
T_19_10_wire_logic_cluster/lc_0/in_0

T_14_20_wire_logic_cluster/lc_6/out
T_14_14_sp12_v_t_23
T_15_14_sp12_h_l_0
T_22_14_sp4_h_l_9
T_21_10_sp4_v_t_39
T_21_13_lc_trk_g1_7
T_21_13_wire_logic_cluster/lc_0/in_0

T_14_20_wire_logic_cluster/lc_6/out
T_14_14_sp12_v_t_23
T_15_14_sp12_h_l_0
T_22_14_sp4_h_l_9
T_21_10_sp4_v_t_39
T_22_10_sp4_h_l_2
T_23_10_lc_trk_g3_2
T_23_10_wire_logic_cluster/lc_3/in_0

T_14_20_wire_logic_cluster/lc_6/out
T_14_14_sp12_v_t_23
T_15_14_sp12_h_l_0
T_20_14_sp4_h_l_7
T_24_14_sp4_h_l_7
T_23_14_sp4_v_t_36
T_22_16_lc_trk_g1_1
T_22_16_wire_logic_cluster/lc_0/in_0

T_14_20_wire_logic_cluster/lc_6/out
T_14_14_sp12_v_t_23
T_15_14_sp12_h_l_0
T_20_14_sp4_h_l_7
T_23_14_sp4_v_t_37
T_22_15_lc_trk_g2_5
T_22_15_wire_logic_cluster/lc_0/in_1

T_14_20_wire_logic_cluster/lc_6/out
T_14_14_sp12_v_t_23
T_15_14_sp12_h_l_0
T_18_14_lc_trk_g0_0
T_18_14_wire_logic_cluster/lc_2/in_0

T_14_20_wire_logic_cluster/lc_6/out
T_14_14_sp12_v_t_23
T_14_12_sp4_v_t_47
T_11_12_sp4_h_l_10
T_15_12_sp4_h_l_6
T_18_8_sp4_v_t_37
T_18_11_lc_trk_g0_5
T_18_11_wire_logic_cluster/lc_2/in_1

T_14_20_wire_logic_cluster/lc_6/out
T_14_14_sp12_v_t_23
T_15_14_sp12_h_l_0
T_20_14_sp4_h_l_7
T_23_10_sp4_v_t_42
T_20_10_sp4_h_l_7
T_19_6_sp4_v_t_37
T_19_10_lc_trk_g0_0
T_19_10_wire_logic_cluster/lc_1/in_1

T_14_20_wire_logic_cluster/lc_6/out
T_14_14_sp12_v_t_23
T_15_14_sp12_h_l_0
T_22_14_sp4_h_l_9
T_25_10_sp4_v_t_38
T_24_13_lc_trk_g2_6
T_24_13_wire_logic_cluster/lc_0/in_0

T_14_20_wire_logic_cluster/lc_6/out
T_14_14_sp12_v_t_23
T_15_14_sp12_h_l_0
T_20_14_sp4_h_l_7
T_23_10_sp4_v_t_42
T_23_12_lc_trk_g2_7
T_23_12_wire_logic_cluster/lc_0/in_1

T_14_20_wire_logic_cluster/lc_6/out
T_14_14_sp12_v_t_23
T_14_12_sp4_v_t_47
T_11_12_sp4_h_l_10
T_15_12_sp4_h_l_6
T_16_12_lc_trk_g2_6
T_16_12_wire_logic_cluster/lc_6/in_0

T_14_20_wire_logic_cluster/lc_6/out
T_14_14_sp12_v_t_23
T_15_14_sp12_h_l_0
T_22_14_sp4_h_l_9
T_21_10_sp4_v_t_39
T_22_10_sp4_h_l_2
T_23_10_lc_trk_g3_2
T_23_10_wire_logic_cluster/lc_4/in_1

T_14_20_wire_logic_cluster/lc_6/out
T_14_14_sp12_v_t_23
T_15_14_sp12_h_l_0
T_20_14_sp4_h_l_7
T_24_14_sp4_h_l_7
T_23_14_sp4_v_t_36
T_22_16_lc_trk_g1_1
T_22_16_wire_logic_cluster/lc_1/in_1

T_14_20_wire_logic_cluster/lc_6/out
T_15_17_sp4_v_t_37
T_16_17_sp4_h_l_5
T_20_17_sp4_h_l_8
T_19_17_lc_trk_g0_0
T_19_17_wire_logic_cluster/lc_5/in_1

T_14_20_wire_logic_cluster/lc_6/out
T_14_14_sp12_v_t_23
T_14_12_sp4_v_t_47
T_11_12_sp4_h_l_10
T_13_12_lc_trk_g3_7
T_13_12_wire_logic_cluster/lc_0/in_0

T_14_20_wire_logic_cluster/lc_6/out
T_14_14_sp12_v_t_23
T_15_14_sp12_h_l_0
T_20_14_sp4_h_l_7
T_23_10_sp4_v_t_42
T_23_12_lc_trk_g2_7
T_23_12_wire_logic_cluster/lc_1/in_0

T_14_20_wire_logic_cluster/lc_6/out
T_14_14_sp12_v_t_23
T_15_14_sp12_h_l_0
T_20_14_sp4_h_l_7
T_23_14_sp4_v_t_37
T_22_15_lc_trk_g2_5
T_22_15_wire_logic_cluster/lc_1/in_0

T_14_20_wire_logic_cluster/lc_6/out
T_14_14_sp12_v_t_23
T_15_14_sp12_h_l_0
T_22_14_sp4_h_l_9
T_25_10_sp4_v_t_38
T_24_13_lc_trk_g2_6
T_24_13_wire_logic_cluster/lc_1/in_1

T_14_20_wire_logic_cluster/lc_6/out
T_15_17_sp4_v_t_37
T_16_17_sp4_h_l_5
T_20_17_sp4_h_l_8
T_19_17_lc_trk_g0_0
T_19_17_wire_logic_cluster/lc_6/in_0

T_14_20_wire_logic_cluster/lc_6/out
T_14_14_sp12_v_t_23
T_14_12_sp4_v_t_47
T_14_13_lc_trk_g3_7
T_14_13_wire_logic_cluster/lc_6/in_0

T_14_20_wire_logic_cluster/lc_6/out
T_14_17_sp4_v_t_36
T_14_13_sp4_v_t_44
T_13_15_lc_trk_g2_1
T_13_15_wire_logic_cluster/lc_0/in_1

T_14_20_wire_logic_cluster/lc_6/out
T_14_14_sp12_v_t_23
T_14_12_sp4_v_t_47
T_11_12_sp4_h_l_10
T_15_12_sp4_h_l_6
T_16_12_lc_trk_g2_6
T_16_12_wire_logic_cluster/lc_1/in_3

T_14_20_wire_logic_cluster/lc_6/out
T_14_14_sp12_v_t_23
T_15_14_sp12_h_l_0
T_22_14_lc_trk_g0_0
T_22_14_wire_logic_cluster/lc_0/in_0

T_14_20_wire_logic_cluster/lc_6/out
T_14_17_sp4_v_t_36
T_14_13_sp4_v_t_44
T_13_15_lc_trk_g2_1
T_13_15_wire_logic_cluster/lc_3/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_stateZ0Z_3
T_13_19_wire_logic_cluster/lc_4/out
T_14_20_lc_trk_g3_4
T_14_20_wire_logic_cluster/lc_6/in_1

T_13_19_wire_logic_cluster/lc_4/out
T_14_18_lc_trk_g2_4
T_14_18_wire_logic_cluster/lc_5/in_1

T_13_19_wire_logic_cluster/lc_4/out
T_13_19_lc_trk_g0_4
T_13_19_wire_logic_cluster/lc_4/in_0

T_13_19_wire_logic_cluster/lc_4/out
T_13_19_lc_trk_g0_4
T_13_19_wire_logic_cluster/lc_1/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_err_stateZ0Z_3
T_22_17_wire_logic_cluster/lc_2/out
T_23_17_lc_trk_g1_2
T_23_17_input_2_3
T_23_17_wire_logic_cluster/lc_3/in_2

T_22_17_wire_logic_cluster/lc_2/out
T_22_17_lc_trk_g3_2
T_22_17_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.c_data_system_o_3Z0Z_26
T_21_10_wire_logic_cluster/lc_2/out
T_21_8_sp12_v_t_23
T_21_16_sp4_v_t_37
T_18_16_sp4_h_l_6
T_17_16_lc_trk_g0_6
T_17_16_wire_logic_cluster/lc_5/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1872_0
T_12_12_wire_logic_cluster/lc_5/out
T_11_12_sp4_h_l_2
T_10_8_sp4_v_t_39
T_7_8_sp4_h_l_2
T_11_8_sp4_h_l_10
T_15_8_sp4_h_l_6
T_14_8_lc_trk_g0_6
T_14_8_wire_logic_cluster/lc_7/in_1

T_12_12_wire_logic_cluster/lc_5/out
T_11_12_sp4_h_l_2
T_10_8_sp4_v_t_39
T_7_8_sp4_h_l_2
T_11_8_sp4_h_l_10
T_15_8_sp4_h_l_1
T_19_8_sp4_h_l_4
T_21_8_lc_trk_g2_1
T_21_8_wire_logic_cluster/lc_0/in_1

T_12_12_wire_logic_cluster/lc_5/out
T_11_12_sp4_h_l_2
T_10_8_sp4_v_t_39
T_7_8_sp4_h_l_2
T_9_8_lc_trk_g3_7
T_9_8_input_2_0
T_9_8_wire_logic_cluster/lc_0/in_2

T_12_12_wire_logic_cluster/lc_5/out
T_11_12_sp4_h_l_2
T_10_8_sp4_v_t_39
T_9_12_lc_trk_g1_2
T_9_12_wire_logic_cluster/lc_2/in_1

T_12_12_wire_logic_cluster/lc_5/out
T_11_12_sp4_h_l_2
T_10_8_sp4_v_t_39
T_9_12_lc_trk_g1_2
T_9_12_wire_logic_cluster/lc_4/in_1

T_12_12_wire_logic_cluster/lc_5/out
T_13_10_sp4_v_t_38
T_14_10_sp4_h_l_8
T_18_10_sp4_h_l_11
T_20_10_lc_trk_g2_6
T_20_10_wire_logic_cluster/lc_5/in_1

T_12_12_wire_logic_cluster/lc_5/out
T_11_12_lc_trk_g2_5
T_11_12_wire_logic_cluster/lc_0/in_1

T_12_12_wire_logic_cluster/lc_5/out
T_11_12_lc_trk_g2_5
T_11_12_wire_logic_cluster/lc_2/in_1

T_12_12_wire_logic_cluster/lc_5/out
T_4_12_sp12_h_l_1
T_15_0_span12_vert_22
T_15_9_lc_trk_g2_6
T_15_9_wire_logic_cluster/lc_5/in_3

T_12_12_wire_logic_cluster/lc_5/out
T_13_10_sp4_v_t_38
T_13_6_sp4_v_t_38
T_12_9_lc_trk_g2_6
T_12_9_wire_logic_cluster/lc_5/in_1

T_12_12_wire_logic_cluster/lc_5/out
T_13_10_sp4_v_t_38
T_14_10_sp4_h_l_8
T_13_10_lc_trk_g0_0
T_13_10_wire_logic_cluster/lc_5/in_1

T_12_12_wire_logic_cluster/lc_5/out
T_11_12_lc_trk_g2_5
T_11_12_input_2_1
T_11_12_wire_logic_cluster/lc_1/in_2

T_12_12_wire_logic_cluster/lc_5/out
T_11_13_lc_trk_g1_5
T_11_13_wire_logic_cluster/lc_0/in_0

T_12_12_wire_logic_cluster/lc_5/out
T_13_11_lc_trk_g2_5
T_13_11_wire_logic_cluster/lc_5/in_0

T_12_12_wire_logic_cluster/lc_5/out
T_11_12_lc_trk_g2_5
T_11_12_input_2_5
T_11_12_wire_logic_cluster/lc_5/in_2

T_12_12_wire_logic_cluster/lc_5/out
T_4_12_sp12_h_l_1
T_15_0_span12_vert_22
T_15_7_sp4_v_t_38
T_14_9_lc_trk_g0_3
T_14_9_wire_logic_cluster/lc_2/in_1

T_12_12_wire_logic_cluster/lc_5/out
T_11_12_sp4_h_l_2
T_10_8_sp4_v_t_39
T_9_12_lc_trk_g1_2
T_9_12_wire_logic_cluster/lc_0/in_1

T_12_12_wire_logic_cluster/lc_5/out
T_11_12_lc_trk_g2_5
T_11_12_wire_logic_cluster/lc_6/in_1

T_12_12_wire_logic_cluster/lc_5/out
T_13_10_sp4_v_t_38
T_14_10_sp4_h_l_8
T_15_10_lc_trk_g2_0
T_15_10_wire_logic_cluster/lc_5/in_1

T_12_12_wire_logic_cluster/lc_5/out
T_4_12_sp12_h_l_1
T_15_0_span12_vert_22
T_15_7_sp4_v_t_38
T_15_11_lc_trk_g0_3
T_15_11_wire_logic_cluster/lc_2/in_3

T_12_12_wire_logic_cluster/lc_5/out
T_13_10_sp4_v_t_38
T_12_14_lc_trk_g1_3
T_12_14_wire_logic_cluster/lc_6/in_0

T_12_12_wire_logic_cluster/lc_5/out
T_13_10_sp4_v_t_38
T_14_10_sp4_h_l_8
T_17_6_sp4_v_t_39
T_17_9_lc_trk_g0_7
T_17_9_wire_logic_cluster/lc_2/in_1

T_12_12_wire_logic_cluster/lc_5/out
T_4_12_sp12_h_l_1
T_15_0_span12_vert_22
T_15_9_lc_trk_g2_6
T_15_9_wire_logic_cluster/lc_2/in_0

T_12_12_wire_logic_cluster/lc_5/out
T_13_10_sp4_v_t_38
T_14_10_sp4_h_l_8
T_18_10_sp4_h_l_11
T_20_10_lc_trk_g3_6
T_20_10_wire_logic_cluster/lc_2/in_3

T_12_12_wire_logic_cluster/lc_5/out
T_11_12_sp4_h_l_2
T_10_8_sp4_v_t_42
T_10_10_lc_trk_g2_7
T_10_10_wire_logic_cluster/lc_2/in_1

T_12_12_wire_logic_cluster/lc_5/out
T_13_10_sp4_v_t_38
T_13_6_sp4_v_t_38
T_12_9_lc_trk_g2_6
T_12_9_input_2_2
T_12_9_wire_logic_cluster/lc_2/in_2

T_12_12_wire_logic_cluster/lc_5/out
T_13_10_sp4_v_t_38
T_14_10_sp4_h_l_8
T_13_10_lc_trk_g0_0
T_13_10_input_2_2
T_13_10_wire_logic_cluster/lc_2/in_2

T_12_12_wire_logic_cluster/lc_5/out
T_13_10_sp4_v_t_38
T_14_10_sp4_h_l_8
T_15_10_lc_trk_g2_0
T_15_10_input_2_2
T_15_10_wire_logic_cluster/lc_2/in_2

T_12_12_wire_logic_cluster/lc_5/out
T_11_13_lc_trk_g1_5
T_11_13_wire_logic_cluster/lc_1/in_3

T_12_12_wire_logic_cluster/lc_5/out
T_12_12_sp12_h_l_1
T_18_12_lc_trk_g0_6
T_18_12_input_2_2
T_18_12_wire_logic_cluster/lc_2/in_2

T_12_12_wire_logic_cluster/lc_5/out
T_13_11_lc_trk_g2_5
T_13_11_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_i_3_2
T_13_19_wire_logic_cluster/lc_7/out
T_14_20_lc_trk_g3_7
T_14_20_input_2_6
T_14_20_wire_logic_cluster/lc_6/in_2

T_13_19_wire_logic_cluster/lc_7/out
T_13_19_lc_trk_g2_7
T_13_19_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_stateZ0Z_17
T_15_18_wire_logic_cluster/lc_1/out
T_14_18_lc_trk_g3_1
T_14_18_wire_logic_cluster/lc_2/in_0

T_15_18_wire_logic_cluster/lc_1/out
T_15_16_sp4_v_t_47
T_14_20_lc_trk_g2_2
T_14_20_wire_logic_cluster/lc_2/in_0

T_15_18_wire_logic_cluster/lc_1/out
T_15_18_lc_trk_g2_1
T_15_18_wire_logic_cluster/lc_0/in_3

T_15_18_wire_logic_cluster/lc_1/out
T_15_18_lc_trk_g2_1
T_15_18_wire_logic_cluster/lc_2/in_3

T_15_18_wire_logic_cluster/lc_1/out
T_14_18_lc_trk_g3_1
T_14_18_wire_logic_cluster/lc_7/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_stateZ0Z_16
T_14_19_wire_logic_cluster/lc_7/out
T_14_18_lc_trk_g0_7
T_14_18_wire_logic_cluster/lc_2/in_1

T_14_19_wire_logic_cluster/lc_7/out
T_13_20_lc_trk_g1_7
T_13_20_wire_logic_cluster/lc_3/in_3

T_14_19_wire_logic_cluster/lc_7/out
T_14_20_lc_trk_g0_7
T_14_20_wire_logic_cluster/lc_0/in_1

T_14_19_wire_logic_cluster/lc_7/out
T_14_20_lc_trk_g0_7
T_14_20_input_2_3
T_14_20_wire_logic_cluster/lc_3/in_2

T_14_19_wire_logic_cluster/lc_7/out
T_15_18_lc_trk_g3_7
T_15_18_wire_logic_cluster/lc_1/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1604_0
T_23_16_wire_logic_cluster/lc_4/out
T_22_16_sp4_h_l_0
T_21_16_sp4_v_t_43
T_21_20_lc_trk_g1_6
T_21_20_wire_logic_cluster/lc_0/in_1

T_23_16_wire_logic_cluster/lc_4/out
T_22_16_sp4_h_l_0
T_21_16_sp4_v_t_43
T_21_20_lc_trk_g1_6
T_21_20_wire_logic_cluster/lc_6/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_230
T_23_16_wire_logic_cluster/lc_1/out
T_23_16_lc_trk_g2_1
T_23_16_wire_logic_cluster/lc_4/in_3

T_23_16_wire_logic_cluster/lc_1/out
T_23_16_lc_trk_g2_1
T_23_16_input_2_3
T_23_16_wire_logic_cluster/lc_3/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_state_ns_0_0_1_14
T_21_20_wire_logic_cluster/lc_0/out
T_22_19_lc_trk_g3_0
T_22_19_wire_logic_cluster/lc_6/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_93_i
T_21_17_wire_logic_cluster/lc_0/out
T_21_17_sp4_h_l_5
T_24_13_sp4_v_t_40
T_23_16_lc_trk_g3_0
T_23_16_wire_logic_cluster/lc_1/in_0

T_21_17_wire_logic_cluster/lc_0/out
T_22_18_lc_trk_g3_0
T_22_18_wire_logic_cluster/lc_4/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_state_ns_0_a3_0_4_cascade_
T_21_19_wire_logic_cluster/lc_6/ltout
T_21_19_wire_logic_cluster/lc_7/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.c_stateZ0Z_0
T_14_20_wire_logic_cluster/lc_7/out
T_14_20_lc_trk_g2_7
T_14_20_wire_logic_cluster/lc_6/in_3

T_14_20_wire_logic_cluster/lc_7/out
T_14_20_lc_trk_g2_7
T_14_20_wire_logic_cluster/lc_4/in_1

T_14_20_wire_logic_cluster/lc_7/out
T_15_17_sp4_v_t_39
T_15_18_lc_trk_g2_7
T_15_18_wire_logic_cluster/lc_3/in_0

T_14_20_wire_logic_cluster/lc_7/out
T_13_20_sp4_h_l_6
T_9_20_sp4_h_l_2
T_8_20_sp4_v_t_45
T_7_22_lc_trk_g0_3
T_7_22_wire_logic_cluster/lc_2/in_1

T_14_20_wire_logic_cluster/lc_7/out
T_12_20_sp4_h_l_11
T_8_20_sp4_h_l_7
T_7_20_sp4_v_t_42
T_6_21_lc_trk_g3_2
T_6_21_wire_logic_cluster/lc_1/in_0

T_14_20_wire_logic_cluster/lc_7/out
T_13_20_sp4_h_l_6
T_9_20_sp4_h_l_2
T_8_20_sp4_v_t_45
T_7_22_lc_trk_g0_3
T_7_22_wire_logic_cluster/lc_0/in_1

T_14_20_wire_logic_cluster/lc_7/out
T_12_20_sp4_h_l_11
T_8_20_sp4_h_l_7
T_7_20_sp4_v_t_42
T_6_22_lc_trk_g1_7
T_6_22_wire_logic_cluster/lc_7/in_1

T_14_20_wire_logic_cluster/lc_7/out
T_12_20_sp4_h_l_11
T_8_20_sp4_h_l_7
T_7_20_sp4_v_t_42
T_6_22_lc_trk_g1_7
T_6_22_wire_logic_cluster/lc_1/in_1

T_14_20_wire_logic_cluster/lc_7/out
T_12_20_sp4_h_l_11
T_8_20_sp4_h_l_7
T_7_20_sp4_v_t_42
T_6_22_lc_trk_g0_7
T_6_22_wire_logic_cluster/lc_6/in_3

T_14_20_wire_logic_cluster/lc_7/out
T_12_20_sp4_h_l_11
T_8_20_sp4_h_l_7
T_7_20_sp4_v_t_42
T_6_22_lc_trk_g0_7
T_6_22_input_2_5
T_6_22_wire_logic_cluster/lc_5/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_state_ns_0_0_o2_0_1_14
T_21_20_wire_logic_cluster/lc_1/out
T_21_20_lc_trk_g3_1
T_21_20_wire_logic_cluster/lc_0/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.end_conf_a
T_14_18_wire_logic_cluster/lc_6/out
T_14_18_lc_trk_g3_6
T_14_18_wire_logic_cluster/lc_2/in_3

T_14_18_wire_logic_cluster/lc_6/out
T_13_18_lc_trk_g3_6
T_13_18_wire_logic_cluster/lc_2/in_3

T_14_18_wire_logic_cluster/lc_6/out
T_15_17_sp4_v_t_45
T_15_20_lc_trk_g1_5
T_15_20_wire_logic_cluster/lc_0/in_0

T_14_18_wire_logic_cluster/lc_6/out
T_15_17_sp4_v_t_45
T_15_20_lc_trk_g1_5
T_15_20_wire_logic_cluster/lc_4/in_0

T_14_18_wire_logic_cluster/lc_6/out
T_15_17_sp4_v_t_45
T_15_20_lc_trk_g1_5
T_15_20_wire_logic_cluster/lc_2/in_0

T_14_18_wire_logic_cluster/lc_6/out
T_15_17_sp4_v_t_45
T_15_20_lc_trk_g1_5
T_15_20_wire_logic_cluster/lc_3/in_3

T_14_18_wire_logic_cluster/lc_6/out
T_15_17_sp4_v_t_45
T_15_20_lc_trk_g1_5
T_15_20_wire_logic_cluster/lc_1/in_3

T_14_18_wire_logic_cluster/lc_6/out
T_15_17_sp4_v_t_45
T_14_20_lc_trk_g3_5
T_14_20_wire_logic_cluster/lc_7/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_stateZ0Z_9
T_7_19_wire_logic_cluster/lc_4/out
T_6_19_sp4_h_l_0
T_9_19_sp4_v_t_40
T_9_20_lc_trk_g3_0
T_9_20_wire_logic_cluster/lc_5/in_0

T_7_19_wire_logic_cluster/lc_4/out
T_8_19_sp4_h_l_8
T_10_19_lc_trk_g2_5
T_10_19_wire_logic_cluster/lc_5/in_0

T_7_19_wire_logic_cluster/lc_4/out
T_6_19_sp4_h_l_0
T_10_19_sp4_h_l_3
T_13_19_sp4_v_t_38
T_13_21_lc_trk_g3_3
T_13_21_wire_logic_cluster/lc_1/in_3

T_7_19_wire_logic_cluster/lc_4/out
T_7_18_sp4_v_t_40
T_7_22_lc_trk_g1_5
T_7_22_wire_logic_cluster/lc_0/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1654_cascade_
T_16_15_wire_logic_cluster/lc_0/ltout
T_16_15_wire_logic_cluster/lc_1/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_address_3_cascade_
T_18_19_wire_logic_cluster/lc_2/ltout
T_18_19_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_stateZ0Z_16
T_11_17_wire_logic_cluster/lc_5/out
T_12_17_lc_trk_g1_5
T_12_17_wire_logic_cluster/lc_0/in_0

T_11_17_wire_logic_cluster/lc_5/out
T_12_16_sp4_v_t_43
T_12_19_lc_trk_g0_3
T_12_19_wire_logic_cluster/lc_4/in_1

T_11_17_wire_logic_cluster/lc_5/out
T_11_17_lc_trk_g2_5
T_11_17_wire_logic_cluster/lc_6/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.c_data_system_o_2Z0Z_26
T_22_9_wire_logic_cluster/lc_5/out
T_22_8_sp4_v_t_42
T_19_12_sp4_h_l_0
T_18_12_sp4_v_t_43
T_17_16_lc_trk_g1_6
T_17_16_wire_logic_cluster/lc_5/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.un1_n_address52_3_i_a2_1
T_19_21_wire_logic_cluster/lc_5/out
T_19_21_lc_trk_g1_5
T_19_21_wire_logic_cluster/lc_3/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_no_restart_RNOZ0Z_0_cascade_
T_19_21_wire_logic_cluster/lc_3/ltout
T_19_21_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.N_1857_0_cascade_
T_17_21_wire_logic_cluster/lc_2/ltout
T_17_21_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.c_stateZ0Z_2
T_15_20_wire_logic_cluster/lc_5/out
T_15_20_lc_trk_g2_5
T_15_20_wire_logic_cluster/lc_6/in_3

T_15_20_wire_logic_cluster/lc_5/out
T_15_20_lc_trk_g3_5
T_15_20_input_2_0
T_15_20_wire_logic_cluster/lc_0/in_2

T_15_20_wire_logic_cluster/lc_5/out
T_15_20_lc_trk_g2_5
T_15_20_wire_logic_cluster/lc_4/in_3

T_15_20_wire_logic_cluster/lc_5/out
T_15_20_lc_trk_g2_5
T_15_20_wire_logic_cluster/lc_1/in_0

T_15_20_wire_logic_cluster/lc_5/out
T_15_20_lc_trk_g2_5
T_15_20_wire_logic_cluster/lc_2/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_state_ns_0_0_o2_1_0_14
T_22_19_wire_logic_cluster/lc_7/out
T_22_19_lc_trk_g1_7
T_22_19_wire_logic_cluster/lc_5/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.N_1846_0
T_15_20_wire_logic_cluster/lc_6/out
T_15_17_sp4_v_t_36
T_16_21_sp4_h_l_1
T_17_21_lc_trk_g3_1
T_17_21_wire_logic_cluster/lc_1/in_3

T_15_20_wire_logic_cluster/lc_6/out
T_15_19_sp4_v_t_44
T_14_22_lc_trk_g3_4
T_14_22_wire_logic_cluster/lc_5/in_0

T_15_20_wire_logic_cluster/lc_6/out
T_15_19_sp4_v_t_44
T_15_21_lc_trk_g2_1
T_15_21_input_2_1
T_15_21_wire_logic_cluster/lc_1/in_2

T_15_20_wire_logic_cluster/lc_6/out
T_15_21_lc_trk_g0_6
T_15_21_wire_logic_cluster/lc_5/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.N_1855_0_cascade_
T_17_21_wire_logic_cluster/lc_1/ltout
T_17_21_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_1_18_cascade_
T_23_10_wire_logic_cluster/lc_4/ltout
T_23_10_wire_logic_cluster/lc_5/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_i_3_5
T_10_14_wire_logic_cluster/lc_1/out
T_10_14_lc_trk_g2_1
T_10_14_wire_logic_cluster/lc_3/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.start_conf_b
T_15_20_wire_logic_cluster/lc_3/out
T_15_20_lc_trk_g0_3
T_15_20_wire_logic_cluster/lc_6/in_1

T_15_20_wire_logic_cluster/lc_3/out
T_13_20_sp4_h_l_3
T_9_20_sp4_h_l_3
T_8_16_sp4_v_t_38
T_7_18_lc_trk_g1_3
T_7_18_wire_logic_cluster/lc_5/in_3

T_15_20_wire_logic_cluster/lc_3/out
T_13_20_sp4_h_l_3
T_9_20_sp4_h_l_3
T_8_16_sp4_v_t_38
T_7_18_lc_trk_g1_3
T_7_18_wire_logic_cluster/lc_6/in_0

T_15_20_wire_logic_cluster/lc_3/out
T_15_17_sp4_v_t_46
T_12_17_sp4_h_l_5
T_13_17_lc_trk_g2_5
T_13_17_wire_logic_cluster/lc_0/in_3

T_15_20_wire_logic_cluster/lc_3/out
T_15_17_sp4_v_t_46
T_15_13_sp4_v_t_42
T_16_13_sp4_h_l_0
T_17_13_lc_trk_g3_0
T_17_13_wire_logic_cluster/lc_4/in_3

T_15_20_wire_logic_cluster/lc_3/out
T_15_17_sp4_v_t_46
T_12_17_sp4_h_l_5
T_13_17_lc_trk_g2_5
T_13_17_wire_logic_cluster/lc_7/in_0

T_15_20_wire_logic_cluster/lc_3/out
T_13_20_sp4_h_l_3
T_12_16_sp4_v_t_38
T_11_18_lc_trk_g1_3
T_11_18_wire_logic_cluster/lc_3/in_3

T_15_20_wire_logic_cluster/lc_3/out
T_15_17_sp4_v_t_46
T_12_17_sp4_h_l_5
T_13_17_lc_trk_g2_5
T_13_17_wire_logic_cluster/lc_4/in_3

T_15_20_wire_logic_cluster/lc_3/out
T_15_20_lc_trk_g0_3
T_15_20_wire_logic_cluster/lc_7/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_935_1
T_21_19_wire_logic_cluster/lc_0/out
T_21_19_sp4_h_l_5
T_17_19_sp4_h_l_1
T_18_19_lc_trk_g2_1
T_18_19_wire_logic_cluster/lc_2/in_1

T_21_19_wire_logic_cluster/lc_0/out
T_21_19_lc_trk_g1_0
T_21_19_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.c_state_17
T_11_17_wire_logic_cluster/lc_6/out
T_12_17_lc_trk_g0_6
T_12_17_input_2_0
T_12_17_wire_logic_cluster/lc_0/in_2

T_11_17_wire_logic_cluster/lc_6/out
T_11_15_sp4_v_t_41
T_12_19_sp4_h_l_10
T_12_19_lc_trk_g1_7
T_12_19_wire_logic_cluster/lc_7/in_1

T_11_17_wire_logic_cluster/lc_6/out
T_11_14_sp4_v_t_36
T_8_18_sp4_h_l_1
T_7_18_lc_trk_g1_1
T_7_18_wire_logic_cluster/lc_1/in_3

T_11_17_wire_logic_cluster/lc_6/out
T_11_17_lc_trk_g2_6
T_11_17_wire_logic_cluster/lc_7/in_1

T_11_17_wire_logic_cluster/lc_6/out
T_12_17_lc_trk_g0_6
T_12_17_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst3_rdata_1_8
T_8_13_wire_bram/ram/RDATA_8
T_8_13_sp4_h_l_3
T_12_13_sp4_h_l_6
T_15_13_sp4_v_t_46
T_15_17_lc_trk_g0_3
T_15_17_wire_logic_cluster/lc_4/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_stateZ0Z_4
T_10_14_wire_logic_cluster/lc_7/out
T_10_14_lc_trk_g1_7
T_10_14_wire_logic_cluster/lc_3/in_1

T_10_14_wire_logic_cluster/lc_7/out
T_9_14_sp4_h_l_6
T_12_14_sp4_v_t_43
T_12_18_lc_trk_g0_6
T_12_18_wire_logic_cluster/lc_7/in_3

T_10_14_wire_logic_cluster/lc_7/out
T_10_14_lc_trk_g1_7
T_10_14_wire_logic_cluster/lc_6/in_0

T_10_14_wire_logic_cluster/lc_7/out
T_10_14_lc_trk_g1_7
T_10_14_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_stateZ0Z_9
T_6_17_wire_logic_cluster/lc_5/out
T_5_18_lc_trk_g1_5
T_5_18_wire_logic_cluster/lc_3/in_3

T_6_17_wire_logic_cluster/lc_5/out
T_5_18_lc_trk_g1_5
T_5_18_wire_logic_cluster/lc_0/in_0

T_6_17_wire_logic_cluster/lc_5/out
T_5_18_lc_trk_g1_5
T_5_18_wire_logic_cluster/lc_1/in_3

T_6_17_wire_logic_cluster/lc_5/out
T_6_17_sp12_h_l_1
T_9_17_lc_trk_g1_1
T_9_17_wire_logic_cluster/lc_3/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1600_0
T_21_22_wire_logic_cluster/lc_4/out
T_19_22_sp4_h_l_5
T_18_18_sp4_v_t_40
T_18_14_sp4_v_t_40
T_17_15_lc_trk_g3_0
T_17_15_wire_logic_cluster/lc_6/in_3

T_21_22_wire_logic_cluster/lc_4/out
T_21_20_sp4_v_t_37
T_21_21_lc_trk_g2_5
T_21_21_wire_logic_cluster/lc_4/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_no_restart6
T_22_22_wire_logic_cluster/lc_7/out
T_21_22_lc_trk_g3_7
T_21_22_wire_logic_cluster/lc_4/in_0

T_22_22_wire_logic_cluster/lc_7/out
T_21_22_sp4_h_l_6
T_24_18_sp4_v_t_43
T_23_19_lc_trk_g3_3
T_23_19_wire_logic_cluster/lc_1/in_1

T_22_22_wire_logic_cluster/lc_7/out
T_21_22_sp4_h_l_6
T_20_18_sp4_v_t_43
T_19_21_lc_trk_g3_3
T_19_21_wire_logic_cluster/lc_4/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_i_3_reti_0_1
T_7_18_wire_logic_cluster/lc_5/out
T_7_17_lc_trk_g1_5
T_7_17_wire_logic_cluster/lc_7/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_93_i_cascade_
T_21_17_wire_logic_cluster/lc_0/ltout
T_21_17_wire_logic_cluster/lc_1/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst2_rdata_1_25
T_8_11_wire_bram/ram/RDATA_9
T_9_8_sp4_v_t_37
T_6_8_sp4_h_l_6
T_10_8_sp4_h_l_6
T_14_8_sp4_h_l_6
T_16_8_lc_trk_g2_3
T_16_8_wire_logic_cluster/lc_6/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1591_0
T_21_18_wire_logic_cluster/lc_5/out
T_22_18_sp4_h_l_10
T_21_18_sp4_v_t_41
T_21_22_lc_trk_g1_4
T_21_22_wire_logic_cluster/lc_4/in_1

T_21_18_wire_logic_cluster/lc_5/out
T_22_18_lc_trk_g0_5
T_22_18_wire_logic_cluster/lc_7/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.un38_i_o2_2_2
T_21_17_wire_logic_cluster/lc_6/out
T_21_18_lc_trk_g0_6
T_21_18_wire_logic_cluster/lc_4/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1586_0_cascade_
T_21_18_wire_logic_cluster/lc_4/ltout
T_21_18_wire_logic_cluster/lc_5/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1577_0_cascade_
T_21_18_wire_logic_cluster/lc_3/ltout
T_21_18_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.N_274_i_0_0
T_11_17_wire_logic_cluster/lc_0/out
T_12_14_sp4_v_t_41
T_13_14_sp4_h_l_4
T_17_14_sp4_h_l_0
T_20_14_sp4_v_t_37
T_20_16_lc_trk_g3_0
T_20_16_wire_logic_cluster/lc_5/in_0

T_11_17_wire_logic_cluster/lc_0/out
T_8_17_sp12_h_l_0
T_15_17_sp4_h_l_9
T_19_17_sp4_h_l_9
T_22_13_sp4_v_t_38
T_22_9_sp4_v_t_43
T_22_11_lc_trk_g2_6
T_22_11_wire_logic_cluster/lc_1/in_1

T_11_17_wire_logic_cluster/lc_0/out
T_12_14_sp4_v_t_41
T_13_14_sp4_h_l_4
T_15_14_lc_trk_g2_1
T_15_14_wire_logic_cluster/lc_7/in_0

T_11_17_wire_logic_cluster/lc_0/out
T_12_14_sp4_v_t_41
T_13_14_sp4_h_l_4
T_15_14_lc_trk_g2_1
T_15_14_wire_logic_cluster/lc_3/in_0

T_11_17_wire_logic_cluster/lc_0/out
T_12_14_sp4_v_t_41
T_13_14_sp4_h_l_4
T_17_14_sp4_h_l_0
T_21_14_sp4_h_l_0
T_24_10_sp4_v_t_37
T_23_14_lc_trk_g1_0
T_23_14_wire_logic_cluster/lc_7/in_0

T_11_17_wire_logic_cluster/lc_0/out
T_11_13_sp12_v_t_23
T_12_13_sp12_h_l_0
T_21_13_lc_trk_g0_4
T_21_13_input_2_6
T_21_13_wire_logic_cluster/lc_6/in_2

T_11_17_wire_logic_cluster/lc_0/out
T_12_14_sp4_v_t_41
T_13_14_sp4_h_l_4
T_17_14_sp4_h_l_0
T_20_14_sp4_v_t_37
T_20_15_lc_trk_g2_5
T_20_15_input_2_7
T_20_15_wire_logic_cluster/lc_7/in_2

T_11_17_wire_logic_cluster/lc_0/out
T_10_17_sp4_h_l_8
T_14_17_sp4_h_l_11
T_18_17_sp4_h_l_2
T_21_13_sp4_v_t_39
T_21_9_sp4_v_t_39
T_21_12_lc_trk_g1_7
T_21_12_wire_logic_cluster/lc_5/in_3

T_11_17_wire_logic_cluster/lc_0/out
T_8_17_sp12_h_l_0
T_15_17_sp4_h_l_9
T_19_17_sp4_h_l_9
T_22_13_sp4_v_t_44
T_22_9_sp4_v_t_40
T_22_12_lc_trk_g0_0
T_22_12_wire_logic_cluster/lc_1/in_1

T_11_17_wire_logic_cluster/lc_0/out
T_12_14_sp4_v_t_41
T_13_14_sp4_h_l_4
T_17_14_sp4_h_l_0
T_20_10_sp4_v_t_43
T_19_12_lc_trk_g0_6
T_19_12_wire_logic_cluster/lc_1/in_1

T_11_17_wire_logic_cluster/lc_0/out
T_12_14_sp4_v_t_41
T_13_14_sp4_h_l_4
T_17_14_sp4_h_l_0
T_20_14_sp4_v_t_37
T_20_15_lc_trk_g2_5
T_20_15_wire_logic_cluster/lc_5/in_0

T_11_17_wire_logic_cluster/lc_0/out
T_12_14_sp4_v_t_41
T_13_14_sp4_h_l_4
T_17_14_sp4_h_l_0
T_20_10_sp4_v_t_43
T_19_13_lc_trk_g3_3
T_19_13_wire_logic_cluster/lc_6/in_0

T_11_17_wire_logic_cluster/lc_0/out
T_12_14_sp4_v_t_41
T_13_14_sp4_h_l_4
T_17_14_sp4_h_l_0
T_20_14_sp4_v_t_37
T_20_16_lc_trk_g2_0
T_20_16_wire_logic_cluster/lc_1/in_1

T_11_17_wire_logic_cluster/lc_0/out
T_10_17_sp4_h_l_8
T_14_17_sp4_h_l_11
T_18_17_sp4_h_l_2
T_21_13_sp4_v_t_39
T_21_16_lc_trk_g1_7
T_21_16_wire_logic_cluster/lc_7/in_1

T_11_17_wire_logic_cluster/lc_0/out
T_12_14_sp4_v_t_41
T_13_14_sp4_h_l_4
T_17_14_sp4_h_l_0
T_20_14_sp4_v_t_37
T_20_15_lc_trk_g2_5
T_20_15_input_2_3
T_20_15_wire_logic_cluster/lc_3/in_2

T_11_17_wire_logic_cluster/lc_0/out
T_12_14_sp4_v_t_41
T_13_14_sp4_h_l_4
T_17_14_sp4_h_l_0
T_18_14_lc_trk_g2_0
T_18_14_input_2_6
T_18_14_wire_logic_cluster/lc_6/in_2

T_11_17_wire_logic_cluster/lc_0/out
T_10_17_sp4_h_l_8
T_14_17_sp4_h_l_11
T_18_17_sp4_h_l_2
T_21_13_sp4_v_t_39
T_21_9_sp4_v_t_39
T_20_12_lc_trk_g2_7
T_20_12_wire_logic_cluster/lc_1/in_0

T_11_17_wire_logic_cluster/lc_0/out
T_8_17_sp12_h_l_0
T_19_5_sp12_v_t_23
T_19_12_lc_trk_g2_3
T_19_12_wire_logic_cluster/lc_5/in_0

T_11_17_wire_logic_cluster/lc_0/out
T_12_14_sp4_v_t_41
T_13_14_sp4_h_l_4
T_16_10_sp4_v_t_47
T_15_12_lc_trk_g0_1
T_15_12_wire_logic_cluster/lc_1/in_0

T_11_17_wire_logic_cluster/lc_0/out
T_12_14_sp4_v_t_41
T_12_10_sp4_v_t_41
T_12_11_lc_trk_g3_1
T_12_11_wire_logic_cluster/lc_7/in_1

T_11_17_wire_logic_cluster/lc_0/out
T_8_17_sp12_h_l_0
T_15_17_sp4_h_l_9
T_19_17_sp4_h_l_9
T_22_13_sp4_v_t_44
T_22_9_sp4_v_t_40
T_22_11_lc_trk_g2_5
T_22_11_input_2_5
T_22_11_wire_logic_cluster/lc_5/in_2

T_11_17_wire_logic_cluster/lc_0/out
T_12_14_sp4_v_t_41
T_13_14_sp4_h_l_4
T_17_14_sp4_h_l_0
T_20_14_sp4_v_t_37
T_19_15_lc_trk_g2_5
T_19_15_wire_logic_cluster/lc_1/in_0

T_11_17_wire_logic_cluster/lc_0/out
T_10_17_sp4_h_l_8
T_14_17_sp4_h_l_11
T_17_13_sp4_v_t_40
T_17_14_lc_trk_g2_0
T_17_14_wire_logic_cluster/lc_1/in_1

T_11_17_wire_logic_cluster/lc_0/out
T_12_14_sp4_v_t_41
T_13_14_sp4_h_l_4
T_14_14_lc_trk_g2_4
T_14_14_wire_logic_cluster/lc_1/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.c_state_9
T_11_17_wire_logic_cluster/lc_1/out
T_11_17_lc_trk_g3_1
T_11_17_wire_logic_cluster/lc_0/in_0

T_11_17_wire_logic_cluster/lc_1/out
T_11_15_sp4_v_t_47
T_12_19_sp4_h_l_4
T_12_19_lc_trk_g1_1
T_12_19_wire_logic_cluster/lc_7/in_3

T_11_17_wire_logic_cluster/lc_1/out
T_11_17_lc_trk_g3_1
T_11_17_wire_logic_cluster/lc_2/in_0

T_11_17_wire_logic_cluster/lc_1/out
T_11_17_lc_trk_g3_1
T_11_17_wire_logic_cluster/lc_7/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_dataZ0Z_3
T_9_18_wire_logic_cluster/lc_4/out
T_8_18_sp4_h_l_0
T_7_18_sp4_v_t_43
T_7_19_lc_trk_g3_3
T_7_19_wire_logic_cluster/lc_2/in_0

T_9_18_wire_logic_cluster/lc_4/out
T_9_19_lc_trk_g0_4
T_9_19_wire_logic_cluster/lc_3/in_1

T_9_18_wire_logic_cluster/lc_4/out
T_9_18_lc_trk_g0_4
T_9_18_input_2_4
T_9_18_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_i_2_23_cascade_
T_16_13_wire_logic_cluster/lc_3/ltout
T_16_13_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.N_347_0
T_7_19_wire_logic_cluster/lc_2/out
T_7_20_lc_trk_g0_2
T_7_20_wire_logic_cluster/lc_6/in_0

T_7_19_wire_logic_cluster/lc_2/out
T_7_20_lc_trk_g0_2
T_7_20_wire_logic_cluster/lc_3/in_1

T_7_19_wire_logic_cluster/lc_2/out
T_7_19_lc_trk_g3_2
T_7_19_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.N_340
T_13_18_wire_logic_cluster/lc_2/out
T_13_14_sp4_v_t_41
T_14_14_sp4_h_l_9
T_18_14_sp4_h_l_9
T_21_10_sp4_v_t_38
T_21_13_lc_trk_g1_6
T_21_13_wire_logic_cluster/lc_1/in_0

T_13_18_wire_logic_cluster/lc_2/out
T_13_14_sp4_v_t_41
T_14_14_sp4_h_l_4
T_18_14_sp4_h_l_4
T_18_14_lc_trk_g0_1
T_18_14_wire_logic_cluster/lc_1/in_0

T_13_18_wire_logic_cluster/lc_2/out
T_13_8_sp12_v_t_23
T_14_8_sp12_h_l_0
T_21_8_sp4_h_l_9
T_24_8_sp4_v_t_44
T_23_12_lc_trk_g2_1
T_23_12_wire_logic_cluster/lc_5/in_0

T_13_18_wire_logic_cluster/lc_2/out
T_13_8_sp12_v_t_23
T_14_8_sp12_h_l_0
T_21_8_sp4_h_l_9
T_24_8_sp4_v_t_44
T_23_12_lc_trk_g2_1
T_23_12_wire_logic_cluster/lc_2/in_1

T_13_18_wire_logic_cluster/lc_2/out
T_13_14_sp4_v_t_41
T_14_14_sp4_h_l_4
T_17_10_sp4_v_t_47
T_16_12_lc_trk_g0_1
T_16_12_wire_logic_cluster/lc_7/in_0

T_13_18_wire_logic_cluster/lc_2/out
T_8_18_sp12_h_l_0
T_19_6_sp12_v_t_23
T_19_17_lc_trk_g2_3
T_19_17_wire_logic_cluster/lc_7/in_0

T_13_18_wire_logic_cluster/lc_2/out
T_14_15_sp4_v_t_45
T_15_19_sp4_h_l_8
T_19_19_sp4_h_l_8
T_22_15_sp4_v_t_45
T_23_15_sp4_h_l_1
T_22_15_lc_trk_g0_1
T_22_15_wire_logic_cluster/lc_5/in_0

T_13_18_wire_logic_cluster/lc_2/out
T_14_15_sp4_v_t_45
T_15_19_sp4_h_l_8
T_19_19_sp4_h_l_8
T_22_15_sp4_v_t_45
T_23_15_sp4_h_l_1
T_22_15_lc_trk_g1_1
T_22_15_wire_logic_cluster/lc_2/in_0

T_13_18_wire_logic_cluster/lc_2/out
T_13_14_sp4_v_t_41
T_14_14_sp4_h_l_9
T_18_14_sp4_h_l_9
T_22_14_sp4_h_l_0
T_25_10_sp4_v_t_43
T_24_13_lc_trk_g3_3
T_24_13_wire_logic_cluster/lc_2/in_0

T_13_18_wire_logic_cluster/lc_2/out
T_13_14_sp4_v_t_41
T_14_14_sp4_h_l_4
T_17_10_sp4_v_t_47
T_18_10_sp4_h_l_3
T_22_10_sp4_h_l_3
T_23_10_lc_trk_g2_3
T_23_10_wire_logic_cluster/lc_5/in_0

T_13_18_wire_logic_cluster/lc_2/out
T_13_14_sp4_v_t_41
T_14_14_sp4_h_l_9
T_18_14_sp4_h_l_9
T_22_14_sp4_h_l_0
T_25_10_sp4_v_t_43
T_24_13_lc_trk_g3_3
T_24_13_wire_logic_cluster/lc_5/in_1

T_13_18_wire_logic_cluster/lc_2/out
T_13_14_sp4_v_t_41
T_14_14_sp4_h_l_4
T_17_10_sp4_v_t_47
T_18_10_sp4_h_l_3
T_22_10_sp4_h_l_3
T_23_10_lc_trk_g2_3
T_23_10_wire_logic_cluster/lc_0/in_1

T_13_18_wire_logic_cluster/lc_2/out
T_14_15_sp4_v_t_45
T_15_19_sp4_h_l_8
T_19_19_sp4_h_l_8
T_22_15_sp4_v_t_45
T_22_16_lc_trk_g3_5
T_22_16_wire_logic_cluster/lc_2/in_0

T_13_18_wire_logic_cluster/lc_2/out
T_14_15_sp4_v_t_45
T_15_19_sp4_h_l_8
T_19_19_sp4_h_l_8
T_22_15_sp4_v_t_39
T_22_16_lc_trk_g2_7
T_22_16_wire_logic_cluster/lc_5/in_0

T_13_18_wire_logic_cluster/lc_2/out
T_14_15_sp4_v_t_45
T_14_11_sp4_v_t_46
T_15_11_sp4_h_l_4
T_19_11_sp4_h_l_0
T_18_11_lc_trk_g1_0
T_18_11_wire_logic_cluster/lc_5/in_0

T_13_18_wire_logic_cluster/lc_2/out
T_13_14_sp4_v_t_41
T_14_14_sp4_h_l_4
T_17_10_sp4_v_t_47
T_18_10_sp4_h_l_3
T_19_10_lc_trk_g3_3
T_19_10_wire_logic_cluster/lc_2/in_0

T_13_18_wire_logic_cluster/lc_2/out
T_13_14_sp4_v_t_41
T_14_14_sp4_h_l_9
T_18_14_sp4_h_l_9
T_22_14_sp4_h_l_0
T_22_14_lc_trk_g0_5
T_22_14_wire_logic_cluster/lc_1/in_0

T_13_18_wire_logic_cluster/lc_2/out
T_13_8_sp12_v_t_23
T_13_15_lc_trk_g2_3
T_13_15_wire_logic_cluster/lc_1/in_0

T_13_18_wire_logic_cluster/lc_2/out
T_13_8_sp12_v_t_23
T_13_12_lc_trk_g3_0
T_13_12_wire_logic_cluster/lc_1/in_0

T_13_18_wire_logic_cluster/lc_2/out
T_8_18_sp12_h_l_0
T_19_6_sp12_v_t_23
T_19_10_lc_trk_g3_0
T_19_10_wire_logic_cluster/lc_5/in_0

T_13_18_wire_logic_cluster/lc_2/out
T_8_18_sp12_h_l_0
T_19_6_sp12_v_t_23
T_19_17_lc_trk_g2_3
T_19_17_wire_logic_cluster/lc_2/in_1

T_13_18_wire_logic_cluster/lc_2/out
T_14_15_sp4_v_t_45
T_14_11_sp4_v_t_46
T_14_13_lc_trk_g3_3
T_14_13_wire_logic_cluster/lc_1/in_1

T_13_18_wire_logic_cluster/lc_2/out
T_13_14_sp4_v_t_41
T_14_14_sp4_h_l_4
T_17_10_sp4_v_t_47
T_16_12_lc_trk_g2_2
T_16_12_wire_logic_cluster/lc_2/in_0

T_13_18_wire_logic_cluster/lc_2/out
T_13_8_sp12_v_t_23
T_13_15_lc_trk_g2_3
T_13_15_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_stateZ0Z_7
T_14_18_wire_logic_cluster/lc_3/out
T_13_18_lc_trk_g3_3
T_13_18_wire_logic_cluster/lc_1/in_3

T_14_18_wire_logic_cluster/lc_3/out
T_14_18_lc_trk_g0_3
T_14_18_wire_logic_cluster/lc_4/in_3

T_14_18_wire_logic_cluster/lc_3/out
T_14_18_lc_trk_g0_3
T_14_18_input_2_3
T_14_18_wire_logic_cluster/lc_3/in_2

T_14_18_wire_logic_cluster/lc_3/out
T_13_19_lc_trk_g1_3
T_13_19_wire_logic_cluster/lc_5/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.N_270
T_12_18_wire_logic_cluster/lc_0/out
T_13_15_sp4_v_t_41
T_14_15_sp4_h_l_4
T_18_15_sp4_h_l_4
T_21_11_sp4_v_t_41
T_21_13_lc_trk_g2_4
T_21_13_wire_logic_cluster/lc_6/in_0

T_12_18_wire_logic_cluster/lc_0/out
T_13_15_sp4_v_t_41
T_14_15_sp4_h_l_4
T_18_15_sp4_h_l_4
T_21_15_sp4_v_t_41
T_20_16_lc_trk_g3_1
T_20_16_wire_logic_cluster/lc_5/in_1

T_12_18_wire_logic_cluster/lc_0/out
T_12_14_sp4_v_t_37
T_13_14_sp4_h_l_5
T_15_14_lc_trk_g2_0
T_15_14_wire_logic_cluster/lc_7/in_1

T_12_18_wire_logic_cluster/lc_0/out
T_12_14_sp4_v_t_37
T_13_14_sp4_h_l_5
T_15_14_lc_trk_g2_0
T_15_14_wire_logic_cluster/lc_3/in_1

T_12_18_wire_logic_cluster/lc_0/out
T_13_15_sp4_v_t_41
T_14_15_sp4_h_l_4
T_18_15_sp4_h_l_4
T_21_11_sp4_v_t_41
T_21_15_sp4_v_t_37
T_21_16_lc_trk_g3_5
T_21_16_wire_logic_cluster/lc_7/in_3

T_12_18_wire_logic_cluster/lc_0/out
T_13_15_sp4_v_t_41
T_14_15_sp4_h_l_4
T_18_15_sp4_h_l_4
T_21_11_sp4_v_t_41
T_22_11_sp4_h_l_4
T_22_11_lc_trk_g1_1
T_22_11_wire_logic_cluster/lc_1/in_3

T_12_18_wire_logic_cluster/lc_0/out
T_12_14_sp4_v_t_37
T_13_14_sp4_h_l_5
T_17_14_sp4_h_l_5
T_20_10_sp4_v_t_40
T_19_12_lc_trk_g1_5
T_19_12_wire_logic_cluster/lc_5/in_1

T_12_18_wire_logic_cluster/lc_0/out
T_13_15_sp4_v_t_41
T_14_15_sp4_h_l_4
T_18_15_sp4_h_l_4
T_21_11_sp4_v_t_41
T_21_12_lc_trk_g2_1
T_21_12_wire_logic_cluster/lc_5/in_0

T_12_18_wire_logic_cluster/lc_0/out
T_12_14_sp4_v_t_37
T_13_14_sp4_h_l_5
T_17_14_sp4_h_l_8
T_16_10_sp4_v_t_45
T_15_12_lc_trk_g0_3
T_15_12_input_2_1
T_15_12_wire_logic_cluster/lc_1/in_2

T_12_18_wire_logic_cluster/lc_0/out
T_13_15_sp4_v_t_41
T_14_15_sp4_h_l_4
T_18_15_sp4_h_l_4
T_20_15_lc_trk_g2_1
T_20_15_wire_logic_cluster/lc_7/in_0

T_12_18_wire_logic_cluster/lc_0/out
T_12_14_sp4_v_t_37
T_13_14_sp4_h_l_5
T_17_14_sp4_h_l_5
T_20_10_sp4_v_t_40
T_19_13_lc_trk_g3_0
T_19_13_wire_logic_cluster/lc_6/in_1

T_12_18_wire_logic_cluster/lc_0/out
T_12_14_sp4_v_t_37
T_13_14_sp4_h_l_5
T_17_14_sp4_h_l_5
T_20_10_sp4_v_t_40
T_19_12_lc_trk_g1_5
T_19_12_wire_logic_cluster/lc_1/in_3

T_12_18_wire_logic_cluster/lc_0/out
T_12_14_sp4_v_t_37
T_13_14_sp4_h_l_5
T_17_14_sp4_h_l_5
T_21_14_sp4_h_l_5
T_23_14_lc_trk_g2_0
T_23_14_wire_logic_cluster/lc_7/in_1

T_12_18_wire_logic_cluster/lc_0/out
T_13_15_sp4_v_t_41
T_14_15_sp4_h_l_4
T_18_15_sp4_h_l_4
T_21_15_sp4_v_t_41
T_20_16_lc_trk_g3_1
T_20_16_wire_logic_cluster/lc_1/in_3

T_12_18_wire_logic_cluster/lc_0/out
T_12_14_sp4_v_t_37
T_13_14_sp4_h_l_5
T_17_14_sp4_h_l_5
T_18_14_lc_trk_g3_5
T_18_14_wire_logic_cluster/lc_6/in_0

T_12_18_wire_logic_cluster/lc_0/out
T_12_16_sp4_v_t_45
T_13_16_sp4_h_l_8
T_17_16_sp4_h_l_11
T_20_12_sp4_v_t_40
T_21_12_sp4_h_l_10
T_22_12_lc_trk_g2_2
T_22_12_wire_logic_cluster/lc_1/in_3

T_12_18_wire_logic_cluster/lc_0/out
T_13_15_sp4_v_t_41
T_14_15_sp4_h_l_4
T_18_15_sp4_h_l_4
T_20_15_lc_trk_g3_1
T_20_15_wire_logic_cluster/lc_5/in_1

T_12_18_wire_logic_cluster/lc_0/out
T_12_14_sp4_v_t_37
T_12_10_sp4_v_t_45
T_12_11_lc_trk_g3_5
T_12_11_wire_logic_cluster/lc_7/in_3

T_12_18_wire_logic_cluster/lc_0/out
T_13_15_sp4_v_t_41
T_14_15_sp4_h_l_4
T_18_15_sp4_h_l_4
T_20_15_lc_trk_g2_1
T_20_15_wire_logic_cluster/lc_3/in_0

T_12_18_wire_logic_cluster/lc_0/out
T_12_14_sp4_v_t_37
T_13_14_sp4_h_l_5
T_17_14_sp4_h_l_5
T_20_10_sp4_v_t_40
T_20_12_lc_trk_g2_5
T_20_12_input_2_1
T_20_12_wire_logic_cluster/lc_1/in_2

T_12_18_wire_logic_cluster/lc_0/out
T_13_15_sp4_v_t_41
T_14_15_sp4_h_l_4
T_18_15_sp4_h_l_4
T_21_11_sp4_v_t_41
T_22_11_sp4_h_l_4
T_22_11_lc_trk_g0_1
T_22_11_wire_logic_cluster/lc_5/in_0

T_12_18_wire_logic_cluster/lc_0/out
T_13_15_sp4_v_t_41
T_14_15_sp4_h_l_4
T_18_15_sp4_h_l_4
T_19_15_lc_trk_g2_4
T_19_15_wire_logic_cluster/lc_1/in_1

T_12_18_wire_logic_cluster/lc_0/out
T_12_14_sp4_v_t_37
T_13_14_sp4_h_l_5
T_17_14_sp4_h_l_8
T_17_14_lc_trk_g1_5
T_17_14_wire_logic_cluster/lc_1/in_3

T_12_18_wire_logic_cluster/lc_0/out
T_12_14_sp4_v_t_37
T_13_14_sp4_h_l_5
T_14_14_lc_trk_g3_5
T_14_14_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_i_3_13
T_12_18_wire_logic_cluster/lc_1/out
T_12_18_lc_trk_g3_1
T_12_18_wire_logic_cluster/lc_0/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_1_iv_i_o3_i_a2_1_1_cascade_
T_13_18_wire_logic_cluster/lc_1/ltout
T_13_18_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_i_2_5
T_13_18_wire_logic_cluster/lc_0/out
T_13_18_lc_trk_g0_0
T_13_18_wire_logic_cluster/lc_1/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.N_277_0
T_12_17_wire_logic_cluster/lc_6/out
T_12_15_sp4_v_t_41
T_9_19_sp4_h_l_9
T_11_19_lc_trk_g2_4
T_11_19_wire_logic_cluster/lc_0/in_0

T_12_17_wire_logic_cluster/lc_6/out
T_12_15_sp4_v_t_41
T_9_19_sp4_h_l_9
T_11_19_lc_trk_g2_4
T_11_19_wire_logic_cluster/lc_2/in_0

T_12_17_wire_logic_cluster/lc_6/out
T_12_16_sp4_v_t_44
T_11_19_lc_trk_g3_4
T_11_19_wire_logic_cluster/lc_1/in_0

T_12_17_wire_logic_cluster/lc_6/out
T_12_16_sp4_v_t_44
T_11_19_lc_trk_g3_4
T_11_19_wire_logic_cluster/lc_3/in_0

T_12_17_wire_logic_cluster/lc_6/out
T_12_16_sp4_v_t_44
T_11_19_lc_trk_g3_4
T_11_19_wire_logic_cluster/lc_4/in_1

T_12_17_wire_logic_cluster/lc_6/out
T_12_16_sp4_v_t_44
T_9_16_sp4_h_l_3
T_5_16_sp4_h_l_3
T_6_16_lc_trk_g3_3
T_6_16_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_stateZ0Z_8
T_11_17_wire_logic_cluster/lc_3/out
T_11_17_lc_trk_g0_3
T_11_17_wire_logic_cluster/lc_0/in_1

T_11_17_wire_logic_cluster/lc_3/out
T_12_16_sp4_v_t_39
T_12_19_lc_trk_g0_7
T_12_19_wire_logic_cluster/lc_4/in_3

T_11_17_wire_logic_cluster/lc_3/out
T_11_17_lc_trk_g0_3
T_11_17_wire_logic_cluster/lc_1/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_i_3_10
T_11_17_wire_logic_cluster/lc_2/out
T_11_17_lc_trk_g0_2
T_11_17_input_2_0
T_11_17_wire_logic_cluster/lc_0/in_2

T_11_17_wire_logic_cluster/lc_2/out
T_11_17_sp4_h_l_9
T_13_17_lc_trk_g2_4
T_13_17_wire_logic_cluster/lc_5/in_1

T_11_17_wire_logic_cluster/lc_2/out
T_12_17_lc_trk_g1_2
T_12_17_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.c_state_15
T_12_18_wire_logic_cluster/lc_3/out
T_12_18_lc_trk_g0_3
T_12_18_wire_logic_cluster/lc_0/in_1

T_12_18_wire_logic_cluster/lc_3/out
T_13_15_sp4_v_t_47
T_12_17_lc_trk_g0_1
T_12_17_wire_logic_cluster/lc_6/in_1

T_12_18_wire_logic_cluster/lc_3/out
T_13_17_lc_trk_g2_3
T_13_17_wire_logic_cluster/lc_6/in_1

T_12_18_wire_logic_cluster/lc_3/out
T_11_17_lc_trk_g3_3
T_11_17_wire_logic_cluster/lc_5/in_1

T_12_18_wire_logic_cluster/lc_3/out
T_12_18_lc_trk_g0_3
T_12_18_input_2_3
T_12_18_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst2_rdata_1_16
T_8_12_wire_bram/ram/RDATA_0
T_9_9_sp4_v_t_39
T_9_13_sp4_v_t_47
T_10_17_sp4_h_l_10
T_14_17_sp4_h_l_1
T_15_17_lc_trk_g3_1
T_15_17_wire_logic_cluster/lc_1/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_i_3_14
T_12_18_wire_logic_cluster/lc_5/out
T_12_18_lc_trk_g1_5
T_12_18_input_2_0
T_12_18_wire_logic_cluster/lc_0/in_2

T_12_18_wire_logic_cluster/lc_5/out
T_13_17_lc_trk_g3_5
T_13_17_wire_logic_cluster/lc_6/in_0

T_12_18_wire_logic_cluster/lc_5/out
T_12_18_lc_trk_g1_5
T_12_18_wire_logic_cluster/lc_3/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_294
T_20_22_wire_logic_cluster/lc_2/out
T_21_19_sp4_v_t_45
T_20_20_lc_trk_g3_5
T_20_20_wire_logic_cluster/lc_6/in_0

T_20_22_wire_logic_cluster/lc_2/out
T_21_22_sp4_h_l_4
T_24_18_sp4_v_t_41
T_21_22_sp4_h_l_9
T_23_22_lc_trk_g2_4
T_23_22_wire_logic_cluster/lc_4/in_0

T_20_22_wire_logic_cluster/lc_2/out
T_21_22_sp4_h_l_4
T_24_18_sp4_v_t_41
T_23_20_lc_trk_g1_4
T_23_20_wire_logic_cluster/lc_6/in_1

T_20_22_wire_logic_cluster/lc_2/out
T_21_22_sp4_h_l_4
T_24_18_sp4_v_t_41
T_21_18_sp4_h_l_10
T_23_18_lc_trk_g3_7
T_23_18_wire_logic_cluster/lc_5/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.count_bitsZ0Z_1
T_11_19_wire_logic_cluster/lc_1/out
T_11_18_lc_trk_g0_1
T_11_18_wire_logic_cluster/lc_1/in_0

T_11_19_wire_logic_cluster/lc_1/out
T_11_19_lc_trk_g3_1
T_11_19_wire_logic_cluster/lc_1/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.c_state_11
T_12_17_wire_logic_cluster/lc_4/out
T_11_17_lc_trk_g3_4
T_11_17_wire_logic_cluster/lc_0/in_3

T_12_17_wire_logic_cluster/lc_4/out
T_12_17_lc_trk_g0_4
T_12_17_wire_logic_cluster/lc_5/in_3

T_12_17_wire_logic_cluster/lc_4/out
T_13_17_lc_trk_g0_4
T_13_17_wire_logic_cluster/lc_5/in_3

T_12_17_wire_logic_cluster/lc_4/out
T_12_17_lc_trk_g0_4
T_12_17_input_2_4
T_12_17_wire_logic_cluster/lc_4/in_2

T_12_17_wire_logic_cluster/lc_4/out
T_12_18_lc_trk_g1_4
T_12_18_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst3_rdata_1_18
T_8_16_wire_bram/ram/RDATA_2
T_8_15_sp4_v_t_42
T_9_15_sp4_h_l_0
T_13_15_sp4_h_l_8
T_16_15_sp4_v_t_36
T_15_17_lc_trk_g1_1
T_15_17_input_2_2
T_15_17_wire_logic_cluster/lc_2/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_state_ns_0_i_0_0_0_23
T_23_19_wire_logic_cluster/lc_1/out
T_23_19_lc_trk_g2_1
T_23_19_wire_logic_cluster/lc_4/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_stateZ0Z_12
T_12_18_wire_logic_cluster/lc_2/out
T_12_18_lc_trk_g3_2
T_12_18_wire_logic_cluster/lc_0/in_3

T_12_18_wire_logic_cluster/lc_2/out
T_12_18_lc_trk_g3_2
T_12_18_wire_logic_cluster/lc_7/in_0

T_12_18_wire_logic_cluster/lc_2/out
T_12_18_lc_trk_g3_2
T_12_18_wire_logic_cluster/lc_1/in_0

T_12_18_wire_logic_cluster/lc_2/out
T_12_18_lc_trk_g3_2
T_12_18_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.c_data_system_o_0Z0Z_26
T_16_14_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_36
T_14_16_sp4_h_l_6
T_10_16_sp4_h_l_6
T_9_16_lc_trk_g1_6
T_9_16_wire_logic_cluster/lc_0/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst2_rdata_1_29
T_8_11_wire_bram/ram/RDATA_13
T_8_10_sp4_v_t_36
T_9_10_sp4_h_l_6
T_12_10_sp4_v_t_46
T_12_13_lc_trk_g0_6
T_12_13_wire_logic_cluster/lc_1/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.N_273
T_11_18_wire_logic_cluster/lc_6/out
T_10_18_sp12_h_l_0
T_21_6_sp12_v_t_23
T_21_12_sp4_v_t_39
T_21_13_lc_trk_g3_7
T_21_13_wire_logic_cluster/lc_5/in_1

T_11_18_wire_logic_cluster/lc_6/out
T_11_18_sp4_h_l_1
T_14_14_sp4_v_t_42
T_15_14_sp4_h_l_7
T_15_14_lc_trk_g0_2
T_15_14_wire_logic_cluster/lc_2/in_0

T_11_18_wire_logic_cluster/lc_6/out
T_12_16_sp4_v_t_40
T_13_16_sp4_h_l_10
T_16_12_sp4_v_t_41
T_16_13_lc_trk_g3_1
T_16_13_wire_logic_cluster/lc_1/in_1

T_11_18_wire_logic_cluster/lc_6/out
T_11_18_sp4_h_l_1
T_14_14_sp4_v_t_42
T_15_14_sp4_h_l_7
T_18_10_sp4_v_t_42
T_19_14_sp4_h_l_1
T_18_14_lc_trk_g1_1
T_18_14_wire_logic_cluster/lc_5/in_1

T_11_18_wire_logic_cluster/lc_6/out
T_11_12_sp12_v_t_23
T_12_12_sp12_h_l_0
T_17_12_sp4_h_l_7
T_20_12_sp4_v_t_37
T_19_13_lc_trk_g2_5
T_19_13_wire_logic_cluster/lc_1/in_0

T_11_18_wire_logic_cluster/lc_6/out
T_11_12_sp12_v_t_23
T_12_12_sp12_h_l_0
T_15_12_lc_trk_g0_0
T_15_12_wire_logic_cluster/lc_2/in_0

T_11_18_wire_logic_cluster/lc_6/out
T_11_12_sp12_v_t_23
T_12_12_sp12_h_l_0
T_23_12_sp12_v_t_23
T_23_14_lc_trk_g3_4
T_23_14_wire_logic_cluster/lc_3/in_0

T_11_18_wire_logic_cluster/lc_6/out
T_11_12_sp12_v_t_23
T_12_12_sp12_h_l_0
T_23_12_sp12_v_t_23
T_23_14_lc_trk_g2_4
T_23_14_wire_logic_cluster/lc_0/in_0

T_11_18_wire_logic_cluster/lc_6/out
T_11_12_sp12_v_t_23
T_12_12_sp12_h_l_0
T_19_12_sp4_h_l_9
T_20_12_lc_trk_g3_1
T_20_12_wire_logic_cluster/lc_2/in_0

T_11_18_wire_logic_cluster/lc_6/out
T_10_18_sp12_h_l_0
T_21_6_sp12_v_t_23
T_21_12_sp4_v_t_39
T_21_16_lc_trk_g0_2
T_21_16_wire_logic_cluster/lc_0/in_0

T_11_18_wire_logic_cluster/lc_6/out
T_10_18_sp12_h_l_0
T_21_6_sp12_v_t_23
T_21_12_sp4_v_t_39
T_21_16_lc_trk_g0_2
T_21_16_wire_logic_cluster/lc_3/in_1

T_11_18_wire_logic_cluster/lc_6/out
T_12_16_sp4_v_t_40
T_13_16_sp4_h_l_10
T_17_16_sp4_h_l_10
T_20_12_sp4_v_t_47
T_19_15_lc_trk_g3_7
T_19_15_wire_logic_cluster/lc_2/in_0

T_11_18_wire_logic_cluster/lc_6/out
T_12_16_sp4_v_t_40
T_13_16_sp4_h_l_10
T_17_16_sp4_h_l_10
T_20_12_sp4_v_t_47
T_19_15_lc_trk_g3_7
T_19_15_wire_logic_cluster/lc_5/in_1

T_11_18_wire_logic_cluster/lc_6/out
T_11_18_sp4_h_l_1
T_14_14_sp4_v_t_42
T_15_14_sp4_h_l_7
T_19_14_sp4_h_l_10
T_22_10_sp4_v_t_41
T_22_11_lc_trk_g3_1
T_22_11_wire_logic_cluster/lc_6/in_0

T_11_18_wire_logic_cluster/lc_6/out
T_11_12_sp12_v_t_23
T_12_12_sp12_h_l_0
T_13_12_lc_trk_g0_4
T_13_12_wire_logic_cluster/lc_4/in_0

T_11_18_wire_logic_cluster/lc_6/out
T_12_16_sp4_v_t_40
T_13_16_sp4_h_l_10
T_17_16_sp4_h_l_10
T_20_12_sp4_v_t_41
T_20_15_lc_trk_g1_1
T_20_15_wire_logic_cluster/lc_1/in_1

T_11_18_wire_logic_cluster/lc_6/out
T_11_18_sp4_h_l_1
T_14_14_sp4_v_t_42
T_14_10_sp4_v_t_47
T_14_14_lc_trk_g0_2
T_14_14_wire_logic_cluster/lc_2/in_0

T_11_18_wire_logic_cluster/lc_6/out
T_11_18_sp4_h_l_1
T_14_14_sp4_v_t_36
T_15_14_sp4_h_l_1
T_17_14_lc_trk_g2_4
T_17_14_wire_logic_cluster/lc_2/in_0

T_11_18_wire_logic_cluster/lc_6/out
T_11_12_sp12_v_t_23
T_12_12_sp12_h_l_0
T_22_12_lc_trk_g0_7
T_22_12_wire_logic_cluster/lc_5/in_0

T_11_18_wire_logic_cluster/lc_6/out
T_11_12_sp12_v_t_23
T_12_12_sp12_h_l_0
T_20_12_lc_trk_g0_3
T_20_12_wire_logic_cluster/lc_5/in_0

T_11_18_wire_logic_cluster/lc_6/out
T_11_12_sp12_v_t_23
T_12_12_sp12_h_l_0
T_21_12_lc_trk_g0_4
T_21_12_wire_logic_cluster/lc_2/in_0

T_11_18_wire_logic_cluster/lc_6/out
T_11_12_sp12_v_t_23
T_12_12_sp12_h_l_0
T_22_12_lc_trk_g1_7
T_22_12_wire_logic_cluster/lc_2/in_0

T_11_18_wire_logic_cluster/lc_6/out
T_12_16_sp4_v_t_40
T_13_16_sp4_h_l_10
T_16_12_sp4_v_t_41
T_16_13_lc_trk_g3_1
T_16_13_wire_logic_cluster/lc_4/in_0

T_11_18_wire_logic_cluster/lc_6/out
T_11_12_sp12_v_t_23
T_12_12_sp12_h_l_0
T_15_12_lc_trk_g1_0
T_15_12_input_2_3
T_15_12_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.c_state_0
T_13_17_wire_logic_cluster/lc_4/out
T_12_17_sp4_h_l_0
T_11_17_sp4_v_t_43
T_11_18_lc_trk_g2_3
T_11_18_wire_logic_cluster/lc_6/in_3

T_13_17_wire_logic_cluster/lc_4/out
T_12_17_sp4_h_l_0
T_8_17_sp4_h_l_0
T_7_17_sp4_v_t_43
T_7_18_lc_trk_g3_3
T_7_18_wire_logic_cluster/lc_5/in_1

T_13_17_wire_logic_cluster/lc_4/out
T_12_17_sp4_h_l_0
T_11_17_sp4_v_t_43
T_11_18_lc_trk_g2_3
T_11_18_wire_logic_cluster/lc_3/in_0

T_13_17_wire_logic_cluster/lc_4/out
T_13_17_lc_trk_g1_4
T_13_17_wire_logic_cluster/lc_0/in_1

T_13_17_wire_logic_cluster/lc_4/out
T_13_17_lc_trk_g1_4
T_13_17_input_2_7
T_13_17_wire_logic_cluster/lc_7/in_2

T_13_17_wire_logic_cluster/lc_4/out
T_12_17_sp4_h_l_0
T_8_17_sp4_h_l_0
T_9_17_lc_trk_g3_0
T_9_17_wire_logic_cluster/lc_6/in_3

T_13_17_wire_logic_cluster/lc_4/out
T_12_17_sp4_h_l_0
T_8_17_sp4_h_l_0
T_9_17_lc_trk_g3_0
T_9_17_wire_logic_cluster/lc_3/in_0

T_13_17_wire_logic_cluster/lc_4/out
T_12_17_sp4_h_l_0
T_8_17_sp4_h_l_0
T_7_17_sp4_v_t_43
T_7_18_lc_trk_g3_3
T_7_18_wire_logic_cluster/lc_4/in_0

T_13_17_wire_logic_cluster/lc_4/out
T_12_17_sp4_h_l_0
T_8_17_sp4_h_l_0
T_7_17_sp4_v_t_43
T_7_18_lc_trk_g3_3
T_7_18_input_2_2
T_7_18_wire_logic_cluster/lc_2/in_2

T_13_17_wire_logic_cluster/lc_4/out
T_12_17_sp4_h_l_0
T_8_17_sp4_h_l_0
T_7_13_sp4_v_t_40
T_6_16_lc_trk_g3_0
T_6_16_input_2_5
T_6_16_wire_logic_cluster/lc_5/in_2

T_13_17_wire_logic_cluster/lc_4/out
T_12_17_sp4_h_l_0
T_8_17_sp4_h_l_0
T_7_13_sp4_v_t_40
T_6_16_lc_trk_g3_0
T_6_16_input_2_3
T_6_16_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst0_rdata_1_0
T_8_2_wire_bram/ram/RDATA_0
T_6_2_sp12_h_l_1
T_14_2_sp4_h_l_8
T_17_2_sp4_v_t_45
T_17_6_sp4_v_t_46
T_16_10_lc_trk_g2_3
T_16_10_wire_logic_cluster/lc_6/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_dataZ0Z_2
T_9_18_wire_logic_cluster/lc_3/out
T_9_15_sp4_v_t_46
T_6_19_sp4_h_l_4
T_7_19_lc_trk_g3_4
T_7_19_wire_logic_cluster/lc_2/in_1

T_9_18_wire_logic_cluster/lc_3/out
T_9_19_lc_trk_g0_3
T_9_19_wire_logic_cluster/lc_2/in_1

T_9_18_wire_logic_cluster/lc_3/out
T_9_18_lc_trk_g1_3
T_9_18_wire_logic_cluster/lc_3/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.count_bitsZ0Z_0
T_11_19_wire_logic_cluster/lc_0/out
T_11_18_lc_trk_g0_0
T_11_18_wire_logic_cluster/lc_1/in_1

T_11_19_wire_logic_cluster/lc_0/out
T_11_19_lc_trk_g3_0
T_11_19_wire_logic_cluster/lc_0/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_i_3_1
T_7_17_wire_logic_cluster/lc_7/out
T_8_14_sp4_v_t_39
T_9_18_sp4_h_l_2
T_11_18_lc_trk_g2_7
T_11_18_wire_logic_cluster/lc_6/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_0_i_a3_1_3_26
T_12_12_wire_logic_cluster/lc_3/out
T_12_3_sp12_v_t_22
T_13_15_sp12_h_l_1
T_23_15_lc_trk_g1_6
T_23_15_wire_logic_cluster/lc_7/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_0_i_a3_1_0_26
T_12_12_wire_logic_cluster/lc_1/out
T_12_12_lc_trk_g3_1
T_12_12_wire_logic_cluster/lc_3/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst2_rdata_1_26
T_8_11_wire_bram/ram/RDATA_10
T_9_11_sp4_h_l_10
T_12_11_sp4_v_t_47
T_12_12_lc_trk_g2_7
T_12_12_wire_logic_cluster/lc_1/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.count_bitsZ0Z_2
T_11_19_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g1_2
T_11_18_input_2_1
T_11_18_wire_logic_cluster/lc_1/in_2

T_11_19_wire_logic_cluster/lc_2/out
T_11_19_lc_trk_g1_2
T_11_19_wire_logic_cluster/lc_2/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_0_i_a3_1_1_26_cascade_
T_12_12_wire_logic_cluster/lc_2/ltout
T_12_12_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst0_rdata_1_26
T_8_3_wire_bram/ram/RDATA_10
T_9_2_sp4_v_t_43
T_9_6_sp4_v_t_43
T_10_10_sp4_h_l_6
T_13_10_sp4_v_t_43
T_12_12_lc_trk_g0_6
T_12_12_wire_logic_cluster/lc_2/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.un1_c_state_7_3_i_a2_0
T_19_18_wire_logic_cluster/lc_0/out
T_19_18_sp4_h_l_5
T_21_18_lc_trk_g3_0
T_21_18_wire_logic_cluster/lc_7/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_267
T_22_18_wire_logic_cluster/lc_1/out
T_22_18_sp4_h_l_7
T_21_18_sp4_v_t_36
T_21_21_lc_trk_g0_4
T_21_21_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_stateZ0Z_11
T_6_20_wire_logic_cluster/lc_7/out
T_4_20_sp12_h_l_1
T_9_20_lc_trk_g1_5
T_9_20_wire_logic_cluster/lc_5/in_3

T_6_20_wire_logic_cluster/lc_7/out
T_7_19_sp4_v_t_47
T_8_19_sp4_h_l_10
T_10_19_lc_trk_g3_7
T_10_19_wire_logic_cluster/lc_5/in_3

T_6_20_wire_logic_cluster/lc_7/out
T_6_20_lc_trk_g1_7
T_6_20_wire_logic_cluster/lc_3/in_1

T_6_20_wire_logic_cluster/lc_7/out
T_6_21_lc_trk_g0_7
T_6_21_wire_logic_cluster/lc_6/in_3

T_6_20_wire_logic_cluster/lc_7/out
T_7_20_lc_trk_g1_7
T_7_20_wire_logic_cluster/lc_5/in_3

T_6_20_wire_logic_cluster/lc_7/out
T_6_20_lc_trk_g1_7
T_6_20_wire_logic_cluster/lc_7/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.N_347_0_cascade_
T_6_17_wire_logic_cluster/lc_4/ltout
T_6_17_wire_logic_cluster/lc_5/in_2

End 

Net : N_1842_0
T_18_16_wire_logic_cluster/lc_6/out
T_19_13_sp4_v_t_37
T_16_13_sp4_h_l_6
T_15_13_sp4_v_t_43
T_15_15_lc_trk_g2_6
T_15_15_wire_logic_cluster/lc_2/in_0

T_18_16_wire_logic_cluster/lc_6/out
T_9_16_sp12_h_l_0
T_14_16_lc_trk_g0_4
T_14_16_wire_logic_cluster/lc_3/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_i_2_6
T_13_18_wire_logic_cluster/lc_3/out
T_13_18_lc_trk_g1_3
T_13_18_wire_logic_cluster/lc_2/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.c_state_1_0
T_7_20_wire_logic_cluster/lc_3/out
T_7_20_sp4_h_l_11
T_9_20_lc_trk_g2_6
T_9_20_wire_logic_cluster/lc_5/in_1

T_7_20_wire_logic_cluster/lc_3/out
T_7_20_sp4_h_l_11
T_10_16_sp4_v_t_40
T_10_19_lc_trk_g0_0
T_10_19_wire_logic_cluster/lc_5/in_1

T_7_20_wire_logic_cluster/lc_3/out
T_7_20_lc_trk_g1_3
T_7_20_wire_logic_cluster/lc_3/in_3

T_7_20_wire_logic_cluster/lc_3/out
T_7_20_sp4_h_l_11
T_6_20_lc_trk_g1_3
T_6_20_wire_logic_cluster/lc_1/in_3

T_7_20_wire_logic_cluster/lc_3/out
T_7_19_sp12_v_t_22
T_7_22_lc_trk_g3_2
T_7_22_wire_logic_cluster/lc_2/in_3

T_7_20_wire_logic_cluster/lc_3/out
T_7_19_sp12_v_t_22
T_7_22_lc_trk_g3_2
T_7_22_wire_logic_cluster/lc_0/in_3

T_7_20_wire_logic_cluster/lc_3/out
T_6_21_lc_trk_g1_3
T_6_21_wire_logic_cluster/lc_2/in_0

T_7_20_wire_logic_cluster/lc_3/out
T_7_19_sp4_v_t_38
T_6_22_lc_trk_g2_6
T_6_22_wire_logic_cluster/lc_1/in_3

T_7_20_wire_logic_cluster/lc_3/out
T_7_19_sp4_v_t_38
T_6_22_lc_trk_g2_6
T_6_22_wire_logic_cluster/lc_6/in_0

T_7_20_wire_logic_cluster/lc_3/out
T_7_19_sp4_v_t_38
T_6_22_lc_trk_g2_6
T_6_22_wire_logic_cluster/lc_5/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.N_1845
T_14_21_wire_logic_cluster/lc_4/out
T_14_21_lc_trk_g0_4
T_14_21_wire_logic_cluster/lc_3/in_3

T_14_21_wire_logic_cluster/lc_4/out
T_14_21_lc_trk_g0_4
T_14_21_wire_logic_cluster/lc_1/in_3

T_14_21_wire_logic_cluster/lc_4/out
T_13_21_sp4_h_l_0
T_12_21_lc_trk_g1_0
T_12_21_wire_logic_cluster/lc_2/in_3

T_14_21_wire_logic_cluster/lc_4/out
T_15_21_lc_trk_g0_4
T_15_21_input_2_0
T_15_21_wire_logic_cluster/lc_0/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.N_1852_0
T_14_21_wire_logic_cluster/lc_3/out
T_15_21_sp4_h_l_6
T_17_21_lc_trk_g2_3
T_17_21_wire_logic_cluster/lc_2/in_3

T_14_21_wire_logic_cluster/lc_3/out
T_12_21_sp4_h_l_3
T_12_21_lc_trk_g0_6
T_12_21_wire_logic_cluster/lc_3/in_3

T_14_21_wire_logic_cluster/lc_3/out
T_14_21_lc_trk_g1_3
T_14_21_wire_logic_cluster/lc_6/in_0

T_14_21_wire_logic_cluster/lc_3/out
T_15_21_lc_trk_g1_3
T_15_21_wire_logic_cluster/lc_2/in_0

T_14_21_wire_logic_cluster/lc_3/out
T_12_21_sp4_h_l_3
T_12_21_lc_trk_g0_6
T_12_21_input_2_6
T_12_21_wire_logic_cluster/lc_6/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_stateZ0Z_0
T_15_22_wire_logic_cluster/lc_6/out
T_14_21_lc_trk_g3_6
T_14_21_wire_logic_cluster/lc_3/in_0

T_15_22_wire_logic_cluster/lc_6/out
T_6_22_sp12_h_l_0
T_17_10_sp12_v_t_23
T_17_13_lc_trk_g3_3
T_17_13_wire_logic_cluster/lc_1/in_3

T_15_22_wire_logic_cluster/lc_6/out
T_14_21_lc_trk_g3_6
T_14_21_wire_logic_cluster/lc_2/in_3

T_15_22_wire_logic_cluster/lc_6/out
T_15_21_sp4_v_t_44
T_16_21_sp4_h_l_2
T_19_17_sp4_v_t_45
T_18_20_lc_trk_g3_5
T_18_20_wire_logic_cluster/lc_0/in_0

T_15_22_wire_logic_cluster/lc_6/out
T_15_21_sp4_v_t_44
T_16_21_sp4_h_l_2
T_19_17_sp4_v_t_45
T_18_20_lc_trk_g3_5
T_18_20_wire_logic_cluster/lc_2/in_0

T_15_22_wire_logic_cluster/lc_6/out
T_15_21_sp4_v_t_44
T_16_21_sp4_h_l_2
T_19_17_sp4_v_t_45
T_18_20_lc_trk_g3_5
T_18_20_wire_logic_cluster/lc_4/in_0

T_15_22_wire_logic_cluster/lc_6/out
T_15_21_sp4_v_t_44
T_16_21_sp4_h_l_2
T_19_17_sp4_v_t_45
T_18_20_lc_trk_g3_5
T_18_20_wire_logic_cluster/lc_6/in_0

T_15_22_wire_logic_cluster/lc_6/out
T_15_21_sp4_v_t_44
T_16_21_sp4_h_l_2
T_18_21_lc_trk_g2_7
T_18_21_wire_logic_cluster/lc_3/in_0

T_15_22_wire_logic_cluster/lc_6/out
T_15_21_sp4_v_t_44
T_16_21_sp4_h_l_2
T_18_21_lc_trk_g2_7
T_18_21_wire_logic_cluster/lc_5/in_0

T_15_22_wire_logic_cluster/lc_6/out
T_15_21_sp4_v_t_44
T_16_21_sp4_h_l_2
T_18_21_lc_trk_g2_7
T_18_21_wire_logic_cluster/lc_1/in_0

T_15_22_wire_logic_cluster/lc_6/out
T_15_21_sp4_v_t_44
T_16_21_sp4_h_l_2
T_18_21_lc_trk_g2_7
T_18_21_wire_logic_cluster/lc_7/in_0

T_15_22_wire_logic_cluster/lc_6/out
T_15_21_sp4_v_t_44
T_16_21_sp4_h_l_2
T_18_21_lc_trk_g3_7
T_18_21_wire_logic_cluster/lc_2/in_0

T_15_22_wire_logic_cluster/lc_6/out
T_15_21_sp4_v_t_44
T_16_21_sp4_h_l_2
T_18_21_lc_trk_g3_7
T_18_21_wire_logic_cluster/lc_4/in_0

T_15_22_wire_logic_cluster/lc_6/out
T_15_21_sp4_v_t_44
T_16_21_sp4_h_l_2
T_18_21_lc_trk_g3_7
T_18_21_wire_logic_cluster/lc_6/in_0

T_15_22_wire_logic_cluster/lc_6/out
T_15_21_sp4_v_t_44
T_16_21_sp4_h_l_2
T_18_21_lc_trk_g3_7
T_18_21_wire_logic_cluster/lc_0/in_0

T_15_22_wire_logic_cluster/lc_6/out
T_15_20_sp4_v_t_41
T_16_20_sp4_h_l_4
T_18_20_lc_trk_g2_1
T_18_20_wire_logic_cluster/lc_1/in_0

T_15_22_wire_logic_cluster/lc_6/out
T_15_20_sp4_v_t_41
T_16_20_sp4_h_l_4
T_18_20_lc_trk_g2_1
T_18_20_wire_logic_cluster/lc_3/in_0

T_15_22_wire_logic_cluster/lc_6/out
T_15_20_sp4_v_t_41
T_16_20_sp4_h_l_4
T_18_20_lc_trk_g2_1
T_18_20_wire_logic_cluster/lc_5/in_0

T_15_22_wire_logic_cluster/lc_6/out
T_15_20_sp4_v_t_41
T_16_20_sp4_h_l_4
T_18_20_lc_trk_g2_1
T_18_20_wire_logic_cluster/lc_7/in_0

T_15_22_wire_logic_cluster/lc_6/out
T_15_21_lc_trk_g1_6
T_15_21_wire_logic_cluster/lc_5/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_address_8_cascade_
T_21_19_wire_logic_cluster/lc_2/ltout
T_21_19_wire_logic_cluster/lc_3/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1586_0
T_21_18_wire_logic_cluster/lc_4/out
T_21_17_lc_trk_g1_4
T_21_17_input_2_3
T_21_17_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst2_rdata_1_6
T_8_10_wire_bram/ram/RDATA_6
T_8_8_sp4_v_t_47
T_9_12_sp4_h_l_10
T_12_12_sp4_v_t_38
T_12_13_lc_trk_g3_6
T_12_13_input_2_7
T_12_13_wire_logic_cluster/lc_7/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_dataZ0Z_1
T_9_18_wire_logic_cluster/lc_2/out
T_9_15_sp4_v_t_44
T_6_19_sp4_h_l_9
T_7_19_lc_trk_g2_1
T_7_19_wire_logic_cluster/lc_2/in_3

T_9_18_wire_logic_cluster/lc_2/out
T_9_19_lc_trk_g0_2
T_9_19_wire_logic_cluster/lc_1/in_1

T_9_18_wire_logic_cluster/lc_2/out
T_9_18_lc_trk_g3_2
T_9_18_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_stateZ0Z_4
T_13_19_wire_logic_cluster/lc_1/out
T_13_18_lc_trk_g0_1
T_13_18_wire_logic_cluster/lc_2/in_1

T_13_19_wire_logic_cluster/lc_1/out
T_13_20_lc_trk_g0_1
T_13_20_wire_logic_cluster/lc_3/in_0

T_13_19_wire_logic_cluster/lc_1/out
T_13_20_lc_trk_g0_1
T_13_20_wire_logic_cluster/lc_0/in_1

T_13_19_wire_logic_cluster/lc_1/out
T_13_18_lc_trk_g0_1
T_13_18_wire_logic_cluster/lc_0/in_1

T_13_19_wire_logic_cluster/lc_1/out
T_13_18_lc_trk_g0_1
T_13_18_wire_logic_cluster/lc_4/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst0_rdata_1_9
T_8_1_wire_bram/ram/RDATA_9
T_8_0_span4_vert_28
T_8_3_sp4_v_t_42
T_8_7_sp4_v_t_38
T_9_11_sp4_h_l_9
T_12_11_sp4_v_t_44
T_12_14_lc_trk_g1_4
T_12_14_wire_logic_cluster/lc_0/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.N_1615_cascade_
T_9_16_wire_logic_cluster/lc_4/ltout
T_9_16_wire_logic_cluster/lc_5/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst2_rdata_1_17
T_8_12_wire_bram/ram/RDATA_1
T_7_12_sp12_h_l_0
T_16_12_sp4_h_l_11
T_19_8_sp4_v_t_46
T_16_8_sp4_h_l_5
T_16_8_lc_trk_g1_0
T_16_8_wire_logic_cluster/lc_0/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst2_rdata_1_12
T_8_9_wire_bram/ram/RDATA_12
T_8_8_sp4_v_t_38
T_8_12_sp4_v_t_43
T_9_16_sp4_h_l_0
T_13_16_sp4_h_l_3
T_12_16_lc_trk_g1_3
T_12_16_wire_logic_cluster/lc_3/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.N_1847
T_15_22_wire_logic_cluster/lc_2/out
T_14_21_lc_trk_g2_2
T_14_21_wire_logic_cluster/lc_3/in_1

T_15_22_wire_logic_cluster/lc_2/out
T_14_22_lc_trk_g2_2
T_14_22_wire_logic_cluster/lc_5/in_1

T_15_22_wire_logic_cluster/lc_2/out
T_14_21_lc_trk_g2_2
T_14_21_wire_logic_cluster/lc_0/in_0

T_15_22_wire_logic_cluster/lc_2/out
T_15_21_lc_trk_g0_2
T_15_21_wire_logic_cluster/lc_5/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.en_count_bits_0_i_a2_0_a2_1_cascade_
T_14_18_wire_logic_cluster/lc_4/ltout
T_14_18_wire_logic_cluster/lc_5/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.m15Z0Z_0_cascade_
T_12_17_wire_logic_cluster/lc_5/ltout
T_12_17_wire_logic_cluster/lc_6/in_2

End 

Net : c_state_RNIEVJ7_22_cascade_
T_20_20_wire_logic_cluster/lc_4/ltout
T_20_20_wire_logic_cluster/lc_5/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.N_277_0
T_14_18_wire_logic_cluster/lc_5/out
T_14_16_sp4_v_t_39
T_11_20_sp4_h_l_2
T_12_20_lc_trk_g3_2
T_12_20_wire_logic_cluster/lc_1/in_0

T_14_18_wire_logic_cluster/lc_5/out
T_14_16_sp4_v_t_39
T_11_20_sp4_h_l_2
T_12_20_lc_trk_g3_2
T_12_20_wire_logic_cluster/lc_3/in_0

T_14_18_wire_logic_cluster/lc_5/out
T_14_16_sp4_v_t_39
T_11_20_sp4_h_l_2
T_12_20_lc_trk_g2_2
T_12_20_wire_logic_cluster/lc_0/in_0

T_14_18_wire_logic_cluster/lc_5/out
T_14_16_sp4_v_t_39
T_11_20_sp4_h_l_2
T_12_20_lc_trk_g2_2
T_12_20_wire_logic_cluster/lc_2/in_0

T_14_18_wire_logic_cluster/lc_5/out
T_14_16_sp4_v_t_39
T_11_20_sp4_h_l_2
T_12_20_lc_trk_g3_2
T_12_20_wire_logic_cluster/lc_4/in_1

T_14_18_wire_logic_cluster/lc_5/out
T_14_16_sp4_v_t_39
T_13_20_lc_trk_g1_2
T_13_20_wire_logic_cluster/lc_1/in_0

T_14_18_wire_logic_cluster/lc_5/out
T_14_16_sp4_v_t_39
T_11_20_sp4_h_l_2
T_7_20_sp4_h_l_5
T_6_20_sp4_v_t_46
T_6_22_lc_trk_g3_3
T_6_22_wire_logic_cluster/lc_7/in_3

End 

Net : N_12_0
T_16_15_wire_logic_cluster/lc_2/out
T_16_15_lc_trk_g2_2
T_16_15_wire_logic_cluster/lc_5/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst2_rdata_1_4
T_8_10_wire_bram/ram/RDATA_4
T_2_10_sp12_h_l_1
T_13_10_sp12_v_t_22
T_13_16_lc_trk_g3_5
T_13_16_wire_logic_cluster/lc_7/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst3_rdata_1_25
T_8_15_wire_bram/ram/RDATA_9
T_6_15_sp4_h_l_9
T_10_15_sp4_h_l_9
T_13_11_sp4_v_t_38
T_14_11_sp4_h_l_3
T_13_11_lc_trk_g1_3
T_13_11_wire_logic_cluster/lc_5/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.N_1967i_cascade_
T_14_20_wire_logic_cluster/lc_0/ltout
T_14_20_wire_logic_cluster/lc_1/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_i_3_reti_0_1
T_14_20_wire_logic_cluster/lc_4/out
T_14_20_lc_trk_g1_4
T_14_20_wire_logic_cluster/lc_0/in_3

T_14_20_wire_logic_cluster/lc_4/out
T_14_20_lc_trk_g1_4
T_14_20_wire_logic_cluster/lc_3/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.start_conf_a
T_15_22_wire_logic_cluster/lc_1/out
T_15_19_sp4_v_t_42
T_14_20_lc_trk_g3_2
T_14_20_wire_logic_cluster/lc_4/in_3

T_15_22_wire_logic_cluster/lc_1/out
T_15_22_sp4_h_l_7
T_18_18_sp4_v_t_36
T_17_21_lc_trk_g2_4
T_17_21_wire_logic_cluster/lc_1/in_1

T_15_22_wire_logic_cluster/lc_1/out
T_15_19_sp4_v_t_42
T_14_20_lc_trk_g3_2
T_14_20_wire_logic_cluster/lc_7/in_0

T_15_22_wire_logic_cluster/lc_1/out
T_15_11_sp12_v_t_22
T_15_18_lc_trk_g2_2
T_15_18_wire_logic_cluster/lc_3/in_3

T_15_22_wire_logic_cluster/lc_1/out
T_15_19_sp4_v_t_42
T_15_20_lc_trk_g3_2
T_15_20_wire_logic_cluster/lc_0/in_1

T_15_22_wire_logic_cluster/lc_1/out
T_15_19_sp4_v_t_42
T_15_20_lc_trk_g3_2
T_15_20_wire_logic_cluster/lc_4/in_1

T_15_22_wire_logic_cluster/lc_1/out
T_15_19_sp4_v_t_42
T_15_20_lc_trk_g3_2
T_15_20_wire_logic_cluster/lc_2/in_1

T_15_22_wire_logic_cluster/lc_1/out
T_15_19_sp4_v_t_42
T_15_20_lc_trk_g3_2
T_15_20_input_2_1
T_15_20_wire_logic_cluster/lc_1/in_2

T_15_22_wire_logic_cluster/lc_1/out
T_15_21_lc_trk_g0_1
T_15_21_wire_logic_cluster/lc_1/in_0

T_15_22_wire_logic_cluster/lc_1/out
T_15_21_lc_trk_g0_1
T_15_21_wire_logic_cluster/lc_0/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst3_rdata_1_24
T_8_15_wire_bram/ram/RDATA_8
T_9_14_sp4_v_t_47
T_10_14_sp4_h_l_10
T_13_10_sp4_v_t_41
T_14_10_sp4_h_l_4
T_18_10_sp4_h_l_0
T_20_10_lc_trk_g2_5
T_20_10_wire_logic_cluster/lc_5/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst2_rdata_1_5
T_8_10_wire_bram/ram/RDATA_5
T_8_8_sp12_v_t_23
T_8_10_sp4_v_t_43
T_9_14_sp4_h_l_0
T_12_10_sp4_v_t_37
T_12_13_lc_trk_g0_5
T_12_13_wire_logic_cluster/lc_6/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_1_iv_i_0_0_cascade_
T_22_11_wire_logic_cluster/lc_5/ltout
T_22_11_wire_logic_cluster/lc_6/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.N_287_cascade_
T_11_18_wire_logic_cluster/lc_5/ltout
T_11_18_wire_logic_cluster/lc_6/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst0_rdata_1_18
T_8_4_wire_bram/ram/RDATA_2
T_8_4_sp12_h_l_1
T_12_4_sp4_h_l_4
T_15_4_sp4_v_t_44
T_15_8_sp4_v_t_40
T_15_9_lc_trk_g2_0
T_15_9_wire_logic_cluster/lc_5/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIFIK43Z0Z_0
T_14_21_wire_logic_cluster/lc_2/out
T_14_17_sp4_v_t_41
T_15_21_sp4_h_l_10
T_19_21_sp4_h_l_10
T_18_21_lc_trk_g0_2
T_18_21_wire_logic_cluster/lc_0/cen

T_14_21_wire_logic_cluster/lc_2/out
T_14_17_sp4_v_t_41
T_15_21_sp4_h_l_10
T_19_21_sp4_h_l_10
T_18_21_lc_trk_g0_2
T_18_21_wire_logic_cluster/lc_0/cen

T_14_21_wire_logic_cluster/lc_2/out
T_14_17_sp4_v_t_41
T_15_21_sp4_h_l_10
T_19_21_sp4_h_l_10
T_18_21_lc_trk_g0_2
T_18_21_wire_logic_cluster/lc_0/cen

T_14_21_wire_logic_cluster/lc_2/out
T_14_17_sp4_v_t_41
T_15_21_sp4_h_l_10
T_19_21_sp4_h_l_10
T_18_21_lc_trk_g0_2
T_18_21_wire_logic_cluster/lc_0/cen

T_14_21_wire_logic_cluster/lc_2/out
T_14_17_sp4_v_t_41
T_15_21_sp4_h_l_10
T_19_21_sp4_h_l_10
T_18_21_lc_trk_g0_2
T_18_21_wire_logic_cluster/lc_0/cen

T_14_21_wire_logic_cluster/lc_2/out
T_14_17_sp4_v_t_41
T_15_21_sp4_h_l_10
T_19_21_sp4_h_l_10
T_18_21_lc_trk_g0_2
T_18_21_wire_logic_cluster/lc_0/cen

T_14_21_wire_logic_cluster/lc_2/out
T_14_17_sp4_v_t_41
T_15_21_sp4_h_l_10
T_19_21_sp4_h_l_10
T_18_21_lc_trk_g0_2
T_18_21_wire_logic_cluster/lc_0/cen

T_14_21_wire_logic_cluster/lc_2/out
T_14_17_sp4_v_t_41
T_15_21_sp4_h_l_10
T_19_21_sp4_h_l_10
T_18_21_lc_trk_g0_2
T_18_21_wire_logic_cluster/lc_0/cen

T_14_21_wire_logic_cluster/lc_2/out
T_14_20_sp4_v_t_36
T_15_20_sp4_h_l_6
T_19_20_sp4_h_l_2
T_18_20_lc_trk_g0_2
T_18_20_wire_logic_cluster/lc_0/cen

T_14_21_wire_logic_cluster/lc_2/out
T_14_20_sp4_v_t_36
T_15_20_sp4_h_l_6
T_19_20_sp4_h_l_2
T_18_20_lc_trk_g0_2
T_18_20_wire_logic_cluster/lc_0/cen

T_14_21_wire_logic_cluster/lc_2/out
T_14_20_sp4_v_t_36
T_15_20_sp4_h_l_6
T_19_20_sp4_h_l_2
T_18_20_lc_trk_g0_2
T_18_20_wire_logic_cluster/lc_0/cen

T_14_21_wire_logic_cluster/lc_2/out
T_14_20_sp4_v_t_36
T_15_20_sp4_h_l_6
T_19_20_sp4_h_l_2
T_18_20_lc_trk_g0_2
T_18_20_wire_logic_cluster/lc_0/cen

T_14_21_wire_logic_cluster/lc_2/out
T_14_20_sp4_v_t_36
T_15_20_sp4_h_l_6
T_19_20_sp4_h_l_2
T_18_20_lc_trk_g0_2
T_18_20_wire_logic_cluster/lc_0/cen

T_14_21_wire_logic_cluster/lc_2/out
T_14_20_sp4_v_t_36
T_15_20_sp4_h_l_6
T_19_20_sp4_h_l_2
T_18_20_lc_trk_g0_2
T_18_20_wire_logic_cluster/lc_0/cen

T_14_21_wire_logic_cluster/lc_2/out
T_14_20_sp4_v_t_36
T_15_20_sp4_h_l_6
T_19_20_sp4_h_l_2
T_18_20_lc_trk_g0_2
T_18_20_wire_logic_cluster/lc_0/cen

T_14_21_wire_logic_cluster/lc_2/out
T_14_20_sp4_v_t_36
T_15_20_sp4_h_l_6
T_19_20_sp4_h_l_2
T_18_20_lc_trk_g0_2
T_18_20_wire_logic_cluster/lc_0/cen

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst3_rdata_1_27
T_8_15_wire_bram/ram/RDATA_11
T_9_15_sp4_h_l_8
T_12_11_sp4_v_t_45
T_11_12_lc_trk_g3_5
T_11_12_wire_logic_cluster/lc_0/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.N_1855_0
T_17_21_wire_logic_cluster/lc_1/out
T_13_21_sp12_h_l_1
T_14_21_lc_trk_g0_5
T_14_21_wire_logic_cluster/lc_2/in_1

T_17_21_wire_logic_cluster/lc_1/out
T_16_21_sp4_h_l_10
T_12_21_sp4_h_l_1
T_11_21_lc_trk_g0_1
T_11_21_wire_logic_cluster/lc_2/in_1

T_17_21_wire_logic_cluster/lc_1/out
T_13_21_sp12_h_l_1
T_12_21_lc_trk_g0_1
T_12_21_wire_logic_cluster/lc_6/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst3_rdata_tri_enable
T_15_17_wire_logic_cluster/lc_5/out
T_15_16_sp4_v_t_42
T_15_12_sp4_v_t_47
T_12_12_sp4_h_l_4
T_12_12_lc_trk_g0_1
T_12_12_wire_logic_cluster/lc_7/in_0

T_15_17_wire_logic_cluster/lc_5/out
T_15_16_sp4_v_t_42
T_15_12_sp4_v_t_47
T_12_12_sp4_h_l_4
T_12_12_lc_trk_g0_1
T_12_12_wire_logic_cluster/lc_2/in_1

T_15_17_wire_logic_cluster/lc_5/out
T_15_17_lc_trk_g3_5
T_15_17_wire_logic_cluster/lc_4/in_0

T_15_17_wire_logic_cluster/lc_5/out
T_15_16_sp4_v_t_42
T_15_12_sp4_v_t_47
T_12_16_sp4_h_l_10
T_12_16_lc_trk_g1_7
T_12_16_wire_logic_cluster/lc_7/in_3

T_15_17_wire_logic_cluster/lc_5/out
T_15_16_sp4_v_t_42
T_15_12_sp4_v_t_47
T_12_12_sp4_h_l_4
T_12_12_lc_trk_g0_1
T_12_12_wire_logic_cluster/lc_6/in_1

T_15_17_wire_logic_cluster/lc_5/out
T_15_13_sp4_v_t_47
T_12_13_sp4_h_l_4
T_12_13_lc_trk_g0_1
T_12_13_wire_logic_cluster/lc_5/in_0

T_15_17_wire_logic_cluster/lc_5/out
T_15_17_lc_trk_g3_5
T_15_17_wire_logic_cluster/lc_2/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst1_rdata_1_0
T_8_6_wire_bram/ram/RDATA_0
T_6_6_sp12_h_l_1
T_14_6_sp4_h_l_8
T_17_6_sp4_v_t_45
T_16_10_lc_trk_g2_0
T_16_10_wire_logic_cluster/lc_6/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst2_rdata_1_22
T_8_12_wire_bram/ram/RDATA_6
T_8_12_sp4_h_l_7
T_12_12_sp4_h_l_3
T_15_8_sp4_v_t_38
T_16_8_sp4_h_l_3
T_16_8_lc_trk_g1_6
T_16_8_input_2_3
T_16_8_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.N_377_0
T_5_17_wire_logic_cluster/lc_4/out
T_5_16_lc_trk_g1_4
T_5_16_wire_logic_cluster/lc_1/in_0

T_5_17_wire_logic_cluster/lc_4/out
T_5_16_lc_trk_g1_4
T_5_16_wire_logic_cluster/lc_3/in_0

T_5_17_wire_logic_cluster/lc_4/out
T_5_16_lc_trk_g0_4
T_5_16_wire_logic_cluster/lc_0/in_0

T_5_17_wire_logic_cluster/lc_4/out
T_5_16_lc_trk_g0_4
T_5_16_wire_logic_cluster/lc_2/in_0

T_5_17_wire_logic_cluster/lc_4/out
T_5_16_lc_trk_g0_4
T_5_16_wire_logic_cluster/lc_4/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.N_344_0
T_5_17_wire_logic_cluster/lc_6/out
T_5_17_lc_trk_g3_6
T_5_17_wire_logic_cluster/lc_4/in_3

T_5_17_wire_logic_cluster/lc_6/out
T_6_16_lc_trk_g3_6
T_6_16_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst2_rdata_1_7
T_8_10_wire_bram/ram/RDATA_7
T_8_10_sp4_h_l_5
T_7_10_sp4_v_t_46
T_8_14_sp4_h_l_5
T_9_14_lc_trk_g2_5
T_9_14_input_2_7
T_9_14_wire_logic_cluster/lc_7/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.un38_i_o2_1_0
T_21_18_wire_logic_cluster/lc_1/out
T_21_18_lc_trk_g0_1
T_21_18_wire_logic_cluster/lc_5/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1446
T_23_20_wire_logic_cluster/lc_1/out
T_23_9_sp12_v_t_22
T_12_21_sp12_h_l_1
T_19_21_lc_trk_g1_1
T_19_21_wire_logic_cluster/lc_3/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst3_rdata_1_29
T_8_15_wire_bram/ram/RDATA_13
T_8_12_sp4_v_t_44
T_9_12_sp4_h_l_2
T_11_12_lc_trk_g3_7
T_11_12_wire_logic_cluster/lc_2/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.N_410_0_cascade_
T_11_22_wire_logic_cluster/lc_5/ltout
T_11_22_wire_logic_cluster/lc_6/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.un41_i_2
T_16_22_wire_logic_cluster/lc_3/out
T_16_22_lc_trk_g0_3
T_16_22_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.N_68_0_cascade_
T_11_22_wire_logic_cluster/lc_6/ltout
T_11_22_wire_logic_cluster/lc_7/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
T_10_22_wire_logic_cluster/lc_4/out
T_11_22_lc_trk_g0_4
T_11_22_wire_logic_cluster/lc_5/in_3

T_10_22_wire_logic_cluster/lc_4/out
T_10_22_lc_trk_g1_4
T_10_22_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.N_1851_reti_0
T_11_22_wire_logic_cluster/lc_7/out
T_9_22_sp12_h_l_1
T_16_22_lc_trk_g1_1
T_16_22_wire_logic_cluster/lc_3/in_3

T_11_22_wire_logic_cluster/lc_7/out
T_9_22_sp12_h_l_1
T_17_22_lc_trk_g0_2
T_17_22_wire_logic_cluster/lc_5/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_s_data_system_o_31
T_10_7_wire_logic_cluster/lc_0/out
T_10_3_sp12_v_t_23
T_10_15_sp12_v_t_23
T_10_22_lc_trk_g3_3
T_10_22_wire_logic_cluster/lc_4/in_0

T_10_7_wire_logic_cluster/lc_0/out
T_9_7_sp4_h_l_8
T_12_7_sp4_v_t_45
T_12_11_lc_trk_g0_0
T_12_11_wire_logic_cluster/lc_2/in_0

T_10_7_wire_logic_cluster/lc_0/out
T_10_7_lc_trk_g3_0
T_10_7_wire_logic_cluster/lc_0/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst2_rdata_1_13
T_8_9_wire_bram/ram/RDATA_13
T_9_9_sp4_h_l_4
T_12_9_sp4_v_t_44
T_12_13_sp4_v_t_37
T_12_16_lc_trk_g1_5
T_12_16_input_2_4
T_12_16_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst2_rdata_1_31
T_8_11_wire_bram/ram/RDATA_15
T_9_9_sp4_v_t_44
T_10_13_sp4_h_l_9
T_12_13_lc_trk_g3_4
T_12_13_wire_logic_cluster/lc_4/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst2_rdata_1_28
T_8_11_wire_bram/ram/RDATA_12
T_9_10_sp4_v_t_39
T_10_14_sp4_h_l_2
T_13_14_sp4_v_t_42
T_13_16_lc_trk_g3_7
T_13_16_wire_logic_cluster/lc_3/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_dataZ0Z_1
T_9_18_wire_logic_cluster/lc_7/out
T_9_17_sp4_v_t_46
T_6_17_sp4_h_l_5
T_6_17_lc_trk_g0_0
T_6_17_input_2_4
T_6_17_wire_logic_cluster/lc_4/in_2

T_9_18_wire_logic_cluster/lc_7/out
T_7_18_sp4_h_l_11
T_6_18_lc_trk_g1_3
T_6_18_wire_logic_cluster/lc_1/in_1

T_9_18_wire_logic_cluster/lc_7/out
T_9_18_lc_trk_g1_7
T_9_18_wire_logic_cluster/lc_7/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.N_1973_i
T_13_20_wire_logic_cluster/lc_2/out
T_13_17_sp4_v_t_44
T_14_17_sp4_h_l_2
T_13_13_sp4_v_t_42
T_14_13_sp4_h_l_7
T_18_13_sp4_h_l_7
T_22_13_sp4_h_l_7
T_24_13_lc_trk_g2_2
T_24_13_wire_logic_cluster/lc_1/cen

T_13_20_wire_logic_cluster/lc_2/out
T_13_17_sp4_v_t_44
T_14_17_sp4_h_l_2
T_13_13_sp4_v_t_42
T_14_13_sp4_h_l_7
T_18_13_sp4_h_l_7
T_22_13_sp4_h_l_7
T_24_13_lc_trk_g2_2
T_24_13_wire_logic_cluster/lc_1/cen

T_13_20_wire_logic_cluster/lc_2/out
T_13_10_sp12_v_t_23
T_14_10_sp12_h_l_0
T_21_10_sp4_h_l_9
T_24_10_sp4_v_t_39
T_23_12_lc_trk_g0_2
T_23_12_wire_logic_cluster/lc_3/cen

T_13_20_wire_logic_cluster/lc_2/out
T_13_10_sp12_v_t_23
T_14_10_sp12_h_l_0
T_21_10_sp4_h_l_9
T_24_10_sp4_v_t_39
T_23_12_lc_trk_g0_2
T_23_12_wire_logic_cluster/lc_3/cen

T_13_20_wire_logic_cluster/lc_2/out
T_13_10_sp12_v_t_23
T_14_10_sp12_h_l_0
T_21_10_sp4_h_l_9
T_24_6_sp4_v_t_38
T_23_10_lc_trk_g1_3
T_23_10_wire_logic_cluster/lc_7/cen

T_13_20_wire_logic_cluster/lc_2/out
T_13_10_sp12_v_t_23
T_14_10_sp12_h_l_0
T_21_10_sp4_h_l_9
T_24_6_sp4_v_t_38
T_23_10_lc_trk_g1_3
T_23_10_wire_logic_cluster/lc_7/cen

T_13_20_wire_logic_cluster/lc_2/out
T_13_16_sp4_v_t_41
T_13_12_sp4_v_t_42
T_14_16_sp4_h_l_1
T_18_16_sp4_h_l_4
T_22_16_sp4_h_l_7
T_22_16_lc_trk_g0_2
T_22_16_wire_logic_cluster/lc_5/cen

T_13_20_wire_logic_cluster/lc_2/out
T_13_16_sp4_v_t_41
T_13_12_sp4_v_t_42
T_14_16_sp4_h_l_1
T_18_16_sp4_h_l_4
T_22_16_sp4_h_l_7
T_22_16_lc_trk_g0_2
T_22_16_wire_logic_cluster/lc_5/cen

T_13_20_wire_logic_cluster/lc_2/out
T_14_17_sp4_v_t_45
T_15_17_sp4_h_l_8
T_19_17_sp4_h_l_11
T_23_17_sp4_h_l_2
T_22_13_sp4_v_t_39
T_22_15_lc_trk_g2_2
T_22_15_wire_logic_cluster/lc_7/cen

T_13_20_wire_logic_cluster/lc_2/out
T_14_17_sp4_v_t_45
T_15_17_sp4_h_l_8
T_19_17_sp4_h_l_11
T_23_17_sp4_h_l_2
T_22_13_sp4_v_t_39
T_22_15_lc_trk_g2_2
T_22_15_wire_logic_cluster/lc_7/cen

T_13_20_wire_logic_cluster/lc_2/out
T_14_17_sp4_v_t_45
T_15_17_sp4_h_l_8
T_19_17_sp4_h_l_11
T_23_17_sp4_h_l_2
T_22_13_sp4_v_t_42
T_22_14_lc_trk_g2_2
T_22_14_wire_logic_cluster/lc_1/cen

T_13_20_wire_logic_cluster/lc_2/out
T_14_17_sp4_v_t_45
T_15_17_sp4_h_l_8
T_19_17_sp4_h_l_11
T_23_17_sp4_h_l_2
T_22_13_sp4_v_t_42
T_22_14_lc_trk_g2_2
T_22_14_wire_logic_cluster/lc_1/cen

T_13_20_wire_logic_cluster/lc_2/out
T_13_10_sp12_v_t_23
T_14_10_sp12_h_l_0
T_19_10_sp4_h_l_7
T_19_10_lc_trk_g0_2
T_19_10_wire_logic_cluster/lc_2/cen

T_13_20_wire_logic_cluster/lc_2/out
T_13_10_sp12_v_t_23
T_14_10_sp12_h_l_0
T_19_10_sp4_h_l_7
T_19_10_lc_trk_g0_2
T_19_10_wire_logic_cluster/lc_2/cen

T_13_20_wire_logic_cluster/lc_2/out
T_13_16_sp4_v_t_41
T_13_12_sp4_v_t_41
T_14_12_sp4_h_l_9
T_17_8_sp4_v_t_38
T_16_12_lc_trk_g1_3
T_16_12_wire_logic_cluster/lc_0/cen

T_13_20_wire_logic_cluster/lc_2/out
T_13_16_sp4_v_t_41
T_13_12_sp4_v_t_41
T_14_12_sp4_h_l_9
T_17_8_sp4_v_t_38
T_16_12_lc_trk_g1_3
T_16_12_wire_logic_cluster/lc_0/cen

T_13_20_wire_logic_cluster/lc_2/out
T_14_17_sp4_v_t_45
T_15_17_sp4_h_l_8
T_18_13_sp4_v_t_45
T_18_9_sp4_v_t_46
T_18_11_lc_trk_g3_3
T_18_11_wire_logic_cluster/lc_2/cen

T_13_20_wire_logic_cluster/lc_2/out
T_14_17_sp4_v_t_45
T_15_17_sp4_h_l_8
T_18_13_sp4_v_t_45
T_18_9_sp4_v_t_46
T_18_11_lc_trk_g3_3
T_18_11_wire_logic_cluster/lc_2/cen

T_13_20_wire_logic_cluster/lc_2/out
T_13_17_sp4_v_t_44
T_14_17_sp4_h_l_2
T_13_13_sp4_v_t_42
T_14_13_sp4_h_l_7
T_14_13_lc_trk_g0_2
T_14_13_wire_logic_cluster/lc_1/cen

T_13_20_wire_logic_cluster/lc_2/out
T_13_17_sp4_v_t_44
T_14_17_sp4_h_l_2
T_13_13_sp4_v_t_42
T_14_13_sp4_h_l_7
T_14_13_lc_trk_g0_2
T_14_13_wire_logic_cluster/lc_1/cen

T_13_20_wire_logic_cluster/lc_2/out
T_13_17_sp4_v_t_44
T_14_17_sp4_h_l_2
T_18_17_sp4_h_l_10
T_19_17_lc_trk_g2_2
T_19_17_wire_logic_cluster/lc_6/cen

T_13_20_wire_logic_cluster/lc_2/out
T_13_17_sp4_v_t_44
T_14_17_sp4_h_l_2
T_18_17_sp4_h_l_10
T_19_17_lc_trk_g2_2
T_19_17_wire_logic_cluster/lc_6/cen

T_13_20_wire_logic_cluster/lc_2/out
T_13_16_sp4_v_t_41
T_13_12_sp4_v_t_42
T_13_15_lc_trk_g0_2
T_13_15_wire_logic_cluster/lc_2/cen

T_13_20_wire_logic_cluster/lc_2/out
T_13_16_sp4_v_t_41
T_13_12_sp4_v_t_42
T_13_15_lc_trk_g0_2
T_13_15_wire_logic_cluster/lc_2/cen

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNION2FZ0Z1_cascade_
T_13_20_wire_logic_cluster/lc_1/ltout
T_13_20_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst2_rdata_1_15
T_8_9_wire_bram/ram/RDATA_15
T_8_7_sp4_v_t_45
T_8_11_sp4_v_t_45
T_9_15_sp4_h_l_2
T_12_15_sp4_v_t_39
T_12_16_lc_trk_g3_7
T_12_16_input_2_6
T_12_16_wire_logic_cluster/lc_6/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.s_data_system_oZ0Z_26
T_14_15_wire_logic_cluster/lc_7/out
T_14_14_sp4_v_t_46
T_11_18_sp4_h_l_4
T_10_14_sp4_v_t_41
T_9_16_lc_trk_g0_4
T_9_16_wire_logic_cluster/lc_1/in_3

T_14_15_wire_logic_cluster/lc_7/out
T_14_15_lc_trk_g1_7
T_14_15_wire_logic_cluster/lc_7/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst3_rdata_1_26
T_8_15_wire_bram/ram/RDATA_10
T_9_15_sp4_h_l_10
T_13_15_sp4_h_l_6
T_12_11_sp4_v_t_46
T_12_12_lc_trk_g2_6
T_12_12_input_2_2
T_12_12_wire_logic_cluster/lc_2/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_stateZ0Z_25
T_22_20_wire_logic_cluster/lc_0/out
T_23_20_lc_trk_g1_0
T_23_20_wire_logic_cluster/lc_3/in_0

T_22_20_wire_logic_cluster/lc_0/out
T_23_17_sp4_v_t_41
T_23_18_lc_trk_g3_1
T_23_18_input_2_0
T_23_18_wire_logic_cluster/lc_0/in_2

T_22_20_wire_logic_cluster/lc_0/out
T_23_20_lc_trk_g1_0
T_23_20_wire_logic_cluster/lc_1/in_0

T_22_20_wire_logic_cluster/lc_0/out
T_23_20_lc_trk_g1_0
T_23_20_wire_logic_cluster/lc_5/in_0

T_22_20_wire_logic_cluster/lc_0/out
T_22_20_lc_trk_g3_0
T_22_20_wire_logic_cluster/lc_4/in_1

T_22_20_wire_logic_cluster/lc_0/out
T_23_17_sp4_v_t_41
T_23_19_lc_trk_g2_4
T_23_19_wire_logic_cluster/lc_4/in_0

T_22_20_wire_logic_cluster/lc_0/out
T_22_20_lc_trk_g3_0
T_22_20_input_2_5
T_22_20_wire_logic_cluster/lc_5/in_2

T_22_20_wire_logic_cluster/lc_0/out
T_22_20_lc_trk_g0_0
T_22_20_input_2_0
T_22_20_wire_logic_cluster/lc_0/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_cont_0_0_0
T_23_22_wire_logic_cluster/lc_4/out
T_23_21_lc_trk_g1_4
T_23_21_wire_logic_cluster/lc_0/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst2_rdata_1_23
T_8_12_wire_bram/ram/RDATA_7
T_5_12_sp12_h_l_0
T_16_0_span12_vert_23
T_16_6_sp4_v_t_39
T_16_8_lc_trk_g3_2
T_16_8_wire_logic_cluster/lc_4/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1446_cascade_
T_23_20_wire_logic_cluster/lc_1/ltout
T_23_20_wire_logic_cluster/lc_2/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_cont_i_o2_1_0_1
T_23_20_wire_logic_cluster/lc_6/out
T_23_21_lc_trk_g0_6
T_23_21_wire_logic_cluster/lc_4/in_0

T_23_20_wire_logic_cluster/lc_6/out
T_24_21_lc_trk_g3_6
T_24_21_wire_logic_cluster/lc_0/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1653_cascade_
T_23_21_wire_logic_cluster/lc_4/ltout
T_23_21_wire_logic_cluster/lc_5/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_211
T_23_21_wire_logic_cluster/lc_3/out
T_23_21_lc_trk_g2_3
T_23_21_wire_logic_cluster/lc_0/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.un41_i_0_a2_6_1_cascade_
T_16_22_wire_logic_cluster/lc_1/ltout
T_16_22_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.N_1816_0
T_13_22_wire_logic_cluster/lc_3/out
T_14_22_sp4_h_l_6
T_16_22_lc_trk_g3_3
T_16_22_wire_logic_cluster/lc_1/in_3

T_13_22_wire_logic_cluster/lc_3/out
T_14_22_sp4_h_l_6
T_18_22_sp4_h_l_2
T_17_22_lc_trk_g1_2
T_17_22_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.N_410_0
T_11_22_wire_logic_cluster/lc_5/out
T_12_22_sp4_h_l_10
T_13_22_lc_trk_g2_2
T_13_22_wire_logic_cluster/lc_3/in_3

T_11_22_wire_logic_cluster/lc_5/out
T_12_22_sp4_h_l_10
T_13_22_lc_trk_g2_2
T_13_22_wire_logic_cluster/lc_2/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_245
T_23_20_wire_logic_cluster/lc_2/out
T_23_21_lc_trk_g0_2
T_23_21_wire_logic_cluster/lc_3/in_3

T_23_20_wire_logic_cluster/lc_2/out
T_23_21_lc_trk_g0_2
T_23_21_input_2_4
T_23_21_wire_logic_cluster/lc_4/in_2

T_23_20_wire_logic_cluster/lc_2/out
T_24_21_lc_trk_g2_2
T_24_21_input_2_0
T_24_21_wire_logic_cluster/lc_0/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst2_rdata_1_27
T_8_11_wire_bram/ram/RDATA_11
T_9_11_sp4_h_l_8
T_13_11_sp4_h_l_11
T_16_7_sp4_v_t_40
T_16_8_lc_trk_g3_0
T_16_8_input_2_7
T_16_8_wire_logic_cluster/lc_7/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bitsZ0Z_2
T_5_16_wire_logic_cluster/lc_2/out
T_6_16_lc_trk_g0_2
T_6_16_wire_logic_cluster/lc_0/in_0

T_5_16_wire_logic_cluster/lc_2/out
T_6_17_lc_trk_g2_2
T_6_17_wire_logic_cluster/lc_1/in_1

T_5_16_wire_logic_cluster/lc_2/out
T_5_16_lc_trk_g1_2
T_5_16_wire_logic_cluster/lc_2/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.N_383
T_6_16_wire_logic_cluster/lc_0/out
T_6_14_sp4_v_t_45
T_5_18_lc_trk_g2_0
T_5_18_wire_logic_cluster/lc_6/in_0

T_6_16_wire_logic_cluster/lc_0/out
T_6_14_sp4_v_t_45
T_5_18_lc_trk_g2_0
T_5_18_wire_logic_cluster/lc_2/in_0

T_6_16_wire_logic_cluster/lc_0/out
T_5_17_lc_trk_g0_0
T_5_17_wire_logic_cluster/lc_1/in_1

T_6_16_wire_logic_cluster/lc_0/out
T_6_17_lc_trk_g1_0
T_6_17_wire_logic_cluster/lc_2/in_1

T_6_16_wire_logic_cluster/lc_0/out
T_5_17_lc_trk_g0_0
T_5_17_wire_logic_cluster/lc_3/in_1

T_6_16_wire_logic_cluster/lc_0/out
T_5_17_lc_trk_g0_0
T_5_17_wire_logic_cluster/lc_5/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1669_cascade_
T_24_21_wire_logic_cluster/lc_0/ltout
T_24_21_wire_logic_cluster/lc_1/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst2_rdata_1_11
T_8_9_wire_bram/ram/RDATA_11
T_0_9_span12_horz_0
T_12_9_sp12_v_t_23
T_12_16_lc_trk_g3_3
T_12_16_input_2_2
T_12_16_wire_logic_cluster/lc_2/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.un1_n_no_restart_2_sqmuxa_i_a3_3
T_21_18_wire_logic_cluster/lc_2/out
T_21_18_lc_trk_g3_2
T_21_18_wire_logic_cluster/lc_0/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_stateZ0Z_18
T_21_21_wire_logic_cluster/lc_6/out
T_20_22_lc_trk_g0_6
T_20_22_wire_logic_cluster/lc_2/in_0

T_21_21_wire_logic_cluster/lc_6/out
T_20_22_lc_trk_g0_6
T_20_22_wire_logic_cluster/lc_3/in_1

T_21_21_wire_logic_cluster/lc_6/out
T_21_21_lc_trk_g2_6
T_21_21_wire_logic_cluster/lc_5/in_1

T_21_21_wire_logic_cluster/lc_6/out
T_21_21_lc_trk_g2_6
T_21_21_wire_logic_cluster/lc_7/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst1_rdata_1_9
T_8_5_wire_bram/ram/RDATA_9
T_8_4_sp4_v_t_44
T_8_8_sp4_v_t_44
T_9_12_sp4_h_l_9
T_12_12_sp4_v_t_39
T_12_14_lc_trk_g2_2
T_12_14_input_2_0
T_12_14_wire_logic_cluster/lc_0/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst0_rdata_tri_enable
T_14_16_wire_logic_cluster/lc_5/out
T_12_16_sp4_h_l_7
T_16_16_sp4_h_l_10
T_16_16_lc_trk_g1_7
T_16_16_wire_logic_cluster/lc_7/in_3

T_14_16_wire_logic_cluster/lc_5/out
T_15_12_sp4_v_t_46
T_12_12_sp4_h_l_11
T_12_12_lc_trk_g1_6
T_12_12_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_stateZ0Z_14
T_6_20_wire_logic_cluster/lc_6/out
T_5_20_sp12_h_l_0
T_9_20_lc_trk_g0_3
T_9_20_wire_logic_cluster/lc_6/in_1

T_6_20_wire_logic_cluster/lc_6/out
T_6_20_lc_trk_g3_6
T_6_20_wire_logic_cluster/lc_3/in_0

T_6_20_wire_logic_cluster/lc_6/out
T_6_20_lc_trk_g0_6
T_6_20_input_2_6
T_6_20_wire_logic_cluster/lc_6/in_2

T_6_20_wire_logic_cluster/lc_6/out
T_7_20_lc_trk_g0_6
T_7_20_wire_logic_cluster/lc_1/in_3

T_6_20_wire_logic_cluster/lc_6/out
T_6_20_lc_trk_g3_6
T_6_20_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ns_i_a2_1_1_3_cascade_
T_13_19_wire_logic_cluster/lc_2/ltout
T_13_19_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.N_1987
T_13_19_wire_logic_cluster/lc_3/out
T_13_19_lc_trk_g0_3
T_13_19_wire_logic_cluster/lc_1/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_lc_trk_g0_3
T_13_19_wire_logic_cluster/lc_5/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_14_19_lc_trk_g0_3
T_14_19_wire_logic_cluster/lc_3/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_14_19_lc_trk_g0_3
T_14_19_wire_logic_cluster/lc_7/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_14_18_lc_trk_g2_3
T_14_18_wire_logic_cluster/lc_3/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_lc_trk_g0_3
T_13_19_wire_logic_cluster/lc_0/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_14_19_lc_trk_g0_3
T_14_19_wire_logic_cluster/lc_2/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_14_18_lc_trk_g2_3
T_14_18_wire_logic_cluster/lc_6/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_14_18_lc_trk_g2_3
T_14_18_wire_logic_cluster/lc_0/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.count_bitsZ0Z_3
T_12_20_wire_logic_cluster/lc_3/out
T_13_19_lc_trk_g2_3
T_13_19_wire_logic_cluster/lc_2/in_3

T_12_20_wire_logic_cluster/lc_3/out
T_12_20_lc_trk_g1_3
T_12_20_wire_logic_cluster/lc_3/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.un38_i_a2_2_1
T_24_21_wire_logic_cluster/lc_3/out
T_25_18_sp4_v_t_47
T_22_18_sp4_h_l_4
T_22_18_lc_trk_g0_1
T_22_18_input_2_7
T_22_18_wire_logic_cluster/lc_7/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1607_0
T_24_21_wire_logic_cluster/lc_4/out
T_24_21_lc_trk_g0_4
T_24_21_wire_logic_cluster/lc_3/in_1

T_24_21_wire_logic_cluster/lc_4/out
T_24_21_lc_trk_g0_4
T_24_21_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.count_bitsZ0Z_4
T_12_20_wire_logic_cluster/lc_4/out
T_13_19_lc_trk_g3_4
T_13_19_wire_logic_cluster/lc_2/in_1

T_12_20_wire_logic_cluster/lc_4/out
T_12_20_lc_trk_g0_4
T_12_20_wire_logic_cluster/lc_4/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_stateZ0Z_9
T_21_21_wire_logic_cluster/lc_1/out
T_20_22_lc_trk_g0_1
T_20_22_wire_logic_cluster/lc_2/in_1

T_21_21_wire_logic_cluster/lc_1/out
T_21_10_sp12_v_t_22
T_21_17_lc_trk_g2_2
T_21_17_wire_logic_cluster/lc_2/in_0

T_21_21_wire_logic_cluster/lc_1/out
T_20_22_lc_trk_g0_1
T_20_22_wire_logic_cluster/lc_5/in_0

T_21_21_wire_logic_cluster/lc_1/out
T_21_18_sp4_v_t_42
T_18_18_sp4_h_l_1
T_17_14_sp4_v_t_36
T_16_15_lc_trk_g2_4
T_16_15_wire_logic_cluster/lc_6/in_0

T_21_21_wire_logic_cluster/lc_1/out
T_22_21_lc_trk_g1_1
T_22_21_wire_logic_cluster/lc_1/in_1

T_21_21_wire_logic_cluster/lc_1/out
T_22_21_lc_trk_g1_1
T_22_21_wire_logic_cluster/lc_2/in_0

T_21_21_wire_logic_cluster/lc_1/out
T_22_18_sp4_v_t_43
T_22_19_lc_trk_g2_3
T_22_19_wire_logic_cluster/lc_2/in_1

T_21_21_wire_logic_cluster/lc_1/out
T_21_18_sp4_v_t_42
T_18_18_sp4_h_l_1
T_17_14_sp4_v_t_36
T_17_15_lc_trk_g3_4
T_17_15_wire_logic_cluster/lc_6/in_1

T_21_21_wire_logic_cluster/lc_1/out
T_21_21_lc_trk_g3_1
T_21_21_wire_logic_cluster/lc_5/in_3

T_21_21_wire_logic_cluster/lc_1/out
T_21_21_lc_trk_g3_1
T_21_21_wire_logic_cluster/lc_0/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bitsZ0Z_1
T_5_16_wire_logic_cluster/lc_1/out
T_6_16_lc_trk_g0_1
T_6_16_wire_logic_cluster/lc_0/in_1

T_5_16_wire_logic_cluster/lc_1/out
T_6_17_lc_trk_g3_1
T_6_17_wire_logic_cluster/lc_1/in_3

T_5_16_wire_logic_cluster/lc_1/out
T_5_16_lc_trk_g3_1
T_5_16_wire_logic_cluster/lc_1/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.N_1857_0
T_17_21_wire_logic_cluster/lc_2/out
T_17_20_sp4_v_t_36
T_17_16_sp4_v_t_44
T_14_16_sp4_h_l_3
T_14_16_lc_trk_g0_6
T_14_16_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst0_rdata_1_19
T_8_4_wire_bram/ram/RDATA_3
T_8_2_sp4_v_t_37
T_9_6_sp4_h_l_0
T_13_6_sp4_h_l_0
T_16_6_sp4_v_t_37
T_16_9_lc_trk_g1_5
T_16_9_wire_logic_cluster/lc_0/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst3_rdata_1_2
T_8_14_wire_bram/ram/RDATA_2
T_9_12_sp4_v_t_38
T_10_12_sp4_h_l_3
T_13_8_sp4_v_t_44
T_14_8_sp4_h_l_2
T_14_8_lc_trk_g0_7
T_14_8_wire_logic_cluster/lc_7/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_cont_i_a2_2_1_cascade_
T_23_20_wire_logic_cluster/lc_5/ltout
T_23_20_wire_logic_cluster/lc_6/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_cont_i_a2_0_1
T_20_20_wire_logic_cluster/lc_0/out
T_21_20_sp4_h_l_0
T_23_20_lc_trk_g3_5
T_23_20_wire_logic_cluster/lc_5/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bitsZ0Z_3
T_5_16_wire_logic_cluster/lc_3/out
T_6_16_lc_trk_g1_3
T_6_16_input_2_0
T_6_16_wire_logic_cluster/lc_0/in_2

T_5_16_wire_logic_cluster/lc_3/out
T_6_17_lc_trk_g2_3
T_6_17_wire_logic_cluster/lc_1/in_0

T_5_16_wire_logic_cluster/lc_3/out
T_5_16_lc_trk_g1_3
T_5_16_wire_logic_cluster/lc_3/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_dataZ0Z_4
T_9_19_wire_logic_cluster/lc_4/out
T_8_19_sp4_h_l_0
T_7_19_lc_trk_g0_0
T_7_19_input_2_2
T_7_19_wire_logic_cluster/lc_2/in_2

T_9_19_wire_logic_cluster/lc_4/out
T_9_19_lc_trk_g1_4
T_9_19_wire_logic_cluster/lc_4/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_87_0
T_22_20_wire_logic_cluster/lc_1/out
T_22_17_sp12_v_t_22
T_22_23_lc_trk_g3_5
T_22_23_wire_logic_cluster/lc_4/in_0

T_22_20_wire_logic_cluster/lc_1/out
T_22_17_sp12_v_t_22
T_22_23_lc_trk_g3_5
T_22_23_wire_logic_cluster/lc_7/in_1

T_22_20_wire_logic_cluster/lc_1/out
T_23_18_sp4_v_t_46
T_23_22_lc_trk_g0_3
T_23_22_wire_logic_cluster/lc_6/in_1

T_22_20_wire_logic_cluster/lc_1/out
T_23_18_sp4_v_t_46
T_24_22_sp4_h_l_5
T_24_22_lc_trk_g1_0
T_24_22_wire_logic_cluster/lc_6/in_3

T_22_20_wire_logic_cluster/lc_1/out
T_23_18_sp4_v_t_46
T_23_22_lc_trk_g1_3
T_23_22_wire_logic_cluster/lc_3/in_3

T_22_20_wire_logic_cluster/lc_1/out
T_21_20_lc_trk_g2_1
T_21_20_wire_logic_cluster/lc_5/in_0

T_22_20_wire_logic_cluster/lc_1/out
T_21_20_lc_trk_g2_1
T_21_20_wire_logic_cluster/lc_6/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1666
T_22_23_wire_logic_cluster/lc_4/out
T_22_21_sp4_v_t_37
T_23_21_sp4_h_l_0
T_24_21_lc_trk_g2_0
T_24_21_input_2_2
T_24_21_wire_logic_cluster/lc_2/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.load_rdata_qZ0Z_2
T_20_21_wire_logic_cluster/lc_2/out
T_20_20_sp4_v_t_36
T_21_20_sp4_h_l_6
T_22_20_lc_trk_g3_6
T_22_20_input_2_1
T_22_20_wire_logic_cluster/lc_1/in_2

T_20_21_wire_logic_cluster/lc_2/out
T_20_20_sp4_v_t_36
T_21_20_sp4_h_l_6
T_22_20_lc_trk_g3_6
T_22_20_wire_logic_cluster/lc_7/in_0

T_20_21_wire_logic_cluster/lc_2/out
T_20_20_sp4_v_t_36
T_21_20_sp4_h_l_6
T_25_20_sp4_h_l_9
T_24_20_lc_trk_g1_1
T_24_20_wire_logic_cluster/lc_1/in_3

T_20_21_wire_logic_cluster/lc_2/out
T_20_20_sp4_v_t_36
T_21_20_sp4_h_l_6
T_25_20_sp4_h_l_9
T_24_20_lc_trk_g1_1
T_24_20_wire_logic_cluster/lc_7/in_1

T_20_21_wire_logic_cluster/lc_2/out
T_21_20_lc_trk_g3_2
T_21_20_wire_logic_cluster/lc_2/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_cont_i_0_1_1
T_24_21_wire_logic_cluster/lc_2/out
T_24_21_lc_trk_g0_2
T_24_21_wire_logic_cluster/lc_1/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst1_rdata_1_19
T_8_8_wire_bram/ram/RDATA_3
T_8_7_sp4_v_t_40
T_9_7_sp4_h_l_5
T_13_7_sp4_h_l_1
T_16_7_sp4_v_t_43
T_16_9_lc_trk_g2_6
T_16_9_input_2_0
T_16_9_wire_logic_cluster/lc_0/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1605_0
T_21_22_wire_logic_cluster/lc_0/out
T_21_20_sp4_v_t_45
T_21_16_sp4_v_t_45
T_18_16_sp4_h_l_2
T_18_16_lc_trk_g0_7
T_18_16_wire_logic_cluster/lc_3/in_0

T_21_22_wire_logic_cluster/lc_0/out
T_21_20_sp4_v_t_45
T_21_16_sp4_v_t_45
T_18_16_sp4_h_l_2
T_18_16_lc_trk_g0_7
T_18_16_wire_logic_cluster/lc_4/in_1

T_21_22_wire_logic_cluster/lc_0/out
T_21_20_sp4_v_t_45
T_21_16_sp4_v_t_45
T_18_16_sp4_h_l_2
T_18_16_lc_trk_g0_7
T_18_16_wire_logic_cluster/lc_0/in_1

End 

Net : I2C_top_level_inst1_I2C_Interpreter_inst_stop_q_2
T_22_22_wire_logic_cluster/lc_5/out
T_22_21_sp4_v_t_42
T_19_21_sp4_h_l_7
T_20_21_lc_trk_g3_7
T_20_21_wire_logic_cluster/lc_6/in_0

T_22_22_wire_logic_cluster/lc_5/out
T_22_21_lc_trk_g0_5
T_22_21_wire_logic_cluster/lc_6/in_3

T_22_22_wire_logic_cluster/lc_5/out
T_22_21_lc_trk_g0_5
T_22_21_wire_logic_cluster/lc_0/in_1

T_22_22_wire_logic_cluster/lc_5/out
T_22_18_sp4_v_t_47
T_22_19_lc_trk_g2_7
T_22_19_wire_logic_cluster/lc_0/in_3

T_22_22_wire_logic_cluster/lc_5/out
T_22_18_sp4_v_t_47
T_22_19_lc_trk_g2_7
T_22_19_input_2_3
T_22_19_wire_logic_cluster/lc_3/in_2

T_22_22_wire_logic_cluster/lc_5/out
T_22_18_sp4_v_t_47
T_21_20_lc_trk_g0_1
T_21_20_wire_logic_cluster/lc_1/in_0

T_22_22_wire_logic_cluster/lc_5/out
T_22_18_sp4_v_t_47
T_22_19_lc_trk_g2_7
T_22_19_input_2_1
T_22_19_wire_logic_cluster/lc_1/in_2

T_22_22_wire_logic_cluster/lc_5/out
T_20_22_sp4_h_l_7
T_23_18_sp4_v_t_36
T_23_19_lc_trk_g3_4
T_23_19_wire_logic_cluster/lc_1/in_0

T_22_22_wire_logic_cluster/lc_5/out
T_22_21_lc_trk_g1_5
T_22_21_wire_logic_cluster/lc_4/in_0

T_22_22_wire_logic_cluster/lc_5/out
T_22_20_sp4_v_t_39
T_22_16_sp4_v_t_39
T_23_16_sp4_h_l_7
T_19_16_sp4_h_l_3
T_18_16_lc_trk_g1_3
T_18_16_wire_logic_cluster/lc_4/in_0

T_22_22_wire_logic_cluster/lc_5/out
T_22_21_sp4_v_t_42
T_19_21_sp4_h_l_7
T_18_17_sp4_v_t_42
T_18_13_sp4_v_t_38
T_17_15_lc_trk_g1_3
T_17_15_wire_logic_cluster/lc_5/in_1

T_22_22_wire_logic_cluster/lc_5/out
T_22_20_sp4_v_t_39
T_22_16_sp4_v_t_39
T_23_16_sp4_h_l_7
T_23_16_lc_trk_g0_2
T_23_16_wire_logic_cluster/lc_5/in_3

T_22_22_wire_logic_cluster/lc_5/out
T_22_20_sp4_v_t_39
T_22_16_sp4_v_t_39
T_23_16_sp4_h_l_7
T_19_16_sp4_h_l_3
T_18_16_lc_trk_g1_3
T_18_16_wire_logic_cluster/lc_5/in_1

T_22_22_wire_logic_cluster/lc_5/out
T_22_22_lc_trk_g2_5
T_22_22_wire_logic_cluster/lc_4/in_1

T_22_22_wire_logic_cluster/lc_5/out
T_22_20_sp4_v_t_39
T_22_16_sp4_v_t_39
T_23_16_sp4_h_l_7
T_19_16_sp4_h_l_3
T_18_16_lc_trk_g1_3
T_18_16_input_2_0
T_18_16_wire_logic_cluster/lc_0/in_2

T_22_22_wire_logic_cluster/lc_5/out
T_22_21_sp4_v_t_42
T_19_21_sp4_h_l_7
T_18_17_sp4_v_t_42
T_18_13_sp4_v_t_38
T_17_15_lc_trk_g1_3
T_17_15_wire_logic_cluster/lc_7/in_3

T_22_22_wire_logic_cluster/lc_5/out
T_22_20_sp4_v_t_39
T_22_16_sp4_v_t_39
T_23_16_sp4_h_l_7
T_19_16_sp4_h_l_3
T_18_16_lc_trk_g1_3
T_18_16_wire_logic_cluster/lc_3/in_3

T_22_22_wire_logic_cluster/lc_5/out
T_20_22_sp4_h_l_7
T_23_18_sp4_v_t_36
T_23_19_lc_trk_g3_4
T_23_19_wire_logic_cluster/lc_5/in_0

T_22_22_wire_logic_cluster/lc_5/out
T_22_20_sp4_v_t_39
T_19_20_sp4_h_l_8
T_20_20_lc_trk_g2_0
T_20_20_wire_logic_cluster/lc_2/in_0

T_22_22_wire_logic_cluster/lc_5/out
T_22_20_sp4_v_t_39
T_19_20_sp4_h_l_8
T_20_20_lc_trk_g2_0
T_20_20_wire_logic_cluster/lc_3/in_1

T_22_22_wire_logic_cluster/lc_5/out
T_22_18_sp4_v_t_47
T_21_20_lc_trk_g0_1
T_21_20_input_2_5
T_21_20_wire_logic_cluster/lc_5/in_2

T_22_22_wire_logic_cluster/lc_5/out
T_20_22_sp4_h_l_7
T_23_18_sp4_v_t_36
T_23_19_lc_trk_g3_4
T_23_19_wire_logic_cluster/lc_6/in_3

T_22_22_wire_logic_cluster/lc_5/out
T_22_20_sp4_v_t_39
T_23_20_sp4_h_l_2
T_24_20_lc_trk_g3_2
T_24_20_wire_logic_cluster/lc_6/in_3

T_22_22_wire_logic_cluster/lc_5/out
T_22_18_sp4_v_t_47
T_21_20_lc_trk_g0_1
T_21_20_wire_logic_cluster/lc_3/in_0

T_22_22_wire_logic_cluster/lc_5/out
T_21_21_lc_trk_g3_5
T_21_21_wire_logic_cluster/lc_4/in_0

T_22_22_wire_logic_cluster/lc_5/out
T_21_21_lc_trk_g3_5
T_21_21_wire_logic_cluster/lc_6/in_0

T_22_22_wire_logic_cluster/lc_5/out
T_21_21_lc_trk_g3_5
T_21_21_wire_logic_cluster/lc_7/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst2_rdata_1_30
T_8_11_wire_bram/ram/RDATA_14
T_8_9_sp4_v_t_47
T_9_13_sp4_h_l_10
T_13_13_sp4_h_l_6
T_12_13_lc_trk_g1_6
T_12_13_input_2_3
T_12_13_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.m7_0_a2_3
T_7_22_wire_logic_cluster/lc_6/out
T_7_21_lc_trk_g0_6
T_7_21_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.count_bitsZ0Z_1
T_9_22_wire_logic_cluster/lc_1/out
T_5_22_sp12_h_l_1
T_7_22_lc_trk_g1_6
T_7_22_wire_logic_cluster/lc_6/in_1

T_9_22_wire_logic_cluster/lc_1/out
T_9_22_lc_trk_g3_1
T_9_22_wire_logic_cluster/lc_1/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_14_0_cascade_
T_21_19_wire_logic_cluster/lc_1/ltout
T_21_19_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.N_17_0_cascade_
T_5_17_wire_logic_cluster/lc_1/ltout
T_5_17_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst2_rdata_1_14
T_8_9_wire_bram/ram/RDATA_14
T_9_9_sp4_h_l_2
T_12_9_sp4_v_t_42
T_12_13_sp4_v_t_42
T_12_16_lc_trk_g0_2
T_12_16_wire_logic_cluster/lc_5/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst0_rdata_1_16
T_8_4_wire_bram/ram/RDATA_0
T_8_0_span12_vert_21
T_9_11_sp12_h_l_1
T_17_11_sp4_h_l_8
T_20_7_sp4_v_t_39
T_20_10_lc_trk_g1_7
T_20_10_wire_logic_cluster/lc_0/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst1_rdata_tri_enable
T_15_17_wire_logic_cluster/lc_7/out
T_5_17_sp12_h_l_1
T_16_5_sp12_v_t_22
T_16_10_lc_trk_g2_6
T_16_10_wire_logic_cluster/lc_5/in_1

T_15_17_wire_logic_cluster/lc_7/out
T_13_17_sp12_h_l_1
T_12_5_sp12_v_t_22
T_12_12_lc_trk_g3_2
T_12_12_wire_logic_cluster/lc_3/in_0

End 

Net : N_1803
T_17_17_wire_logic_cluster/lc_4/out
T_17_13_sp4_v_t_45
T_16_15_lc_trk_g0_3
T_16_15_wire_logic_cluster/lc_5/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_232
T_23_20_wire_logic_cluster/lc_4/out
T_23_20_lc_trk_g0_4
T_23_20_input_2_0
T_23_20_wire_logic_cluster/lc_0/in_2

T_23_20_wire_logic_cluster/lc_4/out
T_23_21_lc_trk_g0_4
T_23_21_wire_logic_cluster/lc_1/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.un30_i_a2_9_a2_4_a2_0_1_2_cascade_
T_23_20_wire_logic_cluster/lc_0/ltout
T_23_20_wire_logic_cluster/lc_1/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bitsZ0Z_0
T_5_16_wire_logic_cluster/lc_0/out
T_6_16_lc_trk_g1_0
T_6_16_wire_logic_cluster/lc_0/in_3

T_5_16_wire_logic_cluster/lc_0/out
T_5_17_lc_trk_g1_0
T_5_17_wire_logic_cluster/lc_7/in_0

T_5_16_wire_logic_cluster/lc_0/out
T_5_16_lc_trk_g1_0
T_5_16_wire_logic_cluster/lc_0/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst0_rdata_1_11
T_8_1_wire_bram/ram/RDATA_11
T_8_0_span4_vert_40
T_8_4_sp4_v_t_45
T_9_8_sp4_h_l_8
T_13_8_sp4_h_l_8
T_16_8_sp4_v_t_36
T_15_10_lc_trk_g1_1
T_15_10_wire_logic_cluster/lc_0/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst0_rdata_1_6
T_8_2_wire_bram/ram/RDATA_6
T_7_2_sp4_h_l_10
T_10_2_sp4_v_t_47
T_10_6_sp4_v_t_36
T_11_10_sp4_h_l_1
T_14_10_sp4_v_t_36
T_13_13_lc_trk_g2_4
T_13_13_wire_logic_cluster/lc_3/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1843_0_cascade_
T_15_17_wire_logic_cluster/lc_3/ltout
T_15_17_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst0_rdata_1_24
T_8_3_wire_bram/ram/RDATA_8
T_6_3_sp12_h_l_1
T_17_3_sp12_v_t_22
T_17_4_sp4_v_t_44
T_18_8_sp4_h_l_9
T_18_8_lc_trk_g1_4
T_18_8_wire_logic_cluster/lc_3/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst3_rdata_1_28
T_8_15_wire_bram/ram/RDATA_12
T_8_12_sp4_v_t_46
T_9_12_sp4_h_l_11
T_11_12_lc_trk_g2_6
T_11_12_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst2_rdata_tri_enable
T_14_16_wire_logic_cluster/lc_4/out
T_7_16_sp12_h_l_0
T_16_16_lc_trk_g0_4
T_16_16_wire_logic_cluster/lc_3/in_1

T_14_16_wire_logic_cluster/lc_4/out
T_7_16_sp12_h_l_0
T_12_16_lc_trk_g0_4
T_12_16_wire_logic_cluster/lc_0/in_0

T_14_16_wire_logic_cluster/lc_4/out
T_14_12_sp4_v_t_45
T_14_8_sp4_v_t_46
T_15_8_sp4_h_l_4
T_16_8_lc_trk_g3_4
T_16_8_wire_logic_cluster/lc_6/in_3

T_14_16_wire_logic_cluster/lc_4/out
T_14_12_sp4_v_t_45
T_11_12_sp4_h_l_8
T_12_12_lc_trk_g2_0
T_12_12_wire_logic_cluster/lc_1/in_1

T_14_16_wire_logic_cluster/lc_4/out
T_13_16_sp4_h_l_0
T_12_12_sp4_v_t_40
T_12_13_lc_trk_g3_0
T_12_13_wire_logic_cluster/lc_1/in_0

T_14_16_wire_logic_cluster/lc_4/out
T_14_12_sp4_v_t_45
T_11_12_sp4_h_l_8
T_10_12_sp4_v_t_39
T_9_14_lc_trk_g0_2
T_9_14_wire_logic_cluster/lc_7/in_1

T_14_16_wire_logic_cluster/lc_4/out
T_13_16_sp4_h_l_0
T_12_12_sp4_v_t_40
T_12_13_lc_trk_g3_0
T_12_13_wire_logic_cluster/lc_7/in_0

T_14_16_wire_logic_cluster/lc_4/out
T_14_12_sp4_v_t_45
T_14_8_sp4_v_t_46
T_15_8_sp4_h_l_4
T_16_8_lc_trk_g3_4
T_16_8_wire_logic_cluster/lc_7/in_0

T_14_16_wire_logic_cluster/lc_4/out
T_13_16_sp4_h_l_0
T_12_12_sp4_v_t_40
T_12_13_lc_trk_g3_0
T_12_13_wire_logic_cluster/lc_4/in_3

T_14_16_wire_logic_cluster/lc_4/out
T_14_12_sp4_v_t_45
T_14_8_sp4_v_t_46
T_15_8_sp4_h_l_4
T_16_8_lc_trk_g3_4
T_16_8_wire_logic_cluster/lc_3/in_0

T_14_16_wire_logic_cluster/lc_4/out
T_13_16_sp4_h_l_0
T_12_12_sp4_v_t_40
T_12_13_lc_trk_g3_0
T_12_13_wire_logic_cluster/lc_3/in_0

T_14_16_wire_logic_cluster/lc_4/out
T_14_12_sp4_v_t_45
T_14_8_sp4_v_t_46
T_15_8_sp4_h_l_4
T_16_8_lc_trk_g3_4
T_16_8_wire_logic_cluster/lc_0/in_3

T_14_16_wire_logic_cluster/lc_4/out
T_13_16_sp4_h_l_0
T_12_12_sp4_v_t_40
T_12_13_lc_trk_g3_0
T_12_13_wire_logic_cluster/lc_2/in_3

T_14_16_wire_logic_cluster/lc_4/out
T_7_16_sp12_h_l_0
T_12_16_lc_trk_g0_4
T_12_16_wire_logic_cluster/lc_4/in_0

T_14_16_wire_logic_cluster/lc_4/out
T_13_16_sp4_h_l_0
T_12_12_sp4_v_t_40
T_12_8_sp4_v_t_40
T_11_9_lc_trk_g3_0
T_11_9_wire_logic_cluster/lc_7/in_0

T_14_16_wire_logic_cluster/lc_4/out
T_14_12_sp4_v_t_45
T_14_8_sp4_v_t_46
T_15_8_sp4_h_l_4
T_16_8_lc_trk_g3_4
T_16_8_wire_logic_cluster/lc_4/in_3

T_14_16_wire_logic_cluster/lc_4/out
T_7_16_sp12_h_l_0
T_12_16_lc_trk_g0_4
T_12_16_wire_logic_cluster/lc_2/in_0

T_14_16_wire_logic_cluster/lc_4/out
T_14_12_sp4_v_t_45
T_14_8_sp4_v_t_46
T_15_8_sp4_h_l_4
T_16_8_lc_trk_g3_4
T_16_8_wire_logic_cluster/lc_2/in_3

T_14_16_wire_logic_cluster/lc_4/out
T_7_16_sp12_h_l_0
T_12_16_lc_trk_g0_4
T_12_16_wire_logic_cluster/lc_3/in_3

T_14_16_wire_logic_cluster/lc_4/out
T_7_16_sp12_h_l_0
T_12_16_lc_trk_g0_4
T_12_16_wire_logic_cluster/lc_6/in_0

T_14_16_wire_logic_cluster/lc_4/out
T_15_17_lc_trk_g2_4
T_15_17_wire_logic_cluster/lc_1/in_3

T_14_16_wire_logic_cluster/lc_4/out
T_13_16_sp4_h_l_0
T_12_12_sp4_v_t_40
T_12_13_lc_trk_g3_0
T_12_13_wire_logic_cluster/lc_6/in_3

T_14_16_wire_logic_cluster/lc_4/out
T_13_16_lc_trk_g3_4
T_13_16_input_2_7
T_13_16_wire_logic_cluster/lc_7/in_2

T_14_16_wire_logic_cluster/lc_4/out
T_7_16_sp12_h_l_0
T_12_16_lc_trk_g0_4
T_12_16_wire_logic_cluster/lc_5/in_3

T_14_16_wire_logic_cluster/lc_4/out
T_7_16_sp12_h_l_0
T_18_4_sp12_v_t_23
T_18_9_lc_trk_g3_7
T_18_9_wire_logic_cluster/lc_2/in_0

T_14_16_wire_logic_cluster/lc_4/out
T_14_12_sp4_v_t_45
T_14_8_sp4_v_t_46
T_15_8_sp4_h_l_4
T_16_8_lc_trk_g3_4
T_16_8_wire_logic_cluster/lc_1/in_0

T_14_16_wire_logic_cluster/lc_4/out
T_13_16_lc_trk_g3_4
T_13_16_input_2_3
T_13_16_wire_logic_cluster/lc_3/in_2

T_14_16_wire_logic_cluster/lc_4/out
T_13_16_sp4_h_l_0
T_12_12_sp4_v_t_40
T_12_13_lc_trk_g3_0
T_12_13_wire_logic_cluster/lc_0/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst1_rdata_1_11
T_8_5_wire_bram/ram/RDATA_11
T_9_5_sp12_h_l_0
T_12_5_sp4_h_l_5
T_15_5_sp4_v_t_47
T_15_9_sp4_v_t_47
T_15_10_lc_trk_g3_7
T_15_10_input_2_0
T_15_10_wire_logic_cluster/lc_0/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.N_1848_0_cascade_
T_16_21_wire_logic_cluster/lc_4/ltout
T_16_21_wire_logic_cluster/lc_5/in_2

End 

Net : c_state_ret_12_RNIDMPS1_0_cascade_
T_16_22_wire_logic_cluster/lc_4/ltout
T_16_22_wire_logic_cluster/lc_5/in_2

End 

Net : c_state_ret_12_RNIDMPS1_0
T_16_22_wire_logic_cluster/lc_4/out
T_16_22_lc_trk_g1_4
T_16_22_wire_logic_cluster/lc_4/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.N_1884_0
T_16_21_wire_logic_cluster/lc_5/out
T_15_21_sp4_h_l_2
T_14_21_sp4_v_t_39
T_14_22_lc_trk_g3_7
T_14_22_wire_logic_cluster/lc_5/in_3

T_16_21_wire_logic_cluster/lc_5/out
T_15_21_sp4_h_l_2
T_15_21_lc_trk_g0_7
T_15_21_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.re_elec0_0_0_a2_3Z0Z_0_cascade_
T_14_16_wire_logic_cluster/lc_1/ltout
T_14_16_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst1_rdata_1_26
T_8_7_wire_bram/ram/RDATA_10
T_8_0_span12_vert_22
T_9_12_sp12_h_l_1
T_12_12_lc_trk_g1_1
T_12_12_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.un35_li_0_1
T_14_22_wire_logic_cluster/lc_5/out
T_15_22_sp4_h_l_10
T_16_22_lc_trk_g3_2
T_16_22_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.c_state_12
T_17_22_wire_logic_cluster/lc_0/out
T_17_21_lc_trk_g1_0
T_17_21_wire_logic_cluster/lc_5/in_0

T_17_22_wire_logic_cluster/lc_0/out
T_17_21_lc_trk_g1_0
T_17_21_wire_logic_cluster/lc_4/in_3

T_17_22_wire_logic_cluster/lc_0/out
T_16_21_lc_trk_g3_0
T_16_21_wire_logic_cluster/lc_0/in_1

T_17_22_wire_logic_cluster/lc_0/out
T_17_20_sp4_v_t_45
T_14_24_sp4_h_l_1
T_14_24_lc_trk_g0_4
T_14_24_wire_logic_cluster/lc_3/in_3

T_17_22_wire_logic_cluster/lc_0/out
T_17_22_lc_trk_g2_0
T_17_22_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.N_383
T_17_21_wire_logic_cluster/lc_5/out
T_17_21_lc_trk_g1_5
T_17_21_wire_logic_cluster/lc_3/in_1

T_17_21_wire_logic_cluster/lc_5/out
T_15_21_sp4_h_l_7
T_14_21_lc_trk_g1_7
T_14_21_wire_logic_cluster/lc_2/in_0

T_17_21_wire_logic_cluster/lc_5/out
T_15_21_sp4_h_l_7
T_14_21_lc_trk_g1_7
T_14_21_wire_logic_cluster/lc_5/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.en_count_data_i
T_10_19_wire_logic_cluster/lc_5/out
T_9_19_lc_trk_g3_5
T_9_19_wire_logic_cluster/lc_4/in_0

T_10_19_wire_logic_cluster/lc_5/out
T_9_18_lc_trk_g2_5
T_9_18_wire_logic_cluster/lc_3/in_0

T_10_19_wire_logic_cluster/lc_5/out
T_9_18_lc_trk_g3_5
T_9_18_wire_logic_cluster/lc_5/in_1

T_10_19_wire_logic_cluster/lc_5/out
T_9_18_lc_trk_g2_5
T_9_18_wire_logic_cluster/lc_4/in_1

T_10_19_wire_logic_cluster/lc_5/out
T_9_18_lc_trk_g3_5
T_9_18_input_2_2
T_9_18_wire_logic_cluster/lc_2/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_305_0
T_20_22_wire_logic_cluster/lc_5/out
T_20_22_sp12_h_l_1
T_8_22_sp12_h_l_1
T_7_10_sp12_v_t_22
T_7_15_sp4_v_t_40
T_8_15_sp4_h_l_10
T_12_15_sp4_h_l_1
T_11_11_sp4_v_t_43
T_11_12_lc_trk_g3_3
T_11_12_wire_logic_cluster/lc_0/cen

T_20_22_wire_logic_cluster/lc_5/out
T_21_20_sp4_v_t_38
T_18_20_sp4_h_l_9
T_14_20_sp4_h_l_0
T_13_16_sp4_v_t_40
T_13_12_sp4_v_t_40
T_13_8_sp4_v_t_40
T_10_12_sp4_h_l_10
T_9_12_lc_trk_g0_2
T_9_12_wire_logic_cluster/lc_1/cen

T_20_22_wire_logic_cluster/lc_5/out
T_20_22_sp12_h_l_1
T_8_22_sp12_h_l_1
T_7_10_sp12_v_t_22
T_7_15_sp4_v_t_40
T_8_15_sp4_h_l_10
T_7_15_lc_trk_g0_2
T_7_15_wire_logic_cluster/lc_1/cen

T_20_22_wire_logic_cluster/lc_5/out
T_20_22_sp12_h_l_1
T_8_22_sp12_h_l_1
T_7_10_sp12_v_t_22
T_7_15_sp4_v_t_40
T_8_15_sp4_h_l_10
T_7_15_lc_trk_g0_2
T_7_15_wire_logic_cluster/lc_1/cen

T_20_22_wire_logic_cluster/lc_5/out
T_20_22_sp12_h_l_1
T_20_22_sp4_h_l_0
T_16_22_sp4_h_l_0
T_15_22_sp4_v_t_43
T_15_23_lc_trk_g3_3
T_15_23_wire_logic_cluster/lc_0/cen

T_20_22_wire_logic_cluster/lc_5/out
T_20_22_sp12_h_l_1
T_20_22_sp4_h_l_0
T_16_22_sp4_h_l_0
T_15_22_sp4_v_t_43
T_15_23_lc_trk_g3_3
T_15_23_wire_logic_cluster/lc_0/cen

T_20_22_wire_logic_cluster/lc_5/out
T_21_20_sp4_v_t_38
T_20_22_lc_trk_g1_3
T_20_22_wire_logic_cluster/lc_3/cen

T_20_22_wire_logic_cluster/lc_5/out
T_21_20_sp4_v_t_38
T_20_22_lc_trk_g1_3
T_20_22_wire_logic_cluster/lc_3/cen

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst3_rdata_1_3
T_8_14_wire_bram/ram/RDATA_3
T_9_13_sp4_v_t_41
T_10_13_sp4_h_l_4
T_11_13_lc_trk_g2_4
T_11_13_input_2_0
T_11_13_wire_logic_cluster/lc_0/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst2_rdata_1_3
T_8_10_wire_bram/ram/RDATA_3
T_9_9_sp4_v_t_41
T_10_13_sp4_h_l_10
T_12_13_lc_trk_g2_7
T_12_13_wire_logic_cluster/lc_2/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.load_wdata_qZ0Z_2
T_22_23_wire_logic_cluster/lc_2/out
T_22_22_sp4_v_t_36
T_19_22_sp4_h_l_1
T_20_22_lc_trk_g3_1
T_20_22_wire_logic_cluster/lc_5/in_3

T_22_23_wire_logic_cluster/lc_2/out
T_22_19_sp4_v_t_41
T_22_20_lc_trk_g3_1
T_22_20_wire_logic_cluster/lc_3/in_1

T_22_23_wire_logic_cluster/lc_2/out
T_22_22_sp4_v_t_36
T_19_22_sp4_h_l_1
T_15_22_sp4_h_l_4
T_18_18_sp4_v_t_47
T_18_14_sp4_v_t_36
T_17_15_lc_trk_g2_4
T_17_15_wire_logic_cluster/lc_6/in_0

T_22_23_wire_logic_cluster/lc_2/out
T_22_19_sp4_v_t_41
T_22_20_lc_trk_g3_1
T_22_20_wire_logic_cluster/lc_5/in_1

T_22_23_wire_logic_cluster/lc_2/out
T_22_20_sp4_v_t_44
T_21_21_lc_trk_g3_4
T_21_21_wire_logic_cluster/lc_0/in_1

T_22_23_wire_logic_cluster/lc_2/out
T_22_20_sp4_v_t_44
T_21_21_lc_trk_g3_4
T_21_21_wire_logic_cluster/lc_7/in_0

T_22_23_wire_logic_cluster/lc_2/out
T_22_19_sp4_v_t_41
T_22_20_lc_trk_g3_1
T_22_20_wire_logic_cluster/lc_0/in_0

T_22_23_wire_logic_cluster/lc_2/out
T_22_20_sp4_v_t_44
T_21_21_lc_trk_g3_4
T_21_21_wire_logic_cluster/lc_6/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.N_1996_cascade_
T_11_18_wire_logic_cluster/lc_1/ltout
T_11_18_wire_logic_cluster/lc_2/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.scl_qZ0Z_2
T_22_22_wire_logic_cluster/lc_2/out
T_22_19_sp4_v_t_44
T_22_20_lc_trk_g3_4
T_22_20_wire_logic_cluster/lc_1/in_0

T_22_22_wire_logic_cluster/lc_2/out
T_22_22_sp4_h_l_9
T_25_18_sp4_v_t_38
T_24_20_lc_trk_g1_3
T_24_20_wire_logic_cluster/lc_7/in_3

T_22_22_wire_logic_cluster/lc_2/out
T_22_21_lc_trk_g1_2
T_22_21_wire_logic_cluster/lc_4/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.count_bitsZ0Z_2
T_9_22_wire_logic_cluster/lc_2/out
T_7_22_sp4_h_l_1
T_7_22_lc_trk_g0_4
T_7_22_wire_logic_cluster/lc_6/in_0

T_9_22_wire_logic_cluster/lc_2/out
T_9_22_lc_trk_g1_2
T_9_22_wire_logic_cluster/lc_2/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.N_392_reti
T_15_20_wire_logic_cluster/lc_0/out
T_16_18_sp4_v_t_44
T_16_22_lc_trk_g0_1
T_16_22_wire_logic_cluster/lc_2/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst3_rdata_1_0
T_8_14_wire_bram/ram/RDATA_0
T_0_14_span12_horz_6
T_10_14_sp12_h_l_1
T_21_2_sp12_v_t_22
T_21_8_lc_trk_g3_5
T_21_8_wire_logic_cluster/lc_0/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst0_rdata_1_21
T_8_4_wire_bram/ram/RDATA_5
T_8_4_sp4_h_l_9
T_11_4_sp4_v_t_39
T_11_8_sp4_v_t_47
T_12_12_sp4_h_l_10
T_16_12_sp4_h_l_10
T_18_12_lc_trk_g3_7
T_18_12_wire_logic_cluster/lc_0/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst0_rdata_1_12
T_8_1_wire_bram/ram/RDATA_12
T_8_1_sp4_h_l_11
T_11_1_sp4_v_t_46
T_11_5_sp4_v_t_46
T_12_9_sp4_h_l_5
T_16_9_sp4_h_l_1
T_17_9_lc_trk_g3_1
T_17_9_wire_logic_cluster/lc_0/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst3_rdata_1_22
T_8_16_wire_bram/ram/RDATA_6
T_9_13_sp4_v_t_43
T_9_9_sp4_v_t_43
T_10_9_sp4_h_l_11
T_12_9_lc_trk_g3_6
T_12_9_wire_logic_cluster/lc_5/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst2_rdata_1_2
T_8_10_wire_bram/ram/RDATA_2
T_9_10_sp4_h_l_10
T_13_10_sp4_h_l_1
T_16_6_sp4_v_t_36
T_16_8_lc_trk_g2_1
T_16_8_wire_logic_cluster/lc_2/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.c_state_8
T_17_22_wire_logic_cluster/lc_2/out
T_17_21_lc_trk_g1_2
T_17_21_input_2_5
T_17_21_wire_logic_cluster/lc_5/in_2

T_17_22_wire_logic_cluster/lc_2/out
T_17_21_lc_trk_g1_2
T_17_21_wire_logic_cluster/lc_4/in_1

T_17_22_wire_logic_cluster/lc_2/out
T_17_22_lc_trk_g3_2
T_17_22_wire_logic_cluster/lc_4/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_208
T_23_22_wire_logic_cluster/lc_0/out
T_23_21_lc_trk_g0_0
T_23_21_wire_logic_cluster/lc_0/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_122_0
T_22_23_wire_logic_cluster/lc_7/out
T_23_21_sp4_v_t_42
T_23_22_lc_trk_g2_2
T_23_22_input_2_0
T_23_22_wire_logic_cluster/lc_0/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst0_rdata_1_4
T_8_2_wire_bram/ram/RDATA_4
T_2_2_sp12_h_l_1
T_13_2_sp12_v_t_22
T_2_14_sp12_h_l_1
T_12_14_lc_trk_g0_6
T_12_14_wire_logic_cluster/lc_1/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst0_rdata_1_23
T_8_4_wire_bram/ram/RDATA_7
T_8_2_sp4_v_t_45
T_8_6_sp4_v_t_41
T_9_10_sp4_h_l_4
T_13_10_sp4_h_l_0
T_17_10_sp4_h_l_3
T_18_10_lc_trk_g2_3
T_18_10_wire_logic_cluster/lc_3/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst3_rdata_1_23
T_8_16_wire_bram/ram/RDATA_7
T_9_12_sp4_v_t_36
T_10_12_sp4_h_l_6
T_13_8_sp4_v_t_37
T_13_10_lc_trk_g3_0
T_13_10_wire_logic_cluster/lc_5/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_state_ns_0_0_a3_1_0_14
T_21_22_wire_logic_cluster/lc_3/out
T_22_18_sp4_v_t_42
T_22_19_lc_trk_g3_2
T_22_19_wire_logic_cluster/lc_6/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_107_0_cascade_
T_21_22_wire_logic_cluster/lc_2/ltout
T_21_22_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst3_rdata_1_20
T_8_16_wire_bram/ram/RDATA_4
T_2_16_sp12_h_l_1
T_12_16_lc_trk_g0_6
T_12_16_wire_logic_cluster/lc_7/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_err_state_2_sqmuxa
T_23_16_wire_logic_cluster/lc_3/out
T_22_17_lc_trk_g1_3
T_22_17_input_2_2
T_22_17_wire_logic_cluster/lc_2/in_2

End 

Net : I2C_top_level_inst1.s_addr0_o_2
T_19_20_wire_logic_cluster/lc_2/out
T_19_19_sp4_v_t_36
T_16_19_sp4_h_l_7
T_20_19_sp4_h_l_10
T_21_19_lc_trk_g2_2
T_21_19_wire_logic_cluster/lc_5/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_stateZ0Z_19
T_24_20_wire_logic_cluster/lc_6/out
T_23_20_sp4_h_l_4
T_22_20_lc_trk_g0_4
T_22_20_wire_logic_cluster/lc_1/in_3

T_24_20_wire_logic_cluster/lc_6/out
T_23_20_sp4_h_l_4
T_23_20_lc_trk_g0_1
T_23_20_wire_logic_cluster/lc_4/in_1

T_24_20_wire_logic_cluster/lc_6/out
T_23_20_sp4_h_l_4
T_22_20_lc_trk_g0_4
T_22_20_wire_logic_cluster/lc_7/in_3

T_24_20_wire_logic_cluster/lc_6/out
T_24_20_lc_trk_g3_6
T_24_20_wire_logic_cluster/lc_2/in_1

T_24_20_wire_logic_cluster/lc_6/out
T_24_19_lc_trk_g1_6
T_24_19_wire_logic_cluster/lc_6/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst1_rdata_1_16
T_8_8_wire_bram/ram/RDATA_0
T_6_8_sp12_h_l_1
T_14_8_sp4_h_l_8
T_18_8_sp4_h_l_8
T_21_8_sp4_v_t_36
T_20_10_lc_trk_g1_1
T_20_10_input_2_0
T_20_10_wire_logic_cluster/lc_0/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_stateZ0Z_6
T_6_20_wire_logic_cluster/lc_5/out
T_7_20_sp4_h_l_10
T_9_20_lc_trk_g2_7
T_9_20_wire_logic_cluster/lc_6/in_3

T_6_20_wire_logic_cluster/lc_5/out
T_6_20_lc_trk_g1_5
T_6_20_wire_logic_cluster/lc_3/in_3

T_6_20_wire_logic_cluster/lc_5/out
T_7_20_lc_trk_g1_5
T_7_20_wire_logic_cluster/lc_7/in_3

T_6_20_wire_logic_cluster/lc_5/out
T_6_20_lc_trk_g1_5
T_6_20_wire_logic_cluster/lc_5/in_3

T_6_20_wire_logic_cluster/lc_5/out
T_6_20_lc_trk_g1_5
T_6_20_wire_logic_cluster/lc_2/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.un40_0_a2_4_a2_0
T_12_21_wire_logic_cluster/lc_3/out
T_12_22_lc_trk_g0_3
T_12_22_wire_logic_cluster/lc_1/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_state_ns_0_0_0_1_7_cascade_
T_21_20_wire_logic_cluster/lc_5/ltout
T_21_20_wire_logic_cluster/lc_6/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.N_1867_0
T_7_18_wire_logic_cluster/lc_6/out
T_7_17_sp4_v_t_44
T_8_21_sp4_h_l_9
T_12_21_sp4_h_l_9
T_12_21_lc_trk_g1_4
T_12_21_wire_logic_cluster/lc_3/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst3_rdata_1_6
T_8_14_wire_bram/ram/RDATA_6
T_9_11_sp4_v_t_43
T_9_12_lc_trk_g3_3
T_9_12_wire_logic_cluster/lc_2/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_stateZ0Z_16
T_12_22_wire_logic_cluster/lc_5/out
T_11_22_sp4_h_l_2
T_10_22_lc_trk_g1_2
T_10_22_wire_logic_cluster/lc_4/in_1

T_12_22_wire_logic_cluster/lc_5/out
T_11_22_lc_trk_g3_5
T_11_22_wire_logic_cluster/lc_7/in_3

T_12_22_wire_logic_cluster/lc_5/out
T_12_22_lc_trk_g2_5
T_12_22_wire_logic_cluster/lc_0/in_1

T_12_22_wire_logic_cluster/lc_5/out
T_12_22_lc_trk_g2_5
T_12_22_wire_logic_cluster/lc_4/in_3

T_12_22_wire_logic_cluster/lc_5/out
T_12_22_lc_trk_g2_5
T_12_22_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst3_rdata_1_30
T_8_15_wire_bram/ram/RDATA_14
T_8_15_sp4_h_l_7
T_11_11_sp4_v_t_42
T_11_12_lc_trk_g2_2
T_11_12_wire_logic_cluster/lc_5/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_90_0_cascade_
T_23_22_wire_logic_cluster/lc_6/ltout
T_23_22_wire_logic_cluster/lc_7/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_209
T_23_22_wire_logic_cluster/lc_7/out
T_23_22_lc_trk_g2_7
T_23_22_wire_logic_cluster/lc_4/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst3_rdata_1_21
T_8_16_wire_bram/ram/RDATA_5
T_8_12_sp4_v_t_41
T_9_12_sp4_h_l_4
T_13_12_sp4_h_l_4
T_12_12_lc_trk_g1_4
T_12_12_wire_logic_cluster/lc_6/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst3_rdata_1_31
T_8_15_wire_bram/ram/RDATA_15
T_9_12_sp4_v_t_41
T_10_12_sp4_h_l_4
T_11_12_lc_trk_g2_4
T_11_12_wire_logic_cluster/lc_6/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.count_bitsZ0Z_0
T_9_22_wire_logic_cluster/lc_0/out
T_8_22_sp4_h_l_8
T_7_22_lc_trk_g1_0
T_7_22_wire_logic_cluster/lc_6/in_3

T_9_22_wire_logic_cluster/lc_0/out
T_9_22_lc_trk_g3_0
T_9_22_wire_logic_cluster/lc_0/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst3_rdata_1_1
T_8_14_wire_bram/ram/RDATA_1
T_9_13_sp4_v_t_45
T_10_13_sp4_h_l_8
T_12_13_lc_trk_g2_5
T_12_13_input_2_5
T_12_13_wire_logic_cluster/lc_5/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst3_rdata_1_19
T_8_16_wire_bram/ram/RDATA_3
T_8_14_sp4_v_t_37
T_8_10_sp4_v_t_37
T_9_10_sp4_h_l_0
T_13_10_sp4_h_l_3
T_15_10_lc_trk_g3_6
T_15_10_wire_logic_cluster/lc_5/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst3_rdata_1_16
T_8_16_wire_bram/ram/RDATA_0
T_8_11_sp12_v_t_22
T_9_23_sp12_h_l_1
T_20_11_sp12_v_t_22
T_20_0_span12_vert_21
T_20_10_lc_trk_g3_2
T_20_10_wire_logic_cluster/lc_2/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst0_rdata_1_25
T_8_3_wire_bram/ram/RDATA_9
T_7_3_sp12_h_l_0
T_16_3_sp4_h_l_11
T_19_3_sp4_v_t_46
T_20_7_sp4_h_l_5
T_23_7_sp4_v_t_40
T_23_11_lc_trk_g0_5
T_23_11_wire_logic_cluster/lc_1/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst1_rdata_1_6
T_8_6_wire_bram/ram/RDATA_6
T_7_6_sp4_h_l_10
T_11_6_sp4_h_l_6
T_14_6_sp4_v_t_46
T_14_10_sp4_v_t_42
T_13_13_lc_trk_g3_2
T_13_13_input_2_3
T_13_13_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.count_bitsZ0Z_2
T_12_20_wire_logic_cluster/lc_2/out
T_13_19_lc_trk_g3_2
T_13_19_wire_logic_cluster/lc_3/in_0

T_12_20_wire_logic_cluster/lc_2/out
T_12_20_lc_trk_g1_2
T_12_20_wire_logic_cluster/lc_2/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst2_rdata_1_19
T_8_12_wire_bram/ram/RDATA_3
T_9_12_sp4_h_l_8
T_13_12_sp4_h_l_11
T_16_8_sp4_v_t_40
T_17_8_sp4_h_l_10
T_16_8_lc_trk_g1_2
T_16_8_input_2_1
T_16_8_wire_logic_cluster/lc_1/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_bitsZ0Z_2
T_6_19_wire_logic_cluster/lc_2/out
T_7_20_lc_trk_g2_2
T_7_20_wire_logic_cluster/lc_4/in_0

T_6_19_wire_logic_cluster/lc_2/out
T_7_19_lc_trk_g0_2
T_7_19_wire_logic_cluster/lc_1/in_3

T_6_19_wire_logic_cluster/lc_2/out
T_6_19_lc_trk_g1_2
T_6_19_wire_logic_cluster/lc_2/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_address_1_sqmuxa
T_18_19_wire_logic_cluster/lc_1/out
T_18_19_sp4_h_l_7
T_22_19_sp4_h_l_10
T_25_15_sp4_v_t_47
T_24_18_lc_trk_g3_7
T_24_18_wire_logic_cluster/lc_6/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.N_383
T_7_20_wire_logic_cluster/lc_4/out
T_6_20_lc_trk_g3_4
T_6_20_wire_logic_cluster/lc_5/in_0

T_7_20_wire_logic_cluster/lc_4/out
T_6_20_lc_trk_g3_4
T_6_20_wire_logic_cluster/lc_7/in_0

T_7_20_wire_logic_cluster/lc_4/out
T_7_20_lc_trk_g0_4
T_7_20_wire_logic_cluster/lc_1/in_1

T_7_20_wire_logic_cluster/lc_4/out
T_7_20_lc_trk_g0_4
T_7_20_wire_logic_cluster/lc_7/in_1

T_7_20_wire_logic_cluster/lc_4/out
T_6_20_lc_trk_g3_4
T_6_20_wire_logic_cluster/lc_6/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1596_0
T_22_20_wire_logic_cluster/lc_3/out
T_23_19_sp4_v_t_39
T_22_23_lc_trk_g1_2
T_22_23_wire_logic_cluster/lc_4/in_3

T_22_20_wire_logic_cluster/lc_3/out
T_23_19_sp4_v_t_39
T_22_23_lc_trk_g1_2
T_22_23_input_2_7
T_22_23_wire_logic_cluster/lc_7/in_2

T_22_20_wire_logic_cluster/lc_3/out
T_23_19_sp4_v_t_39
T_23_22_lc_trk_g1_7
T_23_22_wire_logic_cluster/lc_6/in_0

T_22_20_wire_logic_cluster/lc_3/out
T_22_20_sp4_h_l_11
T_25_20_sp4_v_t_41
T_24_22_lc_trk_g1_4
T_24_22_wire_logic_cluster/lc_6/in_1

T_22_20_wire_logic_cluster/lc_3/out
T_23_19_sp4_v_t_39
T_23_22_lc_trk_g1_7
T_23_22_wire_logic_cluster/lc_3/in_1

End 

Net : I2C_top_level_inst1_s_data_oreg_7
T_7_12_wire_logic_cluster/lc_3/out
T_7_3_sp12_v_t_22
T_8_15_sp12_h_l_1
T_16_15_lc_trk_g0_2
T_16_15_wire_logic_cluster/lc_2/in_0

T_7_12_wire_logic_cluster/lc_3/out
T_0_12_span12_horz_1
T_13_12_sp12_h_l_1
T_23_12_sp4_h_l_10
T_22_8_sp4_v_t_38
T_22_10_lc_trk_g2_3
T_22_10_wire_logic_cluster/lc_4/in_1

T_7_12_wire_logic_cluster/lc_3/out
T_7_12_sp4_h_l_11
T_11_12_sp4_h_l_7
T_14_8_sp4_v_t_36
T_13_10_lc_trk_g0_1
T_13_10_wire_logic_cluster/lc_2/in_1

T_7_12_wire_logic_cluster/lc_3/out
T_0_12_span12_horz_1
T_13_12_sp12_h_l_1
T_21_12_sp4_h_l_8
T_20_8_sp4_v_t_45
T_20_11_lc_trk_g1_5
T_20_11_wire_logic_cluster/lc_5/in_3

T_7_12_wire_logic_cluster/lc_3/out
T_0_12_span12_horz_1
T_13_12_sp12_h_l_1
T_17_12_sp4_h_l_4
T_19_12_lc_trk_g2_1
T_19_12_wire_logic_cluster/lc_2/in_1

T_7_12_wire_logic_cluster/lc_3/out
T_7_3_sp12_v_t_22
T_8_15_sp12_h_l_1
T_19_15_sp12_v_t_22
T_19_16_lc_trk_g3_6
T_19_16_wire_logic_cluster/lc_4/in_3

T_7_12_wire_logic_cluster/lc_3/out
T_7_3_sp12_v_t_22
T_8_15_sp12_h_l_1
T_15_15_lc_trk_g1_1
T_15_15_input_2_0
T_15_15_wire_logic_cluster/lc_0/in_2

T_7_12_wire_logic_cluster/lc_3/out
T_0_12_span12_horz_1
T_13_12_sp12_h_l_1
T_24_12_sp12_v_t_22
T_24_16_lc_trk_g2_1
T_24_16_wire_logic_cluster/lc_6/in_3

T_7_12_wire_logic_cluster/lc_3/out
T_0_12_span12_horz_1
T_13_12_sp12_h_l_1
T_14_12_lc_trk_g1_5
T_14_12_wire_logic_cluster/lc_5/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst3_rdata_1_7
T_8_14_wire_bram/ram/RDATA_7
T_9_11_sp4_v_t_41
T_9_12_lc_trk_g3_1
T_9_12_wire_logic_cluster/lc_4/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst2_rdata_1_24
T_8_11_wire_bram/ram/RDATA_8
T_6_11_sp12_h_l_1
T_16_11_sp4_h_l_10
T_19_7_sp4_v_t_47
T_18_9_lc_trk_g2_2
T_18_9_input_2_2
T_18_9_wire_logic_cluster/lc_2/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_stateZ0Z_10
T_21_21_wire_logic_cluster/lc_4/out
T_22_21_sp4_h_l_8
T_24_21_lc_trk_g2_5
T_24_21_wire_logic_cluster/lc_3/in_0

T_21_21_wire_logic_cluster/lc_4/out
T_20_20_lc_trk_g2_4
T_20_20_input_2_0
T_20_20_wire_logic_cluster/lc_0/in_2

T_21_21_wire_logic_cluster/lc_4/out
T_22_21_lc_trk_g0_4
T_22_21_wire_logic_cluster/lc_1/in_3

T_21_21_wire_logic_cluster/lc_4/out
T_22_21_sp4_h_l_8
T_23_21_lc_trk_g3_0
T_23_21_input_2_1
T_23_21_wire_logic_cluster/lc_1/in_2

T_21_21_wire_logic_cluster/lc_4/out
T_20_21_sp4_h_l_0
T_19_21_lc_trk_g1_0
T_19_21_wire_logic_cluster/lc_5/in_0

T_21_21_wire_logic_cluster/lc_4/out
T_20_21_sp4_h_l_0
T_23_17_sp4_v_t_43
T_23_18_lc_trk_g3_3
T_23_18_wire_logic_cluster/lc_3/in_1

T_21_21_wire_logic_cluster/lc_4/out
T_22_22_lc_trk_g3_4
T_22_22_wire_logic_cluster/lc_4/in_3

T_21_21_wire_logic_cluster/lc_4/out
T_20_21_sp4_h_l_0
T_19_21_sp4_v_t_37
T_19_22_lc_trk_g2_5
T_19_22_wire_logic_cluster/lc_4/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst0_rdata_1_15
T_8_1_wire_bram/ram/RDATA_15
T_9_0_span4_vert_17
T_9_2_sp4_v_t_42
T_10_6_sp4_h_l_1
T_13_6_sp4_v_t_43
T_13_10_lc_trk_g0_6
T_13_10_wire_logic_cluster/lc_0/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst0_rdata_1_10
T_8_1_wire_bram/ram/RDATA_10
T_9_1_sp4_h_l_10
T_12_1_sp4_v_t_38
T_12_5_sp4_v_t_43
T_13_9_sp4_h_l_0
T_15_9_lc_trk_g3_5
T_15_9_wire_logic_cluster/lc_0/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_cont_i_0_1_2
T_24_21_wire_logic_cluster/lc_6/out
T_23_21_lc_trk_g2_6
T_23_21_wire_logic_cluster/lc_5/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1666_2
T_24_22_wire_logic_cluster/lc_6/out
T_24_21_lc_trk_g1_6
T_24_21_wire_logic_cluster/lc_6/in_1

End 

Net : I2C_top_level_inst1.s_no_restart
T_19_21_wire_logic_cluster/lc_4/out
T_19_19_sp4_v_t_37
T_16_19_sp4_h_l_6
T_16_19_lc_trk_g1_3
T_16_19_wire_logic_cluster/lc_3/in_3

T_19_21_wire_logic_cluster/lc_4/out
T_19_19_sp4_v_t_37
T_16_19_sp4_h_l_6
T_16_19_lc_trk_g1_3
T_16_19_wire_logic_cluster/lc_7/in_3

T_19_21_wire_logic_cluster/lc_4/out
T_19_20_sp4_v_t_40
T_16_20_sp4_h_l_11
T_16_20_lc_trk_g0_6
T_16_20_wire_logic_cluster/lc_1/in_3

T_19_21_wire_logic_cluster/lc_4/out
T_19_19_sp4_v_t_37
T_16_19_sp4_h_l_6
T_16_19_lc_trk_g1_3
T_16_19_wire_logic_cluster/lc_6/in_0

T_19_21_wire_logic_cluster/lc_4/out
T_19_21_lc_trk_g3_4
T_19_21_wire_logic_cluster/lc_4/in_1

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter_RNO_0Z0Z_3
T_13_23_wire_logic_cluster/lc_3/out
T_14_23_lc_trk_g0_3
T_14_23_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_stateZ0Z_6
T_18_22_wire_logic_cluster/lc_5/out
T_18_15_sp12_v_t_22
T_18_16_sp4_v_t_44
T_18_12_sp4_v_t_37
T_17_13_lc_trk_g2_5
T_17_13_wire_logic_cluster/lc_2/in_3

T_18_22_wire_logic_cluster/lc_5/out
T_18_15_sp12_v_t_22
T_7_15_sp12_h_l_1
T_12_15_lc_trk_g0_5
T_12_15_wire_logic_cluster/lc_1/in_0

T_18_22_wire_logic_cluster/lc_5/out
T_16_22_sp4_h_l_7
T_12_22_sp4_h_l_7
T_13_22_lc_trk_g3_7
T_13_22_wire_logic_cluster/lc_7/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.N_522_0
T_17_13_wire_logic_cluster/lc_2/out
T_17_11_sp12_v_t_23
T_17_19_sp4_v_t_37
T_16_22_lc_trk_g2_5
T_16_22_wire_logic_cluster/lc_3/in_0

T_17_13_wire_logic_cluster/lc_2/out
T_17_11_sp12_v_t_23
T_18_23_sp12_h_l_0
T_17_23_sp4_h_l_1
T_16_19_sp4_v_t_43
T_15_22_lc_trk_g3_3
T_15_22_wire_logic_cluster/lc_2/in_0

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.un1_c_bit_counter_cry_2
T_13_23_wire_logic_cluster/lc_2/cout
T_13_23_wire_logic_cluster/lc_3/in_3

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.N_59
T_14_23_wire_logic_cluster/lc_7/out
T_13_23_lc_trk_g3_7
T_13_23_input_2_0
T_13_23_wire_logic_cluster/lc_0/in_2

T_14_23_wire_logic_cluster/lc_7/out
T_13_23_lc_trk_g2_7
T_13_23_wire_logic_cluster/lc_0/in_3

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.N_1374_0
T_16_19_wire_logic_cluster/lc_3/out
T_16_19_sp4_h_l_11
T_15_19_sp4_v_t_40
T_14_23_lc_trk_g1_5
T_14_23_wire_logic_cluster/lc_7/in_3

T_16_19_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g3_3
T_15_18_wire_logic_cluster/lc_7/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.un2_count_bits_1_0_a2_2
T_6_17_wire_logic_cluster/lc_1/out
T_5_17_lc_trk_g3_1
T_5_17_wire_logic_cluster/lc_7/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_365_0_cascade_
T_23_16_wire_logic_cluster/lc_5/ltout
T_23_16_wire_logic_cluster/lc_6/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1604_0_cascade_
T_23_16_wire_logic_cluster/lc_4/ltout
T_23_16_wire_logic_cluster/lc_5/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst0_rdata_1_20
T_8_4_wire_bram/ram/RDATA_4
T_8_3_sp4_v_t_38
T_8_7_sp4_v_t_46
T_9_11_sp4_h_l_11
T_13_11_sp4_h_l_7
T_15_11_lc_trk_g2_2
T_15_11_wire_logic_cluster/lc_0/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_i_2Z0Z_0
T_16_22_wire_logic_cluster/lc_6/out
T_17_21_sp4_v_t_45
T_17_17_sp4_v_t_41
T_17_13_sp4_v_t_37
T_18_13_sp4_h_l_0
T_17_13_lc_trk_g0_0
T_17_13_wire_logic_cluster/lc_3/in_1

T_16_22_wire_logic_cluster/lc_6/out
T_16_21_sp4_v_t_44
T_13_21_sp4_h_l_3
T_12_21_lc_trk_g0_3
T_12_21_wire_logic_cluster/lc_2/in_1

T_16_22_wire_logic_cluster/lc_6/out
T_16_22_sp4_h_l_1
T_18_22_lc_trk_g2_4
T_18_22_wire_logic_cluster/lc_5/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.N_525_0
T_17_13_wire_logic_cluster/lc_3/out
T_17_12_sp12_v_t_22
T_17_19_sp4_v_t_38
T_16_22_lc_trk_g2_6
T_16_22_wire_logic_cluster/lc_3/in_1

T_17_13_wire_logic_cluster/lc_3/out
T_17_10_sp4_v_t_46
T_17_14_sp4_v_t_46
T_17_18_sp4_v_t_39
T_14_22_sp4_h_l_7
T_15_22_lc_trk_g2_7
T_15_22_wire_logic_cluster/lc_2/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.sda_i_qZ0Z_2
T_22_21_wire_logic_cluster/lc_7/out
T_22_20_lc_trk_g1_7
T_22_20_wire_logic_cluster/lc_1/in_1

T_22_21_wire_logic_cluster/lc_7/out
T_22_21_lc_trk_g2_7
T_22_21_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst0_rdata_1_17
T_8_4_wire_bram/ram/RDATA_1
T_8_3_sp4_v_t_44
T_8_7_sp4_v_t_44
T_9_11_sp4_h_l_3
T_13_11_sp4_h_l_6
T_13_11_lc_trk_g0_3
T_13_11_wire_logic_cluster/lc_0/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_bitsZ0Z_1
T_6_19_wire_logic_cluster/lc_1/out
T_7_20_lc_trk_g2_1
T_7_20_wire_logic_cluster/lc_4/in_1

T_6_19_wire_logic_cluster/lc_1/out
T_7_19_lc_trk_g0_1
T_7_19_wire_logic_cluster/lc_0/in_1

T_6_19_wire_logic_cluster/lc_1/out
T_6_19_lc_trk_g3_1
T_6_19_wire_logic_cluster/lc_1/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.count_bitsZ0Z_1
T_12_20_wire_logic_cluster/lc_1/out
T_13_19_lc_trk_g3_1
T_13_19_wire_logic_cluster/lc_3/in_1

T_12_20_wire_logic_cluster/lc_1/out
T_12_20_lc_trk_g3_1
T_12_20_wire_logic_cluster/lc_1/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_err_state_0_sqmuxa
T_23_16_wire_logic_cluster/lc_2/out
T_22_17_lc_trk_g1_2
T_22_17_wire_logic_cluster/lc_5/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.un2_count_bits_1_0_a2_0
T_7_19_wire_logic_cluster/lc_1/out
T_7_19_lc_trk_g3_1
T_7_19_input_2_0
T_7_19_wire_logic_cluster/lc_0/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.un2_count_bits_1_0_a2_3
T_7_19_wire_logic_cluster/lc_0/out
T_7_16_sp4_v_t_40
T_8_20_sp4_h_l_11
T_9_20_lc_trk_g3_3
T_9_20_wire_logic_cluster/lc_6/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst1_rdata_1_21
T_8_8_wire_bram/ram/RDATA_5
T_8_8_sp4_h_l_9
T_12_8_sp4_h_l_0
T_16_8_sp4_h_l_0
T_19_8_sp4_v_t_40
T_18_12_lc_trk_g1_5
T_18_12_input_2_0
T_18_12_wire_logic_cluster/lc_0/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst1_rdata_1_23
T_8_8_wire_bram/ram/RDATA_7
T_8_8_sp4_h_l_5
T_12_8_sp4_h_l_1
T_16_8_sp4_h_l_9
T_19_8_sp4_v_t_44
T_18_10_lc_trk_g2_1
T_18_10_input_2_3
T_18_10_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst1_rdata_1_12
T_8_5_wire_bram/ram/RDATA_12
T_8_5_sp4_h_l_11
T_12_5_sp4_h_l_7
T_15_5_sp4_v_t_37
T_16_9_sp4_h_l_6
T_17_9_lc_trk_g2_6
T_17_9_input_2_0
T_17_9_wire_logic_cluster/lc_0/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst1_rdata_1_17
T_8_8_wire_bram/ram/RDATA_1
T_7_8_sp12_h_l_0
T_14_8_sp4_h_l_9
T_13_8_sp4_v_t_38
T_13_11_lc_trk_g0_6
T_13_11_input_2_0
T_13_11_wire_logic_cluster/lc_0/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.N_347_0_cascade_
T_7_19_wire_logic_cluster/lc_2/ltout
T_7_19_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_bitsZ0Z_3
T_6_19_wire_logic_cluster/lc_3/out
T_7_20_lc_trk_g3_3
T_7_20_input_2_4
T_7_20_wire_logic_cluster/lc_4/in_2

T_6_19_wire_logic_cluster/lc_3/out
T_7_19_lc_trk_g1_3
T_7_19_wire_logic_cluster/lc_1/in_1

T_6_19_wire_logic_cluster/lc_3/out
T_6_19_lc_trk_g1_3
T_6_19_wire_logic_cluster/lc_3/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst0_rdata_1_5
T_8_2_wire_bram/ram/RDATA_5
T_8_0_span12_vert_23
T_8_8_sp4_v_t_37
T_9_12_sp4_h_l_0
T_10_12_lc_trk_g3_0
T_10_12_wire_logic_cluster/lc_3/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst1_rdata_1_27
T_8_7_wire_bram/ram/RDATA_11
T_0_7_span12_horz_0
T_13_7_sp12_h_l_0
T_18_7_sp4_h_l_7
T_21_7_sp4_v_t_37
T_20_8_lc_trk_g2_5
T_20_8_input_2_1
T_20_8_wire_logic_cluster/lc_1/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_qZ0Z_2
T_14_22_wire_logic_cluster/lc_0/out
T_11_22_sp12_h_l_0
T_22_10_sp12_v_t_23
T_22_21_lc_trk_g2_3
T_22_21_wire_logic_cluster/lc_6/in_1

T_14_22_wire_logic_cluster/lc_0/out
T_11_22_sp12_h_l_0
T_22_10_sp12_v_t_23
T_22_21_lc_trk_g2_3
T_22_21_wire_logic_cluster/lc_1/in_0

T_14_22_wire_logic_cluster/lc_0/out
T_11_22_sp12_h_l_0
T_22_10_sp12_v_t_23
T_22_19_lc_trk_g3_7
T_22_19_wire_logic_cluster/lc_0/in_0

T_14_22_wire_logic_cluster/lc_0/out
T_11_22_sp12_h_l_0
T_22_10_sp12_v_t_23
T_22_19_lc_trk_g3_7
T_22_19_wire_logic_cluster/lc_3/in_3

T_14_22_wire_logic_cluster/lc_0/out
T_14_22_sp4_h_l_5
T_18_22_sp4_h_l_8
T_21_18_sp4_v_t_39
T_21_21_lc_trk_g0_7
T_21_21_wire_logic_cluster/lc_5/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_844_2
T_22_21_wire_logic_cluster/lc_6/out
T_22_18_sp4_v_t_36
T_21_19_lc_trk_g2_4
T_21_19_wire_logic_cluster/lc_7/in_1

T_22_21_wire_logic_cluster/lc_6/out
T_22_18_sp4_v_t_36
T_21_20_lc_trk_g1_1
T_21_20_wire_logic_cluster/lc_7/in_1

End 

Net : I2C_top_level_inst1_s_data_oreg_26
T_23_15_wire_logic_cluster/lc_7/out
T_21_15_sp12_h_l_1
T_9_15_sp12_h_l_1
T_11_15_sp4_h_l_2
T_10_11_sp4_v_t_42
T_10_7_sp4_v_t_38
T_9_9_lc_trk_g0_3
T_9_9_wire_logic_cluster/lc_2/in_3

T_23_15_wire_logic_cluster/lc_7/out
T_21_15_sp12_h_l_1
T_20_3_sp12_v_t_22
T_20_6_sp4_v_t_42
T_21_10_sp4_h_l_1
T_20_10_sp4_v_t_42
T_21_14_sp4_h_l_1
T_17_14_sp4_h_l_9
T_16_14_lc_trk_g0_1
T_16_14_wire_logic_cluster/lc_4/in_1

T_23_15_wire_logic_cluster/lc_7/out
T_21_15_sp12_h_l_1
T_9_15_sp12_h_l_1
T_11_15_sp4_h_l_2
T_14_15_sp4_v_t_42
T_15_15_sp4_h_l_0
T_14_15_lc_trk_g0_0
T_14_15_wire_logic_cluster/lc_7/in_1

T_23_15_wire_logic_cluster/lc_7/out
T_21_15_sp12_h_l_1
T_20_3_sp12_v_t_22
T_20_6_sp4_v_t_42
T_21_10_sp4_h_l_1
T_20_10_sp4_v_t_42
T_19_11_lc_trk_g3_2
T_19_11_wire_logic_cluster/lc_4/in_3

T_23_15_wire_logic_cluster/lc_7/out
T_21_15_sp12_h_l_1
T_9_15_sp12_h_l_1
T_11_15_sp4_h_l_2
T_10_15_sp4_v_t_45
T_9_16_lc_trk_g3_5
T_9_16_wire_logic_cluster/lc_3/in_1

T_23_15_wire_logic_cluster/lc_7/out
T_21_15_sp12_h_l_1
T_20_3_sp12_v_t_22
T_20_6_sp4_v_t_42
T_21_10_sp4_h_l_1
T_21_10_lc_trk_g1_4
T_21_10_wire_logic_cluster/lc_2/in_3

T_23_15_wire_logic_cluster/lc_7/out
T_23_13_sp4_v_t_43
T_23_9_sp4_v_t_39
T_20_9_sp4_h_l_2
T_22_9_lc_trk_g3_7
T_22_9_wire_logic_cluster/lc_5/in_3

T_23_15_wire_logic_cluster/lc_7/out
T_24_15_lc_trk_g0_7
T_24_15_wire_logic_cluster/lc_0/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst1_rdata_1_24
T_8_7_wire_bram/ram/RDATA_8
T_8_4_sp4_v_t_38
T_9_8_sp4_h_l_3
T_13_8_sp4_h_l_6
T_17_8_sp4_h_l_2
T_18_8_lc_trk_g3_2
T_18_8_input_2_3
T_18_8_wire_logic_cluster/lc_3/in_2

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.un1_c_bit_counter_cry_1
T_13_23_wire_logic_cluster/lc_1/cout
T_13_23_wire_logic_cluster/lc_2/in_3

Net : I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter_RNO_0Z0Z_2
T_13_23_wire_logic_cluster/lc_2/out
T_14_23_lc_trk_g0_2
T_14_23_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_retZ0Z_13
T_14_20_wire_logic_cluster/lc_1/out
T_15_16_sp4_v_t_38
T_14_17_lc_trk_g2_6
T_14_17_wire_logic_cluster/lc_4/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.N_272_i
T_14_17_wire_logic_cluster/lc_4/out
T_15_13_sp4_v_t_44
T_16_13_sp4_h_l_2
T_20_13_sp4_h_l_5
T_23_9_sp4_v_t_46
T_23_12_lc_trk_g0_6
T_23_12_wire_logic_cluster/lc_6/in_0

T_14_17_wire_logic_cluster/lc_4/out
T_15_13_sp4_v_t_44
T_16_13_sp4_h_l_2
T_20_13_sp4_h_l_5
T_23_9_sp4_v_t_46
T_23_12_lc_trk_g0_6
T_23_12_wire_logic_cluster/lc_3/in_1

T_14_17_wire_logic_cluster/lc_4/out
T_15_13_sp4_v_t_44
T_16_13_sp4_h_l_2
T_20_13_sp4_h_l_5
T_23_9_sp4_v_t_46
T_23_10_lc_trk_g3_6
T_23_10_wire_logic_cluster/lc_6/in_1

T_14_17_wire_logic_cluster/lc_4/out
T_15_13_sp4_v_t_44
T_16_13_sp4_h_l_2
T_20_13_sp4_h_l_5
T_23_9_sp4_v_t_46
T_23_10_lc_trk_g3_6
T_23_10_wire_logic_cluster/lc_1/in_0

T_14_17_wire_logic_cluster/lc_4/out
T_15_17_sp12_h_l_0
T_24_17_sp4_h_l_11
T_23_13_sp4_v_t_41
T_22_16_lc_trk_g3_1
T_22_16_wire_logic_cluster/lc_3/in_1

T_14_17_wire_logic_cluster/lc_4/out
T_15_17_sp12_h_l_0
T_24_17_sp4_h_l_11
T_23_13_sp4_v_t_41
T_22_16_lc_trk_g3_1
T_22_16_wire_logic_cluster/lc_6/in_0

T_14_17_wire_logic_cluster/lc_4/out
T_15_17_sp12_h_l_0
T_24_17_sp4_h_l_11
T_23_13_sp4_v_t_41
T_22_15_lc_trk_g1_4
T_22_15_wire_logic_cluster/lc_6/in_1

T_14_17_wire_logic_cluster/lc_4/out
T_15_17_sp12_h_l_0
T_24_17_sp4_h_l_11
T_23_13_sp4_v_t_41
T_22_15_lc_trk_g1_4
T_22_15_wire_logic_cluster/lc_3/in_0

T_14_17_wire_logic_cluster/lc_4/out
T_15_17_sp12_h_l_0
T_24_17_sp4_h_l_11
T_23_13_sp4_v_t_41
T_22_14_lc_trk_g3_1
T_22_14_wire_logic_cluster/lc_4/in_0

T_14_17_wire_logic_cluster/lc_4/out
T_15_17_sp12_h_l_0
T_24_17_sp4_h_l_11
T_23_13_sp4_v_t_41
T_22_14_lc_trk_g3_1
T_22_14_wire_logic_cluster/lc_2/in_0

T_14_17_wire_logic_cluster/lc_4/out
T_15_13_sp4_v_t_44
T_16_13_sp4_h_l_2
T_20_13_sp4_h_l_5
T_24_13_sp4_h_l_5
T_24_13_lc_trk_g0_0
T_24_13_wire_logic_cluster/lc_6/in_0

T_14_17_wire_logic_cluster/lc_4/out
T_15_13_sp4_v_t_44
T_16_13_sp4_h_l_2
T_20_13_sp4_h_l_5
T_24_13_sp4_h_l_5
T_24_13_lc_trk_g0_0
T_24_13_wire_logic_cluster/lc_3/in_1

T_14_17_wire_logic_cluster/lc_4/out
T_13_17_sp4_h_l_0
T_16_13_sp4_v_t_43
T_16_9_sp4_v_t_39
T_16_12_lc_trk_g0_7
T_16_12_wire_logic_cluster/lc_4/in_1

T_14_17_wire_logic_cluster/lc_4/out
T_15_13_sp4_v_t_44
T_16_13_sp4_h_l_2
T_19_9_sp4_v_t_39
T_19_10_lc_trk_g3_7
T_19_10_wire_logic_cluster/lc_6/in_0

T_14_17_wire_logic_cluster/lc_4/out
T_15_13_sp4_v_t_44
T_16_13_sp4_h_l_2
T_19_9_sp4_v_t_39
T_19_10_lc_trk_g3_7
T_19_10_wire_logic_cluster/lc_3/in_1

T_14_17_wire_logic_cluster/lc_4/out
T_15_13_sp4_v_t_44
T_16_13_sp4_h_l_2
T_19_9_sp4_v_t_39
T_18_11_lc_trk_g0_2
T_18_11_wire_logic_cluster/lc_6/in_0

T_14_17_wire_logic_cluster/lc_4/out
T_7_17_sp12_h_l_0
T_18_5_sp12_v_t_23
T_18_11_lc_trk_g3_4
T_18_11_wire_logic_cluster/lc_3/in_0

T_14_17_wire_logic_cluster/lc_4/out
T_14_9_sp12_v_t_23
T_14_13_sp4_v_t_41
T_13_15_lc_trk_g1_4
T_13_15_wire_logic_cluster/lc_6/in_1

T_14_17_wire_logic_cluster/lc_4/out
T_15_17_sp12_h_l_0
T_18_17_sp4_h_l_5
T_19_17_lc_trk_g3_5
T_19_17_wire_logic_cluster/lc_0/in_0

T_14_17_wire_logic_cluster/lc_4/out
T_15_17_sp12_h_l_0
T_18_17_sp4_h_l_5
T_19_17_lc_trk_g3_5
T_19_17_wire_logic_cluster/lc_3/in_1

T_14_17_wire_logic_cluster/lc_4/out
T_15_13_sp4_v_t_44
T_12_13_sp4_h_l_3
T_14_13_lc_trk_g3_6
T_14_13_wire_logic_cluster/lc_4/in_1

T_14_17_wire_logic_cluster/lc_4/out
T_15_13_sp4_v_t_44
T_12_13_sp4_h_l_3
T_14_13_lc_trk_g3_6
T_14_13_wire_logic_cluster/lc_2/in_1

T_14_17_wire_logic_cluster/lc_4/out
T_13_17_sp4_h_l_0
T_16_13_sp4_v_t_43
T_16_9_sp4_v_t_39
T_16_12_lc_trk_g1_7
T_16_12_wire_logic_cluster/lc_3/in_3

T_14_17_wire_logic_cluster/lc_4/out
T_14_9_sp12_v_t_23
T_14_13_sp4_v_t_41
T_13_15_lc_trk_g1_4
T_13_15_wire_logic_cluster/lc_5/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.N_272_i
T_13_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_4
T_18_17_sp4_h_l_0
T_21_13_sp4_v_t_37
T_22_13_sp4_h_l_0
T_21_9_sp4_v_t_40
T_21_12_lc_trk_g0_0
T_21_12_wire_logic_cluster/lc_3/in_1

T_13_17_wire_logic_cluster/lc_2/out
T_13_17_sp4_h_l_9
T_16_13_sp4_v_t_44
T_17_13_sp4_h_l_9
T_20_13_sp4_v_t_39
T_19_15_lc_trk_g0_2
T_19_15_wire_logic_cluster/lc_3/in_1

T_13_17_wire_logic_cluster/lc_2/out
T_13_17_sp4_h_l_9
T_16_13_sp4_v_t_44
T_17_13_sp4_h_l_9
T_20_13_sp4_v_t_39
T_19_15_lc_trk_g0_2
T_19_15_wire_logic_cluster/lc_6/in_0

T_13_17_wire_logic_cluster/lc_2/out
T_13_17_sp4_h_l_9
T_16_13_sp4_v_t_44
T_17_13_sp4_h_l_9
T_20_9_sp4_v_t_44
T_20_12_lc_trk_g0_4
T_20_12_wire_logic_cluster/lc_3/in_1

T_13_17_wire_logic_cluster/lc_2/out
T_13_17_sp4_h_l_9
T_16_13_sp4_v_t_44
T_17_13_sp4_h_l_9
T_20_9_sp4_v_t_44
T_20_12_lc_trk_g0_4
T_20_12_wire_logic_cluster/lc_6/in_0

T_13_17_wire_logic_cluster/lc_2/out
T_14_14_sp4_v_t_45
T_15_14_sp4_h_l_8
T_19_14_sp4_h_l_11
T_22_10_sp4_v_t_46
T_22_12_lc_trk_g3_3
T_22_12_wire_logic_cluster/lc_3/in_1

T_13_17_wire_logic_cluster/lc_2/out
T_14_14_sp4_v_t_45
T_15_14_sp4_h_l_8
T_19_14_sp4_h_l_11
T_22_10_sp4_v_t_46
T_22_12_lc_trk_g3_3
T_22_12_wire_logic_cluster/lc_6/in_0

T_13_17_wire_logic_cluster/lc_2/out
T_14_14_sp4_v_t_45
T_15_14_sp4_h_l_8
T_19_14_sp4_h_l_11
T_23_14_sp4_h_l_11
T_23_14_lc_trk_g0_6
T_23_14_wire_logic_cluster/lc_1/in_1

T_13_17_wire_logic_cluster/lc_2/out
T_14_14_sp4_v_t_45
T_15_14_sp4_h_l_8
T_19_14_sp4_h_l_11
T_23_14_sp4_h_l_11
T_23_14_lc_trk_g0_6
T_23_14_wire_logic_cluster/lc_4/in_0

T_13_17_wire_logic_cluster/lc_2/out
T_13_7_sp12_v_t_23
T_13_9_sp4_v_t_43
T_13_12_lc_trk_g0_3
T_13_12_wire_logic_cluster/lc_5/in_0

T_13_17_wire_logic_cluster/lc_2/out
T_13_17_sp4_h_l_9
T_16_13_sp4_v_t_44
T_16_9_sp4_v_t_37
T_15_12_lc_trk_g2_5
T_15_12_wire_logic_cluster/lc_5/in_0

T_13_17_wire_logic_cluster/lc_2/out
T_13_17_sp4_h_l_9
T_16_13_sp4_v_t_44
T_17_13_sp4_h_l_9
T_19_13_lc_trk_g3_4
T_19_13_wire_logic_cluster/lc_4/in_1

T_13_17_wire_logic_cluster/lc_2/out
T_14_14_sp4_v_t_45
T_15_14_sp4_h_l_8
T_14_14_lc_trk_g0_0
T_14_14_wire_logic_cluster/lc_5/in_1

T_13_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_4
T_18_17_sp4_h_l_0
T_21_13_sp4_v_t_43
T_21_16_lc_trk_g1_3
T_21_16_wire_logic_cluster/lc_1/in_1

T_13_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_4
T_18_17_sp4_h_l_0
T_21_13_sp4_v_t_43
T_21_16_lc_trk_g1_3
T_21_16_wire_logic_cluster/lc_4/in_0

T_13_17_wire_logic_cluster/lc_2/out
T_13_17_sp4_h_l_9
T_16_13_sp4_v_t_44
T_17_13_sp4_h_l_9
T_19_13_lc_trk_g3_4
T_19_13_wire_logic_cluster/lc_2/in_1

T_13_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_4
T_18_17_sp4_h_l_0
T_21_13_sp4_v_t_43
T_20_15_lc_trk_g1_6
T_20_15_wire_logic_cluster/lc_2/in_3

T_13_17_wire_logic_cluster/lc_2/out
T_14_14_sp4_v_t_45
T_15_14_sp4_h_l_8
T_19_14_sp4_h_l_11
T_22_10_sp4_v_t_46
T_22_11_lc_trk_g3_6
T_22_11_wire_logic_cluster/lc_7/in_0

T_13_17_wire_logic_cluster/lc_2/out
T_14_14_sp4_v_t_45
T_15_14_sp4_h_l_8
T_14_14_lc_trk_g0_0
T_14_14_wire_logic_cluster/lc_3/in_1

T_13_17_wire_logic_cluster/lc_2/out
T_14_14_sp4_v_t_45
T_15_14_sp4_h_l_8
T_17_14_lc_trk_g2_5
T_17_14_wire_logic_cluster/lc_3/in_0

T_13_17_wire_logic_cluster/lc_2/out
T_13_17_sp4_h_l_9
T_16_13_sp4_v_t_44
T_16_9_sp4_v_t_37
T_15_12_lc_trk_g2_5
T_15_12_wire_logic_cluster/lc_4/in_3

T_13_17_wire_logic_cluster/lc_2/out
T_13_17_sp4_h_l_9
T_16_13_sp4_v_t_44
T_17_13_sp4_h_l_9
T_16_13_lc_trk_g1_1
T_16_13_wire_logic_cluster/lc_5/in_3

T_13_17_wire_logic_cluster/lc_2/out
T_13_17_sp4_h_l_9
T_16_13_sp4_v_t_44
T_17_13_sp4_h_l_9
T_17_13_lc_trk_g1_4
T_17_13_wire_logic_cluster/lc_6/in_1

T_13_17_wire_logic_cluster/lc_2/out
T_13_17_sp4_h_l_9
T_16_13_sp4_v_t_44
T_17_13_sp4_h_l_9
T_17_13_lc_trk_g1_4
T_17_13_wire_logic_cluster/lc_7/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_retZ0Z_4
T_13_17_wire_logic_cluster/lc_1/out
T_13_17_lc_trk_g2_1
T_13_17_wire_logic_cluster/lc_2/in_3

End 

Net : I2C_top_level_inst1_s_data_oreg_19
T_16_9_wire_logic_cluster/lc_2/out
T_11_9_sp12_h_l_0
T_12_9_sp4_h_l_3
T_11_9_sp4_v_t_44
T_11_12_lc_trk_g0_4
T_11_12_input_2_0
T_11_12_wire_logic_cluster/lc_0/in_2

T_16_9_wire_logic_cluster/lc_2/out
T_11_9_sp12_h_l_0
T_12_9_sp4_h_l_3
T_11_5_sp4_v_t_38
T_10_7_lc_trk_g0_3
T_10_7_wire_logic_cluster/lc_4/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_11_9_sp12_h_l_0
T_12_9_sp4_h_l_3
T_16_9_sp4_h_l_11
T_20_9_sp4_h_l_7
T_23_9_sp4_v_t_37
T_22_10_lc_trk_g2_5
T_22_10_wire_logic_cluster/lc_0/in_1

T_16_9_wire_logic_cluster/lc_2/out
T_11_9_sp12_h_l_0
T_12_9_sp4_h_l_3
T_16_9_sp4_h_l_11
T_20_9_sp4_h_l_7
T_23_9_sp4_v_t_37
T_22_11_lc_trk_g1_0
T_22_11_wire_logic_cluster/lc_2/in_1

T_16_9_wire_logic_cluster/lc_2/out
T_11_9_sp12_h_l_0
T_18_9_sp4_h_l_9
T_22_9_sp4_h_l_0
T_25_9_sp4_v_t_40
T_24_11_lc_trk_g0_5
T_24_11_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_11_9_sp12_h_l_0
T_12_9_sp4_h_l_3
T_16_9_sp4_h_l_11
T_15_9_sp4_v_t_40
T_15_13_lc_trk_g1_5
T_15_13_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_11_9_sp12_h_l_0
T_18_9_sp4_h_l_9
T_22_9_sp4_h_l_0
T_21_9_sp4_v_t_37
T_21_10_lc_trk_g2_5
T_21_10_wire_logic_cluster/lc_4/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_11_9_sp12_h_l_0
T_18_9_sp4_h_l_9
T_22_9_sp4_h_l_0
T_25_9_sp4_v_t_40
T_25_13_sp4_v_t_36
T_24_14_lc_trk_g2_4
T_24_14_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_11_9_sp12_h_l_0
T_18_9_sp4_h_l_9
T_22_9_sp4_h_l_0
T_23_9_lc_trk_g3_0
T_23_9_wire_logic_cluster/lc_2/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_90_0
T_23_22_wire_logic_cluster/lc_6/out
T_23_22_lc_trk_g0_6
T_23_22_wire_logic_cluster/lc_5/in_3

T_23_22_wire_logic_cluster/lc_6/out
T_24_20_sp4_v_t_40
T_24_21_lc_trk_g3_0
T_24_21_wire_logic_cluster/lc_1/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1776
T_23_22_wire_logic_cluster/lc_5/out
T_23_21_lc_trk_g0_5
T_23_21_wire_logic_cluster/lc_5/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst0_rdata_1_13
T_8_1_wire_bram/ram/RDATA_13
T_3_1_sp12_h_l_0
T_14_1_sp12_v_t_23
T_14_9_lc_trk_g2_0
T_14_9_wire_logic_cluster/lc_0/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.c_data_system_oZ0Z_26
T_9_16_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g1_3
T_9_16_wire_logic_cluster/lc_1/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.c_state_1
T_7_21_wire_logic_cluster/lc_6/out
T_7_22_lc_trk_g0_6
T_7_22_wire_logic_cluster/lc_3/in_3

T_7_21_wire_logic_cluster/lc_6/out
T_7_18_sp4_v_t_36
T_8_22_sp4_h_l_1
T_10_22_lc_trk_g3_4
T_10_22_wire_logic_cluster/lc_0/in_3

T_7_21_wire_logic_cluster/lc_6/out
T_7_20_sp4_v_t_44
T_8_20_sp4_h_l_2
T_9_20_lc_trk_g2_2
T_9_20_wire_logic_cluster/lc_7/in_3

T_7_21_wire_logic_cluster/lc_6/out
T_7_20_sp4_v_t_44
T_8_20_sp4_h_l_2
T_10_20_lc_trk_g3_7
T_10_20_wire_logic_cluster/lc_0/in_0

T_7_21_wire_logic_cluster/lc_6/out
T_7_20_sp4_v_t_44
T_8_20_sp4_h_l_2
T_10_20_lc_trk_g3_7
T_10_20_wire_logic_cluster/lc_4/in_0

T_7_21_wire_logic_cluster/lc_6/out
T_7_20_sp4_v_t_44
T_8_20_sp4_h_l_2
T_10_20_lc_trk_g3_7
T_10_20_wire_logic_cluster/lc_2/in_0

T_7_21_wire_logic_cluster/lc_6/out
T_7_20_sp4_v_t_44
T_8_20_sp4_h_l_2
T_10_20_lc_trk_g3_7
T_10_20_wire_logic_cluster/lc_6/in_0

T_7_21_wire_logic_cluster/lc_6/out
T_7_20_sp4_v_t_44
T_8_20_sp4_h_l_2
T_10_20_lc_trk_g3_7
T_10_20_wire_logic_cluster/lc_3/in_1

T_7_21_wire_logic_cluster/lc_6/out
T_6_21_sp12_h_l_0
T_10_21_lc_trk_g1_3
T_10_21_wire_logic_cluster/lc_4/in_0

T_7_21_wire_logic_cluster/lc_6/out
T_6_21_sp12_h_l_0
T_10_21_lc_trk_g1_3
T_10_21_wire_logic_cluster/lc_0/in_0

T_7_21_wire_logic_cluster/lc_6/out
T_6_21_sp12_h_l_0
T_10_21_lc_trk_g1_3
T_10_21_wire_logic_cluster/lc_6/in_0

T_7_21_wire_logic_cluster/lc_6/out
T_6_21_sp12_h_l_0
T_9_21_lc_trk_g0_0
T_9_21_wire_logic_cluster/lc_6/in_0

T_7_21_wire_logic_cluster/lc_6/out
T_6_21_sp12_h_l_0
T_9_21_lc_trk_g0_0
T_9_21_wire_logic_cluster/lc_2/in_0

T_7_21_wire_logic_cluster/lc_6/out
T_6_21_sp12_h_l_0
T_9_21_lc_trk_g0_0
T_9_21_wire_logic_cluster/lc_5/in_1

T_7_21_wire_logic_cluster/lc_6/out
T_6_21_sp12_h_l_0
T_9_21_lc_trk_g0_0
T_9_21_wire_logic_cluster/lc_7/in_1

T_7_21_wire_logic_cluster/lc_6/out
T_6_21_sp12_h_l_0
T_10_21_lc_trk_g1_3
T_10_21_wire_logic_cluster/lc_7/in_3

T_7_21_wire_logic_cluster/lc_6/out
T_6_21_sp12_h_l_0
T_10_21_lc_trk_g1_3
T_10_21_wire_logic_cluster/lc_5/in_3

T_7_21_wire_logic_cluster/lc_6/out
T_6_21_sp12_h_l_0
T_10_21_lc_trk_g1_3
T_10_21_wire_logic_cluster/lc_1/in_3

T_7_21_wire_logic_cluster/lc_6/out
T_6_21_sp12_h_l_0
T_10_21_lc_trk_g1_3
T_10_21_wire_logic_cluster/lc_3/in_3

T_7_21_wire_logic_cluster/lc_6/out
T_7_21_lc_trk_g3_6
T_7_21_wire_logic_cluster/lc_6/in_3

T_7_21_wire_logic_cluster/lc_6/out
T_7_22_lc_trk_g0_6
T_7_22_wire_logic_cluster/lc_1/in_3

T_7_21_wire_logic_cluster/lc_6/out
T_7_20_sp4_v_t_44
T_6_22_lc_trk_g0_2
T_6_22_input_2_6
T_6_22_wire_logic_cluster/lc_6/in_2

T_7_21_wire_logic_cluster/lc_6/out
T_7_20_sp4_v_t_44
T_8_20_sp4_h_l_2
T_9_20_lc_trk_g3_2
T_9_20_wire_logic_cluster/lc_4/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.N_391_i
T_7_22_wire_logic_cluster/lc_3/out
T_7_22_sp4_h_l_11
T_9_22_lc_trk_g3_6
T_9_22_wire_logic_cluster/lc_1/in_0

T_7_22_wire_logic_cluster/lc_3/out
T_7_22_sp4_h_l_11
T_9_22_lc_trk_g3_6
T_9_22_wire_logic_cluster/lc_3/in_0

T_7_22_wire_logic_cluster/lc_3/out
T_7_22_sp4_h_l_11
T_9_22_lc_trk_g2_6
T_9_22_wire_logic_cluster/lc_0/in_0

T_7_22_wire_logic_cluster/lc_3/out
T_7_22_sp4_h_l_11
T_9_22_lc_trk_g2_6
T_9_22_wire_logic_cluster/lc_2/in_0

T_7_22_wire_logic_cluster/lc_3/out
T_7_22_sp4_h_l_11
T_9_22_lc_trk_g2_6
T_9_22_wire_logic_cluster/lc_4/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst1_rdata_1_4
T_8_6_wire_bram/ram/RDATA_4
T_9_6_sp4_h_l_6
T_12_6_sp4_v_t_43
T_12_10_sp4_v_t_44
T_12_14_lc_trk_g0_1
T_12_14_input_2_1
T_12_14_wire_logic_cluster/lc_1/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst0_rdata_1_29
T_8_3_wire_bram/ram/RDATA_13
T_8_3_sp4_h_l_9
T_11_3_sp4_v_t_39
T_12_7_sp4_h_l_2
T_16_7_sp4_h_l_2
T_19_7_sp4_v_t_42
T_19_9_lc_trk_g2_7
T_19_9_wire_logic_cluster/lc_1/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_bitsZ0Z_0
T_6_19_wire_logic_cluster/lc_0/out
T_7_20_lc_trk_g3_0
T_7_20_wire_logic_cluster/lc_4/in_3

T_6_19_wire_logic_cluster/lc_0/out
T_7_19_lc_trk_g1_0
T_7_19_wire_logic_cluster/lc_0/in_3

T_6_19_wire_logic_cluster/lc_0/out
T_6_19_lc_trk_g3_0
T_6_19_wire_logic_cluster/lc_0/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.count_bitsZ0Z_0
T_12_20_wire_logic_cluster/lc_0/out
T_13_19_lc_trk_g2_0
T_13_19_wire_logic_cluster/lc_3/in_3

T_12_20_wire_logic_cluster/lc_0/out
T_12_20_lc_trk_g3_0
T_12_20_wire_logic_cluster/lc_0/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst0_rdata_1_22
T_8_4_wire_bram/ram/RDATA_6
T_7_4_sp4_h_l_10
T_11_4_sp4_h_l_6
T_14_4_sp4_v_t_46
T_13_7_lc_trk_g3_6
T_13_7_wire_logic_cluster/lc_3/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst0_rdata_1_27
T_8_3_wire_bram/ram/RDATA_11
T_9_3_sp12_h_l_0
T_18_3_sp4_h_l_11
T_21_3_sp4_v_t_46
T_21_7_sp4_v_t_46
T_20_8_lc_trk_g3_6
T_20_8_wire_logic_cluster/lc_1/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_0
T_15_18_wire_logic_cluster/lc_0/out
T_15_16_sp4_v_t_45
T_12_20_sp4_h_l_8
T_13_20_lc_trk_g2_0
T_13_20_wire_logic_cluster/lc_1/in_3

T_15_18_wire_logic_cluster/lc_0/out
T_15_16_sp4_v_t_45
T_16_16_sp4_h_l_1
T_20_16_sp4_h_l_4
T_23_12_sp4_v_t_41
T_23_8_sp4_v_t_42
T_23_10_lc_trk_g3_7
T_23_10_wire_logic_cluster/lc_2/in_0

T_15_18_wire_logic_cluster/lc_0/out
T_15_16_sp4_v_t_45
T_16_16_sp4_h_l_1
T_20_16_sp4_h_l_4
T_23_12_sp4_v_t_41
T_23_8_sp4_v_t_42
T_23_10_lc_trk_g3_7
T_23_10_wire_logic_cluster/lc_7/in_3

T_15_18_wire_logic_cluster/lc_0/out
T_15_16_sp4_v_t_45
T_16_16_sp4_h_l_1
T_19_12_sp4_v_t_42
T_19_8_sp4_v_t_47
T_19_10_lc_trk_g2_2
T_19_10_wire_logic_cluster/lc_4/in_0

T_15_18_wire_logic_cluster/lc_0/out
T_15_16_sp4_v_t_45
T_16_16_sp4_h_l_1
T_20_16_sp4_h_l_4
T_23_12_sp4_v_t_41
T_22_15_lc_trk_g3_1
T_22_15_wire_logic_cluster/lc_4/in_0

T_15_18_wire_logic_cluster/lc_0/out
T_16_16_sp4_v_t_44
T_17_16_sp4_h_l_9
T_21_16_sp4_h_l_9
T_24_12_sp4_v_t_44
T_24_13_lc_trk_g2_4
T_24_13_wire_logic_cluster/lc_4/in_0

T_15_18_wire_logic_cluster/lc_0/out
T_15_16_sp4_v_t_45
T_16_16_sp4_h_l_1
T_19_12_sp4_v_t_42
T_19_8_sp4_v_t_47
T_19_10_lc_trk_g2_2
T_19_10_wire_logic_cluster/lc_7/in_3

T_15_18_wire_logic_cluster/lc_0/out
T_15_16_sp4_v_t_45
T_16_16_sp4_h_l_1
T_20_16_sp4_h_l_4
T_23_12_sp4_v_t_41
T_22_15_lc_trk_g3_1
T_22_15_wire_logic_cluster/lc_7/in_3

T_15_18_wire_logic_cluster/lc_0/out
T_15_16_sp4_v_t_45
T_16_16_sp4_h_l_1
T_20_16_sp4_h_l_4
T_23_12_sp4_v_t_41
T_22_14_lc_trk_g0_4
T_22_14_wire_logic_cluster/lc_5/in_3

T_15_18_wire_logic_cluster/lc_0/out
T_15_16_sp4_v_t_45
T_16_16_sp4_h_l_1
T_20_16_sp4_h_l_4
T_23_12_sp4_v_t_41
T_22_14_lc_trk_g0_4
T_22_14_wire_logic_cluster/lc_3/in_3

T_15_18_wire_logic_cluster/lc_0/out
T_16_16_sp4_v_t_44
T_17_16_sp4_h_l_9
T_21_16_sp4_h_l_9
T_24_12_sp4_v_t_44
T_24_13_lc_trk_g2_4
T_24_13_wire_logic_cluster/lc_7/in_3

T_15_18_wire_logic_cluster/lc_0/out
T_15_16_sp4_v_t_45
T_16_16_sp4_h_l_1
T_19_16_sp4_v_t_43
T_19_17_lc_trk_g3_3
T_19_17_wire_logic_cluster/lc_4/in_0

T_15_18_wire_logic_cluster/lc_0/out
T_15_15_sp4_v_t_40
T_15_11_sp4_v_t_36
T_16_11_sp4_h_l_6
T_18_11_lc_trk_g2_3
T_18_11_wire_logic_cluster/lc_7/in_0

T_15_18_wire_logic_cluster/lc_0/out
T_12_18_sp12_h_l_0
T_23_6_sp12_v_t_23
T_23_12_lc_trk_g2_4
T_23_12_wire_logic_cluster/lc_4/in_0

T_15_18_wire_logic_cluster/lc_0/out
T_15_16_sp4_v_t_45
T_16_16_sp4_h_l_1
T_20_16_sp4_h_l_4
T_22_16_lc_trk_g2_1
T_22_16_wire_logic_cluster/lc_7/in_0

T_15_18_wire_logic_cluster/lc_0/out
T_15_16_sp4_v_t_45
T_16_16_sp4_h_l_1
T_19_16_sp4_v_t_43
T_19_17_lc_trk_g3_3
T_19_17_wire_logic_cluster/lc_1/in_3

T_15_18_wire_logic_cluster/lc_0/out
T_15_15_sp4_v_t_40
T_15_11_sp4_v_t_36
T_16_11_sp4_h_l_6
T_18_11_lc_trk_g2_3
T_18_11_wire_logic_cluster/lc_4/in_3

T_15_18_wire_logic_cluster/lc_0/out
T_12_18_sp12_h_l_0
T_23_6_sp12_v_t_23
T_23_12_lc_trk_g2_4
T_23_12_wire_logic_cluster/lc_7/in_3

T_15_18_wire_logic_cluster/lc_0/out
T_15_16_sp4_v_t_45
T_16_16_sp4_h_l_1
T_20_16_sp4_h_l_4
T_22_16_lc_trk_g2_1
T_22_16_wire_logic_cluster/lc_4/in_3

T_15_18_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_36
T_16_10_sp4_v_t_44
T_16_12_lc_trk_g3_1
T_16_12_wire_logic_cluster/lc_0/in_0

T_15_18_wire_logic_cluster/lc_0/out
T_15_15_sp4_v_t_40
T_12_15_sp4_h_l_11
T_13_15_lc_trk_g3_3
T_13_15_wire_logic_cluster/lc_2/in_0

T_15_18_wire_logic_cluster/lc_0/out
T_15_15_sp4_v_t_40
T_15_11_sp4_v_t_36
T_14_13_lc_trk_g1_1
T_14_13_wire_logic_cluster/lc_3/in_3

T_15_18_wire_logic_cluster/lc_0/out
T_15_15_sp4_v_t_40
T_15_11_sp4_v_t_36
T_14_13_lc_trk_g1_1
T_14_13_wire_logic_cluster/lc_5/in_3

T_15_18_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_36
T_16_10_sp4_v_t_44
T_16_12_lc_trk_g3_1
T_16_12_wire_logic_cluster/lc_5/in_3

T_15_18_wire_logic_cluster/lc_0/out
T_15_15_sp4_v_t_40
T_12_15_sp4_h_l_11
T_13_15_lc_trk_g3_3
T_13_15_wire_logic_cluster/lc_7/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst1_rdata_1_13
T_8_5_wire_bram/ram/RDATA_13
T_8_5_sp4_h_l_9
T_11_5_sp4_v_t_39
T_12_9_sp4_h_l_2
T_14_9_lc_trk_g3_7
T_14_9_input_2_0
T_14_9_wire_logic_cluster/lc_0/in_2

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.un1_c_bit_counter_cry_0
T_13_23_wire_logic_cluster/lc_0/cout
T_13_23_wire_logic_cluster/lc_1/in_3

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_stateZ0Z_24
T_22_20_wire_logic_cluster/lc_6/out
T_22_20_lc_trk_g2_6
T_22_20_wire_logic_cluster/lc_3/in_3

T_22_20_wire_logic_cluster/lc_6/out
T_23_20_lc_trk_g0_6
T_23_20_wire_logic_cluster/lc_4/in_0

T_22_20_wire_logic_cluster/lc_6/out
T_22_20_lc_trk_g2_6
T_22_20_wire_logic_cluster/lc_5/in_3

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter_RNO_0Z0Z_1
T_13_23_wire_logic_cluster/lc_1/out
T_14_23_lc_trk_g1_1
T_14_23_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_50hz_qZ0Z_1
T_14_22_wire_logic_cluster/lc_2/out
T_14_22_lc_trk_g3_2
T_14_22_wire_logic_cluster/lc_4/in_3

T_14_22_wire_logic_cluster/lc_2/out
T_14_22_lc_trk_g3_2
T_14_22_wire_logic_cluster/lc_3/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.N_377_1_cascade_
T_6_20_wire_logic_cluster/lc_3/ltout
T_6_20_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.N_520_0
T_16_22_wire_logic_cluster/lc_0/out
T_15_22_lc_trk_g3_0
T_15_22_wire_logic_cluster/lc_6/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.N_377_0
T_6_20_wire_logic_cluster/lc_4/out
T_6_19_lc_trk_g1_4
T_6_19_wire_logic_cluster/lc_1/in_0

T_6_20_wire_logic_cluster/lc_4/out
T_6_19_lc_trk_g1_4
T_6_19_wire_logic_cluster/lc_3/in_0

T_6_20_wire_logic_cluster/lc_4/out
T_6_19_lc_trk_g0_4
T_6_19_wire_logic_cluster/lc_0/in_0

T_6_20_wire_logic_cluster/lc_4/out
T_6_19_lc_trk_g0_4
T_6_19_wire_logic_cluster/lc_2/in_0

T_6_20_wire_logic_cluster/lc_4/out
T_6_19_lc_trk_g0_4
T_6_19_wire_logic_cluster/lc_4/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.n_state41
T_14_22_wire_logic_cluster/lc_4/out
T_12_22_sp4_h_l_5
T_11_22_lc_trk_g0_5
T_11_22_wire_logic_cluster/lc_6/in_3

T_14_22_wire_logic_cluster/lc_4/out
T_13_22_lc_trk_g2_4
T_13_22_wire_logic_cluster/lc_3/in_1

T_14_22_wire_logic_cluster/lc_4/out
T_13_22_lc_trk_g3_4
T_13_22_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.N_1965
T_17_13_wire_logic_cluster/lc_1/out
T_17_10_sp12_v_t_22
T_6_22_sp12_h_l_1
T_16_22_lc_trk_g1_6
T_16_22_wire_logic_cluster/lc_0/in_1

T_17_13_wire_logic_cluster/lc_1/out
T_17_10_sp12_v_t_22
T_6_22_sp12_h_l_1
T_16_22_lc_trk_g1_6
T_16_22_wire_logic_cluster/lc_6/in_1

T_17_13_wire_logic_cluster/lc_1/out
T_17_10_sp12_v_t_22
T_6_22_sp12_h_l_1
T_15_22_lc_trk_g1_5
T_15_22_wire_logic_cluster/lc_1/in_3

T_17_13_wire_logic_cluster/lc_1/out
T_17_10_sp12_v_t_22
T_17_17_sp4_v_t_38
T_14_21_sp4_h_l_3
T_15_21_lc_trk_g2_3
T_15_21_wire_logic_cluster/lc_6/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_212
T_23_21_wire_logic_cluster/lc_2/out
T_23_21_lc_trk_g2_2
T_23_21_input_2_0
T_23_21_wire_logic_cluster/lc_0/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_data32_0_26
T_12_12_wire_logic_cluster/lc_4/out
T_13_11_sp4_v_t_41
T_14_15_sp4_h_l_10
T_18_15_sp4_h_l_10
T_22_15_sp4_h_l_1
T_23_15_lc_trk_g2_1
T_23_15_input_2_7
T_23_15_wire_logic_cluster/lc_7/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_retZ0Z_6
T_17_22_wire_logic_cluster/lc_5/out
T_17_21_lc_trk_g0_5
T_17_21_wire_logic_cluster/lc_2/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.N_68_0
T_11_22_wire_logic_cluster/lc_6/out
T_10_22_sp12_h_l_0
T_13_22_lc_trk_g0_0
T_13_22_wire_logic_cluster/lc_1/in_1

T_11_22_wire_logic_cluster/lc_6/out
T_12_22_lc_trk_g0_6
T_12_22_wire_logic_cluster/lc_2/in_0

T_11_22_wire_logic_cluster/lc_6/out
T_12_22_lc_trk_g0_6
T_12_22_wire_logic_cluster/lc_0/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.N_349
T_12_15_wire_logic_cluster/lc_1/out
T_13_15_sp4_h_l_2
T_16_15_sp4_v_t_42
T_16_19_sp4_v_t_42
T_16_22_lc_trk_g1_2
T_16_22_wire_logic_cluster/lc_0/in_3

T_12_15_wire_logic_cluster/lc_1/out
T_13_15_sp4_h_l_2
T_16_15_sp4_v_t_42
T_16_19_sp4_v_t_42
T_16_22_lc_trk_g1_2
T_16_22_wire_logic_cluster/lc_6/in_3

T_12_15_wire_logic_cluster/lc_1/out
T_13_15_sp4_h_l_2
T_16_15_sp4_v_t_42
T_16_19_sp4_v_t_42
T_15_21_lc_trk_g1_7
T_15_21_wire_logic_cluster/lc_6/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_state_ns_i_i_a2_11_0_cascade_
T_23_18_wire_logic_cluster/lc_4/ltout
T_23_18_wire_logic_cluster/lc_5/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst0_rdata_1_3
T_8_2_wire_bram/ram/RDATA_3
T_9_2_sp4_h_l_8
T_12_2_sp4_v_t_45
T_12_6_sp4_v_t_46
T_11_10_lc_trk_g2_3
T_11_10_wire_logic_cluster/lc_3/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_state_ns_i_i_a2_6_0
T_23_18_wire_logic_cluster/lc_1/out
T_23_18_lc_trk_g2_1
T_23_18_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst0_rdata_1_14
T_8_1_wire_bram/ram/RDATA_14
T_9_1_sp4_h_l_2
T_12_1_sp4_v_t_42
T_12_5_sp4_v_t_42
T_12_9_lc_trk_g1_7
T_12_9_wire_logic_cluster/lc_0/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst2_rdata_1_9
T_8_9_wire_bram/ram/RDATA_9
T_7_9_sp4_h_l_4
T_10_9_sp4_v_t_41
T_11_13_sp4_h_l_10
T_12_13_lc_trk_g3_2
T_12_13_wire_logic_cluster/lc_0/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst1_rdata_1_22
T_8_8_wire_bram/ram/RDATA_6
T_7_8_sp4_h_l_10
T_11_8_sp4_h_l_1
T_14_4_sp4_v_t_42
T_13_7_lc_trk_g3_2
T_13_7_input_2_3
T_13_7_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.c_state_0_0
T_7_21_wire_logic_cluster/lc_1/out
T_7_22_lc_trk_g1_1
T_7_22_wire_logic_cluster/lc_3/in_1

T_7_21_wire_logic_cluster/lc_1/out
T_7_18_sp4_v_t_42
T_8_22_sp4_h_l_7
T_10_22_lc_trk_g3_2
T_10_22_wire_logic_cluster/lc_0/in_1

T_7_21_wire_logic_cluster/lc_1/out
T_7_21_sp4_h_l_7
T_10_17_sp4_v_t_36
T_9_20_lc_trk_g2_4
T_9_20_wire_logic_cluster/lc_7/in_1

T_7_21_wire_logic_cluster/lc_1/out
T_7_21_lc_trk_g2_1
T_7_21_wire_logic_cluster/lc_6/in_1

T_7_21_wire_logic_cluster/lc_1/out
T_7_22_lc_trk_g1_1
T_7_22_wire_logic_cluster/lc_1/in_1

T_7_21_wire_logic_cluster/lc_1/out
T_6_22_lc_trk_g0_1
T_6_22_wire_logic_cluster/lc_6/in_1

T_7_21_wire_logic_cluster/lc_1/out
T_6_22_lc_trk_g0_1
T_6_22_wire_logic_cluster/lc_5/in_0

T_7_21_wire_logic_cluster/lc_1/out
T_7_21_sp4_h_l_7
T_10_17_sp4_v_t_36
T_9_20_lc_trk_g2_4
T_9_20_wire_logic_cluster/lc_4/in_0

T_7_21_wire_logic_cluster/lc_1/out
T_7_21_sp4_h_l_7
T_6_21_sp4_v_t_42
T_5_22_lc_trk_g3_2
T_5_22_wire_logic_cluster/lc_2/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_230_cascade_
T_23_16_wire_logic_cluster/lc_1/ltout
T_23_16_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_50hz_qZ0Z_2
T_14_22_wire_logic_cluster/lc_3/out
T_14_22_lc_trk_g0_3
T_14_22_wire_logic_cluster/lc_4/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst0_rdata_1_1
T_8_2_wire_bram/ram/RDATA_1
T_0_2_span12_horz_4
T_10_2_sp12_v_t_23
T_10_10_lc_trk_g2_0
T_10_10_wire_logic_cluster/lc_0/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst1_rdata_1_25
T_8_7_wire_bram/ram/RDATA_9
T_7_7_sp12_h_l_0
T_16_7_sp4_h_l_11
T_20_7_sp4_h_l_7
T_23_7_sp4_v_t_37
T_23_11_lc_trk_g1_0
T_23_11_input_2_1
T_23_11_wire_logic_cluster/lc_1/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst1_rdata_1_5
T_8_6_wire_bram/ram/RDATA_5
T_8_6_sp4_h_l_9
T_11_6_sp4_v_t_39
T_11_10_sp4_v_t_47
T_10_12_lc_trk_g0_1
T_10_12_input_2_3
T_10_12_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_dataZ0Z_3
T_5_16_wire_logic_cluster/lc_6/out
T_6_17_lc_trk_g2_6
T_6_17_wire_logic_cluster/lc_4/in_0

T_5_16_wire_logic_cluster/lc_6/out
T_6_14_sp4_v_t_40
T_6_18_lc_trk_g1_5
T_6_18_wire_logic_cluster/lc_3/in_1

T_5_16_wire_logic_cluster/lc_6/out
T_5_16_lc_trk_g3_6
T_5_16_wire_logic_cluster/lc_6/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_s_data_system_o_0
T_12_15_wire_logic_cluster/lc_0/out
T_12_13_sp4_v_t_45
T_13_13_sp4_h_l_8
T_17_13_sp4_h_l_11
T_17_13_lc_trk_g0_6
T_17_13_wire_logic_cluster/lc_2/in_0

T_12_15_wire_logic_cluster/lc_0/out
T_12_13_sp4_v_t_45
T_13_13_sp4_h_l_8
T_17_13_sp4_h_l_11
T_17_13_lc_trk_g0_6
T_17_13_wire_logic_cluster/lc_1/in_1

T_12_15_wire_logic_cluster/lc_0/out
T_12_13_sp4_v_t_45
T_13_13_sp4_h_l_8
T_17_13_sp4_h_l_11
T_17_13_lc_trk_g0_6
T_17_13_wire_logic_cluster/lc_3/in_3

T_12_15_wire_logic_cluster/lc_0/out
T_12_13_sp4_v_t_45
T_13_13_sp4_h_l_8
T_17_13_sp4_h_l_11
T_16_9_sp4_v_t_46
T_17_9_sp4_h_l_11
T_18_9_lc_trk_g2_3
T_18_9_wire_logic_cluster/lc_7/in_0

T_12_15_wire_logic_cluster/lc_0/out
T_12_15_lc_trk_g0_0
T_12_15_wire_logic_cluster/lc_1/in_1

T_12_15_wire_logic_cluster/lc_0/out
T_12_11_sp12_v_t_23
T_13_23_sp12_h_l_0
T_16_23_sp4_h_l_5
T_19_19_sp4_v_t_40
T_18_22_lc_trk_g3_0
T_18_22_wire_logic_cluster/lc_5/in_0

T_12_15_wire_logic_cluster/lc_0/out
T_12_11_sp12_v_t_23
T_13_23_sp12_h_l_0
T_14_23_sp4_h_l_3
T_13_19_sp4_v_t_45
T_13_22_lc_trk_g1_5
T_13_22_wire_logic_cluster/lc_7/in_1

T_12_15_wire_logic_cluster/lc_0/out
T_12_15_lc_trk_g0_0
T_12_15_wire_logic_cluster/lc_0/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_80_0
T_24_21_wire_logic_cluster/lc_7/out
T_24_16_sp12_v_t_22
T_24_18_lc_trk_g2_5
T_24_18_wire_logic_cluster/lc_2/in_1

T_24_21_wire_logic_cluster/lc_7/out
T_25_20_sp4_v_t_47
T_22_20_sp4_h_l_10
T_21_20_lc_trk_g0_2
T_21_20_input_2_0
T_21_20_wire_logic_cluster/lc_0/in_2

T_24_21_wire_logic_cluster/lc_7/out
T_25_20_sp4_v_t_47
T_22_20_sp4_h_l_10
T_22_20_lc_trk_g0_7
T_22_20_wire_logic_cluster/lc_5/in_0

T_24_21_wire_logic_cluster/lc_7/out
T_22_21_sp4_h_l_11
T_21_21_lc_trk_g1_3
T_21_21_wire_logic_cluster/lc_3/in_3

T_24_21_wire_logic_cluster/lc_7/out
T_25_20_sp4_v_t_47
T_22_20_sp4_h_l_10
T_21_20_lc_trk_g0_2
T_21_20_wire_logic_cluster/lc_3/in_3

T_24_21_wire_logic_cluster/lc_7/out
T_22_21_sp4_h_l_11
T_21_21_lc_trk_g0_3
T_21_21_wire_logic_cluster/lc_1/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1610_0
T_24_18_wire_logic_cluster/lc_2/out
T_25_17_sp4_v_t_37
T_22_17_sp4_h_l_0
T_21_17_sp4_v_t_43
T_21_20_lc_trk_g1_3
T_21_20_wire_logic_cluster/lc_5/in_1

T_24_18_wire_logic_cluster/lc_2/out
T_24_14_sp4_v_t_41
T_23_16_lc_trk_g0_4
T_23_16_wire_logic_cluster/lc_5/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst2_rdata_1_8
T_8_9_wire_bram/ram/RDATA_8
T_9_8_lc_trk_g2_7
T_9_8_wire_logic_cluster/lc_0/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst1_rdata_1_3
T_8_6_wire_bram/ram/RDATA_3
T_8_0_span12_vert_19
T_9_10_sp12_h_l_0
T_11_10_lc_trk_g0_7
T_11_10_input_2_3
T_11_10_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst1_rdata_1_10
T_8_5_wire_bram/ram/RDATA_10
T_9_5_sp4_h_l_10
T_13_5_sp4_h_l_1
T_16_5_sp4_v_t_36
T_15_9_lc_trk_g1_1
T_15_9_input_2_0
T_15_9_wire_logic_cluster/lc_0/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst1_rdata_1_15
T_8_5_wire_bram/ram/RDATA_15
T_9_3_sp4_v_t_44
T_10_7_sp4_h_l_9
T_13_7_sp4_v_t_44
T_13_10_lc_trk_g0_4
T_13_10_input_2_0
T_13_10_wire_logic_cluster/lc_0/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst1_rdata_1_14
T_8_5_wire_bram/ram/RDATA_14
T_9_5_sp4_h_l_2
T_13_5_sp4_h_l_5
T_12_5_sp4_v_t_40
T_12_9_lc_trk_g1_5
T_12_9_input_2_0
T_12_9_wire_logic_cluster/lc_0/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst1_rdata_1_20
T_8_8_wire_bram/ram/RDATA_4
T_8_8_sp4_h_l_11
T_12_8_sp4_h_l_2
T_15_8_sp4_v_t_42
T_15_11_lc_trk_g0_2
T_15_11_input_2_0
T_15_11_wire_logic_cluster/lc_0/in_2

End 

Net : I2C_top_level_inst1.s_addr0_o_1
T_19_20_wire_logic_cluster/lc_1/out
T_18_20_sp4_h_l_10
T_21_16_sp4_v_t_47
T_21_19_lc_trk_g1_7
T_21_19_wire_logic_cluster/lc_4/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.N_291_reti_cascade_
T_13_17_wire_logic_cluster/lc_0/ltout
T_13_17_wire_logic_cluster/lc_1/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst2_rdata_1_10
T_8_9_wire_bram/ram/RDATA_10
T_9_9_sp4_h_l_10
T_11_9_lc_trk_g2_7
T_11_9_input_2_7
T_11_9_wire_logic_cluster/lc_7/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst0_rdata_1_7
T_8_2_wire_bram/ram/RDATA_7
T_8_0_span12_vert_3
T_8_2_sp12_v_t_23
T_8_8_sp4_v_t_39
T_7_12_lc_trk_g1_2
T_7_12_wire_logic_cluster/lc_1/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNION2FZ0Z1
T_13_20_wire_logic_cluster/lc_1/out
T_13_20_lc_trk_g2_1
T_13_20_wire_logic_cluster/lc_4/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.m52_0_a2_0_4
T_13_20_wire_logic_cluster/lc_4/out
T_14_20_lc_trk_g0_4
T_14_20_wire_logic_cluster/lc_7/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ns_a2_0_4_0_cascade_
T_13_17_wire_logic_cluster/lc_3/ltout
T_13_17_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.N_520_0_cascade_
T_16_22_wire_logic_cluster/lc_0/ltout
T_16_22_wire_logic_cluster/lc_1/in_2

End 

Net : I2C_top_level_inst1_s_data_oreg_0
T_21_7_wire_logic_cluster/lc_3/out
T_21_0_span12_vert_18
T_10_10_sp12_h_l_1
T_9_0_span12_vert_18
T_9_8_lc_trk_g3_5
T_9_8_wire_logic_cluster/lc_0/in_0

T_21_7_wire_logic_cluster/lc_3/out
T_21_0_span12_vert_18
T_10_10_sp12_h_l_1
T_9_0_span12_vert_18
T_9_6_lc_trk_g3_1
T_9_6_wire_logic_cluster/lc_4/in_0

T_21_7_wire_logic_cluster/lc_3/out
T_21_6_sp12_v_t_22
T_10_18_sp12_h_l_1
T_14_18_sp4_h_l_4
T_13_14_sp4_v_t_44
T_12_15_lc_trk_g3_4
T_12_15_wire_logic_cluster/lc_0/in_1

T_21_7_wire_logic_cluster/lc_3/out
T_21_7_sp4_h_l_11
T_24_7_sp4_v_t_46
T_21_11_sp4_h_l_11
T_22_11_lc_trk_g2_3
T_22_11_wire_logic_cluster/lc_4/in_1

T_21_7_wire_logic_cluster/lc_3/out
T_21_7_sp4_h_l_11
T_24_7_sp4_v_t_46
T_24_11_sp4_v_t_46
T_23_13_lc_trk_g2_3
T_23_13_wire_logic_cluster/lc_2/in_3

T_21_7_wire_logic_cluster/lc_3/out
T_21_7_sp4_h_l_11
T_24_7_sp4_v_t_46
T_24_11_lc_trk_g0_3
T_24_11_wire_logic_cluster/lc_2/in_1

T_21_7_wire_logic_cluster/lc_3/out
T_21_6_sp12_v_t_22
T_21_10_lc_trk_g3_1
T_21_10_wire_logic_cluster/lc_5/in_1

T_21_7_wire_logic_cluster/lc_3/out
T_21_7_sp4_h_l_11
T_24_7_sp4_v_t_46
T_24_11_sp4_v_t_39
T_24_15_lc_trk_g0_2
T_24_15_wire_logic_cluster/lc_7/in_3

T_21_7_wire_logic_cluster/lc_3/out
T_22_6_sp4_v_t_39
T_22_10_lc_trk_g0_2
T_22_10_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_s_data_system_o_3
T_12_15_wire_logic_cluster/lc_4/out
T_13_15_sp12_h_l_0
T_22_15_sp4_h_l_11
T_18_15_sp4_h_l_11
T_17_11_sp4_v_t_46
T_17_12_lc_trk_g2_6
T_17_12_wire_logic_cluster/lc_6/in_0

T_12_15_wire_logic_cluster/lc_4/out
T_12_15_lc_trk_g0_4
T_12_15_input_2_4
T_12_15_wire_logic_cluster/lc_4/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.un1_c_state_6_0_0_cascade_
T_22_17_wire_logic_cluster/lc_0/ltout
T_22_17_wire_logic_cluster/lc_1/in_2

End 

Net : I2C_top_level_inst1_s_data_oreg_21
T_18_12_wire_logic_cluster/lc_4/out
T_19_12_sp4_h_l_8
T_15_12_sp4_h_l_8
T_11_12_sp4_h_l_4
T_11_12_lc_trk_g1_1
T_11_12_input_2_2
T_11_12_wire_logic_cluster/lc_2/in_2

T_18_12_wire_logic_cluster/lc_4/out
T_19_12_sp4_h_l_8
T_15_12_sp4_h_l_8
T_11_12_sp4_h_l_4
T_10_8_sp4_v_t_41
T_9_9_lc_trk_g3_1
T_9_9_wire_logic_cluster/lc_3/in_3

T_18_12_wire_logic_cluster/lc_4/out
T_18_11_sp4_v_t_40
T_15_15_sp4_h_l_5
T_14_15_lc_trk_g1_5
T_14_15_wire_logic_cluster/lc_2/in_0

T_18_12_wire_logic_cluster/lc_4/out
T_19_12_sp4_h_l_8
T_22_12_sp4_v_t_45
T_21_14_lc_trk_g0_3
T_21_14_wire_logic_cluster/lc_2/in_1

T_18_12_wire_logic_cluster/lc_4/out
T_19_12_sp4_h_l_8
T_22_12_sp4_v_t_45
T_21_13_lc_trk_g3_5
T_21_13_wire_logic_cluster/lc_3/in_3

T_18_12_wire_logic_cluster/lc_4/out
T_18_10_sp4_v_t_37
T_19_14_sp4_h_l_6
T_20_14_lc_trk_g3_6
T_20_14_wire_logic_cluster/lc_2/in_3

T_18_12_wire_logic_cluster/lc_4/out
T_18_10_sp4_v_t_37
T_19_14_sp4_h_l_6
T_23_14_sp4_h_l_6
T_24_14_lc_trk_g2_6
T_24_14_wire_logic_cluster/lc_3/in_3

T_18_12_wire_logic_cluster/lc_4/out
T_18_11_sp4_v_t_40
T_18_15_lc_trk_g0_5
T_18_15_wire_logic_cluster/lc_4/in_3

T_18_12_wire_logic_cluster/lc_4/out
T_18_13_lc_trk_g0_4
T_18_13_wire_logic_cluster/lc_1/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_state_ns_i_i_1_11_cascade_
T_22_21_wire_logic_cluster/lc_1/ltout
T_22_21_wire_logic_cluster/lc_2/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_state_ns_i_i_2_11
T_22_21_wire_logic_cluster/lc_2/out
T_22_17_sp4_v_t_41
T_19_17_sp4_h_l_10
T_15_17_sp4_h_l_1
T_18_13_sp4_v_t_36
T_17_15_lc_trk_g1_1
T_17_15_input_2_6
T_17_15_wire_logic_cluster/lc_6/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.un1_n_address52_3_i_a2_4_cascade_
T_19_21_wire_logic_cluster/lc_2/ltout
T_19_21_wire_logic_cluster/lc_3/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.un1_n_address52_3_i_a2_3
T_16_15_wire_logic_cluster/lc_6/out
T_16_9_sp12_v_t_23
T_17_21_sp12_h_l_0
T_19_21_lc_trk_g1_7
T_19_21_input_2_2
T_19_21_wire_logic_cluster/lc_2/in_2

End 

Net : I2C_top_level_inst1_s_data_oreg_25
T_23_11_wire_logic_cluster/lc_3/out
T_17_11_sp12_h_l_1
T_5_11_sp12_h_l_1
T_11_11_sp4_h_l_6
T_10_7_sp4_v_t_43
T_9_9_lc_trk_g1_6
T_9_9_wire_logic_cluster/lc_0/in_3

T_23_11_wire_logic_cluster/lc_3/out
T_17_11_sp12_h_l_1
T_5_11_sp12_h_l_1
T_11_11_sp4_h_l_6
T_14_11_sp4_v_t_43
T_14_15_lc_trk_g0_6
T_14_15_input_2_6
T_14_15_wire_logic_cluster/lc_6/in_2

T_23_11_wire_logic_cluster/lc_3/out
T_17_11_sp12_h_l_1
T_27_11_sp4_h_l_10
T_23_11_sp4_h_l_10
T_22_7_sp4_v_t_38
T_21_10_lc_trk_g2_6
T_21_10_wire_logic_cluster/lc_0/in_0

T_23_11_wire_logic_cluster/lc_3/out
T_17_11_sp12_h_l_1
T_27_11_sp4_h_l_10
T_23_11_sp4_h_l_10
T_22_11_sp4_v_t_41
T_21_14_lc_trk_g3_1
T_21_14_wire_logic_cluster/lc_5/in_3

T_23_11_wire_logic_cluster/lc_3/out
T_23_7_sp4_v_t_43
T_23_11_sp4_v_t_39
T_20_15_sp4_h_l_2
T_21_15_lc_trk_g2_2
T_21_15_wire_logic_cluster/lc_5/in_3

T_23_11_wire_logic_cluster/lc_3/out
T_23_7_sp4_v_t_43
T_23_9_lc_trk_g3_6
T_23_9_wire_logic_cluster/lc_3/in_0

T_23_11_wire_logic_cluster/lc_3/out
T_23_7_sp4_v_t_43
T_22_9_lc_trk_g0_6
T_22_9_wire_logic_cluster/lc_3/in_3

T_23_11_wire_logic_cluster/lc_3/out
T_24_8_sp4_v_t_47
T_24_12_sp4_v_t_36
T_24_14_lc_trk_g3_1
T_24_14_wire_logic_cluster/lc_7/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.clr_sys_reg
T_15_22_wire_logic_cluster/lc_0/out
T_15_20_sp4_v_t_45
T_15_16_sp4_v_t_41
T_15_12_sp4_v_t_42
T_15_15_lc_trk_g1_2
T_15_15_input_2_1
T_15_15_wire_logic_cluster/lc_1/in_2

T_15_22_wire_logic_cluster/lc_0/out
T_15_20_sp4_v_t_45
T_15_16_sp4_v_t_41
T_15_12_sp4_v_t_42
T_15_15_lc_trk_g1_2
T_15_15_wire_logic_cluster/lc_2/in_1

T_15_22_wire_logic_cluster/lc_0/out
T_16_22_lc_trk_g0_0
T_16_22_wire_logic_cluster/lc_0/in_0

T_15_22_wire_logic_cluster/lc_0/out
T_16_22_lc_trk_g0_0
T_16_22_wire_logic_cluster/lc_6/in_0

End 

Net : serializer_mod_inst.current_state_RNIVDDK_0Z0Z_0
T_20_26_wire_logic_cluster/lc_0/out
T_21_26_lc_trk_g1_0
T_21_26_wire_logic_cluster/lc_4/in_3

T_20_26_wire_logic_cluster/lc_0/out
T_20_23_sp4_v_t_40
T_17_27_sp4_h_l_10
T_16_23_sp4_v_t_38
T_15_25_lc_trk_g1_3
T_15_25_wire_logic_cluster/lc_0/in_0

T_20_26_wire_logic_cluster/lc_0/out
T_20_23_sp4_v_t_40
T_17_27_sp4_h_l_10
T_16_23_sp4_v_t_38
T_15_24_lc_trk_g2_6
T_15_24_wire_logic_cluster/lc_0/in_0

T_20_26_wire_logic_cluster/lc_0/out
T_20_23_sp4_v_t_40
T_17_27_sp4_h_l_10
T_16_23_sp4_v_t_38
T_15_24_lc_trk_g2_6
T_15_24_wire_logic_cluster/lc_2/in_0

T_20_26_wire_logic_cluster/lc_0/out
T_19_26_sp4_h_l_8
T_18_22_sp4_v_t_36
T_15_22_sp4_h_l_1
T_15_22_lc_trk_g0_4
T_15_22_wire_logic_cluster/lc_4/in_0

T_20_26_wire_logic_cluster/lc_0/out
T_20_23_sp4_v_t_40
T_17_27_sp4_h_l_10
T_16_23_sp4_v_t_38
T_16_25_lc_trk_g3_3
T_16_25_wire_logic_cluster/lc_7/in_3

T_20_26_wire_logic_cluster/lc_0/out
T_20_23_sp4_v_t_40
T_17_27_sp4_h_l_10
T_16_23_sp4_v_t_38
T_16_24_lc_trk_g2_6
T_16_24_wire_logic_cluster/lc_5/in_3

T_20_26_wire_logic_cluster/lc_0/out
T_20_23_sp4_v_t_40
T_17_27_sp4_h_l_10
T_16_23_sp4_v_t_38
T_16_24_lc_trk_g2_6
T_16_24_wire_logic_cluster/lc_3/in_3

T_20_26_wire_logic_cluster/lc_0/out
T_20_23_sp4_v_t_40
T_17_27_sp4_h_l_10
T_16_23_sp4_v_t_38
T_15_25_lc_trk_g1_3
T_15_25_wire_logic_cluster/lc_5/in_3

T_20_26_wire_logic_cluster/lc_0/out
T_20_23_sp4_v_t_40
T_17_27_sp4_h_l_10
T_16_23_sp4_v_t_38
T_15_24_lc_trk_g2_6
T_15_24_wire_logic_cluster/lc_1/in_3

T_20_26_wire_logic_cluster/lc_0/out
T_20_23_sp4_v_t_40
T_17_27_sp4_h_l_10
T_16_23_sp4_v_t_38
T_15_24_lc_trk_g2_6
T_15_24_wire_logic_cluster/lc_5/in_3

T_20_26_wire_logic_cluster/lc_0/out
T_19_26_sp4_h_l_8
T_18_22_sp4_v_t_36
T_18_25_lc_trk_g0_4
T_18_25_wire_logic_cluster/lc_6/in_0

T_20_26_wire_logic_cluster/lc_0/out
T_19_26_sp4_h_l_8
T_18_22_sp4_v_t_36
T_18_25_lc_trk_g0_4
T_18_25_wire_logic_cluster/lc_2/in_0

T_20_26_wire_logic_cluster/lc_0/out
T_19_26_sp4_h_l_8
T_18_22_sp4_v_t_36
T_17_25_lc_trk_g2_4
T_17_25_wire_logic_cluster/lc_0/in_0

T_20_26_wire_logic_cluster/lc_0/out
T_19_26_sp4_h_l_8
T_18_26_sp4_v_t_45
T_17_27_lc_trk_g3_5
T_17_27_wire_logic_cluster/lc_0/in_0

T_20_26_wire_logic_cluster/lc_0/out
T_19_26_sp4_h_l_8
T_18_26_sp4_v_t_45
T_17_27_lc_trk_g3_5
T_17_27_wire_logic_cluster/lc_4/in_0

T_20_26_wire_logic_cluster/lc_0/out
T_19_26_sp4_h_l_8
T_18_22_sp4_v_t_36
T_18_23_lc_trk_g3_4
T_18_23_wire_logic_cluster/lc_7/in_0

T_20_26_wire_logic_cluster/lc_0/out
T_19_26_sp4_h_l_8
T_18_26_sp4_v_t_45
T_17_28_lc_trk_g0_3
T_17_28_wire_logic_cluster/lc_3/in_0

T_20_26_wire_logic_cluster/lc_0/out
T_19_26_sp4_h_l_8
T_18_22_sp4_v_t_36
T_17_23_lc_trk_g2_4
T_17_23_wire_logic_cluster/lc_4/in_0

T_20_26_wire_logic_cluster/lc_0/out
T_19_26_sp4_h_l_8
T_18_22_sp4_v_t_36
T_17_23_lc_trk_g2_4
T_17_23_wire_logic_cluster/lc_6/in_0

T_20_26_wire_logic_cluster/lc_0/out
T_19_26_sp4_h_l_8
T_15_26_sp4_h_l_8
T_15_26_lc_trk_g1_5
T_15_26_wire_logic_cluster/lc_0/in_0

T_20_26_wire_logic_cluster/lc_0/out
T_20_22_sp4_v_t_37
T_17_22_sp4_h_l_6
T_18_22_lc_trk_g2_6
T_18_22_wire_logic_cluster/lc_0/in_0

T_20_26_wire_logic_cluster/lc_0/out
T_19_26_sp4_h_l_8
T_18_22_sp4_v_t_36
T_18_25_lc_trk_g0_4
T_18_25_wire_logic_cluster/lc_5/in_3

T_20_26_wire_logic_cluster/lc_0/out
T_19_26_sp4_h_l_8
T_18_22_sp4_v_t_36
T_18_25_lc_trk_g0_4
T_18_25_wire_logic_cluster/lc_3/in_3

T_20_26_wire_logic_cluster/lc_0/out
T_19_26_sp4_h_l_8
T_18_22_sp4_v_t_36
T_18_25_lc_trk_g0_4
T_18_25_wire_logic_cluster/lc_1/in_3

T_20_26_wire_logic_cluster/lc_0/out
T_19_26_sp4_h_l_8
T_18_22_sp4_v_t_36
T_18_25_lc_trk_g0_4
T_18_25_wire_logic_cluster/lc_7/in_3

T_20_26_wire_logic_cluster/lc_0/out
T_19_26_sp4_h_l_8
T_18_22_sp4_v_t_36
T_18_24_lc_trk_g3_1
T_18_24_wire_logic_cluster/lc_7/in_3

T_20_26_wire_logic_cluster/lc_0/out
T_19_26_sp4_h_l_8
T_18_26_sp4_v_t_45
T_17_27_lc_trk_g3_5
T_17_27_wire_logic_cluster/lc_5/in_3

T_20_26_wire_logic_cluster/lc_0/out
T_19_26_sp4_h_l_8
T_18_22_sp4_v_t_36
T_17_25_lc_trk_g2_4
T_17_25_wire_logic_cluster/lc_5/in_3

T_20_26_wire_logic_cluster/lc_0/out
T_19_26_sp4_h_l_8
T_18_26_sp4_v_t_45
T_18_28_lc_trk_g2_0
T_18_28_wire_logic_cluster/lc_1/in_3

T_20_26_wire_logic_cluster/lc_0/out
T_19_26_sp4_h_l_8
T_18_22_sp4_v_t_36
T_17_24_lc_trk_g1_1
T_17_24_wire_logic_cluster/lc_3/in_3

T_20_26_wire_logic_cluster/lc_0/out
T_19_26_sp4_h_l_8
T_18_22_sp4_v_t_36
T_17_24_lc_trk_g1_1
T_17_24_wire_logic_cluster/lc_5/in_3

T_20_26_wire_logic_cluster/lc_0/out
T_19_26_sp4_h_l_8
T_18_22_sp4_v_t_36
T_18_23_lc_trk_g3_4
T_18_23_wire_logic_cluster/lc_6/in_3

T_20_26_wire_logic_cluster/lc_0/out
T_19_26_sp4_h_l_8
T_18_22_sp4_v_t_36
T_18_23_lc_trk_g3_4
T_18_23_wire_logic_cluster/lc_4/in_3

T_20_26_wire_logic_cluster/lc_0/out
T_19_26_sp4_h_l_8
T_18_26_sp4_v_t_45
T_17_28_lc_trk_g0_3
T_17_28_wire_logic_cluster/lc_2/in_3

T_20_26_wire_logic_cluster/lc_0/out
T_19_26_sp4_h_l_8
T_18_22_sp4_v_t_36
T_17_24_lc_trk_g1_1
T_17_24_wire_logic_cluster/lc_7/in_3

T_20_26_wire_logic_cluster/lc_0/out
T_19_26_sp4_h_l_8
T_18_22_sp4_v_t_36
T_17_23_lc_trk_g2_4
T_17_23_wire_logic_cluster/lc_1/in_3

T_20_26_wire_logic_cluster/lc_0/out
T_17_26_sp12_h_l_0
T_16_26_lc_trk_g0_0
T_16_26_wire_logic_cluster/lc_4/in_0

T_20_26_wire_logic_cluster/lc_0/out
T_19_26_sp4_h_l_8
T_15_26_sp4_h_l_8
T_15_26_lc_trk_g1_5
T_15_26_wire_logic_cluster/lc_5/in_3

T_20_26_wire_logic_cluster/lc_0/out
T_19_26_sp4_h_l_8
T_15_26_sp4_h_l_8
T_15_26_lc_trk_g1_5
T_15_26_wire_logic_cluster/lc_7/in_3

T_20_26_wire_logic_cluster/lc_0/out
T_20_22_sp4_v_t_37
T_17_22_sp4_h_l_6
T_18_22_lc_trk_g2_6
T_18_22_wire_logic_cluster/lc_3/in_3

T_20_26_wire_logic_cluster/lc_0/out
T_17_26_sp12_h_l_0
T_16_26_lc_trk_g0_0
T_16_26_wire_logic_cluster/lc_5/in_1

T_20_26_wire_logic_cluster/lc_0/out
T_20_23_sp4_v_t_40
T_20_24_lc_trk_g3_0
T_20_24_wire_logic_cluster/lc_5/in_0

T_20_26_wire_logic_cluster/lc_0/out
T_20_23_sp4_v_t_40
T_20_24_lc_trk_g3_0
T_20_24_wire_logic_cluster/lc_3/in_0

T_20_26_wire_logic_cluster/lc_0/out
T_20_23_sp4_v_t_40
T_20_24_lc_trk_g3_0
T_20_24_wire_logic_cluster/lc_7/in_0

T_20_26_wire_logic_cluster/lc_0/out
T_19_26_sp4_h_l_8
T_18_26_lc_trk_g0_0
T_18_26_wire_logic_cluster/lc_4/in_0

T_20_26_wire_logic_cluster/lc_0/out
T_20_22_sp4_v_t_37
T_20_23_lc_trk_g3_5
T_20_23_wire_logic_cluster/lc_4/in_0

T_20_26_wire_logic_cluster/lc_0/out
T_20_23_sp4_v_t_40
T_19_24_lc_trk_g3_0
T_19_24_wire_logic_cluster/lc_5/in_0

T_20_26_wire_logic_cluster/lc_0/out
T_20_23_sp4_v_t_40
T_19_24_lc_trk_g3_0
T_19_24_wire_logic_cluster/lc_1/in_0

T_20_26_wire_logic_cluster/lc_0/out
T_17_26_sp12_h_l_0
T_17_26_lc_trk_g0_3
T_17_26_wire_logic_cluster/lc_0/in_3

T_20_26_wire_logic_cluster/lc_0/out
T_19_26_sp4_h_l_8
T_18_26_lc_trk_g0_0
T_18_26_wire_logic_cluster/lc_5/in_1

T_20_26_wire_logic_cluster/lc_0/out
T_20_23_sp4_v_t_40
T_20_24_lc_trk_g3_0
T_20_24_wire_logic_cluster/lc_2/in_3

T_20_26_wire_logic_cluster/lc_0/out
T_20_22_sp4_v_t_37
T_20_23_lc_trk_g3_5
T_20_23_wire_logic_cluster/lc_5/in_3

T_20_26_wire_logic_cluster/lc_0/out
T_20_23_sp4_v_t_40
T_19_24_lc_trk_g3_0
T_19_24_wire_logic_cluster/lc_6/in_3

T_20_26_wire_logic_cluster/lc_0/out
T_20_23_sp4_v_t_40
T_19_24_lc_trk_g3_0
T_19_24_wire_logic_cluster/lc_4/in_3

T_20_26_wire_logic_cluster/lc_0/out
T_19_26_lc_trk_g3_0
T_19_26_wire_logic_cluster/lc_5/in_0

T_20_26_wire_logic_cluster/lc_0/out
T_19_26_lc_trk_g3_0
T_19_26_wire_logic_cluster/lc_7/in_0

T_20_26_wire_logic_cluster/lc_0/out
T_20_25_lc_trk_g1_0
T_20_25_wire_logic_cluster/lc_3/in_0

T_20_26_wire_logic_cluster/lc_0/out
T_20_25_lc_trk_g1_0
T_20_25_wire_logic_cluster/lc_5/in_0

T_20_26_wire_logic_cluster/lc_0/out
T_19_25_lc_trk_g2_0
T_19_25_wire_logic_cluster/lc_6/in_0

T_20_26_wire_logic_cluster/lc_0/out
T_19_26_lc_trk_g3_0
T_19_26_wire_logic_cluster/lc_6/in_3

T_20_26_wire_logic_cluster/lc_0/out
T_19_26_lc_trk_g3_0
T_19_26_wire_logic_cluster/lc_0/in_3

T_20_26_wire_logic_cluster/lc_0/out
T_19_26_lc_trk_g3_0
T_19_26_wire_logic_cluster/lc_4/in_3

T_20_26_wire_logic_cluster/lc_0/out
T_20_25_lc_trk_g1_0
T_20_25_wire_logic_cluster/lc_6/in_3

T_20_26_wire_logic_cluster/lc_0/out
T_20_25_lc_trk_g1_0
T_20_25_wire_logic_cluster/lc_2/in_3

T_20_26_wire_logic_cluster/lc_0/out
T_20_25_lc_trk_g1_0
T_20_25_wire_logic_cluster/lc_4/in_3

T_20_26_wire_logic_cluster/lc_0/out
T_19_25_lc_trk_g2_0
T_19_25_wire_logic_cluster/lc_5/in_3

End 

Net : serializer_mod_inst.counter_sre_0_i
T_21_26_wire_logic_cluster/lc_4/out
T_21_25_sp4_v_t_40
T_22_25_sp4_h_l_10
T_21_25_sp4_v_t_47
T_21_27_lc_trk_g2_2
T_21_27_wire_logic_cluster/lc_0/cen

T_21_26_wire_logic_cluster/lc_4/out
T_21_25_sp4_v_t_40
T_22_25_sp4_h_l_10
T_21_25_sp4_v_t_47
T_21_27_lc_trk_g2_2
T_21_27_wire_logic_cluster/lc_0/cen

T_21_26_wire_logic_cluster/lc_4/out
T_21_25_sp4_v_t_40
T_22_25_sp4_h_l_10
T_21_25_sp4_v_t_47
T_21_27_lc_trk_g2_2
T_21_27_wire_logic_cluster/lc_0/cen

T_21_26_wire_logic_cluster/lc_4/out
T_21_25_sp4_v_t_40
T_22_25_sp4_h_l_10
T_21_25_sp4_v_t_47
T_21_27_lc_trk_g2_2
T_21_27_wire_logic_cluster/lc_0/cen

T_21_26_wire_logic_cluster/lc_4/out
T_21_25_sp4_v_t_40
T_22_25_sp4_h_l_10
T_21_25_sp4_v_t_47
T_21_27_lc_trk_g2_2
T_21_27_wire_logic_cluster/lc_0/cen

T_21_26_wire_logic_cluster/lc_4/out
T_21_25_sp4_v_t_40
T_22_25_sp4_h_l_10
T_21_25_sp4_v_t_47
T_21_27_lc_trk_g2_2
T_21_27_wire_logic_cluster/lc_0/cen

T_21_26_wire_logic_cluster/lc_4/out
T_21_25_sp4_v_t_40
T_22_25_sp4_h_l_10
T_21_25_sp4_v_t_47
T_21_27_lc_trk_g2_2
T_21_27_wire_logic_cluster/lc_0/cen

T_21_26_wire_logic_cluster/lc_4/out
T_21_25_sp4_v_t_40
T_22_25_sp4_h_l_10
T_21_25_sp4_v_t_47
T_21_27_lc_trk_g2_2
T_21_27_wire_logic_cluster/lc_0/cen

End 

Net : serializer_mod_inst.current_stateZ0Z_0
T_16_22_wire_logic_cluster/lc_5/out
T_17_22_sp4_h_l_10
T_20_22_sp4_v_t_47
T_20_26_lc_trk_g1_2
T_20_26_wire_logic_cluster/lc_0/in_3

T_16_22_wire_logic_cluster/lc_5/out
T_17_22_sp4_h_l_10
T_20_22_sp4_v_t_47
T_20_26_sp4_v_t_36
T_20_27_lc_trk_g2_4
T_20_27_wire_logic_cluster/lc_5/in_3

T_16_22_wire_logic_cluster/lc_5/out
T_17_20_sp4_v_t_38
T_17_16_sp4_v_t_43
T_17_12_sp4_v_t_44
T_17_13_lc_trk_g3_4
T_17_13_wire_logic_cluster/lc_0/in_3

T_16_22_wire_logic_cluster/lc_5/out
T_16_20_sp4_v_t_39
T_16_24_sp4_v_t_39
T_17_28_sp4_h_l_8
T_18_28_lc_trk_g3_0
T_18_28_wire_logic_cluster/lc_2/in_3

T_16_22_wire_logic_cluster/lc_5/out
T_16_15_sp12_v_t_22
T_5_15_sp12_h_l_1
T_9_15_lc_trk_g0_2
T_9_15_wire_logic_cluster/lc_1/in_3

T_16_22_wire_logic_cluster/lc_5/out
T_17_21_sp4_v_t_43
T_17_25_sp4_v_t_43
T_17_27_lc_trk_g2_6
T_17_27_wire_logic_cluster/lc_2/in_0

T_16_22_wire_logic_cluster/lc_5/out
T_17_21_sp4_v_t_43
T_17_25_sp4_v_t_43
T_17_29_lc_trk_g0_6
T_17_29_wire_logic_cluster/lc_0/in_0

T_16_22_wire_logic_cluster/lc_5/out
T_17_21_sp4_v_t_43
T_17_25_sp4_v_t_43
T_17_29_lc_trk_g0_6
T_17_29_wire_logic_cluster/lc_6/in_0

T_16_22_wire_logic_cluster/lc_5/out
T_15_22_sp4_h_l_2
T_18_22_sp4_v_t_39
T_17_25_lc_trk_g2_7
T_17_25_wire_logic_cluster/lc_1/in_0

T_16_22_wire_logic_cluster/lc_5/out
T_15_22_sp4_h_l_2
T_18_22_sp4_v_t_39
T_17_25_lc_trk_g2_7
T_17_25_wire_logic_cluster/lc_7/in_0

T_16_22_wire_logic_cluster/lc_5/out
T_15_22_sp4_h_l_2
T_18_22_sp4_v_t_39
T_18_24_lc_trk_g2_2
T_18_24_wire_logic_cluster/lc_2/in_0

T_16_22_wire_logic_cluster/lc_5/out
T_17_22_sp4_h_l_10
T_20_22_sp4_v_t_47
T_19_23_lc_trk_g3_7
T_19_23_wire_logic_cluster/lc_4/in_0

T_16_22_wire_logic_cluster/lc_5/out
T_15_22_sp4_h_l_2
T_18_22_sp4_v_t_39
T_18_24_lc_trk_g2_2
T_18_24_wire_logic_cluster/lc_0/in_0

T_16_22_wire_logic_cluster/lc_5/out
T_15_22_sp4_h_l_2
T_18_22_sp4_v_t_39
T_17_26_lc_trk_g1_2
T_17_26_wire_logic_cluster/lc_3/in_0

T_16_22_wire_logic_cluster/lc_5/out
T_15_22_sp4_h_l_2
T_18_22_sp4_v_t_39
T_17_26_lc_trk_g1_2
T_17_26_wire_logic_cluster/lc_7/in_0

T_16_22_wire_logic_cluster/lc_5/out
T_15_22_sp4_h_l_2
T_18_22_sp4_v_t_39
T_17_26_lc_trk_g1_2
T_17_26_wire_logic_cluster/lc_1/in_0

T_16_22_wire_logic_cluster/lc_5/out
T_17_22_sp4_h_l_10
T_20_22_sp4_v_t_47
T_19_25_lc_trk_g3_7
T_19_25_wire_logic_cluster/lc_2/in_0

T_16_22_wire_logic_cluster/lc_5/out
T_17_22_sp4_h_l_10
T_20_22_sp4_v_t_47
T_19_25_lc_trk_g3_7
T_19_25_wire_logic_cluster/lc_4/in_0

T_16_22_wire_logic_cluster/lc_5/out
T_15_22_sp4_h_l_2
T_18_22_sp4_v_t_39
T_18_26_lc_trk_g0_2
T_18_26_wire_logic_cluster/lc_0/in_0

T_16_22_wire_logic_cluster/lc_5/out
T_15_22_sp4_h_l_2
T_18_22_sp4_v_t_39
T_18_26_lc_trk_g0_2
T_18_26_wire_logic_cluster/lc_2/in_0

T_16_22_wire_logic_cluster/lc_5/out
T_15_22_sp4_h_l_2
T_18_22_sp4_v_t_39
T_18_23_lc_trk_g2_7
T_18_23_wire_logic_cluster/lc_0/in_1

T_16_22_wire_logic_cluster/lc_5/out
T_17_22_sp4_h_l_10
T_20_22_sp4_v_t_47
T_19_24_lc_trk_g0_1
T_19_24_wire_logic_cluster/lc_0/in_1

T_16_22_wire_logic_cluster/lc_5/out
T_16_20_sp4_v_t_39
T_16_24_sp4_v_t_39
T_16_26_lc_trk_g3_2
T_16_26_wire_logic_cluster/lc_0/in_1

T_16_22_wire_logic_cluster/lc_5/out
T_16_20_sp4_v_t_39
T_16_24_sp4_v_t_39
T_16_26_lc_trk_g3_2
T_16_26_wire_logic_cluster/lc_2/in_1

T_16_22_wire_logic_cluster/lc_5/out
T_17_21_sp4_v_t_43
T_17_25_sp4_v_t_43
T_17_27_lc_trk_g2_6
T_17_27_wire_logic_cluster/lc_7/in_3

T_16_22_wire_logic_cluster/lc_5/out
T_17_21_sp4_v_t_43
T_17_25_sp4_v_t_43
T_17_28_lc_trk_g1_3
T_17_28_wire_logic_cluster/lc_7/in_3

T_16_22_wire_logic_cluster/lc_5/out
T_17_21_sp4_v_t_43
T_17_25_sp4_v_t_43
T_17_28_lc_trk_g1_3
T_17_28_wire_logic_cluster/lc_1/in_3

T_16_22_wire_logic_cluster/lc_5/out
T_17_21_sp4_v_t_43
T_17_25_sp4_v_t_43
T_17_29_lc_trk_g0_6
T_17_29_wire_logic_cluster/lc_5/in_3

T_16_22_wire_logic_cluster/lc_5/out
T_15_22_sp4_h_l_2
T_14_22_sp4_v_t_39
T_14_26_lc_trk_g0_2
T_14_26_wire_logic_cluster/lc_7/in_3

T_16_22_wire_logic_cluster/lc_5/out
T_15_22_sp4_h_l_2
T_18_22_sp4_v_t_39
T_18_23_lc_trk_g3_7
T_18_23_wire_logic_cluster/lc_1/in_3

T_16_22_wire_logic_cluster/lc_5/out
T_15_22_sp4_h_l_2
T_18_22_sp4_v_t_39
T_17_24_lc_trk_g1_2
T_17_24_wire_logic_cluster/lc_0/in_3

T_16_22_wire_logic_cluster/lc_5/out
T_15_22_sp4_h_l_2
T_18_22_sp4_v_t_39
T_17_24_lc_trk_g1_2
T_17_24_wire_logic_cluster/lc_4/in_3

T_16_22_wire_logic_cluster/lc_5/out
T_15_22_sp4_h_l_2
T_18_22_sp4_v_t_39
T_17_24_lc_trk_g1_2
T_17_24_wire_logic_cluster/lc_2/in_3

T_16_22_wire_logic_cluster/lc_5/out
T_15_22_sp4_h_l_2
T_18_22_sp4_v_t_39
T_18_24_lc_trk_g2_2
T_18_24_wire_logic_cluster/lc_3/in_3

T_16_22_wire_logic_cluster/lc_5/out
T_15_22_sp4_h_l_2
T_18_22_sp4_v_t_39
T_17_25_lc_trk_g2_7
T_17_25_wire_logic_cluster/lc_6/in_3

T_16_22_wire_logic_cluster/lc_5/out
T_15_22_sp4_h_l_2
T_18_22_sp4_v_t_39
T_18_24_lc_trk_g2_2
T_18_24_wire_logic_cluster/lc_5/in_3

T_16_22_wire_logic_cluster/lc_5/out
T_17_22_sp4_h_l_10
T_20_22_sp4_v_t_47
T_19_23_lc_trk_g3_7
T_19_23_wire_logic_cluster/lc_1/in_3

T_16_22_wire_logic_cluster/lc_5/out
T_15_22_sp4_h_l_2
T_18_22_sp4_v_t_39
T_17_25_lc_trk_g2_7
T_17_25_wire_logic_cluster/lc_2/in_3

T_16_22_wire_logic_cluster/lc_5/out
T_16_20_sp4_v_t_39
T_16_24_sp4_v_t_39
T_15_26_lc_trk_g0_2
T_15_26_wire_logic_cluster/lc_1/in_3

T_16_22_wire_logic_cluster/lc_5/out
T_15_22_sp4_h_l_2
T_18_22_sp4_v_t_39
T_18_25_lc_trk_g0_7
T_18_25_wire_logic_cluster/lc_4/in_3

T_16_22_wire_logic_cluster/lc_5/out
T_17_22_sp4_h_l_10
T_20_22_sp4_v_t_47
T_20_23_lc_trk_g3_7
T_20_23_wire_logic_cluster/lc_3/in_3

T_16_22_wire_logic_cluster/lc_5/out
T_17_22_sp4_h_l_10
T_20_22_sp4_v_t_47
T_19_25_lc_trk_g3_7
T_19_25_wire_logic_cluster/lc_1/in_3

T_16_22_wire_logic_cluster/lc_5/out
T_17_22_sp4_h_l_10
T_20_22_sp4_v_t_47
T_19_25_lc_trk_g3_7
T_19_25_wire_logic_cluster/lc_3/in_3

T_16_22_wire_logic_cluster/lc_5/out
T_15_22_sp4_h_l_2
T_18_22_sp4_v_t_39
T_18_26_lc_trk_g0_2
T_18_26_wire_logic_cluster/lc_1/in_3

T_16_22_wire_logic_cluster/lc_5/out
T_15_22_sp4_h_l_2
T_18_22_sp4_v_t_39
T_18_26_lc_trk_g0_2
T_18_26_wire_logic_cluster/lc_3/in_3

T_16_22_wire_logic_cluster/lc_5/out
T_15_22_sp4_h_l_2
T_18_22_sp4_v_t_39
T_18_26_lc_trk_g0_2
T_18_26_wire_logic_cluster/lc_7/in_3

T_16_22_wire_logic_cluster/lc_5/out
T_16_20_sp4_v_t_39
T_16_24_sp4_v_t_39
T_16_26_lc_trk_g2_2
T_16_26_wire_logic_cluster/lc_7/in_3

T_16_22_wire_logic_cluster/lc_5/out
T_16_15_sp12_v_t_22
T_16_25_lc_trk_g3_5
T_16_25_wire_logic_cluster/lc_2/in_0

T_16_22_wire_logic_cluster/lc_5/out
T_16_15_sp12_v_t_22
T_16_25_lc_trk_g3_5
T_16_25_wire_logic_cluster/lc_0/in_0

T_16_22_wire_logic_cluster/lc_5/out
T_17_22_sp4_h_l_10
T_18_22_lc_trk_g2_2
T_18_22_wire_logic_cluster/lc_2/in_0

T_16_22_wire_logic_cluster/lc_5/out
T_16_20_sp4_v_t_39
T_15_24_lc_trk_g1_2
T_15_24_wire_logic_cluster/lc_7/in_0

T_16_22_wire_logic_cluster/lc_5/out
T_16_21_sp4_v_t_42
T_15_25_lc_trk_g1_7
T_15_25_wire_logic_cluster/lc_6/in_0

T_16_22_wire_logic_cluster/lc_5/out
T_16_21_sp4_v_t_42
T_15_25_lc_trk_g1_7
T_15_25_wire_logic_cluster/lc_4/in_0

T_16_22_wire_logic_cluster/lc_5/out
T_16_15_sp12_v_t_22
T_16_25_lc_trk_g3_5
T_16_25_wire_logic_cluster/lc_1/in_3

T_16_22_wire_logic_cluster/lc_5/out
T_16_15_sp12_v_t_22
T_16_25_lc_trk_g3_5
T_16_25_wire_logic_cluster/lc_3/in_3

T_16_22_wire_logic_cluster/lc_5/out
T_17_21_sp4_v_t_43
T_17_24_lc_trk_g1_3
T_17_24_wire_logic_cluster/lc_1/in_1

T_16_22_wire_logic_cluster/lc_5/out
T_17_21_sp4_v_t_43
T_16_24_lc_trk_g3_3
T_16_24_wire_logic_cluster/lc_1/in_1

T_16_22_wire_logic_cluster/lc_5/out
T_16_21_sp4_v_t_42
T_16_24_lc_trk_g1_2
T_16_24_wire_logic_cluster/lc_0/in_3

T_16_22_wire_logic_cluster/lc_5/out
T_16_21_sp4_v_t_42
T_16_24_lc_trk_g1_2
T_16_24_wire_logic_cluster/lc_2/in_3

T_16_22_wire_logic_cluster/lc_5/out
T_17_22_sp4_h_l_10
T_18_22_lc_trk_g2_2
T_18_22_wire_logic_cluster/lc_7/in_3

T_16_22_wire_logic_cluster/lc_5/out
T_16_21_sp4_v_t_42
T_15_25_lc_trk_g1_7
T_15_25_wire_logic_cluster/lc_7/in_3

T_16_22_wire_logic_cluster/lc_5/out
T_16_23_lc_trk_g0_5
T_16_23_wire_logic_cluster/lc_1/in_0

T_16_22_wire_logic_cluster/lc_5/out
T_17_23_lc_trk_g3_5
T_17_23_wire_logic_cluster/lc_0/in_0

T_16_22_wire_logic_cluster/lc_5/out
T_17_23_lc_trk_g3_5
T_17_23_wire_logic_cluster/lc_3/in_1

T_16_22_wire_logic_cluster/lc_5/out
T_16_22_lc_trk_g3_5
T_16_22_wire_logic_cluster/lc_5/in_1

T_16_22_wire_logic_cluster/lc_5/out
T_15_22_lc_trk_g3_5
T_15_22_wire_logic_cluster/lc_7/in_3

T_16_22_wire_logic_cluster/lc_5/out
T_15_22_lc_trk_g3_5
T_15_22_wire_logic_cluster/lc_5/in_3

T_16_22_wire_logic_cluster/lc_5/out
T_16_23_lc_trk_g0_5
T_16_23_wire_logic_cluster/lc_2/in_3

T_16_22_wire_logic_cluster/lc_5/out
T_16_23_lc_trk_g0_5
T_16_23_wire_logic_cluster/lc_4/in_3

T_16_22_wire_logic_cluster/lc_5/out
T_17_23_lc_trk_g2_5
T_17_23_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst0_rdata_1_2
T_8_2_wire_bram/ram/RDATA_2
T_8_1_sp4_v_t_42
T_9_5_sp4_h_l_1
T_13_5_sp4_h_l_4
T_16_5_sp4_v_t_44
T_15_8_lc_trk_g3_4
T_15_8_wire_logic_cluster/lc_1/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst3_rdata_1_10
T_8_13_wire_bram/ram/RDATA_10
T_7_13_sp4_h_l_2
T_10_9_sp4_v_t_39
T_11_9_sp4_h_l_7
T_15_9_sp4_h_l_7
T_15_9_lc_trk_g1_2
T_15_9_wire_logic_cluster/lc_2/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_dataZ0Z_4
T_6_18_wire_logic_cluster/lc_4/out
T_6_17_lc_trk_g1_4
T_6_17_wire_logic_cluster/lc_4/in_3

T_6_18_wire_logic_cluster/lc_4/out
T_6_18_lc_trk_g1_4
T_6_18_wire_logic_cluster/lc_4/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst3_rdata_1_9
T_8_13_wire_bram/ram/RDATA_9
T_9_10_sp4_v_t_37
T_10_14_sp4_h_l_0
T_12_14_lc_trk_g2_5
T_12_14_wire_logic_cluster/lc_6/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_dataZ0Z_0
T_9_18_wire_logic_cluster/lc_5/out
T_8_18_sp4_h_l_2
T_7_18_sp4_v_t_45
T_7_19_lc_trk_g3_5
T_7_19_wire_logic_cluster/lc_4/in_0

T_9_18_wire_logic_cluster/lc_5/out
T_8_18_sp4_h_l_2
T_7_18_sp4_v_t_39
T_7_20_lc_trk_g3_2
T_7_20_wire_logic_cluster/lc_3/in_0

T_9_18_wire_logic_cluster/lc_5/out
T_8_18_sp4_h_l_2
T_7_18_sp4_v_t_45
T_7_19_lc_trk_g3_5
T_7_19_wire_logic_cluster/lc_3/in_3

T_9_18_wire_logic_cluster/lc_5/out
T_8_18_sp4_h_l_2
T_7_18_sp4_v_t_39
T_7_20_lc_trk_g3_2
T_7_20_wire_logic_cluster/lc_6/in_3

T_9_18_wire_logic_cluster/lc_5/out
T_9_19_lc_trk_g0_5
T_9_19_wire_logic_cluster/lc_0/in_1

T_9_18_wire_logic_cluster/lc_5/out
T_9_18_lc_trk_g0_5
T_9_18_wire_logic_cluster/lc_5/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst1_rdata_1_29
T_8_7_wire_bram/ram/RDATA_13
T_9_7_sp4_h_l_4
T_13_7_sp4_h_l_0
T_17_7_sp4_h_l_8
T_20_7_sp4_v_t_45
T_19_9_lc_trk_g0_3
T_19_9_input_2_1
T_19_9_wire_logic_cluster/lc_1/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_stateZ0Z_4
T_15_20_wire_logic_cluster/lc_7/out
T_16_17_sp4_v_t_39
T_16_13_sp4_v_t_39
T_17_13_sp4_h_l_7
T_17_13_lc_trk_g0_2
T_17_13_wire_logic_cluster/lc_4/in_0

T_15_20_wire_logic_cluster/lc_7/out
T_15_19_sp4_v_t_46
T_15_22_lc_trk_g1_6
T_15_22_wire_logic_cluster/lc_0/in_1

T_15_20_wire_logic_cluster/lc_7/out
T_15_20_lc_trk_g1_7
T_15_20_wire_logic_cluster/lc_7/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.N_1845_reti_0
T_17_13_wire_logic_cluster/lc_4/out
T_10_13_sp12_h_l_0
T_11_13_sp4_h_l_3
T_14_13_sp4_v_t_45
T_14_17_sp4_v_t_46
T_14_21_lc_trk_g0_3
T_14_21_wire_logic_cluster/lc_4/in_3

T_17_13_wire_logic_cluster/lc_4/out
T_17_5_sp12_v_t_23
T_17_17_sp12_v_t_23
T_17_21_sp4_v_t_41
T_16_22_lc_trk_g3_1
T_16_22_wire_logic_cluster/lc_2/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst2_rdata_1_20
T_8_12_wire_bram/ram/RDATA_4
T_9_11_sp4_v_t_39
T_6_11_sp4_h_l_2
T_10_11_sp4_h_l_5
T_14_11_sp4_h_l_5
T_15_11_lc_trk_g3_5
T_15_11_wire_logic_cluster/lc_2/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst3_rdata_1_12
T_8_13_wire_bram/ram/RDATA_12
T_9_9_sp4_v_t_42
T_10_9_sp4_h_l_7
T_14_9_sp4_h_l_7
T_18_9_sp4_h_l_7
T_17_9_lc_trk_g1_7
T_17_9_wire_logic_cluster/lc_2/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_316_i
T_22_19_wire_logic_cluster/lc_3/out
T_20_19_sp4_h_l_3
T_19_15_sp4_v_t_38
T_16_15_sp4_h_l_9
T_16_15_lc_trk_g0_4
T_16_15_wire_logic_cluster/lc_1/in_1

T_22_19_wire_logic_cluster/lc_3/out
T_22_19_lc_trk_g0_3
T_22_19_wire_logic_cluster/lc_5/in_0

T_22_19_wire_logic_cluster/lc_3/out
T_22_20_lc_trk_g0_3
T_22_20_wire_logic_cluster/lc_6/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1601_0
T_23_22_wire_logic_cluster/lc_1/out
T_23_22_lc_trk_g3_1
T_23_22_wire_logic_cluster/lc_7/in_1

T_23_22_wire_logic_cluster/lc_1/out
T_24_21_lc_trk_g3_1
T_24_21_wire_logic_cluster/lc_5/in_1

T_23_22_wire_logic_cluster/lc_1/out
T_23_22_lc_trk_g3_1
T_23_22_wire_logic_cluster/lc_0/in_0

T_23_22_wire_logic_cluster/lc_1/out
T_24_21_lc_trk_g3_1
T_24_21_wire_logic_cluster/lc_2/in_0

T_23_22_wire_logic_cluster/lc_1/out
T_24_20_sp4_v_t_46
T_24_16_sp4_v_t_39
T_24_17_lc_trk_g3_7
T_24_17_wire_logic_cluster/lc_0/in_0

T_23_22_wire_logic_cluster/lc_1/out
T_23_22_sp4_h_l_7
T_19_22_sp4_h_l_10
T_19_22_lc_trk_g1_7
T_19_22_wire_logic_cluster/lc_4/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst1_rdata_1_1
T_8_6_wire_bram/ram/RDATA_1
T_8_6_sp4_h_l_1
T_11_6_sp4_v_t_36
T_10_10_lc_trk_g1_1
T_10_10_input_2_0
T_10_10_wire_logic_cluster/lc_0/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst2_rdata_1_18
T_8_12_wire_bram/ram/RDATA_2
T_8_10_sp4_v_t_39
T_5_10_sp4_h_l_2
T_9_10_sp4_h_l_5
T_13_10_sp4_h_l_5
T_14_10_lc_trk_g3_5
T_14_10_input_2_0
T_14_10_wire_logic_cluster/lc_0/in_2

End 

Net : I2C_top_level_inst1_s_data_oreg_16
T_20_10_wire_logic_cluster/lc_4/out
T_21_6_sp4_v_t_44
T_18_6_sp4_h_l_9
T_14_6_sp4_h_l_0
T_10_6_sp4_h_l_8
T_9_6_sp4_v_t_45
T_9_7_lc_trk_g2_5
T_9_7_wire_logic_cluster/lc_7/in_0

T_20_10_wire_logic_cluster/lc_4/out
T_20_10_lc_trk_g3_4
T_20_10_input_2_5
T_20_10_wire_logic_cluster/lc_5/in_2

T_20_10_wire_logic_cluster/lc_4/out
T_20_9_sp4_v_t_40
T_17_13_sp4_h_l_5
T_13_13_sp4_h_l_5
T_15_13_lc_trk_g2_0
T_15_13_wire_logic_cluster/lc_2/in_0

T_20_10_wire_logic_cluster/lc_4/out
T_20_9_sp4_v_t_40
T_21_9_sp4_h_l_5
T_22_9_lc_trk_g2_5
T_22_9_wire_logic_cluster/lc_2/in_3

T_20_10_wire_logic_cluster/lc_4/out
T_20_9_sp4_v_t_40
T_21_13_sp4_h_l_11
T_23_13_lc_trk_g2_6
T_23_13_wire_logic_cluster/lc_5/in_3

T_20_10_wire_logic_cluster/lc_4/out
T_20_2_sp12_v_t_23
T_20_14_lc_trk_g2_0
T_20_14_wire_logic_cluster/lc_7/in_1

T_20_10_wire_logic_cluster/lc_4/out
T_20_8_sp4_v_t_37
T_19_12_lc_trk_g1_0
T_19_12_wire_logic_cluster/lc_4/in_1

T_20_10_wire_logic_cluster/lc_4/out
T_19_11_lc_trk_g0_4
T_19_11_wire_logic_cluster/lc_1/in_3

T_20_10_wire_logic_cluster/lc_4/out
T_21_10_sp12_h_l_0
T_24_10_lc_trk_g1_0
T_24_10_wire_logic_cluster/lc_0/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst3_rdata_1_4
T_8_14_wire_bram/ram/RDATA_4
T_9_13_sp4_v_t_39
T_10_13_sp4_h_l_2
T_11_13_lc_trk_g2_2
T_11_13_wire_logic_cluster/lc_1/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst3_rdata_1_11
T_8_13_wire_bram/ram/RDATA_11
T_8_9_sp4_v_t_45
T_9_9_sp4_h_l_1
T_13_9_sp4_h_l_4
T_16_9_sp4_v_t_44
T_15_10_lc_trk_g3_4
T_15_10_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_cry_2_THRU_CO
T_6_18_wire_logic_cluster/lc_3/out
T_6_14_sp4_v_t_43
T_5_16_lc_trk_g0_6
T_5_16_input_2_6
T_5_16_wire_logic_cluster/lc_6/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_cry_2
T_6_18_wire_logic_cluster/lc_2/cout
T_6_18_wire_logic_cluster/lc_3/in_3

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.count_bitsZ0Z_4
T_9_22_wire_logic_cluster/lc_4/out
T_9_21_sp4_v_t_40
T_6_21_sp4_h_l_11
T_7_21_lc_trk_g2_3
T_7_21_wire_logic_cluster/lc_1/in_0

T_9_22_wire_logic_cluster/lc_4/out
T_9_22_lc_trk_g1_4
T_9_22_wire_logic_cluster/lc_4/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_904
T_22_19_wire_logic_cluster/lc_0/out
T_22_19_lc_trk_g0_0
T_22_19_wire_logic_cluster/lc_2/in_0

T_22_19_wire_logic_cluster/lc_0/out
T_22_19_lc_trk_g0_0
T_22_19_wire_logic_cluster/lc_7/in_1

T_22_19_wire_logic_cluster/lc_0/out
T_22_17_sp4_v_t_45
T_21_21_lc_trk_g2_0
T_21_21_input_2_0
T_21_21_wire_logic_cluster/lc_0/in_2

T_22_19_wire_logic_cluster/lc_0/out
T_23_19_lc_trk_g0_0
T_23_19_wire_logic_cluster/lc_7/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_state_ns_i_i_0_0
T_22_19_wire_logic_cluster/lc_2/out
T_23_16_sp4_v_t_45
T_23_18_lc_trk_g2_0
T_23_18_wire_logic_cluster/lc_5/in_1

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter_RNO_0Z0Z_0
T_13_23_wire_logic_cluster/lc_0/out
T_14_23_lc_trk_g1_0
T_14_23_wire_logic_cluster/lc_0/in_3

End 

Net : I2C_top_level_inst1_s_data_oreg_20
T_15_11_wire_logic_cluster/lc_4/out
T_16_11_sp4_h_l_8
T_12_11_sp4_h_l_4
T_11_11_sp4_v_t_41
T_11_12_lc_trk_g3_1
T_11_12_wire_logic_cluster/lc_1/in_1

T_15_11_wire_logic_cluster/lc_4/out
T_8_11_sp12_h_l_0
T_11_11_sp4_h_l_5
T_10_7_sp4_v_t_40
T_9_8_lc_trk_g3_0
T_9_8_wire_logic_cluster/lc_1/in_0

T_15_11_wire_logic_cluster/lc_4/out
T_8_11_sp12_h_l_0
T_17_11_sp4_h_l_11
T_20_11_sp4_v_t_46
T_20_13_lc_trk_g3_3
T_20_13_wire_logic_cluster/lc_7/in_3

T_15_11_wire_logic_cluster/lc_4/out
T_8_11_sp12_h_l_0
T_17_11_sp4_h_l_11
T_20_11_sp4_v_t_46
T_20_14_lc_trk_g1_6
T_20_14_wire_logic_cluster/lc_0/in_3

T_15_11_wire_logic_cluster/lc_4/out
T_8_11_sp12_h_l_0
T_17_11_sp4_h_l_11
T_21_11_sp4_h_l_7
T_24_11_sp4_v_t_37
T_24_14_lc_trk_g1_5
T_24_14_wire_logic_cluster/lc_2/in_0

T_15_11_wire_logic_cluster/lc_4/out
T_16_11_sp4_h_l_8
T_19_11_sp4_v_t_45
T_18_15_lc_trk_g2_0
T_18_15_wire_logic_cluster/lc_2/in_0

T_15_11_wire_logic_cluster/lc_4/out
T_16_11_sp4_h_l_8
T_19_11_sp4_v_t_45
T_19_14_lc_trk_g1_5
T_19_14_wire_logic_cluster/lc_7/in_3

T_15_11_wire_logic_cluster/lc_4/out
T_16_10_sp4_v_t_41
T_16_14_lc_trk_g0_4
T_16_14_wire_logic_cluster/lc_5/in_3

T_15_11_wire_logic_cluster/lc_4/out
T_16_10_sp4_v_t_41
T_15_13_lc_trk_g3_1
T_15_13_wire_logic_cluster/lc_7/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_cont_0_a3_3_1_0
T_23_18_wire_logic_cluster/lc_0/out
T_23_14_sp12_v_t_23
T_23_21_lc_trk_g3_3
T_23_21_wire_logic_cluster/lc_2/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.un1_c_state_8_0_m2_ns_1_cascade_
T_18_16_wire_logic_cluster/lc_1/ltout
T_18_16_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addrlde_i_0_a2_3_cascade_
T_14_21_wire_logic_cluster/lc_1/ltout
T_14_21_wire_logic_cluster/lc_2/in_2

End 

Net : I2C_top_level_inst1_s_data_oreg_28
T_13_9_wire_logic_cluster/lc_3/out
T_14_9_sp4_h_l_6
T_10_9_sp4_h_l_2
T_9_9_sp4_v_t_45
T_9_11_lc_trk_g2_0
T_9_11_wire_logic_cluster/lc_6/in_0

T_13_9_wire_logic_cluster/lc_3/out
T_13_0_span12_vert_22
T_13_3_sp4_v_t_42
T_14_7_sp4_h_l_7
T_10_7_sp4_h_l_7
T_13_7_sp4_v_t_37
T_13_11_sp4_v_t_45
T_12_15_lc_trk_g2_0
T_12_15_input_2_2
T_12_15_wire_logic_cluster/lc_2/in_2

T_13_9_wire_logic_cluster/lc_3/out
T_13_0_span12_vert_22
T_13_3_sp4_v_t_42
T_14_7_sp4_h_l_7
T_17_7_sp4_v_t_42
T_18_11_sp4_h_l_1
T_19_11_lc_trk_g3_1
T_19_11_wire_logic_cluster/lc_2/in_0

T_13_9_wire_logic_cluster/lc_3/out
T_13_0_span12_vert_22
T_14_12_sp12_h_l_1
T_20_12_sp4_h_l_6
T_23_8_sp4_v_t_43
T_22_10_lc_trk_g0_6
T_22_10_wire_logic_cluster/lc_1/in_3

T_13_9_wire_logic_cluster/lc_3/out
T_14_9_sp4_h_l_6
T_18_9_sp4_h_l_6
T_21_9_sp4_v_t_43
T_22_13_sp4_h_l_6
T_22_13_lc_trk_g0_3
T_22_13_wire_logic_cluster/lc_2/in_3

T_13_9_wire_logic_cluster/lc_3/out
T_14_9_sp4_h_l_6
T_18_9_sp4_h_l_6
T_21_9_sp4_v_t_43
T_22_13_sp4_h_l_6
T_23_13_lc_trk_g3_6
T_23_13_wire_logic_cluster/lc_6/in_3

T_13_9_wire_logic_cluster/lc_3/out
T_14_9_sp4_h_l_6
T_18_9_sp4_h_l_6
T_21_9_sp4_v_t_43
T_22_13_sp4_h_l_6
T_25_13_sp4_v_t_43
T_24_15_lc_trk_g1_6
T_24_15_wire_logic_cluster/lc_2/in_3

T_13_9_wire_logic_cluster/lc_3/out
T_13_0_span12_vert_22
T_14_12_sp12_h_l_1
T_17_12_lc_trk_g1_1
T_17_12_wire_logic_cluster/lc_3/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.count_data_0
T_9_18_wire_logic_cluster/lc_6/out
T_7_18_sp4_h_l_9
T_6_14_sp4_v_t_39
T_6_17_lc_trk_g1_7
T_6_17_wire_logic_cluster/lc_3/in_1

T_9_18_wire_logic_cluster/lc_6/out
T_7_18_sp4_h_l_9
T_6_14_sp4_v_t_39
T_5_17_lc_trk_g2_7
T_5_17_wire_logic_cluster/lc_2/in_1

T_9_18_wire_logic_cluster/lc_6/out
T_7_18_sp4_h_l_9
T_6_18_lc_trk_g0_1
T_6_18_wire_logic_cluster/lc_0/in_1

T_9_18_wire_logic_cluster/lc_6/out
T_7_18_sp4_h_l_9
T_6_14_sp4_v_t_39
T_6_17_lc_trk_g1_7
T_6_17_wire_logic_cluster/lc_5/in_3

T_9_18_wire_logic_cluster/lc_6/out
T_7_18_sp4_h_l_9
T_7_18_lc_trk_g1_4
T_7_18_wire_logic_cluster/lc_7/in_0

T_9_18_wire_logic_cluster/lc_6/out
T_9_18_lc_trk_g2_6
T_9_18_wire_logic_cluster/lc_6/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addrlde_i_0_a2_2_cascade_
T_14_21_wire_logic_cluster/lc_0/ltout
T_14_21_wire_logic_cluster/lc_1/in_2

End 

Net : serializer_mod_inst.current_stateZ0Z_1
T_14_26_wire_logic_cluster/lc_7/out
T_12_26_sp12_h_l_1
T_20_26_lc_trk_g0_2
T_20_26_wire_logic_cluster/lc_0/in_0

T_14_26_wire_logic_cluster/lc_7/out
T_12_26_sp12_h_l_1
T_18_26_sp4_h_l_6
T_17_22_sp4_v_t_46
T_18_22_sp4_h_l_11
T_17_18_sp4_v_t_41
T_17_14_sp4_v_t_41
T_17_10_sp4_v_t_37
T_17_13_lc_trk_g0_5
T_17_13_wire_logic_cluster/lc_0/in_1

T_14_26_wire_logic_cluster/lc_7/out
T_12_26_sp12_h_l_1
T_18_26_sp4_h_l_6
T_21_26_sp4_v_t_43
T_20_27_lc_trk_g3_3
T_20_27_wire_logic_cluster/lc_5/in_1

T_14_26_wire_logic_cluster/lc_7/out
T_12_26_sp12_h_l_1
T_18_26_sp4_h_l_6
T_17_22_sp4_v_t_46
T_14_22_sp4_h_l_11
T_10_22_sp4_h_l_2
T_9_18_sp4_v_t_39
T_9_14_sp4_v_t_40
T_9_15_lc_trk_g2_0
T_9_15_wire_logic_cluster/lc_1/in_1

T_14_26_wire_logic_cluster/lc_7/out
T_12_26_sp12_h_l_1
T_18_26_sp4_h_l_6
T_17_22_sp4_v_t_46
T_14_22_sp4_h_l_11
T_16_22_lc_trk_g3_6
T_16_22_wire_logic_cluster/lc_5/in_0

T_14_26_wire_logic_cluster/lc_7/out
T_12_26_sp12_h_l_1
T_18_26_sp4_h_l_6
T_17_22_sp4_v_t_46
T_16_25_lc_trk_g3_6
T_16_25_wire_logic_cluster/lc_1/in_0

T_14_26_wire_logic_cluster/lc_7/out
T_12_26_sp12_h_l_1
T_18_26_sp4_h_l_6
T_17_22_sp4_v_t_46
T_16_25_lc_trk_g3_6
T_16_25_wire_logic_cluster/lc_3/in_0

T_14_26_wire_logic_cluster/lc_7/out
T_12_26_sp12_h_l_1
T_18_26_sp4_h_l_6
T_17_22_sp4_v_t_46
T_17_25_lc_trk_g0_6
T_17_25_wire_logic_cluster/lc_6/in_0

T_14_26_wire_logic_cluster/lc_7/out
T_12_26_sp12_h_l_1
T_18_26_sp4_h_l_6
T_17_22_sp4_v_t_46
T_17_25_lc_trk_g0_6
T_17_25_wire_logic_cluster/lc_2/in_0

T_14_26_wire_logic_cluster/lc_7/out
T_12_26_sp12_h_l_1
T_18_26_sp4_h_l_6
T_17_22_sp4_v_t_46
T_16_24_lc_trk_g2_3
T_16_24_wire_logic_cluster/lc_0/in_1

T_14_26_wire_logic_cluster/lc_7/out
T_12_26_sp12_h_l_1
T_18_26_sp4_h_l_6
T_17_22_sp4_v_t_46
T_16_24_lc_trk_g2_3
T_16_24_wire_logic_cluster/lc_2/in_1

T_14_26_wire_logic_cluster/lc_7/out
T_12_26_sp12_h_l_1
T_18_26_sp4_h_l_6
T_17_22_sp4_v_t_46
T_17_24_lc_trk_g2_3
T_17_24_wire_logic_cluster/lc_0/in_1

T_14_26_wire_logic_cluster/lc_7/out
T_12_26_sp12_h_l_1
T_18_26_sp4_h_l_6
T_17_22_sp4_v_t_46
T_16_23_lc_trk_g3_6
T_16_23_wire_logic_cluster/lc_2/in_1

T_14_26_wire_logic_cluster/lc_7/out
T_12_26_sp12_h_l_1
T_18_26_sp4_h_l_6
T_17_22_sp4_v_t_46
T_17_24_lc_trk_g2_3
T_17_24_wire_logic_cluster/lc_4/in_1

T_14_26_wire_logic_cluster/lc_7/out
T_12_26_sp12_h_l_1
T_18_26_sp4_h_l_6
T_17_22_sp4_v_t_46
T_17_24_lc_trk_g2_3
T_17_24_wire_logic_cluster/lc_2/in_1

T_14_26_wire_logic_cluster/lc_7/out
T_12_26_sp12_h_l_1
T_18_26_sp4_h_l_6
T_17_22_sp4_v_t_46
T_16_23_lc_trk_g3_6
T_16_23_wire_logic_cluster/lc_4/in_1

T_14_26_wire_logic_cluster/lc_7/out
T_12_26_sp12_h_l_1
T_18_26_sp4_h_l_6
T_17_26_sp4_v_t_43
T_17_28_lc_trk_g2_6
T_17_28_wire_logic_cluster/lc_7/in_1

T_14_26_wire_logic_cluster/lc_7/out
T_12_26_sp12_h_l_1
T_18_26_sp4_h_l_6
T_17_26_sp4_v_t_43
T_17_28_lc_trk_g2_6
T_17_28_wire_logic_cluster/lc_1/in_1

T_14_26_wire_logic_cluster/lc_7/out
T_12_26_sp12_h_l_1
T_18_26_sp4_h_l_6
T_17_26_sp4_v_t_43
T_17_29_lc_trk_g1_3
T_17_29_wire_logic_cluster/lc_5/in_1

T_14_26_wire_logic_cluster/lc_7/out
T_12_26_sp12_h_l_1
T_18_26_sp4_h_l_6
T_17_22_sp4_v_t_46
T_17_23_lc_trk_g3_6
T_17_23_wire_logic_cluster/lc_0/in_1

T_14_26_wire_logic_cluster/lc_7/out
T_12_26_sp12_h_l_1
T_18_26_sp4_h_l_6
T_17_22_sp4_v_t_46
T_17_23_lc_trk_g3_6
T_17_23_wire_logic_cluster/lc_2/in_1

T_14_26_wire_logic_cluster/lc_7/out
T_12_26_sp12_h_l_1
T_18_26_sp4_h_l_6
T_21_22_sp4_v_t_43
T_20_23_lc_trk_g3_3
T_20_23_wire_logic_cluster/lc_3/in_1

T_14_26_wire_logic_cluster/lc_7/out
T_12_26_sp12_h_l_1
T_18_26_sp4_h_l_6
T_17_22_sp4_v_t_46
T_16_24_lc_trk_g2_3
T_16_24_input_2_1
T_16_24_wire_logic_cluster/lc_1/in_2

T_14_26_wire_logic_cluster/lc_7/out
T_12_26_sp12_h_l_1
T_18_26_sp4_h_l_6
T_17_22_sp4_v_t_46
T_17_24_lc_trk_g2_3
T_17_24_input_2_1
T_17_24_wire_logic_cluster/lc_1/in_2

T_14_26_wire_logic_cluster/lc_7/out
T_12_26_sp12_h_l_1
T_18_26_sp4_h_l_6
T_17_22_sp4_v_t_46
T_16_23_lc_trk_g3_6
T_16_23_input_2_1
T_16_23_wire_logic_cluster/lc_1/in_2

T_14_26_wire_logic_cluster/lc_7/out
T_12_26_sp12_h_l_1
T_18_26_sp4_h_l_6
T_17_22_sp4_v_t_46
T_17_23_lc_trk_g3_6
T_17_23_input_2_3
T_17_23_wire_logic_cluster/lc_3/in_2

T_14_26_wire_logic_cluster/lc_7/out
T_12_26_sp12_h_l_1
T_18_26_sp4_h_l_6
T_17_22_sp4_v_t_46
T_16_25_lc_trk_g3_6
T_16_25_wire_logic_cluster/lc_2/in_3

T_14_26_wire_logic_cluster/lc_7/out
T_12_26_sp12_h_l_1
T_18_26_sp4_h_l_6
T_17_22_sp4_v_t_46
T_16_25_lc_trk_g3_6
T_16_25_wire_logic_cluster/lc_0/in_3

T_14_26_wire_logic_cluster/lc_7/out
T_12_26_sp12_h_l_1
T_18_26_sp4_h_l_6
T_17_22_sp4_v_t_46
T_17_25_lc_trk_g0_6
T_17_25_wire_logic_cluster/lc_1/in_3

T_14_26_wire_logic_cluster/lc_7/out
T_12_26_sp12_h_l_1
T_18_26_sp4_h_l_6
T_17_22_sp4_v_t_46
T_17_25_lc_trk_g0_6
T_17_25_wire_logic_cluster/lc_7/in_3

T_14_26_wire_logic_cluster/lc_7/out
T_12_26_sp12_h_l_1
T_18_26_sp4_h_l_6
T_17_26_sp4_v_t_43
T_17_29_lc_trk_g0_3
T_17_29_wire_logic_cluster/lc_6/in_3

T_14_26_wire_logic_cluster/lc_7/out
T_12_26_sp12_h_l_1
T_18_26_sp4_h_l_6
T_17_26_sp4_v_t_43
T_17_29_lc_trk_g0_3
T_17_29_wire_logic_cluster/lc_0/in_3

T_14_26_wire_logic_cluster/lc_7/out
T_15_23_sp4_v_t_39
T_16_27_sp4_h_l_2
T_19_23_sp4_v_t_39
T_18_24_lc_trk_g2_7
T_18_24_wire_logic_cluster/lc_3/in_0

T_14_26_wire_logic_cluster/lc_7/out
T_15_23_sp4_v_t_39
T_16_27_sp4_h_l_2
T_19_23_sp4_v_t_39
T_19_25_lc_trk_g3_2
T_19_25_wire_logic_cluster/lc_1/in_0

T_14_26_wire_logic_cluster/lc_7/out
T_15_23_sp4_v_t_39
T_16_27_sp4_h_l_2
T_19_23_sp4_v_t_39
T_19_25_lc_trk_g3_2
T_19_25_wire_logic_cluster/lc_3/in_0

T_14_26_wire_logic_cluster/lc_7/out
T_15_23_sp4_v_t_39
T_16_27_sp4_h_l_2
T_19_23_sp4_v_t_39
T_18_24_lc_trk_g2_7
T_18_24_wire_logic_cluster/lc_5/in_0

T_14_26_wire_logic_cluster/lc_7/out
T_15_23_sp4_v_t_39
T_16_23_sp4_h_l_7
T_19_19_sp4_v_t_42
T_18_22_lc_trk_g3_2
T_18_22_wire_logic_cluster/lc_7/in_0

T_14_26_wire_logic_cluster/lc_7/out
T_15_23_sp4_v_t_39
T_16_23_sp4_h_l_7
T_19_19_sp4_v_t_42
T_19_23_lc_trk_g0_7
T_19_23_wire_logic_cluster/lc_1/in_0

T_14_26_wire_logic_cluster/lc_7/out
T_15_23_sp4_v_t_39
T_16_27_sp4_h_l_2
T_19_23_sp4_v_t_39
T_18_25_lc_trk_g1_2
T_18_25_wire_logic_cluster/lc_4/in_1

T_14_26_wire_logic_cluster/lc_7/out
T_15_23_sp4_v_t_39
T_16_27_sp4_h_l_2
T_19_27_sp4_v_t_39
T_18_28_lc_trk_g2_7
T_18_28_wire_logic_cluster/lc_2/in_1

T_14_26_wire_logic_cluster/lc_7/out
T_15_23_sp4_v_t_39
T_16_27_sp4_h_l_2
T_19_23_sp4_v_t_39
T_19_25_lc_trk_g3_2
T_19_25_wire_logic_cluster/lc_2/in_3

T_14_26_wire_logic_cluster/lc_7/out
T_15_23_sp4_v_t_39
T_16_27_sp4_h_l_2
T_19_23_sp4_v_t_39
T_19_25_lc_trk_g3_2
T_19_25_wire_logic_cluster/lc_4/in_3

T_14_26_wire_logic_cluster/lc_7/out
T_15_23_sp4_v_t_39
T_16_27_sp4_h_l_2
T_19_23_sp4_v_t_39
T_18_24_lc_trk_g2_7
T_18_24_wire_logic_cluster/lc_2/in_3

T_14_26_wire_logic_cluster/lc_7/out
T_15_23_sp4_v_t_39
T_16_27_sp4_h_l_2
T_19_23_sp4_v_t_39
T_18_24_lc_trk_g2_7
T_18_24_wire_logic_cluster/lc_0/in_3

T_14_26_wire_logic_cluster/lc_7/out
T_15_23_sp4_v_t_39
T_16_27_sp4_h_l_2
T_19_23_sp4_v_t_39
T_19_24_lc_trk_g2_7
T_19_24_wire_logic_cluster/lc_0/in_3

T_14_26_wire_logic_cluster/lc_7/out
T_15_23_sp4_v_t_39
T_16_23_sp4_h_l_7
T_19_19_sp4_v_t_42
T_19_23_lc_trk_g0_7
T_19_23_wire_logic_cluster/lc_4/in_3

T_14_26_wire_logic_cluster/lc_7/out
T_15_23_sp4_v_t_39
T_16_23_sp4_h_l_7
T_19_19_sp4_v_t_42
T_18_22_lc_trk_g3_2
T_18_22_wire_logic_cluster/lc_2/in_3

T_14_26_wire_logic_cluster/lc_7/out
T_15_23_sp4_v_t_39
T_15_19_sp4_v_t_47
T_15_22_lc_trk_g1_7
T_15_22_wire_logic_cluster/lc_7/in_1

T_14_26_wire_logic_cluster/lc_7/out
T_15_23_sp4_v_t_39
T_15_19_sp4_v_t_47
T_15_22_lc_trk_g1_7
T_15_22_wire_logic_cluster/lc_5/in_1

T_14_26_wire_logic_cluster/lc_7/out
T_15_23_sp4_v_t_39
T_16_27_sp4_h_l_2
T_17_27_lc_trk_g2_2
T_17_27_wire_logic_cluster/lc_7/in_1

T_14_26_wire_logic_cluster/lc_7/out
T_15_23_sp4_v_t_39
T_16_23_sp4_h_l_7
T_18_23_lc_trk_g2_2
T_18_23_wire_logic_cluster/lc_1/in_1

T_14_26_wire_logic_cluster/lc_7/out
T_15_23_sp4_v_t_39
T_16_27_sp4_h_l_2
T_17_27_lc_trk_g3_2
T_17_27_wire_logic_cluster/lc_2/in_3

T_14_26_wire_logic_cluster/lc_7/out
T_15_23_sp4_v_t_39
T_16_23_sp4_h_l_7
T_18_23_lc_trk_g3_2
T_18_23_wire_logic_cluster/lc_0/in_3

T_14_26_wire_logic_cluster/lc_7/out
T_12_26_sp12_h_l_1
T_16_26_lc_trk_g0_2
T_16_26_wire_logic_cluster/lc_7/in_1

T_14_26_wire_logic_cluster/lc_7/out
T_12_26_sp12_h_l_1
T_18_26_lc_trk_g0_6
T_18_26_wire_logic_cluster/lc_1/in_1

T_14_26_wire_logic_cluster/lc_7/out
T_12_26_sp12_h_l_1
T_18_26_lc_trk_g0_6
T_18_26_wire_logic_cluster/lc_3/in_1

T_14_26_wire_logic_cluster/lc_7/out
T_12_26_sp12_h_l_1
T_18_26_lc_trk_g0_6
T_18_26_wire_logic_cluster/lc_7/in_1

T_14_26_wire_logic_cluster/lc_7/out
T_12_26_sp12_h_l_1
T_16_26_lc_trk_g0_2
T_16_26_input_2_0
T_16_26_wire_logic_cluster/lc_0/in_2

T_14_26_wire_logic_cluster/lc_7/out
T_12_26_sp12_h_l_1
T_16_26_lc_trk_g0_2
T_16_26_input_2_2
T_16_26_wire_logic_cluster/lc_2/in_2

T_14_26_wire_logic_cluster/lc_7/out
T_12_26_sp12_h_l_1
T_17_26_lc_trk_g1_5
T_17_26_wire_logic_cluster/lc_3/in_3

T_14_26_wire_logic_cluster/lc_7/out
T_12_26_sp12_h_l_1
T_17_26_lc_trk_g1_5
T_17_26_wire_logic_cluster/lc_7/in_3

T_14_26_wire_logic_cluster/lc_7/out
T_12_26_sp12_h_l_1
T_17_26_lc_trk_g1_5
T_17_26_wire_logic_cluster/lc_1/in_3

T_14_26_wire_logic_cluster/lc_7/out
T_12_26_sp12_h_l_1
T_18_26_lc_trk_g1_6
T_18_26_wire_logic_cluster/lc_0/in_3

T_14_26_wire_logic_cluster/lc_7/out
T_12_26_sp12_h_l_1
T_18_26_lc_trk_g1_6
T_18_26_wire_logic_cluster/lc_2/in_3

T_14_26_wire_logic_cluster/lc_7/out
T_15_23_sp4_v_t_39
T_15_24_lc_trk_g3_7
T_15_24_wire_logic_cluster/lc_7/in_3

T_14_26_wire_logic_cluster/lc_7/out
T_15_25_lc_trk_g2_7
T_15_25_wire_logic_cluster/lc_7/in_0

T_14_26_wire_logic_cluster/lc_7/out
T_14_26_lc_trk_g1_7
T_14_26_wire_logic_cluster/lc_7/in_1

T_14_26_wire_logic_cluster/lc_7/out
T_15_26_lc_trk_g1_7
T_15_26_wire_logic_cluster/lc_1/in_1

T_14_26_wire_logic_cluster/lc_7/out
T_15_25_lc_trk_g2_7
T_15_25_wire_logic_cluster/lc_6/in_3

T_14_26_wire_logic_cluster/lc_7/out
T_15_25_lc_trk_g2_7
T_15_25_wire_logic_cluster/lc_4/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_cont_0_a3_3_2_0_cascade_
T_23_21_wire_logic_cluster/lc_1/ltout
T_23_21_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_s_data_system_o_10
T_15_16_wire_logic_cluster/lc_2/out
T_15_6_sp12_v_t_23
T_16_6_sp12_h_l_0
T_15_6_sp4_h_l_1
T_18_6_sp4_v_t_43
T_18_9_lc_trk_g0_3
T_18_9_wire_logic_cluster/lc_1/in_0

T_15_16_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g1_2
T_15_16_wire_logic_cluster/lc_2/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_s_data_system_o_13
T_15_16_wire_logic_cluster/lc_5/out
T_7_16_sp12_h_l_1
T_15_16_sp4_h_l_8
T_18_12_sp4_v_t_39
T_18_8_sp4_v_t_39
T_17_10_lc_trk_g1_2
T_17_10_input_2_3
T_17_10_wire_logic_cluster/lc_3/in_2

T_15_16_wire_logic_cluster/lc_5/out
T_15_16_lc_trk_g3_5
T_15_16_wire_logic_cluster/lc_5/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.N_369_cascade_
T_7_20_wire_logic_cluster/lc_5/ltout
T_7_20_wire_logic_cluster/lc_6/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.N_1987_cascade_
T_13_19_wire_logic_cluster/lc_3/ltout
T_13_19_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.N_383_cascade_
T_7_20_wire_logic_cluster/lc_4/ltout
T_7_20_wire_logic_cluster/lc_5/in_2

End 

Net : serializer_mod_inst.counter_srZ0Z_6
T_21_27_wire_logic_cluster/lc_6/out
T_21_24_sp4_v_t_36
T_21_25_lc_trk_g3_4
T_21_25_wire_logic_cluster/lc_3/in_0

T_21_27_wire_logic_cluster/lc_6/out
T_21_26_lc_trk_g1_6
T_21_26_input_2_5
T_21_26_wire_logic_cluster/lc_5/in_2

T_21_27_wire_logic_cluster/lc_6/out
T_21_27_lc_trk_g1_6
T_21_27_wire_logic_cluster/lc_6/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst0_rdata_1_30
T_8_3_wire_bram/ram/RDATA_14
T_9_3_sp4_h_l_2
T_12_3_sp4_v_t_42
T_12_7_sp4_v_t_38
T_12_10_lc_trk_g1_6
T_12_10_wire_logic_cluster/lc_1/in_0

End 

Net : serializer_mod_inst.un1_counter_srlto6_3
T_21_25_wire_logic_cluster/lc_3/out
T_21_26_lc_trk_g0_3
T_21_26_wire_logic_cluster/lc_4/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_i_3_reti_0_1_cascade_
T_14_20_wire_logic_cluster/lc_4/ltout
T_14_20_wire_logic_cluster/lc_5/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.count_bitsZ0Z_3
T_9_22_wire_logic_cluster/lc_3/out
T_9_21_sp4_v_t_38
T_6_21_sp4_h_l_9
T_7_21_lc_trk_g3_1
T_7_21_wire_logic_cluster/lc_1/in_1

T_9_22_wire_logic_cluster/lc_3/out
T_9_22_lc_trk_g1_3
T_9_22_wire_logic_cluster/lc_3/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst3_rdata_1_5
T_8_14_wire_bram/ram/RDATA_5
T_9_11_sp4_v_t_45
T_9_12_lc_trk_g3_5
T_9_12_wire_logic_cluster/lc_0/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst2_rdata_1_21
T_8_12_wire_bram/ram/RDATA_5
T_3_12_sp12_h_l_0
T_15_12_sp12_h_l_0
T_18_12_lc_trk_g0_0
T_18_12_wire_logic_cluster/lc_2/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst0_rdata_1_28
T_8_3_wire_bram/ram/RDATA_12
T_2_3_sp12_h_l_1
T_13_3_sp12_v_t_22
T_13_9_lc_trk_g2_5
T_13_9_wire_logic_cluster/lc_1/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst0_rdata_1_31
T_8_3_wire_bram/ram/RDATA_15
T_8_0_span12_vert_20
T_9_11_sp12_h_l_0
T_11_11_lc_trk_g1_7
T_11_11_wire_logic_cluster/lc_1/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst0_rdata_1_8
T_8_1_wire_bram/ram/RDATA_8
T_8_0_span4_vert_46
T_9_4_sp4_h_l_5
T_12_4_sp4_v_t_47
T_12_8_lc_trk_g0_2
T_12_8_wire_logic_cluster/lc_2/in_0

End 

Net : serializer_mod_inst.counter_srZ0Z_2
T_21_27_wire_logic_cluster/lc_2/out
T_21_24_sp4_v_t_44
T_21_25_lc_trk_g2_4
T_21_25_wire_logic_cluster/lc_3/in_1

T_21_27_wire_logic_cluster/lc_2/out
T_20_26_lc_trk_g2_2
T_20_26_wire_logic_cluster/lc_3/in_1

T_21_27_wire_logic_cluster/lc_2/out
T_21_27_lc_trk_g1_2
T_21_27_wire_logic_cluster/lc_2/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_stateZ0Z_5
T_6_17_wire_logic_cluster/lc_6/out
T_5_17_lc_trk_g2_6
T_5_17_wire_logic_cluster/lc_4/in_0

T_6_17_wire_logic_cluster/lc_6/out
T_5_17_lc_trk_g2_6
T_5_17_wire_logic_cluster/lc_5/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.c_state_19
T_13_22_wire_logic_cluster/lc_1/out
T_13_22_sp4_h_l_7
T_9_22_sp4_h_l_7
T_11_22_lc_trk_g3_2
T_11_22_wire_logic_cluster/lc_6/in_1

T_13_22_wire_logic_cluster/lc_1/out
T_13_22_sp4_h_l_7
T_14_22_lc_trk_g2_7
T_14_22_input_2_5
T_14_22_wire_logic_cluster/lc_5/in_2

T_13_22_wire_logic_cluster/lc_1/out
T_13_22_sp4_h_l_7
T_13_22_lc_trk_g1_2
T_13_22_wire_logic_cluster/lc_3/in_0

T_13_22_wire_logic_cluster/lc_1/out
T_12_21_lc_trk_g2_1
T_12_21_input_2_3
T_12_21_wire_logic_cluster/lc_3/in_2

T_13_22_wire_logic_cluster/lc_1/out
T_13_22_sp4_h_l_7
T_13_22_lc_trk_g0_2
T_13_22_input_2_2
T_13_22_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.c_state_1
T_11_16_wire_logic_cluster/lc_1/out
T_11_16_lc_trk_g3_1
T_11_16_wire_logic_cluster/lc_5/in_3

T_11_16_wire_logic_cluster/lc_1/out
T_11_16_lc_trk_g3_1
T_11_16_wire_logic_cluster/lc_7/in_3

T_11_16_wire_logic_cluster/lc_1/out
T_11_16_lc_trk_g3_1
T_11_16_wire_logic_cluster/lc_2/in_0

T_11_16_wire_logic_cluster/lc_1/out
T_10_17_lc_trk_g0_1
T_10_17_wire_logic_cluster/lc_7/in_0

T_11_16_wire_logic_cluster/lc_1/out
T_10_17_lc_trk_g0_1
T_10_17_wire_logic_cluster/lc_1/in_0

T_11_16_wire_logic_cluster/lc_1/out
T_10_17_lc_trk_g0_1
T_10_17_wire_logic_cluster/lc_5/in_0

T_11_16_wire_logic_cluster/lc_1/out
T_10_17_lc_trk_g0_1
T_10_17_wire_logic_cluster/lc_3/in_0

T_11_16_wire_logic_cluster/lc_1/out
T_10_16_lc_trk_g3_1
T_10_16_wire_logic_cluster/lc_2/in_0

T_11_16_wire_logic_cluster/lc_1/out
T_10_16_lc_trk_g3_1
T_10_16_wire_logic_cluster/lc_6/in_0

T_11_16_wire_logic_cluster/lc_1/out
T_10_16_lc_trk_g3_1
T_10_16_wire_logic_cluster/lc_0/in_0

T_11_16_wire_logic_cluster/lc_1/out
T_10_16_lc_trk_g3_1
T_10_16_wire_logic_cluster/lc_4/in_0

T_11_16_wire_logic_cluster/lc_1/out
T_10_16_lc_trk_g3_1
T_10_16_wire_logic_cluster/lc_5/in_1

T_11_16_wire_logic_cluster/lc_1/out
T_10_16_lc_trk_g3_1
T_10_16_wire_logic_cluster/lc_3/in_1

T_11_16_wire_logic_cluster/lc_1/out
T_10_16_lc_trk_g3_1
T_10_16_wire_logic_cluster/lc_1/in_1

T_11_16_wire_logic_cluster/lc_1/out
T_10_16_lc_trk_g3_1
T_10_16_wire_logic_cluster/lc_7/in_1

T_11_16_wire_logic_cluster/lc_1/out
T_10_17_lc_trk_g0_1
T_10_17_wire_logic_cluster/lc_0/in_1

T_11_16_wire_logic_cluster/lc_1/out
T_10_17_lc_trk_g0_1
T_10_17_wire_logic_cluster/lc_4/in_1

T_11_16_wire_logic_cluster/lc_1/out
T_10_17_lc_trk_g0_1
T_10_17_wire_logic_cluster/lc_6/in_1

T_11_16_wire_logic_cluster/lc_1/out
T_10_17_lc_trk_g0_1
T_10_17_wire_logic_cluster/lc_2/in_1

T_11_16_wire_logic_cluster/lc_1/out
T_11_16_lc_trk_g3_1
T_11_16_wire_logic_cluster/lc_1/in_3

T_11_16_wire_logic_cluster/lc_1/out
T_11_16_lc_trk_g0_1
T_11_16_wire_logic_cluster/lc_6/in_1

T_11_16_wire_logic_cluster/lc_1/out
T_10_16_sp4_h_l_10
T_9_16_sp4_v_t_47
T_9_17_lc_trk_g3_7
T_9_17_input_2_6
T_9_17_wire_logic_cluster/lc_6/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst3_rdata_1_17
T_8_16_wire_bram/ram/RDATA_1
T_9_13_sp4_v_t_37
T_10_13_sp4_h_l_5
T_13_9_sp4_v_t_46
T_13_11_lc_trk_g2_3
T_13_11_wire_logic_cluster/lc_2/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_d_i_2
T_11_16_wire_logic_cluster/lc_5/out
T_11_15_lc_trk_g0_5
T_11_15_wire_logic_cluster/lc_1/in_0

T_11_16_wire_logic_cluster/lc_5/out
T_11_15_lc_trk_g0_5
T_11_15_wire_logic_cluster/lc_3/in_0

T_11_16_wire_logic_cluster/lc_5/out
T_11_15_lc_trk_g1_5
T_11_15_wire_logic_cluster/lc_0/in_0

T_11_16_wire_logic_cluster/lc_5/out
T_11_15_lc_trk_g1_5
T_11_15_wire_logic_cluster/lc_2/in_0

T_11_16_wire_logic_cluster/lc_5/out
T_11_15_lc_trk_g0_5
T_11_15_wire_logic_cluster/lc_4/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_data_rxZ0Z_2
T_15_23_wire_logic_cluster/lc_0/out
T_15_19_sp4_v_t_37
T_15_15_sp4_v_t_45
T_15_11_sp4_v_t_41
T_15_7_sp4_v_t_37
T_14_8_lc_trk_g2_5
T_14_8_input_2_7
T_14_8_wire_logic_cluster/lc_7/in_2

End 

Net : serializer_mod_inst.counter_srZ0Z_0
T_21_27_wire_logic_cluster/lc_0/out
T_21_24_sp4_v_t_40
T_21_25_lc_trk_g2_0
T_21_25_wire_logic_cluster/lc_3/in_3

T_21_27_wire_logic_cluster/lc_0/out
T_20_26_lc_trk_g2_0
T_20_26_wire_logic_cluster/lc_3/in_3

T_21_27_wire_logic_cluster/lc_0/out
T_21_27_lc_trk_g3_0
T_21_27_wire_logic_cluster/lc_0/in_1

End 

Net : I2C_top_level_inst1_s_data_oreg_23
T_18_10_wire_logic_cluster/lc_1/out
T_19_7_sp4_v_t_43
T_16_11_sp4_h_l_11
T_12_11_sp4_h_l_11
T_11_11_sp4_v_t_40
T_11_12_lc_trk_g2_0
T_11_12_input_2_6
T_11_12_wire_logic_cluster/lc_6/in_2

T_18_10_wire_logic_cluster/lc_1/out
T_18_7_sp4_v_t_42
T_15_11_sp4_h_l_7
T_11_11_sp4_h_l_7
T_10_7_sp4_v_t_42
T_9_9_lc_trk_g0_7
T_9_9_wire_logic_cluster/lc_1/in_0

T_18_10_wire_logic_cluster/lc_1/out
T_14_10_sp12_h_l_1
T_22_10_sp4_h_l_8
T_18_10_sp4_h_l_8
T_21_10_sp4_v_t_36
T_21_14_sp4_v_t_44
T_21_15_lc_trk_g3_4
T_21_15_wire_logic_cluster/lc_2/in_1

T_18_10_wire_logic_cluster/lc_1/out
T_19_7_sp4_v_t_43
T_16_11_sp4_h_l_11
T_20_11_sp4_h_l_2
T_16_11_sp4_h_l_2
T_15_11_sp4_v_t_45
T_14_15_lc_trk_g2_0
T_14_15_wire_logic_cluster/lc_4/in_0

T_18_10_wire_logic_cluster/lc_1/out
T_14_10_sp12_h_l_1
T_22_10_sp4_h_l_8
T_18_10_sp4_h_l_8
T_17_10_sp4_v_t_39
T_16_13_lc_trk_g2_7
T_16_13_wire_logic_cluster/lc_6/in_1

T_18_10_wire_logic_cluster/lc_1/out
T_14_10_sp12_h_l_1
T_22_10_sp4_h_l_8
T_18_10_sp4_h_l_8
T_21_10_sp4_v_t_36
T_20_14_lc_trk_g1_1
T_20_14_wire_logic_cluster/lc_5/in_1

T_18_10_wire_logic_cluster/lc_1/out
T_19_7_sp4_v_t_43
T_16_11_sp4_h_l_11
T_20_11_sp4_h_l_2
T_23_7_sp4_v_t_45
T_23_9_lc_trk_g2_0
T_23_9_wire_logic_cluster/lc_5/in_3

T_18_10_wire_logic_cluster/lc_1/out
T_14_10_sp12_h_l_1
T_22_10_sp4_h_l_8
T_25_10_sp4_v_t_36
T_24_14_lc_trk_g1_1
T_24_14_wire_logic_cluster/lc_5/in_3

T_18_10_wire_logic_cluster/lc_1/out
T_18_7_sp12_v_t_22
T_18_13_lc_trk_g3_5
T_18_13_wire_logic_cluster/lc_7/in_3

End 

Net : I2C_top_level_inst1_I2C_Interpreter_inst_c_state_2
T_20_20_wire_logic_cluster/lc_2/out
T_21_20_sp4_h_l_4
T_24_16_sp4_v_t_41
T_23_18_lc_trk_g0_4
T_23_18_wire_logic_cluster/lc_0/in_0

T_20_20_wire_logic_cluster/lc_2/out
T_20_20_lc_trk_g0_2
T_20_20_wire_logic_cluster/lc_0/in_0

T_20_20_wire_logic_cluster/lc_2/out
T_21_20_sp4_h_l_4
T_24_16_sp4_v_t_47
T_24_20_lc_trk_g1_2
T_24_20_wire_logic_cluster/lc_0/in_1

T_20_20_wire_logic_cluster/lc_2/out
T_21_20_sp4_h_l_4
T_24_16_sp4_v_t_47
T_24_19_lc_trk_g0_7
T_24_19_wire_logic_cluster/lc_6/in_1

T_20_20_wire_logic_cluster/lc_2/out
T_21_20_sp4_h_l_4
T_24_16_sp4_v_t_47
T_24_20_lc_trk_g1_2
T_24_20_input_2_7
T_24_20_wire_logic_cluster/lc_7/in_2

T_20_20_wire_logic_cluster/lc_2/out
T_20_20_lc_trk_g0_2
T_20_20_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst1_rdata_1_7
T_8_6_wire_bram/ram/RDATA_7
T_9_4_sp4_v_t_44
T_9_8_sp4_v_t_44
T_6_12_sp4_h_l_9
T_7_12_lc_trk_g2_1
T_7_12_input_2_1
T_7_12_wire_logic_cluster/lc_1/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst1_rdata_1_28
T_8_7_wire_bram/ram/RDATA_12
T_6_7_sp4_h_l_3
T_10_7_sp4_h_l_6
T_13_7_sp4_v_t_43
T_13_9_lc_trk_g3_6
T_13_9_input_2_1
T_13_9_wire_logic_cluster/lc_1/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst1_rdata_1_8
T_8_5_wire_bram/ram/RDATA_8
T_8_2_sp4_v_t_38
T_9_6_sp4_h_l_9
T_12_6_sp4_v_t_39
T_12_8_lc_trk_g2_2
T_12_8_input_2_2
T_12_8_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_cry_1_THRU_CO
T_6_18_wire_logic_cluster/lc_2/out
T_6_15_sp4_v_t_44
T_6_11_sp4_v_t_40
T_6_7_sp4_v_t_45
T_7_7_sp4_h_l_8
T_9_7_lc_trk_g3_5
T_9_7_input_2_0
T_9_7_wire_logic_cluster/lc_0/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst1_rdata_1_18
T_8_8_wire_bram/ram/RDATA_2
T_8_6_sp4_v_t_39
T_9_10_sp4_h_l_8
T_13_10_sp4_h_l_8
T_14_10_lc_trk_g2_0
T_14_10_wire_logic_cluster/lc_0/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_cry_1
T_6_18_wire_logic_cluster/lc_1/cout
T_6_18_wire_logic_cluster/lc_2/in_3

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst3_rdata_1_13
T_8_13_wire_bram/ram/RDATA_13
T_9_9_sp4_v_t_40
T_10_9_sp4_h_l_10
T_14_9_sp4_h_l_10
T_14_9_lc_trk_g1_7
T_14_9_wire_logic_cluster/lc_2/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_cont_0_a3_1_0_0_cascade_
T_23_22_wire_logic_cluster/lc_3/ltout
T_23_22_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_s_data_system_o_19
T_15_13_wire_logic_cluster/lc_5/out
T_7_13_sp12_h_l_1
T_18_1_sp12_v_t_22
T_18_8_sp4_v_t_38
T_17_11_lc_trk_g2_6
T_17_11_input_2_6
T_17_11_wire_logic_cluster/lc_6/in_2

T_15_13_wire_logic_cluster/lc_5/out
T_7_13_sp12_h_l_1
T_15_13_lc_trk_g0_2
T_15_13_wire_logic_cluster/lc_5/in_1

End 

Net : I2C_top_level_inst1_s_data_oreg_18
T_14_10_wire_logic_cluster/lc_2/out
T_14_10_sp4_h_l_9
T_10_10_sp4_h_l_0
T_13_10_sp4_v_t_37
T_12_12_lc_trk_g1_0
T_12_12_wire_logic_cluster/lc_4/in_3

T_14_10_wire_logic_cluster/lc_2/out
T_14_7_sp4_v_t_44
T_11_7_sp4_h_l_9
T_10_7_lc_trk_g1_1
T_10_7_wire_logic_cluster/lc_3/in_3

T_14_10_wire_logic_cluster/lc_2/out
T_12_10_sp4_h_l_1
T_16_10_sp4_h_l_9
T_20_10_sp4_h_l_9
T_23_6_sp4_v_t_44
T_23_9_lc_trk_g1_4
T_23_9_wire_logic_cluster/lc_0/in_3

T_14_10_wire_logic_cluster/lc_2/out
T_12_10_sp4_h_l_1
T_16_10_sp4_h_l_9
T_20_10_sp4_h_l_9
T_23_6_sp4_v_t_44
T_22_9_lc_trk_g3_4
T_22_9_wire_logic_cluster/lc_6/in_3

T_14_10_wire_logic_cluster/lc_2/out
T_15_10_sp4_h_l_4
T_19_10_sp4_h_l_4
T_22_10_sp4_v_t_44
T_22_13_lc_trk_g1_4
T_22_13_wire_logic_cluster/lc_0/in_3

T_14_10_wire_logic_cluster/lc_2/out
T_15_10_sp4_h_l_4
T_19_10_sp4_h_l_4
T_22_10_sp4_v_t_44
T_23_14_sp4_h_l_3
T_24_14_lc_trk_g3_3
T_24_14_wire_logic_cluster/lc_0/in_0

T_14_10_wire_logic_cluster/lc_2/out
T_14_7_sp4_v_t_44
T_15_11_sp4_h_l_3
T_19_11_sp4_h_l_11
T_19_11_lc_trk_g0_6
T_19_11_wire_logic_cluster/lc_5/in_3

T_14_10_wire_logic_cluster/lc_2/out
T_12_10_sp4_h_l_1
T_15_10_sp4_v_t_36
T_15_13_lc_trk_g0_4
T_15_13_wire_logic_cluster/lc_4/in_0

T_14_10_wire_logic_cluster/lc_2/out
T_15_10_sp4_h_l_4
T_19_10_sp4_h_l_4
T_21_10_lc_trk_g2_1
T_21_10_wire_logic_cluster/lc_3/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_s_data_system_o_12
T_15_16_wire_logic_cluster/lc_4/out
T_8_16_sp12_h_l_0
T_19_4_sp12_v_t_23
T_19_6_sp4_v_t_43
T_19_10_sp4_v_t_43
T_16_10_sp4_h_l_0
T_17_10_lc_trk_g2_0
T_17_10_input_2_2
T_17_10_wire_logic_cluster/lc_2/in_2

T_15_16_wire_logic_cluster/lc_4/out
T_8_16_sp12_h_l_0
T_15_16_lc_trk_g0_0
T_15_16_input_2_4
T_15_16_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst1_rdata_1_2
T_8_6_wire_bram/ram/RDATA_2
T_8_4_sp4_v_t_39
T_9_8_sp4_h_l_2
T_13_8_sp4_h_l_2
T_15_8_lc_trk_g2_7
T_15_8_input_2_1
T_15_8_wire_logic_cluster/lc_1/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.c_state_0Z0Z_0
T_11_16_wire_logic_cluster/lc_4/out
T_11_16_lc_trk_g0_4
T_11_16_wire_logic_cluster/lc_5/in_1

T_11_16_wire_logic_cluster/lc_4/out
T_11_16_lc_trk_g0_4
T_11_16_wire_logic_cluster/lc_7/in_1

T_11_16_wire_logic_cluster/lc_4/out
T_11_16_lc_trk_g0_4
T_11_16_input_2_2
T_11_16_wire_logic_cluster/lc_2/in_2

T_11_16_wire_logic_cluster/lc_4/out
T_11_16_lc_trk_g0_4
T_11_16_wire_logic_cluster/lc_1/in_1

T_11_16_wire_logic_cluster/lc_4/out
T_11_16_lc_trk_g0_4
T_11_16_wire_logic_cluster/lc_6/in_0

T_11_16_wire_logic_cluster/lc_4/out
T_10_16_sp4_h_l_0
T_9_16_sp4_v_t_37
T_9_17_lc_trk_g2_5
T_9_17_wire_logic_cluster/lc_6/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_stateZ0Z_13
T_7_20_wire_logic_cluster/lc_2/out
T_6_20_lc_trk_g3_2
T_6_20_wire_logic_cluster/lc_4/in_1

T_7_20_wire_logic_cluster/lc_2/out
T_6_20_lc_trk_g3_2
T_6_20_wire_logic_cluster/lc_6/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_stateZ0Z_5
T_7_19_wire_logic_cluster/lc_5/out
T_6_20_lc_trk_g0_5
T_6_20_wire_logic_cluster/lc_4/in_3

T_7_19_wire_logic_cluster/lc_5/out
T_6_20_lc_trk_g0_5
T_6_20_input_2_5
T_6_20_wire_logic_cluster/lc_5/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_state_ns_i_i_a2_1_2_0_cascade_
T_22_19_wire_logic_cluster/lc_1/ltout
T_22_19_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst3_rdata_1_14
T_8_13_wire_bram/ram/RDATA_14
T_7_13_sp4_h_l_10
T_10_9_sp4_v_t_47
T_11_9_sp4_h_l_3
T_12_9_lc_trk_g2_3
T_12_9_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_bitsZ0Z_4
T_6_19_wire_logic_cluster/lc_4/out
T_7_19_lc_trk_g0_4
T_7_19_wire_logic_cluster/lc_0/in_0

T_6_19_wire_logic_cluster/lc_4/out
T_7_20_lc_trk_g2_4
T_7_20_wire_logic_cluster/lc_5/in_1

T_6_19_wire_logic_cluster/lc_4/out
T_7_20_lc_trk_g3_4
T_7_20_wire_logic_cluster/lc_1/in_0

T_6_19_wire_logic_cluster/lc_4/out
T_7_20_lc_trk_g3_4
T_7_20_wire_logic_cluster/lc_7/in_0

T_6_19_wire_logic_cluster/lc_4/out
T_6_20_lc_trk_g0_4
T_6_20_wire_logic_cluster/lc_6/in_0

T_6_19_wire_logic_cluster/lc_4/out
T_6_20_lc_trk_g0_4
T_6_20_wire_logic_cluster/lc_5/in_1

T_6_19_wire_logic_cluster/lc_4/out
T_6_20_lc_trk_g1_4
T_6_20_input_2_7
T_6_20_wire_logic_cluster/lc_7/in_2

T_6_19_wire_logic_cluster/lc_4/out
T_6_19_lc_trk_g3_4
T_6_19_wire_logic_cluster/lc_4/in_1

End 

Net : I2C_top_level_inst1.s_addr0_o_0
T_19_20_wire_logic_cluster/lc_0/out
T_19_18_sp4_v_t_45
T_20_18_sp4_h_l_1
T_24_18_sp4_h_l_4
T_24_18_lc_trk_g1_1
T_24_18_input_2_6
T_24_18_wire_logic_cluster/lc_6/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_data_rxZ0Z_7
T_7_15_wire_logic_cluster/lc_3/out
T_7_12_sp4_v_t_46
T_4_12_sp4_h_l_5
T_8_12_sp4_h_l_8
T_9_12_lc_trk_g2_0
T_9_12_input_2_4
T_9_12_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_stateZ0Z_13
T_5_17_wire_logic_cluster/lc_0/out
T_5_17_lc_trk_g2_0
T_5_17_input_2_4
T_5_17_wire_logic_cluster/lc_4/in_2

T_5_17_wire_logic_cluster/lc_0/out
T_5_17_lc_trk_g3_0
T_5_17_input_2_3
T_5_17_wire_logic_cluster/lc_3/in_2

End 

Net : I2C_top_level_inst1_s_data_oreg_22
T_13_7_wire_logic_cluster/lc_1/out
T_14_4_sp4_v_t_43
T_14_8_sp4_v_t_43
T_11_12_sp4_h_l_11
T_11_12_lc_trk_g0_6
T_11_12_wire_logic_cluster/lc_5/in_1

T_13_7_wire_logic_cluster/lc_1/out
T_13_4_sp4_v_t_42
T_10_8_sp4_h_l_0
T_9_8_lc_trk_g1_0
T_9_8_wire_logic_cluster/lc_6/in_3

T_13_7_wire_logic_cluster/lc_1/out
T_14_4_sp4_v_t_43
T_14_8_sp4_v_t_43
T_14_12_sp4_v_t_43
T_15_12_sp4_h_l_11
T_18_12_sp4_v_t_41
T_18_13_lc_trk_g2_1
T_18_13_wire_logic_cluster/lc_4/in_1

T_13_7_wire_logic_cluster/lc_1/out
T_14_4_sp4_v_t_43
T_14_8_sp4_v_t_43
T_14_12_sp4_v_t_43
T_15_12_sp4_h_l_11
T_18_12_sp4_v_t_41
T_18_14_lc_trk_g2_4
T_18_14_wire_logic_cluster/lc_3/in_1

T_13_7_wire_logic_cluster/lc_1/out
T_13_7_sp4_h_l_7
T_16_7_sp4_v_t_37
T_17_11_sp4_h_l_6
T_21_11_sp4_h_l_2
T_20_11_sp4_v_t_45
T_20_14_lc_trk_g1_5
T_20_14_wire_logic_cluster/lc_3/in_1

T_13_7_wire_logic_cluster/lc_1/out
T_14_4_sp4_v_t_43
T_14_8_sp4_v_t_43
T_14_12_sp4_v_t_43
T_15_12_sp4_h_l_11
T_18_12_sp4_v_t_41
T_18_15_lc_trk_g1_1
T_18_15_wire_logic_cluster/lc_7/in_3

T_13_7_wire_logic_cluster/lc_1/out
T_13_7_sp4_h_l_7
T_16_7_sp4_v_t_37
T_17_11_sp4_h_l_6
T_21_11_sp4_h_l_2
T_20_11_lc_trk_g1_2
T_20_11_wire_logic_cluster/lc_0/in_1

T_13_7_wire_logic_cluster/lc_1/out
T_13_7_sp4_h_l_7
T_16_7_sp4_v_t_37
T_17_11_sp4_h_l_6
T_21_11_sp4_h_l_2
T_24_11_sp4_v_t_42
T_24_14_lc_trk_g1_2
T_24_14_wire_logic_cluster/lc_4/in_3

T_13_7_wire_logic_cluster/lc_1/out
T_14_4_sp4_v_t_43
T_14_8_sp4_v_t_43
T_14_12_sp4_v_t_43
T_14_15_lc_trk_g1_3
T_14_15_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst3_rdata_1_15
T_8_13_wire_bram/ram/RDATA_15
T_9_10_sp4_v_t_41
T_10_10_sp4_h_l_4
T_14_10_sp4_h_l_0
T_13_10_lc_trk_g1_0
T_13_10_wire_logic_cluster/lc_2/in_3

End 

Net : I2C_top_level_inst1_s_data_oreg_6
T_13_13_wire_logic_cluster/lc_1/out
T_12_13_sp4_h_l_10
T_11_9_sp4_v_t_38
T_12_9_sp4_h_l_8
T_8_9_sp4_h_l_8
T_10_9_lc_trk_g2_5
T_10_9_wire_logic_cluster/lc_1/in_0

T_13_13_wire_logic_cluster/lc_1/out
T_12_13_sp4_h_l_10
T_11_9_sp4_v_t_38
T_12_9_sp4_h_l_8
T_12_9_lc_trk_g0_5
T_12_9_wire_logic_cluster/lc_2/in_1

T_13_13_wire_logic_cluster/lc_1/out
T_12_13_sp4_h_l_10
T_15_13_sp4_v_t_38
T_16_17_sp4_h_l_9
T_19_13_sp4_v_t_44
T_19_16_lc_trk_g1_4
T_19_16_wire_logic_cluster/lc_3/in_0

T_13_13_wire_logic_cluster/lc_1/out
T_12_13_sp4_h_l_10
T_11_9_sp4_v_t_38
T_12_9_sp4_h_l_8
T_8_9_sp4_h_l_8
T_10_9_lc_trk_g2_5
T_10_9_wire_logic_cluster/lc_4/in_3

T_13_13_wire_logic_cluster/lc_1/out
T_9_13_sp12_h_l_1
T_21_13_sp12_h_l_1
T_25_13_sp4_h_l_4
T_24_13_sp4_v_t_41
T_24_16_lc_trk_g1_1
T_24_16_wire_logic_cluster/lc_5/in_3

T_13_13_wire_logic_cluster/lc_1/out
T_13_11_sp4_v_t_47
T_14_11_sp4_h_l_10
T_18_11_sp4_h_l_6
T_20_11_lc_trk_g2_3
T_20_11_wire_logic_cluster/lc_4/in_1

T_13_13_wire_logic_cluster/lc_1/out
T_13_11_sp4_v_t_47
T_14_11_sp4_h_l_10
T_17_11_sp4_v_t_38
T_16_14_lc_trk_g2_6
T_16_14_wire_logic_cluster/lc_3/in_3

T_13_13_wire_logic_cluster/lc_1/out
T_9_13_sp12_h_l_1
T_15_13_lc_trk_g0_6
T_15_13_wire_logic_cluster/lc_1/in_3

T_13_13_wire_logic_cluster/lc_1/out
T_14_12_lc_trk_g2_1
T_14_12_wire_logic_cluster/lc_4/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_s_data_system_o_29
T_12_15_wire_logic_cluster/lc_3/out
T_10_15_sp4_h_l_3
T_14_15_sp4_h_l_6
T_17_11_sp4_v_t_43
T_17_12_lc_trk_g3_3
T_17_12_wire_logic_cluster/lc_4/in_0

T_12_15_wire_logic_cluster/lc_3/out
T_12_15_lc_trk_g1_3
T_12_15_wire_logic_cluster/lc_3/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_data_rxZ0Z_0
T_20_22_wire_logic_cluster/lc_6/out
T_20_16_sp12_v_t_23
T_20_4_sp12_v_t_23
T_20_8_sp4_v_t_41
T_21_8_sp4_h_l_4
T_21_8_lc_trk_g1_1
T_21_8_input_2_0
T_21_8_wire_logic_cluster/lc_0/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_86_0
T_22_20_wire_logic_cluster/lc_7/out
T_22_21_lc_trk_g1_7
T_22_21_input_2_4
T_22_21_wire_logic_cluster/lc_4/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_95_0
T_22_21_wire_logic_cluster/lc_4/out
T_23_17_sp4_v_t_44
T_22_19_lc_trk_g0_2
T_22_19_wire_logic_cluster/lc_6/in_0

End 

Net : I2C_top_level_inst1_s_data_oreg_24
T_18_8_wire_logic_cluster/lc_1/out
T_19_8_sp4_h_l_2
T_15_8_sp4_h_l_5
T_11_8_sp4_h_l_5
T_10_8_sp4_v_t_40
T_9_10_lc_trk_g1_5
T_9_10_wire_logic_cluster/lc_0/in_0

T_18_8_wire_logic_cluster/lc_1/out
T_18_5_sp12_v_t_22
T_18_17_sp12_v_t_22
T_18_18_sp4_v_t_44
T_15_18_sp4_h_l_9
T_14_14_sp4_v_t_39
T_14_15_lc_trk_g3_7
T_14_15_wire_logic_cluster/lc_5/in_1

T_18_8_wire_logic_cluster/lc_1/out
T_19_5_sp4_v_t_43
T_20_9_sp4_h_l_0
T_19_9_sp4_v_t_37
T_19_11_lc_trk_g2_0
T_19_11_wire_logic_cluster/lc_0/in_0

T_18_8_wire_logic_cluster/lc_1/out
T_18_5_sp12_v_t_22
T_18_8_sp4_v_t_42
T_17_11_lc_trk_g3_2
T_17_11_wire_logic_cluster/lc_5/in_0

T_18_8_wire_logic_cluster/lc_1/out
T_19_8_sp4_h_l_2
T_22_8_sp4_v_t_39
T_22_12_sp4_v_t_40
T_21_15_lc_trk_g3_0
T_21_15_wire_logic_cluster/lc_4/in_3

T_18_8_wire_logic_cluster/lc_1/out
T_19_5_sp4_v_t_43
T_20_9_sp4_h_l_0
T_23_9_sp4_v_t_40
T_23_13_lc_trk_g0_5
T_23_13_wire_logic_cluster/lc_4/in_3

T_18_8_wire_logic_cluster/lc_1/out
T_18_5_sp12_v_t_22
T_18_10_sp4_v_t_40
T_19_14_sp4_h_l_5
T_23_14_sp4_h_l_5
T_24_14_lc_trk_g2_5
T_24_14_wire_logic_cluster/lc_6/in_3

T_18_8_wire_logic_cluster/lc_1/out
T_19_5_sp4_v_t_43
T_20_9_sp4_h_l_0
T_22_9_lc_trk_g3_5
T_22_9_wire_logic_cluster/lc_1/in_3

End 

Net : I2C_top_level_inst1_s_data_oreg_11
T_15_10_wire_logic_cluster/lc_4/out
T_8_10_sp12_h_l_0
T_7_10_sp4_h_l_1
T_10_10_sp4_v_t_43
T_9_11_lc_trk_g3_3
T_9_11_wire_logic_cluster/lc_4/in_0

T_15_10_wire_logic_cluster/lc_4/out
T_8_10_sp12_h_l_0
T_20_10_sp12_h_l_0
T_21_10_sp4_h_l_3
T_24_10_sp4_v_t_38
T_21_14_sp4_h_l_8
T_20_14_sp4_v_t_45
T_20_15_lc_trk_g3_5
T_20_15_wire_logic_cluster/lc_4/in_0

T_15_10_wire_logic_cluster/lc_4/out
T_8_10_sp12_h_l_0
T_20_10_sp12_h_l_0
T_21_10_sp4_h_l_3
T_24_10_sp4_v_t_38
T_21_14_sp4_h_l_8
T_21_14_lc_trk_g0_5
T_21_14_wire_logic_cluster/lc_0/in_1

T_15_10_wire_logic_cluster/lc_4/out
T_8_10_sp12_h_l_0
T_20_10_sp12_h_l_0
T_21_10_sp4_h_l_3
T_20_10_sp4_v_t_44
T_20_13_lc_trk_g1_4
T_20_13_wire_logic_cluster/lc_6/in_3

T_15_10_wire_logic_cluster/lc_4/out
T_15_8_sp4_v_t_37
T_15_12_sp4_v_t_38
T_16_12_sp4_h_l_3
T_19_12_sp4_v_t_38
T_20_16_sp4_h_l_3
T_20_16_lc_trk_g0_6
T_20_16_wire_logic_cluster/lc_7/in_3

T_15_10_wire_logic_cluster/lc_4/out
T_15_10_lc_trk_g1_4
T_15_10_input_2_5
T_15_10_wire_logic_cluster/lc_5/in_2

T_15_10_wire_logic_cluster/lc_4/out
T_15_8_sp4_v_t_37
T_15_12_sp4_v_t_38
T_16_12_sp4_h_l_3
T_19_12_sp4_v_t_38
T_18_15_lc_trk_g2_6
T_18_15_wire_logic_cluster/lc_1/in_3

T_15_10_wire_logic_cluster/lc_4/out
T_8_10_sp12_h_l_0
T_20_10_sp12_h_l_0
T_21_10_sp4_h_l_3
T_24_10_sp4_v_t_38
T_24_12_lc_trk_g3_3
T_24_12_wire_logic_cluster/lc_1/in_3

T_15_10_wire_logic_cluster/lc_4/out
T_15_8_sp4_v_t_37
T_15_12_sp4_v_t_38
T_15_16_lc_trk_g1_3
T_15_16_wire_logic_cluster/lc_3/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_232_cascade_
T_23_20_wire_logic_cluster/lc_4/ltout
T_23_20_wire_logic_cluster/lc_5/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_state_ns_i_i_1_19
T_24_19_wire_logic_cluster/lc_7/out
T_24_20_lc_trk_g1_7
T_24_20_wire_logic_cluster/lc_6/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_277
T_24_20_wire_logic_cluster/lc_2/out
T_24_19_lc_trk_g0_2
T_24_19_wire_logic_cluster/lc_7/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.count_bits_4
T_5_16_wire_logic_cluster/lc_4/out
T_5_17_lc_trk_g0_4
T_5_17_wire_logic_cluster/lc_7/in_3

T_5_16_wire_logic_cluster/lc_4/out
T_5_14_sp4_v_t_37
T_5_18_lc_trk_g0_0
T_5_18_input_2_2
T_5_18_wire_logic_cluster/lc_2/in_2

T_5_16_wire_logic_cluster/lc_4/out
T_5_14_sp4_v_t_37
T_5_18_lc_trk_g0_0
T_5_18_input_2_6
T_5_18_wire_logic_cluster/lc_6/in_2

T_5_16_wire_logic_cluster/lc_4/out
T_5_17_lc_trk_g0_4
T_5_17_wire_logic_cluster/lc_1/in_3

T_5_16_wire_logic_cluster/lc_4/out
T_6_17_lc_trk_g2_4
T_6_17_wire_logic_cluster/lc_2/in_0

T_5_16_wire_logic_cluster/lc_4/out
T_5_17_lc_trk_g1_4
T_5_17_input_2_5
T_5_17_wire_logic_cluster/lc_5/in_2

T_5_16_wire_logic_cluster/lc_4/out
T_5_17_lc_trk_g0_4
T_5_17_wire_logic_cluster/lc_3/in_3

T_5_16_wire_logic_cluster/lc_4/out
T_5_16_lc_trk_g3_4
T_5_16_wire_logic_cluster/lc_4/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_s_data_system_o_14
T_15_16_wire_logic_cluster/lc_6/out
T_6_16_sp12_h_l_0
T_17_4_sp12_v_t_23
T_17_10_lc_trk_g2_4
T_17_10_input_2_4
T_17_10_wire_logic_cluster/lc_4/in_2

T_15_16_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g2_6
T_15_16_input_2_6
T_15_16_wire_logic_cluster/lc_6/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.N_1946_2
T_14_21_wire_logic_cluster/lc_5/out
T_13_21_sp4_h_l_2
T_12_21_sp4_v_t_45
T_12_22_lc_trk_g3_5
T_12_22_wire_logic_cluster/lc_1/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1386_6
T_24_20_wire_logic_cluster/lc_0/out
T_24_17_sp4_v_t_40
T_21_21_sp4_h_l_10
T_17_21_sp4_h_l_10
T_19_21_lc_trk_g2_7
T_19_21_wire_logic_cluster/lc_3/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.c_state_7
T_13_22_wire_logic_cluster/lc_7/out
T_12_22_sp4_h_l_6
T_11_22_lc_trk_g0_6
T_11_22_wire_logic_cluster/lc_6/in_0

T_13_22_wire_logic_cluster/lc_7/out
T_13_22_lc_trk_g2_7
T_13_22_input_2_3
T_13_22_wire_logic_cluster/lc_3/in_2

T_13_22_wire_logic_cluster/lc_7/out
T_13_22_lc_trk_g2_7
T_13_22_wire_logic_cluster/lc_2/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_state_ns_i_i_0_11_cascade_
T_22_21_wire_logic_cluster/lc_0/ltout
T_22_21_wire_logic_cluster/lc_1/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.N_391
T_10_22_wire_logic_cluster/lc_0/out
T_7_22_sp12_h_l_0
T_7_22_lc_trk_g1_3
T_7_22_input_2_6
T_7_22_wire_logic_cluster/lc_6/in_2

T_10_22_wire_logic_cluster/lc_0/out
T_7_22_sp12_h_l_0
T_7_22_lc_trk_g1_3
T_7_22_wire_logic_cluster/lc_2/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.ch_cntZ0Z_0
T_11_21_wire_logic_cluster/lc_2/out
T_11_22_lc_trk_g1_2
T_11_22_wire_logic_cluster/lc_5/in_0

T_11_21_wire_logic_cluster/lc_2/out
T_11_21_lc_trk_g3_2
T_11_21_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_syncZ0
T_12_22_wire_logic_cluster/lc_1/out
T_11_22_lc_trk_g3_1
T_11_22_wire_logic_cluster/lc_5/in_1

T_12_22_wire_logic_cluster/lc_1/out
T_12_22_lc_trk_g3_1
T_12_22_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_s_data_system_o_7
T_15_15_wire_logic_cluster/lc_0/out
T_16_11_sp4_v_t_36
T_16_7_sp4_v_t_41
T_16_11_lc_trk_g1_4
T_16_11_wire_logic_cluster/lc_6/in_1

T_15_15_wire_logic_cluster/lc_0/out
T_16_15_lc_trk_g0_0
T_16_15_wire_logic_cluster/lc_5/in_1

End 

Net : I2C_top_level_inst1_s_data_oreg_29
T_19_9_wire_logic_cluster/lc_3/out
T_13_9_sp12_h_l_1
T_0_9_span12_horz_1
T_9_9_sp4_h_l_8
T_9_9_lc_trk_g0_5
T_9_9_wire_logic_cluster/lc_4/in_3

T_19_9_wire_logic_cluster/lc_3/out
T_13_9_sp12_h_l_1
T_12_9_sp12_v_t_22
T_12_15_lc_trk_g3_5
T_12_15_wire_logic_cluster/lc_3/in_1

T_19_9_wire_logic_cluster/lc_3/out
T_13_9_sp12_h_l_1
T_24_9_sp12_v_t_22
T_24_11_lc_trk_g3_5
T_24_11_wire_logic_cluster/lc_1/in_3

T_19_9_wire_logic_cluster/lc_3/out
T_20_9_sp4_h_l_6
T_23_9_sp4_v_t_43
T_22_10_lc_trk_g3_3
T_22_10_wire_logic_cluster/lc_2/in_0

T_19_9_wire_logic_cluster/lc_3/out
T_19_9_sp4_h_l_11
T_18_9_sp4_v_t_40
T_17_12_lc_trk_g3_0
T_17_12_wire_logic_cluster/lc_5/in_0

T_19_9_wire_logic_cluster/lc_3/out
T_20_9_sp4_h_l_6
T_23_9_sp4_v_t_43
T_22_13_lc_trk_g1_6
T_22_13_wire_logic_cluster/lc_3/in_0

T_19_9_wire_logic_cluster/lc_3/out
T_13_9_sp12_h_l_1
T_23_9_lc_trk_g1_6
T_23_9_wire_logic_cluster/lc_4/in_3

T_19_9_wire_logic_cluster/lc_3/out
T_13_9_sp12_h_l_1
T_24_9_sp12_v_t_22
T_24_15_lc_trk_g3_5
T_24_15_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.N_1851_i_0
T_12_22_wire_logic_cluster/lc_0/out
T_11_22_sp4_h_l_8
T_14_18_sp4_v_t_45
T_14_21_lc_trk_g1_5
T_14_21_wire_logic_cluster/lc_1/in_1

T_12_22_wire_logic_cluster/lc_0/out
T_12_21_lc_trk_g0_0
T_12_21_wire_logic_cluster/lc_6/in_0

T_12_22_wire_logic_cluster/lc_0/out
T_13_22_sp4_h_l_0
T_16_18_sp4_v_t_37
T_15_21_lc_trk_g2_5
T_15_21_wire_logic_cluster/lc_2/in_3

T_12_22_wire_logic_cluster/lc_0/out
T_13_22_sp4_h_l_0
T_16_18_sp4_v_t_37
T_15_21_lc_trk_g2_5
T_15_21_wire_logic_cluster/lc_4/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst1_rdata_1_31
T_8_7_wire_bram/ram/RDATA_15
T_8_7_sp4_h_l_5
T_11_7_sp4_v_t_47
T_11_11_lc_trk_g1_2
T_11_11_input_2_1
T_11_11_wire_logic_cluster/lc_1/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst1_rdata_1_30
T_8_7_wire_bram/ram/RDATA_14
T_9_7_sp4_h_l_2
T_12_7_sp4_v_t_42
T_12_10_lc_trk_g1_2
T_12_10_input_2_1
T_12_10_wire_logic_cluster/lc_1/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_ram_module_top_inst_ram_module_inst2_rdata_1_1
T_8_10_wire_bram/ram/RDATA_1
T_7_10_sp4_h_l_4
T_11_10_sp4_h_l_0
T_10_10_lc_trk_g0_0
T_10_10_wire_logic_cluster/lc_2/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_81_0
T_24_20_wire_logic_cluster/lc_1/out
T_24_19_lc_trk_g1_1
T_24_19_wire_logic_cluster/lc_7/in_3

T_24_20_wire_logic_cluster/lc_1/out
T_25_16_sp4_v_t_38
T_24_17_lc_trk_g2_6
T_24_17_wire_logic_cluster/lc_1/in_1

End 

Net : N_1841_0_cascade_
T_17_15_wire_logic_cluster/lc_3/ltout
T_17_15_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_stateZ0Z_13
T_14_24_wire_logic_cluster/lc_3/out
T_14_20_sp4_v_t_43
T_14_21_lc_trk_g3_3
T_14_21_input_2_0
T_14_21_wire_logic_cluster/lc_0/in_2

T_14_24_wire_logic_cluster/lc_3/out
T_14_21_sp4_v_t_46
T_15_21_sp4_h_l_11
T_16_21_lc_trk_g3_3
T_16_21_input_2_0
T_16_21_wire_logic_cluster/lc_0/in_2

T_14_24_wire_logic_cluster/lc_3/out
T_14_20_sp4_v_t_43
T_14_21_lc_trk_g3_3
T_14_21_wire_logic_cluster/lc_5/in_1

T_14_24_wire_logic_cluster/lc_3/out
T_14_21_sp4_v_t_46
T_15_21_sp4_h_l_11
T_16_21_lc_trk_g3_3
T_16_21_wire_logic_cluster/lc_2/in_0

T_14_24_wire_logic_cluster/lc_3/out
T_14_21_sp4_v_t_46
T_15_21_sp4_h_l_11
T_16_21_lc_trk_g3_3
T_16_21_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_s_data_system_o_15
T_15_16_wire_logic_cluster/lc_7/out
T_15_14_sp4_v_t_43
T_15_10_sp4_v_t_39
T_15_6_sp4_v_t_40
T_16_10_sp4_h_l_5
T_17_10_lc_trk_g2_5
T_17_10_input_2_5
T_17_10_wire_logic_cluster/lc_5/in_2

T_15_16_wire_logic_cluster/lc_7/out
T_15_16_lc_trk_g2_7
T_15_16_input_2_7
T_15_16_wire_logic_cluster/lc_7/in_2

End 

Net : I2C_top_level_inst1_s_data_oreg_31
T_11_11_wire_logic_cluster/lc_3/out
T_11_11_sp4_h_l_11
T_10_7_sp4_v_t_46
T_11_7_sp4_h_l_4
T_10_7_lc_trk_g0_4
T_10_7_wire_logic_cluster/lc_1/in_3

T_11_11_wire_logic_cluster/lc_3/out
T_11_11_sp4_h_l_11
T_14_11_sp4_v_t_41
T_15_15_sp4_h_l_4
T_19_15_sp4_h_l_7
T_22_11_sp4_v_t_42
T_21_14_lc_trk_g3_2
T_21_14_wire_logic_cluster/lc_6/in_1

T_11_11_wire_logic_cluster/lc_3/out
T_11_10_sp12_v_t_22
T_12_22_sp12_h_l_1
T_23_10_sp12_v_t_22
T_23_13_lc_trk_g3_2
T_23_13_wire_logic_cluster/lc_0/in_1

T_11_11_wire_logic_cluster/lc_3/out
T_11_11_sp4_h_l_11
T_14_11_sp4_v_t_41
T_15_15_sp4_h_l_4
T_19_15_sp4_h_l_7
T_22_11_sp4_v_t_42
T_21_15_lc_trk_g1_7
T_21_15_wire_logic_cluster/lc_1/in_3

T_11_11_wire_logic_cluster/lc_3/out
T_11_11_sp4_h_l_11
T_14_11_sp4_v_t_41
T_15_15_sp4_h_l_4
T_18_11_sp4_v_t_47
T_18_13_lc_trk_g2_2
T_18_13_wire_logic_cluster/lc_5/in_3

T_11_11_wire_logic_cluster/lc_3/out
T_11_11_sp4_h_l_11
T_10_7_sp4_v_t_46
T_11_7_sp4_h_l_4
T_10_7_lc_trk_g0_4
T_10_7_input_2_0
T_10_7_wire_logic_cluster/lc_0/in_2

T_11_11_wire_logic_cluster/lc_3/out
T_11_11_sp4_h_l_11
T_14_11_sp4_v_t_41
T_15_15_sp4_h_l_4
T_19_15_sp4_h_l_7
T_23_15_sp4_h_l_3
T_24_15_lc_trk_g3_3
T_24_15_wire_logic_cluster/lc_5/in_3

T_11_11_wire_logic_cluster/lc_3/out
T_11_11_sp4_h_l_11
T_12_11_lc_trk_g2_3
T_12_11_wire_logic_cluster/lc_3/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1386_3
T_20_22_wire_logic_cluster/lc_3/out
T_19_21_lc_trk_g2_3
T_19_21_input_2_5
T_19_21_wire_logic_cluster/lc_5/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_239
T_23_22_wire_logic_cluster/lc_2/out
T_23_21_lc_trk_g1_2
T_23_21_wire_logic_cluster/lc_2/in_1

T_23_22_wire_logic_cluster/lc_2/out
T_23_21_lc_trk_g1_2
T_23_21_input_2_3
T_23_21_wire_logic_cluster/lc_3/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1601_0_cascade_
T_23_22_wire_logic_cluster/lc_1/ltout
T_23_22_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.m20_0_a2_4_1
T_13_18_wire_logic_cluster/lc_6/out
T_12_18_sp4_h_l_4
T_15_18_sp4_v_t_44
T_14_20_lc_trk_g2_1
T_14_20_wire_logic_cluster/lc_2/in_3

T_13_18_wire_logic_cluster/lc_6/out
T_12_18_sp4_h_l_4
T_16_18_sp4_h_l_4
T_15_18_lc_trk_g1_4
T_15_18_wire_logic_cluster/lc_0/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.N_370_i
T_6_21_wire_logic_cluster/lc_6/out
T_5_21_sp4_h_l_4
T_0_21_span4_horz_7
T_4_17_sp4_v_t_42
T_4_18_lc_trk_g2_2
T_4_18_wire_logic_cluster/lc_1/cen

T_6_21_wire_logic_cluster/lc_6/out
T_5_21_sp4_h_l_4
T_0_21_span4_horz_7
T_4_17_sp4_v_t_42
T_4_18_lc_trk_g2_2
T_4_18_wire_logic_cluster/lc_1/cen

T_6_21_wire_logic_cluster/lc_6/out
T_5_21_sp4_h_l_4
T_0_21_span4_horz_7
T_4_17_sp4_v_t_42
T_4_18_lc_trk_g2_2
T_4_18_wire_logic_cluster/lc_1/cen

T_6_21_wire_logic_cluster/lc_6/out
T_5_21_sp4_h_l_4
T_0_21_span4_horz_7
T_5_21_sp4_h_l_3
T_6_21_lc_trk_g3_3
T_6_21_wire_logic_cluster/lc_2/cen

T_6_21_wire_logic_cluster/lc_6/out
T_5_21_sp4_h_l_4
T_0_21_span4_horz_7
T_5_21_sp4_h_l_3
T_6_21_lc_trk_g3_3
T_6_21_wire_logic_cluster/lc_2/cen

T_6_21_wire_logic_cluster/lc_6/out
T_5_21_sp4_h_l_4
T_0_21_span4_horz_7
T_5_21_sp4_h_l_3
T_6_21_lc_trk_g3_3
T_6_21_wire_logic_cluster/lc_2/cen

T_6_21_wire_logic_cluster/lc_6/out
T_5_21_sp4_h_l_4
T_0_21_span4_horz_7
T_5_21_sp4_h_l_3
T_6_21_lc_trk_g3_3
T_6_21_wire_logic_cluster/lc_2/cen

T_6_21_wire_logic_cluster/lc_6/out
T_5_21_sp4_h_l_4
T_0_21_span4_horz_7
T_5_21_sp4_h_l_3
T_6_21_lc_trk_g3_3
T_6_21_wire_logic_cluster/lc_2/cen

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0Z0Z_9
T_13_21_wire_logic_cluster/lc_0/out
T_13_17_sp4_v_t_37
T_13_18_lc_trk_g2_5
T_13_18_wire_logic_cluster/lc_6/in_1

T_13_21_wire_logic_cluster/lc_0/out
T_13_17_sp4_v_t_37
T_13_18_lc_trk_g2_5
T_13_18_wire_logic_cluster/lc_7/in_0

T_13_21_wire_logic_cluster/lc_0/out
T_13_21_lc_trk_g1_0
T_13_21_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.N_276_reti
T_14_20_wire_logic_cluster/lc_2/out
T_14_20_lc_trk_g0_2
T_14_20_wire_logic_cluster/lc_1/in_3

End 

Net : I2C_top_level_inst1_s_data_oreg_27
T_20_8_wire_logic_cluster/lc_3/out
T_18_8_sp4_h_l_3
T_14_8_sp4_h_l_11
T_10_8_sp4_h_l_2
T_9_8_sp4_v_t_39
T_9_10_lc_trk_g2_2
T_9_10_wire_logic_cluster/lc_2/in_0

T_20_8_wire_logic_cluster/lc_3/out
T_20_5_sp4_v_t_46
T_21_9_sp4_h_l_11
T_20_9_sp4_v_t_46
T_20_13_sp4_v_t_46
T_17_17_sp4_h_l_11
T_16_13_sp4_v_t_41
T_15_15_lc_trk_g1_4
T_15_15_input_2_7
T_15_15_wire_logic_cluster/lc_7/in_2

T_20_8_wire_logic_cluster/lc_3/out
T_20_5_sp4_v_t_46
T_21_9_sp4_h_l_11
T_20_9_sp4_v_t_46
T_21_13_sp4_h_l_5
T_22_13_lc_trk_g3_5
T_22_13_wire_logic_cluster/lc_1/in_3

T_20_8_wire_logic_cluster/lc_3/out
T_18_8_sp4_h_l_3
T_17_4_sp4_v_t_38
T_17_8_sp4_v_t_43
T_17_12_lc_trk_g0_6
T_17_12_wire_logic_cluster/lc_1/in_1

T_20_8_wire_logic_cluster/lc_3/out
T_20_5_sp4_v_t_46
T_21_9_sp4_h_l_11
T_22_9_lc_trk_g3_3
T_22_9_wire_logic_cluster/lc_7/in_3

T_20_8_wire_logic_cluster/lc_3/out
T_20_5_sp4_v_t_46
T_21_9_sp4_h_l_11
T_23_9_lc_trk_g2_6
T_23_9_wire_logic_cluster/lc_1/in_3

T_20_8_wire_logic_cluster/lc_3/out
T_20_7_sp4_v_t_38
T_19_11_lc_trk_g1_3
T_19_11_wire_logic_cluster/lc_6/in_0

T_20_8_wire_logic_cluster/lc_3/out
T_21_7_sp4_v_t_39
T_21_11_sp4_v_t_39
T_22_15_sp4_h_l_2
T_24_15_lc_trk_g3_7
T_24_15_wire_logic_cluster/lc_1/in_3

End 

Net : I2C_top_level_inst1_s_data_oreg_17
T_13_11_wire_logic_cluster/lc_4/out
T_13_7_sp4_v_t_45
T_10_7_sp4_h_l_2
T_10_7_lc_trk_g0_7
T_10_7_wire_logic_cluster/lc_2/in_3

T_13_11_wire_logic_cluster/lc_4/out
T_13_11_lc_trk_g3_4
T_13_11_input_2_5
T_13_11_wire_logic_cluster/lc_5/in_2

T_13_11_wire_logic_cluster/lc_4/out
T_14_11_sp12_h_l_0
T_21_11_sp4_h_l_9
T_20_11_sp4_v_t_44
T_17_15_sp4_h_l_2
T_16_11_sp4_v_t_42
T_15_13_lc_trk_g1_7
T_15_13_wire_logic_cluster/lc_3/in_3

T_13_11_wire_logic_cluster/lc_4/out
T_14_11_sp12_h_l_0
T_23_11_sp4_h_l_11
T_22_7_sp4_v_t_46
T_21_10_lc_trk_g3_6
T_21_10_wire_logic_cluster/lc_1/in_0

T_13_11_wire_logic_cluster/lc_4/out
T_14_11_sp12_h_l_0
T_23_11_sp4_h_l_11
T_22_7_sp4_v_t_46
T_22_9_lc_trk_g2_3
T_22_9_wire_logic_cluster/lc_4/in_3

T_13_11_wire_logic_cluster/lc_4/out
T_14_11_sp12_h_l_0
T_23_11_sp4_h_l_11
T_22_11_sp4_v_t_46
T_21_15_lc_trk_g2_3
T_21_15_wire_logic_cluster/lc_6/in_3

T_13_11_wire_logic_cluster/lc_4/out
T_14_11_sp12_h_l_0
T_21_11_sp4_h_l_9
T_24_11_sp4_v_t_44
T_23_13_lc_trk_g0_2
T_23_13_wire_logic_cluster/lc_7/in_3

T_13_11_wire_logic_cluster/lc_4/out
T_14_11_sp12_h_l_0
T_21_11_sp4_h_l_9
T_24_7_sp4_v_t_38
T_24_10_lc_trk_g0_6
T_24_10_wire_logic_cluster/lc_7/in_3

T_13_11_wire_logic_cluster/lc_4/out
T_14_11_sp12_h_l_0
T_20_11_lc_trk_g0_7
T_20_11_wire_logic_cluster/lc_6/in_3

End 

Net : I2C_top_level_inst1_s_data_oreg_30
T_12_10_wire_logic_cluster/lc_3/out
T_13_7_sp4_v_t_47
T_10_11_sp4_h_l_10
T_9_7_sp4_v_t_38
T_9_9_lc_trk_g2_3
T_9_9_wire_logic_cluster/lc_6/in_3

T_12_10_wire_logic_cluster/lc_3/out
T_13_7_sp4_v_t_47
T_10_11_sp4_h_l_10
T_9_11_sp4_v_t_47
T_10_15_sp4_h_l_4
T_14_15_sp4_h_l_0
T_17_15_sp4_v_t_37
T_18_15_sp4_h_l_5
T_17_11_sp4_v_t_47
T_16_14_lc_trk_g3_7
T_16_14_wire_logic_cluster/lc_7/in_3

T_12_10_wire_logic_cluster/lc_3/out
T_6_10_sp12_h_l_1
T_18_10_sp12_h_l_1
T_20_10_sp4_h_l_2
T_19_6_sp4_v_t_39
T_19_10_sp4_v_t_40
T_20_14_sp4_h_l_5
T_21_14_lc_trk_g2_5
T_21_14_input_2_3
T_21_14_wire_logic_cluster/lc_3/in_2

T_12_10_wire_logic_cluster/lc_3/out
T_13_7_sp4_v_t_47
T_10_11_sp4_h_l_10
T_9_11_sp4_v_t_47
T_10_15_sp4_h_l_4
T_14_15_sp4_h_l_0
T_17_15_sp4_v_t_37
T_18_15_sp4_h_l_5
T_18_15_lc_trk_g0_0
T_18_15_wire_logic_cluster/lc_5/in_1

T_12_10_wire_logic_cluster/lc_3/out
T_6_10_sp12_h_l_1
T_18_10_sp12_h_l_1
T_20_10_sp4_h_l_2
T_19_6_sp4_v_t_39
T_19_10_sp4_v_t_40
T_18_13_lc_trk_g3_0
T_18_13_wire_logic_cluster/lc_2/in_3

T_12_10_wire_logic_cluster/lc_3/out
T_6_10_sp12_h_l_1
T_18_10_sp12_h_l_1
T_22_10_sp4_h_l_4
T_25_10_sp4_v_t_44
T_25_14_sp4_v_t_44
T_24_15_lc_trk_g3_4
T_24_15_wire_logic_cluster/lc_4/in_3

T_12_10_wire_logic_cluster/lc_3/out
T_13_7_sp4_v_t_47
T_10_11_sp4_h_l_10
T_9_11_sp4_v_t_47
T_10_15_sp4_h_l_4
T_12_15_lc_trk_g3_1
T_12_15_wire_logic_cluster/lc_5/in_1

T_12_10_wire_logic_cluster/lc_3/out
T_13_7_sp4_v_t_47
T_10_11_sp4_h_l_10
T_12_11_lc_trk_g2_7
T_12_11_wire_logic_cluster/lc_1/in_0

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.un1_c_state_11_0_i_0_1
T_15_18_wire_logic_cluster/lc_7/out
T_15_16_sp4_v_t_43
T_15_20_sp4_v_t_44
T_14_23_lc_trk_g3_4
T_14_23_wire_logic_cluster/lc_1/in_0

T_15_18_wire_logic_cluster/lc_7/out
T_15_16_sp4_v_t_43
T_15_20_sp4_v_t_44
T_14_23_lc_trk_g3_4
T_14_23_wire_logic_cluster/lc_3/in_0

T_15_18_wire_logic_cluster/lc_7/out
T_15_16_sp4_v_t_43
T_15_20_sp4_v_t_44
T_14_23_lc_trk_g3_4
T_14_23_wire_logic_cluster/lc_0/in_1

T_15_18_wire_logic_cluster/lc_7/out
T_15_16_sp4_v_t_43
T_15_20_sp4_v_t_44
T_14_23_lc_trk_g3_4
T_14_23_wire_logic_cluster/lc_2/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_state_ns_i_i_a2_7_0
T_20_19_wire_logic_cluster/lc_5/out
T_21_18_sp4_v_t_43
T_22_18_sp4_h_l_11
T_23_18_lc_trk_g2_3
T_23_18_wire_logic_cluster/lc_5/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_291_cascade_
T_20_19_wire_logic_cluster/lc_4/ltout
T_20_19_wire_logic_cluster/lc_5/in_2

End 

Net : I2C_top_level_inst1_s_data_oreg_2
T_15_8_wire_logic_cluster/lc_3/out
T_15_5_sp4_v_t_46
T_12_9_sp4_h_l_4
T_8_9_sp4_h_l_4
T_9_9_lc_trk_g3_4
T_9_9_wire_logic_cluster/lc_7/in_0

T_15_8_wire_logic_cluster/lc_3/out
T_15_5_sp4_v_t_46
T_12_9_sp4_h_l_4
T_16_9_sp4_h_l_7
T_19_9_sp4_v_t_42
T_20_13_sp4_h_l_7
T_20_13_lc_trk_g0_2
T_20_13_wire_logic_cluster/lc_1/in_1

T_15_8_wire_logic_cluster/lc_3/out
T_9_8_sp12_h_l_1
T_20_8_sp12_v_t_22
T_20_13_sp4_v_t_40
T_19_16_lc_trk_g3_0
T_19_16_wire_logic_cluster/lc_1/in_0

T_15_8_wire_logic_cluster/lc_3/out
T_9_8_sp12_h_l_1
T_20_8_sp12_v_t_22
T_20_11_sp4_v_t_42
T_21_15_sp4_h_l_1
T_24_15_sp4_v_t_43
T_24_16_lc_trk_g3_3
T_24_16_wire_logic_cluster/lc_1/in_3

T_15_8_wire_logic_cluster/lc_3/out
T_9_8_sp12_h_l_1
T_20_8_sp12_v_t_22
T_20_11_sp4_v_t_42
T_19_14_lc_trk_g3_2
T_19_14_wire_logic_cluster/lc_6/in_3

T_15_8_wire_logic_cluster/lc_3/out
T_9_8_sp12_h_l_1
T_20_8_sp12_v_t_22
T_20_16_lc_trk_g2_1
T_20_16_wire_logic_cluster/lc_4/in_3

T_15_8_wire_logic_cluster/lc_3/out
T_15_7_sp12_v_t_22
T_15_10_sp4_v_t_42
T_14_12_lc_trk_g1_7
T_14_12_wire_logic_cluster/lc_1/in_3

T_15_8_wire_logic_cluster/lc_3/out
T_15_9_lc_trk_g1_3
T_15_9_input_2_2
T_15_9_wire_logic_cluster/lc_2/in_2

T_15_8_wire_logic_cluster/lc_3/out
T_15_7_sp12_v_t_22
T_15_13_lc_trk_g3_5
T_15_13_wire_logic_cluster/lc_6/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_s_data_system_o_28
T_12_15_wire_logic_cluster/lc_2/out
T_10_15_sp4_h_l_1
T_14_15_sp4_h_l_1
T_17_11_sp4_v_t_36
T_17_12_lc_trk_g2_4
T_17_12_wire_logic_cluster/lc_2/in_0

T_12_15_wire_logic_cluster/lc_2/out
T_13_11_sp4_v_t_40
T_12_15_lc_trk_g1_5
T_12_15_wire_logic_cluster/lc_2/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_s_data_system_o_18
T_15_13_wire_logic_cluster/lc_4/out
T_14_13_sp4_h_l_0
T_18_13_sp4_h_l_8
T_17_9_sp4_v_t_36
T_16_11_lc_trk_g0_1
T_16_11_wire_logic_cluster/lc_3/in_0

T_15_13_wire_logic_cluster/lc_4/out
T_15_13_lc_trk_g2_4
T_15_13_input_2_4
T_15_13_wire_logic_cluster/lc_4/in_2

End 

Net : I2C_top_level_inst1_s_data_oreg_13
T_14_9_wire_logic_cluster/lc_4/out
T_14_7_sp4_v_t_37
T_11_7_sp4_h_l_6
T_7_7_sp4_h_l_6
T_9_7_lc_trk_g2_3
T_9_7_wire_logic_cluster/lc_4/in_3

T_14_9_wire_logic_cluster/lc_4/out
T_14_7_sp4_v_t_37
T_15_11_sp4_h_l_0
T_18_7_sp4_v_t_37
T_19_7_sp4_h_l_5
T_22_7_sp4_v_t_47
T_22_11_sp4_v_t_36
T_22_15_sp4_v_t_41
T_19_15_sp4_h_l_4
T_20_15_lc_trk_g3_4
T_20_15_wire_logic_cluster/lc_6/in_1

T_14_9_wire_logic_cluster/lc_4/out
T_14_7_sp4_v_t_37
T_15_11_sp4_h_l_0
T_18_7_sp4_v_t_37
T_19_7_sp4_h_l_5
T_22_7_sp4_v_t_47
T_22_11_sp4_v_t_36
T_22_15_sp4_v_t_41
T_19_15_sp4_h_l_4
T_21_15_lc_trk_g2_1
T_21_15_wire_logic_cluster/lc_0/in_3

T_14_9_wire_logic_cluster/lc_4/out
T_14_7_sp4_v_t_37
T_15_11_sp4_h_l_0
T_18_7_sp4_v_t_37
T_19_7_sp4_h_l_5
T_22_7_sp4_v_t_47
T_22_11_sp4_v_t_36
T_21_14_lc_trk_g2_4
T_21_14_wire_logic_cluster/lc_4/in_0

T_14_9_wire_logic_cluster/lc_4/out
T_14_7_sp4_v_t_37
T_15_11_sp4_h_l_0
T_18_7_sp4_v_t_37
T_18_11_sp4_v_t_38
T_18_12_lc_trk_g3_6
T_18_12_wire_logic_cluster/lc_2/in_1

T_14_9_wire_logic_cluster/lc_4/out
T_14_7_sp4_v_t_37
T_15_11_sp4_h_l_0
T_18_7_sp4_v_t_37
T_18_11_sp4_v_t_38
T_18_15_lc_trk_g0_3
T_18_15_wire_logic_cluster/lc_6/in_3

T_14_9_wire_logic_cluster/lc_4/out
T_14_7_sp4_v_t_37
T_15_11_sp4_h_l_0
T_18_7_sp4_v_t_37
T_18_11_sp4_v_t_38
T_18_13_lc_trk_g3_3
T_18_13_wire_logic_cluster/lc_3/in_3

T_14_9_wire_logic_cluster/lc_4/out
T_15_7_sp4_v_t_36
T_15_11_sp4_v_t_44
T_15_15_sp4_v_t_37
T_15_16_lc_trk_g2_5
T_15_16_input_2_5
T_15_16_wire_logic_cluster/lc_5/in_2

T_14_9_wire_logic_cluster/lc_4/out
T_15_9_sp12_h_l_0
T_22_9_sp4_h_l_9
T_25_9_sp4_v_t_39
T_24_12_lc_trk_g2_7
T_24_12_wire_logic_cluster/lc_7/in_0

End 

Net : I2C_top_level_inst1_I2C_Interpreter_inst_ready_slave_addr_q_2
T_20_21_wire_logic_cluster/lc_4/out
T_21_20_sp4_v_t_41
T_22_20_sp4_h_l_4
T_24_20_lc_trk_g3_1
T_24_20_wire_logic_cluster/lc_2/in_0

T_20_21_wire_logic_cluster/lc_4/out
T_20_19_sp4_v_t_37
T_20_20_lc_trk_g2_5
T_20_20_wire_logic_cluster/lc_2/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_cont_i_0_0_2_cascade_
T_24_21_wire_logic_cluster/lc_5/ltout
T_24_21_wire_logic_cluster/lc_6/in_2

End 

Net : I2C_top_level_inst1_s_data_oreg_4
T_11_14_wire_logic_cluster/lc_3/out
T_11_14_sp4_h_l_11
T_10_10_sp4_v_t_41
T_10_6_sp4_v_t_41
T_9_8_lc_trk_g1_4
T_9_8_wire_logic_cluster/lc_4/in_3

T_11_14_wire_logic_cluster/lc_3/out
T_11_14_sp4_h_l_11
T_10_10_sp4_v_t_41
T_10_6_sp4_v_t_41
T_11_10_sp4_h_l_10
T_15_10_sp4_h_l_1
T_18_6_sp4_v_t_36
T_17_9_lc_trk_g2_4
T_17_9_input_2_2
T_17_9_wire_logic_cluster/lc_2/in_2

T_11_14_wire_logic_cluster/lc_3/out
T_11_13_sp12_v_t_22
T_12_13_sp12_h_l_1
T_23_13_sp12_v_t_22
T_23_16_sp4_v_t_42
T_24_16_sp4_h_l_0
T_24_16_lc_trk_g1_5
T_24_16_wire_logic_cluster/lc_3/in_3

T_11_14_wire_logic_cluster/lc_3/out
T_11_13_sp12_v_t_22
T_12_13_sp12_h_l_1
T_20_13_lc_trk_g1_2
T_20_13_wire_logic_cluster/lc_3/in_0

T_11_14_wire_logic_cluster/lc_3/out
T_12_13_sp4_v_t_39
T_13_17_sp4_h_l_8
T_16_13_sp4_v_t_45
T_17_13_sp4_h_l_1
T_20_9_sp4_v_t_36
T_20_11_lc_trk_g2_1
T_20_11_wire_logic_cluster/lc_2/in_3

T_11_14_wire_logic_cluster/lc_3/out
T_11_14_sp4_h_l_11
T_14_10_sp4_v_t_46
T_13_12_lc_trk_g2_3
T_13_12_wire_logic_cluster/lc_2/in_1

T_11_14_wire_logic_cluster/lc_3/out
T_12_13_sp4_v_t_39
T_13_17_sp4_h_l_8
T_16_13_sp4_v_t_45
T_16_14_lc_trk_g2_5
T_16_14_wire_logic_cluster/lc_2/in_1

T_11_14_wire_logic_cluster/lc_3/out
T_12_10_sp4_v_t_42
T_12_11_lc_trk_g2_2
T_12_11_wire_logic_cluster/lc_5/in_1

T_11_14_wire_logic_cluster/lc_3/out
T_11_11_sp4_v_t_46
T_11_15_sp4_v_t_39
T_8_15_sp4_h_l_2
T_12_15_sp4_h_l_10
T_12_15_lc_trk_g1_7
T_12_15_wire_logic_cluster/lc_6/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_103_0
T_20_19_wire_logic_cluster/lc_0/out
T_20_19_sp4_h_l_5
T_19_15_sp4_v_t_47
T_16_15_sp4_h_l_10
T_17_15_lc_trk_g3_2
T_17_15_wire_logic_cluster/lc_7/in_0

End 

Net : serializer_mod_inst.next_state32_i
T_20_27_wire_logic_cluster/lc_5/out
T_19_27_sp4_h_l_2
T_21_27_lc_trk_g3_7
T_21_27_wire_logic_cluster/lc_0/in_0

T_20_27_wire_logic_cluster/lc_5/out
T_19_27_sp4_h_l_2
T_21_27_lc_trk_g3_7
T_21_27_wire_logic_cluster/lc_2/in_0

T_20_27_wire_logic_cluster/lc_5/out
T_19_27_sp4_h_l_2
T_21_27_lc_trk_g3_7
T_21_27_wire_logic_cluster/lc_4/in_0

T_20_27_wire_logic_cluster/lc_5/out
T_19_27_sp4_h_l_2
T_21_27_lc_trk_g3_7
T_21_27_wire_logic_cluster/lc_6/in_0

T_20_27_wire_logic_cluster/lc_5/out
T_21_27_lc_trk_g0_5
T_21_27_wire_logic_cluster/lc_1/in_0

T_20_27_wire_logic_cluster/lc_5/out
T_21_27_lc_trk_g0_5
T_21_27_wire_logic_cluster/lc_3/in_0

T_20_27_wire_logic_cluster/lc_5/out
T_21_27_lc_trk_g0_5
T_21_27_wire_logic_cluster/lc_5/in_0

T_20_27_wire_logic_cluster/lc_5/out
T_21_27_lc_trk_g0_5
T_21_27_wire_logic_cluster/lc_7/in_0

End 

Net : I2C_top_level_inst1_s_data_oreg_9
T_13_14_wire_logic_cluster/lc_1/out
T_13_11_sp4_v_t_42
T_10_11_sp4_h_l_7
T_9_7_sp4_v_t_37
T_9_8_lc_trk_g2_5
T_9_8_wire_logic_cluster/lc_7/in_0

T_13_14_wire_logic_cluster/lc_1/out
T_13_11_sp4_v_t_42
T_10_15_sp4_h_l_7
T_14_15_sp4_h_l_3
T_18_15_sp4_h_l_6
T_22_15_sp4_h_l_6
T_21_11_sp4_v_t_46
T_20_13_lc_trk_g2_3
T_20_13_wire_logic_cluster/lc_4/in_3

T_13_14_wire_logic_cluster/lc_1/out
T_13_11_sp4_v_t_42
T_10_15_sp4_h_l_7
T_14_15_sp4_h_l_3
T_18_15_sp4_h_l_6
T_22_15_sp4_h_l_6
T_21_15_lc_trk_g0_6
T_21_15_wire_logic_cluster/lc_7/in_3

T_13_14_wire_logic_cluster/lc_1/out
T_13_11_sp4_v_t_42
T_14_11_sp4_h_l_7
T_13_11_lc_trk_g1_7
T_13_11_input_2_2
T_13_11_wire_logic_cluster/lc_2/in_2

T_13_14_wire_logic_cluster/lc_1/out
T_14_12_sp4_v_t_46
T_11_16_sp4_h_l_4
T_14_12_sp4_v_t_41
T_14_8_sp4_v_t_41
T_14_12_lc_trk_g0_4
T_14_12_wire_logic_cluster/lc_7/in_3

T_13_14_wire_logic_cluster/lc_1/out
T_14_12_sp4_v_t_46
T_11_16_sp4_h_l_4
T_15_16_sp4_h_l_7
T_19_16_sp4_h_l_10
T_19_16_lc_trk_g0_7
T_19_16_wire_logic_cluster/lc_6/in_3

T_13_14_wire_logic_cluster/lc_1/out
T_9_14_sp12_h_l_1
T_20_2_sp12_v_t_22
T_20_11_lc_trk_g2_6
T_20_11_wire_logic_cluster/lc_7/in_3

T_13_14_wire_logic_cluster/lc_1/out
T_14_12_sp4_v_t_46
T_11_16_sp4_h_l_4
T_15_16_sp4_h_l_7
T_18_16_sp4_v_t_42
T_18_17_lc_trk_g3_2
T_18_17_wire_logic_cluster/lc_0/in_3

T_13_14_wire_logic_cluster/lc_1/out
T_14_15_lc_trk_g3_1
T_14_15_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_I2C_Register_conf1_c_data_system_o_30
T_18_15_wire_logic_cluster/lc_5/out
T_10_15_sp12_h_l_1
T_10_15_sp4_h_l_0
T_13_11_sp4_v_t_37
T_13_7_sp4_v_t_38
T_12_10_lc_trk_g2_6
T_12_10_wire_logic_cluster/lc_0/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_115
T_23_17_wire_logic_cluster/lc_7/out
T_23_16_sp4_v_t_46
T_23_19_lc_trk_g0_6
T_23_19_wire_logic_cluster/lc_5/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_799_0_i_0_0_cascade_
T_23_17_wire_logic_cluster/lc_6/ltout
T_23_17_wire_logic_cluster/lc_7/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_268_cascade_
T_21_21_wire_logic_cluster/lc_0/ltout
T_21_21_wire_logic_cluster/lc_1/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.m7_3_cascade_
T_11_16_wire_logic_cluster/lc_3/ltout
T_11_16_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.count_bitsZ0Z_4
T_11_15_wire_logic_cluster/lc_4/out
T_11_16_lc_trk_g1_4
T_11_16_wire_logic_cluster/lc_3/in_0

T_11_15_wire_logic_cluster/lc_4/out
T_11_15_lc_trk_g0_4
T_11_15_wire_logic_cluster/lc_4/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_s_data_system_o_1
T_15_15_wire_logic_cluster/lc_3/out
T_16_14_sp4_v_t_39
T_16_10_sp4_v_t_40
T_16_11_lc_trk_g3_0
T_16_11_input_2_1
T_16_11_wire_logic_cluster/lc_1/in_2

T_15_15_wire_logic_cluster/lc_3/out
T_16_14_sp4_v_t_39
T_16_18_sp4_v_t_40
T_16_22_lc_trk_g1_5
T_16_22_input_2_0
T_16_22_wire_logic_cluster/lc_0/in_2

T_15_15_wire_logic_cluster/lc_3/out
T_16_14_sp4_v_t_39
T_16_18_sp4_v_t_40
T_16_22_lc_trk_g1_5
T_16_22_input_2_6
T_16_22_wire_logic_cluster/lc_6/in_2

T_15_15_wire_logic_cluster/lc_3/out
T_15_14_sp12_v_t_22
T_15_22_lc_trk_g3_1
T_15_22_wire_logic_cluster/lc_1/in_1

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.c_state_ns_i_i_5_1
T_17_20_wire_logic_cluster/lc_0/out
T_16_20_sp4_h_l_8
T_15_20_sp4_v_t_39
T_14_23_lc_trk_g2_7
T_14_23_wire_logic_cluster/lc_6/in_3

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.c_state_ns_i_i_3_1
T_16_19_wire_logic_cluster/lc_7/out
T_17_20_lc_trk_g3_7
T_17_20_wire_logic_cluster/lc_0/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_s_data_system_o_17
T_15_13_wire_logic_cluster/lc_3/out
T_15_10_sp4_v_t_46
T_12_10_sp4_h_l_11
T_16_10_sp4_h_l_2
T_17_10_lc_trk_g3_2
T_17_10_input_2_7
T_17_10_wire_logic_cluster/lc_7/in_2

T_15_13_wire_logic_cluster/lc_3/out
T_15_13_lc_trk_g3_3
T_15_13_wire_logic_cluster/lc_3/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_s_data_system_o_27
T_15_15_wire_logic_cluster/lc_7/out
T_16_12_sp4_v_t_39
T_13_12_sp4_h_l_2
T_17_12_sp4_h_l_5
T_17_12_lc_trk_g0_0
T_17_12_wire_logic_cluster/lc_0/in_0

T_15_15_wire_logic_cluster/lc_7/out
T_15_15_lc_trk_g0_7
T_15_15_wire_logic_cluster/lc_7/in_0

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.N_1372_0
T_15_18_wire_logic_cluster/lc_4/out
T_15_19_lc_trk_g0_4
T_15_19_wire_logic_cluster/lc_3/in_3

T_15_18_wire_logic_cluster/lc_4/out
T_16_17_sp4_v_t_41
T_16_20_lc_trk_g1_1
T_16_20_wire_logic_cluster/lc_3/in_3

T_15_18_wire_logic_cluster/lc_4/out
T_16_17_sp4_v_t_41
T_16_20_lc_trk_g1_1
T_16_20_wire_logic_cluster/lc_7/in_3

T_15_18_wire_logic_cluster/lc_4/out
T_16_19_lc_trk_g3_4
T_16_19_wire_logic_cluster/lc_2/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_288
T_23_19_wire_logic_cluster/lc_2/out
T_23_18_lc_trk_g0_2
T_23_18_wire_logic_cluster/lc_4/in_0

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.N_1392
T_15_19_wire_logic_cluster/lc_3/out
T_15_19_lc_trk_g0_3
T_15_19_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.count_bitsZ0Z_2
T_11_15_wire_logic_cluster/lc_2/out
T_11_16_lc_trk_g0_2
T_11_16_wire_logic_cluster/lc_3/in_1

T_11_15_wire_logic_cluster/lc_2/out
T_11_15_lc_trk_g1_2
T_11_15_wire_logic_cluster/lc_2/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_I2C_Register_conf1_c_data_system_o_31
T_23_13_wire_logic_cluster/lc_0/out
T_23_9_sp12_v_t_23
T_12_9_sp12_h_l_0
T_11_9_sp12_v_t_23
T_11_11_lc_trk_g2_4
T_11_11_wire_logic_cluster/lc_4/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_state_ns_i_i_a2_4_0
T_23_20_wire_logic_cluster/lc_7/out
T_24_17_sp4_v_t_39
T_23_18_lc_trk_g2_7
T_23_18_wire_logic_cluster/lc_4/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_239_cascade_
T_23_22_wire_logic_cluster/lc_2/ltout
T_23_22_wire_logic_cluster/lc_3/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_data_rxZ0Z_4
T_15_23_wire_logic_cluster/lc_1/out
T_15_20_sp4_v_t_42
T_12_20_sp4_h_l_7
T_11_16_sp4_v_t_42
T_11_12_sp4_v_t_47
T_11_13_lc_trk_g2_7
T_11_13_input_2_1
T_11_13_wire_logic_cluster/lc_1/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_stateZ0Z_17
T_21_20_wire_logic_cluster/lc_3/out
T_22_20_sp4_h_l_6
T_24_20_lc_trk_g2_3
T_24_20_wire_logic_cluster/lc_0/in_3

T_21_20_wire_logic_cluster/lc_3/out
T_22_20_sp4_h_l_6
T_24_20_lc_trk_g2_3
T_24_20_wire_logic_cluster/lc_1/in_0

T_21_20_wire_logic_cluster/lc_3/out
T_22_20_sp4_h_l_6
T_24_20_lc_trk_g2_3
T_24_20_wire_logic_cluster/lc_2/in_3

T_21_20_wire_logic_cluster/lc_3/out
T_15_20_sp12_h_l_1
T_23_20_lc_trk_g1_2
T_23_20_input_2_7
T_23_20_wire_logic_cluster/lc_7/in_2

T_21_20_wire_logic_cluster/lc_3/out
T_22_20_sp4_h_l_6
T_24_20_lc_trk_g2_3
T_24_20_wire_logic_cluster/lc_5/in_0

T_21_20_wire_logic_cluster/lc_3/out
T_21_20_lc_trk_g0_3
T_21_20_wire_logic_cluster/lc_2/in_1

T_21_20_wire_logic_cluster/lc_3/out
T_21_20_lc_trk_g3_3
T_21_20_wire_logic_cluster/lc_3/in_1

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.N_300_6
T_17_18_wire_logic_cluster/lc_0/out
T_18_18_sp4_h_l_0
T_21_18_sp4_v_t_37
T_20_21_lc_trk_g2_5
T_20_21_wire_logic_cluster/lc_3/in_0

T_17_18_wire_logic_cluster/lc_0/out
T_17_19_lc_trk_g1_0
T_17_19_wire_logic_cluster/lc_5/in_0

T_17_18_wire_logic_cluster/lc_0/out
T_17_19_lc_trk_g1_0
T_17_19_wire_logic_cluster/lc_4/in_3

End 

Net : I2C_top_level_inst1.s_data_ireg_6
T_17_18_wire_logic_cluster/lc_2/out
T_17_18_lc_trk_g2_2
T_17_18_wire_logic_cluster/lc_0/in_0

T_17_18_wire_logic_cluster/lc_2/out
T_18_15_sp4_v_t_45
T_15_15_sp4_h_l_2
T_11_15_sp4_h_l_10
T_10_11_sp4_v_t_38
T_9_12_lc_trk_g2_6
T_9_12_wire_logic_cluster/lc_3/in_3

T_17_18_wire_logic_cluster/lc_2/out
T_17_18_sp4_h_l_9
T_20_18_sp4_v_t_44
T_19_19_lc_trk_g3_4
T_19_19_wire_logic_cluster/lc_6/in_3

T_17_18_wire_logic_cluster/lc_2/out
T_17_18_sp4_h_l_9
T_20_18_sp4_v_t_44
T_19_20_lc_trk_g2_1
T_19_20_wire_logic_cluster/lc_6/in_3

T_17_18_wire_logic_cluster/lc_2/out
T_16_18_lc_trk_g3_2
T_16_18_wire_logic_cluster/lc_2/in_3

T_17_18_wire_logic_cluster/lc_2/out
T_17_17_lc_trk_g0_2
T_17_17_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_I2C_Register_conf4_c_data_system_o_25
T_21_10_wire_logic_cluster/lc_0/out
T_22_7_sp4_v_t_41
T_19_7_sp4_h_l_4
T_18_7_sp4_v_t_41
T_17_11_lc_trk_g1_4
T_17_11_input_2_7
T_17_11_wire_logic_cluster/lc_7/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_I2C_Register_conf2_c_data_system_o_28
T_19_11_wire_logic_cluster/lc_2/out
T_19_1_sp12_v_t_23
T_19_5_sp4_v_t_41
T_16_9_sp4_h_l_4
T_12_9_sp4_h_l_7
T_13_9_lc_trk_g3_7
T_13_9_input_2_0
T_13_9_wire_logic_cluster/lc_0/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0Z0Z_5
T_13_18_wire_logic_cluster/lc_4/out
T_13_18_lc_trk_g1_4
T_13_18_wire_logic_cluster/lc_6/in_3

T_13_18_wire_logic_cluster/lc_4/out
T_13_18_lc_trk_g1_4
T_13_18_wire_logic_cluster/lc_3/in_0

T_13_18_wire_logic_cluster/lc_4/out
T_13_18_lc_trk_g1_4
T_13_18_wire_logic_cluster/lc_5/in_0

End 

Net : I2C_top_level_inst1_s_data_oreg_3
T_11_10_wire_logic_cluster/lc_1/out
T_11_10_sp4_h_l_7
T_10_6_sp4_v_t_37
T_9_8_lc_trk_g0_0
T_9_8_wire_logic_cluster/lc_3/in_1

T_11_10_wire_logic_cluster/lc_1/out
T_12_7_sp4_v_t_43
T_13_7_sp4_h_l_11
T_17_7_sp4_h_l_2
T_20_7_sp4_v_t_42
T_20_11_sp4_v_t_47
T_20_13_lc_trk_g3_2
T_20_13_wire_logic_cluster/lc_2/in_3

T_11_10_wire_logic_cluster/lc_1/out
T_7_10_sp12_h_l_1
T_19_10_sp12_h_l_1
T_21_10_sp4_h_l_2
T_24_10_sp4_v_t_42
T_24_14_sp4_v_t_38
T_24_16_lc_trk_g2_3
T_24_16_wire_logic_cluster/lc_2/in_3

T_11_10_wire_logic_cluster/lc_1/out
T_11_10_sp4_h_l_7
T_15_10_sp4_h_l_3
T_15_10_lc_trk_g1_6
T_15_10_wire_logic_cluster/lc_2/in_1

T_11_10_wire_logic_cluster/lc_1/out
T_12_7_sp4_v_t_43
T_12_11_sp4_v_t_43
T_13_15_sp4_h_l_0
T_16_11_sp4_v_t_37
T_16_14_lc_trk_g1_5
T_16_14_wire_logic_cluster/lc_1/in_3

T_11_10_wire_logic_cluster/lc_1/out
T_12_7_sp4_v_t_43
T_13_7_sp4_h_l_11
T_17_7_sp4_h_l_2
T_20_7_sp4_v_t_42
T_20_11_lc_trk_g1_7
T_20_11_wire_logic_cluster/lc_1/in_3

T_11_10_wire_logic_cluster/lc_1/out
T_11_10_sp4_h_l_7
T_15_10_sp4_h_l_3
T_18_10_sp4_v_t_45
T_17_12_lc_trk_g2_0
T_17_12_wire_logic_cluster/lc_7/in_1

T_11_10_wire_logic_cluster/lc_1/out
T_11_10_sp4_h_l_7
T_14_10_sp4_v_t_37
T_14_12_lc_trk_g2_0
T_14_12_wire_logic_cluster/lc_2/in_0

T_11_10_wire_logic_cluster/lc_1/out
T_12_7_sp4_v_t_43
T_12_11_sp4_v_t_43
T_12_15_lc_trk_g0_6
T_12_15_wire_logic_cluster/lc_4/in_0

End 

Net : I2C_top_level_inst1_s_data_oreg_8
T_12_8_wire_logic_cluster/lc_4/out
T_11_8_sp4_h_l_0
T_10_8_sp4_v_t_43
T_10_9_lc_trk_g3_3
T_10_9_wire_logic_cluster/lc_2/in_0

T_12_8_wire_logic_cluster/lc_4/out
T_12_6_sp4_v_t_37
T_12_10_sp4_v_t_38
T_13_14_sp4_h_l_3
T_17_14_sp4_h_l_11
T_20_14_sp4_v_t_41
T_20_10_sp4_v_t_41
T_19_12_lc_trk_g0_4
T_19_12_wire_logic_cluster/lc_7/in_3

T_12_8_wire_logic_cluster/lc_4/out
T_12_6_sp4_v_t_37
T_12_10_sp4_v_t_38
T_13_14_sp4_h_l_3
T_17_14_sp4_h_l_11
T_20_10_sp4_v_t_46
T_19_11_lc_trk_g3_6
T_19_11_wire_logic_cluster/lc_3/in_0

T_12_8_wire_logic_cluster/lc_4/out
T_13_6_sp4_v_t_36
T_14_10_sp4_h_l_1
T_18_10_sp4_h_l_1
T_20_10_lc_trk_g2_4
T_20_10_input_2_2
T_20_10_wire_logic_cluster/lc_2/in_2

T_12_8_wire_logic_cluster/lc_4/out
T_12_6_sp4_v_t_37
T_12_10_sp4_v_t_38
T_13_14_sp4_h_l_3
T_17_14_sp4_h_l_11
T_20_14_sp4_v_t_41
T_19_16_lc_trk_g0_4
T_19_16_wire_logic_cluster/lc_5/in_3

T_12_8_wire_logic_cluster/lc_4/out
T_12_6_sp4_v_t_37
T_12_10_sp4_v_t_38
T_13_14_sp4_h_l_3
T_12_14_sp4_v_t_44
T_12_15_lc_trk_g2_4
T_12_15_wire_logic_cluster/lc_7/in_3

T_12_8_wire_logic_cluster/lc_4/out
T_11_8_sp4_h_l_0
T_15_8_sp4_h_l_3
T_14_8_sp4_v_t_38
T_14_12_lc_trk_g0_3
T_14_12_wire_logic_cluster/lc_6/in_3

T_12_8_wire_logic_cluster/lc_4/out
T_11_8_sp4_h_l_0
T_10_8_sp4_v_t_43
T_10_9_lc_trk_g3_3
T_10_9_wire_logic_cluster/lc_5/in_3

T_12_8_wire_logic_cluster/lc_4/out
T_13_8_sp12_h_l_0
T_24_8_sp12_v_t_23
T_24_16_lc_trk_g2_0
T_24_16_wire_logic_cluster/lc_7/in_3

End 

Net : I2C_top_level_inst1_s_data_oreg_1
T_10_10_wire_logic_cluster/lc_4/out
T_11_6_sp4_v_t_44
T_8_6_sp4_h_l_3
T_9_6_lc_trk_g3_3
T_9_6_wire_logic_cluster/lc_6/in_0

T_10_10_wire_logic_cluster/lc_4/out
T_11_6_sp4_v_t_44
T_11_10_sp4_v_t_44
T_12_14_sp4_h_l_9
T_12_14_lc_trk_g0_4
T_12_14_input_2_6
T_12_14_wire_logic_cluster/lc_6/in_2

T_10_10_wire_logic_cluster/lc_4/out
T_11_6_sp4_v_t_44
T_11_10_sp4_v_t_40
T_12_14_sp4_h_l_11
T_16_14_sp4_h_l_2
T_19_14_sp4_v_t_42
T_19_16_lc_trk_g2_7
T_19_16_wire_logic_cluster/lc_0/in_3

T_10_10_wire_logic_cluster/lc_4/out
T_11_10_sp12_h_l_0
T_23_10_sp12_h_l_0
T_26_10_sp4_h_l_5
T_25_10_sp4_v_t_46
T_25_14_sp4_v_t_42
T_24_16_lc_trk_g0_7
T_24_16_wire_logic_cluster/lc_0/in_3

T_10_10_wire_logic_cluster/lc_4/out
T_11_6_sp4_v_t_44
T_11_10_sp4_v_t_40
T_12_14_sp4_h_l_11
T_15_14_sp4_v_t_41
T_15_15_lc_trk_g3_1
T_15_15_wire_logic_cluster/lc_3/in_1

T_10_10_wire_logic_cluster/lc_4/out
T_11_6_sp4_v_t_44
T_11_10_sp4_v_t_40
T_12_14_sp4_h_l_11
T_16_14_sp4_h_l_2
T_16_14_lc_trk_g0_7
T_16_14_wire_logic_cluster/lc_0/in_1

T_10_10_wire_logic_cluster/lc_4/out
T_11_10_sp12_h_l_0
T_20_10_sp4_h_l_11
T_19_10_sp4_v_t_46
T_19_11_lc_trk_g2_6
T_19_11_wire_logic_cluster/lc_7/in_3

T_10_10_wire_logic_cluster/lc_4/out
T_11_10_sp12_h_l_0
T_18_10_sp4_h_l_9
T_21_10_sp4_v_t_44
T_20_13_lc_trk_g3_4
T_20_13_wire_logic_cluster/lc_0/in_3

T_10_10_wire_logic_cluster/lc_4/out
T_11_10_sp4_h_l_8
T_15_10_sp4_h_l_11
T_14_10_sp4_v_t_40
T_14_12_lc_trk_g2_5
T_14_12_wire_logic_cluster/lc_0/in_1

End 

Net : I2C_top_level_inst1_s_data_oreg_15
T_13_10_wire_logic_cluster/lc_4/out
T_14_6_sp4_v_t_44
T_11_10_sp4_h_l_2
T_10_6_sp4_v_t_39
T_9_7_lc_trk_g2_7
T_9_7_wire_logic_cluster/lc_6/in_3

T_13_10_wire_logic_cluster/lc_4/out
T_6_10_sp12_h_l_0
T_18_10_sp12_h_l_0
T_19_10_sp4_h_l_3
T_18_10_sp4_v_t_44
T_19_14_sp4_h_l_3
T_22_14_sp4_v_t_45
T_21_15_lc_trk_g3_5
T_21_15_wire_logic_cluster/lc_3/in_3

T_13_10_wire_logic_cluster/lc_4/out
T_6_10_sp12_h_l_0
T_18_10_sp12_h_l_0
T_19_10_sp4_h_l_3
T_18_10_sp4_v_t_44
T_19_14_sp4_h_l_3
T_20_14_lc_trk_g2_3
T_20_14_wire_logic_cluster/lc_6/in_3

T_13_10_wire_logic_cluster/lc_4/out
T_6_10_sp12_h_l_0
T_18_10_sp12_h_l_0
T_19_10_sp4_h_l_3
T_18_10_sp4_v_t_44
T_19_14_sp4_h_l_3
T_21_14_lc_trk_g2_6
T_21_14_wire_logic_cluster/lc_7/in_3

T_13_10_wire_logic_cluster/lc_4/out
T_6_10_sp12_h_l_0
T_18_10_sp12_h_l_0
T_19_10_sp4_h_l_3
T_22_6_sp4_v_t_38
T_22_9_lc_trk_g1_6
T_22_9_wire_logic_cluster/lc_0/in_1

T_13_10_wire_logic_cluster/lc_4/out
T_13_10_lc_trk_g1_4
T_13_10_input_2_5
T_13_10_wire_logic_cluster/lc_5/in_2

T_13_10_wire_logic_cluster/lc_4/out
T_12_10_sp4_h_l_0
T_16_10_sp4_h_l_3
T_20_10_sp4_h_l_3
T_23_10_sp4_v_t_38
T_23_13_lc_trk_g0_6
T_23_13_wire_logic_cluster/lc_3/in_3

T_13_10_wire_logic_cluster/lc_4/out
T_12_10_sp4_h_l_0
T_15_10_sp4_v_t_37
T_15_14_sp4_v_t_45
T_15_16_lc_trk_g2_0
T_15_16_wire_logic_cluster/lc_7/in_1

T_13_10_wire_logic_cluster/lc_4/out
T_6_10_sp12_h_l_0
T_18_10_sp12_h_l_0
T_24_10_lc_trk_g1_7
T_24_10_wire_logic_cluster/lc_1/in_3

End 

Net : I2C_top_level_inst1.s_data_ireg_5
T_16_18_wire_logic_cluster/lc_5/out
T_17_18_lc_trk_g0_5
T_17_18_wire_logic_cluster/lc_0/in_1

T_16_18_wire_logic_cluster/lc_5/out
T_8_18_sp12_h_l_1
T_7_6_sp12_v_t_22
T_7_15_lc_trk_g3_6
T_7_15_wire_logic_cluster/lc_0/in_3

T_16_18_wire_logic_cluster/lc_5/out
T_8_18_sp12_h_l_1
T_19_18_sp12_v_t_22
T_19_19_lc_trk_g2_6
T_19_19_wire_logic_cluster/lc_5/in_3

T_16_18_wire_logic_cluster/lc_5/out
T_8_18_sp12_h_l_1
T_19_18_sp12_v_t_22
T_19_20_lc_trk_g3_5
T_19_20_wire_logic_cluster/lc_5/in_3

T_16_18_wire_logic_cluster/lc_5/out
T_17_18_lc_trk_g0_5
T_17_18_wire_logic_cluster/lc_2/in_3

T_16_18_wire_logic_cluster/lc_5/out
T_17_17_lc_trk_g2_5
T_17_17_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.count_bitsZ0Z_1
T_11_15_wire_logic_cluster/lc_1/out
T_11_16_lc_trk_g1_1
T_11_16_wire_logic_cluster/lc_3/in_3

T_11_15_wire_logic_cluster/lc_1/out
T_11_15_lc_trk_g3_1
T_11_15_wire_logic_cluster/lc_1/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_316_i_cascade_
T_22_19_wire_logic_cluster/lc_3/ltout
T_22_19_wire_logic_cluster/lc_4/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_data_rxZ0Z_1
T_20_22_wire_logic_cluster/lc_7/out
T_10_22_sp12_h_l_1
T_9_10_sp12_v_t_22
T_0_10_span12_horz_6
T_8_10_sp4_h_l_10
T_10_10_lc_trk_g3_7
T_10_10_input_2_2
T_10_10_wire_logic_cluster/lc_2/in_2

End 

Net : serializer_mod_inst.counter_srZ0Z_5
T_21_27_wire_logic_cluster/lc_5/out
T_21_26_lc_trk_g0_5
T_21_26_wire_logic_cluster/lc_5/in_0

T_21_27_wire_logic_cluster/lc_5/out
T_21_26_lc_trk_g0_5
T_21_26_wire_logic_cluster/lc_3/in_0

T_21_27_wire_logic_cluster/lc_5/out
T_21_27_lc_trk_g1_5
T_21_27_wire_logic_cluster/lc_5/in_1

End 

Net : serializer_mod_inst.un22_next_state_5
T_21_26_wire_logic_cluster/lc_5/out
T_20_26_lc_trk_g2_5
T_20_26_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_s_data_system_o_25
T_14_15_wire_logic_cluster/lc_6/out
T_14_12_sp4_v_t_36
T_15_12_sp4_h_l_1
T_18_8_sp4_v_t_36
T_17_11_lc_trk_g2_4
T_17_11_wire_logic_cluster/lc_7/in_3

T_14_15_wire_logic_cluster/lc_6/out
T_14_15_lc_trk_g2_6
T_14_15_wire_logic_cluster/lc_6/in_0

End 

Net : serializer_mod_inst.un22_next_state
T_20_26_wire_logic_cluster/lc_4/out
T_20_22_sp4_v_t_45
T_17_22_sp4_h_l_2
T_16_22_lc_trk_g0_2
T_16_22_wire_logic_cluster/lc_5/in_3

End 

Net : I2C_top_level_inst1.s_data_ireg_7
T_16_18_wire_logic_cluster/lc_2/out
T_17_18_lc_trk_g0_2
T_17_18_input_2_0
T_17_18_wire_logic_cluster/lc_0/in_2

T_16_18_wire_logic_cluster/lc_2/out
T_16_16_sp12_v_t_23
T_5_16_sp12_h_l_0
T_8_16_sp4_h_l_5
T_7_12_sp4_v_t_47
T_7_15_lc_trk_g1_7
T_7_15_wire_logic_cluster/lc_3/in_3

T_16_18_wire_logic_cluster/lc_2/out
T_16_16_sp12_v_t_23
T_16_16_sp4_v_t_45
T_17_16_sp4_h_l_8
T_20_16_sp4_v_t_36
T_19_19_lc_trk_g2_4
T_19_19_wire_logic_cluster/lc_7/in_3

T_16_18_wire_logic_cluster/lc_2/out
T_16_16_sp12_v_t_23
T_16_16_sp4_v_t_45
T_17_16_sp4_h_l_8
T_20_16_sp4_v_t_36
T_19_20_lc_trk_g1_1
T_19_20_wire_logic_cluster/lc_7/in_3

T_16_18_wire_logic_cluster/lc_2/out
T_17_17_sp4_v_t_37
T_14_17_sp4_h_l_0
T_18_17_sp4_h_l_3
T_17_17_lc_trk_g0_3
T_17_17_wire_logic_cluster/lc_6/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.un41_i_0
T_16_21_wire_logic_cluster/lc_0/out
T_16_22_lc_trk_g1_0
T_16_22_input_2_3
T_16_22_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_s_data_system_o_4
T_12_15_wire_logic_cluster/lc_6/out
T_13_13_sp4_v_t_40
T_13_9_sp4_v_t_45
T_12_11_lc_trk_g2_0
T_12_11_input_2_4
T_12_11_wire_logic_cluster/lc_4/in_2

T_12_15_wire_logic_cluster/lc_6/out
T_12_15_lc_trk_g2_6
T_12_15_input_2_6
T_12_15_wire_logic_cluster/lc_6/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.N_1817_0_cascade_
T_15_20_wire_logic_cluster/lc_4/ltout
T_15_20_wire_logic_cluster/lc_5/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ns_a2_0_1_0
T_12_18_wire_logic_cluster/lc_7/out
T_13_16_sp4_v_t_42
T_13_17_lc_trk_g2_2
T_13_17_wire_logic_cluster/lc_0/in_0

T_12_18_wire_logic_cluster/lc_7/out
T_13_16_sp4_v_t_42
T_13_17_lc_trk_g3_2
T_13_17_input_2_3
T_13_17_wire_logic_cluster/lc_3/in_2

T_12_18_wire_logic_cluster/lc_7/out
T_13_16_sp4_v_t_42
T_13_17_lc_trk_g2_2
T_13_17_wire_logic_cluster/lc_7/in_3

End 

Net : I2C_top_level_inst1.TX_Shift_Register_inst.un1_enable_desp_1_0_iZ0
T_24_15_wire_logic_cluster/lc_6/out
T_24_14_sp4_v_t_44
T_25_14_sp4_h_l_2
T_24_14_sp4_v_t_39
T_24_10_sp4_v_t_47
T_25_10_sp4_h_l_3
T_24_10_lc_trk_g1_3
T_24_10_wire_logic_cluster/lc_2/cen

T_24_15_wire_logic_cluster/lc_6/out
T_24_14_sp4_v_t_44
T_25_14_sp4_h_l_2
T_24_14_sp4_v_t_39
T_24_10_sp4_v_t_47
T_25_10_sp4_h_l_3
T_24_10_lc_trk_g1_3
T_24_10_wire_logic_cluster/lc_2/cen

T_24_15_wire_logic_cluster/lc_6/out
T_24_14_sp4_v_t_44
T_25_14_sp4_h_l_2
T_24_14_sp4_v_t_39
T_24_10_sp4_v_t_47
T_25_10_sp4_h_l_3
T_24_10_lc_trk_g1_3
T_24_10_wire_logic_cluster/lc_2/cen

T_24_15_wire_logic_cluster/lc_6/out
T_24_14_sp4_v_t_44
T_25_14_sp4_h_l_2
T_24_14_sp4_v_t_39
T_24_10_sp4_v_t_47
T_24_12_lc_trk_g2_2
T_24_12_wire_logic_cluster/lc_2/cen

T_24_15_wire_logic_cluster/lc_6/out
T_24_14_sp4_v_t_44
T_25_14_sp4_h_l_2
T_24_14_sp4_v_t_39
T_24_10_sp4_v_t_47
T_24_12_lc_trk_g2_2
T_24_12_wire_logic_cluster/lc_2/cen

T_24_15_wire_logic_cluster/lc_6/out
T_24_14_sp4_v_t_44
T_25_14_sp4_h_l_2
T_24_14_sp4_v_t_39
T_24_10_sp4_v_t_47
T_24_12_lc_trk_g2_2
T_24_12_wire_logic_cluster/lc_2/cen

T_24_15_wire_logic_cluster/lc_6/out
T_24_14_sp4_v_t_44
T_25_14_sp4_h_l_2
T_24_14_sp4_v_t_39
T_24_10_sp4_v_t_47
T_24_12_lc_trk_g2_2
T_24_12_wire_logic_cluster/lc_2/cen

T_24_15_wire_logic_cluster/lc_6/out
T_24_14_sp4_v_t_44
T_25_14_sp4_h_l_2
T_24_14_sp4_v_t_39
T_24_10_sp4_v_t_47
T_24_12_lc_trk_g2_2
T_24_12_wire_logic_cluster/lc_2/cen

T_24_15_wire_logic_cluster/lc_6/out
T_23_15_sp4_h_l_4
T_22_11_sp4_v_t_44
T_19_15_sp4_h_l_2
T_18_15_sp4_v_t_39
T_18_17_lc_trk_g2_2
T_18_17_wire_logic_cluster/lc_0/cen

T_24_15_wire_logic_cluster/lc_6/out
T_24_14_sp4_v_t_44
T_25_14_sp4_h_l_2
T_24_14_sp4_v_t_39
T_24_16_lc_trk_g2_2
T_24_16_wire_logic_cluster/lc_1/cen

T_24_15_wire_logic_cluster/lc_6/out
T_24_14_sp4_v_t_44
T_25_14_sp4_h_l_2
T_24_14_sp4_v_t_39
T_24_16_lc_trk_g2_2
T_24_16_wire_logic_cluster/lc_1/cen

T_24_15_wire_logic_cluster/lc_6/out
T_24_14_sp4_v_t_44
T_25_14_sp4_h_l_2
T_24_14_sp4_v_t_39
T_24_16_lc_trk_g2_2
T_24_16_wire_logic_cluster/lc_1/cen

T_24_15_wire_logic_cluster/lc_6/out
T_24_14_sp4_v_t_44
T_25_14_sp4_h_l_2
T_24_14_sp4_v_t_39
T_24_16_lc_trk_g2_2
T_24_16_wire_logic_cluster/lc_1/cen

T_24_15_wire_logic_cluster/lc_6/out
T_24_14_sp4_v_t_44
T_25_14_sp4_h_l_2
T_24_14_sp4_v_t_39
T_24_16_lc_trk_g2_2
T_24_16_wire_logic_cluster/lc_1/cen

T_24_15_wire_logic_cluster/lc_6/out
T_24_14_sp4_v_t_44
T_25_14_sp4_h_l_2
T_24_14_sp4_v_t_39
T_24_16_lc_trk_g2_2
T_24_16_wire_logic_cluster/lc_1/cen

T_24_15_wire_logic_cluster/lc_6/out
T_24_14_sp4_v_t_44
T_25_14_sp4_h_l_2
T_24_14_sp4_v_t_39
T_24_16_lc_trk_g2_2
T_24_16_wire_logic_cluster/lc_1/cen

T_24_15_wire_logic_cluster/lc_6/out
T_24_14_sp4_v_t_44
T_25_14_sp4_h_l_2
T_24_14_sp4_v_t_39
T_24_16_lc_trk_g2_2
T_24_16_wire_logic_cluster/lc_1/cen

T_24_15_wire_logic_cluster/lc_6/out
T_22_15_sp4_h_l_9
T_25_11_sp4_v_t_38
T_24_15_lc_trk_g1_3
T_24_15_wire_logic_cluster/lc_7/cen

T_24_15_wire_logic_cluster/lc_6/out
T_22_15_sp4_h_l_9
T_25_11_sp4_v_t_38
T_24_15_lc_trk_g1_3
T_24_15_wire_logic_cluster/lc_7/cen

T_24_15_wire_logic_cluster/lc_6/out
T_22_15_sp4_h_l_9
T_25_11_sp4_v_t_38
T_24_15_lc_trk_g1_3
T_24_15_wire_logic_cluster/lc_7/cen

T_24_15_wire_logic_cluster/lc_6/out
T_22_15_sp4_h_l_9
T_25_11_sp4_v_t_38
T_24_15_lc_trk_g1_3
T_24_15_wire_logic_cluster/lc_7/cen

T_24_15_wire_logic_cluster/lc_6/out
T_22_15_sp4_h_l_9
T_25_11_sp4_v_t_38
T_24_15_lc_trk_g1_3
T_24_15_wire_logic_cluster/lc_7/cen

T_24_15_wire_logic_cluster/lc_6/out
T_22_15_sp4_h_l_9
T_25_11_sp4_v_t_38
T_24_15_lc_trk_g1_3
T_24_15_wire_logic_cluster/lc_7/cen

T_24_15_wire_logic_cluster/lc_6/out
T_22_15_sp4_h_l_9
T_25_11_sp4_v_t_38
T_24_15_lc_trk_g1_3
T_24_15_wire_logic_cluster/lc_7/cen

T_24_15_wire_logic_cluster/lc_6/out
T_24_14_sp4_v_t_44
T_25_14_sp4_h_l_2
T_24_14_lc_trk_g0_2
T_24_14_wire_logic_cluster/lc_0/cen

T_24_15_wire_logic_cluster/lc_6/out
T_24_14_sp4_v_t_44
T_25_14_sp4_h_l_2
T_24_14_lc_trk_g0_2
T_24_14_wire_logic_cluster/lc_0/cen

T_24_15_wire_logic_cluster/lc_6/out
T_24_14_sp4_v_t_44
T_25_14_sp4_h_l_2
T_24_14_lc_trk_g0_2
T_24_14_wire_logic_cluster/lc_0/cen

T_24_15_wire_logic_cluster/lc_6/out
T_24_14_sp4_v_t_44
T_25_14_sp4_h_l_2
T_24_14_lc_trk_g0_2
T_24_14_wire_logic_cluster/lc_0/cen

T_24_15_wire_logic_cluster/lc_6/out
T_24_14_sp4_v_t_44
T_25_14_sp4_h_l_2
T_24_14_lc_trk_g0_2
T_24_14_wire_logic_cluster/lc_0/cen

T_24_15_wire_logic_cluster/lc_6/out
T_24_14_sp4_v_t_44
T_25_14_sp4_h_l_2
T_24_14_lc_trk_g0_2
T_24_14_wire_logic_cluster/lc_0/cen

T_24_15_wire_logic_cluster/lc_6/out
T_24_14_sp4_v_t_44
T_25_14_sp4_h_l_2
T_24_14_lc_trk_g0_2
T_24_14_wire_logic_cluster/lc_0/cen

T_24_15_wire_logic_cluster/lc_6/out
T_24_14_sp4_v_t_44
T_25_14_sp4_h_l_2
T_24_14_lc_trk_g0_2
T_24_14_wire_logic_cluster/lc_0/cen

End 

Net : serializer_mod_inst.counter_srZ0Z_4
T_21_27_wire_logic_cluster/lc_4/out
T_21_26_lc_trk_g0_4
T_21_26_wire_logic_cluster/lc_5/in_1

T_21_27_wire_logic_cluster/lc_4/out
T_21_26_lc_trk_g0_4
T_21_26_wire_logic_cluster/lc_3/in_1

T_21_27_wire_logic_cluster/lc_4/out
T_21_27_lc_trk_g3_4
T_21_27_wire_logic_cluster/lc_4/in_1

End 

Net : I2C_top_level_inst1.s_load_rdata2
T_24_17_wire_logic_cluster/lc_1/out
T_24_14_sp4_v_t_42
T_24_15_lc_trk_g3_2
T_24_15_wire_logic_cluster/lc_6/in_3

T_24_17_wire_logic_cluster/lc_1/out
T_24_17_lc_trk_g0_1
T_24_17_wire_logic_cluster/lc_1/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_s_data_system_o_24
T_14_15_wire_logic_cluster/lc_5/out
T_14_11_sp4_v_t_47
T_15_11_sp4_h_l_10
T_17_11_lc_trk_g2_7
T_17_11_wire_logic_cluster/lc_4/in_1

T_14_15_wire_logic_cluster/lc_5/out
T_14_15_lc_trk_g3_5
T_14_15_wire_logic_cluster/lc_5/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.r_w_qZ0Z_2
T_22_23_wire_logic_cluster/lc_5/out
T_22_19_sp4_v_t_47
T_19_19_sp4_h_l_4
T_21_19_lc_trk_g2_1
T_21_19_wire_logic_cluster/lc_7/in_0

T_22_23_wire_logic_cluster/lc_5/out
T_22_19_sp4_v_t_47
T_23_19_sp4_h_l_10
T_23_19_lc_trk_g0_7
T_23_19_input_2_7
T_23_19_wire_logic_cluster/lc_7/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_s_data_system_o_2
T_15_13_wire_logic_cluster/lc_6/out
T_15_13_sp4_h_l_1
T_18_9_sp4_v_t_36
T_17_11_lc_trk_g1_1
T_17_11_wire_logic_cluster/lc_1/in_1

T_15_13_wire_logic_cluster/lc_6/out
T_15_13_lc_trk_g2_6
T_15_13_input_2_6
T_15_13_wire_logic_cluster/lc_6/in_2

End 

Net : I2C_top_level_inst1.s_data_ireg_4
T_16_18_wire_logic_cluster/lc_7/out
T_17_18_lc_trk_g0_7
T_17_18_wire_logic_cluster/lc_0/in_3

T_16_18_wire_logic_cluster/lc_7/out
T_16_17_sp4_v_t_46
T_16_21_sp4_v_t_39
T_15_23_lc_trk_g0_2
T_15_23_wire_logic_cluster/lc_1/in_3

T_16_18_wire_logic_cluster/lc_7/out
T_16_18_sp4_h_l_3
T_19_18_sp4_v_t_38
T_19_19_lc_trk_g3_6
T_19_19_wire_logic_cluster/lc_4/in_3

T_16_18_wire_logic_cluster/lc_7/out
T_16_18_sp4_h_l_3
T_19_18_sp4_v_t_38
T_19_20_lc_trk_g2_3
T_19_20_wire_logic_cluster/lc_4/in_3

T_16_18_wire_logic_cluster/lc_7/out
T_16_17_sp4_v_t_46
T_17_17_sp4_h_l_4
T_17_17_lc_trk_g1_1
T_17_17_wire_logic_cluster/lc_1/in_3

T_16_18_wire_logic_cluster/lc_7/out
T_16_18_sp4_h_l_3
T_16_18_lc_trk_g0_6
T_16_18_wire_logic_cluster/lc_5/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_276
T_24_20_wire_logic_cluster/lc_7/out
T_24_20_sp4_h_l_3
T_24_20_lc_trk_g1_6
T_24_20_wire_logic_cluster/lc_6/in_1

End 

Net : I2C_top_level_inst1_s_data_oreg_12
T_17_9_wire_logic_cluster/lc_4/out
T_10_9_sp12_h_l_0
T_9_0_span12_vert_16
T_9_7_lc_trk_g3_4
T_9_7_wire_logic_cluster/lc_3/in_0

T_17_9_wire_logic_cluster/lc_4/out
T_17_8_sp4_v_t_40
T_18_12_sp4_h_l_5
T_17_12_sp4_v_t_46
T_14_16_sp4_h_l_4
T_15_16_lc_trk_g2_4
T_15_16_wire_logic_cluster/lc_4/in_0

T_17_9_wire_logic_cluster/lc_4/out
T_16_9_sp4_h_l_0
T_15_9_sp4_v_t_43
T_15_11_lc_trk_g2_6
T_15_11_input_2_2
T_15_11_wire_logic_cluster/lc_2/in_2

T_17_9_wire_logic_cluster/lc_4/out
T_17_8_sp4_v_t_40
T_18_12_sp4_h_l_5
T_21_12_sp4_v_t_40
T_20_14_lc_trk_g0_5
T_20_14_wire_logic_cluster/lc_1/in_0

T_17_9_wire_logic_cluster/lc_4/out
T_17_8_sp4_v_t_40
T_18_12_sp4_h_l_5
T_17_12_sp4_v_t_46
T_16_14_lc_trk_g2_3
T_16_14_wire_logic_cluster/lc_6/in_1

T_17_9_wire_logic_cluster/lc_4/out
T_18_7_sp4_v_t_36
T_19_11_sp4_h_l_1
T_18_11_sp4_v_t_42
T_18_15_lc_trk_g1_7
T_18_15_wire_logic_cluster/lc_3/in_3

T_17_9_wire_logic_cluster/lc_4/out
T_17_8_sp4_v_t_40
T_18_12_sp4_h_l_5
T_21_12_sp4_v_t_40
T_21_14_lc_trk_g3_5
T_21_14_wire_logic_cluster/lc_1/in_3

T_17_9_wire_logic_cluster/lc_4/out
T_18_7_sp4_v_t_36
T_19_11_sp4_h_l_1
T_18_11_sp4_v_t_42
T_18_13_lc_trk_g2_7
T_18_13_wire_logic_cluster/lc_0/in_3

T_17_9_wire_logic_cluster/lc_4/out
T_17_8_sp4_v_t_40
T_18_12_sp4_h_l_5
T_22_12_sp4_h_l_1
T_24_12_lc_trk_g3_4
T_24_12_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_cry_14
T_18_21_wire_logic_cluster/lc_6/cout
T_18_21_wire_logic_cluster/lc_7/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_295
T_24_19_wire_logic_cluster/lc_6/out
T_23_18_lc_trk_g3_6
T_23_18_wire_logic_cluster/lc_3/in_0

T_24_19_wire_logic_cluster/lc_6/out
T_24_20_lc_trk_g0_6
T_24_20_wire_logic_cluster/lc_5/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_state_ns_0_i_0_0_a3_0_23_cascade_
T_23_19_wire_logic_cluster/lc_0/ltout
T_23_19_wire_logic_cluster/lc_1/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_state_ns_i_i_a2_5_0_cascade_
T_23_18_wire_logic_cluster/lc_3/ltout
T_23_18_wire_logic_cluster/lc_4/in_2

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.N_1395_cascade_
T_16_20_wire_logic_cluster/lc_3/ltout
T_16_20_wire_logic_cluster/lc_4/in_2

End 

Net : serializer_mod_inst.counter_srZ0Z_3
T_21_27_wire_logic_cluster/lc_3/out
T_21_26_lc_trk_g1_3
T_21_26_wire_logic_cluster/lc_5/in_3

T_21_27_wire_logic_cluster/lc_3/out
T_21_26_lc_trk_g1_3
T_21_26_wire_logic_cluster/lc_3/in_3

T_21_27_wire_logic_cluster/lc_3/out
T_21_27_lc_trk_g1_3
T_21_27_wire_logic_cluster/lc_3/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_data_rxZ0Z_3
T_11_12_wire_logic_cluster/lc_4/out
T_11_13_lc_trk_g1_4
T_11_13_wire_logic_cluster/lc_0/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_data_rxZ0Z_6
T_9_12_wire_logic_cluster/lc_3/out
T_9_12_lc_trk_g1_3
T_9_12_input_2_2
T_9_12_wire_logic_cluster/lc_2/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1602_0
T_24_22_wire_logic_cluster/lc_3/out
T_24_22_sp4_h_l_11
T_23_18_sp4_v_t_41
T_23_22_sp4_v_t_41
T_23_18_sp4_v_t_37
T_22_20_lc_trk_g1_0
T_22_20_wire_logic_cluster/lc_0/in_3

T_24_22_wire_logic_cluster/lc_3/out
T_23_22_lc_trk_g3_3
T_23_22_wire_logic_cluster/lc_5/in_1

T_24_22_wire_logic_cluster/lc_3/out
T_24_22_sp4_h_l_11
T_23_18_sp4_v_t_41
T_23_19_lc_trk_g3_1
T_23_19_input_2_4
T_23_19_wire_logic_cluster/lc_4/in_2

End 

Net : I2C_top_level_inst1_s_data_oreg_10
T_15_9_wire_logic_cluster/lc_4/out
T_8_9_sp12_h_l_0
T_9_9_lc_trk_g1_4
T_9_9_wire_logic_cluster/lc_5/in_0

T_15_9_wire_logic_cluster/lc_4/out
T_15_9_lc_trk_g1_4
T_15_9_input_2_5
T_15_9_wire_logic_cluster/lc_5/in_2

T_15_9_wire_logic_cluster/lc_4/out
T_8_9_sp12_h_l_0
T_19_9_sp12_v_t_23
T_19_13_sp4_v_t_41
T_20_13_sp4_h_l_4
T_20_13_lc_trk_g1_1
T_20_13_wire_logic_cluster/lc_5/in_1

T_15_9_wire_logic_cluster/lc_4/out
T_8_9_sp12_h_l_0
T_19_9_sp12_v_t_23
T_19_13_sp4_v_t_41
T_18_15_lc_trk_g1_4
T_18_15_wire_logic_cluster/lc_0/in_3

T_15_9_wire_logic_cluster/lc_4/out
T_8_9_sp12_h_l_0
T_19_9_sp12_v_t_23
T_19_13_sp4_v_t_41
T_19_14_lc_trk_g3_1
T_19_14_wire_logic_cluster/lc_5/in_3

T_15_9_wire_logic_cluster/lc_4/out
T_16_8_sp4_v_t_41
T_16_12_sp4_v_t_42
T_17_16_sp4_h_l_7
T_21_16_sp4_h_l_3
T_20_16_lc_trk_g0_3
T_20_16_wire_logic_cluster/lc_2/in_3

T_15_9_wire_logic_cluster/lc_4/out
T_8_9_sp12_h_l_0
T_19_9_sp12_v_t_23
T_19_16_lc_trk_g3_3
T_19_16_wire_logic_cluster/lc_7/in_1

T_15_9_wire_logic_cluster/lc_4/out
T_16_8_sp4_v_t_41
T_16_12_sp4_v_t_42
T_15_16_lc_trk_g1_7
T_15_16_wire_logic_cluster/lc_2/in_0

T_15_9_wire_logic_cluster/lc_4/out
T_16_9_sp12_h_l_0
T_21_9_sp4_h_l_7
T_24_9_sp4_v_t_42
T_24_12_lc_trk_g1_2
T_24_12_wire_logic_cluster/lc_0/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_stateZ0Z_17
T_12_22_wire_logic_cluster/lc_4/out
T_11_22_lc_trk_g3_4
T_11_22_wire_logic_cluster/lc_7/in_0

T_12_22_wire_logic_cluster/lc_4/out
T_12_21_lc_trk_g0_4
T_12_21_wire_logic_cluster/lc_2/in_0

T_12_22_wire_logic_cluster/lc_4/out
T_12_21_lc_trk_g0_4
T_12_21_wire_logic_cluster/lc_3/in_1

T_12_22_wire_logic_cluster/lc_4/out
T_12_22_lc_trk_g1_4
T_12_22_wire_logic_cluster/lc_4/in_1

T_12_22_wire_logic_cluster/lc_4/out
T_12_22_lc_trk_g1_4
T_12_22_wire_logic_cluster/lc_2/in_1

T_12_22_wire_logic_cluster/lc_4/out
T_12_22_lc_trk_g1_4
T_12_22_wire_logic_cluster/lc_0/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_I2C_Register_conf5_c_data_system_o_30
T_18_13_wire_logic_cluster/lc_2/out
T_13_13_sp12_h_l_0
T_12_1_sp12_v_t_23
T_12_7_sp4_v_t_39
T_12_10_lc_trk_g1_7
T_12_10_input_2_4
T_12_10_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.m45_0Z0Z_1
T_12_18_wire_logic_cluster/lc_6/out
T_12_19_lc_trk_g1_6
T_12_19_wire_logic_cluster/lc_7/in_0

T_12_18_wire_logic_cluster/lc_6/out
T_11_17_lc_trk_g3_6
T_11_17_wire_logic_cluster/lc_7/in_0

End 

Net : serializer_mod_inst.un1_counter_srlto6_4_cascade_
T_21_26_wire_logic_cluster/lc_3/ltout
T_21_26_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.c_state_0_0_1
T_11_18_wire_logic_cluster/lc_3/out
T_12_18_lc_trk_g1_3
T_12_18_wire_logic_cluster/lc_6/in_0

T_11_18_wire_logic_cluster/lc_3/out
T_11_18_lc_trk_g0_3
T_11_18_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.N_276i
T_12_19_wire_logic_cluster/lc_7/out
T_13_16_sp4_v_t_39
T_13_17_lc_trk_g3_7
T_13_17_wire_logic_cluster/lc_1/in_3

End 

Net : I2C_top_level_inst1.s_data_ireg_3
T_17_18_wire_logic_cluster/lc_5/out
T_17_18_lc_trk_g3_5
T_17_18_wire_logic_cluster/lc_6/in_0

T_17_18_wire_logic_cluster/lc_5/out
T_16_18_sp4_h_l_2
T_12_18_sp4_h_l_2
T_11_14_sp4_v_t_42
T_11_10_sp4_v_t_38
T_11_12_lc_trk_g2_3
T_11_12_wire_logic_cluster/lc_4/in_3

T_17_18_wire_logic_cluster/lc_5/out
T_17_17_sp4_v_t_42
T_18_21_sp4_h_l_7
T_21_21_sp4_v_t_42
T_21_23_lc_trk_g3_7
T_21_23_wire_logic_cluster/lc_3/in_3

T_17_18_wire_logic_cluster/lc_5/out
T_16_18_sp4_h_l_2
T_19_18_sp4_v_t_42
T_19_19_lc_trk_g2_2
T_19_19_wire_logic_cluster/lc_3/in_3

T_17_18_wire_logic_cluster/lc_5/out
T_16_18_sp4_h_l_2
T_19_18_sp4_v_t_42
T_19_20_lc_trk_g3_7
T_19_20_wire_logic_cluster/lc_3/in_3

T_17_18_wire_logic_cluster/lc_5/out
T_16_18_lc_trk_g3_5
T_16_18_wire_logic_cluster/lc_7/in_3

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.N_1425_1
T_17_18_wire_logic_cluster/lc_6/out
T_17_17_sp4_v_t_44
T_18_21_sp4_h_l_9
T_20_21_lc_trk_g2_4
T_20_21_wire_logic_cluster/lc_3/in_3

T_17_18_wire_logic_cluster/lc_6/out
T_17_19_lc_trk_g0_6
T_17_19_wire_logic_cluster/lc_4/in_0

T_17_18_wire_logic_cluster/lc_6/out
T_17_19_lc_trk_g0_6
T_17_19_wire_logic_cluster/lc_5/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_s_data_system_o_21
T_14_15_wire_logic_cluster/lc_2/out
T_15_11_sp4_v_t_40
T_16_11_sp4_h_l_5
T_16_11_lc_trk_g0_0
T_16_11_input_2_0
T_16_11_wire_logic_cluster/lc_0/in_2

T_14_15_wire_logic_cluster/lc_2/out
T_14_15_lc_trk_g0_2
T_14_15_input_2_2
T_14_15_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_I2C_Register_conf2_c_data_system_o_25
T_21_14_wire_logic_cluster/lc_5/out
T_21_14_sp12_h_l_1
T_25_14_sp4_h_l_4
T_24_10_sp4_v_t_41
T_23_11_lc_trk_g3_1
T_23_11_input_2_0
T_23_11_wire_logic_cluster/lc_0/in_2

End 

Net : serializer_mod_inst.counter_srZ0Z_1
T_21_27_wire_logic_cluster/lc_1/out
T_21_26_lc_trk_g0_1
T_21_26_input_2_3
T_21_26_wire_logic_cluster/lc_3/in_2

T_21_27_wire_logic_cluster/lc_1/out
T_20_26_lc_trk_g2_1
T_20_26_wire_logic_cluster/lc_4/in_1

T_21_27_wire_logic_cluster/lc_1/out
T_21_27_lc_trk_g3_1
T_21_27_wire_logic_cluster/lc_1/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.c_state_0_0_13
T_12_18_wire_logic_cluster/lc_4/out
T_12_18_lc_trk_g3_4
T_12_18_wire_logic_cluster/lc_6/in_3

T_12_18_wire_logic_cluster/lc_4/out
T_12_18_lc_trk_g3_4
T_12_18_wire_logic_cluster/lc_5/in_0

End 

Net : I2C_top_level_inst1.s_data_ireg_1
T_16_18_wire_logic_cluster/lc_1/out
T_17_18_lc_trk_g0_1
T_17_18_wire_logic_cluster/lc_6/in_1

T_16_18_wire_logic_cluster/lc_1/out
T_17_18_sp4_h_l_2
T_20_18_sp4_v_t_39
T_20_22_lc_trk_g0_2
T_20_22_wire_logic_cluster/lc_7/in_3

T_16_18_wire_logic_cluster/lc_1/out
T_17_16_sp4_v_t_46
T_18_20_sp4_h_l_11
T_21_20_sp4_v_t_46
T_21_23_lc_trk_g0_6
T_21_23_wire_logic_cluster/lc_1/in_3

T_16_18_wire_logic_cluster/lc_1/out
T_17_18_sp4_h_l_2
T_20_18_sp4_v_t_39
T_19_19_lc_trk_g2_7
T_19_19_wire_logic_cluster/lc_1/in_0

T_16_18_wire_logic_cluster/lc_1/out
T_17_18_sp4_h_l_2
T_20_18_sp4_v_t_39
T_19_20_lc_trk_g0_2
T_19_20_wire_logic_cluster/lc_1/in_3

T_16_18_wire_logic_cluster/lc_1/out
T_16_18_lc_trk_g2_1
T_16_18_wire_logic_cluster/lc_6/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_s_data_system_o_11
T_15_16_wire_logic_cluster/lc_3/out
T_15_16_sp4_h_l_11
T_18_12_sp4_v_t_46
T_18_8_sp4_v_t_46
T_17_10_lc_trk_g2_3
T_17_10_input_2_1
T_17_10_wire_logic_cluster/lc_1/in_2

T_15_16_wire_logic_cluster/lc_3/out
T_15_16_lc_trk_g0_3
T_15_16_input_2_3
T_15_16_wire_logic_cluster/lc_3/in_2

End 

Net : I2C_top_level_inst1.s_data_ireg_2
T_16_18_wire_logic_cluster/lc_6/out
T_17_18_lc_trk_g1_6
T_17_18_wire_logic_cluster/lc_6/in_3

T_16_18_wire_logic_cluster/lc_6/out
T_16_17_sp4_v_t_44
T_16_21_sp4_v_t_37
T_15_23_lc_trk_g1_0
T_15_23_wire_logic_cluster/lc_0/in_3

T_16_18_wire_logic_cluster/lc_6/out
T_17_17_sp4_v_t_45
T_18_21_sp4_h_l_2
T_21_21_sp4_v_t_39
T_21_23_lc_trk_g3_2
T_21_23_wire_logic_cluster/lc_2/in_3

T_16_18_wire_logic_cluster/lc_6/out
T_16_18_sp4_h_l_1
T_19_18_sp4_v_t_43
T_19_19_lc_trk_g2_3
T_19_19_wire_logic_cluster/lc_2/in_3

T_16_18_wire_logic_cluster/lc_6/out
T_16_18_sp4_h_l_1
T_19_18_sp4_v_t_43
T_19_20_lc_trk_g3_6
T_19_20_wire_logic_cluster/lc_2/in_3

T_16_18_wire_logic_cluster/lc_6/out
T_17_18_lc_trk_g1_6
T_17_18_wire_logic_cluster/lc_5/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_s_data_system_o_16
T_15_13_wire_logic_cluster/lc_2/out
T_15_13_sp4_h_l_9
T_18_9_sp4_v_t_38
T_17_10_lc_trk_g2_6
T_17_10_input_2_6
T_17_10_wire_logic_cluster/lc_6/in_2

T_15_13_wire_logic_cluster/lc_2/out
T_15_13_lc_trk_g2_2
T_15_13_input_2_2
T_15_13_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_cry_13
T_18_21_wire_logic_cluster/lc_5/cout
T_18_21_wire_logic_cluster/lc_6/in_3

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_I2C_Register_conf2_c_data_system_o_30
T_21_14_wire_logic_cluster/lc_3/out
T_21_10_sp4_v_t_43
T_18_10_sp4_h_l_6
T_14_10_sp4_h_l_6
T_10_10_sp4_h_l_2
T_12_10_lc_trk_g3_7
T_12_10_input_2_0
T_12_10_wire_logic_cluster/lc_0/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_cry_3
T_6_18_wire_logic_cluster/lc_3/cout
T_6_18_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.c_state_0_0_5
T_10_14_wire_logic_cluster/lc_6/out
T_0_14_span12_horz_0
T_12_14_sp12_v_t_23
T_12_19_lc_trk_g2_7
T_12_19_input_2_7
T_12_19_wire_logic_cluster/lc_7/in_2

T_10_14_wire_logic_cluster/lc_6/out
T_8_14_sp4_h_l_9
T_7_14_lc_trk_g0_1
T_7_14_wire_logic_cluster/lc_6/in_1

T_10_14_wire_logic_cluster/lc_6/out
T_11_13_sp4_v_t_45
T_11_17_lc_trk_g1_0
T_11_17_input_2_7
T_11_17_wire_logic_cluster/lc_7/in_2

T_10_14_wire_logic_cluster/lc_6/out
T_10_14_lc_trk_g2_6
T_10_14_wire_logic_cluster/lc_5/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_I2C_Register_conf5_c_data_system_o_28
T_22_10_wire_logic_cluster/lc_1/out
T_22_7_sp4_v_t_42
T_19_7_sp4_h_l_1
T_15_7_sp4_h_l_4
T_14_7_sp4_v_t_47
T_13_9_lc_trk_g2_2
T_13_9_input_2_4
T_13_9_wire_logic_cluster/lc_4/in_2

End 

Net : I2C_top_level_inst1_s_data_oreg_14
T_12_9_wire_logic_cluster/lc_4/out
T_13_7_sp4_v_t_36
T_10_7_sp4_h_l_1
T_9_7_lc_trk_g0_1
T_9_7_wire_logic_cluster/lc_5/in_0

T_12_9_wire_logic_cluster/lc_4/out
T_12_9_lc_trk_g3_4
T_12_9_input_2_5
T_12_9_wire_logic_cluster/lc_5/in_2

T_12_9_wire_logic_cluster/lc_4/out
T_12_7_sp4_v_t_37
T_12_11_sp4_v_t_38
T_13_15_sp4_h_l_3
T_17_15_sp4_h_l_6
T_16_15_sp4_v_t_43
T_15_16_lc_trk_g3_3
T_15_16_wire_logic_cluster/lc_6/in_0

T_12_9_wire_logic_cluster/lc_4/out
T_13_9_sp12_h_l_0
T_12_9_sp4_h_l_1
T_15_9_sp4_v_t_36
T_15_13_sp4_v_t_36
T_15_14_lc_trk_g3_4
T_15_14_wire_logic_cluster/lc_6/in_1

T_12_9_wire_logic_cluster/lc_4/out
T_13_9_sp12_h_l_0
T_12_9_sp4_h_l_1
T_15_9_sp4_v_t_36
T_16_13_sp4_h_l_1
T_16_13_lc_trk_g1_4
T_16_13_wire_logic_cluster/lc_2/in_1

T_12_9_wire_logic_cluster/lc_4/out
T_13_7_sp4_v_t_36
T_14_7_sp4_h_l_1
T_17_7_sp4_v_t_43
T_18_11_sp4_h_l_0
T_21_11_sp4_v_t_37
T_20_14_lc_trk_g2_5
T_20_14_wire_logic_cluster/lc_4/in_3

T_12_9_wire_logic_cluster/lc_4/out
T_13_9_sp12_h_l_0
T_12_9_sp4_h_l_1
T_15_9_sp4_v_t_36
T_16_13_sp4_h_l_1
T_18_13_lc_trk_g3_4
T_18_13_wire_logic_cluster/lc_6/in_3

T_12_9_wire_logic_cluster/lc_4/out
T_13_9_sp12_h_l_0
T_20_9_sp4_h_l_9
T_23_9_sp4_v_t_44
T_23_13_lc_trk_g1_1
T_23_13_wire_logic_cluster/lc_1/in_3

T_12_9_wire_logic_cluster/lc_4/out
T_13_9_sp12_h_l_0
T_24_9_sp12_v_t_23
T_24_12_lc_trk_g2_3
T_24_12_wire_logic_cluster/lc_4/in_3

End 

Net : I2C_top_level_inst1_s_data_oreg_5
T_10_12_wire_logic_cluster/lc_1/out
T_11_8_sp4_v_t_38
T_8_8_sp4_h_l_3
T_9_8_lc_trk_g2_3
T_9_8_wire_logic_cluster/lc_5/in_0

T_10_12_wire_logic_cluster/lc_1/out
T_10_9_sp12_v_t_22
T_11_9_sp12_h_l_1
T_22_9_sp12_v_t_22
T_22_8_sp4_v_t_46
T_22_12_sp4_v_t_46
T_23_16_sp4_h_l_5
T_24_16_lc_trk_g2_5
T_24_16_wire_logic_cluster/lc_4/in_3

T_10_12_wire_logic_cluster/lc_1/out
T_11_10_sp4_v_t_46
T_12_14_sp4_h_l_5
T_16_14_sp4_h_l_5
T_15_14_sp4_v_t_46
T_16_18_sp4_h_l_11
T_19_14_sp4_v_t_46
T_19_16_lc_trk_g2_3
T_19_16_wire_logic_cluster/lc_2/in_3

T_10_12_wire_logic_cluster/lc_1/out
T_10_9_sp12_v_t_22
T_11_9_sp12_h_l_1
T_21_9_sp4_h_l_10
T_20_9_sp4_v_t_41
T_20_11_lc_trk_g2_4
T_20_11_wire_logic_cluster/lc_3/in_3

T_10_12_wire_logic_cluster/lc_1/out
T_10_9_sp12_v_t_22
T_11_9_sp12_h_l_1
T_14_9_lc_trk_g1_1
T_14_9_input_2_2
T_14_9_wire_logic_cluster/lc_2/in_2

T_10_12_wire_logic_cluster/lc_1/out
T_11_10_sp4_v_t_46
T_12_14_sp4_h_l_5
T_16_14_sp4_h_l_5
T_15_14_sp4_v_t_46
T_15_16_lc_trk_g2_3
T_15_16_input_2_1
T_15_16_wire_logic_cluster/lc_1/in_2

T_10_12_wire_logic_cluster/lc_1/out
T_10_9_sp12_v_t_22
T_11_9_sp12_h_l_1
T_10_9_lc_trk_g0_1
T_10_9_wire_logic_cluster/lc_3/in_0

T_10_12_wire_logic_cluster/lc_1/out
T_11_10_sp4_v_t_46
T_12_14_sp4_h_l_5
T_16_14_sp4_h_l_5
T_15_14_lc_trk_g0_5
T_15_14_wire_logic_cluster/lc_4/in_1

T_10_12_wire_logic_cluster/lc_1/out
T_6_12_sp12_h_l_1
T_14_12_lc_trk_g0_2
T_14_12_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_cry_0
T_6_18_wire_logic_cluster/lc_0/cout
T_6_18_wire_logic_cluster/lc_1/in_3

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_cry_0_THRU_CO
T_6_18_wire_logic_cluster/lc_1/out
T_7_18_sp4_h_l_2
T_9_18_lc_trk_g3_7
T_9_18_wire_logic_cluster/lc_7/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_295_cascade_
T_24_19_wire_logic_cluster/lc_6/ltout
T_24_19_wire_logic_cluster/lc_7/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.start_inter_qZ0Z_2
T_20_19_wire_logic_cluster/lc_1/out
T_20_19_lc_trk_g3_1
T_20_19_wire_logic_cluster/lc_0/in_0

T_20_19_wire_logic_cluster/lc_1/out
T_20_19_lc_trk_g3_1
T_20_19_wire_logic_cluster/lc_5/in_1

T_20_19_wire_logic_cluster/lc_1/out
T_21_19_sp4_h_l_2
T_23_19_lc_trk_g3_7
T_23_19_input_2_6
T_23_19_wire_logic_cluster/lc_6/in_2

T_20_19_wire_logic_cluster/lc_1/out
T_21_19_sp4_h_l_2
T_23_19_lc_trk_g3_7
T_23_19_wire_logic_cluster/lc_5/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_cry_12
T_18_21_wire_logic_cluster/lc_4/cout
T_18_21_wire_logic_cluster/lc_5/in_3

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.N_370_cascade_
T_5_18_wire_logic_cluster/lc_4/ltout
T_5_18_wire_logic_cluster/lc_5/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.N_370_i
T_5_18_wire_logic_cluster/lc_5/out
T_5_14_sp4_v_t_47
T_5_18_sp4_v_t_43
T_5_19_lc_trk_g3_3
T_5_19_wire_logic_cluster/lc_7/cen

T_5_18_wire_logic_cluster/lc_5/out
T_5_14_sp4_v_t_47
T_5_18_sp4_v_t_43
T_5_19_lc_trk_g3_3
T_5_19_wire_logic_cluster/lc_7/cen

T_5_18_wire_logic_cluster/lc_5/out
T_5_14_sp4_v_t_47
T_5_18_sp4_v_t_43
T_5_19_lc_trk_g3_3
T_5_19_wire_logic_cluster/lc_7/cen

T_5_18_wire_logic_cluster/lc_5/out
T_5_14_sp4_v_t_47
T_5_18_sp4_v_t_43
T_5_19_lc_trk_g3_3
T_5_19_wire_logic_cluster/lc_7/cen

T_5_18_wire_logic_cluster/lc_5/out
T_5_14_sp4_v_t_47
T_5_18_sp4_v_t_43
T_5_19_lc_trk_g3_3
T_5_19_wire_logic_cluster/lc_7/cen

T_5_18_wire_logic_cluster/lc_5/out
T_5_14_sp4_v_t_47
T_5_18_sp4_v_t_43
T_5_19_lc_trk_g3_3
T_5_19_wire_logic_cluster/lc_7/cen

T_5_18_wire_logic_cluster/lc_5/out
T_5_14_sp4_v_t_47
T_5_18_sp4_v_t_43
T_5_19_lc_trk_g3_3
T_5_19_wire_logic_cluster/lc_7/cen

T_5_18_wire_logic_cluster/lc_5/out
T_5_14_sp4_v_t_47
T_5_18_sp4_v_t_43
T_5_19_lc_trk_g3_3
T_5_19_wire_logic_cluster/lc_7/cen

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_I2C_Register_conf1_c_data_system_o_27
T_23_9_wire_logic_cluster/lc_1/out
T_24_9_sp4_h_l_2
T_20_9_sp4_h_l_5
T_19_5_sp4_v_t_40
T_19_8_lc_trk_g1_0
T_19_8_wire_logic_cluster/lc_4/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_I2C_Register_conf1_c_data_system_o_28
T_23_13_wire_logic_cluster/lc_6/out
T_14_13_sp12_h_l_0
T_13_1_sp12_v_t_23
T_13_9_lc_trk_g2_0
T_13_9_wire_logic_cluster/lc_0/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_s_data_system_o_5
T_15_16_wire_logic_cluster/lc_1/out
T_15_13_sp12_v_t_22
T_4_13_sp12_h_l_1
T_11_13_lc_trk_g0_1
T_11_13_input_2_3
T_11_13_wire_logic_cluster/lc_3/in_2

T_15_16_wire_logic_cluster/lc_1/out
T_15_16_lc_trk_g3_1
T_15_16_wire_logic_cluster/lc_1/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ns_a2_0_0_0
T_12_19_wire_logic_cluster/lc_4/out
T_13_15_sp4_v_t_44
T_13_17_lc_trk_g3_1
T_13_17_wire_logic_cluster/lc_3/in_1

T_12_19_wire_logic_cluster/lc_4/out
T_13_15_sp4_v_t_44
T_13_17_lc_trk_g3_1
T_13_17_input_2_0
T_13_17_wire_logic_cluster/lc_0/in_2

T_12_19_wire_logic_cluster/lc_4/out
T_13_15_sp4_v_t_44
T_13_17_lc_trk_g3_1
T_13_17_wire_logic_cluster/lc_7/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_I2C_Register_conf1_c_data_system_o_24
T_23_13_wire_logic_cluster/lc_4/out
T_23_9_sp4_v_t_45
T_20_9_sp4_h_l_8
T_19_5_sp4_v_t_36
T_18_8_lc_trk_g2_4
T_18_8_wire_logic_cluster/lc_2/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_I2C_Register_conf4_c_data_system_o_29
T_17_12_wire_logic_cluster/lc_5/out
T_17_12_lc_trk_g3_5
T_17_12_input_2_4
T_17_12_wire_logic_cluster/lc_4/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_state_ns_0_i_0_0_24_cascade_
T_22_20_wire_logic_cluster/lc_5/ltout
T_22_20_wire_logic_cluster/lc_6/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.count_bitsZ0Z_3
T_11_15_wire_logic_cluster/lc_3/out
T_11_16_lc_trk_g0_3
T_11_16_wire_logic_cluster/lc_4/in_1

T_11_15_wire_logic_cluster/lc_3/out
T_11_15_lc_trk_g1_3
T_11_15_wire_logic_cluster/lc_3/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_I2C_Register_conf5_c_data_system_o_31
T_18_13_wire_logic_cluster/lc_5/out
T_18_11_sp4_v_t_39
T_15_11_sp4_h_l_8
T_11_11_sp4_h_l_8
T_11_11_lc_trk_g1_5
T_11_11_input_2_0
T_11_11_wire_logic_cluster/lc_0/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_s_data_system_o_23
T_14_15_wire_logic_cluster/lc_4/out
T_7_15_sp12_h_l_0
T_18_3_sp12_v_t_23
T_18_9_lc_trk_g2_4
T_18_9_input_2_0
T_18_9_wire_logic_cluster/lc_0/in_2

T_14_15_wire_logic_cluster/lc_4/out
T_14_15_lc_trk_g0_4
T_14_15_input_2_4
T_14_15_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_I2C_Register_conf2_c_data_system_o_31
T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_11_2_sp12_v_t_23
T_11_11_lc_trk_g3_7
T_11_11_input_2_4
T_11_11_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.N_217_i
T_9_20_wire_logic_cluster/lc_7/out
T_8_20_sp4_h_l_6
T_10_20_lc_trk_g3_3
T_10_20_wire_logic_cluster/lc_5/cen

T_9_20_wire_logic_cluster/lc_7/out
T_8_20_sp4_h_l_6
T_10_20_lc_trk_g3_3
T_10_20_wire_logic_cluster/lc_5/cen

T_9_20_wire_logic_cluster/lc_7/out
T_8_20_sp4_h_l_6
T_10_20_lc_trk_g3_3
T_10_20_wire_logic_cluster/lc_5/cen

T_9_20_wire_logic_cluster/lc_7/out
T_8_20_sp4_h_l_6
T_10_20_lc_trk_g3_3
T_10_20_wire_logic_cluster/lc_5/cen

T_9_20_wire_logic_cluster/lc_7/out
T_8_20_sp4_h_l_6
T_10_20_lc_trk_g3_3
T_10_20_wire_logic_cluster/lc_5/cen

T_9_20_wire_logic_cluster/lc_7/out
T_9_19_sp4_v_t_46
T_9_21_lc_trk_g3_3
T_9_21_wire_logic_cluster/lc_3/cen

T_9_20_wire_logic_cluster/lc_7/out
T_9_19_sp4_v_t_46
T_9_21_lc_trk_g3_3
T_9_21_wire_logic_cluster/lc_3/cen

T_9_20_wire_logic_cluster/lc_7/out
T_9_19_sp4_v_t_46
T_9_21_lc_trk_g3_3
T_9_21_wire_logic_cluster/lc_3/cen

T_9_20_wire_logic_cluster/lc_7/out
T_9_19_sp4_v_t_46
T_9_21_lc_trk_g3_3
T_9_21_wire_logic_cluster/lc_3/cen

T_9_20_wire_logic_cluster/lc_7/out
T_10_19_sp4_v_t_47
T_10_21_lc_trk_g2_2
T_10_21_wire_logic_cluster/lc_0/cen

T_9_20_wire_logic_cluster/lc_7/out
T_10_19_sp4_v_t_47
T_10_21_lc_trk_g2_2
T_10_21_wire_logic_cluster/lc_0/cen

T_9_20_wire_logic_cluster/lc_7/out
T_10_19_sp4_v_t_47
T_10_21_lc_trk_g2_2
T_10_21_wire_logic_cluster/lc_0/cen

T_9_20_wire_logic_cluster/lc_7/out
T_10_19_sp4_v_t_47
T_10_21_lc_trk_g2_2
T_10_21_wire_logic_cluster/lc_0/cen

T_9_20_wire_logic_cluster/lc_7/out
T_10_19_sp4_v_t_47
T_10_21_lc_trk_g2_2
T_10_21_wire_logic_cluster/lc_0/cen

T_9_20_wire_logic_cluster/lc_7/out
T_10_19_sp4_v_t_47
T_10_21_lc_trk_g2_2
T_10_21_wire_logic_cluster/lc_0/cen

T_9_20_wire_logic_cluster/lc_7/out
T_10_19_sp4_v_t_47
T_10_21_lc_trk_g2_2
T_10_21_wire_logic_cluster/lc_0/cen

End 

Net : serializer_mod_inst.counter_srZ0Z_7
T_21_27_wire_logic_cluster/lc_7/out
T_21_26_lc_trk_g1_7
T_21_26_wire_logic_cluster/lc_4/in_0

T_21_27_wire_logic_cluster/lc_7/out
T_20_26_lc_trk_g3_7
T_20_26_wire_logic_cluster/lc_4/in_0

T_21_27_wire_logic_cluster/lc_7/out
T_21_27_lc_trk_g1_7
T_21_27_wire_logic_cluster/lc_7/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_cry_11
T_18_21_wire_logic_cluster/lc_3/cout
T_18_21_wire_logic_cluster/lc_4/in_3

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_I2C_Register_conf3_c_data_system_o_24
T_21_15_wire_logic_cluster/lc_4/out
T_20_15_sp4_h_l_0
T_19_11_sp4_v_t_37
T_19_7_sp4_v_t_38
T_18_8_lc_trk_g2_6
T_18_8_wire_logic_cluster/lc_4/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_I2C_Register_conf2_c_data_system_o_29
T_24_11_wire_logic_cluster/lc_1/out
T_25_9_sp4_v_t_46
T_22_9_sp4_h_l_11
T_18_9_sp4_h_l_11
T_19_9_lc_trk_g3_3
T_19_9_input_2_0
T_19_9_wire_logic_cluster/lc_0/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_data_rxZ0Z_5
T_7_15_wire_logic_cluster/lc_0/out
T_7_12_sp4_v_t_40
T_8_12_sp4_h_l_10
T_9_12_lc_trk_g2_2
T_9_12_input_2_0
T_9_12_wire_logic_cluster/lc_0/in_2

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.c_state_ns_i_i_0_10
T_16_20_wire_logic_cluster/lc_1/out
T_16_20_lc_trk_g2_1
T_16_20_wire_logic_cluster/lc_4/in_3

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.N_1399_cascade_
T_16_20_wire_logic_cluster/lc_0/ltout
T_16_20_wire_logic_cluster/lc_1/in_2

End 

Net : serializer_mod_inst.un22_next_state_1_cascade_
T_20_26_wire_logic_cluster/lc_3/ltout
T_20_26_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_s_data_system_o_8
T_12_15_wire_logic_cluster/lc_7/out
T_12_10_sp12_v_t_22
T_12_0_span12_vert_18
T_12_7_lc_trk_g3_6
T_12_7_input_2_1
T_12_7_wire_logic_cluster/lc_1/in_2

T_12_15_wire_logic_cluster/lc_7/out
T_12_15_lc_trk_g3_7
T_12_15_wire_logic_cluster/lc_7/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_cry_10
T_18_21_wire_logic_cluster/lc_2/cout
T_18_21_wire_logic_cluster/lc_3/in_3

Net : cemf_module_64ch_ctrl_inst1_s_data_system_o_30
T_12_15_wire_logic_cluster/lc_5/out
T_12_14_sp4_v_t_42
T_12_10_sp4_v_t_47
T_12_11_lc_trk_g3_7
T_12_11_wire_logic_cluster/lc_0/in_0

T_12_15_wire_logic_cluster/lc_5/out
T_12_14_sp4_v_t_42
T_12_15_lc_trk_g2_2
T_12_15_wire_logic_cluster/lc_5/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_dataZ0Z_13
T_14_13_wire_logic_cluster/lc_3/out
T_14_12_sp12_v_t_22
T_3_12_sp12_h_l_1
T_13_12_sp4_h_l_10
T_17_12_sp4_h_l_1
T_16_12_lc_trk_g1_1
T_16_12_wire_logic_cluster/lc_5/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.count_bitsZ0Z_0
T_11_15_wire_logic_cluster/lc_0/out
T_11_16_lc_trk_g1_0
T_11_16_wire_logic_cluster/lc_4/in_3

T_11_15_wire_logic_cluster/lc_0/out
T_11_15_lc_trk_g3_0
T_11_15_wire_logic_cluster/lc_0/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_I2C_Register_conf4_c_data_system_o_24
T_17_11_wire_logic_cluster/lc_5/out
T_17_11_lc_trk_g1_5
T_17_11_input_2_4
T_17_11_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_cry_9
T_18_21_wire_logic_cluster/lc_1/cout
T_18_21_wire_logic_cluster/lc_2/in_3

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.c_state_ret_3
T_11_17_wire_logic_cluster/lc_7/out
T_11_17_sp4_h_l_3
T_15_17_sp4_h_l_6
T_19_17_sp4_h_l_6
T_22_13_sp4_v_t_37
T_22_9_sp4_v_t_45
T_21_12_lc_trk_g3_5
T_21_12_wire_logic_cluster/lc_6/in_0

T_11_17_wire_logic_cluster/lc_7/out
T_11_17_sp4_h_l_3
T_15_17_sp4_h_l_6
T_19_17_sp4_h_l_6
T_22_13_sp4_v_t_37
T_22_9_sp4_v_t_45
T_21_12_lc_trk_g3_5
T_21_12_wire_logic_cluster/lc_4/in_0

T_11_17_wire_logic_cluster/lc_7/out
T_11_17_sp4_h_l_3
T_15_17_sp4_h_l_6
T_19_17_sp4_h_l_6
T_22_13_sp4_v_t_37
T_22_9_sp4_v_t_45
T_22_12_lc_trk_g0_5
T_22_12_wire_logic_cluster/lc_7/in_0

T_11_17_wire_logic_cluster/lc_7/out
T_11_17_sp4_h_l_3
T_15_17_sp4_h_l_6
T_19_17_sp4_h_l_6
T_22_13_sp4_v_t_37
T_22_9_sp4_v_t_45
T_21_12_lc_trk_g3_5
T_21_12_wire_logic_cluster/lc_7/in_1

T_11_17_wire_logic_cluster/lc_7/out
T_11_14_sp4_v_t_38
T_12_14_sp4_h_l_3
T_16_14_sp4_h_l_3
T_20_14_sp4_h_l_3
T_24_14_sp4_h_l_3
T_23_14_lc_trk_g0_3
T_23_14_wire_logic_cluster/lc_5/in_0

T_11_17_wire_logic_cluster/lc_7/out
T_11_17_sp4_h_l_3
T_15_17_sp4_h_l_6
T_19_17_sp4_h_l_6
T_22_13_sp4_v_t_37
T_22_9_sp4_v_t_45
T_22_12_lc_trk_g0_5
T_22_12_wire_logic_cluster/lc_4/in_3

T_11_17_wire_logic_cluster/lc_7/out
T_11_14_sp4_v_t_38
T_12_14_sp4_h_l_3
T_16_14_sp4_h_l_3
T_20_14_sp4_h_l_3
T_24_14_sp4_h_l_3
T_23_14_lc_trk_g0_3
T_23_14_wire_logic_cluster/lc_2/in_3

T_11_17_wire_logic_cluster/lc_7/out
T_11_17_sp4_h_l_3
T_15_17_sp4_h_l_6
T_19_17_sp4_h_l_6
T_22_13_sp4_v_t_43
T_21_16_lc_trk_g3_3
T_21_16_wire_logic_cluster/lc_2/in_0

T_11_17_wire_logic_cluster/lc_7/out
T_12_15_sp4_v_t_42
T_13_15_sp4_h_l_7
T_17_15_sp4_h_l_10
T_20_11_sp4_v_t_41
T_20_12_lc_trk_g2_1
T_20_12_wire_logic_cluster/lc_7/in_0

T_11_17_wire_logic_cluster/lc_7/out
T_11_17_sp4_h_l_3
T_15_17_sp4_h_l_6
T_19_17_sp4_h_l_6
T_22_13_sp4_v_t_43
T_21_16_lc_trk_g3_3
T_21_16_wire_logic_cluster/lc_5/in_3

T_11_17_wire_logic_cluster/lc_7/out
T_12_15_sp4_v_t_42
T_13_15_sp4_h_l_7
T_17_15_sp4_h_l_10
T_20_11_sp4_v_t_41
T_19_13_lc_trk_g0_4
T_19_13_wire_logic_cluster/lc_5/in_3

T_11_17_wire_logic_cluster/lc_7/out
T_12_15_sp4_v_t_42
T_13_15_sp4_h_l_7
T_17_15_sp4_h_l_10
T_20_11_sp4_v_t_41
T_19_13_lc_trk_g0_4
T_19_13_wire_logic_cluster/lc_3/in_3

T_11_17_wire_logic_cluster/lc_7/out
T_12_15_sp4_v_t_42
T_13_15_sp4_h_l_7
T_17_15_sp4_h_l_10
T_20_11_sp4_v_t_41
T_20_12_lc_trk_g2_1
T_20_12_wire_logic_cluster/lc_4/in_3

T_11_17_wire_logic_cluster/lc_7/out
T_11_14_sp4_v_t_38
T_12_14_sp4_h_l_3
T_15_10_sp4_v_t_44
T_15_12_lc_trk_g2_1
T_15_12_wire_logic_cluster/lc_7/in_0

T_11_17_wire_logic_cluster/lc_7/out
T_11_14_sp4_v_t_38
T_12_14_sp4_h_l_3
T_16_14_sp4_h_l_3
T_17_14_lc_trk_g2_3
T_17_14_wire_logic_cluster/lc_5/in_0

T_11_17_wire_logic_cluster/lc_7/out
T_11_14_sp4_v_t_38
T_12_14_sp4_h_l_3
T_16_14_sp4_h_l_3
T_17_14_lc_trk_g2_3
T_17_14_wire_logic_cluster/lc_7/in_0

T_11_17_wire_logic_cluster/lc_7/out
T_12_15_sp4_v_t_42
T_13_15_sp4_h_l_7
T_17_15_sp4_h_l_10
T_19_15_lc_trk_g2_7
T_19_15_wire_logic_cluster/lc_7/in_0

T_11_17_wire_logic_cluster/lc_7/out
T_11_14_sp4_v_t_38
T_12_14_sp4_h_l_3
T_16_14_sp4_h_l_3
T_17_14_lc_trk_g2_3
T_17_14_wire_logic_cluster/lc_6/in_1

T_11_17_wire_logic_cluster/lc_7/out
T_11_14_sp4_v_t_38
T_12_14_sp4_h_l_3
T_15_10_sp4_v_t_44
T_15_12_lc_trk_g2_1
T_15_12_wire_logic_cluster/lc_6/in_3

T_11_17_wire_logic_cluster/lc_7/out
T_11_14_sp4_v_t_38
T_12_14_sp4_h_l_3
T_16_14_sp4_h_l_3
T_17_14_lc_trk_g2_3
T_17_14_wire_logic_cluster/lc_4/in_3

T_11_17_wire_logic_cluster/lc_7/out
T_12_15_sp4_v_t_42
T_13_15_sp4_h_l_7
T_17_15_sp4_h_l_10
T_19_15_lc_trk_g2_7
T_19_15_wire_logic_cluster/lc_4/in_3

T_11_17_wire_logic_cluster/lc_7/out
T_11_14_sp4_v_t_38
T_12_14_sp4_h_l_3
T_14_14_lc_trk_g3_6
T_14_14_wire_logic_cluster/lc_7/in_0

T_11_17_wire_logic_cluster/lc_7/out
T_11_14_sp4_v_t_38
T_12_14_sp4_h_l_3
T_14_14_lc_trk_g3_6
T_14_14_wire_logic_cluster/lc_4/in_3

T_11_17_wire_logic_cluster/lc_7/out
T_11_14_sp4_v_t_38
T_12_14_sp4_h_l_3
T_14_14_lc_trk_g3_6
T_14_14_wire_logic_cluster/lc_6/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_state_ns_0_i_0_0_a3_0_10_cascade_
T_21_21_wire_logic_cluster/lc_3/ltout
T_21_21_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.en_ch_cnt_0_a2_0_a2_1
T_12_21_wire_logic_cluster/lc_2/out
T_11_21_lc_trk_g2_2
T_11_21_wire_logic_cluster/lc_2/in_0

End 

Net : I2C_top_level_inst1.s_addr1_o_4
T_19_19_wire_logic_cluster/lc_4/out
T_20_18_sp4_v_t_41
T_17_18_sp4_h_l_4
T_16_14_sp4_v_t_41
T_16_17_lc_trk_g0_1
T_16_17_input_2_3
T_16_17_wire_logic_cluster/lc_3/in_2

End 

Net : I2C_top_level_inst1.s_sda_o_reg
T_24_15_wire_logic_cluster/lc_5/out
T_25_14_sp4_v_t_43
T_22_18_sp4_h_l_6
T_18_18_sp4_h_l_9
T_17_18_sp4_v_t_38
T_17_21_lc_trk_g1_6
T_17_21_wire_logic_cluster/lc_0/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1596_0_cascade_
T_22_20_wire_logic_cluster/lc_3/ltout
T_22_20_wire_logic_cluster/lc_4/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_state_ns_0_i_0_0_25
T_22_20_wire_logic_cluster/lc_4/out
T_22_20_lc_trk_g1_4
T_22_20_wire_logic_cluster/lc_0/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_I2C_Register_conf2_c_data_system_o_27
T_19_11_wire_logic_cluster/lc_6/out
T_19_8_sp4_v_t_36
T_20_8_sp4_h_l_1
T_19_8_lc_trk_g1_1
T_19_8_input_2_4
T_19_8_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_I2C_Register_conf1_c_data_system_o_29
T_23_9_wire_logic_cluster/lc_4/out
T_24_9_sp4_h_l_8
T_20_9_sp4_h_l_11
T_19_9_lc_trk_g1_3
T_19_9_wire_logic_cluster/lc_0/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_I2C_Register_conf4_c_data_system_o_28
T_17_12_wire_logic_cluster/lc_3/out
T_17_12_lc_trk_g1_3
T_17_12_input_2_2
T_17_12_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_s_data_system_o_20
T_15_13_wire_logic_cluster/lc_7/out
T_16_12_sp4_v_t_47
T_16_8_sp4_v_t_43
T_16_11_lc_trk_g1_3
T_16_11_input_2_4
T_16_11_wire_logic_cluster/lc_4/in_2

T_15_13_wire_logic_cluster/lc_7/out
T_15_13_lc_trk_g3_7
T_15_13_wire_logic_cluster/lc_7/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_I2C_Register_conf2_c_data_system_o_24
T_19_11_wire_logic_cluster/lc_0/out
T_19_11_sp4_h_l_5
T_18_7_sp4_v_t_40
T_18_8_lc_trk_g2_0
T_18_8_input_2_2
T_18_8_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.N_392
T_15_20_wire_logic_cluster/lc_1/out
T_14_21_lc_trk_g0_1
T_14_21_input_2_5
T_14_21_wire_logic_cluster/lc_5/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_I2C_Register_conf4_c_data_system_o_27
T_17_12_wire_logic_cluster/lc_1/out
T_17_12_lc_trk_g3_1
T_17_12_input_2_0
T_17_12_wire_logic_cluster/lc_0/in_2

End 

Net : I2C_top_level_inst1.s_data_ireg_0
T_16_18_wire_logic_cluster/lc_0/out
T_17_18_sp4_h_l_0
T_21_18_sp4_h_l_8
T_20_18_sp4_v_t_45
T_20_21_lc_trk_g0_5
T_20_21_wire_logic_cluster/lc_0/in_3

T_16_18_wire_logic_cluster/lc_0/out
T_17_18_sp4_h_l_0
T_21_18_sp4_h_l_8
T_20_18_sp4_v_t_45
T_20_22_lc_trk_g1_0
T_20_22_wire_logic_cluster/lc_6/in_3

T_16_18_wire_logic_cluster/lc_0/out
T_15_19_lc_trk_g0_0
T_15_19_wire_logic_cluster/lc_1/in_1

T_16_18_wire_logic_cluster/lc_0/out
T_15_19_lc_trk_g1_0
T_15_19_wire_logic_cluster/lc_6/in_3

T_16_18_wire_logic_cluster/lc_0/out
T_17_19_lc_trk_g2_0
T_17_19_wire_logic_cluster/lc_3/in_3

T_16_18_wire_logic_cluster/lc_0/out
T_17_18_sp4_h_l_0
T_21_18_sp4_h_l_8
T_20_18_sp4_v_t_45
T_19_19_lc_trk_g3_5
T_19_19_wire_logic_cluster/lc_0/in_0

T_16_18_wire_logic_cluster/lc_0/out
T_17_18_sp4_h_l_0
T_21_18_sp4_h_l_8
T_20_18_sp4_v_t_45
T_19_20_lc_trk_g0_3
T_19_20_wire_logic_cluster/lc_0/in_3

T_16_18_wire_logic_cluster/lc_0/out
T_17_15_sp4_v_t_41
T_18_19_sp4_h_l_4
T_21_19_sp4_v_t_41
T_21_23_lc_trk_g1_4
T_21_23_wire_logic_cluster/lc_0/in_3

T_16_18_wire_logic_cluster/lc_0/out
T_16_18_lc_trk_g2_0
T_16_18_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_cry_8
T_18_21_wire_logic_cluster/lc_0/cout
T_18_21_wire_logic_cluster/lc_1/in_3

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1607_0_cascade_
T_24_21_wire_logic_cluster/lc_4/ltout
T_24_21_wire_logic_cluster/lc_5/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0Z0Z_1
T_15_18_wire_logic_cluster/lc_3/out
T_15_18_sp4_h_l_11
T_14_18_sp4_v_t_46
T_14_20_lc_trk_g2_3
T_14_20_wire_logic_cluster/lc_2/in_1

T_15_18_wire_logic_cluster/lc_3/out
T_15_18_sp4_h_l_11
T_14_18_sp4_v_t_46
T_13_19_lc_trk_g3_6
T_13_19_wire_logic_cluster/lc_7/in_0

T_15_18_wire_logic_cluster/lc_3/out
T_15_18_sp4_h_l_11
T_14_18_sp4_v_t_46
T_13_19_lc_trk_g3_6
T_13_19_wire_logic_cluster/lc_6/in_3

T_15_18_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g1_3
T_15_18_wire_logic_cluster/lc_0/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_I2C_Register_conf3_c_data_system_o_28
T_22_13_wire_logic_cluster/lc_2/out
T_22_9_sp4_v_t_41
T_19_9_sp4_h_l_4
T_15_9_sp4_h_l_4
T_11_9_sp4_h_l_4
T_13_9_lc_trk_g2_1
T_13_9_wire_logic_cluster/lc_2/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_I2C_Register_conf3_c_data_system_o_31
T_21_15_wire_logic_cluster/lc_1/out
T_22_11_sp4_v_t_38
T_19_11_sp4_h_l_9
T_15_11_sp4_h_l_9
T_11_11_sp4_h_l_9
T_11_11_lc_trk_g1_4
T_11_11_wire_logic_cluster/lc_2/in_1

End 

Net : I2C_top_level_inst1.s_addr1_o_0
T_19_19_wire_logic_cluster/lc_0/out
T_16_19_sp12_h_l_0
T_21_19_lc_trk_g0_4
T_21_19_wire_logic_cluster/lc_2/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data_cry_2_THRU_CO
T_9_19_wire_logic_cluster/lc_3/out
T_9_18_lc_trk_g0_3
T_9_18_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data_cry_2
T_9_19_wire_logic_cluster/lc_2/cout
T_9_19_wire_logic_cluster/lc_3/in_3

Net : I2C_top_level_inst1.I2C_FSM_inst.c_stateZ0Z_13
T_15_19_wire_logic_cluster/lc_4/out
T_16_17_sp4_v_t_36
T_17_21_sp4_h_l_1
T_21_21_sp4_h_l_1
T_20_21_lc_trk_g1_1
T_20_21_wire_logic_cluster/lc_0/in_0

T_15_19_wire_logic_cluster/lc_4/out
T_8_19_sp12_h_l_0
T_15_19_sp4_h_l_9
T_18_19_sp4_v_t_44
T_17_20_lc_trk_g3_4
T_17_20_wire_logic_cluster/lc_0/in_3

T_15_19_wire_logic_cluster/lc_4/out
T_8_19_sp12_h_l_0
T_15_19_sp4_h_l_9
T_17_19_lc_trk_g2_4
T_17_19_wire_logic_cluster/lc_1/in_3

T_15_19_wire_logic_cluster/lc_4/out
T_15_19_lc_trk_g1_4
T_15_19_wire_logic_cluster/lc_0/in_3

T_15_19_wire_logic_cluster/lc_4/out
T_15_19_lc_trk_g1_4
T_15_19_wire_logic_cluster/lc_3/in_0

T_15_19_wire_logic_cluster/lc_4/out
T_16_20_lc_trk_g2_4
T_16_20_wire_logic_cluster/lc_7/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data_cry_1
T_9_19_wire_logic_cluster/lc_1/cout
T_9_19_wire_logic_cluster/lc_2/in_3

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data_cry_1_THRU_CO
T_9_19_wire_logic_cluster/lc_2/out
T_9_18_lc_trk_g1_2
T_9_18_input_2_3
T_9_18_wire_logic_cluster/lc_3/in_2

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.c_stateZ0Z_2
T_14_17_wire_logic_cluster/lc_0/out
T_14_17_sp4_h_l_5
T_17_17_sp4_v_t_47
T_18_21_sp4_h_l_4
T_20_21_lc_trk_g3_1
T_20_21_wire_logic_cluster/lc_3/in_1

T_14_17_wire_logic_cluster/lc_0/out
T_15_18_lc_trk_g3_0
T_15_18_wire_logic_cluster/lc_5/in_0

T_14_17_wire_logic_cluster/lc_0/out
T_14_17_sp4_h_l_5
T_17_17_sp4_v_t_47
T_18_21_sp4_h_l_4
T_22_21_sp4_h_l_0
T_21_17_sp4_v_t_40
T_20_19_lc_trk_g1_5
T_20_19_wire_logic_cluster/lc_7/in_3

T_14_17_wire_logic_cluster/lc_0/out
T_14_17_sp4_h_l_5
T_17_17_sp4_v_t_40
T_17_19_lc_trk_g3_5
T_17_19_wire_logic_cluster/lc_5/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_I2C_Register_conf5_c_data_system_o_29
T_22_10_wire_logic_cluster/lc_2/out
T_22_9_sp4_v_t_36
T_19_9_sp4_h_l_7
T_19_9_lc_trk_g0_2
T_19_9_input_2_4
T_19_9_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_I2C_Register_conf5_c_data_system_o_27
T_22_9_wire_logic_cluster/lc_7/out
T_23_8_sp4_v_t_47
T_20_8_sp4_h_l_10
T_20_8_lc_trk_g1_7
T_20_8_input_2_4
T_20_8_wire_logic_cluster/lc_4/in_2

End 

Net : bfn_18_21_0_
T_18_21_wire_logic_cluster/carry_in_mux/cout
T_18_21_wire_logic_cluster/lc_0/in_3

Net : cemf_module_64ch_ctrl_inst1_s_data_system_o_22
T_14_15_wire_logic_cluster/lc_3/out
T_14_6_sp12_v_t_22
T_14_8_lc_trk_g3_5
T_14_8_wire_logic_cluster/lc_3/in_3

T_14_15_wire_logic_cluster/lc_3/out
T_14_15_lc_trk_g3_3
T_14_15_wire_logic_cluster/lc_3/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_128
T_20_23_wire_logic_cluster/lc_4/out
T_21_21_sp4_v_t_36
T_21_17_sp4_v_t_41
T_21_13_sp4_v_t_41
T_18_13_sp4_h_l_4
T_17_13_lc_trk_g0_4
T_17_13_wire_logic_cluster/lc_0/in_0

T_20_23_wire_logic_cluster/lc_4/out
T_20_21_sp4_v_t_37
T_20_25_sp4_v_t_38
T_17_29_sp4_h_l_8
T_17_29_lc_trk_g0_5
T_17_29_wire_logic_cluster/lc_6/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data_cry_0
T_9_19_wire_logic_cluster/lc_0/cout
T_9_19_wire_logic_cluster/lc_1/in_3

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data_cry_0_THRU_CO
T_9_19_wire_logic_cluster/lc_1/out
T_9_18_lc_trk_g0_1
T_9_18_wire_logic_cluster/lc_2/in_1

End 

Net : I2C_top_level_inst1.s_addr1_o_7
T_19_19_wire_logic_cluster/lc_7/out
T_17_19_sp4_h_l_11
T_16_15_sp4_v_t_41
T_16_17_lc_trk_g2_4
T_16_17_input_2_6
T_16_17_wire_logic_cluster/lc_6/in_2

End 

Net : I2C_top_level_inst1.s_load_wdata
T_16_19_wire_logic_cluster/lc_6/out
T_16_19_sp4_h_l_1
T_19_19_sp4_v_t_43
T_20_23_sp4_h_l_6
T_22_23_lc_trk_g2_3
T_22_23_wire_logic_cluster/lc_0/in_3

T_16_19_wire_logic_cluster/lc_6/out
T_16_19_sp4_h_l_1
T_17_19_lc_trk_g3_1
T_17_19_wire_logic_cluster/lc_1/in_1

T_16_19_wire_logic_cluster/lc_6/out
T_16_20_lc_trk_g1_6
T_16_20_wire_logic_cluster/lc_2/in_3

T_16_19_wire_logic_cluster/lc_6/out
T_16_19_sp4_h_l_1
T_15_19_sp4_v_t_36
T_12_23_sp4_h_l_6
T_12_23_lc_trk_g0_3
T_12_23_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_s_data_system_o_6
T_15_13_wire_logic_cluster/lc_1/out
T_15_13_lc_trk_g1_1
T_15_13_input_2_0
T_15_13_wire_logic_cluster/lc_0/in_2

T_15_13_wire_logic_cluster/lc_1/out
T_15_13_lc_trk_g1_1
T_15_13_wire_logic_cluster/lc_1/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_I2C_Register_conf3_c_data_system_o_27
T_22_13_wire_logic_cluster/lc_1/out
T_21_13_sp4_h_l_10
T_20_9_sp4_v_t_38
T_20_5_sp4_v_t_43
T_20_8_lc_trk_g1_3
T_20_8_wire_logic_cluster/lc_2/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_I2C_Register_conf4_c_data_system_o_30
T_12_11_wire_logic_cluster/lc_1/out
T_12_8_sp4_v_t_42
T_12_11_lc_trk_g0_2
T_12_11_input_2_0
T_12_11_wire_logic_cluster/lc_0/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_I2C_Register_conf1_c_data_system_o_25
T_23_9_wire_logic_cluster/lc_3/out
T_23_8_sp4_v_t_38
T_23_11_lc_trk_g0_6
T_23_11_wire_logic_cluster/lc_0/in_0

End 

Net : I2C_top_level_inst1.s_r_w
T_17_19_wire_logic_cluster/lc_3/out
T_11_19_sp12_h_l_1
T_22_19_sp12_v_t_22
T_22_24_lc_trk_g2_6
T_22_24_wire_logic_cluster/lc_1/in_3

T_17_19_wire_logic_cluster/lc_3/out
T_17_19_lc_trk_g1_3
T_17_19_wire_logic_cluster/lc_3/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_dataZ0Z_3
T_22_16_wire_logic_cluster/lc_4/out
T_22_15_sp4_v_t_40
T_19_15_sp4_h_l_11
T_15_15_sp4_h_l_7
T_14_11_sp4_v_t_42
T_14_13_lc_trk_g2_7
T_14_13_wire_logic_cluster/lc_5/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.n_address_1_sqmuxa_cascade_
T_18_19_wire_logic_cluster/lc_1/ltout
T_18_19_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.m52_0_a2_0_2_cascade_
T_13_20_wire_logic_cluster/lc_3/ltout
T_13_20_wire_logic_cluster/lc_4/in_2

End 

Net : I2C_top_level_inst1.s_ack
T_19_22_wire_logic_cluster/lc_4/out
T_19_20_sp4_v_t_37
T_16_20_sp4_h_l_6
T_16_20_lc_trk_g0_3
T_16_20_wire_logic_cluster/lc_0/in_1

T_19_22_wire_logic_cluster/lc_4/out
T_19_20_sp4_v_t_37
T_16_20_sp4_h_l_6
T_16_20_lc_trk_g0_3
T_16_20_wire_logic_cluster/lc_6/in_1

T_19_22_wire_logic_cluster/lc_4/out
T_19_22_lc_trk_g0_4
T_19_22_input_2_4
T_19_22_wire_logic_cluster/lc_4/in_2

T_19_22_wire_logic_cluster/lc_4/out
T_18_22_sp4_h_l_0
T_14_22_sp4_h_l_0
T_13_22_sp4_v_t_43
T_12_23_lc_trk_g3_3
T_12_23_input_2_2
T_12_23_wire_logic_cluster/lc_2/in_2

End 

Net : I2C_top_level_inst1.s_addr1_o_5
T_19_19_wire_logic_cluster/lc_5/out
T_20_17_sp4_v_t_38
T_17_17_sp4_h_l_9
T_16_17_lc_trk_g1_1
T_16_17_input_2_4
T_16_17_wire_logic_cluster/lc_4/in_2

End 

Net : I2C_top_level_inst1.s_addr1_o_6
T_19_19_wire_logic_cluster/lc_6/out
T_19_17_sp4_v_t_41
T_16_17_sp4_h_l_10
T_16_17_lc_trk_g0_7
T_16_17_input_2_5
T_16_17_wire_logic_cluster/lc_5/in_2

End 

Net : I2C_top_level_inst1.s_load_addr0
T_16_20_wire_logic_cluster/lc_5/out
T_17_19_sp4_v_t_43
T_14_19_sp4_h_l_6
T_18_19_sp4_h_l_9
T_20_19_lc_trk_g2_4
T_20_19_wire_logic_cluster/lc_3/in_3

T_16_20_wire_logic_cluster/lc_5/out
T_17_19_sp4_v_t_43
T_14_19_sp4_h_l_6
T_18_19_sp4_h_l_9
T_20_19_lc_trk_g2_4
T_20_19_wire_logic_cluster/lc_6/in_0

T_16_20_wire_logic_cluster/lc_5/out
T_14_20_sp4_h_l_7
T_18_20_sp4_h_l_3
T_19_20_lc_trk_g3_3
T_19_20_wire_logic_cluster/lc_0/cen

T_16_20_wire_logic_cluster/lc_5/out
T_14_20_sp4_h_l_7
T_18_20_sp4_h_l_3
T_19_20_lc_trk_g3_3
T_19_20_wire_logic_cluster/lc_0/cen

T_16_20_wire_logic_cluster/lc_5/out
T_14_20_sp4_h_l_7
T_18_20_sp4_h_l_3
T_19_20_lc_trk_g3_3
T_19_20_wire_logic_cluster/lc_0/cen

T_16_20_wire_logic_cluster/lc_5/out
T_14_20_sp4_h_l_7
T_18_20_sp4_h_l_3
T_19_20_lc_trk_g3_3
T_19_20_wire_logic_cluster/lc_0/cen

T_16_20_wire_logic_cluster/lc_5/out
T_14_20_sp4_h_l_7
T_18_20_sp4_h_l_3
T_19_20_lc_trk_g3_3
T_19_20_wire_logic_cluster/lc_0/cen

T_16_20_wire_logic_cluster/lc_5/out
T_14_20_sp4_h_l_7
T_18_20_sp4_h_l_3
T_19_20_lc_trk_g3_3
T_19_20_wire_logic_cluster/lc_0/cen

T_16_20_wire_logic_cluster/lc_5/out
T_14_20_sp4_h_l_7
T_18_20_sp4_h_l_3
T_19_20_lc_trk_g3_3
T_19_20_wire_logic_cluster/lc_0/cen

T_16_20_wire_logic_cluster/lc_5/out
T_14_20_sp4_h_l_7
T_18_20_sp4_h_l_3
T_19_20_lc_trk_g3_3
T_19_20_wire_logic_cluster/lc_0/cen

T_16_20_wire_logic_cluster/lc_5/out
T_14_20_sp4_h_l_7
T_18_20_sp4_h_l_3
T_17_20_lc_trk_g1_3
T_17_20_input_2_0
T_17_20_wire_logic_cluster/lc_0/in_2

T_16_20_wire_logic_cluster/lc_5/out
T_16_20_lc_trk_g1_5
T_16_20_input_2_0
T_16_20_wire_logic_cluster/lc_0/in_2

T_16_20_wire_logic_cluster/lc_5/out
T_16_20_lc_trk_g2_5
T_16_20_wire_logic_cluster/lc_1/in_0

T_16_20_wire_logic_cluster/lc_5/out
T_16_20_lc_trk_g2_5
T_16_20_wire_logic_cluster/lc_3/in_0

T_16_20_wire_logic_cluster/lc_5/out
T_14_20_sp4_h_l_7
T_18_20_sp4_h_l_3
T_17_20_lc_trk_g1_3
T_17_20_input_2_2
T_17_20_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.N_1967
T_14_20_wire_logic_cluster/lc_3/out
T_13_20_lc_trk_g3_3
T_13_20_wire_logic_cluster/lc_3/in_1

T_14_20_wire_logic_cluster/lc_3/out
T_14_20_lc_trk_g0_3
T_14_20_input_2_7
T_14_20_wire_logic_cluster/lc_7/in_2

T_14_20_wire_logic_cluster/lc_3/out
T_8_20_sp12_h_l_1
T_9_20_lc_trk_g0_5
T_9_20_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_retZ0Z_12
T_16_22_wire_logic_cluster/lc_2/out
T_16_22_lc_trk_g2_2
T_16_22_wire_logic_cluster/lc_4/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_state_ns_i_i_1_18_cascade_
T_21_21_wire_logic_cluster/lc_5/ltout
T_21_21_wire_logic_cluster/lc_6/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_1754_1
T_22_22_wire_logic_cluster/lc_4/out
T_21_21_lc_trk_g2_4
T_21_21_wire_logic_cluster/lc_3/in_1

T_22_22_wire_logic_cluster/lc_4/out
T_21_21_lc_trk_g2_4
T_21_21_wire_logic_cluster/lc_1/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.m52_0_a2_8_1
T_13_20_wire_logic_cluster/lc_0/out
T_14_20_lc_trk_g0_0
T_14_20_input_2_0
T_14_20_wire_logic_cluster/lc_0/in_2

T_13_20_wire_logic_cluster/lc_0/out
T_14_20_lc_trk_g0_0
T_14_20_wire_logic_cluster/lc_3/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_I2C_Register_conf3_c_data_system_o_29
T_22_13_wire_logic_cluster/lc_3/out
T_22_13_sp4_h_l_11
T_21_9_sp4_v_t_41
T_18_9_sp4_h_l_4
T_19_9_lc_trk_g3_4
T_19_9_wire_logic_cluster/lc_2/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_I2C_Register_conf3_c_data_system_o_30
T_16_14_wire_logic_cluster/lc_7/out
T_16_13_sp4_v_t_46
T_13_13_sp4_h_l_11
T_12_9_sp4_v_t_46
T_12_10_lc_trk_g3_6
T_12_10_wire_logic_cluster/lc_2/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.N_1676_cascade_
T_20_20_wire_logic_cluster/lc_1/ltout
T_20_20_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_I2C_Register_conf3_c_data_system_o_25
T_21_15_wire_logic_cluster/lc_5/out
T_22_15_sp4_h_l_10
T_25_11_sp4_v_t_47
T_22_11_sp4_h_l_10
T_23_11_lc_trk_g3_2
T_23_11_wire_logic_cluster/lc_2/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_dataZ0Z_19
T_22_12_wire_logic_cluster/lc_7/out
T_22_10_sp4_v_t_43
T_22_14_sp4_v_t_39
T_19_14_sp4_h_l_8
T_15_14_sp4_h_l_4
T_17_14_lc_trk_g2_1
T_17_14_wire_logic_cluster/lc_4/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_dataZ0Z_12
T_19_17_wire_logic_cluster/lc_4/out
T_19_15_sp4_v_t_37
T_16_15_sp4_h_l_6
T_12_15_sp4_h_l_9
T_15_11_sp4_v_t_38
T_14_13_lc_trk_g1_3
T_14_13_wire_logic_cluster/lc_3/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.N_43_i
T_11_16_wire_logic_cluster/lc_7/out
T_11_16_sp4_h_l_3
T_10_16_lc_trk_g1_3
T_10_16_wire_logic_cluster/lc_3/cen

T_11_16_wire_logic_cluster/lc_7/out
T_11_16_sp4_h_l_3
T_10_16_lc_trk_g1_3
T_10_16_wire_logic_cluster/lc_3/cen

T_11_16_wire_logic_cluster/lc_7/out
T_11_16_sp4_h_l_3
T_10_16_lc_trk_g1_3
T_10_16_wire_logic_cluster/lc_3/cen

T_11_16_wire_logic_cluster/lc_7/out
T_11_16_sp4_h_l_3
T_10_16_lc_trk_g1_3
T_10_16_wire_logic_cluster/lc_3/cen

T_11_16_wire_logic_cluster/lc_7/out
T_11_16_sp4_h_l_3
T_10_16_lc_trk_g1_3
T_10_16_wire_logic_cluster/lc_3/cen

T_11_16_wire_logic_cluster/lc_7/out
T_11_16_sp4_h_l_3
T_10_16_lc_trk_g1_3
T_10_16_wire_logic_cluster/lc_3/cen

T_11_16_wire_logic_cluster/lc_7/out
T_11_16_sp4_h_l_3
T_10_16_lc_trk_g1_3
T_10_16_wire_logic_cluster/lc_3/cen

T_11_16_wire_logic_cluster/lc_7/out
T_11_16_sp4_h_l_3
T_10_16_lc_trk_g1_3
T_10_16_wire_logic_cluster/lc_3/cen

T_11_16_wire_logic_cluster/lc_7/out
T_11_14_sp4_v_t_43
T_10_17_lc_trk_g3_3
T_10_17_wire_logic_cluster/lc_5/cen

T_11_16_wire_logic_cluster/lc_7/out
T_11_14_sp4_v_t_43
T_10_17_lc_trk_g3_3
T_10_17_wire_logic_cluster/lc_5/cen

T_11_16_wire_logic_cluster/lc_7/out
T_11_14_sp4_v_t_43
T_10_17_lc_trk_g3_3
T_10_17_wire_logic_cluster/lc_5/cen

T_11_16_wire_logic_cluster/lc_7/out
T_11_14_sp4_v_t_43
T_10_17_lc_trk_g3_3
T_10_17_wire_logic_cluster/lc_5/cen

T_11_16_wire_logic_cluster/lc_7/out
T_11_14_sp4_v_t_43
T_10_17_lc_trk_g3_3
T_10_17_wire_logic_cluster/lc_5/cen

T_11_16_wire_logic_cluster/lc_7/out
T_11_14_sp4_v_t_43
T_10_17_lc_trk_g3_3
T_10_17_wire_logic_cluster/lc_5/cen

T_11_16_wire_logic_cluster/lc_7/out
T_11_14_sp4_v_t_43
T_10_17_lc_trk_g3_3
T_10_17_wire_logic_cluster/lc_5/cen

T_11_16_wire_logic_cluster/lc_7/out
T_11_14_sp4_v_t_43
T_10_17_lc_trk_g3_3
T_10_17_wire_logic_cluster/lc_5/cen

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_I2C_Register_conf5_c_data_system_o_24
T_22_9_wire_logic_cluster/lc_1/out
T_23_9_sp4_h_l_2
T_19_9_sp4_h_l_10
T_18_5_sp4_v_t_38
T_18_8_lc_trk_g0_6
T_18_8_input_2_0
T_18_8_wire_logic_cluster/lc_0/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_dataZ0Z_21
T_18_11_wire_logic_cluster/lc_4/out
T_19_11_sp12_h_l_0
T_24_11_sp4_h_l_7
T_23_11_sp4_v_t_36
T_22_14_lc_trk_g2_4
T_22_14_wire_logic_cluster/lc_5/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.c_err_stateZ0Z_2
T_22_17_wire_logic_cluster/lc_1/out
T_22_15_sp4_v_t_47
T_19_15_sp4_h_l_10
T_15_15_sp4_h_l_1
T_16_15_lc_trk_g3_1
T_16_15_input_2_0
T_16_15_wire_logic_cluster/lc_0/in_2

T_22_17_wire_logic_cluster/lc_1/out
T_22_15_sp4_v_t_47
T_22_19_sp4_v_t_36
T_22_20_lc_trk_g2_4
T_22_20_wire_logic_cluster/lc_6/in_0

T_22_17_wire_logic_cluster/lc_1/out
T_22_17_lc_trk_g3_1
T_22_17_wire_logic_cluster/lc_1/in_1

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.c_stateZ0Z_3
T_17_19_wire_logic_cluster/lc_5/out
T_18_19_sp4_h_l_10
T_21_19_sp4_v_t_38
T_20_21_lc_trk_g0_3
T_20_21_wire_logic_cluster/lc_0/in_1

T_17_19_wire_logic_cluster/lc_5/out
T_17_20_lc_trk_g1_5
T_17_20_wire_logic_cluster/lc_1/in_3

T_17_19_wire_logic_cluster/lc_5/out
T_17_19_lc_trk_g2_5
T_17_19_wire_logic_cluster/lc_6/in_3

T_17_19_wire_logic_cluster/lc_5/out
T_16_19_sp4_h_l_2
T_15_19_lc_trk_g1_2
T_15_19_wire_logic_cluster/lc_1/in_0

T_17_19_wire_logic_cluster/lc_5/out
T_16_19_sp4_h_l_2
T_15_19_lc_trk_g1_2
T_15_19_wire_logic_cluster/lc_6/in_1

T_17_19_wire_logic_cluster/lc_5/out
T_16_19_sp4_h_l_2
T_15_19_lc_trk_g1_2
T_15_19_wire_logic_cluster/lc_7/in_0

T_17_19_wire_logic_cluster/lc_5/out
T_17_19_lc_trk_g2_5
T_17_19_input_2_3
T_17_19_wire_logic_cluster/lc_3/in_2

T_17_19_wire_logic_cluster/lc_5/out
T_17_20_lc_trk_g1_5
T_17_20_wire_logic_cluster/lc_2/in_0

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_I2C_Register_conf5_c_data_system_o_25
T_22_9_wire_logic_cluster/lc_3/out
T_23_8_sp4_v_t_39
T_23_11_lc_trk_g1_7
T_23_11_input_2_4
T_23_11_wire_logic_cluster/lc_4/in_2

End 

Net : serializer_mod_inst.counter_sr_cry_6
T_21_27_wire_logic_cluster/lc_6/cout
T_21_27_wire_logic_cluster/lc_7/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_cry_6
T_18_20_wire_logic_cluster/lc_6/cout
T_18_20_wire_logic_cluster/lc_7/in_3

Net : I2C_top_level_inst1.I2C_FSM_inst.N_1409_cascade_
T_16_20_wire_logic_cluster/lc_6/ltout
T_16_20_wire_logic_cluster/lc_7/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_dataZ0Z_10
T_21_16_wire_logic_cluster/lc_5/out
T_22_16_sp4_h_l_10
T_25_12_sp4_v_t_41
T_22_12_sp4_h_l_4
T_21_12_lc_trk_g1_4
T_21_12_wire_logic_cluster/lc_7/in_0

End 

Net : I2C_top_level_inst1.s_addr0_o_3
T_19_20_wire_logic_cluster/lc_3/out
T_18_19_lc_trk_g3_3
T_18_19_wire_logic_cluster/lc_2/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_dataZ0Z_6
T_13_15_wire_logic_cluster/lc_2/out
T_8_15_sp12_h_l_0
T_19_3_sp12_v_t_23
T_19_10_lc_trk_g2_3
T_19_10_wire_logic_cluster/lc_7/in_0

End 

Net : I2C_top_level_inst1.s_addr0_o_4
T_19_20_wire_logic_cluster/lc_4/out
T_19_16_sp4_v_t_45
T_19_18_lc_trk_g3_0
T_19_18_input_2_3
T_19_18_wire_logic_cluster/lc_3/in_2

End 

Net : I2C_top_level_inst1.s_addr0_o_6
T_19_20_wire_logic_cluster/lc_6/out
T_19_18_sp4_v_t_41
T_18_19_lc_trk_g3_1
T_18_19_input_2_6
T_18_19_wire_logic_cluster/lc_6/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_dataZ0Z_8
T_19_10_wire_logic_cluster/lc_4/out
T_20_10_sp4_h_l_8
T_23_10_sp4_v_t_45
T_23_14_sp4_v_t_45
T_22_15_lc_trk_g3_5
T_22_15_wire_logic_cluster/lc_7/in_1

End 

Net : cemf_module_64ch_ctrl_inst1_s_data_system_o_9
T_14_15_wire_logic_cluster/lc_1/out
T_14_15_lc_trk_g1_1
T_14_15_input_2_0
T_14_15_wire_logic_cluster/lc_0/in_2

T_14_15_wire_logic_cluster/lc_1/out
T_14_15_lc_trk_g1_1
T_14_15_wire_logic_cluster/lc_1/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.N_10_0
T_14_18_wire_logic_cluster/lc_1/out
T_14_18_lc_trk_g0_1
T_14_18_wire_logic_cluster/lc_0/in_1

End 

Net : serializer_mod_inst.counter_sr_cry_5
T_21_27_wire_logic_cluster/lc_5/cout
T_21_27_wire_logic_cluster/lc_6/in_3

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_cry_5
T_18_20_wire_logic_cluster/lc_5/cout
T_18_20_wire_logic_cluster/lc_6/in_3

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.c_state_18
T_7_18_wire_logic_cluster/lc_1/out
T_6_18_sp4_h_l_10
T_10_18_sp4_h_l_10
T_13_14_sp4_v_t_47
T_12_17_lc_trk_g3_7
T_12_17_wire_logic_cluster/lc_3/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_dataZ0Z_7
T_15_12_wire_logic_cluster/lc_7/out
T_15_11_sp4_v_t_46
T_16_11_sp4_h_l_4
T_19_11_sp4_v_t_44
T_19_13_lc_trk_g3_1
T_19_13_wire_logic_cluster/lc_3/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_dataZ0Z_10
T_22_15_wire_logic_cluster/lc_4/out
T_20_15_sp4_h_l_5
T_16_15_sp4_h_l_1
T_19_15_sp4_v_t_43
T_19_17_lc_trk_g2_6
T_19_17_wire_logic_cluster/lc_1/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_dataZ0Z_2
T_23_14_wire_logic_cluster/lc_5/out
T_23_14_sp12_h_l_1
T_11_14_sp12_h_l_1
T_14_14_lc_trk_g0_1
T_14_14_wire_logic_cluster/lc_4/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_dataZ0Z_21
T_17_14_wire_logic_cluster/lc_5/out
T_17_7_sp12_v_t_22
T_17_10_sp4_v_t_42
T_17_14_lc_trk_g1_7
T_17_14_wire_logic_cluster/lc_6/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_dataZ0Z_2
T_22_16_wire_logic_cluster/lc_7/out
T_22_11_sp12_v_t_22
T_22_12_sp4_v_t_44
T_22_16_lc_trk_g0_1
T_22_16_wire_logic_cluster/lc_4/in_1

End 

Net : serializer_mod_inst.counter_sr_cry_4
T_21_27_wire_logic_cluster/lc_4/cout
T_21_27_wire_logic_cluster/lc_5/in_3

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_cry_4
T_18_20_wire_logic_cluster/lc_4/cout
T_18_20_wire_logic_cluster/lc_5/in_3

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_0Z0Z_13
T_14_19_wire_logic_cluster/lc_6/out
T_14_20_lc_trk_g0_6
T_14_20_input_2_2
T_14_20_wire_logic_cluster/lc_2/in_2

T_14_19_wire_logic_cluster/lc_6/out
T_14_19_lc_trk_g3_6
T_14_19_wire_logic_cluster/lc_5/in_0

T_14_19_wire_logic_cluster/lc_6/out
T_15_18_lc_trk_g2_6
T_15_18_input_2_0
T_15_18_wire_logic_cluster/lc_0/in_2

T_14_19_wire_logic_cluster/lc_6/out
T_14_19_lc_trk_g3_6
T_14_19_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1_top_cemf_module_64ch_reg_inst_I2C_Register_conf4_c_data_system_o_31
T_12_11_wire_logic_cluster/lc_3/out
T_12_11_lc_trk_g1_3
T_12_11_input_2_2
T_12_11_wire_logic_cluster/lc_2/in_2

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_qZ0Z_0
T_22_23_wire_logic_cluster/lc_6/out
T_22_22_sp4_v_t_44
T_19_22_sp4_h_l_9
T_15_22_sp4_h_l_5
T_14_22_lc_trk_g0_5
T_14_22_wire_logic_cluster/lc_6/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_dataZ0Z_19
T_23_10_wire_logic_cluster/lc_2/out
T_23_7_sp4_v_t_44
T_20_11_sp4_h_l_9
T_16_11_sp4_h_l_0
T_18_11_lc_trk_g3_5
T_18_11_wire_logic_cluster/lc_7/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_dataZ0Z_16
T_20_12_wire_logic_cluster/lc_7/out
T_18_12_sp12_h_l_1
T_20_12_sp4_h_l_2
T_21_12_lc_trk_g3_2
T_21_12_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_bits_cry_3
T_6_19_wire_logic_cluster/lc_3/cout
T_6_19_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bits_cry_3
T_5_16_wire_logic_cluster/lc_3/cout
T_5_16_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.count_bits_cry_3
T_12_20_wire_logic_cluster/lc_3/cout
T_12_20_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.count_bits_cry_3
T_11_15_wire_logic_cluster/lc_3/cout
T_11_15_wire_logic_cluster/lc_4/in_3

End 

Net : serializer_mod_inst.counter_sr_cry_3
T_21_27_wire_logic_cluster/lc_3/cout
T_21_27_wire_logic_cluster/lc_4/in_3

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.count_bits_cry_3
T_11_19_wire_logic_cluster/lc_3/cout
T_11_19_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.count_bits_cry_3
T_9_22_wire_logic_cluster/lc_3/cout
T_9_22_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data_cry_3
T_9_19_wire_logic_cluster/lc_3/cout
T_9_19_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_cry_3
T_18_20_wire_logic_cluster/lc_3/cout
T_18_20_wire_logic_cluster/lc_4/in_3

Net : I2C_top_level_inst1.s_addr1_o_3
T_19_19_wire_logic_cluster/lc_3/out
T_19_18_lc_trk_g0_3
T_19_18_wire_logic_cluster/lc_4/in_1

End 

Net : I2C_top_level_inst1.s_addr1_o_2
T_19_19_wire_logic_cluster/lc_2/out
T_19_18_lc_trk_g1_2
T_19_18_wire_logic_cluster/lc_2/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.c_state_16
T_7_17_wire_logic_cluster/lc_0/out
T_7_17_sp4_h_l_5
T_3_17_sp4_h_l_8
T_5_17_lc_trk_g3_5
T_5_17_wire_logic_cluster/lc_2/in_0

T_7_17_wire_logic_cluster/lc_0/out
T_7_18_lc_trk_g1_0
T_7_18_input_2_7
T_7_18_wire_logic_cluster/lc_7/in_2

End 

Net : serializer_mod_inst.shift_regZ0Z_80
T_17_25_wire_logic_cluster/lc_2/out
T_17_24_sp4_v_t_36
T_18_28_sp4_h_l_1
T_18_28_lc_trk_g0_4
T_18_28_wire_logic_cluster/lc_2/in_0

End 

Net : serializer_mod_inst.shift_regZ0Z_47
T_17_27_wire_logic_cluster/lc_0/out
T_18_24_sp4_v_t_41
T_15_24_sp4_h_l_10
T_16_24_lc_trk_g2_2
T_16_24_wire_logic_cluster/lc_2/in_0

End 

Net : I2C_top_level_inst1.s_addr1_o_1
T_19_19_wire_logic_cluster/lc_1/out
T_19_18_lc_trk_g0_1
T_19_18_input_2_5
T_19_18_wire_logic_cluster/lc_5/in_2

End 

Net : serializer_mod_inst.shift_regZ0Z_122
T_17_24_wire_logic_cluster/lc_3/out
T_17_24_sp4_h_l_11
T_20_24_sp4_v_t_41
T_19_26_lc_trk_g1_4
T_19_26_wire_logic_cluster/lc_6/in_1

End 

Net : I2C_top_level_inst1.s_addr0_o_7
T_19_20_wire_logic_cluster/lc_7/out
T_18_19_lc_trk_g2_7
T_18_19_input_2_7
T_18_19_wire_logic_cluster/lc_7/in_2

End 

Net : I2C_top_level_inst1.s_addr0_o_5
T_19_20_wire_logic_cluster/lc_5/out
T_18_19_lc_trk_g2_5
T_18_19_input_2_5
T_18_19_wire_logic_cluster/lc_5/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_dataZ0Z_0
T_21_12_wire_logic_cluster/lc_6/out
T_20_12_sp4_h_l_4
T_23_12_sp4_v_t_44
T_23_14_lc_trk_g2_1
T_23_14_wire_logic_cluster/lc_2/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.N_279_cascade_
T_21_20_wire_logic_cluster/lc_2/ltout
T_21_20_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.N_291
T_13_17_wire_logic_cluster/lc_7/out
T_13_17_sp4_h_l_3
T_13_17_lc_trk_g1_6
T_13_17_wire_logic_cluster/lc_3/in_0

T_13_17_wire_logic_cluster/lc_7/out
T_13_17_lc_trk_g1_7
T_13_17_wire_logic_cluster/lc_4/in_0

T_13_17_wire_logic_cluster/lc_7/out
T_3_17_sp12_h_l_1
T_9_17_lc_trk_g0_6
T_9_17_wire_logic_cluster/lc_6/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_d_2_cascade_
T_11_16_wire_logic_cluster/lc_2/ltout
T_11_16_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_dataZ0Z_11
T_21_12_wire_logic_cluster/lc_7/out
T_22_11_sp4_v_t_47
T_19_15_sp4_h_l_3
T_19_15_lc_trk_g1_6
T_19_15_wire_logic_cluster/lc_4/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_65
T_20_23_wire_logic_cluster/lc_3/out
T_20_20_sp4_v_t_46
T_17_24_sp4_h_l_4
T_18_24_lc_trk_g2_4
T_18_24_wire_logic_cluster/lc_5/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_dataZ0Z_13
T_19_15_wire_logic_cluster/lc_7/out
T_19_13_sp4_v_t_43
T_20_13_sp4_h_l_11
T_19_13_lc_trk_g1_3
T_19_13_wire_logic_cluster/lc_5/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_56
T_17_24_wire_logic_cluster/lc_1/out
T_17_21_sp4_v_t_42
T_18_25_sp4_h_l_1
T_20_25_lc_trk_g3_4
T_20_25_wire_logic_cluster/lc_6/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.count_bits_cry_2
T_9_22_wire_logic_cluster/lc_2/cout
T_9_22_wire_logic_cluster/lc_3/in_3

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.count_bits_cry_2
T_11_19_wire_logic_cluster/lc_2/cout
T_11_19_wire_logic_cluster/lc_3/in_3

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.count_bits_cry_2
T_12_20_wire_logic_cluster/lc_2/cout
T_12_20_wire_logic_cluster/lc_3/in_3

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_bits_cry_2
T_6_19_wire_logic_cluster/lc_2/cout
T_6_19_wire_logic_cluster/lc_3/in_3

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_cry_2
T_18_20_wire_logic_cluster/lc_2/cout
T_18_20_wire_logic_cluster/lc_3/in_3

Net : serializer_mod_inst.counter_sr_cry_2
T_21_27_wire_logic_cluster/lc_2/cout
T_21_27_wire_logic_cluster/lc_3/in_3

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.count_bits_cry_2
T_11_15_wire_logic_cluster/lc_2/cout
T_11_15_wire_logic_cluster/lc_3/in_3

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bits_cry_2
T_5_16_wire_logic_cluster/lc_2/cout
T_5_16_wire_logic_cluster/lc_3/in_3

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.ser_dataZ0Z_2
T_4_18_wire_logic_cluster/lc_1/out
T_3_18_sp4_h_l_10
T_6_18_sp4_v_t_38
T_6_21_lc_trk_g0_6
T_6_21_wire_logic_cluster/lc_7/in_3

End 

Net : serializer_mod_inst.shift_regZ0Z_30
T_20_24_wire_logic_cluster/lc_5/out
T_12_24_sp12_h_l_1
T_16_24_lc_trk_g0_2
T_16_24_wire_logic_cluster/lc_0/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_dataZ0Z_15
T_16_12_wire_logic_cluster/lc_0/out
T_13_12_sp12_h_l_0
T_23_12_lc_trk_g0_7
T_23_12_wire_logic_cluster/lc_7/in_0

End 

Net : serializer_mod_inst.shift_regZ0Z_41
T_16_25_wire_logic_cluster/lc_7/out
T_14_25_sp12_h_l_1
T_18_25_lc_trk_g0_2
T_18_25_wire_logic_cluster/lc_4/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.c_state_0_15
T_5_18_wire_logic_cluster/lc_6/out
T_5_17_sp4_v_t_44
T_6_17_sp4_h_l_2
T_7_17_lc_trk_g3_2
T_7_17_wire_logic_cluster/lc_0/in_3

T_5_18_wire_logic_cluster/lc_6/out
T_6_15_sp4_v_t_37
T_6_16_lc_trk_g3_5
T_6_16_wire_logic_cluster/lc_2/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_dataZ0Z_8
T_19_13_wire_logic_cluster/lc_3/out
T_20_12_sp4_v_t_39
T_21_16_sp4_h_l_8
T_21_16_lc_trk_g0_5
T_21_16_wire_logic_cluster/lc_2/in_3

End 

Net : serializer_mod_inst.shift_regZ0Z_55
T_15_22_wire_logic_cluster/lc_4/out
T_15_20_sp4_v_t_37
T_16_24_sp4_h_l_0
T_17_24_lc_trk_g2_0
T_17_24_wire_logic_cluster/lc_1/in_3

End 

Net : serializer_mod_inst.shift_regZ0Z_66
T_18_24_wire_logic_cluster/lc_5/out
T_19_22_sp4_v_t_38
T_16_26_sp4_h_l_8
T_16_26_lc_trk_g0_5
T_16_26_wire_logic_cluster/lc_0/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_dataZ0Z_1
T_24_13_wire_logic_cluster/lc_4/out
T_24_12_sp4_v_t_40
T_21_16_sp4_h_l_10
T_22_16_lc_trk_g2_2
T_22_16_wire_logic_cluster/lc_7/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.count_bits_cry_1
T_12_20_wire_logic_cluster/lc_1/cout
T_12_20_wire_logic_cluster/lc_2/in_3

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_cry_1
T_18_20_wire_logic_cluster/lc_1/cout
T_18_20_wire_logic_cluster/lc_2/in_3

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_bits_cry_1
T_6_19_wire_logic_cluster/lc_1/cout
T_6_19_wire_logic_cluster/lc_2/in_3

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.count_bits_cry_1
T_9_22_wire_logic_cluster/lc_1/cout
T_9_22_wire_logic_cluster/lc_2/in_3

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.count_bits_cry_1
T_11_19_wire_logic_cluster/lc_1/cout
T_11_19_wire_logic_cluster/lc_2/in_3

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.count_bits_cry_1
T_11_15_wire_logic_cluster/lc_1/cout
T_11_15_wire_logic_cluster/lc_2/in_3

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bits_cry_1
T_5_16_wire_logic_cluster/lc_1/cout
T_5_16_wire_logic_cluster/lc_2/in_3

Net : serializer_mod_inst.counter_sr_cry_1
T_21_27_wire_logic_cluster/lc_1/cout
T_21_27_wire_logic_cluster/lc_2/in_3

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_dataZ0Z_17
T_23_12_wire_logic_cluster/lc_4/out
T_23_4_sp12_v_t_23
T_23_10_lc_trk_g2_4
T_23_10_wire_logic_cluster/lc_7/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_109
T_19_25_wire_logic_cluster/lc_5/out
T_11_25_sp12_h_l_1
T_16_25_lc_trk_g1_5
T_16_25_wire_logic_cluster/lc_1/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_91
T_17_23_wire_logic_cluster/lc_3/out
T_17_22_sp12_v_t_22
T_17_28_lc_trk_g2_5
T_17_28_wire_logic_cluster/lc_2/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_82
T_18_28_wire_logic_cluster/lc_1/out
T_19_24_sp4_v_t_38
T_18_26_lc_trk_g0_3
T_18_26_wire_logic_cluster/lc_7/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_dataZ0Z_5
T_14_14_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_37
T_15_12_lc_trk_g3_5
T_15_12_wire_logic_cluster/lc_6/in_0

End 

Net : serializer_mod_inst.shift_regZ0Z_111
T_15_24_wire_logic_cluster/lc_0/out
T_16_20_sp4_v_t_36
T_15_22_lc_trk_g0_1
T_15_22_wire_logic_cluster/lc_7/in_0

End 

Net : serializer_mod_inst.shift_regZ0Z_100
T_18_25_wire_logic_cluster/lc_5/out
T_19_21_sp4_v_t_46
T_18_23_lc_trk_g2_3
T_18_23_wire_logic_cluster/lc_1/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_dataZ0Z_4
T_14_13_wire_logic_cluster/lc_5/out
T_14_11_sp4_v_t_39
T_13_15_lc_trk_g1_2
T_13_15_wire_logic_cluster/lc_7/in_0

End 

Net : serializer_mod_inst.shift_regZ0Z_45
T_18_25_wire_logic_cluster/lc_7/out
T_18_24_sp4_v_t_46
T_17_27_lc_trk_g3_6
T_17_27_wire_logic_cluster/lc_7/in_0

End 

Net : serializer_mod_inst.shift_regZ0Z_115
T_16_24_wire_logic_cluster/lc_3/out
T_17_23_sp4_v_t_39
T_16_26_lc_trk_g2_7
T_16_26_wire_logic_cluster/lc_5/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_addr_cry_0
T_18_20_wire_logic_cluster/lc_0/cout
T_18_20_wire_logic_cluster/lc_1/in_3

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.count_bits_cry_0
T_12_20_wire_logic_cluster/lc_0/cout
T_12_20_wire_logic_cluster/lc_1/in_3

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.count_bits_cry_0
T_11_15_wire_logic_cluster/lc_0/cout
T_11_15_wire_logic_cluster/lc_1/in_3

Net : serializer_mod_inst.counter_sr_cry_0
T_21_27_wire_logic_cluster/lc_0/cout
T_21_27_wire_logic_cluster/lc_1/in_3

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.count_bits_cry_0
T_11_19_wire_logic_cluster/lc_0/cout
T_11_19_wire_logic_cluster/lc_1/in_3

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_bits_cry_0
T_6_19_wire_logic_cluster/lc_0/cout
T_6_19_wire_logic_cluster/lc_1/in_3

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bits_cry_0
T_5_16_wire_logic_cluster/lc_0/cout
T_5_16_wire_logic_cluster/lc_1/in_3

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.count_bits_cry_0
T_9_22_wire_logic_cluster/lc_0/cout
T_9_22_wire_logic_cluster/lc_1/in_3

Net : serializer_mod_inst.shift_regZ0Z_6
T_19_23_wire_logic_cluster/lc_1/out
T_15_23_sp12_h_l_1
T_16_23_lc_trk_g1_5
T_16_23_wire_logic_cluster/lc_1/in_3

End 

Net : serializer_mod_inst.shift_regZ0Z_85
T_18_24_wire_logic_cluster/lc_0/out
T_19_20_sp4_v_t_36
T_18_22_lc_trk_g0_1
T_18_22_wire_logic_cluster/lc_0/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_125
T_19_26_wire_logic_cluster/lc_5/out
T_19_22_sp4_v_t_47
T_19_24_lc_trk_g3_2
T_19_24_wire_logic_cluster/lc_6/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_99
T_18_26_wire_logic_cluster/lc_4/out
T_18_24_sp4_v_t_37
T_18_25_lc_trk_g3_5
T_18_25_wire_logic_cluster/lc_5/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_108
T_17_25_wire_logic_cluster/lc_5/out
T_18_25_sp4_h_l_10
T_19_25_lc_trk_g2_2
T_19_25_wire_logic_cluster/lc_5/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_121
T_15_24_wire_logic_cluster/lc_5/out
T_16_24_sp4_h_l_10
T_17_24_lc_trk_g2_2
T_17_24_wire_logic_cluster/lc_3/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_113
T_15_22_wire_logic_cluster/lc_5/out
T_16_21_sp4_v_t_43
T_16_24_lc_trk_g1_3
T_16_24_wire_logic_cluster/lc_5/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.N_286_cascade_
T_12_17_wire_logic_cluster/lc_2/ltout
T_12_17_wire_logic_cluster/lc_3/in_2

End 

Net : serializer_mod_inst.shift_regZ0Z_103
T_18_24_wire_logic_cluster/lc_7/out
T_18_23_sp4_v_t_46
T_17_26_lc_trk_g3_6
T_17_26_input_2_3
T_17_26_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_stateZ0Z_9
T_17_22_wire_logic_cluster/lc_4/out
T_16_22_lc_trk_g2_4
T_16_22_wire_logic_cluster/lc_1/in_1

T_17_22_wire_logic_cluster/lc_4/out
T_16_21_lc_trk_g2_4
T_16_21_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_dataZ0Z_16
T_23_12_wire_logic_cluster/lc_7/out
T_23_12_sp4_h_l_3
T_23_12_lc_trk_g1_6
T_23_12_wire_logic_cluster/lc_4/in_3

End 

Net : serializer_mod_inst.shift_regZ0Z_19
T_17_25_wire_logic_cluster/lc_7/out
T_17_25_sp4_h_l_3
T_19_25_lc_trk_g3_6
T_19_25_wire_logic_cluster/lc_6/in_3

End 

Net : serializer_mod_inst.shift_regZ0Z_98
T_17_29_wire_logic_cluster/lc_0/out
T_18_25_sp4_v_t_36
T_18_26_lc_trk_g3_4
T_18_26_wire_logic_cluster/lc_4/in_3

End 

Net : serializer_mod_inst.shift_regZ0Z_54
T_18_22_wire_logic_cluster/lc_3/out
T_16_22_sp4_h_l_3
T_15_22_lc_trk_g0_3
T_15_22_wire_logic_cluster/lc_4/in_3

End 

Net : serializer_mod_inst.shift_regZ0Z_75
T_18_26_wire_logic_cluster/lc_3/out
T_16_26_sp4_h_l_3
T_15_26_lc_trk_g0_3
T_15_26_wire_logic_cluster/lc_0/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_dataZ0Z_1
T_23_14_wire_logic_cluster/lc_2/out
T_24_10_sp4_v_t_40
T_23_14_lc_trk_g1_5
T_23_14_wire_logic_cluster/lc_5/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_50hz_qZ0Z_0
T_11_22_wire_logic_cluster/lc_2/out
T_12_22_sp4_h_l_4
T_14_22_lc_trk_g2_1
T_14_22_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_dataZ0Z_15
T_20_12_wire_logic_cluster/lc_4/out
T_20_11_sp4_v_t_40
T_20_12_lc_trk_g2_0
T_20_12_wire_logic_cluster/lc_7/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_stateZ0Z_18
T_14_18_wire_logic_cluster/lc_7/out
T_14_18_lc_trk_g1_7
T_14_18_wire_logic_cluster/lc_0/in_0

End 

Net : serializer_mod_inst.shift_regZ0Z_112
T_15_22_wire_logic_cluster/lc_7/out
T_15_22_lc_trk_g0_7
T_15_22_wire_logic_cluster/lc_5/in_0

End 

Net : serializer_mod_inst.shift_regZ0Z_95
T_17_27_wire_logic_cluster/lc_2/out
T_17_28_lc_trk_g1_2
T_17_28_wire_logic_cluster/lc_7/in_0

End 

Net : serializer_mod_inst.shift_regZ0Z_64
T_19_23_wire_logic_cluster/lc_4/out
T_20_23_lc_trk_g1_4
T_20_23_wire_logic_cluster/lc_3/in_0

End 

Net : serializer_mod_inst.shift_regZ0Z_14
T_17_24_wire_logic_cluster/lc_4/out
T_17_24_lc_trk_g0_4
T_17_24_wire_logic_cluster/lc_2/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_stateZ0Z_8
T_6_17_wire_logic_cluster/lc_7/out
T_6_17_lc_trk_g2_7
T_6_17_wire_logic_cluster/lc_3/in_0

T_6_17_wire_logic_cluster/lc_7/out
T_6_17_lc_trk_g2_7
T_6_17_wire_logic_cluster/lc_5/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_dataZ0Z_18
T_10_16_wire_logic_cluster/lc_1/out
T_10_17_lc_trk_g1_1
T_10_17_wire_logic_cluster/lc_6/in_0

End 

Net : serializer_mod_inst.shift_regZ0Z_33
T_15_25_wire_logic_cluster/lc_6/out
T_15_26_lc_trk_g1_6
T_15_26_wire_logic_cluster/lc_1/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_stateZ0Z_10
T_13_18_wire_logic_cluster/lc_7/out
T_13_19_lc_trk_g1_7
T_13_19_wire_logic_cluster/lc_0/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_dataZ0Z_9
T_21_16_wire_logic_cluster/lc_2/out
T_21_16_lc_trk_g3_2
T_21_16_wire_logic_cluster/lc_5/in_0

End 

Net : serializer_mod_inst.shift_regZ0Z_4
T_19_24_wire_logic_cluster/lc_4/out
T_19_24_lc_trk_g0_4
T_19_24_wire_logic_cluster/lc_0/in_0

End 

Net : serializer_mod_inst.shift_regZ0Z_13
T_17_24_wire_logic_cluster/lc_5/out
T_17_24_lc_trk_g3_5
T_17_24_wire_logic_cluster/lc_4/in_0

End 

Net : serializer_mod_inst.shift_regZ0Z_70
T_17_26_wire_logic_cluster/lc_1/out
T_18_26_lc_trk_g0_1
T_18_26_wire_logic_cluster/lc_1/in_0

End 

Net : serializer_mod_inst.shift_regZ0Z_74
T_18_26_wire_logic_cluster/lc_2/out
T_18_26_lc_trk_g3_2
T_18_26_wire_logic_cluster/lc_3/in_0

End 

Net : serializer_mod_inst.shift_regZ0Z_12
T_17_23_wire_logic_cluster/lc_1/out
T_17_24_lc_trk_g0_1
T_17_24_wire_logic_cluster/lc_5/in_0

End 

Net : serializer_mod_inst.shift_regZ0Z_48
T_16_24_wire_logic_cluster/lc_2/out
T_17_23_lc_trk_g2_2
T_17_23_wire_logic_cluster/lc_2/in_0

End 

Net : serializer_mod_inst.shift_regZ0Z_7
T_16_23_wire_logic_cluster/lc_1/out
T_16_23_lc_trk_g3_1
T_16_23_wire_logic_cluster/lc_4/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.load_wdata_qZ0Z_0
T_22_23_wire_logic_cluster/lc_0/out
T_22_23_lc_trk_g1_0
T_22_23_wire_logic_cluster/lc_1/in_0

End 

Net : serializer_mod_inst.shift_regZ0Z_9
T_17_24_wire_logic_cluster/lc_7/out
T_17_24_lc_trk_g1_7
T_17_24_wire_logic_cluster/lc_0/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.sda_i_qZ0Z_1
T_22_22_wire_logic_cluster/lc_1/out
T_22_21_lc_trk_g0_1
T_22_21_wire_logic_cluster/lc_7/in_0

End 

Net : serializer_mod_inst.shift_regZ0Z_96
T_17_28_wire_logic_cluster/lc_7/out
T_17_28_lc_trk_g2_7
T_17_28_wire_logic_cluster/lc_1/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.load_rdata_qZ0Z_1
T_20_21_wire_logic_cluster/lc_5/out
T_20_21_lc_trk_g1_5
T_20_21_wire_logic_cluster/lc_2/in_0

End 

Net : serializer_mod_inst.shift_regZ0Z_116
T_16_26_wire_logic_cluster/lc_5/out
T_16_26_lc_trk_g2_5
T_16_26_wire_logic_cluster/lc_7/in_0

End 

Net : s1_c
T_9_15_wire_logic_cluster/lc_1/out
T_9_15_lc_trk_g0_1
T_9_15_wire_logic_cluster/lc_1/in_0

T_9_15_wire_logic_cluster/lc_1/out
T_9_15_sp4_h_l_7
T_5_15_sp4_h_l_7
T_0_15_span4_horz_7
T_0_15_span4_vert_t_13
T_0_17_lc_trk_g0_1
T_0_17_wire_io_cluster/io_1/D_OUT_0

T_9_15_wire_logic_cluster/lc_1/out
T_9_15_sp4_h_l_7
T_5_15_sp4_h_l_7
T_0_15_span4_horz_7
T_0_15_span4_vert_t_13
T_0_19_span4_vert_t_13
T_0_23_lc_trk_g0_1
T_0_23_wire_io_cluster/io_1/D_OUT_0

End 

Net : serializer_mod_inst.shift_regZ0Z_10
T_17_24_wire_logic_cluster/lc_0/out
T_16_23_lc_trk_g2_0
T_16_23_wire_logic_cluster/lc_2/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_stateZ0Z_4
T_7_19_wire_logic_cluster/lc_3/out
T_7_19_lc_trk_g0_3
T_7_19_wire_logic_cluster/lc_5/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_dataZ0Z_14
T_19_13_wire_logic_cluster/lc_5/out
T_20_12_lc_trk_g3_5
T_20_12_wire_logic_cluster/lc_4/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_dataZ0Z_11
T_10_21_wire_logic_cluster/lc_5/out
T_10_20_lc_trk_g0_5
T_10_20_wire_logic_cluster/lc_0/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_dataZ0Z_10
T_10_21_wire_logic_cluster/lc_7/out
T_10_21_lc_trk_g1_7
T_10_21_wire_logic_cluster/lc_5/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_dataZ0Z_16
T_10_16_wire_logic_cluster/lc_3/out
T_10_16_lc_trk_g0_3
T_10_16_wire_logic_cluster/lc_0/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_stateZ0Z_15
T_7_20_wire_logic_cluster/lc_1/out
T_7_20_lc_trk_g0_1
T_7_20_wire_logic_cluster/lc_0/in_1

T_7_20_wire_logic_cluster/lc_1/out
T_6_20_lc_trk_g3_1
T_6_20_input_2_2
T_6_20_wire_logic_cluster/lc_2/in_2

T_7_20_wire_logic_cluster/lc_1/out
T_6_20_lc_trk_g3_1
T_6_20_wire_logic_cluster/lc_1/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_stateZ0Z_2
T_13_19_wire_logic_cluster/lc_6/out
T_13_19_lc_trk_g1_6
T_13_19_wire_logic_cluster/lc_4/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_dataZ0Z_13
T_10_16_wire_logic_cluster/lc_2/out
T_10_16_lc_trk_g3_2
T_10_16_wire_logic_cluster/lc_6/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_1
T_17_23_wire_logic_cluster/lc_0/out
T_18_24_lc_trk_g3_0
T_18_24_wire_logic_cluster/lc_2/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_dataZ0Z_12
T_10_17_wire_logic_cluster/lc_7/out
T_10_16_lc_trk_g0_7
T_10_16_wire_logic_cluster/lc_2/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_69
T_16_26_wire_logic_cluster/lc_2/out
T_17_26_lc_trk_g0_2
T_17_26_wire_logic_cluster/lc_1/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_94
T_17_27_wire_logic_cluster/lc_4/out
T_17_27_lc_trk_g1_4
T_17_27_wire_logic_cluster/lc_2/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_59
T_20_25_wire_logic_cluster/lc_3/out
T_20_25_lc_trk_g0_3
T_20_25_wire_logic_cluster/lc_4/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_dataZ0Z_21
T_10_16_wire_logic_cluster/lc_7/out
T_10_16_lc_trk_g2_7
T_10_16_wire_logic_cluster/lc_4/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_102
T_18_24_wire_logic_cluster/lc_3/out
T_18_24_lc_trk_g1_3
T_18_24_wire_logic_cluster/lc_7/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_104
T_17_26_wire_logic_cluster/lc_3/out
T_17_27_lc_trk_g1_3
T_17_27_wire_logic_cluster/lc_5/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_106
T_17_26_wire_logic_cluster/lc_7/out
T_17_26_lc_trk_g2_7
T_17_26_wire_logic_cluster/lc_0/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_107
T_17_26_wire_logic_cluster/lc_0/out
T_17_25_lc_trk_g0_0
T_17_25_wire_logic_cluster/lc_5/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.ser_dataZ0Z_4
T_6_21_wire_logic_cluster/lc_5/out
T_6_21_lc_trk_g2_5
T_6_21_wire_logic_cluster/lc_4/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_114
T_16_24_wire_logic_cluster/lc_5/out
T_16_24_lc_trk_g3_5
T_16_24_wire_logic_cluster/lc_3/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_117
T_16_26_wire_logic_cluster/lc_7/out
T_15_25_lc_trk_g3_7
T_15_25_wire_logic_cluster/lc_5/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_118
T_15_25_wire_logic_cluster/lc_5/out
T_15_24_lc_trk_g1_5
T_15_24_wire_logic_cluster/lc_1/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_120
T_15_24_wire_logic_cluster/lc_7/out
T_15_24_lc_trk_g1_7
T_15_24_wire_logic_cluster/lc_5/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_119
T_15_24_wire_logic_cluster/lc_1/out
T_15_24_lc_trk_g3_1
T_15_24_wire_logic_cluster/lc_7/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_123
T_19_26_wire_logic_cluster/lc_6/out
T_19_26_lc_trk_g3_6
T_19_26_wire_logic_cluster/lc_0/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_97
T_17_28_wire_logic_cluster/lc_1/out
T_17_29_lc_trk_g0_1
T_17_29_wire_logic_cluster/lc_0/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.ser_dataZ0Z_0
T_4_18_wire_logic_cluster/lc_2/out
T_4_18_lc_trk_g3_2
T_4_18_wire_logic_cluster/lc_0/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_71
T_18_26_wire_logic_cluster/lc_1/out
T_18_26_lc_trk_g2_1
T_18_26_wire_logic_cluster/lc_0/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_126
T_19_24_wire_logic_cluster/lc_6/out
T_20_23_lc_trk_g2_6
T_20_23_wire_logic_cluster/lc_5/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_dataZ0Z_19
T_10_21_wire_logic_cluster/lc_1/out
T_9_21_lc_trk_g2_1
T_9_21_wire_logic_cluster/lc_6/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_11
T_16_23_wire_logic_cluster/lc_2/out
T_17_23_lc_trk_g0_2
T_17_23_wire_logic_cluster/lc_1/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_dataZ0Z_11
T_19_17_wire_logic_cluster/lc_1/out
T_19_17_lc_trk_g0_1
T_19_17_wire_logic_cluster/lc_4/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_dataZ0Z_13
T_10_20_wire_logic_cluster/lc_3/out
T_10_20_lc_trk_g0_3
T_10_20_wire_logic_cluster/lc_4/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_dataZ0Z_14
T_10_20_wire_logic_cluster/lc_4/out
T_10_20_lc_trk_g1_4
T_10_20_wire_logic_cluster/lc_2/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_21
T_19_25_wire_logic_cluster/lc_2/out
T_18_25_lc_trk_g2_2
T_18_25_wire_logic_cluster/lc_3/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_24
T_19_25_wire_logic_cluster/lc_1/out
T_19_26_lc_trk_g0_1
T_19_26_wire_logic_cluster/lc_4/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_15
T_17_24_wire_logic_cluster/lc_2/out
T_17_25_lc_trk_g0_2
T_17_25_wire_logic_cluster/lc_1/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_16
T_17_25_wire_logic_cluster/lc_1/out
T_17_25_lc_trk_g2_1
T_17_25_wire_logic_cluster/lc_6/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_dataZ0Z_20
T_17_14_wire_logic_cluster/lc_4/out
T_17_14_lc_trk_g0_4
T_17_14_wire_logic_cluster/lc_5/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_28
T_19_24_wire_logic_cluster/lc_5/out
T_20_24_lc_trk_g0_5
T_20_24_wire_logic_cluster/lc_2/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_77
T_15_26_wire_logic_cluster/lc_7/out
T_16_25_lc_trk_g3_7
T_16_25_wire_logic_cluster/lc_3/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_20
T_19_25_wire_logic_cluster/lc_6/out
T_19_25_lc_trk_g1_6
T_19_25_wire_logic_cluster/lc_2/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_3
T_19_24_wire_logic_cluster/lc_1/out
T_19_24_lc_trk_g2_1
T_19_24_wire_logic_cluster/lc_4/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_22
T_18_25_wire_logic_cluster/lc_3/out
T_19_25_lc_trk_g0_3
T_19_25_wire_logic_cluster/lc_4/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_23
T_19_25_wire_logic_cluster/lc_4/out
T_19_25_lc_trk_g0_4
T_19_25_wire_logic_cluster/lc_1/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_101
T_18_23_wire_logic_cluster/lc_1/out
T_18_24_lc_trk_g1_1
T_18_24_wire_logic_cluster/lc_3/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_34
T_15_26_wire_logic_cluster/lc_1/out
T_15_26_lc_trk_g3_1
T_15_26_wire_logic_cluster/lc_5/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_26
T_19_26_wire_logic_cluster/lc_7/out
T_19_25_lc_trk_g1_7
T_19_25_wire_logic_cluster/lc_3/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_78
T_16_25_wire_logic_cluster/lc_3/out
T_16_25_lc_trk_g0_3
T_16_25_wire_logic_cluster/lc_0/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_dataZ0Z_20
T_18_11_wire_logic_cluster/lc_7/out
T_18_11_lc_trk_g2_7
T_18_11_wire_logic_cluster/lc_4/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_dataZ0Z_22
T_22_14_wire_logic_cluster/lc_5/out
T_22_14_lc_trk_g1_5
T_22_14_wire_logic_cluster/lc_3/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_dataZ0Z_15
T_10_20_wire_logic_cluster/lc_2/out
T_10_20_lc_trk_g3_2
T_10_20_wire_logic_cluster/lc_6/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_79
T_16_25_wire_logic_cluster/lc_0/out
T_17_25_lc_trk_g1_0
T_17_25_wire_logic_cluster/lc_2/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_40
T_16_25_wire_logic_cluster/lc_2/out
T_16_25_lc_trk_g2_2
T_16_25_wire_logic_cluster/lc_7/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_32
T_16_24_wire_logic_cluster/lc_1/out
T_15_25_lc_trk_g0_1
T_15_25_wire_logic_cluster/lc_6/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_dataZ0Z_21
T_9_21_wire_logic_cluster/lc_5/out
T_9_21_lc_trk_g2_5
T_9_21_wire_logic_cluster/lc_2/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_43
T_18_25_wire_logic_cluster/lc_6/out
T_18_25_lc_trk_g2_6
T_18_25_wire_logic_cluster/lc_1/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_dataZ0Z_5
T_13_15_wire_logic_cluster/lc_7/out
T_13_15_lc_trk_g0_7
T_13_15_wire_logic_cluster/lc_2/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_36
T_15_25_wire_logic_cluster/lc_0/out
T_15_25_lc_trk_g1_0
T_15_25_wire_logic_cluster/lc_4/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_37
T_15_25_wire_logic_cluster/lc_4/out
T_15_25_lc_trk_g0_4
T_15_25_wire_logic_cluster/lc_7/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_44
T_18_25_wire_logic_cluster/lc_1/out
T_18_25_lc_trk_g3_1
T_18_25_wire_logic_cluster/lc_7/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_39
T_15_24_wire_logic_cluster/lc_2/out
T_16_25_lc_trk_g3_2
T_16_25_wire_logic_cluster/lc_2/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_49
T_17_23_wire_logic_cluster/lc_2/out
T_18_23_lc_trk_g1_2
T_18_23_wire_logic_cluster/lc_6/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_18
T_17_25_wire_logic_cluster/lc_0/out
T_17_25_lc_trk_g2_0
T_17_25_wire_logic_cluster/lc_7/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_dataZ0Z_22
T_17_14_wire_logic_cluster/lc_6/out
T_17_14_lc_trk_g2_6
T_17_14_wire_logic_cluster/lc_7/in_1

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.r_w_qZ0Z_1
T_22_24_wire_logic_cluster/lc_0/out
T_22_23_lc_trk_g0_0
T_22_23_wire_logic_cluster/lc_5/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_stateZ0Z_16
T_7_20_wire_logic_cluster/lc_0/out
T_7_20_lc_trk_g1_0
T_7_20_wire_logic_cluster/lc_6/in_1

T_7_20_wire_logic_cluster/lc_0/out
T_7_20_lc_trk_g1_0
T_7_20_input_2_3
T_7_20_wire_logic_cluster/lc_3/in_2

End 

Net : serializer_mod_inst.shift_regZ0Z_53
T_18_22_wire_logic_cluster/lc_7/out
T_18_22_lc_trk_g1_7
T_18_22_wire_logic_cluster/lc_3/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_57
T_20_25_wire_logic_cluster/lc_6/out
T_20_25_lc_trk_g3_6
T_20_25_wire_logic_cluster/lc_2/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_73
T_18_26_wire_logic_cluster/lc_5/out
T_18_26_lc_trk_g2_5
T_18_26_wire_logic_cluster/lc_2/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_dataZ0Z_3
T_14_14_wire_logic_cluster/lc_4/out
T_14_14_lc_trk_g0_4
T_14_14_wire_logic_cluster/lc_7/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_84
T_18_25_wire_logic_cluster/lc_2/out
T_18_24_lc_trk_g1_2
T_18_24_wire_logic_cluster/lc_0/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_5
T_19_24_wire_logic_cluster/lc_0/out
T_19_23_lc_trk_g0_0
T_19_23_wire_logic_cluster/lc_1/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.c_state_6
T_10_14_wire_logic_cluster/lc_5/out
T_10_14_lc_trk_g2_5
T_10_14_wire_logic_cluster/lc_4/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_dataZ0Z_4
T_14_14_wire_logic_cluster/lc_7/out
T_14_14_lc_trk_g2_7
T_14_14_wire_logic_cluster/lc_6/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_86
T_18_22_wire_logic_cluster/lc_0/out
T_18_22_lc_trk_g1_0
T_18_22_wire_logic_cluster/lc_2/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_dataZ0Z_18
T_10_21_wire_logic_cluster/lc_0/out
T_10_21_lc_trk_g0_0
T_10_21_wire_logic_cluster/lc_1/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_76
T_15_26_wire_logic_cluster/lc_0/out
T_15_26_lc_trk_g0_0
T_15_26_wire_logic_cluster/lc_7/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_8
T_16_23_wire_logic_cluster/lc_4/out
T_17_24_lc_trk_g2_4
T_17_24_wire_logic_cluster/lc_7/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_81
T_18_28_wire_logic_cluster/lc_2/out
T_18_28_lc_trk_g2_2
T_18_28_wire_logic_cluster/lc_1/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_63
T_20_24_wire_logic_cluster/lc_7/out
T_19_23_lc_trk_g2_7
T_19_23_wire_logic_cluster/lc_4/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_dataZ0Z_6
T_15_12_wire_logic_cluster/lc_6/out
T_15_12_lc_trk_g2_6
T_15_12_wire_logic_cluster/lc_7/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_88
T_18_23_wire_logic_cluster/lc_0/out
T_18_23_lc_trk_g1_0
T_18_23_wire_logic_cluster/lc_4/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.ser_dataZ0Z_6
T_6_21_wire_logic_cluster/lc_3/out
T_6_21_lc_trk_g0_3
T_6_21_wire_logic_cluster/lc_0/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_stateZ0Z_14
T_14_19_wire_logic_cluster/lc_5/out
T_14_19_lc_trk_g1_5
T_14_19_wire_logic_cluster/lc_3/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_dataZ0Z_17
T_21_12_wire_logic_cluster/lc_4/out
T_22_12_lc_trk_g1_4
T_22_12_wire_logic_cluster/lc_4/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_dataZ0Z_9
T_10_21_wire_logic_cluster/lc_6/out
T_10_21_lc_trk_g2_6
T_10_21_wire_logic_cluster/lc_7/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_stateZ0Z_8
T_7_19_wire_logic_cluster/lc_6/out
T_7_19_lc_trk_g2_6
T_7_19_wire_logic_cluster/lc_3/in_1

T_7_19_wire_logic_cluster/lc_6/out
T_7_19_lc_trk_g2_6
T_7_19_input_2_4
T_7_19_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.c_state_i_2_2
T_15_20_wire_logic_cluster/lc_2/out
T_15_20_lc_trk_g2_2
T_15_20_wire_logic_cluster/lc_3/in_1

End 

Net : serializer_mod_inst.shift_regZ0Z_105
T_17_27_wire_logic_cluster/lc_5/out
T_17_26_lc_trk_g0_5
T_17_26_input_2_7
T_17_26_wire_logic_cluster/lc_7/in_2

End 

Net : serializer_mod_inst.shift_regZ0Z_50
T_18_23_wire_logic_cluster/lc_6/out
T_17_23_lc_trk_g2_6
T_17_23_input_2_4
T_17_23_wire_logic_cluster/lc_4/in_2

End 

Net : serializer_mod_inst.shift_regZ0Z_87
T_18_22_wire_logic_cluster/lc_2/out
T_18_23_lc_trk_g0_2
T_18_23_input_2_0
T_18_23_wire_logic_cluster/lc_0/in_2

End 

Net : serializer_mod_inst.shift_regZ0Z_52
T_17_23_wire_logic_cluster/lc_6/out
T_18_22_lc_trk_g3_6
T_18_22_input_2_7
T_18_22_wire_logic_cluster/lc_7/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_dataZ0Z_14
T_16_12_wire_logic_cluster/lc_5/out
T_16_12_lc_trk_g1_5
T_16_12_input_2_0
T_16_12_wire_logic_cluster/lc_0/in_2

End 

Net : serializer_mod_inst.shift_regZ0Z_83
T_18_26_wire_logic_cluster/lc_7/out
T_18_25_lc_trk_g1_7
T_18_25_input_2_2
T_18_25_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.ser_dataZ0Z_0
T_5_19_wire_logic_cluster/lc_7/out
T_5_19_lc_trk_g2_7
T_5_19_wire_logic_cluster/lc_0/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_dataZ0Z_15
T_10_16_wire_logic_cluster/lc_5/out
T_10_16_lc_trk_g1_5
T_10_16_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_dataZ0Z_14
T_10_16_wire_logic_cluster/lc_6/out
T_10_16_lc_trk_g2_6
T_10_16_wire_logic_cluster/lc_5/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_dataZ0Z_11
T_10_17_wire_logic_cluster/lc_4/out
T_10_17_lc_trk_g2_4
T_10_17_wire_logic_cluster/lc_7/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_dataZ0Z_9
T_10_17_wire_logic_cluster/lc_2/out
T_10_17_lc_trk_g3_2
T_10_17_wire_logic_cluster/lc_0/in_3

End 

Net : serializer_mod_inst.shift_regZ0Z_110
T_16_25_wire_logic_cluster/lc_1/out
T_15_24_lc_trk_g2_1
T_15_24_wire_logic_cluster/lc_0/in_3

End 

Net : serializer_mod_inst.shift_regZ0Z_124
T_19_26_wire_logic_cluster/lc_0/out
T_19_26_lc_trk_g2_0
T_19_26_wire_logic_cluster/lc_5/in_3

End 

Net : serializer_mod_inst.shift_regZ0Z_127
T_20_23_wire_logic_cluster/lc_5/out
T_20_23_lc_trk_g2_5
T_20_23_wire_logic_cluster/lc_4/in_3

End 

Net : serializer_mod_inst.shift_regZ0Z_17
T_17_25_wire_logic_cluster/lc_6/out
T_17_25_lc_trk_g3_6
T_17_25_wire_logic_cluster/lc_0/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_dataZ0Z_19
T_10_17_wire_logic_cluster/lc_6/out
T_10_17_lc_trk_g2_6
T_10_17_wire_logic_cluster/lc_1/in_3

End 

Net : serializer_mod_inst.shift_regZ0Z_25
T_19_26_wire_logic_cluster/lc_4/out
T_19_26_lc_trk_g0_4
T_19_26_wire_logic_cluster/lc_7/in_3

End 

Net : serializer_mod_inst.shift_regZ0Z_27
T_19_25_wire_logic_cluster/lc_3/out
T_19_24_lc_trk_g1_3
T_19_24_wire_logic_cluster/lc_5/in_3

End 

Net : serializer_mod_inst.shift_regZ0Z_29
T_20_24_wire_logic_cluster/lc_2/out
T_20_24_lc_trk_g0_2
T_20_24_wire_logic_cluster/lc_5/in_3

End 

Net : serializer_mod_inst.shift_regZ0Z_35
T_15_26_wire_logic_cluster/lc_5/out
T_15_25_lc_trk_g0_5
T_15_25_wire_logic_cluster/lc_0/in_3

End 

Net : serializer_mod_inst.shift_regZ0Z_38
T_15_25_wire_logic_cluster/lc_7/out
T_15_24_lc_trk_g0_7
T_15_24_wire_logic_cluster/lc_2/in_3

End 

Net : serializer_mod_inst.shift_regZ0Z_42
T_18_25_wire_logic_cluster/lc_4/out
T_18_25_lc_trk_g1_4
T_18_25_wire_logic_cluster/lc_6/in_3

End 

Net : serializer_mod_inst.shift_regZ0Z_46
T_17_27_wire_logic_cluster/lc_7/out
T_17_27_lc_trk_g2_7
T_17_27_wire_logic_cluster/lc_0/in_3

End 

Net : serializer_mod_inst.shift_regZ0Z_51
T_17_23_wire_logic_cluster/lc_4/out
T_17_23_lc_trk_g1_4
T_17_23_wire_logic_cluster/lc_6/in_3

End 

Net : serializer_mod_inst.shift_regZ0Z_58
T_20_25_wire_logic_cluster/lc_2/out
T_20_25_lc_trk_g0_2
T_20_25_wire_logic_cluster/lc_3/in_3

End 

Net : serializer_mod_inst.shift_regZ0Z_60
T_20_25_wire_logic_cluster/lc_4/out
T_20_25_lc_trk_g0_4
T_20_25_wire_logic_cluster/lc_5/in_3

End 

Net : serializer_mod_inst.shift_regZ0Z_61
T_20_25_wire_logic_cluster/lc_5/out
T_20_24_lc_trk_g1_5
T_20_24_wire_logic_cluster/lc_3/in_3

End 

Net : serializer_mod_inst.shift_regZ0Z_62
T_20_24_wire_logic_cluster/lc_3/out
T_20_24_lc_trk_g1_3
T_20_24_wire_logic_cluster/lc_7/in_3

End 

Net : serializer_mod_inst.shift_regZ0Z_67
T_16_26_wire_logic_cluster/lc_0/out
T_16_26_lc_trk_g1_0
T_16_26_wire_logic_cluster/lc_4/in_3

End 

Net : serializer_mod_inst.shift_regZ0Z_72
T_18_26_wire_logic_cluster/lc_0/out
T_18_26_lc_trk_g2_0
T_18_26_wire_logic_cluster/lc_5/in_3

End 

Net : serializer_mod_inst.shift_regZ0Z_89
T_18_23_wire_logic_cluster/lc_4/out
T_18_23_lc_trk_g0_4
T_18_23_wire_logic_cluster/lc_7/in_3

End 

Net : serializer_mod_inst.shift_regZ0Z_92
T_17_28_wire_logic_cluster/lc_2/out
T_17_28_lc_trk_g0_2
T_17_28_wire_logic_cluster/lc_3/in_3

End 

Net : serializer_mod_inst.shift_regZ0Z_93
T_17_28_wire_logic_cluster/lc_3/out
T_17_27_lc_trk_g0_3
T_17_27_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_dataZ0Z_10
T_10_17_wire_logic_cluster/lc_0/out
T_10_17_lc_trk_g1_0
T_10_17_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_stateZ0Z_6
T_13_18_wire_logic_cluster/lc_5/out
T_14_18_lc_trk_g1_5
T_14_18_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.ser_dataZ0Z_2
T_5_19_wire_logic_cluster/lc_1/out
T_5_19_lc_trk_g2_1
T_5_19_wire_logic_cluster/lc_2/in_3

End 

Net : serializer_mod_inst.shift_regZ0Z_2
T_18_24_wire_logic_cluster/lc_2/out
T_19_24_lc_trk_g0_2
T_19_24_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_dataZ0Z_0
T_24_13_wire_logic_cluster/lc_7/out
T_24_13_lc_trk_g2_7
T_24_13_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_dataZ0Z_22
T_10_16_wire_logic_cluster/lc_4/out
T_10_17_lc_trk_g0_4
T_10_17_wire_logic_cluster/lc_5/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.ser_dataZ0Z_3
T_6_21_wire_logic_cluster/lc_7/out
T_6_21_lc_trk_g1_7
T_6_21_wire_logic_cluster/lc_5/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.ser_dataZ0Z_1
T_4_18_wire_logic_cluster/lc_0/out
T_4_18_lc_trk_g2_0
T_4_18_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.ser_dataZ0Z_1
T_5_19_wire_logic_cluster/lc_0/out
T_5_19_lc_trk_g2_0
T_5_19_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_dataZ0Z_18
T_23_10_wire_logic_cluster/lc_7/out
T_23_10_lc_trk_g0_7
T_23_10_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_dataZ0Z_20
T_10_17_wire_logic_cluster/lc_1/out
T_10_16_lc_trk_g1_1
T_10_16_wire_logic_cluster/lc_7/in_3

End 

Net : serializer_mod_inst.shift_regZ0Z_31
T_16_24_wire_logic_cluster/lc_0/out
T_16_24_lc_trk_g2_0
T_16_24_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_dataZ0Z_8
T_10_17_wire_logic_cluster/lc_3/out
T_10_17_lc_trk_g0_3
T_10_17_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_dataZ0Z_7
T_19_10_wire_logic_cluster/lc_7/out
T_19_10_lc_trk_g2_7
T_19_10_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_dataZ0Z_16
T_10_20_wire_logic_cluster/lc_6/out
T_10_21_lc_trk_g1_6
T_10_21_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_dataZ0Z_9
T_22_15_wire_logic_cluster/lc_7/out
T_22_15_lc_trk_g2_7
T_22_15_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_dataZ0Z_17
T_10_21_wire_logic_cluster/lc_4/out
T_10_21_lc_trk_g1_4
T_10_21_wire_logic_cluster/lc_0/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_dataZ0Z_12
T_19_15_wire_logic_cluster/lc_4/out
T_19_15_lc_trk_g0_4
T_19_15_wire_logic_cluster/lc_7/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_dataZ0Z_18
T_22_12_wire_logic_cluster/lc_4/out
T_22_12_lc_trk_g0_4
T_22_12_wire_logic_cluster/lc_7/in_3

End 

Net : serializer_mod_inst.shift_regZ0Z_68
T_16_26_wire_logic_cluster/lc_4/out
T_16_26_lc_trk_g1_4
T_16_26_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_dataZ0Z_20
T_9_21_wire_logic_cluster/lc_6/out
T_9_21_lc_trk_g2_6
T_9_21_wire_logic_cluster/lc_5/in_3

End 

Net : serializer_mod_inst.shift_regZ0Z_90
T_18_23_wire_logic_cluster/lc_7/out
T_17_23_lc_trk_g3_7
T_17_23_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_dataZ0Z_22
T_9_21_wire_logic_cluster/lc_2/out
T_9_21_lc_trk_g0_2
T_9_21_wire_logic_cluster/lc_7/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_dataZ0Z_8
T_10_21_wire_logic_cluster/lc_3/out
T_10_21_lc_trk_g0_3
T_10_21_wire_logic_cluster/lc_6/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.stop_qZ0Z_1
T_22_21_wire_logic_cluster/lc_3/out
T_22_22_lc_trk_g1_3
T_22_22_wire_logic_cluster/lc_5/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_stateZ0Z_12
T_7_20_wire_logic_cluster/lc_6/out
T_7_20_lc_trk_g3_6
T_7_20_wire_logic_cluster/lc_2/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.load_wdata_qZ0Z_1
T_22_23_wire_logic_cluster/lc_1/out
T_22_23_lc_trk_g2_1
T_22_23_wire_logic_cluster/lc_2/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.scl_qZ0Z_0
T_22_22_wire_logic_cluster/lc_6/out
T_22_22_lc_trk_g2_6
T_22_22_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.c_state_0_7
T_6_17_wire_logic_cluster/lc_2/out
T_6_17_lc_trk_g0_2
T_6_17_wire_logic_cluster/lc_7/in_3

T_6_17_wire_logic_cluster/lc_2/out
T_6_16_lc_trk_g1_2
T_6_16_wire_logic_cluster/lc_2/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_stateZ0Z_7
T_7_20_wire_logic_cluster/lc_7/out
T_7_19_lc_trk_g0_7
T_7_19_wire_logic_cluster/lc_6/in_3

T_7_20_wire_logic_cluster/lc_7/out
T_6_20_lc_trk_g2_7
T_6_20_wire_logic_cluster/lc_2/in_1

T_7_20_wire_logic_cluster/lc_7/out
T_6_20_lc_trk_g2_7
T_6_20_wire_logic_cluster/lc_1/in_0

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.ready_slave_addr_qZ0Z_0
T_20_21_wire_logic_cluster/lc_3/out
T_20_21_lc_trk_g1_3
T_20_21_wire_logic_cluster/lc_7/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.ready_slave_addr_qZ0Z_1
T_20_21_wire_logic_cluster/lc_7/out
T_20_21_lc_trk_g0_7
T_20_21_wire_logic_cluster/lc_4/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.scl_qZ0Z_1
T_22_22_wire_logic_cluster/lc_3/out
T_22_22_lc_trk_g0_3
T_22_22_wire_logic_cluster/lc_2/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.sda_i_qZ0Z_0
T_23_23_wire_logic_cluster/lc_0/out
T_22_22_lc_trk_g2_0
T_22_22_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_stateZ0Z_12
T_5_17_wire_logic_cluster/lc_2/out
T_5_17_lc_trk_g3_2
T_5_17_wire_logic_cluster/lc_0/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_stateZ0Z_4
T_6_17_wire_logic_cluster/lc_3/out
T_6_17_lc_trk_g0_3
T_6_17_wire_logic_cluster/lc_6/in_3

End 

Net : I2C_top_level_inst1.s_sda_o_qZ0Z_1
T_17_20_wire_logic_cluster/lc_6/out
T_17_20_lc_trk_g2_6
T_17_20_wire_logic_cluster/lc_7/in_3

End 

Net : I2C_top_level_inst1.s_sda_o_qZ0Z_0
T_17_21_wire_logic_cluster/lc_0/out
T_17_20_lc_trk_g1_0
T_17_20_wire_logic_cluster/lc_6/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_qZ0Z_1
T_14_22_wire_logic_cluster/lc_6/out
T_14_22_lc_trk_g3_6
T_14_22_wire_logic_cluster/lc_0/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.load_rdata_qZ0Z_0
T_20_21_wire_logic_cluster/lc_0/out
T_20_21_lc_trk_g2_0
T_20_21_wire_logic_cluster/lc_5/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.start_inter_qZ0Z_0
T_20_19_wire_logic_cluster/lc_3/out
T_20_19_lc_trk_g0_3
T_20_19_wire_logic_cluster/lc_2/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.r_w_qZ0Z_0
T_22_24_wire_logic_cluster/lc_1/out
T_22_24_lc_trk_g2_1
T_22_24_wire_logic_cluster/lc_0/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.start_inter_qZ0Z_1
T_20_19_wire_logic_cluster/lc_2/out
T_20_19_lc_trk_g0_2
T_20_19_wire_logic_cluster/lc_1/in_3

End 

Net : I2C_top_level_inst1.I2C_Interpreter_inst.stop_qZ0Z_0
T_22_21_wire_logic_cluster/lc_5/out
T_22_21_lc_trk_g3_5
T_22_21_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.ser_dataZ0Z_5
T_6_21_wire_logic_cluster/lc_4/out
T_6_21_lc_trk_g0_4
T_6_21_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.ser_dataZ0Z_6
T_5_19_wire_logic_cluster/lc_5/out
T_5_19_lc_trk_g2_5
T_5_19_wire_logic_cluster/lc_6/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.ser_dataZ0Z_5
T_5_19_wire_logic_cluster/lc_4/out
T_5_19_lc_trk_g0_4
T_5_19_wire_logic_cluster/lc_5/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.ser_dataZ0Z_4
T_5_19_wire_logic_cluster/lc_3/out
T_5_19_lc_trk_g0_3
T_5_19_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.ser_dataZ0Z_3
T_5_19_wire_logic_cluster/lc_2/out
T_5_19_lc_trk_g0_2
T_5_19_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_dataZ0Z_17
T_10_16_wire_logic_cluster/lc_0/out
T_10_16_lc_trk_g2_0
T_10_16_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_dataZ0Z_12
T_10_20_wire_logic_cluster/lc_0/out
T_10_20_lc_trk_g2_0
T_10_20_wire_logic_cluster/lc_3/in_3

End 

Net : I2C_top_level_inst1.N_327_i
T_16_19_wire_logic_cluster/lc_0/out
T_17_16_sp4_v_t_41
T_14_20_sp4_h_l_9
T_17_16_sp4_v_t_38
T_17_18_lc_trk_g3_3
T_17_18_wire_logic_cluster/lc_6/cen

T_16_19_wire_logic_cluster/lc_0/out
T_17_16_sp4_v_t_41
T_14_20_sp4_h_l_9
T_17_16_sp4_v_t_38
T_17_18_lc_trk_g3_3
T_17_18_wire_logic_cluster/lc_6/cen

T_16_19_wire_logic_cluster/lc_0/out
T_16_15_sp12_v_t_23
T_16_18_lc_trk_g3_3
T_16_18_wire_logic_cluster/lc_0/cen

T_16_19_wire_logic_cluster/lc_0/out
T_16_15_sp12_v_t_23
T_16_18_lc_trk_g3_3
T_16_18_wire_logic_cluster/lc_0/cen

T_16_19_wire_logic_cluster/lc_0/out
T_16_15_sp12_v_t_23
T_16_18_lc_trk_g3_3
T_16_18_wire_logic_cluster/lc_0/cen

T_16_19_wire_logic_cluster/lc_0/out
T_16_15_sp12_v_t_23
T_16_18_lc_trk_g3_3
T_16_18_wire_logic_cluster/lc_0/cen

T_16_19_wire_logic_cluster/lc_0/out
T_16_15_sp12_v_t_23
T_16_18_lc_trk_g3_3
T_16_18_wire_logic_cluster/lc_0/cen

T_16_19_wire_logic_cluster/lc_0/out
T_16_15_sp12_v_t_23
T_16_18_lc_trk_g3_3
T_16_18_wire_logic_cluster/lc_0/cen

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.c_stateZ0Z_1
T_14_23_wire_logic_cluster/lc_6/out
T_14_23_sp4_h_l_1
T_17_19_sp4_v_t_42
T_17_15_sp4_v_t_42
T_16_19_lc_trk_g1_7
T_16_19_input_2_0
T_16_19_wire_logic_cluster/lc_0/in_2

T_14_23_wire_logic_cluster/lc_6/out
T_14_23_sp4_h_l_1
T_17_19_sp4_v_t_42
T_17_15_sp4_v_t_42
T_16_19_lc_trk_g1_7
T_16_19_wire_logic_cluster/lc_7/in_1

T_14_23_wire_logic_cluster/lc_6/out
T_14_22_sp4_v_t_44
T_14_18_sp4_v_t_44
T_15_18_sp4_h_l_2
T_15_18_lc_trk_g0_7
T_15_18_wire_logic_cluster/lc_7/in_0

T_14_23_wire_logic_cluster/lc_6/out
T_14_23_lc_trk_g1_6
T_14_23_input_2_7
T_14_23_wire_logic_cluster/lc_7/in_2

T_14_23_wire_logic_cluster/lc_6/out
T_14_22_sp4_v_t_44
T_14_18_sp4_v_t_44
T_14_14_sp4_v_t_40
T_14_17_lc_trk_g1_0
T_14_17_wire_logic_cluster/lc_0/in_3

T_14_23_wire_logic_cluster/lc_6/out
T_14_23_lc_trk_g1_6
T_14_23_wire_logic_cluster/lc_5/in_0

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.N_1379_0
T_15_18_wire_logic_cluster/lc_5/out
T_16_19_lc_trk_g2_5
T_16_19_wire_logic_cluster/lc_0/in_3

T_15_18_wire_logic_cluster/lc_5/out
T_15_17_sp4_v_t_42
T_15_21_sp4_v_t_38
T_14_23_lc_trk_g1_3
T_14_23_wire_logic_cluster/lc_7/in_1

T_15_18_wire_logic_cluster/lc_5/out
T_15_17_sp4_v_t_42
T_15_21_sp4_v_t_38
T_14_23_lc_trk_g1_3
T_14_23_wire_logic_cluster/lc_0/in_0

T_15_18_wire_logic_cluster/lc_5/out
T_15_17_sp4_v_t_42
T_15_21_sp4_v_t_38
T_14_23_lc_trk_g1_3
T_14_23_wire_logic_cluster/lc_2/in_0

T_15_18_wire_logic_cluster/lc_5/out
T_15_17_sp4_v_t_42
T_15_21_sp4_v_t_38
T_14_23_lc_trk_g1_3
T_14_23_wire_logic_cluster/lc_6/in_0

T_15_18_wire_logic_cluster/lc_5/out
T_15_17_sp4_v_t_42
T_15_21_sp4_v_t_38
T_14_23_lc_trk_g1_3
T_14_23_wire_logic_cluster/lc_1/in_1

T_15_18_wire_logic_cluster/lc_5/out
T_15_17_sp4_v_t_42
T_15_21_sp4_v_t_38
T_14_23_lc_trk_g1_3
T_14_23_wire_logic_cluster/lc_3/in_1

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.c_stateZ0Z_4
T_15_19_wire_logic_cluster/lc_7/out
T_15_18_lc_trk_g1_7
T_15_18_wire_logic_cluster/lc_5/in_1

T_15_19_wire_logic_cluster/lc_7/out
T_15_19_sp4_h_l_3
T_17_19_lc_trk_g2_6
T_17_19_wire_logic_cluster/lc_7/in_3

T_15_19_wire_logic_cluster/lc_7/out
T_15_19_lc_trk_g1_7
T_15_19_wire_logic_cluster/lc_7/in_3

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.c_stateZ0Z_8
T_14_17_wire_logic_cluster/lc_1/out
T_15_18_lc_trk_g3_1
T_15_18_wire_logic_cluster/lc_5/in_3

T_14_17_wire_logic_cluster/lc_1/out
T_13_17_sp4_h_l_10
T_16_17_sp4_v_t_47
T_16_20_lc_trk_g1_7
T_16_20_wire_logic_cluster/lc_5/in_3

T_14_17_wire_logic_cluster/lc_1/out
T_14_17_lc_trk_g3_1
T_14_17_wire_logic_cluster/lc_1/in_3

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.c_stateZ0Z_6
T_16_19_wire_logic_cluster/lc_2/out
T_16_19_lc_trk_g2_2
T_16_19_wire_logic_cluster/lc_0/in_0

T_16_19_wire_logic_cluster/lc_2/out
T_16_19_lc_trk_g2_2
T_16_19_wire_logic_cluster/lc_3/in_1

T_16_19_wire_logic_cluster/lc_2/out
T_15_18_lc_trk_g3_2
T_15_18_wire_logic_cluster/lc_6/in_3

T_16_19_wire_logic_cluster/lc_2/out
T_16_19_lc_trk_g2_2
T_16_19_wire_logic_cluster/lc_1/in_3

T_16_19_wire_logic_cluster/lc_2/out
T_16_19_lc_trk_g2_2
T_16_19_wire_logic_cluster/lc_5/in_3

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.c_stateZ0Z_10
T_16_20_wire_logic_cluster/lc_4/out
T_16_19_lc_trk_g1_4
T_16_19_wire_logic_cluster/lc_0/in_1

T_16_20_wire_logic_cluster/lc_4/out
T_16_19_lc_trk_g1_4
T_16_19_input_2_3
T_16_19_wire_logic_cluster/lc_3/in_2

T_16_20_wire_logic_cluster/lc_4/out
T_16_19_lc_trk_g1_4
T_16_19_wire_logic_cluster/lc_7/in_0

T_16_20_wire_logic_cluster/lc_4/out
T_16_20_lc_trk_g0_4
T_16_20_wire_logic_cluster/lc_0/in_0

T_16_20_wire_logic_cluster/lc_4/out
T_16_20_lc_trk_g0_4
T_16_20_wire_logic_cluster/lc_3/in_1

T_16_20_wire_logic_cluster/lc_4/out
T_16_20_lc_trk_g0_4
T_16_20_wire_logic_cluster/lc_4/in_0

T_16_20_wire_logic_cluster/lc_4/out
T_16_19_lc_trk_g1_4
T_16_19_wire_logic_cluster/lc_6/in_3

End 

Net : I2C_top_level_inst1.s_load_command
T_17_19_wire_logic_cluster/lc_7/out
T_17_14_sp12_v_t_22
T_17_19_sp4_v_t_40
T_18_23_sp4_h_l_11
T_22_23_sp4_h_l_2
T_21_23_lc_trk_g0_2
T_21_23_wire_logic_cluster/lc_6/cen

T_17_19_wire_logic_cluster/lc_7/out
T_17_14_sp12_v_t_22
T_17_19_sp4_v_t_40
T_18_23_sp4_h_l_11
T_22_23_sp4_h_l_2
T_21_23_lc_trk_g0_2
T_21_23_wire_logic_cluster/lc_6/cen

T_17_19_wire_logic_cluster/lc_7/out
T_17_14_sp12_v_t_22
T_17_19_sp4_v_t_40
T_18_23_sp4_h_l_11
T_22_23_sp4_h_l_2
T_21_23_lc_trk_g0_2
T_21_23_wire_logic_cluster/lc_6/cen

T_17_19_wire_logic_cluster/lc_7/out
T_17_14_sp12_v_t_22
T_17_19_sp4_v_t_40
T_18_23_sp4_h_l_11
T_22_23_sp4_h_l_2
T_21_23_lc_trk_g0_2
T_21_23_wire_logic_cluster/lc_6/cen

T_17_19_wire_logic_cluster/lc_7/out
T_17_20_lc_trk_g0_7
T_17_20_wire_logic_cluster/lc_1/in_0

T_17_19_wire_logic_cluster/lc_7/out
T_17_14_sp12_v_t_22
T_17_17_lc_trk_g2_2
T_17_17_wire_logic_cluster/lc_2/cen

T_17_19_wire_logic_cluster/lc_7/out
T_17_14_sp12_v_t_22
T_17_17_lc_trk_g2_2
T_17_17_wire_logic_cluster/lc_2/cen

T_17_19_wire_logic_cluster/lc_7/out
T_17_14_sp12_v_t_22
T_17_17_lc_trk_g2_2
T_17_17_wire_logic_cluster/lc_2/cen

T_17_19_wire_logic_cluster/lc_7/out
T_17_14_sp12_v_t_22
T_17_17_lc_trk_g2_2
T_17_17_wire_logic_cluster/lc_2/cen

T_17_19_wire_logic_cluster/lc_7/out
T_17_19_lc_trk_g2_7
T_17_19_wire_logic_cluster/lc_6/in_1

T_17_19_wire_logic_cluster/lc_7/out
T_17_20_lc_trk_g0_7
T_17_20_wire_logic_cluster/lc_2/in_1

End 

Net : I2C_top_level_inst1.s_enable_desp_tx
T_15_19_wire_logic_cluster/lc_2/out
T_16_19_sp4_h_l_4
T_20_19_sp4_h_l_4
T_23_15_sp4_v_t_41
T_24_15_sp4_h_l_4
T_24_15_lc_trk_g0_1
T_24_15_wire_logic_cluster/lc_6/in_1

T_15_19_wire_logic_cluster/lc_2/out
T_16_19_sp4_h_l_4
T_15_19_sp4_v_t_41
T_14_23_lc_trk_g1_4
T_14_23_wire_logic_cluster/lc_7/in_0

T_15_19_wire_logic_cluster/lc_2/out
T_10_19_sp12_h_l_0
T_21_7_sp12_v_t_23
T_21_7_sp4_v_t_45
T_22_11_sp4_h_l_2
T_25_11_sp4_v_t_42
T_25_15_sp4_v_t_42
T_24_16_lc_trk_g3_2
T_24_16_wire_logic_cluster/lc_1/in_0

T_15_19_wire_logic_cluster/lc_2/out
T_10_19_sp12_h_l_0
T_21_7_sp12_v_t_23
T_21_7_sp4_v_t_45
T_22_11_sp4_h_l_2
T_25_11_sp4_v_t_42
T_25_15_sp4_v_t_42
T_24_16_lc_trk_g3_2
T_24_16_wire_logic_cluster/lc_3/in_0

T_15_19_wire_logic_cluster/lc_2/out
T_10_19_sp12_h_l_0
T_21_7_sp12_v_t_23
T_21_7_sp4_v_t_45
T_22_11_sp4_h_l_2
T_25_11_sp4_v_t_42
T_25_15_sp4_v_t_42
T_24_16_lc_trk_g3_2
T_24_16_wire_logic_cluster/lc_5/in_0

T_15_19_wire_logic_cluster/lc_2/out
T_10_19_sp12_h_l_0
T_21_7_sp12_v_t_23
T_21_7_sp4_v_t_45
T_22_11_sp4_h_l_2
T_25_11_sp4_v_t_42
T_25_15_sp4_v_t_42
T_24_16_lc_trk_g3_2
T_24_16_wire_logic_cluster/lc_7/in_0

T_15_19_wire_logic_cluster/lc_2/out
T_10_19_sp12_h_l_0
T_21_7_sp12_v_t_23
T_21_7_sp4_v_t_45
T_22_11_sp4_h_l_2
T_25_11_sp4_v_t_42
T_25_15_sp4_v_t_42
T_24_16_lc_trk_g3_2
T_24_16_wire_logic_cluster/lc_0/in_1

T_15_19_wire_logic_cluster/lc_2/out
T_10_19_sp12_h_l_0
T_21_7_sp12_v_t_23
T_21_7_sp4_v_t_45
T_22_11_sp4_h_l_2
T_25_11_sp4_v_t_42
T_25_15_sp4_v_t_42
T_24_16_lc_trk_g3_2
T_24_16_wire_logic_cluster/lc_2/in_1

T_15_19_wire_logic_cluster/lc_2/out
T_10_19_sp12_h_l_0
T_21_7_sp12_v_t_23
T_21_7_sp4_v_t_45
T_22_11_sp4_h_l_2
T_25_11_sp4_v_t_42
T_25_15_sp4_v_t_42
T_24_16_lc_trk_g3_2
T_24_16_wire_logic_cluster/lc_4/in_1

T_15_19_wire_logic_cluster/lc_2/out
T_10_19_sp12_h_l_0
T_21_7_sp12_v_t_23
T_21_7_sp4_v_t_45
T_22_11_sp4_h_l_2
T_25_11_sp4_v_t_42
T_25_15_sp4_v_t_42
T_24_16_lc_trk_g3_2
T_24_16_wire_logic_cluster/lc_6/in_1

T_15_19_wire_logic_cluster/lc_2/out
T_10_19_sp12_h_l_0
T_21_7_sp12_v_t_23
T_21_7_sp4_v_t_45
T_22_11_sp4_h_l_2
T_25_7_sp4_v_t_45
T_24_10_lc_trk_g3_5
T_24_10_wire_logic_cluster/lc_0/in_0

T_15_19_wire_logic_cluster/lc_2/out
T_10_19_sp12_h_l_0
T_21_7_sp12_v_t_23
T_21_7_sp4_v_t_45
T_22_11_sp4_h_l_2
T_25_11_sp4_v_t_42
T_24_14_lc_trk_g3_2
T_24_14_wire_logic_cluster/lc_1/in_0

T_15_19_wire_logic_cluster/lc_2/out
T_10_19_sp12_h_l_0
T_21_7_sp12_v_t_23
T_21_7_sp4_v_t_45
T_22_11_sp4_h_l_2
T_25_11_sp4_v_t_42
T_24_14_lc_trk_g3_2
T_24_14_wire_logic_cluster/lc_3/in_0

T_15_19_wire_logic_cluster/lc_2/out
T_10_19_sp12_h_l_0
T_21_7_sp12_v_t_23
T_21_7_sp4_v_t_45
T_22_11_sp4_h_l_2
T_25_11_sp4_v_t_42
T_24_14_lc_trk_g3_2
T_24_14_wire_logic_cluster/lc_5/in_0

T_15_19_wire_logic_cluster/lc_2/out
T_10_19_sp12_h_l_0
T_21_7_sp12_v_t_23
T_21_7_sp4_v_t_45
T_22_11_sp4_h_l_2
T_25_11_sp4_v_t_42
T_24_14_lc_trk_g3_2
T_24_14_wire_logic_cluster/lc_7/in_0

T_15_19_wire_logic_cluster/lc_2/out
T_10_19_sp12_h_l_0
T_21_7_sp12_v_t_23
T_21_7_sp4_v_t_45
T_22_11_sp4_h_l_2
T_25_11_sp4_v_t_42
T_24_12_lc_trk_g3_2
T_24_12_wire_logic_cluster/lc_1/in_0

T_15_19_wire_logic_cluster/lc_2/out
T_10_19_sp12_h_l_0
T_21_7_sp12_v_t_23
T_21_7_sp4_v_t_45
T_22_11_sp4_h_l_2
T_25_7_sp4_v_t_45
T_24_10_lc_trk_g3_5
T_24_10_wire_logic_cluster/lc_1/in_1

T_15_19_wire_logic_cluster/lc_2/out
T_10_19_sp12_h_l_0
T_21_7_sp12_v_t_23
T_21_7_sp4_v_t_45
T_22_11_sp4_h_l_2
T_25_7_sp4_v_t_45
T_24_10_lc_trk_g3_5
T_24_10_wire_logic_cluster/lc_7/in_1

T_15_19_wire_logic_cluster/lc_2/out
T_10_19_sp12_h_l_0
T_21_7_sp12_v_t_23
T_21_7_sp4_v_t_45
T_22_11_sp4_h_l_2
T_25_11_sp4_v_t_42
T_24_14_lc_trk_g3_2
T_24_14_wire_logic_cluster/lc_4/in_1

T_15_19_wire_logic_cluster/lc_2/out
T_10_19_sp12_h_l_0
T_21_7_sp12_v_t_23
T_21_7_sp4_v_t_45
T_22_11_sp4_h_l_2
T_25_11_sp4_v_t_42
T_24_14_lc_trk_g3_2
T_24_14_wire_logic_cluster/lc_6/in_1

T_15_19_wire_logic_cluster/lc_2/out
T_10_19_sp12_h_l_0
T_21_7_sp12_v_t_23
T_21_7_sp4_v_t_45
T_22_11_sp4_h_l_2
T_25_11_sp4_v_t_42
T_24_12_lc_trk_g3_2
T_24_12_wire_logic_cluster/lc_0/in_1

T_15_19_wire_logic_cluster/lc_2/out
T_10_19_sp12_h_l_0
T_21_7_sp12_v_t_23
T_21_7_sp4_v_t_45
T_22_11_sp4_h_l_2
T_25_11_sp4_v_t_42
T_24_12_lc_trk_g3_2
T_24_12_wire_logic_cluster/lc_2/in_1

T_15_19_wire_logic_cluster/lc_2/out
T_10_19_sp12_h_l_0
T_21_7_sp12_v_t_23
T_21_7_sp4_v_t_45
T_22_11_sp4_h_l_2
T_25_11_sp4_v_t_42
T_24_12_lc_trk_g3_2
T_24_12_wire_logic_cluster/lc_4/in_1

T_15_19_wire_logic_cluster/lc_2/out
T_10_19_sp12_h_l_0
T_21_7_sp12_v_t_23
T_21_7_sp4_v_t_45
T_22_11_sp4_h_l_2
T_25_11_sp4_v_t_42
T_24_12_lc_trk_g3_2
T_24_12_input_2_7
T_24_12_wire_logic_cluster/lc_7/in_2

T_15_19_wire_logic_cluster/lc_2/out
T_10_19_sp12_h_l_0
T_21_7_sp12_v_t_23
T_21_7_sp4_v_t_45
T_22_11_sp4_h_l_2
T_25_11_sp4_v_t_42
T_24_14_lc_trk_g3_2
T_24_14_wire_logic_cluster/lc_0/in_3

T_15_19_wire_logic_cluster/lc_2/out
T_10_19_sp12_h_l_0
T_21_7_sp12_v_t_23
T_21_7_sp4_v_t_45
T_22_11_sp4_h_l_2
T_25_11_sp4_v_t_42
T_24_14_lc_trk_g3_2
T_24_14_wire_logic_cluster/lc_2/in_3

T_15_19_wire_logic_cluster/lc_2/out
T_16_19_sp4_h_l_4
T_20_19_sp4_h_l_4
T_23_15_sp4_v_t_41
T_24_15_sp4_h_l_4
T_24_15_lc_trk_g0_1
T_24_15_wire_logic_cluster/lc_7/in_0

T_15_19_wire_logic_cluster/lc_2/out
T_16_19_sp4_h_l_4
T_20_19_sp4_h_l_4
T_23_15_sp4_v_t_41
T_24_15_sp4_h_l_4
T_24_15_lc_trk_g0_1
T_24_15_wire_logic_cluster/lc_1/in_0

T_15_19_wire_logic_cluster/lc_2/out
T_16_19_sp4_h_l_4
T_20_19_sp4_h_l_4
T_23_15_sp4_v_t_41
T_24_15_sp4_h_l_4
T_24_15_lc_trk_g0_1
T_24_15_wire_logic_cluster/lc_3/in_0

T_15_19_wire_logic_cluster/lc_2/out
T_16_19_sp4_h_l_4
T_20_19_sp4_h_l_4
T_23_15_sp4_v_t_41
T_24_15_sp4_h_l_4
T_24_15_lc_trk_g0_1
T_24_15_wire_logic_cluster/lc_5/in_0

T_15_19_wire_logic_cluster/lc_2/out
T_16_19_sp4_h_l_4
T_20_19_sp4_h_l_4
T_23_15_sp4_v_t_41
T_24_15_sp4_h_l_4
T_24_15_lc_trk_g1_1
T_24_15_wire_logic_cluster/lc_4/in_0

T_15_19_wire_logic_cluster/lc_2/out
T_16_19_sp4_h_l_4
T_20_19_sp4_h_l_4
T_23_15_sp4_v_t_41
T_24_15_sp4_h_l_4
T_24_15_lc_trk_g0_1
T_24_15_wire_logic_cluster/lc_0/in_1

T_15_19_wire_logic_cluster/lc_2/out
T_16_19_sp4_h_l_4
T_20_19_sp4_h_l_4
T_23_15_sp4_v_t_41
T_24_15_sp4_h_l_4
T_24_15_lc_trk_g0_1
T_24_15_wire_logic_cluster/lc_2/in_1

T_15_19_wire_logic_cluster/lc_2/out
T_16_19_sp4_h_l_4
T_15_19_sp4_v_t_41
T_12_23_sp4_h_l_4
T_14_23_lc_trk_g3_1
T_14_23_input_2_0
T_14_23_wire_logic_cluster/lc_0/in_2

T_15_19_wire_logic_cluster/lc_2/out
T_16_19_sp4_h_l_4
T_15_19_sp4_v_t_41
T_12_23_sp4_h_l_4
T_14_23_lc_trk_g3_1
T_14_23_input_2_2
T_14_23_wire_logic_cluster/lc_2/in_2

T_15_19_wire_logic_cluster/lc_2/out
T_16_19_sp4_h_l_4
T_15_19_sp4_v_t_41
T_14_23_lc_trk_g1_4
T_14_23_wire_logic_cluster/lc_6/in_1

T_15_19_wire_logic_cluster/lc_2/out
T_16_19_sp4_h_l_4
T_19_15_sp4_v_t_41
T_18_17_lc_trk_g1_4
T_18_17_wire_logic_cluster/lc_0/in_1

T_15_19_wire_logic_cluster/lc_2/out
T_16_19_sp4_h_l_4
T_15_19_sp4_v_t_41
T_14_23_lc_trk_g1_4
T_14_23_input_2_1
T_14_23_wire_logic_cluster/lc_1/in_2

T_15_19_wire_logic_cluster/lc_2/out
T_16_19_sp4_h_l_4
T_15_19_sp4_v_t_41
T_14_23_lc_trk_g1_4
T_14_23_input_2_3
T_14_23_wire_logic_cluster/lc_3/in_2

T_15_19_wire_logic_cluster/lc_2/out
T_15_19_lc_trk_g3_2
T_15_19_wire_logic_cluster/lc_2/in_1

T_15_19_wire_logic_cluster/lc_2/out
T_15_19_lc_trk_g3_2
T_15_19_wire_logic_cluster/lc_4/in_3

T_15_19_wire_logic_cluster/lc_2/out
T_10_19_sp12_h_l_0
T_15_19_sp4_h_l_7
T_18_19_sp4_v_t_42
T_17_20_lc_trk_g3_2
T_17_20_wire_logic_cluster/lc_3/in_0

T_15_19_wire_logic_cluster/lc_2/out
T_16_19_sp4_h_l_4
T_15_19_sp4_v_t_41
T_12_23_sp4_h_l_4
T_12_23_lc_trk_g0_1
T_12_23_wire_logic_cluster/lc_2/in_1

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.N_1378
T_20_19_wire_logic_cluster/lc_7/out
T_18_19_sp12_h_l_1
T_17_19_lc_trk_g1_1
T_17_19_input_2_4
T_17_19_wire_logic_cluster/lc_4/in_2

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.un1_c_state_6_0_0
T_20_19_wire_logic_cluster/lc_6/out
T_20_19_sp4_h_l_1
T_16_19_sp4_h_l_9
T_15_19_lc_trk_g0_1
T_15_19_input_2_5
T_15_19_wire_logic_cluster/lc_5/in_2

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.c_state_ns_i_i_2_1
T_17_20_wire_logic_cluster/lc_1/out
T_17_20_lc_trk_g0_1
T_17_20_wire_logic_cluster/lc_0/in_1

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.c_byte_counterZ0Z_0
T_17_19_wire_logic_cluster/lc_0/out
T_16_19_sp4_h_l_8
T_15_15_sp4_v_t_36
T_15_18_lc_trk_g0_4
T_15_18_wire_logic_cluster/lc_4/in_0

T_17_19_wire_logic_cluster/lc_0/out
T_17_19_lc_trk_g0_0
T_17_19_wire_logic_cluster/lc_2/in_0

T_17_19_wire_logic_cluster/lc_0/out
T_17_19_lc_trk_g3_0
T_17_19_wire_logic_cluster/lc_0/in_3

End 

Net : I2C_top_level_inst1.s_load_addr1
T_16_19_wire_logic_cluster/lc_5/out
T_17_20_lc_trk_g3_5
T_17_20_wire_logic_cluster/lc_1/in_1

T_16_19_wire_logic_cluster/lc_5/out
T_14_19_sp4_h_l_7
T_18_19_sp4_h_l_3
T_19_19_lc_trk_g3_3
T_19_19_wire_logic_cluster/lc_0/cen

T_16_19_wire_logic_cluster/lc_5/out
T_14_19_sp4_h_l_7
T_18_19_sp4_h_l_3
T_19_19_lc_trk_g3_3
T_19_19_wire_logic_cluster/lc_0/cen

T_16_19_wire_logic_cluster/lc_5/out
T_14_19_sp4_h_l_7
T_18_19_sp4_h_l_3
T_19_19_lc_trk_g3_3
T_19_19_wire_logic_cluster/lc_0/cen

T_16_19_wire_logic_cluster/lc_5/out
T_14_19_sp4_h_l_7
T_18_19_sp4_h_l_3
T_19_19_lc_trk_g3_3
T_19_19_wire_logic_cluster/lc_0/cen

T_16_19_wire_logic_cluster/lc_5/out
T_14_19_sp4_h_l_7
T_18_19_sp4_h_l_3
T_19_19_lc_trk_g3_3
T_19_19_wire_logic_cluster/lc_0/cen

T_16_19_wire_logic_cluster/lc_5/out
T_14_19_sp4_h_l_7
T_18_19_sp4_h_l_3
T_19_19_lc_trk_g3_3
T_19_19_wire_logic_cluster/lc_0/cen

T_16_19_wire_logic_cluster/lc_5/out
T_14_19_sp4_h_l_7
T_18_19_sp4_h_l_3
T_19_19_lc_trk_g3_3
T_19_19_wire_logic_cluster/lc_0/cen

T_16_19_wire_logic_cluster/lc_5/out
T_14_19_sp4_h_l_7
T_18_19_sp4_h_l_3
T_19_19_lc_trk_g3_3
T_19_19_wire_logic_cluster/lc_0/cen

T_16_19_wire_logic_cluster/lc_5/out
T_16_12_sp12_v_t_22
T_16_17_sp4_v_t_40
T_13_17_sp4_h_l_5
T_14_17_lc_trk_g2_5
T_14_17_wire_logic_cluster/lc_1/in_0

T_16_19_wire_logic_cluster/lc_5/out
T_17_20_lc_trk_g2_5
T_17_20_wire_logic_cluster/lc_2/in_3

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.N_1394_cascade_
T_15_19_wire_logic_cluster/lc_1/ltout
T_15_19_wire_logic_cluster/lc_2/in_2

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.N_1381_0_cascade_
T_15_19_wire_logic_cluster/lc_6/ltout
T_15_19_wire_logic_cluster/lc_7/in_2

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.c_byte_counterZ0Z_1
T_17_19_wire_logic_cluster/lc_2/out
T_18_18_sp4_v_t_37
T_15_18_sp4_h_l_0
T_15_18_lc_trk_g0_5
T_15_18_wire_logic_cluster/lc_4/in_1

T_17_19_wire_logic_cluster/lc_2/out
T_17_19_lc_trk_g3_2
T_17_19_wire_logic_cluster/lc_2/in_1

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.c_stateZ0Z_14
T_16_20_wire_logic_cluster/lc_7/out
T_16_18_sp4_v_t_43
T_13_18_sp4_h_l_0
T_15_18_lc_trk_g3_5
T_15_18_wire_logic_cluster/lc_7/in_1

T_16_20_wire_logic_cluster/lc_7/out
T_15_19_lc_trk_g3_7
T_15_19_input_2_0
T_15_19_wire_logic_cluster/lc_0/in_2

T_16_20_wire_logic_cluster/lc_7/out
T_15_19_lc_trk_g3_7
T_15_19_wire_logic_cluster/lc_5/in_1

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.N_1367_0
T_17_19_wire_logic_cluster/lc_1/out
T_17_16_sp4_v_t_42
T_17_19_lc_trk_g0_2
T_17_19_wire_logic_cluster/lc_0/in_0

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.c_bit_counterZ0Z_0
T_14_23_wire_logic_cluster/lc_0/out
T_14_19_sp4_v_t_37
T_15_19_sp4_h_l_5
T_16_19_lc_trk_g3_5
T_16_19_wire_logic_cluster/lc_4/in_0

T_14_23_wire_logic_cluster/lc_0/out
T_13_23_lc_trk_g3_0
T_13_23_wire_logic_cluster/lc_0/in_1

T_14_23_wire_logic_cluster/lc_0/out
T_14_11_sp12_v_t_23
T_14_17_lc_trk_g3_4
T_14_17_wire_logic_cluster/lc_0/in_1

T_14_23_wire_logic_cluster/lc_0/out
T_14_23_lc_trk_g2_0
T_14_23_wire_logic_cluster/lc_5/in_3

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.N_1354_0
T_16_19_wire_logic_cluster/lc_4/out
T_17_17_sp4_v_t_36
T_14_17_sp4_h_l_7
T_14_17_lc_trk_g0_2
T_14_17_wire_logic_cluster/lc_1/in_1

T_16_19_wire_logic_cluster/lc_4/out
T_16_19_lc_trk_g0_4
T_16_19_wire_logic_cluster/lc_1/in_1

T_16_19_wire_logic_cluster/lc_4/out
T_15_19_lc_trk_g2_4
T_15_19_wire_logic_cluster/lc_2/in_0

T_16_19_wire_logic_cluster/lc_4/out
T_15_19_lc_trk_g2_4
T_15_19_wire_logic_cluster/lc_4/in_0

T_16_19_wire_logic_cluster/lc_4/out
T_16_20_lc_trk_g1_4
T_16_20_wire_logic_cluster/lc_5/in_0

T_16_19_wire_logic_cluster/lc_4/out
T_17_19_lc_trk_g0_4
T_17_19_wire_logic_cluster/lc_7/in_1

T_16_19_wire_logic_cluster/lc_4/out
T_16_20_lc_trk_g1_4
T_16_20_wire_logic_cluster/lc_4/in_1

T_16_19_wire_logic_cluster/lc_4/out
T_15_19_lc_trk_g2_4
T_15_19_wire_logic_cluster/lc_7/in_1

T_16_19_wire_logic_cluster/lc_4/out
T_16_19_lc_trk_g0_4
T_16_19_input_2_6
T_16_19_wire_logic_cluster/lc_6/in_2

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.c_stateZ0Z_0
T_17_19_wire_logic_cluster/lc_4/out
T_17_18_sp4_v_t_40
T_14_18_sp4_h_l_11
T_15_18_lc_trk_g2_3
T_15_18_wire_logic_cluster/lc_6/in_1

T_17_19_wire_logic_cluster/lc_4/out
T_18_19_sp12_h_l_0
T_20_19_lc_trk_g0_7
T_20_19_wire_logic_cluster/lc_6/in_3

T_17_19_wire_logic_cluster/lc_4/out
T_18_19_sp12_h_l_0
T_20_19_lc_trk_g0_7
T_20_19_wire_logic_cluster/lc_7/in_0

T_17_19_wire_logic_cluster/lc_4/out
T_17_19_lc_trk_g3_4
T_17_19_wire_logic_cluster/lc_3/in_0

T_17_19_wire_logic_cluster/lc_4/out
T_17_19_lc_trk_g3_4
T_17_19_wire_logic_cluster/lc_4/in_1

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.N_113_0
T_15_18_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_37
T_17_19_sp4_h_l_0
T_17_19_lc_trk_g0_5
T_17_19_wire_logic_cluster/lc_0/in_1

T_15_18_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_37
T_17_19_sp4_h_l_0
T_17_19_lc_trk_g0_5
T_17_19_wire_logic_cluster/lc_2/in_3

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.c_bit_counterZ0Z_2
T_14_23_wire_logic_cluster/lc_3/out
T_14_19_sp4_v_t_43
T_15_19_sp4_h_l_6
T_16_19_lc_trk_g3_6
T_16_19_wire_logic_cluster/lc_4/in_1

T_14_23_wire_logic_cluster/lc_3/out
T_14_23_lc_trk_g2_3
T_14_23_wire_logic_cluster/lc_4/in_1

T_14_23_wire_logic_cluster/lc_3/out
T_13_23_lc_trk_g2_3
T_13_23_wire_logic_cluster/lc_2/in_1

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.c_bit_counterZ0Z_3
T_14_23_wire_logic_cluster/lc_2/out
T_14_19_sp4_v_t_41
T_15_19_sp4_h_l_4
T_16_19_lc_trk_g2_4
T_16_19_input_2_4
T_16_19_wire_logic_cluster/lc_4/in_2

T_14_23_wire_logic_cluster/lc_2/out
T_14_23_lc_trk_g2_2
T_14_23_wire_logic_cluster/lc_4/in_0

T_14_23_wire_logic_cluster/lc_2/out
T_13_23_lc_trk_g2_2
T_13_23_wire_logic_cluster/lc_3/in_1

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.c_bit_counterZ0Z_1
T_14_23_wire_logic_cluster/lc_1/out
T_14_19_sp4_v_t_39
T_15_19_sp4_h_l_2
T_16_19_lc_trk_g3_2
T_16_19_wire_logic_cluster/lc_4/in_3

T_14_23_wire_logic_cluster/lc_1/out
T_14_23_lc_trk_g2_1
T_14_23_wire_logic_cluster/lc_4/in_3

T_14_23_wire_logic_cluster/lc_1/out
T_13_23_lc_trk_g3_1
T_13_23_wire_logic_cluster/lc_1/in_1

End 

Net : I2C_top_level_inst1.TX_Shift_Register_inst.c_data_inZ0Z_9
T_18_17_wire_logic_cluster/lc_0/out
T_18_13_sp12_v_t_23
T_19_13_sp12_h_l_0
T_22_13_sp4_h_l_5
T_26_13_sp4_h_l_8
T_25_9_sp4_v_t_45
T_24_12_lc_trk_g3_5
T_24_12_wire_logic_cluster/lc_0/in_0

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.N_1400_cascade_
T_16_19_wire_logic_cluster/lc_1/ltout
T_16_19_wire_logic_cluster/lc_2/in_2

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.N_275_0
T_14_23_wire_logic_cluster/lc_4/out
T_14_15_sp12_v_t_23
T_14_17_lc_trk_g2_4
T_14_17_wire_logic_cluster/lc_0/in_0

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.c_new_addressZ0
T_15_19_wire_logic_cluster/lc_5/out
T_16_19_sp4_h_l_10
T_17_19_lc_trk_g2_2
T_17_19_wire_logic_cluster/lc_6/in_0

T_15_19_wire_logic_cluster/lc_5/out
T_15_19_lc_trk_g3_5
T_15_19_wire_logic_cluster/lc_6/in_0

T_15_19_wire_logic_cluster/lc_5/out
T_15_19_lc_trk_g3_5
T_15_19_wire_logic_cluster/lc_1/in_3

T_15_19_wire_logic_cluster/lc_5/out
T_15_19_lc_trk_g3_5
T_15_19_wire_logic_cluster/lc_5/in_3

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.c_state_ns_i_0_6
T_17_19_wire_logic_cluster/lc_6/out
T_16_19_lc_trk_g2_6
T_16_19_wire_logic_cluster/lc_2/in_0

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.N_1373_0
T_16_20_wire_logic_cluster/lc_2/out
T_16_20_lc_trk_g2_2
T_16_20_wire_logic_cluster/lc_6/in_0

T_16_20_wire_logic_cluster/lc_2/out
T_16_19_lc_trk_g1_2
T_16_19_wire_logic_cluster/lc_2/in_1

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.N_1367_0_cascade_
T_17_19_wire_logic_cluster/lc_1/ltout
T_17_19_wire_logic_cluster/lc_2/in_2

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.c_state_ns_i_0_14
T_15_19_wire_logic_cluster/lc_0/out
T_16_20_lc_trk_g3_0
T_16_20_wire_logic_cluster/lc_7/in_0

End 

Net : I2C_top_level_inst1.TX_Shift_Register_inst.c_data_inZ0Z_8
T_24_16_wire_logic_cluster/lc_7/out
T_24_13_sp4_v_t_38
T_21_17_sp4_h_l_3
T_17_17_sp4_h_l_6
T_18_17_lc_trk_g2_6
T_18_17_wire_logic_cluster/lc_0/in_0

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.N_1354_0_cascade_
T_16_19_wire_logic_cluster/lc_4/ltout
T_16_19_wire_logic_cluster/lc_5/in_2

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.N_275_0_cascade_
T_14_23_wire_logic_cluster/lc_4/ltout
T_14_23_wire_logic_cluster/lc_5/in_2

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.N_1373_0_cascade_
T_16_20_wire_logic_cluster/lc_2/ltout
T_16_20_wire_logic_cluster/lc_3/in_2

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.c_state_ns_2_cascade_
T_14_23_wire_logic_cluster/lc_5/ltout
T_14_23_wire_logic_cluster/lc_6/in_2

End 

Net : I2C_top_level_inst1.TX_Shift_Register_inst.c_data_inZ0Z_17
T_24_10_wire_logic_cluster/lc_7/out
T_24_5_sp12_v_t_22
T_24_14_lc_trk_g3_6
T_24_14_wire_logic_cluster/lc_0/in_1

End 

Net : I2C_top_level_inst1.TX_Shift_Register_inst.c_data_inZ0Z_14
T_24_12_wire_logic_cluster/lc_4/out
T_25_8_sp4_v_t_44
T_24_10_lc_trk_g2_1
T_24_10_wire_logic_cluster/lc_1/in_0

End 

Net : I2C_top_level_inst1.TX_Shift_Register_inst.c_data_inZ0Z_2
T_24_16_wire_logic_cluster/lc_1/out
T_24_16_lc_trk_g3_1
T_24_16_wire_logic_cluster/lc_2/in_0

End 

Net : I2C_top_level_inst1.TX_Shift_Register_inst.c_data_inZ0Z_4
T_24_16_wire_logic_cluster/lc_3/out
T_24_16_lc_trk_g1_3
T_24_16_wire_logic_cluster/lc_4/in_0

End 

Net : I2C_top_level_inst1.TX_Shift_Register_inst.c_data_inZ0Z_0
T_24_15_wire_logic_cluster/lc_7/out
T_24_16_lc_trk_g1_7
T_24_16_wire_logic_cluster/lc_0/in_0

End 

Net : I2C_top_level_inst1.TX_Shift_Register_inst.c_data_inZ0Z_11
T_24_12_wire_logic_cluster/lc_1/out
T_24_12_lc_trk_g3_1
T_24_12_wire_logic_cluster/lc_2/in_0

End 

Net : I2C_top_level_inst1.TX_Shift_Register_inst.c_data_inZ0Z_13
T_24_12_wire_logic_cluster/lc_7/out
T_24_12_lc_trk_g1_7
T_24_12_wire_logic_cluster/lc_4/in_0

End 

Net : I2C_top_level_inst1.TX_Shift_Register_inst.c_data_inZ0Z_27
T_24_15_wire_logic_cluster/lc_1/out
T_24_15_lc_trk_g3_1
T_24_15_wire_logic_cluster/lc_2/in_0

End 

Net : I2C_top_level_inst1.TX_Shift_Register_inst.c_data_inZ0Z_25
T_24_14_wire_logic_cluster/lc_7/out
T_24_15_lc_trk_g1_7
T_24_15_wire_logic_cluster/lc_0/in_0

End 

Net : I2C_top_level_inst1.TX_Shift_Register_inst.c_data_inZ0Z_16
T_24_10_wire_logic_cluster/lc_0/out
T_24_10_lc_trk_g3_0
T_24_10_wire_logic_cluster/lc_7/in_0

End 

Net : I2C_top_level_inst1.TX_Shift_Register_inst.c_data_inZ0Z_23
T_24_14_wire_logic_cluster/lc_5/out
T_24_14_lc_trk_g3_5
T_24_14_wire_logic_cluster/lc_6/in_0

End 

Net : I2C_top_level_inst1.TX_Shift_Register_inst.c_data_inZ0Z_21
T_24_14_wire_logic_cluster/lc_3/out
T_24_14_lc_trk_g1_3
T_24_14_wire_logic_cluster/lc_4/in_0

End 

Net : I2C_top_level_inst1.TX_Shift_Register_inst.c_data_inZ0Z_6
T_24_16_wire_logic_cluster/lc_5/out
T_24_16_lc_trk_g3_5
T_24_16_wire_logic_cluster/lc_6/in_0

End 

Net : I2C_top_level_inst1.TX_Shift_Register_inst.c_data_inZ0Z_28
T_24_15_wire_logic_cluster/lc_2/out
T_24_15_lc_trk_g2_2
T_24_15_wire_logic_cluster/lc_3/in_1

End 

Net : I2C_top_level_inst1.TX_Shift_Register_inst.c_data_inZ0Z_7
T_24_16_wire_logic_cluster/lc_6/out
T_24_16_lc_trk_g0_6
T_24_16_wire_logic_cluster/lc_7/in_1

End 

Net : I2C_top_level_inst1.TX_Shift_Register_inst.c_data_inZ0Z_19
T_24_14_wire_logic_cluster/lc_1/out
T_24_14_lc_trk_g2_1
T_24_14_wire_logic_cluster/lc_2/in_1

End 

Net : I2C_top_level_inst1.TX_Shift_Register_inst.c_data_inZ0Z_26
T_24_15_wire_logic_cluster/lc_0/out
T_24_15_lc_trk_g0_0
T_24_15_wire_logic_cluster/lc_1/in_1

End 

Net : I2C_top_level_inst1.TX_Shift_Register_inst.c_data_inZ0Z_18
T_24_14_wire_logic_cluster/lc_0/out
T_24_14_lc_trk_g0_0
T_24_14_wire_logic_cluster/lc_1/in_1

End 

Net : I2C_top_level_inst1.TX_Shift_Register_inst.c_data_inZ0Z_24
T_24_14_wire_logic_cluster/lc_6/out
T_24_14_lc_trk_g0_6
T_24_14_wire_logic_cluster/lc_7/in_1

End 

Net : I2C_top_level_inst1.TX_Shift_Register_inst.c_data_inZ0Z_1
T_24_16_wire_logic_cluster/lc_0/out
T_24_16_lc_trk_g0_0
T_24_16_wire_logic_cluster/lc_1/in_1

End 

Net : I2C_top_level_inst1.TX_Shift_Register_inst.c_data_inZ0Z_15
T_24_10_wire_logic_cluster/lc_1/out
T_24_10_lc_trk_g0_1
T_24_10_wire_logic_cluster/lc_0/in_1

End 

Net : I2C_top_level_inst1.TX_Shift_Register_inst.c_data_inZ0Z_30
T_24_15_wire_logic_cluster/lc_4/out
T_24_15_lc_trk_g2_4
T_24_15_wire_logic_cluster/lc_5/in_1

End 

Net : I2C_top_level_inst1.TX_Shift_Register_inst.c_data_inZ0Z_3
T_24_16_wire_logic_cluster/lc_2/out
T_24_16_lc_trk_g0_2
T_24_16_wire_logic_cluster/lc_3/in_1

End 

Net : I2C_top_level_inst1.TX_Shift_Register_inst.c_data_inZ0Z_22
T_24_14_wire_logic_cluster/lc_4/out
T_24_14_lc_trk_g0_4
T_24_14_wire_logic_cluster/lc_5/in_1

End 

Net : I2C_top_level_inst1.TX_Shift_Register_inst.c_data_inZ0Z_10
T_24_12_wire_logic_cluster/lc_0/out
T_24_12_lc_trk_g0_0
T_24_12_wire_logic_cluster/lc_1/in_1

End 

Net : I2C_top_level_inst1.TX_Shift_Register_inst.c_data_inZ0Z_29
T_24_15_wire_logic_cluster/lc_3/out
T_24_15_lc_trk_g0_3
T_24_15_wire_logic_cluster/lc_4/in_1

End 

Net : I2C_top_level_inst1.TX_Shift_Register_inst.c_data_inZ0Z_20
T_24_14_wire_logic_cluster/lc_2/out
T_24_14_lc_trk_g2_2
T_24_14_wire_logic_cluster/lc_3/in_1

End 

Net : I2C_top_level_inst1.TX_Shift_Register_inst.c_data_inZ0Z_5
T_24_16_wire_logic_cluster/lc_4/out
T_24_16_lc_trk_g0_4
T_24_16_wire_logic_cluster/lc_5/in_1

End 

Net : I2C_top_level_inst1.TX_Shift_Register_inst.c_data_inZ0Z_12
T_24_12_wire_logic_cluster/lc_2/out
T_24_12_lc_trk_g0_2
T_24_12_wire_logic_cluster/lc_7/in_3

End 

Net : mcu_data_c
T_6_15_wire_logic_cluster/lc_0/out
T_3_15_sp12_h_l_0
T_2_3_sp12_v_t_23
T_2_5_sp4_v_t_43
T_0_5_span4_horz_30
T_0_5_lc_trk_g0_6
T_0_5_wire_io_cluster/io_0/D_OUT_0

End 

Net : mcu_sclk_c
T_4_14_wire_logic_cluster/lc_7/out
T_4_11_sp4_v_t_38
T_4_7_sp4_v_t_38
T_0_7_span4_horz_3
T_0_7_lc_trk_g1_3
T_0_7_wire_io_cluster/io_0/D_OUT_0

End 

Net : rst_n_c
T_27_33_wire_io_cluster/io_0/D_IN_0
T_27_32_sp4_v_t_40
T_24_32_sp4_h_l_11
T_20_32_sp4_h_l_2
T_16_32_sp4_h_l_5
T_16_32_lc_trk_g1_0
T_16_32_wire_logic_cluster/lc_2/in_3

T_27_33_wire_io_cluster/io_0/D_IN_0
T_27_25_sp12_v_t_23
T_16_25_sp12_h_l_0
T_4_25_sp12_h_l_0
T_13_25_lc_trk_g1_4
T_13_25_wire_logic_cluster/lc_0/in_3

T_27_33_wire_io_cluster/io_0/D_IN_0
T_27_25_sp12_v_t_23
T_27_13_sp12_v_t_23
T_27_13_sp4_v_t_45
T_24_13_sp4_h_l_2
T_20_13_sp4_h_l_10
T_16_13_sp4_h_l_10
T_17_13_lc_trk_g2_2
T_17_13_wire_logic_cluster/lc_4/cen

T_27_33_wire_io_cluster/io_0/D_IN_0
T_27_29_sp12_v_t_23
T_16_29_sp12_h_l_0
T_15_17_sp12_v_t_23
T_15_15_sp4_v_t_47
T_12_15_sp4_h_l_4
T_8_15_sp4_h_l_4
T_9_15_lc_trk_g3_4
T_9_15_wire_logic_cluster/lc_5/in_0

T_27_33_wire_io_cluster/io_0/D_IN_0
T_27_29_sp12_v_t_23
T_16_29_sp12_h_l_0
T_15_17_sp12_v_t_23
T_15_15_sp4_v_t_47
T_12_15_sp4_h_l_4
T_8_15_sp4_h_l_4
T_9_15_lc_trk_g3_4
T_9_15_wire_logic_cluster/lc_6/in_3

T_27_33_wire_io_cluster/io_0/D_IN_0
T_27_29_sp12_v_t_23
T_16_29_sp12_h_l_0
T_15_17_sp12_v_t_23
T_15_15_sp4_v_t_47
T_12_15_sp4_h_l_4
T_8_15_sp4_h_l_4
T_9_15_lc_trk_g3_4
T_9_15_input_2_1
T_9_15_wire_logic_cluster/lc_1/in_2

End 

Net : rst_n_c_i
T_16_32_wire_logic_cluster/lc_2/out
T_16_33_lc_trk_g1_2
T_16_33_wire_gbuf/in

End 

Net : rst_n_c_i_g
T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_29_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_29_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_29_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_28_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_28_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_28_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_28_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_27_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_27_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_27_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_27_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_27_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_28_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_28_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_27_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_27_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_27_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_27_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_27_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_27_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_27_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_27_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_7_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_7_wire_logic_cluster/lc_5/s_r

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data_RNI7VVC1Z0Z_23_cascade_
T_7_18_wire_logic_cluster/lc_2/ltout
T_7_18_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_RNIKUT93Z0Z_0_cascade_
T_6_16_wire_logic_cluster/lc_3/ltout
T_6_16_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_RNIJEL32Z0Z_0
T_6_16_wire_logic_cluster/lc_5/out
T_6_16_lc_trk_g0_5
T_6_16_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_RNI4QS01Z0Z_0
T_7_18_wire_logic_cluster/lc_4/out
T_7_18_lc_trk_g3_4
T_7_18_wire_logic_cluster/lc_3/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.N_1844
T_12_22_wire_logic_cluster/lc_2/out
T_12_21_sp4_v_t_36
T_13_21_sp4_h_l_1
T_14_21_lc_trk_g2_1
T_14_21_wire_logic_cluster/lc_6/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.N_1862
T_17_22_wire_logic_cluster/lc_1/out
T_17_22_sp4_h_l_7
T_16_18_sp4_v_t_42
T_15_21_lc_trk_g3_2
T_15_21_wire_logic_cluster/lc_3/in_0

T_17_22_wire_logic_cluster/lc_1/out
T_17_22_sp4_h_l_7
T_16_18_sp4_v_t_42
T_15_21_lc_trk_g3_2
T_15_21_wire_logic_cluster/lc_0/in_3

End 

Net : s_sda_i
T_0_28_wire_io_cluster/io_0/D_IN_0
T_0_28_span12_horz_0
T_12_16_sp12_v_t_23
T_12_20_sp4_v_t_41
T_13_20_sp4_h_l_4
T_16_16_sp4_v_t_47
T_16_18_lc_trk_g2_2
T_16_18_wire_logic_cluster/lc_0/in_0

T_0_28_wire_io_cluster/io_0/D_IN_0
T_0_28_span12_horz_0
T_13_28_sp12_h_l_0
T_20_28_sp4_h_l_9
T_23_24_sp4_v_t_38
T_23_20_sp4_v_t_43
T_23_23_lc_trk_g1_3
T_23_23_wire_logic_cluster/lc_0/in_0

T_0_28_wire_io_cluster/io_0/D_IN_0
T_0_28_span12_horz_0
T_13_28_sp12_h_l_0
T_20_28_sp4_h_l_9
T_23_24_sp4_v_t_38
T_23_20_sp4_v_t_43
T_24_20_sp4_h_l_6
T_28_20_sp4_h_l_9
T_32_20_sp4_h_l_0
T_33_16_span4_vert_t_14
T_33_17_lc_trk_g1_6
T_33_17_wire_gbuf/in

End 

Net : s_sda_i_g
T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_19_glb2local_2
T_15_19_lc_trk_g0_6
T_15_19_wire_logic_cluster/lc_3/in_1

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_19_glb2local_2
T_15_19_lc_trk_g0_6
T_15_19_wire_logic_cluster/lc_0/in_0

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_26_wire_logic_cluster/lc_3/clk

End 

Net : scl_c
T_7_33_wire_io_cluster/io_1/D_IN_0
T_7_33_span4_horz_r_2
T_11_30_sp4_v_t_37
T_11_26_sp4_v_t_45
T_12_26_sp4_h_l_8
T_13_26_lc_trk_g3_0
T_13_26_wire_logic_cluster/lc_0/in_3

T_7_33_wire_io_cluster/io_1/D_IN_0
T_7_23_sp12_v_t_23
T_7_21_sp4_v_t_47
T_8_21_sp4_h_l_3
T_11_17_sp4_v_t_38
T_10_18_lc_trk_g2_6
T_10_18_wire_logic_cluster/lc_4/in_0

T_7_33_wire_io_cluster/io_1/D_IN_0
T_7_33_span4_horz_r_2
T_11_30_sp4_v_t_37
T_11_26_sp4_v_t_45
T_12_26_sp4_h_l_8
T_16_26_sp4_h_l_11
T_19_22_sp4_v_t_46
T_20_22_sp4_h_l_4
T_22_22_lc_trk_g2_1
T_22_22_wire_logic_cluster/lc_6/in_3

T_7_33_wire_io_cluster/io_1/D_IN_0
T_7_27_sp12_v_t_23
T_7_15_sp12_v_t_23
T_7_3_sp12_v_t_23
T_8_3_sp12_h_l_0
T_13_3_sp4_h_l_7
T_16_0_span4_vert_31
T_16_0_span4_horz_r_1
T_17_0_lc_trk_g0_5
T_17_0_wire_gbuf/in

End 

Net : scl_c_g
T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_17_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_17_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_17_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_17_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_10_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_18_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_18_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_17_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_19_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_18_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_18_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_18_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_18_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_18_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_18_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_18_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_17_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_19_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_19_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_20_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_19_19_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_19_19_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_19_19_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_19_19_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_19_19_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_19_19_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_19_19_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_19_19_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_14_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_19_20_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_19_20_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_19_20_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_19_20_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_19_20_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_19_20_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_19_20_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_19_20_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_15_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_16_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_23_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_23_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_23_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_23_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_23_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_24_wire_logic_cluster/lc_3/clk

End 

Net : sclk1_c
T_6_16_wire_logic_cluster/lc_4/out
T_0_16_span12_horz_4
T_0_16_lc_trk_g0_4
T_0_16_wire_io_cluster/io_0/D_OUT_0

End 

Net : sda_o
T_12_23_wire_logic_cluster/lc_2/out
T_12_22_sp4_v_t_36
T_9_26_sp4_h_l_1
T_5_26_sp4_h_l_4
T_0_26_span4_horz_7
T_0_26_span4_vert_t_13
T_0_28_lc_trk_g0_1
T_0_28_wire_io_cluster/io_0/OUT_ENB

End 

Net : sdin0_c
T_16_33_wire_io_cluster/io_1/D_IN_0
T_16_27_sp12_v_t_23
T_5_27_sp12_h_l_0
T_4_15_sp12_v_t_23
T_5_15_sp12_h_l_0
T_6_15_lc_trk_g1_4
T_6_15_wire_logic_cluster/lc_0/in_3

End 

Net : sdin1_c
T_21_33_wire_io_cluster/io_1/D_IN_0
T_21_27_sp12_v_t_23
T_10_27_sp12_h_l_0
T_9_15_sp12_v_t_23
T_0_15_span12_horz_7
T_6_15_lc_trk_g1_3
T_6_15_input_2_0
T_6_15_wire_logic_cluster/lc_0/in_2

End 

Net : serial_out_testing_c
T_17_13_wire_logic_cluster/lc_0/out
T_17_1_sp12_v_t_23
T_18_1_sp12_h_l_0
T_27_1_sp4_h_l_11
T_31_1_sp4_h_l_7
T_33_1_span4_vert_t_13
T_33_4_lc_trk_g0_5
T_33_4_wire_io_cluster/io_1/D_OUT_0

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.N_1873_0
T_15_21_wire_logic_cluster/lc_1/out
T_15_21_lc_trk_g3_1
T_15_21_wire_logic_cluster/lc_3/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.N_1874_0
T_15_21_wire_logic_cluster/lc_0/out
T_15_21_lc_trk_g0_0
T_15_21_wire_logic_cluster/lc_4/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.N_1880
T_16_21_wire_logic_cluster/lc_2/out
T_15_21_lc_trk_g2_2
T_15_21_wire_logic_cluster/lc_3/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.N_1945
T_12_21_wire_logic_cluster/lc_6/out
T_10_21_sp4_h_l_9
T_14_21_sp4_h_l_5
T_14_21_lc_trk_g1_0
T_14_21_wire_logic_cluster/lc_6/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.N_1946_2_cascade_
T_14_21_wire_logic_cluster/lc_5/ltout
T_14_21_wire_logic_cluster/lc_6/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.N_1949_cascade_
T_15_21_wire_logic_cluster/lc_5/ltout
T_15_21_wire_logic_cluster/lc_6/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.N_1950
T_15_21_wire_logic_cluster/lc_3/out
T_15_21_lc_trk_g0_3
T_15_21_wire_logic_cluster/lc_6/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_i_2_8
T_13_22_wire_logic_cluster/lc_2/out
T_13_22_sp4_h_l_9
T_16_18_sp4_v_t_38
T_15_21_lc_trk_g2_6
T_15_21_wire_logic_cluster/lc_0/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.stop_fpga2_0_0_0_a2_0_1_cascade_
T_15_21_wire_logic_cluster/lc_2/ltout
T_15_21_wire_logic_cluster/lc_3/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.stop_fpga2_0_0_0_a2_2_cascade_
T_15_21_wire_logic_cluster/lc_4/ltout
T_15_21_wire_logic_cluster/lc_5/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.c_state_d_2
T_11_16_wire_logic_cluster/lc_2/out
T_11_16_sp4_h_l_9
T_7_16_sp4_h_l_0
T_6_16_lc_trk_g0_0
T_6_16_wire_logic_cluster/lc_3/in_1

End 

Net : bfn_21_27_0_
Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.N_1458
T_6_16_wire_logic_cluster/lc_2/out
T_6_16_lc_trk_g2_2
T_6_16_wire_logic_cluster/lc_5/in_1

T_6_16_wire_logic_cluster/lc_2/out
T_6_15_lc_trk_g0_2
T_6_15_wire_logic_cluster/lc_0/in_0

T_6_16_wire_logic_cluster/lc_2/out
T_6_16_sp4_h_l_9
T_5_12_sp4_v_t_39
T_4_14_lc_trk_g0_2
T_4_14_wire_logic_cluster/lc_7/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.N_237_cascade_
T_6_21_wire_logic_cluster/lc_1/ltout
T_6_21_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.N_331_cascade_
T_7_22_wire_logic_cluster/lc_1/ltout
T_7_22_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.N_333
T_6_20_wire_logic_cluster/lc_1/out
T_6_18_sp4_v_t_47
T_5_22_lc_trk_g2_2
T_5_22_input_2_2
T_5_22_wire_logic_cluster/lc_2/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.c_state_RNIPJA61_0
T_6_22_wire_logic_cluster/lc_6/out
T_6_22_lc_trk_g0_6
T_6_22_wire_logic_cluster/lc_5/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.c_state_RNIPJA61_0_cascade_
T_6_22_wire_logic_cluster/lc_6/ltout
T_6_22_wire_logic_cluster/lc_7/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.csb_u_i_a2_0_0_cascade_
T_7_22_wire_logic_cluster/lc_0/ltout
T_7_22_wire_logic_cluster/lc_1/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.dout_u_i_0
T_6_22_wire_logic_cluster/lc_5/out
T_6_21_lc_trk_g0_5
T_6_21_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.sclk_u_i_0
T_6_22_wire_logic_cluster/lc_7/out
T_5_22_lc_trk_g2_7
T_5_22_wire_logic_cluster/lc_2/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.dout_read
T_5_19_wire_logic_cluster/lc_6/out
T_5_18_sp4_v_t_44
T_6_18_sp4_h_l_9
T_7_18_lc_trk_g2_1
T_7_18_wire_logic_cluster/lc_4/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.dout_conf
T_17_14_wire_logic_cluster/lc_7/out
T_7_14_sp12_h_l_1
T_9_14_sp4_h_l_2
T_8_14_sp4_v_t_45
T_7_18_lc_trk_g2_0
T_7_18_wire_logic_cluster/lc_2/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.csb_u_i_a2_0
T_9_17_wire_logic_cluster/lc_6/out
T_9_17_lc_trk_g3_6
T_9_17_wire_logic_cluster/lc_4/in_1

End 

Net : I2C_top_level_inst1.c_state4_0_i_g
T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_10_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_11_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_10_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_10_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_11_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_9_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_10_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_8_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_9_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_10_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_11_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_9_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_10_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_19_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_19_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_19_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_19_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_19_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_7_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_9_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_10_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_10_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_23_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_8_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_9_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_22_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_22_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_22_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_9_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_10_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_19_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_20_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_20_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_21_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_23_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_19_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_21_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_21_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_21_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_22_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_23_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_24_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_24_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_8_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_19_9_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_20_10_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_20_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_20_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_21_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_21_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_21_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_21_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_22_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_22_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_23_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_23_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_23_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_23_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_20_8_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_23_11_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_23_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_23_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_24_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_24_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_21_7_wire_logic_cluster/lc_5/s_r

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.csb_u_i_a2_0_0_cascade_
T_9_17_wire_logic_cluster/lc_3/ltout
T_9_17_wire_logic_cluster/lc_4/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.N_46
T_11_16_wire_logic_cluster/lc_6/out
T_11_16_sp4_h_l_1
T_10_16_sp4_v_t_36
T_9_17_lc_trk_g2_4
T_9_17_wire_logic_cluster/lc_3/in_1

T_11_16_wire_logic_cluster/lc_6/out
T_2_16_sp12_h_l_0
T_6_16_lc_trk_g0_3
T_6_16_wire_logic_cluster/lc_5/in_0

T_11_16_wire_logic_cluster/lc_6/out
T_2_16_sp12_h_l_0
T_6_16_lc_trk_g0_3
T_6_16_wire_logic_cluster/lc_3/in_0

T_11_16_wire_logic_cluster/lc_6/out
T_2_16_sp12_h_l_0
T_5_16_sp4_h_l_5
T_8_16_sp4_v_t_40
T_7_18_lc_trk_g0_5
T_7_18_wire_logic_cluster/lc_4/in_1

T_11_16_wire_logic_cluster/lc_6/out
T_2_16_sp12_h_l_0
T_5_16_sp4_h_l_5
T_8_16_sp4_v_t_40
T_7_18_lc_trk_g0_5
T_7_18_wire_logic_cluster/lc_2/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.dout_read
T_6_21_wire_logic_cluster/lc_0/out
T_6_21_lc_trk_g3_0
T_6_21_wire_logic_cluster/lc_2/in_1

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.N_377_1
T_6_20_wire_logic_cluster/lc_3/out
T_6_20_lc_trk_g0_3
T_6_20_input_2_1
T_6_20_wire_logic_cluster/lc_1/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.N_376
T_6_20_wire_logic_cluster/lc_2/out
T_6_10_sp12_v_t_23
T_6_15_lc_trk_g2_7
T_6_15_wire_logic_cluster/lc_0/in_1

T_6_20_wire_logic_cluster/lc_2/out
T_6_10_sp12_v_t_23
T_6_14_sp4_v_t_41
T_3_14_sp4_h_l_4
T_4_14_lc_trk_g3_4
T_4_14_wire_logic_cluster/lc_7/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.dout_conf
T_22_14_wire_logic_cluster/lc_3/out
T_16_14_sp12_h_l_1
T_4_14_sp12_h_l_1
T_4_14_sp4_h_l_0
T_7_14_sp4_v_t_37
T_7_18_sp4_v_t_38
T_6_21_lc_trk_g2_6
T_6_21_wire_logic_cluster/lc_1/in_3

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.csb_u_i_0
T_7_22_wire_logic_cluster/lc_2/out
T_6_22_lc_trk_g3_2
T_6_22_input_2_1
T_6_22_wire_logic_cluster/lc_1/in_2

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.csb_u_i_a2_1_0
T_9_20_wire_logic_cluster/lc_4/out
T_8_20_sp4_h_l_0
T_7_20_sp4_v_t_37
T_6_22_lc_trk_g1_0
T_6_22_wire_logic_cluster/lc_1/in_0

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.dout_op
T_9_21_wire_logic_cluster/lc_7/out
T_7_21_sp12_h_l_1
T_6_21_lc_trk_g1_1
T_6_21_wire_logic_cluster/lc_1/in_1

End 

Net : I2C_top_level_inst1.I2C_FSM_inst.c_state4_0_iZ0
T_9_15_wire_logic_cluster/lc_6/out
T_9_15_sp4_h_l_1
T_5_15_sp4_h_l_1
T_0_15_span4_horz_1
T_0_15_span4_vert_t_12
T_0_16_lc_trk_g1_4
T_0_16_wire_gbuf/in

End 

Net : I2C_top_level_inst1.s_stop
T_10_18_wire_logic_cluster/lc_4/out
T_10_14_sp4_v_t_45
T_9_15_lc_trk_g3_5
T_9_15_wire_logic_cluster/lc_5/in_3

T_10_18_wire_logic_cluster/lc_4/out
T_10_14_sp4_v_t_45
T_9_15_lc_trk_g3_5
T_9_15_wire_logic_cluster/lc_6/in_0

T_10_18_wire_logic_cluster/lc_4/out
T_11_17_sp4_v_t_41
T_12_21_sp4_h_l_4
T_16_21_sp4_h_l_0
T_20_21_sp4_h_l_3
T_22_21_lc_trk_g2_6
T_22_21_wire_logic_cluster/lc_5/in_3

End 

Net : I2C_top_level_inst1.s_start
T_13_26_wire_logic_cluster/lc_0/out
T_13_23_sp4_v_t_40
T_13_24_lc_trk_g3_0
T_13_24_wire_logic_cluster/lc_5/in_0

T_13_26_wire_logic_cluster/lc_0/out
T_13_23_sp4_v_t_40
T_13_19_sp4_v_t_40
T_14_19_sp4_h_l_5
T_15_19_lc_trk_g2_5
T_15_19_wire_logic_cluster/lc_5/in_0

T_13_26_wire_logic_cluster/lc_0/out
T_13_23_sp4_v_t_40
T_13_19_sp4_v_t_40
T_14_19_sp4_h_l_5
T_17_19_sp4_v_t_47
T_16_20_lc_trk_g3_7
T_16_20_wire_logic_cluster/lc_2/in_0

T_13_26_wire_logic_cluster/lc_0/out
T_13_23_sp4_v_t_40
T_13_19_sp4_v_t_40
T_14_19_sp4_h_l_5
T_17_19_sp4_v_t_47
T_16_20_lc_trk_g3_7
T_16_20_wire_logic_cluster/lc_1/in_1

T_13_26_wire_logic_cluster/lc_0/out
T_13_23_sp4_v_t_40
T_13_19_sp4_v_t_40
T_14_19_sp4_h_l_5
T_15_19_lc_trk_g2_5
T_15_19_wire_logic_cluster/lc_0/in_1

T_13_26_wire_logic_cluster/lc_0/out
T_13_23_sp4_v_t_40
T_13_19_sp4_v_t_40
T_14_19_sp4_h_l_5
T_16_19_lc_trk_g3_0
T_16_19_wire_logic_cluster/lc_6/in_1

T_13_26_wire_logic_cluster/lc_0/out
T_13_23_sp4_v_t_40
T_13_19_sp4_v_t_40
T_14_19_sp4_h_l_5
T_16_19_lc_trk_g3_0
T_16_19_wire_logic_cluster/lc_5/in_0

T_13_26_wire_logic_cluster/lc_0/out
T_13_22_sp4_v_t_37
T_13_18_sp4_v_t_37
T_14_18_sp4_h_l_0
T_15_18_lc_trk_g2_0
T_15_18_wire_logic_cluster/lc_6/in_0

T_13_26_wire_logic_cluster/lc_0/out
T_13_23_sp4_v_t_40
T_13_19_sp4_v_t_40
T_14_19_sp4_h_l_5
T_16_19_lc_trk_g3_0
T_16_19_wire_logic_cluster/lc_3/in_0

T_13_26_wire_logic_cluster/lc_0/out
T_13_23_sp4_v_t_40
T_13_19_sp4_v_t_40
T_14_19_sp4_h_l_5
T_16_19_lc_trk_g3_0
T_16_19_wire_logic_cluster/lc_1/in_0

T_13_26_wire_logic_cluster/lc_0/out
T_13_23_sp4_v_t_40
T_13_19_sp4_v_t_40
T_14_19_sp4_h_l_5
T_16_19_lc_trk_g3_0
T_16_19_input_2_7
T_16_19_wire_logic_cluster/lc_7/in_2

T_13_26_wire_logic_cluster/lc_0/out
T_10_26_sp12_h_l_0
T_19_26_sp4_h_l_11
T_22_22_sp4_v_t_46
T_22_23_lc_trk_g3_6
T_22_23_wire_logic_cluster/lc_6/in_3

T_13_26_wire_logic_cluster/lc_0/out
T_13_23_sp4_v_t_40
T_13_19_sp4_v_t_40
T_14_19_sp4_h_l_5
T_18_19_sp4_h_l_5
T_20_19_lc_trk_g2_0
T_20_19_wire_logic_cluster/lc_7/in_1

End 

Net : I2C_top_level_inst1.N_4_0_cascade_
T_17_20_wire_logic_cluster/lc_2/ltout
T_17_20_wire_logic_cluster/lc_3/in_2

End 

Net : I2C_top_level_inst1.s_sda_o_txZ0
T_17_20_wire_logic_cluster/lc_7/out
T_17_20_lc_trk_g1_7
T_17_20_wire_logic_cluster/lc_3/in_1

End 

Net : I2C_top_level_inst1.N_259
T_17_20_wire_logic_cluster/lc_3/out
T_17_11_sp12_v_t_22
T_6_23_sp12_h_l_1
T_12_23_lc_trk_g0_6
T_12_23_wire_logic_cluster/lc_2/in_0

End 

Net : bfn_9_22_0_
Net : bfn_6_19_0_
Net : bfn_5_16_0_
Net : I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_resetter_rst_RNOZ0
T_9_15_wire_logic_cluster/lc_5/out
T_10_13_sp4_v_t_38
T_10_17_sp4_v_t_43
T_11_21_sp4_h_l_6
T_15_21_sp4_h_l_9
T_18_17_sp4_v_t_44
T_18_18_lc_trk_g2_4
T_18_18_wire_logic_cluster/lc_5/s_r

End 

Net : bfn_18_20_0_
Net : bfn_12_20_0_
Net : bfn_11_19_0_
Net : bfn_11_15_0_
Net : I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_resetter_rstZ0
T_18_18_wire_logic_cluster/lc_6/out
T_16_18_sp4_h_l_9
T_15_14_sp4_v_t_39
T_14_17_lc_trk_g2_7
T_14_17_wire_logic_cluster/lc_3/in_0

End 

Net : I2C_top_level_inst1.I2C_Control_StartUp_inst.start_resetterZ0
T_13_24_wire_logic_cluster/lc_5/out
T_13_25_lc_trk_g1_5
T_13_25_wire_logic_cluster/lc_0/in_0

End 

Net : I2C_top_level_inst1.I2C_Control_StartUp_inst.rst_neg_i
T_13_25_wire_logic_cluster/lc_0/out
T_13_23_sp4_v_t_45
T_13_26_lc_trk_g1_5
T_13_26_wire_logic_cluster/lc_5/s_r

End 

Net : N_528_0
T_14_21_wire_logic_cluster/lc_6/out
T_14_20_sp4_v_t_44
T_11_20_sp4_h_l_9
T_7_20_sp4_h_l_0
T_3_20_sp4_h_l_8
T_0_20_span4_horz_32
T_0_20_lc_trk_g0_0
T_0_20_wire_io_cluster/io_0/D_OUT_0

End 

Net : N_29
T_7_18_wire_logic_cluster/lc_3/out
T_7_17_sp12_v_t_22
T_7_24_sp4_v_t_38
T_7_28_sp4_v_t_38
T_7_32_sp4_v_t_43
T_3_33_span4_horz_r_3
T_6_33_lc_trk_g1_7
T_6_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : I2C_top_level_inst1.I2C_Control_StartUp_inst.N_8_i
T_14_17_wire_logic_cluster/lc_3/out
T_12_17_sp4_h_l_3
T_8_17_sp4_h_l_3
T_11_17_sp4_v_t_45
T_10_18_lc_trk_g3_5
T_10_18_wire_logic_cluster/lc_5/s_r

End 

Net : cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.dout_op
T_10_17_wire_logic_cluster/lc_5/out
T_8_17_sp4_h_l_7
T_7_17_sp4_v_t_42
T_7_18_lc_trk_g3_2
T_7_18_wire_logic_cluster/lc_2/in_1

End 

Net : N_1822_0
T_9_17_wire_logic_cluster/lc_4/out
T_2_17_sp12_h_l_0
T_1_5_sp12_v_t_23
T_1_3_sp4_v_t_47
T_0_3_span4_horz_41
T_0_3_lc_trk_g1_1
T_0_3_wire_io_cluster/io_0/D_OUT_0

End 

Net : N_1821_0
T_5_22_wire_logic_cluster/lc_2/out
T_5_22_sp4_h_l_9
T_4_22_sp4_v_t_38
T_4_26_sp4_v_t_43
T_4_30_sp4_v_t_39
T_4_33_lc_trk_g1_7
T_4_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : N_1820_0
T_6_22_wire_logic_cluster/lc_1/out
T_6_19_sp12_v_t_22
T_6_26_sp4_v_t_38
T_6_30_sp4_v_t_43
T_2_33_span4_horz_r_3
T_2_33_lc_trk_g0_3
T_2_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : clock_c_g
T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_1_wire_bram/ram/RCLK

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_2_wire_bram/ram/WCLK

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_3_wire_bram/ram/RCLK

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_4_wire_bram/ram/WCLK

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_5_wire_bram/ram/RCLK

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_6_wire_bram/ram/WCLK

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_9_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_11_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_22_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_22_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_22_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_22_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_22_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_22_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_22_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_22_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_7_wire_bram/ram/RCLK

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_8_wire_bram/ram/WCLK

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_11_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_22_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_22_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_22_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_22_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_22_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_23_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_23_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_23_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_23_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_23_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_23_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_11_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_22_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_22_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_23_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_10_wire_bram/ram/WCLK

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_9_wire_bram/ram/RCLK

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_22_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_23_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_11_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_22_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_22_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_22_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_22_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_23_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_24_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_24_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_24_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_11_wire_bram/ram/RCLK

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_12_wire_bram/ram/WCLK

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_9_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_11_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_11_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_11_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_11_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_11_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_22_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_23_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_23_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_23_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_23_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_23_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_23_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_23_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_23_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_11_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_22_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_23_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_24_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_7_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_13_wire_bram/ram/RCLK

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_14_wire_bram/ram/WCLK

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_11_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_22_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_23_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_9_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_11_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_22_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_22_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_22_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_23_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_7_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_15_wire_bram/ram/RCLK

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_16_wire_bram/ram/WCLK

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_9_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_7_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_7_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_22_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_23_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_24_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_24_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_9_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_9_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_9_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_9_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_9_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_9_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_11_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_22_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_22_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_23_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_23_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_23_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_23_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_7_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_9_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_14_glb2local_0
T_4_14_lc_trk_g0_4
T_4_14_wire_logic_cluster/lc_7/in_1

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_6_16_glb2local_3
T_6_16_lc_trk_g0_7
T_6_16_wire_logic_cluster/lc_4/in_1

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_11_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_22_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_22_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_22_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_6_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_7_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_22_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_22_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_22_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_22_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_22_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_23_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_23_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_24_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_6_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_7_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_9_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_28_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_28_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_28_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_28_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_22_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_22_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_22_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_22_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_22_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_24_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_6_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_6_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_6_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_6_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_6_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_7_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_9_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_9_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_9_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_9_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_9_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_29_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_29_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_29_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_28_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_28_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_22_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_22_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_23_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_6_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_7_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_6_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_22_glb2local_0
T_5_22_lc_trk_g0_4
T_5_22_wire_logic_cluster/lc_2/in_0

End 

Net : clock_ibuf_gb_io_gb_input
T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_16
T_4_18_sp12_v_t_23
T_4_6_sp12_v_t_23
T_5_6_sp12_h_l_0
T_16_0_span12_vert_11
T_16_0_lc_trk_g0_3
T_16_0_wire_gbuf/in

End 

Net : CONSTANT_ONE_NET
T_14_17_wire_logic_cluster/lc_6/out
T_13_17_sp12_h_l_0
T_20_17_sp4_h_l_9
T_19_17_sp4_v_t_38
T_18_18_lc_trk_g2_6
T_18_18_wire_logic_cluster/lc_6/in_0

T_14_17_wire_logic_cluster/lc_6/out
T_13_17_sp12_h_l_0
T_20_17_sp4_h_l_9
T_19_17_sp4_v_t_38
T_18_18_lc_trk_g2_6
T_18_18_wire_logic_cluster/lc_1/in_1

T_14_17_wire_logic_cluster/lc_6/out
T_13_17_sp12_h_l_0
T_20_17_sp4_h_l_9
T_19_17_sp4_v_t_38
T_18_18_lc_trk_g2_6
T_18_18_input_2_2
T_18_18_wire_logic_cluster/lc_2/in_2

T_14_17_wire_logic_cluster/lc_6/out
T_13_17_sp12_h_l_0
T_20_17_sp4_h_l_9
T_19_17_sp4_v_t_38
T_18_18_lc_trk_g2_6
T_18_18_wire_logic_cluster/lc_3/in_1

T_14_17_wire_logic_cluster/lc_6/out
T_15_14_sp4_v_t_37
T_16_18_sp4_h_l_6
T_18_18_lc_trk_g2_3
T_18_18_wire_logic_cluster/lc_4/in_1

T_14_17_wire_logic_cluster/lc_6/out
T_15_14_sp4_v_t_37
T_16_18_sp4_h_l_6
T_12_18_sp4_h_l_6
T_8_18_sp4_h_l_9
T_9_18_lc_trk_g2_1
T_9_18_input_2_5
T_9_18_wire_logic_cluster/lc_5/in_2

T_14_17_wire_logic_cluster/lc_6/out
T_15_14_sp4_v_t_37
T_16_18_sp4_h_l_6
T_12_18_sp4_h_l_6
T_8_18_sp4_h_l_9
T_9_18_lc_trk_g3_1
T_9_18_input_2_6
T_9_18_wire_logic_cluster/lc_6/in_2

T_14_17_wire_logic_cluster/lc_6/out
T_13_17_sp4_h_l_4
T_9_17_sp4_h_l_4
T_8_13_sp4_v_t_41
T_8_15_lc_trk_g2_4
T_8_15_wire_bram/ram/RE

T_14_17_wire_logic_cluster/lc_6/out
T_13_17_sp4_h_l_4
T_9_17_sp4_h_l_4
T_8_13_sp4_v_t_44
T_8_16_lc_trk_g0_4
T_8_16_wire_bram/ram/WE

T_14_17_wire_logic_cluster/lc_6/out
T_13_17_sp4_h_l_4
T_9_17_sp4_h_l_4
T_8_13_sp4_v_t_41
T_9_13_sp4_h_l_4
T_8_13_lc_trk_g0_4
T_8_13_wire_bram/ram/RE

T_14_17_wire_logic_cluster/lc_6/out
T_13_17_sp4_h_l_4
T_9_17_sp4_h_l_0
T_8_13_sp4_v_t_37
T_8_14_lc_trk_g3_5
T_8_14_wire_bram/ram/WE

T_14_17_wire_logic_cluster/lc_6/out
T_13_17_sp4_h_l_4
T_9_17_sp4_h_l_4
T_8_13_sp4_v_t_44
T_8_9_sp4_v_t_40
T_8_11_lc_trk_g3_5
T_8_11_wire_bram/ram/RE

T_14_17_wire_logic_cluster/lc_6/out
T_13_17_sp4_h_l_4
T_9_17_sp4_h_l_4
T_8_13_sp4_v_t_41
T_9_13_sp4_h_l_4
T_8_9_sp4_v_t_44
T_8_12_lc_trk_g0_4
T_8_12_wire_bram/ram/WE

T_14_17_wire_logic_cluster/lc_6/out
T_15_14_sp4_v_t_37
T_16_18_sp4_h_l_6
T_12_18_sp4_h_l_6
T_11_14_sp4_v_t_46
T_11_10_sp4_v_t_42
T_8_10_sp4_h_l_1
T_8_10_lc_trk_g0_4
T_8_10_wire_bram/ram/WE

T_14_17_wire_logic_cluster/lc_6/out
T_13_17_sp4_h_l_4
T_9_17_sp4_h_l_4
T_8_13_sp4_v_t_44
T_8_9_sp4_v_t_40
T_9_9_sp4_h_l_5
T_8_9_lc_trk_g1_5
T_8_9_wire_bram/ram/RE

T_14_17_wire_logic_cluster/lc_6/out
T_13_17_sp4_h_l_4
T_9_17_sp4_h_l_4
T_8_13_sp4_v_t_44
T_8_9_sp4_v_t_40
T_9_9_sp4_h_l_5
T_8_5_sp4_v_t_40
T_8_7_lc_trk_g3_5
T_8_7_wire_bram/ram/RE

T_14_17_wire_logic_cluster/lc_6/out
T_13_17_sp4_h_l_4
T_9_17_sp4_h_l_4
T_8_13_sp4_v_t_41
T_9_13_sp4_h_l_4
T_8_9_sp4_v_t_44
T_8_5_sp4_v_t_37
T_8_8_lc_trk_g1_5
T_8_8_wire_bram/ram/WE

T_14_17_wire_logic_cluster/lc_6/out
T_13_17_sp4_h_l_4
T_9_17_sp4_h_l_4
T_8_13_sp4_v_t_41
T_9_13_sp4_h_l_4
T_8_9_sp4_v_t_44
T_8_5_sp4_v_t_37
T_9_5_sp4_h_l_5
T_8_5_lc_trk_g1_5
T_8_5_wire_bram/ram/RE

T_14_17_wire_logic_cluster/lc_6/out
T_13_17_sp4_h_l_4
T_9_17_sp4_h_l_4
T_8_13_sp4_v_t_41
T_9_13_sp4_h_l_4
T_8_9_sp4_v_t_44
T_8_5_sp4_v_t_37
T_8_6_lc_trk_g3_5
T_8_6_wire_bram/ram/WE

T_14_17_wire_logic_cluster/lc_6/out
T_13_17_sp4_h_l_4
T_9_17_sp4_h_l_4
T_8_13_sp4_v_t_41
T_9_13_sp4_h_l_4
T_8_9_sp4_v_t_44
T_8_5_sp4_v_t_37
T_9_5_sp4_h_l_5
T_8_1_sp4_v_t_40
T_8_3_lc_trk_g3_5
T_8_3_wire_bram/ram/RE

T_14_17_wire_logic_cluster/lc_6/out
T_13_17_sp4_h_l_4
T_9_17_sp4_h_l_4
T_8_13_sp4_v_t_44
T_8_9_sp4_v_t_40
T_9_9_sp4_h_l_5
T_8_5_sp4_v_t_40
T_8_1_sp4_v_t_36
T_8_4_lc_trk_g0_4
T_8_4_wire_bram/ram/WE

T_14_17_wire_logic_cluster/lc_6/out
T_13_17_sp4_h_l_4
T_9_17_sp4_h_l_4
T_8_13_sp4_v_t_44
T_8_9_sp4_v_t_40
T_9_9_sp4_h_l_5
T_8_5_sp4_v_t_40
T_8_1_sp4_v_t_36
T_8_0_span4_vert_4
T_8_1_lc_trk_g0_4
T_8_1_wire_bram/ram/RE

T_14_17_wire_logic_cluster/lc_6/out
T_13_17_sp4_h_l_4
T_9_17_sp4_h_l_4
T_8_13_sp4_v_t_44
T_8_9_sp4_v_t_40
T_9_9_sp4_h_l_5
T_8_5_sp4_v_t_40
T_8_1_sp4_v_t_36
T_8_2_lc_trk_g2_4
T_8_2_wire_bram/ram/WE

End 

Net : elec_config_out_c
T_17_29_wire_logic_cluster/lc_6/out
T_17_23_sp12_v_t_23
T_6_23_sp12_h_l_0
T_5_23_sp12_v_t_23
T_5_33_lc_trk_g1_4
T_5_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : N_85_0
T_6_21_wire_logic_cluster/lc_2/out
T_4_21_sp4_h_l_1
T_3_17_sp4_v_t_36
T_0_17_span4_horz_18
T_0_17_lc_trk_g0_2
T_0_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : enable_config_c
T_17_29_wire_logic_cluster/lc_5/out
T_17_29_sp12_h_l_1
T_28_29_sp12_v_t_22
T_28_33_lc_trk_g0_1
T_28_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : stop_fpga2_c
T_15_21_wire_logic_cluster/lc_6/out
T_14_21_sp12_h_l_0
T_2_21_sp12_h_l_0
T_0_21_span4_horz_1
T_0_21_span4_vert_t_12
T_0_23_lc_trk_g0_0
T_0_23_wire_io_cluster/io_0/D_OUT_0

End 

Net : sync_50hz_c
T_9_33_wire_io_cluster/io_0/D_IN_0
T_8_33_span4_horz_r_0
T_12_29_sp4_v_t_36
T_12_25_sp4_v_t_44
T_12_21_sp4_v_t_37
T_11_22_lc_trk_g2_5
T_11_22_wire_logic_cluster/lc_2/in_3

End 

