// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "09/22/2020 15:53:18"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module rom_test (
	c,
	clk,
	q);
output 	[3:0] c;
input 	clk;
output 	[3:0] q;

// Design Ports Information
// c[3]	=>  Location: PIN_64,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c[2]	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c[1]	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c[0]	=>  Location: PIN_66,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[3]	=>  Location: PIN_65,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[2]	=>  Location: PIN_67,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[1]	=>  Location: PIN_68,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[0]	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \c[3]~output_o ;
wire \c[2]~output_o ;
wire \c[1]~output_o ;
wire \c[0]~output_o ;
wire \q[3]~output_o ;
wire \q[2]~output_o ;
wire \q[1]~output_o ;
wire \q[0]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \inst3|data[0]~3_combout ;
wire \inst3|data[1]~2_combout ;
wire \inst3|data[2]~1_combout ;
wire \inst3|data[3]~0_combout ;
wire [3:0] \inst3|data ;
wire [3:0] inst8;

wire [17:0] \inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign inst8[0] = \inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign inst8[1] = \inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign inst8[2] = \inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign inst8[3] = \inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];

// Location: IOOBUF_X25_Y0_N2
cycloneive_io_obuf \c[3]~output (
	.i(\inst3|data [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \c[3]~output .bus_hold = "false";
defparam \c[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \c[2]~output (
	.i(\inst3|data [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \c[2]~output .bus_hold = "false";
defparam \c[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \c[1]~output (
	.i(\inst3|data [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \c[1]~output .bus_hold = "false";
defparam \c[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cycloneive_io_obuf \c[0]~output (
	.i(\inst3|data [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \c[0]~output .bus_hold = "false";
defparam \c[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneive_io_obuf \q[3]~output (
	.i(inst8[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[3]~output .bus_hold = "false";
defparam \q[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \q[2]~output (
	.i(inst8[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[2]~output .bus_hold = "false";
defparam \q[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneive_io_obuf \q[1]~output (
	.i(inst8[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[1]~output .bus_hold = "false";
defparam \q[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \q[0]~output (
	.i(inst8[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[0]~output .bus_hold = "false";
defparam \q[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y1_N6
cycloneive_lcell_comb \inst3|data[0]~3 (
// Equation(s):
// \inst3|data[0]~3_combout  = !\inst3|data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|data [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|data[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|data[0]~3 .lut_mask = 16'h0F0F;
defparam \inst3|data[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y1_N7
dffeas \inst3|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|data[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|data[0] .is_wysiwyg = "true";
defparam \inst3|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y1_N28
cycloneive_lcell_comb \inst3|data[1]~2 (
// Equation(s):
// \inst3|data[1]~2_combout  = \inst3|data [1] $ (\inst3|data [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|data [1]),
	.datad(\inst3|data [0]),
	.cin(gnd),
	.combout(\inst3|data[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|data[1]~2 .lut_mask = 16'h0FF0;
defparam \inst3|data[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y1_N29
dffeas \inst3|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|data[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|data[1] .is_wysiwyg = "true";
defparam \inst3|data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y1_N2
cycloneive_lcell_comb \inst3|data[2]~1 (
// Equation(s):
// \inst3|data[2]~1_combout  = \inst3|data [2] $ (((\inst3|data [0] & \inst3|data [1])))

	.dataa(\inst3|data [0]),
	.datab(gnd),
	.datac(\inst3|data [2]),
	.datad(\inst3|data [1]),
	.cin(gnd),
	.combout(\inst3|data[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|data[2]~1 .lut_mask = 16'h5AF0;
defparam \inst3|data[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y1_N3
dffeas \inst3|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|data[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|data[2] .is_wysiwyg = "true";
defparam \inst3|data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y1_N16
cycloneive_lcell_comb \inst3|data[3]~0 (
// Equation(s):
// \inst3|data[3]~0_combout  = \inst3|data [3] $ (((\inst3|data [0] & (\inst3|data [2] & \inst3|data [1]))))

	.dataa(\inst3|data [0]),
	.datab(\inst3|data [2]),
	.datac(\inst3|data [3]),
	.datad(\inst3|data [1]),
	.cin(gnd),
	.combout(\inst3|data[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|data[3]~0 .lut_mask = 16'h78F0;
defparam \inst3|data[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y1_N17
dffeas \inst3|data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|data[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|data[3] .is_wysiwyg = "true";
defparam \inst3|data[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y1_N0
cycloneive_ram_block \inst|srom|rom_block|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\inst3|data [3],\inst3|data [2],\inst3|data [1],\inst3|data [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .init_file = "rom_test.mif";
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .logical_ram_name = "lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_vd01:auto_generated|ALTSYNCRAM";
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock1";
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .port_a_logical_ram_width = 4;
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .mem_init0 = 288'h0000C00020000400000000000010000800030000C0002000040000000000001000080003;
// synopsys translate_on

assign c[3] = \c[3]~output_o ;

assign c[2] = \c[2]~output_o ;

assign c[1] = \c[1]~output_o ;

assign c[0] = \c[0]~output_o ;

assign q[3] = \q[3]~output_o ;

assign q[2] = \q[2]~output_o ;

assign q[1] = \q[1]~output_o ;

assign q[0] = \q[0]~output_o ;

endmodule
