cocci_test_suite() {
	int32_t cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 993 */;
	struct drm_rect cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 837 */;
	const struct drm_plane_state *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 835 */[SSPP_MAX];
	struct dpu_multirect_plane_states cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 833 */[DPU_STAGE_MAX * 2];
	const struct drm_plane_state *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 827 */;
	struct plane_state *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 824 */;
	struct plane_state {
		struct dpu_plane_state *dpu_pstate;
		const struct drm_plane_state *drm_pstate;
		int stage;
		u32 pipe_id;
	} cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 813 */;
	struct drm_format_name_buf cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 68 */;
	struct msm_drm_thread *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 498 */;
	struct msm_drm_private *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 45 */;
	struct dpu_crtc_smmu_state_data *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 437 */;
	struct drm_encoder *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 434 */;
	struct dpu_kms *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 43 */;
	struct drm_rect *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 417 */;
	struct drm_display_mode *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 412 */;
	struct drm_crtc_state *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 409 */;
	struct dpu_crtc_frame_event cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 387 */;
	struct dpu_crtc_frame_event *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 371 */;
	struct kthread_work *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 306 */;
	enum dpu_intf_mode cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 265 */;
	unsigned long cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 252 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 251 */;
	struct dpu_hw_stage_cfg cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 212 */;
	int cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 195 */;
	struct dpu_hw_mixer *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 194 */;
	struct dpu_hw_ctl *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 193 */;
	struct dpu_crtc_mixer *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 192 */;
	struct dpu_crtc_state *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 191 */;
	struct dpu_crtc *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 190 */;
	struct drm_crtc *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 188 */;
	void cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 188 */;
	bool cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 130 */;
	int cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 129 */[DPU_STAGE_MAX + 1];
	const struct drm_crtc_helper_funcs cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 1286 */;
	uint32_t cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 128 */;
	const struct drm_crtc_funcs cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 1275 */;
	u32 cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 127 */;
	struct dpu_hw_stage_cfg *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 125 */;
	const struct file_operations cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 1236 */;
	struct dpu_format *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 123 */;
	struct dpu_plane_state *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 122 */;
	struct drm_plane_state *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 120 */;
	struct inode *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 1197 */;
	struct file *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 1197 */;
	struct drm_framebuffer *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 119 */;
	struct drm_plane *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 118 */;
	s64 cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 1178 */;
	ktime_t cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 1177 */;
	char *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 1142 */;
	struct seq_file *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 1085 */;
	void *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 1085 */;
	struct dpu_hw_mixer_cfg cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 102 */;
	const struct drm_rect *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c 100 */;
}
