Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Aug 14 09:11:22 2024
| Host         : Ingusto running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_of_electric_fan_timing_summary_routed.rpt -pb top_module_of_electric_fan_timing_summary_routed.pb -rpx top_module_of_electric_fan_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module_of_electric_fan
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.783        0.000                      0                  521        0.132        0.000                      0                  521        4.500        0.000                       0                   360  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.783        0.000                      0                  521        0.132        0.000                      0                  521        4.500        0.000                       0                   360  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.783ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 nolabel_line75/dth11/count_usec_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line75/dth11/next_state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.952ns  (logic 1.020ns (25.808%)  route 2.932ns (74.192%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns = ( 10.325 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.804    10.325    nolabel_line75/dth11/clk_IBUF_BUFG
    SLICE_X2Y136         FDCE                                         r  nolabel_line75/dth11/count_usec_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDCE (Prop_fdce_C_Q)         0.524    10.849 r  nolabel_line75/dth11/count_usec_reg[7]/Q
                         net (fo=8, routed)           0.855    11.704    nolabel_line75/dth11/count_usec_reg[7]
    SLICE_X3Y137         LUT5 (Prop_lut5_I1_O)        0.124    11.828 r  nolabel_line75/dth11/next_state[5]_i_22/O
                         net (fo=1, routed)           0.635    12.463    nolabel_line75/dth11/next_state[5]_i_22_n_0
    SLICE_X3Y137         LUT6 (Prop_lut6_I2_O)        0.124    12.587 r  nolabel_line75/dth11/next_state[5]_i_10/O
                         net (fo=1, routed)           0.412    12.999    nolabel_line75/dth11/ed/next_state_reg[0]_2
    SLICE_X1Y138         LUT6 (Prop_lut6_I4_O)        0.124    13.123 r  nolabel_line75/dth11/ed/next_state[5]_i_3/O
                         net (fo=1, routed)           0.639    13.763    nolabel_line75/dth11/ed/next_state[5]_i_3_n_0
    SLICE_X1Y137         LUT6 (Prop_lut6_I0_O)        0.124    13.887 r  nolabel_line75/dth11/ed/next_state[5]_i_1/O
                         net (fo=6, routed)           0.391    14.278    nolabel_line75/dth11/next_state
    SLICE_X0Y137         FDCE                                         r  nolabel_line75/dth11/next_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.679    15.020    nolabel_line75/dth11/clk_IBUF_BUFG
    SLICE_X0Y137         FDCE                                         r  nolabel_line75/dth11/next_state_reg[5]/C
                         clock pessimism              0.281    15.301    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y137         FDCE (Setup_fdce_C_CE)      -0.205    15.061    nolabel_line75/dth11/next_state_reg[5]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -14.278    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 nolabel_line75/dth11/count_usec_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line75/dth11/next_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.904ns  (logic 1.020ns (26.128%)  route 2.884ns (73.872%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns = ( 10.325 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.804    10.325    nolabel_line75/dth11/clk_IBUF_BUFG
    SLICE_X2Y136         FDCE                                         r  nolabel_line75/dth11/count_usec_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDCE (Prop_fdce_C_Q)         0.524    10.849 r  nolabel_line75/dth11/count_usec_reg[7]/Q
                         net (fo=8, routed)           0.855    11.704    nolabel_line75/dth11/count_usec_reg[7]
    SLICE_X3Y137         LUT5 (Prop_lut5_I1_O)        0.124    11.828 r  nolabel_line75/dth11/next_state[5]_i_22/O
                         net (fo=1, routed)           0.635    12.463    nolabel_line75/dth11/next_state[5]_i_22_n_0
    SLICE_X3Y137         LUT6 (Prop_lut6_I2_O)        0.124    12.587 r  nolabel_line75/dth11/next_state[5]_i_10/O
                         net (fo=1, routed)           0.412    12.999    nolabel_line75/dth11/ed/next_state_reg[0]_2
    SLICE_X1Y138         LUT6 (Prop_lut6_I4_O)        0.124    13.123 r  nolabel_line75/dth11/ed/next_state[5]_i_3/O
                         net (fo=1, routed)           0.639    13.763    nolabel_line75/dth11/ed/next_state[5]_i_3_n_0
    SLICE_X1Y137         LUT6 (Prop_lut6_I0_O)        0.124    13.887 r  nolabel_line75/dth11/ed/next_state[5]_i_1/O
                         net (fo=6, routed)           0.343    14.229    nolabel_line75/dth11/next_state
    SLICE_X1Y138         FDPE                                         r  nolabel_line75/dth11/next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.680    15.021    nolabel_line75/dth11/clk_IBUF_BUFG
    SLICE_X1Y138         FDPE                                         r  nolabel_line75/dth11/next_state_reg[0]/C
                         clock pessimism              0.281    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y138         FDPE (Setup_fdpe_C_CE)      -0.205    15.062    nolabel_line75/dth11/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -14.229    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 nolabel_line75/dth11/count_usec_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line75/dth11/next_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.904ns  (logic 1.020ns (26.128%)  route 2.884ns (73.872%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns = ( 10.325 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.804    10.325    nolabel_line75/dth11/clk_IBUF_BUFG
    SLICE_X2Y136         FDCE                                         r  nolabel_line75/dth11/count_usec_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDCE (Prop_fdce_C_Q)         0.524    10.849 r  nolabel_line75/dth11/count_usec_reg[7]/Q
                         net (fo=8, routed)           0.855    11.704    nolabel_line75/dth11/count_usec_reg[7]
    SLICE_X3Y137         LUT5 (Prop_lut5_I1_O)        0.124    11.828 r  nolabel_line75/dth11/next_state[5]_i_22/O
                         net (fo=1, routed)           0.635    12.463    nolabel_line75/dth11/next_state[5]_i_22_n_0
    SLICE_X3Y137         LUT6 (Prop_lut6_I2_O)        0.124    12.587 r  nolabel_line75/dth11/next_state[5]_i_10/O
                         net (fo=1, routed)           0.412    12.999    nolabel_line75/dth11/ed/next_state_reg[0]_2
    SLICE_X1Y138         LUT6 (Prop_lut6_I4_O)        0.124    13.123 r  nolabel_line75/dth11/ed/next_state[5]_i_3/O
                         net (fo=1, routed)           0.639    13.763    nolabel_line75/dth11/ed/next_state[5]_i_3_n_0
    SLICE_X1Y137         LUT6 (Prop_lut6_I0_O)        0.124    13.887 r  nolabel_line75/dth11/ed/next_state[5]_i_1/O
                         net (fo=6, routed)           0.343    14.229    nolabel_line75/dth11/next_state
    SLICE_X1Y138         FDCE                                         r  nolabel_line75/dth11/next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.680    15.021    nolabel_line75/dth11/clk_IBUF_BUFG
    SLICE_X1Y138         FDCE                                         r  nolabel_line75/dth11/next_state_reg[1]/C
                         clock pessimism              0.281    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y138         FDCE (Setup_fdce_C_CE)      -0.205    15.062    nolabel_line75/dth11/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -14.229    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 nolabel_line75/dth11/count_usec_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line75/dth11/next_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.904ns  (logic 1.020ns (26.128%)  route 2.884ns (73.872%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns = ( 10.325 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.804    10.325    nolabel_line75/dth11/clk_IBUF_BUFG
    SLICE_X2Y136         FDCE                                         r  nolabel_line75/dth11/count_usec_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDCE (Prop_fdce_C_Q)         0.524    10.849 r  nolabel_line75/dth11/count_usec_reg[7]/Q
                         net (fo=8, routed)           0.855    11.704    nolabel_line75/dth11/count_usec_reg[7]
    SLICE_X3Y137         LUT5 (Prop_lut5_I1_O)        0.124    11.828 r  nolabel_line75/dth11/next_state[5]_i_22/O
                         net (fo=1, routed)           0.635    12.463    nolabel_line75/dth11/next_state[5]_i_22_n_0
    SLICE_X3Y137         LUT6 (Prop_lut6_I2_O)        0.124    12.587 r  nolabel_line75/dth11/next_state[5]_i_10/O
                         net (fo=1, routed)           0.412    12.999    nolabel_line75/dth11/ed/next_state_reg[0]_2
    SLICE_X1Y138         LUT6 (Prop_lut6_I4_O)        0.124    13.123 r  nolabel_line75/dth11/ed/next_state[5]_i_3/O
                         net (fo=1, routed)           0.639    13.763    nolabel_line75/dth11/ed/next_state[5]_i_3_n_0
    SLICE_X1Y137         LUT6 (Prop_lut6_I0_O)        0.124    13.887 r  nolabel_line75/dth11/ed/next_state[5]_i_1/O
                         net (fo=6, routed)           0.343    14.229    nolabel_line75/dth11/next_state
    SLICE_X1Y138         FDCE                                         r  nolabel_line75/dth11/next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.680    15.021    nolabel_line75/dth11/clk_IBUF_BUFG
    SLICE_X1Y138         FDCE                                         r  nolabel_line75/dth11/next_state_reg[2]/C
                         clock pessimism              0.281    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y138         FDCE (Setup_fdce_C_CE)      -0.205    15.062    nolabel_line75/dth11/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -14.229    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 nolabel_line75/dth11/count_usec_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line75/dth11/next_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.904ns  (logic 1.020ns (26.128%)  route 2.884ns (73.872%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns = ( 10.325 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.804    10.325    nolabel_line75/dth11/clk_IBUF_BUFG
    SLICE_X2Y136         FDCE                                         r  nolabel_line75/dth11/count_usec_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDCE (Prop_fdce_C_Q)         0.524    10.849 r  nolabel_line75/dth11/count_usec_reg[7]/Q
                         net (fo=8, routed)           0.855    11.704    nolabel_line75/dth11/count_usec_reg[7]
    SLICE_X3Y137         LUT5 (Prop_lut5_I1_O)        0.124    11.828 r  nolabel_line75/dth11/next_state[5]_i_22/O
                         net (fo=1, routed)           0.635    12.463    nolabel_line75/dth11/next_state[5]_i_22_n_0
    SLICE_X3Y137         LUT6 (Prop_lut6_I2_O)        0.124    12.587 r  nolabel_line75/dth11/next_state[5]_i_10/O
                         net (fo=1, routed)           0.412    12.999    nolabel_line75/dth11/ed/next_state_reg[0]_2
    SLICE_X1Y138         LUT6 (Prop_lut6_I4_O)        0.124    13.123 r  nolabel_line75/dth11/ed/next_state[5]_i_3/O
                         net (fo=1, routed)           0.639    13.763    nolabel_line75/dth11/ed/next_state[5]_i_3_n_0
    SLICE_X1Y137         LUT6 (Prop_lut6_I0_O)        0.124    13.887 r  nolabel_line75/dth11/ed/next_state[5]_i_1/O
                         net (fo=6, routed)           0.343    14.229    nolabel_line75/dth11/next_state
    SLICE_X1Y138         FDCE                                         r  nolabel_line75/dth11/next_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.680    15.021    nolabel_line75/dth11/clk_IBUF_BUFG
    SLICE_X1Y138         FDCE                                         r  nolabel_line75/dth11/next_state_reg[3]/C
                         clock pessimism              0.281    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y138         FDCE (Setup_fdce_C_CE)      -0.205    15.062    nolabel_line75/dth11/next_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -14.229    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 nolabel_line75/dth11/count_usec_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line75/dth11/next_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.904ns  (logic 1.020ns (26.128%)  route 2.884ns (73.872%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns = ( 10.325 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.804    10.325    nolabel_line75/dth11/clk_IBUF_BUFG
    SLICE_X2Y136         FDCE                                         r  nolabel_line75/dth11/count_usec_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDCE (Prop_fdce_C_Q)         0.524    10.849 r  nolabel_line75/dth11/count_usec_reg[7]/Q
                         net (fo=8, routed)           0.855    11.704    nolabel_line75/dth11/count_usec_reg[7]
    SLICE_X3Y137         LUT5 (Prop_lut5_I1_O)        0.124    11.828 r  nolabel_line75/dth11/next_state[5]_i_22/O
                         net (fo=1, routed)           0.635    12.463    nolabel_line75/dth11/next_state[5]_i_22_n_0
    SLICE_X3Y137         LUT6 (Prop_lut6_I2_O)        0.124    12.587 r  nolabel_line75/dth11/next_state[5]_i_10/O
                         net (fo=1, routed)           0.412    12.999    nolabel_line75/dth11/ed/next_state_reg[0]_2
    SLICE_X1Y138         LUT6 (Prop_lut6_I4_O)        0.124    13.123 r  nolabel_line75/dth11/ed/next_state[5]_i_3/O
                         net (fo=1, routed)           0.639    13.763    nolabel_line75/dth11/ed/next_state[5]_i_3_n_0
    SLICE_X1Y137         LUT6 (Prop_lut6_I0_O)        0.124    13.887 r  nolabel_line75/dth11/ed/next_state[5]_i_1/O
                         net (fo=6, routed)           0.343    14.229    nolabel_line75/dth11/next_state
    SLICE_X1Y138         FDCE                                         r  nolabel_line75/dth11/next_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.680    15.021    nolabel_line75/dth11/clk_IBUF_BUFG
    SLICE_X1Y138         FDCE                                         r  nolabel_line75/dth11/next_state_reg[4]/C
                         clock pessimism              0.281    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y138         FDCE (Setup_fdce_C_CE)      -0.205    15.062    nolabel_line75/dth11/next_state_reg[4]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -14.229    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 nolabel_line75/dth11/count_usec_reg[21]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line75/dth11/data_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.019ns  (logic 1.020ns (25.380%)  route 2.999ns (74.620%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 10.328 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.807    10.328    nolabel_line75/dth11/clk_IBUF_BUFG
    SLICE_X2Y140         FDCE                                         r  nolabel_line75/dth11/count_usec_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDCE (Prop_fdce_C_Q)         0.524    10.852 f  nolabel_line75/dth11/count_usec_reg[21]/Q
                         net (fo=4, routed)           0.979    11.831    nolabel_line75/dth11/count_usec_reg[21]
    SLICE_X3Y138         LUT5 (Prop_lut5_I0_O)        0.124    11.955 f  nolabel_line75/dth11/next_state[5]_i_13/O
                         net (fo=5, routed)           0.843    12.799    nolabel_line75/dth11/next_state[5]_i_13_n_0
    SLICE_X3Y136         LUT6 (Prop_lut6_I4_O)        0.124    12.923 r  nolabel_line75/dth11/next_state[5]_i_8/O
                         net (fo=10, routed)          0.736    13.658    nolabel_line75/dth11/next_state[5]_i_8_n_0
    SLICE_X3Y140         LUT4 (Prop_lut4_I0_O)        0.124    13.782 r  nolabel_line75/dth11/data_count[2]_i_2/O
                         net (fo=3, routed)           0.441    14.223    nolabel_line75/dth11/ed/data_count_reg[0]
    SLICE_X3Y139         LUT5 (Prop_lut5_I2_O)        0.124    14.347 r  nolabel_line75/dth11/ed/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000    14.347    nolabel_line75/dth11/ed_n_3
    SLICE_X3Y139         FDCE                                         r  nolabel_line75/dth11/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.681    15.022    nolabel_line75/dth11/clk_IBUF_BUFG
    SLICE_X3Y139         FDCE                                         r  nolabel_line75/dth11/data_count_reg[2]/C
                         clock pessimism              0.281    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y139         FDCE (Setup_fdce_C_D)        0.031    15.299    nolabel_line75/dth11/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                         -14.347    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 nolabel_line75/dth11/count_usec_reg[21]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line75/dth11/data_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.004ns  (logic 1.020ns (25.475%)  route 2.984ns (74.525%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 10.328 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.807    10.328    nolabel_line75/dth11/clk_IBUF_BUFG
    SLICE_X2Y140         FDCE                                         r  nolabel_line75/dth11/count_usec_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDCE (Prop_fdce_C_Q)         0.524    10.852 f  nolabel_line75/dth11/count_usec_reg[21]/Q
                         net (fo=4, routed)           0.979    11.831    nolabel_line75/dth11/count_usec_reg[21]
    SLICE_X3Y138         LUT5 (Prop_lut5_I0_O)        0.124    11.955 f  nolabel_line75/dth11/next_state[5]_i_13/O
                         net (fo=5, routed)           0.843    12.799    nolabel_line75/dth11/next_state[5]_i_13_n_0
    SLICE_X3Y136         LUT6 (Prop_lut6_I4_O)        0.124    12.923 r  nolabel_line75/dth11/next_state[5]_i_8/O
                         net (fo=10, routed)          0.736    13.658    nolabel_line75/dth11/next_state[5]_i_8_n_0
    SLICE_X3Y140         LUT4 (Prop_lut4_I0_O)        0.124    13.782 r  nolabel_line75/dth11/data_count[2]_i_2/O
                         net (fo=3, routed)           0.426    14.208    nolabel_line75/dth11/ed/data_count_reg[0]
    SLICE_X3Y139         LUT6 (Prop_lut6_I2_O)        0.124    14.332 r  nolabel_line75/dth11/ed/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000    14.332    nolabel_line75/dth11/ed_n_4
    SLICE_X3Y139         FDCE                                         r  nolabel_line75/dth11/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.681    15.022    nolabel_line75/dth11/clk_IBUF_BUFG
    SLICE_X3Y139         FDCE                                         r  nolabel_line75/dth11/data_count_reg[1]/C
                         clock pessimism              0.281    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y139         FDCE (Setup_fdce_C_D)        0.031    15.299    nolabel_line75/dth11/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                         -14.332    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.969ns  (required time - arrival time)
  Source:                 nolabel_line75/dth11/count_usec_reg[21]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line75/dth11/data_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.000ns  (logic 1.020ns (25.501%)  route 2.980ns (74.499%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 10.328 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.807    10.328    nolabel_line75/dth11/clk_IBUF_BUFG
    SLICE_X2Y140         FDCE                                         r  nolabel_line75/dth11/count_usec_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDCE (Prop_fdce_C_Q)         0.524    10.852 f  nolabel_line75/dth11/count_usec_reg[21]/Q
                         net (fo=4, routed)           0.979    11.831    nolabel_line75/dth11/count_usec_reg[21]
    SLICE_X3Y138         LUT5 (Prop_lut5_I0_O)        0.124    11.955 f  nolabel_line75/dth11/next_state[5]_i_13/O
                         net (fo=5, routed)           0.843    12.799    nolabel_line75/dth11/next_state[5]_i_13_n_0
    SLICE_X3Y136         LUT6 (Prop_lut6_I4_O)        0.124    12.923 r  nolabel_line75/dth11/next_state[5]_i_8/O
                         net (fo=10, routed)          0.736    13.658    nolabel_line75/dth11/next_state[5]_i_8_n_0
    SLICE_X3Y140         LUT4 (Prop_lut4_I0_O)        0.124    13.782 r  nolabel_line75/dth11/data_count[2]_i_2/O
                         net (fo=3, routed)           0.422    14.204    nolabel_line75/dth11/ed/data_count_reg[0]
    SLICE_X3Y139         LUT5 (Prop_lut5_I2_O)        0.124    14.328 r  nolabel_line75/dth11/ed/data_count[0]_i_1/O
                         net (fo=1, routed)           0.000    14.328    nolabel_line75/dth11/ed_n_5
    SLICE_X3Y139         FDCE                                         r  nolabel_line75/dth11/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.681    15.022    nolabel_line75/dth11/clk_IBUF_BUFG
    SLICE_X3Y139         FDCE                                         r  nolabel_line75/dth11/data_count_reg[0]/C
                         clock pessimism              0.281    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y139         FDCE (Setup_fdce_C_D)        0.029    15.297    nolabel_line75/dth11/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                         -14.328    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 nolabel_line75/dth11/count_usec_reg[21]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line75/dth11/count_usec_en_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.852ns  (logic 1.020ns (26.479%)  route 2.832ns (73.521%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 10.328 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.807    10.328    nolabel_line75/dth11/clk_IBUF_BUFG
    SLICE_X2Y140         FDCE                                         r  nolabel_line75/dth11/count_usec_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDCE (Prop_fdce_C_Q)         0.524    10.852 f  nolabel_line75/dth11/count_usec_reg[21]/Q
                         net (fo=4, routed)           0.979    11.831    nolabel_line75/dth11/count_usec_reg[21]
    SLICE_X3Y138         LUT5 (Prop_lut5_I0_O)        0.124    11.955 f  nolabel_line75/dth11/next_state[5]_i_13/O
                         net (fo=5, routed)           0.843    12.799    nolabel_line75/dth11/next_state[5]_i_13_n_0
    SLICE_X3Y136         LUT6 (Prop_lut6_I4_O)        0.124    12.923 r  nolabel_line75/dth11/next_state[5]_i_8/O
                         net (fo=10, routed)          0.506    13.429    nolabel_line75/dth11/ed/data_count_reg[3]
    SLICE_X4Y138         LUT6 (Prop_lut6_I4_O)        0.124    13.553 r  nolabel_line75/dth11/ed/count_usec_en_i_2/O
                         net (fo=1, routed)           0.504    14.056    nolabel_line75/dth11/ed/count_usec_en_i_2_n_0
    SLICE_X5Y138         LUT4 (Prop_lut4_I0_O)        0.124    14.180 r  nolabel_line75/dth11/ed/count_usec_en_i_1/O
                         net (fo=1, routed)           0.000    14.180    nolabel_line75/dth11/ed_n_7
    SLICE_X5Y138         FDCE                                         r  nolabel_line75/dth11/count_usec_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.679    15.020    nolabel_line75/dth11/clk_IBUF_BUFG
    SLICE_X5Y138         FDCE                                         r  nolabel_line75/dth11/count_usec_en_reg/C
                         clock pessimism              0.267    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X5Y138         FDCE (Setup_fdce_C_D)        0.029    15.281    nolabel_line75/dth11/count_usec_en_reg
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                         -14.180    
  -------------------------------------------------------------------
                         slack                                  1.100    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 power_cntr_0/sec_clk/ed/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/sec_clk/ed/ff_old_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.214ns  (logic 0.146ns (68.214%)  route 0.068ns (31.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 6.987 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.591     6.474    power_cntr_0/sec_clk/ed/clk_IBUF_BUFG
    SLICE_X63Y15         FDCE                                         r  power_cntr_0/sec_clk/ed/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDCE (Prop_fdce_C_Q)         0.146     6.620 r  power_cntr_0/sec_clk/ed/ff_cur_reg/Q
                         net (fo=2, routed)           0.068     6.688    power_cntr_0/sec_clk/ed/p_0_in[1]
    SLICE_X63Y15         FDCE                                         r  power_cntr_0/sec_clk/ed/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.860     6.987    power_cntr_0/sec_clk/ed/clk_IBUF_BUFG
    SLICE_X63Y15         FDCE                                         r  power_cntr_0/sec_clk/ed/ff_old_reg/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.474    
    SLICE_X63Y15         FDCE (Hold_fdce_C_D)         0.082     6.556    power_cntr_0/sec_clk/ed/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -6.556    
                         arrival time                           6.688    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 blue_led/led_b/cnt_sysclk_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_led/led_b/cnt_sysclk_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.290ns  (logic 0.191ns (65.784%)  route 0.099ns (34.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 6.954 - 5.000 ) 
    Source Clock Delay      (SCD):    1.441ns = ( 6.441 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.558     6.441    blue_led/led_b/clk_IBUF_BUFG
    SLICE_X55Y19         FDCE                                         r  blue_led/led_b/cnt_sysclk_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDCE (Prop_fdce_C_Q)         0.146     6.587 r  blue_led/led_b/cnt_sysclk_reg[0]/Q
                         net (fo=6, routed)           0.099     6.686    blue_led/led_b/cnt_sysclk_reg[0]
    SLICE_X54Y19         LUT6 (Prop_lut6_I1_O)        0.045     6.731 r  blue_led/led_b/cnt_sysclk[3]_i_1__1/O
                         net (fo=1, routed)           0.000     6.731    blue_led/led_b/p_0_in__3[3]
    SLICE_X54Y19         FDCE                                         r  blue_led/led_b/cnt_sysclk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.827     6.954    blue_led/led_b/clk_IBUF_BUFG
    SLICE_X54Y19         FDCE                                         r  blue_led/led_b/cnt_sysclk_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.454    
    SLICE_X54Y19         FDCE (Hold_fdce_C_D)         0.125     6.579    blue_led/led_b/cnt_sysclk_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.579    
                         arrival time                           6.731    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 btn_echo_cntr/debounced_btn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_echo_cntr/btn1/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.202%)  route 0.086ns (37.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.588     1.471    btn_echo_cntr/clk_IBUF_BUFG
    SLICE_X58Y17         FDCE                                         r  btn_echo_cntr/debounced_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  btn_echo_cntr/debounced_btn_reg/Q
                         net (fo=1, routed)           0.086     1.698    btn_echo_cntr/btn1/ff_cur_reg_0
    SLICE_X59Y17         FDCE                                         r  btn_echo_cntr/btn1/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.856     1.983    btn_echo_cntr/btn1/clk_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  btn_echo_cntr/btn1/ff_cur_reg/C
                         clock pessimism             -0.499     1.484    
    SLICE_X59Y17         FDCE (Hold_fdce_C_D)         0.057     1.541    btn_echo_cntr/btn1/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 nolabel_line75/dth11/usec_clk/cnt_sysclk_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line75/dth11/usec_clk/ed/ff_cur_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.299ns  (logic 0.191ns (63.784%)  route 0.108ns (36.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns = ( 7.072 - 5.000 ) 
    Source Clock Delay      (SCD):    1.555ns = ( 6.555 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.671     6.555    nolabel_line75/dth11/usec_clk/clk_IBUF_BUFG
    SLICE_X7Y137         FDCE                                         r  nolabel_line75/dth11/usec_clk/cnt_sysclk_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y137         FDCE (Prop_fdce_C_Q)         0.146     6.701 r  nolabel_line75/dth11/usec_clk/cnt_sysclk_reg[3]/Q
                         net (fo=7, routed)           0.108     6.809    nolabel_line75/dth11/usec_clk/ed/Q[2]
    SLICE_X6Y137         LUT6 (Prop_lut6_I1_O)        0.045     6.854 r  nolabel_line75/dth11/usec_clk/ed/ff_cur_i_1__2/O
                         net (fo=1, routed)           0.000     6.854    nolabel_line75/dth11/usec_clk/ed/p_0_out
    SLICE_X6Y137         FDCE                                         r  nolabel_line75/dth11/usec_clk/ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.944     7.072    nolabel_line75/dth11/usec_clk/ed/clk_IBUF_BUFG
    SLICE_X6Y137         FDCE                                         r  nolabel_line75/dth11/usec_clk/ed/ff_cur_reg/C  (IS_INVERTED)
                         clock pessimism             -0.504     6.568    
    SLICE_X6Y137         FDCE (Hold_fdce_C_D)         0.125     6.693    nolabel_line75/dth11/usec_clk/ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -6.693    
                         arrival time                           6.854    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 nolabel_line75/dth11/usec_clk/cnt_sysclk_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line75/dth11/usec_clk/cnt_sysclk_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.301ns  (logic 0.191ns (63.361%)  route 0.110ns (36.639%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns = ( 7.072 - 5.000 ) 
    Source Clock Delay      (SCD):    1.555ns = ( 6.555 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.671     6.555    nolabel_line75/dth11/usec_clk/clk_IBUF_BUFG
    SLICE_X7Y137         FDCE                                         r  nolabel_line75/dth11/usec_clk/cnt_sysclk_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y137         FDCE (Prop_fdce_C_Q)         0.146     6.701 r  nolabel_line75/dth11/usec_clk/cnt_sysclk_reg[3]/Q
                         net (fo=7, routed)           0.110     6.811    nolabel_line75/dth11/usec_clk/cnt_sysclk_reg[3]
    SLICE_X6Y137         LUT6 (Prop_lut6_I3_O)        0.045     6.856 r  nolabel_line75/dth11/usec_clk/cnt_sysclk[4]_i_1__0/O
                         net (fo=1, routed)           0.000     6.856    nolabel_line75/dth11/usec_clk/p_0_in__2[4]
    SLICE_X6Y137         FDCE                                         r  nolabel_line75/dth11/usec_clk/cnt_sysclk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.944     7.072    nolabel_line75/dth11/usec_clk/clk_IBUF_BUFG
    SLICE_X6Y137         FDCE                                         r  nolabel_line75/dth11/usec_clk/cnt_sysclk_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.504     6.568    
    SLICE_X6Y137         FDCE (Hold_fdce_C_D)         0.125     6.693    nolabel_line75/dth11/usec_clk/cnt_sysclk_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.693    
                         arrival time                           6.856    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 power_cntr_0/usec_clk/cnt_sysclk_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/usec_clk/cnt_sysclk_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.303ns  (logic 0.191ns (63.089%)  route 0.112ns (36.911%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 6.959 - 5.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 6.445 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.562     6.445    power_cntr_0/usec_clk/clk_IBUF_BUFG
    SLICE_X55Y13         FDCE                                         r  power_cntr_0/usec_clk/cnt_sysclk_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDCE (Prop_fdce_C_Q)         0.146     6.591 r  power_cntr_0/usec_clk/cnt_sysclk_reg[3]/Q
                         net (fo=7, routed)           0.112     6.703    power_cntr_0/usec_clk/cnt_sysclk_reg[3]
    SLICE_X54Y13         LUT6 (Prop_lut6_I1_O)        0.045     6.748 r  power_cntr_0/usec_clk/cnt_sysclk[6]_i_1/O
                         net (fo=1, routed)           0.000     6.748    power_cntr_0/usec_clk/p_0_in__0[6]
    SLICE_X54Y13         FDCE                                         r  power_cntr_0/usec_clk/cnt_sysclk_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.832     6.959    power_cntr_0/usec_clk/clk_IBUF_BUFG
    SLICE_X54Y13         FDCE                                         r  power_cntr_0/usec_clk/cnt_sysclk_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.501     6.458    
    SLICE_X54Y13         FDCE (Hold_fdce_C_D)         0.125     6.583    power_cntr_0/usec_clk/cnt_sysclk_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.583    
                         arrival time                           6.748    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 blue_led/led_b/cnt_sysclk_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_led/led_b/cnt_sysclk_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.295ns  (logic 0.212ns (71.813%)  route 0.083ns (28.187%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 6.954 - 5.000 ) 
    Source Clock Delay      (SCD):    1.441ns = ( 6.441 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.558     6.441    blue_led/led_b/clk_IBUF_BUFG
    SLICE_X54Y19         FDCE                                         r  blue_led/led_b/cnt_sysclk_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.167     6.608 r  blue_led/led_b/cnt_sysclk_reg[4]/Q
                         net (fo=6, routed)           0.083     6.691    blue_led/led_b/cnt_sysclk_reg[4]
    SLICE_X55Y19         LUT6 (Prop_lut6_I4_O)        0.045     6.736 r  blue_led/led_b/cnt_sysclk[6]_i_1__1/O
                         net (fo=1, routed)           0.000     6.736    blue_led/led_b/p_0_in__3[6]
    SLICE_X55Y19         FDCE                                         r  blue_led/led_b/cnt_sysclk_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.827     6.954    blue_led/led_b/clk_IBUF_BUFG
    SLICE_X55Y19         FDCE                                         r  blue_led/led_b/cnt_sysclk_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.454    
    SLICE_X55Y19         FDCE (Hold_fdce_C_D)         0.099     6.553    blue_led/led_b/cnt_sysclk_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.553    
                         arrival time                           6.736    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 power_cntr_0/usec_clk/ed/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/usec_clk/ed/ff_old_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.273ns  (logic 0.146ns (53.427%)  route 0.127ns (46.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 6.959 - 5.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 6.445 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.562     6.445    power_cntr_0/usec_clk/ed/clk_IBUF_BUFG
    SLICE_X55Y13         FDCE                                         r  power_cntr_0/usec_clk/ed/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDCE (Prop_fdce_C_Q)         0.146     6.591 r  power_cntr_0/usec_clk/ed/ff_cur_reg/Q
                         net (fo=2, routed)           0.127     6.718    power_cntr_0/usec_clk/ed/msec_clk/ed_source/p_0_in[1]
    SLICE_X55Y13         FDCE                                         r  power_cntr_0/usec_clk/ed/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.832     6.959    power_cntr_0/usec_clk/ed/clk_IBUF_BUFG
    SLICE_X55Y13         FDCE                                         r  power_cntr_0/usec_clk/ed/ff_old_reg/C  (IS_INVERTED)
                         clock pessimism             -0.514     6.445    
    SLICE_X55Y13         FDCE (Hold_fdce_C_D)         0.082     6.527    power_cntr_0/usec_clk/ed/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -6.527    
                         arrival time                           6.718    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 power_cntr_0/usec_clk/cnt_sysclk_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/usec_clk/cnt_sysclk_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.306ns  (logic 0.212ns (69.210%)  route 0.094ns (30.790%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 6.959 - 5.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 6.445 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.562     6.445    power_cntr_0/usec_clk/clk_IBUF_BUFG
    SLICE_X54Y13         FDCE                                         r  power_cntr_0/usec_clk/cnt_sysclk_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDCE (Prop_fdce_C_Q)         0.167     6.612 f  power_cntr_0/usec_clk/cnt_sysclk_reg[6]/Q
                         net (fo=7, routed)           0.094     6.706    power_cntr_0/usec_clk/cnt_sysclk_reg[6]
    SLICE_X55Y13         LUT6 (Prop_lut6_I3_O)        0.045     6.751 r  power_cntr_0/usec_clk/cnt_sysclk[3]_i_1/O
                         net (fo=1, routed)           0.000     6.751    power_cntr_0/usec_clk/p_0_in__0[3]
    SLICE_X55Y13         FDCE                                         r  power_cntr_0/usec_clk/cnt_sysclk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.832     6.959    power_cntr_0/usec_clk/clk_IBUF_BUFG
    SLICE_X55Y13         FDCE                                         r  power_cntr_0/usec_clk/cnt_sysclk_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.501     6.458    
    SLICE_X55Y13         FDCE (Hold_fdce_C_D)         0.099     6.557    power_cntr_0/usec_clk/cnt_sysclk_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.557    
                         arrival time                           6.751    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 btn_echo_cntr/btn1/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_echo_cntr/btn1/ff_old_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.087%)  route 0.141ns (49.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.588     1.471    btn_echo_cntr/btn1/clk_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  btn_echo_cntr/btn1/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  btn_echo_cntr/btn1/ff_cur_reg/Q
                         net (fo=4, routed)           0.141     1.753    btn_echo_cntr/btn1/p_0_in[1]
    SLICE_X59Y15         FDCE                                         r  btn_echo_cntr/btn1/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.858     1.985    btn_echo_cntr/btn1/clk_IBUF_BUFG
    SLICE_X59Y15         FDCE                                         r  btn_echo_cntr/btn1/ff_old_reg/C
                         clock pessimism             -0.498     1.487    
    SLICE_X59Y15         FDCE (Hold_fdce_C_D)         0.070     1.557    btn_echo_cntr/btn1/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y15   blue_led/duty_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y15   blue_led/duty_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y15   blue_led/duty_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y15   blue_led/duty_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y19   blue_led/led_b/cnt_sysclk_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y19   blue_led/led_b/cnt_sysclk_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y11   btn_power_cntr/clk_div_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y11   btn_power_cntr/clk_div_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y11   btn_power_cntr/clk_div_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   control_pwm/cnt_temp_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   nolabel_line100/clk_div_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   nolabel_line100/clk_div_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   control_pwm/cnt_duty_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   control_pwm/cnt_duty_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   control_pwm/cnt_duty_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   control_pwm/cnt_duty_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   control_pwm/cnt_duty_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   control_pwm/cnt_duty_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   control_pwm/cnt_duty_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   power_cntr_0/usec_clk/cnt_sysclk_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   power_cntr_0/usec_clk/cnt_sysclk_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   power_cntr_0/usec_clk/cnt_sysclk_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   blue_led/led_b/ed_n1/ff_old_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   power_cntr_0/msec_clk/cnt_clksource_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   power_cntr_0/msec_clk/cnt_clksource_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   power_cntr_0/msec_clk/cnt_clksource_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   power_cntr_0/msec_clk/cnt_clksource_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   power_cntr_0/msec_clk/cnt_clksource_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   power_cntr_0/msec_clk/cnt_clksource_reg[9]/C



