#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b13d90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b13f20 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1b20220 .functor NOT 1, L_0x1b4b560, C4<0>, C4<0>, C4<0>;
L_0x1b4b2c0 .functor XOR 1, L_0x1b4b160, L_0x1b4b220, C4<0>, C4<0>;
L_0x1b4b450 .functor XOR 1, L_0x1b4b2c0, L_0x1b4b380, C4<0>, C4<0>;
v0x1b46ff0_0 .net *"_ivl_10", 0 0, L_0x1b4b380;  1 drivers
v0x1b470f0_0 .net *"_ivl_12", 0 0, L_0x1b4b450;  1 drivers
v0x1b471d0_0 .net *"_ivl_2", 0 0, L_0x1b492d0;  1 drivers
v0x1b47290_0 .net *"_ivl_4", 0 0, L_0x1b4b160;  1 drivers
v0x1b47370_0 .net *"_ivl_6", 0 0, L_0x1b4b220;  1 drivers
v0x1b474a0_0 .net *"_ivl_8", 0 0, L_0x1b4b2c0;  1 drivers
v0x1b47580_0 .net "a", 0 0, v0x1b43b30_0;  1 drivers
v0x1b47620_0 .net "b", 0 0, v0x1b43bd0_0;  1 drivers
v0x1b476c0_0 .net "c", 0 0, v0x1b43c70_0;  1 drivers
v0x1b47760_0 .var "clk", 0 0;
v0x1b47800_0 .net "d", 0 0, v0x1b43db0_0;  1 drivers
v0x1b478a0_0 .net "q_dut", 0 0, L_0x1b4b000;  1 drivers
v0x1b47940_0 .net "q_ref", 0 0, L_0x1b47fe0;  1 drivers
v0x1b479e0_0 .var/2u "stats1", 159 0;
v0x1b47a80_0 .var/2u "strobe", 0 0;
v0x1b47b20_0 .net "tb_match", 0 0, L_0x1b4b560;  1 drivers
v0x1b47be0_0 .net "tb_mismatch", 0 0, L_0x1b20220;  1 drivers
v0x1b47ca0_0 .net "wavedrom_enable", 0 0, v0x1b43ea0_0;  1 drivers
v0x1b47d40_0 .net "wavedrom_title", 511 0, v0x1b43f40_0;  1 drivers
L_0x1b492d0 .concat [ 1 0 0 0], L_0x1b47fe0;
L_0x1b4b160 .concat [ 1 0 0 0], L_0x1b47fe0;
L_0x1b4b220 .concat [ 1 0 0 0], L_0x1b4b000;
L_0x1b4b380 .concat [ 1 0 0 0], L_0x1b47fe0;
L_0x1b4b560 .cmp/eeq 1, L_0x1b492d0, L_0x1b4b450;
S_0x1b140b0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1b13f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1affea0 .functor NOT 1, v0x1b43b30_0, C4<0>, C4<0>, C4<0>;
L_0x1b14810 .functor XOR 1, L_0x1affea0, v0x1b43bd0_0, C4<0>, C4<0>;
L_0x1b20290 .functor XOR 1, L_0x1b14810, v0x1b43c70_0, C4<0>, C4<0>;
L_0x1b47fe0 .functor XOR 1, L_0x1b20290, v0x1b43db0_0, C4<0>, C4<0>;
v0x1b20490_0 .net *"_ivl_0", 0 0, L_0x1affea0;  1 drivers
v0x1b20530_0 .net *"_ivl_2", 0 0, L_0x1b14810;  1 drivers
v0x1affff0_0 .net *"_ivl_4", 0 0, L_0x1b20290;  1 drivers
v0x1b00090_0 .net "a", 0 0, v0x1b43b30_0;  alias, 1 drivers
v0x1b42ef0_0 .net "b", 0 0, v0x1b43bd0_0;  alias, 1 drivers
v0x1b43000_0 .net "c", 0 0, v0x1b43c70_0;  alias, 1 drivers
v0x1b430c0_0 .net "d", 0 0, v0x1b43db0_0;  alias, 1 drivers
v0x1b43180_0 .net "q", 0 0, L_0x1b47fe0;  alias, 1 drivers
S_0x1b432e0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1b13f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1b43b30_0 .var "a", 0 0;
v0x1b43bd0_0 .var "b", 0 0;
v0x1b43c70_0 .var "c", 0 0;
v0x1b43d10_0 .net "clk", 0 0, v0x1b47760_0;  1 drivers
v0x1b43db0_0 .var "d", 0 0;
v0x1b43ea0_0 .var "wavedrom_enable", 0 0;
v0x1b43f40_0 .var "wavedrom_title", 511 0;
E_0x1b0ecf0/0 .event negedge, v0x1b43d10_0;
E_0x1b0ecf0/1 .event posedge, v0x1b43d10_0;
E_0x1b0ecf0 .event/or E_0x1b0ecf0/0, E_0x1b0ecf0/1;
E_0x1b0ef40 .event posedge, v0x1b43d10_0;
E_0x1af89f0 .event negedge, v0x1b43d10_0;
S_0x1b43630 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1b432e0;
 .timescale -12 -12;
v0x1b43830_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b43930 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1b432e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b440a0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1b13f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1b48110 .functor AND 1, v0x1b43b30_0, v0x1b43bd0_0, C4<1>, C4<1>;
L_0x1b48180 .functor AND 1, L_0x1b48110, v0x1b43c70_0, C4<1>, C4<1>;
L_0x1b48210 .functor AND 1, L_0x1b48180, v0x1b43db0_0, C4<1>, C4<1>;
L_0x1b482d0 .functor NOT 1, v0x1b43bd0_0, C4<0>, C4<0>, C4<0>;
L_0x1b48370 .functor AND 1, v0x1b43b30_0, L_0x1b482d0, C4<1>, C4<1>;
L_0x1b48430 .functor AND 1, L_0x1b48370, v0x1b43c70_0, C4<1>, C4<1>;
L_0x1b48530 .functor NOT 1, v0x1b43db0_0, C4<0>, C4<0>, C4<0>;
L_0x1b485a0 .functor AND 1, L_0x1b48430, L_0x1b48530, C4<1>, C4<1>;
L_0x1b48700 .functor OR 1, L_0x1b48210, L_0x1b485a0, C4<0>, C4<0>;
L_0x1b48810 .functor NOT 1, v0x1b43bd0_0, C4<0>, C4<0>, C4<0>;
L_0x1b488e0 .functor AND 1, v0x1b43b30_0, L_0x1b48810, C4<1>, C4<1>;
L_0x1b48950 .functor NOT 1, v0x1b43c70_0, C4<0>, C4<0>, C4<0>;
L_0x1b48a30 .functor AND 1, L_0x1b488e0, L_0x1b48950, C4<1>, C4<1>;
L_0x1b48b40 .functor AND 1, L_0x1b48a30, v0x1b43db0_0, C4<1>, C4<1>;
L_0x1b489c0 .functor OR 1, L_0x1b48700, L_0x1b48b40, C4<0>, C4<0>;
L_0x1b48d20 .functor NOT 1, v0x1b43b30_0, C4<0>, C4<0>, C4<0>;
L_0x1b48f30 .functor AND 1, L_0x1b48d20, v0x1b43bd0_0, C4<1>, C4<1>;
L_0x1b49100 .functor AND 1, L_0x1b48f30, v0x1b43c70_0, C4<1>, C4<1>;
L_0x1b49370 .functor NOT 1, v0x1b43db0_0, C4<0>, C4<0>, C4<0>;
L_0x1b494f0 .functor AND 1, L_0x1b49100, L_0x1b49370, C4<1>, C4<1>;
L_0x1b496b0 .functor OR 1, L_0x1b489c0, L_0x1b494f0, C4<0>, C4<0>;
L_0x1b497c0 .functor NOT 1, v0x1b43b30_0, C4<0>, C4<0>, C4<0>;
L_0x1b498f0 .functor AND 1, L_0x1b497c0, v0x1b43bd0_0, C4<1>, C4<1>;
L_0x1b499b0 .functor NOT 1, v0x1b43c70_0, C4<0>, C4<0>, C4<0>;
L_0x1b49af0 .functor AND 1, L_0x1b498f0, L_0x1b499b0, C4<1>, C4<1>;
L_0x1b49c00 .functor AND 1, L_0x1b49af0, v0x1b43db0_0, C4<1>, C4<1>;
L_0x1b49da0 .functor OR 1, L_0x1b496b0, L_0x1b49c00, C4<0>, C4<0>;
L_0x1b49eb0 .functor NOT 1, v0x1b43b30_0, C4<0>, C4<0>, C4<0>;
L_0x1b4a010 .functor NOT 1, v0x1b43bd0_0, C4<0>, C4<0>, C4<0>;
L_0x1b4a080 .functor AND 1, L_0x1b49eb0, L_0x1b4a010, C4<1>, C4<1>;
L_0x1b4a290 .functor AND 1, L_0x1b4a080, v0x1b43c70_0, C4<1>, C4<1>;
L_0x1b4a350 .functor AND 1, L_0x1b4a290, v0x1b43db0_0, C4<1>, C4<1>;
L_0x1b4a520 .functor OR 1, L_0x1b49da0, L_0x1b4a350, C4<0>, C4<0>;
L_0x1b4a630 .functor NOT 1, v0x1b43b30_0, C4<0>, C4<0>, C4<0>;
L_0x1b4a7c0 .functor NOT 1, v0x1b43bd0_0, C4<0>, C4<0>, C4<0>;
L_0x1b4a830 .functor AND 1, L_0x1b4a630, L_0x1b4a7c0, C4<1>, C4<1>;
L_0x1b4aa70 .functor NOT 1, v0x1b43c70_0, C4<0>, C4<0>, C4<0>;
L_0x1b4aae0 .functor AND 1, L_0x1b4a830, L_0x1b4aa70, C4<1>, C4<1>;
L_0x1b4ad30 .functor NOT 1, v0x1b43db0_0, C4<0>, C4<0>, C4<0>;
L_0x1b4ada0 .functor AND 1, L_0x1b4aae0, L_0x1b4ad30, C4<1>, C4<1>;
L_0x1b4b000 .functor OR 1, L_0x1b4a520, L_0x1b4ada0, C4<0>, C4<0>;
v0x1b44390_0 .net *"_ivl_0", 0 0, L_0x1b48110;  1 drivers
v0x1b44470_0 .net *"_ivl_10", 0 0, L_0x1b48430;  1 drivers
v0x1b44550_0 .net *"_ivl_12", 0 0, L_0x1b48530;  1 drivers
v0x1b44640_0 .net *"_ivl_14", 0 0, L_0x1b485a0;  1 drivers
v0x1b44720_0 .net *"_ivl_16", 0 0, L_0x1b48700;  1 drivers
v0x1b44850_0 .net *"_ivl_18", 0 0, L_0x1b48810;  1 drivers
v0x1b44930_0 .net *"_ivl_2", 0 0, L_0x1b48180;  1 drivers
v0x1b44a10_0 .net *"_ivl_20", 0 0, L_0x1b488e0;  1 drivers
v0x1b44af0_0 .net *"_ivl_22", 0 0, L_0x1b48950;  1 drivers
v0x1b44bd0_0 .net *"_ivl_24", 0 0, L_0x1b48a30;  1 drivers
v0x1b44cb0_0 .net *"_ivl_26", 0 0, L_0x1b48b40;  1 drivers
v0x1b44d90_0 .net *"_ivl_28", 0 0, L_0x1b489c0;  1 drivers
v0x1b44e70_0 .net *"_ivl_30", 0 0, L_0x1b48d20;  1 drivers
v0x1b44f50_0 .net *"_ivl_32", 0 0, L_0x1b48f30;  1 drivers
v0x1b45030_0 .net *"_ivl_34", 0 0, L_0x1b49100;  1 drivers
v0x1b45110_0 .net *"_ivl_36", 0 0, L_0x1b49370;  1 drivers
v0x1b451f0_0 .net *"_ivl_38", 0 0, L_0x1b494f0;  1 drivers
v0x1b452d0_0 .net *"_ivl_4", 0 0, L_0x1b48210;  1 drivers
v0x1b453b0_0 .net *"_ivl_40", 0 0, L_0x1b496b0;  1 drivers
v0x1b45490_0 .net *"_ivl_42", 0 0, L_0x1b497c0;  1 drivers
v0x1b45570_0 .net *"_ivl_44", 0 0, L_0x1b498f0;  1 drivers
v0x1b45650_0 .net *"_ivl_46", 0 0, L_0x1b499b0;  1 drivers
v0x1b45730_0 .net *"_ivl_48", 0 0, L_0x1b49af0;  1 drivers
v0x1b45810_0 .net *"_ivl_50", 0 0, L_0x1b49c00;  1 drivers
v0x1b458f0_0 .net *"_ivl_52", 0 0, L_0x1b49da0;  1 drivers
v0x1b459d0_0 .net *"_ivl_54", 0 0, L_0x1b49eb0;  1 drivers
v0x1b45ab0_0 .net *"_ivl_56", 0 0, L_0x1b4a010;  1 drivers
v0x1b45b90_0 .net *"_ivl_58", 0 0, L_0x1b4a080;  1 drivers
v0x1b45c70_0 .net *"_ivl_6", 0 0, L_0x1b482d0;  1 drivers
v0x1b45d50_0 .net *"_ivl_60", 0 0, L_0x1b4a290;  1 drivers
v0x1b45e30_0 .net *"_ivl_62", 0 0, L_0x1b4a350;  1 drivers
v0x1b45f10_0 .net *"_ivl_64", 0 0, L_0x1b4a520;  1 drivers
v0x1b45ff0_0 .net *"_ivl_66", 0 0, L_0x1b4a630;  1 drivers
v0x1b462e0_0 .net *"_ivl_68", 0 0, L_0x1b4a7c0;  1 drivers
v0x1b463c0_0 .net *"_ivl_70", 0 0, L_0x1b4a830;  1 drivers
v0x1b464a0_0 .net *"_ivl_72", 0 0, L_0x1b4aa70;  1 drivers
v0x1b46580_0 .net *"_ivl_74", 0 0, L_0x1b4aae0;  1 drivers
v0x1b46660_0 .net *"_ivl_76", 0 0, L_0x1b4ad30;  1 drivers
v0x1b46740_0 .net *"_ivl_78", 0 0, L_0x1b4ada0;  1 drivers
v0x1b46820_0 .net *"_ivl_8", 0 0, L_0x1b48370;  1 drivers
v0x1b46900_0 .net "a", 0 0, v0x1b43b30_0;  alias, 1 drivers
v0x1b469a0_0 .net "b", 0 0, v0x1b43bd0_0;  alias, 1 drivers
v0x1b46a90_0 .net "c", 0 0, v0x1b43c70_0;  alias, 1 drivers
v0x1b46b80_0 .net "d", 0 0, v0x1b43db0_0;  alias, 1 drivers
v0x1b46c70_0 .net "q", 0 0, L_0x1b4b000;  alias, 1 drivers
S_0x1b46dd0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1b13f20;
 .timescale -12 -12;
E_0x1b0ea90 .event anyedge, v0x1b47a80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b47a80_0;
    %nor/r;
    %assign/vec4 v0x1b47a80_0, 0;
    %wait E_0x1b0ea90;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b432e0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b43db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b43c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b43bd0_0, 0;
    %assign/vec4 v0x1b43b30_0, 0;
    %wait E_0x1af89f0;
    %wait E_0x1b0ef40;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b43db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b43c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b43bd0_0, 0;
    %assign/vec4 v0x1b43b30_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b0ecf0;
    %load/vec4 v0x1b43b30_0;
    %load/vec4 v0x1b43bd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b43c70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b43db0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b43db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b43c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b43bd0_0, 0;
    %assign/vec4 v0x1b43b30_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1b43930;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b0ecf0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1b43db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b43c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b43bd0_0, 0;
    %assign/vec4 v0x1b43b30_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1b13f20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b47760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b47a80_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1b13f20;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b47760_0;
    %inv;
    %store/vec4 v0x1b47760_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1b13f20;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b43d10_0, v0x1b47be0_0, v0x1b47580_0, v0x1b47620_0, v0x1b476c0_0, v0x1b47800_0, v0x1b47940_0, v0x1b478a0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1b13f20;
T_7 ;
    %load/vec4 v0x1b479e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1b479e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b479e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1b479e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b479e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b479e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b479e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1b13f20;
T_8 ;
    %wait E_0x1b0ecf0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b479e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b479e0_0, 4, 32;
    %load/vec4 v0x1b47b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1b479e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b479e0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b479e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b479e0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1b47940_0;
    %load/vec4 v0x1b47940_0;
    %load/vec4 v0x1b478a0_0;
    %xor;
    %load/vec4 v0x1b47940_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1b479e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b479e0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1b479e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b479e0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can10_depth0/human/circuit2/iter0/response9/top_module.sv";
