<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>DIY Logging Volt/Ampmeter: BitAddress AliasRegion</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">DIY Logging Volt/Ampmeter
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__RCC__BitAddress__AliasRegion.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">BitAddress AliasRegion<div class="ingroups"><a class="el" href="group__STM32F1xx__HAL__Driver.html">STM32F1xx_HAL_Driver</a> &raquo; <a class="el" href="group__RCC.html">RCC</a> &raquo; <a class="el" href="group__RCC__Private__Constants.html">RCC_Private_Constants</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>RCC registers bit address in the alias region.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gacda2a01fba2f4f6b28d6533aef2f2396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#gacda2a01fba2f4f6b28d6533aef2f2396">RCC_CR_OFFSET_BB</a>&#160;&#160;&#160;(<a class="el" href="group__RCC__Register__Offset.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + <a class="el" href="group__RCC__Register__Offset.html#ga6df8d81c05c07cb0c26bbf27ea7fe55c">RCC_CR_OFFSET</a>)</td></tr>
<tr class="separator:gacda2a01fba2f4f6b28d6533aef2f2396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff4bdac027bca99768bdbdd4bd794abc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#gaff4bdac027bca99768bdbdd4bd794abc">RCC_CFGR_OFFSET_BB</a>&#160;&#160;&#160;(<a class="el" href="group__RCC__Register__Offset.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + <a class="el" href="group__RCC__Register__Offset.html#gafb1e90a88869585b970749de3c16ce4a">RCC_CFGR_OFFSET</a>)</td></tr>
<tr class="separator:gaff4bdac027bca99768bdbdd4bd794abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae509d1d4d3915d2d95b0c141e09a8fd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#gae509d1d4d3915d2d95b0c141e09a8fd2">RCC_CIR_OFFSET_BB</a>&#160;&#160;&#160;(<a class="el" href="group__RCC__Register__Offset.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + <a class="el" href="group__RCC__Register__Offset.html#gace77000e86938c6253dc08e8c17e891a">RCC_CIR_OFFSET</a>)</td></tr>
<tr class="separator:gae509d1d4d3915d2d95b0c141e09a8fd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dc42f75899d92ca31a9ca30609ac43a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga3dc42f75899d92ca31a9ca30609ac43a">RCC_BDCR_OFFSET_BB</a>&#160;&#160;&#160;(<a class="el" href="group__RCC__Register__Offset.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + <a class="el" href="group__RCC__Register__Offset.html#gaf234fe5d9628a3f0769721e76f83c566">RCC_BDCR_OFFSET</a>)</td></tr>
<tr class="separator:ga3dc42f75899d92ca31a9ca30609ac43a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad07932326df75b09ed7c43233a7c6666"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#gad07932326df75b09ed7c43233a7c6666">RCC_CSR_OFFSET_BB</a>&#160;&#160;&#160;(<a class="el" href="group__RCC__Register__Offset.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + <a class="el" href="group__RCC__Register__Offset.html#ga63141585a221eed1fd009eb80e406619">RCC_CSR_OFFSET</a>)</td></tr>
<tr class="separator:gad07932326df75b09ed7c43233a7c6666"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bf60daa74224ea82d3df7e08d4533f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga9bf60daa74224ea82d3df7e08d4533f1">RCC_HSION_BIT_NUMBER</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga24995a185bfa02f4ed0624e1a5921585">RCC_CR_HSION_Pos</a></td></tr>
<tr class="separator:ga9bf60daa74224ea82d3df7e08d4533f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd3eca3cc8b1501f9d8a62c4a0ebcfe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#gabd3eca3cc8b1501f9d8a62c4a0ebcfe7">RCC_CR_HSION_BB</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#gacda2a01fba2f4f6b28d6533aef2f2396">RCC_CR_OFFSET_BB</a> * 32U) + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga9bf60daa74224ea82d3df7e08d4533f1">RCC_HSION_BIT_NUMBER</a> * 4U)))</td></tr>
<tr class="separator:gabd3eca3cc8b1501f9d8a62c4a0ebcfe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9092b285e421195958ef49d9396b321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#gaa9092b285e421195958ef49d9396b321">RCC_HSEON_BIT_NUMBER</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gacf45a431682229e7131fab4a9df6bb8a">RCC_CR_HSEON_Pos</a></td></tr>
<tr class="separator:gaa9092b285e421195958ef49d9396b321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabefdd36d54615fa5771dccb9985ec3b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#gabefdd36d54615fa5771dccb9985ec3b6">RCC_CR_HSEON_BB</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#gacda2a01fba2f4f6b28d6533aef2f2396">RCC_CR_OFFSET_BB</a> * 32U) + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#gaa9092b285e421195958ef49d9396b321">RCC_HSEON_BIT_NUMBER</a> * 4U)))</td></tr>
<tr class="separator:gabefdd36d54615fa5771dccb9985ec3b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8a1695db870d271a9e79bf0272ec8b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#gaa8a1695db870d271a9e79bf0272ec8b6">RCC_CSSON_BIT_NUMBER</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gabf8f4f358e06d0c2b8a040474c0c75aa">RCC_CR_CSSON_Pos</a></td></tr>
<tr class="separator:gaa8a1695db870d271a9e79bf0272ec8b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37c353c62ad303e661e99f20dcc6d1f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga37c353c62ad303e661e99f20dcc6d1f0">RCC_CR_CSSON_BB</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#gacda2a01fba2f4f6b28d6533aef2f2396">RCC_CR_OFFSET_BB</a> * 32U) + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#gaa8a1695db870d271a9e79bf0272ec8b6">RCC_CSSON_BIT_NUMBER</a> * 4U)))</td></tr>
<tr class="separator:ga37c353c62ad303e661e99f20dcc6d1f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed4c77e51cc821b9645cb7874bf5861b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#gaed4c77e51cc821b9645cb7874bf5861b">RCC_PLLON_BIT_NUMBER</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga9969597c000e9ed714c2472e019f7df3">RCC_CR_PLLON_Pos</a></td></tr>
<tr class="separator:gaed4c77e51cc821b9645cb7874bf5861b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b0a8f171b66cc0d767716ba23ad3c6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga0b0a8f171b66cc0d767716ba23ad3c6f">RCC_CR_PLLON_BB</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#gacda2a01fba2f4f6b28d6533aef2f2396">RCC_CR_OFFSET_BB</a> * 32U) + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#gaed4c77e51cc821b9645cb7874bf5861b">RCC_PLLON_BIT_NUMBER</a> * 4U)))</td></tr>
<tr class="separator:ga0b0a8f171b66cc0d767716ba23ad3c6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga577ffeb20561aa8395fe5327807b5709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga577ffeb20561aa8395fe5327807b5709">RCC_LSION_BIT_NUMBER</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gafc156654e34b1b6206760ba8d864c6c8">RCC_CSR_LSION_Pos</a></td></tr>
<tr class="separator:ga577ffeb20561aa8395fe5327807b5709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac34a2d63deae3efc65e66f8fb3c26dae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#gac34a2d63deae3efc65e66f8fb3c26dae">RCC_CSR_LSION_BB</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#gad07932326df75b09ed7c43233a7c6666">RCC_CSR_OFFSET_BB</a> * 32U) + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga577ffeb20561aa8395fe5327807b5709">RCC_LSION_BIT_NUMBER</a> * 4U)))</td></tr>
<tr class="separator:gac34a2d63deae3efc65e66f8fb3c26dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cd8836230fcbaf491e9713233690611"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga6cd8836230fcbaf491e9713233690611">RCC_RMVF_BIT_NUMBER</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gae97ee308ed96cdb97bc991b34aa95be4">RCC_CSR_RMVF_Pos</a></td></tr>
<tr class="separator:ga6cd8836230fcbaf491e9713233690611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40f8ee2c5fa801d0b72ae230578dd77b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga40f8ee2c5fa801d0b72ae230578dd77b">RCC_CSR_RMVF_BB</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#gad07932326df75b09ed7c43233a7c6666">RCC_CSR_OFFSET_BB</a> * 32U) + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga6cd8836230fcbaf491e9713233690611">RCC_RMVF_BIT_NUMBER</a> * 4U)))</td></tr>
<tr class="separator:ga40f8ee2c5fa801d0b72ae230578dd77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16e388a406aa93969e2713dd2e0d43e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga16e388a406aa93969e2713dd2e0d43e7">RCC_LSEON_BIT_NUMBER</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga016de845d59f61611054d27511a3fa68">RCC_BDCR_LSEON_Pos</a></td></tr>
<tr class="separator:ga16e388a406aa93969e2713dd2e0d43e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8dc69c1e125aaaba41c6e2f9e2121be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#gaf8dc69c1e125aaaba41c6e2f9e2121be">RCC_BDCR_LSEON_BB</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga3dc42f75899d92ca31a9ca30609ac43a">RCC_BDCR_OFFSET_BB</a> * 32U) + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga16e388a406aa93969e2713dd2e0d43e7">RCC_LSEON_BIT_NUMBER</a> * 4U)))</td></tr>
<tr class="separator:gaf8dc69c1e125aaaba41c6e2f9e2121be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga099cfa567c89f8643f7671d84ba18a7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga099cfa567c89f8643f7671d84ba18a7b">RCC_LSEBYP_BIT_NUMBER</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga8900b556c097b54266370f197517c2b4">RCC_BDCR_LSEBYP_Pos</a></td></tr>
<tr class="separator:ga099cfa567c89f8643f7671d84ba18a7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf47f797e830f0ed3209a792cf96bf8fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#gaf47f797e830f0ed3209a792cf96bf8fc">RCC_BDCR_LSEBYP_BB</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga3dc42f75899d92ca31a9ca30609ac43a">RCC_BDCR_OFFSET_BB</a> * 32U) + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga099cfa567c89f8643f7671d84ba18a7b">RCC_LSEBYP_BIT_NUMBER</a> * 4U)))</td></tr>
<tr class="separator:gaf47f797e830f0ed3209a792cf96bf8fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4074d20c157f0892c6effb8bf22c8d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#gac4074d20c157f0892c6effb8bf22c8d7">RCC_RTCEN_BIT_NUMBER</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gad32e3fd78eebb6ac9bb446a9fdda3d0d">RCC_BDCR_RTCEN_Pos</a></td></tr>
<tr class="separator:gac4074d20c157f0892c6effb8bf22c8d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga583ba8653153b48a06473d0a331f781d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga583ba8653153b48a06473d0a331f781d">RCC_BDCR_RTCEN_BB</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga3dc42f75899d92ca31a9ca30609ac43a">RCC_BDCR_OFFSET_BB</a> * 32U) + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#gac4074d20c157f0892c6effb8bf22c8d7">RCC_RTCEN_BIT_NUMBER</a> * 4U)))</td></tr>
<tr class="separator:ga583ba8653153b48a06473d0a331f781d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b0f7a13e733453c7efcd66a6ee251d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga68b0f7a13e733453c7efcd66a6ee251d">RCC_BDRST_BIT_NUMBER</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gac787de49ce5fa9a2e0123ddf33f4e26e">RCC_BDCR_BDRST_Pos</a></td></tr>
<tr class="separator:ga68b0f7a13e733453c7efcd66a6ee251d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e5805d3c5b9ad3ebc13e030e5fdd86c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga5e5805d3c5b9ad3ebc13e030e5fdd86c">RCC_BDCR_BDRST_BB</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga3dc42f75899d92ca31a9ca30609ac43a">RCC_BDCR_OFFSET_BB</a> * 32U) + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga68b0f7a13e733453c7efcd66a6ee251d">RCC_BDRST_BIT_NUMBER</a> * 4U)))</td></tr>
<tr class="separator:ga5e5805d3c5b9ad3ebc13e030e5fdd86c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>RCC registers bit address in the alias region. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga5e5805d3c5b9ad3ebc13e030e5fdd86c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e5805d3c5b9ad3ebc13e030e5fdd86c">&#9670;&nbsp;</a></span>RCC_BDCR_BDRST_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_BDRST_BB&#160;&#160;&#160;((uint32_t)(<a class="el" href="group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga3dc42f75899d92ca31a9ca30609ac43a">RCC_BDCR_OFFSET_BB</a> * 32U) + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga68b0f7a13e733453c7efcd66a6ee251d">RCC_BDRST_BIT_NUMBER</a> * 4U)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f1xx__hal__rcc_8h_source.html#l01277">1277</a> of file <a class="el" href="stm32f1xx__hal__rcc_8h_source.html">stm32f1xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="gaf47f797e830f0ed3209a792cf96bf8fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf47f797e830f0ed3209a792cf96bf8fc">&#9670;&nbsp;</a></span>RCC_BDCR_LSEBYP_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_LSEBYP_BB&#160;&#160;&#160;((uint32_t)(<a class="el" href="group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga3dc42f75899d92ca31a9ca30609ac43a">RCC_BDCR_OFFSET_BB</a> * 32U) + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga099cfa567c89f8643f7671d84ba18a7b">RCC_LSEBYP_BIT_NUMBER</a> * 4U)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f1xx__hal__rcc_8h_source.html#l01269">1269</a> of file <a class="el" href="stm32f1xx__hal__rcc_8h_source.html">stm32f1xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="gaf8dc69c1e125aaaba41c6e2f9e2121be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8dc69c1e125aaaba41c6e2f9e2121be">&#9670;&nbsp;</a></span>RCC_BDCR_LSEON_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_LSEON_BB&#160;&#160;&#160;((uint32_t)(<a class="el" href="group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga3dc42f75899d92ca31a9ca30609ac43a">RCC_BDCR_OFFSET_BB</a> * 32U) + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga16e388a406aa93969e2713dd2e0d43e7">RCC_LSEON_BIT_NUMBER</a> * 4U)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f1xx__hal__rcc_8h_source.html#l01265">1265</a> of file <a class="el" href="stm32f1xx__hal__rcc_8h_source.html">stm32f1xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="ga3dc42f75899d92ca31a9ca30609ac43a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3dc42f75899d92ca31a9ca30609ac43a">&#9670;&nbsp;</a></span>RCC_BDCR_OFFSET_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_OFFSET_BB&#160;&#160;&#160;(<a class="el" href="group__RCC__Register__Offset.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + <a class="el" href="group__RCC__Register__Offset.html#gaf234fe5d9628a3f0769721e76f83c566">RCC_BDCR_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f1xx__hal__rcc_8h_source.html#l01236">1236</a> of file <a class="el" href="stm32f1xx__hal__rcc_8h_source.html">stm32f1xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="ga583ba8653153b48a06473d0a331f781d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga583ba8653153b48a06473d0a331f781d">&#9670;&nbsp;</a></span>RCC_BDCR_RTCEN_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_RTCEN_BB&#160;&#160;&#160;((uint32_t)(<a class="el" href="group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga3dc42f75899d92ca31a9ca30609ac43a">RCC_BDCR_OFFSET_BB</a> * 32U) + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#gac4074d20c157f0892c6effb8bf22c8d7">RCC_RTCEN_BIT_NUMBER</a> * 4U)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f1xx__hal__rcc_8h_source.html#l01273">1273</a> of file <a class="el" href="stm32f1xx__hal__rcc_8h_source.html">stm32f1xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="ga68b0f7a13e733453c7efcd66a6ee251d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68b0f7a13e733453c7efcd66a6ee251d">&#9670;&nbsp;</a></span>RCC_BDRST_BIT_NUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDRST_BIT_NUMBER&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gac787de49ce5fa9a2e0123ddf33f4e26e">RCC_BDCR_BDRST_Pos</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f1xx__hal__rcc_8h_source.html#l01276">1276</a> of file <a class="el" href="stm32f1xx__hal__rcc_8h_source.html">stm32f1xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="gaff4bdac027bca99768bdbdd4bd794abc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff4bdac027bca99768bdbdd4bd794abc">&#9670;&nbsp;</a></span>RCC_CFGR_OFFSET_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_OFFSET_BB&#160;&#160;&#160;(<a class="el" href="group__RCC__Register__Offset.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + <a class="el" href="group__RCC__Register__Offset.html#gafb1e90a88869585b970749de3c16ce4a">RCC_CFGR_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f1xx__hal__rcc_8h_source.html#l01234">1234</a> of file <a class="el" href="stm32f1xx__hal__rcc_8h_source.html">stm32f1xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="gae509d1d4d3915d2d95b0c141e09a8fd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae509d1d4d3915d2d95b0c141e09a8fd2">&#9670;&nbsp;</a></span>RCC_CIR_OFFSET_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_OFFSET_BB&#160;&#160;&#160;(<a class="el" href="group__RCC__Register__Offset.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + <a class="el" href="group__RCC__Register__Offset.html#gace77000e86938c6253dc08e8c17e891a">RCC_CIR_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f1xx__hal__rcc_8h_source.html#l01235">1235</a> of file <a class="el" href="stm32f1xx__hal__rcc_8h_source.html">stm32f1xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="ga37c353c62ad303e661e99f20dcc6d1f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37c353c62ad303e661e99f20dcc6d1f0">&#9670;&nbsp;</a></span>RCC_CR_CSSON_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_CSSON_BB&#160;&#160;&#160;((uint32_t)(<a class="el" href="group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#gacda2a01fba2f4f6b28d6533aef2f2396">RCC_CR_OFFSET_BB</a> * 32U) + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#gaa8a1695db870d271a9e79bf0272ec8b6">RCC_CSSON_BIT_NUMBER</a> * 4U)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f1xx__hal__rcc_8h_source.html#l01248">1248</a> of file <a class="el" href="stm32f1xx__hal__rcc_8h_source.html">stm32f1xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="gabefdd36d54615fa5771dccb9985ec3b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabefdd36d54615fa5771dccb9985ec3b6">&#9670;&nbsp;</a></span>RCC_CR_HSEON_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSEON_BB&#160;&#160;&#160;((uint32_t)(<a class="el" href="group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#gacda2a01fba2f4f6b28d6533aef2f2396">RCC_CR_OFFSET_BB</a> * 32U) + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#gaa9092b285e421195958ef49d9396b321">RCC_HSEON_BIT_NUMBER</a> * 4U)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f1xx__hal__rcc_8h_source.html#l01245">1245</a> of file <a class="el" href="stm32f1xx__hal__rcc_8h_source.html">stm32f1xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="gabd3eca3cc8b1501f9d8a62c4a0ebcfe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd3eca3cc8b1501f9d8a62c4a0ebcfe7">&#9670;&nbsp;</a></span>RCC_CR_HSION_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSION_BB&#160;&#160;&#160;((uint32_t)(<a class="el" href="group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#gacda2a01fba2f4f6b28d6533aef2f2396">RCC_CR_OFFSET_BB</a> * 32U) + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga9bf60daa74224ea82d3df7e08d4533f1">RCC_HSION_BIT_NUMBER</a> * 4U)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f1xx__hal__rcc_8h_source.html#l01242">1242</a> of file <a class="el" href="stm32f1xx__hal__rcc_8h_source.html">stm32f1xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="gacda2a01fba2f4f6b28d6533aef2f2396"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacda2a01fba2f4f6b28d6533aef2f2396">&#9670;&nbsp;</a></span>RCC_CR_OFFSET_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_OFFSET_BB&#160;&#160;&#160;(<a class="el" href="group__RCC__Register__Offset.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + <a class="el" href="group__RCC__Register__Offset.html#ga6df8d81c05c07cb0c26bbf27ea7fe55c">RCC_CR_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f1xx__hal__rcc_8h_source.html#l01233">1233</a> of file <a class="el" href="stm32f1xx__hal__rcc_8h_source.html">stm32f1xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="ga0b0a8f171b66cc0d767716ba23ad3c6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b0a8f171b66cc0d767716ba23ad3c6f">&#9670;&nbsp;</a></span>RCC_CR_PLLON_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLLON_BB&#160;&#160;&#160;((uint32_t)(<a class="el" href="group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#gacda2a01fba2f4f6b28d6533aef2f2396">RCC_CR_OFFSET_BB</a> * 32U) + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#gaed4c77e51cc821b9645cb7874bf5861b">RCC_PLLON_BIT_NUMBER</a> * 4U)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f1xx__hal__rcc_8h_source.html#l01251">1251</a> of file <a class="el" href="stm32f1xx__hal__rcc_8h_source.html">stm32f1xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="gac34a2d63deae3efc65e66f8fb3c26dae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac34a2d63deae3efc65e66f8fb3c26dae">&#9670;&nbsp;</a></span>RCC_CSR_LSION_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_LSION_BB&#160;&#160;&#160;((uint32_t)(<a class="el" href="group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#gad07932326df75b09ed7c43233a7c6666">RCC_CSR_OFFSET_BB</a> * 32U) + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga577ffeb20561aa8395fe5327807b5709">RCC_LSION_BIT_NUMBER</a> * 4U)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f1xx__hal__rcc_8h_source.html#l01256">1256</a> of file <a class="el" href="stm32f1xx__hal__rcc_8h_source.html">stm32f1xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="gad07932326df75b09ed7c43233a7c6666"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad07932326df75b09ed7c43233a7c6666">&#9670;&nbsp;</a></span>RCC_CSR_OFFSET_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_OFFSET_BB&#160;&#160;&#160;(<a class="el" href="group__RCC__Register__Offset.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + <a class="el" href="group__RCC__Register__Offset.html#ga63141585a221eed1fd009eb80e406619">RCC_CSR_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f1xx__hal__rcc_8h_source.html#l01237">1237</a> of file <a class="el" href="stm32f1xx__hal__rcc_8h_source.html">stm32f1xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="ga40f8ee2c5fa801d0b72ae230578dd77b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40f8ee2c5fa801d0b72ae230578dd77b">&#9670;&nbsp;</a></span>RCC_CSR_RMVF_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_RMVF_BB&#160;&#160;&#160;((uint32_t)(<a class="el" href="group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#gad07932326df75b09ed7c43233a7c6666">RCC_CSR_OFFSET_BB</a> * 32U) + (<a class="el" href="group__RCC__BitAddress__AliasRegion.html#ga6cd8836230fcbaf491e9713233690611">RCC_RMVF_BIT_NUMBER</a> * 4U)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f1xx__hal__rcc_8h_source.html#l01260">1260</a> of file <a class="el" href="stm32f1xx__hal__rcc_8h_source.html">stm32f1xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="gaa8a1695db870d271a9e79bf0272ec8b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8a1695db870d271a9e79bf0272ec8b6">&#9670;&nbsp;</a></span>RCC_CSSON_BIT_NUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSSON_BIT_NUMBER&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gabf8f4f358e06d0c2b8a040474c0c75aa">RCC_CR_CSSON_Pos</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f1xx__hal__rcc_8h_source.html#l01247">1247</a> of file <a class="el" href="stm32f1xx__hal__rcc_8h_source.html">stm32f1xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="gaa9092b285e421195958ef49d9396b321"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9092b285e421195958ef49d9396b321">&#9670;&nbsp;</a></span>RCC_HSEON_BIT_NUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_HSEON_BIT_NUMBER&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gacf45a431682229e7131fab4a9df6bb8a">RCC_CR_HSEON_Pos</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f1xx__hal__rcc_8h_source.html#l01244">1244</a> of file <a class="el" href="stm32f1xx__hal__rcc_8h_source.html">stm32f1xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="ga9bf60daa74224ea82d3df7e08d4533f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bf60daa74224ea82d3df7e08d4533f1">&#9670;&nbsp;</a></span>RCC_HSION_BIT_NUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_HSION_BIT_NUMBER&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga24995a185bfa02f4ed0624e1a5921585">RCC_CR_HSION_Pos</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f1xx__hal__rcc_8h_source.html#l01241">1241</a> of file <a class="el" href="stm32f1xx__hal__rcc_8h_source.html">stm32f1xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="ga099cfa567c89f8643f7671d84ba18a7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga099cfa567c89f8643f7671d84ba18a7b">&#9670;&nbsp;</a></span>RCC_LSEBYP_BIT_NUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_LSEBYP_BIT_NUMBER&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga8900b556c097b54266370f197517c2b4">RCC_BDCR_LSEBYP_Pos</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f1xx__hal__rcc_8h_source.html#l01268">1268</a> of file <a class="el" href="stm32f1xx__hal__rcc_8h_source.html">stm32f1xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="ga16e388a406aa93969e2713dd2e0d43e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16e388a406aa93969e2713dd2e0d43e7">&#9670;&nbsp;</a></span>RCC_LSEON_BIT_NUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_LSEON_BIT_NUMBER&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga016de845d59f61611054d27511a3fa68">RCC_BDCR_LSEON_Pos</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f1xx__hal__rcc_8h_source.html#l01264">1264</a> of file <a class="el" href="stm32f1xx__hal__rcc_8h_source.html">stm32f1xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="ga577ffeb20561aa8395fe5327807b5709"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga577ffeb20561aa8395fe5327807b5709">&#9670;&nbsp;</a></span>RCC_LSION_BIT_NUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_LSION_BIT_NUMBER&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gafc156654e34b1b6206760ba8d864c6c8">RCC_CSR_LSION_Pos</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f1xx__hal__rcc_8h_source.html#l01255">1255</a> of file <a class="el" href="stm32f1xx__hal__rcc_8h_source.html">stm32f1xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="gaed4c77e51cc821b9645cb7874bf5861b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed4c77e51cc821b9645cb7874bf5861b">&#9670;&nbsp;</a></span>RCC_PLLON_BIT_NUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLON_BIT_NUMBER&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga9969597c000e9ed714c2472e019f7df3">RCC_CR_PLLON_Pos</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f1xx__hal__rcc_8h_source.html#l01250">1250</a> of file <a class="el" href="stm32f1xx__hal__rcc_8h_source.html">stm32f1xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="ga6cd8836230fcbaf491e9713233690611"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cd8836230fcbaf491e9713233690611">&#9670;&nbsp;</a></span>RCC_RMVF_BIT_NUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_RMVF_BIT_NUMBER&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gae97ee308ed96cdb97bc991b34aa95be4">RCC_CSR_RMVF_Pos</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f1xx__hal__rcc_8h_source.html#l01259">1259</a> of file <a class="el" href="stm32f1xx__hal__rcc_8h_source.html">stm32f1xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="gac4074d20c157f0892c6effb8bf22c8d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4074d20c157f0892c6effb8bf22c8d7">&#9670;&nbsp;</a></span>RCC_RTCEN_BIT_NUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_RTCEN_BIT_NUMBER&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gad32e3fd78eebb6ac9bb446a9fdda3d0d">RCC_BDCR_RTCEN_Pos</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f1xx__hal__rcc_8h_source.html#l01272">1272</a> of file <a class="el" href="stm32f1xx__hal__rcc_8h_source.html">stm32f1xx_hal_rcc.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Mon Dec 13 2021 16:18:50 for DIY Logging Volt/Ampmeter by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
