module wideexpr_00473(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (5'sb01100)<<<((5'sb10010)>(1'sb0));
  assign y1 = (ctrl[3]?+((+(s6))>>(u6)):5'sb10110);
  assign y2 = {5'b11000};
  assign y3 = 6'sb111011;
  assign y4 = $unsigned(($signed(s0))<<<((ctrl[1]?+(((ctrl[0]?u2:1'sb1))<<<($signed(s1))):{-(-(s4)),(~&(s5))^((s3)!=(s7)),(|(2'sb01))>>(2'sb00)})));
  assign y5 = {((+(-(s7)))>>(((s1)-(s1))+(5'sb01010)))>((ctrl[1]?-(2'sb00):$signed({s4,s6}))),(1'sb1)+(4'sb1111)};
  assign y6 = (((+($signed($signed(~(1'sb0)))))<<<($signed((|(u7))|((ctrl[7]?({1'b1,s7})<<($signed(s7)):(s6)<((s2)>>>(u4)))))))<<($signed({5'sb11010,((ctrl[1]?-((5'sb11001)>>(6'sb101011)):($signed(u0))>>>(6'b100011)))>=(s7),(ctrl[7]?$signed(((3'sb100)<<(6'sb100001))>>(s7)):$signed(s5))})))-(+(4'sb1010));
  assign y7 = (ctrl[0]?6'sb110110:(6'b100011)<<<($signed($signed(s6))));
endmodule
