
LV_0_MCU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006c90  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000035c  08006e60  08006e60  00007e60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080071bc  080071bc  00009090  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080071bc  080071bc  000081bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080071c4  080071c4  00009090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080071c4  080071c4  000081c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080071c8  080071c8  000081c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000090  20000000  080071cc  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000050f0  20000090  0800725c  00009090  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005180  0800725c  00009180  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009090  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019881  00000000  00000000  000090c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000372f  00000000  00000000  00022941  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001540  00000000  00000000  00026070  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000108b  00000000  00000000  000275b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003430  00000000  00000000  0002863b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001814d  00000000  00000000  0002ba6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000db703  00000000  00000000  00043bb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011f2bb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005c74  00000000  00000000  0011f300  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  00124f74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000090 	.word	0x20000090
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006e48 	.word	0x08006e48

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000094 	.word	0x20000094
 800020c:	08006e48 	.word	0x08006e48

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295
 8000220:	f04f 30ff 	movne.w	r0, #4294967295
 8000224:	f000 b988 	b.w	8000538 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	468e      	mov	lr, r1
 8000248:	4604      	mov	r4, r0
 800024a:	4688      	mov	r8, r1
 800024c:	2b00      	cmp	r3, #0
 800024e:	d14a      	bne.n	80002e6 <__udivmoddi4+0xa6>
 8000250:	428a      	cmp	r2, r1
 8000252:	4617      	mov	r7, r2
 8000254:	d962      	bls.n	800031c <__udivmoddi4+0xdc>
 8000256:	fab2 f682 	clz	r6, r2
 800025a:	b14e      	cbz	r6, 8000270 <__udivmoddi4+0x30>
 800025c:	f1c6 0320 	rsb	r3, r6, #32
 8000260:	fa01 f806 	lsl.w	r8, r1, r6
 8000264:	fa20 f303 	lsr.w	r3, r0, r3
 8000268:	40b7      	lsls	r7, r6
 800026a:	ea43 0808 	orr.w	r8, r3, r8
 800026e:	40b4      	lsls	r4, r6
 8000270:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000274:	fa1f fc87 	uxth.w	ip, r7
 8000278:	fbb8 f1fe 	udiv	r1, r8, lr
 800027c:	0c23      	lsrs	r3, r4, #16
 800027e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000282:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000286:	fb01 f20c 	mul.w	r2, r1, ip
 800028a:	429a      	cmp	r2, r3
 800028c:	d909      	bls.n	80002a2 <__udivmoddi4+0x62>
 800028e:	18fb      	adds	r3, r7, r3
 8000290:	f101 30ff 	add.w	r0, r1, #4294967295
 8000294:	f080 80ea 	bcs.w	800046c <__udivmoddi4+0x22c>
 8000298:	429a      	cmp	r2, r3
 800029a:	f240 80e7 	bls.w	800046c <__udivmoddi4+0x22c>
 800029e:	3902      	subs	r1, #2
 80002a0:	443b      	add	r3, r7
 80002a2:	1a9a      	subs	r2, r3, r2
 80002a4:	b2a3      	uxth	r3, r4
 80002a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002b6:	459c      	cmp	ip, r3
 80002b8:	d909      	bls.n	80002ce <__udivmoddi4+0x8e>
 80002ba:	18fb      	adds	r3, r7, r3
 80002bc:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c0:	f080 80d6 	bcs.w	8000470 <__udivmoddi4+0x230>
 80002c4:	459c      	cmp	ip, r3
 80002c6:	f240 80d3 	bls.w	8000470 <__udivmoddi4+0x230>
 80002ca:	443b      	add	r3, r7
 80002cc:	3802      	subs	r0, #2
 80002ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002d2:	eba3 030c 	sub.w	r3, r3, ip
 80002d6:	2100      	movs	r1, #0
 80002d8:	b11d      	cbz	r5, 80002e2 <__udivmoddi4+0xa2>
 80002da:	40f3      	lsrs	r3, r6
 80002dc:	2200      	movs	r2, #0
 80002de:	e9c5 3200 	strd	r3, r2, [r5]
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d905      	bls.n	80002f6 <__udivmoddi4+0xb6>
 80002ea:	b10d      	cbz	r5, 80002f0 <__udivmoddi4+0xb0>
 80002ec:	e9c5 0100 	strd	r0, r1, [r5]
 80002f0:	2100      	movs	r1, #0
 80002f2:	4608      	mov	r0, r1
 80002f4:	e7f5      	b.n	80002e2 <__udivmoddi4+0xa2>
 80002f6:	fab3 f183 	clz	r1, r3
 80002fa:	2900      	cmp	r1, #0
 80002fc:	d146      	bne.n	800038c <__udivmoddi4+0x14c>
 80002fe:	4573      	cmp	r3, lr
 8000300:	d302      	bcc.n	8000308 <__udivmoddi4+0xc8>
 8000302:	4282      	cmp	r2, r0
 8000304:	f200 8105 	bhi.w	8000512 <__udivmoddi4+0x2d2>
 8000308:	1a84      	subs	r4, r0, r2
 800030a:	eb6e 0203 	sbc.w	r2, lr, r3
 800030e:	2001      	movs	r0, #1
 8000310:	4690      	mov	r8, r2
 8000312:	2d00      	cmp	r5, #0
 8000314:	d0e5      	beq.n	80002e2 <__udivmoddi4+0xa2>
 8000316:	e9c5 4800 	strd	r4, r8, [r5]
 800031a:	e7e2      	b.n	80002e2 <__udivmoddi4+0xa2>
 800031c:	2a00      	cmp	r2, #0
 800031e:	f000 8090 	beq.w	8000442 <__udivmoddi4+0x202>
 8000322:	fab2 f682 	clz	r6, r2
 8000326:	2e00      	cmp	r6, #0
 8000328:	f040 80a4 	bne.w	8000474 <__udivmoddi4+0x234>
 800032c:	1a8a      	subs	r2, r1, r2
 800032e:	0c03      	lsrs	r3, r0, #16
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	b280      	uxth	r0, r0
 8000336:	b2bc      	uxth	r4, r7
 8000338:	2101      	movs	r1, #1
 800033a:	fbb2 fcfe 	udiv	ip, r2, lr
 800033e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000342:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000346:	fb04 f20c 	mul.w	r2, r4, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d907      	bls.n	800035e <__udivmoddi4+0x11e>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x11c>
 8000356:	429a      	cmp	r2, r3
 8000358:	f200 80e0 	bhi.w	800051c <__udivmoddi4+0x2dc>
 800035c:	46c4      	mov	ip, r8
 800035e:	1a9b      	subs	r3, r3, r2
 8000360:	fbb3 f2fe 	udiv	r2, r3, lr
 8000364:	fb0e 3312 	mls	r3, lr, r2, r3
 8000368:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800036c:	fb02 f404 	mul.w	r4, r2, r4
 8000370:	429c      	cmp	r4, r3
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0x144>
 8000374:	18fb      	adds	r3, r7, r3
 8000376:	f102 30ff 	add.w	r0, r2, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x142>
 800037c:	429c      	cmp	r4, r3
 800037e:	f200 80ca 	bhi.w	8000516 <__udivmoddi4+0x2d6>
 8000382:	4602      	mov	r2, r0
 8000384:	1b1b      	subs	r3, r3, r4
 8000386:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800038a:	e7a5      	b.n	80002d8 <__udivmoddi4+0x98>
 800038c:	f1c1 0620 	rsb	r6, r1, #32
 8000390:	408b      	lsls	r3, r1
 8000392:	fa22 f706 	lsr.w	r7, r2, r6
 8000396:	431f      	orrs	r7, r3
 8000398:	fa0e f401 	lsl.w	r4, lr, r1
 800039c:	fa20 f306 	lsr.w	r3, r0, r6
 80003a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003a8:	4323      	orrs	r3, r4
 80003aa:	fa00 f801 	lsl.w	r8, r0, r1
 80003ae:	fa1f fc87 	uxth.w	ip, r7
 80003b2:	fbbe f0f9 	udiv	r0, lr, r9
 80003b6:	0c1c      	lsrs	r4, r3, #16
 80003b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003c4:	45a6      	cmp	lr, r4
 80003c6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ca:	d909      	bls.n	80003e0 <__udivmoddi4+0x1a0>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f100 3aff 	add.w	sl, r0, #4294967295
 80003d2:	f080 809c 	bcs.w	800050e <__udivmoddi4+0x2ce>
 80003d6:	45a6      	cmp	lr, r4
 80003d8:	f240 8099 	bls.w	800050e <__udivmoddi4+0x2ce>
 80003dc:	3802      	subs	r0, #2
 80003de:	443c      	add	r4, r7
 80003e0:	eba4 040e 	sub.w	r4, r4, lr
 80003e4:	fa1f fe83 	uxth.w	lr, r3
 80003e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ec:	fb09 4413 	mls	r4, r9, r3, r4
 80003f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x1ce>
 80003fc:	193c      	adds	r4, r7, r4
 80003fe:	f103 3eff 	add.w	lr, r3, #4294967295
 8000402:	f080 8082 	bcs.w	800050a <__udivmoddi4+0x2ca>
 8000406:	45a4      	cmp	ip, r4
 8000408:	d97f      	bls.n	800050a <__udivmoddi4+0x2ca>
 800040a:	3b02      	subs	r3, #2
 800040c:	443c      	add	r4, r7
 800040e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000412:	eba4 040c 	sub.w	r4, r4, ip
 8000416:	fba0 ec02 	umull	lr, ip, r0, r2
 800041a:	4564      	cmp	r4, ip
 800041c:	4673      	mov	r3, lr
 800041e:	46e1      	mov	r9, ip
 8000420:	d362      	bcc.n	80004e8 <__udivmoddi4+0x2a8>
 8000422:	d05f      	beq.n	80004e4 <__udivmoddi4+0x2a4>
 8000424:	b15d      	cbz	r5, 800043e <__udivmoddi4+0x1fe>
 8000426:	ebb8 0203 	subs.w	r2, r8, r3
 800042a:	eb64 0409 	sbc.w	r4, r4, r9
 800042e:	fa04 f606 	lsl.w	r6, r4, r6
 8000432:	fa22 f301 	lsr.w	r3, r2, r1
 8000436:	431e      	orrs	r6, r3
 8000438:	40cc      	lsrs	r4, r1
 800043a:	e9c5 6400 	strd	r6, r4, [r5]
 800043e:	2100      	movs	r1, #0
 8000440:	e74f      	b.n	80002e2 <__udivmoddi4+0xa2>
 8000442:	fbb1 fcf2 	udiv	ip, r1, r2
 8000446:	0c01      	lsrs	r1, r0, #16
 8000448:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800044c:	b280      	uxth	r0, r0
 800044e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000452:	463b      	mov	r3, r7
 8000454:	4638      	mov	r0, r7
 8000456:	463c      	mov	r4, r7
 8000458:	46b8      	mov	r8, r7
 800045a:	46be      	mov	lr, r7
 800045c:	2620      	movs	r6, #32
 800045e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000462:	eba2 0208 	sub.w	r2, r2, r8
 8000466:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800046a:	e766      	b.n	800033a <__udivmoddi4+0xfa>
 800046c:	4601      	mov	r1, r0
 800046e:	e718      	b.n	80002a2 <__udivmoddi4+0x62>
 8000470:	4610      	mov	r0, r2
 8000472:	e72c      	b.n	80002ce <__udivmoddi4+0x8e>
 8000474:	f1c6 0220 	rsb	r2, r6, #32
 8000478:	fa2e f302 	lsr.w	r3, lr, r2
 800047c:	40b7      	lsls	r7, r6
 800047e:	40b1      	lsls	r1, r6
 8000480:	fa20 f202 	lsr.w	r2, r0, r2
 8000484:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000488:	430a      	orrs	r2, r1
 800048a:	fbb3 f8fe 	udiv	r8, r3, lr
 800048e:	b2bc      	uxth	r4, r7
 8000490:	fb0e 3318 	mls	r3, lr, r8, r3
 8000494:	0c11      	lsrs	r1, r2, #16
 8000496:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049a:	fb08 f904 	mul.w	r9, r8, r4
 800049e:	40b0      	lsls	r0, r6
 80004a0:	4589      	cmp	r9, r1
 80004a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004a6:	b280      	uxth	r0, r0
 80004a8:	d93e      	bls.n	8000528 <__udivmoddi4+0x2e8>
 80004aa:	1879      	adds	r1, r7, r1
 80004ac:	f108 3cff 	add.w	ip, r8, #4294967295
 80004b0:	d201      	bcs.n	80004b6 <__udivmoddi4+0x276>
 80004b2:	4589      	cmp	r9, r1
 80004b4:	d81f      	bhi.n	80004f6 <__udivmoddi4+0x2b6>
 80004b6:	eba1 0109 	sub.w	r1, r1, r9
 80004ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80004be:	fb09 f804 	mul.w	r8, r9, r4
 80004c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004c6:	b292      	uxth	r2, r2
 80004c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d229      	bcs.n	8000524 <__udivmoddi4+0x2e4>
 80004d0:	18ba      	adds	r2, r7, r2
 80004d2:	f109 31ff 	add.w	r1, r9, #4294967295
 80004d6:	d2c4      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004d8:	4542      	cmp	r2, r8
 80004da:	d2c2      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004dc:	f1a9 0102 	sub.w	r1, r9, #2
 80004e0:	443a      	add	r2, r7
 80004e2:	e7be      	b.n	8000462 <__udivmoddi4+0x222>
 80004e4:	45f0      	cmp	r8, lr
 80004e6:	d29d      	bcs.n	8000424 <__udivmoddi4+0x1e4>
 80004e8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f0:	3801      	subs	r0, #1
 80004f2:	46e1      	mov	r9, ip
 80004f4:	e796      	b.n	8000424 <__udivmoddi4+0x1e4>
 80004f6:	eba7 0909 	sub.w	r9, r7, r9
 80004fa:	4449      	add	r1, r9
 80004fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000500:	fbb1 f9fe 	udiv	r9, r1, lr
 8000504:	fb09 f804 	mul.w	r8, r9, r4
 8000508:	e7db      	b.n	80004c2 <__udivmoddi4+0x282>
 800050a:	4673      	mov	r3, lr
 800050c:	e77f      	b.n	800040e <__udivmoddi4+0x1ce>
 800050e:	4650      	mov	r0, sl
 8000510:	e766      	b.n	80003e0 <__udivmoddi4+0x1a0>
 8000512:	4608      	mov	r0, r1
 8000514:	e6fd      	b.n	8000312 <__udivmoddi4+0xd2>
 8000516:	443b      	add	r3, r7
 8000518:	3a02      	subs	r2, #2
 800051a:	e733      	b.n	8000384 <__udivmoddi4+0x144>
 800051c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000520:	443b      	add	r3, r7
 8000522:	e71c      	b.n	800035e <__udivmoddi4+0x11e>
 8000524:	4649      	mov	r1, r9
 8000526:	e79c      	b.n	8000462 <__udivmoddi4+0x222>
 8000528:	eba1 0109 	sub.w	r1, r1, r9
 800052c:	46c4      	mov	ip, r8
 800052e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000532:	fb09 f804 	mul.w	r8, r9, r4
 8000536:	e7c4      	b.n	80004c2 <__udivmoddi4+0x282>

08000538 <__aeabi_idiv0>:
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop

0800053c <HAL_UARTEx_RxEventCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b08c      	sub	sp, #48	@ 0x30
 8000540:	af00      	add	r7, sp, #0
 8000542:	6078      	str	r0, [r7, #4]
 8000544:	460b      	mov	r3, r1
 8000546:	807b      	strh	r3, [r7, #2]

	UART_Frame localBuf;
	uint16_t crc_received = RxData[Size - 2] | (RxData[Size - 1] << 8);
 8000548:	887b      	ldrh	r3, [r7, #2]
 800054a:	3b02      	subs	r3, #2
 800054c:	4a20      	ldr	r2, [pc, #128]	@ (80005d0 <HAL_UARTEx_RxEventCallback+0x94>)
 800054e:	5cd3      	ldrb	r3, [r2, r3]
 8000550:	b21a      	sxth	r2, r3
 8000552:	887b      	ldrh	r3, [r7, #2]
 8000554:	3b01      	subs	r3, #1
 8000556:	491e      	ldr	r1, [pc, #120]	@ (80005d0 <HAL_UARTEx_RxEventCallback+0x94>)
 8000558:	5ccb      	ldrb	r3, [r1, r3]
 800055a:	b21b      	sxth	r3, r3
 800055c:	021b      	lsls	r3, r3, #8
 800055e:	b21b      	sxth	r3, r3
 8000560:	4313      	orrs	r3, r2
 8000562:	b21b      	sxth	r3, r3
 8000564:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	uint16_t crc_calculated = crc16(RxData, Size - 2);
 8000566:	887b      	ldrh	r3, [r7, #2]
 8000568:	3b02      	subs	r3, #2
 800056a:	b29b      	uxth	r3, r3
 800056c:	4619      	mov	r1, r3
 800056e:	4818      	ldr	r0, [pc, #96]	@ (80005d0 <HAL_UARTEx_RxEventCallback+0x94>)
 8000570:	f000 fc62 	bl	8000e38 <crc16>
 8000574:	4603      	mov	r3, r0
 8000576:	85bb      	strh	r3, [r7, #44]	@ 0x2c

    if (crc_received != crc_calculated) {
 8000578:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800057a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800057c:	429a      	cmp	r2, r3
 800057e:	d005      	beq.n	800058c <HAL_UARTEx_RxEventCallback+0x50>
    		HAL_UARTEx_ReceiveToIdle_IT(&huart1, RxData, 32);
 8000580:	2220      	movs	r2, #32
 8000582:	4913      	ldr	r1, [pc, #76]	@ (80005d0 <HAL_UARTEx_RxEventCallback+0x94>)
 8000584:	4813      	ldr	r0, [pc, #76]	@ (80005d4 <HAL_UARTEx_RxEventCallback+0x98>)
 8000586:	f002 fb1c 	bl	8002bc2 <HAL_UARTEx_ReceiveToIdle_IT>
		return;
 800058a:	e01e      	b.n	80005ca <HAL_UARTEx_RxEventCallback+0x8e>
    }
	if (Size < 5) {
 800058c:	887b      	ldrh	r3, [r7, #2]
 800058e:	2b04      	cmp	r3, #4
 8000590:	d805      	bhi.n	800059e <HAL_UARTEx_RxEventCallback+0x62>
	        HAL_UARTEx_ReceiveToIdle_IT(&huart1, RxData, FRAME_SIZE);
 8000592:	2220      	movs	r2, #32
 8000594:	490e      	ldr	r1, [pc, #56]	@ (80005d0 <HAL_UARTEx_RxEventCallback+0x94>)
 8000596:	480f      	ldr	r0, [pc, #60]	@ (80005d4 <HAL_UARTEx_RxEventCallback+0x98>)
 8000598:	f002 fb13 	bl	8002bc2 <HAL_UARTEx_ReceiveToIdle_IT>
	    return;
 800059c:	e015      	b.n	80005ca <HAL_UARTEx_RxEventCallback+0x8e>
	}
	localBuf.size = Size;
 800059e:	887b      	ldrh	r3, [r7, #2]
 80005a0:	853b      	strh	r3, [r7, #40]	@ 0x28
	    memcpy(localBuf.data, RxData, Size);
 80005a2:	887a      	ldrh	r2, [r7, #2]
 80005a4:	f107 0308 	add.w	r3, r7, #8
 80005a8:	4909      	ldr	r1, [pc, #36]	@ (80005d0 <HAL_UARTEx_RxEventCallback+0x94>)
 80005aa:	4618      	mov	r0, r3
 80005ac:	f006 fbe8 	bl	8006d80 <memcpy>
	    xQueueSendFromISR(xUART_QueueHandle, &localBuf, NULL);
 80005b0:	4b09      	ldr	r3, [pc, #36]	@ (80005d8 <HAL_UARTEx_RxEventCallback+0x9c>)
 80005b2:	6818      	ldr	r0, [r3, #0]
 80005b4:	f107 0108 	add.w	r1, r7, #8
 80005b8:	2300      	movs	r3, #0
 80005ba:	2200      	movs	r2, #0
 80005bc:	f003 ff66 	bl	800448c <xQueueGenericSendFromISR>

	HAL_UARTEx_ReceiveToIdle_IT(&huart1, RxData, 32);
 80005c0:	2220      	movs	r2, #32
 80005c2:	4903      	ldr	r1, [pc, #12]	@ (80005d0 <HAL_UARTEx_RxEventCallback+0x94>)
 80005c4:	4803      	ldr	r0, [pc, #12]	@ (80005d4 <HAL_UARTEx_RxEventCallback+0x98>)
 80005c6:	f002 fafc 	bl	8002bc2 <HAL_UARTEx_ReceiveToIdle_IT>

}
 80005ca:	3730      	adds	r7, #48	@ 0x30
 80005cc:	46bd      	mov	sp, r7
 80005ce:	bd80      	pop	{r7, pc}
 80005d0:	200001d8 	.word	0x200001d8
 80005d4:	20000130 	.word	0x20000130
 80005d8:	200005fc 	.word	0x200005fc

080005dc <parseEndian>:

void parseEndian(uint16_t val, uint8_t *hi, uint8_t *lo){
 80005dc:	b480      	push	{r7}
 80005de:	b085      	sub	sp, #20
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	4603      	mov	r3, r0
 80005e4:	60b9      	str	r1, [r7, #8]
 80005e6:	607a      	str	r2, [r7, #4]
 80005e8:	81fb      	strh	r3, [r7, #14]
     *hi = (val >> 8) & 0xFF;
 80005ea:	89fb      	ldrh	r3, [r7, #14]
 80005ec:	0a1b      	lsrs	r3, r3, #8
 80005ee:	b29b      	uxth	r3, r3
 80005f0:	b2da      	uxtb	r2, r3
 80005f2:	68bb      	ldr	r3, [r7, #8]
 80005f4:	701a      	strb	r2, [r3, #0]
     *lo = val & 0xFF;
 80005f6:	89fb      	ldrh	r3, [r7, #14]
 80005f8:	b2da      	uxtb	r2, r3
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	701a      	strb	r2, [r3, #0]
}
 80005fe:	bf00      	nop
 8000600:	3714      	adds	r7, #20
 8000602:	46bd      	mov	sp, r7
 8000604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000608:	4770      	bx	lr

0800060a <read_Hreg>:

uint8_t read_Hreg(NewSlave *a, uint8_t *frame)
{
 800060a:	b580      	push	{r7, lr}
 800060c:	b084      	sub	sp, #16
 800060e:	af00      	add	r7, sp, #0
 8000610:	6078      	str	r0, [r7, #4]
 8000612:	6039      	str	r1, [r7, #0]
	int len = 0;
 8000614:	2300      	movs	r3, #0
 8000616:	60fb      	str	r3, [r7, #12]
	   frame[len++] = a->slaveID;
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	1c5a      	adds	r2, r3, #1
 800061c:	60fa      	str	r2, [r7, #12]
 800061e:	461a      	mov	r2, r3
 8000620:	683b      	ldr	r3, [r7, #0]
 8000622:	4413      	add	r3, r2
 8000624:	687a      	ldr	r2, [r7, #4]
 8000626:	7812      	ldrb	r2, [r2, #0]
 8000628:	701a      	strb	r2, [r3, #0]
	   frame[len++] = 0x03;
 800062a:	68fb      	ldr	r3, [r7, #12]
 800062c:	1c5a      	adds	r2, r3, #1
 800062e:	60fa      	str	r2, [r7, #12]
 8000630:	461a      	mov	r2, r3
 8000632:	683b      	ldr	r3, [r7, #0]
 8000634:	4413      	add	r3, r2
 8000636:	2203      	movs	r2, #3
 8000638:	701a      	strb	r2, [r3, #0]

	   parseEndian(a->start_address_readHreg, &frame[len], &frame[len+1]);
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	8858      	ldrh	r0, [r3, #2]
 800063e:	68fb      	ldr	r3, [r7, #12]
 8000640:	683a      	ldr	r2, [r7, #0]
 8000642:	18d1      	adds	r1, r2, r3
 8000644:	68fb      	ldr	r3, [r7, #12]
 8000646:	3301      	adds	r3, #1
 8000648:	683a      	ldr	r2, [r7, #0]
 800064a:	4413      	add	r3, r2
 800064c:	461a      	mov	r2, r3
 800064e:	f7ff ffc5 	bl	80005dc <parseEndian>
	   len+=2;
 8000652:	68fb      	ldr	r3, [r7, #12]
 8000654:	3302      	adds	r3, #2
 8000656:	60fb      	str	r3, [r7, #12]
	   parseEndian(a->num_readHreg, &frame[len], &frame[len+1]);
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	8898      	ldrh	r0, [r3, #4]
 800065c:	68fb      	ldr	r3, [r7, #12]
 800065e:	683a      	ldr	r2, [r7, #0]
 8000660:	18d1      	adds	r1, r2, r3
 8000662:	68fb      	ldr	r3, [r7, #12]
 8000664:	3301      	adds	r3, #1
 8000666:	683a      	ldr	r2, [r7, #0]
 8000668:	4413      	add	r3, r2
 800066a:	461a      	mov	r2, r3
 800066c:	f7ff ffb6 	bl	80005dc <parseEndian>
	   len+=2;
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	3302      	adds	r3, #2
 8000674:	60fb      	str	r3, [r7, #12]

	   uint16_t crc = crc16(frame, len);
 8000676:	68fb      	ldr	r3, [r7, #12]
 8000678:	b29b      	uxth	r3, r3
 800067a:	4619      	mov	r1, r3
 800067c:	6838      	ldr	r0, [r7, #0]
 800067e:	f000 fbdb 	bl	8000e38 <crc16>
 8000682:	4603      	mov	r3, r0
 8000684:	817b      	strh	r3, [r7, #10]
	   frame[len++] = crc&0xFF;
 8000686:	68fb      	ldr	r3, [r7, #12]
 8000688:	1c5a      	adds	r2, r3, #1
 800068a:	60fa      	str	r2, [r7, #12]
 800068c:	461a      	mov	r2, r3
 800068e:	683b      	ldr	r3, [r7, #0]
 8000690:	4413      	add	r3, r2
 8000692:	897a      	ldrh	r2, [r7, #10]
 8000694:	b2d2      	uxtb	r2, r2
 8000696:	701a      	strb	r2, [r3, #0]
	   frame[len++] = (crc>>8)&0xFF;
 8000698:	897b      	ldrh	r3, [r7, #10]
 800069a:	0a1b      	lsrs	r3, r3, #8
 800069c:	b299      	uxth	r1, r3
 800069e:	68fb      	ldr	r3, [r7, #12]
 80006a0:	1c5a      	adds	r2, r3, #1
 80006a2:	60fa      	str	r2, [r7, #12]
 80006a4:	461a      	mov	r2, r3
 80006a6:	683b      	ldr	r3, [r7, #0]
 80006a8:	4413      	add	r3, r2
 80006aa:	b2ca      	uxtb	r2, r1
 80006ac:	701a      	strb	r2, [r3, #0]

	   return len;
 80006ae:	68fb      	ldr	r3, [r7, #12]
 80006b0:	b2db      	uxtb	r3, r3
}
 80006b2:	4618      	mov	r0, r3
 80006b4:	3710      	adds	r7, #16
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}
	...

080006bc <enqueue>:
	   frame[len++] = (crc>>8)&0xFF;

	   return len;
}

int enqueue(transitReq task) {
 80006bc:	b480      	push	{r7}
 80006be:	b085      	sub	sp, #20
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
    int next = (transit_queue.rear + 1) % QUEUE_SIZE;
 80006c4:	4b14      	ldr	r3, [pc, #80]	@ (8000718 <enqueue+0x5c>)
 80006c6:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80006ca:	3301      	adds	r3, #1
 80006cc:	425a      	negs	r2, r3
 80006ce:	f003 031f 	and.w	r3, r3, #31
 80006d2:	f002 021f 	and.w	r2, r2, #31
 80006d6:	bf58      	it	pl
 80006d8:	4253      	negpl	r3, r2
 80006da:	60fb      	str	r3, [r7, #12]

    if(next == transit_queue.front) return 0;
 80006dc:	4b0e      	ldr	r3, [pc, #56]	@ (8000718 <enqueue+0x5c>)
 80006de:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80006e2:	461a      	mov	r2, r3
 80006e4:	68fb      	ldr	r3, [r7, #12]
 80006e6:	4293      	cmp	r3, r2
 80006e8:	d101      	bne.n	80006ee <enqueue+0x32>
 80006ea:	2300      	movs	r3, #0
 80006ec:	e00d      	b.n	800070a <enqueue+0x4e>

    transit_queue.request[transit_queue.rear] = task;
 80006ee:	4b0a      	ldr	r3, [pc, #40]	@ (8000718 <enqueue+0x5c>)
 80006f0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80006f4:	4619      	mov	r1, r3
 80006f6:	4a08      	ldr	r2, [pc, #32]	@ (8000718 <enqueue+0x5c>)
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
    transit_queue.rear = next;
 80006fe:	68fb      	ldr	r3, [r7, #12]
 8000700:	b2da      	uxtb	r2, r3
 8000702:	4b05      	ldr	r3, [pc, #20]	@ (8000718 <enqueue+0x5c>)
 8000704:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    return 1;
 8000708:	2301      	movs	r3, #1
}
 800070a:	4618      	mov	r0, r3
 800070c:	3714      	adds	r7, #20
 800070e:	46bd      	mov	sp, r7
 8000710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000714:	4770      	bx	lr
 8000716:	bf00      	nop
 8000718:	200000ac 	.word	0x200000ac

0800071c <dequeue>:

// ดึงค่าออก queue (dequeue)
int dequeue(transitReq *task) {
 800071c:	b480      	push	{r7}
 800071e:	b083      	sub	sp, #12
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
    if(transit_queue.front == transit_queue.rear) return 0;
 8000724:	4b14      	ldr	r3, [pc, #80]	@ (8000778 <dequeue+0x5c>)
 8000726:	f893 2080 	ldrb.w	r2, [r3, #128]	@ 0x80
 800072a:	4b13      	ldr	r3, [pc, #76]	@ (8000778 <dequeue+0x5c>)
 800072c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8000730:	429a      	cmp	r2, r3
 8000732:	d101      	bne.n	8000738 <dequeue+0x1c>
 8000734:	2300      	movs	r3, #0
 8000736:	e018      	b.n	800076a <dequeue+0x4e>

    *task = transit_queue.request[transit_queue.front];
 8000738:	4b0f      	ldr	r3, [pc, #60]	@ (8000778 <dequeue+0x5c>)
 800073a:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800073e:	6879      	ldr	r1, [r7, #4]
 8000740:	4a0d      	ldr	r2, [pc, #52]	@ (8000778 <dequeue+0x5c>)
 8000742:	009b      	lsls	r3, r3, #2
 8000744:	4413      	add	r3, r2
 8000746:	6818      	ldr	r0, [r3, #0]
 8000748:	6008      	str	r0, [r1, #0]
    transit_queue.front = (transit_queue.front + 1) % QUEUE_SIZE;
 800074a:	4b0b      	ldr	r3, [pc, #44]	@ (8000778 <dequeue+0x5c>)
 800074c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8000750:	3301      	adds	r3, #1
 8000752:	425a      	negs	r2, r3
 8000754:	f003 031f 	and.w	r3, r3, #31
 8000758:	f002 021f 	and.w	r2, r2, #31
 800075c:	bf58      	it	pl
 800075e:	4253      	negpl	r3, r2
 8000760:	b2da      	uxtb	r2, r3
 8000762:	4b05      	ldr	r3, [pc, #20]	@ (8000778 <dequeue+0x5c>)
 8000764:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return 1;
 8000768:	2301      	movs	r3, #1
}
 800076a:	4618      	mov	r0, r3
 800076c:	370c      	adds	r7, #12
 800076e:	46bd      	mov	sp, r7
 8000770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000774:	4770      	bx	lr
 8000776:	bf00      	nop
 8000778:	200000ac 	.word	0x200000ac

0800077c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  xUART_QueueHandle = xQueueCreate(32, sizeof(UART_Frame));
 8000780:	2200      	movs	r2, #0
 8000782:	2122      	movs	r1, #34	@ 0x22
 8000784:	2020      	movs	r0, #32
 8000786:	f003 fcee 	bl	8004166 <xQueueGenericCreate>
 800078a:	4603      	mov	r3, r0
 800078c:	4a2e      	ldr	r2, [pc, #184]	@ (8000848 <main+0xcc>)
 800078e:	6013      	str	r3, [r2, #0]
  xServe_QueueHandle = xQueueCreate(32, sizeof(transitReq));
 8000790:	2200      	movs	r2, #0
 8000792:	2104      	movs	r1, #4
 8000794:	2020      	movs	r0, #32
 8000796:	f003 fce6 	bl	8004166 <xQueueGenericCreate>
 800079a:	4603      	mov	r3, r0
 800079c:	4a2b      	ldr	r2, [pc, #172]	@ (800084c <main+0xd0>)
 800079e:	6013      	str	r3, [r2, #0]
  xQueueMutex = xSemaphoreCreateMutex();
 80007a0:	2001      	movs	r0, #1
 80007a2:	f003 fd58 	bl	8004256 <xQueueCreateMutex>
 80007a6:	4603      	mov	r3, r0
 80007a8:	4a29      	ldr	r2, [pc, #164]	@ (8000850 <main+0xd4>)
 80007aa:	6013      	str	r3, [r2, #0]
  xQueueSem = xSemaphoreCreateBinary();
 80007ac:	2203      	movs	r2, #3
 80007ae:	2100      	movs	r1, #0
 80007b0:	2001      	movs	r0, #1
 80007b2:	f003 fcd8 	bl	8004166 <xQueueGenericCreate>
 80007b6:	4603      	mov	r3, r0
 80007b8:	4a26      	ldr	r2, [pc, #152]	@ (8000854 <main+0xd8>)
 80007ba:	6013      	str	r3, [r2, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007bc:	f000 fd0c 	bl	80011d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007c0:	f000 f872 	bl	80008a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007c4:	f000 f934 	bl	8000a30 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80007c8:	f000 f908 	bl	80009dc <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80007cc:	f000 f8da 	bl	8000984 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UARTEx_ReceiveToIdle_IT(&huart1, RxData, sizeof(RxData));
 80007d0:	2220      	movs	r2, #32
 80007d2:	4921      	ldr	r1, [pc, #132]	@ (8000858 <main+0xdc>)
 80007d4:	4821      	ldr	r0, [pc, #132]	@ (800085c <main+0xe0>)
 80007d6:	f002 f9f4 	bl	8002bc2 <HAL_UARTEx_ReceiveToIdle_IT>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80007da:	f003 f9fd 	bl	8003bd8 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of ParsingTask */
  ParsingTaskHandle = osThreadNew(vParsing, NULL, &ParsingTask_attributes);
 80007de:	4a20      	ldr	r2, [pc, #128]	@ (8000860 <main+0xe4>)
 80007e0:	2100      	movs	r1, #0
 80007e2:	4820      	ldr	r0, [pc, #128]	@ (8000864 <main+0xe8>)
 80007e4:	f003 fa42 	bl	8003c6c <osThreadNew>
 80007e8:	4603      	mov	r3, r0
 80007ea:	4a1f      	ldr	r2, [pc, #124]	@ (8000868 <main+0xec>)
 80007ec:	6013      	str	r3, [r2, #0]

  /* creation of ServeQueueTask */
  ServeQueueTaskHandle = osThreadNew(vServeQueue, NULL, &ServeQueueTask_attributes);
 80007ee:	4a1f      	ldr	r2, [pc, #124]	@ (800086c <main+0xf0>)
 80007f0:	2100      	movs	r1, #0
 80007f2:	481f      	ldr	r0, [pc, #124]	@ (8000870 <main+0xf4>)
 80007f4:	f003 fa3a 	bl	8003c6c <osThreadNew>
 80007f8:	4603      	mov	r3, r0
 80007fa:	4a1e      	ldr	r2, [pc, #120]	@ (8000874 <main+0xf8>)
 80007fc:	6013      	str	r3, [r2, #0]

  /* creation of TransitTask */
  TransitTaskHandle = osThreadNew(vTransit, NULL, &TransitTask_attributes);
 80007fe:	4a1e      	ldr	r2, [pc, #120]	@ (8000878 <main+0xfc>)
 8000800:	2100      	movs	r1, #0
 8000802:	481e      	ldr	r0, [pc, #120]	@ (800087c <main+0x100>)
 8000804:	f003 fa32 	bl	8003c6c <osThreadNew>
 8000808:	4603      	mov	r3, r0
 800080a:	4a1d      	ldr	r2, [pc, #116]	@ (8000880 <main+0x104>)
 800080c:	6013      	str	r3, [r2, #0]

  /* creation of UART_WriteTask */
  UART_WriteTaskHandle = osThreadNew(vUART_Write, NULL, &UART_WriteTask_attributes);
 800080e:	4a1d      	ldr	r2, [pc, #116]	@ (8000884 <main+0x108>)
 8000810:	2100      	movs	r1, #0
 8000812:	481d      	ldr	r0, [pc, #116]	@ (8000888 <main+0x10c>)
 8000814:	f003 fa2a 	bl	8003c6c <osThreadNew>
 8000818:	4603      	mov	r3, r0
 800081a:	4a1c      	ldr	r2, [pc, #112]	@ (800088c <main+0x110>)
 800081c:	6013      	str	r3, [r2, #0]

  /* creation of UART_ReadTask */
  UART_ReadTaskHandle = osThreadNew(vUART_Read, NULL, &UART_ReadTask_attributes);
 800081e:	4a1c      	ldr	r2, [pc, #112]	@ (8000890 <main+0x114>)
 8000820:	2100      	movs	r1, #0
 8000822:	481c      	ldr	r0, [pc, #112]	@ (8000894 <main+0x118>)
 8000824:	f003 fa22 	bl	8003c6c <osThreadNew>
 8000828:	4603      	mov	r3, r0
 800082a:	4a1b      	ldr	r2, [pc, #108]	@ (8000898 <main+0x11c>)
 800082c:	6013      	str	r3, [r2, #0]

  /* creation of ProcessTask */
  ProcessTaskHandle = osThreadNew(vProcess, NULL, &ProcessTask_attributes);
 800082e:	4a1b      	ldr	r2, [pc, #108]	@ (800089c <main+0x120>)
 8000830:	2100      	movs	r1, #0
 8000832:	481b      	ldr	r0, [pc, #108]	@ (80008a0 <main+0x124>)
 8000834:	f003 fa1a 	bl	8003c6c <osThreadNew>
 8000838:	4603      	mov	r3, r0
 800083a:	4a1a      	ldr	r2, [pc, #104]	@ (80008a4 <main+0x128>)
 800083c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800083e:	f003 f9ef 	bl	8003c20 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000842:	bf00      	nop
 8000844:	e7fd      	b.n	8000842 <main+0xc6>
 8000846:	bf00      	nop
 8000848:	200005fc 	.word	0x200005fc
 800084c:	20000600 	.word	0x20000600
 8000850:	20000608 	.word	0x20000608
 8000854:	20000604 	.word	0x20000604
 8000858:	200001d8 	.word	0x200001d8
 800085c:	20000130 	.word	0x20000130
 8000860:	08006ecc 	.word	0x08006ecc
 8000864:	08000b0d 	.word	0x08000b0d
 8000868:	200001c0 	.word	0x200001c0
 800086c:	08006ef0 	.word	0x08006ef0
 8000870:	08000b55 	.word	0x08000b55
 8000874:	200001c4 	.word	0x200001c4
 8000878:	08006f14 	.word	0x08006f14
 800087c:	08000bc1 	.word	0x08000bc1
 8000880:	200001c8 	.word	0x200001c8
 8000884:	08006f38 	.word	0x08006f38
 8000888:	08000c15 	.word	0x08000c15
 800088c:	200001cc 	.word	0x200001cc
 8000890:	08006f5c 	.word	0x08006f5c
 8000894:	08000c25 	.word	0x08000c25
 8000898:	200001d0 	.word	0x200001d0
 800089c:	08006f80 	.word	0x08006f80
 80008a0:	08000cfd 	.word	0x08000cfd
 80008a4:	200001d4 	.word	0x200001d4

080008a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b094      	sub	sp, #80	@ 0x50
 80008ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008ae:	f107 031c 	add.w	r3, r7, #28
 80008b2:	2234      	movs	r2, #52	@ 0x34
 80008b4:	2100      	movs	r1, #0
 80008b6:	4618      	mov	r0, r3
 80008b8:	f006 f9d6 	bl	8006c68 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008bc:	f107 0308 	add.w	r3, r7, #8
 80008c0:	2200      	movs	r2, #0
 80008c2:	601a      	str	r2, [r3, #0]
 80008c4:	605a      	str	r2, [r3, #4]
 80008c6:	609a      	str	r2, [r3, #8]
 80008c8:	60da      	str	r2, [r3, #12]
 80008ca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008cc:	2300      	movs	r3, #0
 80008ce:	607b      	str	r3, [r7, #4]
 80008d0:	4b2a      	ldr	r3, [pc, #168]	@ (800097c <SystemClock_Config+0xd4>)
 80008d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008d4:	4a29      	ldr	r2, [pc, #164]	@ (800097c <SystemClock_Config+0xd4>)
 80008d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008da:	6413      	str	r3, [r2, #64]	@ 0x40
 80008dc:	4b27      	ldr	r3, [pc, #156]	@ (800097c <SystemClock_Config+0xd4>)
 80008de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008e4:	607b      	str	r3, [r7, #4]
 80008e6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80008e8:	2300      	movs	r3, #0
 80008ea:	603b      	str	r3, [r7, #0]
 80008ec:	4b24      	ldr	r3, [pc, #144]	@ (8000980 <SystemClock_Config+0xd8>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80008f4:	4a22      	ldr	r2, [pc, #136]	@ (8000980 <SystemClock_Config+0xd8>)
 80008f6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008fa:	6013      	str	r3, [r2, #0]
 80008fc:	4b20      	ldr	r3, [pc, #128]	@ (8000980 <SystemClock_Config+0xd8>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000904:	603b      	str	r3, [r7, #0]
 8000906:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000908:	2302      	movs	r3, #2
 800090a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800090c:	2301      	movs	r3, #1
 800090e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000910:	2310      	movs	r3, #16
 8000912:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000914:	2302      	movs	r3, #2
 8000916:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000918:	2300      	movs	r3, #0
 800091a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 800091c:	2310      	movs	r3, #16
 800091e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000920:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000924:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000926:	2304      	movs	r3, #4
 8000928:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800092a:	2302      	movs	r3, #2
 800092c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800092e:	2302      	movs	r3, #2
 8000930:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000932:	f107 031c 	add.w	r3, r7, #28
 8000936:	4618      	mov	r0, r3
 8000938:	f001 fb2e 	bl	8001f98 <HAL_RCC_OscConfig>
 800093c:	4603      	mov	r3, r0
 800093e:	2b00      	cmp	r3, #0
 8000940:	d001      	beq.n	8000946 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000942:	f000 fa73 	bl	8000e2c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000946:	230f      	movs	r3, #15
 8000948:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800094a:	2302      	movs	r3, #2
 800094c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800094e:	2300      	movs	r3, #0
 8000950:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000952:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000956:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000958:	2300      	movs	r3, #0
 800095a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800095c:	f107 0308 	add.w	r3, r7, #8
 8000960:	2102      	movs	r1, #2
 8000962:	4618      	mov	r0, r3
 8000964:	f000 ff9c 	bl	80018a0 <HAL_RCC_ClockConfig>
 8000968:	4603      	mov	r3, r0
 800096a:	2b00      	cmp	r3, #0
 800096c:	d001      	beq.n	8000972 <SystemClock_Config+0xca>
  {
    Error_Handler();
 800096e:	f000 fa5d 	bl	8000e2c <Error_Handler>
  }
}
 8000972:	bf00      	nop
 8000974:	3750      	adds	r7, #80	@ 0x50
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	40023800 	.word	0x40023800
 8000980:	40007000 	.word	0x40007000

08000984 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000988:	4b12      	ldr	r3, [pc, #72]	@ (80009d4 <MX_USART1_UART_Init+0x50>)
 800098a:	4a13      	ldr	r2, [pc, #76]	@ (80009d8 <MX_USART1_UART_Init+0x54>)
 800098c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 800098e:	4b11      	ldr	r3, [pc, #68]	@ (80009d4 <MX_USART1_UART_Init+0x50>)
 8000990:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8000994:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_9B;
 8000996:	4b0f      	ldr	r3, [pc, #60]	@ (80009d4 <MX_USART1_UART_Init+0x50>)
 8000998:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800099c:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800099e:	4b0d      	ldr	r3, [pc, #52]	@ (80009d4 <MX_USART1_UART_Init+0x50>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_EVEN;
 80009a4:	4b0b      	ldr	r3, [pc, #44]	@ (80009d4 <MX_USART1_UART_Init+0x50>)
 80009a6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80009aa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80009ac:	4b09      	ldr	r3, [pc, #36]	@ (80009d4 <MX_USART1_UART_Init+0x50>)
 80009ae:	220c      	movs	r2, #12
 80009b0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009b2:	4b08      	ldr	r3, [pc, #32]	@ (80009d4 <MX_USART1_UART_Init+0x50>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80009b8:	4b06      	ldr	r3, [pc, #24]	@ (80009d4 <MX_USART1_UART_Init+0x50>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80009be:	4805      	ldr	r0, [pc, #20]	@ (80009d4 <MX_USART1_UART_Init+0x50>)
 80009c0:	f002 f824 	bl	8002a0c <HAL_UART_Init>
 80009c4:	4603      	mov	r3, r0
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d001      	beq.n	80009ce <MX_USART1_UART_Init+0x4a>
  {
    Error_Handler();
 80009ca:	f000 fa2f 	bl	8000e2c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80009ce:	bf00      	nop
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	20000130 	.word	0x20000130
 80009d8:	40011000 	.word	0x40011000

080009dc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80009e0:	4b11      	ldr	r3, [pc, #68]	@ (8000a28 <MX_USART2_UART_Init+0x4c>)
 80009e2:	4a12      	ldr	r2, [pc, #72]	@ (8000a2c <MX_USART2_UART_Init+0x50>)
 80009e4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80009e6:	4b10      	ldr	r3, [pc, #64]	@ (8000a28 <MX_USART2_UART_Init+0x4c>)
 80009e8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80009ec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009ee:	4b0e      	ldr	r3, [pc, #56]	@ (8000a28 <MX_USART2_UART_Init+0x4c>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80009f4:	4b0c      	ldr	r3, [pc, #48]	@ (8000a28 <MX_USART2_UART_Init+0x4c>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80009fa:	4b0b      	ldr	r3, [pc, #44]	@ (8000a28 <MX_USART2_UART_Init+0x4c>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a00:	4b09      	ldr	r3, [pc, #36]	@ (8000a28 <MX_USART2_UART_Init+0x4c>)
 8000a02:	220c      	movs	r2, #12
 8000a04:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a06:	4b08      	ldr	r3, [pc, #32]	@ (8000a28 <MX_USART2_UART_Init+0x4c>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a0c:	4b06      	ldr	r3, [pc, #24]	@ (8000a28 <MX_USART2_UART_Init+0x4c>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a12:	4805      	ldr	r0, [pc, #20]	@ (8000a28 <MX_USART2_UART_Init+0x4c>)
 8000a14:	f001 fffa 	bl	8002a0c <HAL_UART_Init>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d001      	beq.n	8000a22 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000a1e:	f000 fa05 	bl	8000e2c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a22:	bf00      	nop
 8000a24:	bd80      	pop	{r7, pc}
 8000a26:	bf00      	nop
 8000a28:	20000178 	.word	0x20000178
 8000a2c:	40004400 	.word	0x40004400

08000a30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b08a      	sub	sp, #40	@ 0x28
 8000a34:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a36:	f107 0314 	add.w	r3, r7, #20
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	601a      	str	r2, [r3, #0]
 8000a3e:	605a      	str	r2, [r3, #4]
 8000a40:	609a      	str	r2, [r3, #8]
 8000a42:	60da      	str	r2, [r3, #12]
 8000a44:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a46:	2300      	movs	r3, #0
 8000a48:	613b      	str	r3, [r7, #16]
 8000a4a:	4b2d      	ldr	r3, [pc, #180]	@ (8000b00 <MX_GPIO_Init+0xd0>)
 8000a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a4e:	4a2c      	ldr	r2, [pc, #176]	@ (8000b00 <MX_GPIO_Init+0xd0>)
 8000a50:	f043 0304 	orr.w	r3, r3, #4
 8000a54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a56:	4b2a      	ldr	r3, [pc, #168]	@ (8000b00 <MX_GPIO_Init+0xd0>)
 8000a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a5a:	f003 0304 	and.w	r3, r3, #4
 8000a5e:	613b      	str	r3, [r7, #16]
 8000a60:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a62:	2300      	movs	r3, #0
 8000a64:	60fb      	str	r3, [r7, #12]
 8000a66:	4b26      	ldr	r3, [pc, #152]	@ (8000b00 <MX_GPIO_Init+0xd0>)
 8000a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a6a:	4a25      	ldr	r2, [pc, #148]	@ (8000b00 <MX_GPIO_Init+0xd0>)
 8000a6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a70:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a72:	4b23      	ldr	r3, [pc, #140]	@ (8000b00 <MX_GPIO_Init+0xd0>)
 8000a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a7a:	60fb      	str	r3, [r7, #12]
 8000a7c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a7e:	2300      	movs	r3, #0
 8000a80:	60bb      	str	r3, [r7, #8]
 8000a82:	4b1f      	ldr	r3, [pc, #124]	@ (8000b00 <MX_GPIO_Init+0xd0>)
 8000a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a86:	4a1e      	ldr	r2, [pc, #120]	@ (8000b00 <MX_GPIO_Init+0xd0>)
 8000a88:	f043 0301 	orr.w	r3, r3, #1
 8000a8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a8e:	4b1c      	ldr	r3, [pc, #112]	@ (8000b00 <MX_GPIO_Init+0xd0>)
 8000a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a92:	f003 0301 	and.w	r3, r3, #1
 8000a96:	60bb      	str	r3, [r7, #8]
 8000a98:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	607b      	str	r3, [r7, #4]
 8000a9e:	4b18      	ldr	r3, [pc, #96]	@ (8000b00 <MX_GPIO_Init+0xd0>)
 8000aa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aa2:	4a17      	ldr	r2, [pc, #92]	@ (8000b00 <MX_GPIO_Init+0xd0>)
 8000aa4:	f043 0302 	orr.w	r3, r3, #2
 8000aa8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000aaa:	4b15      	ldr	r3, [pc, #84]	@ (8000b00 <MX_GPIO_Init+0xd0>)
 8000aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aae:	f003 0302 	and.w	r3, r3, #2
 8000ab2:	607b      	str	r3, [r7, #4]
 8000ab4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	2120      	movs	r1, #32
 8000aba:	4812      	ldr	r0, [pc, #72]	@ (8000b04 <MX_GPIO_Init+0xd4>)
 8000abc:	f000 fed6 	bl	800186c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000ac0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ac4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ac6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000aca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000acc:	2300      	movs	r3, #0
 8000ace:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ad0:	f107 0314 	add.w	r3, r7, #20
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	480c      	ldr	r0, [pc, #48]	@ (8000b08 <MX_GPIO_Init+0xd8>)
 8000ad8:	f000 fd34 	bl	8001544 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000adc:	2320      	movs	r3, #32
 8000ade:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ae0:	2301      	movs	r3, #1
 8000ae2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000aec:	f107 0314 	add.w	r3, r7, #20
 8000af0:	4619      	mov	r1, r3
 8000af2:	4804      	ldr	r0, [pc, #16]	@ (8000b04 <MX_GPIO_Init+0xd4>)
 8000af4:	f000 fd26 	bl	8001544 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000af8:	bf00      	nop
 8000afa:	3728      	adds	r7, #40	@ 0x28
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	40023800 	.word	0x40023800
 8000b04:	40020000 	.word	0x40020000
 8000b08:	40020800 	.word	0x40020800

08000b0c <vParsing>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_vParsing */
void vParsing(void *argument)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b08c      	sub	sp, #48	@ 0x30
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
		UART_Frame frameBuf;
		if (xQueueReceive(xUART_QueueHandle, &frameBuf, portMAX_DELAY) == pdTRUE)
 8000b14:	4b0d      	ldr	r3, [pc, #52]	@ (8000b4c <vParsing+0x40>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	f107 0108 	add.w	r1, r7, #8
 8000b1c:	f04f 32ff 	mov.w	r2, #4294967295
 8000b20:	4618      	mov	r0, r3
 8000b22:	f003 fd51 	bl	80045c8 <xQueueReceive>
 8000b26:	4603      	mov	r3, r0
 8000b28:	2b01      	cmp	r3, #1
 8000b2a:	d10b      	bne.n	8000b44 <vParsing+0x38>
		    {
		    	int id = frameBuf.data[0];
 8000b2c:	7a3b      	ldrb	r3, [r7, #8]
 8000b2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
			    memcpy(read_RxFrame[id], frameBuf.data, frameBuf.size);
 8000b30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b32:	015b      	lsls	r3, r3, #5
 8000b34:	4a06      	ldr	r2, [pc, #24]	@ (8000b50 <vParsing+0x44>)
 8000b36:	4413      	add	r3, r2
 8000b38:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000b3a:	f107 0108 	add.w	r1, r7, #8
 8000b3e:	4618      	mov	r0, r3
 8000b40:	f006 f91e 	bl	8006d80 <memcpy>

		    }

	vTaskDelay(pdMS_TO_TICKS(10));
 8000b44:	200a      	movs	r0, #10
 8000b46:	f004 fa75 	bl	8005034 <vTaskDelay>
  {
 8000b4a:	e7e3      	b.n	8000b14 <vParsing+0x8>
 8000b4c:	200005fc 	.word	0x200005fc
 8000b50:	200003f8 	.word	0x200003f8

08000b54 <vServeQueue>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_vServeQueue */
void vServeQueue(void *argument)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b084      	sub	sp, #16
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vServeQueue */
  /* Infinite loop */
  transitReq request;
  for(;;)
  {
		if (xQueueReceive(xServe_QueueHandle, &request, portMAX_DELAY) == pdTRUE)
 8000b5c:	4b15      	ldr	r3, [pc, #84]	@ (8000bb4 <vServeQueue+0x60>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	f107 010c 	add.w	r1, r7, #12
 8000b64:	f04f 32ff 	mov.w	r2, #4294967295
 8000b68:	4618      	mov	r0, r3
 8000b6a:	f003 fd2d 	bl	80045c8 <xQueueReceive>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b01      	cmp	r3, #1
 8000b72:	d1f3      	bne.n	8000b5c <vServeQueue+0x8>
		    {
				if(xSemaphoreTake(xQueueMutex, portMAX_DELAY) == pdTRUE){
 8000b74:	4b10      	ldr	r3, [pc, #64]	@ (8000bb8 <vServeQueue+0x64>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	f04f 31ff 	mov.w	r1, #4294967295
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f003 fe05 	bl	800478c <xQueueSemaphoreTake>
 8000b82:	4603      	mov	r3, r0
 8000b84:	2b01      	cmp	r3, #1
 8000b86:	d1e9      	bne.n	8000b5c <vServeQueue+0x8>
					if(enqueue(request)){
 8000b88:	68f8      	ldr	r0, [r7, #12]
 8000b8a:	f7ff fd97 	bl	80006bc <enqueue>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d006      	beq.n	8000ba2 <vServeQueue+0x4e>
		                xSemaphoreGive(xQueueSem);
 8000b94:	4b09      	ldr	r3, [pc, #36]	@ (8000bbc <vServeQueue+0x68>)
 8000b96:	6818      	ldr	r0, [r3, #0]
 8000b98:	2300      	movs	r3, #0
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	2100      	movs	r1, #0
 8000b9e:	f003 fb73 	bl	8004288 <xQueueGenericSend>
					}
		            xSemaphoreGive(xQueueMutex);
 8000ba2:	4b05      	ldr	r3, [pc, #20]	@ (8000bb8 <vServeQueue+0x64>)
 8000ba4:	6818      	ldr	r0, [r3, #0]
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	2200      	movs	r2, #0
 8000baa:	2100      	movs	r1, #0
 8000bac:	f003 fb6c 	bl	8004288 <xQueueGenericSend>
		if (xQueueReceive(xServe_QueueHandle, &request, portMAX_DELAY) == pdTRUE)
 8000bb0:	e7d4      	b.n	8000b5c <vServeQueue+0x8>
 8000bb2:	bf00      	nop
 8000bb4:	20000600 	.word	0x20000600
 8000bb8:	20000608 	.word	0x20000608
 8000bbc:	20000604 	.word	0x20000604

08000bc0 <vTransit>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_vTransit */
void vTransit(void *argument)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b084      	sub	sp, #16
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vTransit */
  /* Infinite loop */
  transitReq request;
  for(;;)
  {
	  if(xSemaphoreTake(xQueueSem, portMAX_DELAY) == pdTRUE){
 8000bc8:	4b10      	ldr	r3, [pc, #64]	@ (8000c0c <vTransit+0x4c>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	f04f 31ff 	mov.w	r1, #4294967295
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f003 fddb 	bl	800478c <xQueueSemaphoreTake>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	2b01      	cmp	r3, #1
 8000bda:	d1f5      	bne.n	8000bc8 <vTransit+0x8>
		  if(xSemaphoreTake(xQueueMutex, portMAX_DELAY) == pdTRUE){
 8000bdc:	4b0c      	ldr	r3, [pc, #48]	@ (8000c10 <vTransit+0x50>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	f04f 31ff 	mov.w	r1, #4294967295
 8000be4:	4618      	mov	r0, r3
 8000be6:	f003 fdd1 	bl	800478c <xQueueSemaphoreTake>
 8000bea:	4603      	mov	r3, r0
 8000bec:	2b01      	cmp	r3, #1
 8000bee:	d1eb      	bne.n	8000bc8 <vTransit+0x8>
			  if(dequeue(&request)){
 8000bf0:	f107 030c 	add.w	r3, r7, #12
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	f7ff fd91 	bl	800071c <dequeue>
				  //start transit
			  }
              xSemaphoreGive(xQueueMutex);
 8000bfa:	4b05      	ldr	r3, [pc, #20]	@ (8000c10 <vTransit+0x50>)
 8000bfc:	6818      	ldr	r0, [r3, #0]
 8000bfe:	2300      	movs	r3, #0
 8000c00:	2200      	movs	r2, #0
 8000c02:	2100      	movs	r1, #0
 8000c04:	f003 fb40 	bl	8004288 <xQueueGenericSend>
	  if(xSemaphoreTake(xQueueSem, portMAX_DELAY) == pdTRUE){
 8000c08:	e7de      	b.n	8000bc8 <vTransit+0x8>
 8000c0a:	bf00      	nop
 8000c0c:	20000604 	.word	0x20000604
 8000c10:	20000608 	.word	0x20000608

08000c14 <vUART_Write>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_vUART_Write */
void vUART_Write(void *argument)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b082      	sub	sp, #8
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vUART_Write */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000c1c:	2001      	movs	r0, #1
 8000c1e:	f003 f8b7 	bl	8003d90 <osDelay>
 8000c22:	e7fb      	b.n	8000c1c <vUART_Write+0x8>

08000c24 <vUART_Read>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_vUART_Read */
void vUART_Read(void *argument)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b084      	sub	sp, #16
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
	  for(;;)
	  {

		uint8_t len;
		switch (read_state){
 8000c2c:	4b29      	ldr	r3, [pc, #164]	@ (8000cd4 <vUART_Read+0xb0>)
 8000c2e:	781b      	ldrb	r3, [r3, #0]
 8000c30:	2b03      	cmp	r3, #3
 8000c32:	d84b      	bhi.n	8000ccc <vUART_Read+0xa8>
 8000c34:	a201      	add	r2, pc, #4	@ (adr r2, 8000c3c <vUART_Read+0x18>)
 8000c36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c3a:	bf00      	nop
 8000c3c:	08000c4d 	.word	0x08000c4d
 8000c40:	08000c6f 	.word	0x08000c6f
 8000c44:	08000c91 	.word	0x08000c91
 8000c48:	08000caf 	.word	0x08000caf
			case CAR:
				len = read_Hreg(&CAR_STA, read_TxFrame[0]);
 8000c4c:	4922      	ldr	r1, [pc, #136]	@ (8000cd8 <vUART_Read+0xb4>)
 8000c4e:	4823      	ldr	r0, [pc, #140]	@ (8000cdc <vUART_Read+0xb8>)
 8000c50:	f7ff fcdb 	bl	800060a <read_Hreg>
 8000c54:	4603      	mov	r3, r0
 8000c56:	73fb      	strb	r3, [r7, #15]
				HAL_UART_Transmit(&huart1, read_TxFrame[0], len, RESPONSE_TIMEOUT);
 8000c58:	7bfb      	ldrb	r3, [r7, #15]
 8000c5a:	b29a      	uxth	r2, r3
 8000c5c:	2314      	movs	r3, #20
 8000c5e:	491e      	ldr	r1, [pc, #120]	@ (8000cd8 <vUART_Read+0xb4>)
 8000c60:	481f      	ldr	r0, [pc, #124]	@ (8000ce0 <vUART_Read+0xbc>)
 8000c62:	f001 ff23 	bl	8002aac <HAL_UART_Transmit>
				read_state = HALL;
 8000c66:	4b1b      	ldr	r3, [pc, #108]	@ (8000cd4 <vUART_Read+0xb0>)
 8000c68:	2201      	movs	r2, #1
 8000c6a:	701a      	strb	r2, [r3, #0]
				break;
 8000c6c:	e02e      	b.n	8000ccc <vUART_Read+0xa8>

			case HALL:
				len = read_Hreg(&HALL_STA, read_TxFrame[1]);
 8000c6e:	491d      	ldr	r1, [pc, #116]	@ (8000ce4 <vUART_Read+0xc0>)
 8000c70:	481d      	ldr	r0, [pc, #116]	@ (8000ce8 <vUART_Read+0xc4>)
 8000c72:	f7ff fcca 	bl	800060a <read_Hreg>
 8000c76:	4603      	mov	r3, r0
 8000c78:	73fb      	strb	r3, [r7, #15]
				HAL_UART_Transmit(&huart1, read_TxFrame[1], len, RESPONSE_TIMEOUT);
 8000c7a:	7bfb      	ldrb	r3, [r7, #15]
 8000c7c:	b29a      	uxth	r2, r3
 8000c7e:	2314      	movs	r3, #20
 8000c80:	4918      	ldr	r1, [pc, #96]	@ (8000ce4 <vUART_Read+0xc0>)
 8000c82:	4817      	ldr	r0, [pc, #92]	@ (8000ce0 <vUART_Read+0xbc>)
 8000c84:	f001 ff12 	bl	8002aac <HAL_UART_Transmit>
				read_state = MQTT;
 8000c88:	4b12      	ldr	r3, [pc, #72]	@ (8000cd4 <vUART_Read+0xb0>)
 8000c8a:	2202      	movs	r2, #2
 8000c8c:	701a      	strb	r2, [r3, #0]
				break;
 8000c8e:	e01d      	b.n	8000ccc <vUART_Read+0xa8>

			case MQTT:
				read_Hreg(&MQTT_STA, read_TxFrame[2]);
 8000c90:	4916      	ldr	r1, [pc, #88]	@ (8000cec <vUART_Read+0xc8>)
 8000c92:	4817      	ldr	r0, [pc, #92]	@ (8000cf0 <vUART_Read+0xcc>)
 8000c94:	f7ff fcb9 	bl	800060a <read_Hreg>
				HAL_UART_Transmit(&huart1, read_TxFrame[2], len, RESPONSE_TIMEOUT);
 8000c98:	7bfb      	ldrb	r3, [r7, #15]
 8000c9a:	b29a      	uxth	r2, r3
 8000c9c:	2314      	movs	r3, #20
 8000c9e:	4913      	ldr	r1, [pc, #76]	@ (8000cec <vUART_Read+0xc8>)
 8000ca0:	480f      	ldr	r0, [pc, #60]	@ (8000ce0 <vUART_Read+0xbc>)
 8000ca2:	f001 ff03 	bl	8002aac <HAL_UART_Transmit>
				read_state = DRIVER;
 8000ca6:	4b0b      	ldr	r3, [pc, #44]	@ (8000cd4 <vUART_Read+0xb0>)
 8000ca8:	2203      	movs	r2, #3
 8000caa:	701a      	strb	r2, [r3, #0]
				break;
 8000cac:	e00e      	b.n	8000ccc <vUART_Read+0xa8>

			case DRIVER:
				read_Hreg(&SERVO_DRIVER, read_TxFrame[3]);
 8000cae:	4911      	ldr	r1, [pc, #68]	@ (8000cf4 <vUART_Read+0xd0>)
 8000cb0:	4811      	ldr	r0, [pc, #68]	@ (8000cf8 <vUART_Read+0xd4>)
 8000cb2:	f7ff fcaa 	bl	800060a <read_Hreg>
				HAL_UART_Transmit(&huart1, read_TxFrame[3], len, RESPONSE_TIMEOUT);
 8000cb6:	7bfb      	ldrb	r3, [r7, #15]
 8000cb8:	b29a      	uxth	r2, r3
 8000cba:	2314      	movs	r3, #20
 8000cbc:	490d      	ldr	r1, [pc, #52]	@ (8000cf4 <vUART_Read+0xd0>)
 8000cbe:	4808      	ldr	r0, [pc, #32]	@ (8000ce0 <vUART_Read+0xbc>)
 8000cc0:	f001 fef4 	bl	8002aac <HAL_UART_Transmit>
				read_state = CAR;
 8000cc4:	4b03      	ldr	r3, [pc, #12]	@ (8000cd4 <vUART_Read+0xb0>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	701a      	strb	r2, [r3, #0]
				break;
 8000cca:	bf00      	nop
			}
		vTaskDelay(pdMS_TO_TICKS(10));
 8000ccc:	200a      	movs	r0, #10
 8000cce:	f004 f9b1 	bl	8005034 <vTaskDelay>
	  {
 8000cd2:	e7ab      	b.n	8000c2c <vUART_Read+0x8>
 8000cd4:	200005f9 	.word	0x200005f9
 8000cd8:	200001f8 	.word	0x200001f8
 8000cdc:	20000000 	.word	0x20000000
 8000ce0:	20000130 	.word	0x20000130
 8000ce4:	20000218 	.word	0x20000218
 8000ce8:	2000000c 	.word	0x2000000c
 8000cec:	20000238 	.word	0x20000238
 8000cf0:	20000018 	.word	0x20000018
 8000cf4:	20000258 	.word	0x20000258
 8000cf8:	20000024 	.word	0x20000024

08000cfc <vProcess>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_vProcess */
void vProcess(void *argument)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b092      	sub	sp, #72	@ 0x48
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]

  for(;;)
  {


	  if(hall_calling_UP[0] == 1){
 8000d04:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8000d08:	2b01      	cmp	r3, #1
 8000d0a:	d121      	bne.n	8000d50 <vProcess+0x54>
		 for(int i = 1; i<=8; i++){
 8000d0c:	2301      	movs	r3, #1
 8000d0e:	647b      	str	r3, [r7, #68]	@ 0x44
 8000d10:	e01b      	b.n	8000d4a <vProcess+0x4e>
			 if(hall_calling_UP[i] == 1){
 8000d12:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8000d16:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000d18:	4413      	add	r3, r2
 8000d1a:	781b      	ldrb	r3, [r3, #0]
 8000d1c:	2b01      	cmp	r3, #1
 8000d1e:	d111      	bne.n	8000d44 <vProcess+0x48>
				 request.from = i;
 8000d20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000d22:	b2db      	uxtb	r3, r3
 8000d24:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
				 request.dest = 0;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
				 request.dir = UP;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
				 xQueueSend(xServe_QueueHandle, &request, (TickType_t)0);
 8000d34:	4b32      	ldr	r3, [pc, #200]	@ (8000e00 <vProcess+0x104>)
 8000d36:	6818      	ldr	r0, [r3, #0]
 8000d38:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	2200      	movs	r2, #0
 8000d40:	f003 faa2 	bl	8004288 <xQueueGenericSend>
		 for(int i = 1; i<=8; i++){
 8000d44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000d46:	3301      	adds	r3, #1
 8000d48:	647b      	str	r3, [r7, #68]	@ 0x44
 8000d4a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000d4c:	2b08      	cmp	r3, #8
 8000d4e:	dde0      	ble.n	8000d12 <vProcess+0x16>
			 }
		 }
	  }

	  if(hall_calling_DW[0] == 1){
 8000d50:	7e3b      	ldrb	r3, [r7, #24]
 8000d52:	2b01      	cmp	r3, #1
 8000d54:	d121      	bne.n	8000d9a <vProcess+0x9e>
		 for(int i = 1; i<=8; i++){
 8000d56:	2301      	movs	r3, #1
 8000d58:	643b      	str	r3, [r7, #64]	@ 0x40
 8000d5a:	e01b      	b.n	8000d94 <vProcess+0x98>
			 if(hall_calling_UP[i] == 1){
 8000d5c:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8000d60:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000d62:	4413      	add	r3, r2
 8000d64:	781b      	ldrb	r3, [r3, #0]
 8000d66:	2b01      	cmp	r3, #1
 8000d68:	d111      	bne.n	8000d8e <vProcess+0x92>
				 request.from = i;
 8000d6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000d6c:	b2db      	uxtb	r3, r3
 8000d6e:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
				 request.dest = 0;
 8000d72:	2300      	movs	r3, #0
 8000d74:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
				 request.dir = DOWN;
 8000d78:	2301      	movs	r3, #1
 8000d7a:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
				 xQueueSend(xServe_QueueHandle, &request, (TickType_t)0);
 8000d7e:	4b20      	ldr	r3, [pc, #128]	@ (8000e00 <vProcess+0x104>)
 8000d80:	6818      	ldr	r0, [r3, #0]
 8000d82:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8000d86:	2300      	movs	r3, #0
 8000d88:	2200      	movs	r2, #0
 8000d8a:	f003 fa7d 	bl	8004288 <xQueueGenericSend>
		 for(int i = 1; i<=8; i++){
 8000d8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000d90:	3301      	adds	r3, #1
 8000d92:	643b      	str	r3, [r7, #64]	@ 0x40
 8000d94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000d96:	2b08      	cmp	r3, #8
 8000d98:	dde0      	ble.n	8000d5c <vProcess+0x60>
			 }
		 }
	  }

	  if(car_transit[0] == 1){
 8000d9a:	7a3b      	ldrb	r3, [r7, #8]
 8000d9c:	2b01      	cmp	r3, #1
 8000d9e:	d12a      	bne.n	8000df6 <vProcess+0xfa>
		 for(int i = 1; i<=8; i++){
 8000da0:	2301      	movs	r3, #1
 8000da2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000da4:	e024      	b.n	8000df0 <vProcess+0xf4>
			 if(hall_calling_UP[i] == 1){
 8000da6:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8000daa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000dac:	4413      	add	r3, r2
 8000dae:	781b      	ldrb	r3, [r3, #0]
 8000db0:	2b01      	cmp	r3, #1
 8000db2:	d11a      	bne.n	8000dea <vProcess+0xee>
				 request.from = car_pos;
 8000db4:	4b13      	ldr	r3, [pc, #76]	@ (8000e04 <vProcess+0x108>)
 8000db6:	781b      	ldrb	r3, [r3, #0]
 8000db8:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
				 request.dest = i;
 8000dbc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000dbe:	b2db      	uxtb	r3, r3
 8000dc0:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
				 request.dir = DIR(car_pos, i); //macro
 8000dc4:	4b0f      	ldr	r3, [pc, #60]	@ (8000e04 <vProcess+0x108>)
 8000dc6:	781b      	ldrb	r3, [r3, #0]
 8000dc8:	461a      	mov	r2, r3
 8000dca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000dcc:	4293      	cmp	r3, r2
 8000dce:	bfb4      	ite	lt
 8000dd0:	2301      	movlt	r3, #1
 8000dd2:	2300      	movge	r3, #0
 8000dd4:	b2db      	uxtb	r3, r3
 8000dd6:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
				 xQueueSend(xServe_QueueHandle, &request, (TickType_t)0);
 8000dda:	4b09      	ldr	r3, [pc, #36]	@ (8000e00 <vProcess+0x104>)
 8000ddc:	6818      	ldr	r0, [r3, #0]
 8000dde:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8000de2:	2300      	movs	r3, #0
 8000de4:	2200      	movs	r2, #0
 8000de6:	f003 fa4f 	bl	8004288 <xQueueGenericSend>
		 for(int i = 1; i<=8; i++){
 8000dea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000dec:	3301      	adds	r3, #1
 8000dee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000df0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000df2:	2b08      	cmp	r3, #8
 8000df4:	ddd7      	ble.n	8000da6 <vProcess+0xaa>
		 }
	  }



	vTaskDelay(pdMS_TO_TICKS(10));
 8000df6:	200a      	movs	r0, #10
 8000df8:	f004 f91c 	bl	8005034 <vTaskDelay>
	  if(hall_calling_UP[0] == 1){
 8000dfc:	e782      	b.n	8000d04 <vProcess+0x8>
 8000dfe:	bf00      	nop
 8000e00:	20000600 	.word	0x20000600
 8000e04:	200005f8 	.word	0x200005f8

08000e08 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b082      	sub	sp, #8
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	4a04      	ldr	r2, [pc, #16]	@ (8000e28 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000e16:	4293      	cmp	r3, r2
 8000e18:	d101      	bne.n	8000e1e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000e1a:	f000 f9ff 	bl	800121c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000e1e:	bf00      	nop
 8000e20:	3708      	adds	r7, #8
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	40001000 	.word	0x40001000

08000e2c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e30:	b672      	cpsid	i
}
 8000e32:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e34:	bf00      	nop
 8000e36:	e7fd      	b.n	8000e34 <Error_Handler+0x8>

08000e38 <crc16>:
    0x44, 0x84, 0x85, 0x45, 0x87, 0x47, 0x46, 0x86, 0x82, 0x42,
    0x43, 0x83, 0x41, 0x81, 0x80, 0x40
};

uint16_t crc16(uint8_t *buffer, uint16_t buffer_length)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	b085      	sub	sp, #20
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
 8000e40:	460b      	mov	r3, r1
 8000e42:	807b      	strh	r3, [r7, #2]
    uint8_t crc_hi = 0xFF; /* high CRC byte initialized */
 8000e44:	23ff      	movs	r3, #255	@ 0xff
 8000e46:	73fb      	strb	r3, [r7, #15]
    uint8_t crc_lo = 0xFF; /* low CRC byte initialized */
 8000e48:	23ff      	movs	r3, #255	@ 0xff
 8000e4a:	73bb      	strb	r3, [r7, #14]
    unsigned int i; /* will index into CRC lookup */

    /* pass through message buffer */
    while (buffer_length--) {
 8000e4c:	e013      	b.n	8000e76 <crc16+0x3e>
        i = crc_lo ^ *buffer++; /* calculate the CRC  */
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	1c5a      	adds	r2, r3, #1
 8000e52:	607a      	str	r2, [r7, #4]
 8000e54:	781a      	ldrb	r2, [r3, #0]
 8000e56:	7bbb      	ldrb	r3, [r7, #14]
 8000e58:	4053      	eors	r3, r2
 8000e5a:	b2db      	uxtb	r3, r3
 8000e5c:	60bb      	str	r3, [r7, #8]
        crc_lo = crc_hi ^ table_crc_hi[i];
 8000e5e:	4a10      	ldr	r2, [pc, #64]	@ (8000ea0 <crc16+0x68>)
 8000e60:	68bb      	ldr	r3, [r7, #8]
 8000e62:	4413      	add	r3, r2
 8000e64:	781a      	ldrb	r2, [r3, #0]
 8000e66:	7bfb      	ldrb	r3, [r7, #15]
 8000e68:	4053      	eors	r3, r2
 8000e6a:	73bb      	strb	r3, [r7, #14]
        crc_hi = table_crc_lo[i];
 8000e6c:	4a0d      	ldr	r2, [pc, #52]	@ (8000ea4 <crc16+0x6c>)
 8000e6e:	68bb      	ldr	r3, [r7, #8]
 8000e70:	4413      	add	r3, r2
 8000e72:	781b      	ldrb	r3, [r3, #0]
 8000e74:	73fb      	strb	r3, [r7, #15]
    while (buffer_length--) {
 8000e76:	887b      	ldrh	r3, [r7, #2]
 8000e78:	1e5a      	subs	r2, r3, #1
 8000e7a:	807a      	strh	r2, [r7, #2]
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d1e6      	bne.n	8000e4e <crc16+0x16>
    }

    return (crc_hi << 8 | crc_lo);
 8000e80:	7bfb      	ldrb	r3, [r7, #15]
 8000e82:	b21b      	sxth	r3, r3
 8000e84:	021b      	lsls	r3, r3, #8
 8000e86:	b21a      	sxth	r2, r3
 8000e88:	7bbb      	ldrb	r3, [r7, #14]
 8000e8a:	b21b      	sxth	r3, r3
 8000e8c:	4313      	orrs	r3, r2
 8000e8e:	b21b      	sxth	r3, r3
 8000e90:	b29b      	uxth	r3, r3
}
 8000e92:	4618      	mov	r0, r3
 8000e94:	3714      	adds	r7, #20
 8000e96:	46bd      	mov	sp, r7
 8000e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop
 8000ea0:	08006fa4 	.word	0x08006fa4
 8000ea4:	080070a4 	.word	0x080070a4

08000ea8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b082      	sub	sp, #8
 8000eac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eae:	2300      	movs	r3, #0
 8000eb0:	607b      	str	r3, [r7, #4]
 8000eb2:	4b12      	ldr	r3, [pc, #72]	@ (8000efc <HAL_MspInit+0x54>)
 8000eb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000eb6:	4a11      	ldr	r2, [pc, #68]	@ (8000efc <HAL_MspInit+0x54>)
 8000eb8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ebc:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ebe:	4b0f      	ldr	r3, [pc, #60]	@ (8000efc <HAL_MspInit+0x54>)
 8000ec0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ec2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ec6:	607b      	str	r3, [r7, #4]
 8000ec8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000eca:	2300      	movs	r3, #0
 8000ecc:	603b      	str	r3, [r7, #0]
 8000ece:	4b0b      	ldr	r3, [pc, #44]	@ (8000efc <HAL_MspInit+0x54>)
 8000ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ed2:	4a0a      	ldr	r2, [pc, #40]	@ (8000efc <HAL_MspInit+0x54>)
 8000ed4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ed8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000eda:	4b08      	ldr	r3, [pc, #32]	@ (8000efc <HAL_MspInit+0x54>)
 8000edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ede:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ee2:	603b      	str	r3, [r7, #0]
 8000ee4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	210f      	movs	r1, #15
 8000eea:	f06f 0001 	mvn.w	r0, #1
 8000eee:	f000 fa6d 	bl	80013cc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ef2:	bf00      	nop
 8000ef4:	3708      	adds	r7, #8
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	40023800 	.word	0x40023800

08000f00 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b08c      	sub	sp, #48	@ 0x30
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f08:	f107 031c 	add.w	r3, r7, #28
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	601a      	str	r2, [r3, #0]
 8000f10:	605a      	str	r2, [r3, #4]
 8000f12:	609a      	str	r2, [r3, #8]
 8000f14:	60da      	str	r2, [r3, #12]
 8000f16:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	4a36      	ldr	r2, [pc, #216]	@ (8000ff8 <HAL_UART_MspInit+0xf8>)
 8000f1e:	4293      	cmp	r3, r2
 8000f20:	d135      	bne.n	8000f8e <HAL_UART_MspInit+0x8e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000f22:	2300      	movs	r3, #0
 8000f24:	61bb      	str	r3, [r7, #24]
 8000f26:	4b35      	ldr	r3, [pc, #212]	@ (8000ffc <HAL_UART_MspInit+0xfc>)
 8000f28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f2a:	4a34      	ldr	r2, [pc, #208]	@ (8000ffc <HAL_UART_MspInit+0xfc>)
 8000f2c:	f043 0310 	orr.w	r3, r3, #16
 8000f30:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f32:	4b32      	ldr	r3, [pc, #200]	@ (8000ffc <HAL_UART_MspInit+0xfc>)
 8000f34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f36:	f003 0310 	and.w	r3, r3, #16
 8000f3a:	61bb      	str	r3, [r7, #24]
 8000f3c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f3e:	2300      	movs	r3, #0
 8000f40:	617b      	str	r3, [r7, #20]
 8000f42:	4b2e      	ldr	r3, [pc, #184]	@ (8000ffc <HAL_UART_MspInit+0xfc>)
 8000f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f46:	4a2d      	ldr	r2, [pc, #180]	@ (8000ffc <HAL_UART_MspInit+0xfc>)
 8000f48:	f043 0301 	orr.w	r3, r3, #1
 8000f4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f4e:	4b2b      	ldr	r3, [pc, #172]	@ (8000ffc <HAL_UART_MspInit+0xfc>)
 8000f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f52:	f003 0301 	and.w	r3, r3, #1
 8000f56:	617b      	str	r3, [r7, #20]
 8000f58:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000f5a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000f5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f60:	2302      	movs	r3, #2
 8000f62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f64:	2300      	movs	r3, #0
 8000f66:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f68:	2303      	movs	r3, #3
 8000f6a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000f6c:	2307      	movs	r3, #7
 8000f6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f70:	f107 031c 	add.w	r3, r7, #28
 8000f74:	4619      	mov	r1, r3
 8000f76:	4822      	ldr	r0, [pc, #136]	@ (8001000 <HAL_UART_MspInit+0x100>)
 8000f78:	f000 fae4 	bl	8001544 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	2105      	movs	r1, #5
 8000f80:	2025      	movs	r0, #37	@ 0x25
 8000f82:	f000 fa23 	bl	80013cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000f86:	2025      	movs	r0, #37	@ 0x25
 8000f88:	f000 fa3c 	bl	8001404 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8000f8c:	e030      	b.n	8000ff0 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	4a1c      	ldr	r2, [pc, #112]	@ (8001004 <HAL_UART_MspInit+0x104>)
 8000f94:	4293      	cmp	r3, r2
 8000f96:	d12b      	bne.n	8000ff0 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000f98:	2300      	movs	r3, #0
 8000f9a:	613b      	str	r3, [r7, #16]
 8000f9c:	4b17      	ldr	r3, [pc, #92]	@ (8000ffc <HAL_UART_MspInit+0xfc>)
 8000f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fa0:	4a16      	ldr	r2, [pc, #88]	@ (8000ffc <HAL_UART_MspInit+0xfc>)
 8000fa2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fa6:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fa8:	4b14      	ldr	r3, [pc, #80]	@ (8000ffc <HAL_UART_MspInit+0xfc>)
 8000faa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fb0:	613b      	str	r3, [r7, #16]
 8000fb2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	60fb      	str	r3, [r7, #12]
 8000fb8:	4b10      	ldr	r3, [pc, #64]	@ (8000ffc <HAL_UART_MspInit+0xfc>)
 8000fba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fbc:	4a0f      	ldr	r2, [pc, #60]	@ (8000ffc <HAL_UART_MspInit+0xfc>)
 8000fbe:	f043 0301 	orr.w	r3, r3, #1
 8000fc2:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fc4:	4b0d      	ldr	r3, [pc, #52]	@ (8000ffc <HAL_UART_MspInit+0xfc>)
 8000fc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fc8:	f003 0301 	and.w	r3, r3, #1
 8000fcc:	60fb      	str	r3, [r7, #12]
 8000fce:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000fd0:	230c      	movs	r3, #12
 8000fd2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fd4:	2302      	movs	r3, #2
 8000fd6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fdc:	2303      	movs	r3, #3
 8000fde:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000fe0:	2307      	movs	r3, #7
 8000fe2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fe4:	f107 031c 	add.w	r3, r7, #28
 8000fe8:	4619      	mov	r1, r3
 8000fea:	4805      	ldr	r0, [pc, #20]	@ (8001000 <HAL_UART_MspInit+0x100>)
 8000fec:	f000 faaa 	bl	8001544 <HAL_GPIO_Init>
}
 8000ff0:	bf00      	nop
 8000ff2:	3730      	adds	r7, #48	@ 0x30
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}
 8000ff8:	40011000 	.word	0x40011000
 8000ffc:	40023800 	.word	0x40023800
 8001000:	40020000 	.word	0x40020000
 8001004:	40004400 	.word	0x40004400

08001008 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b08e      	sub	sp, #56	@ 0x38
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001010:	2300      	movs	r3, #0
 8001012:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001014:	2300      	movs	r3, #0
 8001016:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001018:	2300      	movs	r3, #0
 800101a:	60fb      	str	r3, [r7, #12]
 800101c:	4b33      	ldr	r3, [pc, #204]	@ (80010ec <HAL_InitTick+0xe4>)
 800101e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001020:	4a32      	ldr	r2, [pc, #200]	@ (80010ec <HAL_InitTick+0xe4>)
 8001022:	f043 0310 	orr.w	r3, r3, #16
 8001026:	6413      	str	r3, [r2, #64]	@ 0x40
 8001028:	4b30      	ldr	r3, [pc, #192]	@ (80010ec <HAL_InitTick+0xe4>)
 800102a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800102c:	f003 0310 	and.w	r3, r3, #16
 8001030:	60fb      	str	r3, [r7, #12]
 8001032:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001034:	f107 0210 	add.w	r2, r7, #16
 8001038:	f107 0314 	add.w	r3, r7, #20
 800103c:	4611      	mov	r1, r2
 800103e:	4618      	mov	r0, r3
 8001040:	f000 fd48 	bl	8001ad4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001044:	6a3b      	ldr	r3, [r7, #32]
 8001046:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001048:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800104a:	2b00      	cmp	r3, #0
 800104c:	d103      	bne.n	8001056 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800104e:	f000 fd19 	bl	8001a84 <HAL_RCC_GetPCLK1Freq>
 8001052:	6378      	str	r0, [r7, #52]	@ 0x34
 8001054:	e004      	b.n	8001060 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001056:	f000 fd15 	bl	8001a84 <HAL_RCC_GetPCLK1Freq>
 800105a:	4603      	mov	r3, r0
 800105c:	005b      	lsls	r3, r3, #1
 800105e:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001060:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001062:	4a23      	ldr	r2, [pc, #140]	@ (80010f0 <HAL_InitTick+0xe8>)
 8001064:	fba2 2303 	umull	r2, r3, r2, r3
 8001068:	0c9b      	lsrs	r3, r3, #18
 800106a:	3b01      	subs	r3, #1
 800106c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800106e:	4b21      	ldr	r3, [pc, #132]	@ (80010f4 <HAL_InitTick+0xec>)
 8001070:	4a21      	ldr	r2, [pc, #132]	@ (80010f8 <HAL_InitTick+0xf0>)
 8001072:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001074:	4b1f      	ldr	r3, [pc, #124]	@ (80010f4 <HAL_InitTick+0xec>)
 8001076:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800107a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800107c:	4a1d      	ldr	r2, [pc, #116]	@ (80010f4 <HAL_InitTick+0xec>)
 800107e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001080:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001082:	4b1c      	ldr	r3, [pc, #112]	@ (80010f4 <HAL_InitTick+0xec>)
 8001084:	2200      	movs	r2, #0
 8001086:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001088:	4b1a      	ldr	r3, [pc, #104]	@ (80010f4 <HAL_InitTick+0xec>)
 800108a:	2200      	movs	r2, #0
 800108c:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800108e:	4b19      	ldr	r3, [pc, #100]	@ (80010f4 <HAL_InitTick+0xec>)
 8001090:	2200      	movs	r2, #0
 8001092:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001094:	4817      	ldr	r0, [pc, #92]	@ (80010f4 <HAL_InitTick+0xec>)
 8001096:	f001 fa1d 	bl	80024d4 <HAL_TIM_Base_Init>
 800109a:	4603      	mov	r3, r0
 800109c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80010a0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d11b      	bne.n	80010e0 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80010a8:	4812      	ldr	r0, [pc, #72]	@ (80010f4 <HAL_InitTick+0xec>)
 80010aa:	f001 fa6d 	bl	8002588 <HAL_TIM_Base_Start_IT>
 80010ae:	4603      	mov	r3, r0
 80010b0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80010b4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d111      	bne.n	80010e0 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80010bc:	2036      	movs	r0, #54	@ 0x36
 80010be:	f000 f9a1 	bl	8001404 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	2b0f      	cmp	r3, #15
 80010c6:	d808      	bhi.n	80010da <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80010c8:	2200      	movs	r2, #0
 80010ca:	6879      	ldr	r1, [r7, #4]
 80010cc:	2036      	movs	r0, #54	@ 0x36
 80010ce:	f000 f97d 	bl	80013cc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80010d2:	4a0a      	ldr	r2, [pc, #40]	@ (80010fc <HAL_InitTick+0xf4>)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	6013      	str	r3, [r2, #0]
 80010d8:	e002      	b.n	80010e0 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80010da:	2301      	movs	r3, #1
 80010dc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80010e0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80010e4:	4618      	mov	r0, r3
 80010e6:	3738      	adds	r7, #56	@ 0x38
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	40023800 	.word	0x40023800
 80010f0:	431bde83 	.word	0x431bde83
 80010f4:	2000060c 	.word	0x2000060c
 80010f8:	40001000 	.word	0x40001000
 80010fc:	20000034 	.word	0x20000034

08001100 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001100:	b480      	push	{r7}
 8001102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001104:	bf00      	nop
 8001106:	e7fd      	b.n	8001104 <NMI_Handler+0x4>

08001108 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001108:	b480      	push	{r7}
 800110a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800110c:	bf00      	nop
 800110e:	e7fd      	b.n	800110c <HardFault_Handler+0x4>

08001110 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001110:	b480      	push	{r7}
 8001112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001114:	bf00      	nop
 8001116:	e7fd      	b.n	8001114 <MemManage_Handler+0x4>

08001118 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001118:	b480      	push	{r7}
 800111a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800111c:	bf00      	nop
 800111e:	e7fd      	b.n	800111c <BusFault_Handler+0x4>

08001120 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001120:	b480      	push	{r7}
 8001122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001124:	bf00      	nop
 8001126:	e7fd      	b.n	8001124 <UsageFault_Handler+0x4>

08001128 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001128:	b480      	push	{r7}
 800112a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800112c:	bf00      	nop
 800112e:	46bd      	mov	sp, r7
 8001130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001134:	4770      	bx	lr
	...

08001138 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800113c:	4802      	ldr	r0, [pc, #8]	@ (8001148 <USART1_IRQHandler+0x10>)
 800113e:	f001 fd9d 	bl	8002c7c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001142:	bf00      	nop
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	20000130 	.word	0x20000130

0800114c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001150:	4802      	ldr	r0, [pc, #8]	@ (800115c <TIM6_DAC_IRQHandler+0x10>)
 8001152:	f001 fa89 	bl	8002668 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001156:	bf00      	nop
 8001158:	bd80      	pop	{r7, pc}
 800115a:	bf00      	nop
 800115c:	2000060c 	.word	0x2000060c

08001160 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001164:	4b06      	ldr	r3, [pc, #24]	@ (8001180 <SystemInit+0x20>)
 8001166:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800116a:	4a05      	ldr	r2, [pc, #20]	@ (8001180 <SystemInit+0x20>)
 800116c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001170:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001174:	bf00      	nop
 8001176:	46bd      	mov	sp, r7
 8001178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117c:	4770      	bx	lr
 800117e:	bf00      	nop
 8001180:	e000ed00 	.word	0xe000ed00

08001184 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001184:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80011bc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001188:	f7ff ffea 	bl	8001160 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800118c:	480c      	ldr	r0, [pc, #48]	@ (80011c0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800118e:	490d      	ldr	r1, [pc, #52]	@ (80011c4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001190:	4a0d      	ldr	r2, [pc, #52]	@ (80011c8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001192:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001194:	e002      	b.n	800119c <LoopCopyDataInit>

08001196 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001196:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001198:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800119a:	3304      	adds	r3, #4

0800119c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800119c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800119e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011a0:	d3f9      	bcc.n	8001196 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011a2:	4a0a      	ldr	r2, [pc, #40]	@ (80011cc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80011a4:	4c0a      	ldr	r4, [pc, #40]	@ (80011d0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80011a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011a8:	e001      	b.n	80011ae <LoopFillZerobss>

080011aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011ac:	3204      	adds	r2, #4

080011ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011b0:	d3fb      	bcc.n	80011aa <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80011b2:	f005 fdbf 	bl	8006d34 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011b6:	f7ff fae1 	bl	800077c <main>
  bx  lr    
 80011ba:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80011bc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80011c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011c4:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 80011c8:	080071cc 	.word	0x080071cc
  ldr r2, =_sbss
 80011cc:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 80011d0:	20005180 	.word	0x20005180

080011d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80011d4:	e7fe      	b.n	80011d4 <ADC_IRQHandler>
	...

080011d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80011dc:	4b0e      	ldr	r3, [pc, #56]	@ (8001218 <HAL_Init+0x40>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4a0d      	ldr	r2, [pc, #52]	@ (8001218 <HAL_Init+0x40>)
 80011e2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80011e6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80011e8:	4b0b      	ldr	r3, [pc, #44]	@ (8001218 <HAL_Init+0x40>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	4a0a      	ldr	r2, [pc, #40]	@ (8001218 <HAL_Init+0x40>)
 80011ee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80011f2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011f4:	4b08      	ldr	r3, [pc, #32]	@ (8001218 <HAL_Init+0x40>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	4a07      	ldr	r2, [pc, #28]	@ (8001218 <HAL_Init+0x40>)
 80011fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001200:	2003      	movs	r0, #3
 8001202:	f000 f8d8 	bl	80013b6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001206:	200f      	movs	r0, #15
 8001208:	f7ff fefe 	bl	8001008 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800120c:	f7ff fe4c 	bl	8000ea8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001210:	2300      	movs	r3, #0
}
 8001212:	4618      	mov	r0, r3
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	40023c00 	.word	0x40023c00

0800121c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800121c:	b480      	push	{r7}
 800121e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001220:	4b06      	ldr	r3, [pc, #24]	@ (800123c <HAL_IncTick+0x20>)
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	461a      	mov	r2, r3
 8001226:	4b06      	ldr	r3, [pc, #24]	@ (8001240 <HAL_IncTick+0x24>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	4413      	add	r3, r2
 800122c:	4a04      	ldr	r2, [pc, #16]	@ (8001240 <HAL_IncTick+0x24>)
 800122e:	6013      	str	r3, [r2, #0]
}
 8001230:	bf00      	nop
 8001232:	46bd      	mov	sp, r7
 8001234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001238:	4770      	bx	lr
 800123a:	bf00      	nop
 800123c:	20000038 	.word	0x20000038
 8001240:	20000654 	.word	0x20000654

08001244 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001244:	b480      	push	{r7}
 8001246:	af00      	add	r7, sp, #0
  return uwTick;
 8001248:	4b03      	ldr	r3, [pc, #12]	@ (8001258 <HAL_GetTick+0x14>)
 800124a:	681b      	ldr	r3, [r3, #0]
}
 800124c:	4618      	mov	r0, r3
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr
 8001256:	bf00      	nop
 8001258:	20000654 	.word	0x20000654

0800125c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800125c:	b480      	push	{r7}
 800125e:	b085      	sub	sp, #20
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	f003 0307 	and.w	r3, r3, #7
 800126a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800126c:	4b0c      	ldr	r3, [pc, #48]	@ (80012a0 <__NVIC_SetPriorityGrouping+0x44>)
 800126e:	68db      	ldr	r3, [r3, #12]
 8001270:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001272:	68ba      	ldr	r2, [r7, #8]
 8001274:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001278:	4013      	ands	r3, r2
 800127a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001280:	68bb      	ldr	r3, [r7, #8]
 8001282:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001284:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001288:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800128c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800128e:	4a04      	ldr	r2, [pc, #16]	@ (80012a0 <__NVIC_SetPriorityGrouping+0x44>)
 8001290:	68bb      	ldr	r3, [r7, #8]
 8001292:	60d3      	str	r3, [r2, #12]
}
 8001294:	bf00      	nop
 8001296:	3714      	adds	r7, #20
 8001298:	46bd      	mov	sp, r7
 800129a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129e:	4770      	bx	lr
 80012a0:	e000ed00 	.word	0xe000ed00

080012a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012a8:	4b04      	ldr	r3, [pc, #16]	@ (80012bc <__NVIC_GetPriorityGrouping+0x18>)
 80012aa:	68db      	ldr	r3, [r3, #12]
 80012ac:	0a1b      	lsrs	r3, r3, #8
 80012ae:	f003 0307 	and.w	r3, r3, #7
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	46bd      	mov	sp, r7
 80012b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ba:	4770      	bx	lr
 80012bc:	e000ed00 	.word	0xe000ed00

080012c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012c0:	b480      	push	{r7}
 80012c2:	b083      	sub	sp, #12
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	4603      	mov	r3, r0
 80012c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	db0b      	blt.n	80012ea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012d2:	79fb      	ldrb	r3, [r7, #7]
 80012d4:	f003 021f 	and.w	r2, r3, #31
 80012d8:	4907      	ldr	r1, [pc, #28]	@ (80012f8 <__NVIC_EnableIRQ+0x38>)
 80012da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012de:	095b      	lsrs	r3, r3, #5
 80012e0:	2001      	movs	r0, #1
 80012e2:	fa00 f202 	lsl.w	r2, r0, r2
 80012e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80012ea:	bf00      	nop
 80012ec:	370c      	adds	r7, #12
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr
 80012f6:	bf00      	nop
 80012f8:	e000e100 	.word	0xe000e100

080012fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012fc:	b480      	push	{r7}
 80012fe:	b083      	sub	sp, #12
 8001300:	af00      	add	r7, sp, #0
 8001302:	4603      	mov	r3, r0
 8001304:	6039      	str	r1, [r7, #0]
 8001306:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001308:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800130c:	2b00      	cmp	r3, #0
 800130e:	db0a      	blt.n	8001326 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	b2da      	uxtb	r2, r3
 8001314:	490c      	ldr	r1, [pc, #48]	@ (8001348 <__NVIC_SetPriority+0x4c>)
 8001316:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800131a:	0112      	lsls	r2, r2, #4
 800131c:	b2d2      	uxtb	r2, r2
 800131e:	440b      	add	r3, r1
 8001320:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001324:	e00a      	b.n	800133c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	b2da      	uxtb	r2, r3
 800132a:	4908      	ldr	r1, [pc, #32]	@ (800134c <__NVIC_SetPriority+0x50>)
 800132c:	79fb      	ldrb	r3, [r7, #7]
 800132e:	f003 030f 	and.w	r3, r3, #15
 8001332:	3b04      	subs	r3, #4
 8001334:	0112      	lsls	r2, r2, #4
 8001336:	b2d2      	uxtb	r2, r2
 8001338:	440b      	add	r3, r1
 800133a:	761a      	strb	r2, [r3, #24]
}
 800133c:	bf00      	nop
 800133e:	370c      	adds	r7, #12
 8001340:	46bd      	mov	sp, r7
 8001342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001346:	4770      	bx	lr
 8001348:	e000e100 	.word	0xe000e100
 800134c:	e000ed00 	.word	0xe000ed00

08001350 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001350:	b480      	push	{r7}
 8001352:	b089      	sub	sp, #36	@ 0x24
 8001354:	af00      	add	r7, sp, #0
 8001356:	60f8      	str	r0, [r7, #12]
 8001358:	60b9      	str	r1, [r7, #8]
 800135a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	f003 0307 	and.w	r3, r3, #7
 8001362:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001364:	69fb      	ldr	r3, [r7, #28]
 8001366:	f1c3 0307 	rsb	r3, r3, #7
 800136a:	2b04      	cmp	r3, #4
 800136c:	bf28      	it	cs
 800136e:	2304      	movcs	r3, #4
 8001370:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001372:	69fb      	ldr	r3, [r7, #28]
 8001374:	3304      	adds	r3, #4
 8001376:	2b06      	cmp	r3, #6
 8001378:	d902      	bls.n	8001380 <NVIC_EncodePriority+0x30>
 800137a:	69fb      	ldr	r3, [r7, #28]
 800137c:	3b03      	subs	r3, #3
 800137e:	e000      	b.n	8001382 <NVIC_EncodePriority+0x32>
 8001380:	2300      	movs	r3, #0
 8001382:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001384:	f04f 32ff 	mov.w	r2, #4294967295
 8001388:	69bb      	ldr	r3, [r7, #24]
 800138a:	fa02 f303 	lsl.w	r3, r2, r3
 800138e:	43da      	mvns	r2, r3
 8001390:	68bb      	ldr	r3, [r7, #8]
 8001392:	401a      	ands	r2, r3
 8001394:	697b      	ldr	r3, [r7, #20]
 8001396:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001398:	f04f 31ff 	mov.w	r1, #4294967295
 800139c:	697b      	ldr	r3, [r7, #20]
 800139e:	fa01 f303 	lsl.w	r3, r1, r3
 80013a2:	43d9      	mvns	r1, r3
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013a8:	4313      	orrs	r3, r2
         );
}
 80013aa:	4618      	mov	r0, r3
 80013ac:	3724      	adds	r7, #36	@ 0x24
 80013ae:	46bd      	mov	sp, r7
 80013b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b4:	4770      	bx	lr

080013b6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013b6:	b580      	push	{r7, lr}
 80013b8:	b082      	sub	sp, #8
 80013ba:	af00      	add	r7, sp, #0
 80013bc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013be:	6878      	ldr	r0, [r7, #4]
 80013c0:	f7ff ff4c 	bl	800125c <__NVIC_SetPriorityGrouping>
}
 80013c4:	bf00      	nop
 80013c6:	3708      	adds	r7, #8
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}

080013cc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b086      	sub	sp, #24
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	4603      	mov	r3, r0
 80013d4:	60b9      	str	r1, [r7, #8]
 80013d6:	607a      	str	r2, [r7, #4]
 80013d8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80013da:	2300      	movs	r3, #0
 80013dc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80013de:	f7ff ff61 	bl	80012a4 <__NVIC_GetPriorityGrouping>
 80013e2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013e4:	687a      	ldr	r2, [r7, #4]
 80013e6:	68b9      	ldr	r1, [r7, #8]
 80013e8:	6978      	ldr	r0, [r7, #20]
 80013ea:	f7ff ffb1 	bl	8001350 <NVIC_EncodePriority>
 80013ee:	4602      	mov	r2, r0
 80013f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013f4:	4611      	mov	r1, r2
 80013f6:	4618      	mov	r0, r3
 80013f8:	f7ff ff80 	bl	80012fc <__NVIC_SetPriority>
}
 80013fc:	bf00      	nop
 80013fe:	3718      	adds	r7, #24
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}

08001404 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b082      	sub	sp, #8
 8001408:	af00      	add	r7, sp, #0
 800140a:	4603      	mov	r3, r0
 800140c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800140e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001412:	4618      	mov	r0, r3
 8001414:	f7ff ff54 	bl	80012c0 <__NVIC_EnableIRQ>
}
 8001418:	bf00      	nop
 800141a:	3708      	adds	r7, #8
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}

08001420 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b084      	sub	sp, #16
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800142c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800142e:	f7ff ff09 	bl	8001244 <HAL_GetTick>
 8001432:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800143a:	b2db      	uxtb	r3, r3
 800143c:	2b02      	cmp	r3, #2
 800143e:	d008      	beq.n	8001452 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	2280      	movs	r2, #128	@ 0x80
 8001444:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	2200      	movs	r2, #0
 800144a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800144e:	2301      	movs	r3, #1
 8001450:	e052      	b.n	80014f8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	681a      	ldr	r2, [r3, #0]
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f022 0216 	bic.w	r2, r2, #22
 8001460:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	695a      	ldr	r2, [r3, #20]
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001470:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001476:	2b00      	cmp	r3, #0
 8001478:	d103      	bne.n	8001482 <HAL_DMA_Abort+0x62>
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800147e:	2b00      	cmp	r3, #0
 8001480:	d007      	beq.n	8001492 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	681a      	ldr	r2, [r3, #0]
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f022 0208 	bic.w	r2, r2, #8
 8001490:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	681a      	ldr	r2, [r3, #0]
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	f022 0201 	bic.w	r2, r2, #1
 80014a0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80014a2:	e013      	b.n	80014cc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80014a4:	f7ff fece 	bl	8001244 <HAL_GetTick>
 80014a8:	4602      	mov	r2, r0
 80014aa:	68bb      	ldr	r3, [r7, #8]
 80014ac:	1ad3      	subs	r3, r2, r3
 80014ae:	2b05      	cmp	r3, #5
 80014b0:	d90c      	bls.n	80014cc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	2220      	movs	r2, #32
 80014b6:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	2203      	movs	r2, #3
 80014bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	2200      	movs	r2, #0
 80014c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80014c8:	2303      	movs	r3, #3
 80014ca:	e015      	b.n	80014f8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f003 0301 	and.w	r3, r3, #1
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d1e4      	bne.n	80014a4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014de:	223f      	movs	r2, #63	@ 0x3f
 80014e0:	409a      	lsls	r2, r3
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	2201      	movs	r2, #1
 80014ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	2200      	movs	r2, #0
 80014f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80014f6:	2300      	movs	r3, #0
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	3710      	adds	r7, #16
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}

08001500 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001500:	b480      	push	{r7}
 8001502:	b083      	sub	sp, #12
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800150e:	b2db      	uxtb	r3, r3
 8001510:	2b02      	cmp	r3, #2
 8001512:	d004      	beq.n	800151e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	2280      	movs	r2, #128	@ 0x80
 8001518:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800151a:	2301      	movs	r3, #1
 800151c:	e00c      	b.n	8001538 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	2205      	movs	r2, #5
 8001522:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	681a      	ldr	r2, [r3, #0]
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	f022 0201 	bic.w	r2, r2, #1
 8001534:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001536:	2300      	movs	r3, #0
}
 8001538:	4618      	mov	r0, r3
 800153a:	370c      	adds	r7, #12
 800153c:	46bd      	mov	sp, r7
 800153e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001542:	4770      	bx	lr

08001544 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001544:	b480      	push	{r7}
 8001546:	b089      	sub	sp, #36	@ 0x24
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
 800154c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800154e:	2300      	movs	r3, #0
 8001550:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001552:	2300      	movs	r3, #0
 8001554:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001556:	2300      	movs	r3, #0
 8001558:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800155a:	2300      	movs	r3, #0
 800155c:	61fb      	str	r3, [r7, #28]
 800155e:	e165      	b.n	800182c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001560:	2201      	movs	r2, #1
 8001562:	69fb      	ldr	r3, [r7, #28]
 8001564:	fa02 f303 	lsl.w	r3, r2, r3
 8001568:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	697a      	ldr	r2, [r7, #20]
 8001570:	4013      	ands	r3, r2
 8001572:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001574:	693a      	ldr	r2, [r7, #16]
 8001576:	697b      	ldr	r3, [r7, #20]
 8001578:	429a      	cmp	r2, r3
 800157a:	f040 8154 	bne.w	8001826 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	685b      	ldr	r3, [r3, #4]
 8001582:	f003 0303 	and.w	r3, r3, #3
 8001586:	2b01      	cmp	r3, #1
 8001588:	d005      	beq.n	8001596 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001592:	2b02      	cmp	r3, #2
 8001594:	d130      	bne.n	80015f8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	689b      	ldr	r3, [r3, #8]
 800159a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800159c:	69fb      	ldr	r3, [r7, #28]
 800159e:	005b      	lsls	r3, r3, #1
 80015a0:	2203      	movs	r2, #3
 80015a2:	fa02 f303 	lsl.w	r3, r2, r3
 80015a6:	43db      	mvns	r3, r3
 80015a8:	69ba      	ldr	r2, [r7, #24]
 80015aa:	4013      	ands	r3, r2
 80015ac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	68da      	ldr	r2, [r3, #12]
 80015b2:	69fb      	ldr	r3, [r7, #28]
 80015b4:	005b      	lsls	r3, r3, #1
 80015b6:	fa02 f303 	lsl.w	r3, r2, r3
 80015ba:	69ba      	ldr	r2, [r7, #24]
 80015bc:	4313      	orrs	r3, r2
 80015be:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	69ba      	ldr	r2, [r7, #24]
 80015c4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80015cc:	2201      	movs	r2, #1
 80015ce:	69fb      	ldr	r3, [r7, #28]
 80015d0:	fa02 f303 	lsl.w	r3, r2, r3
 80015d4:	43db      	mvns	r3, r3
 80015d6:	69ba      	ldr	r2, [r7, #24]
 80015d8:	4013      	ands	r3, r2
 80015da:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	091b      	lsrs	r3, r3, #4
 80015e2:	f003 0201 	and.w	r2, r3, #1
 80015e6:	69fb      	ldr	r3, [r7, #28]
 80015e8:	fa02 f303 	lsl.w	r3, r2, r3
 80015ec:	69ba      	ldr	r2, [r7, #24]
 80015ee:	4313      	orrs	r3, r2
 80015f0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	69ba      	ldr	r2, [r7, #24]
 80015f6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	f003 0303 	and.w	r3, r3, #3
 8001600:	2b03      	cmp	r3, #3
 8001602:	d017      	beq.n	8001634 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	68db      	ldr	r3, [r3, #12]
 8001608:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800160a:	69fb      	ldr	r3, [r7, #28]
 800160c:	005b      	lsls	r3, r3, #1
 800160e:	2203      	movs	r2, #3
 8001610:	fa02 f303 	lsl.w	r3, r2, r3
 8001614:	43db      	mvns	r3, r3
 8001616:	69ba      	ldr	r2, [r7, #24]
 8001618:	4013      	ands	r3, r2
 800161a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	689a      	ldr	r2, [r3, #8]
 8001620:	69fb      	ldr	r3, [r7, #28]
 8001622:	005b      	lsls	r3, r3, #1
 8001624:	fa02 f303 	lsl.w	r3, r2, r3
 8001628:	69ba      	ldr	r2, [r7, #24]
 800162a:	4313      	orrs	r3, r2
 800162c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	69ba      	ldr	r2, [r7, #24]
 8001632:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	685b      	ldr	r3, [r3, #4]
 8001638:	f003 0303 	and.w	r3, r3, #3
 800163c:	2b02      	cmp	r3, #2
 800163e:	d123      	bne.n	8001688 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001640:	69fb      	ldr	r3, [r7, #28]
 8001642:	08da      	lsrs	r2, r3, #3
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	3208      	adds	r2, #8
 8001648:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800164c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800164e:	69fb      	ldr	r3, [r7, #28]
 8001650:	f003 0307 	and.w	r3, r3, #7
 8001654:	009b      	lsls	r3, r3, #2
 8001656:	220f      	movs	r2, #15
 8001658:	fa02 f303 	lsl.w	r3, r2, r3
 800165c:	43db      	mvns	r3, r3
 800165e:	69ba      	ldr	r2, [r7, #24]
 8001660:	4013      	ands	r3, r2
 8001662:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	691a      	ldr	r2, [r3, #16]
 8001668:	69fb      	ldr	r3, [r7, #28]
 800166a:	f003 0307 	and.w	r3, r3, #7
 800166e:	009b      	lsls	r3, r3, #2
 8001670:	fa02 f303 	lsl.w	r3, r2, r3
 8001674:	69ba      	ldr	r2, [r7, #24]
 8001676:	4313      	orrs	r3, r2
 8001678:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800167a:	69fb      	ldr	r3, [r7, #28]
 800167c:	08da      	lsrs	r2, r3, #3
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	3208      	adds	r2, #8
 8001682:	69b9      	ldr	r1, [r7, #24]
 8001684:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800168e:	69fb      	ldr	r3, [r7, #28]
 8001690:	005b      	lsls	r3, r3, #1
 8001692:	2203      	movs	r2, #3
 8001694:	fa02 f303 	lsl.w	r3, r2, r3
 8001698:	43db      	mvns	r3, r3
 800169a:	69ba      	ldr	r2, [r7, #24]
 800169c:	4013      	ands	r3, r2
 800169e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	685b      	ldr	r3, [r3, #4]
 80016a4:	f003 0203 	and.w	r2, r3, #3
 80016a8:	69fb      	ldr	r3, [r7, #28]
 80016aa:	005b      	lsls	r3, r3, #1
 80016ac:	fa02 f303 	lsl.w	r3, r2, r3
 80016b0:	69ba      	ldr	r2, [r7, #24]
 80016b2:	4313      	orrs	r3, r2
 80016b4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	69ba      	ldr	r2, [r7, #24]
 80016ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	f000 80ae 	beq.w	8001826 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016ca:	2300      	movs	r3, #0
 80016cc:	60fb      	str	r3, [r7, #12]
 80016ce:	4b5d      	ldr	r3, [pc, #372]	@ (8001844 <HAL_GPIO_Init+0x300>)
 80016d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016d2:	4a5c      	ldr	r2, [pc, #368]	@ (8001844 <HAL_GPIO_Init+0x300>)
 80016d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80016da:	4b5a      	ldr	r3, [pc, #360]	@ (8001844 <HAL_GPIO_Init+0x300>)
 80016dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016e2:	60fb      	str	r3, [r7, #12]
 80016e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80016e6:	4a58      	ldr	r2, [pc, #352]	@ (8001848 <HAL_GPIO_Init+0x304>)
 80016e8:	69fb      	ldr	r3, [r7, #28]
 80016ea:	089b      	lsrs	r3, r3, #2
 80016ec:	3302      	adds	r3, #2
 80016ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80016f4:	69fb      	ldr	r3, [r7, #28]
 80016f6:	f003 0303 	and.w	r3, r3, #3
 80016fa:	009b      	lsls	r3, r3, #2
 80016fc:	220f      	movs	r2, #15
 80016fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001702:	43db      	mvns	r3, r3
 8001704:	69ba      	ldr	r2, [r7, #24]
 8001706:	4013      	ands	r3, r2
 8001708:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	4a4f      	ldr	r2, [pc, #316]	@ (800184c <HAL_GPIO_Init+0x308>)
 800170e:	4293      	cmp	r3, r2
 8001710:	d025      	beq.n	800175e <HAL_GPIO_Init+0x21a>
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	4a4e      	ldr	r2, [pc, #312]	@ (8001850 <HAL_GPIO_Init+0x30c>)
 8001716:	4293      	cmp	r3, r2
 8001718:	d01f      	beq.n	800175a <HAL_GPIO_Init+0x216>
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	4a4d      	ldr	r2, [pc, #308]	@ (8001854 <HAL_GPIO_Init+0x310>)
 800171e:	4293      	cmp	r3, r2
 8001720:	d019      	beq.n	8001756 <HAL_GPIO_Init+0x212>
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	4a4c      	ldr	r2, [pc, #304]	@ (8001858 <HAL_GPIO_Init+0x314>)
 8001726:	4293      	cmp	r3, r2
 8001728:	d013      	beq.n	8001752 <HAL_GPIO_Init+0x20e>
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	4a4b      	ldr	r2, [pc, #300]	@ (800185c <HAL_GPIO_Init+0x318>)
 800172e:	4293      	cmp	r3, r2
 8001730:	d00d      	beq.n	800174e <HAL_GPIO_Init+0x20a>
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	4a4a      	ldr	r2, [pc, #296]	@ (8001860 <HAL_GPIO_Init+0x31c>)
 8001736:	4293      	cmp	r3, r2
 8001738:	d007      	beq.n	800174a <HAL_GPIO_Init+0x206>
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	4a49      	ldr	r2, [pc, #292]	@ (8001864 <HAL_GPIO_Init+0x320>)
 800173e:	4293      	cmp	r3, r2
 8001740:	d101      	bne.n	8001746 <HAL_GPIO_Init+0x202>
 8001742:	2306      	movs	r3, #6
 8001744:	e00c      	b.n	8001760 <HAL_GPIO_Init+0x21c>
 8001746:	2307      	movs	r3, #7
 8001748:	e00a      	b.n	8001760 <HAL_GPIO_Init+0x21c>
 800174a:	2305      	movs	r3, #5
 800174c:	e008      	b.n	8001760 <HAL_GPIO_Init+0x21c>
 800174e:	2304      	movs	r3, #4
 8001750:	e006      	b.n	8001760 <HAL_GPIO_Init+0x21c>
 8001752:	2303      	movs	r3, #3
 8001754:	e004      	b.n	8001760 <HAL_GPIO_Init+0x21c>
 8001756:	2302      	movs	r3, #2
 8001758:	e002      	b.n	8001760 <HAL_GPIO_Init+0x21c>
 800175a:	2301      	movs	r3, #1
 800175c:	e000      	b.n	8001760 <HAL_GPIO_Init+0x21c>
 800175e:	2300      	movs	r3, #0
 8001760:	69fa      	ldr	r2, [r7, #28]
 8001762:	f002 0203 	and.w	r2, r2, #3
 8001766:	0092      	lsls	r2, r2, #2
 8001768:	4093      	lsls	r3, r2
 800176a:	69ba      	ldr	r2, [r7, #24]
 800176c:	4313      	orrs	r3, r2
 800176e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001770:	4935      	ldr	r1, [pc, #212]	@ (8001848 <HAL_GPIO_Init+0x304>)
 8001772:	69fb      	ldr	r3, [r7, #28]
 8001774:	089b      	lsrs	r3, r3, #2
 8001776:	3302      	adds	r3, #2
 8001778:	69ba      	ldr	r2, [r7, #24]
 800177a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800177e:	4b3a      	ldr	r3, [pc, #232]	@ (8001868 <HAL_GPIO_Init+0x324>)
 8001780:	689b      	ldr	r3, [r3, #8]
 8001782:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001784:	693b      	ldr	r3, [r7, #16]
 8001786:	43db      	mvns	r3, r3
 8001788:	69ba      	ldr	r2, [r7, #24]
 800178a:	4013      	ands	r3, r2
 800178c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800178e:	683b      	ldr	r3, [r7, #0]
 8001790:	685b      	ldr	r3, [r3, #4]
 8001792:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001796:	2b00      	cmp	r3, #0
 8001798:	d003      	beq.n	80017a2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800179a:	69ba      	ldr	r2, [r7, #24]
 800179c:	693b      	ldr	r3, [r7, #16]
 800179e:	4313      	orrs	r3, r2
 80017a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80017a2:	4a31      	ldr	r2, [pc, #196]	@ (8001868 <HAL_GPIO_Init+0x324>)
 80017a4:	69bb      	ldr	r3, [r7, #24]
 80017a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80017a8:	4b2f      	ldr	r3, [pc, #188]	@ (8001868 <HAL_GPIO_Init+0x324>)
 80017aa:	68db      	ldr	r3, [r3, #12]
 80017ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017ae:	693b      	ldr	r3, [r7, #16]
 80017b0:	43db      	mvns	r3, r3
 80017b2:	69ba      	ldr	r2, [r7, #24]
 80017b4:	4013      	ands	r3, r2
 80017b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d003      	beq.n	80017cc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80017c4:	69ba      	ldr	r2, [r7, #24]
 80017c6:	693b      	ldr	r3, [r7, #16]
 80017c8:	4313      	orrs	r3, r2
 80017ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80017cc:	4a26      	ldr	r2, [pc, #152]	@ (8001868 <HAL_GPIO_Init+0x324>)
 80017ce:	69bb      	ldr	r3, [r7, #24]
 80017d0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80017d2:	4b25      	ldr	r3, [pc, #148]	@ (8001868 <HAL_GPIO_Init+0x324>)
 80017d4:	685b      	ldr	r3, [r3, #4]
 80017d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017d8:	693b      	ldr	r3, [r7, #16]
 80017da:	43db      	mvns	r3, r3
 80017dc:	69ba      	ldr	r2, [r7, #24]
 80017de:	4013      	ands	r3, r2
 80017e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	685b      	ldr	r3, [r3, #4]
 80017e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d003      	beq.n	80017f6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80017ee:	69ba      	ldr	r2, [r7, #24]
 80017f0:	693b      	ldr	r3, [r7, #16]
 80017f2:	4313      	orrs	r3, r2
 80017f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80017f6:	4a1c      	ldr	r2, [pc, #112]	@ (8001868 <HAL_GPIO_Init+0x324>)
 80017f8:	69bb      	ldr	r3, [r7, #24]
 80017fa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80017fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001868 <HAL_GPIO_Init+0x324>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001802:	693b      	ldr	r3, [r7, #16]
 8001804:	43db      	mvns	r3, r3
 8001806:	69ba      	ldr	r2, [r7, #24]
 8001808:	4013      	ands	r3, r2
 800180a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	685b      	ldr	r3, [r3, #4]
 8001810:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001814:	2b00      	cmp	r3, #0
 8001816:	d003      	beq.n	8001820 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001818:	69ba      	ldr	r2, [r7, #24]
 800181a:	693b      	ldr	r3, [r7, #16]
 800181c:	4313      	orrs	r3, r2
 800181e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001820:	4a11      	ldr	r2, [pc, #68]	@ (8001868 <HAL_GPIO_Init+0x324>)
 8001822:	69bb      	ldr	r3, [r7, #24]
 8001824:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001826:	69fb      	ldr	r3, [r7, #28]
 8001828:	3301      	adds	r3, #1
 800182a:	61fb      	str	r3, [r7, #28]
 800182c:	69fb      	ldr	r3, [r7, #28]
 800182e:	2b0f      	cmp	r3, #15
 8001830:	f67f ae96 	bls.w	8001560 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001834:	bf00      	nop
 8001836:	bf00      	nop
 8001838:	3724      	adds	r7, #36	@ 0x24
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr
 8001842:	bf00      	nop
 8001844:	40023800 	.word	0x40023800
 8001848:	40013800 	.word	0x40013800
 800184c:	40020000 	.word	0x40020000
 8001850:	40020400 	.word	0x40020400
 8001854:	40020800 	.word	0x40020800
 8001858:	40020c00 	.word	0x40020c00
 800185c:	40021000 	.word	0x40021000
 8001860:	40021400 	.word	0x40021400
 8001864:	40021800 	.word	0x40021800
 8001868:	40013c00 	.word	0x40013c00

0800186c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800186c:	b480      	push	{r7}
 800186e:	b083      	sub	sp, #12
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
 8001874:	460b      	mov	r3, r1
 8001876:	807b      	strh	r3, [r7, #2]
 8001878:	4613      	mov	r3, r2
 800187a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800187c:	787b      	ldrb	r3, [r7, #1]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d003      	beq.n	800188a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001882:	887a      	ldrh	r2, [r7, #2]
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001888:	e003      	b.n	8001892 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800188a:	887b      	ldrh	r3, [r7, #2]
 800188c:	041a      	lsls	r2, r3, #16
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	619a      	str	r2, [r3, #24]
}
 8001892:	bf00      	nop
 8001894:	370c      	adds	r7, #12
 8001896:	46bd      	mov	sp, r7
 8001898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189c:	4770      	bx	lr
	...

080018a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b084      	sub	sp, #16
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
 80018a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d101      	bne.n	80018b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80018b0:	2301      	movs	r3, #1
 80018b2:	e0cc      	b.n	8001a4e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80018b4:	4b68      	ldr	r3, [pc, #416]	@ (8001a58 <HAL_RCC_ClockConfig+0x1b8>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f003 030f 	and.w	r3, r3, #15
 80018bc:	683a      	ldr	r2, [r7, #0]
 80018be:	429a      	cmp	r2, r3
 80018c0:	d90c      	bls.n	80018dc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018c2:	4b65      	ldr	r3, [pc, #404]	@ (8001a58 <HAL_RCC_ClockConfig+0x1b8>)
 80018c4:	683a      	ldr	r2, [r7, #0]
 80018c6:	b2d2      	uxtb	r2, r2
 80018c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018ca:	4b63      	ldr	r3, [pc, #396]	@ (8001a58 <HAL_RCC_ClockConfig+0x1b8>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f003 030f 	and.w	r3, r3, #15
 80018d2:	683a      	ldr	r2, [r7, #0]
 80018d4:	429a      	cmp	r2, r3
 80018d6:	d001      	beq.n	80018dc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80018d8:	2301      	movs	r3, #1
 80018da:	e0b8      	b.n	8001a4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f003 0302 	and.w	r3, r3, #2
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d020      	beq.n	800192a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f003 0304 	and.w	r3, r3, #4
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d005      	beq.n	8001900 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80018f4:	4b59      	ldr	r3, [pc, #356]	@ (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 80018f6:	689b      	ldr	r3, [r3, #8]
 80018f8:	4a58      	ldr	r2, [pc, #352]	@ (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 80018fa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80018fe:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f003 0308 	and.w	r3, r3, #8
 8001908:	2b00      	cmp	r3, #0
 800190a:	d005      	beq.n	8001918 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800190c:	4b53      	ldr	r3, [pc, #332]	@ (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 800190e:	689b      	ldr	r3, [r3, #8]
 8001910:	4a52      	ldr	r2, [pc, #328]	@ (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 8001912:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001916:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001918:	4b50      	ldr	r3, [pc, #320]	@ (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 800191a:	689b      	ldr	r3, [r3, #8]
 800191c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	689b      	ldr	r3, [r3, #8]
 8001924:	494d      	ldr	r1, [pc, #308]	@ (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 8001926:	4313      	orrs	r3, r2
 8001928:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f003 0301 	and.w	r3, r3, #1
 8001932:	2b00      	cmp	r3, #0
 8001934:	d044      	beq.n	80019c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	2b01      	cmp	r3, #1
 800193c:	d107      	bne.n	800194e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800193e:	4b47      	ldr	r3, [pc, #284]	@ (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001946:	2b00      	cmp	r3, #0
 8001948:	d119      	bne.n	800197e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800194a:	2301      	movs	r3, #1
 800194c:	e07f      	b.n	8001a4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	685b      	ldr	r3, [r3, #4]
 8001952:	2b02      	cmp	r3, #2
 8001954:	d003      	beq.n	800195e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800195a:	2b03      	cmp	r3, #3
 800195c:	d107      	bne.n	800196e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800195e:	4b3f      	ldr	r3, [pc, #252]	@ (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001966:	2b00      	cmp	r3, #0
 8001968:	d109      	bne.n	800197e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800196a:	2301      	movs	r3, #1
 800196c:	e06f      	b.n	8001a4e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800196e:	4b3b      	ldr	r3, [pc, #236]	@ (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f003 0302 	and.w	r3, r3, #2
 8001976:	2b00      	cmp	r3, #0
 8001978:	d101      	bne.n	800197e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800197a:	2301      	movs	r3, #1
 800197c:	e067      	b.n	8001a4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800197e:	4b37      	ldr	r3, [pc, #220]	@ (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 8001980:	689b      	ldr	r3, [r3, #8]
 8001982:	f023 0203 	bic.w	r2, r3, #3
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	4934      	ldr	r1, [pc, #208]	@ (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 800198c:	4313      	orrs	r3, r2
 800198e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001990:	f7ff fc58 	bl	8001244 <HAL_GetTick>
 8001994:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001996:	e00a      	b.n	80019ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001998:	f7ff fc54 	bl	8001244 <HAL_GetTick>
 800199c:	4602      	mov	r2, r0
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	1ad3      	subs	r3, r2, r3
 80019a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d901      	bls.n	80019ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80019aa:	2303      	movs	r3, #3
 80019ac:	e04f      	b.n	8001a4e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019ae:	4b2b      	ldr	r3, [pc, #172]	@ (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 80019b0:	689b      	ldr	r3, [r3, #8]
 80019b2:	f003 020c 	and.w	r2, r3, #12
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	685b      	ldr	r3, [r3, #4]
 80019ba:	009b      	lsls	r3, r3, #2
 80019bc:	429a      	cmp	r2, r3
 80019be:	d1eb      	bne.n	8001998 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80019c0:	4b25      	ldr	r3, [pc, #148]	@ (8001a58 <HAL_RCC_ClockConfig+0x1b8>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f003 030f 	and.w	r3, r3, #15
 80019c8:	683a      	ldr	r2, [r7, #0]
 80019ca:	429a      	cmp	r2, r3
 80019cc:	d20c      	bcs.n	80019e8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019ce:	4b22      	ldr	r3, [pc, #136]	@ (8001a58 <HAL_RCC_ClockConfig+0x1b8>)
 80019d0:	683a      	ldr	r2, [r7, #0]
 80019d2:	b2d2      	uxtb	r2, r2
 80019d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019d6:	4b20      	ldr	r3, [pc, #128]	@ (8001a58 <HAL_RCC_ClockConfig+0x1b8>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f003 030f 	and.w	r3, r3, #15
 80019de:	683a      	ldr	r2, [r7, #0]
 80019e0:	429a      	cmp	r2, r3
 80019e2:	d001      	beq.n	80019e8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80019e4:	2301      	movs	r3, #1
 80019e6:	e032      	b.n	8001a4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f003 0304 	and.w	r3, r3, #4
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d008      	beq.n	8001a06 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019f4:	4b19      	ldr	r3, [pc, #100]	@ (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 80019f6:	689b      	ldr	r3, [r3, #8]
 80019f8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	68db      	ldr	r3, [r3, #12]
 8001a00:	4916      	ldr	r1, [pc, #88]	@ (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 8001a02:	4313      	orrs	r3, r2
 8001a04:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f003 0308 	and.w	r3, r3, #8
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d009      	beq.n	8001a26 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001a12:	4b12      	ldr	r3, [pc, #72]	@ (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 8001a14:	689b      	ldr	r3, [r3, #8]
 8001a16:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	691b      	ldr	r3, [r3, #16]
 8001a1e:	00db      	lsls	r3, r3, #3
 8001a20:	490e      	ldr	r1, [pc, #56]	@ (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 8001a22:	4313      	orrs	r3, r2
 8001a24:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001a26:	f000 f887 	bl	8001b38 <HAL_RCC_GetSysClockFreq>
 8001a2a:	4602      	mov	r2, r0
 8001a2c:	4b0b      	ldr	r3, [pc, #44]	@ (8001a5c <HAL_RCC_ClockConfig+0x1bc>)
 8001a2e:	689b      	ldr	r3, [r3, #8]
 8001a30:	091b      	lsrs	r3, r3, #4
 8001a32:	f003 030f 	and.w	r3, r3, #15
 8001a36:	490a      	ldr	r1, [pc, #40]	@ (8001a60 <HAL_RCC_ClockConfig+0x1c0>)
 8001a38:	5ccb      	ldrb	r3, [r1, r3]
 8001a3a:	fa22 f303 	lsr.w	r3, r2, r3
 8001a3e:	4a09      	ldr	r2, [pc, #36]	@ (8001a64 <HAL_RCC_ClockConfig+0x1c4>)
 8001a40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001a42:	4b09      	ldr	r3, [pc, #36]	@ (8001a68 <HAL_RCC_ClockConfig+0x1c8>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4618      	mov	r0, r3
 8001a48:	f7ff fade 	bl	8001008 <HAL_InitTick>

  return HAL_OK;
 8001a4c:	2300      	movs	r3, #0
}
 8001a4e:	4618      	mov	r0, r3
 8001a50:	3710      	adds	r7, #16
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	40023c00 	.word	0x40023c00
 8001a5c:	40023800 	.word	0x40023800
 8001a60:	080071a4 	.word	0x080071a4
 8001a64:	20000030 	.word	0x20000030
 8001a68:	20000034 	.word	0x20000034

08001a6c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001a70:	4b03      	ldr	r3, [pc, #12]	@ (8001a80 <HAL_RCC_GetHCLKFreq+0x14>)
 8001a72:	681b      	ldr	r3, [r3, #0]
}
 8001a74:	4618      	mov	r0, r3
 8001a76:	46bd      	mov	sp, r7
 8001a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7c:	4770      	bx	lr
 8001a7e:	bf00      	nop
 8001a80:	20000030 	.word	0x20000030

08001a84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001a88:	f7ff fff0 	bl	8001a6c <HAL_RCC_GetHCLKFreq>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	4b05      	ldr	r3, [pc, #20]	@ (8001aa4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001a90:	689b      	ldr	r3, [r3, #8]
 8001a92:	0a9b      	lsrs	r3, r3, #10
 8001a94:	f003 0307 	and.w	r3, r3, #7
 8001a98:	4903      	ldr	r1, [pc, #12]	@ (8001aa8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001a9a:	5ccb      	ldrb	r3, [r1, r3]
 8001a9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	bd80      	pop	{r7, pc}
 8001aa4:	40023800 	.word	0x40023800
 8001aa8:	080071b4 	.word	0x080071b4

08001aac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001ab0:	f7ff ffdc 	bl	8001a6c <HAL_RCC_GetHCLKFreq>
 8001ab4:	4602      	mov	r2, r0
 8001ab6:	4b05      	ldr	r3, [pc, #20]	@ (8001acc <HAL_RCC_GetPCLK2Freq+0x20>)
 8001ab8:	689b      	ldr	r3, [r3, #8]
 8001aba:	0b5b      	lsrs	r3, r3, #13
 8001abc:	f003 0307 	and.w	r3, r3, #7
 8001ac0:	4903      	ldr	r1, [pc, #12]	@ (8001ad0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001ac2:	5ccb      	ldrb	r3, [r1, r3]
 8001ac4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ac8:	4618      	mov	r0, r3
 8001aca:	bd80      	pop	{r7, pc}
 8001acc:	40023800 	.word	0x40023800
 8001ad0:	080071b4 	.word	0x080071b4

08001ad4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b083      	sub	sp, #12
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
 8001adc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	220f      	movs	r2, #15
 8001ae2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001ae4:	4b12      	ldr	r3, [pc, #72]	@ (8001b30 <HAL_RCC_GetClockConfig+0x5c>)
 8001ae6:	689b      	ldr	r3, [r3, #8]
 8001ae8:	f003 0203 	and.w	r2, r3, #3
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001af0:	4b0f      	ldr	r3, [pc, #60]	@ (8001b30 <HAL_RCC_GetClockConfig+0x5c>)
 8001af2:	689b      	ldr	r3, [r3, #8]
 8001af4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001afc:	4b0c      	ldr	r3, [pc, #48]	@ (8001b30 <HAL_RCC_GetClockConfig+0x5c>)
 8001afe:	689b      	ldr	r3, [r3, #8]
 8001b00:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001b08:	4b09      	ldr	r3, [pc, #36]	@ (8001b30 <HAL_RCC_GetClockConfig+0x5c>)
 8001b0a:	689b      	ldr	r3, [r3, #8]
 8001b0c:	08db      	lsrs	r3, r3, #3
 8001b0e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001b16:	4b07      	ldr	r3, [pc, #28]	@ (8001b34 <HAL_RCC_GetClockConfig+0x60>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f003 020f 	and.w	r2, r3, #15
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	601a      	str	r2, [r3, #0]
}
 8001b22:	bf00      	nop
 8001b24:	370c      	adds	r7, #12
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr
 8001b2e:	bf00      	nop
 8001b30:	40023800 	.word	0x40023800
 8001b34:	40023c00 	.word	0x40023c00

08001b38 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b3c:	b0ae      	sub	sp, #184	@ 0xb8
 8001b3e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001b40:	2300      	movs	r3, #0
 8001b42:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8001b46:	2300      	movs	r3, #0
 8001b48:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8001b52:	2300      	movs	r3, #0
 8001b54:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001b5e:	4bcb      	ldr	r3, [pc, #812]	@ (8001e8c <HAL_RCC_GetSysClockFreq+0x354>)
 8001b60:	689b      	ldr	r3, [r3, #8]
 8001b62:	f003 030c 	and.w	r3, r3, #12
 8001b66:	2b0c      	cmp	r3, #12
 8001b68:	f200 8206 	bhi.w	8001f78 <HAL_RCC_GetSysClockFreq+0x440>
 8001b6c:	a201      	add	r2, pc, #4	@ (adr r2, 8001b74 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001b6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b72:	bf00      	nop
 8001b74:	08001ba9 	.word	0x08001ba9
 8001b78:	08001f79 	.word	0x08001f79
 8001b7c:	08001f79 	.word	0x08001f79
 8001b80:	08001f79 	.word	0x08001f79
 8001b84:	08001bb1 	.word	0x08001bb1
 8001b88:	08001f79 	.word	0x08001f79
 8001b8c:	08001f79 	.word	0x08001f79
 8001b90:	08001f79 	.word	0x08001f79
 8001b94:	08001bb9 	.word	0x08001bb9
 8001b98:	08001f79 	.word	0x08001f79
 8001b9c:	08001f79 	.word	0x08001f79
 8001ba0:	08001f79 	.word	0x08001f79
 8001ba4:	08001da9 	.word	0x08001da9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001ba8:	4bb9      	ldr	r3, [pc, #740]	@ (8001e90 <HAL_RCC_GetSysClockFreq+0x358>)
 8001baa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001bae:	e1e7      	b.n	8001f80 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001bb0:	4bb8      	ldr	r3, [pc, #736]	@ (8001e94 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001bb2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001bb6:	e1e3      	b.n	8001f80 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001bb8:	4bb4      	ldr	r3, [pc, #720]	@ (8001e8c <HAL_RCC_GetSysClockFreq+0x354>)
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001bc0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001bc4:	4bb1      	ldr	r3, [pc, #708]	@ (8001e8c <HAL_RCC_GetSysClockFreq+0x354>)
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d071      	beq.n	8001cb4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001bd0:	4bae      	ldr	r3, [pc, #696]	@ (8001e8c <HAL_RCC_GetSysClockFreq+0x354>)
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	099b      	lsrs	r3, r3, #6
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001bdc:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001be0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001be4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001be8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001bec:	2300      	movs	r3, #0
 8001bee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001bf2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001bf6:	4622      	mov	r2, r4
 8001bf8:	462b      	mov	r3, r5
 8001bfa:	f04f 0000 	mov.w	r0, #0
 8001bfe:	f04f 0100 	mov.w	r1, #0
 8001c02:	0159      	lsls	r1, r3, #5
 8001c04:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001c08:	0150      	lsls	r0, r2, #5
 8001c0a:	4602      	mov	r2, r0
 8001c0c:	460b      	mov	r3, r1
 8001c0e:	4621      	mov	r1, r4
 8001c10:	1a51      	subs	r1, r2, r1
 8001c12:	6439      	str	r1, [r7, #64]	@ 0x40
 8001c14:	4629      	mov	r1, r5
 8001c16:	eb63 0301 	sbc.w	r3, r3, r1
 8001c1a:	647b      	str	r3, [r7, #68]	@ 0x44
 8001c1c:	f04f 0200 	mov.w	r2, #0
 8001c20:	f04f 0300 	mov.w	r3, #0
 8001c24:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8001c28:	4649      	mov	r1, r9
 8001c2a:	018b      	lsls	r3, r1, #6
 8001c2c:	4641      	mov	r1, r8
 8001c2e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001c32:	4641      	mov	r1, r8
 8001c34:	018a      	lsls	r2, r1, #6
 8001c36:	4641      	mov	r1, r8
 8001c38:	1a51      	subs	r1, r2, r1
 8001c3a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001c3c:	4649      	mov	r1, r9
 8001c3e:	eb63 0301 	sbc.w	r3, r3, r1
 8001c42:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001c44:	f04f 0200 	mov.w	r2, #0
 8001c48:	f04f 0300 	mov.w	r3, #0
 8001c4c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8001c50:	4649      	mov	r1, r9
 8001c52:	00cb      	lsls	r3, r1, #3
 8001c54:	4641      	mov	r1, r8
 8001c56:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001c5a:	4641      	mov	r1, r8
 8001c5c:	00ca      	lsls	r2, r1, #3
 8001c5e:	4610      	mov	r0, r2
 8001c60:	4619      	mov	r1, r3
 8001c62:	4603      	mov	r3, r0
 8001c64:	4622      	mov	r2, r4
 8001c66:	189b      	adds	r3, r3, r2
 8001c68:	633b      	str	r3, [r7, #48]	@ 0x30
 8001c6a:	462b      	mov	r3, r5
 8001c6c:	460a      	mov	r2, r1
 8001c6e:	eb42 0303 	adc.w	r3, r2, r3
 8001c72:	637b      	str	r3, [r7, #52]	@ 0x34
 8001c74:	f04f 0200 	mov.w	r2, #0
 8001c78:	f04f 0300 	mov.w	r3, #0
 8001c7c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001c80:	4629      	mov	r1, r5
 8001c82:	024b      	lsls	r3, r1, #9
 8001c84:	4621      	mov	r1, r4
 8001c86:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001c8a:	4621      	mov	r1, r4
 8001c8c:	024a      	lsls	r2, r1, #9
 8001c8e:	4610      	mov	r0, r2
 8001c90:	4619      	mov	r1, r3
 8001c92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001c96:	2200      	movs	r2, #0
 8001c98:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001c9c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001ca0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001ca4:	f7fe fab4 	bl	8000210 <__aeabi_uldivmod>
 8001ca8:	4602      	mov	r2, r0
 8001caa:	460b      	mov	r3, r1
 8001cac:	4613      	mov	r3, r2
 8001cae:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001cb2:	e067      	b.n	8001d84 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001cb4:	4b75      	ldr	r3, [pc, #468]	@ (8001e8c <HAL_RCC_GetSysClockFreq+0x354>)
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	099b      	lsrs	r3, r3, #6
 8001cba:	2200      	movs	r2, #0
 8001cbc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001cc0:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8001cc4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001cc8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ccc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001cce:	2300      	movs	r3, #0
 8001cd0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001cd2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001cd6:	4622      	mov	r2, r4
 8001cd8:	462b      	mov	r3, r5
 8001cda:	f04f 0000 	mov.w	r0, #0
 8001cde:	f04f 0100 	mov.w	r1, #0
 8001ce2:	0159      	lsls	r1, r3, #5
 8001ce4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001ce8:	0150      	lsls	r0, r2, #5
 8001cea:	4602      	mov	r2, r0
 8001cec:	460b      	mov	r3, r1
 8001cee:	4621      	mov	r1, r4
 8001cf0:	1a51      	subs	r1, r2, r1
 8001cf2:	62b9      	str	r1, [r7, #40]	@ 0x28
 8001cf4:	4629      	mov	r1, r5
 8001cf6:	eb63 0301 	sbc.w	r3, r3, r1
 8001cfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001cfc:	f04f 0200 	mov.w	r2, #0
 8001d00:	f04f 0300 	mov.w	r3, #0
 8001d04:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8001d08:	4649      	mov	r1, r9
 8001d0a:	018b      	lsls	r3, r1, #6
 8001d0c:	4641      	mov	r1, r8
 8001d0e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001d12:	4641      	mov	r1, r8
 8001d14:	018a      	lsls	r2, r1, #6
 8001d16:	4641      	mov	r1, r8
 8001d18:	ebb2 0a01 	subs.w	sl, r2, r1
 8001d1c:	4649      	mov	r1, r9
 8001d1e:	eb63 0b01 	sbc.w	fp, r3, r1
 8001d22:	f04f 0200 	mov.w	r2, #0
 8001d26:	f04f 0300 	mov.w	r3, #0
 8001d2a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001d2e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001d32:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001d36:	4692      	mov	sl, r2
 8001d38:	469b      	mov	fp, r3
 8001d3a:	4623      	mov	r3, r4
 8001d3c:	eb1a 0303 	adds.w	r3, sl, r3
 8001d40:	623b      	str	r3, [r7, #32]
 8001d42:	462b      	mov	r3, r5
 8001d44:	eb4b 0303 	adc.w	r3, fp, r3
 8001d48:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d4a:	f04f 0200 	mov.w	r2, #0
 8001d4e:	f04f 0300 	mov.w	r3, #0
 8001d52:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001d56:	4629      	mov	r1, r5
 8001d58:	028b      	lsls	r3, r1, #10
 8001d5a:	4621      	mov	r1, r4
 8001d5c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001d60:	4621      	mov	r1, r4
 8001d62:	028a      	lsls	r2, r1, #10
 8001d64:	4610      	mov	r0, r2
 8001d66:	4619      	mov	r1, r3
 8001d68:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	673b      	str	r3, [r7, #112]	@ 0x70
 8001d70:	677a      	str	r2, [r7, #116]	@ 0x74
 8001d72:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001d76:	f7fe fa4b 	bl	8000210 <__aeabi_uldivmod>
 8001d7a:	4602      	mov	r2, r0
 8001d7c:	460b      	mov	r3, r1
 8001d7e:	4613      	mov	r3, r2
 8001d80:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001d84:	4b41      	ldr	r3, [pc, #260]	@ (8001e8c <HAL_RCC_GetSysClockFreq+0x354>)
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	0c1b      	lsrs	r3, r3, #16
 8001d8a:	f003 0303 	and.w	r3, r3, #3
 8001d8e:	3301      	adds	r3, #1
 8001d90:	005b      	lsls	r3, r3, #1
 8001d92:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8001d96:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001d9a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001d9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001da2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001da6:	e0eb      	b.n	8001f80 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001da8:	4b38      	ldr	r3, [pc, #224]	@ (8001e8c <HAL_RCC_GetSysClockFreq+0x354>)
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001db0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001db4:	4b35      	ldr	r3, [pc, #212]	@ (8001e8c <HAL_RCC_GetSysClockFreq+0x354>)
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d06b      	beq.n	8001e98 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001dc0:	4b32      	ldr	r3, [pc, #200]	@ (8001e8c <HAL_RCC_GetSysClockFreq+0x354>)
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	099b      	lsrs	r3, r3, #6
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001dca:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001dcc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001dce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001dd2:	663b      	str	r3, [r7, #96]	@ 0x60
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	667b      	str	r3, [r7, #100]	@ 0x64
 8001dd8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001ddc:	4622      	mov	r2, r4
 8001dde:	462b      	mov	r3, r5
 8001de0:	f04f 0000 	mov.w	r0, #0
 8001de4:	f04f 0100 	mov.w	r1, #0
 8001de8:	0159      	lsls	r1, r3, #5
 8001dea:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001dee:	0150      	lsls	r0, r2, #5
 8001df0:	4602      	mov	r2, r0
 8001df2:	460b      	mov	r3, r1
 8001df4:	4621      	mov	r1, r4
 8001df6:	1a51      	subs	r1, r2, r1
 8001df8:	61b9      	str	r1, [r7, #24]
 8001dfa:	4629      	mov	r1, r5
 8001dfc:	eb63 0301 	sbc.w	r3, r3, r1
 8001e00:	61fb      	str	r3, [r7, #28]
 8001e02:	f04f 0200 	mov.w	r2, #0
 8001e06:	f04f 0300 	mov.w	r3, #0
 8001e0a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001e0e:	4659      	mov	r1, fp
 8001e10:	018b      	lsls	r3, r1, #6
 8001e12:	4651      	mov	r1, sl
 8001e14:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001e18:	4651      	mov	r1, sl
 8001e1a:	018a      	lsls	r2, r1, #6
 8001e1c:	4651      	mov	r1, sl
 8001e1e:	ebb2 0801 	subs.w	r8, r2, r1
 8001e22:	4659      	mov	r1, fp
 8001e24:	eb63 0901 	sbc.w	r9, r3, r1
 8001e28:	f04f 0200 	mov.w	r2, #0
 8001e2c:	f04f 0300 	mov.w	r3, #0
 8001e30:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001e34:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001e38:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001e3c:	4690      	mov	r8, r2
 8001e3e:	4699      	mov	r9, r3
 8001e40:	4623      	mov	r3, r4
 8001e42:	eb18 0303 	adds.w	r3, r8, r3
 8001e46:	613b      	str	r3, [r7, #16]
 8001e48:	462b      	mov	r3, r5
 8001e4a:	eb49 0303 	adc.w	r3, r9, r3
 8001e4e:	617b      	str	r3, [r7, #20]
 8001e50:	f04f 0200 	mov.w	r2, #0
 8001e54:	f04f 0300 	mov.w	r3, #0
 8001e58:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001e5c:	4629      	mov	r1, r5
 8001e5e:	024b      	lsls	r3, r1, #9
 8001e60:	4621      	mov	r1, r4
 8001e62:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001e66:	4621      	mov	r1, r4
 8001e68:	024a      	lsls	r2, r1, #9
 8001e6a:	4610      	mov	r0, r2
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001e72:	2200      	movs	r2, #0
 8001e74:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001e76:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001e78:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001e7c:	f7fe f9c8 	bl	8000210 <__aeabi_uldivmod>
 8001e80:	4602      	mov	r2, r0
 8001e82:	460b      	mov	r3, r1
 8001e84:	4613      	mov	r3, r2
 8001e86:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001e8a:	e065      	b.n	8001f58 <HAL_RCC_GetSysClockFreq+0x420>
 8001e8c:	40023800 	.word	0x40023800
 8001e90:	00f42400 	.word	0x00f42400
 8001e94:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e98:	4b3d      	ldr	r3, [pc, #244]	@ (8001f90 <HAL_RCC_GetSysClockFreq+0x458>)
 8001e9a:	685b      	ldr	r3, [r3, #4]
 8001e9c:	099b      	lsrs	r3, r3, #6
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	4611      	mov	r1, r2
 8001ea4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001ea8:	653b      	str	r3, [r7, #80]	@ 0x50
 8001eaa:	2300      	movs	r3, #0
 8001eac:	657b      	str	r3, [r7, #84]	@ 0x54
 8001eae:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8001eb2:	4642      	mov	r2, r8
 8001eb4:	464b      	mov	r3, r9
 8001eb6:	f04f 0000 	mov.w	r0, #0
 8001eba:	f04f 0100 	mov.w	r1, #0
 8001ebe:	0159      	lsls	r1, r3, #5
 8001ec0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001ec4:	0150      	lsls	r0, r2, #5
 8001ec6:	4602      	mov	r2, r0
 8001ec8:	460b      	mov	r3, r1
 8001eca:	4641      	mov	r1, r8
 8001ecc:	1a51      	subs	r1, r2, r1
 8001ece:	60b9      	str	r1, [r7, #8]
 8001ed0:	4649      	mov	r1, r9
 8001ed2:	eb63 0301 	sbc.w	r3, r3, r1
 8001ed6:	60fb      	str	r3, [r7, #12]
 8001ed8:	f04f 0200 	mov.w	r2, #0
 8001edc:	f04f 0300 	mov.w	r3, #0
 8001ee0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001ee4:	4659      	mov	r1, fp
 8001ee6:	018b      	lsls	r3, r1, #6
 8001ee8:	4651      	mov	r1, sl
 8001eea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001eee:	4651      	mov	r1, sl
 8001ef0:	018a      	lsls	r2, r1, #6
 8001ef2:	4651      	mov	r1, sl
 8001ef4:	1a54      	subs	r4, r2, r1
 8001ef6:	4659      	mov	r1, fp
 8001ef8:	eb63 0501 	sbc.w	r5, r3, r1
 8001efc:	f04f 0200 	mov.w	r2, #0
 8001f00:	f04f 0300 	mov.w	r3, #0
 8001f04:	00eb      	lsls	r3, r5, #3
 8001f06:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001f0a:	00e2      	lsls	r2, r4, #3
 8001f0c:	4614      	mov	r4, r2
 8001f0e:	461d      	mov	r5, r3
 8001f10:	4643      	mov	r3, r8
 8001f12:	18e3      	adds	r3, r4, r3
 8001f14:	603b      	str	r3, [r7, #0]
 8001f16:	464b      	mov	r3, r9
 8001f18:	eb45 0303 	adc.w	r3, r5, r3
 8001f1c:	607b      	str	r3, [r7, #4]
 8001f1e:	f04f 0200 	mov.w	r2, #0
 8001f22:	f04f 0300 	mov.w	r3, #0
 8001f26:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001f2a:	4629      	mov	r1, r5
 8001f2c:	028b      	lsls	r3, r1, #10
 8001f2e:	4621      	mov	r1, r4
 8001f30:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001f34:	4621      	mov	r1, r4
 8001f36:	028a      	lsls	r2, r1, #10
 8001f38:	4610      	mov	r0, r2
 8001f3a:	4619      	mov	r1, r3
 8001f3c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001f40:	2200      	movs	r2, #0
 8001f42:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001f44:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001f46:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001f4a:	f7fe f961 	bl	8000210 <__aeabi_uldivmod>
 8001f4e:	4602      	mov	r2, r0
 8001f50:	460b      	mov	r3, r1
 8001f52:	4613      	mov	r3, r2
 8001f54:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001f58:	4b0d      	ldr	r3, [pc, #52]	@ (8001f90 <HAL_RCC_GetSysClockFreq+0x458>)
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	0f1b      	lsrs	r3, r3, #28
 8001f5e:	f003 0307 	and.w	r3, r3, #7
 8001f62:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8001f66:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001f6a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001f6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f72:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001f76:	e003      	b.n	8001f80 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001f78:	4b06      	ldr	r3, [pc, #24]	@ (8001f94 <HAL_RCC_GetSysClockFreq+0x45c>)
 8001f7a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001f7e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f80:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8001f84:	4618      	mov	r0, r3
 8001f86:	37b8      	adds	r7, #184	@ 0xb8
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001f8e:	bf00      	nop
 8001f90:	40023800 	.word	0x40023800
 8001f94:	00f42400 	.word	0x00f42400

08001f98 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b086      	sub	sp, #24
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d101      	bne.n	8001faa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	e28d      	b.n	80024c6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f003 0301 	and.w	r3, r3, #1
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	f000 8083 	beq.w	80020be <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001fb8:	4b94      	ldr	r3, [pc, #592]	@ (800220c <HAL_RCC_OscConfig+0x274>)
 8001fba:	689b      	ldr	r3, [r3, #8]
 8001fbc:	f003 030c 	and.w	r3, r3, #12
 8001fc0:	2b04      	cmp	r3, #4
 8001fc2:	d019      	beq.n	8001ff8 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001fc4:	4b91      	ldr	r3, [pc, #580]	@ (800220c <HAL_RCC_OscConfig+0x274>)
 8001fc6:	689b      	ldr	r3, [r3, #8]
 8001fc8:	f003 030c 	and.w	r3, r3, #12
        || \
 8001fcc:	2b08      	cmp	r3, #8
 8001fce:	d106      	bne.n	8001fde <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001fd0:	4b8e      	ldr	r3, [pc, #568]	@ (800220c <HAL_RCC_OscConfig+0x274>)
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001fd8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001fdc:	d00c      	beq.n	8001ff8 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001fde:	4b8b      	ldr	r3, [pc, #556]	@ (800220c <HAL_RCC_OscConfig+0x274>)
 8001fe0:	689b      	ldr	r3, [r3, #8]
 8001fe2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001fe6:	2b0c      	cmp	r3, #12
 8001fe8:	d112      	bne.n	8002010 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001fea:	4b88      	ldr	r3, [pc, #544]	@ (800220c <HAL_RCC_OscConfig+0x274>)
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ff2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001ff6:	d10b      	bne.n	8002010 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ff8:	4b84      	ldr	r3, [pc, #528]	@ (800220c <HAL_RCC_OscConfig+0x274>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002000:	2b00      	cmp	r3, #0
 8002002:	d05b      	beq.n	80020bc <HAL_RCC_OscConfig+0x124>
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d157      	bne.n	80020bc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800200c:	2301      	movs	r3, #1
 800200e:	e25a      	b.n	80024c6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002018:	d106      	bne.n	8002028 <HAL_RCC_OscConfig+0x90>
 800201a:	4b7c      	ldr	r3, [pc, #496]	@ (800220c <HAL_RCC_OscConfig+0x274>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4a7b      	ldr	r2, [pc, #492]	@ (800220c <HAL_RCC_OscConfig+0x274>)
 8002020:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002024:	6013      	str	r3, [r2, #0]
 8002026:	e01d      	b.n	8002064 <HAL_RCC_OscConfig+0xcc>
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002030:	d10c      	bne.n	800204c <HAL_RCC_OscConfig+0xb4>
 8002032:	4b76      	ldr	r3, [pc, #472]	@ (800220c <HAL_RCC_OscConfig+0x274>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	4a75      	ldr	r2, [pc, #468]	@ (800220c <HAL_RCC_OscConfig+0x274>)
 8002038:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800203c:	6013      	str	r3, [r2, #0]
 800203e:	4b73      	ldr	r3, [pc, #460]	@ (800220c <HAL_RCC_OscConfig+0x274>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4a72      	ldr	r2, [pc, #456]	@ (800220c <HAL_RCC_OscConfig+0x274>)
 8002044:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002048:	6013      	str	r3, [r2, #0]
 800204a:	e00b      	b.n	8002064 <HAL_RCC_OscConfig+0xcc>
 800204c:	4b6f      	ldr	r3, [pc, #444]	@ (800220c <HAL_RCC_OscConfig+0x274>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a6e      	ldr	r2, [pc, #440]	@ (800220c <HAL_RCC_OscConfig+0x274>)
 8002052:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002056:	6013      	str	r3, [r2, #0]
 8002058:	4b6c      	ldr	r3, [pc, #432]	@ (800220c <HAL_RCC_OscConfig+0x274>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a6b      	ldr	r2, [pc, #428]	@ (800220c <HAL_RCC_OscConfig+0x274>)
 800205e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002062:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d013      	beq.n	8002094 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800206c:	f7ff f8ea 	bl	8001244 <HAL_GetTick>
 8002070:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002072:	e008      	b.n	8002086 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002074:	f7ff f8e6 	bl	8001244 <HAL_GetTick>
 8002078:	4602      	mov	r2, r0
 800207a:	693b      	ldr	r3, [r7, #16]
 800207c:	1ad3      	subs	r3, r2, r3
 800207e:	2b64      	cmp	r3, #100	@ 0x64
 8002080:	d901      	bls.n	8002086 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002082:	2303      	movs	r3, #3
 8002084:	e21f      	b.n	80024c6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002086:	4b61      	ldr	r3, [pc, #388]	@ (800220c <HAL_RCC_OscConfig+0x274>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800208e:	2b00      	cmp	r3, #0
 8002090:	d0f0      	beq.n	8002074 <HAL_RCC_OscConfig+0xdc>
 8002092:	e014      	b.n	80020be <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002094:	f7ff f8d6 	bl	8001244 <HAL_GetTick>
 8002098:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800209a:	e008      	b.n	80020ae <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800209c:	f7ff f8d2 	bl	8001244 <HAL_GetTick>
 80020a0:	4602      	mov	r2, r0
 80020a2:	693b      	ldr	r3, [r7, #16]
 80020a4:	1ad3      	subs	r3, r2, r3
 80020a6:	2b64      	cmp	r3, #100	@ 0x64
 80020a8:	d901      	bls.n	80020ae <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80020aa:	2303      	movs	r3, #3
 80020ac:	e20b      	b.n	80024c6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020ae:	4b57      	ldr	r3, [pc, #348]	@ (800220c <HAL_RCC_OscConfig+0x274>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d1f0      	bne.n	800209c <HAL_RCC_OscConfig+0x104>
 80020ba:	e000      	b.n	80020be <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f003 0302 	and.w	r3, r3, #2
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d06f      	beq.n	80021aa <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80020ca:	4b50      	ldr	r3, [pc, #320]	@ (800220c <HAL_RCC_OscConfig+0x274>)
 80020cc:	689b      	ldr	r3, [r3, #8]
 80020ce:	f003 030c 	and.w	r3, r3, #12
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d017      	beq.n	8002106 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80020d6:	4b4d      	ldr	r3, [pc, #308]	@ (800220c <HAL_RCC_OscConfig+0x274>)
 80020d8:	689b      	ldr	r3, [r3, #8]
 80020da:	f003 030c 	and.w	r3, r3, #12
        || \
 80020de:	2b08      	cmp	r3, #8
 80020e0:	d105      	bne.n	80020ee <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80020e2:	4b4a      	ldr	r3, [pc, #296]	@ (800220c <HAL_RCC_OscConfig+0x274>)
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d00b      	beq.n	8002106 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80020ee:	4b47      	ldr	r3, [pc, #284]	@ (800220c <HAL_RCC_OscConfig+0x274>)
 80020f0:	689b      	ldr	r3, [r3, #8]
 80020f2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80020f6:	2b0c      	cmp	r3, #12
 80020f8:	d11c      	bne.n	8002134 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80020fa:	4b44      	ldr	r3, [pc, #272]	@ (800220c <HAL_RCC_OscConfig+0x274>)
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002102:	2b00      	cmp	r3, #0
 8002104:	d116      	bne.n	8002134 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002106:	4b41      	ldr	r3, [pc, #260]	@ (800220c <HAL_RCC_OscConfig+0x274>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f003 0302 	and.w	r3, r3, #2
 800210e:	2b00      	cmp	r3, #0
 8002110:	d005      	beq.n	800211e <HAL_RCC_OscConfig+0x186>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	68db      	ldr	r3, [r3, #12]
 8002116:	2b01      	cmp	r3, #1
 8002118:	d001      	beq.n	800211e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800211a:	2301      	movs	r3, #1
 800211c:	e1d3      	b.n	80024c6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800211e:	4b3b      	ldr	r3, [pc, #236]	@ (800220c <HAL_RCC_OscConfig+0x274>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	691b      	ldr	r3, [r3, #16]
 800212a:	00db      	lsls	r3, r3, #3
 800212c:	4937      	ldr	r1, [pc, #220]	@ (800220c <HAL_RCC_OscConfig+0x274>)
 800212e:	4313      	orrs	r3, r2
 8002130:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002132:	e03a      	b.n	80021aa <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	68db      	ldr	r3, [r3, #12]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d020      	beq.n	800217e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800213c:	4b34      	ldr	r3, [pc, #208]	@ (8002210 <HAL_RCC_OscConfig+0x278>)
 800213e:	2201      	movs	r2, #1
 8002140:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002142:	f7ff f87f 	bl	8001244 <HAL_GetTick>
 8002146:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002148:	e008      	b.n	800215c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800214a:	f7ff f87b 	bl	8001244 <HAL_GetTick>
 800214e:	4602      	mov	r2, r0
 8002150:	693b      	ldr	r3, [r7, #16]
 8002152:	1ad3      	subs	r3, r2, r3
 8002154:	2b02      	cmp	r3, #2
 8002156:	d901      	bls.n	800215c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002158:	2303      	movs	r3, #3
 800215a:	e1b4      	b.n	80024c6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800215c:	4b2b      	ldr	r3, [pc, #172]	@ (800220c <HAL_RCC_OscConfig+0x274>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f003 0302 	and.w	r3, r3, #2
 8002164:	2b00      	cmp	r3, #0
 8002166:	d0f0      	beq.n	800214a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002168:	4b28      	ldr	r3, [pc, #160]	@ (800220c <HAL_RCC_OscConfig+0x274>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	691b      	ldr	r3, [r3, #16]
 8002174:	00db      	lsls	r3, r3, #3
 8002176:	4925      	ldr	r1, [pc, #148]	@ (800220c <HAL_RCC_OscConfig+0x274>)
 8002178:	4313      	orrs	r3, r2
 800217a:	600b      	str	r3, [r1, #0]
 800217c:	e015      	b.n	80021aa <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800217e:	4b24      	ldr	r3, [pc, #144]	@ (8002210 <HAL_RCC_OscConfig+0x278>)
 8002180:	2200      	movs	r2, #0
 8002182:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002184:	f7ff f85e 	bl	8001244 <HAL_GetTick>
 8002188:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800218a:	e008      	b.n	800219e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800218c:	f7ff f85a 	bl	8001244 <HAL_GetTick>
 8002190:	4602      	mov	r2, r0
 8002192:	693b      	ldr	r3, [r7, #16]
 8002194:	1ad3      	subs	r3, r2, r3
 8002196:	2b02      	cmp	r3, #2
 8002198:	d901      	bls.n	800219e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800219a:	2303      	movs	r3, #3
 800219c:	e193      	b.n	80024c6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800219e:	4b1b      	ldr	r3, [pc, #108]	@ (800220c <HAL_RCC_OscConfig+0x274>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f003 0302 	and.w	r3, r3, #2
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d1f0      	bne.n	800218c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f003 0308 	and.w	r3, r3, #8
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d036      	beq.n	8002224 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	695b      	ldr	r3, [r3, #20]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d016      	beq.n	80021ec <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021be:	4b15      	ldr	r3, [pc, #84]	@ (8002214 <HAL_RCC_OscConfig+0x27c>)
 80021c0:	2201      	movs	r2, #1
 80021c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021c4:	f7ff f83e 	bl	8001244 <HAL_GetTick>
 80021c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021ca:	e008      	b.n	80021de <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021cc:	f7ff f83a 	bl	8001244 <HAL_GetTick>
 80021d0:	4602      	mov	r2, r0
 80021d2:	693b      	ldr	r3, [r7, #16]
 80021d4:	1ad3      	subs	r3, r2, r3
 80021d6:	2b02      	cmp	r3, #2
 80021d8:	d901      	bls.n	80021de <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80021da:	2303      	movs	r3, #3
 80021dc:	e173      	b.n	80024c6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021de:	4b0b      	ldr	r3, [pc, #44]	@ (800220c <HAL_RCC_OscConfig+0x274>)
 80021e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80021e2:	f003 0302 	and.w	r3, r3, #2
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d0f0      	beq.n	80021cc <HAL_RCC_OscConfig+0x234>
 80021ea:	e01b      	b.n	8002224 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80021ec:	4b09      	ldr	r3, [pc, #36]	@ (8002214 <HAL_RCC_OscConfig+0x27c>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021f2:	f7ff f827 	bl	8001244 <HAL_GetTick>
 80021f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021f8:	e00e      	b.n	8002218 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021fa:	f7ff f823 	bl	8001244 <HAL_GetTick>
 80021fe:	4602      	mov	r2, r0
 8002200:	693b      	ldr	r3, [r7, #16]
 8002202:	1ad3      	subs	r3, r2, r3
 8002204:	2b02      	cmp	r3, #2
 8002206:	d907      	bls.n	8002218 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002208:	2303      	movs	r3, #3
 800220a:	e15c      	b.n	80024c6 <HAL_RCC_OscConfig+0x52e>
 800220c:	40023800 	.word	0x40023800
 8002210:	42470000 	.word	0x42470000
 8002214:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002218:	4b8a      	ldr	r3, [pc, #552]	@ (8002444 <HAL_RCC_OscConfig+0x4ac>)
 800221a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800221c:	f003 0302 	and.w	r3, r3, #2
 8002220:	2b00      	cmp	r3, #0
 8002222:	d1ea      	bne.n	80021fa <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f003 0304 	and.w	r3, r3, #4
 800222c:	2b00      	cmp	r3, #0
 800222e:	f000 8097 	beq.w	8002360 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002232:	2300      	movs	r3, #0
 8002234:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002236:	4b83      	ldr	r3, [pc, #524]	@ (8002444 <HAL_RCC_OscConfig+0x4ac>)
 8002238:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800223a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800223e:	2b00      	cmp	r3, #0
 8002240:	d10f      	bne.n	8002262 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002242:	2300      	movs	r3, #0
 8002244:	60bb      	str	r3, [r7, #8]
 8002246:	4b7f      	ldr	r3, [pc, #508]	@ (8002444 <HAL_RCC_OscConfig+0x4ac>)
 8002248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800224a:	4a7e      	ldr	r2, [pc, #504]	@ (8002444 <HAL_RCC_OscConfig+0x4ac>)
 800224c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002250:	6413      	str	r3, [r2, #64]	@ 0x40
 8002252:	4b7c      	ldr	r3, [pc, #496]	@ (8002444 <HAL_RCC_OscConfig+0x4ac>)
 8002254:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002256:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800225a:	60bb      	str	r3, [r7, #8]
 800225c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800225e:	2301      	movs	r3, #1
 8002260:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002262:	4b79      	ldr	r3, [pc, #484]	@ (8002448 <HAL_RCC_OscConfig+0x4b0>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800226a:	2b00      	cmp	r3, #0
 800226c:	d118      	bne.n	80022a0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800226e:	4b76      	ldr	r3, [pc, #472]	@ (8002448 <HAL_RCC_OscConfig+0x4b0>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4a75      	ldr	r2, [pc, #468]	@ (8002448 <HAL_RCC_OscConfig+0x4b0>)
 8002274:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002278:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800227a:	f7fe ffe3 	bl	8001244 <HAL_GetTick>
 800227e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002280:	e008      	b.n	8002294 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002282:	f7fe ffdf 	bl	8001244 <HAL_GetTick>
 8002286:	4602      	mov	r2, r0
 8002288:	693b      	ldr	r3, [r7, #16]
 800228a:	1ad3      	subs	r3, r2, r3
 800228c:	2b02      	cmp	r3, #2
 800228e:	d901      	bls.n	8002294 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002290:	2303      	movs	r3, #3
 8002292:	e118      	b.n	80024c6 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002294:	4b6c      	ldr	r3, [pc, #432]	@ (8002448 <HAL_RCC_OscConfig+0x4b0>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800229c:	2b00      	cmp	r3, #0
 800229e:	d0f0      	beq.n	8002282 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	689b      	ldr	r3, [r3, #8]
 80022a4:	2b01      	cmp	r3, #1
 80022a6:	d106      	bne.n	80022b6 <HAL_RCC_OscConfig+0x31e>
 80022a8:	4b66      	ldr	r3, [pc, #408]	@ (8002444 <HAL_RCC_OscConfig+0x4ac>)
 80022aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022ac:	4a65      	ldr	r2, [pc, #404]	@ (8002444 <HAL_RCC_OscConfig+0x4ac>)
 80022ae:	f043 0301 	orr.w	r3, r3, #1
 80022b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80022b4:	e01c      	b.n	80022f0 <HAL_RCC_OscConfig+0x358>
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	689b      	ldr	r3, [r3, #8]
 80022ba:	2b05      	cmp	r3, #5
 80022bc:	d10c      	bne.n	80022d8 <HAL_RCC_OscConfig+0x340>
 80022be:	4b61      	ldr	r3, [pc, #388]	@ (8002444 <HAL_RCC_OscConfig+0x4ac>)
 80022c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022c2:	4a60      	ldr	r2, [pc, #384]	@ (8002444 <HAL_RCC_OscConfig+0x4ac>)
 80022c4:	f043 0304 	orr.w	r3, r3, #4
 80022c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80022ca:	4b5e      	ldr	r3, [pc, #376]	@ (8002444 <HAL_RCC_OscConfig+0x4ac>)
 80022cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022ce:	4a5d      	ldr	r2, [pc, #372]	@ (8002444 <HAL_RCC_OscConfig+0x4ac>)
 80022d0:	f043 0301 	orr.w	r3, r3, #1
 80022d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80022d6:	e00b      	b.n	80022f0 <HAL_RCC_OscConfig+0x358>
 80022d8:	4b5a      	ldr	r3, [pc, #360]	@ (8002444 <HAL_RCC_OscConfig+0x4ac>)
 80022da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022dc:	4a59      	ldr	r2, [pc, #356]	@ (8002444 <HAL_RCC_OscConfig+0x4ac>)
 80022de:	f023 0301 	bic.w	r3, r3, #1
 80022e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80022e4:	4b57      	ldr	r3, [pc, #348]	@ (8002444 <HAL_RCC_OscConfig+0x4ac>)
 80022e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022e8:	4a56      	ldr	r2, [pc, #344]	@ (8002444 <HAL_RCC_OscConfig+0x4ac>)
 80022ea:	f023 0304 	bic.w	r3, r3, #4
 80022ee:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	689b      	ldr	r3, [r3, #8]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d015      	beq.n	8002324 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022f8:	f7fe ffa4 	bl	8001244 <HAL_GetTick>
 80022fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022fe:	e00a      	b.n	8002316 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002300:	f7fe ffa0 	bl	8001244 <HAL_GetTick>
 8002304:	4602      	mov	r2, r0
 8002306:	693b      	ldr	r3, [r7, #16]
 8002308:	1ad3      	subs	r3, r2, r3
 800230a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800230e:	4293      	cmp	r3, r2
 8002310:	d901      	bls.n	8002316 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002312:	2303      	movs	r3, #3
 8002314:	e0d7      	b.n	80024c6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002316:	4b4b      	ldr	r3, [pc, #300]	@ (8002444 <HAL_RCC_OscConfig+0x4ac>)
 8002318:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800231a:	f003 0302 	and.w	r3, r3, #2
 800231e:	2b00      	cmp	r3, #0
 8002320:	d0ee      	beq.n	8002300 <HAL_RCC_OscConfig+0x368>
 8002322:	e014      	b.n	800234e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002324:	f7fe ff8e 	bl	8001244 <HAL_GetTick>
 8002328:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800232a:	e00a      	b.n	8002342 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800232c:	f7fe ff8a 	bl	8001244 <HAL_GetTick>
 8002330:	4602      	mov	r2, r0
 8002332:	693b      	ldr	r3, [r7, #16]
 8002334:	1ad3      	subs	r3, r2, r3
 8002336:	f241 3288 	movw	r2, #5000	@ 0x1388
 800233a:	4293      	cmp	r3, r2
 800233c:	d901      	bls.n	8002342 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800233e:	2303      	movs	r3, #3
 8002340:	e0c1      	b.n	80024c6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002342:	4b40      	ldr	r3, [pc, #256]	@ (8002444 <HAL_RCC_OscConfig+0x4ac>)
 8002344:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002346:	f003 0302 	and.w	r3, r3, #2
 800234a:	2b00      	cmp	r3, #0
 800234c:	d1ee      	bne.n	800232c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800234e:	7dfb      	ldrb	r3, [r7, #23]
 8002350:	2b01      	cmp	r3, #1
 8002352:	d105      	bne.n	8002360 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002354:	4b3b      	ldr	r3, [pc, #236]	@ (8002444 <HAL_RCC_OscConfig+0x4ac>)
 8002356:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002358:	4a3a      	ldr	r2, [pc, #232]	@ (8002444 <HAL_RCC_OscConfig+0x4ac>)
 800235a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800235e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	699b      	ldr	r3, [r3, #24]
 8002364:	2b00      	cmp	r3, #0
 8002366:	f000 80ad 	beq.w	80024c4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800236a:	4b36      	ldr	r3, [pc, #216]	@ (8002444 <HAL_RCC_OscConfig+0x4ac>)
 800236c:	689b      	ldr	r3, [r3, #8]
 800236e:	f003 030c 	and.w	r3, r3, #12
 8002372:	2b08      	cmp	r3, #8
 8002374:	d060      	beq.n	8002438 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	699b      	ldr	r3, [r3, #24]
 800237a:	2b02      	cmp	r3, #2
 800237c:	d145      	bne.n	800240a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800237e:	4b33      	ldr	r3, [pc, #204]	@ (800244c <HAL_RCC_OscConfig+0x4b4>)
 8002380:	2200      	movs	r2, #0
 8002382:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002384:	f7fe ff5e 	bl	8001244 <HAL_GetTick>
 8002388:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800238a:	e008      	b.n	800239e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800238c:	f7fe ff5a 	bl	8001244 <HAL_GetTick>
 8002390:	4602      	mov	r2, r0
 8002392:	693b      	ldr	r3, [r7, #16]
 8002394:	1ad3      	subs	r3, r2, r3
 8002396:	2b02      	cmp	r3, #2
 8002398:	d901      	bls.n	800239e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800239a:	2303      	movs	r3, #3
 800239c:	e093      	b.n	80024c6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800239e:	4b29      	ldr	r3, [pc, #164]	@ (8002444 <HAL_RCC_OscConfig+0x4ac>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d1f0      	bne.n	800238c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	69da      	ldr	r2, [r3, #28]
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6a1b      	ldr	r3, [r3, #32]
 80023b2:	431a      	orrs	r2, r3
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023b8:	019b      	lsls	r3, r3, #6
 80023ba:	431a      	orrs	r2, r3
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023c0:	085b      	lsrs	r3, r3, #1
 80023c2:	3b01      	subs	r3, #1
 80023c4:	041b      	lsls	r3, r3, #16
 80023c6:	431a      	orrs	r2, r3
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023cc:	061b      	lsls	r3, r3, #24
 80023ce:	431a      	orrs	r2, r3
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023d4:	071b      	lsls	r3, r3, #28
 80023d6:	491b      	ldr	r1, [pc, #108]	@ (8002444 <HAL_RCC_OscConfig+0x4ac>)
 80023d8:	4313      	orrs	r3, r2
 80023da:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80023dc:	4b1b      	ldr	r3, [pc, #108]	@ (800244c <HAL_RCC_OscConfig+0x4b4>)
 80023de:	2201      	movs	r2, #1
 80023e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023e2:	f7fe ff2f 	bl	8001244 <HAL_GetTick>
 80023e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023e8:	e008      	b.n	80023fc <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023ea:	f7fe ff2b 	bl	8001244 <HAL_GetTick>
 80023ee:	4602      	mov	r2, r0
 80023f0:	693b      	ldr	r3, [r7, #16]
 80023f2:	1ad3      	subs	r3, r2, r3
 80023f4:	2b02      	cmp	r3, #2
 80023f6:	d901      	bls.n	80023fc <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80023f8:	2303      	movs	r3, #3
 80023fa:	e064      	b.n	80024c6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023fc:	4b11      	ldr	r3, [pc, #68]	@ (8002444 <HAL_RCC_OscConfig+0x4ac>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002404:	2b00      	cmp	r3, #0
 8002406:	d0f0      	beq.n	80023ea <HAL_RCC_OscConfig+0x452>
 8002408:	e05c      	b.n	80024c4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800240a:	4b10      	ldr	r3, [pc, #64]	@ (800244c <HAL_RCC_OscConfig+0x4b4>)
 800240c:	2200      	movs	r2, #0
 800240e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002410:	f7fe ff18 	bl	8001244 <HAL_GetTick>
 8002414:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002416:	e008      	b.n	800242a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002418:	f7fe ff14 	bl	8001244 <HAL_GetTick>
 800241c:	4602      	mov	r2, r0
 800241e:	693b      	ldr	r3, [r7, #16]
 8002420:	1ad3      	subs	r3, r2, r3
 8002422:	2b02      	cmp	r3, #2
 8002424:	d901      	bls.n	800242a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002426:	2303      	movs	r3, #3
 8002428:	e04d      	b.n	80024c6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800242a:	4b06      	ldr	r3, [pc, #24]	@ (8002444 <HAL_RCC_OscConfig+0x4ac>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002432:	2b00      	cmp	r3, #0
 8002434:	d1f0      	bne.n	8002418 <HAL_RCC_OscConfig+0x480>
 8002436:	e045      	b.n	80024c4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	699b      	ldr	r3, [r3, #24]
 800243c:	2b01      	cmp	r3, #1
 800243e:	d107      	bne.n	8002450 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002440:	2301      	movs	r3, #1
 8002442:	e040      	b.n	80024c6 <HAL_RCC_OscConfig+0x52e>
 8002444:	40023800 	.word	0x40023800
 8002448:	40007000 	.word	0x40007000
 800244c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002450:	4b1f      	ldr	r3, [pc, #124]	@ (80024d0 <HAL_RCC_OscConfig+0x538>)
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	699b      	ldr	r3, [r3, #24]
 800245a:	2b01      	cmp	r3, #1
 800245c:	d030      	beq.n	80024c0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002468:	429a      	cmp	r2, r3
 800246a:	d129      	bne.n	80024c0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002476:	429a      	cmp	r2, r3
 8002478:	d122      	bne.n	80024c0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800247a:	68fa      	ldr	r2, [r7, #12]
 800247c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002480:	4013      	ands	r3, r2
 8002482:	687a      	ldr	r2, [r7, #4]
 8002484:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002486:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002488:	4293      	cmp	r3, r2
 800248a:	d119      	bne.n	80024c0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002496:	085b      	lsrs	r3, r3, #1
 8002498:	3b01      	subs	r3, #1
 800249a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800249c:	429a      	cmp	r2, r3
 800249e:	d10f      	bne.n	80024c0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024aa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80024ac:	429a      	cmp	r2, r3
 80024ae:	d107      	bne.n	80024c0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ba:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80024bc:	429a      	cmp	r2, r3
 80024be:	d001      	beq.n	80024c4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80024c0:	2301      	movs	r3, #1
 80024c2:	e000      	b.n	80024c6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80024c4:	2300      	movs	r3, #0
}
 80024c6:	4618      	mov	r0, r3
 80024c8:	3718      	adds	r7, #24
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	40023800 	.word	0x40023800

080024d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b082      	sub	sp, #8
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d101      	bne.n	80024e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80024e2:	2301      	movs	r3, #1
 80024e4:	e041      	b.n	800256a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80024ec:	b2db      	uxtb	r3, r3
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d106      	bne.n	8002500 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2200      	movs	r2, #0
 80024f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80024fa:	6878      	ldr	r0, [r7, #4]
 80024fc:	f000 f839 	bl	8002572 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2202      	movs	r2, #2
 8002504:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681a      	ldr	r2, [r3, #0]
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	3304      	adds	r3, #4
 8002510:	4619      	mov	r1, r3
 8002512:	4610      	mov	r0, r2
 8002514:	f000 f9c0 	bl	8002898 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2201      	movs	r2, #1
 800251c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2201      	movs	r2, #1
 8002524:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2201      	movs	r2, #1
 800252c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2201      	movs	r2, #1
 8002534:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2201      	movs	r2, #1
 800253c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2201      	movs	r2, #1
 8002544:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2201      	movs	r2, #1
 800254c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2201      	movs	r2, #1
 8002554:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2201      	movs	r2, #1
 800255c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2201      	movs	r2, #1
 8002564:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002568:	2300      	movs	r3, #0
}
 800256a:	4618      	mov	r0, r3
 800256c:	3708      	adds	r7, #8
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}

08002572 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002572:	b480      	push	{r7}
 8002574:	b083      	sub	sp, #12
 8002576:	af00      	add	r7, sp, #0
 8002578:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800257a:	bf00      	nop
 800257c:	370c      	adds	r7, #12
 800257e:	46bd      	mov	sp, r7
 8002580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002584:	4770      	bx	lr
	...

08002588 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002588:	b480      	push	{r7}
 800258a:	b085      	sub	sp, #20
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002596:	b2db      	uxtb	r3, r3
 8002598:	2b01      	cmp	r3, #1
 800259a:	d001      	beq.n	80025a0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800259c:	2301      	movs	r3, #1
 800259e:	e04e      	b.n	800263e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2202      	movs	r2, #2
 80025a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	68da      	ldr	r2, [r3, #12]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f042 0201 	orr.w	r2, r2, #1
 80025b6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4a23      	ldr	r2, [pc, #140]	@ (800264c <HAL_TIM_Base_Start_IT+0xc4>)
 80025be:	4293      	cmp	r3, r2
 80025c0:	d022      	beq.n	8002608 <HAL_TIM_Base_Start_IT+0x80>
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80025ca:	d01d      	beq.n	8002608 <HAL_TIM_Base_Start_IT+0x80>
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a1f      	ldr	r2, [pc, #124]	@ (8002650 <HAL_TIM_Base_Start_IT+0xc8>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d018      	beq.n	8002608 <HAL_TIM_Base_Start_IT+0x80>
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	4a1e      	ldr	r2, [pc, #120]	@ (8002654 <HAL_TIM_Base_Start_IT+0xcc>)
 80025dc:	4293      	cmp	r3, r2
 80025de:	d013      	beq.n	8002608 <HAL_TIM_Base_Start_IT+0x80>
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a1c      	ldr	r2, [pc, #112]	@ (8002658 <HAL_TIM_Base_Start_IT+0xd0>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d00e      	beq.n	8002608 <HAL_TIM_Base_Start_IT+0x80>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4a1b      	ldr	r2, [pc, #108]	@ (800265c <HAL_TIM_Base_Start_IT+0xd4>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d009      	beq.n	8002608 <HAL_TIM_Base_Start_IT+0x80>
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	4a19      	ldr	r2, [pc, #100]	@ (8002660 <HAL_TIM_Base_Start_IT+0xd8>)
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d004      	beq.n	8002608 <HAL_TIM_Base_Start_IT+0x80>
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4a18      	ldr	r2, [pc, #96]	@ (8002664 <HAL_TIM_Base_Start_IT+0xdc>)
 8002604:	4293      	cmp	r3, r2
 8002606:	d111      	bne.n	800262c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	689b      	ldr	r3, [r3, #8]
 800260e:	f003 0307 	and.w	r3, r3, #7
 8002612:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	2b06      	cmp	r3, #6
 8002618:	d010      	beq.n	800263c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	681a      	ldr	r2, [r3, #0]
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f042 0201 	orr.w	r2, r2, #1
 8002628:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800262a:	e007      	b.n	800263c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	681a      	ldr	r2, [r3, #0]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f042 0201 	orr.w	r2, r2, #1
 800263a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800263c:	2300      	movs	r3, #0
}
 800263e:	4618      	mov	r0, r3
 8002640:	3714      	adds	r7, #20
 8002642:	46bd      	mov	sp, r7
 8002644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002648:	4770      	bx	lr
 800264a:	bf00      	nop
 800264c:	40010000 	.word	0x40010000
 8002650:	40000400 	.word	0x40000400
 8002654:	40000800 	.word	0x40000800
 8002658:	40000c00 	.word	0x40000c00
 800265c:	40010400 	.word	0x40010400
 8002660:	40014000 	.word	0x40014000
 8002664:	40001800 	.word	0x40001800

08002668 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b084      	sub	sp, #16
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	68db      	ldr	r3, [r3, #12]
 8002676:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	691b      	ldr	r3, [r3, #16]
 800267e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002680:	68bb      	ldr	r3, [r7, #8]
 8002682:	f003 0302 	and.w	r3, r3, #2
 8002686:	2b00      	cmp	r3, #0
 8002688:	d020      	beq.n	80026cc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	f003 0302 	and.w	r3, r3, #2
 8002690:	2b00      	cmp	r3, #0
 8002692:	d01b      	beq.n	80026cc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f06f 0202 	mvn.w	r2, #2
 800269c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2201      	movs	r2, #1
 80026a2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	699b      	ldr	r3, [r3, #24]
 80026aa:	f003 0303 	and.w	r3, r3, #3
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d003      	beq.n	80026ba <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80026b2:	6878      	ldr	r0, [r7, #4]
 80026b4:	f000 f8d2 	bl	800285c <HAL_TIM_IC_CaptureCallback>
 80026b8:	e005      	b.n	80026c6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80026ba:	6878      	ldr	r0, [r7, #4]
 80026bc:	f000 f8c4 	bl	8002848 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026c0:	6878      	ldr	r0, [r7, #4]
 80026c2:	f000 f8d5 	bl	8002870 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	2200      	movs	r2, #0
 80026ca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80026cc:	68bb      	ldr	r3, [r7, #8]
 80026ce:	f003 0304 	and.w	r3, r3, #4
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d020      	beq.n	8002718 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	f003 0304 	and.w	r3, r3, #4
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d01b      	beq.n	8002718 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f06f 0204 	mvn.w	r2, #4
 80026e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	2202      	movs	r2, #2
 80026ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	699b      	ldr	r3, [r3, #24]
 80026f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d003      	beq.n	8002706 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026fe:	6878      	ldr	r0, [r7, #4]
 8002700:	f000 f8ac 	bl	800285c <HAL_TIM_IC_CaptureCallback>
 8002704:	e005      	b.n	8002712 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002706:	6878      	ldr	r0, [r7, #4]
 8002708:	f000 f89e 	bl	8002848 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800270c:	6878      	ldr	r0, [r7, #4]
 800270e:	f000 f8af 	bl	8002870 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2200      	movs	r2, #0
 8002716:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002718:	68bb      	ldr	r3, [r7, #8]
 800271a:	f003 0308 	and.w	r3, r3, #8
 800271e:	2b00      	cmp	r3, #0
 8002720:	d020      	beq.n	8002764 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	f003 0308 	and.w	r3, r3, #8
 8002728:	2b00      	cmp	r3, #0
 800272a:	d01b      	beq.n	8002764 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f06f 0208 	mvn.w	r2, #8
 8002734:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	2204      	movs	r2, #4
 800273a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	69db      	ldr	r3, [r3, #28]
 8002742:	f003 0303 	and.w	r3, r3, #3
 8002746:	2b00      	cmp	r3, #0
 8002748:	d003      	beq.n	8002752 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800274a:	6878      	ldr	r0, [r7, #4]
 800274c:	f000 f886 	bl	800285c <HAL_TIM_IC_CaptureCallback>
 8002750:	e005      	b.n	800275e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002752:	6878      	ldr	r0, [r7, #4]
 8002754:	f000 f878 	bl	8002848 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002758:	6878      	ldr	r0, [r7, #4]
 800275a:	f000 f889 	bl	8002870 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2200      	movs	r2, #0
 8002762:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002764:	68bb      	ldr	r3, [r7, #8]
 8002766:	f003 0310 	and.w	r3, r3, #16
 800276a:	2b00      	cmp	r3, #0
 800276c:	d020      	beq.n	80027b0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	f003 0310 	and.w	r3, r3, #16
 8002774:	2b00      	cmp	r3, #0
 8002776:	d01b      	beq.n	80027b0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f06f 0210 	mvn.w	r2, #16
 8002780:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2208      	movs	r2, #8
 8002786:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	69db      	ldr	r3, [r3, #28]
 800278e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002792:	2b00      	cmp	r3, #0
 8002794:	d003      	beq.n	800279e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002796:	6878      	ldr	r0, [r7, #4]
 8002798:	f000 f860 	bl	800285c <HAL_TIM_IC_CaptureCallback>
 800279c:	e005      	b.n	80027aa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800279e:	6878      	ldr	r0, [r7, #4]
 80027a0:	f000 f852 	bl	8002848 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027a4:	6878      	ldr	r0, [r7, #4]
 80027a6:	f000 f863 	bl	8002870 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2200      	movs	r2, #0
 80027ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80027b0:	68bb      	ldr	r3, [r7, #8]
 80027b2:	f003 0301 	and.w	r3, r3, #1
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d00c      	beq.n	80027d4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	f003 0301 	and.w	r3, r3, #1
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d007      	beq.n	80027d4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f06f 0201 	mvn.w	r2, #1
 80027cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80027ce:	6878      	ldr	r0, [r7, #4]
 80027d0:	f7fe fb1a 	bl	8000e08 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80027d4:	68bb      	ldr	r3, [r7, #8]
 80027d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d00c      	beq.n	80027f8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d007      	beq.n	80027f8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80027f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80027f2:	6878      	ldr	r0, [r7, #4]
 80027f4:	f000 f900 	bl	80029f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d00c      	beq.n	800281c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002808:	2b00      	cmp	r3, #0
 800280a:	d007      	beq.n	800281c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002814:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002816:	6878      	ldr	r0, [r7, #4]
 8002818:	f000 f834 	bl	8002884 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800281c:	68bb      	ldr	r3, [r7, #8]
 800281e:	f003 0320 	and.w	r3, r3, #32
 8002822:	2b00      	cmp	r3, #0
 8002824:	d00c      	beq.n	8002840 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	f003 0320 	and.w	r3, r3, #32
 800282c:	2b00      	cmp	r3, #0
 800282e:	d007      	beq.n	8002840 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f06f 0220 	mvn.w	r2, #32
 8002838:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800283a:	6878      	ldr	r0, [r7, #4]
 800283c:	f000 f8d2 	bl	80029e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002840:	bf00      	nop
 8002842:	3710      	adds	r7, #16
 8002844:	46bd      	mov	sp, r7
 8002846:	bd80      	pop	{r7, pc}

08002848 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002848:	b480      	push	{r7}
 800284a:	b083      	sub	sp, #12
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002850:	bf00      	nop
 8002852:	370c      	adds	r7, #12
 8002854:	46bd      	mov	sp, r7
 8002856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285a:	4770      	bx	lr

0800285c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800285c:	b480      	push	{r7}
 800285e:	b083      	sub	sp, #12
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002864:	bf00      	nop
 8002866:	370c      	adds	r7, #12
 8002868:	46bd      	mov	sp, r7
 800286a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286e:	4770      	bx	lr

08002870 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002870:	b480      	push	{r7}
 8002872:	b083      	sub	sp, #12
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002878:	bf00      	nop
 800287a:	370c      	adds	r7, #12
 800287c:	46bd      	mov	sp, r7
 800287e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002882:	4770      	bx	lr

08002884 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002884:	b480      	push	{r7}
 8002886:	b083      	sub	sp, #12
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800288c:	bf00      	nop
 800288e:	370c      	adds	r7, #12
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr

08002898 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002898:	b480      	push	{r7}
 800289a:	b085      	sub	sp, #20
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
 80028a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	4a43      	ldr	r2, [pc, #268]	@ (80029b8 <TIM_Base_SetConfig+0x120>)
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d013      	beq.n	80028d8 <TIM_Base_SetConfig+0x40>
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80028b6:	d00f      	beq.n	80028d8 <TIM_Base_SetConfig+0x40>
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	4a40      	ldr	r2, [pc, #256]	@ (80029bc <TIM_Base_SetConfig+0x124>)
 80028bc:	4293      	cmp	r3, r2
 80028be:	d00b      	beq.n	80028d8 <TIM_Base_SetConfig+0x40>
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	4a3f      	ldr	r2, [pc, #252]	@ (80029c0 <TIM_Base_SetConfig+0x128>)
 80028c4:	4293      	cmp	r3, r2
 80028c6:	d007      	beq.n	80028d8 <TIM_Base_SetConfig+0x40>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	4a3e      	ldr	r2, [pc, #248]	@ (80029c4 <TIM_Base_SetConfig+0x12c>)
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d003      	beq.n	80028d8 <TIM_Base_SetConfig+0x40>
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	4a3d      	ldr	r2, [pc, #244]	@ (80029c8 <TIM_Base_SetConfig+0x130>)
 80028d4:	4293      	cmp	r3, r2
 80028d6:	d108      	bne.n	80028ea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80028de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	68fa      	ldr	r2, [r7, #12]
 80028e6:	4313      	orrs	r3, r2
 80028e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	4a32      	ldr	r2, [pc, #200]	@ (80029b8 <TIM_Base_SetConfig+0x120>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d02b      	beq.n	800294a <TIM_Base_SetConfig+0xb2>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80028f8:	d027      	beq.n	800294a <TIM_Base_SetConfig+0xb2>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	4a2f      	ldr	r2, [pc, #188]	@ (80029bc <TIM_Base_SetConfig+0x124>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d023      	beq.n	800294a <TIM_Base_SetConfig+0xb2>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	4a2e      	ldr	r2, [pc, #184]	@ (80029c0 <TIM_Base_SetConfig+0x128>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d01f      	beq.n	800294a <TIM_Base_SetConfig+0xb2>
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	4a2d      	ldr	r2, [pc, #180]	@ (80029c4 <TIM_Base_SetConfig+0x12c>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d01b      	beq.n	800294a <TIM_Base_SetConfig+0xb2>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	4a2c      	ldr	r2, [pc, #176]	@ (80029c8 <TIM_Base_SetConfig+0x130>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d017      	beq.n	800294a <TIM_Base_SetConfig+0xb2>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	4a2b      	ldr	r2, [pc, #172]	@ (80029cc <TIM_Base_SetConfig+0x134>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d013      	beq.n	800294a <TIM_Base_SetConfig+0xb2>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	4a2a      	ldr	r2, [pc, #168]	@ (80029d0 <TIM_Base_SetConfig+0x138>)
 8002926:	4293      	cmp	r3, r2
 8002928:	d00f      	beq.n	800294a <TIM_Base_SetConfig+0xb2>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	4a29      	ldr	r2, [pc, #164]	@ (80029d4 <TIM_Base_SetConfig+0x13c>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d00b      	beq.n	800294a <TIM_Base_SetConfig+0xb2>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	4a28      	ldr	r2, [pc, #160]	@ (80029d8 <TIM_Base_SetConfig+0x140>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d007      	beq.n	800294a <TIM_Base_SetConfig+0xb2>
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	4a27      	ldr	r2, [pc, #156]	@ (80029dc <TIM_Base_SetConfig+0x144>)
 800293e:	4293      	cmp	r3, r2
 8002940:	d003      	beq.n	800294a <TIM_Base_SetConfig+0xb2>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	4a26      	ldr	r2, [pc, #152]	@ (80029e0 <TIM_Base_SetConfig+0x148>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d108      	bne.n	800295c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002950:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	68db      	ldr	r3, [r3, #12]
 8002956:	68fa      	ldr	r2, [r7, #12]
 8002958:	4313      	orrs	r3, r2
 800295a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	695b      	ldr	r3, [r3, #20]
 8002966:	4313      	orrs	r3, r2
 8002968:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	689a      	ldr	r2, [r3, #8]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	681a      	ldr	r2, [r3, #0]
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	4a0e      	ldr	r2, [pc, #56]	@ (80029b8 <TIM_Base_SetConfig+0x120>)
 800297e:	4293      	cmp	r3, r2
 8002980:	d003      	beq.n	800298a <TIM_Base_SetConfig+0xf2>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	4a10      	ldr	r2, [pc, #64]	@ (80029c8 <TIM_Base_SetConfig+0x130>)
 8002986:	4293      	cmp	r3, r2
 8002988:	d103      	bne.n	8002992 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	691a      	ldr	r2, [r3, #16]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f043 0204 	orr.w	r2, r3, #4
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2201      	movs	r2, #1
 80029a2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	68fa      	ldr	r2, [r7, #12]
 80029a8:	601a      	str	r2, [r3, #0]
}
 80029aa:	bf00      	nop
 80029ac:	3714      	adds	r7, #20
 80029ae:	46bd      	mov	sp, r7
 80029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b4:	4770      	bx	lr
 80029b6:	bf00      	nop
 80029b8:	40010000 	.word	0x40010000
 80029bc:	40000400 	.word	0x40000400
 80029c0:	40000800 	.word	0x40000800
 80029c4:	40000c00 	.word	0x40000c00
 80029c8:	40010400 	.word	0x40010400
 80029cc:	40014000 	.word	0x40014000
 80029d0:	40014400 	.word	0x40014400
 80029d4:	40014800 	.word	0x40014800
 80029d8:	40001800 	.word	0x40001800
 80029dc:	40001c00 	.word	0x40001c00
 80029e0:	40002000 	.word	0x40002000

080029e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80029e4:	b480      	push	{r7}
 80029e6:	b083      	sub	sp, #12
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80029ec:	bf00      	nop
 80029ee:	370c      	adds	r7, #12
 80029f0:	46bd      	mov	sp, r7
 80029f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f6:	4770      	bx	lr

080029f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b083      	sub	sp, #12
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002a00:	bf00      	nop
 8002a02:	370c      	adds	r7, #12
 8002a04:	46bd      	mov	sp, r7
 8002a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0a:	4770      	bx	lr

08002a0c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b082      	sub	sp, #8
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d101      	bne.n	8002a1e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	e042      	b.n	8002aa4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002a24:	b2db      	uxtb	r3, r3
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d106      	bne.n	8002a38 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002a32:	6878      	ldr	r0, [r7, #4]
 8002a34:	f7fe fa64 	bl	8000f00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2224      	movs	r2, #36	@ 0x24
 8002a3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	68da      	ldr	r2, [r3, #12]
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002a4e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002a50:	6878      	ldr	r0, [r7, #4]
 8002a52:	f000 fe09 	bl	8003668 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	691a      	ldr	r2, [r3, #16]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002a64:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	695a      	ldr	r2, [r3, #20]
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002a74:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	68da      	ldr	r2, [r3, #12]
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002a84:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2220      	movs	r2, #32
 8002a90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2220      	movs	r2, #32
 8002a98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002aa2:	2300      	movs	r3, #0
}
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	3708      	adds	r7, #8
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}

08002aac <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b08a      	sub	sp, #40	@ 0x28
 8002ab0:	af02      	add	r7, sp, #8
 8002ab2:	60f8      	str	r0, [r7, #12]
 8002ab4:	60b9      	str	r1, [r7, #8]
 8002ab6:	603b      	str	r3, [r7, #0]
 8002ab8:	4613      	mov	r3, r2
 8002aba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002abc:	2300      	movs	r3, #0
 8002abe:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ac6:	b2db      	uxtb	r3, r3
 8002ac8:	2b20      	cmp	r3, #32
 8002aca:	d175      	bne.n	8002bb8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002acc:	68bb      	ldr	r3, [r7, #8]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d002      	beq.n	8002ad8 <HAL_UART_Transmit+0x2c>
 8002ad2:	88fb      	ldrh	r3, [r7, #6]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d101      	bne.n	8002adc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002ad8:	2301      	movs	r3, #1
 8002ada:	e06e      	b.n	8002bba <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	2200      	movs	r2, #0
 8002ae0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	2221      	movs	r2, #33	@ 0x21
 8002ae6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002aea:	f7fe fbab 	bl	8001244 <HAL_GetTick>
 8002aee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	88fa      	ldrh	r2, [r7, #6]
 8002af4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	88fa      	ldrh	r2, [r7, #6]
 8002afa:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	689b      	ldr	r3, [r3, #8]
 8002b00:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b04:	d108      	bne.n	8002b18 <HAL_UART_Transmit+0x6c>
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	691b      	ldr	r3, [r3, #16]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d104      	bne.n	8002b18 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002b12:	68bb      	ldr	r3, [r7, #8]
 8002b14:	61bb      	str	r3, [r7, #24]
 8002b16:	e003      	b.n	8002b20 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002b18:	68bb      	ldr	r3, [r7, #8]
 8002b1a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002b20:	e02e      	b.n	8002b80 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	9300      	str	r3, [sp, #0]
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	2180      	movs	r1, #128	@ 0x80
 8002b2c:	68f8      	ldr	r0, [r7, #12]
 8002b2e:	f000 fb6d 	bl	800320c <UART_WaitOnFlagUntilTimeout>
 8002b32:	4603      	mov	r3, r0
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d005      	beq.n	8002b44 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	2220      	movs	r2, #32
 8002b3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002b40:	2303      	movs	r3, #3
 8002b42:	e03a      	b.n	8002bba <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002b44:	69fb      	ldr	r3, [r7, #28]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d10b      	bne.n	8002b62 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002b4a:	69bb      	ldr	r3, [r7, #24]
 8002b4c:	881b      	ldrh	r3, [r3, #0]
 8002b4e:	461a      	mov	r2, r3
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002b58:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002b5a:	69bb      	ldr	r3, [r7, #24]
 8002b5c:	3302      	adds	r3, #2
 8002b5e:	61bb      	str	r3, [r7, #24]
 8002b60:	e007      	b.n	8002b72 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002b62:	69fb      	ldr	r3, [r7, #28]
 8002b64:	781a      	ldrb	r2, [r3, #0]
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002b6c:	69fb      	ldr	r3, [r7, #28]
 8002b6e:	3301      	adds	r3, #1
 8002b70:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002b76:	b29b      	uxth	r3, r3
 8002b78:	3b01      	subs	r3, #1
 8002b7a:	b29a      	uxth	r2, r3
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002b84:	b29b      	uxth	r3, r3
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d1cb      	bne.n	8002b22 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	9300      	str	r3, [sp, #0]
 8002b8e:	697b      	ldr	r3, [r7, #20]
 8002b90:	2200      	movs	r2, #0
 8002b92:	2140      	movs	r1, #64	@ 0x40
 8002b94:	68f8      	ldr	r0, [r7, #12]
 8002b96:	f000 fb39 	bl	800320c <UART_WaitOnFlagUntilTimeout>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d005      	beq.n	8002bac <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	2220      	movs	r2, #32
 8002ba4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002ba8:	2303      	movs	r3, #3
 8002baa:	e006      	b.n	8002bba <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	2220      	movs	r2, #32
 8002bb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	e000      	b.n	8002bba <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002bb8:	2302      	movs	r3, #2
  }
}
 8002bba:	4618      	mov	r0, r3
 8002bbc:	3720      	adds	r7, #32
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}

08002bc2 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002bc2:	b580      	push	{r7, lr}
 8002bc4:	b08c      	sub	sp, #48	@ 0x30
 8002bc6:	af00      	add	r7, sp, #0
 8002bc8:	60f8      	str	r0, [r7, #12]
 8002bca:	60b9      	str	r1, [r7, #8]
 8002bcc:	4613      	mov	r3, r2
 8002bce:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002bd6:	b2db      	uxtb	r3, r3
 8002bd8:	2b20      	cmp	r3, #32
 8002bda:	d14a      	bne.n	8002c72 <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8002bdc:	68bb      	ldr	r3, [r7, #8]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d002      	beq.n	8002be8 <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 8002be2:	88fb      	ldrh	r3, [r7, #6]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d101      	bne.n	8002bec <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 8002be8:	2301      	movs	r3, #1
 8002bea:	e043      	b.n	8002c74 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	2201      	movs	r2, #1
 8002bf0:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 8002bf8:	88fb      	ldrh	r3, [r7, #6]
 8002bfa:	461a      	mov	r2, r3
 8002bfc:	68b9      	ldr	r1, [r7, #8]
 8002bfe:	68f8      	ldr	r0, [r7, #12]
 8002c00:	f000 fb5d 	bl	80032be <UART_Start_Receive_IT>
 8002c04:	4603      	mov	r3, r0
 8002c06:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8002c0a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d12c      	bne.n	8002c6c <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c16:	2b01      	cmp	r3, #1
 8002c18:	d125      	bne.n	8002c66 <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	613b      	str	r3, [r7, #16]
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	613b      	str	r3, [r7, #16]
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	613b      	str	r3, [r7, #16]
 8002c2e:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	330c      	adds	r3, #12
 8002c36:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c38:	69bb      	ldr	r3, [r7, #24]
 8002c3a:	e853 3f00 	ldrex	r3, [r3]
 8002c3e:	617b      	str	r3, [r7, #20]
   return(result);
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	f043 0310 	orr.w	r3, r3, #16
 8002c46:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	330c      	adds	r3, #12
 8002c4e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002c50:	627a      	str	r2, [r7, #36]	@ 0x24
 8002c52:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c54:	6a39      	ldr	r1, [r7, #32]
 8002c56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c58:	e841 2300 	strex	r3, r2, [r1]
 8002c5c:	61fb      	str	r3, [r7, #28]
   return(result);
 8002c5e:	69fb      	ldr	r3, [r7, #28]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d1e5      	bne.n	8002c30 <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 8002c64:	e002      	b.n	8002c6c <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8002c66:	2301      	movs	r3, #1
 8002c68:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8002c6c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002c70:	e000      	b.n	8002c74 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8002c72:	2302      	movs	r3, #2
  }
}
 8002c74:	4618      	mov	r0, r3
 8002c76:	3730      	adds	r7, #48	@ 0x30
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bd80      	pop	{r7, pc}

08002c7c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b0ba      	sub	sp, #232	@ 0xe8
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	68db      	ldr	r3, [r3, #12]
 8002c94:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	695b      	ldr	r3, [r3, #20]
 8002c9e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002ca8:	2300      	movs	r3, #0
 8002caa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002cae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002cb2:	f003 030f 	and.w	r3, r3, #15
 8002cb6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8002cba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d10f      	bne.n	8002ce2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002cc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002cc6:	f003 0320 	and.w	r3, r3, #32
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d009      	beq.n	8002ce2 <HAL_UART_IRQHandler+0x66>
 8002cce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002cd2:	f003 0320 	and.w	r3, r3, #32
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d003      	beq.n	8002ce2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002cda:	6878      	ldr	r0, [r7, #4]
 8002cdc:	f000 fc05 	bl	80034ea <UART_Receive_IT>
      return;
 8002ce0:	e273      	b.n	80031ca <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002ce2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	f000 80de 	beq.w	8002ea8 <HAL_UART_IRQHandler+0x22c>
 8002cec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002cf0:	f003 0301 	and.w	r3, r3, #1
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d106      	bne.n	8002d06 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002cf8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002cfc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	f000 80d1 	beq.w	8002ea8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002d06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d0a:	f003 0301 	and.w	r3, r3, #1
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d00b      	beq.n	8002d2a <HAL_UART_IRQHandler+0xae>
 8002d12:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002d16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d005      	beq.n	8002d2a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d22:	f043 0201 	orr.w	r2, r3, #1
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002d2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d2e:	f003 0304 	and.w	r3, r3, #4
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d00b      	beq.n	8002d4e <HAL_UART_IRQHandler+0xd2>
 8002d36:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002d3a:	f003 0301 	and.w	r3, r3, #1
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d005      	beq.n	8002d4e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d46:	f043 0202 	orr.w	r2, r3, #2
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002d4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d52:	f003 0302 	and.w	r3, r3, #2
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d00b      	beq.n	8002d72 <HAL_UART_IRQHandler+0xf6>
 8002d5a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002d5e:	f003 0301 	and.w	r3, r3, #1
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d005      	beq.n	8002d72 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d6a:	f043 0204 	orr.w	r2, r3, #4
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002d72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d76:	f003 0308 	and.w	r3, r3, #8
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d011      	beq.n	8002da2 <HAL_UART_IRQHandler+0x126>
 8002d7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002d82:	f003 0320 	and.w	r3, r3, #32
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d105      	bne.n	8002d96 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002d8a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002d8e:	f003 0301 	and.w	r3, r3, #1
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d005      	beq.n	8002da2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d9a:	f043 0208 	orr.w	r2, r3, #8
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	f000 820a 	beq.w	80031c0 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002dac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002db0:	f003 0320 	and.w	r3, r3, #32
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d008      	beq.n	8002dca <HAL_UART_IRQHandler+0x14e>
 8002db8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002dbc:	f003 0320 	and.w	r3, r3, #32
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d002      	beq.n	8002dca <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002dc4:	6878      	ldr	r0, [r7, #4]
 8002dc6:	f000 fb90 	bl	80034ea <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	695b      	ldr	r3, [r3, #20]
 8002dd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002dd4:	2b40      	cmp	r3, #64	@ 0x40
 8002dd6:	bf0c      	ite	eq
 8002dd8:	2301      	moveq	r3, #1
 8002dda:	2300      	movne	r3, #0
 8002ddc:	b2db      	uxtb	r3, r3
 8002dde:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002de6:	f003 0308 	and.w	r3, r3, #8
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d103      	bne.n	8002df6 <HAL_UART_IRQHandler+0x17a>
 8002dee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d04f      	beq.n	8002e96 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002df6:	6878      	ldr	r0, [r7, #4]
 8002df8:	f000 fa9b 	bl	8003332 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	695b      	ldr	r3, [r3, #20]
 8002e02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e06:	2b40      	cmp	r3, #64	@ 0x40
 8002e08:	d141      	bne.n	8002e8e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	3314      	adds	r3, #20
 8002e10:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e14:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002e18:	e853 3f00 	ldrex	r3, [r3]
 8002e1c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002e20:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002e24:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002e28:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	3314      	adds	r3, #20
 8002e32:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002e36:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002e3a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e3e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002e42:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002e46:	e841 2300 	strex	r3, r2, [r1]
 8002e4a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002e4e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d1d9      	bne.n	8002e0a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d013      	beq.n	8002e86 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e62:	4a8a      	ldr	r2, [pc, #552]	@ (800308c <HAL_UART_IRQHandler+0x410>)
 8002e64:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	f7fe fb48 	bl	8001500 <HAL_DMA_Abort_IT>
 8002e70:	4603      	mov	r3, r0
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d016      	beq.n	8002ea4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e7c:	687a      	ldr	r2, [r7, #4]
 8002e7e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002e80:	4610      	mov	r0, r2
 8002e82:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e84:	e00e      	b.n	8002ea4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002e86:	6878      	ldr	r0, [r7, #4]
 8002e88:	f000 f9b6 	bl	80031f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e8c:	e00a      	b.n	8002ea4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002e8e:	6878      	ldr	r0, [r7, #4]
 8002e90:	f000 f9b2 	bl	80031f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e94:	e006      	b.n	8002ea4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002e96:	6878      	ldr	r0, [r7, #4]
 8002e98:	f000 f9ae 	bl	80031f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8002ea2:	e18d      	b.n	80031c0 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ea4:	bf00      	nop
    return;
 8002ea6:	e18b      	b.n	80031c0 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eac:	2b01      	cmp	r3, #1
 8002eae:	f040 8167 	bne.w	8003180 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002eb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002eb6:	f003 0310 	and.w	r3, r3, #16
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	f000 8160 	beq.w	8003180 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8002ec0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002ec4:	f003 0310 	and.w	r3, r3, #16
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	f000 8159 	beq.w	8003180 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002ece:	2300      	movs	r3, #0
 8002ed0:	60bb      	str	r3, [r7, #8]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	60bb      	str	r3, [r7, #8]
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	60bb      	str	r3, [r7, #8]
 8002ee2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	695b      	ldr	r3, [r3, #20]
 8002eea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002eee:	2b40      	cmp	r3, #64	@ 0x40
 8002ef0:	f040 80ce 	bne.w	8003090 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002f00:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	f000 80a9 	beq.w	800305c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002f0e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002f12:	429a      	cmp	r2, r3
 8002f14:	f080 80a2 	bcs.w	800305c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002f1e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f24:	69db      	ldr	r3, [r3, #28]
 8002f26:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002f2a:	f000 8088 	beq.w	800303e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	330c      	adds	r3, #12
 8002f34:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f38:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002f3c:	e853 3f00 	ldrex	r3, [r3]
 8002f40:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002f44:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002f48:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002f4c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	330c      	adds	r3, #12
 8002f56:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002f5a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002f5e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f62:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002f66:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002f6a:	e841 2300 	strex	r3, r2, [r1]
 8002f6e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002f72:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d1d9      	bne.n	8002f2e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	3314      	adds	r3, #20
 8002f80:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f82:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f84:	e853 3f00 	ldrex	r3, [r3]
 8002f88:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002f8a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002f8c:	f023 0301 	bic.w	r3, r3, #1
 8002f90:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	3314      	adds	r3, #20
 8002f9a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002f9e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002fa2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fa4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002fa6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002faa:	e841 2300 	strex	r3, r2, [r1]
 8002fae:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002fb0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d1e1      	bne.n	8002f7a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	3314      	adds	r3, #20
 8002fbc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fbe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002fc0:	e853 3f00 	ldrex	r3, [r3]
 8002fc4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002fc6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002fc8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002fcc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	3314      	adds	r3, #20
 8002fd6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002fda:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002fdc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fde:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002fe0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002fe2:	e841 2300 	strex	r3, r2, [r1]
 8002fe6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002fe8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d1e3      	bne.n	8002fb6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2220      	movs	r2, #32
 8002ff2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	330c      	adds	r3, #12
 8003002:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003004:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003006:	e853 3f00 	ldrex	r3, [r3]
 800300a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800300c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800300e:	f023 0310 	bic.w	r3, r3, #16
 8003012:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	330c      	adds	r3, #12
 800301c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003020:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003022:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003024:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003026:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003028:	e841 2300 	strex	r3, r2, [r1]
 800302c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800302e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003030:	2b00      	cmp	r3, #0
 8003032:	d1e3      	bne.n	8002ffc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003038:	4618      	mov	r0, r3
 800303a:	f7fe f9f1 	bl	8001420 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2202      	movs	r2, #2
 8003042:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800304c:	b29b      	uxth	r3, r3
 800304e:	1ad3      	subs	r3, r2, r3
 8003050:	b29b      	uxth	r3, r3
 8003052:	4619      	mov	r1, r3
 8003054:	6878      	ldr	r0, [r7, #4]
 8003056:	f7fd fa71 	bl	800053c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800305a:	e0b3      	b.n	80031c4 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003060:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003064:	429a      	cmp	r2, r3
 8003066:	f040 80ad 	bne.w	80031c4 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800306e:	69db      	ldr	r3, [r3, #28]
 8003070:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003074:	f040 80a6 	bne.w	80031c4 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2202      	movs	r2, #2
 800307c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003082:	4619      	mov	r1, r3
 8003084:	6878      	ldr	r0, [r7, #4]
 8003086:	f7fd fa59 	bl	800053c <HAL_UARTEx_RxEventCallback>
      return;
 800308a:	e09b      	b.n	80031c4 <HAL_UART_IRQHandler+0x548>
 800308c:	080033f9 	.word	0x080033f9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003098:	b29b      	uxth	r3, r3
 800309a:	1ad3      	subs	r3, r2, r3
 800309c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80030a4:	b29b      	uxth	r3, r3
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	f000 808e 	beq.w	80031c8 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80030ac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	f000 8089 	beq.w	80031c8 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	330c      	adds	r3, #12
 80030bc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030c0:	e853 3f00 	ldrex	r3, [r3]
 80030c4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80030c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80030cc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	330c      	adds	r3, #12
 80030d6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80030da:	647a      	str	r2, [r7, #68]	@ 0x44
 80030dc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030de:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80030e0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80030e2:	e841 2300 	strex	r3, r2, [r1]
 80030e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80030e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d1e3      	bne.n	80030b6 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	3314      	adds	r3, #20
 80030f4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030f8:	e853 3f00 	ldrex	r3, [r3]
 80030fc:	623b      	str	r3, [r7, #32]
   return(result);
 80030fe:	6a3b      	ldr	r3, [r7, #32]
 8003100:	f023 0301 	bic.w	r3, r3, #1
 8003104:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	3314      	adds	r3, #20
 800310e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003112:	633a      	str	r2, [r7, #48]	@ 0x30
 8003114:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003116:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003118:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800311a:	e841 2300 	strex	r3, r2, [r1]
 800311e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003120:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003122:	2b00      	cmp	r3, #0
 8003124:	d1e3      	bne.n	80030ee <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	2220      	movs	r2, #32
 800312a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2200      	movs	r2, #0
 8003132:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	330c      	adds	r3, #12
 800313a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800313c:	693b      	ldr	r3, [r7, #16]
 800313e:	e853 3f00 	ldrex	r3, [r3]
 8003142:	60fb      	str	r3, [r7, #12]
   return(result);
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	f023 0310 	bic.w	r3, r3, #16
 800314a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	330c      	adds	r3, #12
 8003154:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003158:	61fa      	str	r2, [r7, #28]
 800315a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800315c:	69b9      	ldr	r1, [r7, #24]
 800315e:	69fa      	ldr	r2, [r7, #28]
 8003160:	e841 2300 	strex	r3, r2, [r1]
 8003164:	617b      	str	r3, [r7, #20]
   return(result);
 8003166:	697b      	ldr	r3, [r7, #20]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d1e3      	bne.n	8003134 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2202      	movs	r2, #2
 8003170:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003172:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003176:	4619      	mov	r1, r3
 8003178:	6878      	ldr	r0, [r7, #4]
 800317a:	f7fd f9df 	bl	800053c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800317e:	e023      	b.n	80031c8 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003180:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003184:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003188:	2b00      	cmp	r3, #0
 800318a:	d009      	beq.n	80031a0 <HAL_UART_IRQHandler+0x524>
 800318c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003190:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003194:	2b00      	cmp	r3, #0
 8003196:	d003      	beq.n	80031a0 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8003198:	6878      	ldr	r0, [r7, #4]
 800319a:	f000 f93e 	bl	800341a <UART_Transmit_IT>
    return;
 800319e:	e014      	b.n	80031ca <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80031a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80031a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d00e      	beq.n	80031ca <HAL_UART_IRQHandler+0x54e>
 80031ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80031b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d008      	beq.n	80031ca <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80031b8:	6878      	ldr	r0, [r7, #4]
 80031ba:	f000 f97e 	bl	80034ba <UART_EndTransmit_IT>
    return;
 80031be:	e004      	b.n	80031ca <HAL_UART_IRQHandler+0x54e>
    return;
 80031c0:	bf00      	nop
 80031c2:	e002      	b.n	80031ca <HAL_UART_IRQHandler+0x54e>
      return;
 80031c4:	bf00      	nop
 80031c6:	e000      	b.n	80031ca <HAL_UART_IRQHandler+0x54e>
      return;
 80031c8:	bf00      	nop
  }
}
 80031ca:	37e8      	adds	r7, #232	@ 0xe8
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bd80      	pop	{r7, pc}

080031d0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80031d0:	b480      	push	{r7}
 80031d2:	b083      	sub	sp, #12
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80031d8:	bf00      	nop
 80031da:	370c      	adds	r7, #12
 80031dc:	46bd      	mov	sp, r7
 80031de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e2:	4770      	bx	lr

080031e4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80031e4:	b480      	push	{r7}
 80031e6:	b083      	sub	sp, #12
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80031ec:	bf00      	nop
 80031ee:	370c      	adds	r7, #12
 80031f0:	46bd      	mov	sp, r7
 80031f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f6:	4770      	bx	lr

080031f8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80031f8:	b480      	push	{r7}
 80031fa:	b083      	sub	sp, #12
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003200:	bf00      	nop
 8003202:	370c      	adds	r7, #12
 8003204:	46bd      	mov	sp, r7
 8003206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320a:	4770      	bx	lr

0800320c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b086      	sub	sp, #24
 8003210:	af00      	add	r7, sp, #0
 8003212:	60f8      	str	r0, [r7, #12]
 8003214:	60b9      	str	r1, [r7, #8]
 8003216:	603b      	str	r3, [r7, #0]
 8003218:	4613      	mov	r3, r2
 800321a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800321c:	e03b      	b.n	8003296 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800321e:	6a3b      	ldr	r3, [r7, #32]
 8003220:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003224:	d037      	beq.n	8003296 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003226:	f7fe f80d 	bl	8001244 <HAL_GetTick>
 800322a:	4602      	mov	r2, r0
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	1ad3      	subs	r3, r2, r3
 8003230:	6a3a      	ldr	r2, [r7, #32]
 8003232:	429a      	cmp	r2, r3
 8003234:	d302      	bcc.n	800323c <UART_WaitOnFlagUntilTimeout+0x30>
 8003236:	6a3b      	ldr	r3, [r7, #32]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d101      	bne.n	8003240 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800323c:	2303      	movs	r3, #3
 800323e:	e03a      	b.n	80032b6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	68db      	ldr	r3, [r3, #12]
 8003246:	f003 0304 	and.w	r3, r3, #4
 800324a:	2b00      	cmp	r3, #0
 800324c:	d023      	beq.n	8003296 <UART_WaitOnFlagUntilTimeout+0x8a>
 800324e:	68bb      	ldr	r3, [r7, #8]
 8003250:	2b80      	cmp	r3, #128	@ 0x80
 8003252:	d020      	beq.n	8003296 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003254:	68bb      	ldr	r3, [r7, #8]
 8003256:	2b40      	cmp	r3, #64	@ 0x40
 8003258:	d01d      	beq.n	8003296 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f003 0308 	and.w	r3, r3, #8
 8003264:	2b08      	cmp	r3, #8
 8003266:	d116      	bne.n	8003296 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003268:	2300      	movs	r3, #0
 800326a:	617b      	str	r3, [r7, #20]
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	617b      	str	r3, [r7, #20]
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	617b      	str	r3, [r7, #20]
 800327c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800327e:	68f8      	ldr	r0, [r7, #12]
 8003280:	f000 f857 	bl	8003332 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	2208      	movs	r2, #8
 8003288:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	2200      	movs	r2, #0
 800328e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003292:	2301      	movs	r3, #1
 8003294:	e00f      	b.n	80032b6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	681a      	ldr	r2, [r3, #0]
 800329c:	68bb      	ldr	r3, [r7, #8]
 800329e:	4013      	ands	r3, r2
 80032a0:	68ba      	ldr	r2, [r7, #8]
 80032a2:	429a      	cmp	r2, r3
 80032a4:	bf0c      	ite	eq
 80032a6:	2301      	moveq	r3, #1
 80032a8:	2300      	movne	r3, #0
 80032aa:	b2db      	uxtb	r3, r3
 80032ac:	461a      	mov	r2, r3
 80032ae:	79fb      	ldrb	r3, [r7, #7]
 80032b0:	429a      	cmp	r2, r3
 80032b2:	d0b4      	beq.n	800321e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80032b4:	2300      	movs	r3, #0
}
 80032b6:	4618      	mov	r0, r3
 80032b8:	3718      	adds	r7, #24
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bd80      	pop	{r7, pc}

080032be <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80032be:	b480      	push	{r7}
 80032c0:	b085      	sub	sp, #20
 80032c2:	af00      	add	r7, sp, #0
 80032c4:	60f8      	str	r0, [r7, #12]
 80032c6:	60b9      	str	r1, [r7, #8]
 80032c8:	4613      	mov	r3, r2
 80032ca:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	68ba      	ldr	r2, [r7, #8]
 80032d0:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	88fa      	ldrh	r2, [r7, #6]
 80032d6:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	88fa      	ldrh	r2, [r7, #6]
 80032dc:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	2200      	movs	r2, #0
 80032e2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	2222      	movs	r2, #34	@ 0x22
 80032e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	691b      	ldr	r3, [r3, #16]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d007      	beq.n	8003304 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	68da      	ldr	r2, [r3, #12]
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003302:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	695a      	ldr	r2, [r3, #20]
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f042 0201 	orr.w	r2, r2, #1
 8003312:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	68da      	ldr	r2, [r3, #12]
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f042 0220 	orr.w	r2, r2, #32
 8003322:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003324:	2300      	movs	r3, #0
}
 8003326:	4618      	mov	r0, r3
 8003328:	3714      	adds	r7, #20
 800332a:	46bd      	mov	sp, r7
 800332c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003330:	4770      	bx	lr

08003332 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003332:	b480      	push	{r7}
 8003334:	b095      	sub	sp, #84	@ 0x54
 8003336:	af00      	add	r7, sp, #0
 8003338:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	330c      	adds	r3, #12
 8003340:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003342:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003344:	e853 3f00 	ldrex	r3, [r3]
 8003348:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800334a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800334c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003350:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	330c      	adds	r3, #12
 8003358:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800335a:	643a      	str	r2, [r7, #64]	@ 0x40
 800335c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800335e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003360:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003362:	e841 2300 	strex	r3, r2, [r1]
 8003366:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003368:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800336a:	2b00      	cmp	r3, #0
 800336c:	d1e5      	bne.n	800333a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	3314      	adds	r3, #20
 8003374:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003376:	6a3b      	ldr	r3, [r7, #32]
 8003378:	e853 3f00 	ldrex	r3, [r3]
 800337c:	61fb      	str	r3, [r7, #28]
   return(result);
 800337e:	69fb      	ldr	r3, [r7, #28]
 8003380:	f023 0301 	bic.w	r3, r3, #1
 8003384:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	3314      	adds	r3, #20
 800338c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800338e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003390:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003392:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003394:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003396:	e841 2300 	strex	r3, r2, [r1]
 800339a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800339c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d1e5      	bne.n	800336e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033a6:	2b01      	cmp	r3, #1
 80033a8:	d119      	bne.n	80033de <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	330c      	adds	r3, #12
 80033b0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	e853 3f00 	ldrex	r3, [r3]
 80033b8:	60bb      	str	r3, [r7, #8]
   return(result);
 80033ba:	68bb      	ldr	r3, [r7, #8]
 80033bc:	f023 0310 	bic.w	r3, r3, #16
 80033c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	330c      	adds	r3, #12
 80033c8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80033ca:	61ba      	str	r2, [r7, #24]
 80033cc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033ce:	6979      	ldr	r1, [r7, #20]
 80033d0:	69ba      	ldr	r2, [r7, #24]
 80033d2:	e841 2300 	strex	r3, r2, [r1]
 80033d6:	613b      	str	r3, [r7, #16]
   return(result);
 80033d8:	693b      	ldr	r3, [r7, #16]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d1e5      	bne.n	80033aa <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2220      	movs	r2, #32
 80033e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2200      	movs	r2, #0
 80033ea:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80033ec:	bf00      	nop
 80033ee:	3754      	adds	r7, #84	@ 0x54
 80033f0:	46bd      	mov	sp, r7
 80033f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f6:	4770      	bx	lr

080033f8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b084      	sub	sp, #16
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003404:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	2200      	movs	r2, #0
 800340a:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800340c:	68f8      	ldr	r0, [r7, #12]
 800340e:	f7ff fef3 	bl	80031f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003412:	bf00      	nop
 8003414:	3710      	adds	r7, #16
 8003416:	46bd      	mov	sp, r7
 8003418:	bd80      	pop	{r7, pc}

0800341a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800341a:	b480      	push	{r7}
 800341c:	b085      	sub	sp, #20
 800341e:	af00      	add	r7, sp, #0
 8003420:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003428:	b2db      	uxtb	r3, r3
 800342a:	2b21      	cmp	r3, #33	@ 0x21
 800342c:	d13e      	bne.n	80034ac <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	689b      	ldr	r3, [r3, #8]
 8003432:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003436:	d114      	bne.n	8003462 <UART_Transmit_IT+0x48>
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	691b      	ldr	r3, [r3, #16]
 800343c:	2b00      	cmp	r3, #0
 800343e:	d110      	bne.n	8003462 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6a1b      	ldr	r3, [r3, #32]
 8003444:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	881b      	ldrh	r3, [r3, #0]
 800344a:	461a      	mov	r2, r3
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003454:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6a1b      	ldr	r3, [r3, #32]
 800345a:	1c9a      	adds	r2, r3, #2
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	621a      	str	r2, [r3, #32]
 8003460:	e008      	b.n	8003474 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6a1b      	ldr	r3, [r3, #32]
 8003466:	1c59      	adds	r1, r3, #1
 8003468:	687a      	ldr	r2, [r7, #4]
 800346a:	6211      	str	r1, [r2, #32]
 800346c:	781a      	ldrb	r2, [r3, #0]
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003478:	b29b      	uxth	r3, r3
 800347a:	3b01      	subs	r3, #1
 800347c:	b29b      	uxth	r3, r3
 800347e:	687a      	ldr	r2, [r7, #4]
 8003480:	4619      	mov	r1, r3
 8003482:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003484:	2b00      	cmp	r3, #0
 8003486:	d10f      	bne.n	80034a8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	68da      	ldr	r2, [r3, #12]
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003496:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	68da      	ldr	r2, [r3, #12]
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80034a6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80034a8:	2300      	movs	r3, #0
 80034aa:	e000      	b.n	80034ae <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80034ac:	2302      	movs	r3, #2
  }
}
 80034ae:	4618      	mov	r0, r3
 80034b0:	3714      	adds	r7, #20
 80034b2:	46bd      	mov	sp, r7
 80034b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b8:	4770      	bx	lr

080034ba <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80034ba:	b580      	push	{r7, lr}
 80034bc:	b082      	sub	sp, #8
 80034be:	af00      	add	r7, sp, #0
 80034c0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	68da      	ldr	r2, [r3, #12]
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80034d0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2220      	movs	r2, #32
 80034d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80034da:	6878      	ldr	r0, [r7, #4]
 80034dc:	f7ff fe78 	bl	80031d0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80034e0:	2300      	movs	r3, #0
}
 80034e2:	4618      	mov	r0, r3
 80034e4:	3708      	adds	r7, #8
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}

080034ea <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80034ea:	b580      	push	{r7, lr}
 80034ec:	b08c      	sub	sp, #48	@ 0x30
 80034ee:	af00      	add	r7, sp, #0
 80034f0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80034f2:	2300      	movs	r3, #0
 80034f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80034f6:	2300      	movs	r3, #0
 80034f8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003500:	b2db      	uxtb	r3, r3
 8003502:	2b22      	cmp	r3, #34	@ 0x22
 8003504:	f040 80aa 	bne.w	800365c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	689b      	ldr	r3, [r3, #8]
 800350c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003510:	d115      	bne.n	800353e <UART_Receive_IT+0x54>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	691b      	ldr	r3, [r3, #16]
 8003516:	2b00      	cmp	r3, #0
 8003518:	d111      	bne.n	800353e <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800351e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	b29b      	uxth	r3, r3
 8003528:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800352c:	b29a      	uxth	r2, r3
 800352e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003530:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003536:	1c9a      	adds	r2, r3, #2
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	629a      	str	r2, [r3, #40]	@ 0x28
 800353c:	e024      	b.n	8003588 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003542:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	689b      	ldr	r3, [r3, #8]
 8003548:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800354c:	d007      	beq.n	800355e <UART_Receive_IT+0x74>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	689b      	ldr	r3, [r3, #8]
 8003552:	2b00      	cmp	r3, #0
 8003554:	d10a      	bne.n	800356c <UART_Receive_IT+0x82>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	691b      	ldr	r3, [r3, #16]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d106      	bne.n	800356c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	b2da      	uxtb	r2, r3
 8003566:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003568:	701a      	strb	r2, [r3, #0]
 800356a:	e008      	b.n	800357e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	b2db      	uxtb	r3, r3
 8003574:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003578:	b2da      	uxtb	r2, r3
 800357a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800357c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003582:	1c5a      	adds	r2, r3, #1
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800358c:	b29b      	uxth	r3, r3
 800358e:	3b01      	subs	r3, #1
 8003590:	b29b      	uxth	r3, r3
 8003592:	687a      	ldr	r2, [r7, #4]
 8003594:	4619      	mov	r1, r3
 8003596:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003598:	2b00      	cmp	r3, #0
 800359a:	d15d      	bne.n	8003658 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	68da      	ldr	r2, [r3, #12]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f022 0220 	bic.w	r2, r2, #32
 80035aa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	68da      	ldr	r2, [r3, #12]
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80035ba:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	695a      	ldr	r2, [r3, #20]
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f022 0201 	bic.w	r2, r2, #1
 80035ca:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2220      	movs	r2, #32
 80035d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2200      	movs	r2, #0
 80035d8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035de:	2b01      	cmp	r3, #1
 80035e0:	d135      	bne.n	800364e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2200      	movs	r2, #0
 80035e6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	330c      	adds	r3, #12
 80035ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035f0:	697b      	ldr	r3, [r7, #20]
 80035f2:	e853 3f00 	ldrex	r3, [r3]
 80035f6:	613b      	str	r3, [r7, #16]
   return(result);
 80035f8:	693b      	ldr	r3, [r7, #16]
 80035fa:	f023 0310 	bic.w	r3, r3, #16
 80035fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	330c      	adds	r3, #12
 8003606:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003608:	623a      	str	r2, [r7, #32]
 800360a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800360c:	69f9      	ldr	r1, [r7, #28]
 800360e:	6a3a      	ldr	r2, [r7, #32]
 8003610:	e841 2300 	strex	r3, r2, [r1]
 8003614:	61bb      	str	r3, [r7, #24]
   return(result);
 8003616:	69bb      	ldr	r3, [r7, #24]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d1e5      	bne.n	80035e8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f003 0310 	and.w	r3, r3, #16
 8003626:	2b10      	cmp	r3, #16
 8003628:	d10a      	bne.n	8003640 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800362a:	2300      	movs	r3, #0
 800362c:	60fb      	str	r3, [r7, #12]
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	60fb      	str	r3, [r7, #12]
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	685b      	ldr	r3, [r3, #4]
 800363c:	60fb      	str	r3, [r7, #12]
 800363e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003644:	4619      	mov	r1, r3
 8003646:	6878      	ldr	r0, [r7, #4]
 8003648:	f7fc ff78 	bl	800053c <HAL_UARTEx_RxEventCallback>
 800364c:	e002      	b.n	8003654 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800364e:	6878      	ldr	r0, [r7, #4]
 8003650:	f7ff fdc8 	bl	80031e4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003654:	2300      	movs	r3, #0
 8003656:	e002      	b.n	800365e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003658:	2300      	movs	r3, #0
 800365a:	e000      	b.n	800365e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800365c:	2302      	movs	r3, #2
  }
}
 800365e:	4618      	mov	r0, r3
 8003660:	3730      	adds	r7, #48	@ 0x30
 8003662:	46bd      	mov	sp, r7
 8003664:	bd80      	pop	{r7, pc}
	...

08003668 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003668:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800366c:	b0c0      	sub	sp, #256	@ 0x100
 800366e:	af00      	add	r7, sp, #0
 8003670:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003674:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	691b      	ldr	r3, [r3, #16]
 800367c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003680:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003684:	68d9      	ldr	r1, [r3, #12]
 8003686:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800368a:	681a      	ldr	r2, [r3, #0]
 800368c:	ea40 0301 	orr.w	r3, r0, r1
 8003690:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003692:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003696:	689a      	ldr	r2, [r3, #8]
 8003698:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800369c:	691b      	ldr	r3, [r3, #16]
 800369e:	431a      	orrs	r2, r3
 80036a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036a4:	695b      	ldr	r3, [r3, #20]
 80036a6:	431a      	orrs	r2, r3
 80036a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036ac:	69db      	ldr	r3, [r3, #28]
 80036ae:	4313      	orrs	r3, r2
 80036b0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80036b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	68db      	ldr	r3, [r3, #12]
 80036bc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80036c0:	f021 010c 	bic.w	r1, r1, #12
 80036c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80036ce:	430b      	orrs	r3, r1
 80036d0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80036d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	695b      	ldr	r3, [r3, #20]
 80036da:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80036de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036e2:	6999      	ldr	r1, [r3, #24]
 80036e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036e8:	681a      	ldr	r2, [r3, #0]
 80036ea:	ea40 0301 	orr.w	r3, r0, r1
 80036ee:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80036f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036f4:	681a      	ldr	r2, [r3, #0]
 80036f6:	4b8f      	ldr	r3, [pc, #572]	@ (8003934 <UART_SetConfig+0x2cc>)
 80036f8:	429a      	cmp	r2, r3
 80036fa:	d005      	beq.n	8003708 <UART_SetConfig+0xa0>
 80036fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003700:	681a      	ldr	r2, [r3, #0]
 8003702:	4b8d      	ldr	r3, [pc, #564]	@ (8003938 <UART_SetConfig+0x2d0>)
 8003704:	429a      	cmp	r2, r3
 8003706:	d104      	bne.n	8003712 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003708:	f7fe f9d0 	bl	8001aac <HAL_RCC_GetPCLK2Freq>
 800370c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003710:	e003      	b.n	800371a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003712:	f7fe f9b7 	bl	8001a84 <HAL_RCC_GetPCLK1Freq>
 8003716:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800371a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800371e:	69db      	ldr	r3, [r3, #28]
 8003720:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003724:	f040 810c 	bne.w	8003940 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003728:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800372c:	2200      	movs	r2, #0
 800372e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003732:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003736:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800373a:	4622      	mov	r2, r4
 800373c:	462b      	mov	r3, r5
 800373e:	1891      	adds	r1, r2, r2
 8003740:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003742:	415b      	adcs	r3, r3
 8003744:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003746:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800374a:	4621      	mov	r1, r4
 800374c:	eb12 0801 	adds.w	r8, r2, r1
 8003750:	4629      	mov	r1, r5
 8003752:	eb43 0901 	adc.w	r9, r3, r1
 8003756:	f04f 0200 	mov.w	r2, #0
 800375a:	f04f 0300 	mov.w	r3, #0
 800375e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003762:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003766:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800376a:	4690      	mov	r8, r2
 800376c:	4699      	mov	r9, r3
 800376e:	4623      	mov	r3, r4
 8003770:	eb18 0303 	adds.w	r3, r8, r3
 8003774:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003778:	462b      	mov	r3, r5
 800377a:	eb49 0303 	adc.w	r3, r9, r3
 800377e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003782:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003786:	685b      	ldr	r3, [r3, #4]
 8003788:	2200      	movs	r2, #0
 800378a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800378e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003792:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003796:	460b      	mov	r3, r1
 8003798:	18db      	adds	r3, r3, r3
 800379a:	653b      	str	r3, [r7, #80]	@ 0x50
 800379c:	4613      	mov	r3, r2
 800379e:	eb42 0303 	adc.w	r3, r2, r3
 80037a2:	657b      	str	r3, [r7, #84]	@ 0x54
 80037a4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80037a8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80037ac:	f7fc fd30 	bl	8000210 <__aeabi_uldivmod>
 80037b0:	4602      	mov	r2, r0
 80037b2:	460b      	mov	r3, r1
 80037b4:	4b61      	ldr	r3, [pc, #388]	@ (800393c <UART_SetConfig+0x2d4>)
 80037b6:	fba3 2302 	umull	r2, r3, r3, r2
 80037ba:	095b      	lsrs	r3, r3, #5
 80037bc:	011c      	lsls	r4, r3, #4
 80037be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80037c2:	2200      	movs	r2, #0
 80037c4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80037c8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80037cc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80037d0:	4642      	mov	r2, r8
 80037d2:	464b      	mov	r3, r9
 80037d4:	1891      	adds	r1, r2, r2
 80037d6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80037d8:	415b      	adcs	r3, r3
 80037da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80037dc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80037e0:	4641      	mov	r1, r8
 80037e2:	eb12 0a01 	adds.w	sl, r2, r1
 80037e6:	4649      	mov	r1, r9
 80037e8:	eb43 0b01 	adc.w	fp, r3, r1
 80037ec:	f04f 0200 	mov.w	r2, #0
 80037f0:	f04f 0300 	mov.w	r3, #0
 80037f4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80037f8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80037fc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003800:	4692      	mov	sl, r2
 8003802:	469b      	mov	fp, r3
 8003804:	4643      	mov	r3, r8
 8003806:	eb1a 0303 	adds.w	r3, sl, r3
 800380a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800380e:	464b      	mov	r3, r9
 8003810:	eb4b 0303 	adc.w	r3, fp, r3
 8003814:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003818:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	2200      	movs	r2, #0
 8003820:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003824:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003828:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800382c:	460b      	mov	r3, r1
 800382e:	18db      	adds	r3, r3, r3
 8003830:	643b      	str	r3, [r7, #64]	@ 0x40
 8003832:	4613      	mov	r3, r2
 8003834:	eb42 0303 	adc.w	r3, r2, r3
 8003838:	647b      	str	r3, [r7, #68]	@ 0x44
 800383a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800383e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003842:	f7fc fce5 	bl	8000210 <__aeabi_uldivmod>
 8003846:	4602      	mov	r2, r0
 8003848:	460b      	mov	r3, r1
 800384a:	4611      	mov	r1, r2
 800384c:	4b3b      	ldr	r3, [pc, #236]	@ (800393c <UART_SetConfig+0x2d4>)
 800384e:	fba3 2301 	umull	r2, r3, r3, r1
 8003852:	095b      	lsrs	r3, r3, #5
 8003854:	2264      	movs	r2, #100	@ 0x64
 8003856:	fb02 f303 	mul.w	r3, r2, r3
 800385a:	1acb      	subs	r3, r1, r3
 800385c:	00db      	lsls	r3, r3, #3
 800385e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003862:	4b36      	ldr	r3, [pc, #216]	@ (800393c <UART_SetConfig+0x2d4>)
 8003864:	fba3 2302 	umull	r2, r3, r3, r2
 8003868:	095b      	lsrs	r3, r3, #5
 800386a:	005b      	lsls	r3, r3, #1
 800386c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003870:	441c      	add	r4, r3
 8003872:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003876:	2200      	movs	r2, #0
 8003878:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800387c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003880:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003884:	4642      	mov	r2, r8
 8003886:	464b      	mov	r3, r9
 8003888:	1891      	adds	r1, r2, r2
 800388a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800388c:	415b      	adcs	r3, r3
 800388e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003890:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003894:	4641      	mov	r1, r8
 8003896:	1851      	adds	r1, r2, r1
 8003898:	6339      	str	r1, [r7, #48]	@ 0x30
 800389a:	4649      	mov	r1, r9
 800389c:	414b      	adcs	r3, r1
 800389e:	637b      	str	r3, [r7, #52]	@ 0x34
 80038a0:	f04f 0200 	mov.w	r2, #0
 80038a4:	f04f 0300 	mov.w	r3, #0
 80038a8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80038ac:	4659      	mov	r1, fp
 80038ae:	00cb      	lsls	r3, r1, #3
 80038b0:	4651      	mov	r1, sl
 80038b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80038b6:	4651      	mov	r1, sl
 80038b8:	00ca      	lsls	r2, r1, #3
 80038ba:	4610      	mov	r0, r2
 80038bc:	4619      	mov	r1, r3
 80038be:	4603      	mov	r3, r0
 80038c0:	4642      	mov	r2, r8
 80038c2:	189b      	adds	r3, r3, r2
 80038c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80038c8:	464b      	mov	r3, r9
 80038ca:	460a      	mov	r2, r1
 80038cc:	eb42 0303 	adc.w	r3, r2, r3
 80038d0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80038d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038d8:	685b      	ldr	r3, [r3, #4]
 80038da:	2200      	movs	r2, #0
 80038dc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80038e0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80038e4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80038e8:	460b      	mov	r3, r1
 80038ea:	18db      	adds	r3, r3, r3
 80038ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 80038ee:	4613      	mov	r3, r2
 80038f0:	eb42 0303 	adc.w	r3, r2, r3
 80038f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80038f6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80038fa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80038fe:	f7fc fc87 	bl	8000210 <__aeabi_uldivmod>
 8003902:	4602      	mov	r2, r0
 8003904:	460b      	mov	r3, r1
 8003906:	4b0d      	ldr	r3, [pc, #52]	@ (800393c <UART_SetConfig+0x2d4>)
 8003908:	fba3 1302 	umull	r1, r3, r3, r2
 800390c:	095b      	lsrs	r3, r3, #5
 800390e:	2164      	movs	r1, #100	@ 0x64
 8003910:	fb01 f303 	mul.w	r3, r1, r3
 8003914:	1ad3      	subs	r3, r2, r3
 8003916:	00db      	lsls	r3, r3, #3
 8003918:	3332      	adds	r3, #50	@ 0x32
 800391a:	4a08      	ldr	r2, [pc, #32]	@ (800393c <UART_SetConfig+0x2d4>)
 800391c:	fba2 2303 	umull	r2, r3, r2, r3
 8003920:	095b      	lsrs	r3, r3, #5
 8003922:	f003 0207 	and.w	r2, r3, #7
 8003926:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4422      	add	r2, r4
 800392e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003930:	e106      	b.n	8003b40 <UART_SetConfig+0x4d8>
 8003932:	bf00      	nop
 8003934:	40011000 	.word	0x40011000
 8003938:	40011400 	.word	0x40011400
 800393c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003940:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003944:	2200      	movs	r2, #0
 8003946:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800394a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800394e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003952:	4642      	mov	r2, r8
 8003954:	464b      	mov	r3, r9
 8003956:	1891      	adds	r1, r2, r2
 8003958:	6239      	str	r1, [r7, #32]
 800395a:	415b      	adcs	r3, r3
 800395c:	627b      	str	r3, [r7, #36]	@ 0x24
 800395e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003962:	4641      	mov	r1, r8
 8003964:	1854      	adds	r4, r2, r1
 8003966:	4649      	mov	r1, r9
 8003968:	eb43 0501 	adc.w	r5, r3, r1
 800396c:	f04f 0200 	mov.w	r2, #0
 8003970:	f04f 0300 	mov.w	r3, #0
 8003974:	00eb      	lsls	r3, r5, #3
 8003976:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800397a:	00e2      	lsls	r2, r4, #3
 800397c:	4614      	mov	r4, r2
 800397e:	461d      	mov	r5, r3
 8003980:	4643      	mov	r3, r8
 8003982:	18e3      	adds	r3, r4, r3
 8003984:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003988:	464b      	mov	r3, r9
 800398a:	eb45 0303 	adc.w	r3, r5, r3
 800398e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003992:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	2200      	movs	r2, #0
 800399a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800399e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80039a2:	f04f 0200 	mov.w	r2, #0
 80039a6:	f04f 0300 	mov.w	r3, #0
 80039aa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80039ae:	4629      	mov	r1, r5
 80039b0:	008b      	lsls	r3, r1, #2
 80039b2:	4621      	mov	r1, r4
 80039b4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80039b8:	4621      	mov	r1, r4
 80039ba:	008a      	lsls	r2, r1, #2
 80039bc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80039c0:	f7fc fc26 	bl	8000210 <__aeabi_uldivmod>
 80039c4:	4602      	mov	r2, r0
 80039c6:	460b      	mov	r3, r1
 80039c8:	4b60      	ldr	r3, [pc, #384]	@ (8003b4c <UART_SetConfig+0x4e4>)
 80039ca:	fba3 2302 	umull	r2, r3, r3, r2
 80039ce:	095b      	lsrs	r3, r3, #5
 80039d0:	011c      	lsls	r4, r3, #4
 80039d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80039d6:	2200      	movs	r2, #0
 80039d8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80039dc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80039e0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80039e4:	4642      	mov	r2, r8
 80039e6:	464b      	mov	r3, r9
 80039e8:	1891      	adds	r1, r2, r2
 80039ea:	61b9      	str	r1, [r7, #24]
 80039ec:	415b      	adcs	r3, r3
 80039ee:	61fb      	str	r3, [r7, #28]
 80039f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80039f4:	4641      	mov	r1, r8
 80039f6:	1851      	adds	r1, r2, r1
 80039f8:	6139      	str	r1, [r7, #16]
 80039fa:	4649      	mov	r1, r9
 80039fc:	414b      	adcs	r3, r1
 80039fe:	617b      	str	r3, [r7, #20]
 8003a00:	f04f 0200 	mov.w	r2, #0
 8003a04:	f04f 0300 	mov.w	r3, #0
 8003a08:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003a0c:	4659      	mov	r1, fp
 8003a0e:	00cb      	lsls	r3, r1, #3
 8003a10:	4651      	mov	r1, sl
 8003a12:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003a16:	4651      	mov	r1, sl
 8003a18:	00ca      	lsls	r2, r1, #3
 8003a1a:	4610      	mov	r0, r2
 8003a1c:	4619      	mov	r1, r3
 8003a1e:	4603      	mov	r3, r0
 8003a20:	4642      	mov	r2, r8
 8003a22:	189b      	adds	r3, r3, r2
 8003a24:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003a28:	464b      	mov	r3, r9
 8003a2a:	460a      	mov	r2, r1
 8003a2c:	eb42 0303 	adc.w	r3, r2, r3
 8003a30:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003a34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a38:	685b      	ldr	r3, [r3, #4]
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003a3e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003a40:	f04f 0200 	mov.w	r2, #0
 8003a44:	f04f 0300 	mov.w	r3, #0
 8003a48:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003a4c:	4649      	mov	r1, r9
 8003a4e:	008b      	lsls	r3, r1, #2
 8003a50:	4641      	mov	r1, r8
 8003a52:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003a56:	4641      	mov	r1, r8
 8003a58:	008a      	lsls	r2, r1, #2
 8003a5a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003a5e:	f7fc fbd7 	bl	8000210 <__aeabi_uldivmod>
 8003a62:	4602      	mov	r2, r0
 8003a64:	460b      	mov	r3, r1
 8003a66:	4611      	mov	r1, r2
 8003a68:	4b38      	ldr	r3, [pc, #224]	@ (8003b4c <UART_SetConfig+0x4e4>)
 8003a6a:	fba3 2301 	umull	r2, r3, r3, r1
 8003a6e:	095b      	lsrs	r3, r3, #5
 8003a70:	2264      	movs	r2, #100	@ 0x64
 8003a72:	fb02 f303 	mul.w	r3, r2, r3
 8003a76:	1acb      	subs	r3, r1, r3
 8003a78:	011b      	lsls	r3, r3, #4
 8003a7a:	3332      	adds	r3, #50	@ 0x32
 8003a7c:	4a33      	ldr	r2, [pc, #204]	@ (8003b4c <UART_SetConfig+0x4e4>)
 8003a7e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a82:	095b      	lsrs	r3, r3, #5
 8003a84:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a88:	441c      	add	r4, r3
 8003a8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003a8e:	2200      	movs	r2, #0
 8003a90:	673b      	str	r3, [r7, #112]	@ 0x70
 8003a92:	677a      	str	r2, [r7, #116]	@ 0x74
 8003a94:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003a98:	4642      	mov	r2, r8
 8003a9a:	464b      	mov	r3, r9
 8003a9c:	1891      	adds	r1, r2, r2
 8003a9e:	60b9      	str	r1, [r7, #8]
 8003aa0:	415b      	adcs	r3, r3
 8003aa2:	60fb      	str	r3, [r7, #12]
 8003aa4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003aa8:	4641      	mov	r1, r8
 8003aaa:	1851      	adds	r1, r2, r1
 8003aac:	6039      	str	r1, [r7, #0]
 8003aae:	4649      	mov	r1, r9
 8003ab0:	414b      	adcs	r3, r1
 8003ab2:	607b      	str	r3, [r7, #4]
 8003ab4:	f04f 0200 	mov.w	r2, #0
 8003ab8:	f04f 0300 	mov.w	r3, #0
 8003abc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003ac0:	4659      	mov	r1, fp
 8003ac2:	00cb      	lsls	r3, r1, #3
 8003ac4:	4651      	mov	r1, sl
 8003ac6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003aca:	4651      	mov	r1, sl
 8003acc:	00ca      	lsls	r2, r1, #3
 8003ace:	4610      	mov	r0, r2
 8003ad0:	4619      	mov	r1, r3
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	4642      	mov	r2, r8
 8003ad6:	189b      	adds	r3, r3, r2
 8003ad8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003ada:	464b      	mov	r3, r9
 8003adc:	460a      	mov	r2, r1
 8003ade:	eb42 0303 	adc.w	r3, r2, r3
 8003ae2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003ae4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	2200      	movs	r2, #0
 8003aec:	663b      	str	r3, [r7, #96]	@ 0x60
 8003aee:	667a      	str	r2, [r7, #100]	@ 0x64
 8003af0:	f04f 0200 	mov.w	r2, #0
 8003af4:	f04f 0300 	mov.w	r3, #0
 8003af8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003afc:	4649      	mov	r1, r9
 8003afe:	008b      	lsls	r3, r1, #2
 8003b00:	4641      	mov	r1, r8
 8003b02:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003b06:	4641      	mov	r1, r8
 8003b08:	008a      	lsls	r2, r1, #2
 8003b0a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003b0e:	f7fc fb7f 	bl	8000210 <__aeabi_uldivmod>
 8003b12:	4602      	mov	r2, r0
 8003b14:	460b      	mov	r3, r1
 8003b16:	4b0d      	ldr	r3, [pc, #52]	@ (8003b4c <UART_SetConfig+0x4e4>)
 8003b18:	fba3 1302 	umull	r1, r3, r3, r2
 8003b1c:	095b      	lsrs	r3, r3, #5
 8003b1e:	2164      	movs	r1, #100	@ 0x64
 8003b20:	fb01 f303 	mul.w	r3, r1, r3
 8003b24:	1ad3      	subs	r3, r2, r3
 8003b26:	011b      	lsls	r3, r3, #4
 8003b28:	3332      	adds	r3, #50	@ 0x32
 8003b2a:	4a08      	ldr	r2, [pc, #32]	@ (8003b4c <UART_SetConfig+0x4e4>)
 8003b2c:	fba2 2303 	umull	r2, r3, r2, r3
 8003b30:	095b      	lsrs	r3, r3, #5
 8003b32:	f003 020f 	and.w	r2, r3, #15
 8003b36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4422      	add	r2, r4
 8003b3e:	609a      	str	r2, [r3, #8]
}
 8003b40:	bf00      	nop
 8003b42:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003b46:	46bd      	mov	sp, r7
 8003b48:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003b4c:	51eb851f 	.word	0x51eb851f

08003b50 <__NVIC_SetPriority>:
{
 8003b50:	b480      	push	{r7}
 8003b52:	b083      	sub	sp, #12
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	4603      	mov	r3, r0
 8003b58:	6039      	str	r1, [r7, #0]
 8003b5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	db0a      	blt.n	8003b7a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b64:	683b      	ldr	r3, [r7, #0]
 8003b66:	b2da      	uxtb	r2, r3
 8003b68:	490c      	ldr	r1, [pc, #48]	@ (8003b9c <__NVIC_SetPriority+0x4c>)
 8003b6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b6e:	0112      	lsls	r2, r2, #4
 8003b70:	b2d2      	uxtb	r2, r2
 8003b72:	440b      	add	r3, r1
 8003b74:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003b78:	e00a      	b.n	8003b90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	b2da      	uxtb	r2, r3
 8003b7e:	4908      	ldr	r1, [pc, #32]	@ (8003ba0 <__NVIC_SetPriority+0x50>)
 8003b80:	79fb      	ldrb	r3, [r7, #7]
 8003b82:	f003 030f 	and.w	r3, r3, #15
 8003b86:	3b04      	subs	r3, #4
 8003b88:	0112      	lsls	r2, r2, #4
 8003b8a:	b2d2      	uxtb	r2, r2
 8003b8c:	440b      	add	r3, r1
 8003b8e:	761a      	strb	r2, [r3, #24]
}
 8003b90:	bf00      	nop
 8003b92:	370c      	adds	r7, #12
 8003b94:	46bd      	mov	sp, r7
 8003b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9a:	4770      	bx	lr
 8003b9c:	e000e100 	.word	0xe000e100
 8003ba0:	e000ed00 	.word	0xe000ed00

08003ba4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8003ba8:	4b05      	ldr	r3, [pc, #20]	@ (8003bc0 <SysTick_Handler+0x1c>)
 8003baa:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8003bac:	f001 fedc 	bl	8005968 <xTaskGetSchedulerState>
 8003bb0:	4603      	mov	r3, r0
 8003bb2:	2b01      	cmp	r3, #1
 8003bb4:	d001      	beq.n	8003bba <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8003bb6:	f002 fdd7 	bl	8006768 <xPortSysTickHandler>
  }
}
 8003bba:	bf00      	nop
 8003bbc:	bd80      	pop	{r7, pc}
 8003bbe:	bf00      	nop
 8003bc0:	e000e010 	.word	0xe000e010

08003bc4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8003bc8:	2100      	movs	r1, #0
 8003bca:	f06f 0004 	mvn.w	r0, #4
 8003bce:	f7ff ffbf 	bl	8003b50 <__NVIC_SetPriority>
#endif
}
 8003bd2:	bf00      	nop
 8003bd4:	bd80      	pop	{r7, pc}
	...

08003bd8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003bd8:	b480      	push	{r7}
 8003bda:	b083      	sub	sp, #12
 8003bdc:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003bde:	f3ef 8305 	mrs	r3, IPSR
 8003be2:	603b      	str	r3, [r7, #0]
  return(result);
 8003be4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d003      	beq.n	8003bf2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8003bea:	f06f 0305 	mvn.w	r3, #5
 8003bee:	607b      	str	r3, [r7, #4]
 8003bf0:	e00c      	b.n	8003c0c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003bf2:	4b0a      	ldr	r3, [pc, #40]	@ (8003c1c <osKernelInitialize+0x44>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d105      	bne.n	8003c06 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8003bfa:	4b08      	ldr	r3, [pc, #32]	@ (8003c1c <osKernelInitialize+0x44>)
 8003bfc:	2201      	movs	r2, #1
 8003bfe:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003c00:	2300      	movs	r3, #0
 8003c02:	607b      	str	r3, [r7, #4]
 8003c04:	e002      	b.n	8003c0c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8003c06:	f04f 33ff 	mov.w	r3, #4294967295
 8003c0a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003c0c:	687b      	ldr	r3, [r7, #4]
}
 8003c0e:	4618      	mov	r0, r3
 8003c10:	370c      	adds	r7, #12
 8003c12:	46bd      	mov	sp, r7
 8003c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c18:	4770      	bx	lr
 8003c1a:	bf00      	nop
 8003c1c:	20000658 	.word	0x20000658

08003c20 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b082      	sub	sp, #8
 8003c24:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003c26:	f3ef 8305 	mrs	r3, IPSR
 8003c2a:	603b      	str	r3, [r7, #0]
  return(result);
 8003c2c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d003      	beq.n	8003c3a <osKernelStart+0x1a>
    stat = osErrorISR;
 8003c32:	f06f 0305 	mvn.w	r3, #5
 8003c36:	607b      	str	r3, [r7, #4]
 8003c38:	e010      	b.n	8003c5c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8003c3a:	4b0b      	ldr	r3, [pc, #44]	@ (8003c68 <osKernelStart+0x48>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	2b01      	cmp	r3, #1
 8003c40:	d109      	bne.n	8003c56 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8003c42:	f7ff ffbf 	bl	8003bc4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8003c46:	4b08      	ldr	r3, [pc, #32]	@ (8003c68 <osKernelStart+0x48>)
 8003c48:	2202      	movs	r2, #2
 8003c4a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003c4c:	f001 fa28 	bl	80050a0 <vTaskStartScheduler>
      stat = osOK;
 8003c50:	2300      	movs	r3, #0
 8003c52:	607b      	str	r3, [r7, #4]
 8003c54:	e002      	b.n	8003c5c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8003c56:	f04f 33ff 	mov.w	r3, #4294967295
 8003c5a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003c5c:	687b      	ldr	r3, [r7, #4]
}
 8003c5e:	4618      	mov	r0, r3
 8003c60:	3708      	adds	r7, #8
 8003c62:	46bd      	mov	sp, r7
 8003c64:	bd80      	pop	{r7, pc}
 8003c66:	bf00      	nop
 8003c68:	20000658 	.word	0x20000658

08003c6c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b08e      	sub	sp, #56	@ 0x38
 8003c70:	af04      	add	r7, sp, #16
 8003c72:	60f8      	str	r0, [r7, #12]
 8003c74:	60b9      	str	r1, [r7, #8]
 8003c76:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003c78:	2300      	movs	r3, #0
 8003c7a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003c7c:	f3ef 8305 	mrs	r3, IPSR
 8003c80:	617b      	str	r3, [r7, #20]
  return(result);
 8003c82:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d17e      	bne.n	8003d86 <osThreadNew+0x11a>
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d07b      	beq.n	8003d86 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8003c8e:	2380      	movs	r3, #128	@ 0x80
 8003c90:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8003c92:	2318      	movs	r3, #24
 8003c94:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8003c96:	2300      	movs	r3, #0
 8003c98:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8003c9a:	f04f 33ff 	mov.w	r3, #4294967295
 8003c9e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d045      	beq.n	8003d32 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d002      	beq.n	8003cb4 <osThreadNew+0x48>
        name = attr->name;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	699b      	ldr	r3, [r3, #24]
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d002      	beq.n	8003cc2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	699b      	ldr	r3, [r3, #24]
 8003cc0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003cc2:	69fb      	ldr	r3, [r7, #28]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d008      	beq.n	8003cda <osThreadNew+0x6e>
 8003cc8:	69fb      	ldr	r3, [r7, #28]
 8003cca:	2b38      	cmp	r3, #56	@ 0x38
 8003ccc:	d805      	bhi.n	8003cda <osThreadNew+0x6e>
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	f003 0301 	and.w	r3, r3, #1
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d001      	beq.n	8003cde <osThreadNew+0x72>
        return (NULL);
 8003cda:	2300      	movs	r3, #0
 8003cdc:	e054      	b.n	8003d88 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	695b      	ldr	r3, [r3, #20]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d003      	beq.n	8003cee <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	695b      	ldr	r3, [r3, #20]
 8003cea:	089b      	lsrs	r3, r3, #2
 8003cec:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	689b      	ldr	r3, [r3, #8]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d00e      	beq.n	8003d14 <osThreadNew+0xa8>
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	68db      	ldr	r3, [r3, #12]
 8003cfa:	2ba7      	cmp	r3, #167	@ 0xa7
 8003cfc:	d90a      	bls.n	8003d14 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d006      	beq.n	8003d14 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	695b      	ldr	r3, [r3, #20]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d002      	beq.n	8003d14 <osThreadNew+0xa8>
        mem = 1;
 8003d0e:	2301      	movs	r3, #1
 8003d10:	61bb      	str	r3, [r7, #24]
 8003d12:	e010      	b.n	8003d36 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	689b      	ldr	r3, [r3, #8]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d10c      	bne.n	8003d36 <osThreadNew+0xca>
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	68db      	ldr	r3, [r3, #12]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d108      	bne.n	8003d36 <osThreadNew+0xca>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	691b      	ldr	r3, [r3, #16]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d104      	bne.n	8003d36 <osThreadNew+0xca>
          mem = 0;
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	61bb      	str	r3, [r7, #24]
 8003d30:	e001      	b.n	8003d36 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8003d32:	2300      	movs	r3, #0
 8003d34:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003d36:	69bb      	ldr	r3, [r7, #24]
 8003d38:	2b01      	cmp	r3, #1
 8003d3a:	d110      	bne.n	8003d5e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8003d40:	687a      	ldr	r2, [r7, #4]
 8003d42:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003d44:	9202      	str	r2, [sp, #8]
 8003d46:	9301      	str	r3, [sp, #4]
 8003d48:	69fb      	ldr	r3, [r7, #28]
 8003d4a:	9300      	str	r3, [sp, #0]
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	6a3a      	ldr	r2, [r7, #32]
 8003d50:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003d52:	68f8      	ldr	r0, [r7, #12]
 8003d54:	f000 ffb0 	bl	8004cb8 <xTaskCreateStatic>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	613b      	str	r3, [r7, #16]
 8003d5c:	e013      	b.n	8003d86 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8003d5e:	69bb      	ldr	r3, [r7, #24]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d110      	bne.n	8003d86 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003d64:	6a3b      	ldr	r3, [r7, #32]
 8003d66:	b29a      	uxth	r2, r3
 8003d68:	f107 0310 	add.w	r3, r7, #16
 8003d6c:	9301      	str	r3, [sp, #4]
 8003d6e:	69fb      	ldr	r3, [r7, #28]
 8003d70:	9300      	str	r3, [sp, #0]
 8003d72:	68bb      	ldr	r3, [r7, #8]
 8003d74:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003d76:	68f8      	ldr	r0, [r7, #12]
 8003d78:	f000 fffe 	bl	8004d78 <xTaskCreate>
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	2b01      	cmp	r3, #1
 8003d80:	d001      	beq.n	8003d86 <osThreadNew+0x11a>
            hTask = NULL;
 8003d82:	2300      	movs	r3, #0
 8003d84:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003d86:	693b      	ldr	r3, [r7, #16]
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	3728      	adds	r7, #40	@ 0x28
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bd80      	pop	{r7, pc}

08003d90 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b084      	sub	sp, #16
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003d98:	f3ef 8305 	mrs	r3, IPSR
 8003d9c:	60bb      	str	r3, [r7, #8]
  return(result);
 8003d9e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d003      	beq.n	8003dac <osDelay+0x1c>
    stat = osErrorISR;
 8003da4:	f06f 0305 	mvn.w	r3, #5
 8003da8:	60fb      	str	r3, [r7, #12]
 8003daa:	e007      	b.n	8003dbc <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8003dac:	2300      	movs	r3, #0
 8003dae:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d002      	beq.n	8003dbc <osDelay+0x2c>
      vTaskDelay(ticks);
 8003db6:	6878      	ldr	r0, [r7, #4]
 8003db8:	f001 f93c 	bl	8005034 <vTaskDelay>
    }
  }

  return (stat);
 8003dbc:	68fb      	ldr	r3, [r7, #12]
}
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	3710      	adds	r7, #16
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}
	...

08003dc8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003dc8:	b480      	push	{r7}
 8003dca:	b085      	sub	sp, #20
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	60f8      	str	r0, [r7, #12]
 8003dd0:	60b9      	str	r1, [r7, #8]
 8003dd2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	4a07      	ldr	r2, [pc, #28]	@ (8003df4 <vApplicationGetIdleTaskMemory+0x2c>)
 8003dd8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003dda:	68bb      	ldr	r3, [r7, #8]
 8003ddc:	4a06      	ldr	r2, [pc, #24]	@ (8003df8 <vApplicationGetIdleTaskMemory+0x30>)
 8003dde:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2280      	movs	r2, #128	@ 0x80
 8003de4:	601a      	str	r2, [r3, #0]
}
 8003de6:	bf00      	nop
 8003de8:	3714      	adds	r7, #20
 8003dea:	46bd      	mov	sp, r7
 8003dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df0:	4770      	bx	lr
 8003df2:	bf00      	nop
 8003df4:	2000065c 	.word	0x2000065c
 8003df8:	20000704 	.word	0x20000704

08003dfc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003dfc:	b480      	push	{r7}
 8003dfe:	b085      	sub	sp, #20
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	60f8      	str	r0, [r7, #12]
 8003e04:	60b9      	str	r1, [r7, #8]
 8003e06:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	4a07      	ldr	r2, [pc, #28]	@ (8003e28 <vApplicationGetTimerTaskMemory+0x2c>)
 8003e0c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003e0e:	68bb      	ldr	r3, [r7, #8]
 8003e10:	4a06      	ldr	r2, [pc, #24]	@ (8003e2c <vApplicationGetTimerTaskMemory+0x30>)
 8003e12:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003e1a:	601a      	str	r2, [r3, #0]
}
 8003e1c:	bf00      	nop
 8003e1e:	3714      	adds	r7, #20
 8003e20:	46bd      	mov	sp, r7
 8003e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e26:	4770      	bx	lr
 8003e28:	20000904 	.word	0x20000904
 8003e2c:	200009ac 	.word	0x200009ac

08003e30 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003e30:	b480      	push	{r7}
 8003e32:	b083      	sub	sp, #12
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	f103 0208 	add.w	r2, r3, #8
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	f04f 32ff 	mov.w	r2, #4294967295
 8003e48:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	f103 0208 	add.w	r2, r3, #8
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	f103 0208 	add.w	r2, r3, #8
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	2200      	movs	r2, #0
 8003e62:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003e64:	bf00      	nop
 8003e66:	370c      	adds	r7, #12
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6e:	4770      	bx	lr

08003e70 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003e70:	b480      	push	{r7}
 8003e72:	b083      	sub	sp, #12
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003e7e:	bf00      	nop
 8003e80:	370c      	adds	r7, #12
 8003e82:	46bd      	mov	sp, r7
 8003e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e88:	4770      	bx	lr

08003e8a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003e8a:	b480      	push	{r7}
 8003e8c:	b085      	sub	sp, #20
 8003e8e:	af00      	add	r7, sp, #0
 8003e90:	6078      	str	r0, [r7, #4]
 8003e92:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	68fa      	ldr	r2, [r7, #12]
 8003e9e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	689a      	ldr	r2, [r3, #8]
 8003ea4:	683b      	ldr	r3, [r7, #0]
 8003ea6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	689b      	ldr	r3, [r3, #8]
 8003eac:	683a      	ldr	r2, [r7, #0]
 8003eae:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	683a      	ldr	r2, [r7, #0]
 8003eb4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	687a      	ldr	r2, [r7, #4]
 8003eba:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	1c5a      	adds	r2, r3, #1
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	601a      	str	r2, [r3, #0]
}
 8003ec6:	bf00      	nop
 8003ec8:	3714      	adds	r7, #20
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed0:	4770      	bx	lr

08003ed2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003ed2:	b480      	push	{r7}
 8003ed4:	b085      	sub	sp, #20
 8003ed6:	af00      	add	r7, sp, #0
 8003ed8:	6078      	str	r0, [r7, #4]
 8003eda:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003ee2:	68bb      	ldr	r3, [r7, #8]
 8003ee4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ee8:	d103      	bne.n	8003ef2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	691b      	ldr	r3, [r3, #16]
 8003eee:	60fb      	str	r3, [r7, #12]
 8003ef0:	e00c      	b.n	8003f0c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	3308      	adds	r3, #8
 8003ef6:	60fb      	str	r3, [r7, #12]
 8003ef8:	e002      	b.n	8003f00 <vListInsert+0x2e>
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	685b      	ldr	r3, [r3, #4]
 8003efe:	60fb      	str	r3, [r7, #12]
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	68ba      	ldr	r2, [r7, #8]
 8003f08:	429a      	cmp	r2, r3
 8003f0a:	d2f6      	bcs.n	8003efa <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	685a      	ldr	r2, [r3, #4]
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	683a      	ldr	r2, [r7, #0]
 8003f1a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	68fa      	ldr	r2, [r7, #12]
 8003f20:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	683a      	ldr	r2, [r7, #0]
 8003f26:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	687a      	ldr	r2, [r7, #4]
 8003f2c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	1c5a      	adds	r2, r3, #1
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	601a      	str	r2, [r3, #0]
}
 8003f38:	bf00      	nop
 8003f3a:	3714      	adds	r7, #20
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f42:	4770      	bx	lr

08003f44 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003f44:	b480      	push	{r7}
 8003f46:	b085      	sub	sp, #20
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	691b      	ldr	r3, [r3, #16]
 8003f50:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	685b      	ldr	r3, [r3, #4]
 8003f56:	687a      	ldr	r2, [r7, #4]
 8003f58:	6892      	ldr	r2, [r2, #8]
 8003f5a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	689b      	ldr	r3, [r3, #8]
 8003f60:	687a      	ldr	r2, [r7, #4]
 8003f62:	6852      	ldr	r2, [r2, #4]
 8003f64:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	685b      	ldr	r3, [r3, #4]
 8003f6a:	687a      	ldr	r2, [r7, #4]
 8003f6c:	429a      	cmp	r2, r3
 8003f6e:	d103      	bne.n	8003f78 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	689a      	ldr	r2, [r3, #8]
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	1e5a      	subs	r2, r3, #1
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
}
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	3714      	adds	r7, #20
 8003f90:	46bd      	mov	sp, r7
 8003f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f96:	4770      	bx	lr

08003f98 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b084      	sub	sp, #16
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
 8003fa0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d10b      	bne.n	8003fc4 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003fac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fb0:	f383 8811 	msr	BASEPRI, r3
 8003fb4:	f3bf 8f6f 	isb	sy
 8003fb8:	f3bf 8f4f 	dsb	sy
 8003fbc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003fbe:	bf00      	nop
 8003fc0:	bf00      	nop
 8003fc2:	e7fd      	b.n	8003fc0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003fc4:	f002 fb40 	bl	8006648 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681a      	ldr	r2, [r3, #0]
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fd0:	68f9      	ldr	r1, [r7, #12]
 8003fd2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003fd4:	fb01 f303 	mul.w	r3, r1, r3
 8003fd8:	441a      	add	r2, r3
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681a      	ldr	r2, [r3, #0]
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681a      	ldr	r2, [r3, #0]
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ff4:	3b01      	subs	r3, #1
 8003ff6:	68f9      	ldr	r1, [r7, #12]
 8003ff8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003ffa:	fb01 f303 	mul.w	r3, r1, r3
 8003ffe:	441a      	add	r2, r3
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	22ff      	movs	r2, #255	@ 0xff
 8004008:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	22ff      	movs	r2, #255	@ 0xff
 8004010:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d114      	bne.n	8004044 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	691b      	ldr	r3, [r3, #16]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d01a      	beq.n	8004058 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	3310      	adds	r3, #16
 8004026:	4618      	mov	r0, r3
 8004028:	f001 fad8 	bl	80055dc <xTaskRemoveFromEventList>
 800402c:	4603      	mov	r3, r0
 800402e:	2b00      	cmp	r3, #0
 8004030:	d012      	beq.n	8004058 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004032:	4b0d      	ldr	r3, [pc, #52]	@ (8004068 <xQueueGenericReset+0xd0>)
 8004034:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004038:	601a      	str	r2, [r3, #0]
 800403a:	f3bf 8f4f 	dsb	sy
 800403e:	f3bf 8f6f 	isb	sy
 8004042:	e009      	b.n	8004058 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	3310      	adds	r3, #16
 8004048:	4618      	mov	r0, r3
 800404a:	f7ff fef1 	bl	8003e30 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	3324      	adds	r3, #36	@ 0x24
 8004052:	4618      	mov	r0, r3
 8004054:	f7ff feec 	bl	8003e30 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004058:	f002 fb28 	bl	80066ac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800405c:	2301      	movs	r3, #1
}
 800405e:	4618      	mov	r0, r3
 8004060:	3710      	adds	r7, #16
 8004062:	46bd      	mov	sp, r7
 8004064:	bd80      	pop	{r7, pc}
 8004066:	bf00      	nop
 8004068:	e000ed04 	.word	0xe000ed04

0800406c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800406c:	b580      	push	{r7, lr}
 800406e:	b08e      	sub	sp, #56	@ 0x38
 8004070:	af02      	add	r7, sp, #8
 8004072:	60f8      	str	r0, [r7, #12]
 8004074:	60b9      	str	r1, [r7, #8]
 8004076:	607a      	str	r2, [r7, #4]
 8004078:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	2b00      	cmp	r3, #0
 800407e:	d10b      	bne.n	8004098 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004080:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004084:	f383 8811 	msr	BASEPRI, r3
 8004088:	f3bf 8f6f 	isb	sy
 800408c:	f3bf 8f4f 	dsb	sy
 8004090:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004092:	bf00      	nop
 8004094:	bf00      	nop
 8004096:	e7fd      	b.n	8004094 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	2b00      	cmp	r3, #0
 800409c:	d10b      	bne.n	80040b6 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800409e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040a2:	f383 8811 	msr	BASEPRI, r3
 80040a6:	f3bf 8f6f 	isb	sy
 80040aa:	f3bf 8f4f 	dsb	sy
 80040ae:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80040b0:	bf00      	nop
 80040b2:	bf00      	nop
 80040b4:	e7fd      	b.n	80040b2 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d002      	beq.n	80040c2 <xQueueGenericCreateStatic+0x56>
 80040bc:	68bb      	ldr	r3, [r7, #8]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d001      	beq.n	80040c6 <xQueueGenericCreateStatic+0x5a>
 80040c2:	2301      	movs	r3, #1
 80040c4:	e000      	b.n	80040c8 <xQueueGenericCreateStatic+0x5c>
 80040c6:	2300      	movs	r3, #0
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d10b      	bne.n	80040e4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80040cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040d0:	f383 8811 	msr	BASEPRI, r3
 80040d4:	f3bf 8f6f 	isb	sy
 80040d8:	f3bf 8f4f 	dsb	sy
 80040dc:	623b      	str	r3, [r7, #32]
}
 80040de:	bf00      	nop
 80040e0:	bf00      	nop
 80040e2:	e7fd      	b.n	80040e0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d102      	bne.n	80040f0 <xQueueGenericCreateStatic+0x84>
 80040ea:	68bb      	ldr	r3, [r7, #8]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d101      	bne.n	80040f4 <xQueueGenericCreateStatic+0x88>
 80040f0:	2301      	movs	r3, #1
 80040f2:	e000      	b.n	80040f6 <xQueueGenericCreateStatic+0x8a>
 80040f4:	2300      	movs	r3, #0
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d10b      	bne.n	8004112 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80040fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040fe:	f383 8811 	msr	BASEPRI, r3
 8004102:	f3bf 8f6f 	isb	sy
 8004106:	f3bf 8f4f 	dsb	sy
 800410a:	61fb      	str	r3, [r7, #28]
}
 800410c:	bf00      	nop
 800410e:	bf00      	nop
 8004110:	e7fd      	b.n	800410e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004112:	2350      	movs	r3, #80	@ 0x50
 8004114:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004116:	697b      	ldr	r3, [r7, #20]
 8004118:	2b50      	cmp	r3, #80	@ 0x50
 800411a:	d00b      	beq.n	8004134 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800411c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004120:	f383 8811 	msr	BASEPRI, r3
 8004124:	f3bf 8f6f 	isb	sy
 8004128:	f3bf 8f4f 	dsb	sy
 800412c:	61bb      	str	r3, [r7, #24]
}
 800412e:	bf00      	nop
 8004130:	bf00      	nop
 8004132:	e7fd      	b.n	8004130 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004134:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800413a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800413c:	2b00      	cmp	r3, #0
 800413e:	d00d      	beq.n	800415c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004140:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004142:	2201      	movs	r2, #1
 8004144:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004148:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800414c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800414e:	9300      	str	r3, [sp, #0]
 8004150:	4613      	mov	r3, r2
 8004152:	687a      	ldr	r2, [r7, #4]
 8004154:	68b9      	ldr	r1, [r7, #8]
 8004156:	68f8      	ldr	r0, [r7, #12]
 8004158:	f000 f840 	bl	80041dc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800415c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800415e:	4618      	mov	r0, r3
 8004160:	3730      	adds	r7, #48	@ 0x30
 8004162:	46bd      	mov	sp, r7
 8004164:	bd80      	pop	{r7, pc}

08004166 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004166:	b580      	push	{r7, lr}
 8004168:	b08a      	sub	sp, #40	@ 0x28
 800416a:	af02      	add	r7, sp, #8
 800416c:	60f8      	str	r0, [r7, #12]
 800416e:	60b9      	str	r1, [r7, #8]
 8004170:	4613      	mov	r3, r2
 8004172:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	2b00      	cmp	r3, #0
 8004178:	d10b      	bne.n	8004192 <xQueueGenericCreate+0x2c>
	__asm volatile
 800417a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800417e:	f383 8811 	msr	BASEPRI, r3
 8004182:	f3bf 8f6f 	isb	sy
 8004186:	f3bf 8f4f 	dsb	sy
 800418a:	613b      	str	r3, [r7, #16]
}
 800418c:	bf00      	nop
 800418e:	bf00      	nop
 8004190:	e7fd      	b.n	800418e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	68ba      	ldr	r2, [r7, #8]
 8004196:	fb02 f303 	mul.w	r3, r2, r3
 800419a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800419c:	69fb      	ldr	r3, [r7, #28]
 800419e:	3350      	adds	r3, #80	@ 0x50
 80041a0:	4618      	mov	r0, r3
 80041a2:	f002 fb73 	bl	800688c <pvPortMalloc>
 80041a6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80041a8:	69bb      	ldr	r3, [r7, #24]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d011      	beq.n	80041d2 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80041ae:	69bb      	ldr	r3, [r7, #24]
 80041b0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80041b2:	697b      	ldr	r3, [r7, #20]
 80041b4:	3350      	adds	r3, #80	@ 0x50
 80041b6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80041b8:	69bb      	ldr	r3, [r7, #24]
 80041ba:	2200      	movs	r2, #0
 80041bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80041c0:	79fa      	ldrb	r2, [r7, #7]
 80041c2:	69bb      	ldr	r3, [r7, #24]
 80041c4:	9300      	str	r3, [sp, #0]
 80041c6:	4613      	mov	r3, r2
 80041c8:	697a      	ldr	r2, [r7, #20]
 80041ca:	68b9      	ldr	r1, [r7, #8]
 80041cc:	68f8      	ldr	r0, [r7, #12]
 80041ce:	f000 f805 	bl	80041dc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80041d2:	69bb      	ldr	r3, [r7, #24]
	}
 80041d4:	4618      	mov	r0, r3
 80041d6:	3720      	adds	r7, #32
 80041d8:	46bd      	mov	sp, r7
 80041da:	bd80      	pop	{r7, pc}

080041dc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	b084      	sub	sp, #16
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	60f8      	str	r0, [r7, #12]
 80041e4:	60b9      	str	r1, [r7, #8]
 80041e6:	607a      	str	r2, [r7, #4]
 80041e8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80041ea:	68bb      	ldr	r3, [r7, #8]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d103      	bne.n	80041f8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80041f0:	69bb      	ldr	r3, [r7, #24]
 80041f2:	69ba      	ldr	r2, [r7, #24]
 80041f4:	601a      	str	r2, [r3, #0]
 80041f6:	e002      	b.n	80041fe <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80041f8:	69bb      	ldr	r3, [r7, #24]
 80041fa:	687a      	ldr	r2, [r7, #4]
 80041fc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80041fe:	69bb      	ldr	r3, [r7, #24]
 8004200:	68fa      	ldr	r2, [r7, #12]
 8004202:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004204:	69bb      	ldr	r3, [r7, #24]
 8004206:	68ba      	ldr	r2, [r7, #8]
 8004208:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800420a:	2101      	movs	r1, #1
 800420c:	69b8      	ldr	r0, [r7, #24]
 800420e:	f7ff fec3 	bl	8003f98 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004212:	69bb      	ldr	r3, [r7, #24]
 8004214:	78fa      	ldrb	r2, [r7, #3]
 8004216:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800421a:	bf00      	nop
 800421c:	3710      	adds	r7, #16
 800421e:	46bd      	mov	sp, r7
 8004220:	bd80      	pop	{r7, pc}

08004222 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8004222:	b580      	push	{r7, lr}
 8004224:	b082      	sub	sp, #8
 8004226:	af00      	add	r7, sp, #0
 8004228:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d00e      	beq.n	800424e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2200      	movs	r2, #0
 8004234:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2200      	movs	r2, #0
 800423a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2200      	movs	r2, #0
 8004240:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8004242:	2300      	movs	r3, #0
 8004244:	2200      	movs	r2, #0
 8004246:	2100      	movs	r1, #0
 8004248:	6878      	ldr	r0, [r7, #4]
 800424a:	f000 f81d 	bl	8004288 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800424e:	bf00      	nop
 8004250:	3708      	adds	r7, #8
 8004252:	46bd      	mov	sp, r7
 8004254:	bd80      	pop	{r7, pc}

08004256 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8004256:	b580      	push	{r7, lr}
 8004258:	b086      	sub	sp, #24
 800425a:	af00      	add	r7, sp, #0
 800425c:	4603      	mov	r3, r0
 800425e:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8004260:	2301      	movs	r3, #1
 8004262:	617b      	str	r3, [r7, #20]
 8004264:	2300      	movs	r3, #0
 8004266:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8004268:	79fb      	ldrb	r3, [r7, #7]
 800426a:	461a      	mov	r2, r3
 800426c:	6939      	ldr	r1, [r7, #16]
 800426e:	6978      	ldr	r0, [r7, #20]
 8004270:	f7ff ff79 	bl	8004166 <xQueueGenericCreate>
 8004274:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8004276:	68f8      	ldr	r0, [r7, #12]
 8004278:	f7ff ffd3 	bl	8004222 <prvInitialiseMutex>

		return xNewQueue;
 800427c:	68fb      	ldr	r3, [r7, #12]
	}
 800427e:	4618      	mov	r0, r3
 8004280:	3718      	adds	r7, #24
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}
	...

08004288 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b08e      	sub	sp, #56	@ 0x38
 800428c:	af00      	add	r7, sp, #0
 800428e:	60f8      	str	r0, [r7, #12]
 8004290:	60b9      	str	r1, [r7, #8]
 8004292:	607a      	str	r2, [r7, #4]
 8004294:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004296:	2300      	movs	r3, #0
 8004298:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800429e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d10b      	bne.n	80042bc <xQueueGenericSend+0x34>
	__asm volatile
 80042a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042a8:	f383 8811 	msr	BASEPRI, r3
 80042ac:	f3bf 8f6f 	isb	sy
 80042b0:	f3bf 8f4f 	dsb	sy
 80042b4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80042b6:	bf00      	nop
 80042b8:	bf00      	nop
 80042ba:	e7fd      	b.n	80042b8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80042bc:	68bb      	ldr	r3, [r7, #8]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d103      	bne.n	80042ca <xQueueGenericSend+0x42>
 80042c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d101      	bne.n	80042ce <xQueueGenericSend+0x46>
 80042ca:	2301      	movs	r3, #1
 80042cc:	e000      	b.n	80042d0 <xQueueGenericSend+0x48>
 80042ce:	2300      	movs	r3, #0
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d10b      	bne.n	80042ec <xQueueGenericSend+0x64>
	__asm volatile
 80042d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042d8:	f383 8811 	msr	BASEPRI, r3
 80042dc:	f3bf 8f6f 	isb	sy
 80042e0:	f3bf 8f4f 	dsb	sy
 80042e4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80042e6:	bf00      	nop
 80042e8:	bf00      	nop
 80042ea:	e7fd      	b.n	80042e8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	2b02      	cmp	r3, #2
 80042f0:	d103      	bne.n	80042fa <xQueueGenericSend+0x72>
 80042f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042f6:	2b01      	cmp	r3, #1
 80042f8:	d101      	bne.n	80042fe <xQueueGenericSend+0x76>
 80042fa:	2301      	movs	r3, #1
 80042fc:	e000      	b.n	8004300 <xQueueGenericSend+0x78>
 80042fe:	2300      	movs	r3, #0
 8004300:	2b00      	cmp	r3, #0
 8004302:	d10b      	bne.n	800431c <xQueueGenericSend+0x94>
	__asm volatile
 8004304:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004308:	f383 8811 	msr	BASEPRI, r3
 800430c:	f3bf 8f6f 	isb	sy
 8004310:	f3bf 8f4f 	dsb	sy
 8004314:	623b      	str	r3, [r7, #32]
}
 8004316:	bf00      	nop
 8004318:	bf00      	nop
 800431a:	e7fd      	b.n	8004318 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800431c:	f001 fb24 	bl	8005968 <xTaskGetSchedulerState>
 8004320:	4603      	mov	r3, r0
 8004322:	2b00      	cmp	r3, #0
 8004324:	d102      	bne.n	800432c <xQueueGenericSend+0xa4>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d101      	bne.n	8004330 <xQueueGenericSend+0xa8>
 800432c:	2301      	movs	r3, #1
 800432e:	e000      	b.n	8004332 <xQueueGenericSend+0xaa>
 8004330:	2300      	movs	r3, #0
 8004332:	2b00      	cmp	r3, #0
 8004334:	d10b      	bne.n	800434e <xQueueGenericSend+0xc6>
	__asm volatile
 8004336:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800433a:	f383 8811 	msr	BASEPRI, r3
 800433e:	f3bf 8f6f 	isb	sy
 8004342:	f3bf 8f4f 	dsb	sy
 8004346:	61fb      	str	r3, [r7, #28]
}
 8004348:	bf00      	nop
 800434a:	bf00      	nop
 800434c:	e7fd      	b.n	800434a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800434e:	f002 f97b 	bl	8006648 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004352:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004354:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004358:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800435a:	429a      	cmp	r2, r3
 800435c:	d302      	bcc.n	8004364 <xQueueGenericSend+0xdc>
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	2b02      	cmp	r3, #2
 8004362:	d129      	bne.n	80043b8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004364:	683a      	ldr	r2, [r7, #0]
 8004366:	68b9      	ldr	r1, [r7, #8]
 8004368:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800436a:	f000 fb37 	bl	80049dc <prvCopyDataToQueue>
 800436e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004370:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004374:	2b00      	cmp	r3, #0
 8004376:	d010      	beq.n	800439a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004378:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800437a:	3324      	adds	r3, #36	@ 0x24
 800437c:	4618      	mov	r0, r3
 800437e:	f001 f92d 	bl	80055dc <xTaskRemoveFromEventList>
 8004382:	4603      	mov	r3, r0
 8004384:	2b00      	cmp	r3, #0
 8004386:	d013      	beq.n	80043b0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004388:	4b3f      	ldr	r3, [pc, #252]	@ (8004488 <xQueueGenericSend+0x200>)
 800438a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800438e:	601a      	str	r2, [r3, #0]
 8004390:	f3bf 8f4f 	dsb	sy
 8004394:	f3bf 8f6f 	isb	sy
 8004398:	e00a      	b.n	80043b0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800439a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800439c:	2b00      	cmp	r3, #0
 800439e:	d007      	beq.n	80043b0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80043a0:	4b39      	ldr	r3, [pc, #228]	@ (8004488 <xQueueGenericSend+0x200>)
 80043a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80043a6:	601a      	str	r2, [r3, #0]
 80043a8:	f3bf 8f4f 	dsb	sy
 80043ac:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80043b0:	f002 f97c 	bl	80066ac <vPortExitCritical>
				return pdPASS;
 80043b4:	2301      	movs	r3, #1
 80043b6:	e063      	b.n	8004480 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d103      	bne.n	80043c6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80043be:	f002 f975 	bl	80066ac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80043c2:	2300      	movs	r3, #0
 80043c4:	e05c      	b.n	8004480 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80043c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d106      	bne.n	80043da <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80043cc:	f107 0314 	add.w	r3, r7, #20
 80043d0:	4618      	mov	r0, r3
 80043d2:	f001 f967 	bl	80056a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80043d6:	2301      	movs	r3, #1
 80043d8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80043da:	f002 f967 	bl	80066ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80043de:	f000 fecf 	bl	8005180 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80043e2:	f002 f931 	bl	8006648 <vPortEnterCritical>
 80043e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043e8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80043ec:	b25b      	sxtb	r3, r3
 80043ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043f2:	d103      	bne.n	80043fc <xQueueGenericSend+0x174>
 80043f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043f6:	2200      	movs	r2, #0
 80043f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80043fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043fe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004402:	b25b      	sxtb	r3, r3
 8004404:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004408:	d103      	bne.n	8004412 <xQueueGenericSend+0x18a>
 800440a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800440c:	2200      	movs	r2, #0
 800440e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004412:	f002 f94b 	bl	80066ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004416:	1d3a      	adds	r2, r7, #4
 8004418:	f107 0314 	add.w	r3, r7, #20
 800441c:	4611      	mov	r1, r2
 800441e:	4618      	mov	r0, r3
 8004420:	f001 f956 	bl	80056d0 <xTaskCheckForTimeOut>
 8004424:	4603      	mov	r3, r0
 8004426:	2b00      	cmp	r3, #0
 8004428:	d124      	bne.n	8004474 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800442a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800442c:	f000 fbce 	bl	8004bcc <prvIsQueueFull>
 8004430:	4603      	mov	r3, r0
 8004432:	2b00      	cmp	r3, #0
 8004434:	d018      	beq.n	8004468 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004436:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004438:	3310      	adds	r3, #16
 800443a:	687a      	ldr	r2, [r7, #4]
 800443c:	4611      	mov	r1, r2
 800443e:	4618      	mov	r0, r3
 8004440:	f001 f87a 	bl	8005538 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004444:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004446:	f000 fb59 	bl	8004afc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800444a:	f000 fea7 	bl	800519c <xTaskResumeAll>
 800444e:	4603      	mov	r3, r0
 8004450:	2b00      	cmp	r3, #0
 8004452:	f47f af7c 	bne.w	800434e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004456:	4b0c      	ldr	r3, [pc, #48]	@ (8004488 <xQueueGenericSend+0x200>)
 8004458:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800445c:	601a      	str	r2, [r3, #0]
 800445e:	f3bf 8f4f 	dsb	sy
 8004462:	f3bf 8f6f 	isb	sy
 8004466:	e772      	b.n	800434e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004468:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800446a:	f000 fb47 	bl	8004afc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800446e:	f000 fe95 	bl	800519c <xTaskResumeAll>
 8004472:	e76c      	b.n	800434e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004474:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004476:	f000 fb41 	bl	8004afc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800447a:	f000 fe8f 	bl	800519c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800447e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004480:	4618      	mov	r0, r3
 8004482:	3738      	adds	r7, #56	@ 0x38
 8004484:	46bd      	mov	sp, r7
 8004486:	bd80      	pop	{r7, pc}
 8004488:	e000ed04 	.word	0xe000ed04

0800448c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b090      	sub	sp, #64	@ 0x40
 8004490:	af00      	add	r7, sp, #0
 8004492:	60f8      	str	r0, [r7, #12]
 8004494:	60b9      	str	r1, [r7, #8]
 8004496:	607a      	str	r2, [r7, #4]
 8004498:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800449e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d10b      	bne.n	80044bc <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80044a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044a8:	f383 8811 	msr	BASEPRI, r3
 80044ac:	f3bf 8f6f 	isb	sy
 80044b0:	f3bf 8f4f 	dsb	sy
 80044b4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80044b6:	bf00      	nop
 80044b8:	bf00      	nop
 80044ba:	e7fd      	b.n	80044b8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d103      	bne.n	80044ca <xQueueGenericSendFromISR+0x3e>
 80044c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d101      	bne.n	80044ce <xQueueGenericSendFromISR+0x42>
 80044ca:	2301      	movs	r3, #1
 80044cc:	e000      	b.n	80044d0 <xQueueGenericSendFromISR+0x44>
 80044ce:	2300      	movs	r3, #0
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d10b      	bne.n	80044ec <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80044d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044d8:	f383 8811 	msr	BASEPRI, r3
 80044dc:	f3bf 8f6f 	isb	sy
 80044e0:	f3bf 8f4f 	dsb	sy
 80044e4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80044e6:	bf00      	nop
 80044e8:	bf00      	nop
 80044ea:	e7fd      	b.n	80044e8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	2b02      	cmp	r3, #2
 80044f0:	d103      	bne.n	80044fa <xQueueGenericSendFromISR+0x6e>
 80044f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044f6:	2b01      	cmp	r3, #1
 80044f8:	d101      	bne.n	80044fe <xQueueGenericSendFromISR+0x72>
 80044fa:	2301      	movs	r3, #1
 80044fc:	e000      	b.n	8004500 <xQueueGenericSendFromISR+0x74>
 80044fe:	2300      	movs	r3, #0
 8004500:	2b00      	cmp	r3, #0
 8004502:	d10b      	bne.n	800451c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004504:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004508:	f383 8811 	msr	BASEPRI, r3
 800450c:	f3bf 8f6f 	isb	sy
 8004510:	f3bf 8f4f 	dsb	sy
 8004514:	623b      	str	r3, [r7, #32]
}
 8004516:	bf00      	nop
 8004518:	bf00      	nop
 800451a:	e7fd      	b.n	8004518 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800451c:	f002 f974 	bl	8006808 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004520:	f3ef 8211 	mrs	r2, BASEPRI
 8004524:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004528:	f383 8811 	msr	BASEPRI, r3
 800452c:	f3bf 8f6f 	isb	sy
 8004530:	f3bf 8f4f 	dsb	sy
 8004534:	61fa      	str	r2, [r7, #28]
 8004536:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004538:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800453a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800453c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800453e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004540:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004542:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004544:	429a      	cmp	r2, r3
 8004546:	d302      	bcc.n	800454e <xQueueGenericSendFromISR+0xc2>
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	2b02      	cmp	r3, #2
 800454c:	d12f      	bne.n	80045ae <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800454e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004550:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004554:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004558:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800455a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800455c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800455e:	683a      	ldr	r2, [r7, #0]
 8004560:	68b9      	ldr	r1, [r7, #8]
 8004562:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004564:	f000 fa3a 	bl	80049dc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004568:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800456c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004570:	d112      	bne.n	8004598 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004572:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004574:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004576:	2b00      	cmp	r3, #0
 8004578:	d016      	beq.n	80045a8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800457a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800457c:	3324      	adds	r3, #36	@ 0x24
 800457e:	4618      	mov	r0, r3
 8004580:	f001 f82c 	bl	80055dc <xTaskRemoveFromEventList>
 8004584:	4603      	mov	r3, r0
 8004586:	2b00      	cmp	r3, #0
 8004588:	d00e      	beq.n	80045a8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d00b      	beq.n	80045a8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2201      	movs	r2, #1
 8004594:	601a      	str	r2, [r3, #0]
 8004596:	e007      	b.n	80045a8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004598:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800459c:	3301      	adds	r3, #1
 800459e:	b2db      	uxtb	r3, r3
 80045a0:	b25a      	sxtb	r2, r3
 80045a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80045a8:	2301      	movs	r3, #1
 80045aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80045ac:	e001      	b.n	80045b2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80045ae:	2300      	movs	r3, #0
 80045b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80045b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045b4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80045b6:	697b      	ldr	r3, [r7, #20]
 80045b8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80045bc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80045be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80045c0:	4618      	mov	r0, r3
 80045c2:	3740      	adds	r7, #64	@ 0x40
 80045c4:	46bd      	mov	sp, r7
 80045c6:	bd80      	pop	{r7, pc}

080045c8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b08c      	sub	sp, #48	@ 0x30
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	60f8      	str	r0, [r7, #12]
 80045d0:	60b9      	str	r1, [r7, #8]
 80045d2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80045d4:	2300      	movs	r3, #0
 80045d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80045dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d10b      	bne.n	80045fa <xQueueReceive+0x32>
	__asm volatile
 80045e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045e6:	f383 8811 	msr	BASEPRI, r3
 80045ea:	f3bf 8f6f 	isb	sy
 80045ee:	f3bf 8f4f 	dsb	sy
 80045f2:	623b      	str	r3, [r7, #32]
}
 80045f4:	bf00      	nop
 80045f6:	bf00      	nop
 80045f8:	e7fd      	b.n	80045f6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80045fa:	68bb      	ldr	r3, [r7, #8]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d103      	bne.n	8004608 <xQueueReceive+0x40>
 8004600:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004602:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004604:	2b00      	cmp	r3, #0
 8004606:	d101      	bne.n	800460c <xQueueReceive+0x44>
 8004608:	2301      	movs	r3, #1
 800460a:	e000      	b.n	800460e <xQueueReceive+0x46>
 800460c:	2300      	movs	r3, #0
 800460e:	2b00      	cmp	r3, #0
 8004610:	d10b      	bne.n	800462a <xQueueReceive+0x62>
	__asm volatile
 8004612:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004616:	f383 8811 	msr	BASEPRI, r3
 800461a:	f3bf 8f6f 	isb	sy
 800461e:	f3bf 8f4f 	dsb	sy
 8004622:	61fb      	str	r3, [r7, #28]
}
 8004624:	bf00      	nop
 8004626:	bf00      	nop
 8004628:	e7fd      	b.n	8004626 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800462a:	f001 f99d 	bl	8005968 <xTaskGetSchedulerState>
 800462e:	4603      	mov	r3, r0
 8004630:	2b00      	cmp	r3, #0
 8004632:	d102      	bne.n	800463a <xQueueReceive+0x72>
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d101      	bne.n	800463e <xQueueReceive+0x76>
 800463a:	2301      	movs	r3, #1
 800463c:	e000      	b.n	8004640 <xQueueReceive+0x78>
 800463e:	2300      	movs	r3, #0
 8004640:	2b00      	cmp	r3, #0
 8004642:	d10b      	bne.n	800465c <xQueueReceive+0x94>
	__asm volatile
 8004644:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004648:	f383 8811 	msr	BASEPRI, r3
 800464c:	f3bf 8f6f 	isb	sy
 8004650:	f3bf 8f4f 	dsb	sy
 8004654:	61bb      	str	r3, [r7, #24]
}
 8004656:	bf00      	nop
 8004658:	bf00      	nop
 800465a:	e7fd      	b.n	8004658 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800465c:	f001 fff4 	bl	8006648 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004660:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004662:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004664:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004668:	2b00      	cmp	r3, #0
 800466a:	d01f      	beq.n	80046ac <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800466c:	68b9      	ldr	r1, [r7, #8]
 800466e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004670:	f000 fa1e 	bl	8004ab0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004676:	1e5a      	subs	r2, r3, #1
 8004678:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800467a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800467c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800467e:	691b      	ldr	r3, [r3, #16]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d00f      	beq.n	80046a4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004684:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004686:	3310      	adds	r3, #16
 8004688:	4618      	mov	r0, r3
 800468a:	f000 ffa7 	bl	80055dc <xTaskRemoveFromEventList>
 800468e:	4603      	mov	r3, r0
 8004690:	2b00      	cmp	r3, #0
 8004692:	d007      	beq.n	80046a4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004694:	4b3c      	ldr	r3, [pc, #240]	@ (8004788 <xQueueReceive+0x1c0>)
 8004696:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800469a:	601a      	str	r2, [r3, #0]
 800469c:	f3bf 8f4f 	dsb	sy
 80046a0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80046a4:	f002 f802 	bl	80066ac <vPortExitCritical>
				return pdPASS;
 80046a8:	2301      	movs	r3, #1
 80046aa:	e069      	b.n	8004780 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d103      	bne.n	80046ba <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80046b2:	f001 fffb 	bl	80066ac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80046b6:	2300      	movs	r3, #0
 80046b8:	e062      	b.n	8004780 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80046ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d106      	bne.n	80046ce <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80046c0:	f107 0310 	add.w	r3, r7, #16
 80046c4:	4618      	mov	r0, r3
 80046c6:	f000 ffed 	bl	80056a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80046ca:	2301      	movs	r3, #1
 80046cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80046ce:	f001 ffed 	bl	80066ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80046d2:	f000 fd55 	bl	8005180 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80046d6:	f001 ffb7 	bl	8006648 <vPortEnterCritical>
 80046da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046dc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80046e0:	b25b      	sxtb	r3, r3
 80046e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046e6:	d103      	bne.n	80046f0 <xQueueReceive+0x128>
 80046e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046ea:	2200      	movs	r2, #0
 80046ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80046f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046f2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80046f6:	b25b      	sxtb	r3, r3
 80046f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046fc:	d103      	bne.n	8004706 <xQueueReceive+0x13e>
 80046fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004700:	2200      	movs	r2, #0
 8004702:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004706:	f001 ffd1 	bl	80066ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800470a:	1d3a      	adds	r2, r7, #4
 800470c:	f107 0310 	add.w	r3, r7, #16
 8004710:	4611      	mov	r1, r2
 8004712:	4618      	mov	r0, r3
 8004714:	f000 ffdc 	bl	80056d0 <xTaskCheckForTimeOut>
 8004718:	4603      	mov	r3, r0
 800471a:	2b00      	cmp	r3, #0
 800471c:	d123      	bne.n	8004766 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800471e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004720:	f000 fa3e 	bl	8004ba0 <prvIsQueueEmpty>
 8004724:	4603      	mov	r3, r0
 8004726:	2b00      	cmp	r3, #0
 8004728:	d017      	beq.n	800475a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800472a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800472c:	3324      	adds	r3, #36	@ 0x24
 800472e:	687a      	ldr	r2, [r7, #4]
 8004730:	4611      	mov	r1, r2
 8004732:	4618      	mov	r0, r3
 8004734:	f000 ff00 	bl	8005538 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004738:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800473a:	f000 f9df 	bl	8004afc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800473e:	f000 fd2d 	bl	800519c <xTaskResumeAll>
 8004742:	4603      	mov	r3, r0
 8004744:	2b00      	cmp	r3, #0
 8004746:	d189      	bne.n	800465c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004748:	4b0f      	ldr	r3, [pc, #60]	@ (8004788 <xQueueReceive+0x1c0>)
 800474a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800474e:	601a      	str	r2, [r3, #0]
 8004750:	f3bf 8f4f 	dsb	sy
 8004754:	f3bf 8f6f 	isb	sy
 8004758:	e780      	b.n	800465c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800475a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800475c:	f000 f9ce 	bl	8004afc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004760:	f000 fd1c 	bl	800519c <xTaskResumeAll>
 8004764:	e77a      	b.n	800465c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004766:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004768:	f000 f9c8 	bl	8004afc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800476c:	f000 fd16 	bl	800519c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004770:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004772:	f000 fa15 	bl	8004ba0 <prvIsQueueEmpty>
 8004776:	4603      	mov	r3, r0
 8004778:	2b00      	cmp	r3, #0
 800477a:	f43f af6f 	beq.w	800465c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800477e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004780:	4618      	mov	r0, r3
 8004782:	3730      	adds	r7, #48	@ 0x30
 8004784:	46bd      	mov	sp, r7
 8004786:	bd80      	pop	{r7, pc}
 8004788:	e000ed04 	.word	0xe000ed04

0800478c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b08e      	sub	sp, #56	@ 0x38
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
 8004794:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8004796:	2300      	movs	r3, #0
 8004798:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800479e:	2300      	movs	r3, #0
 80047a0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80047a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d10b      	bne.n	80047c0 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80047a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047ac:	f383 8811 	msr	BASEPRI, r3
 80047b0:	f3bf 8f6f 	isb	sy
 80047b4:	f3bf 8f4f 	dsb	sy
 80047b8:	623b      	str	r3, [r7, #32]
}
 80047ba:	bf00      	nop
 80047bc:	bf00      	nop
 80047be:	e7fd      	b.n	80047bc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80047c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d00b      	beq.n	80047e0 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80047c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047cc:	f383 8811 	msr	BASEPRI, r3
 80047d0:	f3bf 8f6f 	isb	sy
 80047d4:	f3bf 8f4f 	dsb	sy
 80047d8:	61fb      	str	r3, [r7, #28]
}
 80047da:	bf00      	nop
 80047dc:	bf00      	nop
 80047de:	e7fd      	b.n	80047dc <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80047e0:	f001 f8c2 	bl	8005968 <xTaskGetSchedulerState>
 80047e4:	4603      	mov	r3, r0
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d102      	bne.n	80047f0 <xQueueSemaphoreTake+0x64>
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d101      	bne.n	80047f4 <xQueueSemaphoreTake+0x68>
 80047f0:	2301      	movs	r3, #1
 80047f2:	e000      	b.n	80047f6 <xQueueSemaphoreTake+0x6a>
 80047f4:	2300      	movs	r3, #0
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d10b      	bne.n	8004812 <xQueueSemaphoreTake+0x86>
	__asm volatile
 80047fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047fe:	f383 8811 	msr	BASEPRI, r3
 8004802:	f3bf 8f6f 	isb	sy
 8004806:	f3bf 8f4f 	dsb	sy
 800480a:	61bb      	str	r3, [r7, #24]
}
 800480c:	bf00      	nop
 800480e:	bf00      	nop
 8004810:	e7fd      	b.n	800480e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004812:	f001 ff19 	bl	8006648 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8004816:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004818:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800481a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800481c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800481e:	2b00      	cmp	r3, #0
 8004820:	d024      	beq.n	800486c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8004822:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004824:	1e5a      	subs	r2, r3, #1
 8004826:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004828:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800482a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d104      	bne.n	800483c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8004832:	f001 fa13 	bl	8005c5c <pvTaskIncrementMutexHeldCount>
 8004836:	4602      	mov	r2, r0
 8004838:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800483a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800483c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800483e:	691b      	ldr	r3, [r3, #16]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d00f      	beq.n	8004864 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004844:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004846:	3310      	adds	r3, #16
 8004848:	4618      	mov	r0, r3
 800484a:	f000 fec7 	bl	80055dc <xTaskRemoveFromEventList>
 800484e:	4603      	mov	r3, r0
 8004850:	2b00      	cmp	r3, #0
 8004852:	d007      	beq.n	8004864 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004854:	4b54      	ldr	r3, [pc, #336]	@ (80049a8 <xQueueSemaphoreTake+0x21c>)
 8004856:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800485a:	601a      	str	r2, [r3, #0]
 800485c:	f3bf 8f4f 	dsb	sy
 8004860:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004864:	f001 ff22 	bl	80066ac <vPortExitCritical>
				return pdPASS;
 8004868:	2301      	movs	r3, #1
 800486a:	e098      	b.n	800499e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d112      	bne.n	8004898 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8004872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004874:	2b00      	cmp	r3, #0
 8004876:	d00b      	beq.n	8004890 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8004878:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800487c:	f383 8811 	msr	BASEPRI, r3
 8004880:	f3bf 8f6f 	isb	sy
 8004884:	f3bf 8f4f 	dsb	sy
 8004888:	617b      	str	r3, [r7, #20]
}
 800488a:	bf00      	nop
 800488c:	bf00      	nop
 800488e:	e7fd      	b.n	800488c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8004890:	f001 ff0c 	bl	80066ac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004894:	2300      	movs	r3, #0
 8004896:	e082      	b.n	800499e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004898:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800489a:	2b00      	cmp	r3, #0
 800489c:	d106      	bne.n	80048ac <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800489e:	f107 030c 	add.w	r3, r7, #12
 80048a2:	4618      	mov	r0, r3
 80048a4:	f000 fefe 	bl	80056a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80048a8:	2301      	movs	r3, #1
 80048aa:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80048ac:	f001 fefe 	bl	80066ac <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80048b0:	f000 fc66 	bl	8005180 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80048b4:	f001 fec8 	bl	8006648 <vPortEnterCritical>
 80048b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048ba:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80048be:	b25b      	sxtb	r3, r3
 80048c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048c4:	d103      	bne.n	80048ce <xQueueSemaphoreTake+0x142>
 80048c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048c8:	2200      	movs	r2, #0
 80048ca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80048ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048d0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80048d4:	b25b      	sxtb	r3, r3
 80048d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048da:	d103      	bne.n	80048e4 <xQueueSemaphoreTake+0x158>
 80048dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048de:	2200      	movs	r2, #0
 80048e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80048e4:	f001 fee2 	bl	80066ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80048e8:	463a      	mov	r2, r7
 80048ea:	f107 030c 	add.w	r3, r7, #12
 80048ee:	4611      	mov	r1, r2
 80048f0:	4618      	mov	r0, r3
 80048f2:	f000 feed 	bl	80056d0 <xTaskCheckForTimeOut>
 80048f6:	4603      	mov	r3, r0
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d132      	bne.n	8004962 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80048fc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80048fe:	f000 f94f 	bl	8004ba0 <prvIsQueueEmpty>
 8004902:	4603      	mov	r3, r0
 8004904:	2b00      	cmp	r3, #0
 8004906:	d026      	beq.n	8004956 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004908:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d109      	bne.n	8004924 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8004910:	f001 fe9a 	bl	8006648 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004914:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004916:	689b      	ldr	r3, [r3, #8]
 8004918:	4618      	mov	r0, r3
 800491a:	f001 f843 	bl	80059a4 <xTaskPriorityInherit>
 800491e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8004920:	f001 fec4 	bl	80066ac <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004924:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004926:	3324      	adds	r3, #36	@ 0x24
 8004928:	683a      	ldr	r2, [r7, #0]
 800492a:	4611      	mov	r1, r2
 800492c:	4618      	mov	r0, r3
 800492e:	f000 fe03 	bl	8005538 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004932:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004934:	f000 f8e2 	bl	8004afc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004938:	f000 fc30 	bl	800519c <xTaskResumeAll>
 800493c:	4603      	mov	r3, r0
 800493e:	2b00      	cmp	r3, #0
 8004940:	f47f af67 	bne.w	8004812 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8004944:	4b18      	ldr	r3, [pc, #96]	@ (80049a8 <xQueueSemaphoreTake+0x21c>)
 8004946:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800494a:	601a      	str	r2, [r3, #0]
 800494c:	f3bf 8f4f 	dsb	sy
 8004950:	f3bf 8f6f 	isb	sy
 8004954:	e75d      	b.n	8004812 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8004956:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004958:	f000 f8d0 	bl	8004afc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800495c:	f000 fc1e 	bl	800519c <xTaskResumeAll>
 8004960:	e757      	b.n	8004812 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8004962:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004964:	f000 f8ca 	bl	8004afc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004968:	f000 fc18 	bl	800519c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800496c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800496e:	f000 f917 	bl	8004ba0 <prvIsQueueEmpty>
 8004972:	4603      	mov	r3, r0
 8004974:	2b00      	cmp	r3, #0
 8004976:	f43f af4c 	beq.w	8004812 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800497a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800497c:	2b00      	cmp	r3, #0
 800497e:	d00d      	beq.n	800499c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8004980:	f001 fe62 	bl	8006648 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8004984:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004986:	f000 f811 	bl	80049ac <prvGetDisinheritPriorityAfterTimeout>
 800498a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800498c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800498e:	689b      	ldr	r3, [r3, #8]
 8004990:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004992:	4618      	mov	r0, r3
 8004994:	f001 f8de 	bl	8005b54 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8004998:	f001 fe88 	bl	80066ac <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800499c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800499e:	4618      	mov	r0, r3
 80049a0:	3738      	adds	r7, #56	@ 0x38
 80049a2:	46bd      	mov	sp, r7
 80049a4:	bd80      	pop	{r7, pc}
 80049a6:	bf00      	nop
 80049a8:	e000ed04 	.word	0xe000ed04

080049ac <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80049ac:	b480      	push	{r7}
 80049ae:	b085      	sub	sp, #20
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d006      	beq.n	80049ca <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80049c6:	60fb      	str	r3, [r7, #12]
 80049c8:	e001      	b.n	80049ce <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80049ca:	2300      	movs	r3, #0
 80049cc:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80049ce:	68fb      	ldr	r3, [r7, #12]
	}
 80049d0:	4618      	mov	r0, r3
 80049d2:	3714      	adds	r7, #20
 80049d4:	46bd      	mov	sp, r7
 80049d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049da:	4770      	bx	lr

080049dc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b086      	sub	sp, #24
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	60f8      	str	r0, [r7, #12]
 80049e4:	60b9      	str	r1, [r7, #8]
 80049e6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80049e8:	2300      	movs	r3, #0
 80049ea:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049f0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d10d      	bne.n	8004a16 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d14d      	bne.n	8004a9e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	689b      	ldr	r3, [r3, #8]
 8004a06:	4618      	mov	r0, r3
 8004a08:	f001 f834 	bl	8005a74 <xTaskPriorityDisinherit>
 8004a0c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	2200      	movs	r2, #0
 8004a12:	609a      	str	r2, [r3, #8]
 8004a14:	e043      	b.n	8004a9e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d119      	bne.n	8004a50 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	6858      	ldr	r0, [r3, #4]
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a24:	461a      	mov	r2, r3
 8004a26:	68b9      	ldr	r1, [r7, #8]
 8004a28:	f002 f9aa 	bl	8006d80 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	685a      	ldr	r2, [r3, #4]
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a34:	441a      	add	r2, r3
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	685a      	ldr	r2, [r3, #4]
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	689b      	ldr	r3, [r3, #8]
 8004a42:	429a      	cmp	r2, r3
 8004a44:	d32b      	bcc.n	8004a9e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681a      	ldr	r2, [r3, #0]
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	605a      	str	r2, [r3, #4]
 8004a4e:	e026      	b.n	8004a9e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	68d8      	ldr	r0, [r3, #12]
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a58:	461a      	mov	r2, r3
 8004a5a:	68b9      	ldr	r1, [r7, #8]
 8004a5c:	f002 f990 	bl	8006d80 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	68da      	ldr	r2, [r3, #12]
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a68:	425b      	negs	r3, r3
 8004a6a:	441a      	add	r2, r3
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	68da      	ldr	r2, [r3, #12]
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	429a      	cmp	r2, r3
 8004a7a:	d207      	bcs.n	8004a8c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	689a      	ldr	r2, [r3, #8]
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a84:	425b      	negs	r3, r3
 8004a86:	441a      	add	r2, r3
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2b02      	cmp	r3, #2
 8004a90:	d105      	bne.n	8004a9e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004a92:	693b      	ldr	r3, [r7, #16]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d002      	beq.n	8004a9e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004a98:	693b      	ldr	r3, [r7, #16]
 8004a9a:	3b01      	subs	r3, #1
 8004a9c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004a9e:	693b      	ldr	r3, [r7, #16]
 8004aa0:	1c5a      	adds	r2, r3, #1
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8004aa6:	697b      	ldr	r3, [r7, #20]
}
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	3718      	adds	r7, #24
 8004aac:	46bd      	mov	sp, r7
 8004aae:	bd80      	pop	{r7, pc}

08004ab0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b082      	sub	sp, #8
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
 8004ab8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d018      	beq.n	8004af4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	68da      	ldr	r2, [r3, #12]
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aca:	441a      	add	r2, r3
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	68da      	ldr	r2, [r3, #12]
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	689b      	ldr	r3, [r3, #8]
 8004ad8:	429a      	cmp	r2, r3
 8004ada:	d303      	bcc.n	8004ae4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681a      	ldr	r2, [r3, #0]
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	68d9      	ldr	r1, [r3, #12]
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aec:	461a      	mov	r2, r3
 8004aee:	6838      	ldr	r0, [r7, #0]
 8004af0:	f002 f946 	bl	8006d80 <memcpy>
	}
}
 8004af4:	bf00      	nop
 8004af6:	3708      	adds	r7, #8
 8004af8:	46bd      	mov	sp, r7
 8004afa:	bd80      	pop	{r7, pc}

08004afc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b084      	sub	sp, #16
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004b04:	f001 fda0 	bl	8006648 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004b0e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004b10:	e011      	b.n	8004b36 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d012      	beq.n	8004b40 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	3324      	adds	r3, #36	@ 0x24
 8004b1e:	4618      	mov	r0, r3
 8004b20:	f000 fd5c 	bl	80055dc <xTaskRemoveFromEventList>
 8004b24:	4603      	mov	r3, r0
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d001      	beq.n	8004b2e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004b2a:	f000 fe35 	bl	8005798 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004b2e:	7bfb      	ldrb	r3, [r7, #15]
 8004b30:	3b01      	subs	r3, #1
 8004b32:	b2db      	uxtb	r3, r3
 8004b34:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004b36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	dce9      	bgt.n	8004b12 <prvUnlockQueue+0x16>
 8004b3e:	e000      	b.n	8004b42 <prvUnlockQueue+0x46>
					break;
 8004b40:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	22ff      	movs	r2, #255	@ 0xff
 8004b46:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8004b4a:	f001 fdaf 	bl	80066ac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004b4e:	f001 fd7b 	bl	8006648 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004b58:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004b5a:	e011      	b.n	8004b80 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	691b      	ldr	r3, [r3, #16]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d012      	beq.n	8004b8a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	3310      	adds	r3, #16
 8004b68:	4618      	mov	r0, r3
 8004b6a:	f000 fd37 	bl	80055dc <xTaskRemoveFromEventList>
 8004b6e:	4603      	mov	r3, r0
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d001      	beq.n	8004b78 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004b74:	f000 fe10 	bl	8005798 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004b78:	7bbb      	ldrb	r3, [r7, #14]
 8004b7a:	3b01      	subs	r3, #1
 8004b7c:	b2db      	uxtb	r3, r3
 8004b7e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004b80:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	dce9      	bgt.n	8004b5c <prvUnlockQueue+0x60>
 8004b88:	e000      	b.n	8004b8c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004b8a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	22ff      	movs	r2, #255	@ 0xff
 8004b90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004b94:	f001 fd8a 	bl	80066ac <vPortExitCritical>
}
 8004b98:	bf00      	nop
 8004b9a:	3710      	adds	r7, #16
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	bd80      	pop	{r7, pc}

08004ba0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b084      	sub	sp, #16
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004ba8:	f001 fd4e 	bl	8006648 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d102      	bne.n	8004bba <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004bb4:	2301      	movs	r3, #1
 8004bb6:	60fb      	str	r3, [r7, #12]
 8004bb8:	e001      	b.n	8004bbe <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004bba:	2300      	movs	r3, #0
 8004bbc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004bbe:	f001 fd75 	bl	80066ac <vPortExitCritical>

	return xReturn;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
}
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	3710      	adds	r7, #16
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bd80      	pop	{r7, pc}

08004bcc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b084      	sub	sp, #16
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004bd4:	f001 fd38 	bl	8006648 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004be0:	429a      	cmp	r2, r3
 8004be2:	d102      	bne.n	8004bea <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004be4:	2301      	movs	r3, #1
 8004be6:	60fb      	str	r3, [r7, #12]
 8004be8:	e001      	b.n	8004bee <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004bea:	2300      	movs	r3, #0
 8004bec:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004bee:	f001 fd5d 	bl	80066ac <vPortExitCritical>

	return xReturn;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
}
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	3710      	adds	r7, #16
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	bd80      	pop	{r7, pc}

08004bfc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004bfc:	b480      	push	{r7}
 8004bfe:	b085      	sub	sp, #20
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
 8004c04:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004c06:	2300      	movs	r3, #0
 8004c08:	60fb      	str	r3, [r7, #12]
 8004c0a:	e014      	b.n	8004c36 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004c0c:	4a0f      	ldr	r2, [pc, #60]	@ (8004c4c <vQueueAddToRegistry+0x50>)
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d10b      	bne.n	8004c30 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004c18:	490c      	ldr	r1, [pc, #48]	@ (8004c4c <vQueueAddToRegistry+0x50>)
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	683a      	ldr	r2, [r7, #0]
 8004c1e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004c22:	4a0a      	ldr	r2, [pc, #40]	@ (8004c4c <vQueueAddToRegistry+0x50>)
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	00db      	lsls	r3, r3, #3
 8004c28:	4413      	add	r3, r2
 8004c2a:	687a      	ldr	r2, [r7, #4]
 8004c2c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004c2e:	e006      	b.n	8004c3e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	3301      	adds	r3, #1
 8004c34:	60fb      	str	r3, [r7, #12]
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	2b07      	cmp	r3, #7
 8004c3a:	d9e7      	bls.n	8004c0c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004c3c:	bf00      	nop
 8004c3e:	bf00      	nop
 8004c40:	3714      	adds	r7, #20
 8004c42:	46bd      	mov	sp, r7
 8004c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c48:	4770      	bx	lr
 8004c4a:	bf00      	nop
 8004c4c:	20000dac 	.word	0x20000dac

08004c50 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b086      	sub	sp, #24
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	60f8      	str	r0, [r7, #12]
 8004c58:	60b9      	str	r1, [r7, #8]
 8004c5a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004c60:	f001 fcf2 	bl	8006648 <vPortEnterCritical>
 8004c64:	697b      	ldr	r3, [r7, #20]
 8004c66:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004c6a:	b25b      	sxtb	r3, r3
 8004c6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c70:	d103      	bne.n	8004c7a <vQueueWaitForMessageRestricted+0x2a>
 8004c72:	697b      	ldr	r3, [r7, #20]
 8004c74:	2200      	movs	r2, #0
 8004c76:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004c7a:	697b      	ldr	r3, [r7, #20]
 8004c7c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004c80:	b25b      	sxtb	r3, r3
 8004c82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c86:	d103      	bne.n	8004c90 <vQueueWaitForMessageRestricted+0x40>
 8004c88:	697b      	ldr	r3, [r7, #20]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004c90:	f001 fd0c 	bl	80066ac <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004c94:	697b      	ldr	r3, [r7, #20]
 8004c96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d106      	bne.n	8004caa <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004c9c:	697b      	ldr	r3, [r7, #20]
 8004c9e:	3324      	adds	r3, #36	@ 0x24
 8004ca0:	687a      	ldr	r2, [r7, #4]
 8004ca2:	68b9      	ldr	r1, [r7, #8]
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	f000 fc6d 	bl	8005584 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004caa:	6978      	ldr	r0, [r7, #20]
 8004cac:	f7ff ff26 	bl	8004afc <prvUnlockQueue>
	}
 8004cb0:	bf00      	nop
 8004cb2:	3718      	adds	r7, #24
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	bd80      	pop	{r7, pc}

08004cb8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b08e      	sub	sp, #56	@ 0x38
 8004cbc:	af04      	add	r7, sp, #16
 8004cbe:	60f8      	str	r0, [r7, #12]
 8004cc0:	60b9      	str	r1, [r7, #8]
 8004cc2:	607a      	str	r2, [r7, #4]
 8004cc4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004cc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d10b      	bne.n	8004ce4 <xTaskCreateStatic+0x2c>
	__asm volatile
 8004ccc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cd0:	f383 8811 	msr	BASEPRI, r3
 8004cd4:	f3bf 8f6f 	isb	sy
 8004cd8:	f3bf 8f4f 	dsb	sy
 8004cdc:	623b      	str	r3, [r7, #32]
}
 8004cde:	bf00      	nop
 8004ce0:	bf00      	nop
 8004ce2:	e7fd      	b.n	8004ce0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004ce4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d10b      	bne.n	8004d02 <xTaskCreateStatic+0x4a>
	__asm volatile
 8004cea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cee:	f383 8811 	msr	BASEPRI, r3
 8004cf2:	f3bf 8f6f 	isb	sy
 8004cf6:	f3bf 8f4f 	dsb	sy
 8004cfa:	61fb      	str	r3, [r7, #28]
}
 8004cfc:	bf00      	nop
 8004cfe:	bf00      	nop
 8004d00:	e7fd      	b.n	8004cfe <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004d02:	23a8      	movs	r3, #168	@ 0xa8
 8004d04:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004d06:	693b      	ldr	r3, [r7, #16]
 8004d08:	2ba8      	cmp	r3, #168	@ 0xa8
 8004d0a:	d00b      	beq.n	8004d24 <xTaskCreateStatic+0x6c>
	__asm volatile
 8004d0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d10:	f383 8811 	msr	BASEPRI, r3
 8004d14:	f3bf 8f6f 	isb	sy
 8004d18:	f3bf 8f4f 	dsb	sy
 8004d1c:	61bb      	str	r3, [r7, #24]
}
 8004d1e:	bf00      	nop
 8004d20:	bf00      	nop
 8004d22:	e7fd      	b.n	8004d20 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004d24:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004d26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d01e      	beq.n	8004d6a <xTaskCreateStatic+0xb2>
 8004d2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d01b      	beq.n	8004d6a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004d32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d34:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d38:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004d3a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004d3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d3e:	2202      	movs	r2, #2
 8004d40:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004d44:	2300      	movs	r3, #0
 8004d46:	9303      	str	r3, [sp, #12]
 8004d48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d4a:	9302      	str	r3, [sp, #8]
 8004d4c:	f107 0314 	add.w	r3, r7, #20
 8004d50:	9301      	str	r3, [sp, #4]
 8004d52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d54:	9300      	str	r3, [sp, #0]
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	687a      	ldr	r2, [r7, #4]
 8004d5a:	68b9      	ldr	r1, [r7, #8]
 8004d5c:	68f8      	ldr	r0, [r7, #12]
 8004d5e:	f000 f851 	bl	8004e04 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004d62:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004d64:	f000 f8f6 	bl	8004f54 <prvAddNewTaskToReadyList>
 8004d68:	e001      	b.n	8004d6e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004d6e:	697b      	ldr	r3, [r7, #20]
	}
 8004d70:	4618      	mov	r0, r3
 8004d72:	3728      	adds	r7, #40	@ 0x28
 8004d74:	46bd      	mov	sp, r7
 8004d76:	bd80      	pop	{r7, pc}

08004d78 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b08c      	sub	sp, #48	@ 0x30
 8004d7c:	af04      	add	r7, sp, #16
 8004d7e:	60f8      	str	r0, [r7, #12]
 8004d80:	60b9      	str	r1, [r7, #8]
 8004d82:	603b      	str	r3, [r7, #0]
 8004d84:	4613      	mov	r3, r2
 8004d86:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004d88:	88fb      	ldrh	r3, [r7, #6]
 8004d8a:	009b      	lsls	r3, r3, #2
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	f001 fd7d 	bl	800688c <pvPortMalloc>
 8004d92:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004d94:	697b      	ldr	r3, [r7, #20]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d00e      	beq.n	8004db8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004d9a:	20a8      	movs	r0, #168	@ 0xa8
 8004d9c:	f001 fd76 	bl	800688c <pvPortMalloc>
 8004da0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004da2:	69fb      	ldr	r3, [r7, #28]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d003      	beq.n	8004db0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004da8:	69fb      	ldr	r3, [r7, #28]
 8004daa:	697a      	ldr	r2, [r7, #20]
 8004dac:	631a      	str	r2, [r3, #48]	@ 0x30
 8004dae:	e005      	b.n	8004dbc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004db0:	6978      	ldr	r0, [r7, #20]
 8004db2:	f001 fe39 	bl	8006a28 <vPortFree>
 8004db6:	e001      	b.n	8004dbc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004db8:	2300      	movs	r3, #0
 8004dba:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004dbc:	69fb      	ldr	r3, [r7, #28]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d017      	beq.n	8004df2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004dc2:	69fb      	ldr	r3, [r7, #28]
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004dca:	88fa      	ldrh	r2, [r7, #6]
 8004dcc:	2300      	movs	r3, #0
 8004dce:	9303      	str	r3, [sp, #12]
 8004dd0:	69fb      	ldr	r3, [r7, #28]
 8004dd2:	9302      	str	r3, [sp, #8]
 8004dd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dd6:	9301      	str	r3, [sp, #4]
 8004dd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dda:	9300      	str	r3, [sp, #0]
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	68b9      	ldr	r1, [r7, #8]
 8004de0:	68f8      	ldr	r0, [r7, #12]
 8004de2:	f000 f80f 	bl	8004e04 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004de6:	69f8      	ldr	r0, [r7, #28]
 8004de8:	f000 f8b4 	bl	8004f54 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004dec:	2301      	movs	r3, #1
 8004dee:	61bb      	str	r3, [r7, #24]
 8004df0:	e002      	b.n	8004df8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004df2:	f04f 33ff 	mov.w	r3, #4294967295
 8004df6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004df8:	69bb      	ldr	r3, [r7, #24]
	}
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	3720      	adds	r7, #32
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	bd80      	pop	{r7, pc}
	...

08004e04 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b088      	sub	sp, #32
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	60f8      	str	r0, [r7, #12]
 8004e0c:	60b9      	str	r1, [r7, #8]
 8004e0e:	607a      	str	r2, [r7, #4]
 8004e10:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004e12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e14:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	009b      	lsls	r3, r3, #2
 8004e1a:	461a      	mov	r2, r3
 8004e1c:	21a5      	movs	r1, #165	@ 0xa5
 8004e1e:	f001 ff23 	bl	8006c68 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004e22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e24:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004e2c:	3b01      	subs	r3, #1
 8004e2e:	009b      	lsls	r3, r3, #2
 8004e30:	4413      	add	r3, r2
 8004e32:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004e34:	69bb      	ldr	r3, [r7, #24]
 8004e36:	f023 0307 	bic.w	r3, r3, #7
 8004e3a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004e3c:	69bb      	ldr	r3, [r7, #24]
 8004e3e:	f003 0307 	and.w	r3, r3, #7
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d00b      	beq.n	8004e5e <prvInitialiseNewTask+0x5a>
	__asm volatile
 8004e46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e4a:	f383 8811 	msr	BASEPRI, r3
 8004e4e:	f3bf 8f6f 	isb	sy
 8004e52:	f3bf 8f4f 	dsb	sy
 8004e56:	617b      	str	r3, [r7, #20]
}
 8004e58:	bf00      	nop
 8004e5a:	bf00      	nop
 8004e5c:	e7fd      	b.n	8004e5a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004e5e:	68bb      	ldr	r3, [r7, #8]
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d01f      	beq.n	8004ea4 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004e64:	2300      	movs	r3, #0
 8004e66:	61fb      	str	r3, [r7, #28]
 8004e68:	e012      	b.n	8004e90 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004e6a:	68ba      	ldr	r2, [r7, #8]
 8004e6c:	69fb      	ldr	r3, [r7, #28]
 8004e6e:	4413      	add	r3, r2
 8004e70:	7819      	ldrb	r1, [r3, #0]
 8004e72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e74:	69fb      	ldr	r3, [r7, #28]
 8004e76:	4413      	add	r3, r2
 8004e78:	3334      	adds	r3, #52	@ 0x34
 8004e7a:	460a      	mov	r2, r1
 8004e7c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004e7e:	68ba      	ldr	r2, [r7, #8]
 8004e80:	69fb      	ldr	r3, [r7, #28]
 8004e82:	4413      	add	r3, r2
 8004e84:	781b      	ldrb	r3, [r3, #0]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d006      	beq.n	8004e98 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004e8a:	69fb      	ldr	r3, [r7, #28]
 8004e8c:	3301      	adds	r3, #1
 8004e8e:	61fb      	str	r3, [r7, #28]
 8004e90:	69fb      	ldr	r3, [r7, #28]
 8004e92:	2b0f      	cmp	r3, #15
 8004e94:	d9e9      	bls.n	8004e6a <prvInitialiseNewTask+0x66>
 8004e96:	e000      	b.n	8004e9a <prvInitialiseNewTask+0x96>
			{
				break;
 8004e98:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004e9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004ea2:	e003      	b.n	8004eac <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004ea4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004eac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004eae:	2b37      	cmp	r3, #55	@ 0x37
 8004eb0:	d901      	bls.n	8004eb6 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004eb2:	2337      	movs	r3, #55	@ 0x37
 8004eb4:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004eb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eb8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004eba:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004ebc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ebe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004ec0:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004ec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004ec8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eca:	3304      	adds	r3, #4
 8004ecc:	4618      	mov	r0, r3
 8004ece:	f7fe ffcf 	bl	8003e70 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004ed2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ed4:	3318      	adds	r3, #24
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	f7fe ffca 	bl	8003e70 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004edc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ede:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ee0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004ee2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ee4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004ee8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eea:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004eec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ef0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004ef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004efa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004efc:	2200      	movs	r2, #0
 8004efe:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004f02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f04:	3354      	adds	r3, #84	@ 0x54
 8004f06:	224c      	movs	r2, #76	@ 0x4c
 8004f08:	2100      	movs	r1, #0
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	f001 feac 	bl	8006c68 <memset>
 8004f10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f12:	4a0d      	ldr	r2, [pc, #52]	@ (8004f48 <prvInitialiseNewTask+0x144>)
 8004f14:	659a      	str	r2, [r3, #88]	@ 0x58
 8004f16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f18:	4a0c      	ldr	r2, [pc, #48]	@ (8004f4c <prvInitialiseNewTask+0x148>)
 8004f1a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004f1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f1e:	4a0c      	ldr	r2, [pc, #48]	@ (8004f50 <prvInitialiseNewTask+0x14c>)
 8004f20:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004f22:	683a      	ldr	r2, [r7, #0]
 8004f24:	68f9      	ldr	r1, [r7, #12]
 8004f26:	69b8      	ldr	r0, [r7, #24]
 8004f28:	f001 fa5a 	bl	80063e0 <pxPortInitialiseStack>
 8004f2c:	4602      	mov	r2, r0
 8004f2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f30:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004f32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d002      	beq.n	8004f3e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004f38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f3a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f3c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004f3e:	bf00      	nop
 8004f40:	3720      	adds	r7, #32
 8004f42:	46bd      	mov	sp, r7
 8004f44:	bd80      	pop	{r7, pc}
 8004f46:	bf00      	nop
 8004f48:	20005040 	.word	0x20005040
 8004f4c:	200050a8 	.word	0x200050a8
 8004f50:	20005110 	.word	0x20005110

08004f54 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b082      	sub	sp, #8
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004f5c:	f001 fb74 	bl	8006648 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004f60:	4b2d      	ldr	r3, [pc, #180]	@ (8005018 <prvAddNewTaskToReadyList+0xc4>)
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	3301      	adds	r3, #1
 8004f66:	4a2c      	ldr	r2, [pc, #176]	@ (8005018 <prvAddNewTaskToReadyList+0xc4>)
 8004f68:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004f6a:	4b2c      	ldr	r3, [pc, #176]	@ (800501c <prvAddNewTaskToReadyList+0xc8>)
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d109      	bne.n	8004f86 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004f72:	4a2a      	ldr	r2, [pc, #168]	@ (800501c <prvAddNewTaskToReadyList+0xc8>)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004f78:	4b27      	ldr	r3, [pc, #156]	@ (8005018 <prvAddNewTaskToReadyList+0xc4>)
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	2b01      	cmp	r3, #1
 8004f7e:	d110      	bne.n	8004fa2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004f80:	f000 fc2e 	bl	80057e0 <prvInitialiseTaskLists>
 8004f84:	e00d      	b.n	8004fa2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004f86:	4b26      	ldr	r3, [pc, #152]	@ (8005020 <prvAddNewTaskToReadyList+0xcc>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d109      	bne.n	8004fa2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004f8e:	4b23      	ldr	r3, [pc, #140]	@ (800501c <prvAddNewTaskToReadyList+0xc8>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f98:	429a      	cmp	r2, r3
 8004f9a:	d802      	bhi.n	8004fa2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004f9c:	4a1f      	ldr	r2, [pc, #124]	@ (800501c <prvAddNewTaskToReadyList+0xc8>)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004fa2:	4b20      	ldr	r3, [pc, #128]	@ (8005024 <prvAddNewTaskToReadyList+0xd0>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	3301      	adds	r3, #1
 8004fa8:	4a1e      	ldr	r2, [pc, #120]	@ (8005024 <prvAddNewTaskToReadyList+0xd0>)
 8004faa:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004fac:	4b1d      	ldr	r3, [pc, #116]	@ (8005024 <prvAddNewTaskToReadyList+0xd0>)
 8004fae:	681a      	ldr	r2, [r3, #0]
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004fb8:	4b1b      	ldr	r3, [pc, #108]	@ (8005028 <prvAddNewTaskToReadyList+0xd4>)
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	429a      	cmp	r2, r3
 8004fbe:	d903      	bls.n	8004fc8 <prvAddNewTaskToReadyList+0x74>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fc4:	4a18      	ldr	r2, [pc, #96]	@ (8005028 <prvAddNewTaskToReadyList+0xd4>)
 8004fc6:	6013      	str	r3, [r2, #0]
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004fcc:	4613      	mov	r3, r2
 8004fce:	009b      	lsls	r3, r3, #2
 8004fd0:	4413      	add	r3, r2
 8004fd2:	009b      	lsls	r3, r3, #2
 8004fd4:	4a15      	ldr	r2, [pc, #84]	@ (800502c <prvAddNewTaskToReadyList+0xd8>)
 8004fd6:	441a      	add	r2, r3
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	3304      	adds	r3, #4
 8004fdc:	4619      	mov	r1, r3
 8004fde:	4610      	mov	r0, r2
 8004fe0:	f7fe ff53 	bl	8003e8a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004fe4:	f001 fb62 	bl	80066ac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004fe8:	4b0d      	ldr	r3, [pc, #52]	@ (8005020 <prvAddNewTaskToReadyList+0xcc>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d00e      	beq.n	800500e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004ff0:	4b0a      	ldr	r3, [pc, #40]	@ (800501c <prvAddNewTaskToReadyList+0xc8>)
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ffa:	429a      	cmp	r2, r3
 8004ffc:	d207      	bcs.n	800500e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004ffe:	4b0c      	ldr	r3, [pc, #48]	@ (8005030 <prvAddNewTaskToReadyList+0xdc>)
 8005000:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005004:	601a      	str	r2, [r3, #0]
 8005006:	f3bf 8f4f 	dsb	sy
 800500a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800500e:	bf00      	nop
 8005010:	3708      	adds	r7, #8
 8005012:	46bd      	mov	sp, r7
 8005014:	bd80      	pop	{r7, pc}
 8005016:	bf00      	nop
 8005018:	200012c0 	.word	0x200012c0
 800501c:	20000dec 	.word	0x20000dec
 8005020:	200012cc 	.word	0x200012cc
 8005024:	200012dc 	.word	0x200012dc
 8005028:	200012c8 	.word	0x200012c8
 800502c:	20000df0 	.word	0x20000df0
 8005030:	e000ed04 	.word	0xe000ed04

08005034 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005034:	b580      	push	{r7, lr}
 8005036:	b084      	sub	sp, #16
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800503c:	2300      	movs	r3, #0
 800503e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d018      	beq.n	8005078 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005046:	4b14      	ldr	r3, [pc, #80]	@ (8005098 <vTaskDelay+0x64>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d00b      	beq.n	8005066 <vTaskDelay+0x32>
	__asm volatile
 800504e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005052:	f383 8811 	msr	BASEPRI, r3
 8005056:	f3bf 8f6f 	isb	sy
 800505a:	f3bf 8f4f 	dsb	sy
 800505e:	60bb      	str	r3, [r7, #8]
}
 8005060:	bf00      	nop
 8005062:	bf00      	nop
 8005064:	e7fd      	b.n	8005062 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005066:	f000 f88b 	bl	8005180 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800506a:	2100      	movs	r1, #0
 800506c:	6878      	ldr	r0, [r7, #4]
 800506e:	f000 fe09 	bl	8005c84 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005072:	f000 f893 	bl	800519c <xTaskResumeAll>
 8005076:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d107      	bne.n	800508e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800507e:	4b07      	ldr	r3, [pc, #28]	@ (800509c <vTaskDelay+0x68>)
 8005080:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005084:	601a      	str	r2, [r3, #0]
 8005086:	f3bf 8f4f 	dsb	sy
 800508a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800508e:	bf00      	nop
 8005090:	3710      	adds	r7, #16
 8005092:	46bd      	mov	sp, r7
 8005094:	bd80      	pop	{r7, pc}
 8005096:	bf00      	nop
 8005098:	200012e8 	.word	0x200012e8
 800509c:	e000ed04 	.word	0xe000ed04

080050a0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b08a      	sub	sp, #40	@ 0x28
 80050a4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80050a6:	2300      	movs	r3, #0
 80050a8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80050aa:	2300      	movs	r3, #0
 80050ac:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80050ae:	463a      	mov	r2, r7
 80050b0:	1d39      	adds	r1, r7, #4
 80050b2:	f107 0308 	add.w	r3, r7, #8
 80050b6:	4618      	mov	r0, r3
 80050b8:	f7fe fe86 	bl	8003dc8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80050bc:	6839      	ldr	r1, [r7, #0]
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	68ba      	ldr	r2, [r7, #8]
 80050c2:	9202      	str	r2, [sp, #8]
 80050c4:	9301      	str	r3, [sp, #4]
 80050c6:	2300      	movs	r3, #0
 80050c8:	9300      	str	r3, [sp, #0]
 80050ca:	2300      	movs	r3, #0
 80050cc:	460a      	mov	r2, r1
 80050ce:	4924      	ldr	r1, [pc, #144]	@ (8005160 <vTaskStartScheduler+0xc0>)
 80050d0:	4824      	ldr	r0, [pc, #144]	@ (8005164 <vTaskStartScheduler+0xc4>)
 80050d2:	f7ff fdf1 	bl	8004cb8 <xTaskCreateStatic>
 80050d6:	4603      	mov	r3, r0
 80050d8:	4a23      	ldr	r2, [pc, #140]	@ (8005168 <vTaskStartScheduler+0xc8>)
 80050da:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80050dc:	4b22      	ldr	r3, [pc, #136]	@ (8005168 <vTaskStartScheduler+0xc8>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d002      	beq.n	80050ea <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80050e4:	2301      	movs	r3, #1
 80050e6:	617b      	str	r3, [r7, #20]
 80050e8:	e001      	b.n	80050ee <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80050ea:	2300      	movs	r3, #0
 80050ec:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80050ee:	697b      	ldr	r3, [r7, #20]
 80050f0:	2b01      	cmp	r3, #1
 80050f2:	d102      	bne.n	80050fa <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80050f4:	f000 fe1a 	bl	8005d2c <xTimerCreateTimerTask>
 80050f8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80050fa:	697b      	ldr	r3, [r7, #20]
 80050fc:	2b01      	cmp	r3, #1
 80050fe:	d11b      	bne.n	8005138 <vTaskStartScheduler+0x98>
	__asm volatile
 8005100:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005104:	f383 8811 	msr	BASEPRI, r3
 8005108:	f3bf 8f6f 	isb	sy
 800510c:	f3bf 8f4f 	dsb	sy
 8005110:	613b      	str	r3, [r7, #16]
}
 8005112:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005114:	4b15      	ldr	r3, [pc, #84]	@ (800516c <vTaskStartScheduler+0xcc>)
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	3354      	adds	r3, #84	@ 0x54
 800511a:	4a15      	ldr	r2, [pc, #84]	@ (8005170 <vTaskStartScheduler+0xd0>)
 800511c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800511e:	4b15      	ldr	r3, [pc, #84]	@ (8005174 <vTaskStartScheduler+0xd4>)
 8005120:	f04f 32ff 	mov.w	r2, #4294967295
 8005124:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005126:	4b14      	ldr	r3, [pc, #80]	@ (8005178 <vTaskStartScheduler+0xd8>)
 8005128:	2201      	movs	r2, #1
 800512a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800512c:	4b13      	ldr	r3, [pc, #76]	@ (800517c <vTaskStartScheduler+0xdc>)
 800512e:	2200      	movs	r2, #0
 8005130:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005132:	f001 f9e5 	bl	8006500 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005136:	e00f      	b.n	8005158 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005138:	697b      	ldr	r3, [r7, #20]
 800513a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800513e:	d10b      	bne.n	8005158 <vTaskStartScheduler+0xb8>
	__asm volatile
 8005140:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005144:	f383 8811 	msr	BASEPRI, r3
 8005148:	f3bf 8f6f 	isb	sy
 800514c:	f3bf 8f4f 	dsb	sy
 8005150:	60fb      	str	r3, [r7, #12]
}
 8005152:	bf00      	nop
 8005154:	bf00      	nop
 8005156:	e7fd      	b.n	8005154 <vTaskStartScheduler+0xb4>
}
 8005158:	bf00      	nop
 800515a:	3718      	adds	r7, #24
 800515c:	46bd      	mov	sp, r7
 800515e:	bd80      	pop	{r7, pc}
 8005160:	08006eb4 	.word	0x08006eb4
 8005164:	080057b1 	.word	0x080057b1
 8005168:	200012e4 	.word	0x200012e4
 800516c:	20000dec 	.word	0x20000dec
 8005170:	20000040 	.word	0x20000040
 8005174:	200012e0 	.word	0x200012e0
 8005178:	200012cc 	.word	0x200012cc
 800517c:	200012c4 	.word	0x200012c4

08005180 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005180:	b480      	push	{r7}
 8005182:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005184:	4b04      	ldr	r3, [pc, #16]	@ (8005198 <vTaskSuspendAll+0x18>)
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	3301      	adds	r3, #1
 800518a:	4a03      	ldr	r2, [pc, #12]	@ (8005198 <vTaskSuspendAll+0x18>)
 800518c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800518e:	bf00      	nop
 8005190:	46bd      	mov	sp, r7
 8005192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005196:	4770      	bx	lr
 8005198:	200012e8 	.word	0x200012e8

0800519c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b084      	sub	sp, #16
 80051a0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80051a2:	2300      	movs	r3, #0
 80051a4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80051a6:	2300      	movs	r3, #0
 80051a8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80051aa:	4b42      	ldr	r3, [pc, #264]	@ (80052b4 <xTaskResumeAll+0x118>)
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d10b      	bne.n	80051ca <xTaskResumeAll+0x2e>
	__asm volatile
 80051b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051b6:	f383 8811 	msr	BASEPRI, r3
 80051ba:	f3bf 8f6f 	isb	sy
 80051be:	f3bf 8f4f 	dsb	sy
 80051c2:	603b      	str	r3, [r7, #0]
}
 80051c4:	bf00      	nop
 80051c6:	bf00      	nop
 80051c8:	e7fd      	b.n	80051c6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80051ca:	f001 fa3d 	bl	8006648 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80051ce:	4b39      	ldr	r3, [pc, #228]	@ (80052b4 <xTaskResumeAll+0x118>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	3b01      	subs	r3, #1
 80051d4:	4a37      	ldr	r2, [pc, #220]	@ (80052b4 <xTaskResumeAll+0x118>)
 80051d6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80051d8:	4b36      	ldr	r3, [pc, #216]	@ (80052b4 <xTaskResumeAll+0x118>)
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d162      	bne.n	80052a6 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80051e0:	4b35      	ldr	r3, [pc, #212]	@ (80052b8 <xTaskResumeAll+0x11c>)
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d05e      	beq.n	80052a6 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80051e8:	e02f      	b.n	800524a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80051ea:	4b34      	ldr	r3, [pc, #208]	@ (80052bc <xTaskResumeAll+0x120>)
 80051ec:	68db      	ldr	r3, [r3, #12]
 80051ee:	68db      	ldr	r3, [r3, #12]
 80051f0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	3318      	adds	r3, #24
 80051f6:	4618      	mov	r0, r3
 80051f8:	f7fe fea4 	bl	8003f44 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	3304      	adds	r3, #4
 8005200:	4618      	mov	r0, r3
 8005202:	f7fe fe9f 	bl	8003f44 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800520a:	4b2d      	ldr	r3, [pc, #180]	@ (80052c0 <xTaskResumeAll+0x124>)
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	429a      	cmp	r2, r3
 8005210:	d903      	bls.n	800521a <xTaskResumeAll+0x7e>
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005216:	4a2a      	ldr	r2, [pc, #168]	@ (80052c0 <xTaskResumeAll+0x124>)
 8005218:	6013      	str	r3, [r2, #0]
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800521e:	4613      	mov	r3, r2
 8005220:	009b      	lsls	r3, r3, #2
 8005222:	4413      	add	r3, r2
 8005224:	009b      	lsls	r3, r3, #2
 8005226:	4a27      	ldr	r2, [pc, #156]	@ (80052c4 <xTaskResumeAll+0x128>)
 8005228:	441a      	add	r2, r3
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	3304      	adds	r3, #4
 800522e:	4619      	mov	r1, r3
 8005230:	4610      	mov	r0, r2
 8005232:	f7fe fe2a 	bl	8003e8a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800523a:	4b23      	ldr	r3, [pc, #140]	@ (80052c8 <xTaskResumeAll+0x12c>)
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005240:	429a      	cmp	r2, r3
 8005242:	d302      	bcc.n	800524a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005244:	4b21      	ldr	r3, [pc, #132]	@ (80052cc <xTaskResumeAll+0x130>)
 8005246:	2201      	movs	r2, #1
 8005248:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800524a:	4b1c      	ldr	r3, [pc, #112]	@ (80052bc <xTaskResumeAll+0x120>)
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	2b00      	cmp	r3, #0
 8005250:	d1cb      	bne.n	80051ea <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	2b00      	cmp	r3, #0
 8005256:	d001      	beq.n	800525c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005258:	f000 fb66 	bl	8005928 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800525c:	4b1c      	ldr	r3, [pc, #112]	@ (80052d0 <xTaskResumeAll+0x134>)
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2b00      	cmp	r3, #0
 8005266:	d010      	beq.n	800528a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005268:	f000 f846 	bl	80052f8 <xTaskIncrementTick>
 800526c:	4603      	mov	r3, r0
 800526e:	2b00      	cmp	r3, #0
 8005270:	d002      	beq.n	8005278 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8005272:	4b16      	ldr	r3, [pc, #88]	@ (80052cc <xTaskResumeAll+0x130>)
 8005274:	2201      	movs	r2, #1
 8005276:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	3b01      	subs	r3, #1
 800527c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d1f1      	bne.n	8005268 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8005284:	4b12      	ldr	r3, [pc, #72]	@ (80052d0 <xTaskResumeAll+0x134>)
 8005286:	2200      	movs	r2, #0
 8005288:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800528a:	4b10      	ldr	r3, [pc, #64]	@ (80052cc <xTaskResumeAll+0x130>)
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d009      	beq.n	80052a6 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005292:	2301      	movs	r3, #1
 8005294:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005296:	4b0f      	ldr	r3, [pc, #60]	@ (80052d4 <xTaskResumeAll+0x138>)
 8005298:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800529c:	601a      	str	r2, [r3, #0]
 800529e:	f3bf 8f4f 	dsb	sy
 80052a2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80052a6:	f001 fa01 	bl	80066ac <vPortExitCritical>

	return xAlreadyYielded;
 80052aa:	68bb      	ldr	r3, [r7, #8]
}
 80052ac:	4618      	mov	r0, r3
 80052ae:	3710      	adds	r7, #16
 80052b0:	46bd      	mov	sp, r7
 80052b2:	bd80      	pop	{r7, pc}
 80052b4:	200012e8 	.word	0x200012e8
 80052b8:	200012c0 	.word	0x200012c0
 80052bc:	20001280 	.word	0x20001280
 80052c0:	200012c8 	.word	0x200012c8
 80052c4:	20000df0 	.word	0x20000df0
 80052c8:	20000dec 	.word	0x20000dec
 80052cc:	200012d4 	.word	0x200012d4
 80052d0:	200012d0 	.word	0x200012d0
 80052d4:	e000ed04 	.word	0xe000ed04

080052d8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80052d8:	b480      	push	{r7}
 80052da:	b083      	sub	sp, #12
 80052dc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80052de:	4b05      	ldr	r3, [pc, #20]	@ (80052f4 <xTaskGetTickCount+0x1c>)
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80052e4:	687b      	ldr	r3, [r7, #4]
}
 80052e6:	4618      	mov	r0, r3
 80052e8:	370c      	adds	r7, #12
 80052ea:	46bd      	mov	sp, r7
 80052ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f0:	4770      	bx	lr
 80052f2:	bf00      	nop
 80052f4:	200012c4 	.word	0x200012c4

080052f8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b086      	sub	sp, #24
 80052fc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80052fe:	2300      	movs	r3, #0
 8005300:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005302:	4b4f      	ldr	r3, [pc, #316]	@ (8005440 <xTaskIncrementTick+0x148>)
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	2b00      	cmp	r3, #0
 8005308:	f040 8090 	bne.w	800542c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800530c:	4b4d      	ldr	r3, [pc, #308]	@ (8005444 <xTaskIncrementTick+0x14c>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	3301      	adds	r3, #1
 8005312:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005314:	4a4b      	ldr	r2, [pc, #300]	@ (8005444 <xTaskIncrementTick+0x14c>)
 8005316:	693b      	ldr	r3, [r7, #16]
 8005318:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800531a:	693b      	ldr	r3, [r7, #16]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d121      	bne.n	8005364 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005320:	4b49      	ldr	r3, [pc, #292]	@ (8005448 <xTaskIncrementTick+0x150>)
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d00b      	beq.n	8005342 <xTaskIncrementTick+0x4a>
	__asm volatile
 800532a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800532e:	f383 8811 	msr	BASEPRI, r3
 8005332:	f3bf 8f6f 	isb	sy
 8005336:	f3bf 8f4f 	dsb	sy
 800533a:	603b      	str	r3, [r7, #0]
}
 800533c:	bf00      	nop
 800533e:	bf00      	nop
 8005340:	e7fd      	b.n	800533e <xTaskIncrementTick+0x46>
 8005342:	4b41      	ldr	r3, [pc, #260]	@ (8005448 <xTaskIncrementTick+0x150>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	60fb      	str	r3, [r7, #12]
 8005348:	4b40      	ldr	r3, [pc, #256]	@ (800544c <xTaskIncrementTick+0x154>)
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	4a3e      	ldr	r2, [pc, #248]	@ (8005448 <xTaskIncrementTick+0x150>)
 800534e:	6013      	str	r3, [r2, #0]
 8005350:	4a3e      	ldr	r2, [pc, #248]	@ (800544c <xTaskIncrementTick+0x154>)
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	6013      	str	r3, [r2, #0]
 8005356:	4b3e      	ldr	r3, [pc, #248]	@ (8005450 <xTaskIncrementTick+0x158>)
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	3301      	adds	r3, #1
 800535c:	4a3c      	ldr	r2, [pc, #240]	@ (8005450 <xTaskIncrementTick+0x158>)
 800535e:	6013      	str	r3, [r2, #0]
 8005360:	f000 fae2 	bl	8005928 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005364:	4b3b      	ldr	r3, [pc, #236]	@ (8005454 <xTaskIncrementTick+0x15c>)
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	693a      	ldr	r2, [r7, #16]
 800536a:	429a      	cmp	r2, r3
 800536c:	d349      	bcc.n	8005402 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800536e:	4b36      	ldr	r3, [pc, #216]	@ (8005448 <xTaskIncrementTick+0x150>)
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d104      	bne.n	8005382 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005378:	4b36      	ldr	r3, [pc, #216]	@ (8005454 <xTaskIncrementTick+0x15c>)
 800537a:	f04f 32ff 	mov.w	r2, #4294967295
 800537e:	601a      	str	r2, [r3, #0]
					break;
 8005380:	e03f      	b.n	8005402 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005382:	4b31      	ldr	r3, [pc, #196]	@ (8005448 <xTaskIncrementTick+0x150>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	68db      	ldr	r3, [r3, #12]
 8005388:	68db      	ldr	r3, [r3, #12]
 800538a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800538c:	68bb      	ldr	r3, [r7, #8]
 800538e:	685b      	ldr	r3, [r3, #4]
 8005390:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005392:	693a      	ldr	r2, [r7, #16]
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	429a      	cmp	r2, r3
 8005398:	d203      	bcs.n	80053a2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800539a:	4a2e      	ldr	r2, [pc, #184]	@ (8005454 <xTaskIncrementTick+0x15c>)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80053a0:	e02f      	b.n	8005402 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80053a2:	68bb      	ldr	r3, [r7, #8]
 80053a4:	3304      	adds	r3, #4
 80053a6:	4618      	mov	r0, r3
 80053a8:	f7fe fdcc 	bl	8003f44 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d004      	beq.n	80053be <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80053b4:	68bb      	ldr	r3, [r7, #8]
 80053b6:	3318      	adds	r3, #24
 80053b8:	4618      	mov	r0, r3
 80053ba:	f7fe fdc3 	bl	8003f44 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80053be:	68bb      	ldr	r3, [r7, #8]
 80053c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053c2:	4b25      	ldr	r3, [pc, #148]	@ (8005458 <xTaskIncrementTick+0x160>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	429a      	cmp	r2, r3
 80053c8:	d903      	bls.n	80053d2 <xTaskIncrementTick+0xda>
 80053ca:	68bb      	ldr	r3, [r7, #8]
 80053cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053ce:	4a22      	ldr	r2, [pc, #136]	@ (8005458 <xTaskIncrementTick+0x160>)
 80053d0:	6013      	str	r3, [r2, #0]
 80053d2:	68bb      	ldr	r3, [r7, #8]
 80053d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053d6:	4613      	mov	r3, r2
 80053d8:	009b      	lsls	r3, r3, #2
 80053da:	4413      	add	r3, r2
 80053dc:	009b      	lsls	r3, r3, #2
 80053de:	4a1f      	ldr	r2, [pc, #124]	@ (800545c <xTaskIncrementTick+0x164>)
 80053e0:	441a      	add	r2, r3
 80053e2:	68bb      	ldr	r3, [r7, #8]
 80053e4:	3304      	adds	r3, #4
 80053e6:	4619      	mov	r1, r3
 80053e8:	4610      	mov	r0, r2
 80053ea:	f7fe fd4e 	bl	8003e8a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80053ee:	68bb      	ldr	r3, [r7, #8]
 80053f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053f2:	4b1b      	ldr	r3, [pc, #108]	@ (8005460 <xTaskIncrementTick+0x168>)
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053f8:	429a      	cmp	r2, r3
 80053fa:	d3b8      	bcc.n	800536e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80053fc:	2301      	movs	r3, #1
 80053fe:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005400:	e7b5      	b.n	800536e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005402:	4b17      	ldr	r3, [pc, #92]	@ (8005460 <xTaskIncrementTick+0x168>)
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005408:	4914      	ldr	r1, [pc, #80]	@ (800545c <xTaskIncrementTick+0x164>)
 800540a:	4613      	mov	r3, r2
 800540c:	009b      	lsls	r3, r3, #2
 800540e:	4413      	add	r3, r2
 8005410:	009b      	lsls	r3, r3, #2
 8005412:	440b      	add	r3, r1
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	2b01      	cmp	r3, #1
 8005418:	d901      	bls.n	800541e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800541a:	2301      	movs	r3, #1
 800541c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800541e:	4b11      	ldr	r3, [pc, #68]	@ (8005464 <xTaskIncrementTick+0x16c>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	2b00      	cmp	r3, #0
 8005424:	d007      	beq.n	8005436 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8005426:	2301      	movs	r3, #1
 8005428:	617b      	str	r3, [r7, #20]
 800542a:	e004      	b.n	8005436 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800542c:	4b0e      	ldr	r3, [pc, #56]	@ (8005468 <xTaskIncrementTick+0x170>)
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	3301      	adds	r3, #1
 8005432:	4a0d      	ldr	r2, [pc, #52]	@ (8005468 <xTaskIncrementTick+0x170>)
 8005434:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005436:	697b      	ldr	r3, [r7, #20]
}
 8005438:	4618      	mov	r0, r3
 800543a:	3718      	adds	r7, #24
 800543c:	46bd      	mov	sp, r7
 800543e:	bd80      	pop	{r7, pc}
 8005440:	200012e8 	.word	0x200012e8
 8005444:	200012c4 	.word	0x200012c4
 8005448:	20001278 	.word	0x20001278
 800544c:	2000127c 	.word	0x2000127c
 8005450:	200012d8 	.word	0x200012d8
 8005454:	200012e0 	.word	0x200012e0
 8005458:	200012c8 	.word	0x200012c8
 800545c:	20000df0 	.word	0x20000df0
 8005460:	20000dec 	.word	0x20000dec
 8005464:	200012d4 	.word	0x200012d4
 8005468:	200012d0 	.word	0x200012d0

0800546c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800546c:	b480      	push	{r7}
 800546e:	b085      	sub	sp, #20
 8005470:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005472:	4b2b      	ldr	r3, [pc, #172]	@ (8005520 <vTaskSwitchContext+0xb4>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	2b00      	cmp	r3, #0
 8005478:	d003      	beq.n	8005482 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800547a:	4b2a      	ldr	r3, [pc, #168]	@ (8005524 <vTaskSwitchContext+0xb8>)
 800547c:	2201      	movs	r2, #1
 800547e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005480:	e047      	b.n	8005512 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8005482:	4b28      	ldr	r3, [pc, #160]	@ (8005524 <vTaskSwitchContext+0xb8>)
 8005484:	2200      	movs	r2, #0
 8005486:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005488:	4b27      	ldr	r3, [pc, #156]	@ (8005528 <vTaskSwitchContext+0xbc>)
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	60fb      	str	r3, [r7, #12]
 800548e:	e011      	b.n	80054b4 <vTaskSwitchContext+0x48>
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	2b00      	cmp	r3, #0
 8005494:	d10b      	bne.n	80054ae <vTaskSwitchContext+0x42>
	__asm volatile
 8005496:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800549a:	f383 8811 	msr	BASEPRI, r3
 800549e:	f3bf 8f6f 	isb	sy
 80054a2:	f3bf 8f4f 	dsb	sy
 80054a6:	607b      	str	r3, [r7, #4]
}
 80054a8:	bf00      	nop
 80054aa:	bf00      	nop
 80054ac:	e7fd      	b.n	80054aa <vTaskSwitchContext+0x3e>
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	3b01      	subs	r3, #1
 80054b2:	60fb      	str	r3, [r7, #12]
 80054b4:	491d      	ldr	r1, [pc, #116]	@ (800552c <vTaskSwitchContext+0xc0>)
 80054b6:	68fa      	ldr	r2, [r7, #12]
 80054b8:	4613      	mov	r3, r2
 80054ba:	009b      	lsls	r3, r3, #2
 80054bc:	4413      	add	r3, r2
 80054be:	009b      	lsls	r3, r3, #2
 80054c0:	440b      	add	r3, r1
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d0e3      	beq.n	8005490 <vTaskSwitchContext+0x24>
 80054c8:	68fa      	ldr	r2, [r7, #12]
 80054ca:	4613      	mov	r3, r2
 80054cc:	009b      	lsls	r3, r3, #2
 80054ce:	4413      	add	r3, r2
 80054d0:	009b      	lsls	r3, r3, #2
 80054d2:	4a16      	ldr	r2, [pc, #88]	@ (800552c <vTaskSwitchContext+0xc0>)
 80054d4:	4413      	add	r3, r2
 80054d6:	60bb      	str	r3, [r7, #8]
 80054d8:	68bb      	ldr	r3, [r7, #8]
 80054da:	685b      	ldr	r3, [r3, #4]
 80054dc:	685a      	ldr	r2, [r3, #4]
 80054de:	68bb      	ldr	r3, [r7, #8]
 80054e0:	605a      	str	r2, [r3, #4]
 80054e2:	68bb      	ldr	r3, [r7, #8]
 80054e4:	685a      	ldr	r2, [r3, #4]
 80054e6:	68bb      	ldr	r3, [r7, #8]
 80054e8:	3308      	adds	r3, #8
 80054ea:	429a      	cmp	r2, r3
 80054ec:	d104      	bne.n	80054f8 <vTaskSwitchContext+0x8c>
 80054ee:	68bb      	ldr	r3, [r7, #8]
 80054f0:	685b      	ldr	r3, [r3, #4]
 80054f2:	685a      	ldr	r2, [r3, #4]
 80054f4:	68bb      	ldr	r3, [r7, #8]
 80054f6:	605a      	str	r2, [r3, #4]
 80054f8:	68bb      	ldr	r3, [r7, #8]
 80054fa:	685b      	ldr	r3, [r3, #4]
 80054fc:	68db      	ldr	r3, [r3, #12]
 80054fe:	4a0c      	ldr	r2, [pc, #48]	@ (8005530 <vTaskSwitchContext+0xc4>)
 8005500:	6013      	str	r3, [r2, #0]
 8005502:	4a09      	ldr	r2, [pc, #36]	@ (8005528 <vTaskSwitchContext+0xbc>)
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005508:	4b09      	ldr	r3, [pc, #36]	@ (8005530 <vTaskSwitchContext+0xc4>)
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	3354      	adds	r3, #84	@ 0x54
 800550e:	4a09      	ldr	r2, [pc, #36]	@ (8005534 <vTaskSwitchContext+0xc8>)
 8005510:	6013      	str	r3, [r2, #0]
}
 8005512:	bf00      	nop
 8005514:	3714      	adds	r7, #20
 8005516:	46bd      	mov	sp, r7
 8005518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551c:	4770      	bx	lr
 800551e:	bf00      	nop
 8005520:	200012e8 	.word	0x200012e8
 8005524:	200012d4 	.word	0x200012d4
 8005528:	200012c8 	.word	0x200012c8
 800552c:	20000df0 	.word	0x20000df0
 8005530:	20000dec 	.word	0x20000dec
 8005534:	20000040 	.word	0x20000040

08005538 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b084      	sub	sp, #16
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
 8005540:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	2b00      	cmp	r3, #0
 8005546:	d10b      	bne.n	8005560 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005548:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800554c:	f383 8811 	msr	BASEPRI, r3
 8005550:	f3bf 8f6f 	isb	sy
 8005554:	f3bf 8f4f 	dsb	sy
 8005558:	60fb      	str	r3, [r7, #12]
}
 800555a:	bf00      	nop
 800555c:	bf00      	nop
 800555e:	e7fd      	b.n	800555c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005560:	4b07      	ldr	r3, [pc, #28]	@ (8005580 <vTaskPlaceOnEventList+0x48>)
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	3318      	adds	r3, #24
 8005566:	4619      	mov	r1, r3
 8005568:	6878      	ldr	r0, [r7, #4]
 800556a:	f7fe fcb2 	bl	8003ed2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800556e:	2101      	movs	r1, #1
 8005570:	6838      	ldr	r0, [r7, #0]
 8005572:	f000 fb87 	bl	8005c84 <prvAddCurrentTaskToDelayedList>
}
 8005576:	bf00      	nop
 8005578:	3710      	adds	r7, #16
 800557a:	46bd      	mov	sp, r7
 800557c:	bd80      	pop	{r7, pc}
 800557e:	bf00      	nop
 8005580:	20000dec 	.word	0x20000dec

08005584 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005584:	b580      	push	{r7, lr}
 8005586:	b086      	sub	sp, #24
 8005588:	af00      	add	r7, sp, #0
 800558a:	60f8      	str	r0, [r7, #12]
 800558c:	60b9      	str	r1, [r7, #8]
 800558e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d10b      	bne.n	80055ae <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8005596:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800559a:	f383 8811 	msr	BASEPRI, r3
 800559e:	f3bf 8f6f 	isb	sy
 80055a2:	f3bf 8f4f 	dsb	sy
 80055a6:	617b      	str	r3, [r7, #20]
}
 80055a8:	bf00      	nop
 80055aa:	bf00      	nop
 80055ac:	e7fd      	b.n	80055aa <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80055ae:	4b0a      	ldr	r3, [pc, #40]	@ (80055d8 <vTaskPlaceOnEventListRestricted+0x54>)
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	3318      	adds	r3, #24
 80055b4:	4619      	mov	r1, r3
 80055b6:	68f8      	ldr	r0, [r7, #12]
 80055b8:	f7fe fc67 	bl	8003e8a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d002      	beq.n	80055c8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80055c2:	f04f 33ff 	mov.w	r3, #4294967295
 80055c6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80055c8:	6879      	ldr	r1, [r7, #4]
 80055ca:	68b8      	ldr	r0, [r7, #8]
 80055cc:	f000 fb5a 	bl	8005c84 <prvAddCurrentTaskToDelayedList>
	}
 80055d0:	bf00      	nop
 80055d2:	3718      	adds	r7, #24
 80055d4:	46bd      	mov	sp, r7
 80055d6:	bd80      	pop	{r7, pc}
 80055d8:	20000dec 	.word	0x20000dec

080055dc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b086      	sub	sp, #24
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	68db      	ldr	r3, [r3, #12]
 80055e8:	68db      	ldr	r3, [r3, #12]
 80055ea:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80055ec:	693b      	ldr	r3, [r7, #16]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d10b      	bne.n	800560a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80055f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055f6:	f383 8811 	msr	BASEPRI, r3
 80055fa:	f3bf 8f6f 	isb	sy
 80055fe:	f3bf 8f4f 	dsb	sy
 8005602:	60fb      	str	r3, [r7, #12]
}
 8005604:	bf00      	nop
 8005606:	bf00      	nop
 8005608:	e7fd      	b.n	8005606 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800560a:	693b      	ldr	r3, [r7, #16]
 800560c:	3318      	adds	r3, #24
 800560e:	4618      	mov	r0, r3
 8005610:	f7fe fc98 	bl	8003f44 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005614:	4b1d      	ldr	r3, [pc, #116]	@ (800568c <xTaskRemoveFromEventList+0xb0>)
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	2b00      	cmp	r3, #0
 800561a:	d11d      	bne.n	8005658 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800561c:	693b      	ldr	r3, [r7, #16]
 800561e:	3304      	adds	r3, #4
 8005620:	4618      	mov	r0, r3
 8005622:	f7fe fc8f 	bl	8003f44 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005626:	693b      	ldr	r3, [r7, #16]
 8005628:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800562a:	4b19      	ldr	r3, [pc, #100]	@ (8005690 <xTaskRemoveFromEventList+0xb4>)
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	429a      	cmp	r2, r3
 8005630:	d903      	bls.n	800563a <xTaskRemoveFromEventList+0x5e>
 8005632:	693b      	ldr	r3, [r7, #16]
 8005634:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005636:	4a16      	ldr	r2, [pc, #88]	@ (8005690 <xTaskRemoveFromEventList+0xb4>)
 8005638:	6013      	str	r3, [r2, #0]
 800563a:	693b      	ldr	r3, [r7, #16]
 800563c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800563e:	4613      	mov	r3, r2
 8005640:	009b      	lsls	r3, r3, #2
 8005642:	4413      	add	r3, r2
 8005644:	009b      	lsls	r3, r3, #2
 8005646:	4a13      	ldr	r2, [pc, #76]	@ (8005694 <xTaskRemoveFromEventList+0xb8>)
 8005648:	441a      	add	r2, r3
 800564a:	693b      	ldr	r3, [r7, #16]
 800564c:	3304      	adds	r3, #4
 800564e:	4619      	mov	r1, r3
 8005650:	4610      	mov	r0, r2
 8005652:	f7fe fc1a 	bl	8003e8a <vListInsertEnd>
 8005656:	e005      	b.n	8005664 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005658:	693b      	ldr	r3, [r7, #16]
 800565a:	3318      	adds	r3, #24
 800565c:	4619      	mov	r1, r3
 800565e:	480e      	ldr	r0, [pc, #56]	@ (8005698 <xTaskRemoveFromEventList+0xbc>)
 8005660:	f7fe fc13 	bl	8003e8a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005664:	693b      	ldr	r3, [r7, #16]
 8005666:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005668:	4b0c      	ldr	r3, [pc, #48]	@ (800569c <xTaskRemoveFromEventList+0xc0>)
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800566e:	429a      	cmp	r2, r3
 8005670:	d905      	bls.n	800567e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005672:	2301      	movs	r3, #1
 8005674:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005676:	4b0a      	ldr	r3, [pc, #40]	@ (80056a0 <xTaskRemoveFromEventList+0xc4>)
 8005678:	2201      	movs	r2, #1
 800567a:	601a      	str	r2, [r3, #0]
 800567c:	e001      	b.n	8005682 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800567e:	2300      	movs	r3, #0
 8005680:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005682:	697b      	ldr	r3, [r7, #20]
}
 8005684:	4618      	mov	r0, r3
 8005686:	3718      	adds	r7, #24
 8005688:	46bd      	mov	sp, r7
 800568a:	bd80      	pop	{r7, pc}
 800568c:	200012e8 	.word	0x200012e8
 8005690:	200012c8 	.word	0x200012c8
 8005694:	20000df0 	.word	0x20000df0
 8005698:	20001280 	.word	0x20001280
 800569c:	20000dec 	.word	0x20000dec
 80056a0:	200012d4 	.word	0x200012d4

080056a4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80056a4:	b480      	push	{r7}
 80056a6:	b083      	sub	sp, #12
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80056ac:	4b06      	ldr	r3, [pc, #24]	@ (80056c8 <vTaskInternalSetTimeOutState+0x24>)
 80056ae:	681a      	ldr	r2, [r3, #0]
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80056b4:	4b05      	ldr	r3, [pc, #20]	@ (80056cc <vTaskInternalSetTimeOutState+0x28>)
 80056b6:	681a      	ldr	r2, [r3, #0]
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	605a      	str	r2, [r3, #4]
}
 80056bc:	bf00      	nop
 80056be:	370c      	adds	r7, #12
 80056c0:	46bd      	mov	sp, r7
 80056c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c6:	4770      	bx	lr
 80056c8:	200012d8 	.word	0x200012d8
 80056cc:	200012c4 	.word	0x200012c4

080056d0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80056d0:	b580      	push	{r7, lr}
 80056d2:	b088      	sub	sp, #32
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
 80056d8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d10b      	bne.n	80056f8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80056e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056e4:	f383 8811 	msr	BASEPRI, r3
 80056e8:	f3bf 8f6f 	isb	sy
 80056ec:	f3bf 8f4f 	dsb	sy
 80056f0:	613b      	str	r3, [r7, #16]
}
 80056f2:	bf00      	nop
 80056f4:	bf00      	nop
 80056f6:	e7fd      	b.n	80056f4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80056f8:	683b      	ldr	r3, [r7, #0]
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d10b      	bne.n	8005716 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80056fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005702:	f383 8811 	msr	BASEPRI, r3
 8005706:	f3bf 8f6f 	isb	sy
 800570a:	f3bf 8f4f 	dsb	sy
 800570e:	60fb      	str	r3, [r7, #12]
}
 8005710:	bf00      	nop
 8005712:	bf00      	nop
 8005714:	e7fd      	b.n	8005712 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8005716:	f000 ff97 	bl	8006648 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800571a:	4b1d      	ldr	r3, [pc, #116]	@ (8005790 <xTaskCheckForTimeOut+0xc0>)
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	685b      	ldr	r3, [r3, #4]
 8005724:	69ba      	ldr	r2, [r7, #24]
 8005726:	1ad3      	subs	r3, r2, r3
 8005728:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005732:	d102      	bne.n	800573a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005734:	2300      	movs	r3, #0
 8005736:	61fb      	str	r3, [r7, #28]
 8005738:	e023      	b.n	8005782 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681a      	ldr	r2, [r3, #0]
 800573e:	4b15      	ldr	r3, [pc, #84]	@ (8005794 <xTaskCheckForTimeOut+0xc4>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	429a      	cmp	r2, r3
 8005744:	d007      	beq.n	8005756 <xTaskCheckForTimeOut+0x86>
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	685b      	ldr	r3, [r3, #4]
 800574a:	69ba      	ldr	r2, [r7, #24]
 800574c:	429a      	cmp	r2, r3
 800574e:	d302      	bcc.n	8005756 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005750:	2301      	movs	r3, #1
 8005752:	61fb      	str	r3, [r7, #28]
 8005754:	e015      	b.n	8005782 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005756:	683b      	ldr	r3, [r7, #0]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	697a      	ldr	r2, [r7, #20]
 800575c:	429a      	cmp	r2, r3
 800575e:	d20b      	bcs.n	8005778 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	681a      	ldr	r2, [r3, #0]
 8005764:	697b      	ldr	r3, [r7, #20]
 8005766:	1ad2      	subs	r2, r2, r3
 8005768:	683b      	ldr	r3, [r7, #0]
 800576a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800576c:	6878      	ldr	r0, [r7, #4]
 800576e:	f7ff ff99 	bl	80056a4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005772:	2300      	movs	r3, #0
 8005774:	61fb      	str	r3, [r7, #28]
 8005776:	e004      	b.n	8005782 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	2200      	movs	r2, #0
 800577c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800577e:	2301      	movs	r3, #1
 8005780:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005782:	f000 ff93 	bl	80066ac <vPortExitCritical>

	return xReturn;
 8005786:	69fb      	ldr	r3, [r7, #28]
}
 8005788:	4618      	mov	r0, r3
 800578a:	3720      	adds	r7, #32
 800578c:	46bd      	mov	sp, r7
 800578e:	bd80      	pop	{r7, pc}
 8005790:	200012c4 	.word	0x200012c4
 8005794:	200012d8 	.word	0x200012d8

08005798 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005798:	b480      	push	{r7}
 800579a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800579c:	4b03      	ldr	r3, [pc, #12]	@ (80057ac <vTaskMissedYield+0x14>)
 800579e:	2201      	movs	r2, #1
 80057a0:	601a      	str	r2, [r3, #0]
}
 80057a2:	bf00      	nop
 80057a4:	46bd      	mov	sp, r7
 80057a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057aa:	4770      	bx	lr
 80057ac:	200012d4 	.word	0x200012d4

080057b0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b082      	sub	sp, #8
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80057b8:	f000 f852 	bl	8005860 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80057bc:	4b06      	ldr	r3, [pc, #24]	@ (80057d8 <prvIdleTask+0x28>)
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	2b01      	cmp	r3, #1
 80057c2:	d9f9      	bls.n	80057b8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80057c4:	4b05      	ldr	r3, [pc, #20]	@ (80057dc <prvIdleTask+0x2c>)
 80057c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80057ca:	601a      	str	r2, [r3, #0]
 80057cc:	f3bf 8f4f 	dsb	sy
 80057d0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80057d4:	e7f0      	b.n	80057b8 <prvIdleTask+0x8>
 80057d6:	bf00      	nop
 80057d8:	20000df0 	.word	0x20000df0
 80057dc:	e000ed04 	.word	0xe000ed04

080057e0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b082      	sub	sp, #8
 80057e4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80057e6:	2300      	movs	r3, #0
 80057e8:	607b      	str	r3, [r7, #4]
 80057ea:	e00c      	b.n	8005806 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80057ec:	687a      	ldr	r2, [r7, #4]
 80057ee:	4613      	mov	r3, r2
 80057f0:	009b      	lsls	r3, r3, #2
 80057f2:	4413      	add	r3, r2
 80057f4:	009b      	lsls	r3, r3, #2
 80057f6:	4a12      	ldr	r2, [pc, #72]	@ (8005840 <prvInitialiseTaskLists+0x60>)
 80057f8:	4413      	add	r3, r2
 80057fa:	4618      	mov	r0, r3
 80057fc:	f7fe fb18 	bl	8003e30 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	3301      	adds	r3, #1
 8005804:	607b      	str	r3, [r7, #4]
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2b37      	cmp	r3, #55	@ 0x37
 800580a:	d9ef      	bls.n	80057ec <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800580c:	480d      	ldr	r0, [pc, #52]	@ (8005844 <prvInitialiseTaskLists+0x64>)
 800580e:	f7fe fb0f 	bl	8003e30 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005812:	480d      	ldr	r0, [pc, #52]	@ (8005848 <prvInitialiseTaskLists+0x68>)
 8005814:	f7fe fb0c 	bl	8003e30 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005818:	480c      	ldr	r0, [pc, #48]	@ (800584c <prvInitialiseTaskLists+0x6c>)
 800581a:	f7fe fb09 	bl	8003e30 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800581e:	480c      	ldr	r0, [pc, #48]	@ (8005850 <prvInitialiseTaskLists+0x70>)
 8005820:	f7fe fb06 	bl	8003e30 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005824:	480b      	ldr	r0, [pc, #44]	@ (8005854 <prvInitialiseTaskLists+0x74>)
 8005826:	f7fe fb03 	bl	8003e30 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800582a:	4b0b      	ldr	r3, [pc, #44]	@ (8005858 <prvInitialiseTaskLists+0x78>)
 800582c:	4a05      	ldr	r2, [pc, #20]	@ (8005844 <prvInitialiseTaskLists+0x64>)
 800582e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005830:	4b0a      	ldr	r3, [pc, #40]	@ (800585c <prvInitialiseTaskLists+0x7c>)
 8005832:	4a05      	ldr	r2, [pc, #20]	@ (8005848 <prvInitialiseTaskLists+0x68>)
 8005834:	601a      	str	r2, [r3, #0]
}
 8005836:	bf00      	nop
 8005838:	3708      	adds	r7, #8
 800583a:	46bd      	mov	sp, r7
 800583c:	bd80      	pop	{r7, pc}
 800583e:	bf00      	nop
 8005840:	20000df0 	.word	0x20000df0
 8005844:	20001250 	.word	0x20001250
 8005848:	20001264 	.word	0x20001264
 800584c:	20001280 	.word	0x20001280
 8005850:	20001294 	.word	0x20001294
 8005854:	200012ac 	.word	0x200012ac
 8005858:	20001278 	.word	0x20001278
 800585c:	2000127c 	.word	0x2000127c

08005860 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005860:	b580      	push	{r7, lr}
 8005862:	b082      	sub	sp, #8
 8005864:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005866:	e019      	b.n	800589c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005868:	f000 feee 	bl	8006648 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800586c:	4b10      	ldr	r3, [pc, #64]	@ (80058b0 <prvCheckTasksWaitingTermination+0x50>)
 800586e:	68db      	ldr	r3, [r3, #12]
 8005870:	68db      	ldr	r3, [r3, #12]
 8005872:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	3304      	adds	r3, #4
 8005878:	4618      	mov	r0, r3
 800587a:	f7fe fb63 	bl	8003f44 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800587e:	4b0d      	ldr	r3, [pc, #52]	@ (80058b4 <prvCheckTasksWaitingTermination+0x54>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	3b01      	subs	r3, #1
 8005884:	4a0b      	ldr	r2, [pc, #44]	@ (80058b4 <prvCheckTasksWaitingTermination+0x54>)
 8005886:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005888:	4b0b      	ldr	r3, [pc, #44]	@ (80058b8 <prvCheckTasksWaitingTermination+0x58>)
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	3b01      	subs	r3, #1
 800588e:	4a0a      	ldr	r2, [pc, #40]	@ (80058b8 <prvCheckTasksWaitingTermination+0x58>)
 8005890:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005892:	f000 ff0b 	bl	80066ac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005896:	6878      	ldr	r0, [r7, #4]
 8005898:	f000 f810 	bl	80058bc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800589c:	4b06      	ldr	r3, [pc, #24]	@ (80058b8 <prvCheckTasksWaitingTermination+0x58>)
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d1e1      	bne.n	8005868 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80058a4:	bf00      	nop
 80058a6:	bf00      	nop
 80058a8:	3708      	adds	r7, #8
 80058aa:	46bd      	mov	sp, r7
 80058ac:	bd80      	pop	{r7, pc}
 80058ae:	bf00      	nop
 80058b0:	20001294 	.word	0x20001294
 80058b4:	200012c0 	.word	0x200012c0
 80058b8:	200012a8 	.word	0x200012a8

080058bc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b084      	sub	sp, #16
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	3354      	adds	r3, #84	@ 0x54
 80058c8:	4618      	mov	r0, r3
 80058ca:	f001 f9d5 	bl	8006c78 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d108      	bne.n	80058ea <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058dc:	4618      	mov	r0, r3
 80058de:	f001 f8a3 	bl	8006a28 <vPortFree>
				vPortFree( pxTCB );
 80058e2:	6878      	ldr	r0, [r7, #4]
 80058e4:	f001 f8a0 	bl	8006a28 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80058e8:	e019      	b.n	800591e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80058f0:	2b01      	cmp	r3, #1
 80058f2:	d103      	bne.n	80058fc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80058f4:	6878      	ldr	r0, [r7, #4]
 80058f6:	f001 f897 	bl	8006a28 <vPortFree>
	}
 80058fa:	e010      	b.n	800591e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005902:	2b02      	cmp	r3, #2
 8005904:	d00b      	beq.n	800591e <prvDeleteTCB+0x62>
	__asm volatile
 8005906:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800590a:	f383 8811 	msr	BASEPRI, r3
 800590e:	f3bf 8f6f 	isb	sy
 8005912:	f3bf 8f4f 	dsb	sy
 8005916:	60fb      	str	r3, [r7, #12]
}
 8005918:	bf00      	nop
 800591a:	bf00      	nop
 800591c:	e7fd      	b.n	800591a <prvDeleteTCB+0x5e>
	}
 800591e:	bf00      	nop
 8005920:	3710      	adds	r7, #16
 8005922:	46bd      	mov	sp, r7
 8005924:	bd80      	pop	{r7, pc}
	...

08005928 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005928:	b480      	push	{r7}
 800592a:	b083      	sub	sp, #12
 800592c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800592e:	4b0c      	ldr	r3, [pc, #48]	@ (8005960 <prvResetNextTaskUnblockTime+0x38>)
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d104      	bne.n	8005942 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005938:	4b0a      	ldr	r3, [pc, #40]	@ (8005964 <prvResetNextTaskUnblockTime+0x3c>)
 800593a:	f04f 32ff 	mov.w	r2, #4294967295
 800593e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005940:	e008      	b.n	8005954 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005942:	4b07      	ldr	r3, [pc, #28]	@ (8005960 <prvResetNextTaskUnblockTime+0x38>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	68db      	ldr	r3, [r3, #12]
 8005948:	68db      	ldr	r3, [r3, #12]
 800594a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	685b      	ldr	r3, [r3, #4]
 8005950:	4a04      	ldr	r2, [pc, #16]	@ (8005964 <prvResetNextTaskUnblockTime+0x3c>)
 8005952:	6013      	str	r3, [r2, #0]
}
 8005954:	bf00      	nop
 8005956:	370c      	adds	r7, #12
 8005958:	46bd      	mov	sp, r7
 800595a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595e:	4770      	bx	lr
 8005960:	20001278 	.word	0x20001278
 8005964:	200012e0 	.word	0x200012e0

08005968 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005968:	b480      	push	{r7}
 800596a:	b083      	sub	sp, #12
 800596c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800596e:	4b0b      	ldr	r3, [pc, #44]	@ (800599c <xTaskGetSchedulerState+0x34>)
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d102      	bne.n	800597c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005976:	2301      	movs	r3, #1
 8005978:	607b      	str	r3, [r7, #4]
 800597a:	e008      	b.n	800598e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800597c:	4b08      	ldr	r3, [pc, #32]	@ (80059a0 <xTaskGetSchedulerState+0x38>)
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	2b00      	cmp	r3, #0
 8005982:	d102      	bne.n	800598a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005984:	2302      	movs	r3, #2
 8005986:	607b      	str	r3, [r7, #4]
 8005988:	e001      	b.n	800598e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800598a:	2300      	movs	r3, #0
 800598c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800598e:	687b      	ldr	r3, [r7, #4]
	}
 8005990:	4618      	mov	r0, r3
 8005992:	370c      	adds	r7, #12
 8005994:	46bd      	mov	sp, r7
 8005996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599a:	4770      	bx	lr
 800599c:	200012cc 	.word	0x200012cc
 80059a0:	200012e8 	.word	0x200012e8

080059a4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80059a4:	b580      	push	{r7, lr}
 80059a6:	b084      	sub	sp, #16
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80059b0:	2300      	movs	r3, #0
 80059b2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d051      	beq.n	8005a5e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80059ba:	68bb      	ldr	r3, [r7, #8]
 80059bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059be:	4b2a      	ldr	r3, [pc, #168]	@ (8005a68 <xTaskPriorityInherit+0xc4>)
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059c4:	429a      	cmp	r2, r3
 80059c6:	d241      	bcs.n	8005a4c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80059c8:	68bb      	ldr	r3, [r7, #8]
 80059ca:	699b      	ldr	r3, [r3, #24]
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	db06      	blt.n	80059de <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80059d0:	4b25      	ldr	r3, [pc, #148]	@ (8005a68 <xTaskPriorityInherit+0xc4>)
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059d6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80059da:	68bb      	ldr	r3, [r7, #8]
 80059dc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	6959      	ldr	r1, [r3, #20]
 80059e2:	68bb      	ldr	r3, [r7, #8]
 80059e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059e6:	4613      	mov	r3, r2
 80059e8:	009b      	lsls	r3, r3, #2
 80059ea:	4413      	add	r3, r2
 80059ec:	009b      	lsls	r3, r3, #2
 80059ee:	4a1f      	ldr	r2, [pc, #124]	@ (8005a6c <xTaskPriorityInherit+0xc8>)
 80059f0:	4413      	add	r3, r2
 80059f2:	4299      	cmp	r1, r3
 80059f4:	d122      	bne.n	8005a3c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80059f6:	68bb      	ldr	r3, [r7, #8]
 80059f8:	3304      	adds	r3, #4
 80059fa:	4618      	mov	r0, r3
 80059fc:	f7fe faa2 	bl	8003f44 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005a00:	4b19      	ldr	r3, [pc, #100]	@ (8005a68 <xTaskPriorityInherit+0xc4>)
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a06:	68bb      	ldr	r3, [r7, #8]
 8005a08:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8005a0a:	68bb      	ldr	r3, [r7, #8]
 8005a0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a0e:	4b18      	ldr	r3, [pc, #96]	@ (8005a70 <xTaskPriorityInherit+0xcc>)
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	429a      	cmp	r2, r3
 8005a14:	d903      	bls.n	8005a1e <xTaskPriorityInherit+0x7a>
 8005a16:	68bb      	ldr	r3, [r7, #8]
 8005a18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a1a:	4a15      	ldr	r2, [pc, #84]	@ (8005a70 <xTaskPriorityInherit+0xcc>)
 8005a1c:	6013      	str	r3, [r2, #0]
 8005a1e:	68bb      	ldr	r3, [r7, #8]
 8005a20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a22:	4613      	mov	r3, r2
 8005a24:	009b      	lsls	r3, r3, #2
 8005a26:	4413      	add	r3, r2
 8005a28:	009b      	lsls	r3, r3, #2
 8005a2a:	4a10      	ldr	r2, [pc, #64]	@ (8005a6c <xTaskPriorityInherit+0xc8>)
 8005a2c:	441a      	add	r2, r3
 8005a2e:	68bb      	ldr	r3, [r7, #8]
 8005a30:	3304      	adds	r3, #4
 8005a32:	4619      	mov	r1, r3
 8005a34:	4610      	mov	r0, r2
 8005a36:	f7fe fa28 	bl	8003e8a <vListInsertEnd>
 8005a3a:	e004      	b.n	8005a46 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005a3c:	4b0a      	ldr	r3, [pc, #40]	@ (8005a68 <xTaskPriorityInherit+0xc4>)
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a42:	68bb      	ldr	r3, [r7, #8]
 8005a44:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8005a46:	2301      	movs	r3, #1
 8005a48:	60fb      	str	r3, [r7, #12]
 8005a4a:	e008      	b.n	8005a5e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8005a4c:	68bb      	ldr	r3, [r7, #8]
 8005a4e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005a50:	4b05      	ldr	r3, [pc, #20]	@ (8005a68 <xTaskPriorityInherit+0xc4>)
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a56:	429a      	cmp	r2, r3
 8005a58:	d201      	bcs.n	8005a5e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8005a5a:	2301      	movs	r3, #1
 8005a5c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
	}
 8005a60:	4618      	mov	r0, r3
 8005a62:	3710      	adds	r7, #16
 8005a64:	46bd      	mov	sp, r7
 8005a66:	bd80      	pop	{r7, pc}
 8005a68:	20000dec 	.word	0x20000dec
 8005a6c:	20000df0 	.word	0x20000df0
 8005a70:	200012c8 	.word	0x200012c8

08005a74 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005a74:	b580      	push	{r7, lr}
 8005a76:	b086      	sub	sp, #24
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005a80:	2300      	movs	r3, #0
 8005a82:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d058      	beq.n	8005b3c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005a8a:	4b2f      	ldr	r3, [pc, #188]	@ (8005b48 <xTaskPriorityDisinherit+0xd4>)
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	693a      	ldr	r2, [r7, #16]
 8005a90:	429a      	cmp	r2, r3
 8005a92:	d00b      	beq.n	8005aac <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005a94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a98:	f383 8811 	msr	BASEPRI, r3
 8005a9c:	f3bf 8f6f 	isb	sy
 8005aa0:	f3bf 8f4f 	dsb	sy
 8005aa4:	60fb      	str	r3, [r7, #12]
}
 8005aa6:	bf00      	nop
 8005aa8:	bf00      	nop
 8005aaa:	e7fd      	b.n	8005aa8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005aac:	693b      	ldr	r3, [r7, #16]
 8005aae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d10b      	bne.n	8005acc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005ab4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ab8:	f383 8811 	msr	BASEPRI, r3
 8005abc:	f3bf 8f6f 	isb	sy
 8005ac0:	f3bf 8f4f 	dsb	sy
 8005ac4:	60bb      	str	r3, [r7, #8]
}
 8005ac6:	bf00      	nop
 8005ac8:	bf00      	nop
 8005aca:	e7fd      	b.n	8005ac8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005acc:	693b      	ldr	r3, [r7, #16]
 8005ace:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ad0:	1e5a      	subs	r2, r3, #1
 8005ad2:	693b      	ldr	r3, [r7, #16]
 8005ad4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005ad6:	693b      	ldr	r3, [r7, #16]
 8005ad8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ada:	693b      	ldr	r3, [r7, #16]
 8005adc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ade:	429a      	cmp	r2, r3
 8005ae0:	d02c      	beq.n	8005b3c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005ae2:	693b      	ldr	r3, [r7, #16]
 8005ae4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d128      	bne.n	8005b3c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005aea:	693b      	ldr	r3, [r7, #16]
 8005aec:	3304      	adds	r3, #4
 8005aee:	4618      	mov	r0, r3
 8005af0:	f7fe fa28 	bl	8003f44 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005af4:	693b      	ldr	r3, [r7, #16]
 8005af6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005af8:	693b      	ldr	r3, [r7, #16]
 8005afa:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005afc:	693b      	ldr	r3, [r7, #16]
 8005afe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b00:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005b04:	693b      	ldr	r3, [r7, #16]
 8005b06:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005b08:	693b      	ldr	r3, [r7, #16]
 8005b0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b0c:	4b0f      	ldr	r3, [pc, #60]	@ (8005b4c <xTaskPriorityDisinherit+0xd8>)
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	429a      	cmp	r2, r3
 8005b12:	d903      	bls.n	8005b1c <xTaskPriorityDisinherit+0xa8>
 8005b14:	693b      	ldr	r3, [r7, #16]
 8005b16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b18:	4a0c      	ldr	r2, [pc, #48]	@ (8005b4c <xTaskPriorityDisinherit+0xd8>)
 8005b1a:	6013      	str	r3, [r2, #0]
 8005b1c:	693b      	ldr	r3, [r7, #16]
 8005b1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b20:	4613      	mov	r3, r2
 8005b22:	009b      	lsls	r3, r3, #2
 8005b24:	4413      	add	r3, r2
 8005b26:	009b      	lsls	r3, r3, #2
 8005b28:	4a09      	ldr	r2, [pc, #36]	@ (8005b50 <xTaskPriorityDisinherit+0xdc>)
 8005b2a:	441a      	add	r2, r3
 8005b2c:	693b      	ldr	r3, [r7, #16]
 8005b2e:	3304      	adds	r3, #4
 8005b30:	4619      	mov	r1, r3
 8005b32:	4610      	mov	r0, r2
 8005b34:	f7fe f9a9 	bl	8003e8a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005b38:	2301      	movs	r3, #1
 8005b3a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005b3c:	697b      	ldr	r3, [r7, #20]
	}
 8005b3e:	4618      	mov	r0, r3
 8005b40:	3718      	adds	r7, #24
 8005b42:	46bd      	mov	sp, r7
 8005b44:	bd80      	pop	{r7, pc}
 8005b46:	bf00      	nop
 8005b48:	20000dec 	.word	0x20000dec
 8005b4c:	200012c8 	.word	0x200012c8
 8005b50:	20000df0 	.word	0x20000df0

08005b54 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b088      	sub	sp, #32
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
 8005b5c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8005b62:	2301      	movs	r3, #1
 8005b64:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d06c      	beq.n	8005c46 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8005b6c:	69bb      	ldr	r3, [r7, #24]
 8005b6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d10b      	bne.n	8005b8c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8005b74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b78:	f383 8811 	msr	BASEPRI, r3
 8005b7c:	f3bf 8f6f 	isb	sy
 8005b80:	f3bf 8f4f 	dsb	sy
 8005b84:	60fb      	str	r3, [r7, #12]
}
 8005b86:	bf00      	nop
 8005b88:	bf00      	nop
 8005b8a:	e7fd      	b.n	8005b88 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8005b8c:	69bb      	ldr	r3, [r7, #24]
 8005b8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b90:	683a      	ldr	r2, [r7, #0]
 8005b92:	429a      	cmp	r2, r3
 8005b94:	d902      	bls.n	8005b9c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	61fb      	str	r3, [r7, #28]
 8005b9a:	e002      	b.n	8005ba2 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8005b9c:	69bb      	ldr	r3, [r7, #24]
 8005b9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ba0:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8005ba2:	69bb      	ldr	r3, [r7, #24]
 8005ba4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ba6:	69fa      	ldr	r2, [r7, #28]
 8005ba8:	429a      	cmp	r2, r3
 8005baa:	d04c      	beq.n	8005c46 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8005bac:	69bb      	ldr	r3, [r7, #24]
 8005bae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005bb0:	697a      	ldr	r2, [r7, #20]
 8005bb2:	429a      	cmp	r2, r3
 8005bb4:	d147      	bne.n	8005c46 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8005bb6:	4b26      	ldr	r3, [pc, #152]	@ (8005c50 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	69ba      	ldr	r2, [r7, #24]
 8005bbc:	429a      	cmp	r2, r3
 8005bbe:	d10b      	bne.n	8005bd8 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8005bc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bc4:	f383 8811 	msr	BASEPRI, r3
 8005bc8:	f3bf 8f6f 	isb	sy
 8005bcc:	f3bf 8f4f 	dsb	sy
 8005bd0:	60bb      	str	r3, [r7, #8]
}
 8005bd2:	bf00      	nop
 8005bd4:	bf00      	nop
 8005bd6:	e7fd      	b.n	8005bd4 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8005bd8:	69bb      	ldr	r3, [r7, #24]
 8005bda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bdc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8005bde:	69bb      	ldr	r3, [r7, #24]
 8005be0:	69fa      	ldr	r2, [r7, #28]
 8005be2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005be4:	69bb      	ldr	r3, [r7, #24]
 8005be6:	699b      	ldr	r3, [r3, #24]
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	db04      	blt.n	8005bf6 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005bec:	69fb      	ldr	r3, [r7, #28]
 8005bee:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005bf2:	69bb      	ldr	r3, [r7, #24]
 8005bf4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005bf6:	69bb      	ldr	r3, [r7, #24]
 8005bf8:	6959      	ldr	r1, [r3, #20]
 8005bfa:	693a      	ldr	r2, [r7, #16]
 8005bfc:	4613      	mov	r3, r2
 8005bfe:	009b      	lsls	r3, r3, #2
 8005c00:	4413      	add	r3, r2
 8005c02:	009b      	lsls	r3, r3, #2
 8005c04:	4a13      	ldr	r2, [pc, #76]	@ (8005c54 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8005c06:	4413      	add	r3, r2
 8005c08:	4299      	cmp	r1, r3
 8005c0a:	d11c      	bne.n	8005c46 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005c0c:	69bb      	ldr	r3, [r7, #24]
 8005c0e:	3304      	adds	r3, #4
 8005c10:	4618      	mov	r0, r3
 8005c12:	f7fe f997 	bl	8003f44 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8005c16:	69bb      	ldr	r3, [r7, #24]
 8005c18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c1a:	4b0f      	ldr	r3, [pc, #60]	@ (8005c58 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	429a      	cmp	r2, r3
 8005c20:	d903      	bls.n	8005c2a <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8005c22:	69bb      	ldr	r3, [r7, #24]
 8005c24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c26:	4a0c      	ldr	r2, [pc, #48]	@ (8005c58 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8005c28:	6013      	str	r3, [r2, #0]
 8005c2a:	69bb      	ldr	r3, [r7, #24]
 8005c2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c2e:	4613      	mov	r3, r2
 8005c30:	009b      	lsls	r3, r3, #2
 8005c32:	4413      	add	r3, r2
 8005c34:	009b      	lsls	r3, r3, #2
 8005c36:	4a07      	ldr	r2, [pc, #28]	@ (8005c54 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8005c38:	441a      	add	r2, r3
 8005c3a:	69bb      	ldr	r3, [r7, #24]
 8005c3c:	3304      	adds	r3, #4
 8005c3e:	4619      	mov	r1, r3
 8005c40:	4610      	mov	r0, r2
 8005c42:	f7fe f922 	bl	8003e8a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005c46:	bf00      	nop
 8005c48:	3720      	adds	r7, #32
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	bd80      	pop	{r7, pc}
 8005c4e:	bf00      	nop
 8005c50:	20000dec 	.word	0x20000dec
 8005c54:	20000df0 	.word	0x20000df0
 8005c58:	200012c8 	.word	0x200012c8

08005c5c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8005c5c:	b480      	push	{r7}
 8005c5e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8005c60:	4b07      	ldr	r3, [pc, #28]	@ (8005c80 <pvTaskIncrementMutexHeldCount+0x24>)
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d004      	beq.n	8005c72 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8005c68:	4b05      	ldr	r3, [pc, #20]	@ (8005c80 <pvTaskIncrementMutexHeldCount+0x24>)
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005c6e:	3201      	adds	r2, #1
 8005c70:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8005c72:	4b03      	ldr	r3, [pc, #12]	@ (8005c80 <pvTaskIncrementMutexHeldCount+0x24>)
 8005c74:	681b      	ldr	r3, [r3, #0]
	}
 8005c76:	4618      	mov	r0, r3
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7e:	4770      	bx	lr
 8005c80:	20000dec 	.word	0x20000dec

08005c84 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b084      	sub	sp, #16
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
 8005c8c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005c8e:	4b21      	ldr	r3, [pc, #132]	@ (8005d14 <prvAddCurrentTaskToDelayedList+0x90>)
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005c94:	4b20      	ldr	r3, [pc, #128]	@ (8005d18 <prvAddCurrentTaskToDelayedList+0x94>)
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	3304      	adds	r3, #4
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	f7fe f952 	bl	8003f44 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ca6:	d10a      	bne.n	8005cbe <prvAddCurrentTaskToDelayedList+0x3a>
 8005ca8:	683b      	ldr	r3, [r7, #0]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d007      	beq.n	8005cbe <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005cae:	4b1a      	ldr	r3, [pc, #104]	@ (8005d18 <prvAddCurrentTaskToDelayedList+0x94>)
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	3304      	adds	r3, #4
 8005cb4:	4619      	mov	r1, r3
 8005cb6:	4819      	ldr	r0, [pc, #100]	@ (8005d1c <prvAddCurrentTaskToDelayedList+0x98>)
 8005cb8:	f7fe f8e7 	bl	8003e8a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005cbc:	e026      	b.n	8005d0c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005cbe:	68fa      	ldr	r2, [r7, #12]
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	4413      	add	r3, r2
 8005cc4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005cc6:	4b14      	ldr	r3, [pc, #80]	@ (8005d18 <prvAddCurrentTaskToDelayedList+0x94>)
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	68ba      	ldr	r2, [r7, #8]
 8005ccc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005cce:	68ba      	ldr	r2, [r7, #8]
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	429a      	cmp	r2, r3
 8005cd4:	d209      	bcs.n	8005cea <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005cd6:	4b12      	ldr	r3, [pc, #72]	@ (8005d20 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005cd8:	681a      	ldr	r2, [r3, #0]
 8005cda:	4b0f      	ldr	r3, [pc, #60]	@ (8005d18 <prvAddCurrentTaskToDelayedList+0x94>)
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	3304      	adds	r3, #4
 8005ce0:	4619      	mov	r1, r3
 8005ce2:	4610      	mov	r0, r2
 8005ce4:	f7fe f8f5 	bl	8003ed2 <vListInsert>
}
 8005ce8:	e010      	b.n	8005d0c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005cea:	4b0e      	ldr	r3, [pc, #56]	@ (8005d24 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005cec:	681a      	ldr	r2, [r3, #0]
 8005cee:	4b0a      	ldr	r3, [pc, #40]	@ (8005d18 <prvAddCurrentTaskToDelayedList+0x94>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	3304      	adds	r3, #4
 8005cf4:	4619      	mov	r1, r3
 8005cf6:	4610      	mov	r0, r2
 8005cf8:	f7fe f8eb 	bl	8003ed2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005cfc:	4b0a      	ldr	r3, [pc, #40]	@ (8005d28 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	68ba      	ldr	r2, [r7, #8]
 8005d02:	429a      	cmp	r2, r3
 8005d04:	d202      	bcs.n	8005d0c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005d06:	4a08      	ldr	r2, [pc, #32]	@ (8005d28 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005d08:	68bb      	ldr	r3, [r7, #8]
 8005d0a:	6013      	str	r3, [r2, #0]
}
 8005d0c:	bf00      	nop
 8005d0e:	3710      	adds	r7, #16
 8005d10:	46bd      	mov	sp, r7
 8005d12:	bd80      	pop	{r7, pc}
 8005d14:	200012c4 	.word	0x200012c4
 8005d18:	20000dec 	.word	0x20000dec
 8005d1c:	200012ac 	.word	0x200012ac
 8005d20:	2000127c 	.word	0x2000127c
 8005d24:	20001278 	.word	0x20001278
 8005d28:	200012e0 	.word	0x200012e0

08005d2c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b08a      	sub	sp, #40	@ 0x28
 8005d30:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005d32:	2300      	movs	r3, #0
 8005d34:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005d36:	f000 fb13 	bl	8006360 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005d3a:	4b1d      	ldr	r3, [pc, #116]	@ (8005db0 <xTimerCreateTimerTask+0x84>)
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d021      	beq.n	8005d86 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005d42:	2300      	movs	r3, #0
 8005d44:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005d46:	2300      	movs	r3, #0
 8005d48:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005d4a:	1d3a      	adds	r2, r7, #4
 8005d4c:	f107 0108 	add.w	r1, r7, #8
 8005d50:	f107 030c 	add.w	r3, r7, #12
 8005d54:	4618      	mov	r0, r3
 8005d56:	f7fe f851 	bl	8003dfc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005d5a:	6879      	ldr	r1, [r7, #4]
 8005d5c:	68bb      	ldr	r3, [r7, #8]
 8005d5e:	68fa      	ldr	r2, [r7, #12]
 8005d60:	9202      	str	r2, [sp, #8]
 8005d62:	9301      	str	r3, [sp, #4]
 8005d64:	2302      	movs	r3, #2
 8005d66:	9300      	str	r3, [sp, #0]
 8005d68:	2300      	movs	r3, #0
 8005d6a:	460a      	mov	r2, r1
 8005d6c:	4911      	ldr	r1, [pc, #68]	@ (8005db4 <xTimerCreateTimerTask+0x88>)
 8005d6e:	4812      	ldr	r0, [pc, #72]	@ (8005db8 <xTimerCreateTimerTask+0x8c>)
 8005d70:	f7fe ffa2 	bl	8004cb8 <xTaskCreateStatic>
 8005d74:	4603      	mov	r3, r0
 8005d76:	4a11      	ldr	r2, [pc, #68]	@ (8005dbc <xTimerCreateTimerTask+0x90>)
 8005d78:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005d7a:	4b10      	ldr	r3, [pc, #64]	@ (8005dbc <xTimerCreateTimerTask+0x90>)
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d001      	beq.n	8005d86 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005d82:	2301      	movs	r3, #1
 8005d84:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005d86:	697b      	ldr	r3, [r7, #20]
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d10b      	bne.n	8005da4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8005d8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d90:	f383 8811 	msr	BASEPRI, r3
 8005d94:	f3bf 8f6f 	isb	sy
 8005d98:	f3bf 8f4f 	dsb	sy
 8005d9c:	613b      	str	r3, [r7, #16]
}
 8005d9e:	bf00      	nop
 8005da0:	bf00      	nop
 8005da2:	e7fd      	b.n	8005da0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005da4:	697b      	ldr	r3, [r7, #20]
}
 8005da6:	4618      	mov	r0, r3
 8005da8:	3718      	adds	r7, #24
 8005daa:	46bd      	mov	sp, r7
 8005dac:	bd80      	pop	{r7, pc}
 8005dae:	bf00      	nop
 8005db0:	2000131c 	.word	0x2000131c
 8005db4:	08006ebc 	.word	0x08006ebc
 8005db8:	08005ef9 	.word	0x08005ef9
 8005dbc:	20001320 	.word	0x20001320

08005dc0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b08a      	sub	sp, #40	@ 0x28
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	60f8      	str	r0, [r7, #12]
 8005dc8:	60b9      	str	r1, [r7, #8]
 8005dca:	607a      	str	r2, [r7, #4]
 8005dcc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005dce:	2300      	movs	r3, #0
 8005dd0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d10b      	bne.n	8005df0 <xTimerGenericCommand+0x30>
	__asm volatile
 8005dd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ddc:	f383 8811 	msr	BASEPRI, r3
 8005de0:	f3bf 8f6f 	isb	sy
 8005de4:	f3bf 8f4f 	dsb	sy
 8005de8:	623b      	str	r3, [r7, #32]
}
 8005dea:	bf00      	nop
 8005dec:	bf00      	nop
 8005dee:	e7fd      	b.n	8005dec <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005df0:	4b19      	ldr	r3, [pc, #100]	@ (8005e58 <xTimerGenericCommand+0x98>)
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d02a      	beq.n	8005e4e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005df8:	68bb      	ldr	r3, [r7, #8]
 8005dfa:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005e04:	68bb      	ldr	r3, [r7, #8]
 8005e06:	2b05      	cmp	r3, #5
 8005e08:	dc18      	bgt.n	8005e3c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005e0a:	f7ff fdad 	bl	8005968 <xTaskGetSchedulerState>
 8005e0e:	4603      	mov	r3, r0
 8005e10:	2b02      	cmp	r3, #2
 8005e12:	d109      	bne.n	8005e28 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005e14:	4b10      	ldr	r3, [pc, #64]	@ (8005e58 <xTimerGenericCommand+0x98>)
 8005e16:	6818      	ldr	r0, [r3, #0]
 8005e18:	f107 0110 	add.w	r1, r7, #16
 8005e1c:	2300      	movs	r3, #0
 8005e1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e20:	f7fe fa32 	bl	8004288 <xQueueGenericSend>
 8005e24:	6278      	str	r0, [r7, #36]	@ 0x24
 8005e26:	e012      	b.n	8005e4e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005e28:	4b0b      	ldr	r3, [pc, #44]	@ (8005e58 <xTimerGenericCommand+0x98>)
 8005e2a:	6818      	ldr	r0, [r3, #0]
 8005e2c:	f107 0110 	add.w	r1, r7, #16
 8005e30:	2300      	movs	r3, #0
 8005e32:	2200      	movs	r2, #0
 8005e34:	f7fe fa28 	bl	8004288 <xQueueGenericSend>
 8005e38:	6278      	str	r0, [r7, #36]	@ 0x24
 8005e3a:	e008      	b.n	8005e4e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005e3c:	4b06      	ldr	r3, [pc, #24]	@ (8005e58 <xTimerGenericCommand+0x98>)
 8005e3e:	6818      	ldr	r0, [r3, #0]
 8005e40:	f107 0110 	add.w	r1, r7, #16
 8005e44:	2300      	movs	r3, #0
 8005e46:	683a      	ldr	r2, [r7, #0]
 8005e48:	f7fe fb20 	bl	800448c <xQueueGenericSendFromISR>
 8005e4c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005e4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005e50:	4618      	mov	r0, r3
 8005e52:	3728      	adds	r7, #40	@ 0x28
 8005e54:	46bd      	mov	sp, r7
 8005e56:	bd80      	pop	{r7, pc}
 8005e58:	2000131c 	.word	0x2000131c

08005e5c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b088      	sub	sp, #32
 8005e60:	af02      	add	r7, sp, #8
 8005e62:	6078      	str	r0, [r7, #4]
 8005e64:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e66:	4b23      	ldr	r3, [pc, #140]	@ (8005ef4 <prvProcessExpiredTimer+0x98>)
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	68db      	ldr	r3, [r3, #12]
 8005e6c:	68db      	ldr	r3, [r3, #12]
 8005e6e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005e70:	697b      	ldr	r3, [r7, #20]
 8005e72:	3304      	adds	r3, #4
 8005e74:	4618      	mov	r0, r3
 8005e76:	f7fe f865 	bl	8003f44 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005e7a:	697b      	ldr	r3, [r7, #20]
 8005e7c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005e80:	f003 0304 	and.w	r3, r3, #4
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d023      	beq.n	8005ed0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005e88:	697b      	ldr	r3, [r7, #20]
 8005e8a:	699a      	ldr	r2, [r3, #24]
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	18d1      	adds	r1, r2, r3
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	683a      	ldr	r2, [r7, #0]
 8005e94:	6978      	ldr	r0, [r7, #20]
 8005e96:	f000 f8d5 	bl	8006044 <prvInsertTimerInActiveList>
 8005e9a:	4603      	mov	r3, r0
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d020      	beq.n	8005ee2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	9300      	str	r3, [sp, #0]
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	687a      	ldr	r2, [r7, #4]
 8005ea8:	2100      	movs	r1, #0
 8005eaa:	6978      	ldr	r0, [r7, #20]
 8005eac:	f7ff ff88 	bl	8005dc0 <xTimerGenericCommand>
 8005eb0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005eb2:	693b      	ldr	r3, [r7, #16]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d114      	bne.n	8005ee2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8005eb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ebc:	f383 8811 	msr	BASEPRI, r3
 8005ec0:	f3bf 8f6f 	isb	sy
 8005ec4:	f3bf 8f4f 	dsb	sy
 8005ec8:	60fb      	str	r3, [r7, #12]
}
 8005eca:	bf00      	nop
 8005ecc:	bf00      	nop
 8005ece:	e7fd      	b.n	8005ecc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005ed0:	697b      	ldr	r3, [r7, #20]
 8005ed2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005ed6:	f023 0301 	bic.w	r3, r3, #1
 8005eda:	b2da      	uxtb	r2, r3
 8005edc:	697b      	ldr	r3, [r7, #20]
 8005ede:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005ee2:	697b      	ldr	r3, [r7, #20]
 8005ee4:	6a1b      	ldr	r3, [r3, #32]
 8005ee6:	6978      	ldr	r0, [r7, #20]
 8005ee8:	4798      	blx	r3
}
 8005eea:	bf00      	nop
 8005eec:	3718      	adds	r7, #24
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	bd80      	pop	{r7, pc}
 8005ef2:	bf00      	nop
 8005ef4:	20001314 	.word	0x20001314

08005ef8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005ef8:	b580      	push	{r7, lr}
 8005efa:	b084      	sub	sp, #16
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005f00:	f107 0308 	add.w	r3, r7, #8
 8005f04:	4618      	mov	r0, r3
 8005f06:	f000 f859 	bl	8005fbc <prvGetNextExpireTime>
 8005f0a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005f0c:	68bb      	ldr	r3, [r7, #8]
 8005f0e:	4619      	mov	r1, r3
 8005f10:	68f8      	ldr	r0, [r7, #12]
 8005f12:	f000 f805 	bl	8005f20 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005f16:	f000 f8d7 	bl	80060c8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005f1a:	bf00      	nop
 8005f1c:	e7f0      	b.n	8005f00 <prvTimerTask+0x8>
	...

08005f20 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005f20:	b580      	push	{r7, lr}
 8005f22:	b084      	sub	sp, #16
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	6078      	str	r0, [r7, #4]
 8005f28:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005f2a:	f7ff f929 	bl	8005180 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005f2e:	f107 0308 	add.w	r3, r7, #8
 8005f32:	4618      	mov	r0, r3
 8005f34:	f000 f866 	bl	8006004 <prvSampleTimeNow>
 8005f38:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005f3a:	68bb      	ldr	r3, [r7, #8]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d130      	bne.n	8005fa2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d10a      	bne.n	8005f5c <prvProcessTimerOrBlockTask+0x3c>
 8005f46:	687a      	ldr	r2, [r7, #4]
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	429a      	cmp	r2, r3
 8005f4c:	d806      	bhi.n	8005f5c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005f4e:	f7ff f925 	bl	800519c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005f52:	68f9      	ldr	r1, [r7, #12]
 8005f54:	6878      	ldr	r0, [r7, #4]
 8005f56:	f7ff ff81 	bl	8005e5c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005f5a:	e024      	b.n	8005fa6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d008      	beq.n	8005f74 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005f62:	4b13      	ldr	r3, [pc, #76]	@ (8005fb0 <prvProcessTimerOrBlockTask+0x90>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d101      	bne.n	8005f70 <prvProcessTimerOrBlockTask+0x50>
 8005f6c:	2301      	movs	r3, #1
 8005f6e:	e000      	b.n	8005f72 <prvProcessTimerOrBlockTask+0x52>
 8005f70:	2300      	movs	r3, #0
 8005f72:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005f74:	4b0f      	ldr	r3, [pc, #60]	@ (8005fb4 <prvProcessTimerOrBlockTask+0x94>)
 8005f76:	6818      	ldr	r0, [r3, #0]
 8005f78:	687a      	ldr	r2, [r7, #4]
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	1ad3      	subs	r3, r2, r3
 8005f7e:	683a      	ldr	r2, [r7, #0]
 8005f80:	4619      	mov	r1, r3
 8005f82:	f7fe fe65 	bl	8004c50 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005f86:	f7ff f909 	bl	800519c <xTaskResumeAll>
 8005f8a:	4603      	mov	r3, r0
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d10a      	bne.n	8005fa6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005f90:	4b09      	ldr	r3, [pc, #36]	@ (8005fb8 <prvProcessTimerOrBlockTask+0x98>)
 8005f92:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f96:	601a      	str	r2, [r3, #0]
 8005f98:	f3bf 8f4f 	dsb	sy
 8005f9c:	f3bf 8f6f 	isb	sy
}
 8005fa0:	e001      	b.n	8005fa6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005fa2:	f7ff f8fb 	bl	800519c <xTaskResumeAll>
}
 8005fa6:	bf00      	nop
 8005fa8:	3710      	adds	r7, #16
 8005faa:	46bd      	mov	sp, r7
 8005fac:	bd80      	pop	{r7, pc}
 8005fae:	bf00      	nop
 8005fb0:	20001318 	.word	0x20001318
 8005fb4:	2000131c 	.word	0x2000131c
 8005fb8:	e000ed04 	.word	0xe000ed04

08005fbc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005fbc:	b480      	push	{r7}
 8005fbe:	b085      	sub	sp, #20
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005fc4:	4b0e      	ldr	r3, [pc, #56]	@ (8006000 <prvGetNextExpireTime+0x44>)
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d101      	bne.n	8005fd2 <prvGetNextExpireTime+0x16>
 8005fce:	2201      	movs	r2, #1
 8005fd0:	e000      	b.n	8005fd4 <prvGetNextExpireTime+0x18>
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d105      	bne.n	8005fec <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005fe0:	4b07      	ldr	r3, [pc, #28]	@ (8006000 <prvGetNextExpireTime+0x44>)
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	68db      	ldr	r3, [r3, #12]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	60fb      	str	r3, [r7, #12]
 8005fea:	e001      	b.n	8005ff0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005fec:	2300      	movs	r3, #0
 8005fee:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
}
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	3714      	adds	r7, #20
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffc:	4770      	bx	lr
 8005ffe:	bf00      	nop
 8006000:	20001314 	.word	0x20001314

08006004 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006004:	b580      	push	{r7, lr}
 8006006:	b084      	sub	sp, #16
 8006008:	af00      	add	r7, sp, #0
 800600a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800600c:	f7ff f964 	bl	80052d8 <xTaskGetTickCount>
 8006010:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006012:	4b0b      	ldr	r3, [pc, #44]	@ (8006040 <prvSampleTimeNow+0x3c>)
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	68fa      	ldr	r2, [r7, #12]
 8006018:	429a      	cmp	r2, r3
 800601a:	d205      	bcs.n	8006028 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800601c:	f000 f93a 	bl	8006294 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2201      	movs	r2, #1
 8006024:	601a      	str	r2, [r3, #0]
 8006026:	e002      	b.n	800602e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2200      	movs	r2, #0
 800602c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800602e:	4a04      	ldr	r2, [pc, #16]	@ (8006040 <prvSampleTimeNow+0x3c>)
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006034:	68fb      	ldr	r3, [r7, #12]
}
 8006036:	4618      	mov	r0, r3
 8006038:	3710      	adds	r7, #16
 800603a:	46bd      	mov	sp, r7
 800603c:	bd80      	pop	{r7, pc}
 800603e:	bf00      	nop
 8006040:	20001324 	.word	0x20001324

08006044 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006044:	b580      	push	{r7, lr}
 8006046:	b086      	sub	sp, #24
 8006048:	af00      	add	r7, sp, #0
 800604a:	60f8      	str	r0, [r7, #12]
 800604c:	60b9      	str	r1, [r7, #8]
 800604e:	607a      	str	r2, [r7, #4]
 8006050:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006052:	2300      	movs	r3, #0
 8006054:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	68ba      	ldr	r2, [r7, #8]
 800605a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	68fa      	ldr	r2, [r7, #12]
 8006060:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006062:	68ba      	ldr	r2, [r7, #8]
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	429a      	cmp	r2, r3
 8006068:	d812      	bhi.n	8006090 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800606a:	687a      	ldr	r2, [r7, #4]
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	1ad2      	subs	r2, r2, r3
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	699b      	ldr	r3, [r3, #24]
 8006074:	429a      	cmp	r2, r3
 8006076:	d302      	bcc.n	800607e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006078:	2301      	movs	r3, #1
 800607a:	617b      	str	r3, [r7, #20]
 800607c:	e01b      	b.n	80060b6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800607e:	4b10      	ldr	r3, [pc, #64]	@ (80060c0 <prvInsertTimerInActiveList+0x7c>)
 8006080:	681a      	ldr	r2, [r3, #0]
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	3304      	adds	r3, #4
 8006086:	4619      	mov	r1, r3
 8006088:	4610      	mov	r0, r2
 800608a:	f7fd ff22 	bl	8003ed2 <vListInsert>
 800608e:	e012      	b.n	80060b6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006090:	687a      	ldr	r2, [r7, #4]
 8006092:	683b      	ldr	r3, [r7, #0]
 8006094:	429a      	cmp	r2, r3
 8006096:	d206      	bcs.n	80060a6 <prvInsertTimerInActiveList+0x62>
 8006098:	68ba      	ldr	r2, [r7, #8]
 800609a:	683b      	ldr	r3, [r7, #0]
 800609c:	429a      	cmp	r2, r3
 800609e:	d302      	bcc.n	80060a6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80060a0:	2301      	movs	r3, #1
 80060a2:	617b      	str	r3, [r7, #20]
 80060a4:	e007      	b.n	80060b6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80060a6:	4b07      	ldr	r3, [pc, #28]	@ (80060c4 <prvInsertTimerInActiveList+0x80>)
 80060a8:	681a      	ldr	r2, [r3, #0]
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	3304      	adds	r3, #4
 80060ae:	4619      	mov	r1, r3
 80060b0:	4610      	mov	r0, r2
 80060b2:	f7fd ff0e 	bl	8003ed2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80060b6:	697b      	ldr	r3, [r7, #20]
}
 80060b8:	4618      	mov	r0, r3
 80060ba:	3718      	adds	r7, #24
 80060bc:	46bd      	mov	sp, r7
 80060be:	bd80      	pop	{r7, pc}
 80060c0:	20001318 	.word	0x20001318
 80060c4:	20001314 	.word	0x20001314

080060c8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80060c8:	b580      	push	{r7, lr}
 80060ca:	b08e      	sub	sp, #56	@ 0x38
 80060cc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80060ce:	e0ce      	b.n	800626e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	da19      	bge.n	800610a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80060d6:	1d3b      	adds	r3, r7, #4
 80060d8:	3304      	adds	r3, #4
 80060da:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80060dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d10b      	bne.n	80060fa <prvProcessReceivedCommands+0x32>
	__asm volatile
 80060e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060e6:	f383 8811 	msr	BASEPRI, r3
 80060ea:	f3bf 8f6f 	isb	sy
 80060ee:	f3bf 8f4f 	dsb	sy
 80060f2:	61fb      	str	r3, [r7, #28]
}
 80060f4:	bf00      	nop
 80060f6:	bf00      	nop
 80060f8:	e7fd      	b.n	80060f6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80060fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006100:	6850      	ldr	r0, [r2, #4]
 8006102:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006104:	6892      	ldr	r2, [r2, #8]
 8006106:	4611      	mov	r1, r2
 8006108:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2b00      	cmp	r3, #0
 800610e:	f2c0 80ae 	blt.w	800626e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006116:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006118:	695b      	ldr	r3, [r3, #20]
 800611a:	2b00      	cmp	r3, #0
 800611c:	d004      	beq.n	8006128 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800611e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006120:	3304      	adds	r3, #4
 8006122:	4618      	mov	r0, r3
 8006124:	f7fd ff0e 	bl	8003f44 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006128:	463b      	mov	r3, r7
 800612a:	4618      	mov	r0, r3
 800612c:	f7ff ff6a 	bl	8006004 <prvSampleTimeNow>
 8006130:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	2b09      	cmp	r3, #9
 8006136:	f200 8097 	bhi.w	8006268 <prvProcessReceivedCommands+0x1a0>
 800613a:	a201      	add	r2, pc, #4	@ (adr r2, 8006140 <prvProcessReceivedCommands+0x78>)
 800613c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006140:	08006169 	.word	0x08006169
 8006144:	08006169 	.word	0x08006169
 8006148:	08006169 	.word	0x08006169
 800614c:	080061df 	.word	0x080061df
 8006150:	080061f3 	.word	0x080061f3
 8006154:	0800623f 	.word	0x0800623f
 8006158:	08006169 	.word	0x08006169
 800615c:	08006169 	.word	0x08006169
 8006160:	080061df 	.word	0x080061df
 8006164:	080061f3 	.word	0x080061f3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006168:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800616a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800616e:	f043 0301 	orr.w	r3, r3, #1
 8006172:	b2da      	uxtb	r2, r3
 8006174:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006176:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800617a:	68ba      	ldr	r2, [r7, #8]
 800617c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800617e:	699b      	ldr	r3, [r3, #24]
 8006180:	18d1      	adds	r1, r2, r3
 8006182:	68bb      	ldr	r3, [r7, #8]
 8006184:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006186:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006188:	f7ff ff5c 	bl	8006044 <prvInsertTimerInActiveList>
 800618c:	4603      	mov	r3, r0
 800618e:	2b00      	cmp	r3, #0
 8006190:	d06c      	beq.n	800626c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006192:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006194:	6a1b      	ldr	r3, [r3, #32]
 8006196:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006198:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800619a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800619c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80061a0:	f003 0304 	and.w	r3, r3, #4
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d061      	beq.n	800626c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80061a8:	68ba      	ldr	r2, [r7, #8]
 80061aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061ac:	699b      	ldr	r3, [r3, #24]
 80061ae:	441a      	add	r2, r3
 80061b0:	2300      	movs	r3, #0
 80061b2:	9300      	str	r3, [sp, #0]
 80061b4:	2300      	movs	r3, #0
 80061b6:	2100      	movs	r1, #0
 80061b8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80061ba:	f7ff fe01 	bl	8005dc0 <xTimerGenericCommand>
 80061be:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80061c0:	6a3b      	ldr	r3, [r7, #32]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d152      	bne.n	800626c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80061c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061ca:	f383 8811 	msr	BASEPRI, r3
 80061ce:	f3bf 8f6f 	isb	sy
 80061d2:	f3bf 8f4f 	dsb	sy
 80061d6:	61bb      	str	r3, [r7, #24]
}
 80061d8:	bf00      	nop
 80061da:	bf00      	nop
 80061dc:	e7fd      	b.n	80061da <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80061de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061e0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80061e4:	f023 0301 	bic.w	r3, r3, #1
 80061e8:	b2da      	uxtb	r2, r3
 80061ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061ec:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80061f0:	e03d      	b.n	800626e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80061f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061f4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80061f8:	f043 0301 	orr.w	r3, r3, #1
 80061fc:	b2da      	uxtb	r2, r3
 80061fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006200:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006204:	68ba      	ldr	r2, [r7, #8]
 8006206:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006208:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800620a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800620c:	699b      	ldr	r3, [r3, #24]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d10b      	bne.n	800622a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8006212:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006216:	f383 8811 	msr	BASEPRI, r3
 800621a:	f3bf 8f6f 	isb	sy
 800621e:	f3bf 8f4f 	dsb	sy
 8006222:	617b      	str	r3, [r7, #20]
}
 8006224:	bf00      	nop
 8006226:	bf00      	nop
 8006228:	e7fd      	b.n	8006226 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800622a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800622c:	699a      	ldr	r2, [r3, #24]
 800622e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006230:	18d1      	adds	r1, r2, r3
 8006232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006234:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006236:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006238:	f7ff ff04 	bl	8006044 <prvInsertTimerInActiveList>
					break;
 800623c:	e017      	b.n	800626e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800623e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006240:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006244:	f003 0302 	and.w	r3, r3, #2
 8006248:	2b00      	cmp	r3, #0
 800624a:	d103      	bne.n	8006254 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800624c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800624e:	f000 fbeb 	bl	8006a28 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006252:	e00c      	b.n	800626e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006254:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006256:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800625a:	f023 0301 	bic.w	r3, r3, #1
 800625e:	b2da      	uxtb	r2, r3
 8006260:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006262:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006266:	e002      	b.n	800626e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006268:	bf00      	nop
 800626a:	e000      	b.n	800626e <prvProcessReceivedCommands+0x1a6>
					break;
 800626c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800626e:	4b08      	ldr	r3, [pc, #32]	@ (8006290 <prvProcessReceivedCommands+0x1c8>)
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	1d39      	adds	r1, r7, #4
 8006274:	2200      	movs	r2, #0
 8006276:	4618      	mov	r0, r3
 8006278:	f7fe f9a6 	bl	80045c8 <xQueueReceive>
 800627c:	4603      	mov	r3, r0
 800627e:	2b00      	cmp	r3, #0
 8006280:	f47f af26 	bne.w	80060d0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006284:	bf00      	nop
 8006286:	bf00      	nop
 8006288:	3730      	adds	r7, #48	@ 0x30
 800628a:	46bd      	mov	sp, r7
 800628c:	bd80      	pop	{r7, pc}
 800628e:	bf00      	nop
 8006290:	2000131c 	.word	0x2000131c

08006294 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006294:	b580      	push	{r7, lr}
 8006296:	b088      	sub	sp, #32
 8006298:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800629a:	e049      	b.n	8006330 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800629c:	4b2e      	ldr	r3, [pc, #184]	@ (8006358 <prvSwitchTimerLists+0xc4>)
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	68db      	ldr	r3, [r3, #12]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80062a6:	4b2c      	ldr	r3, [pc, #176]	@ (8006358 <prvSwitchTimerLists+0xc4>)
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	68db      	ldr	r3, [r3, #12]
 80062ac:	68db      	ldr	r3, [r3, #12]
 80062ae:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	3304      	adds	r3, #4
 80062b4:	4618      	mov	r0, r3
 80062b6:	f7fd fe45 	bl	8003f44 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	6a1b      	ldr	r3, [r3, #32]
 80062be:	68f8      	ldr	r0, [r7, #12]
 80062c0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80062c8:	f003 0304 	and.w	r3, r3, #4
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d02f      	beq.n	8006330 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	699b      	ldr	r3, [r3, #24]
 80062d4:	693a      	ldr	r2, [r7, #16]
 80062d6:	4413      	add	r3, r2
 80062d8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80062da:	68ba      	ldr	r2, [r7, #8]
 80062dc:	693b      	ldr	r3, [r7, #16]
 80062de:	429a      	cmp	r2, r3
 80062e0:	d90e      	bls.n	8006300 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	68ba      	ldr	r2, [r7, #8]
 80062e6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	68fa      	ldr	r2, [r7, #12]
 80062ec:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80062ee:	4b1a      	ldr	r3, [pc, #104]	@ (8006358 <prvSwitchTimerLists+0xc4>)
 80062f0:	681a      	ldr	r2, [r3, #0]
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	3304      	adds	r3, #4
 80062f6:	4619      	mov	r1, r3
 80062f8:	4610      	mov	r0, r2
 80062fa:	f7fd fdea 	bl	8003ed2 <vListInsert>
 80062fe:	e017      	b.n	8006330 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006300:	2300      	movs	r3, #0
 8006302:	9300      	str	r3, [sp, #0]
 8006304:	2300      	movs	r3, #0
 8006306:	693a      	ldr	r2, [r7, #16]
 8006308:	2100      	movs	r1, #0
 800630a:	68f8      	ldr	r0, [r7, #12]
 800630c:	f7ff fd58 	bl	8005dc0 <xTimerGenericCommand>
 8006310:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	2b00      	cmp	r3, #0
 8006316:	d10b      	bne.n	8006330 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006318:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800631c:	f383 8811 	msr	BASEPRI, r3
 8006320:	f3bf 8f6f 	isb	sy
 8006324:	f3bf 8f4f 	dsb	sy
 8006328:	603b      	str	r3, [r7, #0]
}
 800632a:	bf00      	nop
 800632c:	bf00      	nop
 800632e:	e7fd      	b.n	800632c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006330:	4b09      	ldr	r3, [pc, #36]	@ (8006358 <prvSwitchTimerLists+0xc4>)
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d1b0      	bne.n	800629c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800633a:	4b07      	ldr	r3, [pc, #28]	@ (8006358 <prvSwitchTimerLists+0xc4>)
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006340:	4b06      	ldr	r3, [pc, #24]	@ (800635c <prvSwitchTimerLists+0xc8>)
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	4a04      	ldr	r2, [pc, #16]	@ (8006358 <prvSwitchTimerLists+0xc4>)
 8006346:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006348:	4a04      	ldr	r2, [pc, #16]	@ (800635c <prvSwitchTimerLists+0xc8>)
 800634a:	697b      	ldr	r3, [r7, #20]
 800634c:	6013      	str	r3, [r2, #0]
}
 800634e:	bf00      	nop
 8006350:	3718      	adds	r7, #24
 8006352:	46bd      	mov	sp, r7
 8006354:	bd80      	pop	{r7, pc}
 8006356:	bf00      	nop
 8006358:	20001314 	.word	0x20001314
 800635c:	20001318 	.word	0x20001318

08006360 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006360:	b580      	push	{r7, lr}
 8006362:	b082      	sub	sp, #8
 8006364:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006366:	f000 f96f 	bl	8006648 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800636a:	4b15      	ldr	r3, [pc, #84]	@ (80063c0 <prvCheckForValidListAndQueue+0x60>)
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	2b00      	cmp	r3, #0
 8006370:	d120      	bne.n	80063b4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006372:	4814      	ldr	r0, [pc, #80]	@ (80063c4 <prvCheckForValidListAndQueue+0x64>)
 8006374:	f7fd fd5c 	bl	8003e30 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006378:	4813      	ldr	r0, [pc, #76]	@ (80063c8 <prvCheckForValidListAndQueue+0x68>)
 800637a:	f7fd fd59 	bl	8003e30 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800637e:	4b13      	ldr	r3, [pc, #76]	@ (80063cc <prvCheckForValidListAndQueue+0x6c>)
 8006380:	4a10      	ldr	r2, [pc, #64]	@ (80063c4 <prvCheckForValidListAndQueue+0x64>)
 8006382:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006384:	4b12      	ldr	r3, [pc, #72]	@ (80063d0 <prvCheckForValidListAndQueue+0x70>)
 8006386:	4a10      	ldr	r2, [pc, #64]	@ (80063c8 <prvCheckForValidListAndQueue+0x68>)
 8006388:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800638a:	2300      	movs	r3, #0
 800638c:	9300      	str	r3, [sp, #0]
 800638e:	4b11      	ldr	r3, [pc, #68]	@ (80063d4 <prvCheckForValidListAndQueue+0x74>)
 8006390:	4a11      	ldr	r2, [pc, #68]	@ (80063d8 <prvCheckForValidListAndQueue+0x78>)
 8006392:	2110      	movs	r1, #16
 8006394:	200a      	movs	r0, #10
 8006396:	f7fd fe69 	bl	800406c <xQueueGenericCreateStatic>
 800639a:	4603      	mov	r3, r0
 800639c:	4a08      	ldr	r2, [pc, #32]	@ (80063c0 <prvCheckForValidListAndQueue+0x60>)
 800639e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80063a0:	4b07      	ldr	r3, [pc, #28]	@ (80063c0 <prvCheckForValidListAndQueue+0x60>)
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d005      	beq.n	80063b4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80063a8:	4b05      	ldr	r3, [pc, #20]	@ (80063c0 <prvCheckForValidListAndQueue+0x60>)
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	490b      	ldr	r1, [pc, #44]	@ (80063dc <prvCheckForValidListAndQueue+0x7c>)
 80063ae:	4618      	mov	r0, r3
 80063b0:	f7fe fc24 	bl	8004bfc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80063b4:	f000 f97a 	bl	80066ac <vPortExitCritical>
}
 80063b8:	bf00      	nop
 80063ba:	46bd      	mov	sp, r7
 80063bc:	bd80      	pop	{r7, pc}
 80063be:	bf00      	nop
 80063c0:	2000131c 	.word	0x2000131c
 80063c4:	200012ec 	.word	0x200012ec
 80063c8:	20001300 	.word	0x20001300
 80063cc:	20001314 	.word	0x20001314
 80063d0:	20001318 	.word	0x20001318
 80063d4:	200013c8 	.word	0x200013c8
 80063d8:	20001328 	.word	0x20001328
 80063dc:	08006ec4 	.word	0x08006ec4

080063e0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80063e0:	b480      	push	{r7}
 80063e2:	b085      	sub	sp, #20
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	60f8      	str	r0, [r7, #12]
 80063e8:	60b9      	str	r1, [r7, #8]
 80063ea:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	3b04      	subs	r3, #4
 80063f0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80063f8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	3b04      	subs	r3, #4
 80063fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006400:	68bb      	ldr	r3, [r7, #8]
 8006402:	f023 0201 	bic.w	r2, r3, #1
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	3b04      	subs	r3, #4
 800640e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006410:	4a0c      	ldr	r2, [pc, #48]	@ (8006444 <pxPortInitialiseStack+0x64>)
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	3b14      	subs	r3, #20
 800641a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800641c:	687a      	ldr	r2, [r7, #4]
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	3b04      	subs	r3, #4
 8006426:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	f06f 0202 	mvn.w	r2, #2
 800642e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	3b20      	subs	r3, #32
 8006434:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006436:	68fb      	ldr	r3, [r7, #12]
}
 8006438:	4618      	mov	r0, r3
 800643a:	3714      	adds	r7, #20
 800643c:	46bd      	mov	sp, r7
 800643e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006442:	4770      	bx	lr
 8006444:	08006449 	.word	0x08006449

08006448 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006448:	b480      	push	{r7}
 800644a:	b085      	sub	sp, #20
 800644c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800644e:	2300      	movs	r3, #0
 8006450:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006452:	4b13      	ldr	r3, [pc, #76]	@ (80064a0 <prvTaskExitError+0x58>)
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f1b3 3fff 	cmp.w	r3, #4294967295
 800645a:	d00b      	beq.n	8006474 <prvTaskExitError+0x2c>
	__asm volatile
 800645c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006460:	f383 8811 	msr	BASEPRI, r3
 8006464:	f3bf 8f6f 	isb	sy
 8006468:	f3bf 8f4f 	dsb	sy
 800646c:	60fb      	str	r3, [r7, #12]
}
 800646e:	bf00      	nop
 8006470:	bf00      	nop
 8006472:	e7fd      	b.n	8006470 <prvTaskExitError+0x28>
	__asm volatile
 8006474:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006478:	f383 8811 	msr	BASEPRI, r3
 800647c:	f3bf 8f6f 	isb	sy
 8006480:	f3bf 8f4f 	dsb	sy
 8006484:	60bb      	str	r3, [r7, #8]
}
 8006486:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006488:	bf00      	nop
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2b00      	cmp	r3, #0
 800648e:	d0fc      	beq.n	800648a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006490:	bf00      	nop
 8006492:	bf00      	nop
 8006494:	3714      	adds	r7, #20
 8006496:	46bd      	mov	sp, r7
 8006498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649c:	4770      	bx	lr
 800649e:	bf00      	nop
 80064a0:	2000003c 	.word	0x2000003c
	...

080064b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80064b0:	4b07      	ldr	r3, [pc, #28]	@ (80064d0 <pxCurrentTCBConst2>)
 80064b2:	6819      	ldr	r1, [r3, #0]
 80064b4:	6808      	ldr	r0, [r1, #0]
 80064b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064ba:	f380 8809 	msr	PSP, r0
 80064be:	f3bf 8f6f 	isb	sy
 80064c2:	f04f 0000 	mov.w	r0, #0
 80064c6:	f380 8811 	msr	BASEPRI, r0
 80064ca:	4770      	bx	lr
 80064cc:	f3af 8000 	nop.w

080064d0 <pxCurrentTCBConst2>:
 80064d0:	20000dec 	.word	0x20000dec
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80064d4:	bf00      	nop
 80064d6:	bf00      	nop

080064d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80064d8:	4808      	ldr	r0, [pc, #32]	@ (80064fc <prvPortStartFirstTask+0x24>)
 80064da:	6800      	ldr	r0, [r0, #0]
 80064dc:	6800      	ldr	r0, [r0, #0]
 80064de:	f380 8808 	msr	MSP, r0
 80064e2:	f04f 0000 	mov.w	r0, #0
 80064e6:	f380 8814 	msr	CONTROL, r0
 80064ea:	b662      	cpsie	i
 80064ec:	b661      	cpsie	f
 80064ee:	f3bf 8f4f 	dsb	sy
 80064f2:	f3bf 8f6f 	isb	sy
 80064f6:	df00      	svc	0
 80064f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80064fa:	bf00      	nop
 80064fc:	e000ed08 	.word	0xe000ed08

08006500 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006500:	b580      	push	{r7, lr}
 8006502:	b086      	sub	sp, #24
 8006504:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006506:	4b47      	ldr	r3, [pc, #284]	@ (8006624 <xPortStartScheduler+0x124>)
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	4a47      	ldr	r2, [pc, #284]	@ (8006628 <xPortStartScheduler+0x128>)
 800650c:	4293      	cmp	r3, r2
 800650e:	d10b      	bne.n	8006528 <xPortStartScheduler+0x28>
	__asm volatile
 8006510:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006514:	f383 8811 	msr	BASEPRI, r3
 8006518:	f3bf 8f6f 	isb	sy
 800651c:	f3bf 8f4f 	dsb	sy
 8006520:	60fb      	str	r3, [r7, #12]
}
 8006522:	bf00      	nop
 8006524:	bf00      	nop
 8006526:	e7fd      	b.n	8006524 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006528:	4b3e      	ldr	r3, [pc, #248]	@ (8006624 <xPortStartScheduler+0x124>)
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	4a3f      	ldr	r2, [pc, #252]	@ (800662c <xPortStartScheduler+0x12c>)
 800652e:	4293      	cmp	r3, r2
 8006530:	d10b      	bne.n	800654a <xPortStartScheduler+0x4a>
	__asm volatile
 8006532:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006536:	f383 8811 	msr	BASEPRI, r3
 800653a:	f3bf 8f6f 	isb	sy
 800653e:	f3bf 8f4f 	dsb	sy
 8006542:	613b      	str	r3, [r7, #16]
}
 8006544:	bf00      	nop
 8006546:	bf00      	nop
 8006548:	e7fd      	b.n	8006546 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800654a:	4b39      	ldr	r3, [pc, #228]	@ (8006630 <xPortStartScheduler+0x130>)
 800654c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800654e:	697b      	ldr	r3, [r7, #20]
 8006550:	781b      	ldrb	r3, [r3, #0]
 8006552:	b2db      	uxtb	r3, r3
 8006554:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006556:	697b      	ldr	r3, [r7, #20]
 8006558:	22ff      	movs	r2, #255	@ 0xff
 800655a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800655c:	697b      	ldr	r3, [r7, #20]
 800655e:	781b      	ldrb	r3, [r3, #0]
 8006560:	b2db      	uxtb	r3, r3
 8006562:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006564:	78fb      	ldrb	r3, [r7, #3]
 8006566:	b2db      	uxtb	r3, r3
 8006568:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800656c:	b2da      	uxtb	r2, r3
 800656e:	4b31      	ldr	r3, [pc, #196]	@ (8006634 <xPortStartScheduler+0x134>)
 8006570:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006572:	4b31      	ldr	r3, [pc, #196]	@ (8006638 <xPortStartScheduler+0x138>)
 8006574:	2207      	movs	r2, #7
 8006576:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006578:	e009      	b.n	800658e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800657a:	4b2f      	ldr	r3, [pc, #188]	@ (8006638 <xPortStartScheduler+0x138>)
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	3b01      	subs	r3, #1
 8006580:	4a2d      	ldr	r2, [pc, #180]	@ (8006638 <xPortStartScheduler+0x138>)
 8006582:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006584:	78fb      	ldrb	r3, [r7, #3]
 8006586:	b2db      	uxtb	r3, r3
 8006588:	005b      	lsls	r3, r3, #1
 800658a:	b2db      	uxtb	r3, r3
 800658c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800658e:	78fb      	ldrb	r3, [r7, #3]
 8006590:	b2db      	uxtb	r3, r3
 8006592:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006596:	2b80      	cmp	r3, #128	@ 0x80
 8006598:	d0ef      	beq.n	800657a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800659a:	4b27      	ldr	r3, [pc, #156]	@ (8006638 <xPortStartScheduler+0x138>)
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f1c3 0307 	rsb	r3, r3, #7
 80065a2:	2b04      	cmp	r3, #4
 80065a4:	d00b      	beq.n	80065be <xPortStartScheduler+0xbe>
	__asm volatile
 80065a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065aa:	f383 8811 	msr	BASEPRI, r3
 80065ae:	f3bf 8f6f 	isb	sy
 80065b2:	f3bf 8f4f 	dsb	sy
 80065b6:	60bb      	str	r3, [r7, #8]
}
 80065b8:	bf00      	nop
 80065ba:	bf00      	nop
 80065bc:	e7fd      	b.n	80065ba <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80065be:	4b1e      	ldr	r3, [pc, #120]	@ (8006638 <xPortStartScheduler+0x138>)
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	021b      	lsls	r3, r3, #8
 80065c4:	4a1c      	ldr	r2, [pc, #112]	@ (8006638 <xPortStartScheduler+0x138>)
 80065c6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80065c8:	4b1b      	ldr	r3, [pc, #108]	@ (8006638 <xPortStartScheduler+0x138>)
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80065d0:	4a19      	ldr	r2, [pc, #100]	@ (8006638 <xPortStartScheduler+0x138>)
 80065d2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	b2da      	uxtb	r2, r3
 80065d8:	697b      	ldr	r3, [r7, #20]
 80065da:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80065dc:	4b17      	ldr	r3, [pc, #92]	@ (800663c <xPortStartScheduler+0x13c>)
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	4a16      	ldr	r2, [pc, #88]	@ (800663c <xPortStartScheduler+0x13c>)
 80065e2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80065e6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80065e8:	4b14      	ldr	r3, [pc, #80]	@ (800663c <xPortStartScheduler+0x13c>)
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	4a13      	ldr	r2, [pc, #76]	@ (800663c <xPortStartScheduler+0x13c>)
 80065ee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80065f2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80065f4:	f000 f8da 	bl	80067ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80065f8:	4b11      	ldr	r3, [pc, #68]	@ (8006640 <xPortStartScheduler+0x140>)
 80065fa:	2200      	movs	r2, #0
 80065fc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80065fe:	f000 f8f9 	bl	80067f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006602:	4b10      	ldr	r3, [pc, #64]	@ (8006644 <xPortStartScheduler+0x144>)
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	4a0f      	ldr	r2, [pc, #60]	@ (8006644 <xPortStartScheduler+0x144>)
 8006608:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800660c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800660e:	f7ff ff63 	bl	80064d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006612:	f7fe ff2b 	bl	800546c <vTaskSwitchContext>
	prvTaskExitError();
 8006616:	f7ff ff17 	bl	8006448 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800661a:	2300      	movs	r3, #0
}
 800661c:	4618      	mov	r0, r3
 800661e:	3718      	adds	r7, #24
 8006620:	46bd      	mov	sp, r7
 8006622:	bd80      	pop	{r7, pc}
 8006624:	e000ed00 	.word	0xe000ed00
 8006628:	410fc271 	.word	0x410fc271
 800662c:	410fc270 	.word	0x410fc270
 8006630:	e000e400 	.word	0xe000e400
 8006634:	20001418 	.word	0x20001418
 8006638:	2000141c 	.word	0x2000141c
 800663c:	e000ed20 	.word	0xe000ed20
 8006640:	2000003c 	.word	0x2000003c
 8006644:	e000ef34 	.word	0xe000ef34

08006648 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006648:	b480      	push	{r7}
 800664a:	b083      	sub	sp, #12
 800664c:	af00      	add	r7, sp, #0
	__asm volatile
 800664e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006652:	f383 8811 	msr	BASEPRI, r3
 8006656:	f3bf 8f6f 	isb	sy
 800665a:	f3bf 8f4f 	dsb	sy
 800665e:	607b      	str	r3, [r7, #4]
}
 8006660:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006662:	4b10      	ldr	r3, [pc, #64]	@ (80066a4 <vPortEnterCritical+0x5c>)
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	3301      	adds	r3, #1
 8006668:	4a0e      	ldr	r2, [pc, #56]	@ (80066a4 <vPortEnterCritical+0x5c>)
 800666a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800666c:	4b0d      	ldr	r3, [pc, #52]	@ (80066a4 <vPortEnterCritical+0x5c>)
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	2b01      	cmp	r3, #1
 8006672:	d110      	bne.n	8006696 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006674:	4b0c      	ldr	r3, [pc, #48]	@ (80066a8 <vPortEnterCritical+0x60>)
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	b2db      	uxtb	r3, r3
 800667a:	2b00      	cmp	r3, #0
 800667c:	d00b      	beq.n	8006696 <vPortEnterCritical+0x4e>
	__asm volatile
 800667e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006682:	f383 8811 	msr	BASEPRI, r3
 8006686:	f3bf 8f6f 	isb	sy
 800668a:	f3bf 8f4f 	dsb	sy
 800668e:	603b      	str	r3, [r7, #0]
}
 8006690:	bf00      	nop
 8006692:	bf00      	nop
 8006694:	e7fd      	b.n	8006692 <vPortEnterCritical+0x4a>
	}
}
 8006696:	bf00      	nop
 8006698:	370c      	adds	r7, #12
 800669a:	46bd      	mov	sp, r7
 800669c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a0:	4770      	bx	lr
 80066a2:	bf00      	nop
 80066a4:	2000003c 	.word	0x2000003c
 80066a8:	e000ed04 	.word	0xe000ed04

080066ac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80066ac:	b480      	push	{r7}
 80066ae:	b083      	sub	sp, #12
 80066b0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80066b2:	4b12      	ldr	r3, [pc, #72]	@ (80066fc <vPortExitCritical+0x50>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d10b      	bne.n	80066d2 <vPortExitCritical+0x26>
	__asm volatile
 80066ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066be:	f383 8811 	msr	BASEPRI, r3
 80066c2:	f3bf 8f6f 	isb	sy
 80066c6:	f3bf 8f4f 	dsb	sy
 80066ca:	607b      	str	r3, [r7, #4]
}
 80066cc:	bf00      	nop
 80066ce:	bf00      	nop
 80066d0:	e7fd      	b.n	80066ce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80066d2:	4b0a      	ldr	r3, [pc, #40]	@ (80066fc <vPortExitCritical+0x50>)
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	3b01      	subs	r3, #1
 80066d8:	4a08      	ldr	r2, [pc, #32]	@ (80066fc <vPortExitCritical+0x50>)
 80066da:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80066dc:	4b07      	ldr	r3, [pc, #28]	@ (80066fc <vPortExitCritical+0x50>)
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d105      	bne.n	80066f0 <vPortExitCritical+0x44>
 80066e4:	2300      	movs	r3, #0
 80066e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	f383 8811 	msr	BASEPRI, r3
}
 80066ee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80066f0:	bf00      	nop
 80066f2:	370c      	adds	r7, #12
 80066f4:	46bd      	mov	sp, r7
 80066f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fa:	4770      	bx	lr
 80066fc:	2000003c 	.word	0x2000003c

08006700 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006700:	f3ef 8009 	mrs	r0, PSP
 8006704:	f3bf 8f6f 	isb	sy
 8006708:	4b15      	ldr	r3, [pc, #84]	@ (8006760 <pxCurrentTCBConst>)
 800670a:	681a      	ldr	r2, [r3, #0]
 800670c:	f01e 0f10 	tst.w	lr, #16
 8006710:	bf08      	it	eq
 8006712:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006716:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800671a:	6010      	str	r0, [r2, #0]
 800671c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006720:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006724:	f380 8811 	msr	BASEPRI, r0
 8006728:	f3bf 8f4f 	dsb	sy
 800672c:	f3bf 8f6f 	isb	sy
 8006730:	f7fe fe9c 	bl	800546c <vTaskSwitchContext>
 8006734:	f04f 0000 	mov.w	r0, #0
 8006738:	f380 8811 	msr	BASEPRI, r0
 800673c:	bc09      	pop	{r0, r3}
 800673e:	6819      	ldr	r1, [r3, #0]
 8006740:	6808      	ldr	r0, [r1, #0]
 8006742:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006746:	f01e 0f10 	tst.w	lr, #16
 800674a:	bf08      	it	eq
 800674c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006750:	f380 8809 	msr	PSP, r0
 8006754:	f3bf 8f6f 	isb	sy
 8006758:	4770      	bx	lr
 800675a:	bf00      	nop
 800675c:	f3af 8000 	nop.w

08006760 <pxCurrentTCBConst>:
 8006760:	20000dec 	.word	0x20000dec
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006764:	bf00      	nop
 8006766:	bf00      	nop

08006768 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006768:	b580      	push	{r7, lr}
 800676a:	b082      	sub	sp, #8
 800676c:	af00      	add	r7, sp, #0
	__asm volatile
 800676e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006772:	f383 8811 	msr	BASEPRI, r3
 8006776:	f3bf 8f6f 	isb	sy
 800677a:	f3bf 8f4f 	dsb	sy
 800677e:	607b      	str	r3, [r7, #4]
}
 8006780:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006782:	f7fe fdb9 	bl	80052f8 <xTaskIncrementTick>
 8006786:	4603      	mov	r3, r0
 8006788:	2b00      	cmp	r3, #0
 800678a:	d003      	beq.n	8006794 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800678c:	4b06      	ldr	r3, [pc, #24]	@ (80067a8 <xPortSysTickHandler+0x40>)
 800678e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006792:	601a      	str	r2, [r3, #0]
 8006794:	2300      	movs	r3, #0
 8006796:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006798:	683b      	ldr	r3, [r7, #0]
 800679a:	f383 8811 	msr	BASEPRI, r3
}
 800679e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80067a0:	bf00      	nop
 80067a2:	3708      	adds	r7, #8
 80067a4:	46bd      	mov	sp, r7
 80067a6:	bd80      	pop	{r7, pc}
 80067a8:	e000ed04 	.word	0xe000ed04

080067ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80067ac:	b480      	push	{r7}
 80067ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80067b0:	4b0b      	ldr	r3, [pc, #44]	@ (80067e0 <vPortSetupTimerInterrupt+0x34>)
 80067b2:	2200      	movs	r2, #0
 80067b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80067b6:	4b0b      	ldr	r3, [pc, #44]	@ (80067e4 <vPortSetupTimerInterrupt+0x38>)
 80067b8:	2200      	movs	r2, #0
 80067ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80067bc:	4b0a      	ldr	r3, [pc, #40]	@ (80067e8 <vPortSetupTimerInterrupt+0x3c>)
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	4a0a      	ldr	r2, [pc, #40]	@ (80067ec <vPortSetupTimerInterrupt+0x40>)
 80067c2:	fba2 2303 	umull	r2, r3, r2, r3
 80067c6:	099b      	lsrs	r3, r3, #6
 80067c8:	4a09      	ldr	r2, [pc, #36]	@ (80067f0 <vPortSetupTimerInterrupt+0x44>)
 80067ca:	3b01      	subs	r3, #1
 80067cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80067ce:	4b04      	ldr	r3, [pc, #16]	@ (80067e0 <vPortSetupTimerInterrupt+0x34>)
 80067d0:	2207      	movs	r2, #7
 80067d2:	601a      	str	r2, [r3, #0]
}
 80067d4:	bf00      	nop
 80067d6:	46bd      	mov	sp, r7
 80067d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067dc:	4770      	bx	lr
 80067de:	bf00      	nop
 80067e0:	e000e010 	.word	0xe000e010
 80067e4:	e000e018 	.word	0xe000e018
 80067e8:	20000030 	.word	0x20000030
 80067ec:	10624dd3 	.word	0x10624dd3
 80067f0:	e000e014 	.word	0xe000e014

080067f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80067f4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006804 <vPortEnableVFP+0x10>
 80067f8:	6801      	ldr	r1, [r0, #0]
 80067fa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80067fe:	6001      	str	r1, [r0, #0]
 8006800:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006802:	bf00      	nop
 8006804:	e000ed88 	.word	0xe000ed88

08006808 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006808:	b480      	push	{r7}
 800680a:	b085      	sub	sp, #20
 800680c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800680e:	f3ef 8305 	mrs	r3, IPSR
 8006812:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	2b0f      	cmp	r3, #15
 8006818:	d915      	bls.n	8006846 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800681a:	4a18      	ldr	r2, [pc, #96]	@ (800687c <vPortValidateInterruptPriority+0x74>)
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	4413      	add	r3, r2
 8006820:	781b      	ldrb	r3, [r3, #0]
 8006822:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006824:	4b16      	ldr	r3, [pc, #88]	@ (8006880 <vPortValidateInterruptPriority+0x78>)
 8006826:	781b      	ldrb	r3, [r3, #0]
 8006828:	7afa      	ldrb	r2, [r7, #11]
 800682a:	429a      	cmp	r2, r3
 800682c:	d20b      	bcs.n	8006846 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800682e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006832:	f383 8811 	msr	BASEPRI, r3
 8006836:	f3bf 8f6f 	isb	sy
 800683a:	f3bf 8f4f 	dsb	sy
 800683e:	607b      	str	r3, [r7, #4]
}
 8006840:	bf00      	nop
 8006842:	bf00      	nop
 8006844:	e7fd      	b.n	8006842 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006846:	4b0f      	ldr	r3, [pc, #60]	@ (8006884 <vPortValidateInterruptPriority+0x7c>)
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800684e:	4b0e      	ldr	r3, [pc, #56]	@ (8006888 <vPortValidateInterruptPriority+0x80>)
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	429a      	cmp	r2, r3
 8006854:	d90b      	bls.n	800686e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006856:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800685a:	f383 8811 	msr	BASEPRI, r3
 800685e:	f3bf 8f6f 	isb	sy
 8006862:	f3bf 8f4f 	dsb	sy
 8006866:	603b      	str	r3, [r7, #0]
}
 8006868:	bf00      	nop
 800686a:	bf00      	nop
 800686c:	e7fd      	b.n	800686a <vPortValidateInterruptPriority+0x62>
	}
 800686e:	bf00      	nop
 8006870:	3714      	adds	r7, #20
 8006872:	46bd      	mov	sp, r7
 8006874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006878:	4770      	bx	lr
 800687a:	bf00      	nop
 800687c:	e000e3f0 	.word	0xe000e3f0
 8006880:	20001418 	.word	0x20001418
 8006884:	e000ed0c 	.word	0xe000ed0c
 8006888:	2000141c 	.word	0x2000141c

0800688c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800688c:	b580      	push	{r7, lr}
 800688e:	b08a      	sub	sp, #40	@ 0x28
 8006890:	af00      	add	r7, sp, #0
 8006892:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006894:	2300      	movs	r3, #0
 8006896:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006898:	f7fe fc72 	bl	8005180 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800689c:	4b5c      	ldr	r3, [pc, #368]	@ (8006a10 <pvPortMalloc+0x184>)
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d101      	bne.n	80068a8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80068a4:	f000 f924 	bl	8006af0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80068a8:	4b5a      	ldr	r3, [pc, #360]	@ (8006a14 <pvPortMalloc+0x188>)
 80068aa:	681a      	ldr	r2, [r3, #0]
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	4013      	ands	r3, r2
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	f040 8095 	bne.w	80069e0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d01e      	beq.n	80068fa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80068bc:	2208      	movs	r2, #8
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	4413      	add	r3, r2
 80068c2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	f003 0307 	and.w	r3, r3, #7
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d015      	beq.n	80068fa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	f023 0307 	bic.w	r3, r3, #7
 80068d4:	3308      	adds	r3, #8
 80068d6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	f003 0307 	and.w	r3, r3, #7
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d00b      	beq.n	80068fa <pvPortMalloc+0x6e>
	__asm volatile
 80068e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068e6:	f383 8811 	msr	BASEPRI, r3
 80068ea:	f3bf 8f6f 	isb	sy
 80068ee:	f3bf 8f4f 	dsb	sy
 80068f2:	617b      	str	r3, [r7, #20]
}
 80068f4:	bf00      	nop
 80068f6:	bf00      	nop
 80068f8:	e7fd      	b.n	80068f6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d06f      	beq.n	80069e0 <pvPortMalloc+0x154>
 8006900:	4b45      	ldr	r3, [pc, #276]	@ (8006a18 <pvPortMalloc+0x18c>)
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	687a      	ldr	r2, [r7, #4]
 8006906:	429a      	cmp	r2, r3
 8006908:	d86a      	bhi.n	80069e0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800690a:	4b44      	ldr	r3, [pc, #272]	@ (8006a1c <pvPortMalloc+0x190>)
 800690c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800690e:	4b43      	ldr	r3, [pc, #268]	@ (8006a1c <pvPortMalloc+0x190>)
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006914:	e004      	b.n	8006920 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006918:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800691a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006922:	685b      	ldr	r3, [r3, #4]
 8006924:	687a      	ldr	r2, [r7, #4]
 8006926:	429a      	cmp	r2, r3
 8006928:	d903      	bls.n	8006932 <pvPortMalloc+0xa6>
 800692a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	2b00      	cmp	r3, #0
 8006930:	d1f1      	bne.n	8006916 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006932:	4b37      	ldr	r3, [pc, #220]	@ (8006a10 <pvPortMalloc+0x184>)
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006938:	429a      	cmp	r2, r3
 800693a:	d051      	beq.n	80069e0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800693c:	6a3b      	ldr	r3, [r7, #32]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	2208      	movs	r2, #8
 8006942:	4413      	add	r3, r2
 8006944:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006948:	681a      	ldr	r2, [r3, #0]
 800694a:	6a3b      	ldr	r3, [r7, #32]
 800694c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800694e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006950:	685a      	ldr	r2, [r3, #4]
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	1ad2      	subs	r2, r2, r3
 8006956:	2308      	movs	r3, #8
 8006958:	005b      	lsls	r3, r3, #1
 800695a:	429a      	cmp	r2, r3
 800695c:	d920      	bls.n	80069a0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800695e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	4413      	add	r3, r2
 8006964:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006966:	69bb      	ldr	r3, [r7, #24]
 8006968:	f003 0307 	and.w	r3, r3, #7
 800696c:	2b00      	cmp	r3, #0
 800696e:	d00b      	beq.n	8006988 <pvPortMalloc+0xfc>
	__asm volatile
 8006970:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006974:	f383 8811 	msr	BASEPRI, r3
 8006978:	f3bf 8f6f 	isb	sy
 800697c:	f3bf 8f4f 	dsb	sy
 8006980:	613b      	str	r3, [r7, #16]
}
 8006982:	bf00      	nop
 8006984:	bf00      	nop
 8006986:	e7fd      	b.n	8006984 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800698a:	685a      	ldr	r2, [r3, #4]
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	1ad2      	subs	r2, r2, r3
 8006990:	69bb      	ldr	r3, [r7, #24]
 8006992:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006996:	687a      	ldr	r2, [r7, #4]
 8006998:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800699a:	69b8      	ldr	r0, [r7, #24]
 800699c:	f000 f90a 	bl	8006bb4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80069a0:	4b1d      	ldr	r3, [pc, #116]	@ (8006a18 <pvPortMalloc+0x18c>)
 80069a2:	681a      	ldr	r2, [r3, #0]
 80069a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069a6:	685b      	ldr	r3, [r3, #4]
 80069a8:	1ad3      	subs	r3, r2, r3
 80069aa:	4a1b      	ldr	r2, [pc, #108]	@ (8006a18 <pvPortMalloc+0x18c>)
 80069ac:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80069ae:	4b1a      	ldr	r3, [pc, #104]	@ (8006a18 <pvPortMalloc+0x18c>)
 80069b0:	681a      	ldr	r2, [r3, #0]
 80069b2:	4b1b      	ldr	r3, [pc, #108]	@ (8006a20 <pvPortMalloc+0x194>)
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	429a      	cmp	r2, r3
 80069b8:	d203      	bcs.n	80069c2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80069ba:	4b17      	ldr	r3, [pc, #92]	@ (8006a18 <pvPortMalloc+0x18c>)
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	4a18      	ldr	r2, [pc, #96]	@ (8006a20 <pvPortMalloc+0x194>)
 80069c0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80069c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069c4:	685a      	ldr	r2, [r3, #4]
 80069c6:	4b13      	ldr	r3, [pc, #76]	@ (8006a14 <pvPortMalloc+0x188>)
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	431a      	orrs	r2, r3
 80069cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069ce:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80069d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069d2:	2200      	movs	r2, #0
 80069d4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80069d6:	4b13      	ldr	r3, [pc, #76]	@ (8006a24 <pvPortMalloc+0x198>)
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	3301      	adds	r3, #1
 80069dc:	4a11      	ldr	r2, [pc, #68]	@ (8006a24 <pvPortMalloc+0x198>)
 80069de:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80069e0:	f7fe fbdc 	bl	800519c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80069e4:	69fb      	ldr	r3, [r7, #28]
 80069e6:	f003 0307 	and.w	r3, r3, #7
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d00b      	beq.n	8006a06 <pvPortMalloc+0x17a>
	__asm volatile
 80069ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069f2:	f383 8811 	msr	BASEPRI, r3
 80069f6:	f3bf 8f6f 	isb	sy
 80069fa:	f3bf 8f4f 	dsb	sy
 80069fe:	60fb      	str	r3, [r7, #12]
}
 8006a00:	bf00      	nop
 8006a02:	bf00      	nop
 8006a04:	e7fd      	b.n	8006a02 <pvPortMalloc+0x176>
	return pvReturn;
 8006a06:	69fb      	ldr	r3, [r7, #28]
}
 8006a08:	4618      	mov	r0, r3
 8006a0a:	3728      	adds	r7, #40	@ 0x28
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	bd80      	pop	{r7, pc}
 8006a10:	20005028 	.word	0x20005028
 8006a14:	2000503c 	.word	0x2000503c
 8006a18:	2000502c 	.word	0x2000502c
 8006a1c:	20005020 	.word	0x20005020
 8006a20:	20005030 	.word	0x20005030
 8006a24:	20005034 	.word	0x20005034

08006a28 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b086      	sub	sp, #24
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d04f      	beq.n	8006ada <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006a3a:	2308      	movs	r3, #8
 8006a3c:	425b      	negs	r3, r3
 8006a3e:	697a      	ldr	r2, [r7, #20]
 8006a40:	4413      	add	r3, r2
 8006a42:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006a44:	697b      	ldr	r3, [r7, #20]
 8006a46:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006a48:	693b      	ldr	r3, [r7, #16]
 8006a4a:	685a      	ldr	r2, [r3, #4]
 8006a4c:	4b25      	ldr	r3, [pc, #148]	@ (8006ae4 <vPortFree+0xbc>)
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	4013      	ands	r3, r2
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d10b      	bne.n	8006a6e <vPortFree+0x46>
	__asm volatile
 8006a56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a5a:	f383 8811 	msr	BASEPRI, r3
 8006a5e:	f3bf 8f6f 	isb	sy
 8006a62:	f3bf 8f4f 	dsb	sy
 8006a66:	60fb      	str	r3, [r7, #12]
}
 8006a68:	bf00      	nop
 8006a6a:	bf00      	nop
 8006a6c:	e7fd      	b.n	8006a6a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006a6e:	693b      	ldr	r3, [r7, #16]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d00b      	beq.n	8006a8e <vPortFree+0x66>
	__asm volatile
 8006a76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a7a:	f383 8811 	msr	BASEPRI, r3
 8006a7e:	f3bf 8f6f 	isb	sy
 8006a82:	f3bf 8f4f 	dsb	sy
 8006a86:	60bb      	str	r3, [r7, #8]
}
 8006a88:	bf00      	nop
 8006a8a:	bf00      	nop
 8006a8c:	e7fd      	b.n	8006a8a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006a8e:	693b      	ldr	r3, [r7, #16]
 8006a90:	685a      	ldr	r2, [r3, #4]
 8006a92:	4b14      	ldr	r3, [pc, #80]	@ (8006ae4 <vPortFree+0xbc>)
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	4013      	ands	r3, r2
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d01e      	beq.n	8006ada <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006a9c:	693b      	ldr	r3, [r7, #16]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d11a      	bne.n	8006ada <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006aa4:	693b      	ldr	r3, [r7, #16]
 8006aa6:	685a      	ldr	r2, [r3, #4]
 8006aa8:	4b0e      	ldr	r3, [pc, #56]	@ (8006ae4 <vPortFree+0xbc>)
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	43db      	mvns	r3, r3
 8006aae:	401a      	ands	r2, r3
 8006ab0:	693b      	ldr	r3, [r7, #16]
 8006ab2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006ab4:	f7fe fb64 	bl	8005180 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006ab8:	693b      	ldr	r3, [r7, #16]
 8006aba:	685a      	ldr	r2, [r3, #4]
 8006abc:	4b0a      	ldr	r3, [pc, #40]	@ (8006ae8 <vPortFree+0xc0>)
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	4413      	add	r3, r2
 8006ac2:	4a09      	ldr	r2, [pc, #36]	@ (8006ae8 <vPortFree+0xc0>)
 8006ac4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006ac6:	6938      	ldr	r0, [r7, #16]
 8006ac8:	f000 f874 	bl	8006bb4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006acc:	4b07      	ldr	r3, [pc, #28]	@ (8006aec <vPortFree+0xc4>)
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	3301      	adds	r3, #1
 8006ad2:	4a06      	ldr	r2, [pc, #24]	@ (8006aec <vPortFree+0xc4>)
 8006ad4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006ad6:	f7fe fb61 	bl	800519c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006ada:	bf00      	nop
 8006adc:	3718      	adds	r7, #24
 8006ade:	46bd      	mov	sp, r7
 8006ae0:	bd80      	pop	{r7, pc}
 8006ae2:	bf00      	nop
 8006ae4:	2000503c 	.word	0x2000503c
 8006ae8:	2000502c 	.word	0x2000502c
 8006aec:	20005038 	.word	0x20005038

08006af0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006af0:	b480      	push	{r7}
 8006af2:	b085      	sub	sp, #20
 8006af4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006af6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8006afa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006afc:	4b27      	ldr	r3, [pc, #156]	@ (8006b9c <prvHeapInit+0xac>)
 8006afe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	f003 0307 	and.w	r3, r3, #7
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d00c      	beq.n	8006b24 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	3307      	adds	r3, #7
 8006b0e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	f023 0307 	bic.w	r3, r3, #7
 8006b16:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006b18:	68ba      	ldr	r2, [r7, #8]
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	1ad3      	subs	r3, r2, r3
 8006b1e:	4a1f      	ldr	r2, [pc, #124]	@ (8006b9c <prvHeapInit+0xac>)
 8006b20:	4413      	add	r3, r2
 8006b22:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006b28:	4a1d      	ldr	r2, [pc, #116]	@ (8006ba0 <prvHeapInit+0xb0>)
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006b2e:	4b1c      	ldr	r3, [pc, #112]	@ (8006ba0 <prvHeapInit+0xb0>)
 8006b30:	2200      	movs	r2, #0
 8006b32:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	68ba      	ldr	r2, [r7, #8]
 8006b38:	4413      	add	r3, r2
 8006b3a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006b3c:	2208      	movs	r2, #8
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	1a9b      	subs	r3, r3, r2
 8006b42:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	f023 0307 	bic.w	r3, r3, #7
 8006b4a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	4a15      	ldr	r2, [pc, #84]	@ (8006ba4 <prvHeapInit+0xb4>)
 8006b50:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006b52:	4b14      	ldr	r3, [pc, #80]	@ (8006ba4 <prvHeapInit+0xb4>)
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	2200      	movs	r2, #0
 8006b58:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006b5a:	4b12      	ldr	r3, [pc, #72]	@ (8006ba4 <prvHeapInit+0xb4>)
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	2200      	movs	r2, #0
 8006b60:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006b66:	683b      	ldr	r3, [r7, #0]
 8006b68:	68fa      	ldr	r2, [r7, #12]
 8006b6a:	1ad2      	subs	r2, r2, r3
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006b70:	4b0c      	ldr	r3, [pc, #48]	@ (8006ba4 <prvHeapInit+0xb4>)
 8006b72:	681a      	ldr	r2, [r3, #0]
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006b78:	683b      	ldr	r3, [r7, #0]
 8006b7a:	685b      	ldr	r3, [r3, #4]
 8006b7c:	4a0a      	ldr	r2, [pc, #40]	@ (8006ba8 <prvHeapInit+0xb8>)
 8006b7e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006b80:	683b      	ldr	r3, [r7, #0]
 8006b82:	685b      	ldr	r3, [r3, #4]
 8006b84:	4a09      	ldr	r2, [pc, #36]	@ (8006bac <prvHeapInit+0xbc>)
 8006b86:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006b88:	4b09      	ldr	r3, [pc, #36]	@ (8006bb0 <prvHeapInit+0xc0>)
 8006b8a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006b8e:	601a      	str	r2, [r3, #0]
}
 8006b90:	bf00      	nop
 8006b92:	3714      	adds	r7, #20
 8006b94:	46bd      	mov	sp, r7
 8006b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9a:	4770      	bx	lr
 8006b9c:	20001420 	.word	0x20001420
 8006ba0:	20005020 	.word	0x20005020
 8006ba4:	20005028 	.word	0x20005028
 8006ba8:	20005030 	.word	0x20005030
 8006bac:	2000502c 	.word	0x2000502c
 8006bb0:	2000503c 	.word	0x2000503c

08006bb4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006bb4:	b480      	push	{r7}
 8006bb6:	b085      	sub	sp, #20
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006bbc:	4b28      	ldr	r3, [pc, #160]	@ (8006c60 <prvInsertBlockIntoFreeList+0xac>)
 8006bbe:	60fb      	str	r3, [r7, #12]
 8006bc0:	e002      	b.n	8006bc8 <prvInsertBlockIntoFreeList+0x14>
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	60fb      	str	r3, [r7, #12]
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	687a      	ldr	r2, [r7, #4]
 8006bce:	429a      	cmp	r2, r3
 8006bd0:	d8f7      	bhi.n	8006bc2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	685b      	ldr	r3, [r3, #4]
 8006bda:	68ba      	ldr	r2, [r7, #8]
 8006bdc:	4413      	add	r3, r2
 8006bde:	687a      	ldr	r2, [r7, #4]
 8006be0:	429a      	cmp	r2, r3
 8006be2:	d108      	bne.n	8006bf6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	685a      	ldr	r2, [r3, #4]
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	685b      	ldr	r3, [r3, #4]
 8006bec:	441a      	add	r2, r3
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	685b      	ldr	r3, [r3, #4]
 8006bfe:	68ba      	ldr	r2, [r7, #8]
 8006c00:	441a      	add	r2, r3
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	429a      	cmp	r2, r3
 8006c08:	d118      	bne.n	8006c3c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	681a      	ldr	r2, [r3, #0]
 8006c0e:	4b15      	ldr	r3, [pc, #84]	@ (8006c64 <prvInsertBlockIntoFreeList+0xb0>)
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	429a      	cmp	r2, r3
 8006c14:	d00d      	beq.n	8006c32 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	685a      	ldr	r2, [r3, #4]
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	685b      	ldr	r3, [r3, #4]
 8006c20:	441a      	add	r2, r3
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	681a      	ldr	r2, [r3, #0]
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	601a      	str	r2, [r3, #0]
 8006c30:	e008      	b.n	8006c44 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006c32:	4b0c      	ldr	r3, [pc, #48]	@ (8006c64 <prvInsertBlockIntoFreeList+0xb0>)
 8006c34:	681a      	ldr	r2, [r3, #0]
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	601a      	str	r2, [r3, #0]
 8006c3a:	e003      	b.n	8006c44 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	681a      	ldr	r2, [r3, #0]
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006c44:	68fa      	ldr	r2, [r7, #12]
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	429a      	cmp	r2, r3
 8006c4a:	d002      	beq.n	8006c52 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	687a      	ldr	r2, [r7, #4]
 8006c50:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006c52:	bf00      	nop
 8006c54:	3714      	adds	r7, #20
 8006c56:	46bd      	mov	sp, r7
 8006c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5c:	4770      	bx	lr
 8006c5e:	bf00      	nop
 8006c60:	20005020 	.word	0x20005020
 8006c64:	20005028 	.word	0x20005028

08006c68 <memset>:
 8006c68:	4402      	add	r2, r0
 8006c6a:	4603      	mov	r3, r0
 8006c6c:	4293      	cmp	r3, r2
 8006c6e:	d100      	bne.n	8006c72 <memset+0xa>
 8006c70:	4770      	bx	lr
 8006c72:	f803 1b01 	strb.w	r1, [r3], #1
 8006c76:	e7f9      	b.n	8006c6c <memset+0x4>

08006c78 <_reclaim_reent>:
 8006c78:	4b2d      	ldr	r3, [pc, #180]	@ (8006d30 <_reclaim_reent+0xb8>)
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	4283      	cmp	r3, r0
 8006c7e:	b570      	push	{r4, r5, r6, lr}
 8006c80:	4604      	mov	r4, r0
 8006c82:	d053      	beq.n	8006d2c <_reclaim_reent+0xb4>
 8006c84:	69c3      	ldr	r3, [r0, #28]
 8006c86:	b31b      	cbz	r3, 8006cd0 <_reclaim_reent+0x58>
 8006c88:	68db      	ldr	r3, [r3, #12]
 8006c8a:	b163      	cbz	r3, 8006ca6 <_reclaim_reent+0x2e>
 8006c8c:	2500      	movs	r5, #0
 8006c8e:	69e3      	ldr	r3, [r4, #28]
 8006c90:	68db      	ldr	r3, [r3, #12]
 8006c92:	5959      	ldr	r1, [r3, r5]
 8006c94:	b9b1      	cbnz	r1, 8006cc4 <_reclaim_reent+0x4c>
 8006c96:	3504      	adds	r5, #4
 8006c98:	2d80      	cmp	r5, #128	@ 0x80
 8006c9a:	d1f8      	bne.n	8006c8e <_reclaim_reent+0x16>
 8006c9c:	69e3      	ldr	r3, [r4, #28]
 8006c9e:	4620      	mov	r0, r4
 8006ca0:	68d9      	ldr	r1, [r3, #12]
 8006ca2:	f000 f87b 	bl	8006d9c <_free_r>
 8006ca6:	69e3      	ldr	r3, [r4, #28]
 8006ca8:	6819      	ldr	r1, [r3, #0]
 8006caa:	b111      	cbz	r1, 8006cb2 <_reclaim_reent+0x3a>
 8006cac:	4620      	mov	r0, r4
 8006cae:	f000 f875 	bl	8006d9c <_free_r>
 8006cb2:	69e3      	ldr	r3, [r4, #28]
 8006cb4:	689d      	ldr	r5, [r3, #8]
 8006cb6:	b15d      	cbz	r5, 8006cd0 <_reclaim_reent+0x58>
 8006cb8:	4629      	mov	r1, r5
 8006cba:	4620      	mov	r0, r4
 8006cbc:	682d      	ldr	r5, [r5, #0]
 8006cbe:	f000 f86d 	bl	8006d9c <_free_r>
 8006cc2:	e7f8      	b.n	8006cb6 <_reclaim_reent+0x3e>
 8006cc4:	680e      	ldr	r6, [r1, #0]
 8006cc6:	4620      	mov	r0, r4
 8006cc8:	f000 f868 	bl	8006d9c <_free_r>
 8006ccc:	4631      	mov	r1, r6
 8006cce:	e7e1      	b.n	8006c94 <_reclaim_reent+0x1c>
 8006cd0:	6961      	ldr	r1, [r4, #20]
 8006cd2:	b111      	cbz	r1, 8006cda <_reclaim_reent+0x62>
 8006cd4:	4620      	mov	r0, r4
 8006cd6:	f000 f861 	bl	8006d9c <_free_r>
 8006cda:	69e1      	ldr	r1, [r4, #28]
 8006cdc:	b111      	cbz	r1, 8006ce4 <_reclaim_reent+0x6c>
 8006cde:	4620      	mov	r0, r4
 8006ce0:	f000 f85c 	bl	8006d9c <_free_r>
 8006ce4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006ce6:	b111      	cbz	r1, 8006cee <_reclaim_reent+0x76>
 8006ce8:	4620      	mov	r0, r4
 8006cea:	f000 f857 	bl	8006d9c <_free_r>
 8006cee:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006cf0:	b111      	cbz	r1, 8006cf8 <_reclaim_reent+0x80>
 8006cf2:	4620      	mov	r0, r4
 8006cf4:	f000 f852 	bl	8006d9c <_free_r>
 8006cf8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8006cfa:	b111      	cbz	r1, 8006d02 <_reclaim_reent+0x8a>
 8006cfc:	4620      	mov	r0, r4
 8006cfe:	f000 f84d 	bl	8006d9c <_free_r>
 8006d02:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8006d04:	b111      	cbz	r1, 8006d0c <_reclaim_reent+0x94>
 8006d06:	4620      	mov	r0, r4
 8006d08:	f000 f848 	bl	8006d9c <_free_r>
 8006d0c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8006d0e:	b111      	cbz	r1, 8006d16 <_reclaim_reent+0x9e>
 8006d10:	4620      	mov	r0, r4
 8006d12:	f000 f843 	bl	8006d9c <_free_r>
 8006d16:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006d18:	b111      	cbz	r1, 8006d20 <_reclaim_reent+0xa8>
 8006d1a:	4620      	mov	r0, r4
 8006d1c:	f000 f83e 	bl	8006d9c <_free_r>
 8006d20:	6a23      	ldr	r3, [r4, #32]
 8006d22:	b11b      	cbz	r3, 8006d2c <_reclaim_reent+0xb4>
 8006d24:	4620      	mov	r0, r4
 8006d26:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006d2a:	4718      	bx	r3
 8006d2c:	bd70      	pop	{r4, r5, r6, pc}
 8006d2e:	bf00      	nop
 8006d30:	20000040 	.word	0x20000040

08006d34 <__libc_init_array>:
 8006d34:	b570      	push	{r4, r5, r6, lr}
 8006d36:	4d0d      	ldr	r5, [pc, #52]	@ (8006d6c <__libc_init_array+0x38>)
 8006d38:	4c0d      	ldr	r4, [pc, #52]	@ (8006d70 <__libc_init_array+0x3c>)
 8006d3a:	1b64      	subs	r4, r4, r5
 8006d3c:	10a4      	asrs	r4, r4, #2
 8006d3e:	2600      	movs	r6, #0
 8006d40:	42a6      	cmp	r6, r4
 8006d42:	d109      	bne.n	8006d58 <__libc_init_array+0x24>
 8006d44:	4d0b      	ldr	r5, [pc, #44]	@ (8006d74 <__libc_init_array+0x40>)
 8006d46:	4c0c      	ldr	r4, [pc, #48]	@ (8006d78 <__libc_init_array+0x44>)
 8006d48:	f000 f87e 	bl	8006e48 <_init>
 8006d4c:	1b64      	subs	r4, r4, r5
 8006d4e:	10a4      	asrs	r4, r4, #2
 8006d50:	2600      	movs	r6, #0
 8006d52:	42a6      	cmp	r6, r4
 8006d54:	d105      	bne.n	8006d62 <__libc_init_array+0x2e>
 8006d56:	bd70      	pop	{r4, r5, r6, pc}
 8006d58:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d5c:	4798      	blx	r3
 8006d5e:	3601      	adds	r6, #1
 8006d60:	e7ee      	b.n	8006d40 <__libc_init_array+0xc>
 8006d62:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d66:	4798      	blx	r3
 8006d68:	3601      	adds	r6, #1
 8006d6a:	e7f2      	b.n	8006d52 <__libc_init_array+0x1e>
 8006d6c:	080071c4 	.word	0x080071c4
 8006d70:	080071c4 	.word	0x080071c4
 8006d74:	080071c4 	.word	0x080071c4
 8006d78:	080071c8 	.word	0x080071c8

08006d7c <__retarget_lock_acquire_recursive>:
 8006d7c:	4770      	bx	lr

08006d7e <__retarget_lock_release_recursive>:
 8006d7e:	4770      	bx	lr

08006d80 <memcpy>:
 8006d80:	440a      	add	r2, r1
 8006d82:	4291      	cmp	r1, r2
 8006d84:	f100 33ff 	add.w	r3, r0, #4294967295
 8006d88:	d100      	bne.n	8006d8c <memcpy+0xc>
 8006d8a:	4770      	bx	lr
 8006d8c:	b510      	push	{r4, lr}
 8006d8e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006d92:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006d96:	4291      	cmp	r1, r2
 8006d98:	d1f9      	bne.n	8006d8e <memcpy+0xe>
 8006d9a:	bd10      	pop	{r4, pc}

08006d9c <_free_r>:
 8006d9c:	b538      	push	{r3, r4, r5, lr}
 8006d9e:	4605      	mov	r5, r0
 8006da0:	2900      	cmp	r1, #0
 8006da2:	d041      	beq.n	8006e28 <_free_r+0x8c>
 8006da4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006da8:	1f0c      	subs	r4, r1, #4
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	bfb8      	it	lt
 8006dae:	18e4      	addlt	r4, r4, r3
 8006db0:	f000 f83e 	bl	8006e30 <__malloc_lock>
 8006db4:	4a1d      	ldr	r2, [pc, #116]	@ (8006e2c <_free_r+0x90>)
 8006db6:	6813      	ldr	r3, [r2, #0]
 8006db8:	b933      	cbnz	r3, 8006dc8 <_free_r+0x2c>
 8006dba:	6063      	str	r3, [r4, #4]
 8006dbc:	6014      	str	r4, [r2, #0]
 8006dbe:	4628      	mov	r0, r5
 8006dc0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006dc4:	f000 b83a 	b.w	8006e3c <__malloc_unlock>
 8006dc8:	42a3      	cmp	r3, r4
 8006dca:	d908      	bls.n	8006dde <_free_r+0x42>
 8006dcc:	6820      	ldr	r0, [r4, #0]
 8006dce:	1821      	adds	r1, r4, r0
 8006dd0:	428b      	cmp	r3, r1
 8006dd2:	bf01      	itttt	eq
 8006dd4:	6819      	ldreq	r1, [r3, #0]
 8006dd6:	685b      	ldreq	r3, [r3, #4]
 8006dd8:	1809      	addeq	r1, r1, r0
 8006dda:	6021      	streq	r1, [r4, #0]
 8006ddc:	e7ed      	b.n	8006dba <_free_r+0x1e>
 8006dde:	461a      	mov	r2, r3
 8006de0:	685b      	ldr	r3, [r3, #4]
 8006de2:	b10b      	cbz	r3, 8006de8 <_free_r+0x4c>
 8006de4:	42a3      	cmp	r3, r4
 8006de6:	d9fa      	bls.n	8006dde <_free_r+0x42>
 8006de8:	6811      	ldr	r1, [r2, #0]
 8006dea:	1850      	adds	r0, r2, r1
 8006dec:	42a0      	cmp	r0, r4
 8006dee:	d10b      	bne.n	8006e08 <_free_r+0x6c>
 8006df0:	6820      	ldr	r0, [r4, #0]
 8006df2:	4401      	add	r1, r0
 8006df4:	1850      	adds	r0, r2, r1
 8006df6:	4283      	cmp	r3, r0
 8006df8:	6011      	str	r1, [r2, #0]
 8006dfa:	d1e0      	bne.n	8006dbe <_free_r+0x22>
 8006dfc:	6818      	ldr	r0, [r3, #0]
 8006dfe:	685b      	ldr	r3, [r3, #4]
 8006e00:	6053      	str	r3, [r2, #4]
 8006e02:	4408      	add	r0, r1
 8006e04:	6010      	str	r0, [r2, #0]
 8006e06:	e7da      	b.n	8006dbe <_free_r+0x22>
 8006e08:	d902      	bls.n	8006e10 <_free_r+0x74>
 8006e0a:	230c      	movs	r3, #12
 8006e0c:	602b      	str	r3, [r5, #0]
 8006e0e:	e7d6      	b.n	8006dbe <_free_r+0x22>
 8006e10:	6820      	ldr	r0, [r4, #0]
 8006e12:	1821      	adds	r1, r4, r0
 8006e14:	428b      	cmp	r3, r1
 8006e16:	bf04      	itt	eq
 8006e18:	6819      	ldreq	r1, [r3, #0]
 8006e1a:	685b      	ldreq	r3, [r3, #4]
 8006e1c:	6063      	str	r3, [r4, #4]
 8006e1e:	bf04      	itt	eq
 8006e20:	1809      	addeq	r1, r1, r0
 8006e22:	6021      	streq	r1, [r4, #0]
 8006e24:	6054      	str	r4, [r2, #4]
 8006e26:	e7ca      	b.n	8006dbe <_free_r+0x22>
 8006e28:	bd38      	pop	{r3, r4, r5, pc}
 8006e2a:	bf00      	nop
 8006e2c:	2000517c 	.word	0x2000517c

08006e30 <__malloc_lock>:
 8006e30:	4801      	ldr	r0, [pc, #4]	@ (8006e38 <__malloc_lock+0x8>)
 8006e32:	f7ff bfa3 	b.w	8006d7c <__retarget_lock_acquire_recursive>
 8006e36:	bf00      	nop
 8006e38:	20005178 	.word	0x20005178

08006e3c <__malloc_unlock>:
 8006e3c:	4801      	ldr	r0, [pc, #4]	@ (8006e44 <__malloc_unlock+0x8>)
 8006e3e:	f7ff bf9e 	b.w	8006d7e <__retarget_lock_release_recursive>
 8006e42:	bf00      	nop
 8006e44:	20005178 	.word	0x20005178

08006e48 <_init>:
 8006e48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e4a:	bf00      	nop
 8006e4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e4e:	bc08      	pop	{r3}
 8006e50:	469e      	mov	lr, r3
 8006e52:	4770      	bx	lr

08006e54 <_fini>:
 8006e54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e56:	bf00      	nop
 8006e58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e5a:	bc08      	pop	{r3}
 8006e5c:	469e      	mov	lr, r3
 8006e5e:	4770      	bx	lr
