cocci_test_suite() {
	bool cocci_id/* drivers/gpu/drm/omapdrm/omap_irq.c 79 */;
	void cocci_id/* drivers/gpu/drm/omapdrm/omap_irq.c 301 */;
	unsigned int cocci_id/* drivers/gpu/drm/omapdrm/omap_irq.c 268 */;
	struct omap_drm_private *cocci_id/* drivers/gpu/drm/omapdrm/omap_irq.c 267 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/omapdrm/omap_irq.c 265 */;
	int cocci_id/* drivers/gpu/drm/omapdrm/omap_irq.c 265 */;
	const u32 cocci_id/* drivers/gpu/drm/omapdrm/omap_irq.c 251 */[];
	struct omap_irq_wait *cocci_id/* drivers/gpu/drm/omapdrm/omap_irq.c 211 */;
	irqreturn_t cocci_id/* drivers/gpu/drm/omapdrm/omap_irq.c 207 */;
	void *cocci_id/* drivers/gpu/drm/omapdrm/omap_irq.c 207 */;
	const u32 cocci_id/* drivers/gpu/drm/omapdrm/omap_irq.c 172 */;
	const struct {
		const char *name;
		u32 mask;
	} cocci_id/* drivers/gpu/drm/omapdrm/omap_irq.c 162 */[];
	u32 cocci_id/* drivers/gpu/drm/omapdrm/omap_irq.c 158 */;
	enum omap_channel cocci_id/* drivers/gpu/drm/omapdrm/omap_irq.c 146 */;
	unsigned long cocci_id/* drivers/gpu/drm/omapdrm/omap_irq.c 145 */;
	struct drm_crtc *cocci_id/* drivers/gpu/drm/omapdrm/omap_irq.c 141 */;
	struct omap_irq_wait {
		struct list_head node;
		wait_queue_head_t wq;
		u32 irqmask;
		int count;
	} cocci_id/* drivers/gpu/drm/omapdrm/omap_irq.c 11 */;
}
