// Seed: 1483016535
module module_0;
  wire id_1;
  module_3 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign module_2.id_3 = 0;
  wire id_2;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1
);
  bit id_3, id_4;
  final begin : LABEL_0
    id_4 <= 1'd0;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri0 id_0,
    input supply0 id_1,
    input tri id_2,
    input tri id_3,
    input uwire id_4,
    input wand id_5
);
  wire id_7;
  ;
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic [7:0] id_4;
  logic id_5;
  wire id_6 = -1;
  assign id_6 = id_4;
endmodule
