[submodule "SDRAM_Verilog"]
	path = SDRAM_Verilog
	url = https://github.com/yigitbektasgursoy/SDRAM_Verilog
