// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_129_64 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        i_1,
        A_33_address0,
        A_33_ce0,
        A_33_q0,
        A_34_address0,
        A_34_ce0,
        A_34_q0,
        A_35_address0,
        A_35_ce0,
        A_35_q0,
        A_36_address0,
        A_36_ce0,
        A_36_q0,
        A_37_address0,
        A_37_ce0,
        A_37_q0,
        A_38_address0,
        A_38_ce0,
        A_38_q0,
        A_39_address0,
        A_39_ce0,
        A_39_q0,
        A_40_address0,
        A_40_ce0,
        A_40_q0,
        A_41_address0,
        A_41_ce0,
        A_41_q0,
        A_42_address0,
        A_42_ce0,
        A_42_q0,
        A_43_address0,
        A_43_ce0,
        A_43_q0,
        A_44_address0,
        A_44_ce0,
        A_44_q0,
        A_45_address0,
        A_45_ce0,
        A_45_q0,
        A_46_address0,
        A_46_ce0,
        A_46_q0,
        A_47_address0,
        A_47_ce0,
        A_47_q0,
        A_48_address0,
        A_48_ce0,
        A_48_q0,
        tmp_32_address0,
        tmp_32_ce0,
        tmp_32_we0,
        tmp_32_d0,
        tmp_33_address0,
        tmp_33_ce0,
        tmp_33_we0,
        tmp_33_d0,
        tmp_34_address0,
        tmp_34_ce0,
        tmp_34_we0,
        tmp_34_d0,
        tmp_35_address0,
        tmp_35_ce0,
        tmp_35_we0,
        tmp_35_d0,
        tmp_36_address0,
        tmp_36_ce0,
        tmp_36_we0,
        tmp_36_d0,
        tmp_37_address0,
        tmp_37_ce0,
        tmp_37_we0,
        tmp_37_d0,
        tmp_38_address0,
        tmp_38_ce0,
        tmp_38_we0,
        tmp_38_d0,
        tmp_39_address0,
        tmp_39_ce0,
        tmp_39_we0,
        tmp_39_d0,
        tmp_40_address0,
        tmp_40_ce0,
        tmp_40_we0,
        tmp_40_d0,
        tmp_41_address0,
        tmp_41_ce0,
        tmp_41_we0,
        tmp_41_d0,
        tmp_42_address0,
        tmp_42_ce0,
        tmp_42_we0,
        tmp_42_d0,
        tmp_43_address0,
        tmp_43_ce0,
        tmp_43_we0,
        tmp_43_d0,
        tmp_44_address0,
        tmp_44_ce0,
        tmp_44_we0,
        tmp_44_d0,
        tmp_45_address0,
        tmp_45_ce0,
        tmp_45_we0,
        tmp_45_d0,
        tmp_46_address0,
        tmp_46_ce0,
        tmp_46_we0,
        tmp_46_d0,
        tmp_47_address0,
        tmp_47_ce0,
        tmp_47_we0,
        tmp_47_d0,
        conv_i349_2
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] i_1;
output  [7:0] A_33_address0;
output   A_33_ce0;
input  [23:0] A_33_q0;
output  [7:0] A_34_address0;
output   A_34_ce0;
input  [23:0] A_34_q0;
output  [7:0] A_35_address0;
output   A_35_ce0;
input  [23:0] A_35_q0;
output  [7:0] A_36_address0;
output   A_36_ce0;
input  [23:0] A_36_q0;
output  [7:0] A_37_address0;
output   A_37_ce0;
input  [23:0] A_37_q0;
output  [7:0] A_38_address0;
output   A_38_ce0;
input  [23:0] A_38_q0;
output  [7:0] A_39_address0;
output   A_39_ce0;
input  [23:0] A_39_q0;
output  [7:0] A_40_address0;
output   A_40_ce0;
input  [23:0] A_40_q0;
output  [7:0] A_41_address0;
output   A_41_ce0;
input  [23:0] A_41_q0;
output  [7:0] A_42_address0;
output   A_42_ce0;
input  [23:0] A_42_q0;
output  [7:0] A_43_address0;
output   A_43_ce0;
input  [23:0] A_43_q0;
output  [7:0] A_44_address0;
output   A_44_ce0;
input  [23:0] A_44_q0;
output  [7:0] A_45_address0;
output   A_45_ce0;
input  [23:0] A_45_q0;
output  [7:0] A_46_address0;
output   A_46_ce0;
input  [23:0] A_46_q0;
output  [7:0] A_47_address0;
output   A_47_ce0;
input  [23:0] A_47_q0;
output  [7:0] A_48_address0;
output   A_48_ce0;
input  [23:0] A_48_q0;
output  [7:0] tmp_32_address0;
output   tmp_32_ce0;
output   tmp_32_we0;
output  [23:0] tmp_32_d0;
output  [7:0] tmp_33_address0;
output   tmp_33_ce0;
output   tmp_33_we0;
output  [23:0] tmp_33_d0;
output  [7:0] tmp_34_address0;
output   tmp_34_ce0;
output   tmp_34_we0;
output  [23:0] tmp_34_d0;
output  [7:0] tmp_35_address0;
output   tmp_35_ce0;
output   tmp_35_we0;
output  [23:0] tmp_35_d0;
output  [7:0] tmp_36_address0;
output   tmp_36_ce0;
output   tmp_36_we0;
output  [23:0] tmp_36_d0;
output  [7:0] tmp_37_address0;
output   tmp_37_ce0;
output   tmp_37_we0;
output  [23:0] tmp_37_d0;
output  [7:0] tmp_38_address0;
output   tmp_38_ce0;
output   tmp_38_we0;
output  [23:0] tmp_38_d0;
output  [7:0] tmp_39_address0;
output   tmp_39_ce0;
output   tmp_39_we0;
output  [23:0] tmp_39_d0;
output  [7:0] tmp_40_address0;
output   tmp_40_ce0;
output   tmp_40_we0;
output  [23:0] tmp_40_d0;
output  [7:0] tmp_41_address0;
output   tmp_41_ce0;
output   tmp_41_we0;
output  [23:0] tmp_41_d0;
output  [7:0] tmp_42_address0;
output   tmp_42_ce0;
output   tmp_42_we0;
output  [23:0] tmp_42_d0;
output  [7:0] tmp_43_address0;
output   tmp_43_ce0;
output   tmp_43_we0;
output  [23:0] tmp_43_d0;
output  [7:0] tmp_44_address0;
output   tmp_44_ce0;
output   tmp_44_we0;
output  [23:0] tmp_44_d0;
output  [7:0] tmp_45_address0;
output   tmp_45_ce0;
output   tmp_45_we0;
output  [23:0] tmp_45_d0;
output  [7:0] tmp_46_address0;
output   tmp_46_ce0;
output   tmp_46_we0;
output  [23:0] tmp_46_d0;
output  [7:0] tmp_47_address0;
output   tmp_47_ce0;
output   tmp_47_we0;
output  [23:0] tmp_47_d0;
input  [23:0] conv_i349_2;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] tmp_fu_578_p3;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire  signed [37:0] conv_i349_2_cast_fu_566_p1;
reg  signed [37:0] conv_i349_2_cast_reg_2476;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] zext_ln132_fu_614_p1;
reg   [63:0] zext_ln132_reg_2500;
reg   [63:0] zext_ln132_reg_2500_pp0_iter1_reg;
reg   [63:0] zext_ln132_reg_2500_pp0_iter2_reg;
reg   [63:0] zext_ln132_reg_2500_pp0_iter3_reg;
reg   [63:0] zext_ln132_reg_2500_pp0_iter4_reg;
reg   [63:0] zext_ln132_reg_2500_pp0_iter5_reg;
reg   [63:0] zext_ln132_reg_2500_pp0_iter6_reg;
reg   [63:0] zext_ln132_reg_2500_pp0_iter7_reg;
reg   [63:0] zext_ln132_reg_2500_pp0_iter8_reg;
reg   [63:0] zext_ln132_reg_2500_pp0_iter9_reg;
reg   [63:0] zext_ln132_reg_2500_pp0_iter10_reg;
reg   [63:0] zext_ln132_reg_2500_pp0_iter11_reg;
reg   [63:0] zext_ln132_reg_2500_pp0_iter12_reg;
reg   [63:0] zext_ln132_reg_2500_pp0_iter13_reg;
reg   [63:0] zext_ln132_reg_2500_pp0_iter14_reg;
reg   [63:0] zext_ln132_reg_2500_pp0_iter15_reg;
reg   [63:0] zext_ln132_reg_2500_pp0_iter16_reg;
reg   [63:0] zext_ln132_reg_2500_pp0_iter17_reg;
reg   [63:0] zext_ln132_reg_2500_pp0_iter18_reg;
reg   [63:0] zext_ln132_reg_2500_pp0_iter19_reg;
reg   [63:0] zext_ln132_reg_2500_pp0_iter20_reg;
reg   [63:0] zext_ln132_reg_2500_pp0_iter21_reg;
reg   [63:0] zext_ln132_reg_2500_pp0_iter22_reg;
reg   [63:0] zext_ln132_reg_2500_pp0_iter23_reg;
reg   [63:0] zext_ln132_reg_2500_pp0_iter24_reg;
reg   [63:0] zext_ln132_reg_2500_pp0_iter25_reg;
reg   [63:0] zext_ln132_reg_2500_pp0_iter26_reg;
reg   [63:0] zext_ln132_reg_2500_pp0_iter27_reg;
reg   [63:0] zext_ln132_reg_2500_pp0_iter28_reg;
reg   [63:0] zext_ln132_reg_2500_pp0_iter29_reg;
reg   [63:0] zext_ln132_reg_2500_pp0_iter30_reg;
reg   [63:0] zext_ln132_reg_2500_pp0_iter31_reg;
reg   [63:0] zext_ln132_reg_2500_pp0_iter32_reg;
reg   [63:0] zext_ln132_reg_2500_pp0_iter33_reg;
reg   [63:0] zext_ln132_reg_2500_pp0_iter34_reg;
reg   [63:0] zext_ln132_reg_2500_pp0_iter35_reg;
reg   [63:0] zext_ln132_reg_2500_pp0_iter36_reg;
reg   [63:0] zext_ln132_reg_2500_pp0_iter37_reg;
reg   [63:0] zext_ln132_reg_2500_pp0_iter38_reg;
reg   [63:0] zext_ln132_reg_2500_pp0_iter39_reg;
reg   [63:0] zext_ln132_reg_2500_pp0_iter40_reg;
reg   [63:0] zext_ln132_reg_2500_pp0_iter41_reg;
wire    ap_block_pp0_stage0;
reg   [6:0] j_fu_134;
wire   [6:0] add_ln129_fu_634_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_j_2;
reg    A_33_ce0_local;
reg    A_34_ce0_local;
reg    A_35_ce0_local;
reg    A_36_ce0_local;
reg    A_37_ce0_local;
reg    A_38_ce0_local;
reg    A_39_ce0_local;
reg    A_40_ce0_local;
reg    A_41_ce0_local;
reg    A_42_ce0_local;
reg    A_43_ce0_local;
reg    A_44_ce0_local;
reg    A_45_ce0_local;
reg    A_46_ce0_local;
reg    A_47_ce0_local;
reg    A_48_ce0_local;
reg    tmp_32_we0_local;
wire   [23:0] val_60_fu_945_p3;
reg    tmp_32_ce0_local;
reg    tmp_33_we0_local;
wire   [23:0] val_92_fu_1046_p3;
reg    tmp_33_ce0_local;
reg    tmp_34_we0_local;
wire   [23:0] val_94_fu_1147_p3;
reg    tmp_34_ce0_local;
reg    tmp_35_we0_local;
wire   [23:0] val_96_fu_1248_p3;
reg    tmp_35_ce0_local;
reg    tmp_36_we0_local;
wire   [23:0] val_98_fu_1349_p3;
reg    tmp_36_ce0_local;
reg    tmp_37_we0_local;
wire   [23:0] val_100_fu_1450_p3;
reg    tmp_37_ce0_local;
reg    tmp_38_we0_local;
wire   [23:0] val_102_fu_1551_p3;
reg    tmp_38_ce0_local;
reg    tmp_39_we0_local;
wire   [23:0] val_104_fu_1652_p3;
reg    tmp_39_ce0_local;
reg    tmp_40_we0_local;
wire   [23:0] val_106_fu_1753_p3;
reg    tmp_40_ce0_local;
reg    tmp_41_we0_local;
wire   [23:0] val_108_fu_1854_p3;
reg    tmp_41_ce0_local;
reg    tmp_42_we0_local;
wire   [23:0] val_110_fu_1955_p3;
reg    tmp_42_ce0_local;
reg    tmp_43_we0_local;
wire   [23:0] val_112_fu_2056_p3;
reg    tmp_43_ce0_local;
reg    tmp_44_we0_local;
wire   [23:0] val_114_fu_2157_p3;
reg    tmp_44_ce0_local;
reg    tmp_45_we0_local;
wire   [23:0] val_116_fu_2258_p3;
reg    tmp_45_ce0_local;
reg    tmp_46_we0_local;
wire   [23:0] val_118_fu_2359_p3;
reg    tmp_46_ce0_local;
reg    tmp_47_we0_local;
wire   [23:0] val_90_fu_2460_p3;
reg    tmp_47_ce0_local;
wire   [5:0] tmp_591_fu_596_p4;
wire   [1:0] lshr_ln129_2_fu_586_p4;
wire   [7:0] tmp_s_fu_606_p3;
wire   [37:0] grp_fu_653_p0;
wire  signed [23:0] grp_fu_653_p1;
wire   [37:0] grp_fu_666_p0;
wire  signed [23:0] grp_fu_666_p1;
wire   [37:0] grp_fu_679_p0;
wire  signed [23:0] grp_fu_679_p1;
wire   [37:0] grp_fu_692_p0;
wire  signed [23:0] grp_fu_692_p1;
wire   [37:0] grp_fu_705_p0;
wire  signed [23:0] grp_fu_705_p1;
wire   [37:0] grp_fu_718_p0;
wire  signed [23:0] grp_fu_718_p1;
wire   [37:0] grp_fu_731_p0;
wire  signed [23:0] grp_fu_731_p1;
wire   [37:0] grp_fu_744_p0;
wire  signed [23:0] grp_fu_744_p1;
wire   [37:0] grp_fu_757_p0;
wire  signed [23:0] grp_fu_757_p1;
wire   [37:0] grp_fu_770_p0;
wire  signed [23:0] grp_fu_770_p1;
wire   [37:0] grp_fu_783_p0;
wire  signed [23:0] grp_fu_783_p1;
wire   [37:0] grp_fu_796_p0;
wire  signed [23:0] grp_fu_796_p1;
wire   [37:0] grp_fu_809_p0;
wire  signed [23:0] grp_fu_809_p1;
wire   [37:0] grp_fu_822_p0;
wire  signed [23:0] grp_fu_822_p1;
wire   [37:0] grp_fu_835_p0;
wire  signed [23:0] grp_fu_835_p1;
wire   [37:0] grp_fu_848_p0;
wire  signed [23:0] grp_fu_848_p1;
wire   [37:0] grp_fu_653_p2;
wire   [13:0] tmp_425_fu_873_p4;
wire   [0:0] tmp_593_fu_865_p3;
wire   [0:0] icmp_ln132_32_fu_889_p2;
wire   [0:0] tmp_592_fu_853_p3;
wire   [0:0] or_ln132_fu_895_p2;
wire   [0:0] xor_ln132_fu_901_p2;
wire   [0:0] icmp_ln132_fu_883_p2;
wire   [0:0] xor_ln132_32_fu_913_p2;
wire   [0:0] or_ln132_48_fu_919_p2;
wire   [0:0] and_ln132_fu_907_p2;
wire   [0:0] and_ln132_32_fu_925_p2;
wire   [0:0] or_ln132_49_fu_939_p2;
wire   [23:0] select_ln132_fu_931_p3;
wire   [23:0] val_fu_861_p1;
wire   [37:0] grp_fu_666_p2;
wire   [13:0] tmp_426_fu_974_p4;
wire   [0:0] tmp_595_fu_966_p3;
wire   [0:0] icmp_ln132_34_fu_990_p2;
wire   [0:0] tmp_594_fu_954_p3;
wire   [0:0] or_ln132_50_fu_996_p2;
wire   [0:0] xor_ln132_33_fu_1002_p2;
wire   [0:0] icmp_ln132_33_fu_984_p2;
wire   [0:0] xor_ln132_34_fu_1014_p2;
wire   [0:0] or_ln132_51_fu_1020_p2;
wire   [0:0] and_ln132_33_fu_1008_p2;
wire   [0:0] and_ln132_34_fu_1026_p2;
wire   [0:0] or_ln132_52_fu_1040_p2;
wire   [23:0] select_ln132_33_fu_1032_p3;
wire   [23:0] val_91_fu_962_p1;
wire   [37:0] grp_fu_679_p2;
wire   [13:0] tmp_427_fu_1075_p4;
wire   [0:0] tmp_597_fu_1067_p3;
wire   [0:0] icmp_ln132_36_fu_1091_p2;
wire   [0:0] tmp_596_fu_1055_p3;
wire   [0:0] or_ln132_53_fu_1097_p2;
wire   [0:0] xor_ln132_35_fu_1103_p2;
wire   [0:0] icmp_ln132_35_fu_1085_p2;
wire   [0:0] xor_ln132_36_fu_1115_p2;
wire   [0:0] or_ln132_54_fu_1121_p2;
wire   [0:0] and_ln132_35_fu_1109_p2;
wire   [0:0] and_ln132_36_fu_1127_p2;
wire   [0:0] or_ln132_55_fu_1141_p2;
wire   [23:0] select_ln132_35_fu_1133_p3;
wire   [23:0] val_93_fu_1063_p1;
wire   [37:0] grp_fu_692_p2;
wire   [13:0] tmp_428_fu_1176_p4;
wire   [0:0] tmp_599_fu_1168_p3;
wire   [0:0] icmp_ln132_38_fu_1192_p2;
wire   [0:0] tmp_598_fu_1156_p3;
wire   [0:0] or_ln132_56_fu_1198_p2;
wire   [0:0] xor_ln132_37_fu_1204_p2;
wire   [0:0] icmp_ln132_37_fu_1186_p2;
wire   [0:0] xor_ln132_38_fu_1216_p2;
wire   [0:0] or_ln132_57_fu_1222_p2;
wire   [0:0] and_ln132_37_fu_1210_p2;
wire   [0:0] and_ln132_38_fu_1228_p2;
wire   [0:0] or_ln132_58_fu_1242_p2;
wire   [23:0] select_ln132_37_fu_1234_p3;
wire   [23:0] val_95_fu_1164_p1;
wire   [37:0] grp_fu_705_p2;
wire   [13:0] tmp_429_fu_1277_p4;
wire   [0:0] tmp_601_fu_1269_p3;
wire   [0:0] icmp_ln132_40_fu_1293_p2;
wire   [0:0] tmp_600_fu_1257_p3;
wire   [0:0] or_ln132_59_fu_1299_p2;
wire   [0:0] xor_ln132_39_fu_1305_p2;
wire   [0:0] icmp_ln132_39_fu_1287_p2;
wire   [0:0] xor_ln132_40_fu_1317_p2;
wire   [0:0] or_ln132_60_fu_1323_p2;
wire   [0:0] and_ln132_39_fu_1311_p2;
wire   [0:0] and_ln132_40_fu_1329_p2;
wire   [0:0] or_ln132_61_fu_1343_p2;
wire   [23:0] select_ln132_39_fu_1335_p3;
wire   [23:0] val_97_fu_1265_p1;
wire   [37:0] grp_fu_718_p2;
wire   [13:0] tmp_430_fu_1378_p4;
wire   [0:0] tmp_603_fu_1370_p3;
wire   [0:0] icmp_ln132_42_fu_1394_p2;
wire   [0:0] tmp_602_fu_1358_p3;
wire   [0:0] or_ln132_62_fu_1400_p2;
wire   [0:0] xor_ln132_41_fu_1406_p2;
wire   [0:0] icmp_ln132_41_fu_1388_p2;
wire   [0:0] xor_ln132_42_fu_1418_p2;
wire   [0:0] or_ln132_63_fu_1424_p2;
wire   [0:0] and_ln132_41_fu_1412_p2;
wire   [0:0] and_ln132_42_fu_1430_p2;
wire   [0:0] or_ln132_64_fu_1444_p2;
wire   [23:0] select_ln132_41_fu_1436_p3;
wire   [23:0] val_99_fu_1366_p1;
wire   [37:0] grp_fu_731_p2;
wire   [13:0] tmp_431_fu_1479_p4;
wire   [0:0] tmp_605_fu_1471_p3;
wire   [0:0] icmp_ln132_44_fu_1495_p2;
wire   [0:0] tmp_604_fu_1459_p3;
wire   [0:0] or_ln132_65_fu_1501_p2;
wire   [0:0] xor_ln132_43_fu_1507_p2;
wire   [0:0] icmp_ln132_43_fu_1489_p2;
wire   [0:0] xor_ln132_44_fu_1519_p2;
wire   [0:0] or_ln132_66_fu_1525_p2;
wire   [0:0] and_ln132_43_fu_1513_p2;
wire   [0:0] and_ln132_44_fu_1531_p2;
wire   [0:0] or_ln132_67_fu_1545_p2;
wire   [23:0] select_ln132_43_fu_1537_p3;
wire   [23:0] val_101_fu_1467_p1;
wire   [37:0] grp_fu_744_p2;
wire   [13:0] tmp_432_fu_1580_p4;
wire   [0:0] tmp_607_fu_1572_p3;
wire   [0:0] icmp_ln132_46_fu_1596_p2;
wire   [0:0] tmp_606_fu_1560_p3;
wire   [0:0] or_ln132_68_fu_1602_p2;
wire   [0:0] xor_ln132_45_fu_1608_p2;
wire   [0:0] icmp_ln132_45_fu_1590_p2;
wire   [0:0] xor_ln132_46_fu_1620_p2;
wire   [0:0] or_ln132_69_fu_1626_p2;
wire   [0:0] and_ln132_45_fu_1614_p2;
wire   [0:0] and_ln132_46_fu_1632_p2;
wire   [0:0] or_ln132_70_fu_1646_p2;
wire   [23:0] select_ln132_45_fu_1638_p3;
wire   [23:0] val_103_fu_1568_p1;
wire   [37:0] grp_fu_757_p2;
wire   [13:0] tmp_433_fu_1681_p4;
wire   [0:0] tmp_609_fu_1673_p3;
wire   [0:0] icmp_ln132_48_fu_1697_p2;
wire   [0:0] tmp_608_fu_1661_p3;
wire   [0:0] or_ln132_71_fu_1703_p2;
wire   [0:0] xor_ln132_47_fu_1709_p2;
wire   [0:0] icmp_ln132_47_fu_1691_p2;
wire   [0:0] xor_ln132_48_fu_1721_p2;
wire   [0:0] or_ln132_72_fu_1727_p2;
wire   [0:0] and_ln132_47_fu_1715_p2;
wire   [0:0] and_ln132_48_fu_1733_p2;
wire   [0:0] or_ln132_73_fu_1747_p2;
wire   [23:0] select_ln132_47_fu_1739_p3;
wire   [23:0] val_105_fu_1669_p1;
wire   [37:0] grp_fu_770_p2;
wire   [13:0] tmp_434_fu_1782_p4;
wire   [0:0] tmp_611_fu_1774_p3;
wire   [0:0] icmp_ln132_50_fu_1798_p2;
wire   [0:0] tmp_610_fu_1762_p3;
wire   [0:0] or_ln132_74_fu_1804_p2;
wire   [0:0] xor_ln132_49_fu_1810_p2;
wire   [0:0] icmp_ln132_49_fu_1792_p2;
wire   [0:0] xor_ln132_50_fu_1822_p2;
wire   [0:0] or_ln132_75_fu_1828_p2;
wire   [0:0] and_ln132_49_fu_1816_p2;
wire   [0:0] and_ln132_50_fu_1834_p2;
wire   [0:0] or_ln132_76_fu_1848_p2;
wire   [23:0] select_ln132_49_fu_1840_p3;
wire   [23:0] val_107_fu_1770_p1;
wire   [37:0] grp_fu_783_p2;
wire   [13:0] tmp_435_fu_1883_p4;
wire   [0:0] tmp_613_fu_1875_p3;
wire   [0:0] icmp_ln132_52_fu_1899_p2;
wire   [0:0] tmp_612_fu_1863_p3;
wire   [0:0] or_ln132_77_fu_1905_p2;
wire   [0:0] xor_ln132_51_fu_1911_p2;
wire   [0:0] icmp_ln132_51_fu_1893_p2;
wire   [0:0] xor_ln132_52_fu_1923_p2;
wire   [0:0] or_ln132_78_fu_1929_p2;
wire   [0:0] and_ln132_51_fu_1917_p2;
wire   [0:0] and_ln132_52_fu_1935_p2;
wire   [0:0] or_ln132_79_fu_1949_p2;
wire   [23:0] select_ln132_51_fu_1941_p3;
wire   [23:0] val_109_fu_1871_p1;
wire   [37:0] grp_fu_796_p2;
wire   [13:0] tmp_436_fu_1984_p4;
wire   [0:0] tmp_615_fu_1976_p3;
wire   [0:0] icmp_ln132_54_fu_2000_p2;
wire   [0:0] tmp_614_fu_1964_p3;
wire   [0:0] or_ln132_80_fu_2006_p2;
wire   [0:0] xor_ln132_53_fu_2012_p2;
wire   [0:0] icmp_ln132_53_fu_1994_p2;
wire   [0:0] xor_ln132_54_fu_2024_p2;
wire   [0:0] or_ln132_81_fu_2030_p2;
wire   [0:0] and_ln132_53_fu_2018_p2;
wire   [0:0] and_ln132_54_fu_2036_p2;
wire   [0:0] or_ln132_82_fu_2050_p2;
wire   [23:0] select_ln132_53_fu_2042_p3;
wire   [23:0] val_111_fu_1972_p1;
wire   [37:0] grp_fu_809_p2;
wire   [13:0] tmp_437_fu_2085_p4;
wire   [0:0] tmp_617_fu_2077_p3;
wire   [0:0] icmp_ln132_56_fu_2101_p2;
wire   [0:0] tmp_616_fu_2065_p3;
wire   [0:0] or_ln132_83_fu_2107_p2;
wire   [0:0] xor_ln132_55_fu_2113_p2;
wire   [0:0] icmp_ln132_55_fu_2095_p2;
wire   [0:0] xor_ln132_56_fu_2125_p2;
wire   [0:0] or_ln132_84_fu_2131_p2;
wire   [0:0] and_ln132_55_fu_2119_p2;
wire   [0:0] and_ln132_56_fu_2137_p2;
wire   [0:0] or_ln132_85_fu_2151_p2;
wire   [23:0] select_ln132_55_fu_2143_p3;
wire   [23:0] val_113_fu_2073_p1;
wire   [37:0] grp_fu_822_p2;
wire   [13:0] tmp_438_fu_2186_p4;
wire   [0:0] tmp_619_fu_2178_p3;
wire   [0:0] icmp_ln132_58_fu_2202_p2;
wire   [0:0] tmp_618_fu_2166_p3;
wire   [0:0] or_ln132_86_fu_2208_p2;
wire   [0:0] xor_ln132_57_fu_2214_p2;
wire   [0:0] icmp_ln132_57_fu_2196_p2;
wire   [0:0] xor_ln132_58_fu_2226_p2;
wire   [0:0] or_ln132_87_fu_2232_p2;
wire   [0:0] and_ln132_57_fu_2220_p2;
wire   [0:0] and_ln132_58_fu_2238_p2;
wire   [0:0] or_ln132_88_fu_2252_p2;
wire   [23:0] select_ln132_57_fu_2244_p3;
wire   [23:0] val_115_fu_2174_p1;
wire   [37:0] grp_fu_835_p2;
wire   [13:0] tmp_439_fu_2287_p4;
wire   [0:0] tmp_621_fu_2279_p3;
wire   [0:0] icmp_ln132_60_fu_2303_p2;
wire   [0:0] tmp_620_fu_2267_p3;
wire   [0:0] or_ln132_89_fu_2309_p2;
wire   [0:0] xor_ln132_59_fu_2315_p2;
wire   [0:0] icmp_ln132_59_fu_2297_p2;
wire   [0:0] xor_ln132_60_fu_2327_p2;
wire   [0:0] or_ln132_90_fu_2333_p2;
wire   [0:0] and_ln132_59_fu_2321_p2;
wire   [0:0] and_ln132_60_fu_2339_p2;
wire   [0:0] or_ln132_91_fu_2353_p2;
wire   [23:0] select_ln132_59_fu_2345_p3;
wire   [23:0] val_117_fu_2275_p1;
wire   [37:0] grp_fu_848_p2;
wire   [13:0] tmp_440_fu_2388_p4;
wire   [0:0] tmp_623_fu_2380_p3;
wire   [0:0] icmp_ln132_62_fu_2404_p2;
wire   [0:0] tmp_622_fu_2368_p3;
wire   [0:0] or_ln132_92_fu_2410_p2;
wire   [0:0] xor_ln132_61_fu_2416_p2;
wire   [0:0] icmp_ln132_61_fu_2398_p2;
wire   [0:0] xor_ln132_62_fu_2428_p2;
wire   [0:0] or_ln132_93_fu_2434_p2;
wire   [0:0] and_ln132_61_fu_2422_p2;
wire   [0:0] and_ln132_62_fu_2440_p2;
wire   [0:0] or_ln132_94_fu_2454_p2;
wire   [23:0] select_ln132_61_fu_2446_p3;
wire   [23:0] val_89_fu_2376_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg    ap_loop_exit_ready_pp0_iter33_reg;
reg    ap_loop_exit_ready_pp0_iter34_reg;
reg    ap_loop_exit_ready_pp0_iter35_reg;
reg    ap_loop_exit_ready_pp0_iter36_reg;
reg    ap_loop_exit_ready_pp0_iter37_reg;
reg    ap_loop_exit_ready_pp0_iter38_reg;
reg    ap_loop_exit_ready_pp0_iter39_reg;
reg    ap_loop_exit_ready_pp0_iter40_reg;
reg    ap_loop_exit_ready_pp0_iter41_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
#0 j_fu_134 = 7'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U238(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_653_p0),
    .din1(grp_fu_653_p1),
    .ce(1'b1),
    .dout(grp_fu_653_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U239(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_666_p0),
    .din1(grp_fu_666_p1),
    .ce(1'b1),
    .dout(grp_fu_666_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U240(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_679_p0),
    .din1(grp_fu_679_p1),
    .ce(1'b1),
    .dout(grp_fu_679_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U241(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_692_p0),
    .din1(grp_fu_692_p1),
    .ce(1'b1),
    .dout(grp_fu_692_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U242(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_705_p0),
    .din1(grp_fu_705_p1),
    .ce(1'b1),
    .dout(grp_fu_705_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U243(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_718_p0),
    .din1(grp_fu_718_p1),
    .ce(1'b1),
    .dout(grp_fu_718_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U244(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_731_p0),
    .din1(grp_fu_731_p1),
    .ce(1'b1),
    .dout(grp_fu_731_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U245(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_744_p0),
    .din1(grp_fu_744_p1),
    .ce(1'b1),
    .dout(grp_fu_744_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U246(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_757_p0),
    .din1(grp_fu_757_p1),
    .ce(1'b1),
    .dout(grp_fu_757_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U247(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_770_p0),
    .din1(grp_fu_770_p1),
    .ce(1'b1),
    .dout(grp_fu_770_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U248(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_783_p0),
    .din1(grp_fu_783_p1),
    .ce(1'b1),
    .dout(grp_fu_783_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U249(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_796_p0),
    .din1(grp_fu_796_p1),
    .ce(1'b1),
    .dout(grp_fu_796_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U250(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_809_p0),
    .din1(grp_fu_809_p1),
    .ce(1'b1),
    .dout(grp_fu_809_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U251(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_822_p0),
    .din1(grp_fu_822_p1),
    .ce(1'b1),
    .dout(grp_fu_822_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U252(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_835_p0),
    .din1(grp_fu_835_p1),
    .ce(1'b1),
    .dout(grp_fu_835_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U253(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_848_p0),
    .din1(grp_fu_848_p1),
    .ce(1'b1),
    .dout(grp_fu_848_p2)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_fu_578_p3 == 1'd0))) begin
            j_fu_134 <= add_ln129_fu_634_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_134 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
        ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
        ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
        ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
        ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
        ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
        ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter40_reg <= ap_loop_exit_ready_pp0_iter39_reg;
        ap_loop_exit_ready_pp0_iter41_reg <= ap_loop_exit_ready_pp0_iter40_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        zext_ln132_reg_2500_pp0_iter10_reg[7 : 0] <= zext_ln132_reg_2500_pp0_iter9_reg[7 : 0];
        zext_ln132_reg_2500_pp0_iter11_reg[7 : 0] <= zext_ln132_reg_2500_pp0_iter10_reg[7 : 0];
        zext_ln132_reg_2500_pp0_iter12_reg[7 : 0] <= zext_ln132_reg_2500_pp0_iter11_reg[7 : 0];
        zext_ln132_reg_2500_pp0_iter13_reg[7 : 0] <= zext_ln132_reg_2500_pp0_iter12_reg[7 : 0];
        zext_ln132_reg_2500_pp0_iter14_reg[7 : 0] <= zext_ln132_reg_2500_pp0_iter13_reg[7 : 0];
        zext_ln132_reg_2500_pp0_iter15_reg[7 : 0] <= zext_ln132_reg_2500_pp0_iter14_reg[7 : 0];
        zext_ln132_reg_2500_pp0_iter16_reg[7 : 0] <= zext_ln132_reg_2500_pp0_iter15_reg[7 : 0];
        zext_ln132_reg_2500_pp0_iter17_reg[7 : 0] <= zext_ln132_reg_2500_pp0_iter16_reg[7 : 0];
        zext_ln132_reg_2500_pp0_iter18_reg[7 : 0] <= zext_ln132_reg_2500_pp0_iter17_reg[7 : 0];
        zext_ln132_reg_2500_pp0_iter19_reg[7 : 0] <= zext_ln132_reg_2500_pp0_iter18_reg[7 : 0];
        zext_ln132_reg_2500_pp0_iter20_reg[7 : 0] <= zext_ln132_reg_2500_pp0_iter19_reg[7 : 0];
        zext_ln132_reg_2500_pp0_iter21_reg[7 : 0] <= zext_ln132_reg_2500_pp0_iter20_reg[7 : 0];
        zext_ln132_reg_2500_pp0_iter22_reg[7 : 0] <= zext_ln132_reg_2500_pp0_iter21_reg[7 : 0];
        zext_ln132_reg_2500_pp0_iter23_reg[7 : 0] <= zext_ln132_reg_2500_pp0_iter22_reg[7 : 0];
        zext_ln132_reg_2500_pp0_iter24_reg[7 : 0] <= zext_ln132_reg_2500_pp0_iter23_reg[7 : 0];
        zext_ln132_reg_2500_pp0_iter25_reg[7 : 0] <= zext_ln132_reg_2500_pp0_iter24_reg[7 : 0];
        zext_ln132_reg_2500_pp0_iter26_reg[7 : 0] <= zext_ln132_reg_2500_pp0_iter25_reg[7 : 0];
        zext_ln132_reg_2500_pp0_iter27_reg[7 : 0] <= zext_ln132_reg_2500_pp0_iter26_reg[7 : 0];
        zext_ln132_reg_2500_pp0_iter28_reg[7 : 0] <= zext_ln132_reg_2500_pp0_iter27_reg[7 : 0];
        zext_ln132_reg_2500_pp0_iter29_reg[7 : 0] <= zext_ln132_reg_2500_pp0_iter28_reg[7 : 0];
        zext_ln132_reg_2500_pp0_iter2_reg[7 : 0] <= zext_ln132_reg_2500_pp0_iter1_reg[7 : 0];
        zext_ln132_reg_2500_pp0_iter30_reg[7 : 0] <= zext_ln132_reg_2500_pp0_iter29_reg[7 : 0];
        zext_ln132_reg_2500_pp0_iter31_reg[7 : 0] <= zext_ln132_reg_2500_pp0_iter30_reg[7 : 0];
        zext_ln132_reg_2500_pp0_iter32_reg[7 : 0] <= zext_ln132_reg_2500_pp0_iter31_reg[7 : 0];
        zext_ln132_reg_2500_pp0_iter33_reg[7 : 0] <= zext_ln132_reg_2500_pp0_iter32_reg[7 : 0];
        zext_ln132_reg_2500_pp0_iter34_reg[7 : 0] <= zext_ln132_reg_2500_pp0_iter33_reg[7 : 0];
        zext_ln132_reg_2500_pp0_iter35_reg[7 : 0] <= zext_ln132_reg_2500_pp0_iter34_reg[7 : 0];
        zext_ln132_reg_2500_pp0_iter36_reg[7 : 0] <= zext_ln132_reg_2500_pp0_iter35_reg[7 : 0];
        zext_ln132_reg_2500_pp0_iter37_reg[7 : 0] <= zext_ln132_reg_2500_pp0_iter36_reg[7 : 0];
        zext_ln132_reg_2500_pp0_iter38_reg[7 : 0] <= zext_ln132_reg_2500_pp0_iter37_reg[7 : 0];
        zext_ln132_reg_2500_pp0_iter39_reg[7 : 0] <= zext_ln132_reg_2500_pp0_iter38_reg[7 : 0];
        zext_ln132_reg_2500_pp0_iter3_reg[7 : 0] <= zext_ln132_reg_2500_pp0_iter2_reg[7 : 0];
        zext_ln132_reg_2500_pp0_iter40_reg[7 : 0] <= zext_ln132_reg_2500_pp0_iter39_reg[7 : 0];
        zext_ln132_reg_2500_pp0_iter41_reg[7 : 0] <= zext_ln132_reg_2500_pp0_iter40_reg[7 : 0];
        zext_ln132_reg_2500_pp0_iter4_reg[7 : 0] <= zext_ln132_reg_2500_pp0_iter3_reg[7 : 0];
        zext_ln132_reg_2500_pp0_iter5_reg[7 : 0] <= zext_ln132_reg_2500_pp0_iter4_reg[7 : 0];
        zext_ln132_reg_2500_pp0_iter6_reg[7 : 0] <= zext_ln132_reg_2500_pp0_iter5_reg[7 : 0];
        zext_ln132_reg_2500_pp0_iter7_reg[7 : 0] <= zext_ln132_reg_2500_pp0_iter6_reg[7 : 0];
        zext_ln132_reg_2500_pp0_iter8_reg[7 : 0] <= zext_ln132_reg_2500_pp0_iter7_reg[7 : 0];
        zext_ln132_reg_2500_pp0_iter9_reg[7 : 0] <= zext_ln132_reg_2500_pp0_iter8_reg[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        conv_i349_2_cast_reg_2476 <= conv_i349_2_cast_fu_566_p1;
        zext_ln132_reg_2500[7 : 0] <= zext_ln132_fu_614_p1[7 : 0];
        zext_ln132_reg_2500_pp0_iter1_reg[7 : 0] <= zext_ln132_reg_2500[7 : 0];
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_33_ce0_local = 1'b1;
    end else begin
        A_33_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_34_ce0_local = 1'b1;
    end else begin
        A_34_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_35_ce0_local = 1'b1;
    end else begin
        A_35_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_36_ce0_local = 1'b1;
    end else begin
        A_36_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_37_ce0_local = 1'b1;
    end else begin
        A_37_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_38_ce0_local = 1'b1;
    end else begin
        A_38_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_39_ce0_local = 1'b1;
    end else begin
        A_39_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_40_ce0_local = 1'b1;
    end else begin
        A_40_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_41_ce0_local = 1'b1;
    end else begin
        A_41_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_42_ce0_local = 1'b1;
    end else begin
        A_42_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_43_ce0_local = 1'b1;
    end else begin
        A_43_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_44_ce0_local = 1'b1;
    end else begin
        A_44_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_45_ce0_local = 1'b1;
    end else begin
        A_45_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_46_ce0_local = 1'b1;
    end else begin
        A_46_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_47_ce0_local = 1'b1;
    end else begin
        A_47_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_48_ce0_local = 1'b1;
    end else begin
        A_48_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_fu_578_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) 
    & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_j_2 = 7'd0;
    end else begin
        ap_sig_allocacmp_j_2 = j_fu_134;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_32_ce0_local = 1'b1;
    end else begin
        tmp_32_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_32_we0_local = 1'b1;
    end else begin
        tmp_32_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_33_ce0_local = 1'b1;
    end else begin
        tmp_33_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_33_we0_local = 1'b1;
    end else begin
        tmp_33_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_34_ce0_local = 1'b1;
    end else begin
        tmp_34_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_34_we0_local = 1'b1;
    end else begin
        tmp_34_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_35_ce0_local = 1'b1;
    end else begin
        tmp_35_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_35_we0_local = 1'b1;
    end else begin
        tmp_35_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_36_ce0_local = 1'b1;
    end else begin
        tmp_36_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_36_we0_local = 1'b1;
    end else begin
        tmp_36_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_37_ce0_local = 1'b1;
    end else begin
        tmp_37_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_37_we0_local = 1'b1;
    end else begin
        tmp_37_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_38_ce0_local = 1'b1;
    end else begin
        tmp_38_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_38_we0_local = 1'b1;
    end else begin
        tmp_38_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_39_ce0_local = 1'b1;
    end else begin
        tmp_39_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_39_we0_local = 1'b1;
    end else begin
        tmp_39_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_40_ce0_local = 1'b1;
    end else begin
        tmp_40_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_40_we0_local = 1'b1;
    end else begin
        tmp_40_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_41_ce0_local = 1'b1;
    end else begin
        tmp_41_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_41_we0_local = 1'b1;
    end else begin
        tmp_41_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_42_ce0_local = 1'b1;
    end else begin
        tmp_42_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_42_we0_local = 1'b1;
    end else begin
        tmp_42_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_43_ce0_local = 1'b1;
    end else begin
        tmp_43_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_43_we0_local = 1'b1;
    end else begin
        tmp_43_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_44_ce0_local = 1'b1;
    end else begin
        tmp_44_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_44_we0_local = 1'b1;
    end else begin
        tmp_44_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_45_ce0_local = 1'b1;
    end else begin
        tmp_45_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_45_we0_local = 1'b1;
    end else begin
        tmp_45_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_46_ce0_local = 1'b1;
    end else begin
        tmp_46_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_46_we0_local = 1'b1;
    end else begin
        tmp_46_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_47_ce0_local = 1'b1;
    end else begin
        tmp_47_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_47_we0_local = 1'b1;
    end else begin
        tmp_47_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_33_address0 = zext_ln132_fu_614_p1;

assign A_33_ce0 = A_33_ce0_local;

assign A_34_address0 = zext_ln132_fu_614_p1;

assign A_34_ce0 = A_34_ce0_local;

assign A_35_address0 = zext_ln132_fu_614_p1;

assign A_35_ce0 = A_35_ce0_local;

assign A_36_address0 = zext_ln132_fu_614_p1;

assign A_36_ce0 = A_36_ce0_local;

assign A_37_address0 = zext_ln132_fu_614_p1;

assign A_37_ce0 = A_37_ce0_local;

assign A_38_address0 = zext_ln132_fu_614_p1;

assign A_38_ce0 = A_38_ce0_local;

assign A_39_address0 = zext_ln132_fu_614_p1;

assign A_39_ce0 = A_39_ce0_local;

assign A_40_address0 = zext_ln132_fu_614_p1;

assign A_40_ce0 = A_40_ce0_local;

assign A_41_address0 = zext_ln132_fu_614_p1;

assign A_41_ce0 = A_41_ce0_local;

assign A_42_address0 = zext_ln132_fu_614_p1;

assign A_42_ce0 = A_42_ce0_local;

assign A_43_address0 = zext_ln132_fu_614_p1;

assign A_43_ce0 = A_43_ce0_local;

assign A_44_address0 = zext_ln132_fu_614_p1;

assign A_44_ce0 = A_44_ce0_local;

assign A_45_address0 = zext_ln132_fu_614_p1;

assign A_45_ce0 = A_45_ce0_local;

assign A_46_address0 = zext_ln132_fu_614_p1;

assign A_46_ce0 = A_46_ce0_local;

assign A_47_address0 = zext_ln132_fu_614_p1;

assign A_47_ce0 = A_47_ce0_local;

assign A_48_address0 = zext_ln132_fu_614_p1;

assign A_48_ce0 = A_48_ce0_local;

assign add_ln129_fu_634_p2 = (ap_sig_allocacmp_j_2 + 7'd16);

assign and_ln132_32_fu_925_p2 = (tmp_592_fu_853_p3 & or_ln132_48_fu_919_p2);

assign and_ln132_33_fu_1008_p2 = (xor_ln132_33_fu_1002_p2 & or_ln132_50_fu_996_p2);

assign and_ln132_34_fu_1026_p2 = (tmp_594_fu_954_p3 & or_ln132_51_fu_1020_p2);

assign and_ln132_35_fu_1109_p2 = (xor_ln132_35_fu_1103_p2 & or_ln132_53_fu_1097_p2);

assign and_ln132_36_fu_1127_p2 = (tmp_596_fu_1055_p3 & or_ln132_54_fu_1121_p2);

assign and_ln132_37_fu_1210_p2 = (xor_ln132_37_fu_1204_p2 & or_ln132_56_fu_1198_p2);

assign and_ln132_38_fu_1228_p2 = (tmp_598_fu_1156_p3 & or_ln132_57_fu_1222_p2);

assign and_ln132_39_fu_1311_p2 = (xor_ln132_39_fu_1305_p2 & or_ln132_59_fu_1299_p2);

assign and_ln132_40_fu_1329_p2 = (tmp_600_fu_1257_p3 & or_ln132_60_fu_1323_p2);

assign and_ln132_41_fu_1412_p2 = (xor_ln132_41_fu_1406_p2 & or_ln132_62_fu_1400_p2);

assign and_ln132_42_fu_1430_p2 = (tmp_602_fu_1358_p3 & or_ln132_63_fu_1424_p2);

assign and_ln132_43_fu_1513_p2 = (xor_ln132_43_fu_1507_p2 & or_ln132_65_fu_1501_p2);

assign and_ln132_44_fu_1531_p2 = (tmp_604_fu_1459_p3 & or_ln132_66_fu_1525_p2);

assign and_ln132_45_fu_1614_p2 = (xor_ln132_45_fu_1608_p2 & or_ln132_68_fu_1602_p2);

assign and_ln132_46_fu_1632_p2 = (tmp_606_fu_1560_p3 & or_ln132_69_fu_1626_p2);

assign and_ln132_47_fu_1715_p2 = (xor_ln132_47_fu_1709_p2 & or_ln132_71_fu_1703_p2);

assign and_ln132_48_fu_1733_p2 = (tmp_608_fu_1661_p3 & or_ln132_72_fu_1727_p2);

assign and_ln132_49_fu_1816_p2 = (xor_ln132_49_fu_1810_p2 & or_ln132_74_fu_1804_p2);

assign and_ln132_50_fu_1834_p2 = (tmp_610_fu_1762_p3 & or_ln132_75_fu_1828_p2);

assign and_ln132_51_fu_1917_p2 = (xor_ln132_51_fu_1911_p2 & or_ln132_77_fu_1905_p2);

assign and_ln132_52_fu_1935_p2 = (tmp_612_fu_1863_p3 & or_ln132_78_fu_1929_p2);

assign and_ln132_53_fu_2018_p2 = (xor_ln132_53_fu_2012_p2 & or_ln132_80_fu_2006_p2);

assign and_ln132_54_fu_2036_p2 = (tmp_614_fu_1964_p3 & or_ln132_81_fu_2030_p2);

assign and_ln132_55_fu_2119_p2 = (xor_ln132_55_fu_2113_p2 & or_ln132_83_fu_2107_p2);

assign and_ln132_56_fu_2137_p2 = (tmp_616_fu_2065_p3 & or_ln132_84_fu_2131_p2);

assign and_ln132_57_fu_2220_p2 = (xor_ln132_57_fu_2214_p2 & or_ln132_86_fu_2208_p2);

assign and_ln132_58_fu_2238_p2 = (tmp_618_fu_2166_p3 & or_ln132_87_fu_2232_p2);

assign and_ln132_59_fu_2321_p2 = (xor_ln132_59_fu_2315_p2 & or_ln132_89_fu_2309_p2);

assign and_ln132_60_fu_2339_p2 = (tmp_620_fu_2267_p3 & or_ln132_90_fu_2333_p2);

assign and_ln132_61_fu_2422_p2 = (xor_ln132_61_fu_2416_p2 & or_ln132_92_fu_2410_p2);

assign and_ln132_62_fu_2440_p2 = (tmp_622_fu_2368_p3 & or_ln132_93_fu_2434_p2);

assign and_ln132_fu_907_p2 = (xor_ln132_fu_901_p2 & or_ln132_fu_895_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign conv_i349_2_cast_fu_566_p1 = $signed(conv_i349_2);

assign grp_fu_653_p0 = {{A_33_q0}, {14'd0}};

assign grp_fu_653_p1 = conv_i349_2_cast_reg_2476;

assign grp_fu_666_p0 = {{A_34_q0}, {14'd0}};

assign grp_fu_666_p1 = conv_i349_2_cast_reg_2476;

assign grp_fu_679_p0 = {{A_35_q0}, {14'd0}};

assign grp_fu_679_p1 = conv_i349_2_cast_reg_2476;

assign grp_fu_692_p0 = {{A_36_q0}, {14'd0}};

assign grp_fu_692_p1 = conv_i349_2_cast_reg_2476;

assign grp_fu_705_p0 = {{A_37_q0}, {14'd0}};

assign grp_fu_705_p1 = conv_i349_2_cast_reg_2476;

assign grp_fu_718_p0 = {{A_38_q0}, {14'd0}};

assign grp_fu_718_p1 = conv_i349_2_cast_reg_2476;

assign grp_fu_731_p0 = {{A_39_q0}, {14'd0}};

assign grp_fu_731_p1 = conv_i349_2_cast_reg_2476;

assign grp_fu_744_p0 = {{A_40_q0}, {14'd0}};

assign grp_fu_744_p1 = conv_i349_2_cast_reg_2476;

assign grp_fu_757_p0 = {{A_41_q0}, {14'd0}};

assign grp_fu_757_p1 = conv_i349_2_cast_reg_2476;

assign grp_fu_770_p0 = {{A_42_q0}, {14'd0}};

assign grp_fu_770_p1 = conv_i349_2_cast_reg_2476;

assign grp_fu_783_p0 = {{A_43_q0}, {14'd0}};

assign grp_fu_783_p1 = conv_i349_2_cast_reg_2476;

assign grp_fu_796_p0 = {{A_44_q0}, {14'd0}};

assign grp_fu_796_p1 = conv_i349_2_cast_reg_2476;

assign grp_fu_809_p0 = {{A_45_q0}, {14'd0}};

assign grp_fu_809_p1 = conv_i349_2_cast_reg_2476;

assign grp_fu_822_p0 = {{A_46_q0}, {14'd0}};

assign grp_fu_822_p1 = conv_i349_2_cast_reg_2476;

assign grp_fu_835_p0 = {{A_47_q0}, {14'd0}};

assign grp_fu_835_p1 = conv_i349_2_cast_reg_2476;

assign grp_fu_848_p0 = {{A_48_q0}, {14'd0}};

assign grp_fu_848_p1 = conv_i349_2_cast_reg_2476;

assign icmp_ln132_32_fu_889_p2 = ((tmp_425_fu_873_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln132_33_fu_984_p2 = ((tmp_426_fu_974_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln132_34_fu_990_p2 = ((tmp_426_fu_974_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln132_35_fu_1085_p2 = ((tmp_427_fu_1075_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln132_36_fu_1091_p2 = ((tmp_427_fu_1075_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln132_37_fu_1186_p2 = ((tmp_428_fu_1176_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln132_38_fu_1192_p2 = ((tmp_428_fu_1176_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln132_39_fu_1287_p2 = ((tmp_429_fu_1277_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln132_40_fu_1293_p2 = ((tmp_429_fu_1277_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln132_41_fu_1388_p2 = ((tmp_430_fu_1378_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln132_42_fu_1394_p2 = ((tmp_430_fu_1378_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln132_43_fu_1489_p2 = ((tmp_431_fu_1479_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln132_44_fu_1495_p2 = ((tmp_431_fu_1479_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln132_45_fu_1590_p2 = ((tmp_432_fu_1580_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln132_46_fu_1596_p2 = ((tmp_432_fu_1580_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln132_47_fu_1691_p2 = ((tmp_433_fu_1681_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln132_48_fu_1697_p2 = ((tmp_433_fu_1681_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln132_49_fu_1792_p2 = ((tmp_434_fu_1782_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln132_50_fu_1798_p2 = ((tmp_434_fu_1782_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln132_51_fu_1893_p2 = ((tmp_435_fu_1883_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln132_52_fu_1899_p2 = ((tmp_435_fu_1883_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln132_53_fu_1994_p2 = ((tmp_436_fu_1984_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln132_54_fu_2000_p2 = ((tmp_436_fu_1984_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln132_55_fu_2095_p2 = ((tmp_437_fu_2085_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln132_56_fu_2101_p2 = ((tmp_437_fu_2085_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln132_57_fu_2196_p2 = ((tmp_438_fu_2186_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln132_58_fu_2202_p2 = ((tmp_438_fu_2186_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln132_59_fu_2297_p2 = ((tmp_439_fu_2287_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln132_60_fu_2303_p2 = ((tmp_439_fu_2287_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln132_61_fu_2398_p2 = ((tmp_440_fu_2388_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln132_62_fu_2404_p2 = ((tmp_440_fu_2388_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln132_fu_883_p2 = ((tmp_425_fu_873_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign lshr_ln129_2_fu_586_p4 = {{ap_sig_allocacmp_j_2[5:4]}};

assign or_ln132_48_fu_919_p2 = (xor_ln132_32_fu_913_p2 | icmp_ln132_fu_883_p2);

assign or_ln132_49_fu_939_p2 = (and_ln132_fu_907_p2 | and_ln132_32_fu_925_p2);

assign or_ln132_50_fu_996_p2 = (tmp_595_fu_966_p3 | icmp_ln132_34_fu_990_p2);

assign or_ln132_51_fu_1020_p2 = (xor_ln132_34_fu_1014_p2 | icmp_ln132_33_fu_984_p2);

assign or_ln132_52_fu_1040_p2 = (and_ln132_34_fu_1026_p2 | and_ln132_33_fu_1008_p2);

assign or_ln132_53_fu_1097_p2 = (tmp_597_fu_1067_p3 | icmp_ln132_36_fu_1091_p2);

assign or_ln132_54_fu_1121_p2 = (xor_ln132_36_fu_1115_p2 | icmp_ln132_35_fu_1085_p2);

assign or_ln132_55_fu_1141_p2 = (and_ln132_36_fu_1127_p2 | and_ln132_35_fu_1109_p2);

assign or_ln132_56_fu_1198_p2 = (tmp_599_fu_1168_p3 | icmp_ln132_38_fu_1192_p2);

assign or_ln132_57_fu_1222_p2 = (xor_ln132_38_fu_1216_p2 | icmp_ln132_37_fu_1186_p2);

assign or_ln132_58_fu_1242_p2 = (and_ln132_38_fu_1228_p2 | and_ln132_37_fu_1210_p2);

assign or_ln132_59_fu_1299_p2 = (tmp_601_fu_1269_p3 | icmp_ln132_40_fu_1293_p2);

assign or_ln132_60_fu_1323_p2 = (xor_ln132_40_fu_1317_p2 | icmp_ln132_39_fu_1287_p2);

assign or_ln132_61_fu_1343_p2 = (and_ln132_40_fu_1329_p2 | and_ln132_39_fu_1311_p2);

assign or_ln132_62_fu_1400_p2 = (tmp_603_fu_1370_p3 | icmp_ln132_42_fu_1394_p2);

assign or_ln132_63_fu_1424_p2 = (xor_ln132_42_fu_1418_p2 | icmp_ln132_41_fu_1388_p2);

assign or_ln132_64_fu_1444_p2 = (and_ln132_42_fu_1430_p2 | and_ln132_41_fu_1412_p2);

assign or_ln132_65_fu_1501_p2 = (tmp_605_fu_1471_p3 | icmp_ln132_44_fu_1495_p2);

assign or_ln132_66_fu_1525_p2 = (xor_ln132_44_fu_1519_p2 | icmp_ln132_43_fu_1489_p2);

assign or_ln132_67_fu_1545_p2 = (and_ln132_44_fu_1531_p2 | and_ln132_43_fu_1513_p2);

assign or_ln132_68_fu_1602_p2 = (tmp_607_fu_1572_p3 | icmp_ln132_46_fu_1596_p2);

assign or_ln132_69_fu_1626_p2 = (xor_ln132_46_fu_1620_p2 | icmp_ln132_45_fu_1590_p2);

assign or_ln132_70_fu_1646_p2 = (and_ln132_46_fu_1632_p2 | and_ln132_45_fu_1614_p2);

assign or_ln132_71_fu_1703_p2 = (tmp_609_fu_1673_p3 | icmp_ln132_48_fu_1697_p2);

assign or_ln132_72_fu_1727_p2 = (xor_ln132_48_fu_1721_p2 | icmp_ln132_47_fu_1691_p2);

assign or_ln132_73_fu_1747_p2 = (and_ln132_48_fu_1733_p2 | and_ln132_47_fu_1715_p2);

assign or_ln132_74_fu_1804_p2 = (tmp_611_fu_1774_p3 | icmp_ln132_50_fu_1798_p2);

assign or_ln132_75_fu_1828_p2 = (xor_ln132_50_fu_1822_p2 | icmp_ln132_49_fu_1792_p2);

assign or_ln132_76_fu_1848_p2 = (and_ln132_50_fu_1834_p2 | and_ln132_49_fu_1816_p2);

assign or_ln132_77_fu_1905_p2 = (tmp_613_fu_1875_p3 | icmp_ln132_52_fu_1899_p2);

assign or_ln132_78_fu_1929_p2 = (xor_ln132_52_fu_1923_p2 | icmp_ln132_51_fu_1893_p2);

assign or_ln132_79_fu_1949_p2 = (and_ln132_52_fu_1935_p2 | and_ln132_51_fu_1917_p2);

assign or_ln132_80_fu_2006_p2 = (tmp_615_fu_1976_p3 | icmp_ln132_54_fu_2000_p2);

assign or_ln132_81_fu_2030_p2 = (xor_ln132_54_fu_2024_p2 | icmp_ln132_53_fu_1994_p2);

assign or_ln132_82_fu_2050_p2 = (and_ln132_54_fu_2036_p2 | and_ln132_53_fu_2018_p2);

assign or_ln132_83_fu_2107_p2 = (tmp_617_fu_2077_p3 | icmp_ln132_56_fu_2101_p2);

assign or_ln132_84_fu_2131_p2 = (xor_ln132_56_fu_2125_p2 | icmp_ln132_55_fu_2095_p2);

assign or_ln132_85_fu_2151_p2 = (and_ln132_56_fu_2137_p2 | and_ln132_55_fu_2119_p2);

assign or_ln132_86_fu_2208_p2 = (tmp_619_fu_2178_p3 | icmp_ln132_58_fu_2202_p2);

assign or_ln132_87_fu_2232_p2 = (xor_ln132_58_fu_2226_p2 | icmp_ln132_57_fu_2196_p2);

assign or_ln132_88_fu_2252_p2 = (and_ln132_58_fu_2238_p2 | and_ln132_57_fu_2220_p2);

assign or_ln132_89_fu_2309_p2 = (tmp_621_fu_2279_p3 | icmp_ln132_60_fu_2303_p2);

assign or_ln132_90_fu_2333_p2 = (xor_ln132_60_fu_2327_p2 | icmp_ln132_59_fu_2297_p2);

assign or_ln132_91_fu_2353_p2 = (and_ln132_60_fu_2339_p2 | and_ln132_59_fu_2321_p2);

assign or_ln132_92_fu_2410_p2 = (tmp_623_fu_2380_p3 | icmp_ln132_62_fu_2404_p2);

assign or_ln132_93_fu_2434_p2 = (xor_ln132_62_fu_2428_p2 | icmp_ln132_61_fu_2398_p2);

assign or_ln132_94_fu_2454_p2 = (and_ln132_62_fu_2440_p2 | and_ln132_61_fu_2422_p2);

assign or_ln132_fu_895_p2 = (tmp_593_fu_865_p3 | icmp_ln132_32_fu_889_p2);

assign select_ln132_33_fu_1032_p3 = ((and_ln132_33_fu_1008_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln132_35_fu_1133_p3 = ((and_ln132_35_fu_1109_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln132_37_fu_1234_p3 = ((and_ln132_37_fu_1210_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln132_39_fu_1335_p3 = ((and_ln132_39_fu_1311_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln132_41_fu_1436_p3 = ((and_ln132_41_fu_1412_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln132_43_fu_1537_p3 = ((and_ln132_43_fu_1513_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln132_45_fu_1638_p3 = ((and_ln132_45_fu_1614_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln132_47_fu_1739_p3 = ((and_ln132_47_fu_1715_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln132_49_fu_1840_p3 = ((and_ln132_49_fu_1816_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln132_51_fu_1941_p3 = ((and_ln132_51_fu_1917_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln132_53_fu_2042_p3 = ((and_ln132_53_fu_2018_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln132_55_fu_2143_p3 = ((and_ln132_55_fu_2119_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln132_57_fu_2244_p3 = ((and_ln132_57_fu_2220_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln132_59_fu_2345_p3 = ((and_ln132_59_fu_2321_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln132_61_fu_2446_p3 = ((and_ln132_61_fu_2422_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln132_fu_931_p3 = ((and_ln132_fu_907_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign tmp_32_address0 = zext_ln132_reg_2500_pp0_iter41_reg;

assign tmp_32_ce0 = tmp_32_ce0_local;

assign tmp_32_d0 = val_60_fu_945_p3;

assign tmp_32_we0 = tmp_32_we0_local;

assign tmp_33_address0 = zext_ln132_reg_2500_pp0_iter41_reg;

assign tmp_33_ce0 = tmp_33_ce0_local;

assign tmp_33_d0 = val_92_fu_1046_p3;

assign tmp_33_we0 = tmp_33_we0_local;

assign tmp_34_address0 = zext_ln132_reg_2500_pp0_iter41_reg;

assign tmp_34_ce0 = tmp_34_ce0_local;

assign tmp_34_d0 = val_94_fu_1147_p3;

assign tmp_34_we0 = tmp_34_we0_local;

assign tmp_35_address0 = zext_ln132_reg_2500_pp0_iter41_reg;

assign tmp_35_ce0 = tmp_35_ce0_local;

assign tmp_35_d0 = val_96_fu_1248_p3;

assign tmp_35_we0 = tmp_35_we0_local;

assign tmp_36_address0 = zext_ln132_reg_2500_pp0_iter41_reg;

assign tmp_36_ce0 = tmp_36_ce0_local;

assign tmp_36_d0 = val_98_fu_1349_p3;

assign tmp_36_we0 = tmp_36_we0_local;

assign tmp_37_address0 = zext_ln132_reg_2500_pp0_iter41_reg;

assign tmp_37_ce0 = tmp_37_ce0_local;

assign tmp_37_d0 = val_100_fu_1450_p3;

assign tmp_37_we0 = tmp_37_we0_local;

assign tmp_38_address0 = zext_ln132_reg_2500_pp0_iter41_reg;

assign tmp_38_ce0 = tmp_38_ce0_local;

assign tmp_38_d0 = val_102_fu_1551_p3;

assign tmp_38_we0 = tmp_38_we0_local;

assign tmp_39_address0 = zext_ln132_reg_2500_pp0_iter41_reg;

assign tmp_39_ce0 = tmp_39_ce0_local;

assign tmp_39_d0 = val_104_fu_1652_p3;

assign tmp_39_we0 = tmp_39_we0_local;

assign tmp_40_address0 = zext_ln132_reg_2500_pp0_iter41_reg;

assign tmp_40_ce0 = tmp_40_ce0_local;

assign tmp_40_d0 = val_106_fu_1753_p3;

assign tmp_40_we0 = tmp_40_we0_local;

assign tmp_41_address0 = zext_ln132_reg_2500_pp0_iter41_reg;

assign tmp_41_ce0 = tmp_41_ce0_local;

assign tmp_41_d0 = val_108_fu_1854_p3;

assign tmp_41_we0 = tmp_41_we0_local;

assign tmp_425_fu_873_p4 = {{grp_fu_653_p2[37:24]}};

assign tmp_426_fu_974_p4 = {{grp_fu_666_p2[37:24]}};

assign tmp_427_fu_1075_p4 = {{grp_fu_679_p2[37:24]}};

assign tmp_428_fu_1176_p4 = {{grp_fu_692_p2[37:24]}};

assign tmp_429_fu_1277_p4 = {{grp_fu_705_p2[37:24]}};

assign tmp_42_address0 = zext_ln132_reg_2500_pp0_iter41_reg;

assign tmp_42_ce0 = tmp_42_ce0_local;

assign tmp_42_d0 = val_110_fu_1955_p3;

assign tmp_42_we0 = tmp_42_we0_local;

assign tmp_430_fu_1378_p4 = {{grp_fu_718_p2[37:24]}};

assign tmp_431_fu_1479_p4 = {{grp_fu_731_p2[37:24]}};

assign tmp_432_fu_1580_p4 = {{grp_fu_744_p2[37:24]}};

assign tmp_433_fu_1681_p4 = {{grp_fu_757_p2[37:24]}};

assign tmp_434_fu_1782_p4 = {{grp_fu_770_p2[37:24]}};

assign tmp_435_fu_1883_p4 = {{grp_fu_783_p2[37:24]}};

assign tmp_436_fu_1984_p4 = {{grp_fu_796_p2[37:24]}};

assign tmp_437_fu_2085_p4 = {{grp_fu_809_p2[37:24]}};

assign tmp_438_fu_2186_p4 = {{grp_fu_822_p2[37:24]}};

assign tmp_439_fu_2287_p4 = {{grp_fu_835_p2[37:24]}};

assign tmp_43_address0 = zext_ln132_reg_2500_pp0_iter41_reg;

assign tmp_43_ce0 = tmp_43_ce0_local;

assign tmp_43_d0 = val_112_fu_2056_p3;

assign tmp_43_we0 = tmp_43_we0_local;

assign tmp_440_fu_2388_p4 = {{grp_fu_848_p2[37:24]}};

assign tmp_44_address0 = zext_ln132_reg_2500_pp0_iter41_reg;

assign tmp_44_ce0 = tmp_44_ce0_local;

assign tmp_44_d0 = val_114_fu_2157_p3;

assign tmp_44_we0 = tmp_44_we0_local;

assign tmp_45_address0 = zext_ln132_reg_2500_pp0_iter41_reg;

assign tmp_45_ce0 = tmp_45_ce0_local;

assign tmp_45_d0 = val_116_fu_2258_p3;

assign tmp_45_we0 = tmp_45_we0_local;

assign tmp_46_address0 = zext_ln132_reg_2500_pp0_iter41_reg;

assign tmp_46_ce0 = tmp_46_ce0_local;

assign tmp_46_d0 = val_118_fu_2359_p3;

assign tmp_46_we0 = tmp_46_we0_local;

assign tmp_47_address0 = zext_ln132_reg_2500_pp0_iter41_reg;

assign tmp_47_ce0 = tmp_47_ce0_local;

assign tmp_47_d0 = val_90_fu_2460_p3;

assign tmp_47_we0 = tmp_47_we0_local;

assign tmp_591_fu_596_p4 = {{i_1[7:2]}};

assign tmp_592_fu_853_p3 = grp_fu_653_p2[32'd37];

assign tmp_593_fu_865_p3 = grp_fu_653_p2[32'd23];

assign tmp_594_fu_954_p3 = grp_fu_666_p2[32'd37];

assign tmp_595_fu_966_p3 = grp_fu_666_p2[32'd23];

assign tmp_596_fu_1055_p3 = grp_fu_679_p2[32'd37];

assign tmp_597_fu_1067_p3 = grp_fu_679_p2[32'd23];

assign tmp_598_fu_1156_p3 = grp_fu_692_p2[32'd37];

assign tmp_599_fu_1168_p3 = grp_fu_692_p2[32'd23];

assign tmp_600_fu_1257_p3 = grp_fu_705_p2[32'd37];

assign tmp_601_fu_1269_p3 = grp_fu_705_p2[32'd23];

assign tmp_602_fu_1358_p3 = grp_fu_718_p2[32'd37];

assign tmp_603_fu_1370_p3 = grp_fu_718_p2[32'd23];

assign tmp_604_fu_1459_p3 = grp_fu_731_p2[32'd37];

assign tmp_605_fu_1471_p3 = grp_fu_731_p2[32'd23];

assign tmp_606_fu_1560_p3 = grp_fu_744_p2[32'd37];

assign tmp_607_fu_1572_p3 = grp_fu_744_p2[32'd23];

assign tmp_608_fu_1661_p3 = grp_fu_757_p2[32'd37];

assign tmp_609_fu_1673_p3 = grp_fu_757_p2[32'd23];

assign tmp_610_fu_1762_p3 = grp_fu_770_p2[32'd37];

assign tmp_611_fu_1774_p3 = grp_fu_770_p2[32'd23];

assign tmp_612_fu_1863_p3 = grp_fu_783_p2[32'd37];

assign tmp_613_fu_1875_p3 = grp_fu_783_p2[32'd23];

assign tmp_614_fu_1964_p3 = grp_fu_796_p2[32'd37];

assign tmp_615_fu_1976_p3 = grp_fu_796_p2[32'd23];

assign tmp_616_fu_2065_p3 = grp_fu_809_p2[32'd37];

assign tmp_617_fu_2077_p3 = grp_fu_809_p2[32'd23];

assign tmp_618_fu_2166_p3 = grp_fu_822_p2[32'd37];

assign tmp_619_fu_2178_p3 = grp_fu_822_p2[32'd23];

assign tmp_620_fu_2267_p3 = grp_fu_835_p2[32'd37];

assign tmp_621_fu_2279_p3 = grp_fu_835_p2[32'd23];

assign tmp_622_fu_2368_p3 = grp_fu_848_p2[32'd37];

assign tmp_623_fu_2380_p3 = grp_fu_848_p2[32'd23];

assign tmp_fu_578_p3 = ap_sig_allocacmp_j_2[32'd6];

assign tmp_s_fu_606_p3 = {{tmp_591_fu_596_p4}, {lshr_ln129_2_fu_586_p4}};

assign val_100_fu_1450_p3 = ((or_ln132_64_fu_1444_p2[0:0] == 1'b1) ? select_ln132_41_fu_1436_p3 : val_99_fu_1366_p1);

assign val_101_fu_1467_p1 = grp_fu_731_p2[23:0];

assign val_102_fu_1551_p3 = ((or_ln132_67_fu_1545_p2[0:0] == 1'b1) ? select_ln132_43_fu_1537_p3 : val_101_fu_1467_p1);

assign val_103_fu_1568_p1 = grp_fu_744_p2[23:0];

assign val_104_fu_1652_p3 = ((or_ln132_70_fu_1646_p2[0:0] == 1'b1) ? select_ln132_45_fu_1638_p3 : val_103_fu_1568_p1);

assign val_105_fu_1669_p1 = grp_fu_757_p2[23:0];

assign val_106_fu_1753_p3 = ((or_ln132_73_fu_1747_p2[0:0] == 1'b1) ? select_ln132_47_fu_1739_p3 : val_105_fu_1669_p1);

assign val_107_fu_1770_p1 = grp_fu_770_p2[23:0];

assign val_108_fu_1854_p3 = ((or_ln132_76_fu_1848_p2[0:0] == 1'b1) ? select_ln132_49_fu_1840_p3 : val_107_fu_1770_p1);

assign val_109_fu_1871_p1 = grp_fu_783_p2[23:0];

assign val_110_fu_1955_p3 = ((or_ln132_79_fu_1949_p2[0:0] == 1'b1) ? select_ln132_51_fu_1941_p3 : val_109_fu_1871_p1);

assign val_111_fu_1972_p1 = grp_fu_796_p2[23:0];

assign val_112_fu_2056_p3 = ((or_ln132_82_fu_2050_p2[0:0] == 1'b1) ? select_ln132_53_fu_2042_p3 : val_111_fu_1972_p1);

assign val_113_fu_2073_p1 = grp_fu_809_p2[23:0];

assign val_114_fu_2157_p3 = ((or_ln132_85_fu_2151_p2[0:0] == 1'b1) ? select_ln132_55_fu_2143_p3 : val_113_fu_2073_p1);

assign val_115_fu_2174_p1 = grp_fu_822_p2[23:0];

assign val_116_fu_2258_p3 = ((or_ln132_88_fu_2252_p2[0:0] == 1'b1) ? select_ln132_57_fu_2244_p3 : val_115_fu_2174_p1);

assign val_117_fu_2275_p1 = grp_fu_835_p2[23:0];

assign val_118_fu_2359_p3 = ((or_ln132_91_fu_2353_p2[0:0] == 1'b1) ? select_ln132_59_fu_2345_p3 : val_117_fu_2275_p1);

assign val_60_fu_945_p3 = ((or_ln132_49_fu_939_p2[0:0] == 1'b1) ? select_ln132_fu_931_p3 : val_fu_861_p1);

assign val_89_fu_2376_p1 = grp_fu_848_p2[23:0];

assign val_90_fu_2460_p3 = ((or_ln132_94_fu_2454_p2[0:0] == 1'b1) ? select_ln132_61_fu_2446_p3 : val_89_fu_2376_p1);

assign val_91_fu_962_p1 = grp_fu_666_p2[23:0];

assign val_92_fu_1046_p3 = ((or_ln132_52_fu_1040_p2[0:0] == 1'b1) ? select_ln132_33_fu_1032_p3 : val_91_fu_962_p1);

assign val_93_fu_1063_p1 = grp_fu_679_p2[23:0];

assign val_94_fu_1147_p3 = ((or_ln132_55_fu_1141_p2[0:0] == 1'b1) ? select_ln132_35_fu_1133_p3 : val_93_fu_1063_p1);

assign val_95_fu_1164_p1 = grp_fu_692_p2[23:0];

assign val_96_fu_1248_p3 = ((or_ln132_58_fu_1242_p2[0:0] == 1'b1) ? select_ln132_37_fu_1234_p3 : val_95_fu_1164_p1);

assign val_97_fu_1265_p1 = grp_fu_705_p2[23:0];

assign val_98_fu_1349_p3 = ((or_ln132_61_fu_1343_p2[0:0] == 1'b1) ? select_ln132_39_fu_1335_p3 : val_97_fu_1265_p1);

assign val_99_fu_1366_p1 = grp_fu_718_p2[23:0];

assign val_fu_861_p1 = grp_fu_653_p2[23:0];

assign xor_ln132_32_fu_913_p2 = (tmp_593_fu_865_p3 ^ 1'd1);

assign xor_ln132_33_fu_1002_p2 = (tmp_594_fu_954_p3 ^ 1'd1);

assign xor_ln132_34_fu_1014_p2 = (tmp_595_fu_966_p3 ^ 1'd1);

assign xor_ln132_35_fu_1103_p2 = (tmp_596_fu_1055_p3 ^ 1'd1);

assign xor_ln132_36_fu_1115_p2 = (tmp_597_fu_1067_p3 ^ 1'd1);

assign xor_ln132_37_fu_1204_p2 = (tmp_598_fu_1156_p3 ^ 1'd1);

assign xor_ln132_38_fu_1216_p2 = (tmp_599_fu_1168_p3 ^ 1'd1);

assign xor_ln132_39_fu_1305_p2 = (tmp_600_fu_1257_p3 ^ 1'd1);

assign xor_ln132_40_fu_1317_p2 = (tmp_601_fu_1269_p3 ^ 1'd1);

assign xor_ln132_41_fu_1406_p2 = (tmp_602_fu_1358_p3 ^ 1'd1);

assign xor_ln132_42_fu_1418_p2 = (tmp_603_fu_1370_p3 ^ 1'd1);

assign xor_ln132_43_fu_1507_p2 = (tmp_604_fu_1459_p3 ^ 1'd1);

assign xor_ln132_44_fu_1519_p2 = (tmp_605_fu_1471_p3 ^ 1'd1);

assign xor_ln132_45_fu_1608_p2 = (tmp_606_fu_1560_p3 ^ 1'd1);

assign xor_ln132_46_fu_1620_p2 = (tmp_607_fu_1572_p3 ^ 1'd1);

assign xor_ln132_47_fu_1709_p2 = (tmp_608_fu_1661_p3 ^ 1'd1);

assign xor_ln132_48_fu_1721_p2 = (tmp_609_fu_1673_p3 ^ 1'd1);

assign xor_ln132_49_fu_1810_p2 = (tmp_610_fu_1762_p3 ^ 1'd1);

assign xor_ln132_50_fu_1822_p2 = (tmp_611_fu_1774_p3 ^ 1'd1);

assign xor_ln132_51_fu_1911_p2 = (tmp_612_fu_1863_p3 ^ 1'd1);

assign xor_ln132_52_fu_1923_p2 = (tmp_613_fu_1875_p3 ^ 1'd1);

assign xor_ln132_53_fu_2012_p2 = (tmp_614_fu_1964_p3 ^ 1'd1);

assign xor_ln132_54_fu_2024_p2 = (tmp_615_fu_1976_p3 ^ 1'd1);

assign xor_ln132_55_fu_2113_p2 = (tmp_616_fu_2065_p3 ^ 1'd1);

assign xor_ln132_56_fu_2125_p2 = (tmp_617_fu_2077_p3 ^ 1'd1);

assign xor_ln132_57_fu_2214_p2 = (tmp_618_fu_2166_p3 ^ 1'd1);

assign xor_ln132_58_fu_2226_p2 = (tmp_619_fu_2178_p3 ^ 1'd1);

assign xor_ln132_59_fu_2315_p2 = (tmp_620_fu_2267_p3 ^ 1'd1);

assign xor_ln132_60_fu_2327_p2 = (tmp_621_fu_2279_p3 ^ 1'd1);

assign xor_ln132_61_fu_2416_p2 = (tmp_622_fu_2368_p3 ^ 1'd1);

assign xor_ln132_62_fu_2428_p2 = (tmp_623_fu_2380_p3 ^ 1'd1);

assign xor_ln132_fu_901_p2 = (tmp_592_fu_853_p3 ^ 1'd1);

assign zext_ln132_fu_614_p1 = tmp_s_fu_606_p3;

always @ (posedge ap_clk) begin
    zext_ln132_reg_2500[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln132_reg_2500_pp0_iter1_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln132_reg_2500_pp0_iter2_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln132_reg_2500_pp0_iter3_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln132_reg_2500_pp0_iter4_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln132_reg_2500_pp0_iter5_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln132_reg_2500_pp0_iter6_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln132_reg_2500_pp0_iter7_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln132_reg_2500_pp0_iter8_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln132_reg_2500_pp0_iter9_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln132_reg_2500_pp0_iter10_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln132_reg_2500_pp0_iter11_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln132_reg_2500_pp0_iter12_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln132_reg_2500_pp0_iter13_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln132_reg_2500_pp0_iter14_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln132_reg_2500_pp0_iter15_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln132_reg_2500_pp0_iter16_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln132_reg_2500_pp0_iter17_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln132_reg_2500_pp0_iter18_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln132_reg_2500_pp0_iter19_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln132_reg_2500_pp0_iter20_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln132_reg_2500_pp0_iter21_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln132_reg_2500_pp0_iter22_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln132_reg_2500_pp0_iter23_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln132_reg_2500_pp0_iter24_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln132_reg_2500_pp0_iter25_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln132_reg_2500_pp0_iter26_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln132_reg_2500_pp0_iter27_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln132_reg_2500_pp0_iter28_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln132_reg_2500_pp0_iter29_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln132_reg_2500_pp0_iter30_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln132_reg_2500_pp0_iter31_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln132_reg_2500_pp0_iter32_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln132_reg_2500_pp0_iter33_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln132_reg_2500_pp0_iter34_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln132_reg_2500_pp0_iter35_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln132_reg_2500_pp0_iter36_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln132_reg_2500_pp0_iter37_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln132_reg_2500_pp0_iter38_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln132_reg_2500_pp0_iter39_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln132_reg_2500_pp0_iter40_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln132_reg_2500_pp0_iter41_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
end

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_129_64
