
STM32_IoT_WiFi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009d80  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000620  08009f10  08009f10  00019f10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a530  0800a530  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a530  0800a530  0001a530  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a538  0800a538  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a538  0800a538  0001a538  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a53c  0800a53c  0001a53c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  0800a540  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006d8  200001d4  0800a714  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200008ac  0800a714  000208ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   000117ff  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002666  00000000  00000000  00031a46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f98  00000000  00000000  000340b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c14  00000000  00000000  00035048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00004163  00000000  00000000  00035c5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013640  00000000  00000000  00039dbf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f9a00  00000000  00000000  0004d3ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005604  00000000  00000000  00146e00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  0014c404  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009ef8 	.word	0x08009ef8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	08009ef8 	.word	0x08009ef8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a6 	b.w	8000fec <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9e08      	ldr	r6, [sp, #32]
 8000d2a:	460d      	mov	r5, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	460f      	mov	r7, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4694      	mov	ip, r2
 8000d38:	d965      	bls.n	8000e06 <__udivmoddi4+0xe2>
 8000d3a:	fab2 f382 	clz	r3, r2
 8000d3e:	b143      	cbz	r3, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d44:	f1c3 0220 	rsb	r2, r3, #32
 8000d48:	409f      	lsls	r7, r3
 8000d4a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d4e:	4317      	orrs	r7, r2
 8000d50:	409c      	lsls	r4, r3
 8000d52:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d56:	fa1f f58c 	uxth.w	r5, ip
 8000d5a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d5e:	0c22      	lsrs	r2, r4, #16
 8000d60:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d64:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d68:	fb01 f005 	mul.w	r0, r1, r5
 8000d6c:	4290      	cmp	r0, r2
 8000d6e:	d90a      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d70:	eb1c 0202 	adds.w	r2, ip, r2
 8000d74:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d78:	f080 811c 	bcs.w	8000fb4 <__udivmoddi4+0x290>
 8000d7c:	4290      	cmp	r0, r2
 8000d7e:	f240 8119 	bls.w	8000fb4 <__udivmoddi4+0x290>
 8000d82:	3902      	subs	r1, #2
 8000d84:	4462      	add	r2, ip
 8000d86:	1a12      	subs	r2, r2, r0
 8000d88:	b2a4      	uxth	r4, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d96:	fb00 f505 	mul.w	r5, r0, r5
 8000d9a:	42a5      	cmp	r5, r4
 8000d9c:	d90a      	bls.n	8000db4 <__udivmoddi4+0x90>
 8000d9e:	eb1c 0404 	adds.w	r4, ip, r4
 8000da2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da6:	f080 8107 	bcs.w	8000fb8 <__udivmoddi4+0x294>
 8000daa:	42a5      	cmp	r5, r4
 8000dac:	f240 8104 	bls.w	8000fb8 <__udivmoddi4+0x294>
 8000db0:	4464      	add	r4, ip
 8000db2:	3802      	subs	r0, #2
 8000db4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db8:	1b64      	subs	r4, r4, r5
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11e      	cbz	r6, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40dc      	lsrs	r4, r3
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	e9c6 4300 	strd	r4, r3, [r6]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d908      	bls.n	8000de0 <__udivmoddi4+0xbc>
 8000dce:	2e00      	cmp	r6, #0
 8000dd0:	f000 80ed 	beq.w	8000fae <__udivmoddi4+0x28a>
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de0:	fab3 f183 	clz	r1, r3
 8000de4:	2900      	cmp	r1, #0
 8000de6:	d149      	bne.n	8000e7c <__udivmoddi4+0x158>
 8000de8:	42ab      	cmp	r3, r5
 8000dea:	d302      	bcc.n	8000df2 <__udivmoddi4+0xce>
 8000dec:	4282      	cmp	r2, r0
 8000dee:	f200 80f8 	bhi.w	8000fe2 <__udivmoddi4+0x2be>
 8000df2:	1a84      	subs	r4, r0, r2
 8000df4:	eb65 0203 	sbc.w	r2, r5, r3
 8000df8:	2001      	movs	r0, #1
 8000dfa:	4617      	mov	r7, r2
 8000dfc:	2e00      	cmp	r6, #0
 8000dfe:	d0e2      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	e9c6 4700 	strd	r4, r7, [r6]
 8000e04:	e7df      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e06:	b902      	cbnz	r2, 8000e0a <__udivmoddi4+0xe6>
 8000e08:	deff      	udf	#255	; 0xff
 8000e0a:	fab2 f382 	clz	r3, r2
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	f040 8090 	bne.w	8000f34 <__udivmoddi4+0x210>
 8000e14:	1a8a      	subs	r2, r1, r2
 8000e16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e1a:	fa1f fe8c 	uxth.w	lr, ip
 8000e1e:	2101      	movs	r1, #1
 8000e20:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e24:	fb07 2015 	mls	r0, r7, r5, r2
 8000e28:	0c22      	lsrs	r2, r4, #16
 8000e2a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e2e:	fb0e f005 	mul.w	r0, lr, r5
 8000e32:	4290      	cmp	r0, r2
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x124>
 8000e36:	eb1c 0202 	adds.w	r2, ip, r2
 8000e3a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e3e:	d202      	bcs.n	8000e46 <__udivmoddi4+0x122>
 8000e40:	4290      	cmp	r0, r2
 8000e42:	f200 80cb 	bhi.w	8000fdc <__udivmoddi4+0x2b8>
 8000e46:	4645      	mov	r5, r8
 8000e48:	1a12      	subs	r2, r2, r0
 8000e4a:	b2a4      	uxth	r4, r4
 8000e4c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e50:	fb07 2210 	mls	r2, r7, r0, r2
 8000e54:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e58:	fb0e fe00 	mul.w	lr, lr, r0
 8000e5c:	45a6      	cmp	lr, r4
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x14e>
 8000e60:	eb1c 0404 	adds.w	r4, ip, r4
 8000e64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e68:	d202      	bcs.n	8000e70 <__udivmoddi4+0x14c>
 8000e6a:	45a6      	cmp	lr, r4
 8000e6c:	f200 80bb 	bhi.w	8000fe6 <__udivmoddi4+0x2c2>
 8000e70:	4610      	mov	r0, r2
 8000e72:	eba4 040e 	sub.w	r4, r4, lr
 8000e76:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e7a:	e79f      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e7c:	f1c1 0720 	rsb	r7, r1, #32
 8000e80:	408b      	lsls	r3, r1
 8000e82:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e86:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e8a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e8e:	fa20 f307 	lsr.w	r3, r0, r7
 8000e92:	40fd      	lsrs	r5, r7
 8000e94:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e98:	4323      	orrs	r3, r4
 8000e9a:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e9e:	fa1f fe8c 	uxth.w	lr, ip
 8000ea2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ea6:	0c1c      	lsrs	r4, r3, #16
 8000ea8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000eac:	fb08 f50e 	mul.w	r5, r8, lr
 8000eb0:	42a5      	cmp	r5, r4
 8000eb2:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eba:	d90b      	bls.n	8000ed4 <__udivmoddi4+0x1b0>
 8000ebc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ec0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ec4:	f080 8088 	bcs.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ec8:	42a5      	cmp	r5, r4
 8000eca:	f240 8085 	bls.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ece:	f1a8 0802 	sub.w	r8, r8, #2
 8000ed2:	4464      	add	r4, ip
 8000ed4:	1b64      	subs	r4, r4, r5
 8000ed6:	b29d      	uxth	r5, r3
 8000ed8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000edc:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ee4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	d908      	bls.n	8000efe <__udivmoddi4+0x1da>
 8000eec:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef0:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ef4:	d26c      	bcs.n	8000fd0 <__udivmoddi4+0x2ac>
 8000ef6:	45a6      	cmp	lr, r4
 8000ef8:	d96a      	bls.n	8000fd0 <__udivmoddi4+0x2ac>
 8000efa:	3b02      	subs	r3, #2
 8000efc:	4464      	add	r4, ip
 8000efe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f02:	fba3 9502 	umull	r9, r5, r3, r2
 8000f06:	eba4 040e 	sub.w	r4, r4, lr
 8000f0a:	42ac      	cmp	r4, r5
 8000f0c:	46c8      	mov	r8, r9
 8000f0e:	46ae      	mov	lr, r5
 8000f10:	d356      	bcc.n	8000fc0 <__udivmoddi4+0x29c>
 8000f12:	d053      	beq.n	8000fbc <__udivmoddi4+0x298>
 8000f14:	b156      	cbz	r6, 8000f2c <__udivmoddi4+0x208>
 8000f16:	ebb0 0208 	subs.w	r2, r0, r8
 8000f1a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f1e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f22:	40ca      	lsrs	r2, r1
 8000f24:	40cc      	lsrs	r4, r1
 8000f26:	4317      	orrs	r7, r2
 8000f28:	e9c6 7400 	strd	r7, r4, [r6]
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	2100      	movs	r1, #0
 8000f30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f34:	f1c3 0120 	rsb	r1, r3, #32
 8000f38:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f3c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f40:	fa25 f101 	lsr.w	r1, r5, r1
 8000f44:	409d      	lsls	r5, r3
 8000f46:	432a      	orrs	r2, r5
 8000f48:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f4c:	fa1f fe8c 	uxth.w	lr, ip
 8000f50:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f54:	fb07 1510 	mls	r5, r7, r0, r1
 8000f58:	0c11      	lsrs	r1, r2, #16
 8000f5a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f5e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f62:	428d      	cmp	r5, r1
 8000f64:	fa04 f403 	lsl.w	r4, r4, r3
 8000f68:	d908      	bls.n	8000f7c <__udivmoddi4+0x258>
 8000f6a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f6e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f72:	d22f      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f74:	428d      	cmp	r5, r1
 8000f76:	d92d      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f78:	3802      	subs	r0, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	1b49      	subs	r1, r1, r5
 8000f7e:	b292      	uxth	r2, r2
 8000f80:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f84:	fb07 1115 	mls	r1, r7, r5, r1
 8000f88:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f8c:	fb05 f10e 	mul.w	r1, r5, lr
 8000f90:	4291      	cmp	r1, r2
 8000f92:	d908      	bls.n	8000fa6 <__udivmoddi4+0x282>
 8000f94:	eb1c 0202 	adds.w	r2, ip, r2
 8000f98:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f9c:	d216      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f9e:	4291      	cmp	r1, r2
 8000fa0:	d914      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000fa2:	3d02      	subs	r5, #2
 8000fa4:	4462      	add	r2, ip
 8000fa6:	1a52      	subs	r2, r2, r1
 8000fa8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fac:	e738      	b.n	8000e20 <__udivmoddi4+0xfc>
 8000fae:	4631      	mov	r1, r6
 8000fb0:	4630      	mov	r0, r6
 8000fb2:	e708      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000fb4:	4639      	mov	r1, r7
 8000fb6:	e6e6      	b.n	8000d86 <__udivmoddi4+0x62>
 8000fb8:	4610      	mov	r0, r2
 8000fba:	e6fb      	b.n	8000db4 <__udivmoddi4+0x90>
 8000fbc:	4548      	cmp	r0, r9
 8000fbe:	d2a9      	bcs.n	8000f14 <__udivmoddi4+0x1f0>
 8000fc0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fc4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fc8:	3b01      	subs	r3, #1
 8000fca:	e7a3      	b.n	8000f14 <__udivmoddi4+0x1f0>
 8000fcc:	4645      	mov	r5, r8
 8000fce:	e7ea      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fd0:	462b      	mov	r3, r5
 8000fd2:	e794      	b.n	8000efe <__udivmoddi4+0x1da>
 8000fd4:	4640      	mov	r0, r8
 8000fd6:	e7d1      	b.n	8000f7c <__udivmoddi4+0x258>
 8000fd8:	46d0      	mov	r8, sl
 8000fda:	e77b      	b.n	8000ed4 <__udivmoddi4+0x1b0>
 8000fdc:	3d02      	subs	r5, #2
 8000fde:	4462      	add	r2, ip
 8000fe0:	e732      	b.n	8000e48 <__udivmoddi4+0x124>
 8000fe2:	4608      	mov	r0, r1
 8000fe4:	e70a      	b.n	8000dfc <__udivmoddi4+0xd8>
 8000fe6:	4464      	add	r4, ip
 8000fe8:	3802      	subs	r0, #2
 8000fea:	e742      	b.n	8000e72 <__udivmoddi4+0x14e>

08000fec <__aeabi_idiv0>:
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop

08000ff0 <uprintln>:
static void MX_GPIO_Init(void);
static void MX_USART1_UART_Init(void);
static void MX_I2C2_Init(void);

/* ==== Utils UART ==== */
static void uprintln(const char *s) {
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b084      	sub	sp, #16
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t*)s, strlen(s), 200);
 8000ff8:	6878      	ldr	r0, [r7, #4]
 8000ffa:	f7ff f939 	bl	8000270 <strlen>
 8000ffe:	4603      	mov	r3, r0
 8001000:	b29a      	uxth	r2, r3
 8001002:	23c8      	movs	r3, #200	; 0xc8
 8001004:	6879      	ldr	r1, [r7, #4]
 8001006:	480b      	ldr	r0, [pc, #44]	; (8001034 <uprintln+0x44>)
 8001008:	f003 fbf6 	bl	80047f8 <HAL_UART_Transmit>
  const char crlf[] = "\r\n";
 800100c:	4a0a      	ldr	r2, [pc, #40]	; (8001038 <uprintln+0x48>)
 800100e:	f107 030c 	add.w	r3, r7, #12
 8001012:	6812      	ldr	r2, [r2, #0]
 8001014:	4611      	mov	r1, r2
 8001016:	8019      	strh	r1, [r3, #0]
 8001018:	3302      	adds	r3, #2
 800101a:	0c12      	lsrs	r2, r2, #16
 800101c:	701a      	strb	r2, [r3, #0]
  HAL_UART_Transmit(&huart1, (uint8_t*)crlf, 2, 200);
 800101e:	f107 010c 	add.w	r1, r7, #12
 8001022:	23c8      	movs	r3, #200	; 0xc8
 8001024:	2202      	movs	r2, #2
 8001026:	4803      	ldr	r0, [pc, #12]	; (8001034 <uprintln+0x44>)
 8001028:	f003 fbe6 	bl	80047f8 <HAL_UART_Transmit>
}
 800102c:	bf00      	nop
 800102e:	3710      	adds	r7, #16
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}
 8001034:	20000244 	.word	0x20000244
 8001038:	08009f10 	.word	0x08009f10

0800103c <uprintf>:
static void uprintf(const char *fmt, ...) {
 800103c:	b40f      	push	{r0, r1, r2, r3}
 800103e:	b580      	push	{r7, lr}
 8001040:	b0aa      	sub	sp, #168	; 0xa8
 8001042:	af00      	add	r7, sp, #0
  char buf[160];
  va_list ap;
  va_start(ap, fmt);
 8001044:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001048:	607b      	str	r3, [r7, #4]
  vsnprintf(buf, sizeof(buf), fmt, ap);
 800104a:	f107 0008 	add.w	r0, r7, #8
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8001054:	21a0      	movs	r1, #160	; 0xa0
 8001056:	f005 fb07 	bl	8006668 <vsniprintf>
  va_end(ap);
  HAL_UART_Transmit(&huart1, (uint8_t*)buf, strlen(buf), 200);
 800105a:	f107 0308 	add.w	r3, r7, #8
 800105e:	4618      	mov	r0, r3
 8001060:	f7ff f906 	bl	8000270 <strlen>
 8001064:	4603      	mov	r3, r0
 8001066:	b29a      	uxth	r2, r3
 8001068:	f107 0108 	add.w	r1, r7, #8
 800106c:	23c8      	movs	r3, #200	; 0xc8
 800106e:	4805      	ldr	r0, [pc, #20]	; (8001084 <uprintf+0x48>)
 8001070:	f003 fbc2 	bl	80047f8 <HAL_UART_Transmit>
}
 8001074:	bf00      	nop
 8001076:	37a8      	adds	r7, #168	; 0xa8
 8001078:	46bd      	mov	sp, r7
 800107a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800107e:	b004      	add	sp, #16
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop
 8001084:	20000244 	.word	0x20000244

08001088 <I2C_Scan>:

/* ==== I2C helpers ==== */
static void I2C_Scan(I2C_HandleTypeDef *hi2c, const char *name) {
 8001088:	b580      	push	{r7, lr}
 800108a:	b084      	sub	sp, #16
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
 8001090:	6039      	str	r1, [r7, #0]
  uprintf("[I2C] Scanning %s ...\r\n", name);
 8001092:	6839      	ldr	r1, [r7, #0]
 8001094:	4811      	ldr	r0, [pc, #68]	; (80010dc <I2C_Scan+0x54>)
 8001096:	f7ff ffd1 	bl	800103c <uprintf>
  for (uint8_t a = 0x08; a <= 0x77; a++) {
 800109a:	2308      	movs	r3, #8
 800109c:	73fb      	strb	r3, [r7, #15]
 800109e:	e015      	b.n	80010cc <I2C_Scan+0x44>
    if (HAL_I2C_IsDeviceReady(hi2c, I2C_ADDR(a), 1, 10) == HAL_OK) {
 80010a0:	7bfb      	ldrb	r3, [r7, #15]
 80010a2:	b29b      	uxth	r3, r3
 80010a4:	005b      	lsls	r3, r3, #1
 80010a6:	b299      	uxth	r1, r3
 80010a8:	230a      	movs	r3, #10
 80010aa:	2201      	movs	r2, #1
 80010ac:	6878      	ldr	r0, [r7, #4]
 80010ae:	f001 fbdf 	bl	8002870 <HAL_I2C_IsDeviceReady>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d106      	bne.n	80010c6 <I2C_Scan+0x3e>
      uprintf("  - Found: 0x%02X (8-bit 0x%02X)\r\n", a, I2C_ADDR(a));
 80010b8:	7bf9      	ldrb	r1, [r7, #15]
 80010ba:	7bfb      	ldrb	r3, [r7, #15]
 80010bc:	005b      	lsls	r3, r3, #1
 80010be:	461a      	mov	r2, r3
 80010c0:	4807      	ldr	r0, [pc, #28]	; (80010e0 <I2C_Scan+0x58>)
 80010c2:	f7ff ffbb 	bl	800103c <uprintf>
  for (uint8_t a = 0x08; a <= 0x77; a++) {
 80010c6:	7bfb      	ldrb	r3, [r7, #15]
 80010c8:	3301      	adds	r3, #1
 80010ca:	73fb      	strb	r3, [r7, #15]
 80010cc:	7bfb      	ldrb	r3, [r7, #15]
 80010ce:	2b77      	cmp	r3, #119	; 0x77
 80010d0:	d9e6      	bls.n	80010a0 <I2C_Scan+0x18>
    }
  }
}
 80010d2:	bf00      	nop
 80010d4:	bf00      	nop
 80010d6:	3710      	adds	r7, #16
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	08009f14 	.word	0x08009f14
 80010e0:	08009f2c 	.word	0x08009f2c

080010e4 <HTS221_ReadCal_T>:
  float T1_degC;
  int16_t T0_OUT;
  int16_t T1_OUT;
} HTS221_TCal;

static HAL_StatusTypeDef HTS221_ReadCal_T(HTS221_TCal *cal) {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b08a      	sub	sp, #40	; 0x28
 80010e8:	af04      	add	r7, sp, #16
 80010ea:	6078      	str	r0, [r7, #4]
  uint8_t t0_l, t1_l, t_msb, b[2];

  if (HAL_I2C_Mem_Read(&hi2c2, I2C_ADDR(HTS221_ADDR_7B), HTS221_T0_degC_x8,
 80010ec:	2332      	movs	r3, #50	; 0x32
 80010ee:	9302      	str	r3, [sp, #8]
 80010f0:	2301      	movs	r3, #1
 80010f2:	9301      	str	r3, [sp, #4]
 80010f4:	f107 0313 	add.w	r3, r7, #19
 80010f8:	9300      	str	r3, [sp, #0]
 80010fa:	2301      	movs	r3, #1
 80010fc:	2232      	movs	r2, #50	; 0x32
 80010fe:	21be      	movs	r1, #190	; 0xbe
 8001100:	485d      	ldr	r0, [pc, #372]	; (8001278 <HTS221_ReadCal_T+0x194>)
 8001102:	f001 fa9b 	bl	800263c <HAL_I2C_Mem_Read>
 8001106:	4603      	mov	r3, r0
 8001108:	2b00      	cmp	r3, #0
 800110a:	d001      	beq.n	8001110 <HTS221_ReadCal_T+0x2c>
                       I2C_MEMADD_SIZE_8BIT, &t0_l, 1, 50) != HAL_OK) return HAL_ERROR;
 800110c:	2301      	movs	r3, #1
 800110e:	e0ae      	b.n	800126e <HTS221_ReadCal_T+0x18a>
  if (HAL_I2C_Mem_Read(&hi2c2, I2C_ADDR(HTS221_ADDR_7B), HTS221_T1_degC_x8,
 8001110:	2332      	movs	r3, #50	; 0x32
 8001112:	9302      	str	r3, [sp, #8]
 8001114:	2301      	movs	r3, #1
 8001116:	9301      	str	r3, [sp, #4]
 8001118:	f107 0312 	add.w	r3, r7, #18
 800111c:	9300      	str	r3, [sp, #0]
 800111e:	2301      	movs	r3, #1
 8001120:	2233      	movs	r2, #51	; 0x33
 8001122:	21be      	movs	r1, #190	; 0xbe
 8001124:	4854      	ldr	r0, [pc, #336]	; (8001278 <HTS221_ReadCal_T+0x194>)
 8001126:	f001 fa89 	bl	800263c <HAL_I2C_Mem_Read>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d001      	beq.n	8001134 <HTS221_ReadCal_T+0x50>
                       I2C_MEMADD_SIZE_8BIT, &t1_l, 1, 50) != HAL_OK) return HAL_ERROR;
 8001130:	2301      	movs	r3, #1
 8001132:	e09c      	b.n	800126e <HTS221_ReadCal_T+0x18a>
  if (HAL_I2C_Mem_Read(&hi2c2, I2C_ADDR(HTS221_ADDR_7B), HTS221_T0_T1_MSB,
 8001134:	2332      	movs	r3, #50	; 0x32
 8001136:	9302      	str	r3, [sp, #8]
 8001138:	2301      	movs	r3, #1
 800113a:	9301      	str	r3, [sp, #4]
 800113c:	f107 0311 	add.w	r3, r7, #17
 8001140:	9300      	str	r3, [sp, #0]
 8001142:	2301      	movs	r3, #1
 8001144:	2235      	movs	r2, #53	; 0x35
 8001146:	21be      	movs	r1, #190	; 0xbe
 8001148:	484b      	ldr	r0, [pc, #300]	; (8001278 <HTS221_ReadCal_T+0x194>)
 800114a:	f001 fa77 	bl	800263c <HAL_I2C_Mem_Read>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d001      	beq.n	8001158 <HTS221_ReadCal_T+0x74>
                       I2C_MEMADD_SIZE_8BIT, &t_msb, 1, 50) != HAL_OK) return HAL_ERROR;
 8001154:	2301      	movs	r3, #1
 8001156:	e08a      	b.n	800126e <HTS221_ReadCal_T+0x18a>

  uint16_t T0_x8 = ((t_msb & 0x03) << 8) | t0_l;   // 10 bits
 8001158:	7c7b      	ldrb	r3, [r7, #17]
 800115a:	021b      	lsls	r3, r3, #8
 800115c:	b21b      	sxth	r3, r3
 800115e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001162:	b21a      	sxth	r2, r3
 8001164:	7cfb      	ldrb	r3, [r7, #19]
 8001166:	b21b      	sxth	r3, r3
 8001168:	4313      	orrs	r3, r2
 800116a:	b21b      	sxth	r3, r3
 800116c:	82fb      	strh	r3, [r7, #22]
  uint16_t T1_x8 = ((t_msb & 0x0C) << 6) | t1_l;   // 10 bits
 800116e:	7c7b      	ldrb	r3, [r7, #17]
 8001170:	019b      	lsls	r3, r3, #6
 8001172:	b21b      	sxth	r3, r3
 8001174:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001178:	b21a      	sxth	r2, r3
 800117a:	7cbb      	ldrb	r3, [r7, #18]
 800117c:	b21b      	sxth	r3, r3
 800117e:	4313      	orrs	r3, r2
 8001180:	b21b      	sxth	r3, r3
 8001182:	82bb      	strh	r3, [r7, #20]
  cal->T0_degC = T0_x8 / 8.0f;
 8001184:	8afb      	ldrh	r3, [r7, #22]
 8001186:	ee07 3a90 	vmov	s15, r3
 800118a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800118e:	eef2 6a00 	vmov.f32	s13, #32	; 0x41000000  8.0
 8001192:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	edc3 7a00 	vstr	s15, [r3]
  cal->T1_degC = T1_x8 / 8.0f;
 800119c:	8abb      	ldrh	r3, [r7, #20]
 800119e:	ee07 3a90 	vmov	s15, r3
 80011a2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011a6:	eef2 6a00 	vmov.f32	s13, #32	; 0x41000000  8.0
 80011aa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	edc3 7a01 	vstr	s15, [r3, #4]

  // T0_OUT
  if (HAL_I2C_Mem_Read(&hi2c2, I2C_ADDR(HTS221_ADDR_7B), HTS221_T0_OUT_L,
 80011b4:	2332      	movs	r3, #50	; 0x32
 80011b6:	9302      	str	r3, [sp, #8]
 80011b8:	2301      	movs	r3, #1
 80011ba:	9301      	str	r3, [sp, #4]
 80011bc:	f107 030c 	add.w	r3, r7, #12
 80011c0:	9300      	str	r3, [sp, #0]
 80011c2:	2301      	movs	r3, #1
 80011c4:	223c      	movs	r2, #60	; 0x3c
 80011c6:	21be      	movs	r1, #190	; 0xbe
 80011c8:	482b      	ldr	r0, [pc, #172]	; (8001278 <HTS221_ReadCal_T+0x194>)
 80011ca:	f001 fa37 	bl	800263c <HAL_I2C_Mem_Read>
 80011ce:	4603      	mov	r3, r0
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d001      	beq.n	80011d8 <HTS221_ReadCal_T+0xf4>
                       I2C_MEMADD_SIZE_8BIT, b, 1, 50) != HAL_OK) return HAL_ERROR;
 80011d4:	2301      	movs	r3, #1
 80011d6:	e04a      	b.n	800126e <HTS221_ReadCal_T+0x18a>
  if (HAL_I2C_Mem_Read(&hi2c2, I2C_ADDR(HTS221_ADDR_7B), HTS221_T0_OUT_H,
 80011d8:	f107 030c 	add.w	r3, r7, #12
 80011dc:	3301      	adds	r3, #1
 80011de:	2232      	movs	r2, #50	; 0x32
 80011e0:	9202      	str	r2, [sp, #8]
 80011e2:	2201      	movs	r2, #1
 80011e4:	9201      	str	r2, [sp, #4]
 80011e6:	9300      	str	r3, [sp, #0]
 80011e8:	2301      	movs	r3, #1
 80011ea:	223d      	movs	r2, #61	; 0x3d
 80011ec:	21be      	movs	r1, #190	; 0xbe
 80011ee:	4822      	ldr	r0, [pc, #136]	; (8001278 <HTS221_ReadCal_T+0x194>)
 80011f0:	f001 fa24 	bl	800263c <HAL_I2C_Mem_Read>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d001      	beq.n	80011fe <HTS221_ReadCal_T+0x11a>
                       I2C_MEMADD_SIZE_8BIT, b+1, 1, 50) != HAL_OK) return HAL_ERROR;
 80011fa:	2301      	movs	r3, #1
 80011fc:	e037      	b.n	800126e <HTS221_ReadCal_T+0x18a>
  cal->T0_OUT = (int16_t)((b[1] << 8) | b[0]);
 80011fe:	7b7b      	ldrb	r3, [r7, #13]
 8001200:	021b      	lsls	r3, r3, #8
 8001202:	b21a      	sxth	r2, r3
 8001204:	7b3b      	ldrb	r3, [r7, #12]
 8001206:	b21b      	sxth	r3, r3
 8001208:	4313      	orrs	r3, r2
 800120a:	b21a      	sxth	r2, r3
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	811a      	strh	r2, [r3, #8]

  // T1_OUT
  if (HAL_I2C_Mem_Read(&hi2c2, I2C_ADDR(HTS221_ADDR_7B), HTS221_T1_OUT_L,
 8001210:	2332      	movs	r3, #50	; 0x32
 8001212:	9302      	str	r3, [sp, #8]
 8001214:	2301      	movs	r3, #1
 8001216:	9301      	str	r3, [sp, #4]
 8001218:	f107 030c 	add.w	r3, r7, #12
 800121c:	9300      	str	r3, [sp, #0]
 800121e:	2301      	movs	r3, #1
 8001220:	223e      	movs	r2, #62	; 0x3e
 8001222:	21be      	movs	r1, #190	; 0xbe
 8001224:	4814      	ldr	r0, [pc, #80]	; (8001278 <HTS221_ReadCal_T+0x194>)
 8001226:	f001 fa09 	bl	800263c <HAL_I2C_Mem_Read>
 800122a:	4603      	mov	r3, r0
 800122c:	2b00      	cmp	r3, #0
 800122e:	d001      	beq.n	8001234 <HTS221_ReadCal_T+0x150>
                       I2C_MEMADD_SIZE_8BIT, b, 1, 50) != HAL_OK) return HAL_ERROR;
 8001230:	2301      	movs	r3, #1
 8001232:	e01c      	b.n	800126e <HTS221_ReadCal_T+0x18a>
  if (HAL_I2C_Mem_Read(&hi2c2, I2C_ADDR(HTS221_ADDR_7B), HTS221_T1_OUT_H,
 8001234:	f107 030c 	add.w	r3, r7, #12
 8001238:	3301      	adds	r3, #1
 800123a:	2232      	movs	r2, #50	; 0x32
 800123c:	9202      	str	r2, [sp, #8]
 800123e:	2201      	movs	r2, #1
 8001240:	9201      	str	r2, [sp, #4]
 8001242:	9300      	str	r3, [sp, #0]
 8001244:	2301      	movs	r3, #1
 8001246:	223f      	movs	r2, #63	; 0x3f
 8001248:	21be      	movs	r1, #190	; 0xbe
 800124a:	480b      	ldr	r0, [pc, #44]	; (8001278 <HTS221_ReadCal_T+0x194>)
 800124c:	f001 f9f6 	bl	800263c <HAL_I2C_Mem_Read>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <HTS221_ReadCal_T+0x176>
                       I2C_MEMADD_SIZE_8BIT, b+1, 1, 50) != HAL_OK) return HAL_ERROR;
 8001256:	2301      	movs	r3, #1
 8001258:	e009      	b.n	800126e <HTS221_ReadCal_T+0x18a>
  cal->T1_OUT = (int16_t)((b[1] << 8) | b[0]);
 800125a:	7b7b      	ldrb	r3, [r7, #13]
 800125c:	021b      	lsls	r3, r3, #8
 800125e:	b21a      	sxth	r2, r3
 8001260:	7b3b      	ldrb	r3, [r7, #12]
 8001262:	b21b      	sxth	r3, r3
 8001264:	4313      	orrs	r3, r2
 8001266:	b21a      	sxth	r2, r3
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	815a      	strh	r2, [r3, #10]

  return HAL_OK;
 800126c:	2300      	movs	r3, #0
}
 800126e:	4618      	mov	r0, r3
 8001270:	3718      	adds	r7, #24
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	200001f0 	.word	0x200001f0

0800127c <HTS221_Init>:

static HAL_StatusTypeDef HTS221_Init(void) {
 800127c:	b580      	push	{r7, lr}
 800127e:	b086      	sub	sp, #24
 8001280:	af04      	add	r7, sp, #16
  uint8_t v = 0;
 8001282:	2300      	movs	r3, #0
 8001284:	71fb      	strb	r3, [r7, #7]

  // WHO_AM_I
  if (HAL_I2C_Mem_Read(&hi2c2, I2C_ADDR(HTS221_ADDR_7B), HTS221_WHO_AM_I,
 8001286:	2332      	movs	r3, #50	; 0x32
 8001288:	9302      	str	r3, [sp, #8]
 800128a:	2301      	movs	r3, #1
 800128c:	9301      	str	r3, [sp, #4]
 800128e:	1dfb      	adds	r3, r7, #7
 8001290:	9300      	str	r3, [sp, #0]
 8001292:	2301      	movs	r3, #1
 8001294:	220f      	movs	r2, #15
 8001296:	21be      	movs	r1, #190	; 0xbe
 8001298:	4824      	ldr	r0, [pc, #144]	; (800132c <HTS221_Init+0xb0>)
 800129a:	f001 f9cf 	bl	800263c <HAL_I2C_Mem_Read>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d004      	beq.n	80012ae <HTS221_Init+0x32>
                       I2C_MEMADD_SIZE_8BIT, &v, 1, 50) != HAL_OK) {
    uprintln("HTS221 WHO_AM_I read failed (I2C)");
 80012a4:	4822      	ldr	r0, [pc, #136]	; (8001330 <HTS221_Init+0xb4>)
 80012a6:	f7ff fea3 	bl	8000ff0 <uprintln>
    return HAL_ERROR;
 80012aa:	2301      	movs	r3, #1
 80012ac:	e039      	b.n	8001322 <HTS221_Init+0xa6>
  }
  if (v != HTS221_WHO_AM_I_VAL) {
 80012ae:	79fb      	ldrb	r3, [r7, #7]
 80012b0:	2bbc      	cmp	r3, #188	; 0xbc
 80012b2:	d006      	beq.n	80012c2 <HTS221_Init+0x46>
    uprintf("HTS221 WHO_AM_I mismatch: 0x%02X\r\n", v);
 80012b4:	79fb      	ldrb	r3, [r7, #7]
 80012b6:	4619      	mov	r1, r3
 80012b8:	481e      	ldr	r0, [pc, #120]	; (8001334 <HTS221_Init+0xb8>)
 80012ba:	f7ff febf 	bl	800103c <uprintf>
    return HAL_ERROR;
 80012be:	2301      	movs	r3, #1
 80012c0:	e02f      	b.n	8001322 <HTS221_Init+0xa6>
  }

  // AV_CONF: promedios (opcional). Por ejemplo temp avg = 16 samples, hum = 32 samples.
  uint8_t av = 0b00011110; // H_AVG=32 (101), T_AVG=16 (100) -> ver tabla datasheet
 80012c2:	231e      	movs	r3, #30
 80012c4:	71bb      	strb	r3, [r7, #6]
  if (HAL_I2C_Mem_Write(&hi2c2, I2C_ADDR(HTS221_ADDR_7B), HTS221_AV_CONF,
 80012c6:	2332      	movs	r3, #50	; 0x32
 80012c8:	9302      	str	r3, [sp, #8]
 80012ca:	2301      	movs	r3, #1
 80012cc:	9301      	str	r3, [sp, #4]
 80012ce:	1dbb      	adds	r3, r7, #6
 80012d0:	9300      	str	r3, [sp, #0]
 80012d2:	2301      	movs	r3, #1
 80012d4:	2210      	movs	r2, #16
 80012d6:	21be      	movs	r1, #190	; 0xbe
 80012d8:	4814      	ldr	r0, [pc, #80]	; (800132c <HTS221_Init+0xb0>)
 80012da:	f001 f89b 	bl	8002414 <HAL_I2C_Mem_Write>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d004      	beq.n	80012ee <HTS221_Init+0x72>
                        I2C_MEMADD_SIZE_8BIT, &av, 1, 50) != HAL_OK) {
    uprintln("HTS221 AV_CONF write failed");
 80012e4:	4814      	ldr	r0, [pc, #80]	; (8001338 <HTS221_Init+0xbc>)
 80012e6:	f7ff fe83 	bl	8000ff0 <uprintln>
    return HAL_ERROR;
 80012ea:	2301      	movs	r3, #1
 80012ec:	e019      	b.n	8001322 <HTS221_Init+0xa6>
  }

  // CTRL_REG1: PD=1 (bit7), BDU=1(bit2), ODR=01 (1 Hz)
  uint8_t ctrl1 = 0x80 | 0x04 | 0x01; // 0x85
 80012ee:	2385      	movs	r3, #133	; 0x85
 80012f0:	717b      	strb	r3, [r7, #5]
  if (HAL_I2C_Mem_Write(&hi2c2, I2C_ADDR(HTS221_ADDR_7B), HTS221_CTRL_REG1,
 80012f2:	2332      	movs	r3, #50	; 0x32
 80012f4:	9302      	str	r3, [sp, #8]
 80012f6:	2301      	movs	r3, #1
 80012f8:	9301      	str	r3, [sp, #4]
 80012fa:	1d7b      	adds	r3, r7, #5
 80012fc:	9300      	str	r3, [sp, #0]
 80012fe:	2301      	movs	r3, #1
 8001300:	2220      	movs	r2, #32
 8001302:	21be      	movs	r1, #190	; 0xbe
 8001304:	4809      	ldr	r0, [pc, #36]	; (800132c <HTS221_Init+0xb0>)
 8001306:	f001 f885 	bl	8002414 <HAL_I2C_Mem_Write>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d004      	beq.n	800131a <HTS221_Init+0x9e>
                        I2C_MEMADD_SIZE_8BIT, &ctrl1, 1, 50) != HAL_OK) {
    uprintln("HTS221 CTRL_REG1 write failed");
 8001310:	480a      	ldr	r0, [pc, #40]	; (800133c <HTS221_Init+0xc0>)
 8001312:	f7ff fe6d 	bl	8000ff0 <uprintln>
    return HAL_ERROR;
 8001316:	2301      	movs	r3, #1
 8001318:	e003      	b.n	8001322 <HTS221_Init+0xa6>
  }

  uprintln("HTS221 configured");
 800131a:	4809      	ldr	r0, [pc, #36]	; (8001340 <HTS221_Init+0xc4>)
 800131c:	f7ff fe68 	bl	8000ff0 <uprintln>
  return HAL_OK;
 8001320:	2300      	movs	r3, #0
}
 8001322:	4618      	mov	r0, r3
 8001324:	3708      	adds	r7, #8
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	200001f0 	.word	0x200001f0
 8001330:	08009f50 	.word	0x08009f50
 8001334:	08009f74 	.word	0x08009f74
 8001338:	08009f98 	.word	0x08009f98
 800133c:	08009fb4 	.word	0x08009fb4
 8001340:	08009fd4 	.word	0x08009fd4

08001344 <HTS221_ReadTemp_C>:

static HAL_StatusTypeDef HTS221_ReadTemp_C(float *tC, const HTS221_TCal *cal) {
 8001344:	b580      	push	{r7, lr}
 8001346:	b08a      	sub	sp, #40	; 0x28
 8001348:	af04      	add	r7, sp, #16
 800134a:	6078      	str	r0, [r7, #4]
 800134c:	6039      	str	r1, [r7, #0]
  // Leer TEMP_OUT_H/L
  uint8_t b[2];
  if (HAL_I2C_Mem_Read(&hi2c2, I2C_ADDR(HTS221_ADDR_7B), HTS221_TEMP_OUT_L,
 800134e:	2332      	movs	r3, #50	; 0x32
 8001350:	9302      	str	r3, [sp, #8]
 8001352:	2301      	movs	r3, #1
 8001354:	9301      	str	r3, [sp, #4]
 8001356:	f107 0308 	add.w	r3, r7, #8
 800135a:	9300      	str	r3, [sp, #0]
 800135c:	2301      	movs	r3, #1
 800135e:	222a      	movs	r2, #42	; 0x2a
 8001360:	21be      	movs	r1, #190	; 0xbe
 8001362:	4833      	ldr	r0, [pc, #204]	; (8001430 <HTS221_ReadTemp_C+0xec>)
 8001364:	f001 f96a 	bl	800263c <HAL_I2C_Mem_Read>
 8001368:	4603      	mov	r3, r0
 800136a:	2b00      	cmp	r3, #0
 800136c:	d001      	beq.n	8001372 <HTS221_ReadTemp_C+0x2e>
                       I2C_MEMADD_SIZE_8BIT, &b[0], 1, 50) != HAL_OK) return HAL_ERROR;
 800136e:	2301      	movs	r3, #1
 8001370:	e059      	b.n	8001426 <HTS221_ReadTemp_C+0xe2>
  if (HAL_I2C_Mem_Read(&hi2c2, I2C_ADDR(HTS221_ADDR_7B), HTS221_TEMP_OUT_H,
 8001372:	2332      	movs	r3, #50	; 0x32
 8001374:	9302      	str	r3, [sp, #8]
 8001376:	2301      	movs	r3, #1
 8001378:	9301      	str	r3, [sp, #4]
 800137a:	f107 0308 	add.w	r3, r7, #8
 800137e:	3301      	adds	r3, #1
 8001380:	9300      	str	r3, [sp, #0]
 8001382:	2301      	movs	r3, #1
 8001384:	222b      	movs	r2, #43	; 0x2b
 8001386:	21be      	movs	r1, #190	; 0xbe
 8001388:	4829      	ldr	r0, [pc, #164]	; (8001430 <HTS221_ReadTemp_C+0xec>)
 800138a:	f001 f957 	bl	800263c <HAL_I2C_Mem_Read>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d001      	beq.n	8001398 <HTS221_ReadTemp_C+0x54>
                       I2C_MEMADD_SIZE_8BIT, &b[1], 1, 50) != HAL_OK) return HAL_ERROR;
 8001394:	2301      	movs	r3, #1
 8001396:	e046      	b.n	8001426 <HTS221_ReadTemp_C+0xe2>
  int16_t T_OUT = (int16_t)((b[1] << 8) | b[0]);
 8001398:	7a7b      	ldrb	r3, [r7, #9]
 800139a:	021b      	lsls	r3, r3, #8
 800139c:	b21a      	sxth	r2, r3
 800139e:	7a3b      	ldrb	r3, [r7, #8]
 80013a0:	b21b      	sxth	r3, r3
 80013a2:	4313      	orrs	r3, r2
 80013a4:	82fb      	strh	r3, [r7, #22]

  // Interpolacin lineal segn AN
  // T(C) = T0 + (T_OUT - T0_OUT) * (T1 - T0) / (T1_OUT - T0_OUT)
  float num = (float)(T_OUT - cal->T0_OUT) * (cal->T1_degC - cal->T0_degC);
 80013a6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80013aa:	683a      	ldr	r2, [r7, #0]
 80013ac:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 80013b0:	1a9b      	subs	r3, r3, r2
 80013b2:	ee07 3a90 	vmov	s15, r3
 80013b6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	edd3 6a01 	vldr	s13, [r3, #4]
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	edd3 7a00 	vldr	s15, [r3]
 80013c6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80013ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013ce:	edc7 7a04 	vstr	s15, [r7, #16]
  float den = (float)(cal->T1_OUT - cal->T0_OUT);
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80013d8:	461a      	mov	r2, r3
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80013e0:	1ad3      	subs	r3, r2, r3
 80013e2:	ee07 3a90 	vmov	s15, r3
 80013e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013ea:	edc7 7a03 	vstr	s15, [r7, #12]
  if (fabsf(den) < 1e-3f) return HAL_ERROR;
 80013ee:	edd7 7a03 	vldr	s15, [r7, #12]
 80013f2:	eef0 7ae7 	vabs.f32	s15, s15
 80013f6:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8001434 <HTS221_ReadTemp_C+0xf0>
 80013fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001402:	d501      	bpl.n	8001408 <HTS221_ReadTemp_C+0xc4>
 8001404:	2301      	movs	r3, #1
 8001406:	e00e      	b.n	8001426 <HTS221_ReadTemp_C+0xe2>

  *tC = cal->T0_degC + (num / den);
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	ed93 7a00 	vldr	s14, [r3]
 800140e:	ed97 6a04 	vldr	s12, [r7, #16]
 8001412:	edd7 6a03 	vldr	s13, [r7, #12]
 8001416:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800141a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	edc3 7a00 	vstr	s15, [r3]
  return HAL_OK;
 8001424:	2300      	movs	r3, #0
}
 8001426:	4618      	mov	r0, r3
 8001428:	3718      	adds	r7, #24
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	200001f0 	.word	0x200001f0
 8001434:	3a83126f 	.word	0x3a83126f

08001438 <main>:

/* ==== MAIN ==== */
int main(void)
{
 8001438:	b5b0      	push	{r4, r5, r7, lr}
 800143a:	b08a      	sub	sp, #40	; 0x28
 800143c:	af04      	add	r7, sp, #16
  HAL_Init();
 800143e:	f000 fbd0 	bl	8001be2 <HAL_Init>
  SystemClock_Config();
 8001442:	f000 f87b 	bl	800153c <SystemClock_Config>

  MX_GPIO_Init();
 8001446:	f000 f913 	bl	8001670 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800144a:	f000 f8ed 	bl	8001628 <MX_USART1_UART_Init>
  MX_I2C2_Init();
 800144e:	f000 f8bb 	bl	80015c8 <MX_I2C2_Init>

  uprintln("\r\nSTM32 HAL + HTS221 (no RTOS)");
 8001452:	4830      	ldr	r0, [pc, #192]	; (8001514 <main+0xdc>)
 8001454:	f7ff fdcc 	bl	8000ff0 <uprintln>

  // Escner I2C2
  I2C_Scan(&hi2c2, "I2C2");
 8001458:	492f      	ldr	r1, [pc, #188]	; (8001518 <main+0xe0>)
 800145a:	4830      	ldr	r0, [pc, #192]	; (800151c <main+0xe4>)
 800145c:	f7ff fe14 	bl	8001088 <I2C_Scan>

  // Init sensor
  if (HTS221_Init() != HAL_OK) {
 8001460:	f7ff ff0c 	bl	800127c <HTS221_Init>
 8001464:	4603      	mov	r3, r0
 8001466:	2b00      	cmp	r3, #0
 8001468:	d003      	beq.n	8001472 <main+0x3a>
    uprintln("HTS221 init ERROR. Verifica I2C2 y direccion 0x5F.");
 800146a:	482d      	ldr	r0, [pc, #180]	; (8001520 <main+0xe8>)
 800146c:	f7ff fdc0 	bl	8000ff0 <uprintln>
 8001470:	e002      	b.n	8001478 <main+0x40>
    // seguimos, pero indicamos fallo parpadeando rpido
  } else {
    uprintln("HTS221 init OK");
 8001472:	482c      	ldr	r0, [pc, #176]	; (8001524 <main+0xec>)
 8001474:	f7ff fdbc 	bl	8000ff0 <uprintln>
  }

  // Leer calibracin
  HTS221_TCal cal = {0};
 8001478:	f107 0308 	add.w	r3, r7, #8
 800147c:	2200      	movs	r2, #0
 800147e:	601a      	str	r2, [r3, #0]
 8001480:	605a      	str	r2, [r3, #4]
 8001482:	609a      	str	r2, [r3, #8]
  if (HTS221_ReadCal_T(&cal) != HAL_OK) {
 8001484:	f107 0308 	add.w	r3, r7, #8
 8001488:	4618      	mov	r0, r3
 800148a:	f7ff fe2b 	bl	80010e4 <HTS221_ReadCal_T>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d003      	beq.n	800149c <main+0x64>
    uprintln("HTS221 cal read ERROR");
 8001494:	4824      	ldr	r0, [pc, #144]	; (8001528 <main+0xf0>)
 8001496:	f7ff fdab 	bl	8000ff0 <uprintln>
 800149a:	e018      	b.n	80014ce <main+0x96>
  } else {
    uprintf("Cal: T0=%.2f C, T1=%.2f C, T0_OUT=%d, T1_OUT=%d\r\n",
            cal.T0_degC, cal.T1_degC, cal.T0_OUT, cal.T1_OUT);
 800149c:	68bb      	ldr	r3, [r7, #8]
    uprintf("Cal: T0=%.2f C, T1=%.2f C, T0_OUT=%d, T1_OUT=%d\r\n",
 800149e:	4618      	mov	r0, r3
 80014a0:	f7ff f852 	bl	8000548 <__aeabi_f2d>
 80014a4:	4604      	mov	r4, r0
 80014a6:	460d      	mov	r5, r1
            cal.T0_degC, cal.T1_degC, cal.T0_OUT, cal.T1_OUT);
 80014a8:	68fb      	ldr	r3, [r7, #12]
    uprintf("Cal: T0=%.2f C, T1=%.2f C, T0_OUT=%d, T1_OUT=%d\r\n",
 80014aa:	4618      	mov	r0, r3
 80014ac:	f7ff f84c 	bl	8000548 <__aeabi_f2d>
 80014b0:	4602      	mov	r2, r0
 80014b2:	460b      	mov	r3, r1
            cal.T0_degC, cal.T1_degC, cal.T0_OUT, cal.T1_OUT);
 80014b4:	f9b7 1010 	ldrsh.w	r1, [r7, #16]
 80014b8:	f9b7 0012 	ldrsh.w	r0, [r7, #18]
    uprintf("Cal: T0=%.2f C, T1=%.2f C, T0_OUT=%d, T1_OUT=%d\r\n",
 80014bc:	9003      	str	r0, [sp, #12]
 80014be:	9102      	str	r1, [sp, #8]
 80014c0:	e9cd 2300 	strd	r2, r3, [sp]
 80014c4:	4622      	mov	r2, r4
 80014c6:	462b      	mov	r3, r5
 80014c8:	4818      	ldr	r0, [pc, #96]	; (800152c <main+0xf4>)
 80014ca:	f7ff fdb7 	bl	800103c <uprintf>
  }

  // Loop
  while (1) {
    float tC;
    HAL_StatusTypeDef st = HTS221_ReadTemp_C(&tC, &cal);
 80014ce:	f107 0208 	add.w	r2, r7, #8
 80014d2:	1d3b      	adds	r3, r7, #4
 80014d4:	4611      	mov	r1, r2
 80014d6:	4618      	mov	r0, r3
 80014d8:	f7ff ff34 	bl	8001344 <HTS221_ReadTemp_C>
 80014dc:	4603      	mov	r3, r0
 80014de:	75fb      	strb	r3, [r7, #23]
    if (st == HAL_OK) {
 80014e0:	7dfb      	ldrb	r3, [r7, #23]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d109      	bne.n	80014fa <main+0xc2>
      uprintf("Temp: %.2f C\r\n", tC);
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	4618      	mov	r0, r3
 80014ea:	f7ff f82d 	bl	8000548 <__aeabi_f2d>
 80014ee:	4602      	mov	r2, r0
 80014f0:	460b      	mov	r3, r1
 80014f2:	480f      	ldr	r0, [pc, #60]	; (8001530 <main+0xf8>)
 80014f4:	f7ff fda2 	bl	800103c <uprintf>
 80014f8:	e002      	b.n	8001500 <main+0xc8>
    } else {
      uprintln("Temp read ERROR");
 80014fa:	480e      	ldr	r0, [pc, #56]	; (8001534 <main+0xfc>)
 80014fc:	f7ff fd78 	bl	8000ff0 <uprintln>
    }

    HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8001500:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001504:	480c      	ldr	r0, [pc, #48]	; (8001538 <main+0x100>)
 8001506:	f000 fead 	bl	8002264 <HAL_GPIO_TogglePin>
    HAL_Delay(1000);
 800150a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800150e:	f000 fbdd 	bl	8001ccc <HAL_Delay>
  while (1) {
 8001512:	e7dc      	b.n	80014ce <main+0x96>
 8001514:	08009fe8 	.word	0x08009fe8
 8001518:	0800a008 	.word	0x0800a008
 800151c:	200001f0 	.word	0x200001f0
 8001520:	0800a010 	.word	0x0800a010
 8001524:	0800a044 	.word	0x0800a044
 8001528:	0800a054 	.word	0x0800a054
 800152c:	0800a06c 	.word	0x0800a06c
 8001530:	0800a0a0 	.word	0x0800a0a0
 8001534:	0800a0b0 	.word	0x0800a0b0
 8001538:	48000400 	.word	0x48000400

0800153c <SystemClock_Config>:
  }
}

/* ==== INITs generados por CubeMX  simplificados (ajusta si hace falta) ==== */
void SystemClock_Config(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b096      	sub	sp, #88	; 0x58
 8001540:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001542:	f107 0314 	add.w	r3, r7, #20
 8001546:	2244      	movs	r2, #68	; 0x44
 8001548:	2100      	movs	r1, #0
 800154a:	4618      	mov	r0, r3
 800154c:	f005 f89a 	bl	8006684 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001550:	463b      	mov	r3, r7
 8001552:	2200      	movs	r2, #0
 8001554:	601a      	str	r2, [r3, #0]
 8001556:	605a      	str	r2, [r3, #4]
 8001558:	609a      	str	r2, [r3, #8]
 800155a:	60da      	str	r2, [r3, #12]
 800155c:	611a      	str	r2, [r3, #16]
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800155e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001562:	f001 fdd9 	bl	8003118 <HAL_PWREx_ControlVoltageScaling>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001566:	2310      	movs	r3, #16
 8001568:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800156a:	2301      	movs	r3, #1
 800156c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800156e:	2300      	movs	r3, #0
 8001570:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6; // 4 MHz base + PLL abajo
 8001572:	2360      	movs	r3, #96	; 0x60
 8001574:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001576:	2302      	movs	r3, #2
 8001578:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800157a:	2301      	movs	r3, #1
 800157c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800157e:	2301      	movs	r3, #1
 8001580:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001582:	2328      	movs	r3, #40	; 0x28
 8001584:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001586:	2307      	movs	r3, #7
 8001588:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800158a:	2302      	movs	r3, #2
 800158c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800158e:	2302      	movs	r3, #2
 8001590:	657b      	str	r3, [r7, #84]	; 0x54
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8001592:	f107 0314 	add.w	r3, r7, #20
 8001596:	4618      	mov	r0, r3
 8001598:	f001 fe14 	bl	80031c4 <HAL_RCC_OscConfig>

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800159c:	230f      	movs	r3, #15
 800159e:	603b      	str	r3, [r7, #0]
                              | RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK; // 80 MHz
 80015a0:	2303      	movs	r3, #3
 80015a2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015a4:	2300      	movs	r3, #0
 80015a6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80015a8:	2300      	movs	r3, #0
 80015aa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015ac:	2300      	movs	r3, #0
 80015ae:	613b      	str	r3, [r7, #16]
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4);
 80015b0:	463b      	mov	r3, r7
 80015b2:	2104      	movs	r1, #4
 80015b4:	4618      	mov	r0, r3
 80015b6:	f002 f9e1 	bl	800397c <HAL_RCC_ClockConfig>
  HAL_RCCEx_EnableMSIPLLMode();
 80015ba:	f002 feed 	bl	8004398 <HAL_RCCEx_EnableMSIPLLMode>
}
 80015be:	bf00      	nop
 80015c0:	3758      	adds	r7, #88	; 0x58
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
	...

080015c8 <MX_I2C2_Init>:

static void MX_I2C2_Init(void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	af00      	add	r7, sp, #0
  hi2c2.Instance = I2C2;
 80015cc:	4b13      	ldr	r3, [pc, #76]	; (800161c <MX_I2C2_Init+0x54>)
 80015ce:	4a14      	ldr	r2, [pc, #80]	; (8001620 <MX_I2C2_Init+0x58>)
 80015d0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10909CEC; // ~100kHz tpico L4 (ajustado por CubeMX suele ser mejor)
 80015d2:	4b12      	ldr	r3, [pc, #72]	; (800161c <MX_I2C2_Init+0x54>)
 80015d4:	4a13      	ldr	r2, [pc, #76]	; (8001624 <MX_I2C2_Init+0x5c>)
 80015d6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80015d8:	4b10      	ldr	r3, [pc, #64]	; (800161c <MX_I2C2_Init+0x54>)
 80015da:	2200      	movs	r2, #0
 80015dc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015de:	4b0f      	ldr	r3, [pc, #60]	; (800161c <MX_I2C2_Init+0x54>)
 80015e0:	2201      	movs	r2, #1
 80015e2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80015e4:	4b0d      	ldr	r3, [pc, #52]	; (800161c <MX_I2C2_Init+0x54>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80015ea:	4b0c      	ldr	r3, [pc, #48]	; (800161c <MX_I2C2_Init+0x54>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80015f0:	4b0a      	ldr	r3, [pc, #40]	; (800161c <MX_I2C2_Init+0x54>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015f6:	4b09      	ldr	r3, [pc, #36]	; (800161c <MX_I2C2_Init+0x54>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015fc:	4b07      	ldr	r3, [pc, #28]	; (800161c <MX_I2C2_Init+0x54>)
 80015fe:	2200      	movs	r2, #0
 8001600:	621a      	str	r2, [r3, #32]
  HAL_I2C_Init(&hi2c2);
 8001602:	4806      	ldr	r0, [pc, #24]	; (800161c <MX_I2C2_Init+0x54>)
 8001604:	f000 fe6b 	bl	80022de <HAL_I2C_Init>

  /** Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE);
 8001608:	2100      	movs	r1, #0
 800160a:	4804      	ldr	r0, [pc, #16]	; (800161c <MX_I2C2_Init+0x54>)
 800160c:	f001 fcde 	bl	8002fcc <HAL_I2CEx_ConfigAnalogFilter>
  /** Configure Digital filter */
  HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0);
 8001610:	2100      	movs	r1, #0
 8001612:	4802      	ldr	r0, [pc, #8]	; (800161c <MX_I2C2_Init+0x54>)
 8001614:	f001 fd25 	bl	8003062 <HAL_I2CEx_ConfigDigitalFilter>
}
 8001618:	bf00      	nop
 800161a:	bd80      	pop	{r7, pc}
 800161c:	200001f0 	.word	0x200001f0
 8001620:	40005800 	.word	0x40005800
 8001624:	10909cec 	.word	0x10909cec

08001628 <MX_USART1_UART_Init>:

static void MX_USART1_UART_Init(void)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	af00      	add	r7, sp, #0
  huart1.Instance = USART1;
 800162c:	4b0e      	ldr	r3, [pc, #56]	; (8001668 <MX_USART1_UART_Init+0x40>)
 800162e:	4a0f      	ldr	r2, [pc, #60]	; (800166c <MX_USART1_UART_Init+0x44>)
 8001630:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001632:	4b0d      	ldr	r3, [pc, #52]	; (8001668 <MX_USART1_UART_Init+0x40>)
 8001634:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001638:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800163a:	4b0b      	ldr	r3, [pc, #44]	; (8001668 <MX_USART1_UART_Init+0x40>)
 800163c:	2200      	movs	r2, #0
 800163e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001640:	4b09      	ldr	r3, [pc, #36]	; (8001668 <MX_USART1_UART_Init+0x40>)
 8001642:	2200      	movs	r2, #0
 8001644:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001646:	4b08      	ldr	r3, [pc, #32]	; (8001668 <MX_USART1_UART_Init+0x40>)
 8001648:	2200      	movs	r2, #0
 800164a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800164c:	4b06      	ldr	r3, [pc, #24]	; (8001668 <MX_USART1_UART_Init+0x40>)
 800164e:	220c      	movs	r2, #12
 8001650:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001652:	4b05      	ldr	r3, [pc, #20]	; (8001668 <MX_USART1_UART_Init+0x40>)
 8001654:	2200      	movs	r2, #0
 8001656:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001658:	4b03      	ldr	r3, [pc, #12]	; (8001668 <MX_USART1_UART_Init+0x40>)
 800165a:	2200      	movs	r2, #0
 800165c:	61da      	str	r2, [r3, #28]
  HAL_UART_Init(&huart1);
 800165e:	4802      	ldr	r0, [pc, #8]	; (8001668 <MX_USART1_UART_Init+0x40>)
 8001660:	f003 f87c 	bl	800475c <HAL_UART_Init>
}
 8001664:	bf00      	nop
 8001666:	bd80      	pop	{r7, pc}
 8001668:	20000244 	.word	0x20000244
 800166c:	40013800 	.word	0x40013800

08001670 <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b086      	sub	sp, #24
 8001674:	af00      	add	r7, sp, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001676:	4b15      	ldr	r3, [pc, #84]	; (80016cc <MX_GPIO_Init+0x5c>)
 8001678:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800167a:	4a14      	ldr	r2, [pc, #80]	; (80016cc <MX_GPIO_Init+0x5c>)
 800167c:	f043 0302 	orr.w	r3, r3, #2
 8001680:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001682:	4b12      	ldr	r3, [pc, #72]	; (80016cc <MX_GPIO_Init+0x5c>)
 8001684:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001686:	f003 0302 	and.w	r3, r3, #2
 800168a:	603b      	str	r3, [r7, #0]
 800168c:	683b      	ldr	r3, [r7, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800168e:	1d3b      	adds	r3, r7, #4
 8001690:	2200      	movs	r2, #0
 8001692:	601a      	str	r2, [r3, #0]
 8001694:	605a      	str	r2, [r3, #4]
 8001696:	609a      	str	r2, [r3, #8]
 8001698:	60da      	str	r2, [r3, #12]
 800169a:	611a      	str	r2, [r3, #16]

  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 800169c:	2200      	movs	r2, #0
 800169e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80016a2:	480b      	ldr	r0, [pc, #44]	; (80016d0 <MX_GPIO_Init+0x60>)
 80016a4:	f000 fdc6 	bl	8002234 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = LED2_Pin;
 80016a8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80016ac:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ae:	2301      	movs	r3, #1
 80016b0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b2:	2300      	movs	r3, #0
 80016b4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b6:	2300      	movs	r3, #0
 80016b8:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 80016ba:	1d3b      	adds	r3, r7, #4
 80016bc:	4619      	mov	r1, r3
 80016be:	4804      	ldr	r0, [pc, #16]	; (80016d0 <MX_GPIO_Init+0x60>)
 80016c0:	f000 fc0e 	bl	8001ee0 <HAL_GPIO_Init>
}
 80016c4:	bf00      	nop
 80016c6:	3718      	adds	r7, #24
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	40021000 	.word	0x40021000
 80016d0:	48000400 	.word	0x48000400

080016d4 <Error_Handler>:

/* Error Handler mnimo */
void Error_Handler(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016d8:	b672      	cpsid	i
}
 80016da:	bf00      	nop
  __disable_irq();
  while (1) {
    HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 80016dc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80016e0:	4803      	ldr	r0, [pc, #12]	; (80016f0 <Error_Handler+0x1c>)
 80016e2:	f000 fdbf 	bl	8002264 <HAL_GPIO_TogglePin>
    HAL_Delay(100);
 80016e6:	2064      	movs	r0, #100	; 0x64
 80016e8:	f000 faf0 	bl	8001ccc <HAL_Delay>
    HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 80016ec:	e7f6      	b.n	80016dc <Error_Handler+0x8>
 80016ee:	bf00      	nop
 80016f0:	48000400 	.word	0x48000400

080016f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b082      	sub	sp, #8
 80016f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016fa:	4b11      	ldr	r3, [pc, #68]	; (8001740 <HAL_MspInit+0x4c>)
 80016fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016fe:	4a10      	ldr	r2, [pc, #64]	; (8001740 <HAL_MspInit+0x4c>)
 8001700:	f043 0301 	orr.w	r3, r3, #1
 8001704:	6613      	str	r3, [r2, #96]	; 0x60
 8001706:	4b0e      	ldr	r3, [pc, #56]	; (8001740 <HAL_MspInit+0x4c>)
 8001708:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800170a:	f003 0301 	and.w	r3, r3, #1
 800170e:	607b      	str	r3, [r7, #4]
 8001710:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001712:	4b0b      	ldr	r3, [pc, #44]	; (8001740 <HAL_MspInit+0x4c>)
 8001714:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001716:	4a0a      	ldr	r2, [pc, #40]	; (8001740 <HAL_MspInit+0x4c>)
 8001718:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800171c:	6593      	str	r3, [r2, #88]	; 0x58
 800171e:	4b08      	ldr	r3, [pc, #32]	; (8001740 <HAL_MspInit+0x4c>)
 8001720:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001722:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001726:	603b      	str	r3, [r7, #0]
 8001728:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800172a:	2200      	movs	r2, #0
 800172c:	210f      	movs	r1, #15
 800172e:	f06f 0001 	mvn.w	r0, #1
 8001732:	f000 fbac 	bl	8001e8e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001736:	bf00      	nop
 8001738:	3708      	adds	r7, #8
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	40021000 	.word	0x40021000

08001744 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b0ac      	sub	sp, #176	; 0xb0
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800174c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001750:	2200      	movs	r2, #0
 8001752:	601a      	str	r2, [r3, #0]
 8001754:	605a      	str	r2, [r3, #4]
 8001756:	609a      	str	r2, [r3, #8]
 8001758:	60da      	str	r2, [r3, #12]
 800175a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800175c:	f107 0314 	add.w	r3, r7, #20
 8001760:	2288      	movs	r2, #136	; 0x88
 8001762:	2100      	movs	r1, #0
 8001764:	4618      	mov	r0, r3
 8001766:	f004 ff8d 	bl	8006684 <memset>
  if(hi2c->Instance==I2C2)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	4a21      	ldr	r2, [pc, #132]	; (80017f4 <HAL_I2C_MspInit+0xb0>)
 8001770:	4293      	cmp	r3, r2
 8001772:	d13b      	bne.n	80017ec <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001774:	2380      	movs	r3, #128	; 0x80
 8001776:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001778:	2300      	movs	r3, #0
 800177a:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800177c:	f107 0314 	add.w	r3, r7, #20
 8001780:	4618      	mov	r0, r3
 8001782:	f002 fb1f 	bl	8003dc4 <HAL_RCCEx_PeriphCLKConfig>
 8001786:	4603      	mov	r3, r0
 8001788:	2b00      	cmp	r3, #0
 800178a:	d001      	beq.n	8001790 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800178c:	f7ff ffa2 	bl	80016d4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001790:	4b19      	ldr	r3, [pc, #100]	; (80017f8 <HAL_I2C_MspInit+0xb4>)
 8001792:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001794:	4a18      	ldr	r2, [pc, #96]	; (80017f8 <HAL_I2C_MspInit+0xb4>)
 8001796:	f043 0302 	orr.w	r3, r3, #2
 800179a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800179c:	4b16      	ldr	r3, [pc, #88]	; (80017f8 <HAL_I2C_MspInit+0xb4>)
 800179e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017a0:	f003 0302 	and.w	r3, r3, #2
 80017a4:	613b      	str	r3, [r7, #16]
 80017a6:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 80017a8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80017ac:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017b0:	2312      	movs	r3, #18
 80017b2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017b6:	2301      	movs	r3, #1
 80017b8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017bc:	2303      	movs	r3, #3
 80017be:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80017c2:	2304      	movs	r3, #4
 80017c4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017c8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80017cc:	4619      	mov	r1, r3
 80017ce:	480b      	ldr	r0, [pc, #44]	; (80017fc <HAL_I2C_MspInit+0xb8>)
 80017d0:	f000 fb86 	bl	8001ee0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80017d4:	4b08      	ldr	r3, [pc, #32]	; (80017f8 <HAL_I2C_MspInit+0xb4>)
 80017d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017d8:	4a07      	ldr	r2, [pc, #28]	; (80017f8 <HAL_I2C_MspInit+0xb4>)
 80017da:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80017de:	6593      	str	r3, [r2, #88]	; 0x58
 80017e0:	4b05      	ldr	r3, [pc, #20]	; (80017f8 <HAL_I2C_MspInit+0xb4>)
 80017e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017e4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80017e8:	60fb      	str	r3, [r7, #12]
 80017ea:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80017ec:	bf00      	nop
 80017ee:	37b0      	adds	r7, #176	; 0xb0
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	40005800 	.word	0x40005800
 80017f8:	40021000 	.word	0x40021000
 80017fc:	48000400 	.word	0x48000400

08001800 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b0ae      	sub	sp, #184	; 0xb8
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001808:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800180c:	2200      	movs	r2, #0
 800180e:	601a      	str	r2, [r3, #0]
 8001810:	605a      	str	r2, [r3, #4]
 8001812:	609a      	str	r2, [r3, #8]
 8001814:	60da      	str	r2, [r3, #12]
 8001816:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001818:	f107 031c 	add.w	r3, r7, #28
 800181c:	2288      	movs	r2, #136	; 0x88
 800181e:	2100      	movs	r1, #0
 8001820:	4618      	mov	r0, r3
 8001822:	f004 ff2f 	bl	8006684 <memset>
  if(huart->Instance==USART1)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	4a42      	ldr	r2, [pc, #264]	; (8001934 <HAL_UART_MspInit+0x134>)
 800182c:	4293      	cmp	r3, r2
 800182e:	d13b      	bne.n	80018a8 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001830:	2301      	movs	r3, #1
 8001832:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001834:	2300      	movs	r3, #0
 8001836:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001838:	f107 031c 	add.w	r3, r7, #28
 800183c:	4618      	mov	r0, r3
 800183e:	f002 fac1 	bl	8003dc4 <HAL_RCCEx_PeriphCLKConfig>
 8001842:	4603      	mov	r3, r0
 8001844:	2b00      	cmp	r3, #0
 8001846:	d001      	beq.n	800184c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001848:	f7ff ff44 	bl	80016d4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800184c:	4b3a      	ldr	r3, [pc, #232]	; (8001938 <HAL_UART_MspInit+0x138>)
 800184e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001850:	4a39      	ldr	r2, [pc, #228]	; (8001938 <HAL_UART_MspInit+0x138>)
 8001852:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001856:	6613      	str	r3, [r2, #96]	; 0x60
 8001858:	4b37      	ldr	r3, [pc, #220]	; (8001938 <HAL_UART_MspInit+0x138>)
 800185a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800185c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001860:	61bb      	str	r3, [r7, #24]
 8001862:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001864:	4b34      	ldr	r3, [pc, #208]	; (8001938 <HAL_UART_MspInit+0x138>)
 8001866:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001868:	4a33      	ldr	r2, [pc, #204]	; (8001938 <HAL_UART_MspInit+0x138>)
 800186a:	f043 0302 	orr.w	r3, r3, #2
 800186e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001870:	4b31      	ldr	r3, [pc, #196]	; (8001938 <HAL_UART_MspInit+0x138>)
 8001872:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001874:	f003 0302 	and.w	r3, r3, #2
 8001878:	617b      	str	r3, [r7, #20]
 800187a:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 800187c:	23c0      	movs	r3, #192	; 0xc0
 800187e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001882:	2302      	movs	r3, #2
 8001884:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001888:	2300      	movs	r3, #0
 800188a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800188e:	2303      	movs	r3, #3
 8001890:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001894:	2307      	movs	r3, #7
 8001896:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800189a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800189e:	4619      	mov	r1, r3
 80018a0:	4826      	ldr	r0, [pc, #152]	; (800193c <HAL_UART_MspInit+0x13c>)
 80018a2:	f000 fb1d 	bl	8001ee0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80018a6:	e040      	b.n	800192a <HAL_UART_MspInit+0x12a>
  else if(huart->Instance==USART3)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4a24      	ldr	r2, [pc, #144]	; (8001940 <HAL_UART_MspInit+0x140>)
 80018ae:	4293      	cmp	r3, r2
 80018b0:	d13b      	bne.n	800192a <HAL_UART_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80018b2:	2304      	movs	r3, #4
 80018b4:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80018b6:	2300      	movs	r3, #0
 80018b8:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018ba:	f107 031c 	add.w	r3, r7, #28
 80018be:	4618      	mov	r0, r3
 80018c0:	f002 fa80 	bl	8003dc4 <HAL_RCCEx_PeriphCLKConfig>
 80018c4:	4603      	mov	r3, r0
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d001      	beq.n	80018ce <HAL_UART_MspInit+0xce>
      Error_Handler();
 80018ca:	f7ff ff03 	bl	80016d4 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80018ce:	4b1a      	ldr	r3, [pc, #104]	; (8001938 <HAL_UART_MspInit+0x138>)
 80018d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018d2:	4a19      	ldr	r2, [pc, #100]	; (8001938 <HAL_UART_MspInit+0x138>)
 80018d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018d8:	6593      	str	r3, [r2, #88]	; 0x58
 80018da:	4b17      	ldr	r3, [pc, #92]	; (8001938 <HAL_UART_MspInit+0x138>)
 80018dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018de:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80018e2:	613b      	str	r3, [r7, #16]
 80018e4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80018e6:	4b14      	ldr	r3, [pc, #80]	; (8001938 <HAL_UART_MspInit+0x138>)
 80018e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018ea:	4a13      	ldr	r2, [pc, #76]	; (8001938 <HAL_UART_MspInit+0x138>)
 80018ec:	f043 0308 	orr.w	r3, r3, #8
 80018f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018f2:	4b11      	ldr	r3, [pc, #68]	; (8001938 <HAL_UART_MspInit+0x138>)
 80018f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018f6:	f003 0308 	and.w	r3, r3, #8
 80018fa:	60fb      	str	r3, [r7, #12]
 80018fc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 80018fe:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001902:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001906:	2302      	movs	r3, #2
 8001908:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190c:	2300      	movs	r3, #0
 800190e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001912:	2303      	movs	r3, #3
 8001914:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001918:	2307      	movs	r3, #7
 800191a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800191e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001922:	4619      	mov	r1, r3
 8001924:	4807      	ldr	r0, [pc, #28]	; (8001944 <HAL_UART_MspInit+0x144>)
 8001926:	f000 fadb 	bl	8001ee0 <HAL_GPIO_Init>
}
 800192a:	bf00      	nop
 800192c:	37b8      	adds	r7, #184	; 0xb8
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	40013800 	.word	0x40013800
 8001938:	40021000 	.word	0x40021000
 800193c:	48000400 	.word	0x48000400
 8001940:	40004800 	.word	0x40004800
 8001944:	48000c00 	.word	0x48000c00

08001948 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001948:	b480      	push	{r7}
 800194a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800194c:	e7fe      	b.n	800194c <NMI_Handler+0x4>

0800194e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800194e:	b480      	push	{r7}
 8001950:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001952:	e7fe      	b.n	8001952 <HardFault_Handler+0x4>

08001954 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001954:	b480      	push	{r7}
 8001956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001958:	e7fe      	b.n	8001958 <MemManage_Handler+0x4>

0800195a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800195a:	b480      	push	{r7}
 800195c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800195e:	e7fe      	b.n	800195e <BusFault_Handler+0x4>

08001960 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001960:	b480      	push	{r7}
 8001962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001964:	e7fe      	b.n	8001964 <UsageFault_Handler+0x4>

08001966 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001966:	b480      	push	{r7}
 8001968:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800196a:	bf00      	nop
 800196c:	46bd      	mov	sp, r7
 800196e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001972:	4770      	bx	lr

08001974 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001978:	f000 f988 	bl	8001c8c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800197c:	f003 fe20 	bl	80055c0 <xTaskGetSchedulerState>
 8001980:	4603      	mov	r3, r0
 8001982:	2b01      	cmp	r3, #1
 8001984:	d001      	beq.n	800198a <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001986:	f003 fe87 	bl	8005698 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800198a:	bf00      	nop
 800198c:	bd80      	pop	{r7, pc}

0800198e <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800198e:	b580      	push	{r7, lr}
 8001990:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 8001992:	2020      	movs	r0, #32
 8001994:	f000 fc80 	bl	8002298 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 8001998:	2040      	movs	r0, #64	; 0x40
 800199a:	f000 fc7d 	bl	8002298 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 800199e:	2080      	movs	r0, #128	; 0x80
 80019a0:	f000 fc7a 	bl	8002298 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 80019a4:	f44f 7080 	mov.w	r0, #256	; 0x100
 80019a8:	f000 fc76 	bl	8002298 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80019ac:	bf00      	nop
 80019ae:	bd80      	pop	{r7, pc}

080019b0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI0_Pin);
 80019b4:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80019b8:	f000 fc6e 	bl	8002298 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 80019bc:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80019c0:	f000 fc6a 	bl	8002298 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_EXTI13_Pin);
 80019c4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80019c8:	f000 fc66 	bl	8002298 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 80019cc:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80019d0:	f000 fc62 	bl	8002298 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 80019d4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80019d8:	f000 fc5e 	bl	8002298 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80019dc:	bf00      	nop
 80019de:	bd80      	pop	{r7, pc}

080019e0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0
  return 1;
 80019e4:	2301      	movs	r3, #1
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	46bd      	mov	sp, r7
 80019ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ee:	4770      	bx	lr

080019f0 <_kill>:

int _kill(int pid, int sig)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b082      	sub	sp, #8
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
 80019f8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80019fa:	f004 fe95 	bl	8006728 <__errno>
 80019fe:	4603      	mov	r3, r0
 8001a00:	2216      	movs	r2, #22
 8001a02:	601a      	str	r2, [r3, #0]
  return -1;
 8001a04:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a08:	4618      	mov	r0, r3
 8001a0a:	3708      	adds	r7, #8
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}

08001a10 <_exit>:

void _exit (int status)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b082      	sub	sp, #8
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a18:	f04f 31ff 	mov.w	r1, #4294967295
 8001a1c:	6878      	ldr	r0, [r7, #4]
 8001a1e:	f7ff ffe7 	bl	80019f0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a22:	e7fe      	b.n	8001a22 <_exit+0x12>

08001a24 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b086      	sub	sp, #24
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	60f8      	str	r0, [r7, #12]
 8001a2c:	60b9      	str	r1, [r7, #8]
 8001a2e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a30:	2300      	movs	r3, #0
 8001a32:	617b      	str	r3, [r7, #20]
 8001a34:	e00a      	b.n	8001a4c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a36:	f3af 8000 	nop.w
 8001a3a:	4601      	mov	r1, r0
 8001a3c:	68bb      	ldr	r3, [r7, #8]
 8001a3e:	1c5a      	adds	r2, r3, #1
 8001a40:	60ba      	str	r2, [r7, #8]
 8001a42:	b2ca      	uxtb	r2, r1
 8001a44:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a46:	697b      	ldr	r3, [r7, #20]
 8001a48:	3301      	adds	r3, #1
 8001a4a:	617b      	str	r3, [r7, #20]
 8001a4c:	697a      	ldr	r2, [r7, #20]
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	429a      	cmp	r2, r3
 8001a52:	dbf0      	blt.n	8001a36 <_read+0x12>
  }

  return len;
 8001a54:	687b      	ldr	r3, [r7, #4]
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	3718      	adds	r7, #24
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}

08001a5e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a5e:	b580      	push	{r7, lr}
 8001a60:	b086      	sub	sp, #24
 8001a62:	af00      	add	r7, sp, #0
 8001a64:	60f8      	str	r0, [r7, #12]
 8001a66:	60b9      	str	r1, [r7, #8]
 8001a68:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	617b      	str	r3, [r7, #20]
 8001a6e:	e009      	b.n	8001a84 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001a70:	68bb      	ldr	r3, [r7, #8]
 8001a72:	1c5a      	adds	r2, r3, #1
 8001a74:	60ba      	str	r2, [r7, #8]
 8001a76:	781b      	ldrb	r3, [r3, #0]
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	3301      	adds	r3, #1
 8001a82:	617b      	str	r3, [r7, #20]
 8001a84:	697a      	ldr	r2, [r7, #20]
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	429a      	cmp	r2, r3
 8001a8a:	dbf1      	blt.n	8001a70 <_write+0x12>
  }
  return len;
 8001a8c:	687b      	ldr	r3, [r7, #4]
}
 8001a8e:	4618      	mov	r0, r3
 8001a90:	3718      	adds	r7, #24
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}

08001a96 <_close>:

int _close(int file)
{
 8001a96:	b480      	push	{r7}
 8001a98:	b083      	sub	sp, #12
 8001a9a:	af00      	add	r7, sp, #0
 8001a9c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a9e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	370c      	adds	r7, #12
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aac:	4770      	bx	lr

08001aae <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001aae:	b480      	push	{r7}
 8001ab0:	b083      	sub	sp, #12
 8001ab2:	af00      	add	r7, sp, #0
 8001ab4:	6078      	str	r0, [r7, #4]
 8001ab6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001abe:	605a      	str	r2, [r3, #4]
  return 0;
 8001ac0:	2300      	movs	r3, #0
}
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	370c      	adds	r7, #12
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001acc:	4770      	bx	lr

08001ace <_isatty>:

int _isatty(int file)
{
 8001ace:	b480      	push	{r7}
 8001ad0:	b083      	sub	sp, #12
 8001ad2:	af00      	add	r7, sp, #0
 8001ad4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001ad6:	2301      	movs	r3, #1
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	370c      	adds	r7, #12
 8001adc:	46bd      	mov	sp, r7
 8001ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae2:	4770      	bx	lr

08001ae4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b085      	sub	sp, #20
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	60f8      	str	r0, [r7, #12]
 8001aec:	60b9      	str	r1, [r7, #8]
 8001aee:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001af0:	2300      	movs	r3, #0
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	3714      	adds	r7, #20
 8001af6:	46bd      	mov	sp, r7
 8001af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afc:	4770      	bx	lr
	...

08001b00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b086      	sub	sp, #24
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b08:	4a14      	ldr	r2, [pc, #80]	; (8001b5c <_sbrk+0x5c>)
 8001b0a:	4b15      	ldr	r3, [pc, #84]	; (8001b60 <_sbrk+0x60>)
 8001b0c:	1ad3      	subs	r3, r2, r3
 8001b0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b14:	4b13      	ldr	r3, [pc, #76]	; (8001b64 <_sbrk+0x64>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d102      	bne.n	8001b22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b1c:	4b11      	ldr	r3, [pc, #68]	; (8001b64 <_sbrk+0x64>)
 8001b1e:	4a12      	ldr	r2, [pc, #72]	; (8001b68 <_sbrk+0x68>)
 8001b20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b22:	4b10      	ldr	r3, [pc, #64]	; (8001b64 <_sbrk+0x64>)
 8001b24:	681a      	ldr	r2, [r3, #0]
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	4413      	add	r3, r2
 8001b2a:	693a      	ldr	r2, [r7, #16]
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	d207      	bcs.n	8001b40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b30:	f004 fdfa 	bl	8006728 <__errno>
 8001b34:	4603      	mov	r3, r0
 8001b36:	220c      	movs	r2, #12
 8001b38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b3a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b3e:	e009      	b.n	8001b54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b40:	4b08      	ldr	r3, [pc, #32]	; (8001b64 <_sbrk+0x64>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b46:	4b07      	ldr	r3, [pc, #28]	; (8001b64 <_sbrk+0x64>)
 8001b48:	681a      	ldr	r2, [r3, #0]
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	4413      	add	r3, r2
 8001b4e:	4a05      	ldr	r2, [pc, #20]	; (8001b64 <_sbrk+0x64>)
 8001b50:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b52:	68fb      	ldr	r3, [r7, #12]
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	3718      	adds	r7, #24
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	20018000 	.word	0x20018000
 8001b60:	00000400 	.word	0x00000400
 8001b64:	200002cc 	.word	0x200002cc
 8001b68:	200008b0 	.word	0x200008b0

08001b6c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001b70:	4b06      	ldr	r3, [pc, #24]	; (8001b8c <SystemInit+0x20>)
 8001b72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b76:	4a05      	ldr	r2, [pc, #20]	; (8001b8c <SystemInit+0x20>)
 8001b78:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b7c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001b80:	bf00      	nop
 8001b82:	46bd      	mov	sp, r7
 8001b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b88:	4770      	bx	lr
 8001b8a:	bf00      	nop
 8001b8c:	e000ed00 	.word	0xe000ed00

08001b90 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001b90:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001bc8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001b94:	f7ff ffea 	bl	8001b6c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b98:	480c      	ldr	r0, [pc, #48]	; (8001bcc <LoopForever+0x6>)
  ldr r1, =_edata
 8001b9a:	490d      	ldr	r1, [pc, #52]	; (8001bd0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001b9c:	4a0d      	ldr	r2, [pc, #52]	; (8001bd4 <LoopForever+0xe>)
  movs r3, #0
 8001b9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ba0:	e002      	b.n	8001ba8 <LoopCopyDataInit>

08001ba2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ba2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ba4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ba6:	3304      	adds	r3, #4

08001ba8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ba8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001baa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bac:	d3f9      	bcc.n	8001ba2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bae:	4a0a      	ldr	r2, [pc, #40]	; (8001bd8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001bb0:	4c0a      	ldr	r4, [pc, #40]	; (8001bdc <LoopForever+0x16>)
  movs r3, #0
 8001bb2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bb4:	e001      	b.n	8001bba <LoopFillZerobss>

08001bb6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bb6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bb8:	3204      	adds	r2, #4

08001bba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bbc:	d3fb      	bcc.n	8001bb6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001bbe:	f004 fdb9 	bl	8006734 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001bc2:	f7ff fc39 	bl	8001438 <main>

08001bc6 <LoopForever>:

LoopForever:
    b LoopForever
 8001bc6:	e7fe      	b.n	8001bc6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001bc8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001bcc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bd0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001bd4:	0800a540 	.word	0x0800a540
  ldr r2, =_sbss
 8001bd8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001bdc:	200008ac 	.word	0x200008ac

08001be0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001be0:	e7fe      	b.n	8001be0 <ADC1_2_IRQHandler>

08001be2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001be2:	b580      	push	{r7, lr}
 8001be4:	b082      	sub	sp, #8
 8001be6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001be8:	2300      	movs	r3, #0
 8001bea:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bec:	2003      	movs	r0, #3
 8001bee:	f000 f943 	bl	8001e78 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001bf2:	200f      	movs	r0, #15
 8001bf4:	f000 f80e 	bl	8001c14 <HAL_InitTick>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d002      	beq.n	8001c04 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001bfe:	2301      	movs	r3, #1
 8001c00:	71fb      	strb	r3, [r7, #7]
 8001c02:	e001      	b.n	8001c08 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001c04:	f7ff fd76 	bl	80016f4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001c08:	79fb      	ldrb	r3, [r7, #7]
}
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	3708      	adds	r7, #8
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}
	...

08001c14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b084      	sub	sp, #16
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001c20:	4b17      	ldr	r3, [pc, #92]	; (8001c80 <HAL_InitTick+0x6c>)
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d023      	beq.n	8001c70 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001c28:	4b16      	ldr	r3, [pc, #88]	; (8001c84 <HAL_InitTick+0x70>)
 8001c2a:	681a      	ldr	r2, [r3, #0]
 8001c2c:	4b14      	ldr	r3, [pc, #80]	; (8001c80 <HAL_InitTick+0x6c>)
 8001c2e:	781b      	ldrb	r3, [r3, #0]
 8001c30:	4619      	mov	r1, r3
 8001c32:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c36:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f000 f941 	bl	8001ec6 <HAL_SYSTICK_Config>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d10f      	bne.n	8001c6a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	2b0f      	cmp	r3, #15
 8001c4e:	d809      	bhi.n	8001c64 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c50:	2200      	movs	r2, #0
 8001c52:	6879      	ldr	r1, [r7, #4]
 8001c54:	f04f 30ff 	mov.w	r0, #4294967295
 8001c58:	f000 f919 	bl	8001e8e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c5c:	4a0a      	ldr	r2, [pc, #40]	; (8001c88 <HAL_InitTick+0x74>)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6013      	str	r3, [r2, #0]
 8001c62:	e007      	b.n	8001c74 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001c64:	2301      	movs	r3, #1
 8001c66:	73fb      	strb	r3, [r7, #15]
 8001c68:	e004      	b.n	8001c74 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	73fb      	strb	r3, [r7, #15]
 8001c6e:	e001      	b.n	8001c74 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001c70:	2301      	movs	r3, #1
 8001c72:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001c74:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	3710      	adds	r7, #16
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	20000008 	.word	0x20000008
 8001c84:	20000000 	.word	0x20000000
 8001c88:	20000004 	.word	0x20000004

08001c8c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001c90:	4b06      	ldr	r3, [pc, #24]	; (8001cac <HAL_IncTick+0x20>)
 8001c92:	781b      	ldrb	r3, [r3, #0]
 8001c94:	461a      	mov	r2, r3
 8001c96:	4b06      	ldr	r3, [pc, #24]	; (8001cb0 <HAL_IncTick+0x24>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4413      	add	r3, r2
 8001c9c:	4a04      	ldr	r2, [pc, #16]	; (8001cb0 <HAL_IncTick+0x24>)
 8001c9e:	6013      	str	r3, [r2, #0]
}
 8001ca0:	bf00      	nop
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	20000008 	.word	0x20000008
 8001cb0:	200002d0 	.word	0x200002d0

08001cb4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	af00      	add	r7, sp, #0
  return uwTick;
 8001cb8:	4b03      	ldr	r3, [pc, #12]	; (8001cc8 <HAL_GetTick+0x14>)
 8001cba:	681b      	ldr	r3, [r3, #0]
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc4:	4770      	bx	lr
 8001cc6:	bf00      	nop
 8001cc8:	200002d0 	.word	0x200002d0

08001ccc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b084      	sub	sp, #16
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001cd4:	f7ff ffee 	bl	8001cb4 <HAL_GetTick>
 8001cd8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ce4:	d005      	beq.n	8001cf2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001ce6:	4b0a      	ldr	r3, [pc, #40]	; (8001d10 <HAL_Delay+0x44>)
 8001ce8:	781b      	ldrb	r3, [r3, #0]
 8001cea:	461a      	mov	r2, r3
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	4413      	add	r3, r2
 8001cf0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001cf2:	bf00      	nop
 8001cf4:	f7ff ffde 	bl	8001cb4 <HAL_GetTick>
 8001cf8:	4602      	mov	r2, r0
 8001cfa:	68bb      	ldr	r3, [r7, #8]
 8001cfc:	1ad3      	subs	r3, r2, r3
 8001cfe:	68fa      	ldr	r2, [r7, #12]
 8001d00:	429a      	cmp	r2, r3
 8001d02:	d8f7      	bhi.n	8001cf4 <HAL_Delay+0x28>
  {
  }
}
 8001d04:	bf00      	nop
 8001d06:	bf00      	nop
 8001d08:	3710      	adds	r7, #16
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	20000008 	.word	0x20000008

08001d14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b085      	sub	sp, #20
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	f003 0307 	and.w	r3, r3, #7
 8001d22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d24:	4b0c      	ldr	r3, [pc, #48]	; (8001d58 <__NVIC_SetPriorityGrouping+0x44>)
 8001d26:	68db      	ldr	r3, [r3, #12]
 8001d28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d2a:	68ba      	ldr	r2, [r7, #8]
 8001d2c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d30:	4013      	ands	r3, r2
 8001d32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d38:	68bb      	ldr	r3, [r7, #8]
 8001d3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d3c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d46:	4a04      	ldr	r2, [pc, #16]	; (8001d58 <__NVIC_SetPriorityGrouping+0x44>)
 8001d48:	68bb      	ldr	r3, [r7, #8]
 8001d4a:	60d3      	str	r3, [r2, #12]
}
 8001d4c:	bf00      	nop
 8001d4e:	3714      	adds	r7, #20
 8001d50:	46bd      	mov	sp, r7
 8001d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d56:	4770      	bx	lr
 8001d58:	e000ed00 	.word	0xe000ed00

08001d5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d60:	4b04      	ldr	r3, [pc, #16]	; (8001d74 <__NVIC_GetPriorityGrouping+0x18>)
 8001d62:	68db      	ldr	r3, [r3, #12]
 8001d64:	0a1b      	lsrs	r3, r3, #8
 8001d66:	f003 0307 	and.w	r3, r3, #7
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d72:	4770      	bx	lr
 8001d74:	e000ed00 	.word	0xe000ed00

08001d78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	b083      	sub	sp, #12
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	4603      	mov	r3, r0
 8001d80:	6039      	str	r1, [r7, #0]
 8001d82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	db0a      	blt.n	8001da2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	b2da      	uxtb	r2, r3
 8001d90:	490c      	ldr	r1, [pc, #48]	; (8001dc4 <__NVIC_SetPriority+0x4c>)
 8001d92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d96:	0112      	lsls	r2, r2, #4
 8001d98:	b2d2      	uxtb	r2, r2
 8001d9a:	440b      	add	r3, r1
 8001d9c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001da0:	e00a      	b.n	8001db8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	b2da      	uxtb	r2, r3
 8001da6:	4908      	ldr	r1, [pc, #32]	; (8001dc8 <__NVIC_SetPriority+0x50>)
 8001da8:	79fb      	ldrb	r3, [r7, #7]
 8001daa:	f003 030f 	and.w	r3, r3, #15
 8001dae:	3b04      	subs	r3, #4
 8001db0:	0112      	lsls	r2, r2, #4
 8001db2:	b2d2      	uxtb	r2, r2
 8001db4:	440b      	add	r3, r1
 8001db6:	761a      	strb	r2, [r3, #24]
}
 8001db8:	bf00      	nop
 8001dba:	370c      	adds	r7, #12
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc2:	4770      	bx	lr
 8001dc4:	e000e100 	.word	0xe000e100
 8001dc8:	e000ed00 	.word	0xe000ed00

08001dcc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b089      	sub	sp, #36	; 0x24
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	60f8      	str	r0, [r7, #12]
 8001dd4:	60b9      	str	r1, [r7, #8]
 8001dd6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	f003 0307 	and.w	r3, r3, #7
 8001dde:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001de0:	69fb      	ldr	r3, [r7, #28]
 8001de2:	f1c3 0307 	rsb	r3, r3, #7
 8001de6:	2b04      	cmp	r3, #4
 8001de8:	bf28      	it	cs
 8001dea:	2304      	movcs	r3, #4
 8001dec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dee:	69fb      	ldr	r3, [r7, #28]
 8001df0:	3304      	adds	r3, #4
 8001df2:	2b06      	cmp	r3, #6
 8001df4:	d902      	bls.n	8001dfc <NVIC_EncodePriority+0x30>
 8001df6:	69fb      	ldr	r3, [r7, #28]
 8001df8:	3b03      	subs	r3, #3
 8001dfa:	e000      	b.n	8001dfe <NVIC_EncodePriority+0x32>
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e00:	f04f 32ff 	mov.w	r2, #4294967295
 8001e04:	69bb      	ldr	r3, [r7, #24]
 8001e06:	fa02 f303 	lsl.w	r3, r2, r3
 8001e0a:	43da      	mvns	r2, r3
 8001e0c:	68bb      	ldr	r3, [r7, #8]
 8001e0e:	401a      	ands	r2, r3
 8001e10:	697b      	ldr	r3, [r7, #20]
 8001e12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e14:	f04f 31ff 	mov.w	r1, #4294967295
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e1e:	43d9      	mvns	r1, r3
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e24:	4313      	orrs	r3, r2
         );
}
 8001e26:	4618      	mov	r0, r3
 8001e28:	3724      	adds	r7, #36	; 0x24
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr
	...

08001e34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b082      	sub	sp, #8
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	3b01      	subs	r3, #1
 8001e40:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e44:	d301      	bcc.n	8001e4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e46:	2301      	movs	r3, #1
 8001e48:	e00f      	b.n	8001e6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e4a:	4a0a      	ldr	r2, [pc, #40]	; (8001e74 <SysTick_Config+0x40>)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	3b01      	subs	r3, #1
 8001e50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e52:	210f      	movs	r1, #15
 8001e54:	f04f 30ff 	mov.w	r0, #4294967295
 8001e58:	f7ff ff8e 	bl	8001d78 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e5c:	4b05      	ldr	r3, [pc, #20]	; (8001e74 <SysTick_Config+0x40>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e62:	4b04      	ldr	r3, [pc, #16]	; (8001e74 <SysTick_Config+0x40>)
 8001e64:	2207      	movs	r2, #7
 8001e66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e68:	2300      	movs	r3, #0
}
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	3708      	adds	r7, #8
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd80      	pop	{r7, pc}
 8001e72:	bf00      	nop
 8001e74:	e000e010 	.word	0xe000e010

08001e78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b082      	sub	sp, #8
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e80:	6878      	ldr	r0, [r7, #4]
 8001e82:	f7ff ff47 	bl	8001d14 <__NVIC_SetPriorityGrouping>
}
 8001e86:	bf00      	nop
 8001e88:	3708      	adds	r7, #8
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}

08001e8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e8e:	b580      	push	{r7, lr}
 8001e90:	b086      	sub	sp, #24
 8001e92:	af00      	add	r7, sp, #0
 8001e94:	4603      	mov	r3, r0
 8001e96:	60b9      	str	r1, [r7, #8]
 8001e98:	607a      	str	r2, [r7, #4]
 8001e9a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001ea0:	f7ff ff5c 	bl	8001d5c <__NVIC_GetPriorityGrouping>
 8001ea4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ea6:	687a      	ldr	r2, [r7, #4]
 8001ea8:	68b9      	ldr	r1, [r7, #8]
 8001eaa:	6978      	ldr	r0, [r7, #20]
 8001eac:	f7ff ff8e 	bl	8001dcc <NVIC_EncodePriority>
 8001eb0:	4602      	mov	r2, r0
 8001eb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001eb6:	4611      	mov	r1, r2
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f7ff ff5d 	bl	8001d78 <__NVIC_SetPriority>
}
 8001ebe:	bf00      	nop
 8001ec0:	3718      	adds	r7, #24
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}

08001ec6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ec6:	b580      	push	{r7, lr}
 8001ec8:	b082      	sub	sp, #8
 8001eca:	af00      	add	r7, sp, #0
 8001ecc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ece:	6878      	ldr	r0, [r7, #4]
 8001ed0:	f7ff ffb0 	bl	8001e34 <SysTick_Config>
 8001ed4:	4603      	mov	r3, r0
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	3708      	adds	r7, #8
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}
	...

08001ee0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b087      	sub	sp, #28
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
 8001ee8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001eea:	2300      	movs	r3, #0
 8001eec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001eee:	e17f      	b.n	80021f0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	681a      	ldr	r2, [r3, #0]
 8001ef4:	2101      	movs	r1, #1
 8001ef6:	697b      	ldr	r3, [r7, #20]
 8001ef8:	fa01 f303 	lsl.w	r3, r1, r3
 8001efc:	4013      	ands	r3, r2
 8001efe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	f000 8171 	beq.w	80021ea <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	f003 0303 	and.w	r3, r3, #3
 8001f10:	2b01      	cmp	r3, #1
 8001f12:	d005      	beq.n	8001f20 <HAL_GPIO_Init+0x40>
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	f003 0303 	and.w	r3, r3, #3
 8001f1c:	2b02      	cmp	r3, #2
 8001f1e:	d130      	bne.n	8001f82 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	689b      	ldr	r3, [r3, #8]
 8001f24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001f26:	697b      	ldr	r3, [r7, #20]
 8001f28:	005b      	lsls	r3, r3, #1
 8001f2a:	2203      	movs	r2, #3
 8001f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f30:	43db      	mvns	r3, r3
 8001f32:	693a      	ldr	r2, [r7, #16]
 8001f34:	4013      	ands	r3, r2
 8001f36:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	68da      	ldr	r2, [r3, #12]
 8001f3c:	697b      	ldr	r3, [r7, #20]
 8001f3e:	005b      	lsls	r3, r3, #1
 8001f40:	fa02 f303 	lsl.w	r3, r2, r3
 8001f44:	693a      	ldr	r2, [r7, #16]
 8001f46:	4313      	orrs	r3, r2
 8001f48:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	693a      	ldr	r2, [r7, #16]
 8001f4e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001f56:	2201      	movs	r2, #1
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f5e:	43db      	mvns	r3, r3
 8001f60:	693a      	ldr	r2, [r7, #16]
 8001f62:	4013      	ands	r3, r2
 8001f64:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	091b      	lsrs	r3, r3, #4
 8001f6c:	f003 0201 	and.w	r2, r3, #1
 8001f70:	697b      	ldr	r3, [r7, #20]
 8001f72:	fa02 f303 	lsl.w	r3, r2, r3
 8001f76:	693a      	ldr	r2, [r7, #16]
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	693a      	ldr	r2, [r7, #16]
 8001f80:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	f003 0303 	and.w	r3, r3, #3
 8001f8a:	2b03      	cmp	r3, #3
 8001f8c:	d118      	bne.n	8001fc0 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f92:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001f94:	2201      	movs	r2, #1
 8001f96:	697b      	ldr	r3, [r7, #20]
 8001f98:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9c:	43db      	mvns	r3, r3
 8001f9e:	693a      	ldr	r2, [r7, #16]
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	08db      	lsrs	r3, r3, #3
 8001faa:	f003 0201 	and.w	r2, r3, #1
 8001fae:	697b      	ldr	r3, [r7, #20]
 8001fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb4:	693a      	ldr	r2, [r7, #16]
 8001fb6:	4313      	orrs	r3, r2
 8001fb8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	693a      	ldr	r2, [r7, #16]
 8001fbe:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	f003 0303 	and.w	r3, r3, #3
 8001fc8:	2b03      	cmp	r3, #3
 8001fca:	d017      	beq.n	8001ffc <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	68db      	ldr	r3, [r3, #12]
 8001fd0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001fd2:	697b      	ldr	r3, [r7, #20]
 8001fd4:	005b      	lsls	r3, r3, #1
 8001fd6:	2203      	movs	r2, #3
 8001fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fdc:	43db      	mvns	r3, r3
 8001fde:	693a      	ldr	r2, [r7, #16]
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	689a      	ldr	r2, [r3, #8]
 8001fe8:	697b      	ldr	r3, [r7, #20]
 8001fea:	005b      	lsls	r3, r3, #1
 8001fec:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff0:	693a      	ldr	r2, [r7, #16]
 8001ff2:	4313      	orrs	r3, r2
 8001ff4:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	693a      	ldr	r2, [r7, #16]
 8001ffa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	f003 0303 	and.w	r3, r3, #3
 8002004:	2b02      	cmp	r3, #2
 8002006:	d123      	bne.n	8002050 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002008:	697b      	ldr	r3, [r7, #20]
 800200a:	08da      	lsrs	r2, r3, #3
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	3208      	adds	r2, #8
 8002010:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002014:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002016:	697b      	ldr	r3, [r7, #20]
 8002018:	f003 0307 	and.w	r3, r3, #7
 800201c:	009b      	lsls	r3, r3, #2
 800201e:	220f      	movs	r2, #15
 8002020:	fa02 f303 	lsl.w	r3, r2, r3
 8002024:	43db      	mvns	r3, r3
 8002026:	693a      	ldr	r2, [r7, #16]
 8002028:	4013      	ands	r3, r2
 800202a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	691a      	ldr	r2, [r3, #16]
 8002030:	697b      	ldr	r3, [r7, #20]
 8002032:	f003 0307 	and.w	r3, r3, #7
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	fa02 f303 	lsl.w	r3, r2, r3
 800203c:	693a      	ldr	r2, [r7, #16]
 800203e:	4313      	orrs	r3, r2
 8002040:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002042:	697b      	ldr	r3, [r7, #20]
 8002044:	08da      	lsrs	r2, r3, #3
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	3208      	adds	r2, #8
 800204a:	6939      	ldr	r1, [r7, #16]
 800204c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002056:	697b      	ldr	r3, [r7, #20]
 8002058:	005b      	lsls	r3, r3, #1
 800205a:	2203      	movs	r2, #3
 800205c:	fa02 f303 	lsl.w	r3, r2, r3
 8002060:	43db      	mvns	r3, r3
 8002062:	693a      	ldr	r2, [r7, #16]
 8002064:	4013      	ands	r3, r2
 8002066:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	f003 0203 	and.w	r2, r3, #3
 8002070:	697b      	ldr	r3, [r7, #20]
 8002072:	005b      	lsls	r3, r3, #1
 8002074:	fa02 f303 	lsl.w	r3, r2, r3
 8002078:	693a      	ldr	r2, [r7, #16]
 800207a:	4313      	orrs	r3, r2
 800207c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	693a      	ldr	r2, [r7, #16]
 8002082:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800208c:	2b00      	cmp	r3, #0
 800208e:	f000 80ac 	beq.w	80021ea <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002092:	4b5f      	ldr	r3, [pc, #380]	; (8002210 <HAL_GPIO_Init+0x330>)
 8002094:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002096:	4a5e      	ldr	r2, [pc, #376]	; (8002210 <HAL_GPIO_Init+0x330>)
 8002098:	f043 0301 	orr.w	r3, r3, #1
 800209c:	6613      	str	r3, [r2, #96]	; 0x60
 800209e:	4b5c      	ldr	r3, [pc, #368]	; (8002210 <HAL_GPIO_Init+0x330>)
 80020a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80020a2:	f003 0301 	and.w	r3, r3, #1
 80020a6:	60bb      	str	r3, [r7, #8]
 80020a8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80020aa:	4a5a      	ldr	r2, [pc, #360]	; (8002214 <HAL_GPIO_Init+0x334>)
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	089b      	lsrs	r3, r3, #2
 80020b0:	3302      	adds	r3, #2
 80020b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020b6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80020b8:	697b      	ldr	r3, [r7, #20]
 80020ba:	f003 0303 	and.w	r3, r3, #3
 80020be:	009b      	lsls	r3, r3, #2
 80020c0:	220f      	movs	r2, #15
 80020c2:	fa02 f303 	lsl.w	r3, r2, r3
 80020c6:	43db      	mvns	r3, r3
 80020c8:	693a      	ldr	r2, [r7, #16]
 80020ca:	4013      	ands	r3, r2
 80020cc:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80020d4:	d025      	beq.n	8002122 <HAL_GPIO_Init+0x242>
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	4a4f      	ldr	r2, [pc, #316]	; (8002218 <HAL_GPIO_Init+0x338>)
 80020da:	4293      	cmp	r3, r2
 80020dc:	d01f      	beq.n	800211e <HAL_GPIO_Init+0x23e>
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	4a4e      	ldr	r2, [pc, #312]	; (800221c <HAL_GPIO_Init+0x33c>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d019      	beq.n	800211a <HAL_GPIO_Init+0x23a>
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	4a4d      	ldr	r2, [pc, #308]	; (8002220 <HAL_GPIO_Init+0x340>)
 80020ea:	4293      	cmp	r3, r2
 80020ec:	d013      	beq.n	8002116 <HAL_GPIO_Init+0x236>
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	4a4c      	ldr	r2, [pc, #304]	; (8002224 <HAL_GPIO_Init+0x344>)
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d00d      	beq.n	8002112 <HAL_GPIO_Init+0x232>
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	4a4b      	ldr	r2, [pc, #300]	; (8002228 <HAL_GPIO_Init+0x348>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d007      	beq.n	800210e <HAL_GPIO_Init+0x22e>
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	4a4a      	ldr	r2, [pc, #296]	; (800222c <HAL_GPIO_Init+0x34c>)
 8002102:	4293      	cmp	r3, r2
 8002104:	d101      	bne.n	800210a <HAL_GPIO_Init+0x22a>
 8002106:	2306      	movs	r3, #6
 8002108:	e00c      	b.n	8002124 <HAL_GPIO_Init+0x244>
 800210a:	2307      	movs	r3, #7
 800210c:	e00a      	b.n	8002124 <HAL_GPIO_Init+0x244>
 800210e:	2305      	movs	r3, #5
 8002110:	e008      	b.n	8002124 <HAL_GPIO_Init+0x244>
 8002112:	2304      	movs	r3, #4
 8002114:	e006      	b.n	8002124 <HAL_GPIO_Init+0x244>
 8002116:	2303      	movs	r3, #3
 8002118:	e004      	b.n	8002124 <HAL_GPIO_Init+0x244>
 800211a:	2302      	movs	r3, #2
 800211c:	e002      	b.n	8002124 <HAL_GPIO_Init+0x244>
 800211e:	2301      	movs	r3, #1
 8002120:	e000      	b.n	8002124 <HAL_GPIO_Init+0x244>
 8002122:	2300      	movs	r3, #0
 8002124:	697a      	ldr	r2, [r7, #20]
 8002126:	f002 0203 	and.w	r2, r2, #3
 800212a:	0092      	lsls	r2, r2, #2
 800212c:	4093      	lsls	r3, r2
 800212e:	693a      	ldr	r2, [r7, #16]
 8002130:	4313      	orrs	r3, r2
 8002132:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002134:	4937      	ldr	r1, [pc, #220]	; (8002214 <HAL_GPIO_Init+0x334>)
 8002136:	697b      	ldr	r3, [r7, #20]
 8002138:	089b      	lsrs	r3, r3, #2
 800213a:	3302      	adds	r3, #2
 800213c:	693a      	ldr	r2, [r7, #16]
 800213e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002142:	4b3b      	ldr	r3, [pc, #236]	; (8002230 <HAL_GPIO_Init+0x350>)
 8002144:	689b      	ldr	r3, [r3, #8]
 8002146:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	43db      	mvns	r3, r3
 800214c:	693a      	ldr	r2, [r7, #16]
 800214e:	4013      	ands	r3, r2
 8002150:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	685b      	ldr	r3, [r3, #4]
 8002156:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800215a:	2b00      	cmp	r3, #0
 800215c:	d003      	beq.n	8002166 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800215e:	693a      	ldr	r2, [r7, #16]
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	4313      	orrs	r3, r2
 8002164:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002166:	4a32      	ldr	r2, [pc, #200]	; (8002230 <HAL_GPIO_Init+0x350>)
 8002168:	693b      	ldr	r3, [r7, #16]
 800216a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800216c:	4b30      	ldr	r3, [pc, #192]	; (8002230 <HAL_GPIO_Init+0x350>)
 800216e:	68db      	ldr	r3, [r3, #12]
 8002170:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	43db      	mvns	r3, r3
 8002176:	693a      	ldr	r2, [r7, #16]
 8002178:	4013      	ands	r3, r2
 800217a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002184:	2b00      	cmp	r3, #0
 8002186:	d003      	beq.n	8002190 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002188:	693a      	ldr	r2, [r7, #16]
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	4313      	orrs	r3, r2
 800218e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002190:	4a27      	ldr	r2, [pc, #156]	; (8002230 <HAL_GPIO_Init+0x350>)
 8002192:	693b      	ldr	r3, [r7, #16]
 8002194:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002196:	4b26      	ldr	r3, [pc, #152]	; (8002230 <HAL_GPIO_Init+0x350>)
 8002198:	685b      	ldr	r3, [r3, #4]
 800219a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	43db      	mvns	r3, r3
 80021a0:	693a      	ldr	r2, [r7, #16]
 80021a2:	4013      	ands	r3, r2
 80021a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d003      	beq.n	80021ba <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80021b2:	693a      	ldr	r2, [r7, #16]
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	4313      	orrs	r3, r2
 80021b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80021ba:	4a1d      	ldr	r2, [pc, #116]	; (8002230 <HAL_GPIO_Init+0x350>)
 80021bc:	693b      	ldr	r3, [r7, #16]
 80021be:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80021c0:	4b1b      	ldr	r3, [pc, #108]	; (8002230 <HAL_GPIO_Init+0x350>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	43db      	mvns	r3, r3
 80021ca:	693a      	ldr	r2, [r7, #16]
 80021cc:	4013      	ands	r3, r2
 80021ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d003      	beq.n	80021e4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80021dc:	693a      	ldr	r2, [r7, #16]
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	4313      	orrs	r3, r2
 80021e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80021e4:	4a12      	ldr	r2, [pc, #72]	; (8002230 <HAL_GPIO_Init+0x350>)
 80021e6:	693b      	ldr	r3, [r7, #16]
 80021e8:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80021ea:	697b      	ldr	r3, [r7, #20]
 80021ec:	3301      	adds	r3, #1
 80021ee:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	681a      	ldr	r2, [r3, #0]
 80021f4:	697b      	ldr	r3, [r7, #20]
 80021f6:	fa22 f303 	lsr.w	r3, r2, r3
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	f47f ae78 	bne.w	8001ef0 <HAL_GPIO_Init+0x10>
  }
}
 8002200:	bf00      	nop
 8002202:	bf00      	nop
 8002204:	371c      	adds	r7, #28
 8002206:	46bd      	mov	sp, r7
 8002208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220c:	4770      	bx	lr
 800220e:	bf00      	nop
 8002210:	40021000 	.word	0x40021000
 8002214:	40010000 	.word	0x40010000
 8002218:	48000400 	.word	0x48000400
 800221c:	48000800 	.word	0x48000800
 8002220:	48000c00 	.word	0x48000c00
 8002224:	48001000 	.word	0x48001000
 8002228:	48001400 	.word	0x48001400
 800222c:	48001800 	.word	0x48001800
 8002230:	40010400 	.word	0x40010400

08002234 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002234:	b480      	push	{r7}
 8002236:	b083      	sub	sp, #12
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
 800223c:	460b      	mov	r3, r1
 800223e:	807b      	strh	r3, [r7, #2]
 8002240:	4613      	mov	r3, r2
 8002242:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002244:	787b      	ldrb	r3, [r7, #1]
 8002246:	2b00      	cmp	r3, #0
 8002248:	d003      	beq.n	8002252 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800224a:	887a      	ldrh	r2, [r7, #2]
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002250:	e002      	b.n	8002258 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002252:	887a      	ldrh	r2, [r7, #2]
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002258:	bf00      	nop
 800225a:	370c      	adds	r7, #12
 800225c:	46bd      	mov	sp, r7
 800225e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002262:	4770      	bx	lr

08002264 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002264:	b480      	push	{r7}
 8002266:	b085      	sub	sp, #20
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
 800226c:	460b      	mov	r3, r1
 800226e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	695b      	ldr	r3, [r3, #20]
 8002274:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002276:	887a      	ldrh	r2, [r7, #2]
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	4013      	ands	r3, r2
 800227c:	041a      	lsls	r2, r3, #16
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	43d9      	mvns	r1, r3
 8002282:	887b      	ldrh	r3, [r7, #2]
 8002284:	400b      	ands	r3, r1
 8002286:	431a      	orrs	r2, r3
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	619a      	str	r2, [r3, #24]
}
 800228c:	bf00      	nop
 800228e:	3714      	adds	r7, #20
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr

08002298 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b082      	sub	sp, #8
 800229c:	af00      	add	r7, sp, #0
 800229e:	4603      	mov	r3, r0
 80022a0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80022a2:	4b08      	ldr	r3, [pc, #32]	; (80022c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80022a4:	695a      	ldr	r2, [r3, #20]
 80022a6:	88fb      	ldrh	r3, [r7, #6]
 80022a8:	4013      	ands	r3, r2
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d006      	beq.n	80022bc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80022ae:	4a05      	ldr	r2, [pc, #20]	; (80022c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80022b0:	88fb      	ldrh	r3, [r7, #6]
 80022b2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80022b4:	88fb      	ldrh	r3, [r7, #6]
 80022b6:	4618      	mov	r0, r3
 80022b8:	f000 f806 	bl	80022c8 <HAL_GPIO_EXTI_Callback>
  }
}
 80022bc:	bf00      	nop
 80022be:	3708      	adds	r7, #8
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bd80      	pop	{r7, pc}
 80022c4:	40010400 	.word	0x40010400

080022c8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b083      	sub	sp, #12
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	4603      	mov	r3, r0
 80022d0:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80022d2:	bf00      	nop
 80022d4:	370c      	adds	r7, #12
 80022d6:	46bd      	mov	sp, r7
 80022d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022dc:	4770      	bx	lr

080022de <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80022de:	b580      	push	{r7, lr}
 80022e0:	b082      	sub	sp, #8
 80022e2:	af00      	add	r7, sp, #0
 80022e4:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d101      	bne.n	80022f0 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80022ec:	2301      	movs	r3, #1
 80022ee:	e08d      	b.n	800240c <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80022f6:	b2db      	uxtb	r3, r3
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d106      	bne.n	800230a <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2200      	movs	r2, #0
 8002300:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002304:	6878      	ldr	r0, [r7, #4]
 8002306:	f7ff fa1d 	bl	8001744 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	2224      	movs	r2, #36	; 0x24
 800230e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	681a      	ldr	r2, [r3, #0]
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f022 0201 	bic.w	r2, r2, #1
 8002320:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	685a      	ldr	r2, [r3, #4]
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800232e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	689a      	ldr	r2, [r3, #8]
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800233e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	68db      	ldr	r3, [r3, #12]
 8002344:	2b01      	cmp	r3, #1
 8002346:	d107      	bne.n	8002358 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	689a      	ldr	r2, [r3, #8]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002354:	609a      	str	r2, [r3, #8]
 8002356:	e006      	b.n	8002366 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	689a      	ldr	r2, [r3, #8]
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002364:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	68db      	ldr	r3, [r3, #12]
 800236a:	2b02      	cmp	r3, #2
 800236c:	d108      	bne.n	8002380 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	685a      	ldr	r2, [r3, #4]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800237c:	605a      	str	r2, [r3, #4]
 800237e:	e007      	b.n	8002390 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	685a      	ldr	r2, [r3, #4]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800238e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	687a      	ldr	r2, [r7, #4]
 8002398:	6812      	ldr	r2, [r2, #0]
 800239a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800239e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80023a2:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	68da      	ldr	r2, [r3, #12]
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80023b2:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	691a      	ldr	r2, [r3, #16]
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	695b      	ldr	r3, [r3, #20]
 80023bc:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	699b      	ldr	r3, [r3, #24]
 80023c4:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	430a      	orrs	r2, r1
 80023cc:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	69d9      	ldr	r1, [r3, #28]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6a1a      	ldr	r2, [r3, #32]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	430a      	orrs	r2, r1
 80023dc:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	681a      	ldr	r2, [r3, #0]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f042 0201 	orr.w	r2, r2, #1
 80023ec:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2200      	movs	r2, #0
 80023f2:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2220      	movs	r2, #32
 80023f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2200      	movs	r2, #0
 8002400:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2200      	movs	r2, #0
 8002406:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800240a:	2300      	movs	r3, #0
}
 800240c:	4618      	mov	r0, r3
 800240e:	3708      	adds	r7, #8
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}

08002414 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b088      	sub	sp, #32
 8002418:	af02      	add	r7, sp, #8
 800241a:	60f8      	str	r0, [r7, #12]
 800241c:	4608      	mov	r0, r1
 800241e:	4611      	mov	r1, r2
 8002420:	461a      	mov	r2, r3
 8002422:	4603      	mov	r3, r0
 8002424:	817b      	strh	r3, [r7, #10]
 8002426:	460b      	mov	r3, r1
 8002428:	813b      	strh	r3, [r7, #8]
 800242a:	4613      	mov	r3, r2
 800242c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002434:	b2db      	uxtb	r3, r3
 8002436:	2b20      	cmp	r3, #32
 8002438:	f040 80f9 	bne.w	800262e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800243c:	6a3b      	ldr	r3, [r7, #32]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d002      	beq.n	8002448 <HAL_I2C_Mem_Write+0x34>
 8002442:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002444:	2b00      	cmp	r3, #0
 8002446:	d105      	bne.n	8002454 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800244e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002450:	2301      	movs	r3, #1
 8002452:	e0ed      	b.n	8002630 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800245a:	2b01      	cmp	r3, #1
 800245c:	d101      	bne.n	8002462 <HAL_I2C_Mem_Write+0x4e>
 800245e:	2302      	movs	r3, #2
 8002460:	e0e6      	b.n	8002630 <HAL_I2C_Mem_Write+0x21c>
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	2201      	movs	r2, #1
 8002466:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800246a:	f7ff fc23 	bl	8001cb4 <HAL_GetTick>
 800246e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002470:	697b      	ldr	r3, [r7, #20]
 8002472:	9300      	str	r3, [sp, #0]
 8002474:	2319      	movs	r3, #25
 8002476:	2201      	movs	r2, #1
 8002478:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800247c:	68f8      	ldr	r0, [r7, #12]
 800247e:	f000 fbaf 	bl	8002be0 <I2C_WaitOnFlagUntilTimeout>
 8002482:	4603      	mov	r3, r0
 8002484:	2b00      	cmp	r3, #0
 8002486:	d001      	beq.n	800248c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002488:	2301      	movs	r3, #1
 800248a:	e0d1      	b.n	8002630 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	2221      	movs	r2, #33	; 0x21
 8002490:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	2240      	movs	r2, #64	; 0x40
 8002498:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	2200      	movs	r2, #0
 80024a0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	6a3a      	ldr	r2, [r7, #32]
 80024a6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80024ac:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	2200      	movs	r2, #0
 80024b2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80024b4:	88f8      	ldrh	r0, [r7, #6]
 80024b6:	893a      	ldrh	r2, [r7, #8]
 80024b8:	8979      	ldrh	r1, [r7, #10]
 80024ba:	697b      	ldr	r3, [r7, #20]
 80024bc:	9301      	str	r3, [sp, #4]
 80024be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024c0:	9300      	str	r3, [sp, #0]
 80024c2:	4603      	mov	r3, r0
 80024c4:	68f8      	ldr	r0, [r7, #12]
 80024c6:	f000 fabf 	bl	8002a48 <I2C_RequestMemoryWrite>
 80024ca:	4603      	mov	r3, r0
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d005      	beq.n	80024dc <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	2200      	movs	r2, #0
 80024d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80024d8:	2301      	movs	r3, #1
 80024da:	e0a9      	b.n	8002630 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024e0:	b29b      	uxth	r3, r3
 80024e2:	2bff      	cmp	r3, #255	; 0xff
 80024e4:	d90e      	bls.n	8002504 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	22ff      	movs	r2, #255	; 0xff
 80024ea:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024f0:	b2da      	uxtb	r2, r3
 80024f2:	8979      	ldrh	r1, [r7, #10]
 80024f4:	2300      	movs	r3, #0
 80024f6:	9300      	str	r3, [sp, #0]
 80024f8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80024fc:	68f8      	ldr	r0, [r7, #12]
 80024fe:	f000 fd33 	bl	8002f68 <I2C_TransferConfig>
 8002502:	e00f      	b.n	8002524 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002508:	b29a      	uxth	r2, r3
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002512:	b2da      	uxtb	r2, r3
 8002514:	8979      	ldrh	r1, [r7, #10]
 8002516:	2300      	movs	r3, #0
 8002518:	9300      	str	r3, [sp, #0]
 800251a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800251e:	68f8      	ldr	r0, [r7, #12]
 8002520:	f000 fd22 	bl	8002f68 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002524:	697a      	ldr	r2, [r7, #20]
 8002526:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002528:	68f8      	ldr	r0, [r7, #12]
 800252a:	f000 fbb2 	bl	8002c92 <I2C_WaitOnTXISFlagUntilTimeout>
 800252e:	4603      	mov	r3, r0
 8002530:	2b00      	cmp	r3, #0
 8002532:	d001      	beq.n	8002538 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002534:	2301      	movs	r3, #1
 8002536:	e07b      	b.n	8002630 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800253c:	781a      	ldrb	r2, [r3, #0]
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002548:	1c5a      	adds	r2, r3, #1
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002552:	b29b      	uxth	r3, r3
 8002554:	3b01      	subs	r3, #1
 8002556:	b29a      	uxth	r2, r3
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002560:	3b01      	subs	r3, #1
 8002562:	b29a      	uxth	r2, r3
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800256c:	b29b      	uxth	r3, r3
 800256e:	2b00      	cmp	r3, #0
 8002570:	d034      	beq.n	80025dc <HAL_I2C_Mem_Write+0x1c8>
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002576:	2b00      	cmp	r3, #0
 8002578:	d130      	bne.n	80025dc <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800257a:	697b      	ldr	r3, [r7, #20]
 800257c:	9300      	str	r3, [sp, #0]
 800257e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002580:	2200      	movs	r2, #0
 8002582:	2180      	movs	r1, #128	; 0x80
 8002584:	68f8      	ldr	r0, [r7, #12]
 8002586:	f000 fb2b 	bl	8002be0 <I2C_WaitOnFlagUntilTimeout>
 800258a:	4603      	mov	r3, r0
 800258c:	2b00      	cmp	r3, #0
 800258e:	d001      	beq.n	8002594 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002590:	2301      	movs	r3, #1
 8002592:	e04d      	b.n	8002630 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002598:	b29b      	uxth	r3, r3
 800259a:	2bff      	cmp	r3, #255	; 0xff
 800259c:	d90e      	bls.n	80025bc <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	22ff      	movs	r2, #255	; 0xff
 80025a2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025a8:	b2da      	uxtb	r2, r3
 80025aa:	8979      	ldrh	r1, [r7, #10]
 80025ac:	2300      	movs	r3, #0
 80025ae:	9300      	str	r3, [sp, #0]
 80025b0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80025b4:	68f8      	ldr	r0, [r7, #12]
 80025b6:	f000 fcd7 	bl	8002f68 <I2C_TransferConfig>
 80025ba:	e00f      	b.n	80025dc <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025c0:	b29a      	uxth	r2, r3
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025ca:	b2da      	uxtb	r2, r3
 80025cc:	8979      	ldrh	r1, [r7, #10]
 80025ce:	2300      	movs	r3, #0
 80025d0:	9300      	str	r3, [sp, #0]
 80025d2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80025d6:	68f8      	ldr	r0, [r7, #12]
 80025d8:	f000 fcc6 	bl	8002f68 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025e0:	b29b      	uxth	r3, r3
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d19e      	bne.n	8002524 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80025e6:	697a      	ldr	r2, [r7, #20]
 80025e8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80025ea:	68f8      	ldr	r0, [r7, #12]
 80025ec:	f000 fb98 	bl	8002d20 <I2C_WaitOnSTOPFlagUntilTimeout>
 80025f0:	4603      	mov	r3, r0
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d001      	beq.n	80025fa <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80025f6:	2301      	movs	r3, #1
 80025f8:	e01a      	b.n	8002630 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	2220      	movs	r2, #32
 8002600:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	6859      	ldr	r1, [r3, #4]
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681a      	ldr	r2, [r3, #0]
 800260c:	4b0a      	ldr	r3, [pc, #40]	; (8002638 <HAL_I2C_Mem_Write+0x224>)
 800260e:	400b      	ands	r3, r1
 8002610:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	2220      	movs	r2, #32
 8002616:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	2200      	movs	r2, #0
 800261e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	2200      	movs	r2, #0
 8002626:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800262a:	2300      	movs	r3, #0
 800262c:	e000      	b.n	8002630 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800262e:	2302      	movs	r3, #2
  }
}
 8002630:	4618      	mov	r0, r3
 8002632:	3718      	adds	r7, #24
 8002634:	46bd      	mov	sp, r7
 8002636:	bd80      	pop	{r7, pc}
 8002638:	fe00e800 	.word	0xfe00e800

0800263c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b088      	sub	sp, #32
 8002640:	af02      	add	r7, sp, #8
 8002642:	60f8      	str	r0, [r7, #12]
 8002644:	4608      	mov	r0, r1
 8002646:	4611      	mov	r1, r2
 8002648:	461a      	mov	r2, r3
 800264a:	4603      	mov	r3, r0
 800264c:	817b      	strh	r3, [r7, #10]
 800264e:	460b      	mov	r3, r1
 8002650:	813b      	strh	r3, [r7, #8]
 8002652:	4613      	mov	r3, r2
 8002654:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800265c:	b2db      	uxtb	r3, r3
 800265e:	2b20      	cmp	r3, #32
 8002660:	f040 80fd 	bne.w	800285e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002664:	6a3b      	ldr	r3, [r7, #32]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d002      	beq.n	8002670 <HAL_I2C_Mem_Read+0x34>
 800266a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800266c:	2b00      	cmp	r3, #0
 800266e:	d105      	bne.n	800267c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002676:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002678:	2301      	movs	r3, #1
 800267a:	e0f1      	b.n	8002860 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002682:	2b01      	cmp	r3, #1
 8002684:	d101      	bne.n	800268a <HAL_I2C_Mem_Read+0x4e>
 8002686:	2302      	movs	r3, #2
 8002688:	e0ea      	b.n	8002860 <HAL_I2C_Mem_Read+0x224>
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	2201      	movs	r2, #1
 800268e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002692:	f7ff fb0f 	bl	8001cb4 <HAL_GetTick>
 8002696:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002698:	697b      	ldr	r3, [r7, #20]
 800269a:	9300      	str	r3, [sp, #0]
 800269c:	2319      	movs	r3, #25
 800269e:	2201      	movs	r2, #1
 80026a0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80026a4:	68f8      	ldr	r0, [r7, #12]
 80026a6:	f000 fa9b 	bl	8002be0 <I2C_WaitOnFlagUntilTimeout>
 80026aa:	4603      	mov	r3, r0
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d001      	beq.n	80026b4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80026b0:	2301      	movs	r3, #1
 80026b2:	e0d5      	b.n	8002860 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	2222      	movs	r2, #34	; 0x22
 80026b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	2240      	movs	r2, #64	; 0x40
 80026c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	2200      	movs	r2, #0
 80026c8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	6a3a      	ldr	r2, [r7, #32]
 80026ce:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80026d4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	2200      	movs	r2, #0
 80026da:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80026dc:	88f8      	ldrh	r0, [r7, #6]
 80026de:	893a      	ldrh	r2, [r7, #8]
 80026e0:	8979      	ldrh	r1, [r7, #10]
 80026e2:	697b      	ldr	r3, [r7, #20]
 80026e4:	9301      	str	r3, [sp, #4]
 80026e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026e8:	9300      	str	r3, [sp, #0]
 80026ea:	4603      	mov	r3, r0
 80026ec:	68f8      	ldr	r0, [r7, #12]
 80026ee:	f000 f9ff 	bl	8002af0 <I2C_RequestMemoryRead>
 80026f2:	4603      	mov	r3, r0
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d005      	beq.n	8002704 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	2200      	movs	r2, #0
 80026fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002700:	2301      	movs	r3, #1
 8002702:	e0ad      	b.n	8002860 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002708:	b29b      	uxth	r3, r3
 800270a:	2bff      	cmp	r3, #255	; 0xff
 800270c:	d90e      	bls.n	800272c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	2201      	movs	r2, #1
 8002712:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002718:	b2da      	uxtb	r2, r3
 800271a:	8979      	ldrh	r1, [r7, #10]
 800271c:	4b52      	ldr	r3, [pc, #328]	; (8002868 <HAL_I2C_Mem_Read+0x22c>)
 800271e:	9300      	str	r3, [sp, #0]
 8002720:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002724:	68f8      	ldr	r0, [r7, #12]
 8002726:	f000 fc1f 	bl	8002f68 <I2C_TransferConfig>
 800272a:	e00f      	b.n	800274c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002730:	b29a      	uxth	r2, r3
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800273a:	b2da      	uxtb	r2, r3
 800273c:	8979      	ldrh	r1, [r7, #10]
 800273e:	4b4a      	ldr	r3, [pc, #296]	; (8002868 <HAL_I2C_Mem_Read+0x22c>)
 8002740:	9300      	str	r3, [sp, #0]
 8002742:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002746:	68f8      	ldr	r0, [r7, #12]
 8002748:	f000 fc0e 	bl	8002f68 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	9300      	str	r3, [sp, #0]
 8002750:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002752:	2200      	movs	r2, #0
 8002754:	2104      	movs	r1, #4
 8002756:	68f8      	ldr	r0, [r7, #12]
 8002758:	f000 fa42 	bl	8002be0 <I2C_WaitOnFlagUntilTimeout>
 800275c:	4603      	mov	r3, r0
 800275e:	2b00      	cmp	r3, #0
 8002760:	d001      	beq.n	8002766 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002762:	2301      	movs	r3, #1
 8002764:	e07c      	b.n	8002860 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002770:	b2d2      	uxtb	r2, r2
 8002772:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002778:	1c5a      	adds	r2, r3, #1
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002782:	3b01      	subs	r3, #1
 8002784:	b29a      	uxth	r2, r3
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800278e:	b29b      	uxth	r3, r3
 8002790:	3b01      	subs	r3, #1
 8002792:	b29a      	uxth	r2, r3
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800279c:	b29b      	uxth	r3, r3
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d034      	beq.n	800280c <HAL_I2C_Mem_Read+0x1d0>
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d130      	bne.n	800280c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80027aa:	697b      	ldr	r3, [r7, #20]
 80027ac:	9300      	str	r3, [sp, #0]
 80027ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027b0:	2200      	movs	r2, #0
 80027b2:	2180      	movs	r1, #128	; 0x80
 80027b4:	68f8      	ldr	r0, [r7, #12]
 80027b6:	f000 fa13 	bl	8002be0 <I2C_WaitOnFlagUntilTimeout>
 80027ba:	4603      	mov	r3, r0
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d001      	beq.n	80027c4 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80027c0:	2301      	movs	r3, #1
 80027c2:	e04d      	b.n	8002860 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027c8:	b29b      	uxth	r3, r3
 80027ca:	2bff      	cmp	r3, #255	; 0xff
 80027cc:	d90e      	bls.n	80027ec <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	2201      	movs	r2, #1
 80027d2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027d8:	b2da      	uxtb	r2, r3
 80027da:	8979      	ldrh	r1, [r7, #10]
 80027dc:	2300      	movs	r3, #0
 80027de:	9300      	str	r3, [sp, #0]
 80027e0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80027e4:	68f8      	ldr	r0, [r7, #12]
 80027e6:	f000 fbbf 	bl	8002f68 <I2C_TransferConfig>
 80027ea:	e00f      	b.n	800280c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027f0:	b29a      	uxth	r2, r3
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027fa:	b2da      	uxtb	r2, r3
 80027fc:	8979      	ldrh	r1, [r7, #10]
 80027fe:	2300      	movs	r3, #0
 8002800:	9300      	str	r3, [sp, #0]
 8002802:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002806:	68f8      	ldr	r0, [r7, #12]
 8002808:	f000 fbae 	bl	8002f68 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002810:	b29b      	uxth	r3, r3
 8002812:	2b00      	cmp	r3, #0
 8002814:	d19a      	bne.n	800274c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002816:	697a      	ldr	r2, [r7, #20]
 8002818:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800281a:	68f8      	ldr	r0, [r7, #12]
 800281c:	f000 fa80 	bl	8002d20 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002820:	4603      	mov	r3, r0
 8002822:	2b00      	cmp	r3, #0
 8002824:	d001      	beq.n	800282a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002826:	2301      	movs	r3, #1
 8002828:	e01a      	b.n	8002860 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	2220      	movs	r2, #32
 8002830:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	6859      	ldr	r1, [r3, #4]
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	681a      	ldr	r2, [r3, #0]
 800283c:	4b0b      	ldr	r3, [pc, #44]	; (800286c <HAL_I2C_Mem_Read+0x230>)
 800283e:	400b      	ands	r3, r1
 8002840:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	2220      	movs	r2, #32
 8002846:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	2200      	movs	r2, #0
 800284e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	2200      	movs	r2, #0
 8002856:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800285a:	2300      	movs	r3, #0
 800285c:	e000      	b.n	8002860 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800285e:	2302      	movs	r3, #2
  }
}
 8002860:	4618      	mov	r0, r3
 8002862:	3718      	adds	r7, #24
 8002864:	46bd      	mov	sp, r7
 8002866:	bd80      	pop	{r7, pc}
 8002868:	80002400 	.word	0x80002400
 800286c:	fe00e800 	.word	0xfe00e800

08002870 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b08a      	sub	sp, #40	; 0x28
 8002874:	af02      	add	r7, sp, #8
 8002876:	60f8      	str	r0, [r7, #12]
 8002878:	607a      	str	r2, [r7, #4]
 800287a:	603b      	str	r3, [r7, #0]
 800287c:	460b      	mov	r3, r1
 800287e:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8002880:	2300      	movs	r3, #0
 8002882:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800288a:	b2db      	uxtb	r3, r3
 800288c:	2b20      	cmp	r3, #32
 800288e:	f040 80d6 	bne.w	8002a3e <HAL_I2C_IsDeviceReady+0x1ce>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	699b      	ldr	r3, [r3, #24]
 8002898:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800289c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80028a0:	d101      	bne.n	80028a6 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 80028a2:	2302      	movs	r3, #2
 80028a4:	e0cc      	b.n	8002a40 <HAL_I2C_IsDeviceReady+0x1d0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80028ac:	2b01      	cmp	r3, #1
 80028ae:	d101      	bne.n	80028b4 <HAL_I2C_IsDeviceReady+0x44>
 80028b0:	2302      	movs	r3, #2
 80028b2:	e0c5      	b.n	8002a40 <HAL_I2C_IsDeviceReady+0x1d0>
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	2201      	movs	r2, #1
 80028b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	2224      	movs	r2, #36	; 0x24
 80028c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	2200      	movs	r2, #0
 80028c8:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	68db      	ldr	r3, [r3, #12]
 80028ce:	2b01      	cmp	r3, #1
 80028d0:	d107      	bne.n	80028e2 <HAL_I2C_IsDeviceReady+0x72>
 80028d2:	897b      	ldrh	r3, [r7, #10]
 80028d4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80028d8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80028dc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80028e0:	e006      	b.n	80028f0 <HAL_I2C_IsDeviceReady+0x80>
 80028e2:	897b      	ldrh	r3, [r7, #10]
 80028e4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80028e8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80028ec:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 80028f0:	68fa      	ldr	r2, [r7, #12]
 80028f2:	6812      	ldr	r2, [r2, #0]
 80028f4:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 80028f6:	f7ff f9dd 	bl	8001cb4 <HAL_GetTick>
 80028fa:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	699b      	ldr	r3, [r3, #24]
 8002902:	f003 0320 	and.w	r3, r3, #32
 8002906:	2b20      	cmp	r3, #32
 8002908:	bf0c      	ite	eq
 800290a:	2301      	moveq	r3, #1
 800290c:	2300      	movne	r3, #0
 800290e:	b2db      	uxtb	r3, r3
 8002910:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	699b      	ldr	r3, [r3, #24]
 8002918:	f003 0310 	and.w	r3, r3, #16
 800291c:	2b10      	cmp	r3, #16
 800291e:	bf0c      	ite	eq
 8002920:	2301      	moveq	r3, #1
 8002922:	2300      	movne	r3, #0
 8002924:	b2db      	uxtb	r3, r3
 8002926:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002928:	e034      	b.n	8002994 <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002930:	d01a      	beq.n	8002968 <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002932:	f7ff f9bf 	bl	8001cb4 <HAL_GetTick>
 8002936:	4602      	mov	r2, r0
 8002938:	69bb      	ldr	r3, [r7, #24]
 800293a:	1ad3      	subs	r3, r2, r3
 800293c:	683a      	ldr	r2, [r7, #0]
 800293e:	429a      	cmp	r2, r3
 8002940:	d302      	bcc.n	8002948 <HAL_I2C_IsDeviceReady+0xd8>
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d10f      	bne.n	8002968 <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	2220      	movs	r2, #32
 800294c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002954:	f043 0220 	orr.w	r2, r3, #32
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	2200      	movs	r2, #0
 8002960:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 8002964:	2301      	movs	r3, #1
 8002966:	e06b      	b.n	8002a40 <HAL_I2C_IsDeviceReady+0x1d0>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	699b      	ldr	r3, [r3, #24]
 800296e:	f003 0320 	and.w	r3, r3, #32
 8002972:	2b20      	cmp	r3, #32
 8002974:	bf0c      	ite	eq
 8002976:	2301      	moveq	r3, #1
 8002978:	2300      	movne	r3, #0
 800297a:	b2db      	uxtb	r3, r3
 800297c:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	699b      	ldr	r3, [r3, #24]
 8002984:	f003 0310 	and.w	r3, r3, #16
 8002988:	2b10      	cmp	r3, #16
 800298a:	bf0c      	ite	eq
 800298c:	2301      	moveq	r3, #1
 800298e:	2300      	movne	r3, #0
 8002990:	b2db      	uxtb	r3, r3
 8002992:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002994:	7ffb      	ldrb	r3, [r7, #31]
 8002996:	2b00      	cmp	r3, #0
 8002998:	d102      	bne.n	80029a0 <HAL_I2C_IsDeviceReady+0x130>
 800299a:	7fbb      	ldrb	r3, [r7, #30]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d0c4      	beq.n	800292a <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	699b      	ldr	r3, [r3, #24]
 80029a6:	f003 0310 	and.w	r3, r3, #16
 80029aa:	2b10      	cmp	r3, #16
 80029ac:	d01a      	beq.n	80029e4 <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80029ae:	69bb      	ldr	r3, [r7, #24]
 80029b0:	9300      	str	r3, [sp, #0]
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	2200      	movs	r2, #0
 80029b6:	2120      	movs	r1, #32
 80029b8:	68f8      	ldr	r0, [r7, #12]
 80029ba:	f000 f911 	bl	8002be0 <I2C_WaitOnFlagUntilTimeout>
 80029be:	4603      	mov	r3, r0
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d001      	beq.n	80029c8 <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 80029c4:	2301      	movs	r3, #1
 80029c6:	e03b      	b.n	8002a40 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	2220      	movs	r2, #32
 80029ce:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	2220      	movs	r2, #32
 80029d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	2200      	movs	r2, #0
 80029dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 80029e0:	2300      	movs	r3, #0
 80029e2:	e02d      	b.n	8002a40 <HAL_I2C_IsDeviceReady+0x1d0>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80029e4:	69bb      	ldr	r3, [r7, #24]
 80029e6:	9300      	str	r3, [sp, #0]
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	2200      	movs	r2, #0
 80029ec:	2120      	movs	r1, #32
 80029ee:	68f8      	ldr	r0, [r7, #12]
 80029f0:	f000 f8f6 	bl	8002be0 <I2C_WaitOnFlagUntilTimeout>
 80029f4:	4603      	mov	r3, r0
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d001      	beq.n	80029fe <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 80029fa:	2301      	movs	r3, #1
 80029fc:	e020      	b.n	8002a40 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	2210      	movs	r2, #16
 8002a04:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	2220      	movs	r2, #32
 8002a0c:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8002a0e:	697b      	ldr	r3, [r7, #20]
 8002a10:	3301      	adds	r3, #1
 8002a12:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8002a14:	697b      	ldr	r3, [r7, #20]
 8002a16:	687a      	ldr	r2, [r7, #4]
 8002a18:	429a      	cmp	r2, r3
 8002a1a:	f63f af56 	bhi.w	80028ca <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	2220      	movs	r2, #32
 8002a22:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a2a:	f043 0220 	orr.w	r2, r3, #32
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	2200      	movs	r2, #0
 8002a36:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	e000      	b.n	8002a40 <HAL_I2C_IsDeviceReady+0x1d0>
  }
  else
  {
    return HAL_BUSY;
 8002a3e:	2302      	movs	r3, #2
  }
}
 8002a40:	4618      	mov	r0, r3
 8002a42:	3720      	adds	r7, #32
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bd80      	pop	{r7, pc}

08002a48 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b086      	sub	sp, #24
 8002a4c:	af02      	add	r7, sp, #8
 8002a4e:	60f8      	str	r0, [r7, #12]
 8002a50:	4608      	mov	r0, r1
 8002a52:	4611      	mov	r1, r2
 8002a54:	461a      	mov	r2, r3
 8002a56:	4603      	mov	r3, r0
 8002a58:	817b      	strh	r3, [r7, #10]
 8002a5a:	460b      	mov	r3, r1
 8002a5c:	813b      	strh	r3, [r7, #8]
 8002a5e:	4613      	mov	r3, r2
 8002a60:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002a62:	88fb      	ldrh	r3, [r7, #6]
 8002a64:	b2da      	uxtb	r2, r3
 8002a66:	8979      	ldrh	r1, [r7, #10]
 8002a68:	4b20      	ldr	r3, [pc, #128]	; (8002aec <I2C_RequestMemoryWrite+0xa4>)
 8002a6a:	9300      	str	r3, [sp, #0]
 8002a6c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002a70:	68f8      	ldr	r0, [r7, #12]
 8002a72:	f000 fa79 	bl	8002f68 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a76:	69fa      	ldr	r2, [r7, #28]
 8002a78:	69b9      	ldr	r1, [r7, #24]
 8002a7a:	68f8      	ldr	r0, [r7, #12]
 8002a7c:	f000 f909 	bl	8002c92 <I2C_WaitOnTXISFlagUntilTimeout>
 8002a80:	4603      	mov	r3, r0
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d001      	beq.n	8002a8a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002a86:	2301      	movs	r3, #1
 8002a88:	e02c      	b.n	8002ae4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002a8a:	88fb      	ldrh	r3, [r7, #6]
 8002a8c:	2b01      	cmp	r3, #1
 8002a8e:	d105      	bne.n	8002a9c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002a90:	893b      	ldrh	r3, [r7, #8]
 8002a92:	b2da      	uxtb	r2, r3
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	629a      	str	r2, [r3, #40]	; 0x28
 8002a9a:	e015      	b.n	8002ac8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002a9c:	893b      	ldrh	r3, [r7, #8]
 8002a9e:	0a1b      	lsrs	r3, r3, #8
 8002aa0:	b29b      	uxth	r3, r3
 8002aa2:	b2da      	uxtb	r2, r3
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002aaa:	69fa      	ldr	r2, [r7, #28]
 8002aac:	69b9      	ldr	r1, [r7, #24]
 8002aae:	68f8      	ldr	r0, [r7, #12]
 8002ab0:	f000 f8ef 	bl	8002c92 <I2C_WaitOnTXISFlagUntilTimeout>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d001      	beq.n	8002abe <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002aba:	2301      	movs	r3, #1
 8002abc:	e012      	b.n	8002ae4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002abe:	893b      	ldrh	r3, [r7, #8]
 8002ac0:	b2da      	uxtb	r2, r3
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002ac8:	69fb      	ldr	r3, [r7, #28]
 8002aca:	9300      	str	r3, [sp, #0]
 8002acc:	69bb      	ldr	r3, [r7, #24]
 8002ace:	2200      	movs	r2, #0
 8002ad0:	2180      	movs	r1, #128	; 0x80
 8002ad2:	68f8      	ldr	r0, [r7, #12]
 8002ad4:	f000 f884 	bl	8002be0 <I2C_WaitOnFlagUntilTimeout>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d001      	beq.n	8002ae2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e000      	b.n	8002ae4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002ae2:	2300      	movs	r3, #0
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	3710      	adds	r7, #16
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}
 8002aec:	80002000 	.word	0x80002000

08002af0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b086      	sub	sp, #24
 8002af4:	af02      	add	r7, sp, #8
 8002af6:	60f8      	str	r0, [r7, #12]
 8002af8:	4608      	mov	r0, r1
 8002afa:	4611      	mov	r1, r2
 8002afc:	461a      	mov	r2, r3
 8002afe:	4603      	mov	r3, r0
 8002b00:	817b      	strh	r3, [r7, #10]
 8002b02:	460b      	mov	r3, r1
 8002b04:	813b      	strh	r3, [r7, #8]
 8002b06:	4613      	mov	r3, r2
 8002b08:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002b0a:	88fb      	ldrh	r3, [r7, #6]
 8002b0c:	b2da      	uxtb	r2, r3
 8002b0e:	8979      	ldrh	r1, [r7, #10]
 8002b10:	4b20      	ldr	r3, [pc, #128]	; (8002b94 <I2C_RequestMemoryRead+0xa4>)
 8002b12:	9300      	str	r3, [sp, #0]
 8002b14:	2300      	movs	r3, #0
 8002b16:	68f8      	ldr	r0, [r7, #12]
 8002b18:	f000 fa26 	bl	8002f68 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b1c:	69fa      	ldr	r2, [r7, #28]
 8002b1e:	69b9      	ldr	r1, [r7, #24]
 8002b20:	68f8      	ldr	r0, [r7, #12]
 8002b22:	f000 f8b6 	bl	8002c92 <I2C_WaitOnTXISFlagUntilTimeout>
 8002b26:	4603      	mov	r3, r0
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d001      	beq.n	8002b30 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	e02c      	b.n	8002b8a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002b30:	88fb      	ldrh	r3, [r7, #6]
 8002b32:	2b01      	cmp	r3, #1
 8002b34:	d105      	bne.n	8002b42 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002b36:	893b      	ldrh	r3, [r7, #8]
 8002b38:	b2da      	uxtb	r2, r3
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	629a      	str	r2, [r3, #40]	; 0x28
 8002b40:	e015      	b.n	8002b6e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002b42:	893b      	ldrh	r3, [r7, #8]
 8002b44:	0a1b      	lsrs	r3, r3, #8
 8002b46:	b29b      	uxth	r3, r3
 8002b48:	b2da      	uxtb	r2, r3
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b50:	69fa      	ldr	r2, [r7, #28]
 8002b52:	69b9      	ldr	r1, [r7, #24]
 8002b54:	68f8      	ldr	r0, [r7, #12]
 8002b56:	f000 f89c 	bl	8002c92 <I2C_WaitOnTXISFlagUntilTimeout>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d001      	beq.n	8002b64 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002b60:	2301      	movs	r3, #1
 8002b62:	e012      	b.n	8002b8a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002b64:	893b      	ldrh	r3, [r7, #8]
 8002b66:	b2da      	uxtb	r2, r3
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002b6e:	69fb      	ldr	r3, [r7, #28]
 8002b70:	9300      	str	r3, [sp, #0]
 8002b72:	69bb      	ldr	r3, [r7, #24]
 8002b74:	2200      	movs	r2, #0
 8002b76:	2140      	movs	r1, #64	; 0x40
 8002b78:	68f8      	ldr	r0, [r7, #12]
 8002b7a:	f000 f831 	bl	8002be0 <I2C_WaitOnFlagUntilTimeout>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d001      	beq.n	8002b88 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002b84:	2301      	movs	r3, #1
 8002b86:	e000      	b.n	8002b8a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002b88:	2300      	movs	r3, #0
}
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	3710      	adds	r7, #16
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd80      	pop	{r7, pc}
 8002b92:	bf00      	nop
 8002b94:	80002000 	.word	0x80002000

08002b98 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b083      	sub	sp, #12
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	699b      	ldr	r3, [r3, #24]
 8002ba6:	f003 0302 	and.w	r3, r3, #2
 8002baa:	2b02      	cmp	r3, #2
 8002bac:	d103      	bne.n	8002bb6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	699b      	ldr	r3, [r3, #24]
 8002bbc:	f003 0301 	and.w	r3, r3, #1
 8002bc0:	2b01      	cmp	r3, #1
 8002bc2:	d007      	beq.n	8002bd4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	699a      	ldr	r2, [r3, #24]
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f042 0201 	orr.w	r2, r2, #1
 8002bd2:	619a      	str	r2, [r3, #24]
  }
}
 8002bd4:	bf00      	nop
 8002bd6:	370c      	adds	r7, #12
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bde:	4770      	bx	lr

08002be0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b084      	sub	sp, #16
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	60f8      	str	r0, [r7, #12]
 8002be8:	60b9      	str	r1, [r7, #8]
 8002bea:	603b      	str	r3, [r7, #0]
 8002bec:	4613      	mov	r3, r2
 8002bee:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002bf0:	e03b      	b.n	8002c6a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002bf2:	69ba      	ldr	r2, [r7, #24]
 8002bf4:	6839      	ldr	r1, [r7, #0]
 8002bf6:	68f8      	ldr	r0, [r7, #12]
 8002bf8:	f000 f8d6 	bl	8002da8 <I2C_IsErrorOccurred>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d001      	beq.n	8002c06 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	e041      	b.n	8002c8a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c0c:	d02d      	beq.n	8002c6a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c0e:	f7ff f851 	bl	8001cb4 <HAL_GetTick>
 8002c12:	4602      	mov	r2, r0
 8002c14:	69bb      	ldr	r3, [r7, #24]
 8002c16:	1ad3      	subs	r3, r2, r3
 8002c18:	683a      	ldr	r2, [r7, #0]
 8002c1a:	429a      	cmp	r2, r3
 8002c1c:	d302      	bcc.n	8002c24 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d122      	bne.n	8002c6a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	699a      	ldr	r2, [r3, #24]
 8002c2a:	68bb      	ldr	r3, [r7, #8]
 8002c2c:	4013      	ands	r3, r2
 8002c2e:	68ba      	ldr	r2, [r7, #8]
 8002c30:	429a      	cmp	r2, r3
 8002c32:	bf0c      	ite	eq
 8002c34:	2301      	moveq	r3, #1
 8002c36:	2300      	movne	r3, #0
 8002c38:	b2db      	uxtb	r3, r3
 8002c3a:	461a      	mov	r2, r3
 8002c3c:	79fb      	ldrb	r3, [r7, #7]
 8002c3e:	429a      	cmp	r2, r3
 8002c40:	d113      	bne.n	8002c6a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c46:	f043 0220 	orr.w	r2, r3, #32
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	2220      	movs	r2, #32
 8002c52:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	2200      	movs	r2, #0
 8002c62:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8002c66:	2301      	movs	r3, #1
 8002c68:	e00f      	b.n	8002c8a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	699a      	ldr	r2, [r3, #24]
 8002c70:	68bb      	ldr	r3, [r7, #8]
 8002c72:	4013      	ands	r3, r2
 8002c74:	68ba      	ldr	r2, [r7, #8]
 8002c76:	429a      	cmp	r2, r3
 8002c78:	bf0c      	ite	eq
 8002c7a:	2301      	moveq	r3, #1
 8002c7c:	2300      	movne	r3, #0
 8002c7e:	b2db      	uxtb	r3, r3
 8002c80:	461a      	mov	r2, r3
 8002c82:	79fb      	ldrb	r3, [r7, #7]
 8002c84:	429a      	cmp	r2, r3
 8002c86:	d0b4      	beq.n	8002bf2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002c88:	2300      	movs	r3, #0
}
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	3710      	adds	r7, #16
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}

08002c92 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002c92:	b580      	push	{r7, lr}
 8002c94:	b084      	sub	sp, #16
 8002c96:	af00      	add	r7, sp, #0
 8002c98:	60f8      	str	r0, [r7, #12]
 8002c9a:	60b9      	str	r1, [r7, #8]
 8002c9c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002c9e:	e033      	b.n	8002d08 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ca0:	687a      	ldr	r2, [r7, #4]
 8002ca2:	68b9      	ldr	r1, [r7, #8]
 8002ca4:	68f8      	ldr	r0, [r7, #12]
 8002ca6:	f000 f87f 	bl	8002da8 <I2C_IsErrorOccurred>
 8002caa:	4603      	mov	r3, r0
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d001      	beq.n	8002cb4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	e031      	b.n	8002d18 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cb4:	68bb      	ldr	r3, [r7, #8]
 8002cb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cba:	d025      	beq.n	8002d08 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cbc:	f7fe fffa 	bl	8001cb4 <HAL_GetTick>
 8002cc0:	4602      	mov	r2, r0
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	1ad3      	subs	r3, r2, r3
 8002cc6:	68ba      	ldr	r2, [r7, #8]
 8002cc8:	429a      	cmp	r2, r3
 8002cca:	d302      	bcc.n	8002cd2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002ccc:	68bb      	ldr	r3, [r7, #8]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d11a      	bne.n	8002d08 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	699b      	ldr	r3, [r3, #24]
 8002cd8:	f003 0302 	and.w	r3, r3, #2
 8002cdc:	2b02      	cmp	r3, #2
 8002cde:	d013      	beq.n	8002d08 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ce4:	f043 0220 	orr.w	r2, r3, #32
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	2220      	movs	r2, #32
 8002cf0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	2200      	movs	r2, #0
 8002d00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002d04:	2301      	movs	r3, #1
 8002d06:	e007      	b.n	8002d18 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	699b      	ldr	r3, [r3, #24]
 8002d0e:	f003 0302 	and.w	r3, r3, #2
 8002d12:	2b02      	cmp	r3, #2
 8002d14:	d1c4      	bne.n	8002ca0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002d16:	2300      	movs	r3, #0
}
 8002d18:	4618      	mov	r0, r3
 8002d1a:	3710      	adds	r7, #16
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bd80      	pop	{r7, pc}

08002d20 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b084      	sub	sp, #16
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	60f8      	str	r0, [r7, #12]
 8002d28:	60b9      	str	r1, [r7, #8]
 8002d2a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d2c:	e02f      	b.n	8002d8e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d2e:	687a      	ldr	r2, [r7, #4]
 8002d30:	68b9      	ldr	r1, [r7, #8]
 8002d32:	68f8      	ldr	r0, [r7, #12]
 8002d34:	f000 f838 	bl	8002da8 <I2C_IsErrorOccurred>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d001      	beq.n	8002d42 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	e02d      	b.n	8002d9e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d42:	f7fe ffb7 	bl	8001cb4 <HAL_GetTick>
 8002d46:	4602      	mov	r2, r0
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	1ad3      	subs	r3, r2, r3
 8002d4c:	68ba      	ldr	r2, [r7, #8]
 8002d4e:	429a      	cmp	r2, r3
 8002d50:	d302      	bcc.n	8002d58 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002d52:	68bb      	ldr	r3, [r7, #8]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d11a      	bne.n	8002d8e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	699b      	ldr	r3, [r3, #24]
 8002d5e:	f003 0320 	and.w	r3, r3, #32
 8002d62:	2b20      	cmp	r3, #32
 8002d64:	d013      	beq.n	8002d8e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d6a:	f043 0220 	orr.w	r2, r3, #32
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	2220      	movs	r2, #32
 8002d76:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	2200      	movs	r2, #0
 8002d86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	e007      	b.n	8002d9e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	699b      	ldr	r3, [r3, #24]
 8002d94:	f003 0320 	and.w	r3, r3, #32
 8002d98:	2b20      	cmp	r3, #32
 8002d9a:	d1c8      	bne.n	8002d2e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002d9c:	2300      	movs	r3, #0
}
 8002d9e:	4618      	mov	r0, r3
 8002da0:	3710      	adds	r7, #16
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}
	...

08002da8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b08a      	sub	sp, #40	; 0x28
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	60f8      	str	r0, [r7, #12]
 8002db0:	60b9      	str	r1, [r7, #8]
 8002db2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002db4:	2300      	movs	r3, #0
 8002db6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	699b      	ldr	r3, [r3, #24]
 8002dc0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002dca:	69bb      	ldr	r3, [r7, #24]
 8002dcc:	f003 0310 	and.w	r3, r3, #16
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d068      	beq.n	8002ea6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	2210      	movs	r2, #16
 8002dda:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002ddc:	e049      	b.n	8002e72 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002dde:	68bb      	ldr	r3, [r7, #8]
 8002de0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002de4:	d045      	beq.n	8002e72 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002de6:	f7fe ff65 	bl	8001cb4 <HAL_GetTick>
 8002dea:	4602      	mov	r2, r0
 8002dec:	69fb      	ldr	r3, [r7, #28]
 8002dee:	1ad3      	subs	r3, r2, r3
 8002df0:	68ba      	ldr	r2, [r7, #8]
 8002df2:	429a      	cmp	r2, r3
 8002df4:	d302      	bcc.n	8002dfc <I2C_IsErrorOccurred+0x54>
 8002df6:	68bb      	ldr	r3, [r7, #8]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d13a      	bne.n	8002e72 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e06:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002e0e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	699b      	ldr	r3, [r3, #24]
 8002e16:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002e1a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002e1e:	d121      	bne.n	8002e64 <I2C_IsErrorOccurred+0xbc>
 8002e20:	697b      	ldr	r3, [r7, #20]
 8002e22:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002e26:	d01d      	beq.n	8002e64 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002e28:	7cfb      	ldrb	r3, [r7, #19]
 8002e2a:	2b20      	cmp	r3, #32
 8002e2c:	d01a      	beq.n	8002e64 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	685a      	ldr	r2, [r3, #4]
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002e3c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002e3e:	f7fe ff39 	bl	8001cb4 <HAL_GetTick>
 8002e42:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002e44:	e00e      	b.n	8002e64 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002e46:	f7fe ff35 	bl	8001cb4 <HAL_GetTick>
 8002e4a:	4602      	mov	r2, r0
 8002e4c:	69fb      	ldr	r3, [r7, #28]
 8002e4e:	1ad3      	subs	r3, r2, r3
 8002e50:	2b19      	cmp	r3, #25
 8002e52:	d907      	bls.n	8002e64 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002e54:	6a3b      	ldr	r3, [r7, #32]
 8002e56:	f043 0320 	orr.w	r3, r3, #32
 8002e5a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8002e62:	e006      	b.n	8002e72 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	699b      	ldr	r3, [r3, #24]
 8002e6a:	f003 0320 	and.w	r3, r3, #32
 8002e6e:	2b20      	cmp	r3, #32
 8002e70:	d1e9      	bne.n	8002e46 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	699b      	ldr	r3, [r3, #24]
 8002e78:	f003 0320 	and.w	r3, r3, #32
 8002e7c:	2b20      	cmp	r3, #32
 8002e7e:	d003      	beq.n	8002e88 <I2C_IsErrorOccurred+0xe0>
 8002e80:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d0aa      	beq.n	8002dde <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002e88:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d103      	bne.n	8002e98 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	2220      	movs	r2, #32
 8002e96:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002e98:	6a3b      	ldr	r3, [r7, #32]
 8002e9a:	f043 0304 	orr.w	r3, r3, #4
 8002e9e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	699b      	ldr	r3, [r3, #24]
 8002eac:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002eae:	69bb      	ldr	r3, [r7, #24]
 8002eb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d00b      	beq.n	8002ed0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002eb8:	6a3b      	ldr	r3, [r7, #32]
 8002eba:	f043 0301 	orr.w	r3, r3, #1
 8002ebe:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002ec8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002ed0:	69bb      	ldr	r3, [r7, #24]
 8002ed2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d00b      	beq.n	8002ef2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002eda:	6a3b      	ldr	r3, [r7, #32]
 8002edc:	f043 0308 	orr.w	r3, r3, #8
 8002ee0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002eea:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002eec:	2301      	movs	r3, #1
 8002eee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002ef2:	69bb      	ldr	r3, [r7, #24]
 8002ef4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d00b      	beq.n	8002f14 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002efc:	6a3b      	ldr	r3, [r7, #32]
 8002efe:	f043 0302 	orr.w	r3, r3, #2
 8002f02:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002f0c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002f0e:	2301      	movs	r3, #1
 8002f10:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002f14:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d01c      	beq.n	8002f56 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002f1c:	68f8      	ldr	r0, [r7, #12]
 8002f1e:	f7ff fe3b 	bl	8002b98 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	6859      	ldr	r1, [r3, #4]
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681a      	ldr	r2, [r3, #0]
 8002f2c:	4b0d      	ldr	r3, [pc, #52]	; (8002f64 <I2C_IsErrorOccurred+0x1bc>)
 8002f2e:	400b      	ands	r3, r1
 8002f30:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002f36:	6a3b      	ldr	r3, [r7, #32]
 8002f38:	431a      	orrs	r2, r3
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	2220      	movs	r2, #32
 8002f42:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	2200      	movs	r2, #0
 8002f4a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	2200      	movs	r2, #0
 8002f52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8002f56:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	3728      	adds	r7, #40	; 0x28
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}
 8002f62:	bf00      	nop
 8002f64:	fe00e800 	.word	0xfe00e800

08002f68 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	b087      	sub	sp, #28
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	60f8      	str	r0, [r7, #12]
 8002f70:	607b      	str	r3, [r7, #4]
 8002f72:	460b      	mov	r3, r1
 8002f74:	817b      	strh	r3, [r7, #10]
 8002f76:	4613      	mov	r3, r2
 8002f78:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002f7a:	897b      	ldrh	r3, [r7, #10]
 8002f7c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002f80:	7a7b      	ldrb	r3, [r7, #9]
 8002f82:	041b      	lsls	r3, r3, #16
 8002f84:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002f88:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002f8e:	6a3b      	ldr	r3, [r7, #32]
 8002f90:	4313      	orrs	r3, r2
 8002f92:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002f96:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	685a      	ldr	r2, [r3, #4]
 8002f9e:	6a3b      	ldr	r3, [r7, #32]
 8002fa0:	0d5b      	lsrs	r3, r3, #21
 8002fa2:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002fa6:	4b08      	ldr	r3, [pc, #32]	; (8002fc8 <I2C_TransferConfig+0x60>)
 8002fa8:	430b      	orrs	r3, r1
 8002faa:	43db      	mvns	r3, r3
 8002fac:	ea02 0103 	and.w	r1, r2, r3
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	697a      	ldr	r2, [r7, #20]
 8002fb6:	430a      	orrs	r2, r1
 8002fb8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002fba:	bf00      	nop
 8002fbc:	371c      	adds	r7, #28
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc4:	4770      	bx	lr
 8002fc6:	bf00      	nop
 8002fc8:	03ff63ff 	.word	0x03ff63ff

08002fcc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	b083      	sub	sp, #12
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
 8002fd4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002fdc:	b2db      	uxtb	r3, r3
 8002fde:	2b20      	cmp	r3, #32
 8002fe0:	d138      	bne.n	8003054 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002fe8:	2b01      	cmp	r3, #1
 8002fea:	d101      	bne.n	8002ff0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002fec:	2302      	movs	r3, #2
 8002fee:	e032      	b.n	8003056 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2201      	movs	r2, #1
 8002ff4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2224      	movs	r2, #36	; 0x24
 8002ffc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	681a      	ldr	r2, [r3, #0]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f022 0201 	bic.w	r2, r2, #1
 800300e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	681a      	ldr	r2, [r3, #0]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800301e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	6819      	ldr	r1, [r3, #0]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	683a      	ldr	r2, [r7, #0]
 800302c:	430a      	orrs	r2, r1
 800302e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	681a      	ldr	r2, [r3, #0]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f042 0201 	orr.w	r2, r2, #1
 800303e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2220      	movs	r2, #32
 8003044:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2200      	movs	r2, #0
 800304c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003050:	2300      	movs	r3, #0
 8003052:	e000      	b.n	8003056 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003054:	2302      	movs	r3, #2
  }
}
 8003056:	4618      	mov	r0, r3
 8003058:	370c      	adds	r7, #12
 800305a:	46bd      	mov	sp, r7
 800305c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003060:	4770      	bx	lr

08003062 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003062:	b480      	push	{r7}
 8003064:	b085      	sub	sp, #20
 8003066:	af00      	add	r7, sp, #0
 8003068:	6078      	str	r0, [r7, #4]
 800306a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003072:	b2db      	uxtb	r3, r3
 8003074:	2b20      	cmp	r3, #32
 8003076:	d139      	bne.n	80030ec <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800307e:	2b01      	cmp	r3, #1
 8003080:	d101      	bne.n	8003086 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003082:	2302      	movs	r3, #2
 8003084:	e033      	b.n	80030ee <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2201      	movs	r2, #1
 800308a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	2224      	movs	r2, #36	; 0x24
 8003092:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	681a      	ldr	r2, [r3, #0]
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f022 0201 	bic.w	r2, r2, #1
 80030a4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80030b4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	021b      	lsls	r3, r3, #8
 80030ba:	68fa      	ldr	r2, [r7, #12]
 80030bc:	4313      	orrs	r3, r2
 80030be:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	68fa      	ldr	r2, [r7, #12]
 80030c6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	681a      	ldr	r2, [r3, #0]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f042 0201 	orr.w	r2, r2, #1
 80030d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2220      	movs	r2, #32
 80030dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2200      	movs	r2, #0
 80030e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80030e8:	2300      	movs	r3, #0
 80030ea:	e000      	b.n	80030ee <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80030ec:	2302      	movs	r3, #2
  }
}
 80030ee:	4618      	mov	r0, r3
 80030f0:	3714      	adds	r7, #20
 80030f2:	46bd      	mov	sp, r7
 80030f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f8:	4770      	bx	lr
	...

080030fc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80030fc:	b480      	push	{r7}
 80030fe:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003100:	4b04      	ldr	r3, [pc, #16]	; (8003114 <HAL_PWREx_GetVoltageRange+0x18>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003108:	4618      	mov	r0, r3
 800310a:	46bd      	mov	sp, r7
 800310c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003110:	4770      	bx	lr
 8003112:	bf00      	nop
 8003114:	40007000 	.word	0x40007000

08003118 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003118:	b480      	push	{r7}
 800311a:	b085      	sub	sp, #20
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003126:	d130      	bne.n	800318a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003128:	4b23      	ldr	r3, [pc, #140]	; (80031b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003130:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003134:	d038      	beq.n	80031a8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003136:	4b20      	ldr	r3, [pc, #128]	; (80031b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800313e:	4a1e      	ldr	r2, [pc, #120]	; (80031b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003140:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003144:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003146:	4b1d      	ldr	r3, [pc, #116]	; (80031bc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	2232      	movs	r2, #50	; 0x32
 800314c:	fb02 f303 	mul.w	r3, r2, r3
 8003150:	4a1b      	ldr	r2, [pc, #108]	; (80031c0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003152:	fba2 2303 	umull	r2, r3, r2, r3
 8003156:	0c9b      	lsrs	r3, r3, #18
 8003158:	3301      	adds	r3, #1
 800315a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800315c:	e002      	b.n	8003164 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	3b01      	subs	r3, #1
 8003162:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003164:	4b14      	ldr	r3, [pc, #80]	; (80031b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003166:	695b      	ldr	r3, [r3, #20]
 8003168:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800316c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003170:	d102      	bne.n	8003178 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d1f2      	bne.n	800315e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003178:	4b0f      	ldr	r3, [pc, #60]	; (80031b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800317a:	695b      	ldr	r3, [r3, #20]
 800317c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003180:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003184:	d110      	bne.n	80031a8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003186:	2303      	movs	r3, #3
 8003188:	e00f      	b.n	80031aa <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800318a:	4b0b      	ldr	r3, [pc, #44]	; (80031b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003192:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003196:	d007      	beq.n	80031a8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003198:	4b07      	ldr	r3, [pc, #28]	; (80031b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80031a0:	4a05      	ldr	r2, [pc, #20]	; (80031b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031a2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80031a6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80031a8:	2300      	movs	r3, #0
}
 80031aa:	4618      	mov	r0, r3
 80031ac:	3714      	adds	r7, #20
 80031ae:	46bd      	mov	sp, r7
 80031b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b4:	4770      	bx	lr
 80031b6:	bf00      	nop
 80031b8:	40007000 	.word	0x40007000
 80031bc:	20000000 	.word	0x20000000
 80031c0:	431bde83 	.word	0x431bde83

080031c4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b088      	sub	sp, #32
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d101      	bne.n	80031d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80031d2:	2301      	movs	r3, #1
 80031d4:	e3ca      	b.n	800396c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80031d6:	4b97      	ldr	r3, [pc, #604]	; (8003434 <HAL_RCC_OscConfig+0x270>)
 80031d8:	689b      	ldr	r3, [r3, #8]
 80031da:	f003 030c 	and.w	r3, r3, #12
 80031de:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80031e0:	4b94      	ldr	r3, [pc, #592]	; (8003434 <HAL_RCC_OscConfig+0x270>)
 80031e2:	68db      	ldr	r3, [r3, #12]
 80031e4:	f003 0303 	and.w	r3, r3, #3
 80031e8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f003 0310 	and.w	r3, r3, #16
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	f000 80e4 	beq.w	80033c0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80031f8:	69bb      	ldr	r3, [r7, #24]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d007      	beq.n	800320e <HAL_RCC_OscConfig+0x4a>
 80031fe:	69bb      	ldr	r3, [r7, #24]
 8003200:	2b0c      	cmp	r3, #12
 8003202:	f040 808b 	bne.w	800331c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003206:	697b      	ldr	r3, [r7, #20]
 8003208:	2b01      	cmp	r3, #1
 800320a:	f040 8087 	bne.w	800331c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800320e:	4b89      	ldr	r3, [pc, #548]	; (8003434 <HAL_RCC_OscConfig+0x270>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f003 0302 	and.w	r3, r3, #2
 8003216:	2b00      	cmp	r3, #0
 8003218:	d005      	beq.n	8003226 <HAL_RCC_OscConfig+0x62>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	699b      	ldr	r3, [r3, #24]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d101      	bne.n	8003226 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003222:	2301      	movs	r3, #1
 8003224:	e3a2      	b.n	800396c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6a1a      	ldr	r2, [r3, #32]
 800322a:	4b82      	ldr	r3, [pc, #520]	; (8003434 <HAL_RCC_OscConfig+0x270>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f003 0308 	and.w	r3, r3, #8
 8003232:	2b00      	cmp	r3, #0
 8003234:	d004      	beq.n	8003240 <HAL_RCC_OscConfig+0x7c>
 8003236:	4b7f      	ldr	r3, [pc, #508]	; (8003434 <HAL_RCC_OscConfig+0x270>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800323e:	e005      	b.n	800324c <HAL_RCC_OscConfig+0x88>
 8003240:	4b7c      	ldr	r3, [pc, #496]	; (8003434 <HAL_RCC_OscConfig+0x270>)
 8003242:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003246:	091b      	lsrs	r3, r3, #4
 8003248:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800324c:	4293      	cmp	r3, r2
 800324e:	d223      	bcs.n	8003298 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6a1b      	ldr	r3, [r3, #32]
 8003254:	4618      	mov	r0, r3
 8003256:	f000 fd55 	bl	8003d04 <RCC_SetFlashLatencyFromMSIRange>
 800325a:	4603      	mov	r3, r0
 800325c:	2b00      	cmp	r3, #0
 800325e:	d001      	beq.n	8003264 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003260:	2301      	movs	r3, #1
 8003262:	e383      	b.n	800396c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003264:	4b73      	ldr	r3, [pc, #460]	; (8003434 <HAL_RCC_OscConfig+0x270>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4a72      	ldr	r2, [pc, #456]	; (8003434 <HAL_RCC_OscConfig+0x270>)
 800326a:	f043 0308 	orr.w	r3, r3, #8
 800326e:	6013      	str	r3, [r2, #0]
 8003270:	4b70      	ldr	r3, [pc, #448]	; (8003434 <HAL_RCC_OscConfig+0x270>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6a1b      	ldr	r3, [r3, #32]
 800327c:	496d      	ldr	r1, [pc, #436]	; (8003434 <HAL_RCC_OscConfig+0x270>)
 800327e:	4313      	orrs	r3, r2
 8003280:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003282:	4b6c      	ldr	r3, [pc, #432]	; (8003434 <HAL_RCC_OscConfig+0x270>)
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	69db      	ldr	r3, [r3, #28]
 800328e:	021b      	lsls	r3, r3, #8
 8003290:	4968      	ldr	r1, [pc, #416]	; (8003434 <HAL_RCC_OscConfig+0x270>)
 8003292:	4313      	orrs	r3, r2
 8003294:	604b      	str	r3, [r1, #4]
 8003296:	e025      	b.n	80032e4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003298:	4b66      	ldr	r3, [pc, #408]	; (8003434 <HAL_RCC_OscConfig+0x270>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4a65      	ldr	r2, [pc, #404]	; (8003434 <HAL_RCC_OscConfig+0x270>)
 800329e:	f043 0308 	orr.w	r3, r3, #8
 80032a2:	6013      	str	r3, [r2, #0]
 80032a4:	4b63      	ldr	r3, [pc, #396]	; (8003434 <HAL_RCC_OscConfig+0x270>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6a1b      	ldr	r3, [r3, #32]
 80032b0:	4960      	ldr	r1, [pc, #384]	; (8003434 <HAL_RCC_OscConfig+0x270>)
 80032b2:	4313      	orrs	r3, r2
 80032b4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80032b6:	4b5f      	ldr	r3, [pc, #380]	; (8003434 <HAL_RCC_OscConfig+0x270>)
 80032b8:	685b      	ldr	r3, [r3, #4]
 80032ba:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	69db      	ldr	r3, [r3, #28]
 80032c2:	021b      	lsls	r3, r3, #8
 80032c4:	495b      	ldr	r1, [pc, #364]	; (8003434 <HAL_RCC_OscConfig+0x270>)
 80032c6:	4313      	orrs	r3, r2
 80032c8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80032ca:	69bb      	ldr	r3, [r7, #24]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d109      	bne.n	80032e4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6a1b      	ldr	r3, [r3, #32]
 80032d4:	4618      	mov	r0, r3
 80032d6:	f000 fd15 	bl	8003d04 <RCC_SetFlashLatencyFromMSIRange>
 80032da:	4603      	mov	r3, r0
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d001      	beq.n	80032e4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80032e0:	2301      	movs	r3, #1
 80032e2:	e343      	b.n	800396c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80032e4:	f000 fc4a 	bl	8003b7c <HAL_RCC_GetSysClockFreq>
 80032e8:	4602      	mov	r2, r0
 80032ea:	4b52      	ldr	r3, [pc, #328]	; (8003434 <HAL_RCC_OscConfig+0x270>)
 80032ec:	689b      	ldr	r3, [r3, #8]
 80032ee:	091b      	lsrs	r3, r3, #4
 80032f0:	f003 030f 	and.w	r3, r3, #15
 80032f4:	4950      	ldr	r1, [pc, #320]	; (8003438 <HAL_RCC_OscConfig+0x274>)
 80032f6:	5ccb      	ldrb	r3, [r1, r3]
 80032f8:	f003 031f 	and.w	r3, r3, #31
 80032fc:	fa22 f303 	lsr.w	r3, r2, r3
 8003300:	4a4e      	ldr	r2, [pc, #312]	; (800343c <HAL_RCC_OscConfig+0x278>)
 8003302:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003304:	4b4e      	ldr	r3, [pc, #312]	; (8003440 <HAL_RCC_OscConfig+0x27c>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4618      	mov	r0, r3
 800330a:	f7fe fc83 	bl	8001c14 <HAL_InitTick>
 800330e:	4603      	mov	r3, r0
 8003310:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003312:	7bfb      	ldrb	r3, [r7, #15]
 8003314:	2b00      	cmp	r3, #0
 8003316:	d052      	beq.n	80033be <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003318:	7bfb      	ldrb	r3, [r7, #15]
 800331a:	e327      	b.n	800396c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	699b      	ldr	r3, [r3, #24]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d032      	beq.n	800338a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003324:	4b43      	ldr	r3, [pc, #268]	; (8003434 <HAL_RCC_OscConfig+0x270>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a42      	ldr	r2, [pc, #264]	; (8003434 <HAL_RCC_OscConfig+0x270>)
 800332a:	f043 0301 	orr.w	r3, r3, #1
 800332e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003330:	f7fe fcc0 	bl	8001cb4 <HAL_GetTick>
 8003334:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003336:	e008      	b.n	800334a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003338:	f7fe fcbc 	bl	8001cb4 <HAL_GetTick>
 800333c:	4602      	mov	r2, r0
 800333e:	693b      	ldr	r3, [r7, #16]
 8003340:	1ad3      	subs	r3, r2, r3
 8003342:	2b02      	cmp	r3, #2
 8003344:	d901      	bls.n	800334a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003346:	2303      	movs	r3, #3
 8003348:	e310      	b.n	800396c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800334a:	4b3a      	ldr	r3, [pc, #232]	; (8003434 <HAL_RCC_OscConfig+0x270>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f003 0302 	and.w	r3, r3, #2
 8003352:	2b00      	cmp	r3, #0
 8003354:	d0f0      	beq.n	8003338 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003356:	4b37      	ldr	r3, [pc, #220]	; (8003434 <HAL_RCC_OscConfig+0x270>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4a36      	ldr	r2, [pc, #216]	; (8003434 <HAL_RCC_OscConfig+0x270>)
 800335c:	f043 0308 	orr.w	r3, r3, #8
 8003360:	6013      	str	r3, [r2, #0]
 8003362:	4b34      	ldr	r3, [pc, #208]	; (8003434 <HAL_RCC_OscConfig+0x270>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6a1b      	ldr	r3, [r3, #32]
 800336e:	4931      	ldr	r1, [pc, #196]	; (8003434 <HAL_RCC_OscConfig+0x270>)
 8003370:	4313      	orrs	r3, r2
 8003372:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003374:	4b2f      	ldr	r3, [pc, #188]	; (8003434 <HAL_RCC_OscConfig+0x270>)
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	69db      	ldr	r3, [r3, #28]
 8003380:	021b      	lsls	r3, r3, #8
 8003382:	492c      	ldr	r1, [pc, #176]	; (8003434 <HAL_RCC_OscConfig+0x270>)
 8003384:	4313      	orrs	r3, r2
 8003386:	604b      	str	r3, [r1, #4]
 8003388:	e01a      	b.n	80033c0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800338a:	4b2a      	ldr	r3, [pc, #168]	; (8003434 <HAL_RCC_OscConfig+0x270>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	4a29      	ldr	r2, [pc, #164]	; (8003434 <HAL_RCC_OscConfig+0x270>)
 8003390:	f023 0301 	bic.w	r3, r3, #1
 8003394:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003396:	f7fe fc8d 	bl	8001cb4 <HAL_GetTick>
 800339a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800339c:	e008      	b.n	80033b0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800339e:	f7fe fc89 	bl	8001cb4 <HAL_GetTick>
 80033a2:	4602      	mov	r2, r0
 80033a4:	693b      	ldr	r3, [r7, #16]
 80033a6:	1ad3      	subs	r3, r2, r3
 80033a8:	2b02      	cmp	r3, #2
 80033aa:	d901      	bls.n	80033b0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80033ac:	2303      	movs	r3, #3
 80033ae:	e2dd      	b.n	800396c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80033b0:	4b20      	ldr	r3, [pc, #128]	; (8003434 <HAL_RCC_OscConfig+0x270>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f003 0302 	and.w	r3, r3, #2
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d1f0      	bne.n	800339e <HAL_RCC_OscConfig+0x1da>
 80033bc:	e000      	b.n	80033c0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80033be:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f003 0301 	and.w	r3, r3, #1
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d074      	beq.n	80034b6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80033cc:	69bb      	ldr	r3, [r7, #24]
 80033ce:	2b08      	cmp	r3, #8
 80033d0:	d005      	beq.n	80033de <HAL_RCC_OscConfig+0x21a>
 80033d2:	69bb      	ldr	r3, [r7, #24]
 80033d4:	2b0c      	cmp	r3, #12
 80033d6:	d10e      	bne.n	80033f6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80033d8:	697b      	ldr	r3, [r7, #20]
 80033da:	2b03      	cmp	r3, #3
 80033dc:	d10b      	bne.n	80033f6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033de:	4b15      	ldr	r3, [pc, #84]	; (8003434 <HAL_RCC_OscConfig+0x270>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d064      	beq.n	80034b4 <HAL_RCC_OscConfig+0x2f0>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d160      	bne.n	80034b4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80033f2:	2301      	movs	r3, #1
 80033f4:	e2ba      	b.n	800396c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	685b      	ldr	r3, [r3, #4]
 80033fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033fe:	d106      	bne.n	800340e <HAL_RCC_OscConfig+0x24a>
 8003400:	4b0c      	ldr	r3, [pc, #48]	; (8003434 <HAL_RCC_OscConfig+0x270>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a0b      	ldr	r2, [pc, #44]	; (8003434 <HAL_RCC_OscConfig+0x270>)
 8003406:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800340a:	6013      	str	r3, [r2, #0]
 800340c:	e026      	b.n	800345c <HAL_RCC_OscConfig+0x298>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	685b      	ldr	r3, [r3, #4]
 8003412:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003416:	d115      	bne.n	8003444 <HAL_RCC_OscConfig+0x280>
 8003418:	4b06      	ldr	r3, [pc, #24]	; (8003434 <HAL_RCC_OscConfig+0x270>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a05      	ldr	r2, [pc, #20]	; (8003434 <HAL_RCC_OscConfig+0x270>)
 800341e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003422:	6013      	str	r3, [r2, #0]
 8003424:	4b03      	ldr	r3, [pc, #12]	; (8003434 <HAL_RCC_OscConfig+0x270>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4a02      	ldr	r2, [pc, #8]	; (8003434 <HAL_RCC_OscConfig+0x270>)
 800342a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800342e:	6013      	str	r3, [r2, #0]
 8003430:	e014      	b.n	800345c <HAL_RCC_OscConfig+0x298>
 8003432:	bf00      	nop
 8003434:	40021000 	.word	0x40021000
 8003438:	0800a0c0 	.word	0x0800a0c0
 800343c:	20000000 	.word	0x20000000
 8003440:	20000004 	.word	0x20000004
 8003444:	4ba0      	ldr	r3, [pc, #640]	; (80036c8 <HAL_RCC_OscConfig+0x504>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a9f      	ldr	r2, [pc, #636]	; (80036c8 <HAL_RCC_OscConfig+0x504>)
 800344a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800344e:	6013      	str	r3, [r2, #0]
 8003450:	4b9d      	ldr	r3, [pc, #628]	; (80036c8 <HAL_RCC_OscConfig+0x504>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a9c      	ldr	r2, [pc, #624]	; (80036c8 <HAL_RCC_OscConfig+0x504>)
 8003456:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800345a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d013      	beq.n	800348c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003464:	f7fe fc26 	bl	8001cb4 <HAL_GetTick>
 8003468:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800346a:	e008      	b.n	800347e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800346c:	f7fe fc22 	bl	8001cb4 <HAL_GetTick>
 8003470:	4602      	mov	r2, r0
 8003472:	693b      	ldr	r3, [r7, #16]
 8003474:	1ad3      	subs	r3, r2, r3
 8003476:	2b64      	cmp	r3, #100	; 0x64
 8003478:	d901      	bls.n	800347e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800347a:	2303      	movs	r3, #3
 800347c:	e276      	b.n	800396c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800347e:	4b92      	ldr	r3, [pc, #584]	; (80036c8 <HAL_RCC_OscConfig+0x504>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003486:	2b00      	cmp	r3, #0
 8003488:	d0f0      	beq.n	800346c <HAL_RCC_OscConfig+0x2a8>
 800348a:	e014      	b.n	80034b6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800348c:	f7fe fc12 	bl	8001cb4 <HAL_GetTick>
 8003490:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003492:	e008      	b.n	80034a6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003494:	f7fe fc0e 	bl	8001cb4 <HAL_GetTick>
 8003498:	4602      	mov	r2, r0
 800349a:	693b      	ldr	r3, [r7, #16]
 800349c:	1ad3      	subs	r3, r2, r3
 800349e:	2b64      	cmp	r3, #100	; 0x64
 80034a0:	d901      	bls.n	80034a6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80034a2:	2303      	movs	r3, #3
 80034a4:	e262      	b.n	800396c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80034a6:	4b88      	ldr	r3, [pc, #544]	; (80036c8 <HAL_RCC_OscConfig+0x504>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d1f0      	bne.n	8003494 <HAL_RCC_OscConfig+0x2d0>
 80034b2:	e000      	b.n	80034b6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f003 0302 	and.w	r3, r3, #2
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d060      	beq.n	8003584 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80034c2:	69bb      	ldr	r3, [r7, #24]
 80034c4:	2b04      	cmp	r3, #4
 80034c6:	d005      	beq.n	80034d4 <HAL_RCC_OscConfig+0x310>
 80034c8:	69bb      	ldr	r3, [r7, #24]
 80034ca:	2b0c      	cmp	r3, #12
 80034cc:	d119      	bne.n	8003502 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80034ce:	697b      	ldr	r3, [r7, #20]
 80034d0:	2b02      	cmp	r3, #2
 80034d2:	d116      	bne.n	8003502 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80034d4:	4b7c      	ldr	r3, [pc, #496]	; (80036c8 <HAL_RCC_OscConfig+0x504>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d005      	beq.n	80034ec <HAL_RCC_OscConfig+0x328>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	68db      	ldr	r3, [r3, #12]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d101      	bne.n	80034ec <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80034e8:	2301      	movs	r3, #1
 80034ea:	e23f      	b.n	800396c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034ec:	4b76      	ldr	r3, [pc, #472]	; (80036c8 <HAL_RCC_OscConfig+0x504>)
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	691b      	ldr	r3, [r3, #16]
 80034f8:	061b      	lsls	r3, r3, #24
 80034fa:	4973      	ldr	r1, [pc, #460]	; (80036c8 <HAL_RCC_OscConfig+0x504>)
 80034fc:	4313      	orrs	r3, r2
 80034fe:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003500:	e040      	b.n	8003584 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	68db      	ldr	r3, [r3, #12]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d023      	beq.n	8003552 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800350a:	4b6f      	ldr	r3, [pc, #444]	; (80036c8 <HAL_RCC_OscConfig+0x504>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	4a6e      	ldr	r2, [pc, #440]	; (80036c8 <HAL_RCC_OscConfig+0x504>)
 8003510:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003514:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003516:	f7fe fbcd 	bl	8001cb4 <HAL_GetTick>
 800351a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800351c:	e008      	b.n	8003530 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800351e:	f7fe fbc9 	bl	8001cb4 <HAL_GetTick>
 8003522:	4602      	mov	r2, r0
 8003524:	693b      	ldr	r3, [r7, #16]
 8003526:	1ad3      	subs	r3, r2, r3
 8003528:	2b02      	cmp	r3, #2
 800352a:	d901      	bls.n	8003530 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800352c:	2303      	movs	r3, #3
 800352e:	e21d      	b.n	800396c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003530:	4b65      	ldr	r3, [pc, #404]	; (80036c8 <HAL_RCC_OscConfig+0x504>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003538:	2b00      	cmp	r3, #0
 800353a:	d0f0      	beq.n	800351e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800353c:	4b62      	ldr	r3, [pc, #392]	; (80036c8 <HAL_RCC_OscConfig+0x504>)
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	691b      	ldr	r3, [r3, #16]
 8003548:	061b      	lsls	r3, r3, #24
 800354a:	495f      	ldr	r1, [pc, #380]	; (80036c8 <HAL_RCC_OscConfig+0x504>)
 800354c:	4313      	orrs	r3, r2
 800354e:	604b      	str	r3, [r1, #4]
 8003550:	e018      	b.n	8003584 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003552:	4b5d      	ldr	r3, [pc, #372]	; (80036c8 <HAL_RCC_OscConfig+0x504>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a5c      	ldr	r2, [pc, #368]	; (80036c8 <HAL_RCC_OscConfig+0x504>)
 8003558:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800355c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800355e:	f7fe fba9 	bl	8001cb4 <HAL_GetTick>
 8003562:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003564:	e008      	b.n	8003578 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003566:	f7fe fba5 	bl	8001cb4 <HAL_GetTick>
 800356a:	4602      	mov	r2, r0
 800356c:	693b      	ldr	r3, [r7, #16]
 800356e:	1ad3      	subs	r3, r2, r3
 8003570:	2b02      	cmp	r3, #2
 8003572:	d901      	bls.n	8003578 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003574:	2303      	movs	r3, #3
 8003576:	e1f9      	b.n	800396c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003578:	4b53      	ldr	r3, [pc, #332]	; (80036c8 <HAL_RCC_OscConfig+0x504>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003580:	2b00      	cmp	r3, #0
 8003582:	d1f0      	bne.n	8003566 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f003 0308 	and.w	r3, r3, #8
 800358c:	2b00      	cmp	r3, #0
 800358e:	d03c      	beq.n	800360a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	695b      	ldr	r3, [r3, #20]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d01c      	beq.n	80035d2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003598:	4b4b      	ldr	r3, [pc, #300]	; (80036c8 <HAL_RCC_OscConfig+0x504>)
 800359a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800359e:	4a4a      	ldr	r2, [pc, #296]	; (80036c8 <HAL_RCC_OscConfig+0x504>)
 80035a0:	f043 0301 	orr.w	r3, r3, #1
 80035a4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035a8:	f7fe fb84 	bl	8001cb4 <HAL_GetTick>
 80035ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80035ae:	e008      	b.n	80035c2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035b0:	f7fe fb80 	bl	8001cb4 <HAL_GetTick>
 80035b4:	4602      	mov	r2, r0
 80035b6:	693b      	ldr	r3, [r7, #16]
 80035b8:	1ad3      	subs	r3, r2, r3
 80035ba:	2b02      	cmp	r3, #2
 80035bc:	d901      	bls.n	80035c2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80035be:	2303      	movs	r3, #3
 80035c0:	e1d4      	b.n	800396c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80035c2:	4b41      	ldr	r3, [pc, #260]	; (80036c8 <HAL_RCC_OscConfig+0x504>)
 80035c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80035c8:	f003 0302 	and.w	r3, r3, #2
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d0ef      	beq.n	80035b0 <HAL_RCC_OscConfig+0x3ec>
 80035d0:	e01b      	b.n	800360a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035d2:	4b3d      	ldr	r3, [pc, #244]	; (80036c8 <HAL_RCC_OscConfig+0x504>)
 80035d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80035d8:	4a3b      	ldr	r2, [pc, #236]	; (80036c8 <HAL_RCC_OscConfig+0x504>)
 80035da:	f023 0301 	bic.w	r3, r3, #1
 80035de:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035e2:	f7fe fb67 	bl	8001cb4 <HAL_GetTick>
 80035e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80035e8:	e008      	b.n	80035fc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035ea:	f7fe fb63 	bl	8001cb4 <HAL_GetTick>
 80035ee:	4602      	mov	r2, r0
 80035f0:	693b      	ldr	r3, [r7, #16]
 80035f2:	1ad3      	subs	r3, r2, r3
 80035f4:	2b02      	cmp	r3, #2
 80035f6:	d901      	bls.n	80035fc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80035f8:	2303      	movs	r3, #3
 80035fa:	e1b7      	b.n	800396c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80035fc:	4b32      	ldr	r3, [pc, #200]	; (80036c8 <HAL_RCC_OscConfig+0x504>)
 80035fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003602:	f003 0302 	and.w	r3, r3, #2
 8003606:	2b00      	cmp	r3, #0
 8003608:	d1ef      	bne.n	80035ea <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f003 0304 	and.w	r3, r3, #4
 8003612:	2b00      	cmp	r3, #0
 8003614:	f000 80a6 	beq.w	8003764 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003618:	2300      	movs	r3, #0
 800361a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800361c:	4b2a      	ldr	r3, [pc, #168]	; (80036c8 <HAL_RCC_OscConfig+0x504>)
 800361e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003620:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003624:	2b00      	cmp	r3, #0
 8003626:	d10d      	bne.n	8003644 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003628:	4b27      	ldr	r3, [pc, #156]	; (80036c8 <HAL_RCC_OscConfig+0x504>)
 800362a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800362c:	4a26      	ldr	r2, [pc, #152]	; (80036c8 <HAL_RCC_OscConfig+0x504>)
 800362e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003632:	6593      	str	r3, [r2, #88]	; 0x58
 8003634:	4b24      	ldr	r3, [pc, #144]	; (80036c8 <HAL_RCC_OscConfig+0x504>)
 8003636:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003638:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800363c:	60bb      	str	r3, [r7, #8]
 800363e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003640:	2301      	movs	r3, #1
 8003642:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003644:	4b21      	ldr	r3, [pc, #132]	; (80036cc <HAL_RCC_OscConfig+0x508>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800364c:	2b00      	cmp	r3, #0
 800364e:	d118      	bne.n	8003682 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003650:	4b1e      	ldr	r3, [pc, #120]	; (80036cc <HAL_RCC_OscConfig+0x508>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	4a1d      	ldr	r2, [pc, #116]	; (80036cc <HAL_RCC_OscConfig+0x508>)
 8003656:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800365a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800365c:	f7fe fb2a 	bl	8001cb4 <HAL_GetTick>
 8003660:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003662:	e008      	b.n	8003676 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003664:	f7fe fb26 	bl	8001cb4 <HAL_GetTick>
 8003668:	4602      	mov	r2, r0
 800366a:	693b      	ldr	r3, [r7, #16]
 800366c:	1ad3      	subs	r3, r2, r3
 800366e:	2b02      	cmp	r3, #2
 8003670:	d901      	bls.n	8003676 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003672:	2303      	movs	r3, #3
 8003674:	e17a      	b.n	800396c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003676:	4b15      	ldr	r3, [pc, #84]	; (80036cc <HAL_RCC_OscConfig+0x508>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800367e:	2b00      	cmp	r3, #0
 8003680:	d0f0      	beq.n	8003664 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	689b      	ldr	r3, [r3, #8]
 8003686:	2b01      	cmp	r3, #1
 8003688:	d108      	bne.n	800369c <HAL_RCC_OscConfig+0x4d8>
 800368a:	4b0f      	ldr	r3, [pc, #60]	; (80036c8 <HAL_RCC_OscConfig+0x504>)
 800368c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003690:	4a0d      	ldr	r2, [pc, #52]	; (80036c8 <HAL_RCC_OscConfig+0x504>)
 8003692:	f043 0301 	orr.w	r3, r3, #1
 8003696:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800369a:	e029      	b.n	80036f0 <HAL_RCC_OscConfig+0x52c>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	689b      	ldr	r3, [r3, #8]
 80036a0:	2b05      	cmp	r3, #5
 80036a2:	d115      	bne.n	80036d0 <HAL_RCC_OscConfig+0x50c>
 80036a4:	4b08      	ldr	r3, [pc, #32]	; (80036c8 <HAL_RCC_OscConfig+0x504>)
 80036a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036aa:	4a07      	ldr	r2, [pc, #28]	; (80036c8 <HAL_RCC_OscConfig+0x504>)
 80036ac:	f043 0304 	orr.w	r3, r3, #4
 80036b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80036b4:	4b04      	ldr	r3, [pc, #16]	; (80036c8 <HAL_RCC_OscConfig+0x504>)
 80036b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036ba:	4a03      	ldr	r2, [pc, #12]	; (80036c8 <HAL_RCC_OscConfig+0x504>)
 80036bc:	f043 0301 	orr.w	r3, r3, #1
 80036c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80036c4:	e014      	b.n	80036f0 <HAL_RCC_OscConfig+0x52c>
 80036c6:	bf00      	nop
 80036c8:	40021000 	.word	0x40021000
 80036cc:	40007000 	.word	0x40007000
 80036d0:	4b9c      	ldr	r3, [pc, #624]	; (8003944 <HAL_RCC_OscConfig+0x780>)
 80036d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036d6:	4a9b      	ldr	r2, [pc, #620]	; (8003944 <HAL_RCC_OscConfig+0x780>)
 80036d8:	f023 0301 	bic.w	r3, r3, #1
 80036dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80036e0:	4b98      	ldr	r3, [pc, #608]	; (8003944 <HAL_RCC_OscConfig+0x780>)
 80036e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036e6:	4a97      	ldr	r2, [pc, #604]	; (8003944 <HAL_RCC_OscConfig+0x780>)
 80036e8:	f023 0304 	bic.w	r3, r3, #4
 80036ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	689b      	ldr	r3, [r3, #8]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d016      	beq.n	8003726 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036f8:	f7fe fadc 	bl	8001cb4 <HAL_GetTick>
 80036fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80036fe:	e00a      	b.n	8003716 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003700:	f7fe fad8 	bl	8001cb4 <HAL_GetTick>
 8003704:	4602      	mov	r2, r0
 8003706:	693b      	ldr	r3, [r7, #16]
 8003708:	1ad3      	subs	r3, r2, r3
 800370a:	f241 3288 	movw	r2, #5000	; 0x1388
 800370e:	4293      	cmp	r3, r2
 8003710:	d901      	bls.n	8003716 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003712:	2303      	movs	r3, #3
 8003714:	e12a      	b.n	800396c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003716:	4b8b      	ldr	r3, [pc, #556]	; (8003944 <HAL_RCC_OscConfig+0x780>)
 8003718:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800371c:	f003 0302 	and.w	r3, r3, #2
 8003720:	2b00      	cmp	r3, #0
 8003722:	d0ed      	beq.n	8003700 <HAL_RCC_OscConfig+0x53c>
 8003724:	e015      	b.n	8003752 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003726:	f7fe fac5 	bl	8001cb4 <HAL_GetTick>
 800372a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800372c:	e00a      	b.n	8003744 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800372e:	f7fe fac1 	bl	8001cb4 <HAL_GetTick>
 8003732:	4602      	mov	r2, r0
 8003734:	693b      	ldr	r3, [r7, #16]
 8003736:	1ad3      	subs	r3, r2, r3
 8003738:	f241 3288 	movw	r2, #5000	; 0x1388
 800373c:	4293      	cmp	r3, r2
 800373e:	d901      	bls.n	8003744 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003740:	2303      	movs	r3, #3
 8003742:	e113      	b.n	800396c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003744:	4b7f      	ldr	r3, [pc, #508]	; (8003944 <HAL_RCC_OscConfig+0x780>)
 8003746:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800374a:	f003 0302 	and.w	r3, r3, #2
 800374e:	2b00      	cmp	r3, #0
 8003750:	d1ed      	bne.n	800372e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003752:	7ffb      	ldrb	r3, [r7, #31]
 8003754:	2b01      	cmp	r3, #1
 8003756:	d105      	bne.n	8003764 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003758:	4b7a      	ldr	r3, [pc, #488]	; (8003944 <HAL_RCC_OscConfig+0x780>)
 800375a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800375c:	4a79      	ldr	r2, [pc, #484]	; (8003944 <HAL_RCC_OscConfig+0x780>)
 800375e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003762:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003768:	2b00      	cmp	r3, #0
 800376a:	f000 80fe 	beq.w	800396a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003772:	2b02      	cmp	r3, #2
 8003774:	f040 80d0 	bne.w	8003918 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003778:	4b72      	ldr	r3, [pc, #456]	; (8003944 <HAL_RCC_OscConfig+0x780>)
 800377a:	68db      	ldr	r3, [r3, #12]
 800377c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800377e:	697b      	ldr	r3, [r7, #20]
 8003780:	f003 0203 	and.w	r2, r3, #3
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003788:	429a      	cmp	r2, r3
 800378a:	d130      	bne.n	80037ee <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800378c:	697b      	ldr	r3, [r7, #20]
 800378e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003796:	3b01      	subs	r3, #1
 8003798:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800379a:	429a      	cmp	r2, r3
 800379c:	d127      	bne.n	80037ee <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800379e:	697b      	ldr	r3, [r7, #20]
 80037a0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037a8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80037aa:	429a      	cmp	r2, r3
 80037ac:	d11f      	bne.n	80037ee <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80037ae:	697b      	ldr	r3, [r7, #20]
 80037b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037b4:	687a      	ldr	r2, [r7, #4]
 80037b6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80037b8:	2a07      	cmp	r2, #7
 80037ba:	bf14      	ite	ne
 80037bc:	2201      	movne	r2, #1
 80037be:	2200      	moveq	r2, #0
 80037c0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d113      	bne.n	80037ee <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80037c6:	697b      	ldr	r3, [r7, #20]
 80037c8:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037d0:	085b      	lsrs	r3, r3, #1
 80037d2:	3b01      	subs	r3, #1
 80037d4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80037d6:	429a      	cmp	r2, r3
 80037d8:	d109      	bne.n	80037ee <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80037da:	697b      	ldr	r3, [r7, #20]
 80037dc:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037e4:	085b      	lsrs	r3, r3, #1
 80037e6:	3b01      	subs	r3, #1
 80037e8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80037ea:	429a      	cmp	r2, r3
 80037ec:	d06e      	beq.n	80038cc <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80037ee:	69bb      	ldr	r3, [r7, #24]
 80037f0:	2b0c      	cmp	r3, #12
 80037f2:	d069      	beq.n	80038c8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80037f4:	4b53      	ldr	r3, [pc, #332]	; (8003944 <HAL_RCC_OscConfig+0x780>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d105      	bne.n	800380c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003800:	4b50      	ldr	r3, [pc, #320]	; (8003944 <HAL_RCC_OscConfig+0x780>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003808:	2b00      	cmp	r3, #0
 800380a:	d001      	beq.n	8003810 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800380c:	2301      	movs	r3, #1
 800380e:	e0ad      	b.n	800396c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003810:	4b4c      	ldr	r3, [pc, #304]	; (8003944 <HAL_RCC_OscConfig+0x780>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4a4b      	ldr	r2, [pc, #300]	; (8003944 <HAL_RCC_OscConfig+0x780>)
 8003816:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800381a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800381c:	f7fe fa4a 	bl	8001cb4 <HAL_GetTick>
 8003820:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003822:	e008      	b.n	8003836 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003824:	f7fe fa46 	bl	8001cb4 <HAL_GetTick>
 8003828:	4602      	mov	r2, r0
 800382a:	693b      	ldr	r3, [r7, #16]
 800382c:	1ad3      	subs	r3, r2, r3
 800382e:	2b02      	cmp	r3, #2
 8003830:	d901      	bls.n	8003836 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003832:	2303      	movs	r3, #3
 8003834:	e09a      	b.n	800396c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003836:	4b43      	ldr	r3, [pc, #268]	; (8003944 <HAL_RCC_OscConfig+0x780>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800383e:	2b00      	cmp	r3, #0
 8003840:	d1f0      	bne.n	8003824 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003842:	4b40      	ldr	r3, [pc, #256]	; (8003944 <HAL_RCC_OscConfig+0x780>)
 8003844:	68da      	ldr	r2, [r3, #12]
 8003846:	4b40      	ldr	r3, [pc, #256]	; (8003948 <HAL_RCC_OscConfig+0x784>)
 8003848:	4013      	ands	r3, r2
 800384a:	687a      	ldr	r2, [r7, #4]
 800384c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800384e:	687a      	ldr	r2, [r7, #4]
 8003850:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003852:	3a01      	subs	r2, #1
 8003854:	0112      	lsls	r2, r2, #4
 8003856:	4311      	orrs	r1, r2
 8003858:	687a      	ldr	r2, [r7, #4]
 800385a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800385c:	0212      	lsls	r2, r2, #8
 800385e:	4311      	orrs	r1, r2
 8003860:	687a      	ldr	r2, [r7, #4]
 8003862:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003864:	0852      	lsrs	r2, r2, #1
 8003866:	3a01      	subs	r2, #1
 8003868:	0552      	lsls	r2, r2, #21
 800386a:	4311      	orrs	r1, r2
 800386c:	687a      	ldr	r2, [r7, #4]
 800386e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003870:	0852      	lsrs	r2, r2, #1
 8003872:	3a01      	subs	r2, #1
 8003874:	0652      	lsls	r2, r2, #25
 8003876:	4311      	orrs	r1, r2
 8003878:	687a      	ldr	r2, [r7, #4]
 800387a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800387c:	0912      	lsrs	r2, r2, #4
 800387e:	0452      	lsls	r2, r2, #17
 8003880:	430a      	orrs	r2, r1
 8003882:	4930      	ldr	r1, [pc, #192]	; (8003944 <HAL_RCC_OscConfig+0x780>)
 8003884:	4313      	orrs	r3, r2
 8003886:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003888:	4b2e      	ldr	r3, [pc, #184]	; (8003944 <HAL_RCC_OscConfig+0x780>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4a2d      	ldr	r2, [pc, #180]	; (8003944 <HAL_RCC_OscConfig+0x780>)
 800388e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003892:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003894:	4b2b      	ldr	r3, [pc, #172]	; (8003944 <HAL_RCC_OscConfig+0x780>)
 8003896:	68db      	ldr	r3, [r3, #12]
 8003898:	4a2a      	ldr	r2, [pc, #168]	; (8003944 <HAL_RCC_OscConfig+0x780>)
 800389a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800389e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80038a0:	f7fe fa08 	bl	8001cb4 <HAL_GetTick>
 80038a4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038a6:	e008      	b.n	80038ba <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038a8:	f7fe fa04 	bl	8001cb4 <HAL_GetTick>
 80038ac:	4602      	mov	r2, r0
 80038ae:	693b      	ldr	r3, [r7, #16]
 80038b0:	1ad3      	subs	r3, r2, r3
 80038b2:	2b02      	cmp	r3, #2
 80038b4:	d901      	bls.n	80038ba <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80038b6:	2303      	movs	r3, #3
 80038b8:	e058      	b.n	800396c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038ba:	4b22      	ldr	r3, [pc, #136]	; (8003944 <HAL_RCC_OscConfig+0x780>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d0f0      	beq.n	80038a8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80038c6:	e050      	b.n	800396a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80038c8:	2301      	movs	r3, #1
 80038ca:	e04f      	b.n	800396c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038cc:	4b1d      	ldr	r3, [pc, #116]	; (8003944 <HAL_RCC_OscConfig+0x780>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d148      	bne.n	800396a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80038d8:	4b1a      	ldr	r3, [pc, #104]	; (8003944 <HAL_RCC_OscConfig+0x780>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4a19      	ldr	r2, [pc, #100]	; (8003944 <HAL_RCC_OscConfig+0x780>)
 80038de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80038e2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80038e4:	4b17      	ldr	r3, [pc, #92]	; (8003944 <HAL_RCC_OscConfig+0x780>)
 80038e6:	68db      	ldr	r3, [r3, #12]
 80038e8:	4a16      	ldr	r2, [pc, #88]	; (8003944 <HAL_RCC_OscConfig+0x780>)
 80038ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80038ee:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80038f0:	f7fe f9e0 	bl	8001cb4 <HAL_GetTick>
 80038f4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038f6:	e008      	b.n	800390a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038f8:	f7fe f9dc 	bl	8001cb4 <HAL_GetTick>
 80038fc:	4602      	mov	r2, r0
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	1ad3      	subs	r3, r2, r3
 8003902:	2b02      	cmp	r3, #2
 8003904:	d901      	bls.n	800390a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003906:	2303      	movs	r3, #3
 8003908:	e030      	b.n	800396c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800390a:	4b0e      	ldr	r3, [pc, #56]	; (8003944 <HAL_RCC_OscConfig+0x780>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003912:	2b00      	cmp	r3, #0
 8003914:	d0f0      	beq.n	80038f8 <HAL_RCC_OscConfig+0x734>
 8003916:	e028      	b.n	800396a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003918:	69bb      	ldr	r3, [r7, #24]
 800391a:	2b0c      	cmp	r3, #12
 800391c:	d023      	beq.n	8003966 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800391e:	4b09      	ldr	r3, [pc, #36]	; (8003944 <HAL_RCC_OscConfig+0x780>)
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4a08      	ldr	r2, [pc, #32]	; (8003944 <HAL_RCC_OscConfig+0x780>)
 8003924:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003928:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800392a:	f7fe f9c3 	bl	8001cb4 <HAL_GetTick>
 800392e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003930:	e00c      	b.n	800394c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003932:	f7fe f9bf 	bl	8001cb4 <HAL_GetTick>
 8003936:	4602      	mov	r2, r0
 8003938:	693b      	ldr	r3, [r7, #16]
 800393a:	1ad3      	subs	r3, r2, r3
 800393c:	2b02      	cmp	r3, #2
 800393e:	d905      	bls.n	800394c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003940:	2303      	movs	r3, #3
 8003942:	e013      	b.n	800396c <HAL_RCC_OscConfig+0x7a8>
 8003944:	40021000 	.word	0x40021000
 8003948:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800394c:	4b09      	ldr	r3, [pc, #36]	; (8003974 <HAL_RCC_OscConfig+0x7b0>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003954:	2b00      	cmp	r3, #0
 8003956:	d1ec      	bne.n	8003932 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003958:	4b06      	ldr	r3, [pc, #24]	; (8003974 <HAL_RCC_OscConfig+0x7b0>)
 800395a:	68da      	ldr	r2, [r3, #12]
 800395c:	4905      	ldr	r1, [pc, #20]	; (8003974 <HAL_RCC_OscConfig+0x7b0>)
 800395e:	4b06      	ldr	r3, [pc, #24]	; (8003978 <HAL_RCC_OscConfig+0x7b4>)
 8003960:	4013      	ands	r3, r2
 8003962:	60cb      	str	r3, [r1, #12]
 8003964:	e001      	b.n	800396a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003966:	2301      	movs	r3, #1
 8003968:	e000      	b.n	800396c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800396a:	2300      	movs	r3, #0
}
 800396c:	4618      	mov	r0, r3
 800396e:	3720      	adds	r7, #32
 8003970:	46bd      	mov	sp, r7
 8003972:	bd80      	pop	{r7, pc}
 8003974:	40021000 	.word	0x40021000
 8003978:	feeefffc 	.word	0xfeeefffc

0800397c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b084      	sub	sp, #16
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
 8003984:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d101      	bne.n	8003990 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800398c:	2301      	movs	r3, #1
 800398e:	e0e7      	b.n	8003b60 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003990:	4b75      	ldr	r3, [pc, #468]	; (8003b68 <HAL_RCC_ClockConfig+0x1ec>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f003 0307 	and.w	r3, r3, #7
 8003998:	683a      	ldr	r2, [r7, #0]
 800399a:	429a      	cmp	r2, r3
 800399c:	d910      	bls.n	80039c0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800399e:	4b72      	ldr	r3, [pc, #456]	; (8003b68 <HAL_RCC_ClockConfig+0x1ec>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f023 0207 	bic.w	r2, r3, #7
 80039a6:	4970      	ldr	r1, [pc, #448]	; (8003b68 <HAL_RCC_ClockConfig+0x1ec>)
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	4313      	orrs	r3, r2
 80039ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039ae:	4b6e      	ldr	r3, [pc, #440]	; (8003b68 <HAL_RCC_ClockConfig+0x1ec>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f003 0307 	and.w	r3, r3, #7
 80039b6:	683a      	ldr	r2, [r7, #0]
 80039b8:	429a      	cmp	r2, r3
 80039ba:	d001      	beq.n	80039c0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80039bc:	2301      	movs	r3, #1
 80039be:	e0cf      	b.n	8003b60 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f003 0302 	and.w	r3, r3, #2
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d010      	beq.n	80039ee <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	689a      	ldr	r2, [r3, #8]
 80039d0:	4b66      	ldr	r3, [pc, #408]	; (8003b6c <HAL_RCC_ClockConfig+0x1f0>)
 80039d2:	689b      	ldr	r3, [r3, #8]
 80039d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80039d8:	429a      	cmp	r2, r3
 80039da:	d908      	bls.n	80039ee <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039dc:	4b63      	ldr	r3, [pc, #396]	; (8003b6c <HAL_RCC_ClockConfig+0x1f0>)
 80039de:	689b      	ldr	r3, [r3, #8]
 80039e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	689b      	ldr	r3, [r3, #8]
 80039e8:	4960      	ldr	r1, [pc, #384]	; (8003b6c <HAL_RCC_ClockConfig+0x1f0>)
 80039ea:	4313      	orrs	r3, r2
 80039ec:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f003 0301 	and.w	r3, r3, #1
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d04c      	beq.n	8003a94 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	2b03      	cmp	r3, #3
 8003a00:	d107      	bne.n	8003a12 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a02:	4b5a      	ldr	r3, [pc, #360]	; (8003b6c <HAL_RCC_ClockConfig+0x1f0>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d121      	bne.n	8003a52 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	e0a6      	b.n	8003b60 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	685b      	ldr	r3, [r3, #4]
 8003a16:	2b02      	cmp	r3, #2
 8003a18:	d107      	bne.n	8003a2a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a1a:	4b54      	ldr	r3, [pc, #336]	; (8003b6c <HAL_RCC_ClockConfig+0x1f0>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d115      	bne.n	8003a52 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003a26:	2301      	movs	r3, #1
 8003a28:	e09a      	b.n	8003b60 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d107      	bne.n	8003a42 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003a32:	4b4e      	ldr	r3, [pc, #312]	; (8003b6c <HAL_RCC_ClockConfig+0x1f0>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f003 0302 	and.w	r3, r3, #2
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d109      	bne.n	8003a52 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	e08e      	b.n	8003b60 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a42:	4b4a      	ldr	r3, [pc, #296]	; (8003b6c <HAL_RCC_ClockConfig+0x1f0>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d101      	bne.n	8003a52 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003a4e:	2301      	movs	r3, #1
 8003a50:	e086      	b.n	8003b60 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003a52:	4b46      	ldr	r3, [pc, #280]	; (8003b6c <HAL_RCC_ClockConfig+0x1f0>)
 8003a54:	689b      	ldr	r3, [r3, #8]
 8003a56:	f023 0203 	bic.w	r2, r3, #3
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	4943      	ldr	r1, [pc, #268]	; (8003b6c <HAL_RCC_ClockConfig+0x1f0>)
 8003a60:	4313      	orrs	r3, r2
 8003a62:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a64:	f7fe f926 	bl	8001cb4 <HAL_GetTick>
 8003a68:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a6a:	e00a      	b.n	8003a82 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a6c:	f7fe f922 	bl	8001cb4 <HAL_GetTick>
 8003a70:	4602      	mov	r2, r0
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	1ad3      	subs	r3, r2, r3
 8003a76:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d901      	bls.n	8003a82 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003a7e:	2303      	movs	r3, #3
 8003a80:	e06e      	b.n	8003b60 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a82:	4b3a      	ldr	r3, [pc, #232]	; (8003b6c <HAL_RCC_ClockConfig+0x1f0>)
 8003a84:	689b      	ldr	r3, [r3, #8]
 8003a86:	f003 020c 	and.w	r2, r3, #12
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	009b      	lsls	r3, r3, #2
 8003a90:	429a      	cmp	r2, r3
 8003a92:	d1eb      	bne.n	8003a6c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f003 0302 	and.w	r3, r3, #2
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d010      	beq.n	8003ac2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	689a      	ldr	r2, [r3, #8]
 8003aa4:	4b31      	ldr	r3, [pc, #196]	; (8003b6c <HAL_RCC_ClockConfig+0x1f0>)
 8003aa6:	689b      	ldr	r3, [r3, #8]
 8003aa8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003aac:	429a      	cmp	r2, r3
 8003aae:	d208      	bcs.n	8003ac2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ab0:	4b2e      	ldr	r3, [pc, #184]	; (8003b6c <HAL_RCC_ClockConfig+0x1f0>)
 8003ab2:	689b      	ldr	r3, [r3, #8]
 8003ab4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	689b      	ldr	r3, [r3, #8]
 8003abc:	492b      	ldr	r1, [pc, #172]	; (8003b6c <HAL_RCC_ClockConfig+0x1f0>)
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003ac2:	4b29      	ldr	r3, [pc, #164]	; (8003b68 <HAL_RCC_ClockConfig+0x1ec>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f003 0307 	and.w	r3, r3, #7
 8003aca:	683a      	ldr	r2, [r7, #0]
 8003acc:	429a      	cmp	r2, r3
 8003ace:	d210      	bcs.n	8003af2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ad0:	4b25      	ldr	r3, [pc, #148]	; (8003b68 <HAL_RCC_ClockConfig+0x1ec>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f023 0207 	bic.w	r2, r3, #7
 8003ad8:	4923      	ldr	r1, [pc, #140]	; (8003b68 <HAL_RCC_ClockConfig+0x1ec>)
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	4313      	orrs	r3, r2
 8003ade:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ae0:	4b21      	ldr	r3, [pc, #132]	; (8003b68 <HAL_RCC_ClockConfig+0x1ec>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f003 0307 	and.w	r3, r3, #7
 8003ae8:	683a      	ldr	r2, [r7, #0]
 8003aea:	429a      	cmp	r2, r3
 8003aec:	d001      	beq.n	8003af2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003aee:	2301      	movs	r3, #1
 8003af0:	e036      	b.n	8003b60 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f003 0304 	and.w	r3, r3, #4
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d008      	beq.n	8003b10 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003afe:	4b1b      	ldr	r3, [pc, #108]	; (8003b6c <HAL_RCC_ClockConfig+0x1f0>)
 8003b00:	689b      	ldr	r3, [r3, #8]
 8003b02:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	68db      	ldr	r3, [r3, #12]
 8003b0a:	4918      	ldr	r1, [pc, #96]	; (8003b6c <HAL_RCC_ClockConfig+0x1f0>)
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f003 0308 	and.w	r3, r3, #8
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d009      	beq.n	8003b30 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003b1c:	4b13      	ldr	r3, [pc, #76]	; (8003b6c <HAL_RCC_ClockConfig+0x1f0>)
 8003b1e:	689b      	ldr	r3, [r3, #8]
 8003b20:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	691b      	ldr	r3, [r3, #16]
 8003b28:	00db      	lsls	r3, r3, #3
 8003b2a:	4910      	ldr	r1, [pc, #64]	; (8003b6c <HAL_RCC_ClockConfig+0x1f0>)
 8003b2c:	4313      	orrs	r3, r2
 8003b2e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003b30:	f000 f824 	bl	8003b7c <HAL_RCC_GetSysClockFreq>
 8003b34:	4602      	mov	r2, r0
 8003b36:	4b0d      	ldr	r3, [pc, #52]	; (8003b6c <HAL_RCC_ClockConfig+0x1f0>)
 8003b38:	689b      	ldr	r3, [r3, #8]
 8003b3a:	091b      	lsrs	r3, r3, #4
 8003b3c:	f003 030f 	and.w	r3, r3, #15
 8003b40:	490b      	ldr	r1, [pc, #44]	; (8003b70 <HAL_RCC_ClockConfig+0x1f4>)
 8003b42:	5ccb      	ldrb	r3, [r1, r3]
 8003b44:	f003 031f 	and.w	r3, r3, #31
 8003b48:	fa22 f303 	lsr.w	r3, r2, r3
 8003b4c:	4a09      	ldr	r2, [pc, #36]	; (8003b74 <HAL_RCC_ClockConfig+0x1f8>)
 8003b4e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003b50:	4b09      	ldr	r3, [pc, #36]	; (8003b78 <HAL_RCC_ClockConfig+0x1fc>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	4618      	mov	r0, r3
 8003b56:	f7fe f85d 	bl	8001c14 <HAL_InitTick>
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	72fb      	strb	r3, [r7, #11]

  return status;
 8003b5e:	7afb      	ldrb	r3, [r7, #11]
}
 8003b60:	4618      	mov	r0, r3
 8003b62:	3710      	adds	r7, #16
 8003b64:	46bd      	mov	sp, r7
 8003b66:	bd80      	pop	{r7, pc}
 8003b68:	40022000 	.word	0x40022000
 8003b6c:	40021000 	.word	0x40021000
 8003b70:	0800a0c0 	.word	0x0800a0c0
 8003b74:	20000000 	.word	0x20000000
 8003b78:	20000004 	.word	0x20000004

08003b7c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b7c:	b480      	push	{r7}
 8003b7e:	b089      	sub	sp, #36	; 0x24
 8003b80:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003b82:	2300      	movs	r3, #0
 8003b84:	61fb      	str	r3, [r7, #28]
 8003b86:	2300      	movs	r3, #0
 8003b88:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003b8a:	4b3e      	ldr	r3, [pc, #248]	; (8003c84 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b8c:	689b      	ldr	r3, [r3, #8]
 8003b8e:	f003 030c 	and.w	r3, r3, #12
 8003b92:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003b94:	4b3b      	ldr	r3, [pc, #236]	; (8003c84 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b96:	68db      	ldr	r3, [r3, #12]
 8003b98:	f003 0303 	and.w	r3, r3, #3
 8003b9c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003b9e:	693b      	ldr	r3, [r7, #16]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d005      	beq.n	8003bb0 <HAL_RCC_GetSysClockFreq+0x34>
 8003ba4:	693b      	ldr	r3, [r7, #16]
 8003ba6:	2b0c      	cmp	r3, #12
 8003ba8:	d121      	bne.n	8003bee <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	2b01      	cmp	r3, #1
 8003bae:	d11e      	bne.n	8003bee <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003bb0:	4b34      	ldr	r3, [pc, #208]	; (8003c84 <HAL_RCC_GetSysClockFreq+0x108>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f003 0308 	and.w	r3, r3, #8
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d107      	bne.n	8003bcc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003bbc:	4b31      	ldr	r3, [pc, #196]	; (8003c84 <HAL_RCC_GetSysClockFreq+0x108>)
 8003bbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003bc2:	0a1b      	lsrs	r3, r3, #8
 8003bc4:	f003 030f 	and.w	r3, r3, #15
 8003bc8:	61fb      	str	r3, [r7, #28]
 8003bca:	e005      	b.n	8003bd8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003bcc:	4b2d      	ldr	r3, [pc, #180]	; (8003c84 <HAL_RCC_GetSysClockFreq+0x108>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	091b      	lsrs	r3, r3, #4
 8003bd2:	f003 030f 	and.w	r3, r3, #15
 8003bd6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003bd8:	4a2b      	ldr	r2, [pc, #172]	; (8003c88 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003bda:	69fb      	ldr	r3, [r7, #28]
 8003bdc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003be0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003be2:	693b      	ldr	r3, [r7, #16]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d10d      	bne.n	8003c04 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003be8:	69fb      	ldr	r3, [r7, #28]
 8003bea:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003bec:	e00a      	b.n	8003c04 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003bee:	693b      	ldr	r3, [r7, #16]
 8003bf0:	2b04      	cmp	r3, #4
 8003bf2:	d102      	bne.n	8003bfa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003bf4:	4b25      	ldr	r3, [pc, #148]	; (8003c8c <HAL_RCC_GetSysClockFreq+0x110>)
 8003bf6:	61bb      	str	r3, [r7, #24]
 8003bf8:	e004      	b.n	8003c04 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003bfa:	693b      	ldr	r3, [r7, #16]
 8003bfc:	2b08      	cmp	r3, #8
 8003bfe:	d101      	bne.n	8003c04 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003c00:	4b23      	ldr	r3, [pc, #140]	; (8003c90 <HAL_RCC_GetSysClockFreq+0x114>)
 8003c02:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003c04:	693b      	ldr	r3, [r7, #16]
 8003c06:	2b0c      	cmp	r3, #12
 8003c08:	d134      	bne.n	8003c74 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003c0a:	4b1e      	ldr	r3, [pc, #120]	; (8003c84 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c0c:	68db      	ldr	r3, [r3, #12]
 8003c0e:	f003 0303 	and.w	r3, r3, #3
 8003c12:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003c14:	68bb      	ldr	r3, [r7, #8]
 8003c16:	2b02      	cmp	r3, #2
 8003c18:	d003      	beq.n	8003c22 <HAL_RCC_GetSysClockFreq+0xa6>
 8003c1a:	68bb      	ldr	r3, [r7, #8]
 8003c1c:	2b03      	cmp	r3, #3
 8003c1e:	d003      	beq.n	8003c28 <HAL_RCC_GetSysClockFreq+0xac>
 8003c20:	e005      	b.n	8003c2e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003c22:	4b1a      	ldr	r3, [pc, #104]	; (8003c8c <HAL_RCC_GetSysClockFreq+0x110>)
 8003c24:	617b      	str	r3, [r7, #20]
      break;
 8003c26:	e005      	b.n	8003c34 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003c28:	4b19      	ldr	r3, [pc, #100]	; (8003c90 <HAL_RCC_GetSysClockFreq+0x114>)
 8003c2a:	617b      	str	r3, [r7, #20]
      break;
 8003c2c:	e002      	b.n	8003c34 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003c2e:	69fb      	ldr	r3, [r7, #28]
 8003c30:	617b      	str	r3, [r7, #20]
      break;
 8003c32:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003c34:	4b13      	ldr	r3, [pc, #76]	; (8003c84 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c36:	68db      	ldr	r3, [r3, #12]
 8003c38:	091b      	lsrs	r3, r3, #4
 8003c3a:	f003 0307 	and.w	r3, r3, #7
 8003c3e:	3301      	adds	r3, #1
 8003c40:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003c42:	4b10      	ldr	r3, [pc, #64]	; (8003c84 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c44:	68db      	ldr	r3, [r3, #12]
 8003c46:	0a1b      	lsrs	r3, r3, #8
 8003c48:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003c4c:	697a      	ldr	r2, [r7, #20]
 8003c4e:	fb03 f202 	mul.w	r2, r3, r2
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c58:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003c5a:	4b0a      	ldr	r3, [pc, #40]	; (8003c84 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c5c:	68db      	ldr	r3, [r3, #12]
 8003c5e:	0e5b      	lsrs	r3, r3, #25
 8003c60:	f003 0303 	and.w	r3, r3, #3
 8003c64:	3301      	adds	r3, #1
 8003c66:	005b      	lsls	r3, r3, #1
 8003c68:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003c6a:	697a      	ldr	r2, [r7, #20]
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c72:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003c74:	69bb      	ldr	r3, [r7, #24]
}
 8003c76:	4618      	mov	r0, r3
 8003c78:	3724      	adds	r7, #36	; 0x24
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c80:	4770      	bx	lr
 8003c82:	bf00      	nop
 8003c84:	40021000 	.word	0x40021000
 8003c88:	0800a0d8 	.word	0x0800a0d8
 8003c8c:	00f42400 	.word	0x00f42400
 8003c90:	007a1200 	.word	0x007a1200

08003c94 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c94:	b480      	push	{r7}
 8003c96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c98:	4b03      	ldr	r3, [pc, #12]	; (8003ca8 <HAL_RCC_GetHCLKFreq+0x14>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
}
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca4:	4770      	bx	lr
 8003ca6:	bf00      	nop
 8003ca8:	20000000 	.word	0x20000000

08003cac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003cb0:	f7ff fff0 	bl	8003c94 <HAL_RCC_GetHCLKFreq>
 8003cb4:	4602      	mov	r2, r0
 8003cb6:	4b06      	ldr	r3, [pc, #24]	; (8003cd0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003cb8:	689b      	ldr	r3, [r3, #8]
 8003cba:	0a1b      	lsrs	r3, r3, #8
 8003cbc:	f003 0307 	and.w	r3, r3, #7
 8003cc0:	4904      	ldr	r1, [pc, #16]	; (8003cd4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003cc2:	5ccb      	ldrb	r3, [r1, r3]
 8003cc4:	f003 031f 	and.w	r3, r3, #31
 8003cc8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ccc:	4618      	mov	r0, r3
 8003cce:	bd80      	pop	{r7, pc}
 8003cd0:	40021000 	.word	0x40021000
 8003cd4:	0800a0d0 	.word	0x0800a0d0

08003cd8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003cdc:	f7ff ffda 	bl	8003c94 <HAL_RCC_GetHCLKFreq>
 8003ce0:	4602      	mov	r2, r0
 8003ce2:	4b06      	ldr	r3, [pc, #24]	; (8003cfc <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ce4:	689b      	ldr	r3, [r3, #8]
 8003ce6:	0adb      	lsrs	r3, r3, #11
 8003ce8:	f003 0307 	and.w	r3, r3, #7
 8003cec:	4904      	ldr	r1, [pc, #16]	; (8003d00 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003cee:	5ccb      	ldrb	r3, [r1, r3]
 8003cf0:	f003 031f 	and.w	r3, r3, #31
 8003cf4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	bd80      	pop	{r7, pc}
 8003cfc:	40021000 	.word	0x40021000
 8003d00:	0800a0d0 	.word	0x0800a0d0

08003d04 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b086      	sub	sp, #24
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003d10:	4b2a      	ldr	r3, [pc, #168]	; (8003dbc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003d12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d003      	beq.n	8003d24 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003d1c:	f7ff f9ee 	bl	80030fc <HAL_PWREx_GetVoltageRange>
 8003d20:	6178      	str	r0, [r7, #20]
 8003d22:	e014      	b.n	8003d4e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003d24:	4b25      	ldr	r3, [pc, #148]	; (8003dbc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003d26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d28:	4a24      	ldr	r2, [pc, #144]	; (8003dbc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003d2a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d2e:	6593      	str	r3, [r2, #88]	; 0x58
 8003d30:	4b22      	ldr	r3, [pc, #136]	; (8003dbc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003d32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d38:	60fb      	str	r3, [r7, #12]
 8003d3a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003d3c:	f7ff f9de 	bl	80030fc <HAL_PWREx_GetVoltageRange>
 8003d40:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003d42:	4b1e      	ldr	r3, [pc, #120]	; (8003dbc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003d44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d46:	4a1d      	ldr	r2, [pc, #116]	; (8003dbc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003d48:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d4c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003d4e:	697b      	ldr	r3, [r7, #20]
 8003d50:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d54:	d10b      	bne.n	8003d6e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2b80      	cmp	r3, #128	; 0x80
 8003d5a:	d919      	bls.n	8003d90 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2ba0      	cmp	r3, #160	; 0xa0
 8003d60:	d902      	bls.n	8003d68 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003d62:	2302      	movs	r3, #2
 8003d64:	613b      	str	r3, [r7, #16]
 8003d66:	e013      	b.n	8003d90 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003d68:	2301      	movs	r3, #1
 8003d6a:	613b      	str	r3, [r7, #16]
 8003d6c:	e010      	b.n	8003d90 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2b80      	cmp	r3, #128	; 0x80
 8003d72:	d902      	bls.n	8003d7a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003d74:	2303      	movs	r3, #3
 8003d76:	613b      	str	r3, [r7, #16]
 8003d78:	e00a      	b.n	8003d90 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2b80      	cmp	r3, #128	; 0x80
 8003d7e:	d102      	bne.n	8003d86 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003d80:	2302      	movs	r3, #2
 8003d82:	613b      	str	r3, [r7, #16]
 8003d84:	e004      	b.n	8003d90 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2b70      	cmp	r3, #112	; 0x70
 8003d8a:	d101      	bne.n	8003d90 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003d8c:	2301      	movs	r3, #1
 8003d8e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003d90:	4b0b      	ldr	r3, [pc, #44]	; (8003dc0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f023 0207 	bic.w	r2, r3, #7
 8003d98:	4909      	ldr	r1, [pc, #36]	; (8003dc0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003d9a:	693b      	ldr	r3, [r7, #16]
 8003d9c:	4313      	orrs	r3, r2
 8003d9e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003da0:	4b07      	ldr	r3, [pc, #28]	; (8003dc0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f003 0307 	and.w	r3, r3, #7
 8003da8:	693a      	ldr	r2, [r7, #16]
 8003daa:	429a      	cmp	r2, r3
 8003dac:	d001      	beq.n	8003db2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003dae:	2301      	movs	r3, #1
 8003db0:	e000      	b.n	8003db4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003db2:	2300      	movs	r3, #0
}
 8003db4:	4618      	mov	r0, r3
 8003db6:	3718      	adds	r7, #24
 8003db8:	46bd      	mov	sp, r7
 8003dba:	bd80      	pop	{r7, pc}
 8003dbc:	40021000 	.word	0x40021000
 8003dc0:	40022000 	.word	0x40022000

08003dc4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b086      	sub	sp, #24
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003dcc:	2300      	movs	r3, #0
 8003dce:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d041      	beq.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003de4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003de8:	d02a      	beq.n	8003e40 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003dea:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003dee:	d824      	bhi.n	8003e3a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003df0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003df4:	d008      	beq.n	8003e08 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003df6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003dfa:	d81e      	bhi.n	8003e3a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d00a      	beq.n	8003e16 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003e00:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003e04:	d010      	beq.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003e06:	e018      	b.n	8003e3a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003e08:	4b86      	ldr	r3, [pc, #536]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e0a:	68db      	ldr	r3, [r3, #12]
 8003e0c:	4a85      	ldr	r2, [pc, #532]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e0e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e12:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003e14:	e015      	b.n	8003e42 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	3304      	adds	r3, #4
 8003e1a:	2100      	movs	r1, #0
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	f000 facb 	bl	80043b8 <RCCEx_PLLSAI1_Config>
 8003e22:	4603      	mov	r3, r0
 8003e24:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003e26:	e00c      	b.n	8003e42 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	3320      	adds	r3, #32
 8003e2c:	2100      	movs	r1, #0
 8003e2e:	4618      	mov	r0, r3
 8003e30:	f000 fbb6 	bl	80045a0 <RCCEx_PLLSAI2_Config>
 8003e34:	4603      	mov	r3, r0
 8003e36:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003e38:	e003      	b.n	8003e42 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	74fb      	strb	r3, [r7, #19]
      break;
 8003e3e:	e000      	b.n	8003e42 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003e40:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003e42:	7cfb      	ldrb	r3, [r7, #19]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d10b      	bne.n	8003e60 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003e48:	4b76      	ldr	r3, [pc, #472]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e4e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003e56:	4973      	ldr	r1, [pc, #460]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e58:	4313      	orrs	r3, r2
 8003e5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003e5e:	e001      	b.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e60:	7cfb      	ldrb	r3, [r7, #19]
 8003e62:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d041      	beq.n	8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003e74:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003e78:	d02a      	beq.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003e7a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003e7e:	d824      	bhi.n	8003eca <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003e80:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003e84:	d008      	beq.n	8003e98 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003e86:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003e8a:	d81e      	bhi.n	8003eca <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d00a      	beq.n	8003ea6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003e90:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003e94:	d010      	beq.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003e96:	e018      	b.n	8003eca <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003e98:	4b62      	ldr	r3, [pc, #392]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e9a:	68db      	ldr	r3, [r3, #12]
 8003e9c:	4a61      	ldr	r2, [pc, #388]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e9e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ea2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003ea4:	e015      	b.n	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	3304      	adds	r3, #4
 8003eaa:	2100      	movs	r1, #0
 8003eac:	4618      	mov	r0, r3
 8003eae:	f000 fa83 	bl	80043b8 <RCCEx_PLLSAI1_Config>
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003eb6:	e00c      	b.n	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	3320      	adds	r3, #32
 8003ebc:	2100      	movs	r1, #0
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	f000 fb6e 	bl	80045a0 <RCCEx_PLLSAI2_Config>
 8003ec4:	4603      	mov	r3, r0
 8003ec6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003ec8:	e003      	b.n	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003eca:	2301      	movs	r3, #1
 8003ecc:	74fb      	strb	r3, [r7, #19]
      break;
 8003ece:	e000      	b.n	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003ed0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003ed2:	7cfb      	ldrb	r3, [r7, #19]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d10b      	bne.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003ed8:	4b52      	ldr	r3, [pc, #328]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003eda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ede:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003ee6:	494f      	ldr	r1, [pc, #316]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ee8:	4313      	orrs	r3, r2
 8003eea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003eee:	e001      	b.n	8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ef0:	7cfb      	ldrb	r3, [r7, #19]
 8003ef2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	f000 80a0 	beq.w	8004042 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f02:	2300      	movs	r3, #0
 8003f04:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003f06:	4b47      	ldr	r3, [pc, #284]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d101      	bne.n	8003f16 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003f12:	2301      	movs	r3, #1
 8003f14:	e000      	b.n	8003f18 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003f16:	2300      	movs	r3, #0
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d00d      	beq.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f1c:	4b41      	ldr	r3, [pc, #260]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f20:	4a40      	ldr	r2, [pc, #256]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f26:	6593      	str	r3, [r2, #88]	; 0x58
 8003f28:	4b3e      	ldr	r3, [pc, #248]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f30:	60bb      	str	r3, [r7, #8]
 8003f32:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f34:	2301      	movs	r3, #1
 8003f36:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f38:	4b3b      	ldr	r3, [pc, #236]	; (8004028 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4a3a      	ldr	r2, [pc, #232]	; (8004028 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003f3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f42:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003f44:	f7fd feb6 	bl	8001cb4 <HAL_GetTick>
 8003f48:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003f4a:	e009      	b.n	8003f60 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f4c:	f7fd feb2 	bl	8001cb4 <HAL_GetTick>
 8003f50:	4602      	mov	r2, r0
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	1ad3      	subs	r3, r2, r3
 8003f56:	2b02      	cmp	r3, #2
 8003f58:	d902      	bls.n	8003f60 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003f5a:	2303      	movs	r3, #3
 8003f5c:	74fb      	strb	r3, [r7, #19]
        break;
 8003f5e:	e005      	b.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003f60:	4b31      	ldr	r3, [pc, #196]	; (8004028 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d0ef      	beq.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003f6c:	7cfb      	ldrb	r3, [r7, #19]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d15c      	bne.n	800402c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003f72:	4b2c      	ldr	r3, [pc, #176]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f78:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f7c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003f7e:	697b      	ldr	r3, [r7, #20]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d01f      	beq.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f8a:	697a      	ldr	r2, [r7, #20]
 8003f8c:	429a      	cmp	r2, r3
 8003f8e:	d019      	beq.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003f90:	4b24      	ldr	r3, [pc, #144]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f9a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003f9c:	4b21      	ldr	r3, [pc, #132]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fa2:	4a20      	ldr	r2, [pc, #128]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fa4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fa8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003fac:	4b1d      	ldr	r3, [pc, #116]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fb2:	4a1c      	ldr	r2, [pc, #112]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fb4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003fb8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003fbc:	4a19      	ldr	r2, [pc, #100]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fbe:	697b      	ldr	r3, [r7, #20]
 8003fc0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003fc4:	697b      	ldr	r3, [r7, #20]
 8003fc6:	f003 0301 	and.w	r3, r3, #1
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d016      	beq.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fce:	f7fd fe71 	bl	8001cb4 <HAL_GetTick>
 8003fd2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003fd4:	e00b      	b.n	8003fee <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fd6:	f7fd fe6d 	bl	8001cb4 <HAL_GetTick>
 8003fda:	4602      	mov	r2, r0
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	1ad3      	subs	r3, r2, r3
 8003fe0:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d902      	bls.n	8003fee <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003fe8:	2303      	movs	r3, #3
 8003fea:	74fb      	strb	r3, [r7, #19]
            break;
 8003fec:	e006      	b.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003fee:	4b0d      	ldr	r3, [pc, #52]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ff0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ff4:	f003 0302 	and.w	r3, r3, #2
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d0ec      	beq.n	8003fd6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003ffc:	7cfb      	ldrb	r3, [r7, #19]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d10c      	bne.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004002:	4b08      	ldr	r3, [pc, #32]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004004:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004008:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004012:	4904      	ldr	r1, [pc, #16]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004014:	4313      	orrs	r3, r2
 8004016:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800401a:	e009      	b.n	8004030 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800401c:	7cfb      	ldrb	r3, [r7, #19]
 800401e:	74bb      	strb	r3, [r7, #18]
 8004020:	e006      	b.n	8004030 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004022:	bf00      	nop
 8004024:	40021000 	.word	0x40021000
 8004028:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800402c:	7cfb      	ldrb	r3, [r7, #19]
 800402e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004030:	7c7b      	ldrb	r3, [r7, #17]
 8004032:	2b01      	cmp	r3, #1
 8004034:	d105      	bne.n	8004042 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004036:	4b9e      	ldr	r3, [pc, #632]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004038:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800403a:	4a9d      	ldr	r2, [pc, #628]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800403c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004040:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f003 0301 	and.w	r3, r3, #1
 800404a:	2b00      	cmp	r3, #0
 800404c:	d00a      	beq.n	8004064 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800404e:	4b98      	ldr	r3, [pc, #608]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004050:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004054:	f023 0203 	bic.w	r2, r3, #3
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800405c:	4994      	ldr	r1, [pc, #592]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800405e:	4313      	orrs	r3, r2
 8004060:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f003 0302 	and.w	r3, r3, #2
 800406c:	2b00      	cmp	r3, #0
 800406e:	d00a      	beq.n	8004086 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004070:	4b8f      	ldr	r3, [pc, #572]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004072:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004076:	f023 020c 	bic.w	r2, r3, #12
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800407e:	498c      	ldr	r1, [pc, #560]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004080:	4313      	orrs	r3, r2
 8004082:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f003 0304 	and.w	r3, r3, #4
 800408e:	2b00      	cmp	r3, #0
 8004090:	d00a      	beq.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004092:	4b87      	ldr	r3, [pc, #540]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004094:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004098:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040a0:	4983      	ldr	r1, [pc, #524]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040a2:	4313      	orrs	r3, r2
 80040a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f003 0308 	and.w	r3, r3, #8
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d00a      	beq.n	80040ca <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80040b4:	4b7e      	ldr	r3, [pc, #504]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040ba:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040c2:	497b      	ldr	r1, [pc, #492]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040c4:	4313      	orrs	r3, r2
 80040c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f003 0310 	and.w	r3, r3, #16
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d00a      	beq.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80040d6:	4b76      	ldr	r3, [pc, #472]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040dc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040e4:	4972      	ldr	r1, [pc, #456]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040e6:	4313      	orrs	r3, r2
 80040e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f003 0320 	and.w	r3, r3, #32
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d00a      	beq.n	800410e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80040f8:	4b6d      	ldr	r3, [pc, #436]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040fe:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004106:	496a      	ldr	r1, [pc, #424]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004108:	4313      	orrs	r3, r2
 800410a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004116:	2b00      	cmp	r3, #0
 8004118:	d00a      	beq.n	8004130 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800411a:	4b65      	ldr	r3, [pc, #404]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800411c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004120:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004128:	4961      	ldr	r1, [pc, #388]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800412a:	4313      	orrs	r3, r2
 800412c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004138:	2b00      	cmp	r3, #0
 800413a:	d00a      	beq.n	8004152 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800413c:	4b5c      	ldr	r3, [pc, #368]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800413e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004142:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800414a:	4959      	ldr	r1, [pc, #356]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800414c:	4313      	orrs	r3, r2
 800414e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800415a:	2b00      	cmp	r3, #0
 800415c:	d00a      	beq.n	8004174 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800415e:	4b54      	ldr	r3, [pc, #336]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004160:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004164:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800416c:	4950      	ldr	r1, [pc, #320]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800416e:	4313      	orrs	r3, r2
 8004170:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800417c:	2b00      	cmp	r3, #0
 800417e:	d00a      	beq.n	8004196 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004180:	4b4b      	ldr	r3, [pc, #300]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004182:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004186:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800418e:	4948      	ldr	r1, [pc, #288]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004190:	4313      	orrs	r3, r2
 8004192:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d00a      	beq.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80041a2:	4b43      	ldr	r3, [pc, #268]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041a8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041b0:	493f      	ldr	r1, [pc, #252]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041b2:	4313      	orrs	r3, r2
 80041b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d028      	beq.n	8004216 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80041c4:	4b3a      	ldr	r3, [pc, #232]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041ca:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80041d2:	4937      	ldr	r1, [pc, #220]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041d4:	4313      	orrs	r3, r2
 80041d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80041de:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80041e2:	d106      	bne.n	80041f2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80041e4:	4b32      	ldr	r3, [pc, #200]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041e6:	68db      	ldr	r3, [r3, #12]
 80041e8:	4a31      	ldr	r2, [pc, #196]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041ea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80041ee:	60d3      	str	r3, [r2, #12]
 80041f0:	e011      	b.n	8004216 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80041f6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80041fa:	d10c      	bne.n	8004216 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	3304      	adds	r3, #4
 8004200:	2101      	movs	r1, #1
 8004202:	4618      	mov	r0, r3
 8004204:	f000 f8d8 	bl	80043b8 <RCCEx_PLLSAI1_Config>
 8004208:	4603      	mov	r3, r0
 800420a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800420c:	7cfb      	ldrb	r3, [r7, #19]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d001      	beq.n	8004216 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004212:	7cfb      	ldrb	r3, [r7, #19]
 8004214:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800421e:	2b00      	cmp	r3, #0
 8004220:	d028      	beq.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004222:	4b23      	ldr	r3, [pc, #140]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004224:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004228:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004230:	491f      	ldr	r1, [pc, #124]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004232:	4313      	orrs	r3, r2
 8004234:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800423c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004240:	d106      	bne.n	8004250 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004242:	4b1b      	ldr	r3, [pc, #108]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004244:	68db      	ldr	r3, [r3, #12]
 8004246:	4a1a      	ldr	r2, [pc, #104]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004248:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800424c:	60d3      	str	r3, [r2, #12]
 800424e:	e011      	b.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004254:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004258:	d10c      	bne.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	3304      	adds	r3, #4
 800425e:	2101      	movs	r1, #1
 8004260:	4618      	mov	r0, r3
 8004262:	f000 f8a9 	bl	80043b8 <RCCEx_PLLSAI1_Config>
 8004266:	4603      	mov	r3, r0
 8004268:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800426a:	7cfb      	ldrb	r3, [r7, #19]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d001      	beq.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004270:	7cfb      	ldrb	r3, [r7, #19]
 8004272:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800427c:	2b00      	cmp	r3, #0
 800427e:	d02b      	beq.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004280:	4b0b      	ldr	r3, [pc, #44]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004282:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004286:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800428e:	4908      	ldr	r1, [pc, #32]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004290:	4313      	orrs	r3, r2
 8004292:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800429a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800429e:	d109      	bne.n	80042b4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80042a0:	4b03      	ldr	r3, [pc, #12]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042a2:	68db      	ldr	r3, [r3, #12]
 80042a4:	4a02      	ldr	r2, [pc, #8]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042a6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80042aa:	60d3      	str	r3, [r2, #12]
 80042ac:	e014      	b.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80042ae:	bf00      	nop
 80042b0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80042b8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80042bc:	d10c      	bne.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	3304      	adds	r3, #4
 80042c2:	2101      	movs	r1, #1
 80042c4:	4618      	mov	r0, r3
 80042c6:	f000 f877 	bl	80043b8 <RCCEx_PLLSAI1_Config>
 80042ca:	4603      	mov	r3, r0
 80042cc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80042ce:	7cfb      	ldrb	r3, [r7, #19]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d001      	beq.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80042d4:	7cfb      	ldrb	r3, [r7, #19]
 80042d6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d02f      	beq.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80042e4:	4b2b      	ldr	r3, [pc, #172]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80042e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042ea:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80042f2:	4928      	ldr	r1, [pc, #160]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80042f4:	4313      	orrs	r3, r2
 80042f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80042fe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004302:	d10d      	bne.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	3304      	adds	r3, #4
 8004308:	2102      	movs	r1, #2
 800430a:	4618      	mov	r0, r3
 800430c:	f000 f854 	bl	80043b8 <RCCEx_PLLSAI1_Config>
 8004310:	4603      	mov	r3, r0
 8004312:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004314:	7cfb      	ldrb	r3, [r7, #19]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d014      	beq.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800431a:	7cfb      	ldrb	r3, [r7, #19]
 800431c:	74bb      	strb	r3, [r7, #18]
 800431e:	e011      	b.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004324:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004328:	d10c      	bne.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	3320      	adds	r3, #32
 800432e:	2102      	movs	r1, #2
 8004330:	4618      	mov	r0, r3
 8004332:	f000 f935 	bl	80045a0 <RCCEx_PLLSAI2_Config>
 8004336:	4603      	mov	r3, r0
 8004338:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800433a:	7cfb      	ldrb	r3, [r7, #19]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d001      	beq.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004340:	7cfb      	ldrb	r3, [r7, #19]
 8004342:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800434c:	2b00      	cmp	r3, #0
 800434e:	d00a      	beq.n	8004366 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004350:	4b10      	ldr	r3, [pc, #64]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004352:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004356:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800435e:	490d      	ldr	r1, [pc, #52]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004360:	4313      	orrs	r3, r2
 8004362:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800436e:	2b00      	cmp	r3, #0
 8004370:	d00b      	beq.n	800438a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004372:	4b08      	ldr	r3, [pc, #32]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004374:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004378:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004382:	4904      	ldr	r1, [pc, #16]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004384:	4313      	orrs	r3, r2
 8004386:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800438a:	7cbb      	ldrb	r3, [r7, #18]
}
 800438c:	4618      	mov	r0, r3
 800438e:	3718      	adds	r7, #24
 8004390:	46bd      	mov	sp, r7
 8004392:	bd80      	pop	{r7, pc}
 8004394:	40021000 	.word	0x40021000

08004398 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8004398:	b480      	push	{r7}
 800439a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800439c:	4b05      	ldr	r3, [pc, #20]	; (80043b4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	4a04      	ldr	r2, [pc, #16]	; (80043b4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80043a2:	f043 0304 	orr.w	r3, r3, #4
 80043a6:	6013      	str	r3, [r2, #0]
}
 80043a8:	bf00      	nop
 80043aa:	46bd      	mov	sp, r7
 80043ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b0:	4770      	bx	lr
 80043b2:	bf00      	nop
 80043b4:	40021000 	.word	0x40021000

080043b8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b084      	sub	sp, #16
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
 80043c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80043c2:	2300      	movs	r3, #0
 80043c4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80043c6:	4b75      	ldr	r3, [pc, #468]	; (800459c <RCCEx_PLLSAI1_Config+0x1e4>)
 80043c8:	68db      	ldr	r3, [r3, #12]
 80043ca:	f003 0303 	and.w	r3, r3, #3
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d018      	beq.n	8004404 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80043d2:	4b72      	ldr	r3, [pc, #456]	; (800459c <RCCEx_PLLSAI1_Config+0x1e4>)
 80043d4:	68db      	ldr	r3, [r3, #12]
 80043d6:	f003 0203 	and.w	r2, r3, #3
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	429a      	cmp	r2, r3
 80043e0:	d10d      	bne.n	80043fe <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
       ||
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d009      	beq.n	80043fe <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80043ea:	4b6c      	ldr	r3, [pc, #432]	; (800459c <RCCEx_PLLSAI1_Config+0x1e4>)
 80043ec:	68db      	ldr	r3, [r3, #12]
 80043ee:	091b      	lsrs	r3, r3, #4
 80043f0:	f003 0307 	and.w	r3, r3, #7
 80043f4:	1c5a      	adds	r2, r3, #1
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	685b      	ldr	r3, [r3, #4]
       ||
 80043fa:	429a      	cmp	r2, r3
 80043fc:	d047      	beq.n	800448e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80043fe:	2301      	movs	r3, #1
 8004400:	73fb      	strb	r3, [r7, #15]
 8004402:	e044      	b.n	800448e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	2b03      	cmp	r3, #3
 800440a:	d018      	beq.n	800443e <RCCEx_PLLSAI1_Config+0x86>
 800440c:	2b03      	cmp	r3, #3
 800440e:	d825      	bhi.n	800445c <RCCEx_PLLSAI1_Config+0xa4>
 8004410:	2b01      	cmp	r3, #1
 8004412:	d002      	beq.n	800441a <RCCEx_PLLSAI1_Config+0x62>
 8004414:	2b02      	cmp	r3, #2
 8004416:	d009      	beq.n	800442c <RCCEx_PLLSAI1_Config+0x74>
 8004418:	e020      	b.n	800445c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800441a:	4b60      	ldr	r3, [pc, #384]	; (800459c <RCCEx_PLLSAI1_Config+0x1e4>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f003 0302 	and.w	r3, r3, #2
 8004422:	2b00      	cmp	r3, #0
 8004424:	d11d      	bne.n	8004462 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004426:	2301      	movs	r3, #1
 8004428:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800442a:	e01a      	b.n	8004462 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800442c:	4b5b      	ldr	r3, [pc, #364]	; (800459c <RCCEx_PLLSAI1_Config+0x1e4>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004434:	2b00      	cmp	r3, #0
 8004436:	d116      	bne.n	8004466 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004438:	2301      	movs	r3, #1
 800443a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800443c:	e013      	b.n	8004466 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800443e:	4b57      	ldr	r3, [pc, #348]	; (800459c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004446:	2b00      	cmp	r3, #0
 8004448:	d10f      	bne.n	800446a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800444a:	4b54      	ldr	r3, [pc, #336]	; (800459c <RCCEx_PLLSAI1_Config+0x1e4>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004452:	2b00      	cmp	r3, #0
 8004454:	d109      	bne.n	800446a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004456:	2301      	movs	r3, #1
 8004458:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800445a:	e006      	b.n	800446a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800445c:	2301      	movs	r3, #1
 800445e:	73fb      	strb	r3, [r7, #15]
      break;
 8004460:	e004      	b.n	800446c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004462:	bf00      	nop
 8004464:	e002      	b.n	800446c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004466:	bf00      	nop
 8004468:	e000      	b.n	800446c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800446a:	bf00      	nop
    }

    if(status == HAL_OK)
 800446c:	7bfb      	ldrb	r3, [r7, #15]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d10d      	bne.n	800448e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004472:	4b4a      	ldr	r3, [pc, #296]	; (800459c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004474:	68db      	ldr	r3, [r3, #12]
 8004476:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6819      	ldr	r1, [r3, #0]
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	685b      	ldr	r3, [r3, #4]
 8004482:	3b01      	subs	r3, #1
 8004484:	011b      	lsls	r3, r3, #4
 8004486:	430b      	orrs	r3, r1
 8004488:	4944      	ldr	r1, [pc, #272]	; (800459c <RCCEx_PLLSAI1_Config+0x1e4>)
 800448a:	4313      	orrs	r3, r2
 800448c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800448e:	7bfb      	ldrb	r3, [r7, #15]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d17d      	bne.n	8004590 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004494:	4b41      	ldr	r3, [pc, #260]	; (800459c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	4a40      	ldr	r2, [pc, #256]	; (800459c <RCCEx_PLLSAI1_Config+0x1e4>)
 800449a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800449e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80044a0:	f7fd fc08 	bl	8001cb4 <HAL_GetTick>
 80044a4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80044a6:	e009      	b.n	80044bc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80044a8:	f7fd fc04 	bl	8001cb4 <HAL_GetTick>
 80044ac:	4602      	mov	r2, r0
 80044ae:	68bb      	ldr	r3, [r7, #8]
 80044b0:	1ad3      	subs	r3, r2, r3
 80044b2:	2b02      	cmp	r3, #2
 80044b4:	d902      	bls.n	80044bc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80044b6:	2303      	movs	r3, #3
 80044b8:	73fb      	strb	r3, [r7, #15]
        break;
 80044ba:	e005      	b.n	80044c8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80044bc:	4b37      	ldr	r3, [pc, #220]	; (800459c <RCCEx_PLLSAI1_Config+0x1e4>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d1ef      	bne.n	80044a8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80044c8:	7bfb      	ldrb	r3, [r7, #15]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d160      	bne.n	8004590 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d111      	bne.n	80044f8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80044d4:	4b31      	ldr	r3, [pc, #196]	; (800459c <RCCEx_PLLSAI1_Config+0x1e4>)
 80044d6:	691b      	ldr	r3, [r3, #16]
 80044d8:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80044dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044e0:	687a      	ldr	r2, [r7, #4]
 80044e2:	6892      	ldr	r2, [r2, #8]
 80044e4:	0211      	lsls	r1, r2, #8
 80044e6:	687a      	ldr	r2, [r7, #4]
 80044e8:	68d2      	ldr	r2, [r2, #12]
 80044ea:	0912      	lsrs	r2, r2, #4
 80044ec:	0452      	lsls	r2, r2, #17
 80044ee:	430a      	orrs	r2, r1
 80044f0:	492a      	ldr	r1, [pc, #168]	; (800459c <RCCEx_PLLSAI1_Config+0x1e4>)
 80044f2:	4313      	orrs	r3, r2
 80044f4:	610b      	str	r3, [r1, #16]
 80044f6:	e027      	b.n	8004548 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	2b01      	cmp	r3, #1
 80044fc:	d112      	bne.n	8004524 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80044fe:	4b27      	ldr	r3, [pc, #156]	; (800459c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004500:	691b      	ldr	r3, [r3, #16]
 8004502:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004506:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800450a:	687a      	ldr	r2, [r7, #4]
 800450c:	6892      	ldr	r2, [r2, #8]
 800450e:	0211      	lsls	r1, r2, #8
 8004510:	687a      	ldr	r2, [r7, #4]
 8004512:	6912      	ldr	r2, [r2, #16]
 8004514:	0852      	lsrs	r2, r2, #1
 8004516:	3a01      	subs	r2, #1
 8004518:	0552      	lsls	r2, r2, #21
 800451a:	430a      	orrs	r2, r1
 800451c:	491f      	ldr	r1, [pc, #124]	; (800459c <RCCEx_PLLSAI1_Config+0x1e4>)
 800451e:	4313      	orrs	r3, r2
 8004520:	610b      	str	r3, [r1, #16]
 8004522:	e011      	b.n	8004548 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004524:	4b1d      	ldr	r3, [pc, #116]	; (800459c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004526:	691b      	ldr	r3, [r3, #16]
 8004528:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800452c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004530:	687a      	ldr	r2, [r7, #4]
 8004532:	6892      	ldr	r2, [r2, #8]
 8004534:	0211      	lsls	r1, r2, #8
 8004536:	687a      	ldr	r2, [r7, #4]
 8004538:	6952      	ldr	r2, [r2, #20]
 800453a:	0852      	lsrs	r2, r2, #1
 800453c:	3a01      	subs	r2, #1
 800453e:	0652      	lsls	r2, r2, #25
 8004540:	430a      	orrs	r2, r1
 8004542:	4916      	ldr	r1, [pc, #88]	; (800459c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004544:	4313      	orrs	r3, r2
 8004546:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004548:	4b14      	ldr	r3, [pc, #80]	; (800459c <RCCEx_PLLSAI1_Config+0x1e4>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4a13      	ldr	r2, [pc, #76]	; (800459c <RCCEx_PLLSAI1_Config+0x1e4>)
 800454e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004552:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004554:	f7fd fbae 	bl	8001cb4 <HAL_GetTick>
 8004558:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800455a:	e009      	b.n	8004570 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800455c:	f7fd fbaa 	bl	8001cb4 <HAL_GetTick>
 8004560:	4602      	mov	r2, r0
 8004562:	68bb      	ldr	r3, [r7, #8]
 8004564:	1ad3      	subs	r3, r2, r3
 8004566:	2b02      	cmp	r3, #2
 8004568:	d902      	bls.n	8004570 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800456a:	2303      	movs	r3, #3
 800456c:	73fb      	strb	r3, [r7, #15]
          break;
 800456e:	e005      	b.n	800457c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004570:	4b0a      	ldr	r3, [pc, #40]	; (800459c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004578:	2b00      	cmp	r3, #0
 800457a:	d0ef      	beq.n	800455c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800457c:	7bfb      	ldrb	r3, [r7, #15]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d106      	bne.n	8004590 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004582:	4b06      	ldr	r3, [pc, #24]	; (800459c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004584:	691a      	ldr	r2, [r3, #16]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	699b      	ldr	r3, [r3, #24]
 800458a:	4904      	ldr	r1, [pc, #16]	; (800459c <RCCEx_PLLSAI1_Config+0x1e4>)
 800458c:	4313      	orrs	r3, r2
 800458e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004590:	7bfb      	ldrb	r3, [r7, #15]
}
 8004592:	4618      	mov	r0, r3
 8004594:	3710      	adds	r7, #16
 8004596:	46bd      	mov	sp, r7
 8004598:	bd80      	pop	{r7, pc}
 800459a:	bf00      	nop
 800459c:	40021000 	.word	0x40021000

080045a0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b084      	sub	sp, #16
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
 80045a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80045aa:	2300      	movs	r3, #0
 80045ac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80045ae:	4b6a      	ldr	r3, [pc, #424]	; (8004758 <RCCEx_PLLSAI2_Config+0x1b8>)
 80045b0:	68db      	ldr	r3, [r3, #12]
 80045b2:	f003 0303 	and.w	r3, r3, #3
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d018      	beq.n	80045ec <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80045ba:	4b67      	ldr	r3, [pc, #412]	; (8004758 <RCCEx_PLLSAI2_Config+0x1b8>)
 80045bc:	68db      	ldr	r3, [r3, #12]
 80045be:	f003 0203 	and.w	r2, r3, #3
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	429a      	cmp	r2, r3
 80045c8:	d10d      	bne.n	80045e6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
       ||
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d009      	beq.n	80045e6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80045d2:	4b61      	ldr	r3, [pc, #388]	; (8004758 <RCCEx_PLLSAI2_Config+0x1b8>)
 80045d4:	68db      	ldr	r3, [r3, #12]
 80045d6:	091b      	lsrs	r3, r3, #4
 80045d8:	f003 0307 	and.w	r3, r3, #7
 80045dc:	1c5a      	adds	r2, r3, #1
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	685b      	ldr	r3, [r3, #4]
       ||
 80045e2:	429a      	cmp	r2, r3
 80045e4:	d047      	beq.n	8004676 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80045e6:	2301      	movs	r3, #1
 80045e8:	73fb      	strb	r3, [r7, #15]
 80045ea:	e044      	b.n	8004676 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	2b03      	cmp	r3, #3
 80045f2:	d018      	beq.n	8004626 <RCCEx_PLLSAI2_Config+0x86>
 80045f4:	2b03      	cmp	r3, #3
 80045f6:	d825      	bhi.n	8004644 <RCCEx_PLLSAI2_Config+0xa4>
 80045f8:	2b01      	cmp	r3, #1
 80045fa:	d002      	beq.n	8004602 <RCCEx_PLLSAI2_Config+0x62>
 80045fc:	2b02      	cmp	r3, #2
 80045fe:	d009      	beq.n	8004614 <RCCEx_PLLSAI2_Config+0x74>
 8004600:	e020      	b.n	8004644 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004602:	4b55      	ldr	r3, [pc, #340]	; (8004758 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f003 0302 	and.w	r3, r3, #2
 800460a:	2b00      	cmp	r3, #0
 800460c:	d11d      	bne.n	800464a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800460e:	2301      	movs	r3, #1
 8004610:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004612:	e01a      	b.n	800464a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004614:	4b50      	ldr	r3, [pc, #320]	; (8004758 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800461c:	2b00      	cmp	r3, #0
 800461e:	d116      	bne.n	800464e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004620:	2301      	movs	r3, #1
 8004622:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004624:	e013      	b.n	800464e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004626:	4b4c      	ldr	r3, [pc, #304]	; (8004758 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800462e:	2b00      	cmp	r3, #0
 8004630:	d10f      	bne.n	8004652 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004632:	4b49      	ldr	r3, [pc, #292]	; (8004758 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800463a:	2b00      	cmp	r3, #0
 800463c:	d109      	bne.n	8004652 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800463e:	2301      	movs	r3, #1
 8004640:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004642:	e006      	b.n	8004652 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004644:	2301      	movs	r3, #1
 8004646:	73fb      	strb	r3, [r7, #15]
      break;
 8004648:	e004      	b.n	8004654 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800464a:	bf00      	nop
 800464c:	e002      	b.n	8004654 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800464e:	bf00      	nop
 8004650:	e000      	b.n	8004654 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004652:	bf00      	nop
    }

    if(status == HAL_OK)
 8004654:	7bfb      	ldrb	r3, [r7, #15]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d10d      	bne.n	8004676 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800465a:	4b3f      	ldr	r3, [pc, #252]	; (8004758 <RCCEx_PLLSAI2_Config+0x1b8>)
 800465c:	68db      	ldr	r3, [r3, #12]
 800465e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6819      	ldr	r1, [r3, #0]
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	685b      	ldr	r3, [r3, #4]
 800466a:	3b01      	subs	r3, #1
 800466c:	011b      	lsls	r3, r3, #4
 800466e:	430b      	orrs	r3, r1
 8004670:	4939      	ldr	r1, [pc, #228]	; (8004758 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004672:	4313      	orrs	r3, r2
 8004674:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004676:	7bfb      	ldrb	r3, [r7, #15]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d167      	bne.n	800474c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800467c:	4b36      	ldr	r3, [pc, #216]	; (8004758 <RCCEx_PLLSAI2_Config+0x1b8>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4a35      	ldr	r2, [pc, #212]	; (8004758 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004682:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004686:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004688:	f7fd fb14 	bl	8001cb4 <HAL_GetTick>
 800468c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800468e:	e009      	b.n	80046a4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004690:	f7fd fb10 	bl	8001cb4 <HAL_GetTick>
 8004694:	4602      	mov	r2, r0
 8004696:	68bb      	ldr	r3, [r7, #8]
 8004698:	1ad3      	subs	r3, r2, r3
 800469a:	2b02      	cmp	r3, #2
 800469c:	d902      	bls.n	80046a4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800469e:	2303      	movs	r3, #3
 80046a0:	73fb      	strb	r3, [r7, #15]
        break;
 80046a2:	e005      	b.n	80046b0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80046a4:	4b2c      	ldr	r3, [pc, #176]	; (8004758 <RCCEx_PLLSAI2_Config+0x1b8>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d1ef      	bne.n	8004690 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80046b0:	7bfb      	ldrb	r3, [r7, #15]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d14a      	bne.n	800474c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d111      	bne.n	80046e0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80046bc:	4b26      	ldr	r3, [pc, #152]	; (8004758 <RCCEx_PLLSAI2_Config+0x1b8>)
 80046be:	695b      	ldr	r3, [r3, #20]
 80046c0:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80046c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046c8:	687a      	ldr	r2, [r7, #4]
 80046ca:	6892      	ldr	r2, [r2, #8]
 80046cc:	0211      	lsls	r1, r2, #8
 80046ce:	687a      	ldr	r2, [r7, #4]
 80046d0:	68d2      	ldr	r2, [r2, #12]
 80046d2:	0912      	lsrs	r2, r2, #4
 80046d4:	0452      	lsls	r2, r2, #17
 80046d6:	430a      	orrs	r2, r1
 80046d8:	491f      	ldr	r1, [pc, #124]	; (8004758 <RCCEx_PLLSAI2_Config+0x1b8>)
 80046da:	4313      	orrs	r3, r2
 80046dc:	614b      	str	r3, [r1, #20]
 80046de:	e011      	b.n	8004704 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80046e0:	4b1d      	ldr	r3, [pc, #116]	; (8004758 <RCCEx_PLLSAI2_Config+0x1b8>)
 80046e2:	695b      	ldr	r3, [r3, #20]
 80046e4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80046e8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80046ec:	687a      	ldr	r2, [r7, #4]
 80046ee:	6892      	ldr	r2, [r2, #8]
 80046f0:	0211      	lsls	r1, r2, #8
 80046f2:	687a      	ldr	r2, [r7, #4]
 80046f4:	6912      	ldr	r2, [r2, #16]
 80046f6:	0852      	lsrs	r2, r2, #1
 80046f8:	3a01      	subs	r2, #1
 80046fa:	0652      	lsls	r2, r2, #25
 80046fc:	430a      	orrs	r2, r1
 80046fe:	4916      	ldr	r1, [pc, #88]	; (8004758 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004700:	4313      	orrs	r3, r2
 8004702:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004704:	4b14      	ldr	r3, [pc, #80]	; (8004758 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4a13      	ldr	r2, [pc, #76]	; (8004758 <RCCEx_PLLSAI2_Config+0x1b8>)
 800470a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800470e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004710:	f7fd fad0 	bl	8001cb4 <HAL_GetTick>
 8004714:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004716:	e009      	b.n	800472c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004718:	f7fd facc 	bl	8001cb4 <HAL_GetTick>
 800471c:	4602      	mov	r2, r0
 800471e:	68bb      	ldr	r3, [r7, #8]
 8004720:	1ad3      	subs	r3, r2, r3
 8004722:	2b02      	cmp	r3, #2
 8004724:	d902      	bls.n	800472c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004726:	2303      	movs	r3, #3
 8004728:	73fb      	strb	r3, [r7, #15]
          break;
 800472a:	e005      	b.n	8004738 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800472c:	4b0a      	ldr	r3, [pc, #40]	; (8004758 <RCCEx_PLLSAI2_Config+0x1b8>)
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004734:	2b00      	cmp	r3, #0
 8004736:	d0ef      	beq.n	8004718 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004738:	7bfb      	ldrb	r3, [r7, #15]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d106      	bne.n	800474c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800473e:	4b06      	ldr	r3, [pc, #24]	; (8004758 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004740:	695a      	ldr	r2, [r3, #20]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	695b      	ldr	r3, [r3, #20]
 8004746:	4904      	ldr	r1, [pc, #16]	; (8004758 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004748:	4313      	orrs	r3, r2
 800474a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800474c:	7bfb      	ldrb	r3, [r7, #15]
}
 800474e:	4618      	mov	r0, r3
 8004750:	3710      	adds	r7, #16
 8004752:	46bd      	mov	sp, r7
 8004754:	bd80      	pop	{r7, pc}
 8004756:	bf00      	nop
 8004758:	40021000 	.word	0x40021000

0800475c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b082      	sub	sp, #8
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d101      	bne.n	800476e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800476a:	2301      	movs	r3, #1
 800476c:	e040      	b.n	80047f0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004772:	2b00      	cmp	r3, #0
 8004774:	d106      	bne.n	8004784 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2200      	movs	r2, #0
 800477a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800477e:	6878      	ldr	r0, [r7, #4]
 8004780:	f7fd f83e 	bl	8001800 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2224      	movs	r2, #36	; 0x24
 8004788:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	681a      	ldr	r2, [r3, #0]
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f022 0201 	bic.w	r2, r2, #1
 8004798:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d002      	beq.n	80047a8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80047a2:	6878      	ldr	r0, [r7, #4]
 80047a4:	f000 fb6a 	bl	8004e7c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80047a8:	6878      	ldr	r0, [r7, #4]
 80047aa:	f000 f8af 	bl	800490c <UART_SetConfig>
 80047ae:	4603      	mov	r3, r0
 80047b0:	2b01      	cmp	r3, #1
 80047b2:	d101      	bne.n	80047b8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80047b4:	2301      	movs	r3, #1
 80047b6:	e01b      	b.n	80047f0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	685a      	ldr	r2, [r3, #4]
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80047c6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	689a      	ldr	r2, [r3, #8]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80047d6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	681a      	ldr	r2, [r3, #0]
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f042 0201 	orr.w	r2, r2, #1
 80047e6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80047e8:	6878      	ldr	r0, [r7, #4]
 80047ea:	f000 fbe9 	bl	8004fc0 <UART_CheckIdleState>
 80047ee:	4603      	mov	r3, r0
}
 80047f0:	4618      	mov	r0, r3
 80047f2:	3708      	adds	r7, #8
 80047f4:	46bd      	mov	sp, r7
 80047f6:	bd80      	pop	{r7, pc}

080047f8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b08a      	sub	sp, #40	; 0x28
 80047fc:	af02      	add	r7, sp, #8
 80047fe:	60f8      	str	r0, [r7, #12]
 8004800:	60b9      	str	r1, [r7, #8]
 8004802:	603b      	str	r3, [r7, #0]
 8004804:	4613      	mov	r3, r2
 8004806:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800480c:	2b20      	cmp	r3, #32
 800480e:	d178      	bne.n	8004902 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004810:	68bb      	ldr	r3, [r7, #8]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d002      	beq.n	800481c <HAL_UART_Transmit+0x24>
 8004816:	88fb      	ldrh	r3, [r7, #6]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d101      	bne.n	8004820 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800481c:	2301      	movs	r3, #1
 800481e:	e071      	b.n	8004904 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	2200      	movs	r2, #0
 8004824:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	2221      	movs	r2, #33	; 0x21
 800482c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800482e:	f7fd fa41 	bl	8001cb4 <HAL_GetTick>
 8004832:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	88fa      	ldrh	r2, [r7, #6]
 8004838:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	88fa      	ldrh	r2, [r7, #6]
 8004840:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	689b      	ldr	r3, [r3, #8]
 8004848:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800484c:	d108      	bne.n	8004860 <HAL_UART_Transmit+0x68>
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	691b      	ldr	r3, [r3, #16]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d104      	bne.n	8004860 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004856:	2300      	movs	r3, #0
 8004858:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800485a:	68bb      	ldr	r3, [r7, #8]
 800485c:	61bb      	str	r3, [r7, #24]
 800485e:	e003      	b.n	8004868 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004860:	68bb      	ldr	r3, [r7, #8]
 8004862:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004864:	2300      	movs	r3, #0
 8004866:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004868:	e030      	b.n	80048cc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	9300      	str	r3, [sp, #0]
 800486e:	697b      	ldr	r3, [r7, #20]
 8004870:	2200      	movs	r2, #0
 8004872:	2180      	movs	r1, #128	; 0x80
 8004874:	68f8      	ldr	r0, [r7, #12]
 8004876:	f000 fc4b 	bl	8005110 <UART_WaitOnFlagUntilTimeout>
 800487a:	4603      	mov	r3, r0
 800487c:	2b00      	cmp	r3, #0
 800487e:	d004      	beq.n	800488a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	2220      	movs	r2, #32
 8004884:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8004886:	2303      	movs	r3, #3
 8004888:	e03c      	b.n	8004904 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 800488a:	69fb      	ldr	r3, [r7, #28]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d10b      	bne.n	80048a8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004890:	69bb      	ldr	r3, [r7, #24]
 8004892:	881a      	ldrh	r2, [r3, #0]
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800489c:	b292      	uxth	r2, r2
 800489e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80048a0:	69bb      	ldr	r3, [r7, #24]
 80048a2:	3302      	adds	r3, #2
 80048a4:	61bb      	str	r3, [r7, #24]
 80048a6:	e008      	b.n	80048ba <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80048a8:	69fb      	ldr	r3, [r7, #28]
 80048aa:	781a      	ldrb	r2, [r3, #0]
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	b292      	uxth	r2, r2
 80048b2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80048b4:	69fb      	ldr	r3, [r7, #28]
 80048b6:	3301      	adds	r3, #1
 80048b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80048c0:	b29b      	uxth	r3, r3
 80048c2:	3b01      	subs	r3, #1
 80048c4:	b29a      	uxth	r2, r3
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80048d2:	b29b      	uxth	r3, r3
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d1c8      	bne.n	800486a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	9300      	str	r3, [sp, #0]
 80048dc:	697b      	ldr	r3, [r7, #20]
 80048de:	2200      	movs	r2, #0
 80048e0:	2140      	movs	r1, #64	; 0x40
 80048e2:	68f8      	ldr	r0, [r7, #12]
 80048e4:	f000 fc14 	bl	8005110 <UART_WaitOnFlagUntilTimeout>
 80048e8:	4603      	mov	r3, r0
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d004      	beq.n	80048f8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	2220      	movs	r2, #32
 80048f2:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80048f4:	2303      	movs	r3, #3
 80048f6:	e005      	b.n	8004904 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	2220      	movs	r2, #32
 80048fc:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80048fe:	2300      	movs	r3, #0
 8004900:	e000      	b.n	8004904 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8004902:	2302      	movs	r3, #2
  }
}
 8004904:	4618      	mov	r0, r3
 8004906:	3720      	adds	r7, #32
 8004908:	46bd      	mov	sp, r7
 800490a:	bd80      	pop	{r7, pc}

0800490c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800490c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004910:	b08a      	sub	sp, #40	; 0x28
 8004912:	af00      	add	r7, sp, #0
 8004914:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004916:	2300      	movs	r3, #0
 8004918:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	689a      	ldr	r2, [r3, #8]
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	691b      	ldr	r3, [r3, #16]
 8004924:	431a      	orrs	r2, r3
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	695b      	ldr	r3, [r3, #20]
 800492a:	431a      	orrs	r2, r3
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	69db      	ldr	r3, [r3, #28]
 8004930:	4313      	orrs	r3, r2
 8004932:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	681a      	ldr	r2, [r3, #0]
 800493a:	4ba4      	ldr	r3, [pc, #656]	; (8004bcc <UART_SetConfig+0x2c0>)
 800493c:	4013      	ands	r3, r2
 800493e:	68fa      	ldr	r2, [r7, #12]
 8004940:	6812      	ldr	r2, [r2, #0]
 8004942:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004944:	430b      	orrs	r3, r1
 8004946:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	68da      	ldr	r2, [r3, #12]
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	430a      	orrs	r2, r1
 800495c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	699b      	ldr	r3, [r3, #24]
 8004962:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	4a99      	ldr	r2, [pc, #612]	; (8004bd0 <UART_SetConfig+0x2c4>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d004      	beq.n	8004978 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	6a1b      	ldr	r3, [r3, #32]
 8004972:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004974:	4313      	orrs	r3, r2
 8004976:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	689b      	ldr	r3, [r3, #8]
 800497e:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004988:	430a      	orrs	r2, r1
 800498a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	4a90      	ldr	r2, [pc, #576]	; (8004bd4 <UART_SetConfig+0x2c8>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d126      	bne.n	80049e4 <UART_SetConfig+0xd8>
 8004996:	4b90      	ldr	r3, [pc, #576]	; (8004bd8 <UART_SetConfig+0x2cc>)
 8004998:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800499c:	f003 0303 	and.w	r3, r3, #3
 80049a0:	2b03      	cmp	r3, #3
 80049a2:	d81b      	bhi.n	80049dc <UART_SetConfig+0xd0>
 80049a4:	a201      	add	r2, pc, #4	; (adr r2, 80049ac <UART_SetConfig+0xa0>)
 80049a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049aa:	bf00      	nop
 80049ac:	080049bd 	.word	0x080049bd
 80049b0:	080049cd 	.word	0x080049cd
 80049b4:	080049c5 	.word	0x080049c5
 80049b8:	080049d5 	.word	0x080049d5
 80049bc:	2301      	movs	r3, #1
 80049be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80049c2:	e116      	b.n	8004bf2 <UART_SetConfig+0x2e6>
 80049c4:	2302      	movs	r3, #2
 80049c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80049ca:	e112      	b.n	8004bf2 <UART_SetConfig+0x2e6>
 80049cc:	2304      	movs	r3, #4
 80049ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80049d2:	e10e      	b.n	8004bf2 <UART_SetConfig+0x2e6>
 80049d4:	2308      	movs	r3, #8
 80049d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80049da:	e10a      	b.n	8004bf2 <UART_SetConfig+0x2e6>
 80049dc:	2310      	movs	r3, #16
 80049de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80049e2:	e106      	b.n	8004bf2 <UART_SetConfig+0x2e6>
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	4a7c      	ldr	r2, [pc, #496]	; (8004bdc <UART_SetConfig+0x2d0>)
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d138      	bne.n	8004a60 <UART_SetConfig+0x154>
 80049ee:	4b7a      	ldr	r3, [pc, #488]	; (8004bd8 <UART_SetConfig+0x2cc>)
 80049f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049f4:	f003 030c 	and.w	r3, r3, #12
 80049f8:	2b0c      	cmp	r3, #12
 80049fa:	d82d      	bhi.n	8004a58 <UART_SetConfig+0x14c>
 80049fc:	a201      	add	r2, pc, #4	; (adr r2, 8004a04 <UART_SetConfig+0xf8>)
 80049fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a02:	bf00      	nop
 8004a04:	08004a39 	.word	0x08004a39
 8004a08:	08004a59 	.word	0x08004a59
 8004a0c:	08004a59 	.word	0x08004a59
 8004a10:	08004a59 	.word	0x08004a59
 8004a14:	08004a49 	.word	0x08004a49
 8004a18:	08004a59 	.word	0x08004a59
 8004a1c:	08004a59 	.word	0x08004a59
 8004a20:	08004a59 	.word	0x08004a59
 8004a24:	08004a41 	.word	0x08004a41
 8004a28:	08004a59 	.word	0x08004a59
 8004a2c:	08004a59 	.word	0x08004a59
 8004a30:	08004a59 	.word	0x08004a59
 8004a34:	08004a51 	.word	0x08004a51
 8004a38:	2300      	movs	r3, #0
 8004a3a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004a3e:	e0d8      	b.n	8004bf2 <UART_SetConfig+0x2e6>
 8004a40:	2302      	movs	r3, #2
 8004a42:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004a46:	e0d4      	b.n	8004bf2 <UART_SetConfig+0x2e6>
 8004a48:	2304      	movs	r3, #4
 8004a4a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004a4e:	e0d0      	b.n	8004bf2 <UART_SetConfig+0x2e6>
 8004a50:	2308      	movs	r3, #8
 8004a52:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004a56:	e0cc      	b.n	8004bf2 <UART_SetConfig+0x2e6>
 8004a58:	2310      	movs	r3, #16
 8004a5a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004a5e:	e0c8      	b.n	8004bf2 <UART_SetConfig+0x2e6>
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	4a5e      	ldr	r2, [pc, #376]	; (8004be0 <UART_SetConfig+0x2d4>)
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d125      	bne.n	8004ab6 <UART_SetConfig+0x1aa>
 8004a6a:	4b5b      	ldr	r3, [pc, #364]	; (8004bd8 <UART_SetConfig+0x2cc>)
 8004a6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a70:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004a74:	2b30      	cmp	r3, #48	; 0x30
 8004a76:	d016      	beq.n	8004aa6 <UART_SetConfig+0x19a>
 8004a78:	2b30      	cmp	r3, #48	; 0x30
 8004a7a:	d818      	bhi.n	8004aae <UART_SetConfig+0x1a2>
 8004a7c:	2b20      	cmp	r3, #32
 8004a7e:	d00a      	beq.n	8004a96 <UART_SetConfig+0x18a>
 8004a80:	2b20      	cmp	r3, #32
 8004a82:	d814      	bhi.n	8004aae <UART_SetConfig+0x1a2>
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d002      	beq.n	8004a8e <UART_SetConfig+0x182>
 8004a88:	2b10      	cmp	r3, #16
 8004a8a:	d008      	beq.n	8004a9e <UART_SetConfig+0x192>
 8004a8c:	e00f      	b.n	8004aae <UART_SetConfig+0x1a2>
 8004a8e:	2300      	movs	r3, #0
 8004a90:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004a94:	e0ad      	b.n	8004bf2 <UART_SetConfig+0x2e6>
 8004a96:	2302      	movs	r3, #2
 8004a98:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004a9c:	e0a9      	b.n	8004bf2 <UART_SetConfig+0x2e6>
 8004a9e:	2304      	movs	r3, #4
 8004aa0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004aa4:	e0a5      	b.n	8004bf2 <UART_SetConfig+0x2e6>
 8004aa6:	2308      	movs	r3, #8
 8004aa8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004aac:	e0a1      	b.n	8004bf2 <UART_SetConfig+0x2e6>
 8004aae:	2310      	movs	r3, #16
 8004ab0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004ab4:	e09d      	b.n	8004bf2 <UART_SetConfig+0x2e6>
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	4a4a      	ldr	r2, [pc, #296]	; (8004be4 <UART_SetConfig+0x2d8>)
 8004abc:	4293      	cmp	r3, r2
 8004abe:	d125      	bne.n	8004b0c <UART_SetConfig+0x200>
 8004ac0:	4b45      	ldr	r3, [pc, #276]	; (8004bd8 <UART_SetConfig+0x2cc>)
 8004ac2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ac6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004aca:	2bc0      	cmp	r3, #192	; 0xc0
 8004acc:	d016      	beq.n	8004afc <UART_SetConfig+0x1f0>
 8004ace:	2bc0      	cmp	r3, #192	; 0xc0
 8004ad0:	d818      	bhi.n	8004b04 <UART_SetConfig+0x1f8>
 8004ad2:	2b80      	cmp	r3, #128	; 0x80
 8004ad4:	d00a      	beq.n	8004aec <UART_SetConfig+0x1e0>
 8004ad6:	2b80      	cmp	r3, #128	; 0x80
 8004ad8:	d814      	bhi.n	8004b04 <UART_SetConfig+0x1f8>
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d002      	beq.n	8004ae4 <UART_SetConfig+0x1d8>
 8004ade:	2b40      	cmp	r3, #64	; 0x40
 8004ae0:	d008      	beq.n	8004af4 <UART_SetConfig+0x1e8>
 8004ae2:	e00f      	b.n	8004b04 <UART_SetConfig+0x1f8>
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004aea:	e082      	b.n	8004bf2 <UART_SetConfig+0x2e6>
 8004aec:	2302      	movs	r3, #2
 8004aee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004af2:	e07e      	b.n	8004bf2 <UART_SetConfig+0x2e6>
 8004af4:	2304      	movs	r3, #4
 8004af6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004afa:	e07a      	b.n	8004bf2 <UART_SetConfig+0x2e6>
 8004afc:	2308      	movs	r3, #8
 8004afe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004b02:	e076      	b.n	8004bf2 <UART_SetConfig+0x2e6>
 8004b04:	2310      	movs	r3, #16
 8004b06:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004b0a:	e072      	b.n	8004bf2 <UART_SetConfig+0x2e6>
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4a35      	ldr	r2, [pc, #212]	; (8004be8 <UART_SetConfig+0x2dc>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d12a      	bne.n	8004b6c <UART_SetConfig+0x260>
 8004b16:	4b30      	ldr	r3, [pc, #192]	; (8004bd8 <UART_SetConfig+0x2cc>)
 8004b18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b1c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b20:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004b24:	d01a      	beq.n	8004b5c <UART_SetConfig+0x250>
 8004b26:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004b2a:	d81b      	bhi.n	8004b64 <UART_SetConfig+0x258>
 8004b2c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004b30:	d00c      	beq.n	8004b4c <UART_SetConfig+0x240>
 8004b32:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004b36:	d815      	bhi.n	8004b64 <UART_SetConfig+0x258>
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d003      	beq.n	8004b44 <UART_SetConfig+0x238>
 8004b3c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004b40:	d008      	beq.n	8004b54 <UART_SetConfig+0x248>
 8004b42:	e00f      	b.n	8004b64 <UART_SetConfig+0x258>
 8004b44:	2300      	movs	r3, #0
 8004b46:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004b4a:	e052      	b.n	8004bf2 <UART_SetConfig+0x2e6>
 8004b4c:	2302      	movs	r3, #2
 8004b4e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004b52:	e04e      	b.n	8004bf2 <UART_SetConfig+0x2e6>
 8004b54:	2304      	movs	r3, #4
 8004b56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004b5a:	e04a      	b.n	8004bf2 <UART_SetConfig+0x2e6>
 8004b5c:	2308      	movs	r3, #8
 8004b5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004b62:	e046      	b.n	8004bf2 <UART_SetConfig+0x2e6>
 8004b64:	2310      	movs	r3, #16
 8004b66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004b6a:	e042      	b.n	8004bf2 <UART_SetConfig+0x2e6>
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4a17      	ldr	r2, [pc, #92]	; (8004bd0 <UART_SetConfig+0x2c4>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d13a      	bne.n	8004bec <UART_SetConfig+0x2e0>
 8004b76:	4b18      	ldr	r3, [pc, #96]	; (8004bd8 <UART_SetConfig+0x2cc>)
 8004b78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b7c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004b80:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004b84:	d01a      	beq.n	8004bbc <UART_SetConfig+0x2b0>
 8004b86:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004b8a:	d81b      	bhi.n	8004bc4 <UART_SetConfig+0x2b8>
 8004b8c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b90:	d00c      	beq.n	8004bac <UART_SetConfig+0x2a0>
 8004b92:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b96:	d815      	bhi.n	8004bc4 <UART_SetConfig+0x2b8>
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d003      	beq.n	8004ba4 <UART_SetConfig+0x298>
 8004b9c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ba0:	d008      	beq.n	8004bb4 <UART_SetConfig+0x2a8>
 8004ba2:	e00f      	b.n	8004bc4 <UART_SetConfig+0x2b8>
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004baa:	e022      	b.n	8004bf2 <UART_SetConfig+0x2e6>
 8004bac:	2302      	movs	r3, #2
 8004bae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004bb2:	e01e      	b.n	8004bf2 <UART_SetConfig+0x2e6>
 8004bb4:	2304      	movs	r3, #4
 8004bb6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004bba:	e01a      	b.n	8004bf2 <UART_SetConfig+0x2e6>
 8004bbc:	2308      	movs	r3, #8
 8004bbe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004bc2:	e016      	b.n	8004bf2 <UART_SetConfig+0x2e6>
 8004bc4:	2310      	movs	r3, #16
 8004bc6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004bca:	e012      	b.n	8004bf2 <UART_SetConfig+0x2e6>
 8004bcc:	efff69f3 	.word	0xefff69f3
 8004bd0:	40008000 	.word	0x40008000
 8004bd4:	40013800 	.word	0x40013800
 8004bd8:	40021000 	.word	0x40021000
 8004bdc:	40004400 	.word	0x40004400
 8004be0:	40004800 	.word	0x40004800
 8004be4:	40004c00 	.word	0x40004c00
 8004be8:	40005000 	.word	0x40005000
 8004bec:	2310      	movs	r3, #16
 8004bee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	4a9f      	ldr	r2, [pc, #636]	; (8004e74 <UART_SetConfig+0x568>)
 8004bf8:	4293      	cmp	r3, r2
 8004bfa:	d17a      	bne.n	8004cf2 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004bfc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004c00:	2b08      	cmp	r3, #8
 8004c02:	d824      	bhi.n	8004c4e <UART_SetConfig+0x342>
 8004c04:	a201      	add	r2, pc, #4	; (adr r2, 8004c0c <UART_SetConfig+0x300>)
 8004c06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c0a:	bf00      	nop
 8004c0c:	08004c31 	.word	0x08004c31
 8004c10:	08004c4f 	.word	0x08004c4f
 8004c14:	08004c39 	.word	0x08004c39
 8004c18:	08004c4f 	.word	0x08004c4f
 8004c1c:	08004c3f 	.word	0x08004c3f
 8004c20:	08004c4f 	.word	0x08004c4f
 8004c24:	08004c4f 	.word	0x08004c4f
 8004c28:	08004c4f 	.word	0x08004c4f
 8004c2c:	08004c47 	.word	0x08004c47
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c30:	f7ff f83c 	bl	8003cac <HAL_RCC_GetPCLK1Freq>
 8004c34:	61f8      	str	r0, [r7, #28]
        break;
 8004c36:	e010      	b.n	8004c5a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004c38:	4b8f      	ldr	r3, [pc, #572]	; (8004e78 <UART_SetConfig+0x56c>)
 8004c3a:	61fb      	str	r3, [r7, #28]
        break;
 8004c3c:	e00d      	b.n	8004c5a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c3e:	f7fe ff9d 	bl	8003b7c <HAL_RCC_GetSysClockFreq>
 8004c42:	61f8      	str	r0, [r7, #28]
        break;
 8004c44:	e009      	b.n	8004c5a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c46:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004c4a:	61fb      	str	r3, [r7, #28]
        break;
 8004c4c:	e005      	b.n	8004c5a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004c4e:	2300      	movs	r3, #0
 8004c50:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004c52:	2301      	movs	r3, #1
 8004c54:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004c58:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004c5a:	69fb      	ldr	r3, [r7, #28]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	f000 80fb 	beq.w	8004e58 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	685a      	ldr	r2, [r3, #4]
 8004c66:	4613      	mov	r3, r2
 8004c68:	005b      	lsls	r3, r3, #1
 8004c6a:	4413      	add	r3, r2
 8004c6c:	69fa      	ldr	r2, [r7, #28]
 8004c6e:	429a      	cmp	r2, r3
 8004c70:	d305      	bcc.n	8004c7e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	685b      	ldr	r3, [r3, #4]
 8004c76:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004c78:	69fa      	ldr	r2, [r7, #28]
 8004c7a:	429a      	cmp	r2, r3
 8004c7c:	d903      	bls.n	8004c86 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004c7e:	2301      	movs	r3, #1
 8004c80:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004c84:	e0e8      	b.n	8004e58 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004c86:	69fb      	ldr	r3, [r7, #28]
 8004c88:	2200      	movs	r2, #0
 8004c8a:	461c      	mov	r4, r3
 8004c8c:	4615      	mov	r5, r2
 8004c8e:	f04f 0200 	mov.w	r2, #0
 8004c92:	f04f 0300 	mov.w	r3, #0
 8004c96:	022b      	lsls	r3, r5, #8
 8004c98:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004c9c:	0222      	lsls	r2, r4, #8
 8004c9e:	68f9      	ldr	r1, [r7, #12]
 8004ca0:	6849      	ldr	r1, [r1, #4]
 8004ca2:	0849      	lsrs	r1, r1, #1
 8004ca4:	2000      	movs	r0, #0
 8004ca6:	4688      	mov	r8, r1
 8004ca8:	4681      	mov	r9, r0
 8004caa:	eb12 0a08 	adds.w	sl, r2, r8
 8004cae:	eb43 0b09 	adc.w	fp, r3, r9
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	603b      	str	r3, [r7, #0]
 8004cba:	607a      	str	r2, [r7, #4]
 8004cbc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004cc0:	4650      	mov	r0, sl
 8004cc2:	4659      	mov	r1, fp
 8004cc4:	f7fb ffe0 	bl	8000c88 <__aeabi_uldivmod>
 8004cc8:	4602      	mov	r2, r0
 8004cca:	460b      	mov	r3, r1
 8004ccc:	4613      	mov	r3, r2
 8004cce:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004cd0:	69bb      	ldr	r3, [r7, #24]
 8004cd2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004cd6:	d308      	bcc.n	8004cea <UART_SetConfig+0x3de>
 8004cd8:	69bb      	ldr	r3, [r7, #24]
 8004cda:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004cde:	d204      	bcs.n	8004cea <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	69ba      	ldr	r2, [r7, #24]
 8004ce6:	60da      	str	r2, [r3, #12]
 8004ce8:	e0b6      	b.n	8004e58 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004cea:	2301      	movs	r3, #1
 8004cec:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004cf0:	e0b2      	b.n	8004e58 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	69db      	ldr	r3, [r3, #28]
 8004cf6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004cfa:	d15e      	bne.n	8004dba <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004cfc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004d00:	2b08      	cmp	r3, #8
 8004d02:	d828      	bhi.n	8004d56 <UART_SetConfig+0x44a>
 8004d04:	a201      	add	r2, pc, #4	; (adr r2, 8004d0c <UART_SetConfig+0x400>)
 8004d06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d0a:	bf00      	nop
 8004d0c:	08004d31 	.word	0x08004d31
 8004d10:	08004d39 	.word	0x08004d39
 8004d14:	08004d41 	.word	0x08004d41
 8004d18:	08004d57 	.word	0x08004d57
 8004d1c:	08004d47 	.word	0x08004d47
 8004d20:	08004d57 	.word	0x08004d57
 8004d24:	08004d57 	.word	0x08004d57
 8004d28:	08004d57 	.word	0x08004d57
 8004d2c:	08004d4f 	.word	0x08004d4f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d30:	f7fe ffbc 	bl	8003cac <HAL_RCC_GetPCLK1Freq>
 8004d34:	61f8      	str	r0, [r7, #28]
        break;
 8004d36:	e014      	b.n	8004d62 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004d38:	f7fe ffce 	bl	8003cd8 <HAL_RCC_GetPCLK2Freq>
 8004d3c:	61f8      	str	r0, [r7, #28]
        break;
 8004d3e:	e010      	b.n	8004d62 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004d40:	4b4d      	ldr	r3, [pc, #308]	; (8004e78 <UART_SetConfig+0x56c>)
 8004d42:	61fb      	str	r3, [r7, #28]
        break;
 8004d44:	e00d      	b.n	8004d62 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d46:	f7fe ff19 	bl	8003b7c <HAL_RCC_GetSysClockFreq>
 8004d4a:	61f8      	str	r0, [r7, #28]
        break;
 8004d4c:	e009      	b.n	8004d62 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d4e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004d52:	61fb      	str	r3, [r7, #28]
        break;
 8004d54:	e005      	b.n	8004d62 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004d56:	2300      	movs	r3, #0
 8004d58:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004d60:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004d62:	69fb      	ldr	r3, [r7, #28]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d077      	beq.n	8004e58 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004d68:	69fb      	ldr	r3, [r7, #28]
 8004d6a:	005a      	lsls	r2, r3, #1
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	685b      	ldr	r3, [r3, #4]
 8004d70:	085b      	lsrs	r3, r3, #1
 8004d72:	441a      	add	r2, r3
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	685b      	ldr	r3, [r3, #4]
 8004d78:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d7c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d7e:	69bb      	ldr	r3, [r7, #24]
 8004d80:	2b0f      	cmp	r3, #15
 8004d82:	d916      	bls.n	8004db2 <UART_SetConfig+0x4a6>
 8004d84:	69bb      	ldr	r3, [r7, #24]
 8004d86:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d8a:	d212      	bcs.n	8004db2 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004d8c:	69bb      	ldr	r3, [r7, #24]
 8004d8e:	b29b      	uxth	r3, r3
 8004d90:	f023 030f 	bic.w	r3, r3, #15
 8004d94:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004d96:	69bb      	ldr	r3, [r7, #24]
 8004d98:	085b      	lsrs	r3, r3, #1
 8004d9a:	b29b      	uxth	r3, r3
 8004d9c:	f003 0307 	and.w	r3, r3, #7
 8004da0:	b29a      	uxth	r2, r3
 8004da2:	8afb      	ldrh	r3, [r7, #22]
 8004da4:	4313      	orrs	r3, r2
 8004da6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	8afa      	ldrh	r2, [r7, #22]
 8004dae:	60da      	str	r2, [r3, #12]
 8004db0:	e052      	b.n	8004e58 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004db2:	2301      	movs	r3, #1
 8004db4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004db8:	e04e      	b.n	8004e58 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004dba:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004dbe:	2b08      	cmp	r3, #8
 8004dc0:	d827      	bhi.n	8004e12 <UART_SetConfig+0x506>
 8004dc2:	a201      	add	r2, pc, #4	; (adr r2, 8004dc8 <UART_SetConfig+0x4bc>)
 8004dc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dc8:	08004ded 	.word	0x08004ded
 8004dcc:	08004df5 	.word	0x08004df5
 8004dd0:	08004dfd 	.word	0x08004dfd
 8004dd4:	08004e13 	.word	0x08004e13
 8004dd8:	08004e03 	.word	0x08004e03
 8004ddc:	08004e13 	.word	0x08004e13
 8004de0:	08004e13 	.word	0x08004e13
 8004de4:	08004e13 	.word	0x08004e13
 8004de8:	08004e0b 	.word	0x08004e0b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004dec:	f7fe ff5e 	bl	8003cac <HAL_RCC_GetPCLK1Freq>
 8004df0:	61f8      	str	r0, [r7, #28]
        break;
 8004df2:	e014      	b.n	8004e1e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004df4:	f7fe ff70 	bl	8003cd8 <HAL_RCC_GetPCLK2Freq>
 8004df8:	61f8      	str	r0, [r7, #28]
        break;
 8004dfa:	e010      	b.n	8004e1e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004dfc:	4b1e      	ldr	r3, [pc, #120]	; (8004e78 <UART_SetConfig+0x56c>)
 8004dfe:	61fb      	str	r3, [r7, #28]
        break;
 8004e00:	e00d      	b.n	8004e1e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004e02:	f7fe febb 	bl	8003b7c <HAL_RCC_GetSysClockFreq>
 8004e06:	61f8      	str	r0, [r7, #28]
        break;
 8004e08:	e009      	b.n	8004e1e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004e0a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004e0e:	61fb      	str	r3, [r7, #28]
        break;
 8004e10:	e005      	b.n	8004e1e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004e12:	2300      	movs	r3, #0
 8004e14:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004e16:	2301      	movs	r3, #1
 8004e18:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004e1c:	bf00      	nop
    }

    if (pclk != 0U)
 8004e1e:	69fb      	ldr	r3, [r7, #28]
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d019      	beq.n	8004e58 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	685b      	ldr	r3, [r3, #4]
 8004e28:	085a      	lsrs	r2, r3, #1
 8004e2a:	69fb      	ldr	r3, [r7, #28]
 8004e2c:	441a      	add	r2, r3
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e36:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004e38:	69bb      	ldr	r3, [r7, #24]
 8004e3a:	2b0f      	cmp	r3, #15
 8004e3c:	d909      	bls.n	8004e52 <UART_SetConfig+0x546>
 8004e3e:	69bb      	ldr	r3, [r7, #24]
 8004e40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e44:	d205      	bcs.n	8004e52 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004e46:	69bb      	ldr	r3, [r7, #24]
 8004e48:	b29a      	uxth	r2, r3
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	60da      	str	r2, [r3, #12]
 8004e50:	e002      	b.n	8004e58 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004e52:	2301      	movs	r3, #1
 8004e54:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	2200      	movs	r2, #0
 8004e62:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8004e64:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8004e68:	4618      	mov	r0, r3
 8004e6a:	3728      	adds	r7, #40	; 0x28
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e72:	bf00      	nop
 8004e74:	40008000 	.word	0x40008000
 8004e78:	00f42400 	.word	0x00f42400

08004e7c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004e7c:	b480      	push	{r7}
 8004e7e:	b083      	sub	sp, #12
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e88:	f003 0308 	and.w	r3, r3, #8
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d00a      	beq.n	8004ea6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	430a      	orrs	r2, r1
 8004ea4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eaa:	f003 0301 	and.w	r3, r3, #1
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d00a      	beq.n	8004ec8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	685b      	ldr	r3, [r3, #4]
 8004eb8:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	430a      	orrs	r2, r1
 8004ec6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ecc:	f003 0302 	and.w	r3, r3, #2
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d00a      	beq.n	8004eea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	685b      	ldr	r3, [r3, #4]
 8004eda:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	430a      	orrs	r2, r1
 8004ee8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eee:	f003 0304 	and.w	r3, r3, #4
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d00a      	beq.n	8004f0c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	685b      	ldr	r3, [r3, #4]
 8004efc:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	430a      	orrs	r2, r1
 8004f0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f10:	f003 0310 	and.w	r3, r3, #16
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d00a      	beq.n	8004f2e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	689b      	ldr	r3, [r3, #8]
 8004f1e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	430a      	orrs	r2, r1
 8004f2c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f32:	f003 0320 	and.w	r3, r3, #32
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d00a      	beq.n	8004f50 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	689b      	ldr	r3, [r3, #8]
 8004f40:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	430a      	orrs	r2, r1
 8004f4e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d01a      	beq.n	8004f92 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	430a      	orrs	r2, r1
 8004f70:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f76:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004f7a:	d10a      	bne.n	8004f92 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	685b      	ldr	r3, [r3, #4]
 8004f82:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	430a      	orrs	r2, r1
 8004f90:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d00a      	beq.n	8004fb4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	685b      	ldr	r3, [r3, #4]
 8004fa4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	430a      	orrs	r2, r1
 8004fb2:	605a      	str	r2, [r3, #4]
  }
}
 8004fb4:	bf00      	nop
 8004fb6:	370c      	adds	r7, #12
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbe:	4770      	bx	lr

08004fc0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b098      	sub	sp, #96	; 0x60
 8004fc4:	af02      	add	r7, sp, #8
 8004fc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2200      	movs	r2, #0
 8004fcc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004fd0:	f7fc fe70 	bl	8001cb4 <HAL_GetTick>
 8004fd4:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f003 0308 	and.w	r3, r3, #8
 8004fe0:	2b08      	cmp	r3, #8
 8004fe2:	d12e      	bne.n	8005042 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004fe4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004fe8:	9300      	str	r3, [sp, #0]
 8004fea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004fec:	2200      	movs	r2, #0
 8004fee:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004ff2:	6878      	ldr	r0, [r7, #4]
 8004ff4:	f000 f88c 	bl	8005110 <UART_WaitOnFlagUntilTimeout>
 8004ff8:	4603      	mov	r3, r0
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d021      	beq.n	8005042 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005004:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005006:	e853 3f00 	ldrex	r3, [r3]
 800500a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800500c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800500e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005012:	653b      	str	r3, [r7, #80]	; 0x50
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	461a      	mov	r2, r3
 800501a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800501c:	647b      	str	r3, [r7, #68]	; 0x44
 800501e:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005020:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005022:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005024:	e841 2300 	strex	r3, r2, [r1]
 8005028:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800502a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800502c:	2b00      	cmp	r3, #0
 800502e:	d1e6      	bne.n	8004ffe <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2220      	movs	r2, #32
 8005034:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	2200      	movs	r2, #0
 800503a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800503e:	2303      	movs	r3, #3
 8005040:	e062      	b.n	8005108 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f003 0304 	and.w	r3, r3, #4
 800504c:	2b04      	cmp	r3, #4
 800504e:	d149      	bne.n	80050e4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005050:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005054:	9300      	str	r3, [sp, #0]
 8005056:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005058:	2200      	movs	r2, #0
 800505a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800505e:	6878      	ldr	r0, [r7, #4]
 8005060:	f000 f856 	bl	8005110 <UART_WaitOnFlagUntilTimeout>
 8005064:	4603      	mov	r3, r0
 8005066:	2b00      	cmp	r3, #0
 8005068:	d03c      	beq.n	80050e4 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005072:	e853 3f00 	ldrex	r3, [r3]
 8005076:	623b      	str	r3, [r7, #32]
   return(result);
 8005078:	6a3b      	ldr	r3, [r7, #32]
 800507a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800507e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	461a      	mov	r2, r3
 8005086:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005088:	633b      	str	r3, [r7, #48]	; 0x30
 800508a:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800508c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800508e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005090:	e841 2300 	strex	r3, r2, [r1]
 8005094:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005096:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005098:	2b00      	cmp	r3, #0
 800509a:	d1e6      	bne.n	800506a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	3308      	adds	r3, #8
 80050a2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050a4:	693b      	ldr	r3, [r7, #16]
 80050a6:	e853 3f00 	ldrex	r3, [r3]
 80050aa:	60fb      	str	r3, [r7, #12]
   return(result);
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	f023 0301 	bic.w	r3, r3, #1
 80050b2:	64bb      	str	r3, [r7, #72]	; 0x48
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	3308      	adds	r3, #8
 80050ba:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80050bc:	61fa      	str	r2, [r7, #28]
 80050be:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050c0:	69b9      	ldr	r1, [r7, #24]
 80050c2:	69fa      	ldr	r2, [r7, #28]
 80050c4:	e841 2300 	strex	r3, r2, [r1]
 80050c8:	617b      	str	r3, [r7, #20]
   return(result);
 80050ca:	697b      	ldr	r3, [r7, #20]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d1e5      	bne.n	800509c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2220      	movs	r2, #32
 80050d4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2200      	movs	r2, #0
 80050dc:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80050e0:	2303      	movs	r3, #3
 80050e2:	e011      	b.n	8005108 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2220      	movs	r2, #32
 80050e8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2220      	movs	r2, #32
 80050ee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	2200      	movs	r2, #0
 80050f6:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2200      	movs	r2, #0
 80050fc:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2200      	movs	r2, #0
 8005102:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8005106:	2300      	movs	r3, #0
}
 8005108:	4618      	mov	r0, r3
 800510a:	3758      	adds	r7, #88	; 0x58
 800510c:	46bd      	mov	sp, r7
 800510e:	bd80      	pop	{r7, pc}

08005110 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	b084      	sub	sp, #16
 8005114:	af00      	add	r7, sp, #0
 8005116:	60f8      	str	r0, [r7, #12]
 8005118:	60b9      	str	r1, [r7, #8]
 800511a:	603b      	str	r3, [r7, #0]
 800511c:	4613      	mov	r3, r2
 800511e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005120:	e04f      	b.n	80051c2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005122:	69bb      	ldr	r3, [r7, #24]
 8005124:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005128:	d04b      	beq.n	80051c2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800512a:	f7fc fdc3 	bl	8001cb4 <HAL_GetTick>
 800512e:	4602      	mov	r2, r0
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	1ad3      	subs	r3, r2, r3
 8005134:	69ba      	ldr	r2, [r7, #24]
 8005136:	429a      	cmp	r2, r3
 8005138:	d302      	bcc.n	8005140 <UART_WaitOnFlagUntilTimeout+0x30>
 800513a:	69bb      	ldr	r3, [r7, #24]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d101      	bne.n	8005144 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005140:	2303      	movs	r3, #3
 8005142:	e04e      	b.n	80051e2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f003 0304 	and.w	r3, r3, #4
 800514e:	2b00      	cmp	r3, #0
 8005150:	d037      	beq.n	80051c2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005152:	68bb      	ldr	r3, [r7, #8]
 8005154:	2b80      	cmp	r3, #128	; 0x80
 8005156:	d034      	beq.n	80051c2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005158:	68bb      	ldr	r3, [r7, #8]
 800515a:	2b40      	cmp	r3, #64	; 0x40
 800515c:	d031      	beq.n	80051c2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	69db      	ldr	r3, [r3, #28]
 8005164:	f003 0308 	and.w	r3, r3, #8
 8005168:	2b08      	cmp	r3, #8
 800516a:	d110      	bne.n	800518e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	2208      	movs	r2, #8
 8005172:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005174:	68f8      	ldr	r0, [r7, #12]
 8005176:	f000 f838 	bl	80051ea <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	2208      	movs	r2, #8
 800517e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	2200      	movs	r2, #0
 8005186:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 800518a:	2301      	movs	r3, #1
 800518c:	e029      	b.n	80051e2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	69db      	ldr	r3, [r3, #28]
 8005194:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005198:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800519c:	d111      	bne.n	80051c2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80051a6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80051a8:	68f8      	ldr	r0, [r7, #12]
 80051aa:	f000 f81e 	bl	80051ea <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	2220      	movs	r2, #32
 80051b2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	2200      	movs	r2, #0
 80051ba:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80051be:	2303      	movs	r3, #3
 80051c0:	e00f      	b.n	80051e2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	69da      	ldr	r2, [r3, #28]
 80051c8:	68bb      	ldr	r3, [r7, #8]
 80051ca:	4013      	ands	r3, r2
 80051cc:	68ba      	ldr	r2, [r7, #8]
 80051ce:	429a      	cmp	r2, r3
 80051d0:	bf0c      	ite	eq
 80051d2:	2301      	moveq	r3, #1
 80051d4:	2300      	movne	r3, #0
 80051d6:	b2db      	uxtb	r3, r3
 80051d8:	461a      	mov	r2, r3
 80051da:	79fb      	ldrb	r3, [r7, #7]
 80051dc:	429a      	cmp	r2, r3
 80051de:	d0a0      	beq.n	8005122 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80051e0:	2300      	movs	r3, #0
}
 80051e2:	4618      	mov	r0, r3
 80051e4:	3710      	adds	r7, #16
 80051e6:	46bd      	mov	sp, r7
 80051e8:	bd80      	pop	{r7, pc}

080051ea <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80051ea:	b480      	push	{r7}
 80051ec:	b095      	sub	sp, #84	; 0x54
 80051ee:	af00      	add	r7, sp, #0
 80051f0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051fa:	e853 3f00 	ldrex	r3, [r3]
 80051fe:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005200:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005202:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005206:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	461a      	mov	r2, r3
 800520e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005210:	643b      	str	r3, [r7, #64]	; 0x40
 8005212:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005214:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005216:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005218:	e841 2300 	strex	r3, r2, [r1]
 800521c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800521e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005220:	2b00      	cmp	r3, #0
 8005222:	d1e6      	bne.n	80051f2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	3308      	adds	r3, #8
 800522a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800522c:	6a3b      	ldr	r3, [r7, #32]
 800522e:	e853 3f00 	ldrex	r3, [r3]
 8005232:	61fb      	str	r3, [r7, #28]
   return(result);
 8005234:	69fb      	ldr	r3, [r7, #28]
 8005236:	f023 0301 	bic.w	r3, r3, #1
 800523a:	64bb      	str	r3, [r7, #72]	; 0x48
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	3308      	adds	r3, #8
 8005242:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005244:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005246:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005248:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800524a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800524c:	e841 2300 	strex	r3, r2, [r1]
 8005250:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005254:	2b00      	cmp	r3, #0
 8005256:	d1e5      	bne.n	8005224 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800525c:	2b01      	cmp	r3, #1
 800525e:	d118      	bne.n	8005292 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	e853 3f00 	ldrex	r3, [r3]
 800526c:	60bb      	str	r3, [r7, #8]
   return(result);
 800526e:	68bb      	ldr	r3, [r7, #8]
 8005270:	f023 0310 	bic.w	r3, r3, #16
 8005274:	647b      	str	r3, [r7, #68]	; 0x44
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	461a      	mov	r2, r3
 800527c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800527e:	61bb      	str	r3, [r7, #24]
 8005280:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005282:	6979      	ldr	r1, [r7, #20]
 8005284:	69ba      	ldr	r2, [r7, #24]
 8005286:	e841 2300 	strex	r3, r2, [r1]
 800528a:	613b      	str	r3, [r7, #16]
   return(result);
 800528c:	693b      	ldr	r3, [r7, #16]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d1e6      	bne.n	8005260 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2220      	movs	r2, #32
 8005296:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	2200      	movs	r2, #0
 800529e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2200      	movs	r2, #0
 80052a4:	669a      	str	r2, [r3, #104]	; 0x68
}
 80052a6:	bf00      	nop
 80052a8:	3754      	adds	r7, #84	; 0x54
 80052aa:	46bd      	mov	sp, r7
 80052ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b0:	4770      	bx	lr

080052b2 <vListInsertEnd>:
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80052b2:	b480      	push	{r7}
 80052b4:	b085      	sub	sp, #20
 80052b6:	af00      	add	r7, sp, #0
 80052b8:	6078      	str	r0, [r7, #4]
 80052ba:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	685b      	ldr	r3, [r3, #4]
 80052c0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	68fa      	ldr	r2, [r7, #12]
 80052c6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	689a      	ldr	r2, [r3, #8]
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	689b      	ldr	r3, [r3, #8]
 80052d4:	683a      	ldr	r2, [r7, #0]
 80052d6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	683a      	ldr	r2, [r7, #0]
 80052dc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	687a      	ldr	r2, [r7, #4]
 80052e2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	1c5a      	adds	r2, r3, #1
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	601a      	str	r2, [r3, #0]
}
 80052ee:	bf00      	nop
 80052f0:	3714      	adds	r7, #20
 80052f2:	46bd      	mov	sp, r7
 80052f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f8:	4770      	bx	lr

080052fa <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80052fa:	b480      	push	{r7}
 80052fc:	b085      	sub	sp, #20
 80052fe:	af00      	add	r7, sp, #0
 8005300:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	691b      	ldr	r3, [r3, #16]
 8005306:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	685b      	ldr	r3, [r3, #4]
 800530c:	687a      	ldr	r2, [r7, #4]
 800530e:	6892      	ldr	r2, [r2, #8]
 8005310:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	689b      	ldr	r3, [r3, #8]
 8005316:	687a      	ldr	r2, [r7, #4]
 8005318:	6852      	ldr	r2, [r2, #4]
 800531a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	685b      	ldr	r3, [r3, #4]
 8005320:	687a      	ldr	r2, [r7, #4]
 8005322:	429a      	cmp	r2, r3
 8005324:	d103      	bne.n	800532e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	689a      	ldr	r2, [r3, #8]
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2200      	movs	r2, #0
 8005332:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	1e5a      	subs	r2, r3, #1
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
}
 8005342:	4618      	mov	r0, r3
 8005344:	3714      	adds	r7, #20
 8005346:	46bd      	mov	sp, r7
 8005348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534c:	4770      	bx	lr
	...

08005350 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005350:	b580      	push	{r7, lr}
 8005352:	b086      	sub	sp, #24
 8005354:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005356:	2300      	movs	r3, #0
 8005358:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800535a:	4b4f      	ldr	r3, [pc, #316]	; (8005498 <xTaskIncrementTick+0x148>)
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	2b00      	cmp	r3, #0
 8005360:	f040 808f 	bne.w	8005482 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005364:	4b4d      	ldr	r3, [pc, #308]	; (800549c <xTaskIncrementTick+0x14c>)
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	3301      	adds	r3, #1
 800536a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800536c:	4a4b      	ldr	r2, [pc, #300]	; (800549c <xTaskIncrementTick+0x14c>)
 800536e:	693b      	ldr	r3, [r7, #16]
 8005370:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005372:	693b      	ldr	r3, [r7, #16]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d120      	bne.n	80053ba <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8005378:	4b49      	ldr	r3, [pc, #292]	; (80054a0 <xTaskIncrementTick+0x150>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	2b00      	cmp	r3, #0
 8005380:	d00a      	beq.n	8005398 <xTaskIncrementTick+0x48>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005382:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005386:	f383 8811 	msr	BASEPRI, r3
 800538a:	f3bf 8f6f 	isb	sy
 800538e:	f3bf 8f4f 	dsb	sy
 8005392:	603b      	str	r3, [r7, #0]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005394:	bf00      	nop
 8005396:	e7fe      	b.n	8005396 <xTaskIncrementTick+0x46>
 8005398:	4b41      	ldr	r3, [pc, #260]	; (80054a0 <xTaskIncrementTick+0x150>)
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	60fb      	str	r3, [r7, #12]
 800539e:	4b41      	ldr	r3, [pc, #260]	; (80054a4 <xTaskIncrementTick+0x154>)
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	4a3f      	ldr	r2, [pc, #252]	; (80054a0 <xTaskIncrementTick+0x150>)
 80053a4:	6013      	str	r3, [r2, #0]
 80053a6:	4a3f      	ldr	r2, [pc, #252]	; (80054a4 <xTaskIncrementTick+0x154>)
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	6013      	str	r3, [r2, #0]
 80053ac:	4b3e      	ldr	r3, [pc, #248]	; (80054a8 <xTaskIncrementTick+0x158>)
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	3301      	adds	r3, #1
 80053b2:	4a3d      	ldr	r2, [pc, #244]	; (80054a8 <xTaskIncrementTick+0x158>)
 80053b4:	6013      	str	r3, [r2, #0]
 80053b6:	f000 f8e3 	bl	8005580 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80053ba:	4b3c      	ldr	r3, [pc, #240]	; (80054ac <xTaskIncrementTick+0x15c>)
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	693a      	ldr	r2, [r7, #16]
 80053c0:	429a      	cmp	r2, r3
 80053c2:	d349      	bcc.n	8005458 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80053c4:	4b36      	ldr	r3, [pc, #216]	; (80054a0 <xTaskIncrementTick+0x150>)
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d104      	bne.n	80053d8 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80053ce:	4b37      	ldr	r3, [pc, #220]	; (80054ac <xTaskIncrementTick+0x15c>)
 80053d0:	f04f 32ff 	mov.w	r2, #4294967295
 80053d4:	601a      	str	r2, [r3, #0]
					break;
 80053d6:	e03f      	b.n	8005458 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80053d8:	4b31      	ldr	r3, [pc, #196]	; (80054a0 <xTaskIncrementTick+0x150>)
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	68db      	ldr	r3, [r3, #12]
 80053de:	68db      	ldr	r3, [r3, #12]
 80053e0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80053e2:	68bb      	ldr	r3, [r7, #8]
 80053e4:	685b      	ldr	r3, [r3, #4]
 80053e6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80053e8:	693a      	ldr	r2, [r7, #16]
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	429a      	cmp	r2, r3
 80053ee:	d203      	bcs.n	80053f8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80053f0:	4a2e      	ldr	r2, [pc, #184]	; (80054ac <xTaskIncrementTick+0x15c>)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80053f6:	e02f      	b.n	8005458 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80053f8:	68bb      	ldr	r3, [r7, #8]
 80053fa:	3304      	adds	r3, #4
 80053fc:	4618      	mov	r0, r3
 80053fe:	f7ff ff7c 	bl	80052fa <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005402:	68bb      	ldr	r3, [r7, #8]
 8005404:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005406:	2b00      	cmp	r3, #0
 8005408:	d004      	beq.n	8005414 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800540a:	68bb      	ldr	r3, [r7, #8]
 800540c:	3318      	adds	r3, #24
 800540e:	4618      	mov	r0, r3
 8005410:	f7ff ff73 	bl	80052fa <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005414:	68bb      	ldr	r3, [r7, #8]
 8005416:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005418:	4b25      	ldr	r3, [pc, #148]	; (80054b0 <xTaskIncrementTick+0x160>)
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	429a      	cmp	r2, r3
 800541e:	d903      	bls.n	8005428 <xTaskIncrementTick+0xd8>
 8005420:	68bb      	ldr	r3, [r7, #8]
 8005422:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005424:	4a22      	ldr	r2, [pc, #136]	; (80054b0 <xTaskIncrementTick+0x160>)
 8005426:	6013      	str	r3, [r2, #0]
 8005428:	68bb      	ldr	r3, [r7, #8]
 800542a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800542c:	4613      	mov	r3, r2
 800542e:	009b      	lsls	r3, r3, #2
 8005430:	4413      	add	r3, r2
 8005432:	009b      	lsls	r3, r3, #2
 8005434:	4a1f      	ldr	r2, [pc, #124]	; (80054b4 <xTaskIncrementTick+0x164>)
 8005436:	441a      	add	r2, r3
 8005438:	68bb      	ldr	r3, [r7, #8]
 800543a:	3304      	adds	r3, #4
 800543c:	4619      	mov	r1, r3
 800543e:	4610      	mov	r0, r2
 8005440:	f7ff ff37 	bl	80052b2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005444:	68bb      	ldr	r3, [r7, #8]
 8005446:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005448:	4b1b      	ldr	r3, [pc, #108]	; (80054b8 <xTaskIncrementTick+0x168>)
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800544e:	429a      	cmp	r2, r3
 8005450:	d3b8      	bcc.n	80053c4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8005452:	2301      	movs	r3, #1
 8005454:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005456:	e7b5      	b.n	80053c4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005458:	4b17      	ldr	r3, [pc, #92]	; (80054b8 <xTaskIncrementTick+0x168>)
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800545e:	4915      	ldr	r1, [pc, #84]	; (80054b4 <xTaskIncrementTick+0x164>)
 8005460:	4613      	mov	r3, r2
 8005462:	009b      	lsls	r3, r3, #2
 8005464:	4413      	add	r3, r2
 8005466:	009b      	lsls	r3, r3, #2
 8005468:	440b      	add	r3, r1
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	2b01      	cmp	r3, #1
 800546e:	d901      	bls.n	8005474 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005470:	2301      	movs	r3, #1
 8005472:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005474:	4b11      	ldr	r3, [pc, #68]	; (80054bc <xTaskIncrementTick+0x16c>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	2b00      	cmp	r3, #0
 800547a:	d007      	beq.n	800548c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800547c:	2301      	movs	r3, #1
 800547e:	617b      	str	r3, [r7, #20]
 8005480:	e004      	b.n	800548c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005482:	4b0f      	ldr	r3, [pc, #60]	; (80054c0 <xTaskIncrementTick+0x170>)
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	3301      	adds	r3, #1
 8005488:	4a0d      	ldr	r2, [pc, #52]	; (80054c0 <xTaskIncrementTick+0x170>)
 800548a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800548c:	697b      	ldr	r3, [r7, #20]
}
 800548e:	4618      	mov	r0, r3
 8005490:	3718      	adds	r7, #24
 8005492:	46bd      	mov	sp, r7
 8005494:	bd80      	pop	{r7, pc}
 8005496:	bf00      	nop
 8005498:	2000075c 	.word	0x2000075c
 800549c:	20000740 	.word	0x20000740
 80054a0:	20000738 	.word	0x20000738
 80054a4:	2000073c 	.word	0x2000073c
 80054a8:	20000754 	.word	0x20000754
 80054ac:	20000758 	.word	0x20000758
 80054b0:	20000744 	.word	0x20000744
 80054b4:	200002d8 	.word	0x200002d8
 80054b8:	200002d4 	.word	0x200002d4
 80054bc:	20000750 	.word	0x20000750
 80054c0:	2000074c 	.word	0x2000074c

080054c4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80054c4:	b480      	push	{r7}
 80054c6:	b085      	sub	sp, #20
 80054c8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80054ca:	4b28      	ldr	r3, [pc, #160]	; (800556c <vTaskSwitchContext+0xa8>)
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d003      	beq.n	80054da <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80054d2:	4b27      	ldr	r3, [pc, #156]	; (8005570 <vTaskSwitchContext+0xac>)
 80054d4:	2201      	movs	r2, #1
 80054d6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80054d8:	e041      	b.n	800555e <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 80054da:	4b25      	ldr	r3, [pc, #148]	; (8005570 <vTaskSwitchContext+0xac>)
 80054dc:	2200      	movs	r2, #0
 80054de:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80054e0:	4b24      	ldr	r3, [pc, #144]	; (8005574 <vTaskSwitchContext+0xb0>)
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	60fb      	str	r3, [r7, #12]
 80054e6:	e010      	b.n	800550a <vTaskSwitchContext+0x46>
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d10a      	bne.n	8005504 <vTaskSwitchContext+0x40>
	__asm volatile
 80054ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054f2:	f383 8811 	msr	BASEPRI, r3
 80054f6:	f3bf 8f6f 	isb	sy
 80054fa:	f3bf 8f4f 	dsb	sy
 80054fe:	607b      	str	r3, [r7, #4]
}
 8005500:	bf00      	nop
 8005502:	e7fe      	b.n	8005502 <vTaskSwitchContext+0x3e>
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	3b01      	subs	r3, #1
 8005508:	60fb      	str	r3, [r7, #12]
 800550a:	491b      	ldr	r1, [pc, #108]	; (8005578 <vTaskSwitchContext+0xb4>)
 800550c:	68fa      	ldr	r2, [r7, #12]
 800550e:	4613      	mov	r3, r2
 8005510:	009b      	lsls	r3, r3, #2
 8005512:	4413      	add	r3, r2
 8005514:	009b      	lsls	r3, r3, #2
 8005516:	440b      	add	r3, r1
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d0e4      	beq.n	80054e8 <vTaskSwitchContext+0x24>
 800551e:	68fa      	ldr	r2, [r7, #12]
 8005520:	4613      	mov	r3, r2
 8005522:	009b      	lsls	r3, r3, #2
 8005524:	4413      	add	r3, r2
 8005526:	009b      	lsls	r3, r3, #2
 8005528:	4a13      	ldr	r2, [pc, #76]	; (8005578 <vTaskSwitchContext+0xb4>)
 800552a:	4413      	add	r3, r2
 800552c:	60bb      	str	r3, [r7, #8]
 800552e:	68bb      	ldr	r3, [r7, #8]
 8005530:	685b      	ldr	r3, [r3, #4]
 8005532:	685a      	ldr	r2, [r3, #4]
 8005534:	68bb      	ldr	r3, [r7, #8]
 8005536:	605a      	str	r2, [r3, #4]
 8005538:	68bb      	ldr	r3, [r7, #8]
 800553a:	685a      	ldr	r2, [r3, #4]
 800553c:	68bb      	ldr	r3, [r7, #8]
 800553e:	3308      	adds	r3, #8
 8005540:	429a      	cmp	r2, r3
 8005542:	d104      	bne.n	800554e <vTaskSwitchContext+0x8a>
 8005544:	68bb      	ldr	r3, [r7, #8]
 8005546:	685b      	ldr	r3, [r3, #4]
 8005548:	685a      	ldr	r2, [r3, #4]
 800554a:	68bb      	ldr	r3, [r7, #8]
 800554c:	605a      	str	r2, [r3, #4]
 800554e:	68bb      	ldr	r3, [r7, #8]
 8005550:	685b      	ldr	r3, [r3, #4]
 8005552:	68db      	ldr	r3, [r3, #12]
 8005554:	4a09      	ldr	r2, [pc, #36]	; (800557c <vTaskSwitchContext+0xb8>)
 8005556:	6013      	str	r3, [r2, #0]
 8005558:	4a06      	ldr	r2, [pc, #24]	; (8005574 <vTaskSwitchContext+0xb0>)
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	6013      	str	r3, [r2, #0]
}
 800555e:	bf00      	nop
 8005560:	3714      	adds	r7, #20
 8005562:	46bd      	mov	sp, r7
 8005564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005568:	4770      	bx	lr
 800556a:	bf00      	nop
 800556c:	2000075c 	.word	0x2000075c
 8005570:	20000750 	.word	0x20000750
 8005574:	20000744 	.word	0x20000744
 8005578:	200002d8 	.word	0x200002d8
 800557c:	200002d4 	.word	0x200002d4

08005580 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005580:	b480      	push	{r7}
 8005582:	b083      	sub	sp, #12
 8005584:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005586:	4b0c      	ldr	r3, [pc, #48]	; (80055b8 <prvResetNextTaskUnblockTime+0x38>)
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d104      	bne.n	800559a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005590:	4b0a      	ldr	r3, [pc, #40]	; (80055bc <prvResetNextTaskUnblockTime+0x3c>)
 8005592:	f04f 32ff 	mov.w	r2, #4294967295
 8005596:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005598:	e008      	b.n	80055ac <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800559a:	4b07      	ldr	r3, [pc, #28]	; (80055b8 <prvResetNextTaskUnblockTime+0x38>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	68db      	ldr	r3, [r3, #12]
 80055a0:	68db      	ldr	r3, [r3, #12]
 80055a2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	685b      	ldr	r3, [r3, #4]
 80055a8:	4a04      	ldr	r2, [pc, #16]	; (80055bc <prvResetNextTaskUnblockTime+0x3c>)
 80055aa:	6013      	str	r3, [r2, #0]
}
 80055ac:	bf00      	nop
 80055ae:	370c      	adds	r7, #12
 80055b0:	46bd      	mov	sp, r7
 80055b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b6:	4770      	bx	lr
 80055b8:	20000738 	.word	0x20000738
 80055bc:	20000758 	.word	0x20000758

080055c0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80055c0:	b480      	push	{r7}
 80055c2:	b083      	sub	sp, #12
 80055c4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80055c6:	4b0b      	ldr	r3, [pc, #44]	; (80055f4 <xTaskGetSchedulerState+0x34>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d102      	bne.n	80055d4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80055ce:	2301      	movs	r3, #1
 80055d0:	607b      	str	r3, [r7, #4]
 80055d2:	e008      	b.n	80055e6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80055d4:	4b08      	ldr	r3, [pc, #32]	; (80055f8 <xTaskGetSchedulerState+0x38>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d102      	bne.n	80055e2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80055dc:	2302      	movs	r3, #2
 80055de:	607b      	str	r3, [r7, #4]
 80055e0:	e001      	b.n	80055e6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80055e2:	2300      	movs	r3, #0
 80055e4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80055e6:	687b      	ldr	r3, [r7, #4]
	}
 80055e8:	4618      	mov	r0, r3
 80055ea:	370c      	adds	r7, #12
 80055ec:	46bd      	mov	sp, r7
 80055ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f2:	4770      	bx	lr
 80055f4:	20000748 	.word	0x20000748
 80055f8:	2000075c 	.word	0x2000075c
 80055fc:	00000000 	.word	0x00000000

08005600 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005600:	4b07      	ldr	r3, [pc, #28]	; (8005620 <pxCurrentTCBConst2>)
 8005602:	6819      	ldr	r1, [r3, #0]
 8005604:	6808      	ldr	r0, [r1, #0]
 8005606:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800560a:	f380 8809 	msr	PSP, r0
 800560e:	f3bf 8f6f 	isb	sy
 8005612:	f04f 0000 	mov.w	r0, #0
 8005616:	f380 8811 	msr	BASEPRI, r0
 800561a:	4770      	bx	lr
 800561c:	f3af 8000 	nop.w

08005620 <pxCurrentTCBConst2>:
 8005620:	200002d4 	.word	0x200002d4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005624:	bf00      	nop
 8005626:	bf00      	nop
	...

08005630 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005630:	f3ef 8009 	mrs	r0, PSP
 8005634:	f3bf 8f6f 	isb	sy
 8005638:	4b15      	ldr	r3, [pc, #84]	; (8005690 <pxCurrentTCBConst>)
 800563a:	681a      	ldr	r2, [r3, #0]
 800563c:	f01e 0f10 	tst.w	lr, #16
 8005640:	bf08      	it	eq
 8005642:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005646:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800564a:	6010      	str	r0, [r2, #0]
 800564c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005650:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005654:	f380 8811 	msr	BASEPRI, r0
 8005658:	f3bf 8f4f 	dsb	sy
 800565c:	f3bf 8f6f 	isb	sy
 8005660:	f7ff ff30 	bl	80054c4 <vTaskSwitchContext>
 8005664:	f04f 0000 	mov.w	r0, #0
 8005668:	f380 8811 	msr	BASEPRI, r0
 800566c:	bc09      	pop	{r0, r3}
 800566e:	6819      	ldr	r1, [r3, #0]
 8005670:	6808      	ldr	r0, [r1, #0]
 8005672:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005676:	f01e 0f10 	tst.w	lr, #16
 800567a:	bf08      	it	eq
 800567c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005680:	f380 8809 	msr	PSP, r0
 8005684:	f3bf 8f6f 	isb	sy
 8005688:	4770      	bx	lr
 800568a:	bf00      	nop
 800568c:	f3af 8000 	nop.w

08005690 <pxCurrentTCBConst>:
 8005690:	200002d4 	.word	0x200002d4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005694:	bf00      	nop
 8005696:	bf00      	nop

08005698 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b082      	sub	sp, #8
 800569c:	af00      	add	r7, sp, #0
	__asm volatile
 800569e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056a2:	f383 8811 	msr	BASEPRI, r3
 80056a6:	f3bf 8f6f 	isb	sy
 80056aa:	f3bf 8f4f 	dsb	sy
 80056ae:	607b      	str	r3, [r7, #4]
}
 80056b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80056b2:	f7ff fe4d 	bl	8005350 <xTaskIncrementTick>
 80056b6:	4603      	mov	r3, r0
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d003      	beq.n	80056c4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80056bc:	4b06      	ldr	r3, [pc, #24]	; (80056d8 <xPortSysTickHandler+0x40>)
 80056be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80056c2:	601a      	str	r2, [r3, #0]
 80056c4:	2300      	movs	r3, #0
 80056c6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80056ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80056d0:	bf00      	nop
 80056d2:	3708      	adds	r7, #8
 80056d4:	46bd      	mov	sp, r7
 80056d6:	bd80      	pop	{r7, pc}
 80056d8:	e000ed04 	.word	0xe000ed04

080056dc <__cvt>:
 80056dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80056e0:	ec55 4b10 	vmov	r4, r5, d0
 80056e4:	2d00      	cmp	r5, #0
 80056e6:	460e      	mov	r6, r1
 80056e8:	4619      	mov	r1, r3
 80056ea:	462b      	mov	r3, r5
 80056ec:	bfbb      	ittet	lt
 80056ee:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80056f2:	461d      	movlt	r5, r3
 80056f4:	2300      	movge	r3, #0
 80056f6:	232d      	movlt	r3, #45	; 0x2d
 80056f8:	700b      	strb	r3, [r1, #0]
 80056fa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80056fc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005700:	4691      	mov	r9, r2
 8005702:	f023 0820 	bic.w	r8, r3, #32
 8005706:	bfbc      	itt	lt
 8005708:	4622      	movlt	r2, r4
 800570a:	4614      	movlt	r4, r2
 800570c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005710:	d005      	beq.n	800571e <__cvt+0x42>
 8005712:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005716:	d100      	bne.n	800571a <__cvt+0x3e>
 8005718:	3601      	adds	r6, #1
 800571a:	2102      	movs	r1, #2
 800571c:	e000      	b.n	8005720 <__cvt+0x44>
 800571e:	2103      	movs	r1, #3
 8005720:	ab03      	add	r3, sp, #12
 8005722:	9301      	str	r3, [sp, #4]
 8005724:	ab02      	add	r3, sp, #8
 8005726:	9300      	str	r3, [sp, #0]
 8005728:	ec45 4b10 	vmov	d0, r4, r5
 800572c:	4653      	mov	r3, sl
 800572e:	4632      	mov	r2, r6
 8005730:	f001 f8c6 	bl	80068c0 <_dtoa_r>
 8005734:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005738:	4607      	mov	r7, r0
 800573a:	d102      	bne.n	8005742 <__cvt+0x66>
 800573c:	f019 0f01 	tst.w	r9, #1
 8005740:	d022      	beq.n	8005788 <__cvt+0xac>
 8005742:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005746:	eb07 0906 	add.w	r9, r7, r6
 800574a:	d110      	bne.n	800576e <__cvt+0x92>
 800574c:	783b      	ldrb	r3, [r7, #0]
 800574e:	2b30      	cmp	r3, #48	; 0x30
 8005750:	d10a      	bne.n	8005768 <__cvt+0x8c>
 8005752:	2200      	movs	r2, #0
 8005754:	2300      	movs	r3, #0
 8005756:	4620      	mov	r0, r4
 8005758:	4629      	mov	r1, r5
 800575a:	f7fb f9b5 	bl	8000ac8 <__aeabi_dcmpeq>
 800575e:	b918      	cbnz	r0, 8005768 <__cvt+0x8c>
 8005760:	f1c6 0601 	rsb	r6, r6, #1
 8005764:	f8ca 6000 	str.w	r6, [sl]
 8005768:	f8da 3000 	ldr.w	r3, [sl]
 800576c:	4499      	add	r9, r3
 800576e:	2200      	movs	r2, #0
 8005770:	2300      	movs	r3, #0
 8005772:	4620      	mov	r0, r4
 8005774:	4629      	mov	r1, r5
 8005776:	f7fb f9a7 	bl	8000ac8 <__aeabi_dcmpeq>
 800577a:	b108      	cbz	r0, 8005780 <__cvt+0xa4>
 800577c:	f8cd 900c 	str.w	r9, [sp, #12]
 8005780:	2230      	movs	r2, #48	; 0x30
 8005782:	9b03      	ldr	r3, [sp, #12]
 8005784:	454b      	cmp	r3, r9
 8005786:	d307      	bcc.n	8005798 <__cvt+0xbc>
 8005788:	9b03      	ldr	r3, [sp, #12]
 800578a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800578c:	1bdb      	subs	r3, r3, r7
 800578e:	4638      	mov	r0, r7
 8005790:	6013      	str	r3, [r2, #0]
 8005792:	b004      	add	sp, #16
 8005794:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005798:	1c59      	adds	r1, r3, #1
 800579a:	9103      	str	r1, [sp, #12]
 800579c:	701a      	strb	r2, [r3, #0]
 800579e:	e7f0      	b.n	8005782 <__cvt+0xa6>

080057a0 <__exponent>:
 80057a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80057a2:	4603      	mov	r3, r0
 80057a4:	2900      	cmp	r1, #0
 80057a6:	bfb8      	it	lt
 80057a8:	4249      	neglt	r1, r1
 80057aa:	f803 2b02 	strb.w	r2, [r3], #2
 80057ae:	bfb4      	ite	lt
 80057b0:	222d      	movlt	r2, #45	; 0x2d
 80057b2:	222b      	movge	r2, #43	; 0x2b
 80057b4:	2909      	cmp	r1, #9
 80057b6:	7042      	strb	r2, [r0, #1]
 80057b8:	dd2a      	ble.n	8005810 <__exponent+0x70>
 80057ba:	f10d 0207 	add.w	r2, sp, #7
 80057be:	4617      	mov	r7, r2
 80057c0:	260a      	movs	r6, #10
 80057c2:	4694      	mov	ip, r2
 80057c4:	fb91 f5f6 	sdiv	r5, r1, r6
 80057c8:	fb06 1415 	mls	r4, r6, r5, r1
 80057cc:	3430      	adds	r4, #48	; 0x30
 80057ce:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80057d2:	460c      	mov	r4, r1
 80057d4:	2c63      	cmp	r4, #99	; 0x63
 80057d6:	f102 32ff 	add.w	r2, r2, #4294967295
 80057da:	4629      	mov	r1, r5
 80057dc:	dcf1      	bgt.n	80057c2 <__exponent+0x22>
 80057de:	3130      	adds	r1, #48	; 0x30
 80057e0:	f1ac 0402 	sub.w	r4, ip, #2
 80057e4:	f802 1c01 	strb.w	r1, [r2, #-1]
 80057e8:	1c41      	adds	r1, r0, #1
 80057ea:	4622      	mov	r2, r4
 80057ec:	42ba      	cmp	r2, r7
 80057ee:	d30a      	bcc.n	8005806 <__exponent+0x66>
 80057f0:	f10d 0209 	add.w	r2, sp, #9
 80057f4:	eba2 020c 	sub.w	r2, r2, ip
 80057f8:	42bc      	cmp	r4, r7
 80057fa:	bf88      	it	hi
 80057fc:	2200      	movhi	r2, #0
 80057fe:	4413      	add	r3, r2
 8005800:	1a18      	subs	r0, r3, r0
 8005802:	b003      	add	sp, #12
 8005804:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005806:	f812 5b01 	ldrb.w	r5, [r2], #1
 800580a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800580e:	e7ed      	b.n	80057ec <__exponent+0x4c>
 8005810:	2330      	movs	r3, #48	; 0x30
 8005812:	3130      	adds	r1, #48	; 0x30
 8005814:	7083      	strb	r3, [r0, #2]
 8005816:	70c1      	strb	r1, [r0, #3]
 8005818:	1d03      	adds	r3, r0, #4
 800581a:	e7f1      	b.n	8005800 <__exponent+0x60>

0800581c <_printf_float>:
 800581c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005820:	ed2d 8b02 	vpush	{d8}
 8005824:	b08d      	sub	sp, #52	; 0x34
 8005826:	460c      	mov	r4, r1
 8005828:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800582c:	4616      	mov	r6, r2
 800582e:	461f      	mov	r7, r3
 8005830:	4605      	mov	r5, r0
 8005832:	f000 ff2f 	bl	8006694 <_localeconv_r>
 8005836:	f8d0 a000 	ldr.w	sl, [r0]
 800583a:	4650      	mov	r0, sl
 800583c:	f7fa fd18 	bl	8000270 <strlen>
 8005840:	2300      	movs	r3, #0
 8005842:	930a      	str	r3, [sp, #40]	; 0x28
 8005844:	6823      	ldr	r3, [r4, #0]
 8005846:	9305      	str	r3, [sp, #20]
 8005848:	f8d8 3000 	ldr.w	r3, [r8]
 800584c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005850:	3307      	adds	r3, #7
 8005852:	f023 0307 	bic.w	r3, r3, #7
 8005856:	f103 0208 	add.w	r2, r3, #8
 800585a:	f8c8 2000 	str.w	r2, [r8]
 800585e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005862:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005866:	9307      	str	r3, [sp, #28]
 8005868:	f8cd 8018 	str.w	r8, [sp, #24]
 800586c:	ee08 0a10 	vmov	s16, r0
 8005870:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8005874:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005878:	4b9e      	ldr	r3, [pc, #632]	; (8005af4 <_printf_float+0x2d8>)
 800587a:	f04f 32ff 	mov.w	r2, #4294967295
 800587e:	f7fb f955 	bl	8000b2c <__aeabi_dcmpun>
 8005882:	bb88      	cbnz	r0, 80058e8 <_printf_float+0xcc>
 8005884:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005888:	4b9a      	ldr	r3, [pc, #616]	; (8005af4 <_printf_float+0x2d8>)
 800588a:	f04f 32ff 	mov.w	r2, #4294967295
 800588e:	f7fb f92f 	bl	8000af0 <__aeabi_dcmple>
 8005892:	bb48      	cbnz	r0, 80058e8 <_printf_float+0xcc>
 8005894:	2200      	movs	r2, #0
 8005896:	2300      	movs	r3, #0
 8005898:	4640      	mov	r0, r8
 800589a:	4649      	mov	r1, r9
 800589c:	f7fb f91e 	bl	8000adc <__aeabi_dcmplt>
 80058a0:	b110      	cbz	r0, 80058a8 <_printf_float+0x8c>
 80058a2:	232d      	movs	r3, #45	; 0x2d
 80058a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80058a8:	4a93      	ldr	r2, [pc, #588]	; (8005af8 <_printf_float+0x2dc>)
 80058aa:	4b94      	ldr	r3, [pc, #592]	; (8005afc <_printf_float+0x2e0>)
 80058ac:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80058b0:	bf94      	ite	ls
 80058b2:	4690      	movls	r8, r2
 80058b4:	4698      	movhi	r8, r3
 80058b6:	2303      	movs	r3, #3
 80058b8:	6123      	str	r3, [r4, #16]
 80058ba:	9b05      	ldr	r3, [sp, #20]
 80058bc:	f023 0304 	bic.w	r3, r3, #4
 80058c0:	6023      	str	r3, [r4, #0]
 80058c2:	f04f 0900 	mov.w	r9, #0
 80058c6:	9700      	str	r7, [sp, #0]
 80058c8:	4633      	mov	r3, r6
 80058ca:	aa0b      	add	r2, sp, #44	; 0x2c
 80058cc:	4621      	mov	r1, r4
 80058ce:	4628      	mov	r0, r5
 80058d0:	f000 f9da 	bl	8005c88 <_printf_common>
 80058d4:	3001      	adds	r0, #1
 80058d6:	f040 8090 	bne.w	80059fa <_printf_float+0x1de>
 80058da:	f04f 30ff 	mov.w	r0, #4294967295
 80058de:	b00d      	add	sp, #52	; 0x34
 80058e0:	ecbd 8b02 	vpop	{d8}
 80058e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058e8:	4642      	mov	r2, r8
 80058ea:	464b      	mov	r3, r9
 80058ec:	4640      	mov	r0, r8
 80058ee:	4649      	mov	r1, r9
 80058f0:	f7fb f91c 	bl	8000b2c <__aeabi_dcmpun>
 80058f4:	b140      	cbz	r0, 8005908 <_printf_float+0xec>
 80058f6:	464b      	mov	r3, r9
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	bfbc      	itt	lt
 80058fc:	232d      	movlt	r3, #45	; 0x2d
 80058fe:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005902:	4a7f      	ldr	r2, [pc, #508]	; (8005b00 <_printf_float+0x2e4>)
 8005904:	4b7f      	ldr	r3, [pc, #508]	; (8005b04 <_printf_float+0x2e8>)
 8005906:	e7d1      	b.n	80058ac <_printf_float+0x90>
 8005908:	6863      	ldr	r3, [r4, #4]
 800590a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800590e:	9206      	str	r2, [sp, #24]
 8005910:	1c5a      	adds	r2, r3, #1
 8005912:	d13f      	bne.n	8005994 <_printf_float+0x178>
 8005914:	2306      	movs	r3, #6
 8005916:	6063      	str	r3, [r4, #4]
 8005918:	9b05      	ldr	r3, [sp, #20]
 800591a:	6861      	ldr	r1, [r4, #4]
 800591c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005920:	2300      	movs	r3, #0
 8005922:	9303      	str	r3, [sp, #12]
 8005924:	ab0a      	add	r3, sp, #40	; 0x28
 8005926:	e9cd b301 	strd	fp, r3, [sp, #4]
 800592a:	ab09      	add	r3, sp, #36	; 0x24
 800592c:	ec49 8b10 	vmov	d0, r8, r9
 8005930:	9300      	str	r3, [sp, #0]
 8005932:	6022      	str	r2, [r4, #0]
 8005934:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005938:	4628      	mov	r0, r5
 800593a:	f7ff fecf 	bl	80056dc <__cvt>
 800593e:	9b06      	ldr	r3, [sp, #24]
 8005940:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005942:	2b47      	cmp	r3, #71	; 0x47
 8005944:	4680      	mov	r8, r0
 8005946:	d108      	bne.n	800595a <_printf_float+0x13e>
 8005948:	1cc8      	adds	r0, r1, #3
 800594a:	db02      	blt.n	8005952 <_printf_float+0x136>
 800594c:	6863      	ldr	r3, [r4, #4]
 800594e:	4299      	cmp	r1, r3
 8005950:	dd41      	ble.n	80059d6 <_printf_float+0x1ba>
 8005952:	f1ab 0302 	sub.w	r3, fp, #2
 8005956:	fa5f fb83 	uxtb.w	fp, r3
 800595a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800595e:	d820      	bhi.n	80059a2 <_printf_float+0x186>
 8005960:	3901      	subs	r1, #1
 8005962:	465a      	mov	r2, fp
 8005964:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005968:	9109      	str	r1, [sp, #36]	; 0x24
 800596a:	f7ff ff19 	bl	80057a0 <__exponent>
 800596e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005970:	1813      	adds	r3, r2, r0
 8005972:	2a01      	cmp	r2, #1
 8005974:	4681      	mov	r9, r0
 8005976:	6123      	str	r3, [r4, #16]
 8005978:	dc02      	bgt.n	8005980 <_printf_float+0x164>
 800597a:	6822      	ldr	r2, [r4, #0]
 800597c:	07d2      	lsls	r2, r2, #31
 800597e:	d501      	bpl.n	8005984 <_printf_float+0x168>
 8005980:	3301      	adds	r3, #1
 8005982:	6123      	str	r3, [r4, #16]
 8005984:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005988:	2b00      	cmp	r3, #0
 800598a:	d09c      	beq.n	80058c6 <_printf_float+0xaa>
 800598c:	232d      	movs	r3, #45	; 0x2d
 800598e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005992:	e798      	b.n	80058c6 <_printf_float+0xaa>
 8005994:	9a06      	ldr	r2, [sp, #24]
 8005996:	2a47      	cmp	r2, #71	; 0x47
 8005998:	d1be      	bne.n	8005918 <_printf_float+0xfc>
 800599a:	2b00      	cmp	r3, #0
 800599c:	d1bc      	bne.n	8005918 <_printf_float+0xfc>
 800599e:	2301      	movs	r3, #1
 80059a0:	e7b9      	b.n	8005916 <_printf_float+0xfa>
 80059a2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80059a6:	d118      	bne.n	80059da <_printf_float+0x1be>
 80059a8:	2900      	cmp	r1, #0
 80059aa:	6863      	ldr	r3, [r4, #4]
 80059ac:	dd0b      	ble.n	80059c6 <_printf_float+0x1aa>
 80059ae:	6121      	str	r1, [r4, #16]
 80059b0:	b913      	cbnz	r3, 80059b8 <_printf_float+0x19c>
 80059b2:	6822      	ldr	r2, [r4, #0]
 80059b4:	07d0      	lsls	r0, r2, #31
 80059b6:	d502      	bpl.n	80059be <_printf_float+0x1a2>
 80059b8:	3301      	adds	r3, #1
 80059ba:	440b      	add	r3, r1
 80059bc:	6123      	str	r3, [r4, #16]
 80059be:	65a1      	str	r1, [r4, #88]	; 0x58
 80059c0:	f04f 0900 	mov.w	r9, #0
 80059c4:	e7de      	b.n	8005984 <_printf_float+0x168>
 80059c6:	b913      	cbnz	r3, 80059ce <_printf_float+0x1b2>
 80059c8:	6822      	ldr	r2, [r4, #0]
 80059ca:	07d2      	lsls	r2, r2, #31
 80059cc:	d501      	bpl.n	80059d2 <_printf_float+0x1b6>
 80059ce:	3302      	adds	r3, #2
 80059d0:	e7f4      	b.n	80059bc <_printf_float+0x1a0>
 80059d2:	2301      	movs	r3, #1
 80059d4:	e7f2      	b.n	80059bc <_printf_float+0x1a0>
 80059d6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80059da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80059dc:	4299      	cmp	r1, r3
 80059de:	db05      	blt.n	80059ec <_printf_float+0x1d0>
 80059e0:	6823      	ldr	r3, [r4, #0]
 80059e2:	6121      	str	r1, [r4, #16]
 80059e4:	07d8      	lsls	r0, r3, #31
 80059e6:	d5ea      	bpl.n	80059be <_printf_float+0x1a2>
 80059e8:	1c4b      	adds	r3, r1, #1
 80059ea:	e7e7      	b.n	80059bc <_printf_float+0x1a0>
 80059ec:	2900      	cmp	r1, #0
 80059ee:	bfd4      	ite	le
 80059f0:	f1c1 0202 	rsble	r2, r1, #2
 80059f4:	2201      	movgt	r2, #1
 80059f6:	4413      	add	r3, r2
 80059f8:	e7e0      	b.n	80059bc <_printf_float+0x1a0>
 80059fa:	6823      	ldr	r3, [r4, #0]
 80059fc:	055a      	lsls	r2, r3, #21
 80059fe:	d407      	bmi.n	8005a10 <_printf_float+0x1f4>
 8005a00:	6923      	ldr	r3, [r4, #16]
 8005a02:	4642      	mov	r2, r8
 8005a04:	4631      	mov	r1, r6
 8005a06:	4628      	mov	r0, r5
 8005a08:	47b8      	blx	r7
 8005a0a:	3001      	adds	r0, #1
 8005a0c:	d12c      	bne.n	8005a68 <_printf_float+0x24c>
 8005a0e:	e764      	b.n	80058da <_printf_float+0xbe>
 8005a10:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005a14:	f240 80e0 	bls.w	8005bd8 <_printf_float+0x3bc>
 8005a18:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	2300      	movs	r3, #0
 8005a20:	f7fb f852 	bl	8000ac8 <__aeabi_dcmpeq>
 8005a24:	2800      	cmp	r0, #0
 8005a26:	d034      	beq.n	8005a92 <_printf_float+0x276>
 8005a28:	4a37      	ldr	r2, [pc, #220]	; (8005b08 <_printf_float+0x2ec>)
 8005a2a:	2301      	movs	r3, #1
 8005a2c:	4631      	mov	r1, r6
 8005a2e:	4628      	mov	r0, r5
 8005a30:	47b8      	blx	r7
 8005a32:	3001      	adds	r0, #1
 8005a34:	f43f af51 	beq.w	80058da <_printf_float+0xbe>
 8005a38:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005a3c:	429a      	cmp	r2, r3
 8005a3e:	db02      	blt.n	8005a46 <_printf_float+0x22a>
 8005a40:	6823      	ldr	r3, [r4, #0]
 8005a42:	07d8      	lsls	r0, r3, #31
 8005a44:	d510      	bpl.n	8005a68 <_printf_float+0x24c>
 8005a46:	ee18 3a10 	vmov	r3, s16
 8005a4a:	4652      	mov	r2, sl
 8005a4c:	4631      	mov	r1, r6
 8005a4e:	4628      	mov	r0, r5
 8005a50:	47b8      	blx	r7
 8005a52:	3001      	adds	r0, #1
 8005a54:	f43f af41 	beq.w	80058da <_printf_float+0xbe>
 8005a58:	f04f 0800 	mov.w	r8, #0
 8005a5c:	f104 091a 	add.w	r9, r4, #26
 8005a60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a62:	3b01      	subs	r3, #1
 8005a64:	4543      	cmp	r3, r8
 8005a66:	dc09      	bgt.n	8005a7c <_printf_float+0x260>
 8005a68:	6823      	ldr	r3, [r4, #0]
 8005a6a:	079b      	lsls	r3, r3, #30
 8005a6c:	f100 8107 	bmi.w	8005c7e <_printf_float+0x462>
 8005a70:	68e0      	ldr	r0, [r4, #12]
 8005a72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005a74:	4298      	cmp	r0, r3
 8005a76:	bfb8      	it	lt
 8005a78:	4618      	movlt	r0, r3
 8005a7a:	e730      	b.n	80058de <_printf_float+0xc2>
 8005a7c:	2301      	movs	r3, #1
 8005a7e:	464a      	mov	r2, r9
 8005a80:	4631      	mov	r1, r6
 8005a82:	4628      	mov	r0, r5
 8005a84:	47b8      	blx	r7
 8005a86:	3001      	adds	r0, #1
 8005a88:	f43f af27 	beq.w	80058da <_printf_float+0xbe>
 8005a8c:	f108 0801 	add.w	r8, r8, #1
 8005a90:	e7e6      	b.n	8005a60 <_printf_float+0x244>
 8005a92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	dc39      	bgt.n	8005b0c <_printf_float+0x2f0>
 8005a98:	4a1b      	ldr	r2, [pc, #108]	; (8005b08 <_printf_float+0x2ec>)
 8005a9a:	2301      	movs	r3, #1
 8005a9c:	4631      	mov	r1, r6
 8005a9e:	4628      	mov	r0, r5
 8005aa0:	47b8      	blx	r7
 8005aa2:	3001      	adds	r0, #1
 8005aa4:	f43f af19 	beq.w	80058da <_printf_float+0xbe>
 8005aa8:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005aac:	4313      	orrs	r3, r2
 8005aae:	d102      	bne.n	8005ab6 <_printf_float+0x29a>
 8005ab0:	6823      	ldr	r3, [r4, #0]
 8005ab2:	07d9      	lsls	r1, r3, #31
 8005ab4:	d5d8      	bpl.n	8005a68 <_printf_float+0x24c>
 8005ab6:	ee18 3a10 	vmov	r3, s16
 8005aba:	4652      	mov	r2, sl
 8005abc:	4631      	mov	r1, r6
 8005abe:	4628      	mov	r0, r5
 8005ac0:	47b8      	blx	r7
 8005ac2:	3001      	adds	r0, #1
 8005ac4:	f43f af09 	beq.w	80058da <_printf_float+0xbe>
 8005ac8:	f04f 0900 	mov.w	r9, #0
 8005acc:	f104 0a1a 	add.w	sl, r4, #26
 8005ad0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ad2:	425b      	negs	r3, r3
 8005ad4:	454b      	cmp	r3, r9
 8005ad6:	dc01      	bgt.n	8005adc <_printf_float+0x2c0>
 8005ad8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ada:	e792      	b.n	8005a02 <_printf_float+0x1e6>
 8005adc:	2301      	movs	r3, #1
 8005ade:	4652      	mov	r2, sl
 8005ae0:	4631      	mov	r1, r6
 8005ae2:	4628      	mov	r0, r5
 8005ae4:	47b8      	blx	r7
 8005ae6:	3001      	adds	r0, #1
 8005ae8:	f43f aef7 	beq.w	80058da <_printf_float+0xbe>
 8005aec:	f109 0901 	add.w	r9, r9, #1
 8005af0:	e7ee      	b.n	8005ad0 <_printf_float+0x2b4>
 8005af2:	bf00      	nop
 8005af4:	7fefffff 	.word	0x7fefffff
 8005af8:	0800a108 	.word	0x0800a108
 8005afc:	0800a10c 	.word	0x0800a10c
 8005b00:	0800a110 	.word	0x0800a110
 8005b04:	0800a114 	.word	0x0800a114
 8005b08:	0800a118 	.word	0x0800a118
 8005b0c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005b0e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005b10:	429a      	cmp	r2, r3
 8005b12:	bfa8      	it	ge
 8005b14:	461a      	movge	r2, r3
 8005b16:	2a00      	cmp	r2, #0
 8005b18:	4691      	mov	r9, r2
 8005b1a:	dc37      	bgt.n	8005b8c <_printf_float+0x370>
 8005b1c:	f04f 0b00 	mov.w	fp, #0
 8005b20:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005b24:	f104 021a 	add.w	r2, r4, #26
 8005b28:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005b2a:	9305      	str	r3, [sp, #20]
 8005b2c:	eba3 0309 	sub.w	r3, r3, r9
 8005b30:	455b      	cmp	r3, fp
 8005b32:	dc33      	bgt.n	8005b9c <_printf_float+0x380>
 8005b34:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005b38:	429a      	cmp	r2, r3
 8005b3a:	db3b      	blt.n	8005bb4 <_printf_float+0x398>
 8005b3c:	6823      	ldr	r3, [r4, #0]
 8005b3e:	07da      	lsls	r2, r3, #31
 8005b40:	d438      	bmi.n	8005bb4 <_printf_float+0x398>
 8005b42:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005b46:	eba2 0903 	sub.w	r9, r2, r3
 8005b4a:	9b05      	ldr	r3, [sp, #20]
 8005b4c:	1ad2      	subs	r2, r2, r3
 8005b4e:	4591      	cmp	r9, r2
 8005b50:	bfa8      	it	ge
 8005b52:	4691      	movge	r9, r2
 8005b54:	f1b9 0f00 	cmp.w	r9, #0
 8005b58:	dc35      	bgt.n	8005bc6 <_printf_float+0x3aa>
 8005b5a:	f04f 0800 	mov.w	r8, #0
 8005b5e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005b62:	f104 0a1a 	add.w	sl, r4, #26
 8005b66:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005b6a:	1a9b      	subs	r3, r3, r2
 8005b6c:	eba3 0309 	sub.w	r3, r3, r9
 8005b70:	4543      	cmp	r3, r8
 8005b72:	f77f af79 	ble.w	8005a68 <_printf_float+0x24c>
 8005b76:	2301      	movs	r3, #1
 8005b78:	4652      	mov	r2, sl
 8005b7a:	4631      	mov	r1, r6
 8005b7c:	4628      	mov	r0, r5
 8005b7e:	47b8      	blx	r7
 8005b80:	3001      	adds	r0, #1
 8005b82:	f43f aeaa 	beq.w	80058da <_printf_float+0xbe>
 8005b86:	f108 0801 	add.w	r8, r8, #1
 8005b8a:	e7ec      	b.n	8005b66 <_printf_float+0x34a>
 8005b8c:	4613      	mov	r3, r2
 8005b8e:	4631      	mov	r1, r6
 8005b90:	4642      	mov	r2, r8
 8005b92:	4628      	mov	r0, r5
 8005b94:	47b8      	blx	r7
 8005b96:	3001      	adds	r0, #1
 8005b98:	d1c0      	bne.n	8005b1c <_printf_float+0x300>
 8005b9a:	e69e      	b.n	80058da <_printf_float+0xbe>
 8005b9c:	2301      	movs	r3, #1
 8005b9e:	4631      	mov	r1, r6
 8005ba0:	4628      	mov	r0, r5
 8005ba2:	9205      	str	r2, [sp, #20]
 8005ba4:	47b8      	blx	r7
 8005ba6:	3001      	adds	r0, #1
 8005ba8:	f43f ae97 	beq.w	80058da <_printf_float+0xbe>
 8005bac:	9a05      	ldr	r2, [sp, #20]
 8005bae:	f10b 0b01 	add.w	fp, fp, #1
 8005bb2:	e7b9      	b.n	8005b28 <_printf_float+0x30c>
 8005bb4:	ee18 3a10 	vmov	r3, s16
 8005bb8:	4652      	mov	r2, sl
 8005bba:	4631      	mov	r1, r6
 8005bbc:	4628      	mov	r0, r5
 8005bbe:	47b8      	blx	r7
 8005bc0:	3001      	adds	r0, #1
 8005bc2:	d1be      	bne.n	8005b42 <_printf_float+0x326>
 8005bc4:	e689      	b.n	80058da <_printf_float+0xbe>
 8005bc6:	9a05      	ldr	r2, [sp, #20]
 8005bc8:	464b      	mov	r3, r9
 8005bca:	4442      	add	r2, r8
 8005bcc:	4631      	mov	r1, r6
 8005bce:	4628      	mov	r0, r5
 8005bd0:	47b8      	blx	r7
 8005bd2:	3001      	adds	r0, #1
 8005bd4:	d1c1      	bne.n	8005b5a <_printf_float+0x33e>
 8005bd6:	e680      	b.n	80058da <_printf_float+0xbe>
 8005bd8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005bda:	2a01      	cmp	r2, #1
 8005bdc:	dc01      	bgt.n	8005be2 <_printf_float+0x3c6>
 8005bde:	07db      	lsls	r3, r3, #31
 8005be0:	d53a      	bpl.n	8005c58 <_printf_float+0x43c>
 8005be2:	2301      	movs	r3, #1
 8005be4:	4642      	mov	r2, r8
 8005be6:	4631      	mov	r1, r6
 8005be8:	4628      	mov	r0, r5
 8005bea:	47b8      	blx	r7
 8005bec:	3001      	adds	r0, #1
 8005bee:	f43f ae74 	beq.w	80058da <_printf_float+0xbe>
 8005bf2:	ee18 3a10 	vmov	r3, s16
 8005bf6:	4652      	mov	r2, sl
 8005bf8:	4631      	mov	r1, r6
 8005bfa:	4628      	mov	r0, r5
 8005bfc:	47b8      	blx	r7
 8005bfe:	3001      	adds	r0, #1
 8005c00:	f43f ae6b 	beq.w	80058da <_printf_float+0xbe>
 8005c04:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005c08:	2200      	movs	r2, #0
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8005c10:	f7fa ff5a 	bl	8000ac8 <__aeabi_dcmpeq>
 8005c14:	b9d8      	cbnz	r0, 8005c4e <_printf_float+0x432>
 8005c16:	f10a 33ff 	add.w	r3, sl, #4294967295
 8005c1a:	f108 0201 	add.w	r2, r8, #1
 8005c1e:	4631      	mov	r1, r6
 8005c20:	4628      	mov	r0, r5
 8005c22:	47b8      	blx	r7
 8005c24:	3001      	adds	r0, #1
 8005c26:	d10e      	bne.n	8005c46 <_printf_float+0x42a>
 8005c28:	e657      	b.n	80058da <_printf_float+0xbe>
 8005c2a:	2301      	movs	r3, #1
 8005c2c:	4652      	mov	r2, sl
 8005c2e:	4631      	mov	r1, r6
 8005c30:	4628      	mov	r0, r5
 8005c32:	47b8      	blx	r7
 8005c34:	3001      	adds	r0, #1
 8005c36:	f43f ae50 	beq.w	80058da <_printf_float+0xbe>
 8005c3a:	f108 0801 	add.w	r8, r8, #1
 8005c3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c40:	3b01      	subs	r3, #1
 8005c42:	4543      	cmp	r3, r8
 8005c44:	dcf1      	bgt.n	8005c2a <_printf_float+0x40e>
 8005c46:	464b      	mov	r3, r9
 8005c48:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005c4c:	e6da      	b.n	8005a04 <_printf_float+0x1e8>
 8005c4e:	f04f 0800 	mov.w	r8, #0
 8005c52:	f104 0a1a 	add.w	sl, r4, #26
 8005c56:	e7f2      	b.n	8005c3e <_printf_float+0x422>
 8005c58:	2301      	movs	r3, #1
 8005c5a:	4642      	mov	r2, r8
 8005c5c:	e7df      	b.n	8005c1e <_printf_float+0x402>
 8005c5e:	2301      	movs	r3, #1
 8005c60:	464a      	mov	r2, r9
 8005c62:	4631      	mov	r1, r6
 8005c64:	4628      	mov	r0, r5
 8005c66:	47b8      	blx	r7
 8005c68:	3001      	adds	r0, #1
 8005c6a:	f43f ae36 	beq.w	80058da <_printf_float+0xbe>
 8005c6e:	f108 0801 	add.w	r8, r8, #1
 8005c72:	68e3      	ldr	r3, [r4, #12]
 8005c74:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005c76:	1a5b      	subs	r3, r3, r1
 8005c78:	4543      	cmp	r3, r8
 8005c7a:	dcf0      	bgt.n	8005c5e <_printf_float+0x442>
 8005c7c:	e6f8      	b.n	8005a70 <_printf_float+0x254>
 8005c7e:	f04f 0800 	mov.w	r8, #0
 8005c82:	f104 0919 	add.w	r9, r4, #25
 8005c86:	e7f4      	b.n	8005c72 <_printf_float+0x456>

08005c88 <_printf_common>:
 8005c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c8c:	4616      	mov	r6, r2
 8005c8e:	4699      	mov	r9, r3
 8005c90:	688a      	ldr	r2, [r1, #8]
 8005c92:	690b      	ldr	r3, [r1, #16]
 8005c94:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	bfb8      	it	lt
 8005c9c:	4613      	movlt	r3, r2
 8005c9e:	6033      	str	r3, [r6, #0]
 8005ca0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005ca4:	4607      	mov	r7, r0
 8005ca6:	460c      	mov	r4, r1
 8005ca8:	b10a      	cbz	r2, 8005cae <_printf_common+0x26>
 8005caa:	3301      	adds	r3, #1
 8005cac:	6033      	str	r3, [r6, #0]
 8005cae:	6823      	ldr	r3, [r4, #0]
 8005cb0:	0699      	lsls	r1, r3, #26
 8005cb2:	bf42      	ittt	mi
 8005cb4:	6833      	ldrmi	r3, [r6, #0]
 8005cb6:	3302      	addmi	r3, #2
 8005cb8:	6033      	strmi	r3, [r6, #0]
 8005cba:	6825      	ldr	r5, [r4, #0]
 8005cbc:	f015 0506 	ands.w	r5, r5, #6
 8005cc0:	d106      	bne.n	8005cd0 <_printf_common+0x48>
 8005cc2:	f104 0a19 	add.w	sl, r4, #25
 8005cc6:	68e3      	ldr	r3, [r4, #12]
 8005cc8:	6832      	ldr	r2, [r6, #0]
 8005cca:	1a9b      	subs	r3, r3, r2
 8005ccc:	42ab      	cmp	r3, r5
 8005cce:	dc26      	bgt.n	8005d1e <_printf_common+0x96>
 8005cd0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005cd4:	1e13      	subs	r3, r2, #0
 8005cd6:	6822      	ldr	r2, [r4, #0]
 8005cd8:	bf18      	it	ne
 8005cda:	2301      	movne	r3, #1
 8005cdc:	0692      	lsls	r2, r2, #26
 8005cde:	d42b      	bmi.n	8005d38 <_printf_common+0xb0>
 8005ce0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005ce4:	4649      	mov	r1, r9
 8005ce6:	4638      	mov	r0, r7
 8005ce8:	47c0      	blx	r8
 8005cea:	3001      	adds	r0, #1
 8005cec:	d01e      	beq.n	8005d2c <_printf_common+0xa4>
 8005cee:	6823      	ldr	r3, [r4, #0]
 8005cf0:	6922      	ldr	r2, [r4, #16]
 8005cf2:	f003 0306 	and.w	r3, r3, #6
 8005cf6:	2b04      	cmp	r3, #4
 8005cf8:	bf02      	ittt	eq
 8005cfa:	68e5      	ldreq	r5, [r4, #12]
 8005cfc:	6833      	ldreq	r3, [r6, #0]
 8005cfe:	1aed      	subeq	r5, r5, r3
 8005d00:	68a3      	ldr	r3, [r4, #8]
 8005d02:	bf0c      	ite	eq
 8005d04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005d08:	2500      	movne	r5, #0
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	bfc4      	itt	gt
 8005d0e:	1a9b      	subgt	r3, r3, r2
 8005d10:	18ed      	addgt	r5, r5, r3
 8005d12:	2600      	movs	r6, #0
 8005d14:	341a      	adds	r4, #26
 8005d16:	42b5      	cmp	r5, r6
 8005d18:	d11a      	bne.n	8005d50 <_printf_common+0xc8>
 8005d1a:	2000      	movs	r0, #0
 8005d1c:	e008      	b.n	8005d30 <_printf_common+0xa8>
 8005d1e:	2301      	movs	r3, #1
 8005d20:	4652      	mov	r2, sl
 8005d22:	4649      	mov	r1, r9
 8005d24:	4638      	mov	r0, r7
 8005d26:	47c0      	blx	r8
 8005d28:	3001      	adds	r0, #1
 8005d2a:	d103      	bne.n	8005d34 <_printf_common+0xac>
 8005d2c:	f04f 30ff 	mov.w	r0, #4294967295
 8005d30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d34:	3501      	adds	r5, #1
 8005d36:	e7c6      	b.n	8005cc6 <_printf_common+0x3e>
 8005d38:	18e1      	adds	r1, r4, r3
 8005d3a:	1c5a      	adds	r2, r3, #1
 8005d3c:	2030      	movs	r0, #48	; 0x30
 8005d3e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005d42:	4422      	add	r2, r4
 8005d44:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005d48:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005d4c:	3302      	adds	r3, #2
 8005d4e:	e7c7      	b.n	8005ce0 <_printf_common+0x58>
 8005d50:	2301      	movs	r3, #1
 8005d52:	4622      	mov	r2, r4
 8005d54:	4649      	mov	r1, r9
 8005d56:	4638      	mov	r0, r7
 8005d58:	47c0      	blx	r8
 8005d5a:	3001      	adds	r0, #1
 8005d5c:	d0e6      	beq.n	8005d2c <_printf_common+0xa4>
 8005d5e:	3601      	adds	r6, #1
 8005d60:	e7d9      	b.n	8005d16 <_printf_common+0x8e>
	...

08005d64 <_printf_i>:
 8005d64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005d68:	7e0f      	ldrb	r7, [r1, #24]
 8005d6a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005d6c:	2f78      	cmp	r7, #120	; 0x78
 8005d6e:	4691      	mov	r9, r2
 8005d70:	4680      	mov	r8, r0
 8005d72:	460c      	mov	r4, r1
 8005d74:	469a      	mov	sl, r3
 8005d76:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005d7a:	d807      	bhi.n	8005d8c <_printf_i+0x28>
 8005d7c:	2f62      	cmp	r7, #98	; 0x62
 8005d7e:	d80a      	bhi.n	8005d96 <_printf_i+0x32>
 8005d80:	2f00      	cmp	r7, #0
 8005d82:	f000 80d4 	beq.w	8005f2e <_printf_i+0x1ca>
 8005d86:	2f58      	cmp	r7, #88	; 0x58
 8005d88:	f000 80c0 	beq.w	8005f0c <_printf_i+0x1a8>
 8005d8c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005d90:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005d94:	e03a      	b.n	8005e0c <_printf_i+0xa8>
 8005d96:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005d9a:	2b15      	cmp	r3, #21
 8005d9c:	d8f6      	bhi.n	8005d8c <_printf_i+0x28>
 8005d9e:	a101      	add	r1, pc, #4	; (adr r1, 8005da4 <_printf_i+0x40>)
 8005da0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005da4:	08005dfd 	.word	0x08005dfd
 8005da8:	08005e11 	.word	0x08005e11
 8005dac:	08005d8d 	.word	0x08005d8d
 8005db0:	08005d8d 	.word	0x08005d8d
 8005db4:	08005d8d 	.word	0x08005d8d
 8005db8:	08005d8d 	.word	0x08005d8d
 8005dbc:	08005e11 	.word	0x08005e11
 8005dc0:	08005d8d 	.word	0x08005d8d
 8005dc4:	08005d8d 	.word	0x08005d8d
 8005dc8:	08005d8d 	.word	0x08005d8d
 8005dcc:	08005d8d 	.word	0x08005d8d
 8005dd0:	08005f15 	.word	0x08005f15
 8005dd4:	08005e3d 	.word	0x08005e3d
 8005dd8:	08005ecf 	.word	0x08005ecf
 8005ddc:	08005d8d 	.word	0x08005d8d
 8005de0:	08005d8d 	.word	0x08005d8d
 8005de4:	08005f37 	.word	0x08005f37
 8005de8:	08005d8d 	.word	0x08005d8d
 8005dec:	08005e3d 	.word	0x08005e3d
 8005df0:	08005d8d 	.word	0x08005d8d
 8005df4:	08005d8d 	.word	0x08005d8d
 8005df8:	08005ed7 	.word	0x08005ed7
 8005dfc:	682b      	ldr	r3, [r5, #0]
 8005dfe:	1d1a      	adds	r2, r3, #4
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	602a      	str	r2, [r5, #0]
 8005e04:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005e08:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005e0c:	2301      	movs	r3, #1
 8005e0e:	e09f      	b.n	8005f50 <_printf_i+0x1ec>
 8005e10:	6820      	ldr	r0, [r4, #0]
 8005e12:	682b      	ldr	r3, [r5, #0]
 8005e14:	0607      	lsls	r7, r0, #24
 8005e16:	f103 0104 	add.w	r1, r3, #4
 8005e1a:	6029      	str	r1, [r5, #0]
 8005e1c:	d501      	bpl.n	8005e22 <_printf_i+0xbe>
 8005e1e:	681e      	ldr	r6, [r3, #0]
 8005e20:	e003      	b.n	8005e2a <_printf_i+0xc6>
 8005e22:	0646      	lsls	r6, r0, #25
 8005e24:	d5fb      	bpl.n	8005e1e <_printf_i+0xba>
 8005e26:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005e2a:	2e00      	cmp	r6, #0
 8005e2c:	da03      	bge.n	8005e36 <_printf_i+0xd2>
 8005e2e:	232d      	movs	r3, #45	; 0x2d
 8005e30:	4276      	negs	r6, r6
 8005e32:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e36:	485a      	ldr	r0, [pc, #360]	; (8005fa0 <_printf_i+0x23c>)
 8005e38:	230a      	movs	r3, #10
 8005e3a:	e012      	b.n	8005e62 <_printf_i+0xfe>
 8005e3c:	682b      	ldr	r3, [r5, #0]
 8005e3e:	6820      	ldr	r0, [r4, #0]
 8005e40:	1d19      	adds	r1, r3, #4
 8005e42:	6029      	str	r1, [r5, #0]
 8005e44:	0605      	lsls	r5, r0, #24
 8005e46:	d501      	bpl.n	8005e4c <_printf_i+0xe8>
 8005e48:	681e      	ldr	r6, [r3, #0]
 8005e4a:	e002      	b.n	8005e52 <_printf_i+0xee>
 8005e4c:	0641      	lsls	r1, r0, #25
 8005e4e:	d5fb      	bpl.n	8005e48 <_printf_i+0xe4>
 8005e50:	881e      	ldrh	r6, [r3, #0]
 8005e52:	4853      	ldr	r0, [pc, #332]	; (8005fa0 <_printf_i+0x23c>)
 8005e54:	2f6f      	cmp	r7, #111	; 0x6f
 8005e56:	bf0c      	ite	eq
 8005e58:	2308      	moveq	r3, #8
 8005e5a:	230a      	movne	r3, #10
 8005e5c:	2100      	movs	r1, #0
 8005e5e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005e62:	6865      	ldr	r5, [r4, #4]
 8005e64:	60a5      	str	r5, [r4, #8]
 8005e66:	2d00      	cmp	r5, #0
 8005e68:	bfa2      	ittt	ge
 8005e6a:	6821      	ldrge	r1, [r4, #0]
 8005e6c:	f021 0104 	bicge.w	r1, r1, #4
 8005e70:	6021      	strge	r1, [r4, #0]
 8005e72:	b90e      	cbnz	r6, 8005e78 <_printf_i+0x114>
 8005e74:	2d00      	cmp	r5, #0
 8005e76:	d04b      	beq.n	8005f10 <_printf_i+0x1ac>
 8005e78:	4615      	mov	r5, r2
 8005e7a:	fbb6 f1f3 	udiv	r1, r6, r3
 8005e7e:	fb03 6711 	mls	r7, r3, r1, r6
 8005e82:	5dc7      	ldrb	r7, [r0, r7]
 8005e84:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005e88:	4637      	mov	r7, r6
 8005e8a:	42bb      	cmp	r3, r7
 8005e8c:	460e      	mov	r6, r1
 8005e8e:	d9f4      	bls.n	8005e7a <_printf_i+0x116>
 8005e90:	2b08      	cmp	r3, #8
 8005e92:	d10b      	bne.n	8005eac <_printf_i+0x148>
 8005e94:	6823      	ldr	r3, [r4, #0]
 8005e96:	07de      	lsls	r6, r3, #31
 8005e98:	d508      	bpl.n	8005eac <_printf_i+0x148>
 8005e9a:	6923      	ldr	r3, [r4, #16]
 8005e9c:	6861      	ldr	r1, [r4, #4]
 8005e9e:	4299      	cmp	r1, r3
 8005ea0:	bfde      	ittt	le
 8005ea2:	2330      	movle	r3, #48	; 0x30
 8005ea4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005ea8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005eac:	1b52      	subs	r2, r2, r5
 8005eae:	6122      	str	r2, [r4, #16]
 8005eb0:	f8cd a000 	str.w	sl, [sp]
 8005eb4:	464b      	mov	r3, r9
 8005eb6:	aa03      	add	r2, sp, #12
 8005eb8:	4621      	mov	r1, r4
 8005eba:	4640      	mov	r0, r8
 8005ebc:	f7ff fee4 	bl	8005c88 <_printf_common>
 8005ec0:	3001      	adds	r0, #1
 8005ec2:	d14a      	bne.n	8005f5a <_printf_i+0x1f6>
 8005ec4:	f04f 30ff 	mov.w	r0, #4294967295
 8005ec8:	b004      	add	sp, #16
 8005eca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ece:	6823      	ldr	r3, [r4, #0]
 8005ed0:	f043 0320 	orr.w	r3, r3, #32
 8005ed4:	6023      	str	r3, [r4, #0]
 8005ed6:	4833      	ldr	r0, [pc, #204]	; (8005fa4 <_printf_i+0x240>)
 8005ed8:	2778      	movs	r7, #120	; 0x78
 8005eda:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005ede:	6823      	ldr	r3, [r4, #0]
 8005ee0:	6829      	ldr	r1, [r5, #0]
 8005ee2:	061f      	lsls	r7, r3, #24
 8005ee4:	f851 6b04 	ldr.w	r6, [r1], #4
 8005ee8:	d402      	bmi.n	8005ef0 <_printf_i+0x18c>
 8005eea:	065f      	lsls	r7, r3, #25
 8005eec:	bf48      	it	mi
 8005eee:	b2b6      	uxthmi	r6, r6
 8005ef0:	07df      	lsls	r7, r3, #31
 8005ef2:	bf48      	it	mi
 8005ef4:	f043 0320 	orrmi.w	r3, r3, #32
 8005ef8:	6029      	str	r1, [r5, #0]
 8005efa:	bf48      	it	mi
 8005efc:	6023      	strmi	r3, [r4, #0]
 8005efe:	b91e      	cbnz	r6, 8005f08 <_printf_i+0x1a4>
 8005f00:	6823      	ldr	r3, [r4, #0]
 8005f02:	f023 0320 	bic.w	r3, r3, #32
 8005f06:	6023      	str	r3, [r4, #0]
 8005f08:	2310      	movs	r3, #16
 8005f0a:	e7a7      	b.n	8005e5c <_printf_i+0xf8>
 8005f0c:	4824      	ldr	r0, [pc, #144]	; (8005fa0 <_printf_i+0x23c>)
 8005f0e:	e7e4      	b.n	8005eda <_printf_i+0x176>
 8005f10:	4615      	mov	r5, r2
 8005f12:	e7bd      	b.n	8005e90 <_printf_i+0x12c>
 8005f14:	682b      	ldr	r3, [r5, #0]
 8005f16:	6826      	ldr	r6, [r4, #0]
 8005f18:	6961      	ldr	r1, [r4, #20]
 8005f1a:	1d18      	adds	r0, r3, #4
 8005f1c:	6028      	str	r0, [r5, #0]
 8005f1e:	0635      	lsls	r5, r6, #24
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	d501      	bpl.n	8005f28 <_printf_i+0x1c4>
 8005f24:	6019      	str	r1, [r3, #0]
 8005f26:	e002      	b.n	8005f2e <_printf_i+0x1ca>
 8005f28:	0670      	lsls	r0, r6, #25
 8005f2a:	d5fb      	bpl.n	8005f24 <_printf_i+0x1c0>
 8005f2c:	8019      	strh	r1, [r3, #0]
 8005f2e:	2300      	movs	r3, #0
 8005f30:	6123      	str	r3, [r4, #16]
 8005f32:	4615      	mov	r5, r2
 8005f34:	e7bc      	b.n	8005eb0 <_printf_i+0x14c>
 8005f36:	682b      	ldr	r3, [r5, #0]
 8005f38:	1d1a      	adds	r2, r3, #4
 8005f3a:	602a      	str	r2, [r5, #0]
 8005f3c:	681d      	ldr	r5, [r3, #0]
 8005f3e:	6862      	ldr	r2, [r4, #4]
 8005f40:	2100      	movs	r1, #0
 8005f42:	4628      	mov	r0, r5
 8005f44:	f7fa f944 	bl	80001d0 <memchr>
 8005f48:	b108      	cbz	r0, 8005f4e <_printf_i+0x1ea>
 8005f4a:	1b40      	subs	r0, r0, r5
 8005f4c:	6060      	str	r0, [r4, #4]
 8005f4e:	6863      	ldr	r3, [r4, #4]
 8005f50:	6123      	str	r3, [r4, #16]
 8005f52:	2300      	movs	r3, #0
 8005f54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005f58:	e7aa      	b.n	8005eb0 <_printf_i+0x14c>
 8005f5a:	6923      	ldr	r3, [r4, #16]
 8005f5c:	462a      	mov	r2, r5
 8005f5e:	4649      	mov	r1, r9
 8005f60:	4640      	mov	r0, r8
 8005f62:	47d0      	blx	sl
 8005f64:	3001      	adds	r0, #1
 8005f66:	d0ad      	beq.n	8005ec4 <_printf_i+0x160>
 8005f68:	6823      	ldr	r3, [r4, #0]
 8005f6a:	079b      	lsls	r3, r3, #30
 8005f6c:	d413      	bmi.n	8005f96 <_printf_i+0x232>
 8005f6e:	68e0      	ldr	r0, [r4, #12]
 8005f70:	9b03      	ldr	r3, [sp, #12]
 8005f72:	4298      	cmp	r0, r3
 8005f74:	bfb8      	it	lt
 8005f76:	4618      	movlt	r0, r3
 8005f78:	e7a6      	b.n	8005ec8 <_printf_i+0x164>
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	4632      	mov	r2, r6
 8005f7e:	4649      	mov	r1, r9
 8005f80:	4640      	mov	r0, r8
 8005f82:	47d0      	blx	sl
 8005f84:	3001      	adds	r0, #1
 8005f86:	d09d      	beq.n	8005ec4 <_printf_i+0x160>
 8005f88:	3501      	adds	r5, #1
 8005f8a:	68e3      	ldr	r3, [r4, #12]
 8005f8c:	9903      	ldr	r1, [sp, #12]
 8005f8e:	1a5b      	subs	r3, r3, r1
 8005f90:	42ab      	cmp	r3, r5
 8005f92:	dcf2      	bgt.n	8005f7a <_printf_i+0x216>
 8005f94:	e7eb      	b.n	8005f6e <_printf_i+0x20a>
 8005f96:	2500      	movs	r5, #0
 8005f98:	f104 0619 	add.w	r6, r4, #25
 8005f9c:	e7f5      	b.n	8005f8a <_printf_i+0x226>
 8005f9e:	bf00      	nop
 8005fa0:	0800a11a 	.word	0x0800a11a
 8005fa4:	0800a12b 	.word	0x0800a12b

08005fa8 <_scanf_float>:
 8005fa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fac:	b087      	sub	sp, #28
 8005fae:	4617      	mov	r7, r2
 8005fb0:	9303      	str	r3, [sp, #12]
 8005fb2:	688b      	ldr	r3, [r1, #8]
 8005fb4:	1e5a      	subs	r2, r3, #1
 8005fb6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8005fba:	bf83      	ittte	hi
 8005fbc:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8005fc0:	195b      	addhi	r3, r3, r5
 8005fc2:	9302      	strhi	r3, [sp, #8]
 8005fc4:	2300      	movls	r3, #0
 8005fc6:	bf86      	itte	hi
 8005fc8:	f240 135d 	movwhi	r3, #349	; 0x15d
 8005fcc:	608b      	strhi	r3, [r1, #8]
 8005fce:	9302      	strls	r3, [sp, #8]
 8005fd0:	680b      	ldr	r3, [r1, #0]
 8005fd2:	468b      	mov	fp, r1
 8005fd4:	2500      	movs	r5, #0
 8005fd6:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8005fda:	f84b 3b1c 	str.w	r3, [fp], #28
 8005fde:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005fe2:	4680      	mov	r8, r0
 8005fe4:	460c      	mov	r4, r1
 8005fe6:	465e      	mov	r6, fp
 8005fe8:	46aa      	mov	sl, r5
 8005fea:	46a9      	mov	r9, r5
 8005fec:	9501      	str	r5, [sp, #4]
 8005fee:	68a2      	ldr	r2, [r4, #8]
 8005ff0:	b152      	cbz	r2, 8006008 <_scanf_float+0x60>
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	781b      	ldrb	r3, [r3, #0]
 8005ff6:	2b4e      	cmp	r3, #78	; 0x4e
 8005ff8:	d864      	bhi.n	80060c4 <_scanf_float+0x11c>
 8005ffa:	2b40      	cmp	r3, #64	; 0x40
 8005ffc:	d83c      	bhi.n	8006078 <_scanf_float+0xd0>
 8005ffe:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8006002:	b2c8      	uxtb	r0, r1
 8006004:	280e      	cmp	r0, #14
 8006006:	d93a      	bls.n	800607e <_scanf_float+0xd6>
 8006008:	f1b9 0f00 	cmp.w	r9, #0
 800600c:	d003      	beq.n	8006016 <_scanf_float+0x6e>
 800600e:	6823      	ldr	r3, [r4, #0]
 8006010:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006014:	6023      	str	r3, [r4, #0]
 8006016:	f10a 3aff 	add.w	sl, sl, #4294967295
 800601a:	f1ba 0f01 	cmp.w	sl, #1
 800601e:	f200 8113 	bhi.w	8006248 <_scanf_float+0x2a0>
 8006022:	455e      	cmp	r6, fp
 8006024:	f200 8105 	bhi.w	8006232 <_scanf_float+0x28a>
 8006028:	2501      	movs	r5, #1
 800602a:	4628      	mov	r0, r5
 800602c:	b007      	add	sp, #28
 800602e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006032:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8006036:	2a0d      	cmp	r2, #13
 8006038:	d8e6      	bhi.n	8006008 <_scanf_float+0x60>
 800603a:	a101      	add	r1, pc, #4	; (adr r1, 8006040 <_scanf_float+0x98>)
 800603c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006040:	0800617f 	.word	0x0800617f
 8006044:	08006009 	.word	0x08006009
 8006048:	08006009 	.word	0x08006009
 800604c:	08006009 	.word	0x08006009
 8006050:	080061df 	.word	0x080061df
 8006054:	080061b7 	.word	0x080061b7
 8006058:	08006009 	.word	0x08006009
 800605c:	08006009 	.word	0x08006009
 8006060:	0800618d 	.word	0x0800618d
 8006064:	08006009 	.word	0x08006009
 8006068:	08006009 	.word	0x08006009
 800606c:	08006009 	.word	0x08006009
 8006070:	08006009 	.word	0x08006009
 8006074:	08006145 	.word	0x08006145
 8006078:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800607c:	e7db      	b.n	8006036 <_scanf_float+0x8e>
 800607e:	290e      	cmp	r1, #14
 8006080:	d8c2      	bhi.n	8006008 <_scanf_float+0x60>
 8006082:	a001      	add	r0, pc, #4	; (adr r0, 8006088 <_scanf_float+0xe0>)
 8006084:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006088:	08006137 	.word	0x08006137
 800608c:	08006009 	.word	0x08006009
 8006090:	08006137 	.word	0x08006137
 8006094:	080061cb 	.word	0x080061cb
 8006098:	08006009 	.word	0x08006009
 800609c:	080060e5 	.word	0x080060e5
 80060a0:	08006121 	.word	0x08006121
 80060a4:	08006121 	.word	0x08006121
 80060a8:	08006121 	.word	0x08006121
 80060ac:	08006121 	.word	0x08006121
 80060b0:	08006121 	.word	0x08006121
 80060b4:	08006121 	.word	0x08006121
 80060b8:	08006121 	.word	0x08006121
 80060bc:	08006121 	.word	0x08006121
 80060c0:	08006121 	.word	0x08006121
 80060c4:	2b6e      	cmp	r3, #110	; 0x6e
 80060c6:	d809      	bhi.n	80060dc <_scanf_float+0x134>
 80060c8:	2b60      	cmp	r3, #96	; 0x60
 80060ca:	d8b2      	bhi.n	8006032 <_scanf_float+0x8a>
 80060cc:	2b54      	cmp	r3, #84	; 0x54
 80060ce:	d077      	beq.n	80061c0 <_scanf_float+0x218>
 80060d0:	2b59      	cmp	r3, #89	; 0x59
 80060d2:	d199      	bne.n	8006008 <_scanf_float+0x60>
 80060d4:	2d07      	cmp	r5, #7
 80060d6:	d197      	bne.n	8006008 <_scanf_float+0x60>
 80060d8:	2508      	movs	r5, #8
 80060da:	e029      	b.n	8006130 <_scanf_float+0x188>
 80060dc:	2b74      	cmp	r3, #116	; 0x74
 80060de:	d06f      	beq.n	80061c0 <_scanf_float+0x218>
 80060e0:	2b79      	cmp	r3, #121	; 0x79
 80060e2:	e7f6      	b.n	80060d2 <_scanf_float+0x12a>
 80060e4:	6821      	ldr	r1, [r4, #0]
 80060e6:	05c8      	lsls	r0, r1, #23
 80060e8:	d51a      	bpl.n	8006120 <_scanf_float+0x178>
 80060ea:	9b02      	ldr	r3, [sp, #8]
 80060ec:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80060f0:	6021      	str	r1, [r4, #0]
 80060f2:	f109 0901 	add.w	r9, r9, #1
 80060f6:	b11b      	cbz	r3, 8006100 <_scanf_float+0x158>
 80060f8:	3b01      	subs	r3, #1
 80060fa:	3201      	adds	r2, #1
 80060fc:	9302      	str	r3, [sp, #8]
 80060fe:	60a2      	str	r2, [r4, #8]
 8006100:	68a3      	ldr	r3, [r4, #8]
 8006102:	3b01      	subs	r3, #1
 8006104:	60a3      	str	r3, [r4, #8]
 8006106:	6923      	ldr	r3, [r4, #16]
 8006108:	3301      	adds	r3, #1
 800610a:	6123      	str	r3, [r4, #16]
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	3b01      	subs	r3, #1
 8006110:	2b00      	cmp	r3, #0
 8006112:	607b      	str	r3, [r7, #4]
 8006114:	f340 8084 	ble.w	8006220 <_scanf_float+0x278>
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	3301      	adds	r3, #1
 800611c:	603b      	str	r3, [r7, #0]
 800611e:	e766      	b.n	8005fee <_scanf_float+0x46>
 8006120:	eb1a 0f05 	cmn.w	sl, r5
 8006124:	f47f af70 	bne.w	8006008 <_scanf_float+0x60>
 8006128:	6822      	ldr	r2, [r4, #0]
 800612a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800612e:	6022      	str	r2, [r4, #0]
 8006130:	f806 3b01 	strb.w	r3, [r6], #1
 8006134:	e7e4      	b.n	8006100 <_scanf_float+0x158>
 8006136:	6822      	ldr	r2, [r4, #0]
 8006138:	0610      	lsls	r0, r2, #24
 800613a:	f57f af65 	bpl.w	8006008 <_scanf_float+0x60>
 800613e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006142:	e7f4      	b.n	800612e <_scanf_float+0x186>
 8006144:	f1ba 0f00 	cmp.w	sl, #0
 8006148:	d10e      	bne.n	8006168 <_scanf_float+0x1c0>
 800614a:	f1b9 0f00 	cmp.w	r9, #0
 800614e:	d10e      	bne.n	800616e <_scanf_float+0x1c6>
 8006150:	6822      	ldr	r2, [r4, #0]
 8006152:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006156:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800615a:	d108      	bne.n	800616e <_scanf_float+0x1c6>
 800615c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006160:	6022      	str	r2, [r4, #0]
 8006162:	f04f 0a01 	mov.w	sl, #1
 8006166:	e7e3      	b.n	8006130 <_scanf_float+0x188>
 8006168:	f1ba 0f02 	cmp.w	sl, #2
 800616c:	d055      	beq.n	800621a <_scanf_float+0x272>
 800616e:	2d01      	cmp	r5, #1
 8006170:	d002      	beq.n	8006178 <_scanf_float+0x1d0>
 8006172:	2d04      	cmp	r5, #4
 8006174:	f47f af48 	bne.w	8006008 <_scanf_float+0x60>
 8006178:	3501      	adds	r5, #1
 800617a:	b2ed      	uxtb	r5, r5
 800617c:	e7d8      	b.n	8006130 <_scanf_float+0x188>
 800617e:	f1ba 0f01 	cmp.w	sl, #1
 8006182:	f47f af41 	bne.w	8006008 <_scanf_float+0x60>
 8006186:	f04f 0a02 	mov.w	sl, #2
 800618a:	e7d1      	b.n	8006130 <_scanf_float+0x188>
 800618c:	b97d      	cbnz	r5, 80061ae <_scanf_float+0x206>
 800618e:	f1b9 0f00 	cmp.w	r9, #0
 8006192:	f47f af3c 	bne.w	800600e <_scanf_float+0x66>
 8006196:	6822      	ldr	r2, [r4, #0]
 8006198:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800619c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80061a0:	f47f af39 	bne.w	8006016 <_scanf_float+0x6e>
 80061a4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80061a8:	6022      	str	r2, [r4, #0]
 80061aa:	2501      	movs	r5, #1
 80061ac:	e7c0      	b.n	8006130 <_scanf_float+0x188>
 80061ae:	2d03      	cmp	r5, #3
 80061b0:	d0e2      	beq.n	8006178 <_scanf_float+0x1d0>
 80061b2:	2d05      	cmp	r5, #5
 80061b4:	e7de      	b.n	8006174 <_scanf_float+0x1cc>
 80061b6:	2d02      	cmp	r5, #2
 80061b8:	f47f af26 	bne.w	8006008 <_scanf_float+0x60>
 80061bc:	2503      	movs	r5, #3
 80061be:	e7b7      	b.n	8006130 <_scanf_float+0x188>
 80061c0:	2d06      	cmp	r5, #6
 80061c2:	f47f af21 	bne.w	8006008 <_scanf_float+0x60>
 80061c6:	2507      	movs	r5, #7
 80061c8:	e7b2      	b.n	8006130 <_scanf_float+0x188>
 80061ca:	6822      	ldr	r2, [r4, #0]
 80061cc:	0591      	lsls	r1, r2, #22
 80061ce:	f57f af1b 	bpl.w	8006008 <_scanf_float+0x60>
 80061d2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80061d6:	6022      	str	r2, [r4, #0]
 80061d8:	f8cd 9004 	str.w	r9, [sp, #4]
 80061dc:	e7a8      	b.n	8006130 <_scanf_float+0x188>
 80061de:	6822      	ldr	r2, [r4, #0]
 80061e0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80061e4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80061e8:	d006      	beq.n	80061f8 <_scanf_float+0x250>
 80061ea:	0550      	lsls	r0, r2, #21
 80061ec:	f57f af0c 	bpl.w	8006008 <_scanf_float+0x60>
 80061f0:	f1b9 0f00 	cmp.w	r9, #0
 80061f4:	f43f af0f 	beq.w	8006016 <_scanf_float+0x6e>
 80061f8:	0591      	lsls	r1, r2, #22
 80061fa:	bf58      	it	pl
 80061fc:	9901      	ldrpl	r1, [sp, #4]
 80061fe:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006202:	bf58      	it	pl
 8006204:	eba9 0101 	subpl.w	r1, r9, r1
 8006208:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800620c:	bf58      	it	pl
 800620e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006212:	6022      	str	r2, [r4, #0]
 8006214:	f04f 0900 	mov.w	r9, #0
 8006218:	e78a      	b.n	8006130 <_scanf_float+0x188>
 800621a:	f04f 0a03 	mov.w	sl, #3
 800621e:	e787      	b.n	8006130 <_scanf_float+0x188>
 8006220:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006224:	4639      	mov	r1, r7
 8006226:	4640      	mov	r0, r8
 8006228:	4798      	blx	r3
 800622a:	2800      	cmp	r0, #0
 800622c:	f43f aedf 	beq.w	8005fee <_scanf_float+0x46>
 8006230:	e6ea      	b.n	8006008 <_scanf_float+0x60>
 8006232:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006236:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800623a:	463a      	mov	r2, r7
 800623c:	4640      	mov	r0, r8
 800623e:	4798      	blx	r3
 8006240:	6923      	ldr	r3, [r4, #16]
 8006242:	3b01      	subs	r3, #1
 8006244:	6123      	str	r3, [r4, #16]
 8006246:	e6ec      	b.n	8006022 <_scanf_float+0x7a>
 8006248:	1e6b      	subs	r3, r5, #1
 800624a:	2b06      	cmp	r3, #6
 800624c:	d825      	bhi.n	800629a <_scanf_float+0x2f2>
 800624e:	2d02      	cmp	r5, #2
 8006250:	d836      	bhi.n	80062c0 <_scanf_float+0x318>
 8006252:	455e      	cmp	r6, fp
 8006254:	f67f aee8 	bls.w	8006028 <_scanf_float+0x80>
 8006258:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800625c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006260:	463a      	mov	r2, r7
 8006262:	4640      	mov	r0, r8
 8006264:	4798      	blx	r3
 8006266:	6923      	ldr	r3, [r4, #16]
 8006268:	3b01      	subs	r3, #1
 800626a:	6123      	str	r3, [r4, #16]
 800626c:	e7f1      	b.n	8006252 <_scanf_float+0x2aa>
 800626e:	9802      	ldr	r0, [sp, #8]
 8006270:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006274:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8006278:	9002      	str	r0, [sp, #8]
 800627a:	463a      	mov	r2, r7
 800627c:	4640      	mov	r0, r8
 800627e:	4798      	blx	r3
 8006280:	6923      	ldr	r3, [r4, #16]
 8006282:	3b01      	subs	r3, #1
 8006284:	6123      	str	r3, [r4, #16]
 8006286:	f10a 3aff 	add.w	sl, sl, #4294967295
 800628a:	fa5f fa8a 	uxtb.w	sl, sl
 800628e:	f1ba 0f02 	cmp.w	sl, #2
 8006292:	d1ec      	bne.n	800626e <_scanf_float+0x2c6>
 8006294:	3d03      	subs	r5, #3
 8006296:	b2ed      	uxtb	r5, r5
 8006298:	1b76      	subs	r6, r6, r5
 800629a:	6823      	ldr	r3, [r4, #0]
 800629c:	05da      	lsls	r2, r3, #23
 800629e:	d52f      	bpl.n	8006300 <_scanf_float+0x358>
 80062a0:	055b      	lsls	r3, r3, #21
 80062a2:	d510      	bpl.n	80062c6 <_scanf_float+0x31e>
 80062a4:	455e      	cmp	r6, fp
 80062a6:	f67f aebf 	bls.w	8006028 <_scanf_float+0x80>
 80062aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80062ae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80062b2:	463a      	mov	r2, r7
 80062b4:	4640      	mov	r0, r8
 80062b6:	4798      	blx	r3
 80062b8:	6923      	ldr	r3, [r4, #16]
 80062ba:	3b01      	subs	r3, #1
 80062bc:	6123      	str	r3, [r4, #16]
 80062be:	e7f1      	b.n	80062a4 <_scanf_float+0x2fc>
 80062c0:	46aa      	mov	sl, r5
 80062c2:	9602      	str	r6, [sp, #8]
 80062c4:	e7df      	b.n	8006286 <_scanf_float+0x2de>
 80062c6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80062ca:	6923      	ldr	r3, [r4, #16]
 80062cc:	2965      	cmp	r1, #101	; 0x65
 80062ce:	f103 33ff 	add.w	r3, r3, #4294967295
 80062d2:	f106 35ff 	add.w	r5, r6, #4294967295
 80062d6:	6123      	str	r3, [r4, #16]
 80062d8:	d00c      	beq.n	80062f4 <_scanf_float+0x34c>
 80062da:	2945      	cmp	r1, #69	; 0x45
 80062dc:	d00a      	beq.n	80062f4 <_scanf_float+0x34c>
 80062de:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80062e2:	463a      	mov	r2, r7
 80062e4:	4640      	mov	r0, r8
 80062e6:	4798      	blx	r3
 80062e8:	6923      	ldr	r3, [r4, #16]
 80062ea:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80062ee:	3b01      	subs	r3, #1
 80062f0:	1eb5      	subs	r5, r6, #2
 80062f2:	6123      	str	r3, [r4, #16]
 80062f4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80062f8:	463a      	mov	r2, r7
 80062fa:	4640      	mov	r0, r8
 80062fc:	4798      	blx	r3
 80062fe:	462e      	mov	r6, r5
 8006300:	6825      	ldr	r5, [r4, #0]
 8006302:	f015 0510 	ands.w	r5, r5, #16
 8006306:	d158      	bne.n	80063ba <_scanf_float+0x412>
 8006308:	7035      	strb	r5, [r6, #0]
 800630a:	6823      	ldr	r3, [r4, #0]
 800630c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006310:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006314:	d11c      	bne.n	8006350 <_scanf_float+0x3a8>
 8006316:	9b01      	ldr	r3, [sp, #4]
 8006318:	454b      	cmp	r3, r9
 800631a:	eba3 0209 	sub.w	r2, r3, r9
 800631e:	d124      	bne.n	800636a <_scanf_float+0x3c2>
 8006320:	2200      	movs	r2, #0
 8006322:	4659      	mov	r1, fp
 8006324:	4640      	mov	r0, r8
 8006326:	f002 fc77 	bl	8008c18 <_strtod_r>
 800632a:	9b03      	ldr	r3, [sp, #12]
 800632c:	6821      	ldr	r1, [r4, #0]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f011 0f02 	tst.w	r1, #2
 8006334:	ec57 6b10 	vmov	r6, r7, d0
 8006338:	f103 0204 	add.w	r2, r3, #4
 800633c:	d020      	beq.n	8006380 <_scanf_float+0x3d8>
 800633e:	9903      	ldr	r1, [sp, #12]
 8006340:	600a      	str	r2, [r1, #0]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	e9c3 6700 	strd	r6, r7, [r3]
 8006348:	68e3      	ldr	r3, [r4, #12]
 800634a:	3301      	adds	r3, #1
 800634c:	60e3      	str	r3, [r4, #12]
 800634e:	e66c      	b.n	800602a <_scanf_float+0x82>
 8006350:	9b04      	ldr	r3, [sp, #16]
 8006352:	2b00      	cmp	r3, #0
 8006354:	d0e4      	beq.n	8006320 <_scanf_float+0x378>
 8006356:	9905      	ldr	r1, [sp, #20]
 8006358:	230a      	movs	r3, #10
 800635a:	462a      	mov	r2, r5
 800635c:	3101      	adds	r1, #1
 800635e:	4640      	mov	r0, r8
 8006360:	f002 fce2 	bl	8008d28 <_strtol_r>
 8006364:	9b04      	ldr	r3, [sp, #16]
 8006366:	9e05      	ldr	r6, [sp, #20]
 8006368:	1ac2      	subs	r2, r0, r3
 800636a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800636e:	429e      	cmp	r6, r3
 8006370:	bf28      	it	cs
 8006372:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8006376:	4912      	ldr	r1, [pc, #72]	; (80063c0 <_scanf_float+0x418>)
 8006378:	4630      	mov	r0, r6
 800637a:	f000 f8e7 	bl	800654c <siprintf>
 800637e:	e7cf      	b.n	8006320 <_scanf_float+0x378>
 8006380:	f011 0f04 	tst.w	r1, #4
 8006384:	9903      	ldr	r1, [sp, #12]
 8006386:	600a      	str	r2, [r1, #0]
 8006388:	d1db      	bne.n	8006342 <_scanf_float+0x39a>
 800638a:	f8d3 8000 	ldr.w	r8, [r3]
 800638e:	ee10 2a10 	vmov	r2, s0
 8006392:	ee10 0a10 	vmov	r0, s0
 8006396:	463b      	mov	r3, r7
 8006398:	4639      	mov	r1, r7
 800639a:	f7fa fbc7 	bl	8000b2c <__aeabi_dcmpun>
 800639e:	b128      	cbz	r0, 80063ac <_scanf_float+0x404>
 80063a0:	4808      	ldr	r0, [pc, #32]	; (80063c4 <_scanf_float+0x41c>)
 80063a2:	f000 f9fd 	bl	80067a0 <nanf>
 80063a6:	ed88 0a00 	vstr	s0, [r8]
 80063aa:	e7cd      	b.n	8006348 <_scanf_float+0x3a0>
 80063ac:	4630      	mov	r0, r6
 80063ae:	4639      	mov	r1, r7
 80063b0:	f7fa fc1a 	bl	8000be8 <__aeabi_d2f>
 80063b4:	f8c8 0000 	str.w	r0, [r8]
 80063b8:	e7c6      	b.n	8006348 <_scanf_float+0x3a0>
 80063ba:	2500      	movs	r5, #0
 80063bc:	e635      	b.n	800602a <_scanf_float+0x82>
 80063be:	bf00      	nop
 80063c0:	0800a13c 	.word	0x0800a13c
 80063c4:	0800a4cd 	.word	0x0800a4cd

080063c8 <std>:
 80063c8:	2300      	movs	r3, #0
 80063ca:	b510      	push	{r4, lr}
 80063cc:	4604      	mov	r4, r0
 80063ce:	e9c0 3300 	strd	r3, r3, [r0]
 80063d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80063d6:	6083      	str	r3, [r0, #8]
 80063d8:	8181      	strh	r1, [r0, #12]
 80063da:	6643      	str	r3, [r0, #100]	; 0x64
 80063dc:	81c2      	strh	r2, [r0, #14]
 80063de:	6183      	str	r3, [r0, #24]
 80063e0:	4619      	mov	r1, r3
 80063e2:	2208      	movs	r2, #8
 80063e4:	305c      	adds	r0, #92	; 0x5c
 80063e6:	f000 f94d 	bl	8006684 <memset>
 80063ea:	4b0d      	ldr	r3, [pc, #52]	; (8006420 <std+0x58>)
 80063ec:	6263      	str	r3, [r4, #36]	; 0x24
 80063ee:	4b0d      	ldr	r3, [pc, #52]	; (8006424 <std+0x5c>)
 80063f0:	62a3      	str	r3, [r4, #40]	; 0x28
 80063f2:	4b0d      	ldr	r3, [pc, #52]	; (8006428 <std+0x60>)
 80063f4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80063f6:	4b0d      	ldr	r3, [pc, #52]	; (800642c <std+0x64>)
 80063f8:	6323      	str	r3, [r4, #48]	; 0x30
 80063fa:	4b0d      	ldr	r3, [pc, #52]	; (8006430 <std+0x68>)
 80063fc:	6224      	str	r4, [r4, #32]
 80063fe:	429c      	cmp	r4, r3
 8006400:	d006      	beq.n	8006410 <std+0x48>
 8006402:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8006406:	4294      	cmp	r4, r2
 8006408:	d002      	beq.n	8006410 <std+0x48>
 800640a:	33d0      	adds	r3, #208	; 0xd0
 800640c:	429c      	cmp	r4, r3
 800640e:	d105      	bne.n	800641c <std+0x54>
 8006410:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006414:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006418:	f000 b9b0 	b.w	800677c <__retarget_lock_init_recursive>
 800641c:	bd10      	pop	{r4, pc}
 800641e:	bf00      	nop
 8006420:	0800658d 	.word	0x0800658d
 8006424:	080065af 	.word	0x080065af
 8006428:	080065e7 	.word	0x080065e7
 800642c:	0800660b 	.word	0x0800660b
 8006430:	20000760 	.word	0x20000760

08006434 <stdio_exit_handler>:
 8006434:	4a02      	ldr	r2, [pc, #8]	; (8006440 <stdio_exit_handler+0xc>)
 8006436:	4903      	ldr	r1, [pc, #12]	; (8006444 <stdio_exit_handler+0x10>)
 8006438:	4803      	ldr	r0, [pc, #12]	; (8006448 <stdio_exit_handler+0x14>)
 800643a:	f000 b869 	b.w	8006510 <_fwalk_sglue>
 800643e:	bf00      	nop
 8006440:	2000000c 	.word	0x2000000c
 8006444:	080090e9 	.word	0x080090e9
 8006448:	20000018 	.word	0x20000018

0800644c <cleanup_stdio>:
 800644c:	6841      	ldr	r1, [r0, #4]
 800644e:	4b0c      	ldr	r3, [pc, #48]	; (8006480 <cleanup_stdio+0x34>)
 8006450:	4299      	cmp	r1, r3
 8006452:	b510      	push	{r4, lr}
 8006454:	4604      	mov	r4, r0
 8006456:	d001      	beq.n	800645c <cleanup_stdio+0x10>
 8006458:	f002 fe46 	bl	80090e8 <_fflush_r>
 800645c:	68a1      	ldr	r1, [r4, #8]
 800645e:	4b09      	ldr	r3, [pc, #36]	; (8006484 <cleanup_stdio+0x38>)
 8006460:	4299      	cmp	r1, r3
 8006462:	d002      	beq.n	800646a <cleanup_stdio+0x1e>
 8006464:	4620      	mov	r0, r4
 8006466:	f002 fe3f 	bl	80090e8 <_fflush_r>
 800646a:	68e1      	ldr	r1, [r4, #12]
 800646c:	4b06      	ldr	r3, [pc, #24]	; (8006488 <cleanup_stdio+0x3c>)
 800646e:	4299      	cmp	r1, r3
 8006470:	d004      	beq.n	800647c <cleanup_stdio+0x30>
 8006472:	4620      	mov	r0, r4
 8006474:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006478:	f002 be36 	b.w	80090e8 <_fflush_r>
 800647c:	bd10      	pop	{r4, pc}
 800647e:	bf00      	nop
 8006480:	20000760 	.word	0x20000760
 8006484:	200007c8 	.word	0x200007c8
 8006488:	20000830 	.word	0x20000830

0800648c <global_stdio_init.part.0>:
 800648c:	b510      	push	{r4, lr}
 800648e:	4b0b      	ldr	r3, [pc, #44]	; (80064bc <global_stdio_init.part.0+0x30>)
 8006490:	4c0b      	ldr	r4, [pc, #44]	; (80064c0 <global_stdio_init.part.0+0x34>)
 8006492:	4a0c      	ldr	r2, [pc, #48]	; (80064c4 <global_stdio_init.part.0+0x38>)
 8006494:	601a      	str	r2, [r3, #0]
 8006496:	4620      	mov	r0, r4
 8006498:	2200      	movs	r2, #0
 800649a:	2104      	movs	r1, #4
 800649c:	f7ff ff94 	bl	80063c8 <std>
 80064a0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80064a4:	2201      	movs	r2, #1
 80064a6:	2109      	movs	r1, #9
 80064a8:	f7ff ff8e 	bl	80063c8 <std>
 80064ac:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80064b0:	2202      	movs	r2, #2
 80064b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80064b6:	2112      	movs	r1, #18
 80064b8:	f7ff bf86 	b.w	80063c8 <std>
 80064bc:	20000898 	.word	0x20000898
 80064c0:	20000760 	.word	0x20000760
 80064c4:	08006435 	.word	0x08006435

080064c8 <__sfp_lock_acquire>:
 80064c8:	4801      	ldr	r0, [pc, #4]	; (80064d0 <__sfp_lock_acquire+0x8>)
 80064ca:	f000 b958 	b.w	800677e <__retarget_lock_acquire_recursive>
 80064ce:	bf00      	nop
 80064d0:	200008a1 	.word	0x200008a1

080064d4 <__sfp_lock_release>:
 80064d4:	4801      	ldr	r0, [pc, #4]	; (80064dc <__sfp_lock_release+0x8>)
 80064d6:	f000 b953 	b.w	8006780 <__retarget_lock_release_recursive>
 80064da:	bf00      	nop
 80064dc:	200008a1 	.word	0x200008a1

080064e0 <__sinit>:
 80064e0:	b510      	push	{r4, lr}
 80064e2:	4604      	mov	r4, r0
 80064e4:	f7ff fff0 	bl	80064c8 <__sfp_lock_acquire>
 80064e8:	6a23      	ldr	r3, [r4, #32]
 80064ea:	b11b      	cbz	r3, 80064f4 <__sinit+0x14>
 80064ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80064f0:	f7ff bff0 	b.w	80064d4 <__sfp_lock_release>
 80064f4:	4b04      	ldr	r3, [pc, #16]	; (8006508 <__sinit+0x28>)
 80064f6:	6223      	str	r3, [r4, #32]
 80064f8:	4b04      	ldr	r3, [pc, #16]	; (800650c <__sinit+0x2c>)
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d1f5      	bne.n	80064ec <__sinit+0xc>
 8006500:	f7ff ffc4 	bl	800648c <global_stdio_init.part.0>
 8006504:	e7f2      	b.n	80064ec <__sinit+0xc>
 8006506:	bf00      	nop
 8006508:	0800644d 	.word	0x0800644d
 800650c:	20000898 	.word	0x20000898

08006510 <_fwalk_sglue>:
 8006510:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006514:	4607      	mov	r7, r0
 8006516:	4688      	mov	r8, r1
 8006518:	4614      	mov	r4, r2
 800651a:	2600      	movs	r6, #0
 800651c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006520:	f1b9 0901 	subs.w	r9, r9, #1
 8006524:	d505      	bpl.n	8006532 <_fwalk_sglue+0x22>
 8006526:	6824      	ldr	r4, [r4, #0]
 8006528:	2c00      	cmp	r4, #0
 800652a:	d1f7      	bne.n	800651c <_fwalk_sglue+0xc>
 800652c:	4630      	mov	r0, r6
 800652e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006532:	89ab      	ldrh	r3, [r5, #12]
 8006534:	2b01      	cmp	r3, #1
 8006536:	d907      	bls.n	8006548 <_fwalk_sglue+0x38>
 8006538:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800653c:	3301      	adds	r3, #1
 800653e:	d003      	beq.n	8006548 <_fwalk_sglue+0x38>
 8006540:	4629      	mov	r1, r5
 8006542:	4638      	mov	r0, r7
 8006544:	47c0      	blx	r8
 8006546:	4306      	orrs	r6, r0
 8006548:	3568      	adds	r5, #104	; 0x68
 800654a:	e7e9      	b.n	8006520 <_fwalk_sglue+0x10>

0800654c <siprintf>:
 800654c:	b40e      	push	{r1, r2, r3}
 800654e:	b500      	push	{lr}
 8006550:	b09c      	sub	sp, #112	; 0x70
 8006552:	ab1d      	add	r3, sp, #116	; 0x74
 8006554:	9002      	str	r0, [sp, #8]
 8006556:	9006      	str	r0, [sp, #24]
 8006558:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800655c:	4809      	ldr	r0, [pc, #36]	; (8006584 <siprintf+0x38>)
 800655e:	9107      	str	r1, [sp, #28]
 8006560:	9104      	str	r1, [sp, #16]
 8006562:	4909      	ldr	r1, [pc, #36]	; (8006588 <siprintf+0x3c>)
 8006564:	f853 2b04 	ldr.w	r2, [r3], #4
 8006568:	9105      	str	r1, [sp, #20]
 800656a:	6800      	ldr	r0, [r0, #0]
 800656c:	9301      	str	r3, [sp, #4]
 800656e:	a902      	add	r1, sp, #8
 8006570:	f002 fc36 	bl	8008de0 <_svfiprintf_r>
 8006574:	9b02      	ldr	r3, [sp, #8]
 8006576:	2200      	movs	r2, #0
 8006578:	701a      	strb	r2, [r3, #0]
 800657a:	b01c      	add	sp, #112	; 0x70
 800657c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006580:	b003      	add	sp, #12
 8006582:	4770      	bx	lr
 8006584:	20000064 	.word	0x20000064
 8006588:	ffff0208 	.word	0xffff0208

0800658c <__sread>:
 800658c:	b510      	push	{r4, lr}
 800658e:	460c      	mov	r4, r1
 8006590:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006594:	f000 f8a4 	bl	80066e0 <_read_r>
 8006598:	2800      	cmp	r0, #0
 800659a:	bfab      	itete	ge
 800659c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800659e:	89a3      	ldrhlt	r3, [r4, #12]
 80065a0:	181b      	addge	r3, r3, r0
 80065a2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80065a6:	bfac      	ite	ge
 80065a8:	6563      	strge	r3, [r4, #84]	; 0x54
 80065aa:	81a3      	strhlt	r3, [r4, #12]
 80065ac:	bd10      	pop	{r4, pc}

080065ae <__swrite>:
 80065ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065b2:	461f      	mov	r7, r3
 80065b4:	898b      	ldrh	r3, [r1, #12]
 80065b6:	05db      	lsls	r3, r3, #23
 80065b8:	4605      	mov	r5, r0
 80065ba:	460c      	mov	r4, r1
 80065bc:	4616      	mov	r6, r2
 80065be:	d505      	bpl.n	80065cc <__swrite+0x1e>
 80065c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065c4:	2302      	movs	r3, #2
 80065c6:	2200      	movs	r2, #0
 80065c8:	f000 f878 	bl	80066bc <_lseek_r>
 80065cc:	89a3      	ldrh	r3, [r4, #12]
 80065ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80065d2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80065d6:	81a3      	strh	r3, [r4, #12]
 80065d8:	4632      	mov	r2, r6
 80065da:	463b      	mov	r3, r7
 80065dc:	4628      	mov	r0, r5
 80065de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80065e2:	f000 b88f 	b.w	8006704 <_write_r>

080065e6 <__sseek>:
 80065e6:	b510      	push	{r4, lr}
 80065e8:	460c      	mov	r4, r1
 80065ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065ee:	f000 f865 	bl	80066bc <_lseek_r>
 80065f2:	1c43      	adds	r3, r0, #1
 80065f4:	89a3      	ldrh	r3, [r4, #12]
 80065f6:	bf15      	itete	ne
 80065f8:	6560      	strne	r0, [r4, #84]	; 0x54
 80065fa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80065fe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006602:	81a3      	strheq	r3, [r4, #12]
 8006604:	bf18      	it	ne
 8006606:	81a3      	strhne	r3, [r4, #12]
 8006608:	bd10      	pop	{r4, pc}

0800660a <__sclose>:
 800660a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800660e:	f000 b845 	b.w	800669c <_close_r>

08006612 <_vsniprintf_r>:
 8006612:	b530      	push	{r4, r5, lr}
 8006614:	4614      	mov	r4, r2
 8006616:	2c00      	cmp	r4, #0
 8006618:	b09b      	sub	sp, #108	; 0x6c
 800661a:	4605      	mov	r5, r0
 800661c:	461a      	mov	r2, r3
 800661e:	da05      	bge.n	800662c <_vsniprintf_r+0x1a>
 8006620:	238b      	movs	r3, #139	; 0x8b
 8006622:	6003      	str	r3, [r0, #0]
 8006624:	f04f 30ff 	mov.w	r0, #4294967295
 8006628:	b01b      	add	sp, #108	; 0x6c
 800662a:	bd30      	pop	{r4, r5, pc}
 800662c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006630:	f8ad 300c 	strh.w	r3, [sp, #12]
 8006634:	bf14      	ite	ne
 8006636:	f104 33ff 	addne.w	r3, r4, #4294967295
 800663a:	4623      	moveq	r3, r4
 800663c:	9302      	str	r3, [sp, #8]
 800663e:	9305      	str	r3, [sp, #20]
 8006640:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006644:	9100      	str	r1, [sp, #0]
 8006646:	9104      	str	r1, [sp, #16]
 8006648:	f8ad 300e 	strh.w	r3, [sp, #14]
 800664c:	4669      	mov	r1, sp
 800664e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006650:	f002 fbc6 	bl	8008de0 <_svfiprintf_r>
 8006654:	1c43      	adds	r3, r0, #1
 8006656:	bfbc      	itt	lt
 8006658:	238b      	movlt	r3, #139	; 0x8b
 800665a:	602b      	strlt	r3, [r5, #0]
 800665c:	2c00      	cmp	r4, #0
 800665e:	d0e3      	beq.n	8006628 <_vsniprintf_r+0x16>
 8006660:	9b00      	ldr	r3, [sp, #0]
 8006662:	2200      	movs	r2, #0
 8006664:	701a      	strb	r2, [r3, #0]
 8006666:	e7df      	b.n	8006628 <_vsniprintf_r+0x16>

08006668 <vsniprintf>:
 8006668:	b507      	push	{r0, r1, r2, lr}
 800666a:	9300      	str	r3, [sp, #0]
 800666c:	4613      	mov	r3, r2
 800666e:	460a      	mov	r2, r1
 8006670:	4601      	mov	r1, r0
 8006672:	4803      	ldr	r0, [pc, #12]	; (8006680 <vsniprintf+0x18>)
 8006674:	6800      	ldr	r0, [r0, #0]
 8006676:	f7ff ffcc 	bl	8006612 <_vsniprintf_r>
 800667a:	b003      	add	sp, #12
 800667c:	f85d fb04 	ldr.w	pc, [sp], #4
 8006680:	20000064 	.word	0x20000064

08006684 <memset>:
 8006684:	4402      	add	r2, r0
 8006686:	4603      	mov	r3, r0
 8006688:	4293      	cmp	r3, r2
 800668a:	d100      	bne.n	800668e <memset+0xa>
 800668c:	4770      	bx	lr
 800668e:	f803 1b01 	strb.w	r1, [r3], #1
 8006692:	e7f9      	b.n	8006688 <memset+0x4>

08006694 <_localeconv_r>:
 8006694:	4800      	ldr	r0, [pc, #0]	; (8006698 <_localeconv_r+0x4>)
 8006696:	4770      	bx	lr
 8006698:	20000158 	.word	0x20000158

0800669c <_close_r>:
 800669c:	b538      	push	{r3, r4, r5, lr}
 800669e:	4d06      	ldr	r5, [pc, #24]	; (80066b8 <_close_r+0x1c>)
 80066a0:	2300      	movs	r3, #0
 80066a2:	4604      	mov	r4, r0
 80066a4:	4608      	mov	r0, r1
 80066a6:	602b      	str	r3, [r5, #0]
 80066a8:	f7fb f9f5 	bl	8001a96 <_close>
 80066ac:	1c43      	adds	r3, r0, #1
 80066ae:	d102      	bne.n	80066b6 <_close_r+0x1a>
 80066b0:	682b      	ldr	r3, [r5, #0]
 80066b2:	b103      	cbz	r3, 80066b6 <_close_r+0x1a>
 80066b4:	6023      	str	r3, [r4, #0]
 80066b6:	bd38      	pop	{r3, r4, r5, pc}
 80066b8:	2000089c 	.word	0x2000089c

080066bc <_lseek_r>:
 80066bc:	b538      	push	{r3, r4, r5, lr}
 80066be:	4d07      	ldr	r5, [pc, #28]	; (80066dc <_lseek_r+0x20>)
 80066c0:	4604      	mov	r4, r0
 80066c2:	4608      	mov	r0, r1
 80066c4:	4611      	mov	r1, r2
 80066c6:	2200      	movs	r2, #0
 80066c8:	602a      	str	r2, [r5, #0]
 80066ca:	461a      	mov	r2, r3
 80066cc:	f7fb fa0a 	bl	8001ae4 <_lseek>
 80066d0:	1c43      	adds	r3, r0, #1
 80066d2:	d102      	bne.n	80066da <_lseek_r+0x1e>
 80066d4:	682b      	ldr	r3, [r5, #0]
 80066d6:	b103      	cbz	r3, 80066da <_lseek_r+0x1e>
 80066d8:	6023      	str	r3, [r4, #0]
 80066da:	bd38      	pop	{r3, r4, r5, pc}
 80066dc:	2000089c 	.word	0x2000089c

080066e0 <_read_r>:
 80066e0:	b538      	push	{r3, r4, r5, lr}
 80066e2:	4d07      	ldr	r5, [pc, #28]	; (8006700 <_read_r+0x20>)
 80066e4:	4604      	mov	r4, r0
 80066e6:	4608      	mov	r0, r1
 80066e8:	4611      	mov	r1, r2
 80066ea:	2200      	movs	r2, #0
 80066ec:	602a      	str	r2, [r5, #0]
 80066ee:	461a      	mov	r2, r3
 80066f0:	f7fb f998 	bl	8001a24 <_read>
 80066f4:	1c43      	adds	r3, r0, #1
 80066f6:	d102      	bne.n	80066fe <_read_r+0x1e>
 80066f8:	682b      	ldr	r3, [r5, #0]
 80066fa:	b103      	cbz	r3, 80066fe <_read_r+0x1e>
 80066fc:	6023      	str	r3, [r4, #0]
 80066fe:	bd38      	pop	{r3, r4, r5, pc}
 8006700:	2000089c 	.word	0x2000089c

08006704 <_write_r>:
 8006704:	b538      	push	{r3, r4, r5, lr}
 8006706:	4d07      	ldr	r5, [pc, #28]	; (8006724 <_write_r+0x20>)
 8006708:	4604      	mov	r4, r0
 800670a:	4608      	mov	r0, r1
 800670c:	4611      	mov	r1, r2
 800670e:	2200      	movs	r2, #0
 8006710:	602a      	str	r2, [r5, #0]
 8006712:	461a      	mov	r2, r3
 8006714:	f7fb f9a3 	bl	8001a5e <_write>
 8006718:	1c43      	adds	r3, r0, #1
 800671a:	d102      	bne.n	8006722 <_write_r+0x1e>
 800671c:	682b      	ldr	r3, [r5, #0]
 800671e:	b103      	cbz	r3, 8006722 <_write_r+0x1e>
 8006720:	6023      	str	r3, [r4, #0]
 8006722:	bd38      	pop	{r3, r4, r5, pc}
 8006724:	2000089c 	.word	0x2000089c

08006728 <__errno>:
 8006728:	4b01      	ldr	r3, [pc, #4]	; (8006730 <__errno+0x8>)
 800672a:	6818      	ldr	r0, [r3, #0]
 800672c:	4770      	bx	lr
 800672e:	bf00      	nop
 8006730:	20000064 	.word	0x20000064

08006734 <__libc_init_array>:
 8006734:	b570      	push	{r4, r5, r6, lr}
 8006736:	4d0d      	ldr	r5, [pc, #52]	; (800676c <__libc_init_array+0x38>)
 8006738:	4c0d      	ldr	r4, [pc, #52]	; (8006770 <__libc_init_array+0x3c>)
 800673a:	1b64      	subs	r4, r4, r5
 800673c:	10a4      	asrs	r4, r4, #2
 800673e:	2600      	movs	r6, #0
 8006740:	42a6      	cmp	r6, r4
 8006742:	d109      	bne.n	8006758 <__libc_init_array+0x24>
 8006744:	4d0b      	ldr	r5, [pc, #44]	; (8006774 <__libc_init_array+0x40>)
 8006746:	4c0c      	ldr	r4, [pc, #48]	; (8006778 <__libc_init_array+0x44>)
 8006748:	f003 fbd6 	bl	8009ef8 <_init>
 800674c:	1b64      	subs	r4, r4, r5
 800674e:	10a4      	asrs	r4, r4, #2
 8006750:	2600      	movs	r6, #0
 8006752:	42a6      	cmp	r6, r4
 8006754:	d105      	bne.n	8006762 <__libc_init_array+0x2e>
 8006756:	bd70      	pop	{r4, r5, r6, pc}
 8006758:	f855 3b04 	ldr.w	r3, [r5], #4
 800675c:	4798      	blx	r3
 800675e:	3601      	adds	r6, #1
 8006760:	e7ee      	b.n	8006740 <__libc_init_array+0xc>
 8006762:	f855 3b04 	ldr.w	r3, [r5], #4
 8006766:	4798      	blx	r3
 8006768:	3601      	adds	r6, #1
 800676a:	e7f2      	b.n	8006752 <__libc_init_array+0x1e>
 800676c:	0800a538 	.word	0x0800a538
 8006770:	0800a538 	.word	0x0800a538
 8006774:	0800a538 	.word	0x0800a538
 8006778:	0800a53c 	.word	0x0800a53c

0800677c <__retarget_lock_init_recursive>:
 800677c:	4770      	bx	lr

0800677e <__retarget_lock_acquire_recursive>:
 800677e:	4770      	bx	lr

08006780 <__retarget_lock_release_recursive>:
 8006780:	4770      	bx	lr

08006782 <memcpy>:
 8006782:	440a      	add	r2, r1
 8006784:	4291      	cmp	r1, r2
 8006786:	f100 33ff 	add.w	r3, r0, #4294967295
 800678a:	d100      	bne.n	800678e <memcpy+0xc>
 800678c:	4770      	bx	lr
 800678e:	b510      	push	{r4, lr}
 8006790:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006794:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006798:	4291      	cmp	r1, r2
 800679a:	d1f9      	bne.n	8006790 <memcpy+0xe>
 800679c:	bd10      	pop	{r4, pc}
	...

080067a0 <nanf>:
 80067a0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80067a8 <nanf+0x8>
 80067a4:	4770      	bx	lr
 80067a6:	bf00      	nop
 80067a8:	7fc00000 	.word	0x7fc00000

080067ac <quorem>:
 80067ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067b0:	6903      	ldr	r3, [r0, #16]
 80067b2:	690c      	ldr	r4, [r1, #16]
 80067b4:	42a3      	cmp	r3, r4
 80067b6:	4607      	mov	r7, r0
 80067b8:	db7e      	blt.n	80068b8 <quorem+0x10c>
 80067ba:	3c01      	subs	r4, #1
 80067bc:	f101 0814 	add.w	r8, r1, #20
 80067c0:	f100 0514 	add.w	r5, r0, #20
 80067c4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80067c8:	9301      	str	r3, [sp, #4]
 80067ca:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80067ce:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80067d2:	3301      	adds	r3, #1
 80067d4:	429a      	cmp	r2, r3
 80067d6:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80067da:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80067de:	fbb2 f6f3 	udiv	r6, r2, r3
 80067e2:	d331      	bcc.n	8006848 <quorem+0x9c>
 80067e4:	f04f 0e00 	mov.w	lr, #0
 80067e8:	4640      	mov	r0, r8
 80067ea:	46ac      	mov	ip, r5
 80067ec:	46f2      	mov	sl, lr
 80067ee:	f850 2b04 	ldr.w	r2, [r0], #4
 80067f2:	b293      	uxth	r3, r2
 80067f4:	fb06 e303 	mla	r3, r6, r3, lr
 80067f8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80067fc:	0c1a      	lsrs	r2, r3, #16
 80067fe:	b29b      	uxth	r3, r3
 8006800:	ebaa 0303 	sub.w	r3, sl, r3
 8006804:	f8dc a000 	ldr.w	sl, [ip]
 8006808:	fa13 f38a 	uxtah	r3, r3, sl
 800680c:	fb06 220e 	mla	r2, r6, lr, r2
 8006810:	9300      	str	r3, [sp, #0]
 8006812:	9b00      	ldr	r3, [sp, #0]
 8006814:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006818:	b292      	uxth	r2, r2
 800681a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800681e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006822:	f8bd 3000 	ldrh.w	r3, [sp]
 8006826:	4581      	cmp	r9, r0
 8006828:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800682c:	f84c 3b04 	str.w	r3, [ip], #4
 8006830:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006834:	d2db      	bcs.n	80067ee <quorem+0x42>
 8006836:	f855 300b 	ldr.w	r3, [r5, fp]
 800683a:	b92b      	cbnz	r3, 8006848 <quorem+0x9c>
 800683c:	9b01      	ldr	r3, [sp, #4]
 800683e:	3b04      	subs	r3, #4
 8006840:	429d      	cmp	r5, r3
 8006842:	461a      	mov	r2, r3
 8006844:	d32c      	bcc.n	80068a0 <quorem+0xf4>
 8006846:	613c      	str	r4, [r7, #16]
 8006848:	4638      	mov	r0, r7
 800684a:	f001 f9f1 	bl	8007c30 <__mcmp>
 800684e:	2800      	cmp	r0, #0
 8006850:	db22      	blt.n	8006898 <quorem+0xec>
 8006852:	3601      	adds	r6, #1
 8006854:	4629      	mov	r1, r5
 8006856:	2000      	movs	r0, #0
 8006858:	f858 2b04 	ldr.w	r2, [r8], #4
 800685c:	f8d1 c000 	ldr.w	ip, [r1]
 8006860:	b293      	uxth	r3, r2
 8006862:	1ac3      	subs	r3, r0, r3
 8006864:	0c12      	lsrs	r2, r2, #16
 8006866:	fa13 f38c 	uxtah	r3, r3, ip
 800686a:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800686e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006872:	b29b      	uxth	r3, r3
 8006874:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006878:	45c1      	cmp	r9, r8
 800687a:	f841 3b04 	str.w	r3, [r1], #4
 800687e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006882:	d2e9      	bcs.n	8006858 <quorem+0xac>
 8006884:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006888:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800688c:	b922      	cbnz	r2, 8006898 <quorem+0xec>
 800688e:	3b04      	subs	r3, #4
 8006890:	429d      	cmp	r5, r3
 8006892:	461a      	mov	r2, r3
 8006894:	d30a      	bcc.n	80068ac <quorem+0x100>
 8006896:	613c      	str	r4, [r7, #16]
 8006898:	4630      	mov	r0, r6
 800689a:	b003      	add	sp, #12
 800689c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068a0:	6812      	ldr	r2, [r2, #0]
 80068a2:	3b04      	subs	r3, #4
 80068a4:	2a00      	cmp	r2, #0
 80068a6:	d1ce      	bne.n	8006846 <quorem+0x9a>
 80068a8:	3c01      	subs	r4, #1
 80068aa:	e7c9      	b.n	8006840 <quorem+0x94>
 80068ac:	6812      	ldr	r2, [r2, #0]
 80068ae:	3b04      	subs	r3, #4
 80068b0:	2a00      	cmp	r2, #0
 80068b2:	d1f0      	bne.n	8006896 <quorem+0xea>
 80068b4:	3c01      	subs	r4, #1
 80068b6:	e7eb      	b.n	8006890 <quorem+0xe4>
 80068b8:	2000      	movs	r0, #0
 80068ba:	e7ee      	b.n	800689a <quorem+0xee>
 80068bc:	0000      	movs	r0, r0
	...

080068c0 <_dtoa_r>:
 80068c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068c4:	ed2d 8b04 	vpush	{d8-d9}
 80068c8:	69c5      	ldr	r5, [r0, #28]
 80068ca:	b093      	sub	sp, #76	; 0x4c
 80068cc:	ed8d 0b02 	vstr	d0, [sp, #8]
 80068d0:	ec57 6b10 	vmov	r6, r7, d0
 80068d4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80068d8:	9107      	str	r1, [sp, #28]
 80068da:	4604      	mov	r4, r0
 80068dc:	920a      	str	r2, [sp, #40]	; 0x28
 80068de:	930d      	str	r3, [sp, #52]	; 0x34
 80068e0:	b975      	cbnz	r5, 8006900 <_dtoa_r+0x40>
 80068e2:	2010      	movs	r0, #16
 80068e4:	f000 fe2a 	bl	800753c <malloc>
 80068e8:	4602      	mov	r2, r0
 80068ea:	61e0      	str	r0, [r4, #28]
 80068ec:	b920      	cbnz	r0, 80068f8 <_dtoa_r+0x38>
 80068ee:	4bae      	ldr	r3, [pc, #696]	; (8006ba8 <_dtoa_r+0x2e8>)
 80068f0:	21ef      	movs	r1, #239	; 0xef
 80068f2:	48ae      	ldr	r0, [pc, #696]	; (8006bac <_dtoa_r+0x2ec>)
 80068f4:	f002 fc64 	bl	80091c0 <__assert_func>
 80068f8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80068fc:	6005      	str	r5, [r0, #0]
 80068fe:	60c5      	str	r5, [r0, #12]
 8006900:	69e3      	ldr	r3, [r4, #28]
 8006902:	6819      	ldr	r1, [r3, #0]
 8006904:	b151      	cbz	r1, 800691c <_dtoa_r+0x5c>
 8006906:	685a      	ldr	r2, [r3, #4]
 8006908:	604a      	str	r2, [r1, #4]
 800690a:	2301      	movs	r3, #1
 800690c:	4093      	lsls	r3, r2
 800690e:	608b      	str	r3, [r1, #8]
 8006910:	4620      	mov	r0, r4
 8006912:	f000 ff07 	bl	8007724 <_Bfree>
 8006916:	69e3      	ldr	r3, [r4, #28]
 8006918:	2200      	movs	r2, #0
 800691a:	601a      	str	r2, [r3, #0]
 800691c:	1e3b      	subs	r3, r7, #0
 800691e:	bfbb      	ittet	lt
 8006920:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006924:	9303      	strlt	r3, [sp, #12]
 8006926:	2300      	movge	r3, #0
 8006928:	2201      	movlt	r2, #1
 800692a:	bfac      	ite	ge
 800692c:	f8c8 3000 	strge.w	r3, [r8]
 8006930:	f8c8 2000 	strlt.w	r2, [r8]
 8006934:	4b9e      	ldr	r3, [pc, #632]	; (8006bb0 <_dtoa_r+0x2f0>)
 8006936:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800693a:	ea33 0308 	bics.w	r3, r3, r8
 800693e:	d11b      	bne.n	8006978 <_dtoa_r+0xb8>
 8006940:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006942:	f242 730f 	movw	r3, #9999	; 0x270f
 8006946:	6013      	str	r3, [r2, #0]
 8006948:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800694c:	4333      	orrs	r3, r6
 800694e:	f000 8593 	beq.w	8007478 <_dtoa_r+0xbb8>
 8006952:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006954:	b963      	cbnz	r3, 8006970 <_dtoa_r+0xb0>
 8006956:	4b97      	ldr	r3, [pc, #604]	; (8006bb4 <_dtoa_r+0x2f4>)
 8006958:	e027      	b.n	80069aa <_dtoa_r+0xea>
 800695a:	4b97      	ldr	r3, [pc, #604]	; (8006bb8 <_dtoa_r+0x2f8>)
 800695c:	9300      	str	r3, [sp, #0]
 800695e:	3308      	adds	r3, #8
 8006960:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006962:	6013      	str	r3, [r2, #0]
 8006964:	9800      	ldr	r0, [sp, #0]
 8006966:	b013      	add	sp, #76	; 0x4c
 8006968:	ecbd 8b04 	vpop	{d8-d9}
 800696c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006970:	4b90      	ldr	r3, [pc, #576]	; (8006bb4 <_dtoa_r+0x2f4>)
 8006972:	9300      	str	r3, [sp, #0]
 8006974:	3303      	adds	r3, #3
 8006976:	e7f3      	b.n	8006960 <_dtoa_r+0xa0>
 8006978:	ed9d 7b02 	vldr	d7, [sp, #8]
 800697c:	2200      	movs	r2, #0
 800697e:	ec51 0b17 	vmov	r0, r1, d7
 8006982:	eeb0 8a47 	vmov.f32	s16, s14
 8006986:	eef0 8a67 	vmov.f32	s17, s15
 800698a:	2300      	movs	r3, #0
 800698c:	f7fa f89c 	bl	8000ac8 <__aeabi_dcmpeq>
 8006990:	4681      	mov	r9, r0
 8006992:	b160      	cbz	r0, 80069ae <_dtoa_r+0xee>
 8006994:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006996:	2301      	movs	r3, #1
 8006998:	6013      	str	r3, [r2, #0]
 800699a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800699c:	2b00      	cmp	r3, #0
 800699e:	f000 8568 	beq.w	8007472 <_dtoa_r+0xbb2>
 80069a2:	4b86      	ldr	r3, [pc, #536]	; (8006bbc <_dtoa_r+0x2fc>)
 80069a4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80069a6:	6013      	str	r3, [r2, #0]
 80069a8:	3b01      	subs	r3, #1
 80069aa:	9300      	str	r3, [sp, #0]
 80069ac:	e7da      	b.n	8006964 <_dtoa_r+0xa4>
 80069ae:	aa10      	add	r2, sp, #64	; 0x40
 80069b0:	a911      	add	r1, sp, #68	; 0x44
 80069b2:	4620      	mov	r0, r4
 80069b4:	eeb0 0a48 	vmov.f32	s0, s16
 80069b8:	eef0 0a68 	vmov.f32	s1, s17
 80069bc:	f001 fa4e 	bl	8007e5c <__d2b>
 80069c0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80069c4:	4682      	mov	sl, r0
 80069c6:	2d00      	cmp	r5, #0
 80069c8:	d07f      	beq.n	8006aca <_dtoa_r+0x20a>
 80069ca:	ee18 3a90 	vmov	r3, s17
 80069ce:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80069d2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80069d6:	ec51 0b18 	vmov	r0, r1, d8
 80069da:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80069de:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80069e2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80069e6:	4619      	mov	r1, r3
 80069e8:	2200      	movs	r2, #0
 80069ea:	4b75      	ldr	r3, [pc, #468]	; (8006bc0 <_dtoa_r+0x300>)
 80069ec:	f7f9 fc4c 	bl	8000288 <__aeabi_dsub>
 80069f0:	a367      	add	r3, pc, #412	; (adr r3, 8006b90 <_dtoa_r+0x2d0>)
 80069f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069f6:	f7f9 fdff 	bl	80005f8 <__aeabi_dmul>
 80069fa:	a367      	add	r3, pc, #412	; (adr r3, 8006b98 <_dtoa_r+0x2d8>)
 80069fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a00:	f7f9 fc44 	bl	800028c <__adddf3>
 8006a04:	4606      	mov	r6, r0
 8006a06:	4628      	mov	r0, r5
 8006a08:	460f      	mov	r7, r1
 8006a0a:	f7f9 fd8b 	bl	8000524 <__aeabi_i2d>
 8006a0e:	a364      	add	r3, pc, #400	; (adr r3, 8006ba0 <_dtoa_r+0x2e0>)
 8006a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a14:	f7f9 fdf0 	bl	80005f8 <__aeabi_dmul>
 8006a18:	4602      	mov	r2, r0
 8006a1a:	460b      	mov	r3, r1
 8006a1c:	4630      	mov	r0, r6
 8006a1e:	4639      	mov	r1, r7
 8006a20:	f7f9 fc34 	bl	800028c <__adddf3>
 8006a24:	4606      	mov	r6, r0
 8006a26:	460f      	mov	r7, r1
 8006a28:	f7fa f896 	bl	8000b58 <__aeabi_d2iz>
 8006a2c:	2200      	movs	r2, #0
 8006a2e:	4683      	mov	fp, r0
 8006a30:	2300      	movs	r3, #0
 8006a32:	4630      	mov	r0, r6
 8006a34:	4639      	mov	r1, r7
 8006a36:	f7fa f851 	bl	8000adc <__aeabi_dcmplt>
 8006a3a:	b148      	cbz	r0, 8006a50 <_dtoa_r+0x190>
 8006a3c:	4658      	mov	r0, fp
 8006a3e:	f7f9 fd71 	bl	8000524 <__aeabi_i2d>
 8006a42:	4632      	mov	r2, r6
 8006a44:	463b      	mov	r3, r7
 8006a46:	f7fa f83f 	bl	8000ac8 <__aeabi_dcmpeq>
 8006a4a:	b908      	cbnz	r0, 8006a50 <_dtoa_r+0x190>
 8006a4c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006a50:	f1bb 0f16 	cmp.w	fp, #22
 8006a54:	d857      	bhi.n	8006b06 <_dtoa_r+0x246>
 8006a56:	4b5b      	ldr	r3, [pc, #364]	; (8006bc4 <_dtoa_r+0x304>)
 8006a58:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a60:	ec51 0b18 	vmov	r0, r1, d8
 8006a64:	f7fa f83a 	bl	8000adc <__aeabi_dcmplt>
 8006a68:	2800      	cmp	r0, #0
 8006a6a:	d04e      	beq.n	8006b0a <_dtoa_r+0x24a>
 8006a6c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006a70:	2300      	movs	r3, #0
 8006a72:	930c      	str	r3, [sp, #48]	; 0x30
 8006a74:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006a76:	1b5b      	subs	r3, r3, r5
 8006a78:	1e5a      	subs	r2, r3, #1
 8006a7a:	bf45      	ittet	mi
 8006a7c:	f1c3 0301 	rsbmi	r3, r3, #1
 8006a80:	9305      	strmi	r3, [sp, #20]
 8006a82:	2300      	movpl	r3, #0
 8006a84:	2300      	movmi	r3, #0
 8006a86:	9206      	str	r2, [sp, #24]
 8006a88:	bf54      	ite	pl
 8006a8a:	9305      	strpl	r3, [sp, #20]
 8006a8c:	9306      	strmi	r3, [sp, #24]
 8006a8e:	f1bb 0f00 	cmp.w	fp, #0
 8006a92:	db3c      	blt.n	8006b0e <_dtoa_r+0x24e>
 8006a94:	9b06      	ldr	r3, [sp, #24]
 8006a96:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8006a9a:	445b      	add	r3, fp
 8006a9c:	9306      	str	r3, [sp, #24]
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	9308      	str	r3, [sp, #32]
 8006aa2:	9b07      	ldr	r3, [sp, #28]
 8006aa4:	2b09      	cmp	r3, #9
 8006aa6:	d868      	bhi.n	8006b7a <_dtoa_r+0x2ba>
 8006aa8:	2b05      	cmp	r3, #5
 8006aaa:	bfc4      	itt	gt
 8006aac:	3b04      	subgt	r3, #4
 8006aae:	9307      	strgt	r3, [sp, #28]
 8006ab0:	9b07      	ldr	r3, [sp, #28]
 8006ab2:	f1a3 0302 	sub.w	r3, r3, #2
 8006ab6:	bfcc      	ite	gt
 8006ab8:	2500      	movgt	r5, #0
 8006aba:	2501      	movle	r5, #1
 8006abc:	2b03      	cmp	r3, #3
 8006abe:	f200 8085 	bhi.w	8006bcc <_dtoa_r+0x30c>
 8006ac2:	e8df f003 	tbb	[pc, r3]
 8006ac6:	3b2e      	.short	0x3b2e
 8006ac8:	5839      	.short	0x5839
 8006aca:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006ace:	441d      	add	r5, r3
 8006ad0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006ad4:	2b20      	cmp	r3, #32
 8006ad6:	bfc1      	itttt	gt
 8006ad8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006adc:	fa08 f803 	lslgt.w	r8, r8, r3
 8006ae0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8006ae4:	fa26 f303 	lsrgt.w	r3, r6, r3
 8006ae8:	bfd6      	itet	le
 8006aea:	f1c3 0320 	rsble	r3, r3, #32
 8006aee:	ea48 0003 	orrgt.w	r0, r8, r3
 8006af2:	fa06 f003 	lslle.w	r0, r6, r3
 8006af6:	f7f9 fd05 	bl	8000504 <__aeabi_ui2d>
 8006afa:	2201      	movs	r2, #1
 8006afc:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8006b00:	3d01      	subs	r5, #1
 8006b02:	920e      	str	r2, [sp, #56]	; 0x38
 8006b04:	e76f      	b.n	80069e6 <_dtoa_r+0x126>
 8006b06:	2301      	movs	r3, #1
 8006b08:	e7b3      	b.n	8006a72 <_dtoa_r+0x1b2>
 8006b0a:	900c      	str	r0, [sp, #48]	; 0x30
 8006b0c:	e7b2      	b.n	8006a74 <_dtoa_r+0x1b4>
 8006b0e:	9b05      	ldr	r3, [sp, #20]
 8006b10:	eba3 030b 	sub.w	r3, r3, fp
 8006b14:	9305      	str	r3, [sp, #20]
 8006b16:	f1cb 0300 	rsb	r3, fp, #0
 8006b1a:	9308      	str	r3, [sp, #32]
 8006b1c:	2300      	movs	r3, #0
 8006b1e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006b20:	e7bf      	b.n	8006aa2 <_dtoa_r+0x1e2>
 8006b22:	2300      	movs	r3, #0
 8006b24:	9309      	str	r3, [sp, #36]	; 0x24
 8006b26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	dc52      	bgt.n	8006bd2 <_dtoa_r+0x312>
 8006b2c:	2301      	movs	r3, #1
 8006b2e:	9301      	str	r3, [sp, #4]
 8006b30:	9304      	str	r3, [sp, #16]
 8006b32:	461a      	mov	r2, r3
 8006b34:	920a      	str	r2, [sp, #40]	; 0x28
 8006b36:	e00b      	b.n	8006b50 <_dtoa_r+0x290>
 8006b38:	2301      	movs	r3, #1
 8006b3a:	e7f3      	b.n	8006b24 <_dtoa_r+0x264>
 8006b3c:	2300      	movs	r3, #0
 8006b3e:	9309      	str	r3, [sp, #36]	; 0x24
 8006b40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b42:	445b      	add	r3, fp
 8006b44:	9301      	str	r3, [sp, #4]
 8006b46:	3301      	adds	r3, #1
 8006b48:	2b01      	cmp	r3, #1
 8006b4a:	9304      	str	r3, [sp, #16]
 8006b4c:	bfb8      	it	lt
 8006b4e:	2301      	movlt	r3, #1
 8006b50:	69e0      	ldr	r0, [r4, #28]
 8006b52:	2100      	movs	r1, #0
 8006b54:	2204      	movs	r2, #4
 8006b56:	f102 0614 	add.w	r6, r2, #20
 8006b5a:	429e      	cmp	r6, r3
 8006b5c:	d93d      	bls.n	8006bda <_dtoa_r+0x31a>
 8006b5e:	6041      	str	r1, [r0, #4]
 8006b60:	4620      	mov	r0, r4
 8006b62:	f000 fd9f 	bl	80076a4 <_Balloc>
 8006b66:	9000      	str	r0, [sp, #0]
 8006b68:	2800      	cmp	r0, #0
 8006b6a:	d139      	bne.n	8006be0 <_dtoa_r+0x320>
 8006b6c:	4b16      	ldr	r3, [pc, #88]	; (8006bc8 <_dtoa_r+0x308>)
 8006b6e:	4602      	mov	r2, r0
 8006b70:	f240 11af 	movw	r1, #431	; 0x1af
 8006b74:	e6bd      	b.n	80068f2 <_dtoa_r+0x32>
 8006b76:	2301      	movs	r3, #1
 8006b78:	e7e1      	b.n	8006b3e <_dtoa_r+0x27e>
 8006b7a:	2501      	movs	r5, #1
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	9307      	str	r3, [sp, #28]
 8006b80:	9509      	str	r5, [sp, #36]	; 0x24
 8006b82:	f04f 33ff 	mov.w	r3, #4294967295
 8006b86:	9301      	str	r3, [sp, #4]
 8006b88:	9304      	str	r3, [sp, #16]
 8006b8a:	2200      	movs	r2, #0
 8006b8c:	2312      	movs	r3, #18
 8006b8e:	e7d1      	b.n	8006b34 <_dtoa_r+0x274>
 8006b90:	636f4361 	.word	0x636f4361
 8006b94:	3fd287a7 	.word	0x3fd287a7
 8006b98:	8b60c8b3 	.word	0x8b60c8b3
 8006b9c:	3fc68a28 	.word	0x3fc68a28
 8006ba0:	509f79fb 	.word	0x509f79fb
 8006ba4:	3fd34413 	.word	0x3fd34413
 8006ba8:	0800a14e 	.word	0x0800a14e
 8006bac:	0800a165 	.word	0x0800a165
 8006bb0:	7ff00000 	.word	0x7ff00000
 8006bb4:	0800a14a 	.word	0x0800a14a
 8006bb8:	0800a141 	.word	0x0800a141
 8006bbc:	0800a119 	.word	0x0800a119
 8006bc0:	3ff80000 	.word	0x3ff80000
 8006bc4:	0800a250 	.word	0x0800a250
 8006bc8:	0800a1bd 	.word	0x0800a1bd
 8006bcc:	2301      	movs	r3, #1
 8006bce:	9309      	str	r3, [sp, #36]	; 0x24
 8006bd0:	e7d7      	b.n	8006b82 <_dtoa_r+0x2c2>
 8006bd2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006bd4:	9301      	str	r3, [sp, #4]
 8006bd6:	9304      	str	r3, [sp, #16]
 8006bd8:	e7ba      	b.n	8006b50 <_dtoa_r+0x290>
 8006bda:	3101      	adds	r1, #1
 8006bdc:	0052      	lsls	r2, r2, #1
 8006bde:	e7ba      	b.n	8006b56 <_dtoa_r+0x296>
 8006be0:	69e3      	ldr	r3, [r4, #28]
 8006be2:	9a00      	ldr	r2, [sp, #0]
 8006be4:	601a      	str	r2, [r3, #0]
 8006be6:	9b04      	ldr	r3, [sp, #16]
 8006be8:	2b0e      	cmp	r3, #14
 8006bea:	f200 80a8 	bhi.w	8006d3e <_dtoa_r+0x47e>
 8006bee:	2d00      	cmp	r5, #0
 8006bf0:	f000 80a5 	beq.w	8006d3e <_dtoa_r+0x47e>
 8006bf4:	f1bb 0f00 	cmp.w	fp, #0
 8006bf8:	dd38      	ble.n	8006c6c <_dtoa_r+0x3ac>
 8006bfa:	4bc0      	ldr	r3, [pc, #768]	; (8006efc <_dtoa_r+0x63c>)
 8006bfc:	f00b 020f 	and.w	r2, fp, #15
 8006c00:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006c04:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006c08:	e9d3 6700 	ldrd	r6, r7, [r3]
 8006c0c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8006c10:	d019      	beq.n	8006c46 <_dtoa_r+0x386>
 8006c12:	4bbb      	ldr	r3, [pc, #748]	; (8006f00 <_dtoa_r+0x640>)
 8006c14:	ec51 0b18 	vmov	r0, r1, d8
 8006c18:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006c1c:	f7f9 fe16 	bl	800084c <__aeabi_ddiv>
 8006c20:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006c24:	f008 080f 	and.w	r8, r8, #15
 8006c28:	2503      	movs	r5, #3
 8006c2a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8006f00 <_dtoa_r+0x640>
 8006c2e:	f1b8 0f00 	cmp.w	r8, #0
 8006c32:	d10a      	bne.n	8006c4a <_dtoa_r+0x38a>
 8006c34:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006c38:	4632      	mov	r2, r6
 8006c3a:	463b      	mov	r3, r7
 8006c3c:	f7f9 fe06 	bl	800084c <__aeabi_ddiv>
 8006c40:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006c44:	e02b      	b.n	8006c9e <_dtoa_r+0x3de>
 8006c46:	2502      	movs	r5, #2
 8006c48:	e7ef      	b.n	8006c2a <_dtoa_r+0x36a>
 8006c4a:	f018 0f01 	tst.w	r8, #1
 8006c4e:	d008      	beq.n	8006c62 <_dtoa_r+0x3a2>
 8006c50:	4630      	mov	r0, r6
 8006c52:	4639      	mov	r1, r7
 8006c54:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006c58:	f7f9 fcce 	bl	80005f8 <__aeabi_dmul>
 8006c5c:	3501      	adds	r5, #1
 8006c5e:	4606      	mov	r6, r0
 8006c60:	460f      	mov	r7, r1
 8006c62:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006c66:	f109 0908 	add.w	r9, r9, #8
 8006c6a:	e7e0      	b.n	8006c2e <_dtoa_r+0x36e>
 8006c6c:	f000 809f 	beq.w	8006dae <_dtoa_r+0x4ee>
 8006c70:	f1cb 0600 	rsb	r6, fp, #0
 8006c74:	4ba1      	ldr	r3, [pc, #644]	; (8006efc <_dtoa_r+0x63c>)
 8006c76:	4fa2      	ldr	r7, [pc, #648]	; (8006f00 <_dtoa_r+0x640>)
 8006c78:	f006 020f 	and.w	r2, r6, #15
 8006c7c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c84:	ec51 0b18 	vmov	r0, r1, d8
 8006c88:	f7f9 fcb6 	bl	80005f8 <__aeabi_dmul>
 8006c8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006c90:	1136      	asrs	r6, r6, #4
 8006c92:	2300      	movs	r3, #0
 8006c94:	2502      	movs	r5, #2
 8006c96:	2e00      	cmp	r6, #0
 8006c98:	d17e      	bne.n	8006d98 <_dtoa_r+0x4d8>
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d1d0      	bne.n	8006c40 <_dtoa_r+0x380>
 8006c9e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006ca0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	f000 8084 	beq.w	8006db2 <_dtoa_r+0x4f2>
 8006caa:	4b96      	ldr	r3, [pc, #600]	; (8006f04 <_dtoa_r+0x644>)
 8006cac:	2200      	movs	r2, #0
 8006cae:	4640      	mov	r0, r8
 8006cb0:	4649      	mov	r1, r9
 8006cb2:	f7f9 ff13 	bl	8000adc <__aeabi_dcmplt>
 8006cb6:	2800      	cmp	r0, #0
 8006cb8:	d07b      	beq.n	8006db2 <_dtoa_r+0x4f2>
 8006cba:	9b04      	ldr	r3, [sp, #16]
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d078      	beq.n	8006db2 <_dtoa_r+0x4f2>
 8006cc0:	9b01      	ldr	r3, [sp, #4]
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	dd39      	ble.n	8006d3a <_dtoa_r+0x47a>
 8006cc6:	4b90      	ldr	r3, [pc, #576]	; (8006f08 <_dtoa_r+0x648>)
 8006cc8:	2200      	movs	r2, #0
 8006cca:	4640      	mov	r0, r8
 8006ccc:	4649      	mov	r1, r9
 8006cce:	f7f9 fc93 	bl	80005f8 <__aeabi_dmul>
 8006cd2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006cd6:	9e01      	ldr	r6, [sp, #4]
 8006cd8:	f10b 37ff 	add.w	r7, fp, #4294967295
 8006cdc:	3501      	adds	r5, #1
 8006cde:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006ce2:	4628      	mov	r0, r5
 8006ce4:	f7f9 fc1e 	bl	8000524 <__aeabi_i2d>
 8006ce8:	4642      	mov	r2, r8
 8006cea:	464b      	mov	r3, r9
 8006cec:	f7f9 fc84 	bl	80005f8 <__aeabi_dmul>
 8006cf0:	4b86      	ldr	r3, [pc, #536]	; (8006f0c <_dtoa_r+0x64c>)
 8006cf2:	2200      	movs	r2, #0
 8006cf4:	f7f9 faca 	bl	800028c <__adddf3>
 8006cf8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8006cfc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006d00:	9303      	str	r3, [sp, #12]
 8006d02:	2e00      	cmp	r6, #0
 8006d04:	d158      	bne.n	8006db8 <_dtoa_r+0x4f8>
 8006d06:	4b82      	ldr	r3, [pc, #520]	; (8006f10 <_dtoa_r+0x650>)
 8006d08:	2200      	movs	r2, #0
 8006d0a:	4640      	mov	r0, r8
 8006d0c:	4649      	mov	r1, r9
 8006d0e:	f7f9 fabb 	bl	8000288 <__aeabi_dsub>
 8006d12:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006d16:	4680      	mov	r8, r0
 8006d18:	4689      	mov	r9, r1
 8006d1a:	f7f9 fefd 	bl	8000b18 <__aeabi_dcmpgt>
 8006d1e:	2800      	cmp	r0, #0
 8006d20:	f040 8296 	bne.w	8007250 <_dtoa_r+0x990>
 8006d24:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8006d28:	4640      	mov	r0, r8
 8006d2a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006d2e:	4649      	mov	r1, r9
 8006d30:	f7f9 fed4 	bl	8000adc <__aeabi_dcmplt>
 8006d34:	2800      	cmp	r0, #0
 8006d36:	f040 8289 	bne.w	800724c <_dtoa_r+0x98c>
 8006d3a:	ed8d 8b02 	vstr	d8, [sp, #8]
 8006d3e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	f2c0 814e 	blt.w	8006fe2 <_dtoa_r+0x722>
 8006d46:	f1bb 0f0e 	cmp.w	fp, #14
 8006d4a:	f300 814a 	bgt.w	8006fe2 <_dtoa_r+0x722>
 8006d4e:	4b6b      	ldr	r3, [pc, #428]	; (8006efc <_dtoa_r+0x63c>)
 8006d50:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006d54:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006d58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	f280 80dc 	bge.w	8006f18 <_dtoa_r+0x658>
 8006d60:	9b04      	ldr	r3, [sp, #16]
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	f300 80d8 	bgt.w	8006f18 <_dtoa_r+0x658>
 8006d68:	f040 826f 	bne.w	800724a <_dtoa_r+0x98a>
 8006d6c:	4b68      	ldr	r3, [pc, #416]	; (8006f10 <_dtoa_r+0x650>)
 8006d6e:	2200      	movs	r2, #0
 8006d70:	4640      	mov	r0, r8
 8006d72:	4649      	mov	r1, r9
 8006d74:	f7f9 fc40 	bl	80005f8 <__aeabi_dmul>
 8006d78:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006d7c:	f7f9 fec2 	bl	8000b04 <__aeabi_dcmpge>
 8006d80:	9e04      	ldr	r6, [sp, #16]
 8006d82:	4637      	mov	r7, r6
 8006d84:	2800      	cmp	r0, #0
 8006d86:	f040 8245 	bne.w	8007214 <_dtoa_r+0x954>
 8006d8a:	9d00      	ldr	r5, [sp, #0]
 8006d8c:	2331      	movs	r3, #49	; 0x31
 8006d8e:	f805 3b01 	strb.w	r3, [r5], #1
 8006d92:	f10b 0b01 	add.w	fp, fp, #1
 8006d96:	e241      	b.n	800721c <_dtoa_r+0x95c>
 8006d98:	07f2      	lsls	r2, r6, #31
 8006d9a:	d505      	bpl.n	8006da8 <_dtoa_r+0x4e8>
 8006d9c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006da0:	f7f9 fc2a 	bl	80005f8 <__aeabi_dmul>
 8006da4:	3501      	adds	r5, #1
 8006da6:	2301      	movs	r3, #1
 8006da8:	1076      	asrs	r6, r6, #1
 8006daa:	3708      	adds	r7, #8
 8006dac:	e773      	b.n	8006c96 <_dtoa_r+0x3d6>
 8006dae:	2502      	movs	r5, #2
 8006db0:	e775      	b.n	8006c9e <_dtoa_r+0x3de>
 8006db2:	9e04      	ldr	r6, [sp, #16]
 8006db4:	465f      	mov	r7, fp
 8006db6:	e792      	b.n	8006cde <_dtoa_r+0x41e>
 8006db8:	9900      	ldr	r1, [sp, #0]
 8006dba:	4b50      	ldr	r3, [pc, #320]	; (8006efc <_dtoa_r+0x63c>)
 8006dbc:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006dc0:	4431      	add	r1, r6
 8006dc2:	9102      	str	r1, [sp, #8]
 8006dc4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006dc6:	eeb0 9a47 	vmov.f32	s18, s14
 8006dca:	eef0 9a67 	vmov.f32	s19, s15
 8006dce:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006dd2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006dd6:	2900      	cmp	r1, #0
 8006dd8:	d044      	beq.n	8006e64 <_dtoa_r+0x5a4>
 8006dda:	494e      	ldr	r1, [pc, #312]	; (8006f14 <_dtoa_r+0x654>)
 8006ddc:	2000      	movs	r0, #0
 8006dde:	f7f9 fd35 	bl	800084c <__aeabi_ddiv>
 8006de2:	ec53 2b19 	vmov	r2, r3, d9
 8006de6:	f7f9 fa4f 	bl	8000288 <__aeabi_dsub>
 8006dea:	9d00      	ldr	r5, [sp, #0]
 8006dec:	ec41 0b19 	vmov	d9, r0, r1
 8006df0:	4649      	mov	r1, r9
 8006df2:	4640      	mov	r0, r8
 8006df4:	f7f9 feb0 	bl	8000b58 <__aeabi_d2iz>
 8006df8:	4606      	mov	r6, r0
 8006dfa:	f7f9 fb93 	bl	8000524 <__aeabi_i2d>
 8006dfe:	4602      	mov	r2, r0
 8006e00:	460b      	mov	r3, r1
 8006e02:	4640      	mov	r0, r8
 8006e04:	4649      	mov	r1, r9
 8006e06:	f7f9 fa3f 	bl	8000288 <__aeabi_dsub>
 8006e0a:	3630      	adds	r6, #48	; 0x30
 8006e0c:	f805 6b01 	strb.w	r6, [r5], #1
 8006e10:	ec53 2b19 	vmov	r2, r3, d9
 8006e14:	4680      	mov	r8, r0
 8006e16:	4689      	mov	r9, r1
 8006e18:	f7f9 fe60 	bl	8000adc <__aeabi_dcmplt>
 8006e1c:	2800      	cmp	r0, #0
 8006e1e:	d164      	bne.n	8006eea <_dtoa_r+0x62a>
 8006e20:	4642      	mov	r2, r8
 8006e22:	464b      	mov	r3, r9
 8006e24:	4937      	ldr	r1, [pc, #220]	; (8006f04 <_dtoa_r+0x644>)
 8006e26:	2000      	movs	r0, #0
 8006e28:	f7f9 fa2e 	bl	8000288 <__aeabi_dsub>
 8006e2c:	ec53 2b19 	vmov	r2, r3, d9
 8006e30:	f7f9 fe54 	bl	8000adc <__aeabi_dcmplt>
 8006e34:	2800      	cmp	r0, #0
 8006e36:	f040 80b6 	bne.w	8006fa6 <_dtoa_r+0x6e6>
 8006e3a:	9b02      	ldr	r3, [sp, #8]
 8006e3c:	429d      	cmp	r5, r3
 8006e3e:	f43f af7c 	beq.w	8006d3a <_dtoa_r+0x47a>
 8006e42:	4b31      	ldr	r3, [pc, #196]	; (8006f08 <_dtoa_r+0x648>)
 8006e44:	ec51 0b19 	vmov	r0, r1, d9
 8006e48:	2200      	movs	r2, #0
 8006e4a:	f7f9 fbd5 	bl	80005f8 <__aeabi_dmul>
 8006e4e:	4b2e      	ldr	r3, [pc, #184]	; (8006f08 <_dtoa_r+0x648>)
 8006e50:	ec41 0b19 	vmov	d9, r0, r1
 8006e54:	2200      	movs	r2, #0
 8006e56:	4640      	mov	r0, r8
 8006e58:	4649      	mov	r1, r9
 8006e5a:	f7f9 fbcd 	bl	80005f8 <__aeabi_dmul>
 8006e5e:	4680      	mov	r8, r0
 8006e60:	4689      	mov	r9, r1
 8006e62:	e7c5      	b.n	8006df0 <_dtoa_r+0x530>
 8006e64:	ec51 0b17 	vmov	r0, r1, d7
 8006e68:	f7f9 fbc6 	bl	80005f8 <__aeabi_dmul>
 8006e6c:	9b02      	ldr	r3, [sp, #8]
 8006e6e:	9d00      	ldr	r5, [sp, #0]
 8006e70:	930f      	str	r3, [sp, #60]	; 0x3c
 8006e72:	ec41 0b19 	vmov	d9, r0, r1
 8006e76:	4649      	mov	r1, r9
 8006e78:	4640      	mov	r0, r8
 8006e7a:	f7f9 fe6d 	bl	8000b58 <__aeabi_d2iz>
 8006e7e:	4606      	mov	r6, r0
 8006e80:	f7f9 fb50 	bl	8000524 <__aeabi_i2d>
 8006e84:	3630      	adds	r6, #48	; 0x30
 8006e86:	4602      	mov	r2, r0
 8006e88:	460b      	mov	r3, r1
 8006e8a:	4640      	mov	r0, r8
 8006e8c:	4649      	mov	r1, r9
 8006e8e:	f7f9 f9fb 	bl	8000288 <__aeabi_dsub>
 8006e92:	f805 6b01 	strb.w	r6, [r5], #1
 8006e96:	9b02      	ldr	r3, [sp, #8]
 8006e98:	429d      	cmp	r5, r3
 8006e9a:	4680      	mov	r8, r0
 8006e9c:	4689      	mov	r9, r1
 8006e9e:	f04f 0200 	mov.w	r2, #0
 8006ea2:	d124      	bne.n	8006eee <_dtoa_r+0x62e>
 8006ea4:	4b1b      	ldr	r3, [pc, #108]	; (8006f14 <_dtoa_r+0x654>)
 8006ea6:	ec51 0b19 	vmov	r0, r1, d9
 8006eaa:	f7f9 f9ef 	bl	800028c <__adddf3>
 8006eae:	4602      	mov	r2, r0
 8006eb0:	460b      	mov	r3, r1
 8006eb2:	4640      	mov	r0, r8
 8006eb4:	4649      	mov	r1, r9
 8006eb6:	f7f9 fe2f 	bl	8000b18 <__aeabi_dcmpgt>
 8006eba:	2800      	cmp	r0, #0
 8006ebc:	d173      	bne.n	8006fa6 <_dtoa_r+0x6e6>
 8006ebe:	ec53 2b19 	vmov	r2, r3, d9
 8006ec2:	4914      	ldr	r1, [pc, #80]	; (8006f14 <_dtoa_r+0x654>)
 8006ec4:	2000      	movs	r0, #0
 8006ec6:	f7f9 f9df 	bl	8000288 <__aeabi_dsub>
 8006eca:	4602      	mov	r2, r0
 8006ecc:	460b      	mov	r3, r1
 8006ece:	4640      	mov	r0, r8
 8006ed0:	4649      	mov	r1, r9
 8006ed2:	f7f9 fe03 	bl	8000adc <__aeabi_dcmplt>
 8006ed6:	2800      	cmp	r0, #0
 8006ed8:	f43f af2f 	beq.w	8006d3a <_dtoa_r+0x47a>
 8006edc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006ede:	1e6b      	subs	r3, r5, #1
 8006ee0:	930f      	str	r3, [sp, #60]	; 0x3c
 8006ee2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006ee6:	2b30      	cmp	r3, #48	; 0x30
 8006ee8:	d0f8      	beq.n	8006edc <_dtoa_r+0x61c>
 8006eea:	46bb      	mov	fp, r7
 8006eec:	e04a      	b.n	8006f84 <_dtoa_r+0x6c4>
 8006eee:	4b06      	ldr	r3, [pc, #24]	; (8006f08 <_dtoa_r+0x648>)
 8006ef0:	f7f9 fb82 	bl	80005f8 <__aeabi_dmul>
 8006ef4:	4680      	mov	r8, r0
 8006ef6:	4689      	mov	r9, r1
 8006ef8:	e7bd      	b.n	8006e76 <_dtoa_r+0x5b6>
 8006efa:	bf00      	nop
 8006efc:	0800a250 	.word	0x0800a250
 8006f00:	0800a228 	.word	0x0800a228
 8006f04:	3ff00000 	.word	0x3ff00000
 8006f08:	40240000 	.word	0x40240000
 8006f0c:	401c0000 	.word	0x401c0000
 8006f10:	40140000 	.word	0x40140000
 8006f14:	3fe00000 	.word	0x3fe00000
 8006f18:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006f1c:	9d00      	ldr	r5, [sp, #0]
 8006f1e:	4642      	mov	r2, r8
 8006f20:	464b      	mov	r3, r9
 8006f22:	4630      	mov	r0, r6
 8006f24:	4639      	mov	r1, r7
 8006f26:	f7f9 fc91 	bl	800084c <__aeabi_ddiv>
 8006f2a:	f7f9 fe15 	bl	8000b58 <__aeabi_d2iz>
 8006f2e:	9001      	str	r0, [sp, #4]
 8006f30:	f7f9 faf8 	bl	8000524 <__aeabi_i2d>
 8006f34:	4642      	mov	r2, r8
 8006f36:	464b      	mov	r3, r9
 8006f38:	f7f9 fb5e 	bl	80005f8 <__aeabi_dmul>
 8006f3c:	4602      	mov	r2, r0
 8006f3e:	460b      	mov	r3, r1
 8006f40:	4630      	mov	r0, r6
 8006f42:	4639      	mov	r1, r7
 8006f44:	f7f9 f9a0 	bl	8000288 <__aeabi_dsub>
 8006f48:	9e01      	ldr	r6, [sp, #4]
 8006f4a:	9f04      	ldr	r7, [sp, #16]
 8006f4c:	3630      	adds	r6, #48	; 0x30
 8006f4e:	f805 6b01 	strb.w	r6, [r5], #1
 8006f52:	9e00      	ldr	r6, [sp, #0]
 8006f54:	1bae      	subs	r6, r5, r6
 8006f56:	42b7      	cmp	r7, r6
 8006f58:	4602      	mov	r2, r0
 8006f5a:	460b      	mov	r3, r1
 8006f5c:	d134      	bne.n	8006fc8 <_dtoa_r+0x708>
 8006f5e:	f7f9 f995 	bl	800028c <__adddf3>
 8006f62:	4642      	mov	r2, r8
 8006f64:	464b      	mov	r3, r9
 8006f66:	4606      	mov	r6, r0
 8006f68:	460f      	mov	r7, r1
 8006f6a:	f7f9 fdd5 	bl	8000b18 <__aeabi_dcmpgt>
 8006f6e:	b9c8      	cbnz	r0, 8006fa4 <_dtoa_r+0x6e4>
 8006f70:	4642      	mov	r2, r8
 8006f72:	464b      	mov	r3, r9
 8006f74:	4630      	mov	r0, r6
 8006f76:	4639      	mov	r1, r7
 8006f78:	f7f9 fda6 	bl	8000ac8 <__aeabi_dcmpeq>
 8006f7c:	b110      	cbz	r0, 8006f84 <_dtoa_r+0x6c4>
 8006f7e:	9b01      	ldr	r3, [sp, #4]
 8006f80:	07db      	lsls	r3, r3, #31
 8006f82:	d40f      	bmi.n	8006fa4 <_dtoa_r+0x6e4>
 8006f84:	4651      	mov	r1, sl
 8006f86:	4620      	mov	r0, r4
 8006f88:	f000 fbcc 	bl	8007724 <_Bfree>
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006f90:	702b      	strb	r3, [r5, #0]
 8006f92:	f10b 0301 	add.w	r3, fp, #1
 8006f96:	6013      	str	r3, [r2, #0]
 8006f98:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	f43f ace2 	beq.w	8006964 <_dtoa_r+0xa4>
 8006fa0:	601d      	str	r5, [r3, #0]
 8006fa2:	e4df      	b.n	8006964 <_dtoa_r+0xa4>
 8006fa4:	465f      	mov	r7, fp
 8006fa6:	462b      	mov	r3, r5
 8006fa8:	461d      	mov	r5, r3
 8006faa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006fae:	2a39      	cmp	r2, #57	; 0x39
 8006fb0:	d106      	bne.n	8006fc0 <_dtoa_r+0x700>
 8006fb2:	9a00      	ldr	r2, [sp, #0]
 8006fb4:	429a      	cmp	r2, r3
 8006fb6:	d1f7      	bne.n	8006fa8 <_dtoa_r+0x6e8>
 8006fb8:	9900      	ldr	r1, [sp, #0]
 8006fba:	2230      	movs	r2, #48	; 0x30
 8006fbc:	3701      	adds	r7, #1
 8006fbe:	700a      	strb	r2, [r1, #0]
 8006fc0:	781a      	ldrb	r2, [r3, #0]
 8006fc2:	3201      	adds	r2, #1
 8006fc4:	701a      	strb	r2, [r3, #0]
 8006fc6:	e790      	b.n	8006eea <_dtoa_r+0x62a>
 8006fc8:	4ba3      	ldr	r3, [pc, #652]	; (8007258 <_dtoa_r+0x998>)
 8006fca:	2200      	movs	r2, #0
 8006fcc:	f7f9 fb14 	bl	80005f8 <__aeabi_dmul>
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	4606      	mov	r6, r0
 8006fd6:	460f      	mov	r7, r1
 8006fd8:	f7f9 fd76 	bl	8000ac8 <__aeabi_dcmpeq>
 8006fdc:	2800      	cmp	r0, #0
 8006fde:	d09e      	beq.n	8006f1e <_dtoa_r+0x65e>
 8006fe0:	e7d0      	b.n	8006f84 <_dtoa_r+0x6c4>
 8006fe2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006fe4:	2a00      	cmp	r2, #0
 8006fe6:	f000 80ca 	beq.w	800717e <_dtoa_r+0x8be>
 8006fea:	9a07      	ldr	r2, [sp, #28]
 8006fec:	2a01      	cmp	r2, #1
 8006fee:	f300 80ad 	bgt.w	800714c <_dtoa_r+0x88c>
 8006ff2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006ff4:	2a00      	cmp	r2, #0
 8006ff6:	f000 80a5 	beq.w	8007144 <_dtoa_r+0x884>
 8006ffa:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006ffe:	9e08      	ldr	r6, [sp, #32]
 8007000:	9d05      	ldr	r5, [sp, #20]
 8007002:	9a05      	ldr	r2, [sp, #20]
 8007004:	441a      	add	r2, r3
 8007006:	9205      	str	r2, [sp, #20]
 8007008:	9a06      	ldr	r2, [sp, #24]
 800700a:	2101      	movs	r1, #1
 800700c:	441a      	add	r2, r3
 800700e:	4620      	mov	r0, r4
 8007010:	9206      	str	r2, [sp, #24]
 8007012:	f000 fc87 	bl	8007924 <__i2b>
 8007016:	4607      	mov	r7, r0
 8007018:	b165      	cbz	r5, 8007034 <_dtoa_r+0x774>
 800701a:	9b06      	ldr	r3, [sp, #24]
 800701c:	2b00      	cmp	r3, #0
 800701e:	dd09      	ble.n	8007034 <_dtoa_r+0x774>
 8007020:	42ab      	cmp	r3, r5
 8007022:	9a05      	ldr	r2, [sp, #20]
 8007024:	bfa8      	it	ge
 8007026:	462b      	movge	r3, r5
 8007028:	1ad2      	subs	r2, r2, r3
 800702a:	9205      	str	r2, [sp, #20]
 800702c:	9a06      	ldr	r2, [sp, #24]
 800702e:	1aed      	subs	r5, r5, r3
 8007030:	1ad3      	subs	r3, r2, r3
 8007032:	9306      	str	r3, [sp, #24]
 8007034:	9b08      	ldr	r3, [sp, #32]
 8007036:	b1f3      	cbz	r3, 8007076 <_dtoa_r+0x7b6>
 8007038:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800703a:	2b00      	cmp	r3, #0
 800703c:	f000 80a3 	beq.w	8007186 <_dtoa_r+0x8c6>
 8007040:	2e00      	cmp	r6, #0
 8007042:	dd10      	ble.n	8007066 <_dtoa_r+0x7a6>
 8007044:	4639      	mov	r1, r7
 8007046:	4632      	mov	r2, r6
 8007048:	4620      	mov	r0, r4
 800704a:	f000 fd2b 	bl	8007aa4 <__pow5mult>
 800704e:	4652      	mov	r2, sl
 8007050:	4601      	mov	r1, r0
 8007052:	4607      	mov	r7, r0
 8007054:	4620      	mov	r0, r4
 8007056:	f000 fc7b 	bl	8007950 <__multiply>
 800705a:	4651      	mov	r1, sl
 800705c:	4680      	mov	r8, r0
 800705e:	4620      	mov	r0, r4
 8007060:	f000 fb60 	bl	8007724 <_Bfree>
 8007064:	46c2      	mov	sl, r8
 8007066:	9b08      	ldr	r3, [sp, #32]
 8007068:	1b9a      	subs	r2, r3, r6
 800706a:	d004      	beq.n	8007076 <_dtoa_r+0x7b6>
 800706c:	4651      	mov	r1, sl
 800706e:	4620      	mov	r0, r4
 8007070:	f000 fd18 	bl	8007aa4 <__pow5mult>
 8007074:	4682      	mov	sl, r0
 8007076:	2101      	movs	r1, #1
 8007078:	4620      	mov	r0, r4
 800707a:	f000 fc53 	bl	8007924 <__i2b>
 800707e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007080:	2b00      	cmp	r3, #0
 8007082:	4606      	mov	r6, r0
 8007084:	f340 8081 	ble.w	800718a <_dtoa_r+0x8ca>
 8007088:	461a      	mov	r2, r3
 800708a:	4601      	mov	r1, r0
 800708c:	4620      	mov	r0, r4
 800708e:	f000 fd09 	bl	8007aa4 <__pow5mult>
 8007092:	9b07      	ldr	r3, [sp, #28]
 8007094:	2b01      	cmp	r3, #1
 8007096:	4606      	mov	r6, r0
 8007098:	dd7a      	ble.n	8007190 <_dtoa_r+0x8d0>
 800709a:	f04f 0800 	mov.w	r8, #0
 800709e:	6933      	ldr	r3, [r6, #16]
 80070a0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80070a4:	6918      	ldr	r0, [r3, #16]
 80070a6:	f000 fbef 	bl	8007888 <__hi0bits>
 80070aa:	f1c0 0020 	rsb	r0, r0, #32
 80070ae:	9b06      	ldr	r3, [sp, #24]
 80070b0:	4418      	add	r0, r3
 80070b2:	f010 001f 	ands.w	r0, r0, #31
 80070b6:	f000 8094 	beq.w	80071e2 <_dtoa_r+0x922>
 80070ba:	f1c0 0320 	rsb	r3, r0, #32
 80070be:	2b04      	cmp	r3, #4
 80070c0:	f340 8085 	ble.w	80071ce <_dtoa_r+0x90e>
 80070c4:	9b05      	ldr	r3, [sp, #20]
 80070c6:	f1c0 001c 	rsb	r0, r0, #28
 80070ca:	4403      	add	r3, r0
 80070cc:	9305      	str	r3, [sp, #20]
 80070ce:	9b06      	ldr	r3, [sp, #24]
 80070d0:	4403      	add	r3, r0
 80070d2:	4405      	add	r5, r0
 80070d4:	9306      	str	r3, [sp, #24]
 80070d6:	9b05      	ldr	r3, [sp, #20]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	dd05      	ble.n	80070e8 <_dtoa_r+0x828>
 80070dc:	4651      	mov	r1, sl
 80070de:	461a      	mov	r2, r3
 80070e0:	4620      	mov	r0, r4
 80070e2:	f000 fd39 	bl	8007b58 <__lshift>
 80070e6:	4682      	mov	sl, r0
 80070e8:	9b06      	ldr	r3, [sp, #24]
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	dd05      	ble.n	80070fa <_dtoa_r+0x83a>
 80070ee:	4631      	mov	r1, r6
 80070f0:	461a      	mov	r2, r3
 80070f2:	4620      	mov	r0, r4
 80070f4:	f000 fd30 	bl	8007b58 <__lshift>
 80070f8:	4606      	mov	r6, r0
 80070fa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d072      	beq.n	80071e6 <_dtoa_r+0x926>
 8007100:	4631      	mov	r1, r6
 8007102:	4650      	mov	r0, sl
 8007104:	f000 fd94 	bl	8007c30 <__mcmp>
 8007108:	2800      	cmp	r0, #0
 800710a:	da6c      	bge.n	80071e6 <_dtoa_r+0x926>
 800710c:	2300      	movs	r3, #0
 800710e:	4651      	mov	r1, sl
 8007110:	220a      	movs	r2, #10
 8007112:	4620      	mov	r0, r4
 8007114:	f000 fb28 	bl	8007768 <__multadd>
 8007118:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800711a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800711e:	4682      	mov	sl, r0
 8007120:	2b00      	cmp	r3, #0
 8007122:	f000 81b0 	beq.w	8007486 <_dtoa_r+0xbc6>
 8007126:	2300      	movs	r3, #0
 8007128:	4639      	mov	r1, r7
 800712a:	220a      	movs	r2, #10
 800712c:	4620      	mov	r0, r4
 800712e:	f000 fb1b 	bl	8007768 <__multadd>
 8007132:	9b01      	ldr	r3, [sp, #4]
 8007134:	2b00      	cmp	r3, #0
 8007136:	4607      	mov	r7, r0
 8007138:	f300 8096 	bgt.w	8007268 <_dtoa_r+0x9a8>
 800713c:	9b07      	ldr	r3, [sp, #28]
 800713e:	2b02      	cmp	r3, #2
 8007140:	dc59      	bgt.n	80071f6 <_dtoa_r+0x936>
 8007142:	e091      	b.n	8007268 <_dtoa_r+0x9a8>
 8007144:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007146:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800714a:	e758      	b.n	8006ffe <_dtoa_r+0x73e>
 800714c:	9b04      	ldr	r3, [sp, #16]
 800714e:	1e5e      	subs	r6, r3, #1
 8007150:	9b08      	ldr	r3, [sp, #32]
 8007152:	42b3      	cmp	r3, r6
 8007154:	bfbf      	itttt	lt
 8007156:	9b08      	ldrlt	r3, [sp, #32]
 8007158:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800715a:	9608      	strlt	r6, [sp, #32]
 800715c:	1af3      	sublt	r3, r6, r3
 800715e:	bfb4      	ite	lt
 8007160:	18d2      	addlt	r2, r2, r3
 8007162:	1b9e      	subge	r6, r3, r6
 8007164:	9b04      	ldr	r3, [sp, #16]
 8007166:	bfbc      	itt	lt
 8007168:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800716a:	2600      	movlt	r6, #0
 800716c:	2b00      	cmp	r3, #0
 800716e:	bfb7      	itett	lt
 8007170:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8007174:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8007178:	1a9d      	sublt	r5, r3, r2
 800717a:	2300      	movlt	r3, #0
 800717c:	e741      	b.n	8007002 <_dtoa_r+0x742>
 800717e:	9e08      	ldr	r6, [sp, #32]
 8007180:	9d05      	ldr	r5, [sp, #20]
 8007182:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007184:	e748      	b.n	8007018 <_dtoa_r+0x758>
 8007186:	9a08      	ldr	r2, [sp, #32]
 8007188:	e770      	b.n	800706c <_dtoa_r+0x7ac>
 800718a:	9b07      	ldr	r3, [sp, #28]
 800718c:	2b01      	cmp	r3, #1
 800718e:	dc19      	bgt.n	80071c4 <_dtoa_r+0x904>
 8007190:	9b02      	ldr	r3, [sp, #8]
 8007192:	b9bb      	cbnz	r3, 80071c4 <_dtoa_r+0x904>
 8007194:	9b03      	ldr	r3, [sp, #12]
 8007196:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800719a:	b99b      	cbnz	r3, 80071c4 <_dtoa_r+0x904>
 800719c:	9b03      	ldr	r3, [sp, #12]
 800719e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80071a2:	0d1b      	lsrs	r3, r3, #20
 80071a4:	051b      	lsls	r3, r3, #20
 80071a6:	b183      	cbz	r3, 80071ca <_dtoa_r+0x90a>
 80071a8:	9b05      	ldr	r3, [sp, #20]
 80071aa:	3301      	adds	r3, #1
 80071ac:	9305      	str	r3, [sp, #20]
 80071ae:	9b06      	ldr	r3, [sp, #24]
 80071b0:	3301      	adds	r3, #1
 80071b2:	9306      	str	r3, [sp, #24]
 80071b4:	f04f 0801 	mov.w	r8, #1
 80071b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	f47f af6f 	bne.w	800709e <_dtoa_r+0x7de>
 80071c0:	2001      	movs	r0, #1
 80071c2:	e774      	b.n	80070ae <_dtoa_r+0x7ee>
 80071c4:	f04f 0800 	mov.w	r8, #0
 80071c8:	e7f6      	b.n	80071b8 <_dtoa_r+0x8f8>
 80071ca:	4698      	mov	r8, r3
 80071cc:	e7f4      	b.n	80071b8 <_dtoa_r+0x8f8>
 80071ce:	d082      	beq.n	80070d6 <_dtoa_r+0x816>
 80071d0:	9a05      	ldr	r2, [sp, #20]
 80071d2:	331c      	adds	r3, #28
 80071d4:	441a      	add	r2, r3
 80071d6:	9205      	str	r2, [sp, #20]
 80071d8:	9a06      	ldr	r2, [sp, #24]
 80071da:	441a      	add	r2, r3
 80071dc:	441d      	add	r5, r3
 80071de:	9206      	str	r2, [sp, #24]
 80071e0:	e779      	b.n	80070d6 <_dtoa_r+0x816>
 80071e2:	4603      	mov	r3, r0
 80071e4:	e7f4      	b.n	80071d0 <_dtoa_r+0x910>
 80071e6:	9b04      	ldr	r3, [sp, #16]
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	dc37      	bgt.n	800725c <_dtoa_r+0x99c>
 80071ec:	9b07      	ldr	r3, [sp, #28]
 80071ee:	2b02      	cmp	r3, #2
 80071f0:	dd34      	ble.n	800725c <_dtoa_r+0x99c>
 80071f2:	9b04      	ldr	r3, [sp, #16]
 80071f4:	9301      	str	r3, [sp, #4]
 80071f6:	9b01      	ldr	r3, [sp, #4]
 80071f8:	b963      	cbnz	r3, 8007214 <_dtoa_r+0x954>
 80071fa:	4631      	mov	r1, r6
 80071fc:	2205      	movs	r2, #5
 80071fe:	4620      	mov	r0, r4
 8007200:	f000 fab2 	bl	8007768 <__multadd>
 8007204:	4601      	mov	r1, r0
 8007206:	4606      	mov	r6, r0
 8007208:	4650      	mov	r0, sl
 800720a:	f000 fd11 	bl	8007c30 <__mcmp>
 800720e:	2800      	cmp	r0, #0
 8007210:	f73f adbb 	bgt.w	8006d8a <_dtoa_r+0x4ca>
 8007214:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007216:	9d00      	ldr	r5, [sp, #0]
 8007218:	ea6f 0b03 	mvn.w	fp, r3
 800721c:	f04f 0800 	mov.w	r8, #0
 8007220:	4631      	mov	r1, r6
 8007222:	4620      	mov	r0, r4
 8007224:	f000 fa7e 	bl	8007724 <_Bfree>
 8007228:	2f00      	cmp	r7, #0
 800722a:	f43f aeab 	beq.w	8006f84 <_dtoa_r+0x6c4>
 800722e:	f1b8 0f00 	cmp.w	r8, #0
 8007232:	d005      	beq.n	8007240 <_dtoa_r+0x980>
 8007234:	45b8      	cmp	r8, r7
 8007236:	d003      	beq.n	8007240 <_dtoa_r+0x980>
 8007238:	4641      	mov	r1, r8
 800723a:	4620      	mov	r0, r4
 800723c:	f000 fa72 	bl	8007724 <_Bfree>
 8007240:	4639      	mov	r1, r7
 8007242:	4620      	mov	r0, r4
 8007244:	f000 fa6e 	bl	8007724 <_Bfree>
 8007248:	e69c      	b.n	8006f84 <_dtoa_r+0x6c4>
 800724a:	2600      	movs	r6, #0
 800724c:	4637      	mov	r7, r6
 800724e:	e7e1      	b.n	8007214 <_dtoa_r+0x954>
 8007250:	46bb      	mov	fp, r7
 8007252:	4637      	mov	r7, r6
 8007254:	e599      	b.n	8006d8a <_dtoa_r+0x4ca>
 8007256:	bf00      	nop
 8007258:	40240000 	.word	0x40240000
 800725c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800725e:	2b00      	cmp	r3, #0
 8007260:	f000 80c8 	beq.w	80073f4 <_dtoa_r+0xb34>
 8007264:	9b04      	ldr	r3, [sp, #16]
 8007266:	9301      	str	r3, [sp, #4]
 8007268:	2d00      	cmp	r5, #0
 800726a:	dd05      	ble.n	8007278 <_dtoa_r+0x9b8>
 800726c:	4639      	mov	r1, r7
 800726e:	462a      	mov	r2, r5
 8007270:	4620      	mov	r0, r4
 8007272:	f000 fc71 	bl	8007b58 <__lshift>
 8007276:	4607      	mov	r7, r0
 8007278:	f1b8 0f00 	cmp.w	r8, #0
 800727c:	d05b      	beq.n	8007336 <_dtoa_r+0xa76>
 800727e:	6879      	ldr	r1, [r7, #4]
 8007280:	4620      	mov	r0, r4
 8007282:	f000 fa0f 	bl	80076a4 <_Balloc>
 8007286:	4605      	mov	r5, r0
 8007288:	b928      	cbnz	r0, 8007296 <_dtoa_r+0x9d6>
 800728a:	4b83      	ldr	r3, [pc, #524]	; (8007498 <_dtoa_r+0xbd8>)
 800728c:	4602      	mov	r2, r0
 800728e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8007292:	f7ff bb2e 	b.w	80068f2 <_dtoa_r+0x32>
 8007296:	693a      	ldr	r2, [r7, #16]
 8007298:	3202      	adds	r2, #2
 800729a:	0092      	lsls	r2, r2, #2
 800729c:	f107 010c 	add.w	r1, r7, #12
 80072a0:	300c      	adds	r0, #12
 80072a2:	f7ff fa6e 	bl	8006782 <memcpy>
 80072a6:	2201      	movs	r2, #1
 80072a8:	4629      	mov	r1, r5
 80072aa:	4620      	mov	r0, r4
 80072ac:	f000 fc54 	bl	8007b58 <__lshift>
 80072b0:	9b00      	ldr	r3, [sp, #0]
 80072b2:	3301      	adds	r3, #1
 80072b4:	9304      	str	r3, [sp, #16]
 80072b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80072ba:	4413      	add	r3, r2
 80072bc:	9308      	str	r3, [sp, #32]
 80072be:	9b02      	ldr	r3, [sp, #8]
 80072c0:	f003 0301 	and.w	r3, r3, #1
 80072c4:	46b8      	mov	r8, r7
 80072c6:	9306      	str	r3, [sp, #24]
 80072c8:	4607      	mov	r7, r0
 80072ca:	9b04      	ldr	r3, [sp, #16]
 80072cc:	4631      	mov	r1, r6
 80072ce:	3b01      	subs	r3, #1
 80072d0:	4650      	mov	r0, sl
 80072d2:	9301      	str	r3, [sp, #4]
 80072d4:	f7ff fa6a 	bl	80067ac <quorem>
 80072d8:	4641      	mov	r1, r8
 80072da:	9002      	str	r0, [sp, #8]
 80072dc:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80072e0:	4650      	mov	r0, sl
 80072e2:	f000 fca5 	bl	8007c30 <__mcmp>
 80072e6:	463a      	mov	r2, r7
 80072e8:	9005      	str	r0, [sp, #20]
 80072ea:	4631      	mov	r1, r6
 80072ec:	4620      	mov	r0, r4
 80072ee:	f000 fcbb 	bl	8007c68 <__mdiff>
 80072f2:	68c2      	ldr	r2, [r0, #12]
 80072f4:	4605      	mov	r5, r0
 80072f6:	bb02      	cbnz	r2, 800733a <_dtoa_r+0xa7a>
 80072f8:	4601      	mov	r1, r0
 80072fa:	4650      	mov	r0, sl
 80072fc:	f000 fc98 	bl	8007c30 <__mcmp>
 8007300:	4602      	mov	r2, r0
 8007302:	4629      	mov	r1, r5
 8007304:	4620      	mov	r0, r4
 8007306:	9209      	str	r2, [sp, #36]	; 0x24
 8007308:	f000 fa0c 	bl	8007724 <_Bfree>
 800730c:	9b07      	ldr	r3, [sp, #28]
 800730e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007310:	9d04      	ldr	r5, [sp, #16]
 8007312:	ea43 0102 	orr.w	r1, r3, r2
 8007316:	9b06      	ldr	r3, [sp, #24]
 8007318:	4319      	orrs	r1, r3
 800731a:	d110      	bne.n	800733e <_dtoa_r+0xa7e>
 800731c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007320:	d029      	beq.n	8007376 <_dtoa_r+0xab6>
 8007322:	9b05      	ldr	r3, [sp, #20]
 8007324:	2b00      	cmp	r3, #0
 8007326:	dd02      	ble.n	800732e <_dtoa_r+0xa6e>
 8007328:	9b02      	ldr	r3, [sp, #8]
 800732a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800732e:	9b01      	ldr	r3, [sp, #4]
 8007330:	f883 9000 	strb.w	r9, [r3]
 8007334:	e774      	b.n	8007220 <_dtoa_r+0x960>
 8007336:	4638      	mov	r0, r7
 8007338:	e7ba      	b.n	80072b0 <_dtoa_r+0x9f0>
 800733a:	2201      	movs	r2, #1
 800733c:	e7e1      	b.n	8007302 <_dtoa_r+0xa42>
 800733e:	9b05      	ldr	r3, [sp, #20]
 8007340:	2b00      	cmp	r3, #0
 8007342:	db04      	blt.n	800734e <_dtoa_r+0xa8e>
 8007344:	9907      	ldr	r1, [sp, #28]
 8007346:	430b      	orrs	r3, r1
 8007348:	9906      	ldr	r1, [sp, #24]
 800734a:	430b      	orrs	r3, r1
 800734c:	d120      	bne.n	8007390 <_dtoa_r+0xad0>
 800734e:	2a00      	cmp	r2, #0
 8007350:	dded      	ble.n	800732e <_dtoa_r+0xa6e>
 8007352:	4651      	mov	r1, sl
 8007354:	2201      	movs	r2, #1
 8007356:	4620      	mov	r0, r4
 8007358:	f000 fbfe 	bl	8007b58 <__lshift>
 800735c:	4631      	mov	r1, r6
 800735e:	4682      	mov	sl, r0
 8007360:	f000 fc66 	bl	8007c30 <__mcmp>
 8007364:	2800      	cmp	r0, #0
 8007366:	dc03      	bgt.n	8007370 <_dtoa_r+0xab0>
 8007368:	d1e1      	bne.n	800732e <_dtoa_r+0xa6e>
 800736a:	f019 0f01 	tst.w	r9, #1
 800736e:	d0de      	beq.n	800732e <_dtoa_r+0xa6e>
 8007370:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007374:	d1d8      	bne.n	8007328 <_dtoa_r+0xa68>
 8007376:	9a01      	ldr	r2, [sp, #4]
 8007378:	2339      	movs	r3, #57	; 0x39
 800737a:	7013      	strb	r3, [r2, #0]
 800737c:	462b      	mov	r3, r5
 800737e:	461d      	mov	r5, r3
 8007380:	3b01      	subs	r3, #1
 8007382:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007386:	2a39      	cmp	r2, #57	; 0x39
 8007388:	d06c      	beq.n	8007464 <_dtoa_r+0xba4>
 800738a:	3201      	adds	r2, #1
 800738c:	701a      	strb	r2, [r3, #0]
 800738e:	e747      	b.n	8007220 <_dtoa_r+0x960>
 8007390:	2a00      	cmp	r2, #0
 8007392:	dd07      	ble.n	80073a4 <_dtoa_r+0xae4>
 8007394:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007398:	d0ed      	beq.n	8007376 <_dtoa_r+0xab6>
 800739a:	9a01      	ldr	r2, [sp, #4]
 800739c:	f109 0301 	add.w	r3, r9, #1
 80073a0:	7013      	strb	r3, [r2, #0]
 80073a2:	e73d      	b.n	8007220 <_dtoa_r+0x960>
 80073a4:	9b04      	ldr	r3, [sp, #16]
 80073a6:	9a08      	ldr	r2, [sp, #32]
 80073a8:	f803 9c01 	strb.w	r9, [r3, #-1]
 80073ac:	4293      	cmp	r3, r2
 80073ae:	d043      	beq.n	8007438 <_dtoa_r+0xb78>
 80073b0:	4651      	mov	r1, sl
 80073b2:	2300      	movs	r3, #0
 80073b4:	220a      	movs	r2, #10
 80073b6:	4620      	mov	r0, r4
 80073b8:	f000 f9d6 	bl	8007768 <__multadd>
 80073bc:	45b8      	cmp	r8, r7
 80073be:	4682      	mov	sl, r0
 80073c0:	f04f 0300 	mov.w	r3, #0
 80073c4:	f04f 020a 	mov.w	r2, #10
 80073c8:	4641      	mov	r1, r8
 80073ca:	4620      	mov	r0, r4
 80073cc:	d107      	bne.n	80073de <_dtoa_r+0xb1e>
 80073ce:	f000 f9cb 	bl	8007768 <__multadd>
 80073d2:	4680      	mov	r8, r0
 80073d4:	4607      	mov	r7, r0
 80073d6:	9b04      	ldr	r3, [sp, #16]
 80073d8:	3301      	adds	r3, #1
 80073da:	9304      	str	r3, [sp, #16]
 80073dc:	e775      	b.n	80072ca <_dtoa_r+0xa0a>
 80073de:	f000 f9c3 	bl	8007768 <__multadd>
 80073e2:	4639      	mov	r1, r7
 80073e4:	4680      	mov	r8, r0
 80073e6:	2300      	movs	r3, #0
 80073e8:	220a      	movs	r2, #10
 80073ea:	4620      	mov	r0, r4
 80073ec:	f000 f9bc 	bl	8007768 <__multadd>
 80073f0:	4607      	mov	r7, r0
 80073f2:	e7f0      	b.n	80073d6 <_dtoa_r+0xb16>
 80073f4:	9b04      	ldr	r3, [sp, #16]
 80073f6:	9301      	str	r3, [sp, #4]
 80073f8:	9d00      	ldr	r5, [sp, #0]
 80073fa:	4631      	mov	r1, r6
 80073fc:	4650      	mov	r0, sl
 80073fe:	f7ff f9d5 	bl	80067ac <quorem>
 8007402:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007406:	9b00      	ldr	r3, [sp, #0]
 8007408:	f805 9b01 	strb.w	r9, [r5], #1
 800740c:	1aea      	subs	r2, r5, r3
 800740e:	9b01      	ldr	r3, [sp, #4]
 8007410:	4293      	cmp	r3, r2
 8007412:	dd07      	ble.n	8007424 <_dtoa_r+0xb64>
 8007414:	4651      	mov	r1, sl
 8007416:	2300      	movs	r3, #0
 8007418:	220a      	movs	r2, #10
 800741a:	4620      	mov	r0, r4
 800741c:	f000 f9a4 	bl	8007768 <__multadd>
 8007420:	4682      	mov	sl, r0
 8007422:	e7ea      	b.n	80073fa <_dtoa_r+0xb3a>
 8007424:	9b01      	ldr	r3, [sp, #4]
 8007426:	2b00      	cmp	r3, #0
 8007428:	bfc8      	it	gt
 800742a:	461d      	movgt	r5, r3
 800742c:	9b00      	ldr	r3, [sp, #0]
 800742e:	bfd8      	it	le
 8007430:	2501      	movle	r5, #1
 8007432:	441d      	add	r5, r3
 8007434:	f04f 0800 	mov.w	r8, #0
 8007438:	4651      	mov	r1, sl
 800743a:	2201      	movs	r2, #1
 800743c:	4620      	mov	r0, r4
 800743e:	f000 fb8b 	bl	8007b58 <__lshift>
 8007442:	4631      	mov	r1, r6
 8007444:	4682      	mov	sl, r0
 8007446:	f000 fbf3 	bl	8007c30 <__mcmp>
 800744a:	2800      	cmp	r0, #0
 800744c:	dc96      	bgt.n	800737c <_dtoa_r+0xabc>
 800744e:	d102      	bne.n	8007456 <_dtoa_r+0xb96>
 8007450:	f019 0f01 	tst.w	r9, #1
 8007454:	d192      	bne.n	800737c <_dtoa_r+0xabc>
 8007456:	462b      	mov	r3, r5
 8007458:	461d      	mov	r5, r3
 800745a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800745e:	2a30      	cmp	r2, #48	; 0x30
 8007460:	d0fa      	beq.n	8007458 <_dtoa_r+0xb98>
 8007462:	e6dd      	b.n	8007220 <_dtoa_r+0x960>
 8007464:	9a00      	ldr	r2, [sp, #0]
 8007466:	429a      	cmp	r2, r3
 8007468:	d189      	bne.n	800737e <_dtoa_r+0xabe>
 800746a:	f10b 0b01 	add.w	fp, fp, #1
 800746e:	2331      	movs	r3, #49	; 0x31
 8007470:	e796      	b.n	80073a0 <_dtoa_r+0xae0>
 8007472:	4b0a      	ldr	r3, [pc, #40]	; (800749c <_dtoa_r+0xbdc>)
 8007474:	f7ff ba99 	b.w	80069aa <_dtoa_r+0xea>
 8007478:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800747a:	2b00      	cmp	r3, #0
 800747c:	f47f aa6d 	bne.w	800695a <_dtoa_r+0x9a>
 8007480:	4b07      	ldr	r3, [pc, #28]	; (80074a0 <_dtoa_r+0xbe0>)
 8007482:	f7ff ba92 	b.w	80069aa <_dtoa_r+0xea>
 8007486:	9b01      	ldr	r3, [sp, #4]
 8007488:	2b00      	cmp	r3, #0
 800748a:	dcb5      	bgt.n	80073f8 <_dtoa_r+0xb38>
 800748c:	9b07      	ldr	r3, [sp, #28]
 800748e:	2b02      	cmp	r3, #2
 8007490:	f73f aeb1 	bgt.w	80071f6 <_dtoa_r+0x936>
 8007494:	e7b0      	b.n	80073f8 <_dtoa_r+0xb38>
 8007496:	bf00      	nop
 8007498:	0800a1bd 	.word	0x0800a1bd
 800749c:	0800a118 	.word	0x0800a118
 80074a0:	0800a141 	.word	0x0800a141

080074a4 <_free_r>:
 80074a4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80074a6:	2900      	cmp	r1, #0
 80074a8:	d044      	beq.n	8007534 <_free_r+0x90>
 80074aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80074ae:	9001      	str	r0, [sp, #4]
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	f1a1 0404 	sub.w	r4, r1, #4
 80074b6:	bfb8      	it	lt
 80074b8:	18e4      	addlt	r4, r4, r3
 80074ba:	f000 f8e7 	bl	800768c <__malloc_lock>
 80074be:	4a1e      	ldr	r2, [pc, #120]	; (8007538 <_free_r+0x94>)
 80074c0:	9801      	ldr	r0, [sp, #4]
 80074c2:	6813      	ldr	r3, [r2, #0]
 80074c4:	b933      	cbnz	r3, 80074d4 <_free_r+0x30>
 80074c6:	6063      	str	r3, [r4, #4]
 80074c8:	6014      	str	r4, [r2, #0]
 80074ca:	b003      	add	sp, #12
 80074cc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80074d0:	f000 b8e2 	b.w	8007698 <__malloc_unlock>
 80074d4:	42a3      	cmp	r3, r4
 80074d6:	d908      	bls.n	80074ea <_free_r+0x46>
 80074d8:	6825      	ldr	r5, [r4, #0]
 80074da:	1961      	adds	r1, r4, r5
 80074dc:	428b      	cmp	r3, r1
 80074de:	bf01      	itttt	eq
 80074e0:	6819      	ldreq	r1, [r3, #0]
 80074e2:	685b      	ldreq	r3, [r3, #4]
 80074e4:	1949      	addeq	r1, r1, r5
 80074e6:	6021      	streq	r1, [r4, #0]
 80074e8:	e7ed      	b.n	80074c6 <_free_r+0x22>
 80074ea:	461a      	mov	r2, r3
 80074ec:	685b      	ldr	r3, [r3, #4]
 80074ee:	b10b      	cbz	r3, 80074f4 <_free_r+0x50>
 80074f0:	42a3      	cmp	r3, r4
 80074f2:	d9fa      	bls.n	80074ea <_free_r+0x46>
 80074f4:	6811      	ldr	r1, [r2, #0]
 80074f6:	1855      	adds	r5, r2, r1
 80074f8:	42a5      	cmp	r5, r4
 80074fa:	d10b      	bne.n	8007514 <_free_r+0x70>
 80074fc:	6824      	ldr	r4, [r4, #0]
 80074fe:	4421      	add	r1, r4
 8007500:	1854      	adds	r4, r2, r1
 8007502:	42a3      	cmp	r3, r4
 8007504:	6011      	str	r1, [r2, #0]
 8007506:	d1e0      	bne.n	80074ca <_free_r+0x26>
 8007508:	681c      	ldr	r4, [r3, #0]
 800750a:	685b      	ldr	r3, [r3, #4]
 800750c:	6053      	str	r3, [r2, #4]
 800750e:	440c      	add	r4, r1
 8007510:	6014      	str	r4, [r2, #0]
 8007512:	e7da      	b.n	80074ca <_free_r+0x26>
 8007514:	d902      	bls.n	800751c <_free_r+0x78>
 8007516:	230c      	movs	r3, #12
 8007518:	6003      	str	r3, [r0, #0]
 800751a:	e7d6      	b.n	80074ca <_free_r+0x26>
 800751c:	6825      	ldr	r5, [r4, #0]
 800751e:	1961      	adds	r1, r4, r5
 8007520:	428b      	cmp	r3, r1
 8007522:	bf04      	itt	eq
 8007524:	6819      	ldreq	r1, [r3, #0]
 8007526:	685b      	ldreq	r3, [r3, #4]
 8007528:	6063      	str	r3, [r4, #4]
 800752a:	bf04      	itt	eq
 800752c:	1949      	addeq	r1, r1, r5
 800752e:	6021      	streq	r1, [r4, #0]
 8007530:	6054      	str	r4, [r2, #4]
 8007532:	e7ca      	b.n	80074ca <_free_r+0x26>
 8007534:	b003      	add	sp, #12
 8007536:	bd30      	pop	{r4, r5, pc}
 8007538:	200008a4 	.word	0x200008a4

0800753c <malloc>:
 800753c:	4b02      	ldr	r3, [pc, #8]	; (8007548 <malloc+0xc>)
 800753e:	4601      	mov	r1, r0
 8007540:	6818      	ldr	r0, [r3, #0]
 8007542:	f000 b823 	b.w	800758c <_malloc_r>
 8007546:	bf00      	nop
 8007548:	20000064 	.word	0x20000064

0800754c <sbrk_aligned>:
 800754c:	b570      	push	{r4, r5, r6, lr}
 800754e:	4e0e      	ldr	r6, [pc, #56]	; (8007588 <sbrk_aligned+0x3c>)
 8007550:	460c      	mov	r4, r1
 8007552:	6831      	ldr	r1, [r6, #0]
 8007554:	4605      	mov	r5, r0
 8007556:	b911      	cbnz	r1, 800755e <sbrk_aligned+0x12>
 8007558:	f001 fe1a 	bl	8009190 <_sbrk_r>
 800755c:	6030      	str	r0, [r6, #0]
 800755e:	4621      	mov	r1, r4
 8007560:	4628      	mov	r0, r5
 8007562:	f001 fe15 	bl	8009190 <_sbrk_r>
 8007566:	1c43      	adds	r3, r0, #1
 8007568:	d00a      	beq.n	8007580 <sbrk_aligned+0x34>
 800756a:	1cc4      	adds	r4, r0, #3
 800756c:	f024 0403 	bic.w	r4, r4, #3
 8007570:	42a0      	cmp	r0, r4
 8007572:	d007      	beq.n	8007584 <sbrk_aligned+0x38>
 8007574:	1a21      	subs	r1, r4, r0
 8007576:	4628      	mov	r0, r5
 8007578:	f001 fe0a 	bl	8009190 <_sbrk_r>
 800757c:	3001      	adds	r0, #1
 800757e:	d101      	bne.n	8007584 <sbrk_aligned+0x38>
 8007580:	f04f 34ff 	mov.w	r4, #4294967295
 8007584:	4620      	mov	r0, r4
 8007586:	bd70      	pop	{r4, r5, r6, pc}
 8007588:	200008a8 	.word	0x200008a8

0800758c <_malloc_r>:
 800758c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007590:	1ccd      	adds	r5, r1, #3
 8007592:	f025 0503 	bic.w	r5, r5, #3
 8007596:	3508      	adds	r5, #8
 8007598:	2d0c      	cmp	r5, #12
 800759a:	bf38      	it	cc
 800759c:	250c      	movcc	r5, #12
 800759e:	2d00      	cmp	r5, #0
 80075a0:	4607      	mov	r7, r0
 80075a2:	db01      	blt.n	80075a8 <_malloc_r+0x1c>
 80075a4:	42a9      	cmp	r1, r5
 80075a6:	d905      	bls.n	80075b4 <_malloc_r+0x28>
 80075a8:	230c      	movs	r3, #12
 80075aa:	603b      	str	r3, [r7, #0]
 80075ac:	2600      	movs	r6, #0
 80075ae:	4630      	mov	r0, r6
 80075b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80075b4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007688 <_malloc_r+0xfc>
 80075b8:	f000 f868 	bl	800768c <__malloc_lock>
 80075bc:	f8d8 3000 	ldr.w	r3, [r8]
 80075c0:	461c      	mov	r4, r3
 80075c2:	bb5c      	cbnz	r4, 800761c <_malloc_r+0x90>
 80075c4:	4629      	mov	r1, r5
 80075c6:	4638      	mov	r0, r7
 80075c8:	f7ff ffc0 	bl	800754c <sbrk_aligned>
 80075cc:	1c43      	adds	r3, r0, #1
 80075ce:	4604      	mov	r4, r0
 80075d0:	d155      	bne.n	800767e <_malloc_r+0xf2>
 80075d2:	f8d8 4000 	ldr.w	r4, [r8]
 80075d6:	4626      	mov	r6, r4
 80075d8:	2e00      	cmp	r6, #0
 80075da:	d145      	bne.n	8007668 <_malloc_r+0xdc>
 80075dc:	2c00      	cmp	r4, #0
 80075de:	d048      	beq.n	8007672 <_malloc_r+0xe6>
 80075e0:	6823      	ldr	r3, [r4, #0]
 80075e2:	4631      	mov	r1, r6
 80075e4:	4638      	mov	r0, r7
 80075e6:	eb04 0903 	add.w	r9, r4, r3
 80075ea:	f001 fdd1 	bl	8009190 <_sbrk_r>
 80075ee:	4581      	cmp	r9, r0
 80075f0:	d13f      	bne.n	8007672 <_malloc_r+0xe6>
 80075f2:	6821      	ldr	r1, [r4, #0]
 80075f4:	1a6d      	subs	r5, r5, r1
 80075f6:	4629      	mov	r1, r5
 80075f8:	4638      	mov	r0, r7
 80075fa:	f7ff ffa7 	bl	800754c <sbrk_aligned>
 80075fe:	3001      	adds	r0, #1
 8007600:	d037      	beq.n	8007672 <_malloc_r+0xe6>
 8007602:	6823      	ldr	r3, [r4, #0]
 8007604:	442b      	add	r3, r5
 8007606:	6023      	str	r3, [r4, #0]
 8007608:	f8d8 3000 	ldr.w	r3, [r8]
 800760c:	2b00      	cmp	r3, #0
 800760e:	d038      	beq.n	8007682 <_malloc_r+0xf6>
 8007610:	685a      	ldr	r2, [r3, #4]
 8007612:	42a2      	cmp	r2, r4
 8007614:	d12b      	bne.n	800766e <_malloc_r+0xe2>
 8007616:	2200      	movs	r2, #0
 8007618:	605a      	str	r2, [r3, #4]
 800761a:	e00f      	b.n	800763c <_malloc_r+0xb0>
 800761c:	6822      	ldr	r2, [r4, #0]
 800761e:	1b52      	subs	r2, r2, r5
 8007620:	d41f      	bmi.n	8007662 <_malloc_r+0xd6>
 8007622:	2a0b      	cmp	r2, #11
 8007624:	d917      	bls.n	8007656 <_malloc_r+0xca>
 8007626:	1961      	adds	r1, r4, r5
 8007628:	42a3      	cmp	r3, r4
 800762a:	6025      	str	r5, [r4, #0]
 800762c:	bf18      	it	ne
 800762e:	6059      	strne	r1, [r3, #4]
 8007630:	6863      	ldr	r3, [r4, #4]
 8007632:	bf08      	it	eq
 8007634:	f8c8 1000 	streq.w	r1, [r8]
 8007638:	5162      	str	r2, [r4, r5]
 800763a:	604b      	str	r3, [r1, #4]
 800763c:	4638      	mov	r0, r7
 800763e:	f104 060b 	add.w	r6, r4, #11
 8007642:	f000 f829 	bl	8007698 <__malloc_unlock>
 8007646:	f026 0607 	bic.w	r6, r6, #7
 800764a:	1d23      	adds	r3, r4, #4
 800764c:	1af2      	subs	r2, r6, r3
 800764e:	d0ae      	beq.n	80075ae <_malloc_r+0x22>
 8007650:	1b9b      	subs	r3, r3, r6
 8007652:	50a3      	str	r3, [r4, r2]
 8007654:	e7ab      	b.n	80075ae <_malloc_r+0x22>
 8007656:	42a3      	cmp	r3, r4
 8007658:	6862      	ldr	r2, [r4, #4]
 800765a:	d1dd      	bne.n	8007618 <_malloc_r+0x8c>
 800765c:	f8c8 2000 	str.w	r2, [r8]
 8007660:	e7ec      	b.n	800763c <_malloc_r+0xb0>
 8007662:	4623      	mov	r3, r4
 8007664:	6864      	ldr	r4, [r4, #4]
 8007666:	e7ac      	b.n	80075c2 <_malloc_r+0x36>
 8007668:	4634      	mov	r4, r6
 800766a:	6876      	ldr	r6, [r6, #4]
 800766c:	e7b4      	b.n	80075d8 <_malloc_r+0x4c>
 800766e:	4613      	mov	r3, r2
 8007670:	e7cc      	b.n	800760c <_malloc_r+0x80>
 8007672:	230c      	movs	r3, #12
 8007674:	603b      	str	r3, [r7, #0]
 8007676:	4638      	mov	r0, r7
 8007678:	f000 f80e 	bl	8007698 <__malloc_unlock>
 800767c:	e797      	b.n	80075ae <_malloc_r+0x22>
 800767e:	6025      	str	r5, [r4, #0]
 8007680:	e7dc      	b.n	800763c <_malloc_r+0xb0>
 8007682:	605b      	str	r3, [r3, #4]
 8007684:	deff      	udf	#255	; 0xff
 8007686:	bf00      	nop
 8007688:	200008a4 	.word	0x200008a4

0800768c <__malloc_lock>:
 800768c:	4801      	ldr	r0, [pc, #4]	; (8007694 <__malloc_lock+0x8>)
 800768e:	f7ff b876 	b.w	800677e <__retarget_lock_acquire_recursive>
 8007692:	bf00      	nop
 8007694:	200008a0 	.word	0x200008a0

08007698 <__malloc_unlock>:
 8007698:	4801      	ldr	r0, [pc, #4]	; (80076a0 <__malloc_unlock+0x8>)
 800769a:	f7ff b871 	b.w	8006780 <__retarget_lock_release_recursive>
 800769e:	bf00      	nop
 80076a0:	200008a0 	.word	0x200008a0

080076a4 <_Balloc>:
 80076a4:	b570      	push	{r4, r5, r6, lr}
 80076a6:	69c6      	ldr	r6, [r0, #28]
 80076a8:	4604      	mov	r4, r0
 80076aa:	460d      	mov	r5, r1
 80076ac:	b976      	cbnz	r6, 80076cc <_Balloc+0x28>
 80076ae:	2010      	movs	r0, #16
 80076b0:	f7ff ff44 	bl	800753c <malloc>
 80076b4:	4602      	mov	r2, r0
 80076b6:	61e0      	str	r0, [r4, #28]
 80076b8:	b920      	cbnz	r0, 80076c4 <_Balloc+0x20>
 80076ba:	4b18      	ldr	r3, [pc, #96]	; (800771c <_Balloc+0x78>)
 80076bc:	4818      	ldr	r0, [pc, #96]	; (8007720 <_Balloc+0x7c>)
 80076be:	216b      	movs	r1, #107	; 0x6b
 80076c0:	f001 fd7e 	bl	80091c0 <__assert_func>
 80076c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80076c8:	6006      	str	r6, [r0, #0]
 80076ca:	60c6      	str	r6, [r0, #12]
 80076cc:	69e6      	ldr	r6, [r4, #28]
 80076ce:	68f3      	ldr	r3, [r6, #12]
 80076d0:	b183      	cbz	r3, 80076f4 <_Balloc+0x50>
 80076d2:	69e3      	ldr	r3, [r4, #28]
 80076d4:	68db      	ldr	r3, [r3, #12]
 80076d6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80076da:	b9b8      	cbnz	r0, 800770c <_Balloc+0x68>
 80076dc:	2101      	movs	r1, #1
 80076de:	fa01 f605 	lsl.w	r6, r1, r5
 80076e2:	1d72      	adds	r2, r6, #5
 80076e4:	0092      	lsls	r2, r2, #2
 80076e6:	4620      	mov	r0, r4
 80076e8:	f001 fd88 	bl	80091fc <_calloc_r>
 80076ec:	b160      	cbz	r0, 8007708 <_Balloc+0x64>
 80076ee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80076f2:	e00e      	b.n	8007712 <_Balloc+0x6e>
 80076f4:	2221      	movs	r2, #33	; 0x21
 80076f6:	2104      	movs	r1, #4
 80076f8:	4620      	mov	r0, r4
 80076fa:	f001 fd7f 	bl	80091fc <_calloc_r>
 80076fe:	69e3      	ldr	r3, [r4, #28]
 8007700:	60f0      	str	r0, [r6, #12]
 8007702:	68db      	ldr	r3, [r3, #12]
 8007704:	2b00      	cmp	r3, #0
 8007706:	d1e4      	bne.n	80076d2 <_Balloc+0x2e>
 8007708:	2000      	movs	r0, #0
 800770a:	bd70      	pop	{r4, r5, r6, pc}
 800770c:	6802      	ldr	r2, [r0, #0]
 800770e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007712:	2300      	movs	r3, #0
 8007714:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007718:	e7f7      	b.n	800770a <_Balloc+0x66>
 800771a:	bf00      	nop
 800771c:	0800a14e 	.word	0x0800a14e
 8007720:	0800a1ce 	.word	0x0800a1ce

08007724 <_Bfree>:
 8007724:	b570      	push	{r4, r5, r6, lr}
 8007726:	69c6      	ldr	r6, [r0, #28]
 8007728:	4605      	mov	r5, r0
 800772a:	460c      	mov	r4, r1
 800772c:	b976      	cbnz	r6, 800774c <_Bfree+0x28>
 800772e:	2010      	movs	r0, #16
 8007730:	f7ff ff04 	bl	800753c <malloc>
 8007734:	4602      	mov	r2, r0
 8007736:	61e8      	str	r0, [r5, #28]
 8007738:	b920      	cbnz	r0, 8007744 <_Bfree+0x20>
 800773a:	4b09      	ldr	r3, [pc, #36]	; (8007760 <_Bfree+0x3c>)
 800773c:	4809      	ldr	r0, [pc, #36]	; (8007764 <_Bfree+0x40>)
 800773e:	218f      	movs	r1, #143	; 0x8f
 8007740:	f001 fd3e 	bl	80091c0 <__assert_func>
 8007744:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007748:	6006      	str	r6, [r0, #0]
 800774a:	60c6      	str	r6, [r0, #12]
 800774c:	b13c      	cbz	r4, 800775e <_Bfree+0x3a>
 800774e:	69eb      	ldr	r3, [r5, #28]
 8007750:	6862      	ldr	r2, [r4, #4]
 8007752:	68db      	ldr	r3, [r3, #12]
 8007754:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007758:	6021      	str	r1, [r4, #0]
 800775a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800775e:	bd70      	pop	{r4, r5, r6, pc}
 8007760:	0800a14e 	.word	0x0800a14e
 8007764:	0800a1ce 	.word	0x0800a1ce

08007768 <__multadd>:
 8007768:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800776c:	690d      	ldr	r5, [r1, #16]
 800776e:	4607      	mov	r7, r0
 8007770:	460c      	mov	r4, r1
 8007772:	461e      	mov	r6, r3
 8007774:	f101 0c14 	add.w	ip, r1, #20
 8007778:	2000      	movs	r0, #0
 800777a:	f8dc 3000 	ldr.w	r3, [ip]
 800777e:	b299      	uxth	r1, r3
 8007780:	fb02 6101 	mla	r1, r2, r1, r6
 8007784:	0c1e      	lsrs	r6, r3, #16
 8007786:	0c0b      	lsrs	r3, r1, #16
 8007788:	fb02 3306 	mla	r3, r2, r6, r3
 800778c:	b289      	uxth	r1, r1
 800778e:	3001      	adds	r0, #1
 8007790:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007794:	4285      	cmp	r5, r0
 8007796:	f84c 1b04 	str.w	r1, [ip], #4
 800779a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800779e:	dcec      	bgt.n	800777a <__multadd+0x12>
 80077a0:	b30e      	cbz	r6, 80077e6 <__multadd+0x7e>
 80077a2:	68a3      	ldr	r3, [r4, #8]
 80077a4:	42ab      	cmp	r3, r5
 80077a6:	dc19      	bgt.n	80077dc <__multadd+0x74>
 80077a8:	6861      	ldr	r1, [r4, #4]
 80077aa:	4638      	mov	r0, r7
 80077ac:	3101      	adds	r1, #1
 80077ae:	f7ff ff79 	bl	80076a4 <_Balloc>
 80077b2:	4680      	mov	r8, r0
 80077b4:	b928      	cbnz	r0, 80077c2 <__multadd+0x5a>
 80077b6:	4602      	mov	r2, r0
 80077b8:	4b0c      	ldr	r3, [pc, #48]	; (80077ec <__multadd+0x84>)
 80077ba:	480d      	ldr	r0, [pc, #52]	; (80077f0 <__multadd+0x88>)
 80077bc:	21ba      	movs	r1, #186	; 0xba
 80077be:	f001 fcff 	bl	80091c0 <__assert_func>
 80077c2:	6922      	ldr	r2, [r4, #16]
 80077c4:	3202      	adds	r2, #2
 80077c6:	f104 010c 	add.w	r1, r4, #12
 80077ca:	0092      	lsls	r2, r2, #2
 80077cc:	300c      	adds	r0, #12
 80077ce:	f7fe ffd8 	bl	8006782 <memcpy>
 80077d2:	4621      	mov	r1, r4
 80077d4:	4638      	mov	r0, r7
 80077d6:	f7ff ffa5 	bl	8007724 <_Bfree>
 80077da:	4644      	mov	r4, r8
 80077dc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80077e0:	3501      	adds	r5, #1
 80077e2:	615e      	str	r6, [r3, #20]
 80077e4:	6125      	str	r5, [r4, #16]
 80077e6:	4620      	mov	r0, r4
 80077e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80077ec:	0800a1bd 	.word	0x0800a1bd
 80077f0:	0800a1ce 	.word	0x0800a1ce

080077f4 <__s2b>:
 80077f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80077f8:	460c      	mov	r4, r1
 80077fa:	4615      	mov	r5, r2
 80077fc:	461f      	mov	r7, r3
 80077fe:	2209      	movs	r2, #9
 8007800:	3308      	adds	r3, #8
 8007802:	4606      	mov	r6, r0
 8007804:	fb93 f3f2 	sdiv	r3, r3, r2
 8007808:	2100      	movs	r1, #0
 800780a:	2201      	movs	r2, #1
 800780c:	429a      	cmp	r2, r3
 800780e:	db09      	blt.n	8007824 <__s2b+0x30>
 8007810:	4630      	mov	r0, r6
 8007812:	f7ff ff47 	bl	80076a4 <_Balloc>
 8007816:	b940      	cbnz	r0, 800782a <__s2b+0x36>
 8007818:	4602      	mov	r2, r0
 800781a:	4b19      	ldr	r3, [pc, #100]	; (8007880 <__s2b+0x8c>)
 800781c:	4819      	ldr	r0, [pc, #100]	; (8007884 <__s2b+0x90>)
 800781e:	21d3      	movs	r1, #211	; 0xd3
 8007820:	f001 fcce 	bl	80091c0 <__assert_func>
 8007824:	0052      	lsls	r2, r2, #1
 8007826:	3101      	adds	r1, #1
 8007828:	e7f0      	b.n	800780c <__s2b+0x18>
 800782a:	9b08      	ldr	r3, [sp, #32]
 800782c:	6143      	str	r3, [r0, #20]
 800782e:	2d09      	cmp	r5, #9
 8007830:	f04f 0301 	mov.w	r3, #1
 8007834:	6103      	str	r3, [r0, #16]
 8007836:	dd16      	ble.n	8007866 <__s2b+0x72>
 8007838:	f104 0909 	add.w	r9, r4, #9
 800783c:	46c8      	mov	r8, r9
 800783e:	442c      	add	r4, r5
 8007840:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007844:	4601      	mov	r1, r0
 8007846:	3b30      	subs	r3, #48	; 0x30
 8007848:	220a      	movs	r2, #10
 800784a:	4630      	mov	r0, r6
 800784c:	f7ff ff8c 	bl	8007768 <__multadd>
 8007850:	45a0      	cmp	r8, r4
 8007852:	d1f5      	bne.n	8007840 <__s2b+0x4c>
 8007854:	f1a5 0408 	sub.w	r4, r5, #8
 8007858:	444c      	add	r4, r9
 800785a:	1b2d      	subs	r5, r5, r4
 800785c:	1963      	adds	r3, r4, r5
 800785e:	42bb      	cmp	r3, r7
 8007860:	db04      	blt.n	800786c <__s2b+0x78>
 8007862:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007866:	340a      	adds	r4, #10
 8007868:	2509      	movs	r5, #9
 800786a:	e7f6      	b.n	800785a <__s2b+0x66>
 800786c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007870:	4601      	mov	r1, r0
 8007872:	3b30      	subs	r3, #48	; 0x30
 8007874:	220a      	movs	r2, #10
 8007876:	4630      	mov	r0, r6
 8007878:	f7ff ff76 	bl	8007768 <__multadd>
 800787c:	e7ee      	b.n	800785c <__s2b+0x68>
 800787e:	bf00      	nop
 8007880:	0800a1bd 	.word	0x0800a1bd
 8007884:	0800a1ce 	.word	0x0800a1ce

08007888 <__hi0bits>:
 8007888:	0c03      	lsrs	r3, r0, #16
 800788a:	041b      	lsls	r3, r3, #16
 800788c:	b9d3      	cbnz	r3, 80078c4 <__hi0bits+0x3c>
 800788e:	0400      	lsls	r0, r0, #16
 8007890:	2310      	movs	r3, #16
 8007892:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007896:	bf04      	itt	eq
 8007898:	0200      	lsleq	r0, r0, #8
 800789a:	3308      	addeq	r3, #8
 800789c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80078a0:	bf04      	itt	eq
 80078a2:	0100      	lsleq	r0, r0, #4
 80078a4:	3304      	addeq	r3, #4
 80078a6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80078aa:	bf04      	itt	eq
 80078ac:	0080      	lsleq	r0, r0, #2
 80078ae:	3302      	addeq	r3, #2
 80078b0:	2800      	cmp	r0, #0
 80078b2:	db05      	blt.n	80078c0 <__hi0bits+0x38>
 80078b4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80078b8:	f103 0301 	add.w	r3, r3, #1
 80078bc:	bf08      	it	eq
 80078be:	2320      	moveq	r3, #32
 80078c0:	4618      	mov	r0, r3
 80078c2:	4770      	bx	lr
 80078c4:	2300      	movs	r3, #0
 80078c6:	e7e4      	b.n	8007892 <__hi0bits+0xa>

080078c8 <__lo0bits>:
 80078c8:	6803      	ldr	r3, [r0, #0]
 80078ca:	f013 0207 	ands.w	r2, r3, #7
 80078ce:	d00c      	beq.n	80078ea <__lo0bits+0x22>
 80078d0:	07d9      	lsls	r1, r3, #31
 80078d2:	d422      	bmi.n	800791a <__lo0bits+0x52>
 80078d4:	079a      	lsls	r2, r3, #30
 80078d6:	bf49      	itett	mi
 80078d8:	085b      	lsrmi	r3, r3, #1
 80078da:	089b      	lsrpl	r3, r3, #2
 80078dc:	6003      	strmi	r3, [r0, #0]
 80078de:	2201      	movmi	r2, #1
 80078e0:	bf5c      	itt	pl
 80078e2:	6003      	strpl	r3, [r0, #0]
 80078e4:	2202      	movpl	r2, #2
 80078e6:	4610      	mov	r0, r2
 80078e8:	4770      	bx	lr
 80078ea:	b299      	uxth	r1, r3
 80078ec:	b909      	cbnz	r1, 80078f2 <__lo0bits+0x2a>
 80078ee:	0c1b      	lsrs	r3, r3, #16
 80078f0:	2210      	movs	r2, #16
 80078f2:	b2d9      	uxtb	r1, r3
 80078f4:	b909      	cbnz	r1, 80078fa <__lo0bits+0x32>
 80078f6:	3208      	adds	r2, #8
 80078f8:	0a1b      	lsrs	r3, r3, #8
 80078fa:	0719      	lsls	r1, r3, #28
 80078fc:	bf04      	itt	eq
 80078fe:	091b      	lsreq	r3, r3, #4
 8007900:	3204      	addeq	r2, #4
 8007902:	0799      	lsls	r1, r3, #30
 8007904:	bf04      	itt	eq
 8007906:	089b      	lsreq	r3, r3, #2
 8007908:	3202      	addeq	r2, #2
 800790a:	07d9      	lsls	r1, r3, #31
 800790c:	d403      	bmi.n	8007916 <__lo0bits+0x4e>
 800790e:	085b      	lsrs	r3, r3, #1
 8007910:	f102 0201 	add.w	r2, r2, #1
 8007914:	d003      	beq.n	800791e <__lo0bits+0x56>
 8007916:	6003      	str	r3, [r0, #0]
 8007918:	e7e5      	b.n	80078e6 <__lo0bits+0x1e>
 800791a:	2200      	movs	r2, #0
 800791c:	e7e3      	b.n	80078e6 <__lo0bits+0x1e>
 800791e:	2220      	movs	r2, #32
 8007920:	e7e1      	b.n	80078e6 <__lo0bits+0x1e>
	...

08007924 <__i2b>:
 8007924:	b510      	push	{r4, lr}
 8007926:	460c      	mov	r4, r1
 8007928:	2101      	movs	r1, #1
 800792a:	f7ff febb 	bl	80076a4 <_Balloc>
 800792e:	4602      	mov	r2, r0
 8007930:	b928      	cbnz	r0, 800793e <__i2b+0x1a>
 8007932:	4b05      	ldr	r3, [pc, #20]	; (8007948 <__i2b+0x24>)
 8007934:	4805      	ldr	r0, [pc, #20]	; (800794c <__i2b+0x28>)
 8007936:	f240 1145 	movw	r1, #325	; 0x145
 800793a:	f001 fc41 	bl	80091c0 <__assert_func>
 800793e:	2301      	movs	r3, #1
 8007940:	6144      	str	r4, [r0, #20]
 8007942:	6103      	str	r3, [r0, #16]
 8007944:	bd10      	pop	{r4, pc}
 8007946:	bf00      	nop
 8007948:	0800a1bd 	.word	0x0800a1bd
 800794c:	0800a1ce 	.word	0x0800a1ce

08007950 <__multiply>:
 8007950:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007954:	4691      	mov	r9, r2
 8007956:	690a      	ldr	r2, [r1, #16]
 8007958:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800795c:	429a      	cmp	r2, r3
 800795e:	bfb8      	it	lt
 8007960:	460b      	movlt	r3, r1
 8007962:	460c      	mov	r4, r1
 8007964:	bfbc      	itt	lt
 8007966:	464c      	movlt	r4, r9
 8007968:	4699      	movlt	r9, r3
 800796a:	6927      	ldr	r7, [r4, #16]
 800796c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007970:	68a3      	ldr	r3, [r4, #8]
 8007972:	6861      	ldr	r1, [r4, #4]
 8007974:	eb07 060a 	add.w	r6, r7, sl
 8007978:	42b3      	cmp	r3, r6
 800797a:	b085      	sub	sp, #20
 800797c:	bfb8      	it	lt
 800797e:	3101      	addlt	r1, #1
 8007980:	f7ff fe90 	bl	80076a4 <_Balloc>
 8007984:	b930      	cbnz	r0, 8007994 <__multiply+0x44>
 8007986:	4602      	mov	r2, r0
 8007988:	4b44      	ldr	r3, [pc, #272]	; (8007a9c <__multiply+0x14c>)
 800798a:	4845      	ldr	r0, [pc, #276]	; (8007aa0 <__multiply+0x150>)
 800798c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8007990:	f001 fc16 	bl	80091c0 <__assert_func>
 8007994:	f100 0514 	add.w	r5, r0, #20
 8007998:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800799c:	462b      	mov	r3, r5
 800799e:	2200      	movs	r2, #0
 80079a0:	4543      	cmp	r3, r8
 80079a2:	d321      	bcc.n	80079e8 <__multiply+0x98>
 80079a4:	f104 0314 	add.w	r3, r4, #20
 80079a8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80079ac:	f109 0314 	add.w	r3, r9, #20
 80079b0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80079b4:	9202      	str	r2, [sp, #8]
 80079b6:	1b3a      	subs	r2, r7, r4
 80079b8:	3a15      	subs	r2, #21
 80079ba:	f022 0203 	bic.w	r2, r2, #3
 80079be:	3204      	adds	r2, #4
 80079c0:	f104 0115 	add.w	r1, r4, #21
 80079c4:	428f      	cmp	r7, r1
 80079c6:	bf38      	it	cc
 80079c8:	2204      	movcc	r2, #4
 80079ca:	9201      	str	r2, [sp, #4]
 80079cc:	9a02      	ldr	r2, [sp, #8]
 80079ce:	9303      	str	r3, [sp, #12]
 80079d0:	429a      	cmp	r2, r3
 80079d2:	d80c      	bhi.n	80079ee <__multiply+0x9e>
 80079d4:	2e00      	cmp	r6, #0
 80079d6:	dd03      	ble.n	80079e0 <__multiply+0x90>
 80079d8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d05b      	beq.n	8007a98 <__multiply+0x148>
 80079e0:	6106      	str	r6, [r0, #16]
 80079e2:	b005      	add	sp, #20
 80079e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079e8:	f843 2b04 	str.w	r2, [r3], #4
 80079ec:	e7d8      	b.n	80079a0 <__multiply+0x50>
 80079ee:	f8b3 a000 	ldrh.w	sl, [r3]
 80079f2:	f1ba 0f00 	cmp.w	sl, #0
 80079f6:	d024      	beq.n	8007a42 <__multiply+0xf2>
 80079f8:	f104 0e14 	add.w	lr, r4, #20
 80079fc:	46a9      	mov	r9, r5
 80079fe:	f04f 0c00 	mov.w	ip, #0
 8007a02:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007a06:	f8d9 1000 	ldr.w	r1, [r9]
 8007a0a:	fa1f fb82 	uxth.w	fp, r2
 8007a0e:	b289      	uxth	r1, r1
 8007a10:	fb0a 110b 	mla	r1, sl, fp, r1
 8007a14:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007a18:	f8d9 2000 	ldr.w	r2, [r9]
 8007a1c:	4461      	add	r1, ip
 8007a1e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007a22:	fb0a c20b 	mla	r2, sl, fp, ip
 8007a26:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007a2a:	b289      	uxth	r1, r1
 8007a2c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007a30:	4577      	cmp	r7, lr
 8007a32:	f849 1b04 	str.w	r1, [r9], #4
 8007a36:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007a3a:	d8e2      	bhi.n	8007a02 <__multiply+0xb2>
 8007a3c:	9a01      	ldr	r2, [sp, #4]
 8007a3e:	f845 c002 	str.w	ip, [r5, r2]
 8007a42:	9a03      	ldr	r2, [sp, #12]
 8007a44:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007a48:	3304      	adds	r3, #4
 8007a4a:	f1b9 0f00 	cmp.w	r9, #0
 8007a4e:	d021      	beq.n	8007a94 <__multiply+0x144>
 8007a50:	6829      	ldr	r1, [r5, #0]
 8007a52:	f104 0c14 	add.w	ip, r4, #20
 8007a56:	46ae      	mov	lr, r5
 8007a58:	f04f 0a00 	mov.w	sl, #0
 8007a5c:	f8bc b000 	ldrh.w	fp, [ip]
 8007a60:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007a64:	fb09 220b 	mla	r2, r9, fp, r2
 8007a68:	4452      	add	r2, sl
 8007a6a:	b289      	uxth	r1, r1
 8007a6c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007a70:	f84e 1b04 	str.w	r1, [lr], #4
 8007a74:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007a78:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007a7c:	f8be 1000 	ldrh.w	r1, [lr]
 8007a80:	fb09 110a 	mla	r1, r9, sl, r1
 8007a84:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8007a88:	4567      	cmp	r7, ip
 8007a8a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007a8e:	d8e5      	bhi.n	8007a5c <__multiply+0x10c>
 8007a90:	9a01      	ldr	r2, [sp, #4]
 8007a92:	50a9      	str	r1, [r5, r2]
 8007a94:	3504      	adds	r5, #4
 8007a96:	e799      	b.n	80079cc <__multiply+0x7c>
 8007a98:	3e01      	subs	r6, #1
 8007a9a:	e79b      	b.n	80079d4 <__multiply+0x84>
 8007a9c:	0800a1bd 	.word	0x0800a1bd
 8007aa0:	0800a1ce 	.word	0x0800a1ce

08007aa4 <__pow5mult>:
 8007aa4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007aa8:	4615      	mov	r5, r2
 8007aaa:	f012 0203 	ands.w	r2, r2, #3
 8007aae:	4606      	mov	r6, r0
 8007ab0:	460f      	mov	r7, r1
 8007ab2:	d007      	beq.n	8007ac4 <__pow5mult+0x20>
 8007ab4:	4c25      	ldr	r4, [pc, #148]	; (8007b4c <__pow5mult+0xa8>)
 8007ab6:	3a01      	subs	r2, #1
 8007ab8:	2300      	movs	r3, #0
 8007aba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007abe:	f7ff fe53 	bl	8007768 <__multadd>
 8007ac2:	4607      	mov	r7, r0
 8007ac4:	10ad      	asrs	r5, r5, #2
 8007ac6:	d03d      	beq.n	8007b44 <__pow5mult+0xa0>
 8007ac8:	69f4      	ldr	r4, [r6, #28]
 8007aca:	b97c      	cbnz	r4, 8007aec <__pow5mult+0x48>
 8007acc:	2010      	movs	r0, #16
 8007ace:	f7ff fd35 	bl	800753c <malloc>
 8007ad2:	4602      	mov	r2, r0
 8007ad4:	61f0      	str	r0, [r6, #28]
 8007ad6:	b928      	cbnz	r0, 8007ae4 <__pow5mult+0x40>
 8007ad8:	4b1d      	ldr	r3, [pc, #116]	; (8007b50 <__pow5mult+0xac>)
 8007ada:	481e      	ldr	r0, [pc, #120]	; (8007b54 <__pow5mult+0xb0>)
 8007adc:	f240 11b3 	movw	r1, #435	; 0x1b3
 8007ae0:	f001 fb6e 	bl	80091c0 <__assert_func>
 8007ae4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007ae8:	6004      	str	r4, [r0, #0]
 8007aea:	60c4      	str	r4, [r0, #12]
 8007aec:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8007af0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007af4:	b94c      	cbnz	r4, 8007b0a <__pow5mult+0x66>
 8007af6:	f240 2171 	movw	r1, #625	; 0x271
 8007afa:	4630      	mov	r0, r6
 8007afc:	f7ff ff12 	bl	8007924 <__i2b>
 8007b00:	2300      	movs	r3, #0
 8007b02:	f8c8 0008 	str.w	r0, [r8, #8]
 8007b06:	4604      	mov	r4, r0
 8007b08:	6003      	str	r3, [r0, #0]
 8007b0a:	f04f 0900 	mov.w	r9, #0
 8007b0e:	07eb      	lsls	r3, r5, #31
 8007b10:	d50a      	bpl.n	8007b28 <__pow5mult+0x84>
 8007b12:	4639      	mov	r1, r7
 8007b14:	4622      	mov	r2, r4
 8007b16:	4630      	mov	r0, r6
 8007b18:	f7ff ff1a 	bl	8007950 <__multiply>
 8007b1c:	4639      	mov	r1, r7
 8007b1e:	4680      	mov	r8, r0
 8007b20:	4630      	mov	r0, r6
 8007b22:	f7ff fdff 	bl	8007724 <_Bfree>
 8007b26:	4647      	mov	r7, r8
 8007b28:	106d      	asrs	r5, r5, #1
 8007b2a:	d00b      	beq.n	8007b44 <__pow5mult+0xa0>
 8007b2c:	6820      	ldr	r0, [r4, #0]
 8007b2e:	b938      	cbnz	r0, 8007b40 <__pow5mult+0x9c>
 8007b30:	4622      	mov	r2, r4
 8007b32:	4621      	mov	r1, r4
 8007b34:	4630      	mov	r0, r6
 8007b36:	f7ff ff0b 	bl	8007950 <__multiply>
 8007b3a:	6020      	str	r0, [r4, #0]
 8007b3c:	f8c0 9000 	str.w	r9, [r0]
 8007b40:	4604      	mov	r4, r0
 8007b42:	e7e4      	b.n	8007b0e <__pow5mult+0x6a>
 8007b44:	4638      	mov	r0, r7
 8007b46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b4a:	bf00      	nop
 8007b4c:	0800a318 	.word	0x0800a318
 8007b50:	0800a14e 	.word	0x0800a14e
 8007b54:	0800a1ce 	.word	0x0800a1ce

08007b58 <__lshift>:
 8007b58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b5c:	460c      	mov	r4, r1
 8007b5e:	6849      	ldr	r1, [r1, #4]
 8007b60:	6923      	ldr	r3, [r4, #16]
 8007b62:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007b66:	68a3      	ldr	r3, [r4, #8]
 8007b68:	4607      	mov	r7, r0
 8007b6a:	4691      	mov	r9, r2
 8007b6c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007b70:	f108 0601 	add.w	r6, r8, #1
 8007b74:	42b3      	cmp	r3, r6
 8007b76:	db0b      	blt.n	8007b90 <__lshift+0x38>
 8007b78:	4638      	mov	r0, r7
 8007b7a:	f7ff fd93 	bl	80076a4 <_Balloc>
 8007b7e:	4605      	mov	r5, r0
 8007b80:	b948      	cbnz	r0, 8007b96 <__lshift+0x3e>
 8007b82:	4602      	mov	r2, r0
 8007b84:	4b28      	ldr	r3, [pc, #160]	; (8007c28 <__lshift+0xd0>)
 8007b86:	4829      	ldr	r0, [pc, #164]	; (8007c2c <__lshift+0xd4>)
 8007b88:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8007b8c:	f001 fb18 	bl	80091c0 <__assert_func>
 8007b90:	3101      	adds	r1, #1
 8007b92:	005b      	lsls	r3, r3, #1
 8007b94:	e7ee      	b.n	8007b74 <__lshift+0x1c>
 8007b96:	2300      	movs	r3, #0
 8007b98:	f100 0114 	add.w	r1, r0, #20
 8007b9c:	f100 0210 	add.w	r2, r0, #16
 8007ba0:	4618      	mov	r0, r3
 8007ba2:	4553      	cmp	r3, sl
 8007ba4:	db33      	blt.n	8007c0e <__lshift+0xb6>
 8007ba6:	6920      	ldr	r0, [r4, #16]
 8007ba8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007bac:	f104 0314 	add.w	r3, r4, #20
 8007bb0:	f019 091f 	ands.w	r9, r9, #31
 8007bb4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007bb8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007bbc:	d02b      	beq.n	8007c16 <__lshift+0xbe>
 8007bbe:	f1c9 0e20 	rsb	lr, r9, #32
 8007bc2:	468a      	mov	sl, r1
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	6818      	ldr	r0, [r3, #0]
 8007bc8:	fa00 f009 	lsl.w	r0, r0, r9
 8007bcc:	4310      	orrs	r0, r2
 8007bce:	f84a 0b04 	str.w	r0, [sl], #4
 8007bd2:	f853 2b04 	ldr.w	r2, [r3], #4
 8007bd6:	459c      	cmp	ip, r3
 8007bd8:	fa22 f20e 	lsr.w	r2, r2, lr
 8007bdc:	d8f3      	bhi.n	8007bc6 <__lshift+0x6e>
 8007bde:	ebac 0304 	sub.w	r3, ip, r4
 8007be2:	3b15      	subs	r3, #21
 8007be4:	f023 0303 	bic.w	r3, r3, #3
 8007be8:	3304      	adds	r3, #4
 8007bea:	f104 0015 	add.w	r0, r4, #21
 8007bee:	4584      	cmp	ip, r0
 8007bf0:	bf38      	it	cc
 8007bf2:	2304      	movcc	r3, #4
 8007bf4:	50ca      	str	r2, [r1, r3]
 8007bf6:	b10a      	cbz	r2, 8007bfc <__lshift+0xa4>
 8007bf8:	f108 0602 	add.w	r6, r8, #2
 8007bfc:	3e01      	subs	r6, #1
 8007bfe:	4638      	mov	r0, r7
 8007c00:	612e      	str	r6, [r5, #16]
 8007c02:	4621      	mov	r1, r4
 8007c04:	f7ff fd8e 	bl	8007724 <_Bfree>
 8007c08:	4628      	mov	r0, r5
 8007c0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c0e:	f842 0f04 	str.w	r0, [r2, #4]!
 8007c12:	3301      	adds	r3, #1
 8007c14:	e7c5      	b.n	8007ba2 <__lshift+0x4a>
 8007c16:	3904      	subs	r1, #4
 8007c18:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c1c:	f841 2f04 	str.w	r2, [r1, #4]!
 8007c20:	459c      	cmp	ip, r3
 8007c22:	d8f9      	bhi.n	8007c18 <__lshift+0xc0>
 8007c24:	e7ea      	b.n	8007bfc <__lshift+0xa4>
 8007c26:	bf00      	nop
 8007c28:	0800a1bd 	.word	0x0800a1bd
 8007c2c:	0800a1ce 	.word	0x0800a1ce

08007c30 <__mcmp>:
 8007c30:	b530      	push	{r4, r5, lr}
 8007c32:	6902      	ldr	r2, [r0, #16]
 8007c34:	690c      	ldr	r4, [r1, #16]
 8007c36:	1b12      	subs	r2, r2, r4
 8007c38:	d10e      	bne.n	8007c58 <__mcmp+0x28>
 8007c3a:	f100 0314 	add.w	r3, r0, #20
 8007c3e:	3114      	adds	r1, #20
 8007c40:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007c44:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007c48:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007c4c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007c50:	42a5      	cmp	r5, r4
 8007c52:	d003      	beq.n	8007c5c <__mcmp+0x2c>
 8007c54:	d305      	bcc.n	8007c62 <__mcmp+0x32>
 8007c56:	2201      	movs	r2, #1
 8007c58:	4610      	mov	r0, r2
 8007c5a:	bd30      	pop	{r4, r5, pc}
 8007c5c:	4283      	cmp	r3, r0
 8007c5e:	d3f3      	bcc.n	8007c48 <__mcmp+0x18>
 8007c60:	e7fa      	b.n	8007c58 <__mcmp+0x28>
 8007c62:	f04f 32ff 	mov.w	r2, #4294967295
 8007c66:	e7f7      	b.n	8007c58 <__mcmp+0x28>

08007c68 <__mdiff>:
 8007c68:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c6c:	460c      	mov	r4, r1
 8007c6e:	4606      	mov	r6, r0
 8007c70:	4611      	mov	r1, r2
 8007c72:	4620      	mov	r0, r4
 8007c74:	4690      	mov	r8, r2
 8007c76:	f7ff ffdb 	bl	8007c30 <__mcmp>
 8007c7a:	1e05      	subs	r5, r0, #0
 8007c7c:	d110      	bne.n	8007ca0 <__mdiff+0x38>
 8007c7e:	4629      	mov	r1, r5
 8007c80:	4630      	mov	r0, r6
 8007c82:	f7ff fd0f 	bl	80076a4 <_Balloc>
 8007c86:	b930      	cbnz	r0, 8007c96 <__mdiff+0x2e>
 8007c88:	4b3a      	ldr	r3, [pc, #232]	; (8007d74 <__mdiff+0x10c>)
 8007c8a:	4602      	mov	r2, r0
 8007c8c:	f240 2137 	movw	r1, #567	; 0x237
 8007c90:	4839      	ldr	r0, [pc, #228]	; (8007d78 <__mdiff+0x110>)
 8007c92:	f001 fa95 	bl	80091c0 <__assert_func>
 8007c96:	2301      	movs	r3, #1
 8007c98:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007c9c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ca0:	bfa4      	itt	ge
 8007ca2:	4643      	movge	r3, r8
 8007ca4:	46a0      	movge	r8, r4
 8007ca6:	4630      	mov	r0, r6
 8007ca8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007cac:	bfa6      	itte	ge
 8007cae:	461c      	movge	r4, r3
 8007cb0:	2500      	movge	r5, #0
 8007cb2:	2501      	movlt	r5, #1
 8007cb4:	f7ff fcf6 	bl	80076a4 <_Balloc>
 8007cb8:	b920      	cbnz	r0, 8007cc4 <__mdiff+0x5c>
 8007cba:	4b2e      	ldr	r3, [pc, #184]	; (8007d74 <__mdiff+0x10c>)
 8007cbc:	4602      	mov	r2, r0
 8007cbe:	f240 2145 	movw	r1, #581	; 0x245
 8007cc2:	e7e5      	b.n	8007c90 <__mdiff+0x28>
 8007cc4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007cc8:	6926      	ldr	r6, [r4, #16]
 8007cca:	60c5      	str	r5, [r0, #12]
 8007ccc:	f104 0914 	add.w	r9, r4, #20
 8007cd0:	f108 0514 	add.w	r5, r8, #20
 8007cd4:	f100 0e14 	add.w	lr, r0, #20
 8007cd8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007cdc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007ce0:	f108 0210 	add.w	r2, r8, #16
 8007ce4:	46f2      	mov	sl, lr
 8007ce6:	2100      	movs	r1, #0
 8007ce8:	f859 3b04 	ldr.w	r3, [r9], #4
 8007cec:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007cf0:	fa11 f88b 	uxtah	r8, r1, fp
 8007cf4:	b299      	uxth	r1, r3
 8007cf6:	0c1b      	lsrs	r3, r3, #16
 8007cf8:	eba8 0801 	sub.w	r8, r8, r1
 8007cfc:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007d00:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007d04:	fa1f f888 	uxth.w	r8, r8
 8007d08:	1419      	asrs	r1, r3, #16
 8007d0a:	454e      	cmp	r6, r9
 8007d0c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007d10:	f84a 3b04 	str.w	r3, [sl], #4
 8007d14:	d8e8      	bhi.n	8007ce8 <__mdiff+0x80>
 8007d16:	1b33      	subs	r3, r6, r4
 8007d18:	3b15      	subs	r3, #21
 8007d1a:	f023 0303 	bic.w	r3, r3, #3
 8007d1e:	3304      	adds	r3, #4
 8007d20:	3415      	adds	r4, #21
 8007d22:	42a6      	cmp	r6, r4
 8007d24:	bf38      	it	cc
 8007d26:	2304      	movcc	r3, #4
 8007d28:	441d      	add	r5, r3
 8007d2a:	4473      	add	r3, lr
 8007d2c:	469e      	mov	lr, r3
 8007d2e:	462e      	mov	r6, r5
 8007d30:	4566      	cmp	r6, ip
 8007d32:	d30e      	bcc.n	8007d52 <__mdiff+0xea>
 8007d34:	f10c 0203 	add.w	r2, ip, #3
 8007d38:	1b52      	subs	r2, r2, r5
 8007d3a:	f022 0203 	bic.w	r2, r2, #3
 8007d3e:	3d03      	subs	r5, #3
 8007d40:	45ac      	cmp	ip, r5
 8007d42:	bf38      	it	cc
 8007d44:	2200      	movcc	r2, #0
 8007d46:	4413      	add	r3, r2
 8007d48:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8007d4c:	b17a      	cbz	r2, 8007d6e <__mdiff+0x106>
 8007d4e:	6107      	str	r7, [r0, #16]
 8007d50:	e7a4      	b.n	8007c9c <__mdiff+0x34>
 8007d52:	f856 8b04 	ldr.w	r8, [r6], #4
 8007d56:	fa11 f288 	uxtah	r2, r1, r8
 8007d5a:	1414      	asrs	r4, r2, #16
 8007d5c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007d60:	b292      	uxth	r2, r2
 8007d62:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007d66:	f84e 2b04 	str.w	r2, [lr], #4
 8007d6a:	1421      	asrs	r1, r4, #16
 8007d6c:	e7e0      	b.n	8007d30 <__mdiff+0xc8>
 8007d6e:	3f01      	subs	r7, #1
 8007d70:	e7ea      	b.n	8007d48 <__mdiff+0xe0>
 8007d72:	bf00      	nop
 8007d74:	0800a1bd 	.word	0x0800a1bd
 8007d78:	0800a1ce 	.word	0x0800a1ce

08007d7c <__ulp>:
 8007d7c:	b082      	sub	sp, #8
 8007d7e:	ed8d 0b00 	vstr	d0, [sp]
 8007d82:	9a01      	ldr	r2, [sp, #4]
 8007d84:	4b0f      	ldr	r3, [pc, #60]	; (8007dc4 <__ulp+0x48>)
 8007d86:	4013      	ands	r3, r2
 8007d88:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	dc08      	bgt.n	8007da2 <__ulp+0x26>
 8007d90:	425b      	negs	r3, r3
 8007d92:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8007d96:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007d9a:	da04      	bge.n	8007da6 <__ulp+0x2a>
 8007d9c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007da0:	4113      	asrs	r3, r2
 8007da2:	2200      	movs	r2, #0
 8007da4:	e008      	b.n	8007db8 <__ulp+0x3c>
 8007da6:	f1a2 0314 	sub.w	r3, r2, #20
 8007daa:	2b1e      	cmp	r3, #30
 8007dac:	bfda      	itte	le
 8007dae:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8007db2:	40da      	lsrle	r2, r3
 8007db4:	2201      	movgt	r2, #1
 8007db6:	2300      	movs	r3, #0
 8007db8:	4619      	mov	r1, r3
 8007dba:	4610      	mov	r0, r2
 8007dbc:	ec41 0b10 	vmov	d0, r0, r1
 8007dc0:	b002      	add	sp, #8
 8007dc2:	4770      	bx	lr
 8007dc4:	7ff00000 	.word	0x7ff00000

08007dc8 <__b2d>:
 8007dc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007dcc:	6906      	ldr	r6, [r0, #16]
 8007dce:	f100 0814 	add.w	r8, r0, #20
 8007dd2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8007dd6:	1f37      	subs	r7, r6, #4
 8007dd8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007ddc:	4610      	mov	r0, r2
 8007dde:	f7ff fd53 	bl	8007888 <__hi0bits>
 8007de2:	f1c0 0320 	rsb	r3, r0, #32
 8007de6:	280a      	cmp	r0, #10
 8007de8:	600b      	str	r3, [r1, #0]
 8007dea:	491b      	ldr	r1, [pc, #108]	; (8007e58 <__b2d+0x90>)
 8007dec:	dc15      	bgt.n	8007e1a <__b2d+0x52>
 8007dee:	f1c0 0c0b 	rsb	ip, r0, #11
 8007df2:	fa22 f30c 	lsr.w	r3, r2, ip
 8007df6:	45b8      	cmp	r8, r7
 8007df8:	ea43 0501 	orr.w	r5, r3, r1
 8007dfc:	bf34      	ite	cc
 8007dfe:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007e02:	2300      	movcs	r3, #0
 8007e04:	3015      	adds	r0, #21
 8007e06:	fa02 f000 	lsl.w	r0, r2, r0
 8007e0a:	fa23 f30c 	lsr.w	r3, r3, ip
 8007e0e:	4303      	orrs	r3, r0
 8007e10:	461c      	mov	r4, r3
 8007e12:	ec45 4b10 	vmov	d0, r4, r5
 8007e16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e1a:	45b8      	cmp	r8, r7
 8007e1c:	bf3a      	itte	cc
 8007e1e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007e22:	f1a6 0708 	subcc.w	r7, r6, #8
 8007e26:	2300      	movcs	r3, #0
 8007e28:	380b      	subs	r0, #11
 8007e2a:	d012      	beq.n	8007e52 <__b2d+0x8a>
 8007e2c:	f1c0 0120 	rsb	r1, r0, #32
 8007e30:	fa23 f401 	lsr.w	r4, r3, r1
 8007e34:	4082      	lsls	r2, r0
 8007e36:	4322      	orrs	r2, r4
 8007e38:	4547      	cmp	r7, r8
 8007e3a:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 8007e3e:	bf8c      	ite	hi
 8007e40:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8007e44:	2200      	movls	r2, #0
 8007e46:	4083      	lsls	r3, r0
 8007e48:	40ca      	lsrs	r2, r1
 8007e4a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8007e4e:	4313      	orrs	r3, r2
 8007e50:	e7de      	b.n	8007e10 <__b2d+0x48>
 8007e52:	ea42 0501 	orr.w	r5, r2, r1
 8007e56:	e7db      	b.n	8007e10 <__b2d+0x48>
 8007e58:	3ff00000 	.word	0x3ff00000

08007e5c <__d2b>:
 8007e5c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007e60:	460f      	mov	r7, r1
 8007e62:	2101      	movs	r1, #1
 8007e64:	ec59 8b10 	vmov	r8, r9, d0
 8007e68:	4616      	mov	r6, r2
 8007e6a:	f7ff fc1b 	bl	80076a4 <_Balloc>
 8007e6e:	4604      	mov	r4, r0
 8007e70:	b930      	cbnz	r0, 8007e80 <__d2b+0x24>
 8007e72:	4602      	mov	r2, r0
 8007e74:	4b24      	ldr	r3, [pc, #144]	; (8007f08 <__d2b+0xac>)
 8007e76:	4825      	ldr	r0, [pc, #148]	; (8007f0c <__d2b+0xb0>)
 8007e78:	f240 310f 	movw	r1, #783	; 0x30f
 8007e7c:	f001 f9a0 	bl	80091c0 <__assert_func>
 8007e80:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007e84:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007e88:	bb2d      	cbnz	r5, 8007ed6 <__d2b+0x7a>
 8007e8a:	9301      	str	r3, [sp, #4]
 8007e8c:	f1b8 0300 	subs.w	r3, r8, #0
 8007e90:	d026      	beq.n	8007ee0 <__d2b+0x84>
 8007e92:	4668      	mov	r0, sp
 8007e94:	9300      	str	r3, [sp, #0]
 8007e96:	f7ff fd17 	bl	80078c8 <__lo0bits>
 8007e9a:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007e9e:	b1e8      	cbz	r0, 8007edc <__d2b+0x80>
 8007ea0:	f1c0 0320 	rsb	r3, r0, #32
 8007ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8007ea8:	430b      	orrs	r3, r1
 8007eaa:	40c2      	lsrs	r2, r0
 8007eac:	6163      	str	r3, [r4, #20]
 8007eae:	9201      	str	r2, [sp, #4]
 8007eb0:	9b01      	ldr	r3, [sp, #4]
 8007eb2:	61a3      	str	r3, [r4, #24]
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	bf14      	ite	ne
 8007eb8:	2202      	movne	r2, #2
 8007eba:	2201      	moveq	r2, #1
 8007ebc:	6122      	str	r2, [r4, #16]
 8007ebe:	b1bd      	cbz	r5, 8007ef0 <__d2b+0x94>
 8007ec0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007ec4:	4405      	add	r5, r0
 8007ec6:	603d      	str	r5, [r7, #0]
 8007ec8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007ecc:	6030      	str	r0, [r6, #0]
 8007ece:	4620      	mov	r0, r4
 8007ed0:	b003      	add	sp, #12
 8007ed2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007ed6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007eda:	e7d6      	b.n	8007e8a <__d2b+0x2e>
 8007edc:	6161      	str	r1, [r4, #20]
 8007ede:	e7e7      	b.n	8007eb0 <__d2b+0x54>
 8007ee0:	a801      	add	r0, sp, #4
 8007ee2:	f7ff fcf1 	bl	80078c8 <__lo0bits>
 8007ee6:	9b01      	ldr	r3, [sp, #4]
 8007ee8:	6163      	str	r3, [r4, #20]
 8007eea:	3020      	adds	r0, #32
 8007eec:	2201      	movs	r2, #1
 8007eee:	e7e5      	b.n	8007ebc <__d2b+0x60>
 8007ef0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007ef4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007ef8:	6038      	str	r0, [r7, #0]
 8007efa:	6918      	ldr	r0, [r3, #16]
 8007efc:	f7ff fcc4 	bl	8007888 <__hi0bits>
 8007f00:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007f04:	e7e2      	b.n	8007ecc <__d2b+0x70>
 8007f06:	bf00      	nop
 8007f08:	0800a1bd 	.word	0x0800a1bd
 8007f0c:	0800a1ce 	.word	0x0800a1ce

08007f10 <__ratio>:
 8007f10:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f14:	4688      	mov	r8, r1
 8007f16:	4669      	mov	r1, sp
 8007f18:	4681      	mov	r9, r0
 8007f1a:	f7ff ff55 	bl	8007dc8 <__b2d>
 8007f1e:	a901      	add	r1, sp, #4
 8007f20:	4640      	mov	r0, r8
 8007f22:	ec55 4b10 	vmov	r4, r5, d0
 8007f26:	f7ff ff4f 	bl	8007dc8 <__b2d>
 8007f2a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007f2e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8007f32:	eba3 0c02 	sub.w	ip, r3, r2
 8007f36:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007f3a:	1a9b      	subs	r3, r3, r2
 8007f3c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8007f40:	ec51 0b10 	vmov	r0, r1, d0
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	bfd6      	itet	le
 8007f48:	460a      	movle	r2, r1
 8007f4a:	462a      	movgt	r2, r5
 8007f4c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007f50:	468b      	mov	fp, r1
 8007f52:	462f      	mov	r7, r5
 8007f54:	bfd4      	ite	le
 8007f56:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8007f5a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8007f5e:	4620      	mov	r0, r4
 8007f60:	ee10 2a10 	vmov	r2, s0
 8007f64:	465b      	mov	r3, fp
 8007f66:	4639      	mov	r1, r7
 8007f68:	f7f8 fc70 	bl	800084c <__aeabi_ddiv>
 8007f6c:	ec41 0b10 	vmov	d0, r0, r1
 8007f70:	b003      	add	sp, #12
 8007f72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007f76 <__copybits>:
 8007f76:	3901      	subs	r1, #1
 8007f78:	b570      	push	{r4, r5, r6, lr}
 8007f7a:	1149      	asrs	r1, r1, #5
 8007f7c:	6914      	ldr	r4, [r2, #16]
 8007f7e:	3101      	adds	r1, #1
 8007f80:	f102 0314 	add.w	r3, r2, #20
 8007f84:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007f88:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007f8c:	1f05      	subs	r5, r0, #4
 8007f8e:	42a3      	cmp	r3, r4
 8007f90:	d30c      	bcc.n	8007fac <__copybits+0x36>
 8007f92:	1aa3      	subs	r3, r4, r2
 8007f94:	3b11      	subs	r3, #17
 8007f96:	f023 0303 	bic.w	r3, r3, #3
 8007f9a:	3211      	adds	r2, #17
 8007f9c:	42a2      	cmp	r2, r4
 8007f9e:	bf88      	it	hi
 8007fa0:	2300      	movhi	r3, #0
 8007fa2:	4418      	add	r0, r3
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	4288      	cmp	r0, r1
 8007fa8:	d305      	bcc.n	8007fb6 <__copybits+0x40>
 8007faa:	bd70      	pop	{r4, r5, r6, pc}
 8007fac:	f853 6b04 	ldr.w	r6, [r3], #4
 8007fb0:	f845 6f04 	str.w	r6, [r5, #4]!
 8007fb4:	e7eb      	b.n	8007f8e <__copybits+0x18>
 8007fb6:	f840 3b04 	str.w	r3, [r0], #4
 8007fba:	e7f4      	b.n	8007fa6 <__copybits+0x30>

08007fbc <__any_on>:
 8007fbc:	f100 0214 	add.w	r2, r0, #20
 8007fc0:	6900      	ldr	r0, [r0, #16]
 8007fc2:	114b      	asrs	r3, r1, #5
 8007fc4:	4298      	cmp	r0, r3
 8007fc6:	b510      	push	{r4, lr}
 8007fc8:	db11      	blt.n	8007fee <__any_on+0x32>
 8007fca:	dd0a      	ble.n	8007fe2 <__any_on+0x26>
 8007fcc:	f011 011f 	ands.w	r1, r1, #31
 8007fd0:	d007      	beq.n	8007fe2 <__any_on+0x26>
 8007fd2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007fd6:	fa24 f001 	lsr.w	r0, r4, r1
 8007fda:	fa00 f101 	lsl.w	r1, r0, r1
 8007fde:	428c      	cmp	r4, r1
 8007fe0:	d10b      	bne.n	8007ffa <__any_on+0x3e>
 8007fe2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007fe6:	4293      	cmp	r3, r2
 8007fe8:	d803      	bhi.n	8007ff2 <__any_on+0x36>
 8007fea:	2000      	movs	r0, #0
 8007fec:	bd10      	pop	{r4, pc}
 8007fee:	4603      	mov	r3, r0
 8007ff0:	e7f7      	b.n	8007fe2 <__any_on+0x26>
 8007ff2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007ff6:	2900      	cmp	r1, #0
 8007ff8:	d0f5      	beq.n	8007fe6 <__any_on+0x2a>
 8007ffa:	2001      	movs	r0, #1
 8007ffc:	e7f6      	b.n	8007fec <__any_on+0x30>

08007ffe <sulp>:
 8007ffe:	b570      	push	{r4, r5, r6, lr}
 8008000:	4604      	mov	r4, r0
 8008002:	460d      	mov	r5, r1
 8008004:	ec45 4b10 	vmov	d0, r4, r5
 8008008:	4616      	mov	r6, r2
 800800a:	f7ff feb7 	bl	8007d7c <__ulp>
 800800e:	ec51 0b10 	vmov	r0, r1, d0
 8008012:	b17e      	cbz	r6, 8008034 <sulp+0x36>
 8008014:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008018:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800801c:	2b00      	cmp	r3, #0
 800801e:	dd09      	ble.n	8008034 <sulp+0x36>
 8008020:	051b      	lsls	r3, r3, #20
 8008022:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8008026:	2400      	movs	r4, #0
 8008028:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800802c:	4622      	mov	r2, r4
 800802e:	462b      	mov	r3, r5
 8008030:	f7f8 fae2 	bl	80005f8 <__aeabi_dmul>
 8008034:	bd70      	pop	{r4, r5, r6, pc}
	...

08008038 <_strtod_l>:
 8008038:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800803c:	ed2d 8b02 	vpush	{d8}
 8008040:	b09b      	sub	sp, #108	; 0x6c
 8008042:	4604      	mov	r4, r0
 8008044:	9213      	str	r2, [sp, #76]	; 0x4c
 8008046:	2200      	movs	r2, #0
 8008048:	9216      	str	r2, [sp, #88]	; 0x58
 800804a:	460d      	mov	r5, r1
 800804c:	f04f 0800 	mov.w	r8, #0
 8008050:	f04f 0900 	mov.w	r9, #0
 8008054:	460a      	mov	r2, r1
 8008056:	9215      	str	r2, [sp, #84]	; 0x54
 8008058:	7811      	ldrb	r1, [r2, #0]
 800805a:	292b      	cmp	r1, #43	; 0x2b
 800805c:	d04c      	beq.n	80080f8 <_strtod_l+0xc0>
 800805e:	d83a      	bhi.n	80080d6 <_strtod_l+0x9e>
 8008060:	290d      	cmp	r1, #13
 8008062:	d834      	bhi.n	80080ce <_strtod_l+0x96>
 8008064:	2908      	cmp	r1, #8
 8008066:	d834      	bhi.n	80080d2 <_strtod_l+0x9a>
 8008068:	2900      	cmp	r1, #0
 800806a:	d03d      	beq.n	80080e8 <_strtod_l+0xb0>
 800806c:	2200      	movs	r2, #0
 800806e:	920a      	str	r2, [sp, #40]	; 0x28
 8008070:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8008072:	7832      	ldrb	r2, [r6, #0]
 8008074:	2a30      	cmp	r2, #48	; 0x30
 8008076:	f040 80b4 	bne.w	80081e2 <_strtod_l+0x1aa>
 800807a:	7872      	ldrb	r2, [r6, #1]
 800807c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8008080:	2a58      	cmp	r2, #88	; 0x58
 8008082:	d170      	bne.n	8008166 <_strtod_l+0x12e>
 8008084:	9302      	str	r3, [sp, #8]
 8008086:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008088:	9301      	str	r3, [sp, #4]
 800808a:	ab16      	add	r3, sp, #88	; 0x58
 800808c:	9300      	str	r3, [sp, #0]
 800808e:	4a8e      	ldr	r2, [pc, #568]	; (80082c8 <_strtod_l+0x290>)
 8008090:	ab17      	add	r3, sp, #92	; 0x5c
 8008092:	a915      	add	r1, sp, #84	; 0x54
 8008094:	4620      	mov	r0, r4
 8008096:	f001 f92f 	bl	80092f8 <__gethex>
 800809a:	f010 070f 	ands.w	r7, r0, #15
 800809e:	4605      	mov	r5, r0
 80080a0:	d005      	beq.n	80080ae <_strtod_l+0x76>
 80080a2:	2f06      	cmp	r7, #6
 80080a4:	d12a      	bne.n	80080fc <_strtod_l+0xc4>
 80080a6:	3601      	adds	r6, #1
 80080a8:	2300      	movs	r3, #0
 80080aa:	9615      	str	r6, [sp, #84]	; 0x54
 80080ac:	930a      	str	r3, [sp, #40]	; 0x28
 80080ae:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	f040 857f 	bne.w	8008bb4 <_strtod_l+0xb7c>
 80080b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80080b8:	b1db      	cbz	r3, 80080f2 <_strtod_l+0xba>
 80080ba:	4642      	mov	r2, r8
 80080bc:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80080c0:	ec43 2b10 	vmov	d0, r2, r3
 80080c4:	b01b      	add	sp, #108	; 0x6c
 80080c6:	ecbd 8b02 	vpop	{d8}
 80080ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080ce:	2920      	cmp	r1, #32
 80080d0:	d1cc      	bne.n	800806c <_strtod_l+0x34>
 80080d2:	3201      	adds	r2, #1
 80080d4:	e7bf      	b.n	8008056 <_strtod_l+0x1e>
 80080d6:	292d      	cmp	r1, #45	; 0x2d
 80080d8:	d1c8      	bne.n	800806c <_strtod_l+0x34>
 80080da:	2101      	movs	r1, #1
 80080dc:	910a      	str	r1, [sp, #40]	; 0x28
 80080de:	1c51      	adds	r1, r2, #1
 80080e0:	9115      	str	r1, [sp, #84]	; 0x54
 80080e2:	7852      	ldrb	r2, [r2, #1]
 80080e4:	2a00      	cmp	r2, #0
 80080e6:	d1c3      	bne.n	8008070 <_strtod_l+0x38>
 80080e8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80080ea:	9515      	str	r5, [sp, #84]	; 0x54
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	f040 855f 	bne.w	8008bb0 <_strtod_l+0xb78>
 80080f2:	4642      	mov	r2, r8
 80080f4:	464b      	mov	r3, r9
 80080f6:	e7e3      	b.n	80080c0 <_strtod_l+0x88>
 80080f8:	2100      	movs	r1, #0
 80080fa:	e7ef      	b.n	80080dc <_strtod_l+0xa4>
 80080fc:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80080fe:	b13a      	cbz	r2, 8008110 <_strtod_l+0xd8>
 8008100:	2135      	movs	r1, #53	; 0x35
 8008102:	a818      	add	r0, sp, #96	; 0x60
 8008104:	f7ff ff37 	bl	8007f76 <__copybits>
 8008108:	9916      	ldr	r1, [sp, #88]	; 0x58
 800810a:	4620      	mov	r0, r4
 800810c:	f7ff fb0a 	bl	8007724 <_Bfree>
 8008110:	3f01      	subs	r7, #1
 8008112:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008114:	2f04      	cmp	r7, #4
 8008116:	d806      	bhi.n	8008126 <_strtod_l+0xee>
 8008118:	e8df f007 	tbb	[pc, r7]
 800811c:	201d0314 	.word	0x201d0314
 8008120:	14          	.byte	0x14
 8008121:	00          	.byte	0x00
 8008122:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 8008126:	05e9      	lsls	r1, r5, #23
 8008128:	bf48      	it	mi
 800812a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800812e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008132:	0d1b      	lsrs	r3, r3, #20
 8008134:	051b      	lsls	r3, r3, #20
 8008136:	2b00      	cmp	r3, #0
 8008138:	d1b9      	bne.n	80080ae <_strtod_l+0x76>
 800813a:	f7fe faf5 	bl	8006728 <__errno>
 800813e:	2322      	movs	r3, #34	; 0x22
 8008140:	6003      	str	r3, [r0, #0]
 8008142:	e7b4      	b.n	80080ae <_strtod_l+0x76>
 8008144:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8008148:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800814c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008150:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8008154:	e7e7      	b.n	8008126 <_strtod_l+0xee>
 8008156:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80082d0 <_strtod_l+0x298>
 800815a:	e7e4      	b.n	8008126 <_strtod_l+0xee>
 800815c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8008160:	f04f 38ff 	mov.w	r8, #4294967295
 8008164:	e7df      	b.n	8008126 <_strtod_l+0xee>
 8008166:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008168:	1c5a      	adds	r2, r3, #1
 800816a:	9215      	str	r2, [sp, #84]	; 0x54
 800816c:	785b      	ldrb	r3, [r3, #1]
 800816e:	2b30      	cmp	r3, #48	; 0x30
 8008170:	d0f9      	beq.n	8008166 <_strtod_l+0x12e>
 8008172:	2b00      	cmp	r3, #0
 8008174:	d09b      	beq.n	80080ae <_strtod_l+0x76>
 8008176:	2301      	movs	r3, #1
 8008178:	f04f 0a00 	mov.w	sl, #0
 800817c:	9304      	str	r3, [sp, #16]
 800817e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008180:	930b      	str	r3, [sp, #44]	; 0x2c
 8008182:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8008186:	46d3      	mov	fp, sl
 8008188:	220a      	movs	r2, #10
 800818a:	9815      	ldr	r0, [sp, #84]	; 0x54
 800818c:	7806      	ldrb	r6, [r0, #0]
 800818e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8008192:	b2d9      	uxtb	r1, r3
 8008194:	2909      	cmp	r1, #9
 8008196:	d926      	bls.n	80081e6 <_strtod_l+0x1ae>
 8008198:	494c      	ldr	r1, [pc, #304]	; (80082cc <_strtod_l+0x294>)
 800819a:	2201      	movs	r2, #1
 800819c:	f000 ffe6 	bl	800916c <strncmp>
 80081a0:	2800      	cmp	r0, #0
 80081a2:	d030      	beq.n	8008206 <_strtod_l+0x1ce>
 80081a4:	2000      	movs	r0, #0
 80081a6:	4632      	mov	r2, r6
 80081a8:	9005      	str	r0, [sp, #20]
 80081aa:	465e      	mov	r6, fp
 80081ac:	4603      	mov	r3, r0
 80081ae:	2a65      	cmp	r2, #101	; 0x65
 80081b0:	d001      	beq.n	80081b6 <_strtod_l+0x17e>
 80081b2:	2a45      	cmp	r2, #69	; 0x45
 80081b4:	d113      	bne.n	80081de <_strtod_l+0x1a6>
 80081b6:	b91e      	cbnz	r6, 80081c0 <_strtod_l+0x188>
 80081b8:	9a04      	ldr	r2, [sp, #16]
 80081ba:	4302      	orrs	r2, r0
 80081bc:	d094      	beq.n	80080e8 <_strtod_l+0xb0>
 80081be:	2600      	movs	r6, #0
 80081c0:	9d15      	ldr	r5, [sp, #84]	; 0x54
 80081c2:	1c6a      	adds	r2, r5, #1
 80081c4:	9215      	str	r2, [sp, #84]	; 0x54
 80081c6:	786a      	ldrb	r2, [r5, #1]
 80081c8:	2a2b      	cmp	r2, #43	; 0x2b
 80081ca:	d074      	beq.n	80082b6 <_strtod_l+0x27e>
 80081cc:	2a2d      	cmp	r2, #45	; 0x2d
 80081ce:	d078      	beq.n	80082c2 <_strtod_l+0x28a>
 80081d0:	f04f 0c00 	mov.w	ip, #0
 80081d4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80081d8:	2909      	cmp	r1, #9
 80081da:	d97f      	bls.n	80082dc <_strtod_l+0x2a4>
 80081dc:	9515      	str	r5, [sp, #84]	; 0x54
 80081de:	2700      	movs	r7, #0
 80081e0:	e09e      	b.n	8008320 <_strtod_l+0x2e8>
 80081e2:	2300      	movs	r3, #0
 80081e4:	e7c8      	b.n	8008178 <_strtod_l+0x140>
 80081e6:	f1bb 0f08 	cmp.w	fp, #8
 80081ea:	bfd8      	it	le
 80081ec:	9909      	ldrle	r1, [sp, #36]	; 0x24
 80081ee:	f100 0001 	add.w	r0, r0, #1
 80081f2:	bfda      	itte	le
 80081f4:	fb02 3301 	mlale	r3, r2, r1, r3
 80081f8:	9309      	strle	r3, [sp, #36]	; 0x24
 80081fa:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 80081fe:	f10b 0b01 	add.w	fp, fp, #1
 8008202:	9015      	str	r0, [sp, #84]	; 0x54
 8008204:	e7c1      	b.n	800818a <_strtod_l+0x152>
 8008206:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008208:	1c5a      	adds	r2, r3, #1
 800820a:	9215      	str	r2, [sp, #84]	; 0x54
 800820c:	785a      	ldrb	r2, [r3, #1]
 800820e:	f1bb 0f00 	cmp.w	fp, #0
 8008212:	d037      	beq.n	8008284 <_strtod_l+0x24c>
 8008214:	9005      	str	r0, [sp, #20]
 8008216:	465e      	mov	r6, fp
 8008218:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800821c:	2b09      	cmp	r3, #9
 800821e:	d912      	bls.n	8008246 <_strtod_l+0x20e>
 8008220:	2301      	movs	r3, #1
 8008222:	e7c4      	b.n	80081ae <_strtod_l+0x176>
 8008224:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008226:	1c5a      	adds	r2, r3, #1
 8008228:	9215      	str	r2, [sp, #84]	; 0x54
 800822a:	785a      	ldrb	r2, [r3, #1]
 800822c:	3001      	adds	r0, #1
 800822e:	2a30      	cmp	r2, #48	; 0x30
 8008230:	d0f8      	beq.n	8008224 <_strtod_l+0x1ec>
 8008232:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8008236:	2b08      	cmp	r3, #8
 8008238:	f200 84c1 	bhi.w	8008bbe <_strtod_l+0xb86>
 800823c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800823e:	9005      	str	r0, [sp, #20]
 8008240:	2000      	movs	r0, #0
 8008242:	930b      	str	r3, [sp, #44]	; 0x2c
 8008244:	4606      	mov	r6, r0
 8008246:	3a30      	subs	r2, #48	; 0x30
 8008248:	f100 0301 	add.w	r3, r0, #1
 800824c:	d014      	beq.n	8008278 <_strtod_l+0x240>
 800824e:	9905      	ldr	r1, [sp, #20]
 8008250:	4419      	add	r1, r3
 8008252:	9105      	str	r1, [sp, #20]
 8008254:	4633      	mov	r3, r6
 8008256:	eb00 0c06 	add.w	ip, r0, r6
 800825a:	210a      	movs	r1, #10
 800825c:	4563      	cmp	r3, ip
 800825e:	d113      	bne.n	8008288 <_strtod_l+0x250>
 8008260:	1833      	adds	r3, r6, r0
 8008262:	2b08      	cmp	r3, #8
 8008264:	f106 0601 	add.w	r6, r6, #1
 8008268:	4406      	add	r6, r0
 800826a:	dc1a      	bgt.n	80082a2 <_strtod_l+0x26a>
 800826c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800826e:	230a      	movs	r3, #10
 8008270:	fb03 2301 	mla	r3, r3, r1, r2
 8008274:	9309      	str	r3, [sp, #36]	; 0x24
 8008276:	2300      	movs	r3, #0
 8008278:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800827a:	1c51      	adds	r1, r2, #1
 800827c:	9115      	str	r1, [sp, #84]	; 0x54
 800827e:	7852      	ldrb	r2, [r2, #1]
 8008280:	4618      	mov	r0, r3
 8008282:	e7c9      	b.n	8008218 <_strtod_l+0x1e0>
 8008284:	4658      	mov	r0, fp
 8008286:	e7d2      	b.n	800822e <_strtod_l+0x1f6>
 8008288:	2b08      	cmp	r3, #8
 800828a:	f103 0301 	add.w	r3, r3, #1
 800828e:	dc03      	bgt.n	8008298 <_strtod_l+0x260>
 8008290:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008292:	434f      	muls	r7, r1
 8008294:	9709      	str	r7, [sp, #36]	; 0x24
 8008296:	e7e1      	b.n	800825c <_strtod_l+0x224>
 8008298:	2b10      	cmp	r3, #16
 800829a:	bfd8      	it	le
 800829c:	fb01 fa0a 	mulle.w	sl, r1, sl
 80082a0:	e7dc      	b.n	800825c <_strtod_l+0x224>
 80082a2:	2e10      	cmp	r6, #16
 80082a4:	bfdc      	itt	le
 80082a6:	230a      	movle	r3, #10
 80082a8:	fb03 2a0a 	mlale	sl, r3, sl, r2
 80082ac:	e7e3      	b.n	8008276 <_strtod_l+0x23e>
 80082ae:	2300      	movs	r3, #0
 80082b0:	9305      	str	r3, [sp, #20]
 80082b2:	2301      	movs	r3, #1
 80082b4:	e780      	b.n	80081b8 <_strtod_l+0x180>
 80082b6:	f04f 0c00 	mov.w	ip, #0
 80082ba:	1caa      	adds	r2, r5, #2
 80082bc:	9215      	str	r2, [sp, #84]	; 0x54
 80082be:	78aa      	ldrb	r2, [r5, #2]
 80082c0:	e788      	b.n	80081d4 <_strtod_l+0x19c>
 80082c2:	f04f 0c01 	mov.w	ip, #1
 80082c6:	e7f8      	b.n	80082ba <_strtod_l+0x282>
 80082c8:	0800a328 	.word	0x0800a328
 80082cc:	0800a324 	.word	0x0800a324
 80082d0:	7ff00000 	.word	0x7ff00000
 80082d4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80082d6:	1c51      	adds	r1, r2, #1
 80082d8:	9115      	str	r1, [sp, #84]	; 0x54
 80082da:	7852      	ldrb	r2, [r2, #1]
 80082dc:	2a30      	cmp	r2, #48	; 0x30
 80082de:	d0f9      	beq.n	80082d4 <_strtod_l+0x29c>
 80082e0:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80082e4:	2908      	cmp	r1, #8
 80082e6:	f63f af7a 	bhi.w	80081de <_strtod_l+0x1a6>
 80082ea:	3a30      	subs	r2, #48	; 0x30
 80082ec:	9208      	str	r2, [sp, #32]
 80082ee:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80082f0:	920c      	str	r2, [sp, #48]	; 0x30
 80082f2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80082f4:	1c57      	adds	r7, r2, #1
 80082f6:	9715      	str	r7, [sp, #84]	; 0x54
 80082f8:	7852      	ldrb	r2, [r2, #1]
 80082fa:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80082fe:	f1be 0f09 	cmp.w	lr, #9
 8008302:	d938      	bls.n	8008376 <_strtod_l+0x33e>
 8008304:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008306:	1a7f      	subs	r7, r7, r1
 8008308:	2f08      	cmp	r7, #8
 800830a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800830e:	dc03      	bgt.n	8008318 <_strtod_l+0x2e0>
 8008310:	9908      	ldr	r1, [sp, #32]
 8008312:	428f      	cmp	r7, r1
 8008314:	bfa8      	it	ge
 8008316:	460f      	movge	r7, r1
 8008318:	f1bc 0f00 	cmp.w	ip, #0
 800831c:	d000      	beq.n	8008320 <_strtod_l+0x2e8>
 800831e:	427f      	negs	r7, r7
 8008320:	2e00      	cmp	r6, #0
 8008322:	d14f      	bne.n	80083c4 <_strtod_l+0x38c>
 8008324:	9904      	ldr	r1, [sp, #16]
 8008326:	4301      	orrs	r1, r0
 8008328:	f47f aec1 	bne.w	80080ae <_strtod_l+0x76>
 800832c:	2b00      	cmp	r3, #0
 800832e:	f47f aedb 	bne.w	80080e8 <_strtod_l+0xb0>
 8008332:	2a69      	cmp	r2, #105	; 0x69
 8008334:	d029      	beq.n	800838a <_strtod_l+0x352>
 8008336:	dc26      	bgt.n	8008386 <_strtod_l+0x34e>
 8008338:	2a49      	cmp	r2, #73	; 0x49
 800833a:	d026      	beq.n	800838a <_strtod_l+0x352>
 800833c:	2a4e      	cmp	r2, #78	; 0x4e
 800833e:	f47f aed3 	bne.w	80080e8 <_strtod_l+0xb0>
 8008342:	499b      	ldr	r1, [pc, #620]	; (80085b0 <_strtod_l+0x578>)
 8008344:	a815      	add	r0, sp, #84	; 0x54
 8008346:	f001 fa17 	bl	8009778 <__match>
 800834a:	2800      	cmp	r0, #0
 800834c:	f43f aecc 	beq.w	80080e8 <_strtod_l+0xb0>
 8008350:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008352:	781b      	ldrb	r3, [r3, #0]
 8008354:	2b28      	cmp	r3, #40	; 0x28
 8008356:	d12f      	bne.n	80083b8 <_strtod_l+0x380>
 8008358:	4996      	ldr	r1, [pc, #600]	; (80085b4 <_strtod_l+0x57c>)
 800835a:	aa18      	add	r2, sp, #96	; 0x60
 800835c:	a815      	add	r0, sp, #84	; 0x54
 800835e:	f001 fa1f 	bl	80097a0 <__hexnan>
 8008362:	2805      	cmp	r0, #5
 8008364:	d128      	bne.n	80083b8 <_strtod_l+0x380>
 8008366:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008368:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800836c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8008370:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8008374:	e69b      	b.n	80080ae <_strtod_l+0x76>
 8008376:	9f08      	ldr	r7, [sp, #32]
 8008378:	210a      	movs	r1, #10
 800837a:	fb01 2107 	mla	r1, r1, r7, r2
 800837e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8008382:	9208      	str	r2, [sp, #32]
 8008384:	e7b5      	b.n	80082f2 <_strtod_l+0x2ba>
 8008386:	2a6e      	cmp	r2, #110	; 0x6e
 8008388:	e7d9      	b.n	800833e <_strtod_l+0x306>
 800838a:	498b      	ldr	r1, [pc, #556]	; (80085b8 <_strtod_l+0x580>)
 800838c:	a815      	add	r0, sp, #84	; 0x54
 800838e:	f001 f9f3 	bl	8009778 <__match>
 8008392:	2800      	cmp	r0, #0
 8008394:	f43f aea8 	beq.w	80080e8 <_strtod_l+0xb0>
 8008398:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800839a:	4988      	ldr	r1, [pc, #544]	; (80085bc <_strtod_l+0x584>)
 800839c:	3b01      	subs	r3, #1
 800839e:	a815      	add	r0, sp, #84	; 0x54
 80083a0:	9315      	str	r3, [sp, #84]	; 0x54
 80083a2:	f001 f9e9 	bl	8009778 <__match>
 80083a6:	b910      	cbnz	r0, 80083ae <_strtod_l+0x376>
 80083a8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80083aa:	3301      	adds	r3, #1
 80083ac:	9315      	str	r3, [sp, #84]	; 0x54
 80083ae:	f8df 921c 	ldr.w	r9, [pc, #540]	; 80085cc <_strtod_l+0x594>
 80083b2:	f04f 0800 	mov.w	r8, #0
 80083b6:	e67a      	b.n	80080ae <_strtod_l+0x76>
 80083b8:	4881      	ldr	r0, [pc, #516]	; (80085c0 <_strtod_l+0x588>)
 80083ba:	f000 fef9 	bl	80091b0 <nan>
 80083be:	ec59 8b10 	vmov	r8, r9, d0
 80083c2:	e674      	b.n	80080ae <_strtod_l+0x76>
 80083c4:	9b05      	ldr	r3, [sp, #20]
 80083c6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80083c8:	1afb      	subs	r3, r7, r3
 80083ca:	f1bb 0f00 	cmp.w	fp, #0
 80083ce:	bf08      	it	eq
 80083d0:	46b3      	moveq	fp, r6
 80083d2:	2e10      	cmp	r6, #16
 80083d4:	9308      	str	r3, [sp, #32]
 80083d6:	4635      	mov	r5, r6
 80083d8:	bfa8      	it	ge
 80083da:	2510      	movge	r5, #16
 80083dc:	f7f8 f892 	bl	8000504 <__aeabi_ui2d>
 80083e0:	2e09      	cmp	r6, #9
 80083e2:	4680      	mov	r8, r0
 80083e4:	4689      	mov	r9, r1
 80083e6:	dd13      	ble.n	8008410 <_strtod_l+0x3d8>
 80083e8:	4b76      	ldr	r3, [pc, #472]	; (80085c4 <_strtod_l+0x58c>)
 80083ea:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80083ee:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80083f2:	f7f8 f901 	bl	80005f8 <__aeabi_dmul>
 80083f6:	4680      	mov	r8, r0
 80083f8:	4650      	mov	r0, sl
 80083fa:	4689      	mov	r9, r1
 80083fc:	f7f8 f882 	bl	8000504 <__aeabi_ui2d>
 8008400:	4602      	mov	r2, r0
 8008402:	460b      	mov	r3, r1
 8008404:	4640      	mov	r0, r8
 8008406:	4649      	mov	r1, r9
 8008408:	f7f7 ff40 	bl	800028c <__adddf3>
 800840c:	4680      	mov	r8, r0
 800840e:	4689      	mov	r9, r1
 8008410:	2e0f      	cmp	r6, #15
 8008412:	dc38      	bgt.n	8008486 <_strtod_l+0x44e>
 8008414:	9b08      	ldr	r3, [sp, #32]
 8008416:	2b00      	cmp	r3, #0
 8008418:	f43f ae49 	beq.w	80080ae <_strtod_l+0x76>
 800841c:	dd24      	ble.n	8008468 <_strtod_l+0x430>
 800841e:	2b16      	cmp	r3, #22
 8008420:	dc0b      	bgt.n	800843a <_strtod_l+0x402>
 8008422:	4968      	ldr	r1, [pc, #416]	; (80085c4 <_strtod_l+0x58c>)
 8008424:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008428:	e9d1 0100 	ldrd	r0, r1, [r1]
 800842c:	4642      	mov	r2, r8
 800842e:	464b      	mov	r3, r9
 8008430:	f7f8 f8e2 	bl	80005f8 <__aeabi_dmul>
 8008434:	4680      	mov	r8, r0
 8008436:	4689      	mov	r9, r1
 8008438:	e639      	b.n	80080ae <_strtod_l+0x76>
 800843a:	9a08      	ldr	r2, [sp, #32]
 800843c:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8008440:	4293      	cmp	r3, r2
 8008442:	db20      	blt.n	8008486 <_strtod_l+0x44e>
 8008444:	4c5f      	ldr	r4, [pc, #380]	; (80085c4 <_strtod_l+0x58c>)
 8008446:	f1c6 060f 	rsb	r6, r6, #15
 800844a:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800844e:	4642      	mov	r2, r8
 8008450:	464b      	mov	r3, r9
 8008452:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008456:	f7f8 f8cf 	bl	80005f8 <__aeabi_dmul>
 800845a:	9b08      	ldr	r3, [sp, #32]
 800845c:	1b9e      	subs	r6, r3, r6
 800845e:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8008462:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008466:	e7e3      	b.n	8008430 <_strtod_l+0x3f8>
 8008468:	9b08      	ldr	r3, [sp, #32]
 800846a:	3316      	adds	r3, #22
 800846c:	db0b      	blt.n	8008486 <_strtod_l+0x44e>
 800846e:	9b05      	ldr	r3, [sp, #20]
 8008470:	1bdf      	subs	r7, r3, r7
 8008472:	4b54      	ldr	r3, [pc, #336]	; (80085c4 <_strtod_l+0x58c>)
 8008474:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8008478:	e9d7 2300 	ldrd	r2, r3, [r7]
 800847c:	4640      	mov	r0, r8
 800847e:	4649      	mov	r1, r9
 8008480:	f7f8 f9e4 	bl	800084c <__aeabi_ddiv>
 8008484:	e7d6      	b.n	8008434 <_strtod_l+0x3fc>
 8008486:	9b08      	ldr	r3, [sp, #32]
 8008488:	1b75      	subs	r5, r6, r5
 800848a:	441d      	add	r5, r3
 800848c:	2d00      	cmp	r5, #0
 800848e:	dd70      	ble.n	8008572 <_strtod_l+0x53a>
 8008490:	f015 030f 	ands.w	r3, r5, #15
 8008494:	d00a      	beq.n	80084ac <_strtod_l+0x474>
 8008496:	494b      	ldr	r1, [pc, #300]	; (80085c4 <_strtod_l+0x58c>)
 8008498:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800849c:	4642      	mov	r2, r8
 800849e:	464b      	mov	r3, r9
 80084a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80084a4:	f7f8 f8a8 	bl	80005f8 <__aeabi_dmul>
 80084a8:	4680      	mov	r8, r0
 80084aa:	4689      	mov	r9, r1
 80084ac:	f035 050f 	bics.w	r5, r5, #15
 80084b0:	d04d      	beq.n	800854e <_strtod_l+0x516>
 80084b2:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 80084b6:	dd22      	ble.n	80084fe <_strtod_l+0x4c6>
 80084b8:	2500      	movs	r5, #0
 80084ba:	46ab      	mov	fp, r5
 80084bc:	9509      	str	r5, [sp, #36]	; 0x24
 80084be:	9505      	str	r5, [sp, #20]
 80084c0:	2322      	movs	r3, #34	; 0x22
 80084c2:	f8df 9108 	ldr.w	r9, [pc, #264]	; 80085cc <_strtod_l+0x594>
 80084c6:	6023      	str	r3, [r4, #0]
 80084c8:	f04f 0800 	mov.w	r8, #0
 80084cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	f43f aded 	beq.w	80080ae <_strtod_l+0x76>
 80084d4:	9916      	ldr	r1, [sp, #88]	; 0x58
 80084d6:	4620      	mov	r0, r4
 80084d8:	f7ff f924 	bl	8007724 <_Bfree>
 80084dc:	9905      	ldr	r1, [sp, #20]
 80084de:	4620      	mov	r0, r4
 80084e0:	f7ff f920 	bl	8007724 <_Bfree>
 80084e4:	4659      	mov	r1, fp
 80084e6:	4620      	mov	r0, r4
 80084e8:	f7ff f91c 	bl	8007724 <_Bfree>
 80084ec:	9909      	ldr	r1, [sp, #36]	; 0x24
 80084ee:	4620      	mov	r0, r4
 80084f0:	f7ff f918 	bl	8007724 <_Bfree>
 80084f4:	4629      	mov	r1, r5
 80084f6:	4620      	mov	r0, r4
 80084f8:	f7ff f914 	bl	8007724 <_Bfree>
 80084fc:	e5d7      	b.n	80080ae <_strtod_l+0x76>
 80084fe:	4b32      	ldr	r3, [pc, #200]	; (80085c8 <_strtod_l+0x590>)
 8008500:	9304      	str	r3, [sp, #16]
 8008502:	2300      	movs	r3, #0
 8008504:	112d      	asrs	r5, r5, #4
 8008506:	4640      	mov	r0, r8
 8008508:	4649      	mov	r1, r9
 800850a:	469a      	mov	sl, r3
 800850c:	2d01      	cmp	r5, #1
 800850e:	dc21      	bgt.n	8008554 <_strtod_l+0x51c>
 8008510:	b10b      	cbz	r3, 8008516 <_strtod_l+0x4de>
 8008512:	4680      	mov	r8, r0
 8008514:	4689      	mov	r9, r1
 8008516:	492c      	ldr	r1, [pc, #176]	; (80085c8 <_strtod_l+0x590>)
 8008518:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800851c:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8008520:	4642      	mov	r2, r8
 8008522:	464b      	mov	r3, r9
 8008524:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008528:	f7f8 f866 	bl	80005f8 <__aeabi_dmul>
 800852c:	4b27      	ldr	r3, [pc, #156]	; (80085cc <_strtod_l+0x594>)
 800852e:	460a      	mov	r2, r1
 8008530:	400b      	ands	r3, r1
 8008532:	4927      	ldr	r1, [pc, #156]	; (80085d0 <_strtod_l+0x598>)
 8008534:	428b      	cmp	r3, r1
 8008536:	4680      	mov	r8, r0
 8008538:	d8be      	bhi.n	80084b8 <_strtod_l+0x480>
 800853a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800853e:	428b      	cmp	r3, r1
 8008540:	bf86      	itte	hi
 8008542:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 80085d4 <_strtod_l+0x59c>
 8008546:	f04f 38ff 	movhi.w	r8, #4294967295
 800854a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800854e:	2300      	movs	r3, #0
 8008550:	9304      	str	r3, [sp, #16]
 8008552:	e07b      	b.n	800864c <_strtod_l+0x614>
 8008554:	07ea      	lsls	r2, r5, #31
 8008556:	d505      	bpl.n	8008564 <_strtod_l+0x52c>
 8008558:	9b04      	ldr	r3, [sp, #16]
 800855a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800855e:	f7f8 f84b 	bl	80005f8 <__aeabi_dmul>
 8008562:	2301      	movs	r3, #1
 8008564:	9a04      	ldr	r2, [sp, #16]
 8008566:	3208      	adds	r2, #8
 8008568:	f10a 0a01 	add.w	sl, sl, #1
 800856c:	106d      	asrs	r5, r5, #1
 800856e:	9204      	str	r2, [sp, #16]
 8008570:	e7cc      	b.n	800850c <_strtod_l+0x4d4>
 8008572:	d0ec      	beq.n	800854e <_strtod_l+0x516>
 8008574:	426d      	negs	r5, r5
 8008576:	f015 020f 	ands.w	r2, r5, #15
 800857a:	d00a      	beq.n	8008592 <_strtod_l+0x55a>
 800857c:	4b11      	ldr	r3, [pc, #68]	; (80085c4 <_strtod_l+0x58c>)
 800857e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008582:	4640      	mov	r0, r8
 8008584:	4649      	mov	r1, r9
 8008586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800858a:	f7f8 f95f 	bl	800084c <__aeabi_ddiv>
 800858e:	4680      	mov	r8, r0
 8008590:	4689      	mov	r9, r1
 8008592:	112d      	asrs	r5, r5, #4
 8008594:	d0db      	beq.n	800854e <_strtod_l+0x516>
 8008596:	2d1f      	cmp	r5, #31
 8008598:	dd1e      	ble.n	80085d8 <_strtod_l+0x5a0>
 800859a:	2500      	movs	r5, #0
 800859c:	46ab      	mov	fp, r5
 800859e:	9509      	str	r5, [sp, #36]	; 0x24
 80085a0:	9505      	str	r5, [sp, #20]
 80085a2:	2322      	movs	r3, #34	; 0x22
 80085a4:	f04f 0800 	mov.w	r8, #0
 80085a8:	f04f 0900 	mov.w	r9, #0
 80085ac:	6023      	str	r3, [r4, #0]
 80085ae:	e78d      	b.n	80084cc <_strtod_l+0x494>
 80085b0:	0800a115 	.word	0x0800a115
 80085b4:	0800a33c 	.word	0x0800a33c
 80085b8:	0800a10d 	.word	0x0800a10d
 80085bc:	0800a144 	.word	0x0800a144
 80085c0:	0800a4cd 	.word	0x0800a4cd
 80085c4:	0800a250 	.word	0x0800a250
 80085c8:	0800a228 	.word	0x0800a228
 80085cc:	7ff00000 	.word	0x7ff00000
 80085d0:	7ca00000 	.word	0x7ca00000
 80085d4:	7fefffff 	.word	0x7fefffff
 80085d8:	f015 0310 	ands.w	r3, r5, #16
 80085dc:	bf18      	it	ne
 80085de:	236a      	movne	r3, #106	; 0x6a
 80085e0:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 8008984 <_strtod_l+0x94c>
 80085e4:	9304      	str	r3, [sp, #16]
 80085e6:	4640      	mov	r0, r8
 80085e8:	4649      	mov	r1, r9
 80085ea:	2300      	movs	r3, #0
 80085ec:	07ea      	lsls	r2, r5, #31
 80085ee:	d504      	bpl.n	80085fa <_strtod_l+0x5c2>
 80085f0:	e9da 2300 	ldrd	r2, r3, [sl]
 80085f4:	f7f8 f800 	bl	80005f8 <__aeabi_dmul>
 80085f8:	2301      	movs	r3, #1
 80085fa:	106d      	asrs	r5, r5, #1
 80085fc:	f10a 0a08 	add.w	sl, sl, #8
 8008600:	d1f4      	bne.n	80085ec <_strtod_l+0x5b4>
 8008602:	b10b      	cbz	r3, 8008608 <_strtod_l+0x5d0>
 8008604:	4680      	mov	r8, r0
 8008606:	4689      	mov	r9, r1
 8008608:	9b04      	ldr	r3, [sp, #16]
 800860a:	b1bb      	cbz	r3, 800863c <_strtod_l+0x604>
 800860c:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8008610:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008614:	2b00      	cmp	r3, #0
 8008616:	4649      	mov	r1, r9
 8008618:	dd10      	ble.n	800863c <_strtod_l+0x604>
 800861a:	2b1f      	cmp	r3, #31
 800861c:	f340 811e 	ble.w	800885c <_strtod_l+0x824>
 8008620:	2b34      	cmp	r3, #52	; 0x34
 8008622:	bfde      	ittt	le
 8008624:	f04f 33ff 	movle.w	r3, #4294967295
 8008628:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800862c:	4093      	lslle	r3, r2
 800862e:	f04f 0800 	mov.w	r8, #0
 8008632:	bfcc      	ite	gt
 8008634:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8008638:	ea03 0901 	andle.w	r9, r3, r1
 800863c:	2200      	movs	r2, #0
 800863e:	2300      	movs	r3, #0
 8008640:	4640      	mov	r0, r8
 8008642:	4649      	mov	r1, r9
 8008644:	f7f8 fa40 	bl	8000ac8 <__aeabi_dcmpeq>
 8008648:	2800      	cmp	r0, #0
 800864a:	d1a6      	bne.n	800859a <_strtod_l+0x562>
 800864c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800864e:	9300      	str	r3, [sp, #0]
 8008650:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008652:	4633      	mov	r3, r6
 8008654:	465a      	mov	r2, fp
 8008656:	4620      	mov	r0, r4
 8008658:	f7ff f8cc 	bl	80077f4 <__s2b>
 800865c:	9009      	str	r0, [sp, #36]	; 0x24
 800865e:	2800      	cmp	r0, #0
 8008660:	f43f af2a 	beq.w	80084b8 <_strtod_l+0x480>
 8008664:	9a08      	ldr	r2, [sp, #32]
 8008666:	9b05      	ldr	r3, [sp, #20]
 8008668:	2a00      	cmp	r2, #0
 800866a:	eba3 0307 	sub.w	r3, r3, r7
 800866e:	bfa8      	it	ge
 8008670:	2300      	movge	r3, #0
 8008672:	930c      	str	r3, [sp, #48]	; 0x30
 8008674:	2500      	movs	r5, #0
 8008676:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800867a:	9312      	str	r3, [sp, #72]	; 0x48
 800867c:	46ab      	mov	fp, r5
 800867e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008680:	4620      	mov	r0, r4
 8008682:	6859      	ldr	r1, [r3, #4]
 8008684:	f7ff f80e 	bl	80076a4 <_Balloc>
 8008688:	9005      	str	r0, [sp, #20]
 800868a:	2800      	cmp	r0, #0
 800868c:	f43f af18 	beq.w	80084c0 <_strtod_l+0x488>
 8008690:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008692:	691a      	ldr	r2, [r3, #16]
 8008694:	3202      	adds	r2, #2
 8008696:	f103 010c 	add.w	r1, r3, #12
 800869a:	0092      	lsls	r2, r2, #2
 800869c:	300c      	adds	r0, #12
 800869e:	f7fe f870 	bl	8006782 <memcpy>
 80086a2:	ec49 8b10 	vmov	d0, r8, r9
 80086a6:	aa18      	add	r2, sp, #96	; 0x60
 80086a8:	a917      	add	r1, sp, #92	; 0x5c
 80086aa:	4620      	mov	r0, r4
 80086ac:	f7ff fbd6 	bl	8007e5c <__d2b>
 80086b0:	ec49 8b18 	vmov	d8, r8, r9
 80086b4:	9016      	str	r0, [sp, #88]	; 0x58
 80086b6:	2800      	cmp	r0, #0
 80086b8:	f43f af02 	beq.w	80084c0 <_strtod_l+0x488>
 80086bc:	2101      	movs	r1, #1
 80086be:	4620      	mov	r0, r4
 80086c0:	f7ff f930 	bl	8007924 <__i2b>
 80086c4:	4683      	mov	fp, r0
 80086c6:	2800      	cmp	r0, #0
 80086c8:	f43f aefa 	beq.w	80084c0 <_strtod_l+0x488>
 80086cc:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80086ce:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80086d0:	2e00      	cmp	r6, #0
 80086d2:	bfab      	itete	ge
 80086d4:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 80086d6:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 80086d8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80086da:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 80086de:	bfac      	ite	ge
 80086e0:	eb06 0a03 	addge.w	sl, r6, r3
 80086e4:	1b9f      	sublt	r7, r3, r6
 80086e6:	9b04      	ldr	r3, [sp, #16]
 80086e8:	1af6      	subs	r6, r6, r3
 80086ea:	4416      	add	r6, r2
 80086ec:	4ba0      	ldr	r3, [pc, #640]	; (8008970 <_strtod_l+0x938>)
 80086ee:	3e01      	subs	r6, #1
 80086f0:	429e      	cmp	r6, r3
 80086f2:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80086f6:	f280 80c4 	bge.w	8008882 <_strtod_l+0x84a>
 80086fa:	1b9b      	subs	r3, r3, r6
 80086fc:	2b1f      	cmp	r3, #31
 80086fe:	eba2 0203 	sub.w	r2, r2, r3
 8008702:	f04f 0101 	mov.w	r1, #1
 8008706:	f300 80b0 	bgt.w	800886a <_strtod_l+0x832>
 800870a:	fa01 f303 	lsl.w	r3, r1, r3
 800870e:	930e      	str	r3, [sp, #56]	; 0x38
 8008710:	2300      	movs	r3, #0
 8008712:	930d      	str	r3, [sp, #52]	; 0x34
 8008714:	eb0a 0602 	add.w	r6, sl, r2
 8008718:	9b04      	ldr	r3, [sp, #16]
 800871a:	45b2      	cmp	sl, r6
 800871c:	4417      	add	r7, r2
 800871e:	441f      	add	r7, r3
 8008720:	4653      	mov	r3, sl
 8008722:	bfa8      	it	ge
 8008724:	4633      	movge	r3, r6
 8008726:	42bb      	cmp	r3, r7
 8008728:	bfa8      	it	ge
 800872a:	463b      	movge	r3, r7
 800872c:	2b00      	cmp	r3, #0
 800872e:	bfc2      	ittt	gt
 8008730:	1af6      	subgt	r6, r6, r3
 8008732:	1aff      	subgt	r7, r7, r3
 8008734:	ebaa 0a03 	subgt.w	sl, sl, r3
 8008738:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800873a:	2b00      	cmp	r3, #0
 800873c:	dd17      	ble.n	800876e <_strtod_l+0x736>
 800873e:	4659      	mov	r1, fp
 8008740:	461a      	mov	r2, r3
 8008742:	4620      	mov	r0, r4
 8008744:	f7ff f9ae 	bl	8007aa4 <__pow5mult>
 8008748:	4683      	mov	fp, r0
 800874a:	2800      	cmp	r0, #0
 800874c:	f43f aeb8 	beq.w	80084c0 <_strtod_l+0x488>
 8008750:	4601      	mov	r1, r0
 8008752:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008754:	4620      	mov	r0, r4
 8008756:	f7ff f8fb 	bl	8007950 <__multiply>
 800875a:	900b      	str	r0, [sp, #44]	; 0x2c
 800875c:	2800      	cmp	r0, #0
 800875e:	f43f aeaf 	beq.w	80084c0 <_strtod_l+0x488>
 8008762:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008764:	4620      	mov	r0, r4
 8008766:	f7fe ffdd 	bl	8007724 <_Bfree>
 800876a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800876c:	9316      	str	r3, [sp, #88]	; 0x58
 800876e:	2e00      	cmp	r6, #0
 8008770:	f300 808c 	bgt.w	800888c <_strtod_l+0x854>
 8008774:	9b08      	ldr	r3, [sp, #32]
 8008776:	2b00      	cmp	r3, #0
 8008778:	dd08      	ble.n	800878c <_strtod_l+0x754>
 800877a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800877c:	9905      	ldr	r1, [sp, #20]
 800877e:	4620      	mov	r0, r4
 8008780:	f7ff f990 	bl	8007aa4 <__pow5mult>
 8008784:	9005      	str	r0, [sp, #20]
 8008786:	2800      	cmp	r0, #0
 8008788:	f43f ae9a 	beq.w	80084c0 <_strtod_l+0x488>
 800878c:	2f00      	cmp	r7, #0
 800878e:	dd08      	ble.n	80087a2 <_strtod_l+0x76a>
 8008790:	9905      	ldr	r1, [sp, #20]
 8008792:	463a      	mov	r2, r7
 8008794:	4620      	mov	r0, r4
 8008796:	f7ff f9df 	bl	8007b58 <__lshift>
 800879a:	9005      	str	r0, [sp, #20]
 800879c:	2800      	cmp	r0, #0
 800879e:	f43f ae8f 	beq.w	80084c0 <_strtod_l+0x488>
 80087a2:	f1ba 0f00 	cmp.w	sl, #0
 80087a6:	dd08      	ble.n	80087ba <_strtod_l+0x782>
 80087a8:	4659      	mov	r1, fp
 80087aa:	4652      	mov	r2, sl
 80087ac:	4620      	mov	r0, r4
 80087ae:	f7ff f9d3 	bl	8007b58 <__lshift>
 80087b2:	4683      	mov	fp, r0
 80087b4:	2800      	cmp	r0, #0
 80087b6:	f43f ae83 	beq.w	80084c0 <_strtod_l+0x488>
 80087ba:	9a05      	ldr	r2, [sp, #20]
 80087bc:	9916      	ldr	r1, [sp, #88]	; 0x58
 80087be:	4620      	mov	r0, r4
 80087c0:	f7ff fa52 	bl	8007c68 <__mdiff>
 80087c4:	4605      	mov	r5, r0
 80087c6:	2800      	cmp	r0, #0
 80087c8:	f43f ae7a 	beq.w	80084c0 <_strtod_l+0x488>
 80087cc:	68c3      	ldr	r3, [r0, #12]
 80087ce:	930b      	str	r3, [sp, #44]	; 0x2c
 80087d0:	2300      	movs	r3, #0
 80087d2:	60c3      	str	r3, [r0, #12]
 80087d4:	4659      	mov	r1, fp
 80087d6:	f7ff fa2b 	bl	8007c30 <__mcmp>
 80087da:	2800      	cmp	r0, #0
 80087dc:	da60      	bge.n	80088a0 <_strtod_l+0x868>
 80087de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80087e0:	ea53 0308 	orrs.w	r3, r3, r8
 80087e4:	f040 8084 	bne.w	80088f0 <_strtod_l+0x8b8>
 80087e8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d17f      	bne.n	80088f0 <_strtod_l+0x8b8>
 80087f0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80087f4:	0d1b      	lsrs	r3, r3, #20
 80087f6:	051b      	lsls	r3, r3, #20
 80087f8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80087fc:	d978      	bls.n	80088f0 <_strtod_l+0x8b8>
 80087fe:	696b      	ldr	r3, [r5, #20]
 8008800:	b913      	cbnz	r3, 8008808 <_strtod_l+0x7d0>
 8008802:	692b      	ldr	r3, [r5, #16]
 8008804:	2b01      	cmp	r3, #1
 8008806:	dd73      	ble.n	80088f0 <_strtod_l+0x8b8>
 8008808:	4629      	mov	r1, r5
 800880a:	2201      	movs	r2, #1
 800880c:	4620      	mov	r0, r4
 800880e:	f7ff f9a3 	bl	8007b58 <__lshift>
 8008812:	4659      	mov	r1, fp
 8008814:	4605      	mov	r5, r0
 8008816:	f7ff fa0b 	bl	8007c30 <__mcmp>
 800881a:	2800      	cmp	r0, #0
 800881c:	dd68      	ble.n	80088f0 <_strtod_l+0x8b8>
 800881e:	9904      	ldr	r1, [sp, #16]
 8008820:	4a54      	ldr	r2, [pc, #336]	; (8008974 <_strtod_l+0x93c>)
 8008822:	464b      	mov	r3, r9
 8008824:	2900      	cmp	r1, #0
 8008826:	f000 8084 	beq.w	8008932 <_strtod_l+0x8fa>
 800882a:	ea02 0109 	and.w	r1, r2, r9
 800882e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8008832:	dc7e      	bgt.n	8008932 <_strtod_l+0x8fa>
 8008834:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8008838:	f77f aeb3 	ble.w	80085a2 <_strtod_l+0x56a>
 800883c:	4b4e      	ldr	r3, [pc, #312]	; (8008978 <_strtod_l+0x940>)
 800883e:	4640      	mov	r0, r8
 8008840:	4649      	mov	r1, r9
 8008842:	2200      	movs	r2, #0
 8008844:	f7f7 fed8 	bl	80005f8 <__aeabi_dmul>
 8008848:	4b4a      	ldr	r3, [pc, #296]	; (8008974 <_strtod_l+0x93c>)
 800884a:	400b      	ands	r3, r1
 800884c:	4680      	mov	r8, r0
 800884e:	4689      	mov	r9, r1
 8008850:	2b00      	cmp	r3, #0
 8008852:	f47f ae3f 	bne.w	80084d4 <_strtod_l+0x49c>
 8008856:	2322      	movs	r3, #34	; 0x22
 8008858:	6023      	str	r3, [r4, #0]
 800885a:	e63b      	b.n	80084d4 <_strtod_l+0x49c>
 800885c:	f04f 32ff 	mov.w	r2, #4294967295
 8008860:	fa02 f303 	lsl.w	r3, r2, r3
 8008864:	ea03 0808 	and.w	r8, r3, r8
 8008868:	e6e8      	b.n	800863c <_strtod_l+0x604>
 800886a:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800886e:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8008872:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8008876:	36e2      	adds	r6, #226	; 0xe2
 8008878:	fa01 f306 	lsl.w	r3, r1, r6
 800887c:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8008880:	e748      	b.n	8008714 <_strtod_l+0x6dc>
 8008882:	2100      	movs	r1, #0
 8008884:	2301      	movs	r3, #1
 8008886:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 800888a:	e743      	b.n	8008714 <_strtod_l+0x6dc>
 800888c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800888e:	4632      	mov	r2, r6
 8008890:	4620      	mov	r0, r4
 8008892:	f7ff f961 	bl	8007b58 <__lshift>
 8008896:	9016      	str	r0, [sp, #88]	; 0x58
 8008898:	2800      	cmp	r0, #0
 800889a:	f47f af6b 	bne.w	8008774 <_strtod_l+0x73c>
 800889e:	e60f      	b.n	80084c0 <_strtod_l+0x488>
 80088a0:	46ca      	mov	sl, r9
 80088a2:	d171      	bne.n	8008988 <_strtod_l+0x950>
 80088a4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80088a6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80088aa:	b352      	cbz	r2, 8008902 <_strtod_l+0x8ca>
 80088ac:	4a33      	ldr	r2, [pc, #204]	; (800897c <_strtod_l+0x944>)
 80088ae:	4293      	cmp	r3, r2
 80088b0:	d12a      	bne.n	8008908 <_strtod_l+0x8d0>
 80088b2:	9b04      	ldr	r3, [sp, #16]
 80088b4:	4641      	mov	r1, r8
 80088b6:	b1fb      	cbz	r3, 80088f8 <_strtod_l+0x8c0>
 80088b8:	4b2e      	ldr	r3, [pc, #184]	; (8008974 <_strtod_l+0x93c>)
 80088ba:	ea09 0303 	and.w	r3, r9, r3
 80088be:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80088c2:	f04f 32ff 	mov.w	r2, #4294967295
 80088c6:	d81a      	bhi.n	80088fe <_strtod_l+0x8c6>
 80088c8:	0d1b      	lsrs	r3, r3, #20
 80088ca:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80088ce:	fa02 f303 	lsl.w	r3, r2, r3
 80088d2:	4299      	cmp	r1, r3
 80088d4:	d118      	bne.n	8008908 <_strtod_l+0x8d0>
 80088d6:	4b2a      	ldr	r3, [pc, #168]	; (8008980 <_strtod_l+0x948>)
 80088d8:	459a      	cmp	sl, r3
 80088da:	d102      	bne.n	80088e2 <_strtod_l+0x8aa>
 80088dc:	3101      	adds	r1, #1
 80088de:	f43f adef 	beq.w	80084c0 <_strtod_l+0x488>
 80088e2:	4b24      	ldr	r3, [pc, #144]	; (8008974 <_strtod_l+0x93c>)
 80088e4:	ea0a 0303 	and.w	r3, sl, r3
 80088e8:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 80088ec:	f04f 0800 	mov.w	r8, #0
 80088f0:	9b04      	ldr	r3, [sp, #16]
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d1a2      	bne.n	800883c <_strtod_l+0x804>
 80088f6:	e5ed      	b.n	80084d4 <_strtod_l+0x49c>
 80088f8:	f04f 33ff 	mov.w	r3, #4294967295
 80088fc:	e7e9      	b.n	80088d2 <_strtod_l+0x89a>
 80088fe:	4613      	mov	r3, r2
 8008900:	e7e7      	b.n	80088d2 <_strtod_l+0x89a>
 8008902:	ea53 0308 	orrs.w	r3, r3, r8
 8008906:	d08a      	beq.n	800881e <_strtod_l+0x7e6>
 8008908:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800890a:	b1e3      	cbz	r3, 8008946 <_strtod_l+0x90e>
 800890c:	ea13 0f0a 	tst.w	r3, sl
 8008910:	d0ee      	beq.n	80088f0 <_strtod_l+0x8b8>
 8008912:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008914:	9a04      	ldr	r2, [sp, #16]
 8008916:	4640      	mov	r0, r8
 8008918:	4649      	mov	r1, r9
 800891a:	b1c3      	cbz	r3, 800894e <_strtod_l+0x916>
 800891c:	f7ff fb6f 	bl	8007ffe <sulp>
 8008920:	4602      	mov	r2, r0
 8008922:	460b      	mov	r3, r1
 8008924:	ec51 0b18 	vmov	r0, r1, d8
 8008928:	f7f7 fcb0 	bl	800028c <__adddf3>
 800892c:	4680      	mov	r8, r0
 800892e:	4689      	mov	r9, r1
 8008930:	e7de      	b.n	80088f0 <_strtod_l+0x8b8>
 8008932:	4013      	ands	r3, r2
 8008934:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008938:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800893c:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8008940:	f04f 38ff 	mov.w	r8, #4294967295
 8008944:	e7d4      	b.n	80088f0 <_strtod_l+0x8b8>
 8008946:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008948:	ea13 0f08 	tst.w	r3, r8
 800894c:	e7e0      	b.n	8008910 <_strtod_l+0x8d8>
 800894e:	f7ff fb56 	bl	8007ffe <sulp>
 8008952:	4602      	mov	r2, r0
 8008954:	460b      	mov	r3, r1
 8008956:	ec51 0b18 	vmov	r0, r1, d8
 800895a:	f7f7 fc95 	bl	8000288 <__aeabi_dsub>
 800895e:	2200      	movs	r2, #0
 8008960:	2300      	movs	r3, #0
 8008962:	4680      	mov	r8, r0
 8008964:	4689      	mov	r9, r1
 8008966:	f7f8 f8af 	bl	8000ac8 <__aeabi_dcmpeq>
 800896a:	2800      	cmp	r0, #0
 800896c:	d0c0      	beq.n	80088f0 <_strtod_l+0x8b8>
 800896e:	e618      	b.n	80085a2 <_strtod_l+0x56a>
 8008970:	fffffc02 	.word	0xfffffc02
 8008974:	7ff00000 	.word	0x7ff00000
 8008978:	39500000 	.word	0x39500000
 800897c:	000fffff 	.word	0x000fffff
 8008980:	7fefffff 	.word	0x7fefffff
 8008984:	0800a350 	.word	0x0800a350
 8008988:	4659      	mov	r1, fp
 800898a:	4628      	mov	r0, r5
 800898c:	f7ff fac0 	bl	8007f10 <__ratio>
 8008990:	ec57 6b10 	vmov	r6, r7, d0
 8008994:	ee10 0a10 	vmov	r0, s0
 8008998:	2200      	movs	r2, #0
 800899a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800899e:	4639      	mov	r1, r7
 80089a0:	f7f8 f8a6 	bl	8000af0 <__aeabi_dcmple>
 80089a4:	2800      	cmp	r0, #0
 80089a6:	d071      	beq.n	8008a8c <_strtod_l+0xa54>
 80089a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d17c      	bne.n	8008aa8 <_strtod_l+0xa70>
 80089ae:	f1b8 0f00 	cmp.w	r8, #0
 80089b2:	d15a      	bne.n	8008a6a <_strtod_l+0xa32>
 80089b4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d15d      	bne.n	8008a78 <_strtod_l+0xa40>
 80089bc:	4b90      	ldr	r3, [pc, #576]	; (8008c00 <_strtod_l+0xbc8>)
 80089be:	2200      	movs	r2, #0
 80089c0:	4630      	mov	r0, r6
 80089c2:	4639      	mov	r1, r7
 80089c4:	f7f8 f88a 	bl	8000adc <__aeabi_dcmplt>
 80089c8:	2800      	cmp	r0, #0
 80089ca:	d15c      	bne.n	8008a86 <_strtod_l+0xa4e>
 80089cc:	4630      	mov	r0, r6
 80089ce:	4639      	mov	r1, r7
 80089d0:	4b8c      	ldr	r3, [pc, #560]	; (8008c04 <_strtod_l+0xbcc>)
 80089d2:	2200      	movs	r2, #0
 80089d4:	f7f7 fe10 	bl	80005f8 <__aeabi_dmul>
 80089d8:	4606      	mov	r6, r0
 80089da:	460f      	mov	r7, r1
 80089dc:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80089e0:	9606      	str	r6, [sp, #24]
 80089e2:	9307      	str	r3, [sp, #28]
 80089e4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80089e8:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80089ec:	4b86      	ldr	r3, [pc, #536]	; (8008c08 <_strtod_l+0xbd0>)
 80089ee:	ea0a 0303 	and.w	r3, sl, r3
 80089f2:	930d      	str	r3, [sp, #52]	; 0x34
 80089f4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80089f6:	4b85      	ldr	r3, [pc, #532]	; (8008c0c <_strtod_l+0xbd4>)
 80089f8:	429a      	cmp	r2, r3
 80089fa:	f040 8090 	bne.w	8008b1e <_strtod_l+0xae6>
 80089fe:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8008a02:	ec49 8b10 	vmov	d0, r8, r9
 8008a06:	f7ff f9b9 	bl	8007d7c <__ulp>
 8008a0a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008a0e:	ec51 0b10 	vmov	r0, r1, d0
 8008a12:	f7f7 fdf1 	bl	80005f8 <__aeabi_dmul>
 8008a16:	4642      	mov	r2, r8
 8008a18:	464b      	mov	r3, r9
 8008a1a:	f7f7 fc37 	bl	800028c <__adddf3>
 8008a1e:	460b      	mov	r3, r1
 8008a20:	4979      	ldr	r1, [pc, #484]	; (8008c08 <_strtod_l+0xbd0>)
 8008a22:	4a7b      	ldr	r2, [pc, #492]	; (8008c10 <_strtod_l+0xbd8>)
 8008a24:	4019      	ands	r1, r3
 8008a26:	4291      	cmp	r1, r2
 8008a28:	4680      	mov	r8, r0
 8008a2a:	d944      	bls.n	8008ab6 <_strtod_l+0xa7e>
 8008a2c:	ee18 2a90 	vmov	r2, s17
 8008a30:	4b78      	ldr	r3, [pc, #480]	; (8008c14 <_strtod_l+0xbdc>)
 8008a32:	429a      	cmp	r2, r3
 8008a34:	d104      	bne.n	8008a40 <_strtod_l+0xa08>
 8008a36:	ee18 3a10 	vmov	r3, s16
 8008a3a:	3301      	adds	r3, #1
 8008a3c:	f43f ad40 	beq.w	80084c0 <_strtod_l+0x488>
 8008a40:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 8008c14 <_strtod_l+0xbdc>
 8008a44:	f04f 38ff 	mov.w	r8, #4294967295
 8008a48:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008a4a:	4620      	mov	r0, r4
 8008a4c:	f7fe fe6a 	bl	8007724 <_Bfree>
 8008a50:	9905      	ldr	r1, [sp, #20]
 8008a52:	4620      	mov	r0, r4
 8008a54:	f7fe fe66 	bl	8007724 <_Bfree>
 8008a58:	4659      	mov	r1, fp
 8008a5a:	4620      	mov	r0, r4
 8008a5c:	f7fe fe62 	bl	8007724 <_Bfree>
 8008a60:	4629      	mov	r1, r5
 8008a62:	4620      	mov	r0, r4
 8008a64:	f7fe fe5e 	bl	8007724 <_Bfree>
 8008a68:	e609      	b.n	800867e <_strtod_l+0x646>
 8008a6a:	f1b8 0f01 	cmp.w	r8, #1
 8008a6e:	d103      	bne.n	8008a78 <_strtod_l+0xa40>
 8008a70:	f1b9 0f00 	cmp.w	r9, #0
 8008a74:	f43f ad95 	beq.w	80085a2 <_strtod_l+0x56a>
 8008a78:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8008bd0 <_strtod_l+0xb98>
 8008a7c:	4f60      	ldr	r7, [pc, #384]	; (8008c00 <_strtod_l+0xbc8>)
 8008a7e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008a82:	2600      	movs	r6, #0
 8008a84:	e7ae      	b.n	80089e4 <_strtod_l+0x9ac>
 8008a86:	4f5f      	ldr	r7, [pc, #380]	; (8008c04 <_strtod_l+0xbcc>)
 8008a88:	2600      	movs	r6, #0
 8008a8a:	e7a7      	b.n	80089dc <_strtod_l+0x9a4>
 8008a8c:	4b5d      	ldr	r3, [pc, #372]	; (8008c04 <_strtod_l+0xbcc>)
 8008a8e:	4630      	mov	r0, r6
 8008a90:	4639      	mov	r1, r7
 8008a92:	2200      	movs	r2, #0
 8008a94:	f7f7 fdb0 	bl	80005f8 <__aeabi_dmul>
 8008a98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a9a:	4606      	mov	r6, r0
 8008a9c:	460f      	mov	r7, r1
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d09c      	beq.n	80089dc <_strtod_l+0x9a4>
 8008aa2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8008aa6:	e79d      	b.n	80089e4 <_strtod_l+0x9ac>
 8008aa8:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8008bd8 <_strtod_l+0xba0>
 8008aac:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008ab0:	ec57 6b17 	vmov	r6, r7, d7
 8008ab4:	e796      	b.n	80089e4 <_strtod_l+0x9ac>
 8008ab6:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8008aba:	9b04      	ldr	r3, [sp, #16]
 8008abc:	46ca      	mov	sl, r9
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d1c2      	bne.n	8008a48 <_strtod_l+0xa10>
 8008ac2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008ac6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008ac8:	0d1b      	lsrs	r3, r3, #20
 8008aca:	051b      	lsls	r3, r3, #20
 8008acc:	429a      	cmp	r2, r3
 8008ace:	d1bb      	bne.n	8008a48 <_strtod_l+0xa10>
 8008ad0:	4630      	mov	r0, r6
 8008ad2:	4639      	mov	r1, r7
 8008ad4:	f7f8 f8f0 	bl	8000cb8 <__aeabi_d2lz>
 8008ad8:	f7f7 fd60 	bl	800059c <__aeabi_l2d>
 8008adc:	4602      	mov	r2, r0
 8008ade:	460b      	mov	r3, r1
 8008ae0:	4630      	mov	r0, r6
 8008ae2:	4639      	mov	r1, r7
 8008ae4:	f7f7 fbd0 	bl	8000288 <__aeabi_dsub>
 8008ae8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008aea:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008aee:	ea43 0308 	orr.w	r3, r3, r8
 8008af2:	4313      	orrs	r3, r2
 8008af4:	4606      	mov	r6, r0
 8008af6:	460f      	mov	r7, r1
 8008af8:	d054      	beq.n	8008ba4 <_strtod_l+0xb6c>
 8008afa:	a339      	add	r3, pc, #228	; (adr r3, 8008be0 <_strtod_l+0xba8>)
 8008afc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b00:	f7f7 ffec 	bl	8000adc <__aeabi_dcmplt>
 8008b04:	2800      	cmp	r0, #0
 8008b06:	f47f ace5 	bne.w	80084d4 <_strtod_l+0x49c>
 8008b0a:	a337      	add	r3, pc, #220	; (adr r3, 8008be8 <_strtod_l+0xbb0>)
 8008b0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b10:	4630      	mov	r0, r6
 8008b12:	4639      	mov	r1, r7
 8008b14:	f7f8 f800 	bl	8000b18 <__aeabi_dcmpgt>
 8008b18:	2800      	cmp	r0, #0
 8008b1a:	d095      	beq.n	8008a48 <_strtod_l+0xa10>
 8008b1c:	e4da      	b.n	80084d4 <_strtod_l+0x49c>
 8008b1e:	9b04      	ldr	r3, [sp, #16]
 8008b20:	b333      	cbz	r3, 8008b70 <_strtod_l+0xb38>
 8008b22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008b24:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008b28:	d822      	bhi.n	8008b70 <_strtod_l+0xb38>
 8008b2a:	a331      	add	r3, pc, #196	; (adr r3, 8008bf0 <_strtod_l+0xbb8>)
 8008b2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b30:	4630      	mov	r0, r6
 8008b32:	4639      	mov	r1, r7
 8008b34:	f7f7 ffdc 	bl	8000af0 <__aeabi_dcmple>
 8008b38:	b1a0      	cbz	r0, 8008b64 <_strtod_l+0xb2c>
 8008b3a:	4639      	mov	r1, r7
 8008b3c:	4630      	mov	r0, r6
 8008b3e:	f7f8 f833 	bl	8000ba8 <__aeabi_d2uiz>
 8008b42:	2801      	cmp	r0, #1
 8008b44:	bf38      	it	cc
 8008b46:	2001      	movcc	r0, #1
 8008b48:	f7f7 fcdc 	bl	8000504 <__aeabi_ui2d>
 8008b4c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b4e:	4606      	mov	r6, r0
 8008b50:	460f      	mov	r7, r1
 8008b52:	bb23      	cbnz	r3, 8008b9e <_strtod_l+0xb66>
 8008b54:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008b58:	9010      	str	r0, [sp, #64]	; 0x40
 8008b5a:	9311      	str	r3, [sp, #68]	; 0x44
 8008b5c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008b60:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8008b64:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008b66:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008b68:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8008b6c:	1a9b      	subs	r3, r3, r2
 8008b6e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008b70:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8008b74:	eeb0 0a48 	vmov.f32	s0, s16
 8008b78:	eef0 0a68 	vmov.f32	s1, s17
 8008b7c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8008b80:	f7ff f8fc 	bl	8007d7c <__ulp>
 8008b84:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8008b88:	ec53 2b10 	vmov	r2, r3, d0
 8008b8c:	f7f7 fd34 	bl	80005f8 <__aeabi_dmul>
 8008b90:	ec53 2b18 	vmov	r2, r3, d8
 8008b94:	f7f7 fb7a 	bl	800028c <__adddf3>
 8008b98:	4680      	mov	r8, r0
 8008b9a:	4689      	mov	r9, r1
 8008b9c:	e78d      	b.n	8008aba <_strtod_l+0xa82>
 8008b9e:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8008ba2:	e7db      	b.n	8008b5c <_strtod_l+0xb24>
 8008ba4:	a314      	add	r3, pc, #80	; (adr r3, 8008bf8 <_strtod_l+0xbc0>)
 8008ba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008baa:	f7f7 ff97 	bl	8000adc <__aeabi_dcmplt>
 8008bae:	e7b3      	b.n	8008b18 <_strtod_l+0xae0>
 8008bb0:	2300      	movs	r3, #0
 8008bb2:	930a      	str	r3, [sp, #40]	; 0x28
 8008bb4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008bb6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008bb8:	6013      	str	r3, [r2, #0]
 8008bba:	f7ff ba7c 	b.w	80080b6 <_strtod_l+0x7e>
 8008bbe:	2a65      	cmp	r2, #101	; 0x65
 8008bc0:	f43f ab75 	beq.w	80082ae <_strtod_l+0x276>
 8008bc4:	2a45      	cmp	r2, #69	; 0x45
 8008bc6:	f43f ab72 	beq.w	80082ae <_strtod_l+0x276>
 8008bca:	2301      	movs	r3, #1
 8008bcc:	f7ff bbaa 	b.w	8008324 <_strtod_l+0x2ec>
 8008bd0:	00000000 	.word	0x00000000
 8008bd4:	bff00000 	.word	0xbff00000
 8008bd8:	00000000 	.word	0x00000000
 8008bdc:	3ff00000 	.word	0x3ff00000
 8008be0:	94a03595 	.word	0x94a03595
 8008be4:	3fdfffff 	.word	0x3fdfffff
 8008be8:	35afe535 	.word	0x35afe535
 8008bec:	3fe00000 	.word	0x3fe00000
 8008bf0:	ffc00000 	.word	0xffc00000
 8008bf4:	41dfffff 	.word	0x41dfffff
 8008bf8:	94a03595 	.word	0x94a03595
 8008bfc:	3fcfffff 	.word	0x3fcfffff
 8008c00:	3ff00000 	.word	0x3ff00000
 8008c04:	3fe00000 	.word	0x3fe00000
 8008c08:	7ff00000 	.word	0x7ff00000
 8008c0c:	7fe00000 	.word	0x7fe00000
 8008c10:	7c9fffff 	.word	0x7c9fffff
 8008c14:	7fefffff 	.word	0x7fefffff

08008c18 <_strtod_r>:
 8008c18:	4b01      	ldr	r3, [pc, #4]	; (8008c20 <_strtod_r+0x8>)
 8008c1a:	f7ff ba0d 	b.w	8008038 <_strtod_l>
 8008c1e:	bf00      	nop
 8008c20:	20000068 	.word	0x20000068

08008c24 <_strtol_l.constprop.0>:
 8008c24:	2b01      	cmp	r3, #1
 8008c26:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c2a:	d001      	beq.n	8008c30 <_strtol_l.constprop.0+0xc>
 8008c2c:	2b24      	cmp	r3, #36	; 0x24
 8008c2e:	d906      	bls.n	8008c3e <_strtol_l.constprop.0+0x1a>
 8008c30:	f7fd fd7a 	bl	8006728 <__errno>
 8008c34:	2316      	movs	r3, #22
 8008c36:	6003      	str	r3, [r0, #0]
 8008c38:	2000      	movs	r0, #0
 8008c3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c3e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8008d24 <_strtol_l.constprop.0+0x100>
 8008c42:	460d      	mov	r5, r1
 8008c44:	462e      	mov	r6, r5
 8008c46:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008c4a:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8008c4e:	f017 0708 	ands.w	r7, r7, #8
 8008c52:	d1f7      	bne.n	8008c44 <_strtol_l.constprop.0+0x20>
 8008c54:	2c2d      	cmp	r4, #45	; 0x2d
 8008c56:	d132      	bne.n	8008cbe <_strtol_l.constprop.0+0x9a>
 8008c58:	782c      	ldrb	r4, [r5, #0]
 8008c5a:	2701      	movs	r7, #1
 8008c5c:	1cb5      	adds	r5, r6, #2
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d05b      	beq.n	8008d1a <_strtol_l.constprop.0+0xf6>
 8008c62:	2b10      	cmp	r3, #16
 8008c64:	d109      	bne.n	8008c7a <_strtol_l.constprop.0+0x56>
 8008c66:	2c30      	cmp	r4, #48	; 0x30
 8008c68:	d107      	bne.n	8008c7a <_strtol_l.constprop.0+0x56>
 8008c6a:	782c      	ldrb	r4, [r5, #0]
 8008c6c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8008c70:	2c58      	cmp	r4, #88	; 0x58
 8008c72:	d14d      	bne.n	8008d10 <_strtol_l.constprop.0+0xec>
 8008c74:	786c      	ldrb	r4, [r5, #1]
 8008c76:	2310      	movs	r3, #16
 8008c78:	3502      	adds	r5, #2
 8008c7a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8008c7e:	f108 38ff 	add.w	r8, r8, #4294967295
 8008c82:	f04f 0e00 	mov.w	lr, #0
 8008c86:	fbb8 f9f3 	udiv	r9, r8, r3
 8008c8a:	4676      	mov	r6, lr
 8008c8c:	fb03 8a19 	mls	sl, r3, r9, r8
 8008c90:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8008c94:	f1bc 0f09 	cmp.w	ip, #9
 8008c98:	d816      	bhi.n	8008cc8 <_strtol_l.constprop.0+0xa4>
 8008c9a:	4664      	mov	r4, ip
 8008c9c:	42a3      	cmp	r3, r4
 8008c9e:	dd24      	ble.n	8008cea <_strtol_l.constprop.0+0xc6>
 8008ca0:	f1be 3fff 	cmp.w	lr, #4294967295
 8008ca4:	d008      	beq.n	8008cb8 <_strtol_l.constprop.0+0x94>
 8008ca6:	45b1      	cmp	r9, r6
 8008ca8:	d31c      	bcc.n	8008ce4 <_strtol_l.constprop.0+0xc0>
 8008caa:	d101      	bne.n	8008cb0 <_strtol_l.constprop.0+0x8c>
 8008cac:	45a2      	cmp	sl, r4
 8008cae:	db19      	blt.n	8008ce4 <_strtol_l.constprop.0+0xc0>
 8008cb0:	fb06 4603 	mla	r6, r6, r3, r4
 8008cb4:	f04f 0e01 	mov.w	lr, #1
 8008cb8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008cbc:	e7e8      	b.n	8008c90 <_strtol_l.constprop.0+0x6c>
 8008cbe:	2c2b      	cmp	r4, #43	; 0x2b
 8008cc0:	bf04      	itt	eq
 8008cc2:	782c      	ldrbeq	r4, [r5, #0]
 8008cc4:	1cb5      	addeq	r5, r6, #2
 8008cc6:	e7ca      	b.n	8008c5e <_strtol_l.constprop.0+0x3a>
 8008cc8:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8008ccc:	f1bc 0f19 	cmp.w	ip, #25
 8008cd0:	d801      	bhi.n	8008cd6 <_strtol_l.constprop.0+0xb2>
 8008cd2:	3c37      	subs	r4, #55	; 0x37
 8008cd4:	e7e2      	b.n	8008c9c <_strtol_l.constprop.0+0x78>
 8008cd6:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8008cda:	f1bc 0f19 	cmp.w	ip, #25
 8008cde:	d804      	bhi.n	8008cea <_strtol_l.constprop.0+0xc6>
 8008ce0:	3c57      	subs	r4, #87	; 0x57
 8008ce2:	e7db      	b.n	8008c9c <_strtol_l.constprop.0+0x78>
 8008ce4:	f04f 3eff 	mov.w	lr, #4294967295
 8008ce8:	e7e6      	b.n	8008cb8 <_strtol_l.constprop.0+0x94>
 8008cea:	f1be 3fff 	cmp.w	lr, #4294967295
 8008cee:	d105      	bne.n	8008cfc <_strtol_l.constprop.0+0xd8>
 8008cf0:	2322      	movs	r3, #34	; 0x22
 8008cf2:	6003      	str	r3, [r0, #0]
 8008cf4:	4646      	mov	r6, r8
 8008cf6:	b942      	cbnz	r2, 8008d0a <_strtol_l.constprop.0+0xe6>
 8008cf8:	4630      	mov	r0, r6
 8008cfa:	e79e      	b.n	8008c3a <_strtol_l.constprop.0+0x16>
 8008cfc:	b107      	cbz	r7, 8008d00 <_strtol_l.constprop.0+0xdc>
 8008cfe:	4276      	negs	r6, r6
 8008d00:	2a00      	cmp	r2, #0
 8008d02:	d0f9      	beq.n	8008cf8 <_strtol_l.constprop.0+0xd4>
 8008d04:	f1be 0f00 	cmp.w	lr, #0
 8008d08:	d000      	beq.n	8008d0c <_strtol_l.constprop.0+0xe8>
 8008d0a:	1e69      	subs	r1, r5, #1
 8008d0c:	6011      	str	r1, [r2, #0]
 8008d0e:	e7f3      	b.n	8008cf8 <_strtol_l.constprop.0+0xd4>
 8008d10:	2430      	movs	r4, #48	; 0x30
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d1b1      	bne.n	8008c7a <_strtol_l.constprop.0+0x56>
 8008d16:	2308      	movs	r3, #8
 8008d18:	e7af      	b.n	8008c7a <_strtol_l.constprop.0+0x56>
 8008d1a:	2c30      	cmp	r4, #48	; 0x30
 8008d1c:	d0a5      	beq.n	8008c6a <_strtol_l.constprop.0+0x46>
 8008d1e:	230a      	movs	r3, #10
 8008d20:	e7ab      	b.n	8008c7a <_strtol_l.constprop.0+0x56>
 8008d22:	bf00      	nop
 8008d24:	0800a379 	.word	0x0800a379

08008d28 <_strtol_r>:
 8008d28:	f7ff bf7c 	b.w	8008c24 <_strtol_l.constprop.0>

08008d2c <__ssputs_r>:
 8008d2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d30:	688e      	ldr	r6, [r1, #8]
 8008d32:	461f      	mov	r7, r3
 8008d34:	42be      	cmp	r6, r7
 8008d36:	680b      	ldr	r3, [r1, #0]
 8008d38:	4682      	mov	sl, r0
 8008d3a:	460c      	mov	r4, r1
 8008d3c:	4690      	mov	r8, r2
 8008d3e:	d82c      	bhi.n	8008d9a <__ssputs_r+0x6e>
 8008d40:	898a      	ldrh	r2, [r1, #12]
 8008d42:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008d46:	d026      	beq.n	8008d96 <__ssputs_r+0x6a>
 8008d48:	6965      	ldr	r5, [r4, #20]
 8008d4a:	6909      	ldr	r1, [r1, #16]
 8008d4c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008d50:	eba3 0901 	sub.w	r9, r3, r1
 8008d54:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008d58:	1c7b      	adds	r3, r7, #1
 8008d5a:	444b      	add	r3, r9
 8008d5c:	106d      	asrs	r5, r5, #1
 8008d5e:	429d      	cmp	r5, r3
 8008d60:	bf38      	it	cc
 8008d62:	461d      	movcc	r5, r3
 8008d64:	0553      	lsls	r3, r2, #21
 8008d66:	d527      	bpl.n	8008db8 <__ssputs_r+0x8c>
 8008d68:	4629      	mov	r1, r5
 8008d6a:	f7fe fc0f 	bl	800758c <_malloc_r>
 8008d6e:	4606      	mov	r6, r0
 8008d70:	b360      	cbz	r0, 8008dcc <__ssputs_r+0xa0>
 8008d72:	6921      	ldr	r1, [r4, #16]
 8008d74:	464a      	mov	r2, r9
 8008d76:	f7fd fd04 	bl	8006782 <memcpy>
 8008d7a:	89a3      	ldrh	r3, [r4, #12]
 8008d7c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008d80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008d84:	81a3      	strh	r3, [r4, #12]
 8008d86:	6126      	str	r6, [r4, #16]
 8008d88:	6165      	str	r5, [r4, #20]
 8008d8a:	444e      	add	r6, r9
 8008d8c:	eba5 0509 	sub.w	r5, r5, r9
 8008d90:	6026      	str	r6, [r4, #0]
 8008d92:	60a5      	str	r5, [r4, #8]
 8008d94:	463e      	mov	r6, r7
 8008d96:	42be      	cmp	r6, r7
 8008d98:	d900      	bls.n	8008d9c <__ssputs_r+0x70>
 8008d9a:	463e      	mov	r6, r7
 8008d9c:	6820      	ldr	r0, [r4, #0]
 8008d9e:	4632      	mov	r2, r6
 8008da0:	4641      	mov	r1, r8
 8008da2:	f000 f9c9 	bl	8009138 <memmove>
 8008da6:	68a3      	ldr	r3, [r4, #8]
 8008da8:	1b9b      	subs	r3, r3, r6
 8008daa:	60a3      	str	r3, [r4, #8]
 8008dac:	6823      	ldr	r3, [r4, #0]
 8008dae:	4433      	add	r3, r6
 8008db0:	6023      	str	r3, [r4, #0]
 8008db2:	2000      	movs	r0, #0
 8008db4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008db8:	462a      	mov	r2, r5
 8008dba:	f000 fd9e 	bl	80098fa <_realloc_r>
 8008dbe:	4606      	mov	r6, r0
 8008dc0:	2800      	cmp	r0, #0
 8008dc2:	d1e0      	bne.n	8008d86 <__ssputs_r+0x5a>
 8008dc4:	6921      	ldr	r1, [r4, #16]
 8008dc6:	4650      	mov	r0, sl
 8008dc8:	f7fe fb6c 	bl	80074a4 <_free_r>
 8008dcc:	230c      	movs	r3, #12
 8008dce:	f8ca 3000 	str.w	r3, [sl]
 8008dd2:	89a3      	ldrh	r3, [r4, #12]
 8008dd4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008dd8:	81a3      	strh	r3, [r4, #12]
 8008dda:	f04f 30ff 	mov.w	r0, #4294967295
 8008dde:	e7e9      	b.n	8008db4 <__ssputs_r+0x88>

08008de0 <_svfiprintf_r>:
 8008de0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008de4:	4698      	mov	r8, r3
 8008de6:	898b      	ldrh	r3, [r1, #12]
 8008de8:	061b      	lsls	r3, r3, #24
 8008dea:	b09d      	sub	sp, #116	; 0x74
 8008dec:	4607      	mov	r7, r0
 8008dee:	460d      	mov	r5, r1
 8008df0:	4614      	mov	r4, r2
 8008df2:	d50e      	bpl.n	8008e12 <_svfiprintf_r+0x32>
 8008df4:	690b      	ldr	r3, [r1, #16]
 8008df6:	b963      	cbnz	r3, 8008e12 <_svfiprintf_r+0x32>
 8008df8:	2140      	movs	r1, #64	; 0x40
 8008dfa:	f7fe fbc7 	bl	800758c <_malloc_r>
 8008dfe:	6028      	str	r0, [r5, #0]
 8008e00:	6128      	str	r0, [r5, #16]
 8008e02:	b920      	cbnz	r0, 8008e0e <_svfiprintf_r+0x2e>
 8008e04:	230c      	movs	r3, #12
 8008e06:	603b      	str	r3, [r7, #0]
 8008e08:	f04f 30ff 	mov.w	r0, #4294967295
 8008e0c:	e0d0      	b.n	8008fb0 <_svfiprintf_r+0x1d0>
 8008e0e:	2340      	movs	r3, #64	; 0x40
 8008e10:	616b      	str	r3, [r5, #20]
 8008e12:	2300      	movs	r3, #0
 8008e14:	9309      	str	r3, [sp, #36]	; 0x24
 8008e16:	2320      	movs	r3, #32
 8008e18:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008e1c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008e20:	2330      	movs	r3, #48	; 0x30
 8008e22:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008fc8 <_svfiprintf_r+0x1e8>
 8008e26:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008e2a:	f04f 0901 	mov.w	r9, #1
 8008e2e:	4623      	mov	r3, r4
 8008e30:	469a      	mov	sl, r3
 8008e32:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008e36:	b10a      	cbz	r2, 8008e3c <_svfiprintf_r+0x5c>
 8008e38:	2a25      	cmp	r2, #37	; 0x25
 8008e3a:	d1f9      	bne.n	8008e30 <_svfiprintf_r+0x50>
 8008e3c:	ebba 0b04 	subs.w	fp, sl, r4
 8008e40:	d00b      	beq.n	8008e5a <_svfiprintf_r+0x7a>
 8008e42:	465b      	mov	r3, fp
 8008e44:	4622      	mov	r2, r4
 8008e46:	4629      	mov	r1, r5
 8008e48:	4638      	mov	r0, r7
 8008e4a:	f7ff ff6f 	bl	8008d2c <__ssputs_r>
 8008e4e:	3001      	adds	r0, #1
 8008e50:	f000 80a9 	beq.w	8008fa6 <_svfiprintf_r+0x1c6>
 8008e54:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008e56:	445a      	add	r2, fp
 8008e58:	9209      	str	r2, [sp, #36]	; 0x24
 8008e5a:	f89a 3000 	ldrb.w	r3, [sl]
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	f000 80a1 	beq.w	8008fa6 <_svfiprintf_r+0x1c6>
 8008e64:	2300      	movs	r3, #0
 8008e66:	f04f 32ff 	mov.w	r2, #4294967295
 8008e6a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008e6e:	f10a 0a01 	add.w	sl, sl, #1
 8008e72:	9304      	str	r3, [sp, #16]
 8008e74:	9307      	str	r3, [sp, #28]
 8008e76:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008e7a:	931a      	str	r3, [sp, #104]	; 0x68
 8008e7c:	4654      	mov	r4, sl
 8008e7e:	2205      	movs	r2, #5
 8008e80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e84:	4850      	ldr	r0, [pc, #320]	; (8008fc8 <_svfiprintf_r+0x1e8>)
 8008e86:	f7f7 f9a3 	bl	80001d0 <memchr>
 8008e8a:	9a04      	ldr	r2, [sp, #16]
 8008e8c:	b9d8      	cbnz	r0, 8008ec6 <_svfiprintf_r+0xe6>
 8008e8e:	06d0      	lsls	r0, r2, #27
 8008e90:	bf44      	itt	mi
 8008e92:	2320      	movmi	r3, #32
 8008e94:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008e98:	0711      	lsls	r1, r2, #28
 8008e9a:	bf44      	itt	mi
 8008e9c:	232b      	movmi	r3, #43	; 0x2b
 8008e9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008ea2:	f89a 3000 	ldrb.w	r3, [sl]
 8008ea6:	2b2a      	cmp	r3, #42	; 0x2a
 8008ea8:	d015      	beq.n	8008ed6 <_svfiprintf_r+0xf6>
 8008eaa:	9a07      	ldr	r2, [sp, #28]
 8008eac:	4654      	mov	r4, sl
 8008eae:	2000      	movs	r0, #0
 8008eb0:	f04f 0c0a 	mov.w	ip, #10
 8008eb4:	4621      	mov	r1, r4
 8008eb6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008eba:	3b30      	subs	r3, #48	; 0x30
 8008ebc:	2b09      	cmp	r3, #9
 8008ebe:	d94d      	bls.n	8008f5c <_svfiprintf_r+0x17c>
 8008ec0:	b1b0      	cbz	r0, 8008ef0 <_svfiprintf_r+0x110>
 8008ec2:	9207      	str	r2, [sp, #28]
 8008ec4:	e014      	b.n	8008ef0 <_svfiprintf_r+0x110>
 8008ec6:	eba0 0308 	sub.w	r3, r0, r8
 8008eca:	fa09 f303 	lsl.w	r3, r9, r3
 8008ece:	4313      	orrs	r3, r2
 8008ed0:	9304      	str	r3, [sp, #16]
 8008ed2:	46a2      	mov	sl, r4
 8008ed4:	e7d2      	b.n	8008e7c <_svfiprintf_r+0x9c>
 8008ed6:	9b03      	ldr	r3, [sp, #12]
 8008ed8:	1d19      	adds	r1, r3, #4
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	9103      	str	r1, [sp, #12]
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	bfbb      	ittet	lt
 8008ee2:	425b      	neglt	r3, r3
 8008ee4:	f042 0202 	orrlt.w	r2, r2, #2
 8008ee8:	9307      	strge	r3, [sp, #28]
 8008eea:	9307      	strlt	r3, [sp, #28]
 8008eec:	bfb8      	it	lt
 8008eee:	9204      	strlt	r2, [sp, #16]
 8008ef0:	7823      	ldrb	r3, [r4, #0]
 8008ef2:	2b2e      	cmp	r3, #46	; 0x2e
 8008ef4:	d10c      	bne.n	8008f10 <_svfiprintf_r+0x130>
 8008ef6:	7863      	ldrb	r3, [r4, #1]
 8008ef8:	2b2a      	cmp	r3, #42	; 0x2a
 8008efa:	d134      	bne.n	8008f66 <_svfiprintf_r+0x186>
 8008efc:	9b03      	ldr	r3, [sp, #12]
 8008efe:	1d1a      	adds	r2, r3, #4
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	9203      	str	r2, [sp, #12]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	bfb8      	it	lt
 8008f08:	f04f 33ff 	movlt.w	r3, #4294967295
 8008f0c:	3402      	adds	r4, #2
 8008f0e:	9305      	str	r3, [sp, #20]
 8008f10:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8008fd8 <_svfiprintf_r+0x1f8>
 8008f14:	7821      	ldrb	r1, [r4, #0]
 8008f16:	2203      	movs	r2, #3
 8008f18:	4650      	mov	r0, sl
 8008f1a:	f7f7 f959 	bl	80001d0 <memchr>
 8008f1e:	b138      	cbz	r0, 8008f30 <_svfiprintf_r+0x150>
 8008f20:	9b04      	ldr	r3, [sp, #16]
 8008f22:	eba0 000a 	sub.w	r0, r0, sl
 8008f26:	2240      	movs	r2, #64	; 0x40
 8008f28:	4082      	lsls	r2, r0
 8008f2a:	4313      	orrs	r3, r2
 8008f2c:	3401      	adds	r4, #1
 8008f2e:	9304      	str	r3, [sp, #16]
 8008f30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f34:	4825      	ldr	r0, [pc, #148]	; (8008fcc <_svfiprintf_r+0x1ec>)
 8008f36:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008f3a:	2206      	movs	r2, #6
 8008f3c:	f7f7 f948 	bl	80001d0 <memchr>
 8008f40:	2800      	cmp	r0, #0
 8008f42:	d038      	beq.n	8008fb6 <_svfiprintf_r+0x1d6>
 8008f44:	4b22      	ldr	r3, [pc, #136]	; (8008fd0 <_svfiprintf_r+0x1f0>)
 8008f46:	bb1b      	cbnz	r3, 8008f90 <_svfiprintf_r+0x1b0>
 8008f48:	9b03      	ldr	r3, [sp, #12]
 8008f4a:	3307      	adds	r3, #7
 8008f4c:	f023 0307 	bic.w	r3, r3, #7
 8008f50:	3308      	adds	r3, #8
 8008f52:	9303      	str	r3, [sp, #12]
 8008f54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f56:	4433      	add	r3, r6
 8008f58:	9309      	str	r3, [sp, #36]	; 0x24
 8008f5a:	e768      	b.n	8008e2e <_svfiprintf_r+0x4e>
 8008f5c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008f60:	460c      	mov	r4, r1
 8008f62:	2001      	movs	r0, #1
 8008f64:	e7a6      	b.n	8008eb4 <_svfiprintf_r+0xd4>
 8008f66:	2300      	movs	r3, #0
 8008f68:	3401      	adds	r4, #1
 8008f6a:	9305      	str	r3, [sp, #20]
 8008f6c:	4619      	mov	r1, r3
 8008f6e:	f04f 0c0a 	mov.w	ip, #10
 8008f72:	4620      	mov	r0, r4
 8008f74:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008f78:	3a30      	subs	r2, #48	; 0x30
 8008f7a:	2a09      	cmp	r2, #9
 8008f7c:	d903      	bls.n	8008f86 <_svfiprintf_r+0x1a6>
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d0c6      	beq.n	8008f10 <_svfiprintf_r+0x130>
 8008f82:	9105      	str	r1, [sp, #20]
 8008f84:	e7c4      	b.n	8008f10 <_svfiprintf_r+0x130>
 8008f86:	fb0c 2101 	mla	r1, ip, r1, r2
 8008f8a:	4604      	mov	r4, r0
 8008f8c:	2301      	movs	r3, #1
 8008f8e:	e7f0      	b.n	8008f72 <_svfiprintf_r+0x192>
 8008f90:	ab03      	add	r3, sp, #12
 8008f92:	9300      	str	r3, [sp, #0]
 8008f94:	462a      	mov	r2, r5
 8008f96:	4b0f      	ldr	r3, [pc, #60]	; (8008fd4 <_svfiprintf_r+0x1f4>)
 8008f98:	a904      	add	r1, sp, #16
 8008f9a:	4638      	mov	r0, r7
 8008f9c:	f7fc fc3e 	bl	800581c <_printf_float>
 8008fa0:	1c42      	adds	r2, r0, #1
 8008fa2:	4606      	mov	r6, r0
 8008fa4:	d1d6      	bne.n	8008f54 <_svfiprintf_r+0x174>
 8008fa6:	89ab      	ldrh	r3, [r5, #12]
 8008fa8:	065b      	lsls	r3, r3, #25
 8008faa:	f53f af2d 	bmi.w	8008e08 <_svfiprintf_r+0x28>
 8008fae:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008fb0:	b01d      	add	sp, #116	; 0x74
 8008fb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fb6:	ab03      	add	r3, sp, #12
 8008fb8:	9300      	str	r3, [sp, #0]
 8008fba:	462a      	mov	r2, r5
 8008fbc:	4b05      	ldr	r3, [pc, #20]	; (8008fd4 <_svfiprintf_r+0x1f4>)
 8008fbe:	a904      	add	r1, sp, #16
 8008fc0:	4638      	mov	r0, r7
 8008fc2:	f7fc fecf 	bl	8005d64 <_printf_i>
 8008fc6:	e7eb      	b.n	8008fa0 <_svfiprintf_r+0x1c0>
 8008fc8:	0800a479 	.word	0x0800a479
 8008fcc:	0800a483 	.word	0x0800a483
 8008fd0:	0800581d 	.word	0x0800581d
 8008fd4:	08008d2d 	.word	0x08008d2d
 8008fd8:	0800a47f 	.word	0x0800a47f

08008fdc <__sflush_r>:
 8008fdc:	898a      	ldrh	r2, [r1, #12]
 8008fde:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008fe2:	4605      	mov	r5, r0
 8008fe4:	0710      	lsls	r0, r2, #28
 8008fe6:	460c      	mov	r4, r1
 8008fe8:	d458      	bmi.n	800909c <__sflush_r+0xc0>
 8008fea:	684b      	ldr	r3, [r1, #4]
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	dc05      	bgt.n	8008ffc <__sflush_r+0x20>
 8008ff0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	dc02      	bgt.n	8008ffc <__sflush_r+0x20>
 8008ff6:	2000      	movs	r0, #0
 8008ff8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ffc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008ffe:	2e00      	cmp	r6, #0
 8009000:	d0f9      	beq.n	8008ff6 <__sflush_r+0x1a>
 8009002:	2300      	movs	r3, #0
 8009004:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009008:	682f      	ldr	r7, [r5, #0]
 800900a:	6a21      	ldr	r1, [r4, #32]
 800900c:	602b      	str	r3, [r5, #0]
 800900e:	d032      	beq.n	8009076 <__sflush_r+0x9a>
 8009010:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009012:	89a3      	ldrh	r3, [r4, #12]
 8009014:	075a      	lsls	r2, r3, #29
 8009016:	d505      	bpl.n	8009024 <__sflush_r+0x48>
 8009018:	6863      	ldr	r3, [r4, #4]
 800901a:	1ac0      	subs	r0, r0, r3
 800901c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800901e:	b10b      	cbz	r3, 8009024 <__sflush_r+0x48>
 8009020:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009022:	1ac0      	subs	r0, r0, r3
 8009024:	2300      	movs	r3, #0
 8009026:	4602      	mov	r2, r0
 8009028:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800902a:	6a21      	ldr	r1, [r4, #32]
 800902c:	4628      	mov	r0, r5
 800902e:	47b0      	blx	r6
 8009030:	1c43      	adds	r3, r0, #1
 8009032:	89a3      	ldrh	r3, [r4, #12]
 8009034:	d106      	bne.n	8009044 <__sflush_r+0x68>
 8009036:	6829      	ldr	r1, [r5, #0]
 8009038:	291d      	cmp	r1, #29
 800903a:	d82b      	bhi.n	8009094 <__sflush_r+0xb8>
 800903c:	4a29      	ldr	r2, [pc, #164]	; (80090e4 <__sflush_r+0x108>)
 800903e:	410a      	asrs	r2, r1
 8009040:	07d6      	lsls	r6, r2, #31
 8009042:	d427      	bmi.n	8009094 <__sflush_r+0xb8>
 8009044:	2200      	movs	r2, #0
 8009046:	6062      	str	r2, [r4, #4]
 8009048:	04d9      	lsls	r1, r3, #19
 800904a:	6922      	ldr	r2, [r4, #16]
 800904c:	6022      	str	r2, [r4, #0]
 800904e:	d504      	bpl.n	800905a <__sflush_r+0x7e>
 8009050:	1c42      	adds	r2, r0, #1
 8009052:	d101      	bne.n	8009058 <__sflush_r+0x7c>
 8009054:	682b      	ldr	r3, [r5, #0]
 8009056:	b903      	cbnz	r3, 800905a <__sflush_r+0x7e>
 8009058:	6560      	str	r0, [r4, #84]	; 0x54
 800905a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800905c:	602f      	str	r7, [r5, #0]
 800905e:	2900      	cmp	r1, #0
 8009060:	d0c9      	beq.n	8008ff6 <__sflush_r+0x1a>
 8009062:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009066:	4299      	cmp	r1, r3
 8009068:	d002      	beq.n	8009070 <__sflush_r+0x94>
 800906a:	4628      	mov	r0, r5
 800906c:	f7fe fa1a 	bl	80074a4 <_free_r>
 8009070:	2000      	movs	r0, #0
 8009072:	6360      	str	r0, [r4, #52]	; 0x34
 8009074:	e7c0      	b.n	8008ff8 <__sflush_r+0x1c>
 8009076:	2301      	movs	r3, #1
 8009078:	4628      	mov	r0, r5
 800907a:	47b0      	blx	r6
 800907c:	1c41      	adds	r1, r0, #1
 800907e:	d1c8      	bne.n	8009012 <__sflush_r+0x36>
 8009080:	682b      	ldr	r3, [r5, #0]
 8009082:	2b00      	cmp	r3, #0
 8009084:	d0c5      	beq.n	8009012 <__sflush_r+0x36>
 8009086:	2b1d      	cmp	r3, #29
 8009088:	d001      	beq.n	800908e <__sflush_r+0xb2>
 800908a:	2b16      	cmp	r3, #22
 800908c:	d101      	bne.n	8009092 <__sflush_r+0xb6>
 800908e:	602f      	str	r7, [r5, #0]
 8009090:	e7b1      	b.n	8008ff6 <__sflush_r+0x1a>
 8009092:	89a3      	ldrh	r3, [r4, #12]
 8009094:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009098:	81a3      	strh	r3, [r4, #12]
 800909a:	e7ad      	b.n	8008ff8 <__sflush_r+0x1c>
 800909c:	690f      	ldr	r7, [r1, #16]
 800909e:	2f00      	cmp	r7, #0
 80090a0:	d0a9      	beq.n	8008ff6 <__sflush_r+0x1a>
 80090a2:	0793      	lsls	r3, r2, #30
 80090a4:	680e      	ldr	r6, [r1, #0]
 80090a6:	bf08      	it	eq
 80090a8:	694b      	ldreq	r3, [r1, #20]
 80090aa:	600f      	str	r7, [r1, #0]
 80090ac:	bf18      	it	ne
 80090ae:	2300      	movne	r3, #0
 80090b0:	eba6 0807 	sub.w	r8, r6, r7
 80090b4:	608b      	str	r3, [r1, #8]
 80090b6:	f1b8 0f00 	cmp.w	r8, #0
 80090ba:	dd9c      	ble.n	8008ff6 <__sflush_r+0x1a>
 80090bc:	6a21      	ldr	r1, [r4, #32]
 80090be:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80090c0:	4643      	mov	r3, r8
 80090c2:	463a      	mov	r2, r7
 80090c4:	4628      	mov	r0, r5
 80090c6:	47b0      	blx	r6
 80090c8:	2800      	cmp	r0, #0
 80090ca:	dc06      	bgt.n	80090da <__sflush_r+0xfe>
 80090cc:	89a3      	ldrh	r3, [r4, #12]
 80090ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80090d2:	81a3      	strh	r3, [r4, #12]
 80090d4:	f04f 30ff 	mov.w	r0, #4294967295
 80090d8:	e78e      	b.n	8008ff8 <__sflush_r+0x1c>
 80090da:	4407      	add	r7, r0
 80090dc:	eba8 0800 	sub.w	r8, r8, r0
 80090e0:	e7e9      	b.n	80090b6 <__sflush_r+0xda>
 80090e2:	bf00      	nop
 80090e4:	dfbffffe 	.word	0xdfbffffe

080090e8 <_fflush_r>:
 80090e8:	b538      	push	{r3, r4, r5, lr}
 80090ea:	690b      	ldr	r3, [r1, #16]
 80090ec:	4605      	mov	r5, r0
 80090ee:	460c      	mov	r4, r1
 80090f0:	b913      	cbnz	r3, 80090f8 <_fflush_r+0x10>
 80090f2:	2500      	movs	r5, #0
 80090f4:	4628      	mov	r0, r5
 80090f6:	bd38      	pop	{r3, r4, r5, pc}
 80090f8:	b118      	cbz	r0, 8009102 <_fflush_r+0x1a>
 80090fa:	6a03      	ldr	r3, [r0, #32]
 80090fc:	b90b      	cbnz	r3, 8009102 <_fflush_r+0x1a>
 80090fe:	f7fd f9ef 	bl	80064e0 <__sinit>
 8009102:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009106:	2b00      	cmp	r3, #0
 8009108:	d0f3      	beq.n	80090f2 <_fflush_r+0xa>
 800910a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800910c:	07d0      	lsls	r0, r2, #31
 800910e:	d404      	bmi.n	800911a <_fflush_r+0x32>
 8009110:	0599      	lsls	r1, r3, #22
 8009112:	d402      	bmi.n	800911a <_fflush_r+0x32>
 8009114:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009116:	f7fd fb32 	bl	800677e <__retarget_lock_acquire_recursive>
 800911a:	4628      	mov	r0, r5
 800911c:	4621      	mov	r1, r4
 800911e:	f7ff ff5d 	bl	8008fdc <__sflush_r>
 8009122:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009124:	07da      	lsls	r2, r3, #31
 8009126:	4605      	mov	r5, r0
 8009128:	d4e4      	bmi.n	80090f4 <_fflush_r+0xc>
 800912a:	89a3      	ldrh	r3, [r4, #12]
 800912c:	059b      	lsls	r3, r3, #22
 800912e:	d4e1      	bmi.n	80090f4 <_fflush_r+0xc>
 8009130:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009132:	f7fd fb25 	bl	8006780 <__retarget_lock_release_recursive>
 8009136:	e7dd      	b.n	80090f4 <_fflush_r+0xc>

08009138 <memmove>:
 8009138:	4288      	cmp	r0, r1
 800913a:	b510      	push	{r4, lr}
 800913c:	eb01 0402 	add.w	r4, r1, r2
 8009140:	d902      	bls.n	8009148 <memmove+0x10>
 8009142:	4284      	cmp	r4, r0
 8009144:	4623      	mov	r3, r4
 8009146:	d807      	bhi.n	8009158 <memmove+0x20>
 8009148:	1e43      	subs	r3, r0, #1
 800914a:	42a1      	cmp	r1, r4
 800914c:	d008      	beq.n	8009160 <memmove+0x28>
 800914e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009152:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009156:	e7f8      	b.n	800914a <memmove+0x12>
 8009158:	4402      	add	r2, r0
 800915a:	4601      	mov	r1, r0
 800915c:	428a      	cmp	r2, r1
 800915e:	d100      	bne.n	8009162 <memmove+0x2a>
 8009160:	bd10      	pop	{r4, pc}
 8009162:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009166:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800916a:	e7f7      	b.n	800915c <memmove+0x24>

0800916c <strncmp>:
 800916c:	b510      	push	{r4, lr}
 800916e:	b16a      	cbz	r2, 800918c <strncmp+0x20>
 8009170:	3901      	subs	r1, #1
 8009172:	1884      	adds	r4, r0, r2
 8009174:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009178:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800917c:	429a      	cmp	r2, r3
 800917e:	d103      	bne.n	8009188 <strncmp+0x1c>
 8009180:	42a0      	cmp	r0, r4
 8009182:	d001      	beq.n	8009188 <strncmp+0x1c>
 8009184:	2a00      	cmp	r2, #0
 8009186:	d1f5      	bne.n	8009174 <strncmp+0x8>
 8009188:	1ad0      	subs	r0, r2, r3
 800918a:	bd10      	pop	{r4, pc}
 800918c:	4610      	mov	r0, r2
 800918e:	e7fc      	b.n	800918a <strncmp+0x1e>

08009190 <_sbrk_r>:
 8009190:	b538      	push	{r3, r4, r5, lr}
 8009192:	4d06      	ldr	r5, [pc, #24]	; (80091ac <_sbrk_r+0x1c>)
 8009194:	2300      	movs	r3, #0
 8009196:	4604      	mov	r4, r0
 8009198:	4608      	mov	r0, r1
 800919a:	602b      	str	r3, [r5, #0]
 800919c:	f7f8 fcb0 	bl	8001b00 <_sbrk>
 80091a0:	1c43      	adds	r3, r0, #1
 80091a2:	d102      	bne.n	80091aa <_sbrk_r+0x1a>
 80091a4:	682b      	ldr	r3, [r5, #0]
 80091a6:	b103      	cbz	r3, 80091aa <_sbrk_r+0x1a>
 80091a8:	6023      	str	r3, [r4, #0]
 80091aa:	bd38      	pop	{r3, r4, r5, pc}
 80091ac:	2000089c 	.word	0x2000089c

080091b0 <nan>:
 80091b0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80091b8 <nan+0x8>
 80091b4:	4770      	bx	lr
 80091b6:	bf00      	nop
 80091b8:	00000000 	.word	0x00000000
 80091bc:	7ff80000 	.word	0x7ff80000

080091c0 <__assert_func>:
 80091c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80091c2:	4614      	mov	r4, r2
 80091c4:	461a      	mov	r2, r3
 80091c6:	4b09      	ldr	r3, [pc, #36]	; (80091ec <__assert_func+0x2c>)
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	4605      	mov	r5, r0
 80091cc:	68d8      	ldr	r0, [r3, #12]
 80091ce:	b14c      	cbz	r4, 80091e4 <__assert_func+0x24>
 80091d0:	4b07      	ldr	r3, [pc, #28]	; (80091f0 <__assert_func+0x30>)
 80091d2:	9100      	str	r1, [sp, #0]
 80091d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80091d8:	4906      	ldr	r1, [pc, #24]	; (80091f4 <__assert_func+0x34>)
 80091da:	462b      	mov	r3, r5
 80091dc:	f000 fbca 	bl	8009974 <fiprintf>
 80091e0:	f000 fbda 	bl	8009998 <abort>
 80091e4:	4b04      	ldr	r3, [pc, #16]	; (80091f8 <__assert_func+0x38>)
 80091e6:	461c      	mov	r4, r3
 80091e8:	e7f3      	b.n	80091d2 <__assert_func+0x12>
 80091ea:	bf00      	nop
 80091ec:	20000064 	.word	0x20000064
 80091f0:	0800a492 	.word	0x0800a492
 80091f4:	0800a49f 	.word	0x0800a49f
 80091f8:	0800a4cd 	.word	0x0800a4cd

080091fc <_calloc_r>:
 80091fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80091fe:	fba1 2402 	umull	r2, r4, r1, r2
 8009202:	b94c      	cbnz	r4, 8009218 <_calloc_r+0x1c>
 8009204:	4611      	mov	r1, r2
 8009206:	9201      	str	r2, [sp, #4]
 8009208:	f7fe f9c0 	bl	800758c <_malloc_r>
 800920c:	9a01      	ldr	r2, [sp, #4]
 800920e:	4605      	mov	r5, r0
 8009210:	b930      	cbnz	r0, 8009220 <_calloc_r+0x24>
 8009212:	4628      	mov	r0, r5
 8009214:	b003      	add	sp, #12
 8009216:	bd30      	pop	{r4, r5, pc}
 8009218:	220c      	movs	r2, #12
 800921a:	6002      	str	r2, [r0, #0]
 800921c:	2500      	movs	r5, #0
 800921e:	e7f8      	b.n	8009212 <_calloc_r+0x16>
 8009220:	4621      	mov	r1, r4
 8009222:	f7fd fa2f 	bl	8006684 <memset>
 8009226:	e7f4      	b.n	8009212 <_calloc_r+0x16>

08009228 <rshift>:
 8009228:	6903      	ldr	r3, [r0, #16]
 800922a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800922e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009232:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009236:	f100 0414 	add.w	r4, r0, #20
 800923a:	dd45      	ble.n	80092c8 <rshift+0xa0>
 800923c:	f011 011f 	ands.w	r1, r1, #31
 8009240:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009244:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009248:	d10c      	bne.n	8009264 <rshift+0x3c>
 800924a:	f100 0710 	add.w	r7, r0, #16
 800924e:	4629      	mov	r1, r5
 8009250:	42b1      	cmp	r1, r6
 8009252:	d334      	bcc.n	80092be <rshift+0x96>
 8009254:	1a9b      	subs	r3, r3, r2
 8009256:	009b      	lsls	r3, r3, #2
 8009258:	1eea      	subs	r2, r5, #3
 800925a:	4296      	cmp	r6, r2
 800925c:	bf38      	it	cc
 800925e:	2300      	movcc	r3, #0
 8009260:	4423      	add	r3, r4
 8009262:	e015      	b.n	8009290 <rshift+0x68>
 8009264:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009268:	f1c1 0820 	rsb	r8, r1, #32
 800926c:	40cf      	lsrs	r7, r1
 800926e:	f105 0e04 	add.w	lr, r5, #4
 8009272:	46a1      	mov	r9, r4
 8009274:	4576      	cmp	r6, lr
 8009276:	46f4      	mov	ip, lr
 8009278:	d815      	bhi.n	80092a6 <rshift+0x7e>
 800927a:	1a9a      	subs	r2, r3, r2
 800927c:	0092      	lsls	r2, r2, #2
 800927e:	3a04      	subs	r2, #4
 8009280:	3501      	adds	r5, #1
 8009282:	42ae      	cmp	r6, r5
 8009284:	bf38      	it	cc
 8009286:	2200      	movcc	r2, #0
 8009288:	18a3      	adds	r3, r4, r2
 800928a:	50a7      	str	r7, [r4, r2]
 800928c:	b107      	cbz	r7, 8009290 <rshift+0x68>
 800928e:	3304      	adds	r3, #4
 8009290:	1b1a      	subs	r2, r3, r4
 8009292:	42a3      	cmp	r3, r4
 8009294:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009298:	bf08      	it	eq
 800929a:	2300      	moveq	r3, #0
 800929c:	6102      	str	r2, [r0, #16]
 800929e:	bf08      	it	eq
 80092a0:	6143      	streq	r3, [r0, #20]
 80092a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80092a6:	f8dc c000 	ldr.w	ip, [ip]
 80092aa:	fa0c fc08 	lsl.w	ip, ip, r8
 80092ae:	ea4c 0707 	orr.w	r7, ip, r7
 80092b2:	f849 7b04 	str.w	r7, [r9], #4
 80092b6:	f85e 7b04 	ldr.w	r7, [lr], #4
 80092ba:	40cf      	lsrs	r7, r1
 80092bc:	e7da      	b.n	8009274 <rshift+0x4c>
 80092be:	f851 cb04 	ldr.w	ip, [r1], #4
 80092c2:	f847 cf04 	str.w	ip, [r7, #4]!
 80092c6:	e7c3      	b.n	8009250 <rshift+0x28>
 80092c8:	4623      	mov	r3, r4
 80092ca:	e7e1      	b.n	8009290 <rshift+0x68>

080092cc <__hexdig_fun>:
 80092cc:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80092d0:	2b09      	cmp	r3, #9
 80092d2:	d802      	bhi.n	80092da <__hexdig_fun+0xe>
 80092d4:	3820      	subs	r0, #32
 80092d6:	b2c0      	uxtb	r0, r0
 80092d8:	4770      	bx	lr
 80092da:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80092de:	2b05      	cmp	r3, #5
 80092e0:	d801      	bhi.n	80092e6 <__hexdig_fun+0x1a>
 80092e2:	3847      	subs	r0, #71	; 0x47
 80092e4:	e7f7      	b.n	80092d6 <__hexdig_fun+0xa>
 80092e6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80092ea:	2b05      	cmp	r3, #5
 80092ec:	d801      	bhi.n	80092f2 <__hexdig_fun+0x26>
 80092ee:	3827      	subs	r0, #39	; 0x27
 80092f0:	e7f1      	b.n	80092d6 <__hexdig_fun+0xa>
 80092f2:	2000      	movs	r0, #0
 80092f4:	4770      	bx	lr
	...

080092f8 <__gethex>:
 80092f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092fc:	4617      	mov	r7, r2
 80092fe:	680a      	ldr	r2, [r1, #0]
 8009300:	b085      	sub	sp, #20
 8009302:	f102 0b02 	add.w	fp, r2, #2
 8009306:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800930a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800930e:	4681      	mov	r9, r0
 8009310:	468a      	mov	sl, r1
 8009312:	9302      	str	r3, [sp, #8]
 8009314:	32fe      	adds	r2, #254	; 0xfe
 8009316:	eb02 030b 	add.w	r3, r2, fp
 800931a:	46d8      	mov	r8, fp
 800931c:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8009320:	9301      	str	r3, [sp, #4]
 8009322:	2830      	cmp	r0, #48	; 0x30
 8009324:	d0f7      	beq.n	8009316 <__gethex+0x1e>
 8009326:	f7ff ffd1 	bl	80092cc <__hexdig_fun>
 800932a:	4604      	mov	r4, r0
 800932c:	2800      	cmp	r0, #0
 800932e:	d138      	bne.n	80093a2 <__gethex+0xaa>
 8009330:	49a7      	ldr	r1, [pc, #668]	; (80095d0 <__gethex+0x2d8>)
 8009332:	2201      	movs	r2, #1
 8009334:	4640      	mov	r0, r8
 8009336:	f7ff ff19 	bl	800916c <strncmp>
 800933a:	4606      	mov	r6, r0
 800933c:	2800      	cmp	r0, #0
 800933e:	d169      	bne.n	8009414 <__gethex+0x11c>
 8009340:	f898 0001 	ldrb.w	r0, [r8, #1]
 8009344:	465d      	mov	r5, fp
 8009346:	f7ff ffc1 	bl	80092cc <__hexdig_fun>
 800934a:	2800      	cmp	r0, #0
 800934c:	d064      	beq.n	8009418 <__gethex+0x120>
 800934e:	465a      	mov	r2, fp
 8009350:	7810      	ldrb	r0, [r2, #0]
 8009352:	2830      	cmp	r0, #48	; 0x30
 8009354:	4690      	mov	r8, r2
 8009356:	f102 0201 	add.w	r2, r2, #1
 800935a:	d0f9      	beq.n	8009350 <__gethex+0x58>
 800935c:	f7ff ffb6 	bl	80092cc <__hexdig_fun>
 8009360:	2301      	movs	r3, #1
 8009362:	fab0 f480 	clz	r4, r0
 8009366:	0964      	lsrs	r4, r4, #5
 8009368:	465e      	mov	r6, fp
 800936a:	9301      	str	r3, [sp, #4]
 800936c:	4642      	mov	r2, r8
 800936e:	4615      	mov	r5, r2
 8009370:	3201      	adds	r2, #1
 8009372:	7828      	ldrb	r0, [r5, #0]
 8009374:	f7ff ffaa 	bl	80092cc <__hexdig_fun>
 8009378:	2800      	cmp	r0, #0
 800937a:	d1f8      	bne.n	800936e <__gethex+0x76>
 800937c:	4994      	ldr	r1, [pc, #592]	; (80095d0 <__gethex+0x2d8>)
 800937e:	2201      	movs	r2, #1
 8009380:	4628      	mov	r0, r5
 8009382:	f7ff fef3 	bl	800916c <strncmp>
 8009386:	b978      	cbnz	r0, 80093a8 <__gethex+0xb0>
 8009388:	b946      	cbnz	r6, 800939c <__gethex+0xa4>
 800938a:	1c6e      	adds	r6, r5, #1
 800938c:	4632      	mov	r2, r6
 800938e:	4615      	mov	r5, r2
 8009390:	3201      	adds	r2, #1
 8009392:	7828      	ldrb	r0, [r5, #0]
 8009394:	f7ff ff9a 	bl	80092cc <__hexdig_fun>
 8009398:	2800      	cmp	r0, #0
 800939a:	d1f8      	bne.n	800938e <__gethex+0x96>
 800939c:	1b73      	subs	r3, r6, r5
 800939e:	009e      	lsls	r6, r3, #2
 80093a0:	e004      	b.n	80093ac <__gethex+0xb4>
 80093a2:	2400      	movs	r4, #0
 80093a4:	4626      	mov	r6, r4
 80093a6:	e7e1      	b.n	800936c <__gethex+0x74>
 80093a8:	2e00      	cmp	r6, #0
 80093aa:	d1f7      	bne.n	800939c <__gethex+0xa4>
 80093ac:	782b      	ldrb	r3, [r5, #0]
 80093ae:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80093b2:	2b50      	cmp	r3, #80	; 0x50
 80093b4:	d13d      	bne.n	8009432 <__gethex+0x13a>
 80093b6:	786b      	ldrb	r3, [r5, #1]
 80093b8:	2b2b      	cmp	r3, #43	; 0x2b
 80093ba:	d02f      	beq.n	800941c <__gethex+0x124>
 80093bc:	2b2d      	cmp	r3, #45	; 0x2d
 80093be:	d031      	beq.n	8009424 <__gethex+0x12c>
 80093c0:	1c69      	adds	r1, r5, #1
 80093c2:	f04f 0b00 	mov.w	fp, #0
 80093c6:	7808      	ldrb	r0, [r1, #0]
 80093c8:	f7ff ff80 	bl	80092cc <__hexdig_fun>
 80093cc:	1e42      	subs	r2, r0, #1
 80093ce:	b2d2      	uxtb	r2, r2
 80093d0:	2a18      	cmp	r2, #24
 80093d2:	d82e      	bhi.n	8009432 <__gethex+0x13a>
 80093d4:	f1a0 0210 	sub.w	r2, r0, #16
 80093d8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80093dc:	f7ff ff76 	bl	80092cc <__hexdig_fun>
 80093e0:	f100 3cff 	add.w	ip, r0, #4294967295
 80093e4:	fa5f fc8c 	uxtb.w	ip, ip
 80093e8:	f1bc 0f18 	cmp.w	ip, #24
 80093ec:	d91d      	bls.n	800942a <__gethex+0x132>
 80093ee:	f1bb 0f00 	cmp.w	fp, #0
 80093f2:	d000      	beq.n	80093f6 <__gethex+0xfe>
 80093f4:	4252      	negs	r2, r2
 80093f6:	4416      	add	r6, r2
 80093f8:	f8ca 1000 	str.w	r1, [sl]
 80093fc:	b1dc      	cbz	r4, 8009436 <__gethex+0x13e>
 80093fe:	9b01      	ldr	r3, [sp, #4]
 8009400:	2b00      	cmp	r3, #0
 8009402:	bf14      	ite	ne
 8009404:	f04f 0800 	movne.w	r8, #0
 8009408:	f04f 0806 	moveq.w	r8, #6
 800940c:	4640      	mov	r0, r8
 800940e:	b005      	add	sp, #20
 8009410:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009414:	4645      	mov	r5, r8
 8009416:	4626      	mov	r6, r4
 8009418:	2401      	movs	r4, #1
 800941a:	e7c7      	b.n	80093ac <__gethex+0xb4>
 800941c:	f04f 0b00 	mov.w	fp, #0
 8009420:	1ca9      	adds	r1, r5, #2
 8009422:	e7d0      	b.n	80093c6 <__gethex+0xce>
 8009424:	f04f 0b01 	mov.w	fp, #1
 8009428:	e7fa      	b.n	8009420 <__gethex+0x128>
 800942a:	230a      	movs	r3, #10
 800942c:	fb03 0002 	mla	r0, r3, r2, r0
 8009430:	e7d0      	b.n	80093d4 <__gethex+0xdc>
 8009432:	4629      	mov	r1, r5
 8009434:	e7e0      	b.n	80093f8 <__gethex+0x100>
 8009436:	eba5 0308 	sub.w	r3, r5, r8
 800943a:	3b01      	subs	r3, #1
 800943c:	4621      	mov	r1, r4
 800943e:	2b07      	cmp	r3, #7
 8009440:	dc0a      	bgt.n	8009458 <__gethex+0x160>
 8009442:	4648      	mov	r0, r9
 8009444:	f7fe f92e 	bl	80076a4 <_Balloc>
 8009448:	4604      	mov	r4, r0
 800944a:	b940      	cbnz	r0, 800945e <__gethex+0x166>
 800944c:	4b61      	ldr	r3, [pc, #388]	; (80095d4 <__gethex+0x2dc>)
 800944e:	4602      	mov	r2, r0
 8009450:	21e4      	movs	r1, #228	; 0xe4
 8009452:	4861      	ldr	r0, [pc, #388]	; (80095d8 <__gethex+0x2e0>)
 8009454:	f7ff feb4 	bl	80091c0 <__assert_func>
 8009458:	3101      	adds	r1, #1
 800945a:	105b      	asrs	r3, r3, #1
 800945c:	e7ef      	b.n	800943e <__gethex+0x146>
 800945e:	f100 0a14 	add.w	sl, r0, #20
 8009462:	2300      	movs	r3, #0
 8009464:	495a      	ldr	r1, [pc, #360]	; (80095d0 <__gethex+0x2d8>)
 8009466:	f8cd a004 	str.w	sl, [sp, #4]
 800946a:	469b      	mov	fp, r3
 800946c:	45a8      	cmp	r8, r5
 800946e:	d342      	bcc.n	80094f6 <__gethex+0x1fe>
 8009470:	9801      	ldr	r0, [sp, #4]
 8009472:	f840 bb04 	str.w	fp, [r0], #4
 8009476:	eba0 000a 	sub.w	r0, r0, sl
 800947a:	1080      	asrs	r0, r0, #2
 800947c:	6120      	str	r0, [r4, #16]
 800947e:	ea4f 1840 	mov.w	r8, r0, lsl #5
 8009482:	4658      	mov	r0, fp
 8009484:	f7fe fa00 	bl	8007888 <__hi0bits>
 8009488:	683d      	ldr	r5, [r7, #0]
 800948a:	eba8 0000 	sub.w	r0, r8, r0
 800948e:	42a8      	cmp	r0, r5
 8009490:	dd59      	ble.n	8009546 <__gethex+0x24e>
 8009492:	eba0 0805 	sub.w	r8, r0, r5
 8009496:	4641      	mov	r1, r8
 8009498:	4620      	mov	r0, r4
 800949a:	f7fe fd8f 	bl	8007fbc <__any_on>
 800949e:	4683      	mov	fp, r0
 80094a0:	b1b8      	cbz	r0, 80094d2 <__gethex+0x1da>
 80094a2:	f108 33ff 	add.w	r3, r8, #4294967295
 80094a6:	1159      	asrs	r1, r3, #5
 80094a8:	f003 021f 	and.w	r2, r3, #31
 80094ac:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80094b0:	f04f 0b01 	mov.w	fp, #1
 80094b4:	fa0b f202 	lsl.w	r2, fp, r2
 80094b8:	420a      	tst	r2, r1
 80094ba:	d00a      	beq.n	80094d2 <__gethex+0x1da>
 80094bc:	455b      	cmp	r3, fp
 80094be:	dd06      	ble.n	80094ce <__gethex+0x1d6>
 80094c0:	f1a8 0102 	sub.w	r1, r8, #2
 80094c4:	4620      	mov	r0, r4
 80094c6:	f7fe fd79 	bl	8007fbc <__any_on>
 80094ca:	2800      	cmp	r0, #0
 80094cc:	d138      	bne.n	8009540 <__gethex+0x248>
 80094ce:	f04f 0b02 	mov.w	fp, #2
 80094d2:	4641      	mov	r1, r8
 80094d4:	4620      	mov	r0, r4
 80094d6:	f7ff fea7 	bl	8009228 <rshift>
 80094da:	4446      	add	r6, r8
 80094dc:	68bb      	ldr	r3, [r7, #8]
 80094de:	42b3      	cmp	r3, r6
 80094e0:	da41      	bge.n	8009566 <__gethex+0x26e>
 80094e2:	4621      	mov	r1, r4
 80094e4:	4648      	mov	r0, r9
 80094e6:	f7fe f91d 	bl	8007724 <_Bfree>
 80094ea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80094ec:	2300      	movs	r3, #0
 80094ee:	6013      	str	r3, [r2, #0]
 80094f0:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 80094f4:	e78a      	b.n	800940c <__gethex+0x114>
 80094f6:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 80094fa:	2a2e      	cmp	r2, #46	; 0x2e
 80094fc:	d014      	beq.n	8009528 <__gethex+0x230>
 80094fe:	2b20      	cmp	r3, #32
 8009500:	d106      	bne.n	8009510 <__gethex+0x218>
 8009502:	9b01      	ldr	r3, [sp, #4]
 8009504:	f843 bb04 	str.w	fp, [r3], #4
 8009508:	f04f 0b00 	mov.w	fp, #0
 800950c:	9301      	str	r3, [sp, #4]
 800950e:	465b      	mov	r3, fp
 8009510:	7828      	ldrb	r0, [r5, #0]
 8009512:	9303      	str	r3, [sp, #12]
 8009514:	f7ff feda 	bl	80092cc <__hexdig_fun>
 8009518:	9b03      	ldr	r3, [sp, #12]
 800951a:	f000 000f 	and.w	r0, r0, #15
 800951e:	4098      	lsls	r0, r3
 8009520:	ea4b 0b00 	orr.w	fp, fp, r0
 8009524:	3304      	adds	r3, #4
 8009526:	e7a1      	b.n	800946c <__gethex+0x174>
 8009528:	45a8      	cmp	r8, r5
 800952a:	d8e8      	bhi.n	80094fe <__gethex+0x206>
 800952c:	2201      	movs	r2, #1
 800952e:	4628      	mov	r0, r5
 8009530:	9303      	str	r3, [sp, #12]
 8009532:	f7ff fe1b 	bl	800916c <strncmp>
 8009536:	4926      	ldr	r1, [pc, #152]	; (80095d0 <__gethex+0x2d8>)
 8009538:	9b03      	ldr	r3, [sp, #12]
 800953a:	2800      	cmp	r0, #0
 800953c:	d1df      	bne.n	80094fe <__gethex+0x206>
 800953e:	e795      	b.n	800946c <__gethex+0x174>
 8009540:	f04f 0b03 	mov.w	fp, #3
 8009544:	e7c5      	b.n	80094d2 <__gethex+0x1da>
 8009546:	da0b      	bge.n	8009560 <__gethex+0x268>
 8009548:	eba5 0800 	sub.w	r8, r5, r0
 800954c:	4621      	mov	r1, r4
 800954e:	4642      	mov	r2, r8
 8009550:	4648      	mov	r0, r9
 8009552:	f7fe fb01 	bl	8007b58 <__lshift>
 8009556:	eba6 0608 	sub.w	r6, r6, r8
 800955a:	4604      	mov	r4, r0
 800955c:	f100 0a14 	add.w	sl, r0, #20
 8009560:	f04f 0b00 	mov.w	fp, #0
 8009564:	e7ba      	b.n	80094dc <__gethex+0x1e4>
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	42b3      	cmp	r3, r6
 800956a:	dd73      	ble.n	8009654 <__gethex+0x35c>
 800956c:	1b9e      	subs	r6, r3, r6
 800956e:	42b5      	cmp	r5, r6
 8009570:	dc34      	bgt.n	80095dc <__gethex+0x2e4>
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	2b02      	cmp	r3, #2
 8009576:	d023      	beq.n	80095c0 <__gethex+0x2c8>
 8009578:	2b03      	cmp	r3, #3
 800957a:	d025      	beq.n	80095c8 <__gethex+0x2d0>
 800957c:	2b01      	cmp	r3, #1
 800957e:	d115      	bne.n	80095ac <__gethex+0x2b4>
 8009580:	42b5      	cmp	r5, r6
 8009582:	d113      	bne.n	80095ac <__gethex+0x2b4>
 8009584:	2d01      	cmp	r5, #1
 8009586:	d10b      	bne.n	80095a0 <__gethex+0x2a8>
 8009588:	9a02      	ldr	r2, [sp, #8]
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	6013      	str	r3, [r2, #0]
 800958e:	2301      	movs	r3, #1
 8009590:	6123      	str	r3, [r4, #16]
 8009592:	f8ca 3000 	str.w	r3, [sl]
 8009596:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009598:	f04f 0862 	mov.w	r8, #98	; 0x62
 800959c:	601c      	str	r4, [r3, #0]
 800959e:	e735      	b.n	800940c <__gethex+0x114>
 80095a0:	1e69      	subs	r1, r5, #1
 80095a2:	4620      	mov	r0, r4
 80095a4:	f7fe fd0a 	bl	8007fbc <__any_on>
 80095a8:	2800      	cmp	r0, #0
 80095aa:	d1ed      	bne.n	8009588 <__gethex+0x290>
 80095ac:	4621      	mov	r1, r4
 80095ae:	4648      	mov	r0, r9
 80095b0:	f7fe f8b8 	bl	8007724 <_Bfree>
 80095b4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80095b6:	2300      	movs	r3, #0
 80095b8:	6013      	str	r3, [r2, #0]
 80095ba:	f04f 0850 	mov.w	r8, #80	; 0x50
 80095be:	e725      	b.n	800940c <__gethex+0x114>
 80095c0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d1f2      	bne.n	80095ac <__gethex+0x2b4>
 80095c6:	e7df      	b.n	8009588 <__gethex+0x290>
 80095c8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d1dc      	bne.n	8009588 <__gethex+0x290>
 80095ce:	e7ed      	b.n	80095ac <__gethex+0x2b4>
 80095d0:	0800a324 	.word	0x0800a324
 80095d4:	0800a1bd 	.word	0x0800a1bd
 80095d8:	0800a4ce 	.word	0x0800a4ce
 80095dc:	f106 38ff 	add.w	r8, r6, #4294967295
 80095e0:	f1bb 0f00 	cmp.w	fp, #0
 80095e4:	d133      	bne.n	800964e <__gethex+0x356>
 80095e6:	f1b8 0f00 	cmp.w	r8, #0
 80095ea:	d004      	beq.n	80095f6 <__gethex+0x2fe>
 80095ec:	4641      	mov	r1, r8
 80095ee:	4620      	mov	r0, r4
 80095f0:	f7fe fce4 	bl	8007fbc <__any_on>
 80095f4:	4683      	mov	fp, r0
 80095f6:	ea4f 1268 	mov.w	r2, r8, asr #5
 80095fa:	2301      	movs	r3, #1
 80095fc:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009600:	f008 081f 	and.w	r8, r8, #31
 8009604:	fa03 f308 	lsl.w	r3, r3, r8
 8009608:	4213      	tst	r3, r2
 800960a:	4631      	mov	r1, r6
 800960c:	4620      	mov	r0, r4
 800960e:	bf18      	it	ne
 8009610:	f04b 0b02 	orrne.w	fp, fp, #2
 8009614:	1bad      	subs	r5, r5, r6
 8009616:	f7ff fe07 	bl	8009228 <rshift>
 800961a:	687e      	ldr	r6, [r7, #4]
 800961c:	f04f 0802 	mov.w	r8, #2
 8009620:	f1bb 0f00 	cmp.w	fp, #0
 8009624:	d04a      	beq.n	80096bc <__gethex+0x3c4>
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	2b02      	cmp	r3, #2
 800962a:	d016      	beq.n	800965a <__gethex+0x362>
 800962c:	2b03      	cmp	r3, #3
 800962e:	d018      	beq.n	8009662 <__gethex+0x36a>
 8009630:	2b01      	cmp	r3, #1
 8009632:	d109      	bne.n	8009648 <__gethex+0x350>
 8009634:	f01b 0f02 	tst.w	fp, #2
 8009638:	d006      	beq.n	8009648 <__gethex+0x350>
 800963a:	f8da 3000 	ldr.w	r3, [sl]
 800963e:	ea4b 0b03 	orr.w	fp, fp, r3
 8009642:	f01b 0f01 	tst.w	fp, #1
 8009646:	d10f      	bne.n	8009668 <__gethex+0x370>
 8009648:	f048 0810 	orr.w	r8, r8, #16
 800964c:	e036      	b.n	80096bc <__gethex+0x3c4>
 800964e:	f04f 0b01 	mov.w	fp, #1
 8009652:	e7d0      	b.n	80095f6 <__gethex+0x2fe>
 8009654:	f04f 0801 	mov.w	r8, #1
 8009658:	e7e2      	b.n	8009620 <__gethex+0x328>
 800965a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800965c:	f1c3 0301 	rsb	r3, r3, #1
 8009660:	930f      	str	r3, [sp, #60]	; 0x3c
 8009662:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009664:	2b00      	cmp	r3, #0
 8009666:	d0ef      	beq.n	8009648 <__gethex+0x350>
 8009668:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800966c:	f104 0214 	add.w	r2, r4, #20
 8009670:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8009674:	9301      	str	r3, [sp, #4]
 8009676:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800967a:	2300      	movs	r3, #0
 800967c:	4694      	mov	ip, r2
 800967e:	f852 1b04 	ldr.w	r1, [r2], #4
 8009682:	f1b1 3fff 	cmp.w	r1, #4294967295
 8009686:	d01e      	beq.n	80096c6 <__gethex+0x3ce>
 8009688:	3101      	adds	r1, #1
 800968a:	f8cc 1000 	str.w	r1, [ip]
 800968e:	f1b8 0f02 	cmp.w	r8, #2
 8009692:	f104 0214 	add.w	r2, r4, #20
 8009696:	d13d      	bne.n	8009714 <__gethex+0x41c>
 8009698:	683b      	ldr	r3, [r7, #0]
 800969a:	3b01      	subs	r3, #1
 800969c:	42ab      	cmp	r3, r5
 800969e:	d10b      	bne.n	80096b8 <__gethex+0x3c0>
 80096a0:	1169      	asrs	r1, r5, #5
 80096a2:	2301      	movs	r3, #1
 80096a4:	f005 051f 	and.w	r5, r5, #31
 80096a8:	fa03 f505 	lsl.w	r5, r3, r5
 80096ac:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80096b0:	421d      	tst	r5, r3
 80096b2:	bf18      	it	ne
 80096b4:	f04f 0801 	movne.w	r8, #1
 80096b8:	f048 0820 	orr.w	r8, r8, #32
 80096bc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80096be:	601c      	str	r4, [r3, #0]
 80096c0:	9b02      	ldr	r3, [sp, #8]
 80096c2:	601e      	str	r6, [r3, #0]
 80096c4:	e6a2      	b.n	800940c <__gethex+0x114>
 80096c6:	4290      	cmp	r0, r2
 80096c8:	f842 3c04 	str.w	r3, [r2, #-4]
 80096cc:	d8d6      	bhi.n	800967c <__gethex+0x384>
 80096ce:	68a2      	ldr	r2, [r4, #8]
 80096d0:	4593      	cmp	fp, r2
 80096d2:	db17      	blt.n	8009704 <__gethex+0x40c>
 80096d4:	6861      	ldr	r1, [r4, #4]
 80096d6:	4648      	mov	r0, r9
 80096d8:	3101      	adds	r1, #1
 80096da:	f7fd ffe3 	bl	80076a4 <_Balloc>
 80096de:	4682      	mov	sl, r0
 80096e0:	b918      	cbnz	r0, 80096ea <__gethex+0x3f2>
 80096e2:	4b1b      	ldr	r3, [pc, #108]	; (8009750 <__gethex+0x458>)
 80096e4:	4602      	mov	r2, r0
 80096e6:	2184      	movs	r1, #132	; 0x84
 80096e8:	e6b3      	b.n	8009452 <__gethex+0x15a>
 80096ea:	6922      	ldr	r2, [r4, #16]
 80096ec:	3202      	adds	r2, #2
 80096ee:	f104 010c 	add.w	r1, r4, #12
 80096f2:	0092      	lsls	r2, r2, #2
 80096f4:	300c      	adds	r0, #12
 80096f6:	f7fd f844 	bl	8006782 <memcpy>
 80096fa:	4621      	mov	r1, r4
 80096fc:	4648      	mov	r0, r9
 80096fe:	f7fe f811 	bl	8007724 <_Bfree>
 8009702:	4654      	mov	r4, sl
 8009704:	6922      	ldr	r2, [r4, #16]
 8009706:	1c51      	adds	r1, r2, #1
 8009708:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800970c:	6121      	str	r1, [r4, #16]
 800970e:	2101      	movs	r1, #1
 8009710:	6151      	str	r1, [r2, #20]
 8009712:	e7bc      	b.n	800968e <__gethex+0x396>
 8009714:	6921      	ldr	r1, [r4, #16]
 8009716:	4559      	cmp	r1, fp
 8009718:	dd0b      	ble.n	8009732 <__gethex+0x43a>
 800971a:	2101      	movs	r1, #1
 800971c:	4620      	mov	r0, r4
 800971e:	f7ff fd83 	bl	8009228 <rshift>
 8009722:	68bb      	ldr	r3, [r7, #8]
 8009724:	3601      	adds	r6, #1
 8009726:	42b3      	cmp	r3, r6
 8009728:	f6ff aedb 	blt.w	80094e2 <__gethex+0x1ea>
 800972c:	f04f 0801 	mov.w	r8, #1
 8009730:	e7c2      	b.n	80096b8 <__gethex+0x3c0>
 8009732:	f015 051f 	ands.w	r5, r5, #31
 8009736:	d0f9      	beq.n	800972c <__gethex+0x434>
 8009738:	9b01      	ldr	r3, [sp, #4]
 800973a:	441a      	add	r2, r3
 800973c:	f1c5 0520 	rsb	r5, r5, #32
 8009740:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8009744:	f7fe f8a0 	bl	8007888 <__hi0bits>
 8009748:	42a8      	cmp	r0, r5
 800974a:	dbe6      	blt.n	800971a <__gethex+0x422>
 800974c:	e7ee      	b.n	800972c <__gethex+0x434>
 800974e:	bf00      	nop
 8009750:	0800a1bd 	.word	0x0800a1bd

08009754 <L_shift>:
 8009754:	f1c2 0208 	rsb	r2, r2, #8
 8009758:	0092      	lsls	r2, r2, #2
 800975a:	b570      	push	{r4, r5, r6, lr}
 800975c:	f1c2 0620 	rsb	r6, r2, #32
 8009760:	6843      	ldr	r3, [r0, #4]
 8009762:	6804      	ldr	r4, [r0, #0]
 8009764:	fa03 f506 	lsl.w	r5, r3, r6
 8009768:	432c      	orrs	r4, r5
 800976a:	40d3      	lsrs	r3, r2
 800976c:	6004      	str	r4, [r0, #0]
 800976e:	f840 3f04 	str.w	r3, [r0, #4]!
 8009772:	4288      	cmp	r0, r1
 8009774:	d3f4      	bcc.n	8009760 <L_shift+0xc>
 8009776:	bd70      	pop	{r4, r5, r6, pc}

08009778 <__match>:
 8009778:	b530      	push	{r4, r5, lr}
 800977a:	6803      	ldr	r3, [r0, #0]
 800977c:	3301      	adds	r3, #1
 800977e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009782:	b914      	cbnz	r4, 800978a <__match+0x12>
 8009784:	6003      	str	r3, [r0, #0]
 8009786:	2001      	movs	r0, #1
 8009788:	bd30      	pop	{r4, r5, pc}
 800978a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800978e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009792:	2d19      	cmp	r5, #25
 8009794:	bf98      	it	ls
 8009796:	3220      	addls	r2, #32
 8009798:	42a2      	cmp	r2, r4
 800979a:	d0f0      	beq.n	800977e <__match+0x6>
 800979c:	2000      	movs	r0, #0
 800979e:	e7f3      	b.n	8009788 <__match+0x10>

080097a0 <__hexnan>:
 80097a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097a4:	680b      	ldr	r3, [r1, #0]
 80097a6:	6801      	ldr	r1, [r0, #0]
 80097a8:	115e      	asrs	r6, r3, #5
 80097aa:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80097ae:	f013 031f 	ands.w	r3, r3, #31
 80097b2:	b087      	sub	sp, #28
 80097b4:	bf18      	it	ne
 80097b6:	3604      	addne	r6, #4
 80097b8:	2500      	movs	r5, #0
 80097ba:	1f37      	subs	r7, r6, #4
 80097bc:	4682      	mov	sl, r0
 80097be:	4690      	mov	r8, r2
 80097c0:	9301      	str	r3, [sp, #4]
 80097c2:	f846 5c04 	str.w	r5, [r6, #-4]
 80097c6:	46b9      	mov	r9, r7
 80097c8:	463c      	mov	r4, r7
 80097ca:	9502      	str	r5, [sp, #8]
 80097cc:	46ab      	mov	fp, r5
 80097ce:	784a      	ldrb	r2, [r1, #1]
 80097d0:	1c4b      	adds	r3, r1, #1
 80097d2:	9303      	str	r3, [sp, #12]
 80097d4:	b342      	cbz	r2, 8009828 <__hexnan+0x88>
 80097d6:	4610      	mov	r0, r2
 80097d8:	9105      	str	r1, [sp, #20]
 80097da:	9204      	str	r2, [sp, #16]
 80097dc:	f7ff fd76 	bl	80092cc <__hexdig_fun>
 80097e0:	2800      	cmp	r0, #0
 80097e2:	d14f      	bne.n	8009884 <__hexnan+0xe4>
 80097e4:	9a04      	ldr	r2, [sp, #16]
 80097e6:	9905      	ldr	r1, [sp, #20]
 80097e8:	2a20      	cmp	r2, #32
 80097ea:	d818      	bhi.n	800981e <__hexnan+0x7e>
 80097ec:	9b02      	ldr	r3, [sp, #8]
 80097ee:	459b      	cmp	fp, r3
 80097f0:	dd13      	ble.n	800981a <__hexnan+0x7a>
 80097f2:	454c      	cmp	r4, r9
 80097f4:	d206      	bcs.n	8009804 <__hexnan+0x64>
 80097f6:	2d07      	cmp	r5, #7
 80097f8:	dc04      	bgt.n	8009804 <__hexnan+0x64>
 80097fa:	462a      	mov	r2, r5
 80097fc:	4649      	mov	r1, r9
 80097fe:	4620      	mov	r0, r4
 8009800:	f7ff ffa8 	bl	8009754 <L_shift>
 8009804:	4544      	cmp	r4, r8
 8009806:	d950      	bls.n	80098aa <__hexnan+0x10a>
 8009808:	2300      	movs	r3, #0
 800980a:	f1a4 0904 	sub.w	r9, r4, #4
 800980e:	f844 3c04 	str.w	r3, [r4, #-4]
 8009812:	f8cd b008 	str.w	fp, [sp, #8]
 8009816:	464c      	mov	r4, r9
 8009818:	461d      	mov	r5, r3
 800981a:	9903      	ldr	r1, [sp, #12]
 800981c:	e7d7      	b.n	80097ce <__hexnan+0x2e>
 800981e:	2a29      	cmp	r2, #41	; 0x29
 8009820:	d155      	bne.n	80098ce <__hexnan+0x12e>
 8009822:	3102      	adds	r1, #2
 8009824:	f8ca 1000 	str.w	r1, [sl]
 8009828:	f1bb 0f00 	cmp.w	fp, #0
 800982c:	d04f      	beq.n	80098ce <__hexnan+0x12e>
 800982e:	454c      	cmp	r4, r9
 8009830:	d206      	bcs.n	8009840 <__hexnan+0xa0>
 8009832:	2d07      	cmp	r5, #7
 8009834:	dc04      	bgt.n	8009840 <__hexnan+0xa0>
 8009836:	462a      	mov	r2, r5
 8009838:	4649      	mov	r1, r9
 800983a:	4620      	mov	r0, r4
 800983c:	f7ff ff8a 	bl	8009754 <L_shift>
 8009840:	4544      	cmp	r4, r8
 8009842:	d934      	bls.n	80098ae <__hexnan+0x10e>
 8009844:	f1a8 0204 	sub.w	r2, r8, #4
 8009848:	4623      	mov	r3, r4
 800984a:	f853 1b04 	ldr.w	r1, [r3], #4
 800984e:	f842 1f04 	str.w	r1, [r2, #4]!
 8009852:	429f      	cmp	r7, r3
 8009854:	d2f9      	bcs.n	800984a <__hexnan+0xaa>
 8009856:	1b3b      	subs	r3, r7, r4
 8009858:	f023 0303 	bic.w	r3, r3, #3
 800985c:	3304      	adds	r3, #4
 800985e:	3e03      	subs	r6, #3
 8009860:	3401      	adds	r4, #1
 8009862:	42a6      	cmp	r6, r4
 8009864:	bf38      	it	cc
 8009866:	2304      	movcc	r3, #4
 8009868:	4443      	add	r3, r8
 800986a:	2200      	movs	r2, #0
 800986c:	f843 2b04 	str.w	r2, [r3], #4
 8009870:	429f      	cmp	r7, r3
 8009872:	d2fb      	bcs.n	800986c <__hexnan+0xcc>
 8009874:	683b      	ldr	r3, [r7, #0]
 8009876:	b91b      	cbnz	r3, 8009880 <__hexnan+0xe0>
 8009878:	4547      	cmp	r7, r8
 800987a:	d126      	bne.n	80098ca <__hexnan+0x12a>
 800987c:	2301      	movs	r3, #1
 800987e:	603b      	str	r3, [r7, #0]
 8009880:	2005      	movs	r0, #5
 8009882:	e025      	b.n	80098d0 <__hexnan+0x130>
 8009884:	3501      	adds	r5, #1
 8009886:	2d08      	cmp	r5, #8
 8009888:	f10b 0b01 	add.w	fp, fp, #1
 800988c:	dd06      	ble.n	800989c <__hexnan+0xfc>
 800988e:	4544      	cmp	r4, r8
 8009890:	d9c3      	bls.n	800981a <__hexnan+0x7a>
 8009892:	2300      	movs	r3, #0
 8009894:	f844 3c04 	str.w	r3, [r4, #-4]
 8009898:	2501      	movs	r5, #1
 800989a:	3c04      	subs	r4, #4
 800989c:	6822      	ldr	r2, [r4, #0]
 800989e:	f000 000f 	and.w	r0, r0, #15
 80098a2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80098a6:	6020      	str	r0, [r4, #0]
 80098a8:	e7b7      	b.n	800981a <__hexnan+0x7a>
 80098aa:	2508      	movs	r5, #8
 80098ac:	e7b5      	b.n	800981a <__hexnan+0x7a>
 80098ae:	9b01      	ldr	r3, [sp, #4]
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d0df      	beq.n	8009874 <__hexnan+0xd4>
 80098b4:	f1c3 0320 	rsb	r3, r3, #32
 80098b8:	f04f 32ff 	mov.w	r2, #4294967295
 80098bc:	40da      	lsrs	r2, r3
 80098be:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80098c2:	4013      	ands	r3, r2
 80098c4:	f846 3c04 	str.w	r3, [r6, #-4]
 80098c8:	e7d4      	b.n	8009874 <__hexnan+0xd4>
 80098ca:	3f04      	subs	r7, #4
 80098cc:	e7d2      	b.n	8009874 <__hexnan+0xd4>
 80098ce:	2004      	movs	r0, #4
 80098d0:	b007      	add	sp, #28
 80098d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080098d6 <__ascii_mbtowc>:
 80098d6:	b082      	sub	sp, #8
 80098d8:	b901      	cbnz	r1, 80098dc <__ascii_mbtowc+0x6>
 80098da:	a901      	add	r1, sp, #4
 80098dc:	b142      	cbz	r2, 80098f0 <__ascii_mbtowc+0x1a>
 80098de:	b14b      	cbz	r3, 80098f4 <__ascii_mbtowc+0x1e>
 80098e0:	7813      	ldrb	r3, [r2, #0]
 80098e2:	600b      	str	r3, [r1, #0]
 80098e4:	7812      	ldrb	r2, [r2, #0]
 80098e6:	1e10      	subs	r0, r2, #0
 80098e8:	bf18      	it	ne
 80098ea:	2001      	movne	r0, #1
 80098ec:	b002      	add	sp, #8
 80098ee:	4770      	bx	lr
 80098f0:	4610      	mov	r0, r2
 80098f2:	e7fb      	b.n	80098ec <__ascii_mbtowc+0x16>
 80098f4:	f06f 0001 	mvn.w	r0, #1
 80098f8:	e7f8      	b.n	80098ec <__ascii_mbtowc+0x16>

080098fa <_realloc_r>:
 80098fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098fe:	4680      	mov	r8, r0
 8009900:	4614      	mov	r4, r2
 8009902:	460e      	mov	r6, r1
 8009904:	b921      	cbnz	r1, 8009910 <_realloc_r+0x16>
 8009906:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800990a:	4611      	mov	r1, r2
 800990c:	f7fd be3e 	b.w	800758c <_malloc_r>
 8009910:	b92a      	cbnz	r2, 800991e <_realloc_r+0x24>
 8009912:	f7fd fdc7 	bl	80074a4 <_free_r>
 8009916:	4625      	mov	r5, r4
 8009918:	4628      	mov	r0, r5
 800991a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800991e:	f000 f842 	bl	80099a6 <_malloc_usable_size_r>
 8009922:	4284      	cmp	r4, r0
 8009924:	4607      	mov	r7, r0
 8009926:	d802      	bhi.n	800992e <_realloc_r+0x34>
 8009928:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800992c:	d812      	bhi.n	8009954 <_realloc_r+0x5a>
 800992e:	4621      	mov	r1, r4
 8009930:	4640      	mov	r0, r8
 8009932:	f7fd fe2b 	bl	800758c <_malloc_r>
 8009936:	4605      	mov	r5, r0
 8009938:	2800      	cmp	r0, #0
 800993a:	d0ed      	beq.n	8009918 <_realloc_r+0x1e>
 800993c:	42bc      	cmp	r4, r7
 800993e:	4622      	mov	r2, r4
 8009940:	4631      	mov	r1, r6
 8009942:	bf28      	it	cs
 8009944:	463a      	movcs	r2, r7
 8009946:	f7fc ff1c 	bl	8006782 <memcpy>
 800994a:	4631      	mov	r1, r6
 800994c:	4640      	mov	r0, r8
 800994e:	f7fd fda9 	bl	80074a4 <_free_r>
 8009952:	e7e1      	b.n	8009918 <_realloc_r+0x1e>
 8009954:	4635      	mov	r5, r6
 8009956:	e7df      	b.n	8009918 <_realloc_r+0x1e>

08009958 <__ascii_wctomb>:
 8009958:	b149      	cbz	r1, 800996e <__ascii_wctomb+0x16>
 800995a:	2aff      	cmp	r2, #255	; 0xff
 800995c:	bf85      	ittet	hi
 800995e:	238a      	movhi	r3, #138	; 0x8a
 8009960:	6003      	strhi	r3, [r0, #0]
 8009962:	700a      	strbls	r2, [r1, #0]
 8009964:	f04f 30ff 	movhi.w	r0, #4294967295
 8009968:	bf98      	it	ls
 800996a:	2001      	movls	r0, #1
 800996c:	4770      	bx	lr
 800996e:	4608      	mov	r0, r1
 8009970:	4770      	bx	lr
	...

08009974 <fiprintf>:
 8009974:	b40e      	push	{r1, r2, r3}
 8009976:	b503      	push	{r0, r1, lr}
 8009978:	4601      	mov	r1, r0
 800997a:	ab03      	add	r3, sp, #12
 800997c:	4805      	ldr	r0, [pc, #20]	; (8009994 <fiprintf+0x20>)
 800997e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009982:	6800      	ldr	r0, [r0, #0]
 8009984:	9301      	str	r3, [sp, #4]
 8009986:	f000 f83f 	bl	8009a08 <_vfiprintf_r>
 800998a:	b002      	add	sp, #8
 800998c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009990:	b003      	add	sp, #12
 8009992:	4770      	bx	lr
 8009994:	20000064 	.word	0x20000064

08009998 <abort>:
 8009998:	b508      	push	{r3, lr}
 800999a:	2006      	movs	r0, #6
 800999c:	f000 fa0c 	bl	8009db8 <raise>
 80099a0:	2001      	movs	r0, #1
 80099a2:	f7f8 f835 	bl	8001a10 <_exit>

080099a6 <_malloc_usable_size_r>:
 80099a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80099aa:	1f18      	subs	r0, r3, #4
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	bfbc      	itt	lt
 80099b0:	580b      	ldrlt	r3, [r1, r0]
 80099b2:	18c0      	addlt	r0, r0, r3
 80099b4:	4770      	bx	lr

080099b6 <__sfputc_r>:
 80099b6:	6893      	ldr	r3, [r2, #8]
 80099b8:	3b01      	subs	r3, #1
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	b410      	push	{r4}
 80099be:	6093      	str	r3, [r2, #8]
 80099c0:	da08      	bge.n	80099d4 <__sfputc_r+0x1e>
 80099c2:	6994      	ldr	r4, [r2, #24]
 80099c4:	42a3      	cmp	r3, r4
 80099c6:	db01      	blt.n	80099cc <__sfputc_r+0x16>
 80099c8:	290a      	cmp	r1, #10
 80099ca:	d103      	bne.n	80099d4 <__sfputc_r+0x1e>
 80099cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80099d0:	f000 b934 	b.w	8009c3c <__swbuf_r>
 80099d4:	6813      	ldr	r3, [r2, #0]
 80099d6:	1c58      	adds	r0, r3, #1
 80099d8:	6010      	str	r0, [r2, #0]
 80099da:	7019      	strb	r1, [r3, #0]
 80099dc:	4608      	mov	r0, r1
 80099de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80099e2:	4770      	bx	lr

080099e4 <__sfputs_r>:
 80099e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099e6:	4606      	mov	r6, r0
 80099e8:	460f      	mov	r7, r1
 80099ea:	4614      	mov	r4, r2
 80099ec:	18d5      	adds	r5, r2, r3
 80099ee:	42ac      	cmp	r4, r5
 80099f0:	d101      	bne.n	80099f6 <__sfputs_r+0x12>
 80099f2:	2000      	movs	r0, #0
 80099f4:	e007      	b.n	8009a06 <__sfputs_r+0x22>
 80099f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80099fa:	463a      	mov	r2, r7
 80099fc:	4630      	mov	r0, r6
 80099fe:	f7ff ffda 	bl	80099b6 <__sfputc_r>
 8009a02:	1c43      	adds	r3, r0, #1
 8009a04:	d1f3      	bne.n	80099ee <__sfputs_r+0xa>
 8009a06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009a08 <_vfiprintf_r>:
 8009a08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a0c:	460d      	mov	r5, r1
 8009a0e:	b09d      	sub	sp, #116	; 0x74
 8009a10:	4614      	mov	r4, r2
 8009a12:	4698      	mov	r8, r3
 8009a14:	4606      	mov	r6, r0
 8009a16:	b118      	cbz	r0, 8009a20 <_vfiprintf_r+0x18>
 8009a18:	6a03      	ldr	r3, [r0, #32]
 8009a1a:	b90b      	cbnz	r3, 8009a20 <_vfiprintf_r+0x18>
 8009a1c:	f7fc fd60 	bl	80064e0 <__sinit>
 8009a20:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009a22:	07d9      	lsls	r1, r3, #31
 8009a24:	d405      	bmi.n	8009a32 <_vfiprintf_r+0x2a>
 8009a26:	89ab      	ldrh	r3, [r5, #12]
 8009a28:	059a      	lsls	r2, r3, #22
 8009a2a:	d402      	bmi.n	8009a32 <_vfiprintf_r+0x2a>
 8009a2c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009a2e:	f7fc fea6 	bl	800677e <__retarget_lock_acquire_recursive>
 8009a32:	89ab      	ldrh	r3, [r5, #12]
 8009a34:	071b      	lsls	r3, r3, #28
 8009a36:	d501      	bpl.n	8009a3c <_vfiprintf_r+0x34>
 8009a38:	692b      	ldr	r3, [r5, #16]
 8009a3a:	b99b      	cbnz	r3, 8009a64 <_vfiprintf_r+0x5c>
 8009a3c:	4629      	mov	r1, r5
 8009a3e:	4630      	mov	r0, r6
 8009a40:	f000 f93a 	bl	8009cb8 <__swsetup_r>
 8009a44:	b170      	cbz	r0, 8009a64 <_vfiprintf_r+0x5c>
 8009a46:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009a48:	07dc      	lsls	r4, r3, #31
 8009a4a:	d504      	bpl.n	8009a56 <_vfiprintf_r+0x4e>
 8009a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8009a50:	b01d      	add	sp, #116	; 0x74
 8009a52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a56:	89ab      	ldrh	r3, [r5, #12]
 8009a58:	0598      	lsls	r0, r3, #22
 8009a5a:	d4f7      	bmi.n	8009a4c <_vfiprintf_r+0x44>
 8009a5c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009a5e:	f7fc fe8f 	bl	8006780 <__retarget_lock_release_recursive>
 8009a62:	e7f3      	b.n	8009a4c <_vfiprintf_r+0x44>
 8009a64:	2300      	movs	r3, #0
 8009a66:	9309      	str	r3, [sp, #36]	; 0x24
 8009a68:	2320      	movs	r3, #32
 8009a6a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009a6e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009a72:	2330      	movs	r3, #48	; 0x30
 8009a74:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8009c28 <_vfiprintf_r+0x220>
 8009a78:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009a7c:	f04f 0901 	mov.w	r9, #1
 8009a80:	4623      	mov	r3, r4
 8009a82:	469a      	mov	sl, r3
 8009a84:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009a88:	b10a      	cbz	r2, 8009a8e <_vfiprintf_r+0x86>
 8009a8a:	2a25      	cmp	r2, #37	; 0x25
 8009a8c:	d1f9      	bne.n	8009a82 <_vfiprintf_r+0x7a>
 8009a8e:	ebba 0b04 	subs.w	fp, sl, r4
 8009a92:	d00b      	beq.n	8009aac <_vfiprintf_r+0xa4>
 8009a94:	465b      	mov	r3, fp
 8009a96:	4622      	mov	r2, r4
 8009a98:	4629      	mov	r1, r5
 8009a9a:	4630      	mov	r0, r6
 8009a9c:	f7ff ffa2 	bl	80099e4 <__sfputs_r>
 8009aa0:	3001      	adds	r0, #1
 8009aa2:	f000 80a9 	beq.w	8009bf8 <_vfiprintf_r+0x1f0>
 8009aa6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009aa8:	445a      	add	r2, fp
 8009aaa:	9209      	str	r2, [sp, #36]	; 0x24
 8009aac:	f89a 3000 	ldrb.w	r3, [sl]
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	f000 80a1 	beq.w	8009bf8 <_vfiprintf_r+0x1f0>
 8009ab6:	2300      	movs	r3, #0
 8009ab8:	f04f 32ff 	mov.w	r2, #4294967295
 8009abc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009ac0:	f10a 0a01 	add.w	sl, sl, #1
 8009ac4:	9304      	str	r3, [sp, #16]
 8009ac6:	9307      	str	r3, [sp, #28]
 8009ac8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009acc:	931a      	str	r3, [sp, #104]	; 0x68
 8009ace:	4654      	mov	r4, sl
 8009ad0:	2205      	movs	r2, #5
 8009ad2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ad6:	4854      	ldr	r0, [pc, #336]	; (8009c28 <_vfiprintf_r+0x220>)
 8009ad8:	f7f6 fb7a 	bl	80001d0 <memchr>
 8009adc:	9a04      	ldr	r2, [sp, #16]
 8009ade:	b9d8      	cbnz	r0, 8009b18 <_vfiprintf_r+0x110>
 8009ae0:	06d1      	lsls	r1, r2, #27
 8009ae2:	bf44      	itt	mi
 8009ae4:	2320      	movmi	r3, #32
 8009ae6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009aea:	0713      	lsls	r3, r2, #28
 8009aec:	bf44      	itt	mi
 8009aee:	232b      	movmi	r3, #43	; 0x2b
 8009af0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009af4:	f89a 3000 	ldrb.w	r3, [sl]
 8009af8:	2b2a      	cmp	r3, #42	; 0x2a
 8009afa:	d015      	beq.n	8009b28 <_vfiprintf_r+0x120>
 8009afc:	9a07      	ldr	r2, [sp, #28]
 8009afe:	4654      	mov	r4, sl
 8009b00:	2000      	movs	r0, #0
 8009b02:	f04f 0c0a 	mov.w	ip, #10
 8009b06:	4621      	mov	r1, r4
 8009b08:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009b0c:	3b30      	subs	r3, #48	; 0x30
 8009b0e:	2b09      	cmp	r3, #9
 8009b10:	d94d      	bls.n	8009bae <_vfiprintf_r+0x1a6>
 8009b12:	b1b0      	cbz	r0, 8009b42 <_vfiprintf_r+0x13a>
 8009b14:	9207      	str	r2, [sp, #28]
 8009b16:	e014      	b.n	8009b42 <_vfiprintf_r+0x13a>
 8009b18:	eba0 0308 	sub.w	r3, r0, r8
 8009b1c:	fa09 f303 	lsl.w	r3, r9, r3
 8009b20:	4313      	orrs	r3, r2
 8009b22:	9304      	str	r3, [sp, #16]
 8009b24:	46a2      	mov	sl, r4
 8009b26:	e7d2      	b.n	8009ace <_vfiprintf_r+0xc6>
 8009b28:	9b03      	ldr	r3, [sp, #12]
 8009b2a:	1d19      	adds	r1, r3, #4
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	9103      	str	r1, [sp, #12]
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	bfbb      	ittet	lt
 8009b34:	425b      	neglt	r3, r3
 8009b36:	f042 0202 	orrlt.w	r2, r2, #2
 8009b3a:	9307      	strge	r3, [sp, #28]
 8009b3c:	9307      	strlt	r3, [sp, #28]
 8009b3e:	bfb8      	it	lt
 8009b40:	9204      	strlt	r2, [sp, #16]
 8009b42:	7823      	ldrb	r3, [r4, #0]
 8009b44:	2b2e      	cmp	r3, #46	; 0x2e
 8009b46:	d10c      	bne.n	8009b62 <_vfiprintf_r+0x15a>
 8009b48:	7863      	ldrb	r3, [r4, #1]
 8009b4a:	2b2a      	cmp	r3, #42	; 0x2a
 8009b4c:	d134      	bne.n	8009bb8 <_vfiprintf_r+0x1b0>
 8009b4e:	9b03      	ldr	r3, [sp, #12]
 8009b50:	1d1a      	adds	r2, r3, #4
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	9203      	str	r2, [sp, #12]
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	bfb8      	it	lt
 8009b5a:	f04f 33ff 	movlt.w	r3, #4294967295
 8009b5e:	3402      	adds	r4, #2
 8009b60:	9305      	str	r3, [sp, #20]
 8009b62:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8009c38 <_vfiprintf_r+0x230>
 8009b66:	7821      	ldrb	r1, [r4, #0]
 8009b68:	2203      	movs	r2, #3
 8009b6a:	4650      	mov	r0, sl
 8009b6c:	f7f6 fb30 	bl	80001d0 <memchr>
 8009b70:	b138      	cbz	r0, 8009b82 <_vfiprintf_r+0x17a>
 8009b72:	9b04      	ldr	r3, [sp, #16]
 8009b74:	eba0 000a 	sub.w	r0, r0, sl
 8009b78:	2240      	movs	r2, #64	; 0x40
 8009b7a:	4082      	lsls	r2, r0
 8009b7c:	4313      	orrs	r3, r2
 8009b7e:	3401      	adds	r4, #1
 8009b80:	9304      	str	r3, [sp, #16]
 8009b82:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b86:	4829      	ldr	r0, [pc, #164]	; (8009c2c <_vfiprintf_r+0x224>)
 8009b88:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009b8c:	2206      	movs	r2, #6
 8009b8e:	f7f6 fb1f 	bl	80001d0 <memchr>
 8009b92:	2800      	cmp	r0, #0
 8009b94:	d03f      	beq.n	8009c16 <_vfiprintf_r+0x20e>
 8009b96:	4b26      	ldr	r3, [pc, #152]	; (8009c30 <_vfiprintf_r+0x228>)
 8009b98:	bb1b      	cbnz	r3, 8009be2 <_vfiprintf_r+0x1da>
 8009b9a:	9b03      	ldr	r3, [sp, #12]
 8009b9c:	3307      	adds	r3, #7
 8009b9e:	f023 0307 	bic.w	r3, r3, #7
 8009ba2:	3308      	adds	r3, #8
 8009ba4:	9303      	str	r3, [sp, #12]
 8009ba6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ba8:	443b      	add	r3, r7
 8009baa:	9309      	str	r3, [sp, #36]	; 0x24
 8009bac:	e768      	b.n	8009a80 <_vfiprintf_r+0x78>
 8009bae:	fb0c 3202 	mla	r2, ip, r2, r3
 8009bb2:	460c      	mov	r4, r1
 8009bb4:	2001      	movs	r0, #1
 8009bb6:	e7a6      	b.n	8009b06 <_vfiprintf_r+0xfe>
 8009bb8:	2300      	movs	r3, #0
 8009bba:	3401      	adds	r4, #1
 8009bbc:	9305      	str	r3, [sp, #20]
 8009bbe:	4619      	mov	r1, r3
 8009bc0:	f04f 0c0a 	mov.w	ip, #10
 8009bc4:	4620      	mov	r0, r4
 8009bc6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009bca:	3a30      	subs	r2, #48	; 0x30
 8009bcc:	2a09      	cmp	r2, #9
 8009bce:	d903      	bls.n	8009bd8 <_vfiprintf_r+0x1d0>
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d0c6      	beq.n	8009b62 <_vfiprintf_r+0x15a>
 8009bd4:	9105      	str	r1, [sp, #20]
 8009bd6:	e7c4      	b.n	8009b62 <_vfiprintf_r+0x15a>
 8009bd8:	fb0c 2101 	mla	r1, ip, r1, r2
 8009bdc:	4604      	mov	r4, r0
 8009bde:	2301      	movs	r3, #1
 8009be0:	e7f0      	b.n	8009bc4 <_vfiprintf_r+0x1bc>
 8009be2:	ab03      	add	r3, sp, #12
 8009be4:	9300      	str	r3, [sp, #0]
 8009be6:	462a      	mov	r2, r5
 8009be8:	4b12      	ldr	r3, [pc, #72]	; (8009c34 <_vfiprintf_r+0x22c>)
 8009bea:	a904      	add	r1, sp, #16
 8009bec:	4630      	mov	r0, r6
 8009bee:	f7fb fe15 	bl	800581c <_printf_float>
 8009bf2:	4607      	mov	r7, r0
 8009bf4:	1c78      	adds	r0, r7, #1
 8009bf6:	d1d6      	bne.n	8009ba6 <_vfiprintf_r+0x19e>
 8009bf8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009bfa:	07d9      	lsls	r1, r3, #31
 8009bfc:	d405      	bmi.n	8009c0a <_vfiprintf_r+0x202>
 8009bfe:	89ab      	ldrh	r3, [r5, #12]
 8009c00:	059a      	lsls	r2, r3, #22
 8009c02:	d402      	bmi.n	8009c0a <_vfiprintf_r+0x202>
 8009c04:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009c06:	f7fc fdbb 	bl	8006780 <__retarget_lock_release_recursive>
 8009c0a:	89ab      	ldrh	r3, [r5, #12]
 8009c0c:	065b      	lsls	r3, r3, #25
 8009c0e:	f53f af1d 	bmi.w	8009a4c <_vfiprintf_r+0x44>
 8009c12:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009c14:	e71c      	b.n	8009a50 <_vfiprintf_r+0x48>
 8009c16:	ab03      	add	r3, sp, #12
 8009c18:	9300      	str	r3, [sp, #0]
 8009c1a:	462a      	mov	r2, r5
 8009c1c:	4b05      	ldr	r3, [pc, #20]	; (8009c34 <_vfiprintf_r+0x22c>)
 8009c1e:	a904      	add	r1, sp, #16
 8009c20:	4630      	mov	r0, r6
 8009c22:	f7fc f89f 	bl	8005d64 <_printf_i>
 8009c26:	e7e4      	b.n	8009bf2 <_vfiprintf_r+0x1ea>
 8009c28:	0800a479 	.word	0x0800a479
 8009c2c:	0800a483 	.word	0x0800a483
 8009c30:	0800581d 	.word	0x0800581d
 8009c34:	080099e5 	.word	0x080099e5
 8009c38:	0800a47f 	.word	0x0800a47f

08009c3c <__swbuf_r>:
 8009c3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c3e:	460e      	mov	r6, r1
 8009c40:	4614      	mov	r4, r2
 8009c42:	4605      	mov	r5, r0
 8009c44:	b118      	cbz	r0, 8009c4e <__swbuf_r+0x12>
 8009c46:	6a03      	ldr	r3, [r0, #32]
 8009c48:	b90b      	cbnz	r3, 8009c4e <__swbuf_r+0x12>
 8009c4a:	f7fc fc49 	bl	80064e0 <__sinit>
 8009c4e:	69a3      	ldr	r3, [r4, #24]
 8009c50:	60a3      	str	r3, [r4, #8]
 8009c52:	89a3      	ldrh	r3, [r4, #12]
 8009c54:	071a      	lsls	r2, r3, #28
 8009c56:	d525      	bpl.n	8009ca4 <__swbuf_r+0x68>
 8009c58:	6923      	ldr	r3, [r4, #16]
 8009c5a:	b31b      	cbz	r3, 8009ca4 <__swbuf_r+0x68>
 8009c5c:	6823      	ldr	r3, [r4, #0]
 8009c5e:	6922      	ldr	r2, [r4, #16]
 8009c60:	1a98      	subs	r0, r3, r2
 8009c62:	6963      	ldr	r3, [r4, #20]
 8009c64:	b2f6      	uxtb	r6, r6
 8009c66:	4283      	cmp	r3, r0
 8009c68:	4637      	mov	r7, r6
 8009c6a:	dc04      	bgt.n	8009c76 <__swbuf_r+0x3a>
 8009c6c:	4621      	mov	r1, r4
 8009c6e:	4628      	mov	r0, r5
 8009c70:	f7ff fa3a 	bl	80090e8 <_fflush_r>
 8009c74:	b9e0      	cbnz	r0, 8009cb0 <__swbuf_r+0x74>
 8009c76:	68a3      	ldr	r3, [r4, #8]
 8009c78:	3b01      	subs	r3, #1
 8009c7a:	60a3      	str	r3, [r4, #8]
 8009c7c:	6823      	ldr	r3, [r4, #0]
 8009c7e:	1c5a      	adds	r2, r3, #1
 8009c80:	6022      	str	r2, [r4, #0]
 8009c82:	701e      	strb	r6, [r3, #0]
 8009c84:	6962      	ldr	r2, [r4, #20]
 8009c86:	1c43      	adds	r3, r0, #1
 8009c88:	429a      	cmp	r2, r3
 8009c8a:	d004      	beq.n	8009c96 <__swbuf_r+0x5a>
 8009c8c:	89a3      	ldrh	r3, [r4, #12]
 8009c8e:	07db      	lsls	r3, r3, #31
 8009c90:	d506      	bpl.n	8009ca0 <__swbuf_r+0x64>
 8009c92:	2e0a      	cmp	r6, #10
 8009c94:	d104      	bne.n	8009ca0 <__swbuf_r+0x64>
 8009c96:	4621      	mov	r1, r4
 8009c98:	4628      	mov	r0, r5
 8009c9a:	f7ff fa25 	bl	80090e8 <_fflush_r>
 8009c9e:	b938      	cbnz	r0, 8009cb0 <__swbuf_r+0x74>
 8009ca0:	4638      	mov	r0, r7
 8009ca2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ca4:	4621      	mov	r1, r4
 8009ca6:	4628      	mov	r0, r5
 8009ca8:	f000 f806 	bl	8009cb8 <__swsetup_r>
 8009cac:	2800      	cmp	r0, #0
 8009cae:	d0d5      	beq.n	8009c5c <__swbuf_r+0x20>
 8009cb0:	f04f 37ff 	mov.w	r7, #4294967295
 8009cb4:	e7f4      	b.n	8009ca0 <__swbuf_r+0x64>
	...

08009cb8 <__swsetup_r>:
 8009cb8:	b538      	push	{r3, r4, r5, lr}
 8009cba:	4b2a      	ldr	r3, [pc, #168]	; (8009d64 <__swsetup_r+0xac>)
 8009cbc:	4605      	mov	r5, r0
 8009cbe:	6818      	ldr	r0, [r3, #0]
 8009cc0:	460c      	mov	r4, r1
 8009cc2:	b118      	cbz	r0, 8009ccc <__swsetup_r+0x14>
 8009cc4:	6a03      	ldr	r3, [r0, #32]
 8009cc6:	b90b      	cbnz	r3, 8009ccc <__swsetup_r+0x14>
 8009cc8:	f7fc fc0a 	bl	80064e0 <__sinit>
 8009ccc:	89a3      	ldrh	r3, [r4, #12]
 8009cce:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009cd2:	0718      	lsls	r0, r3, #28
 8009cd4:	d422      	bmi.n	8009d1c <__swsetup_r+0x64>
 8009cd6:	06d9      	lsls	r1, r3, #27
 8009cd8:	d407      	bmi.n	8009cea <__swsetup_r+0x32>
 8009cda:	2309      	movs	r3, #9
 8009cdc:	602b      	str	r3, [r5, #0]
 8009cde:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009ce2:	81a3      	strh	r3, [r4, #12]
 8009ce4:	f04f 30ff 	mov.w	r0, #4294967295
 8009ce8:	e034      	b.n	8009d54 <__swsetup_r+0x9c>
 8009cea:	0758      	lsls	r0, r3, #29
 8009cec:	d512      	bpl.n	8009d14 <__swsetup_r+0x5c>
 8009cee:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009cf0:	b141      	cbz	r1, 8009d04 <__swsetup_r+0x4c>
 8009cf2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009cf6:	4299      	cmp	r1, r3
 8009cf8:	d002      	beq.n	8009d00 <__swsetup_r+0x48>
 8009cfa:	4628      	mov	r0, r5
 8009cfc:	f7fd fbd2 	bl	80074a4 <_free_r>
 8009d00:	2300      	movs	r3, #0
 8009d02:	6363      	str	r3, [r4, #52]	; 0x34
 8009d04:	89a3      	ldrh	r3, [r4, #12]
 8009d06:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009d0a:	81a3      	strh	r3, [r4, #12]
 8009d0c:	2300      	movs	r3, #0
 8009d0e:	6063      	str	r3, [r4, #4]
 8009d10:	6923      	ldr	r3, [r4, #16]
 8009d12:	6023      	str	r3, [r4, #0]
 8009d14:	89a3      	ldrh	r3, [r4, #12]
 8009d16:	f043 0308 	orr.w	r3, r3, #8
 8009d1a:	81a3      	strh	r3, [r4, #12]
 8009d1c:	6923      	ldr	r3, [r4, #16]
 8009d1e:	b94b      	cbnz	r3, 8009d34 <__swsetup_r+0x7c>
 8009d20:	89a3      	ldrh	r3, [r4, #12]
 8009d22:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009d26:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009d2a:	d003      	beq.n	8009d34 <__swsetup_r+0x7c>
 8009d2c:	4621      	mov	r1, r4
 8009d2e:	4628      	mov	r0, r5
 8009d30:	f000 f884 	bl	8009e3c <__smakebuf_r>
 8009d34:	89a0      	ldrh	r0, [r4, #12]
 8009d36:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009d3a:	f010 0301 	ands.w	r3, r0, #1
 8009d3e:	d00a      	beq.n	8009d56 <__swsetup_r+0x9e>
 8009d40:	2300      	movs	r3, #0
 8009d42:	60a3      	str	r3, [r4, #8]
 8009d44:	6963      	ldr	r3, [r4, #20]
 8009d46:	425b      	negs	r3, r3
 8009d48:	61a3      	str	r3, [r4, #24]
 8009d4a:	6923      	ldr	r3, [r4, #16]
 8009d4c:	b943      	cbnz	r3, 8009d60 <__swsetup_r+0xa8>
 8009d4e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009d52:	d1c4      	bne.n	8009cde <__swsetup_r+0x26>
 8009d54:	bd38      	pop	{r3, r4, r5, pc}
 8009d56:	0781      	lsls	r1, r0, #30
 8009d58:	bf58      	it	pl
 8009d5a:	6963      	ldrpl	r3, [r4, #20]
 8009d5c:	60a3      	str	r3, [r4, #8]
 8009d5e:	e7f4      	b.n	8009d4a <__swsetup_r+0x92>
 8009d60:	2000      	movs	r0, #0
 8009d62:	e7f7      	b.n	8009d54 <__swsetup_r+0x9c>
 8009d64:	20000064 	.word	0x20000064

08009d68 <_raise_r>:
 8009d68:	291f      	cmp	r1, #31
 8009d6a:	b538      	push	{r3, r4, r5, lr}
 8009d6c:	4604      	mov	r4, r0
 8009d6e:	460d      	mov	r5, r1
 8009d70:	d904      	bls.n	8009d7c <_raise_r+0x14>
 8009d72:	2316      	movs	r3, #22
 8009d74:	6003      	str	r3, [r0, #0]
 8009d76:	f04f 30ff 	mov.w	r0, #4294967295
 8009d7a:	bd38      	pop	{r3, r4, r5, pc}
 8009d7c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8009d7e:	b112      	cbz	r2, 8009d86 <_raise_r+0x1e>
 8009d80:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009d84:	b94b      	cbnz	r3, 8009d9a <_raise_r+0x32>
 8009d86:	4620      	mov	r0, r4
 8009d88:	f000 f830 	bl	8009dec <_getpid_r>
 8009d8c:	462a      	mov	r2, r5
 8009d8e:	4601      	mov	r1, r0
 8009d90:	4620      	mov	r0, r4
 8009d92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009d96:	f000 b817 	b.w	8009dc8 <_kill_r>
 8009d9a:	2b01      	cmp	r3, #1
 8009d9c:	d00a      	beq.n	8009db4 <_raise_r+0x4c>
 8009d9e:	1c59      	adds	r1, r3, #1
 8009da0:	d103      	bne.n	8009daa <_raise_r+0x42>
 8009da2:	2316      	movs	r3, #22
 8009da4:	6003      	str	r3, [r0, #0]
 8009da6:	2001      	movs	r0, #1
 8009da8:	e7e7      	b.n	8009d7a <_raise_r+0x12>
 8009daa:	2400      	movs	r4, #0
 8009dac:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009db0:	4628      	mov	r0, r5
 8009db2:	4798      	blx	r3
 8009db4:	2000      	movs	r0, #0
 8009db6:	e7e0      	b.n	8009d7a <_raise_r+0x12>

08009db8 <raise>:
 8009db8:	4b02      	ldr	r3, [pc, #8]	; (8009dc4 <raise+0xc>)
 8009dba:	4601      	mov	r1, r0
 8009dbc:	6818      	ldr	r0, [r3, #0]
 8009dbe:	f7ff bfd3 	b.w	8009d68 <_raise_r>
 8009dc2:	bf00      	nop
 8009dc4:	20000064 	.word	0x20000064

08009dc8 <_kill_r>:
 8009dc8:	b538      	push	{r3, r4, r5, lr}
 8009dca:	4d07      	ldr	r5, [pc, #28]	; (8009de8 <_kill_r+0x20>)
 8009dcc:	2300      	movs	r3, #0
 8009dce:	4604      	mov	r4, r0
 8009dd0:	4608      	mov	r0, r1
 8009dd2:	4611      	mov	r1, r2
 8009dd4:	602b      	str	r3, [r5, #0]
 8009dd6:	f7f7 fe0b 	bl	80019f0 <_kill>
 8009dda:	1c43      	adds	r3, r0, #1
 8009ddc:	d102      	bne.n	8009de4 <_kill_r+0x1c>
 8009dde:	682b      	ldr	r3, [r5, #0]
 8009de0:	b103      	cbz	r3, 8009de4 <_kill_r+0x1c>
 8009de2:	6023      	str	r3, [r4, #0]
 8009de4:	bd38      	pop	{r3, r4, r5, pc}
 8009de6:	bf00      	nop
 8009de8:	2000089c 	.word	0x2000089c

08009dec <_getpid_r>:
 8009dec:	f7f7 bdf8 	b.w	80019e0 <_getpid>

08009df0 <__swhatbuf_r>:
 8009df0:	b570      	push	{r4, r5, r6, lr}
 8009df2:	460c      	mov	r4, r1
 8009df4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009df8:	2900      	cmp	r1, #0
 8009dfa:	b096      	sub	sp, #88	; 0x58
 8009dfc:	4615      	mov	r5, r2
 8009dfe:	461e      	mov	r6, r3
 8009e00:	da0d      	bge.n	8009e1e <__swhatbuf_r+0x2e>
 8009e02:	89a3      	ldrh	r3, [r4, #12]
 8009e04:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009e08:	f04f 0100 	mov.w	r1, #0
 8009e0c:	bf0c      	ite	eq
 8009e0e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8009e12:	2340      	movne	r3, #64	; 0x40
 8009e14:	2000      	movs	r0, #0
 8009e16:	6031      	str	r1, [r6, #0]
 8009e18:	602b      	str	r3, [r5, #0]
 8009e1a:	b016      	add	sp, #88	; 0x58
 8009e1c:	bd70      	pop	{r4, r5, r6, pc}
 8009e1e:	466a      	mov	r2, sp
 8009e20:	f000 f848 	bl	8009eb4 <_fstat_r>
 8009e24:	2800      	cmp	r0, #0
 8009e26:	dbec      	blt.n	8009e02 <__swhatbuf_r+0x12>
 8009e28:	9901      	ldr	r1, [sp, #4]
 8009e2a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8009e2e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8009e32:	4259      	negs	r1, r3
 8009e34:	4159      	adcs	r1, r3
 8009e36:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009e3a:	e7eb      	b.n	8009e14 <__swhatbuf_r+0x24>

08009e3c <__smakebuf_r>:
 8009e3c:	898b      	ldrh	r3, [r1, #12]
 8009e3e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009e40:	079d      	lsls	r5, r3, #30
 8009e42:	4606      	mov	r6, r0
 8009e44:	460c      	mov	r4, r1
 8009e46:	d507      	bpl.n	8009e58 <__smakebuf_r+0x1c>
 8009e48:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009e4c:	6023      	str	r3, [r4, #0]
 8009e4e:	6123      	str	r3, [r4, #16]
 8009e50:	2301      	movs	r3, #1
 8009e52:	6163      	str	r3, [r4, #20]
 8009e54:	b002      	add	sp, #8
 8009e56:	bd70      	pop	{r4, r5, r6, pc}
 8009e58:	ab01      	add	r3, sp, #4
 8009e5a:	466a      	mov	r2, sp
 8009e5c:	f7ff ffc8 	bl	8009df0 <__swhatbuf_r>
 8009e60:	9900      	ldr	r1, [sp, #0]
 8009e62:	4605      	mov	r5, r0
 8009e64:	4630      	mov	r0, r6
 8009e66:	f7fd fb91 	bl	800758c <_malloc_r>
 8009e6a:	b948      	cbnz	r0, 8009e80 <__smakebuf_r+0x44>
 8009e6c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e70:	059a      	lsls	r2, r3, #22
 8009e72:	d4ef      	bmi.n	8009e54 <__smakebuf_r+0x18>
 8009e74:	f023 0303 	bic.w	r3, r3, #3
 8009e78:	f043 0302 	orr.w	r3, r3, #2
 8009e7c:	81a3      	strh	r3, [r4, #12]
 8009e7e:	e7e3      	b.n	8009e48 <__smakebuf_r+0xc>
 8009e80:	89a3      	ldrh	r3, [r4, #12]
 8009e82:	6020      	str	r0, [r4, #0]
 8009e84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009e88:	81a3      	strh	r3, [r4, #12]
 8009e8a:	9b00      	ldr	r3, [sp, #0]
 8009e8c:	6163      	str	r3, [r4, #20]
 8009e8e:	9b01      	ldr	r3, [sp, #4]
 8009e90:	6120      	str	r0, [r4, #16]
 8009e92:	b15b      	cbz	r3, 8009eac <__smakebuf_r+0x70>
 8009e94:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009e98:	4630      	mov	r0, r6
 8009e9a:	f000 f81d 	bl	8009ed8 <_isatty_r>
 8009e9e:	b128      	cbz	r0, 8009eac <__smakebuf_r+0x70>
 8009ea0:	89a3      	ldrh	r3, [r4, #12]
 8009ea2:	f023 0303 	bic.w	r3, r3, #3
 8009ea6:	f043 0301 	orr.w	r3, r3, #1
 8009eaa:	81a3      	strh	r3, [r4, #12]
 8009eac:	89a3      	ldrh	r3, [r4, #12]
 8009eae:	431d      	orrs	r5, r3
 8009eb0:	81a5      	strh	r5, [r4, #12]
 8009eb2:	e7cf      	b.n	8009e54 <__smakebuf_r+0x18>

08009eb4 <_fstat_r>:
 8009eb4:	b538      	push	{r3, r4, r5, lr}
 8009eb6:	4d07      	ldr	r5, [pc, #28]	; (8009ed4 <_fstat_r+0x20>)
 8009eb8:	2300      	movs	r3, #0
 8009eba:	4604      	mov	r4, r0
 8009ebc:	4608      	mov	r0, r1
 8009ebe:	4611      	mov	r1, r2
 8009ec0:	602b      	str	r3, [r5, #0]
 8009ec2:	f7f7 fdf4 	bl	8001aae <_fstat>
 8009ec6:	1c43      	adds	r3, r0, #1
 8009ec8:	d102      	bne.n	8009ed0 <_fstat_r+0x1c>
 8009eca:	682b      	ldr	r3, [r5, #0]
 8009ecc:	b103      	cbz	r3, 8009ed0 <_fstat_r+0x1c>
 8009ece:	6023      	str	r3, [r4, #0]
 8009ed0:	bd38      	pop	{r3, r4, r5, pc}
 8009ed2:	bf00      	nop
 8009ed4:	2000089c 	.word	0x2000089c

08009ed8 <_isatty_r>:
 8009ed8:	b538      	push	{r3, r4, r5, lr}
 8009eda:	4d06      	ldr	r5, [pc, #24]	; (8009ef4 <_isatty_r+0x1c>)
 8009edc:	2300      	movs	r3, #0
 8009ede:	4604      	mov	r4, r0
 8009ee0:	4608      	mov	r0, r1
 8009ee2:	602b      	str	r3, [r5, #0]
 8009ee4:	f7f7 fdf3 	bl	8001ace <_isatty>
 8009ee8:	1c43      	adds	r3, r0, #1
 8009eea:	d102      	bne.n	8009ef2 <_isatty_r+0x1a>
 8009eec:	682b      	ldr	r3, [r5, #0]
 8009eee:	b103      	cbz	r3, 8009ef2 <_isatty_r+0x1a>
 8009ef0:	6023      	str	r3, [r4, #0]
 8009ef2:	bd38      	pop	{r3, r4, r5, pc}
 8009ef4:	2000089c 	.word	0x2000089c

08009ef8 <_init>:
 8009ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009efa:	bf00      	nop
 8009efc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009efe:	bc08      	pop	{r3}
 8009f00:	469e      	mov	lr, r3
 8009f02:	4770      	bx	lr

08009f04 <_fini>:
 8009f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f06:	bf00      	nop
 8009f08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f0a:	bc08      	pop	{r3}
 8009f0c:	469e      	mov	lr, r3
 8009f0e:	4770      	bx	lr
