Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: MD5.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MD5.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MD5"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : MD5
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\ael10jso\Xilinx\embedded_bruteforce\vhdl\md5_working.vhd" into library work
Parsing entity <MD5>.
Parsing architecture <Behavioral> of entity <md5>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <MD5> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MD5>.
    Related source file is "C:\Users\ael10jso\Xilinx\embedded_bruteforce\vhdl\md5_working.vhd".
    Found 6-bit register for signal <i_c>.
    Found 32-bit register for signal <a_c>.
    Found 32-bit register for signal <b_c>.
    Found 32-bit register for signal <c_c>.
    Found 32-bit register for signal <d_c>.
    Found 3-bit register for signal <state_c>.
INFO:Xst:1799 - State set_output is never reached in FSM <state_c>.
    Found finite state machine <FSM_0> for signal <state_c>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rstn_INV_3_o (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | waiting                                        |
    | Power Up State     | stage_1                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <n0143> created at line 404.
    Found 32-bit adder for signal <n0146> created at line 404.
    Found 32-bit adder for signal <a_c[31]_f[31]_add_26_OUT> created at line 404.
    Found 32-bit adder for signal <b_c[31]_a_c[31]_add_29_OUT> created at line 404.
    Found 6-bit adder for signal <i_c[5]_GND_4_o_add_31_OUT> created at line 408.
    Found 9-bit adder for signal <n0126> created at line 426.
    Found 8-bit adder for signal <n0130> created at line 429.
    Found 32-bit adder for signal <GND_4_o_a_c[31]_add_51_OUT> created at line 435.
    Found 32-bit adder for signal <PWR_4_o_b_c[31]_add_52_OUT> created at line 436.
    Found 32-bit adder for signal <PWR_4_o_c_c[31]_add_53_OUT> created at line 437.
    Found 32-bit adder for signal <GND_4_o_d_c[31]_add_54_OUT> created at line 438.
    Found 32-bit shifter rotate left for signal <n0150> created at line 2993
    Found 3x6-bit multiplier for signal <n0154> created at line 426.
    Found 2x6-bit multiplier for signal <n0156> created at line 429.
    Found 3x6-bit multiplier for signal <n0134> created at line 432.
    Found 64x40-bit Read Only RAM for signal <_n0269>
    Found 32-bit 5-to-1 multiplexer for signal <f> created at line 413.
    Found 1-bit 5-to-1 multiplexer for signal <g<3>> created at line 404.
    Found 1-bit 5-to-1 multiplexer for signal <g<2>> created at line 404.
    Found 1-bit 5-to-1 multiplexer for signal <g<1>> created at line 404.
    Found 1-bit 5-to-1 multiplexer for signal <g<0>> created at line 404.
    Found 6-bit comparator lessequal for signal <i_c[5]_PWR_4_o_LessThan_31_o> created at line 407
    Summary:
	inferred   1 RAM(s).
	inferred   3 Multiplier(s).
	inferred  11 Adder/Subtractor(s).
	inferred 134 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  21 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
	inferred   1 Finite State Machine(s).
Unit <MD5> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x40-bit single-port Read Only RAM                   : 1
# Multipliers                                          : 3
 6x2-bit multiplier                                    : 1
 6x3-bit multiplier                                    : 2
# Adders/Subtractors                                   : 11
 32-bit adder                                          : 8
 6-bit adder                                           : 1
 8-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 4
 32-bit register                                       : 2
 6-bit register                                        : 1
 64-bit register                                       : 1
# Comparators                                          : 1
 6-bit comparator lessequal                            : 1
# Multiplexers                                         : 21
 1-bit 5-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 15
 32-bit 5-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 32-bit shifter rotate left                            : 1
# FSMs                                                 : 1
# Xors                                                 : 3
 32-bit xor2                                           : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <MD5>.
The following registers are absorbed into counter <i_c>: 1 register on signal <i_c>.
	The following adders/subtractors are grouped into adder tree <Madd_a_c[31]_f[31]_add_26_OUT1> :
 	<Madd_n0143> in block <MD5>, 	<Madd_n0146> in block <MD5>, 	<Madd_a_c[31]_f[31]_add_26_OUT> in block <MD5>.
	Multiplier <Mmult_n0154> in block <MD5> and adder/subtractor <Madd_n0126_Madd> in block <MD5> are combined into a MAC<Maddsub_n0154>.
	Multiplier <Mmult_n0156> in block <MD5> and adder/subtractor <Madd_n0130_Madd> in block <MD5> are combined into a MAC<Maddsub_n0156>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0269> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 40-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <i_c>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <MD5> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x40-bit single-port distributed Read Only RAM       : 1
# MACs                                                 : 2
 6x2-to-4-bit MAC                                      : 1
 6x3-to-4-bit MAC                                      : 1
# Multipliers                                          : 1
 6x3-bit multiplier                                    : 1
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 5
# Adder Trees                                          : 1
 32-bit / 4-inputs adder tree                          : 1
# Counters                                             : 1
 6-bit up counter                                      : 1
# Registers                                            : 128
 Flip-Flops                                            : 128
# Comparators                                          : 1
 6-bit comparator lessequal                            : 1
# Multiplexers                                         : 20
 1-bit 5-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 15
 32-bit 5-to-1 multiplexer                             : 1
# Logic shifters                                       : 1
 32-bit shifter rotate left                            : 1
# FSMs                                                 : 1
# Xors                                                 : 3
 32-bit xor2                                           : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state_c[1:3]> with user encoding.
------------------------
 State      | Encoding
------------------------
 stage_1    | 000
 stage_2    | 001
 stage_3    | 010
 stage_4    | 011
 waiting    | 100
 finished   | 101
 set_output | unreached
------------------------

Optimizing unit <MD5> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MD5, actual ratio is 10.
FlipFlop i_c_0 has been replicated 2 time(s)
FlipFlop i_c_1 has been replicated 2 time(s)
FlipFlop state_c_FSM_FFd1 has been replicated 1 time(s)
FlipFlop state_c_FSM_FFd2 has been replicated 2 time(s)
FlipFlop state_c_FSM_FFd3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 145
 Flip-Flops                                            : 145

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MD5.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1307
#      GND                         : 1
#      INV                         : 65
#      LUT1                        : 62
#      LUT2                        : 14
#      LUT3                        : 53
#      LUT4                        : 295
#      LUT5                        : 39
#      LUT6                        : 293
#      MUXCY                       : 220
#      MUXF7                       : 34
#      VCC                         : 1
#      XORCY                       : 230
# FlipFlops/Latches                : 145
#      FD                          : 2
#      FDR                         : 69
#      FDRE                        : 10
#      FDS                         : 64
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 203
#      IBUF                        : 74
#      OBUF                        : 129

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             145  out of  18224     0%  
 Number of Slice LUTs:                  821  out of   9112     9%  
    Number used as Logic:               821  out of   9112     9%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    834
   Number with an unused Flip Flop:     689  out of    834    82%  
   Number with an unused LUT:            13  out of    834     1%  
   Number of fully used LUT-FF pairs:   132  out of    834    15%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                         204
 Number of bonded IOBs:                 204  out of    232    87%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 145   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 13.799ns (Maximum Frequency: 72.468MHz)
   Minimum input arrival time before clock: 12.092ns
   Maximum output required time after clock: 6.192ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 13.799ns (frequency: 72.468MHz)
  Total number of paths / destination ports: 2446455154 / 155
-------------------------------------------------------------------------
Delay:               13.799ns (Levels of Logic = 67)
  Source:            i_c_2 (FF)
  Destination:       b_c_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: i_c_2 to b_c_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            47   0.447   1.505  i_c_2 (i_c_2)
     LUT2:I1->O            1   0.205   0.000  Maddsub_n0154_Madd1_lut<2> (Maddsub_n0154_Madd1_lut<2>)
     XORCY:LI->O           4   0.136   0.684  Maddsub_n0154_Madd1_xor<2> (Maddsub_n0154_2)
     LUT3:I2->O            1   0.205   0.580  Mmux_n0144131_SW3_SW0 (N300)
     LUT6:I5->O            9   0.205   0.830  Mmux_n0144131_SW3 (N239)
     LUT6:I5->O            8   0.205   0.803  Mmux_n0144131 (Mmux_n014413)
     LUT6:I5->O            0   0.205   0.000  Mmux_n014411 (n0144<0>)
     MUXCY:DI->O           1   0.145   0.000  ADDERTREE_INTERNAL_Madd1_cy<0> (ADDERTREE_INTERNAL_Madd1_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<1> (ADDERTREE_INTERNAL_Madd1_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<2> (ADDERTREE_INTERNAL_Madd1_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<3> (ADDERTREE_INTERNAL_Madd1_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<4> (ADDERTREE_INTERNAL_Madd1_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<5> (ADDERTREE_INTERNAL_Madd1_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<6> (ADDERTREE_INTERNAL_Madd1_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<7> (ADDERTREE_INTERNAL_Madd1_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<8> (ADDERTREE_INTERNAL_Madd1_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<9> (ADDERTREE_INTERNAL_Madd1_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<10> (ADDERTREE_INTERNAL_Madd1_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<11> (ADDERTREE_INTERNAL_Madd1_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<12> (ADDERTREE_INTERNAL_Madd1_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<13> (ADDERTREE_INTERNAL_Madd1_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<14> (ADDERTREE_INTERNAL_Madd1_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<15> (ADDERTREE_INTERNAL_Madd1_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<16> (ADDERTREE_INTERNAL_Madd1_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<17> (ADDERTREE_INTERNAL_Madd1_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<18> (ADDERTREE_INTERNAL_Madd1_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<19> (ADDERTREE_INTERNAL_Madd1_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<20> (ADDERTREE_INTERNAL_Madd1_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<21> (ADDERTREE_INTERNAL_Madd1_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<22> (ADDERTREE_INTERNAL_Madd1_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<23> (ADDERTREE_INTERNAL_Madd1_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<24> (ADDERTREE_INTERNAL_Madd1_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<25> (ADDERTREE_INTERNAL_Madd1_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<26> (ADDERTREE_INTERNAL_Madd1_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<27> (ADDERTREE_INTERNAL_Madd1_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<28> (ADDERTREE_INTERNAL_Madd1_cy<28>)
     XORCY:CI->O           2   0.180   0.617  ADDERTREE_INTERNAL_Madd1_xor<29> (ADDERTREE_INTERNAL_Madd_291)
     LUT3:I2->O            1   0.205   0.580  ADDERTREE_INTERNAL_Madd229 (ADDERTREE_INTERNAL_Madd229)
     LUT4:I3->O            1   0.205   0.000  ADDERTREE_INTERNAL_Madd2_lut<0>30 (ADDERTREE_INTERNAL_Madd2_lut<0>30)
     MUXCY:S->O            0   0.172   0.000  ADDERTREE_INTERNAL_Madd2_cy<0>_29 (ADDERTREE_INTERNAL_Madd2_cy<0>30)
     XORCY:CI->O           8   0.180   1.031  ADDERTREE_INTERNAL_Madd2_xor<0>_30 (ADDERTREE_INTERNAL_Madd_312)
     LUT6:I3->O            1   0.205   0.000  Sh4211_G (N414)
     MUXF7:I1->O           6   0.140   0.745  Sh4211 (Sh421)
     LUT5:I4->O            1   0.205   0.827  Sh741_SW0_SW0 (N275)
     LUT6:I2->O            1   0.203   0.000  Madd_b_c[31]_a_c[31]_add_29_OUT_lut<10> (Madd_b_c[31]_a_c[31]_add_29_OUT_lut<10>)
     MUXCY:S->O            1   0.172   0.000  Madd_b_c[31]_a_c[31]_add_29_OUT_cy<10> (Madd_b_c[31]_a_c[31]_add_29_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Madd_b_c[31]_a_c[31]_add_29_OUT_cy<11> (Madd_b_c[31]_a_c[31]_add_29_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Madd_b_c[31]_a_c[31]_add_29_OUT_cy<12> (Madd_b_c[31]_a_c[31]_add_29_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Madd_b_c[31]_a_c[31]_add_29_OUT_cy<13> (Madd_b_c[31]_a_c[31]_add_29_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Madd_b_c[31]_a_c[31]_add_29_OUT_cy<14> (Madd_b_c[31]_a_c[31]_add_29_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Madd_b_c[31]_a_c[31]_add_29_OUT_cy<15> (Madd_b_c[31]_a_c[31]_add_29_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Madd_b_c[31]_a_c[31]_add_29_OUT_cy<16> (Madd_b_c[31]_a_c[31]_add_29_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Madd_b_c[31]_a_c[31]_add_29_OUT_cy<17> (Madd_b_c[31]_a_c[31]_add_29_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Madd_b_c[31]_a_c[31]_add_29_OUT_cy<18> (Madd_b_c[31]_a_c[31]_add_29_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Madd_b_c[31]_a_c[31]_add_29_OUT_cy<19> (Madd_b_c[31]_a_c[31]_add_29_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Madd_b_c[31]_a_c[31]_add_29_OUT_cy<20> (Madd_b_c[31]_a_c[31]_add_29_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Madd_b_c[31]_a_c[31]_add_29_OUT_cy<21> (Madd_b_c[31]_a_c[31]_add_29_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Madd_b_c[31]_a_c[31]_add_29_OUT_cy<22> (Madd_b_c[31]_a_c[31]_add_29_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Madd_b_c[31]_a_c[31]_add_29_OUT_cy<23> (Madd_b_c[31]_a_c[31]_add_29_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Madd_b_c[31]_a_c[31]_add_29_OUT_cy<24> (Madd_b_c[31]_a_c[31]_add_29_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Madd_b_c[31]_a_c[31]_add_29_OUT_cy<25> (Madd_b_c[31]_a_c[31]_add_29_OUT_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Madd_b_c[31]_a_c[31]_add_29_OUT_cy<26> (Madd_b_c[31]_a_c[31]_add_29_OUT_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Madd_b_c[31]_a_c[31]_add_29_OUT_cy<27> (Madd_b_c[31]_a_c[31]_add_29_OUT_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Madd_b_c[31]_a_c[31]_add_29_OUT_cy<28> (Madd_b_c[31]_a_c[31]_add_29_OUT_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Madd_b_c[31]_a_c[31]_add_29_OUT_cy<29> (Madd_b_c[31]_a_c[31]_add_29_OUT_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Madd_b_c[31]_a_c[31]_add_29_OUT_cy<30> (Madd_b_c[31]_a_c[31]_add_29_OUT_cy<30>)
     XORCY:CI->O           1   0.180   0.580  Madd_b_c[31]_a_c[31]_add_29_OUT_xor<31> (b_c[31]_a_c[31]_add_29_OUT<31>)
     LUT4:I3->O            1   0.205   0.000  Mmux_b_n251 (b_n<31>)
     FDS:D                     0.102          b_c_31
    ----------------------------------------
    Total                     13.799ns (5.019ns logic, 8.780ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 61914157 / 177
-------------------------------------------------------------------------
Offset:              12.092ns (Levels of Logic = 59)
  Source:            i_length<6> (PAD)
  Destination:       b_c_31 (FF)
  Destination Clock: clk rising

  Data Path: i_length<6> to b_c_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   1.048  i_length_6_IBUF (i_length_6_IBUF)
     LUT6:I0->O            1   0.203   0.684  Mmux_n0144131_SW15_SW0 (N370)
     LUT6:I4->O            1   0.203   0.827  Mmux_n0144131_SW15 (N329)
     LUT6:I2->O            1   0.203   0.000  ADDERTREE_INTERNAL_Madd1_lut<6> (ADDERTREE_INTERNAL_Madd1_lut<6>)
     MUXCY:S->O            1   0.172   0.000  ADDERTREE_INTERNAL_Madd1_cy<6> (ADDERTREE_INTERNAL_Madd1_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<7> (ADDERTREE_INTERNAL_Madd1_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<8> (ADDERTREE_INTERNAL_Madd1_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<9> (ADDERTREE_INTERNAL_Madd1_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<10> (ADDERTREE_INTERNAL_Madd1_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<11> (ADDERTREE_INTERNAL_Madd1_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<12> (ADDERTREE_INTERNAL_Madd1_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<13> (ADDERTREE_INTERNAL_Madd1_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<14> (ADDERTREE_INTERNAL_Madd1_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<15> (ADDERTREE_INTERNAL_Madd1_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<16> (ADDERTREE_INTERNAL_Madd1_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<17> (ADDERTREE_INTERNAL_Madd1_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<18> (ADDERTREE_INTERNAL_Madd1_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<19> (ADDERTREE_INTERNAL_Madd1_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<20> (ADDERTREE_INTERNAL_Madd1_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<21> (ADDERTREE_INTERNAL_Madd1_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<22> (ADDERTREE_INTERNAL_Madd1_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<23> (ADDERTREE_INTERNAL_Madd1_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<24> (ADDERTREE_INTERNAL_Madd1_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<25> (ADDERTREE_INTERNAL_Madd1_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<26> (ADDERTREE_INTERNAL_Madd1_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<27> (ADDERTREE_INTERNAL_Madd1_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  ADDERTREE_INTERNAL_Madd1_cy<28> (ADDERTREE_INTERNAL_Madd1_cy<28>)
     XORCY:CI->O           2   0.180   0.617  ADDERTREE_INTERNAL_Madd1_xor<29> (ADDERTREE_INTERNAL_Madd_291)
     LUT3:I2->O            1   0.205   0.580  ADDERTREE_INTERNAL_Madd229 (ADDERTREE_INTERNAL_Madd229)
     LUT4:I3->O            1   0.205   0.000  ADDERTREE_INTERNAL_Madd2_lut<0>30 (ADDERTREE_INTERNAL_Madd2_lut<0>30)
     MUXCY:S->O            0   0.172   0.000  ADDERTREE_INTERNAL_Madd2_cy<0>_29 (ADDERTREE_INTERNAL_Madd2_cy<0>30)
     XORCY:CI->O           8   0.180   1.031  ADDERTREE_INTERNAL_Madd2_xor<0>_30 (ADDERTREE_INTERNAL_Madd_312)
     LUT6:I3->O            1   0.205   0.000  Sh4211_G (N414)
     MUXF7:I1->O           6   0.140   0.745  Sh4211 (Sh421)
     LUT5:I4->O            1   0.205   0.827  Sh741_SW0_SW0 (N275)
     LUT6:I2->O            1   0.203   0.000  Madd_b_c[31]_a_c[31]_add_29_OUT_lut<10> (Madd_b_c[31]_a_c[31]_add_29_OUT_lut<10>)
     MUXCY:S->O            1   0.172   0.000  Madd_b_c[31]_a_c[31]_add_29_OUT_cy<10> (Madd_b_c[31]_a_c[31]_add_29_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Madd_b_c[31]_a_c[31]_add_29_OUT_cy<11> (Madd_b_c[31]_a_c[31]_add_29_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Madd_b_c[31]_a_c[31]_add_29_OUT_cy<12> (Madd_b_c[31]_a_c[31]_add_29_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Madd_b_c[31]_a_c[31]_add_29_OUT_cy<13> (Madd_b_c[31]_a_c[31]_add_29_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Madd_b_c[31]_a_c[31]_add_29_OUT_cy<14> (Madd_b_c[31]_a_c[31]_add_29_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Madd_b_c[31]_a_c[31]_add_29_OUT_cy<15> (Madd_b_c[31]_a_c[31]_add_29_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Madd_b_c[31]_a_c[31]_add_29_OUT_cy<16> (Madd_b_c[31]_a_c[31]_add_29_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Madd_b_c[31]_a_c[31]_add_29_OUT_cy<17> (Madd_b_c[31]_a_c[31]_add_29_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Madd_b_c[31]_a_c[31]_add_29_OUT_cy<18> (Madd_b_c[31]_a_c[31]_add_29_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Madd_b_c[31]_a_c[31]_add_29_OUT_cy<19> (Madd_b_c[31]_a_c[31]_add_29_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Madd_b_c[31]_a_c[31]_add_29_OUT_cy<20> (Madd_b_c[31]_a_c[31]_add_29_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Madd_b_c[31]_a_c[31]_add_29_OUT_cy<21> (Madd_b_c[31]_a_c[31]_add_29_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Madd_b_c[31]_a_c[31]_add_29_OUT_cy<22> (Madd_b_c[31]_a_c[31]_add_29_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Madd_b_c[31]_a_c[31]_add_29_OUT_cy<23> (Madd_b_c[31]_a_c[31]_add_29_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Madd_b_c[31]_a_c[31]_add_29_OUT_cy<24> (Madd_b_c[31]_a_c[31]_add_29_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Madd_b_c[31]_a_c[31]_add_29_OUT_cy<25> (Madd_b_c[31]_a_c[31]_add_29_OUT_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Madd_b_c[31]_a_c[31]_add_29_OUT_cy<26> (Madd_b_c[31]_a_c[31]_add_29_OUT_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Madd_b_c[31]_a_c[31]_add_29_OUT_cy<27> (Madd_b_c[31]_a_c[31]_add_29_OUT_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Madd_b_c[31]_a_c[31]_add_29_OUT_cy<28> (Madd_b_c[31]_a_c[31]_add_29_OUT_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Madd_b_c[31]_a_c[31]_add_29_OUT_cy<29> (Madd_b_c[31]_a_c[31]_add_29_OUT_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Madd_b_c[31]_a_c[31]_add_29_OUT_cy<30> (Madd_b_c[31]_a_c[31]_add_29_OUT_cy<30>)
     XORCY:CI->O           1   0.180   0.580  Madd_b_c[31]_a_c[31]_add_29_OUT_xor<31> (b_c[31]_a_c[31]_add_29_OUT<31>)
     LUT4:I3->O            1   0.205   0.000  Mmux_b_n251 (b_n<31>)
     FDS:D                     0.102          b_c_31
    ----------------------------------------
    Total                     12.092ns (5.155ns logic, 6.937ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2436 / 129
-------------------------------------------------------------------------
Offset:              6.192ns (Levels of Logic = 35)
  Source:            b_c_0 (FF)
  Destination:       o_hash_1<31> (PAD)
  Source Clock:      clk rising

  Data Path: b_c_0 to o_hash_1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              4   0.447   0.683  b_c_0 (b_c_0)
     INV:I->O              1   0.206   0.000  Madd_PWR_4_o_b_c[31]_add_52_OUT_lut<0>_INV_0 (Madd_PWR_4_o_b_c[31]_add_52_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<0> (Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<1> (Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<2> (Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<3> (Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<4> (Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<5> (Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<6> (Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<7> (Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<8> (Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<9> (Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<10> (Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<11> (Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<12> (Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<13> (Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<14> (Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<15> (Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<16> (Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<17> (Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<18> (Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<19> (Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<20> (Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<21> (Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<22> (Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<23> (Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<24> (Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<25> (Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<26> (Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<27> (Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<28> (Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<29> (Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<30> (Madd_PWR_4_o_b_c[31]_add_52_OUT_cy<30>)
     XORCY:CI->O           1   0.180   0.580  Madd_PWR_4_o_b_c[31]_add_52_OUT_xor<31> (PWR_4_o_b_c[31]_add_52_OUT<31>)
     LUT4:I3->O            1   0.205   0.579  Mmux_o_hash_1251 (o_hash_1_31_OBUF)
     OBUF:I->O                 2.571          o_hash_1_31_OBUF (o_hash_1<31>)
    ----------------------------------------
    Total                      6.192ns (4.351ns logic, 1.841ns route)
                                       (70.3% logic, 29.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.799|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.86 secs
 
--> 

Total memory usage is 259312 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

