
F
Command: %s
53*	vivadotcl2

opt_design2default:defaultZ4-113
ö
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2"
Implementation2default:default2
xc7z0202default:defaultZ17-347
ä
0Got license for feature '%s' and/or device '%s'
310*common2"
Implementation2default:default2
xc7z0202default:defaultZ17-349
e
,Running DRC as a precondition to command %s
22*	vivadotcl2

opt_design2default:defaultZ4-22
I

Starting %s Task
103*constraints2
DRC2default:defaultZ18-103
G
Running DRC with %s threads
24*drc2
22default:defaultZ23-27
L
DRC finished with %s
272*project2
0 Errors2default:defaultZ1-461
[
BPlease refer to the DRC report (report_drc) for more information.
274*projectZ1-462
ã

%s
*constraints2t
`Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.57 . Memory (MB): peak = 876.793 ; gain = 2.0002default:default
X

Starting %s Task
103*constraints2&
Logic Optimization2default:defaultZ18-103
4
(Logic Optimization | Checksum: 3dba0435
*common
<
%Done setting XDC timing constraints.
35*timingZ38-35
`

Phase %s%s
101*constraints2
1 2default:default2
Retarget2default:defaultZ18-101
C
Pushed %s inverter(s).
98*opt2
12default:defaultZ31-138
B
Retargeted %s cell(s).
49*opt2
02default:defaultZ31-49
2
&Phase 1 Retarget | Checksum: e015dfb2
*common
Ö

%s
*constraints2n
ZTime (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 877.793 ; gain = 1.0002default:default
l

Phase %s%s
101*constraints2
2 2default:default2(
Constant Propagation2default:defaultZ18-101
C
Pushed %s inverter(s).
98*opt2
42default:defaultZ31-138
B
Eliminated %s cells.
10*opt2
3212default:defaultZ31-10
>
2Phase 2 Constant Propagation | Checksum: 0a0e6641
*common
Ö

%s
*constraints2n
ZTime (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 877.793 ; gain = 1.0002default:default
]

Phase %s%s
101*constraints2
3 2default:default2
Sweep2default:defaultZ18-101
ì
Deleting driverless net: %s.
6*opt2b
NFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[0]2default:defaultZ31-6
ï
Deleting driverless net: %s.
6*opt2d
PFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[100]2default:defaultZ31-6
ï
Deleting driverless net: %s.
6*opt2d
PFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[101]2default:defaultZ31-6
ï
Deleting driverless net: %s.
6*opt2d
PFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[102]2default:defaultZ31-6
ï
Deleting driverless net: %s.
6*opt2d
PFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[103]2default:defaultZ31-6
ï
Deleting driverless net: %s.
6*opt2d
PFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[104]2default:defaultZ31-6
ï
Deleting driverless net: %s.
6*opt2d
PFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[105]2default:defaultZ31-6
ï
Deleting driverless net: %s.
6*opt2d
PFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[106]2default:defaultZ31-6
ï
Deleting driverless net: %s.
6*opt2d
PFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[107]2default:defaultZ31-6
ï
Deleting driverless net: %s.
6*opt2d
PFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[108]2default:defaultZ31-6
ï
Deleting driverless net: %s.
6*opt2d
PFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[109]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[10]2default:defaultZ31-6
ï
Deleting driverless net: %s.
6*opt2d
PFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[110]2default:defaultZ31-6
ï
Deleting driverless net: %s.
6*opt2d
PFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[111]2default:defaultZ31-6
ï
Deleting driverless net: %s.
6*opt2d
PFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[112]2default:defaultZ31-6
ï
Deleting driverless net: %s.
6*opt2d
PFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[113]2default:defaultZ31-6
ï
Deleting driverless net: %s.
6*opt2d
PFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[114]2default:defaultZ31-6
ï
Deleting driverless net: %s.
6*opt2d
PFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[115]2default:defaultZ31-6
ï
Deleting driverless net: %s.
6*opt2d
PFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[116]2default:defaultZ31-6
ï
Deleting driverless net: %s.
6*opt2d
PFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[117]2default:defaultZ31-6
ï
Deleting driverless net: %s.
6*opt2d
PFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[118]2default:defaultZ31-6
ï
Deleting driverless net: %s.
6*opt2d
PFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[119]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[11]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[12]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[13]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[14]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[15]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[16]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[17]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[18]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[19]2default:defaultZ31-6
ì
Deleting driverless net: %s.
6*opt2b
NFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[1]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[20]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[21]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[22]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[23]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[24]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[25]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[26]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[27]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[28]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[29]2default:defaultZ31-6
ì
Deleting driverless net: %s.
6*opt2b
NFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[2]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[30]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[31]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[32]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[33]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[34]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[35]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[36]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[37]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[38]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[39]2default:defaultZ31-6
ì
Deleting driverless net: %s.
6*opt2b
NFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[3]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[40]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[41]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[42]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[43]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[44]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[45]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[46]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[47]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[48]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[49]2default:defaultZ31-6
ì
Deleting driverless net: %s.
6*opt2b
NFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[4]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[50]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[51]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[52]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[53]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[54]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[55]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[56]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[57]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[58]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[59]2default:defaultZ31-6
ì
Deleting driverless net: %s.
6*opt2b
NFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[5]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[60]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[61]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[62]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[63]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[64]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[65]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[66]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[67]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[68]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[69]2default:defaultZ31-6
ì
Deleting driverless net: %s.
6*opt2b
NFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[6]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[70]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[71]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[72]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[73]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[74]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[75]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[76]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[77]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[78]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[79]2default:defaultZ31-6
ì
Deleting driverless net: %s.
6*opt2b
NFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[7]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[80]2default:defaultZ31-6
î
Deleting driverless net: %s.
6*opt2c
OFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem/dinb[81]2default:defaultZ31-6
–
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2
Opt 31-62default:default2
1002default:defaultZ17-14
N
 Eliminated %s unconnected nets.
12*opt2
18542default:defaultZ31-12
N
!Eliminated %s unconnected cells.
11*opt2
4592default:defaultZ31-11
/
#Phase 3 Sweep | Checksum: 3814174c
*common
Ö

%s
*constraints2n
ZTime (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 877.793 ; gain = 1.0002default:default
@
4Ending Logic Optimization Task | Checksum: 3814174c
*common
Ö

%s
*constraints2n
ZTime (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 877.793 ; gain = 1.0002default:default
7
+Implement Debug Cores | Checksum: 3dba0435
*common
X

Starting %s Task
103*constraints2&
Power Optimization2default:defaultZ18-103
<
%Done setting XDC timing constraints.
35*timingZ38-35
4
Applying IDT optimizations ...
9*pwroptZ34-9
6
Applying ODC optimizations ...
10*pwroptZ34-10


*pwropt
Ú
©WRITE_MODE attribute of %s BRAM(s) out of a total of %s was updated to NO_CHANGE to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
129*pwropt2
12default:default2
172default:defaultZ34-162
[
+Structural ODC has moved %s WE to EN ports
155*pwropt2
02default:defaultZ34-201
†
CNumber of BRAM Ports augmented: %s newly gated: %s Total Ports: %s
65*pwropt2
02default:default2
52default:default2
342default:defaultZ34-65
@
4Ending Power Optimization Task | Checksum: b5c469ed
*common
Ü

%s
*constraints2o
[Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 925.508 ; gain = 47.7152default:default
Q
Releasing license: %s
83*common2"
Implementation2default:defaultZ17-83
¬
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
1342default:default2
1052default:default2
1022default:default2
02default:defaultZ4-41
S
%s completed successfully
29*	vivadotcl2

opt_design2default:defaultZ4-42
˘
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2 
opt_design: 2default:default2
00:00:222default:default2
00:00:192default:default2
925.5082default:default2
50.7152default:defaultZ17-268
4
Writing XDEF routing.
211*designutilsZ20-211
A
#Writing XDEF routing logical nets.
209*designutilsZ20-209
A
#Writing XDEF routing special nets.
210*designutilsZ20-210
á
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2)
Write XDEF Complete: 2default:default2
00:00:00.342default:default2
00:00:00.342default:default2
925.5122default:default2
0.0002default:defaultZ17-268
˛
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2&
write_checkpoint: 2default:default2
00:00:092default:default2
00:00:062default:default2
925.5122default:default2
0.0042default:defaultZ17-268


End Record