#ifndef RED_HW_STA_TEST
//////////////////////////////////////////////////////////////////
// $Author: pkaplan $
// $Revision: 1.1 $
//////////////////////////////////////////////////////////////////
#define RED_HW_STA_TEST
#include "red_red_naxislave_define.h"
        int red_hw_sta_reg_test (int inst, const int seed, unsigned int* addr_error, unsigned int* exp_data, unsigned int* got_data) ;

        typedef struct { 
                unsigned int word_addr;
                unsigned int init;
                unsigned int mask;
        } table_entry_t;

        const table_entry_t red_hw_sta_reg_table[] = 
                {{ RED_MISC_STA_RNAXI_ERROR_ADDR , RED_MISC_STA_RNAXI_ERROR_ADDR_DEF,0xffffffff }
		,{ RED_MISC_DEBUG_DATA , RED_MISC_DEBUG_DATA_DEF,0x0000ffff }
		,{ RED_BI0_STA_TX_CLASS_XOFF , RED_BI_STA_TX_CLASS_XOFF_DEF,0x000001ff }
		,{ RED_SS0_STA_FRH1_PORT3 , RED_SS_STA_FRH1_PORT3_DEF,0x00000fff }
		,{ RED_SS1_STA_FRH1_PORT3 , RED_SS_STA_FRH1_PORT3_DEF,0x00000fff }
		,{ RED_SS2_STA_FRH1_PORT3 , RED_SS_STA_FRH1_PORT3_DEF,0x00000fff }
		,{ RED_SS3_STA_FRH1_PORT3 , RED_SS_STA_FRH1_PORT3_DEF,0x00000fff }
		,{ RED_SS0_STA_FC_PTR , RED_SS_STA_FC_PTR_DEF,0x03ffffff }
		,{ RED_SS1_STA_FC_PTR , RED_SS_STA_FC_PTR_DEF,0x03ffffff }
		,{ RED_SS2_STA_FC_PTR , RED_SS_STA_FC_PTR_DEF,0x03ffffff }
		,{ RED_SS3_STA_FC_PTR , RED_SS_STA_FC_PTR_DEF,0x03ffffff }
		,{ RED_HI0_MAC_STA_DSKWDBG_STM , RED_HI_MAC_STA_DSKWDBG_STM_DEF,0x00007fff }
		,{ RED_HI1_MAC_STA_DSKWDBG_STM , RED_HI_MAC_STA_DSKWDBG_STM_DEF,0x00007fff }
		,{ RED_HI2_MAC_STA_DSKWDBG_STM , RED_HI_MAC_STA_DSKWDBG_STM_DEF,0x00007fff }
		,{ RED_HI3_MAC_STA_DSKWDBG_STM , RED_HI_MAC_STA_DSKWDBG_STM_DEF,0x00007fff }
		,{ RED_HI4_MAC_STA_DSKWDBG_STM , RED_HI_MAC_STA_DSKWDBG_STM_DEF,0x00007fff }
		,{ RED_HI5_MAC_STA_DSKWDBG_STM , RED_HI_MAC_STA_DSKWDBG_STM_DEF,0x00007fff }
		,{ RED_HI6_MAC_STA_DSKWDBG_STM , RED_HI_MAC_STA_DSKWDBG_STM_DEF,0x00007fff }
		,{ RED_HI7_MAC_STA_DSKWDBG_STM , RED_HI_MAC_STA_DSKWDBG_STM_DEF,0x00007fff }
		,{ RED_NF_STA_ECC_UCE , RED_NF_STA_ECC_UCE_DEF,0x000fff1f }
		,{ RED_HI0_STA_RX_RUNT_PKT_SIZE , RED_HI_STA_RX_RUNT_PKT_SIZE_DEF,0x000000ff }
		,{ RED_HI1_STA_RX_RUNT_PKT_SIZE , RED_HI_STA_RX_RUNT_PKT_SIZE_DEF,0x000000ff }
		,{ RED_HI2_STA_RX_RUNT_PKT_SIZE , RED_HI_STA_RX_RUNT_PKT_SIZE_DEF,0x000000ff }
		,{ RED_HI3_STA_RX_RUNT_PKT_SIZE , RED_HI_STA_RX_RUNT_PKT_SIZE_DEF,0x000000ff }
		,{ RED_HI4_STA_RX_RUNT_PKT_SIZE , RED_HI_STA_RX_RUNT_PKT_SIZE_DEF,0x000000ff }
		,{ RED_HI5_STA_RX_RUNT_PKT_SIZE , RED_HI_STA_RX_RUNT_PKT_SIZE_DEF,0x000000ff }
		,{ RED_HI6_STA_RX_RUNT_PKT_SIZE , RED_HI_STA_RX_RUNT_PKT_SIZE_DEF,0x000000ff }
		,{ RED_HI7_STA_RX_RUNT_PKT_SIZE , RED_HI_STA_RX_RUNT_PKT_SIZE_DEF,0x000000ff }
		,{ RED_HI0_STA_STAT_UPPER , RED_HI_STA_STAT_UPPER_DEF,0x0000000f }
		,{ RED_HI1_STA_STAT_UPPER , RED_HI_STA_STAT_UPPER_DEF,0x0000000f }
		,{ RED_HI2_STA_STAT_UPPER , RED_HI_STA_STAT_UPPER_DEF,0x0000000f }
		,{ RED_HI3_STA_STAT_UPPER , RED_HI_STA_STAT_UPPER_DEF,0x0000000f }
		,{ RED_HI4_STA_STAT_UPPER , RED_HI_STA_STAT_UPPER_DEF,0x0000000f }
		,{ RED_HI5_STA_STAT_UPPER , RED_HI_STA_STAT_UPPER_DEF,0x0000000f }
		,{ RED_HI6_STA_STAT_UPPER , RED_HI_STA_STAT_UPPER_DEF,0x0000000f }
		,{ RED_HI7_STA_STAT_UPPER , RED_HI_STA_STAT_UPPER_DEF,0x0000000f }
		,{ RED_SS0_STA_FRH0_PORT0 , RED_SS_STA_FRH0_PORT0_DEF,0x00000fff }
		,{ RED_SS1_STA_FRH0_PORT0 , RED_SS_STA_FRH0_PORT0_DEF,0x00000fff }
		,{ RED_SS2_STA_FRH0_PORT0 , RED_SS_STA_FRH0_PORT0_DEF,0x00000fff }
		,{ RED_SS3_STA_FRH0_PORT0 , RED_SS_STA_FRH0_PORT0_DEF,0x00000fff }
		,{ RED_SS0_STA_MCAST4 , RED_SS_STA_MCAST4_DEF,0x00000fff }
		,{ RED_SS1_STA_MCAST4 , RED_SS_STA_MCAST4_DEF,0x00000fff }
		,{ RED_SS2_STA_MCAST4 , RED_SS_STA_MCAST4_DEF,0x00000fff }
		,{ RED_SS3_STA_MCAST4 , RED_SS_STA_MCAST4_DEF,0x00000fff }
		,{ RED_SS0_STA_MM0_ECC , RED_SS_STA_MM0_ECC_DEF,0x0001ffff }
		,{ RED_SS1_STA_MM0_ECC , RED_SS_STA_MM0_ECC_DEF,0x0001ffff }
		,{ RED_SS2_STA_MM0_ECC , RED_SS_STA_MM0_ECC_DEF,0x0001ffff }
		,{ RED_SS3_STA_MM0_ECC , RED_SS_STA_MM0_ECC_DEF,0x0001ffff }
		,{ RED_MISC_DIE_ID + 0, RED_MISC_DIE_ID_00_DEF,0xffffffff }
		,{ RED_MISC_DIE_ID + 1, RED_MISC_DIE_ID_01_DEF,0xffffffff }
		,{ RED_MISC_DIE_ID + 2, RED_MISC_DIE_ID_02_DEF,0x00ffffff }
		,{ RED_CI0_GBE_STA_MII , RED_CI_GBE_STA_MII_DEF,0x0001ffff }
		,{ RED_CI0_STA_TX_RUNT_PKT_SIZE , RED_CI_STA_TX_RUNT_PKT_SIZE_DEF,0x000000ff }
		,{ RED_BI0_STA_BI_SPARE , RED_BI_STA_BI_SPARE_DEF,0xffffffff }
		,{ RED_BI0_STA_RX_CLASS_XOFF , RED_BI_STA_RX_CLASS_XOFF_DEF,0x000001ff }
		,{ RED_CI0_STA_RX_RUNT_PKT_SIZE , RED_CI_STA_RX_RUNT_PKT_SIZE_DEF,0x000000ff }
		,{ RED_SS0_STA_FRH1_PORT1 , RED_SS_STA_FRH1_PORT1_DEF,0x00000fff }
		,{ RED_SS1_STA_FRH1_PORT1 , RED_SS_STA_FRH1_PORT1_DEF,0x00000fff }
		,{ RED_SS2_STA_FRH1_PORT1 , RED_SS_STA_FRH1_PORT1_DEF,0x00000fff }
		,{ RED_SS3_STA_FRH1_PORT1 , RED_SS_STA_FRH1_PORT1_DEF,0x00000fff }
		,{ RED_CI0_STA_CI_SPARE , RED_CI_STA_CI_SPARE_DEF,0xffffffff }
		,{ RED_MISC_GPIO_DATA_IN , RED_MISC_GPIO_DATA_IN_DEF,0x00ffffff }
		,{ RED_SS0_STA_FRH2_PORT1 , RED_SS_STA_FRH2_PORT1_DEF,0x00000fff }
		,{ RED_SS1_STA_FRH2_PORT1 , RED_SS_STA_FRH2_PORT1_DEF,0x00000fff }
		,{ RED_SS2_STA_FRH2_PORT1 , RED_SS_STA_FRH2_PORT1_DEF,0x00000fff }
		,{ RED_SS3_STA_FRH2_PORT1 , RED_SS_STA_FRH2_PORT1_DEF,0x00000fff }
		,{ RED_NI0_STA_SPARE , RED_NI_STA_SPARE_DEF,0xffffffff }
		,{ RED_NI1_STA_SPARE , RED_NI_STA_SPARE_DEF,0xffffffff }
		,{ RED_NI2_STA_SPARE , RED_NI_STA_SPARE_DEF,0xffffffff }
		,{ RED_NI3_STA_SPARE , RED_NI_STA_SPARE_DEF,0xffffffff }
		,{ RED_HI0_MAC_STATUS , RED_HI_MAC_STATUS_DEF,0x00000007 }
		,{ RED_HI1_MAC_STATUS , RED_HI_MAC_STATUS_DEF,0x00000007 }
		,{ RED_HI2_MAC_STATUS , RED_HI_MAC_STATUS_DEF,0x00000007 }
		,{ RED_HI3_MAC_STATUS , RED_HI_MAC_STATUS_DEF,0x00000007 }
		,{ RED_HI4_MAC_STATUS , RED_HI_MAC_STATUS_DEF,0x00000007 }
		,{ RED_HI5_MAC_STATUS , RED_HI_MAC_STATUS_DEF,0x00000007 }
		,{ RED_HI6_MAC_STATUS , RED_HI_MAC_STATUS_DEF,0x00000007 }
		,{ RED_HI7_MAC_STATUS , RED_HI_MAC_STATUS_DEF,0x00000007 }
		,{ RED_CI0_STA_SPARE , RED_CI_STA_SPARE_DEF,0x000000ff }
		,{ RED_MISC_RNAXI_INTERRUPT_READ , RED_MISC_RNAXI_INTERRUPT_READ_DEF,0x00000001 }
		,{ RED_HI0_GBE_STA_MII , RED_HI_GBE_STA_MII_DEF,0x0001ffff }
		,{ RED_HI1_GBE_STA_MII , RED_HI_GBE_STA_MII_DEF,0x0001ffff }
		,{ RED_HI2_GBE_STA_MII , RED_HI_GBE_STA_MII_DEF,0x0001ffff }
		,{ RED_HI3_GBE_STA_MII , RED_HI_GBE_STA_MII_DEF,0x0001ffff }
		,{ RED_HI4_GBE_STA_MII , RED_HI_GBE_STA_MII_DEF,0x0001ffff }
		,{ RED_HI5_GBE_STA_MII , RED_HI_GBE_STA_MII_DEF,0x0001ffff }
		,{ RED_HI6_GBE_STA_MII , RED_HI_GBE_STA_MII_DEF,0x0001ffff }
		,{ RED_HI7_GBE_STA_MII , RED_HI_GBE_STA_MII_DEF,0x0001ffff }
		,{ RED_SS0_STA_MM1_ECC , RED_SS_STA_MM1_ECC_DEF,0x0001ffff }
		,{ RED_SS1_STA_MM1_ECC , RED_SS_STA_MM1_ECC_DEF,0x0001ffff }
		,{ RED_SS2_STA_MM1_ECC , RED_SS_STA_MM1_ECC_DEF,0x0001ffff }
		,{ RED_SS3_STA_MM1_ECC , RED_SS_STA_MM1_ECC_DEF,0x0001ffff }
		,{ RED_SS0_STA_FRH1_PORT0 , RED_SS_STA_FRH1_PORT0_DEF,0x00000fff }
		,{ RED_SS1_STA_FRH1_PORT0 , RED_SS_STA_FRH1_PORT0_DEF,0x00000fff }
		,{ RED_SS2_STA_FRH1_PORT0 , RED_SS_STA_FRH1_PORT0_DEF,0x00000fff }
		,{ RED_SS3_STA_FRH1_PORT0 , RED_SS_STA_FRH1_PORT0_DEF,0x00000fff }
		,{ RED_SS0_STA_MCAST1 , RED_SS_STA_MCAST1_DEF,0x00000fff }
		,{ RED_SS1_STA_MCAST1 , RED_SS_STA_MCAST1_DEF,0x00000fff }
		,{ RED_SS2_STA_MCAST1 , RED_SS_STA_MCAST1_DEF,0x00000fff }
		,{ RED_SS3_STA_MCAST1 , RED_SS_STA_MCAST1_DEF,0x00000fff }
		,{ RED_SS0_STA_FRH3_PORT4 , RED_SS_STA_FRH3_PORT4_DEF,0x00000fff }
		,{ RED_SS1_STA_FRH3_PORT4 , RED_SS_STA_FRH3_PORT4_DEF,0x00000fff }
		,{ RED_SS2_STA_FRH3_PORT4 , RED_SS_STA_FRH3_PORT4_DEF,0x00000fff }
		,{ RED_SS3_STA_FRH3_PORT4 , RED_SS_STA_FRH3_PORT4_DEF,0x00000fff }
		,{ RED_BI0_STA_SPARE , RED_BI_STA_SPARE_DEF,0x000000ff }
		,{ RED_MISC_TEST__EFUSE_READ_VALID , RED_MISC_TEST__EFUSE_READ_VALID_DEF,0x00000001 }
		,{ RED_BI0_GBE_STA_MII , RED_BI_GBE_STA_MII_DEF,0x0001ffff }
		,{ RED_SS0_STA_FRH2_PORT4 , RED_SS_STA_FRH2_PORT4_DEF,0x00000fff }
		,{ RED_SS1_STA_FRH2_PORT4 , RED_SS_STA_FRH2_PORT4_DEF,0x00000fff }
		,{ RED_SS2_STA_FRH2_PORT4 , RED_SS_STA_FRH2_PORT4_DEF,0x00000fff }
		,{ RED_SS3_STA_FRH2_PORT4 , RED_SS_STA_FRH2_PORT4_DEF,0x00000fff }
		,{ RED_NF_STA_ECC_CE , RED_NF_STA_ECC_CE_DEF,0x000fff1f }
		,{ RED_BI0_STA_STAT_UPPER , RED_BI_STA_STAT_UPPER_DEF,0x0000000f }
		,{ RED_SS0_STA_FRH3_PORT3 , RED_SS_STA_FRH3_PORT3_DEF,0x00000fff }
		,{ RED_SS1_STA_FRH3_PORT3 , RED_SS_STA_FRH3_PORT3_DEF,0x00000fff }
		,{ RED_SS2_STA_FRH3_PORT3 , RED_SS_STA_FRH3_PORT3_DEF,0x00000fff }
		,{ RED_SS3_STA_FRH3_PORT3 , RED_SS_STA_FRH3_PORT3_DEF,0x00000fff }
		,{ RED_SS0_STA_MCAST0 , RED_SS_STA_MCAST0_DEF,0x00000fff }
		,{ RED_SS1_STA_MCAST0 , RED_SS_STA_MCAST0_DEF,0x00000fff }
		,{ RED_SS2_STA_MCAST0 , RED_SS_STA_MCAST0_DEF,0x00000fff }
		,{ RED_SS3_STA_MCAST0 , RED_SS_STA_MCAST0_DEF,0x00000fff }
		,{ RED_HI0_STA_1G_MODE , RED_HI_STA_1G_MODE_DEF,0x00000001 }
		,{ RED_HI1_STA_1G_MODE , RED_HI_STA_1G_MODE_DEF,0x00000001 }
		,{ RED_HI2_STA_1G_MODE , RED_HI_STA_1G_MODE_DEF,0x00000001 }
		,{ RED_HI3_STA_1G_MODE , RED_HI_STA_1G_MODE_DEF,0x00000001 }
		,{ RED_HI4_STA_1G_MODE , RED_HI_STA_1G_MODE_DEF,0x00000001 }
		,{ RED_HI5_STA_1G_MODE , RED_HI_STA_1G_MODE_DEF,0x00000001 }
		,{ RED_HI6_STA_1G_MODE , RED_HI_STA_1G_MODE_DEF,0x00000001 }
		,{ RED_HI7_STA_1G_MODE , RED_HI_STA_1G_MODE_DEF,0x00000001 }
		,{ RED_SS0_STA_FRH0_PORT4 , RED_SS_STA_FRH0_PORT4_DEF,0x00000fff }
		,{ RED_SS1_STA_FRH0_PORT4 , RED_SS_STA_FRH0_PORT4_DEF,0x00000fff }
		,{ RED_SS2_STA_FRH0_PORT4 , RED_SS_STA_FRH0_PORT4_DEF,0x00000fff }
		,{ RED_SS3_STA_FRH0_PORT4 , RED_SS_STA_FRH0_PORT4_DEF,0x00000fff }
		,{ RED_SS0_STA_MCAST3 , RED_SS_STA_MCAST3_DEF,0x00000fff }
		,{ RED_SS1_STA_MCAST3 , RED_SS_STA_MCAST3_DEF,0x00000fff }
		,{ RED_SS2_STA_MCAST3 , RED_SS_STA_MCAST3_DEF,0x00000fff }
		,{ RED_SS3_STA_MCAST3 , RED_SS_STA_MCAST3_DEF,0x00000fff }
		,{ RED_NF_STA_SPARE , RED_NF_STA_SPARE_DEF,0xffffffff }
		,{ RED_MISC_STA_NAXI_RD_ERROR_ADDR , RED_MISC_STA_NAXI_RD_ERROR_ADDR_DEF,0xffffffff }
		,{ RED_HI0_GBE_STA , RED_HI_GBE_STA_DEF,0x00ffffff }
		,{ RED_HI1_GBE_STA , RED_HI_GBE_STA_DEF,0x00ffffff }
		,{ RED_HI2_GBE_STA , RED_HI_GBE_STA_DEF,0x00ffffff }
		,{ RED_HI3_GBE_STA , RED_HI_GBE_STA_DEF,0x00ffffff }
		,{ RED_HI4_GBE_STA , RED_HI_GBE_STA_DEF,0x00ffffff }
		,{ RED_HI5_GBE_STA , RED_HI_GBE_STA_DEF,0x00ffffff }
		,{ RED_HI6_GBE_STA , RED_HI_GBE_STA_DEF,0x00ffffff }
		,{ RED_HI7_GBE_STA , RED_HI_GBE_STA_DEF,0x00ffffff }
		,{ RED_CI0_STA_RX_CLASS_XOFF , RED_CI_STA_RX_CLASS_XOFF_DEF,0x000001ff }
		,{ RED_MISC_STA_SPARE , RED_MISC_STA_SPARE_DEF,0xffffffff }
		,{ RED_MISC_JTAG_ID , RED_MISC_JTAG_ID_DEF,0xffffffff }
		,{ RED_SS0_STA_FRH2_PORT3 , RED_SS_STA_FRH2_PORT3_DEF,0x00000fff }
		,{ RED_SS1_STA_FRH2_PORT3 , RED_SS_STA_FRH2_PORT3_DEF,0x00000fff }
		,{ RED_SS2_STA_FRH2_PORT3 , RED_SS_STA_FRH2_PORT3_DEF,0x00000fff }
		,{ RED_SS3_STA_FRH2_PORT3 , RED_SS_STA_FRH2_PORT3_DEF,0x00000fff }
		,{ RED_MISC_STA_AVAGO , RED_MISC_STA_AVAGO_DEF,0x00000003 }
		,{ RED_SS0_STA_FRH1_PORT2 , RED_SS_STA_FRH1_PORT2_DEF,0x00000fff }
		,{ RED_SS1_STA_FRH1_PORT2 , RED_SS_STA_FRH1_PORT2_DEF,0x00000fff }
		,{ RED_SS2_STA_FRH1_PORT2 , RED_SS_STA_FRH1_PORT2_DEF,0x00000fff }
		,{ RED_SS3_STA_FRH1_PORT2 , RED_SS_STA_FRH1_PORT2_DEF,0x00000fff }
		,{ RED_HI0_MAC_PCS_STATUS , RED_HI_MAC_PCS_STATUS_DEF,0x003fffff }
		,{ RED_HI1_MAC_PCS_STATUS , RED_HI_MAC_PCS_STATUS_DEF,0x003fffff }
		,{ RED_HI2_MAC_PCS_STATUS , RED_HI_MAC_PCS_STATUS_DEF,0x003fffff }
		,{ RED_HI3_MAC_PCS_STATUS , RED_HI_MAC_PCS_STATUS_DEF,0x003fffff }
		,{ RED_HI4_MAC_PCS_STATUS , RED_HI_MAC_PCS_STATUS_DEF,0x003fffff }
		,{ RED_HI5_MAC_PCS_STATUS , RED_HI_MAC_PCS_STATUS_DEF,0x003fffff }
		,{ RED_HI6_MAC_PCS_STATUS , RED_HI_MAC_PCS_STATUS_DEF,0x003fffff }
		,{ RED_HI7_MAC_PCS_STATUS , RED_HI_MAC_PCS_STATUS_DEF,0x003fffff }
		,{ RED_SS0_STA_FRH3_PORT2 , RED_SS_STA_FRH3_PORT2_DEF,0x00000fff }
		,{ RED_SS1_STA_FRH3_PORT2 , RED_SS_STA_FRH3_PORT2_DEF,0x00000fff }
		,{ RED_SS2_STA_FRH3_PORT2 , RED_SS_STA_FRH3_PORT2_DEF,0x00000fff }
		,{ RED_SS3_STA_FRH3_PORT2 , RED_SS_STA_FRH3_PORT2_DEF,0x00000fff }
		,{ RED_SS0_STA_FRH2_PORT0 , RED_SS_STA_FRH2_PORT0_DEF,0x00000fff }
		,{ RED_SS1_STA_FRH2_PORT0 , RED_SS_STA_FRH2_PORT0_DEF,0x00000fff }
		,{ RED_SS2_STA_FRH2_PORT0 , RED_SS_STA_FRH2_PORT0_DEF,0x00000fff }
		,{ RED_SS3_STA_FRH2_PORT0 , RED_SS_STA_FRH2_PORT0_DEF,0x00000fff }
		,{ RED_NI0_MAC_STATUS , RED_NI_MAC_STATUS_DEF,0x00000007 }
		,{ RED_NI1_MAC_STATUS , RED_NI_MAC_STATUS_DEF,0x00000007 }
		,{ RED_NI2_MAC_STATUS , RED_NI_MAC_STATUS_DEF,0x00000007 }
		,{ RED_NI3_MAC_STATUS , RED_NI_MAC_STATUS_DEF,0x00000007 }
		,{ RED_SS0_STA_CNTL_MEM_ECC , RED_SS_STA_CNTL_MEM_ECC_DEF,0x0003ffff }
		,{ RED_SS1_STA_CNTL_MEM_ECC , RED_SS_STA_CNTL_MEM_ECC_DEF,0x0003ffff }
		,{ RED_SS2_STA_CNTL_MEM_ECC , RED_SS_STA_CNTL_MEM_ECC_DEF,0x0003ffff }
		,{ RED_SS3_STA_CNTL_MEM_ECC , RED_SS_STA_CNTL_MEM_ECC_DEF,0x0003ffff }
		,{ RED_CI0_GBE_STA , RED_CI_GBE_STA_DEF,0x00ffffff }
		,{ RED_NI0_MAC_STA_DSKWDBG_STM , RED_NI_MAC_STA_DSKWDBG_STM_DEF,0x00007fff }
		,{ RED_NI1_MAC_STA_DSKWDBG_STM , RED_NI_MAC_STA_DSKWDBG_STM_DEF,0x00007fff }
		,{ RED_NI2_MAC_STA_DSKWDBG_STM , RED_NI_MAC_STA_DSKWDBG_STM_DEF,0x00007fff }
		,{ RED_NI3_MAC_STA_DSKWDBG_STM , RED_NI_MAC_STA_DSKWDBG_STM_DEF,0x00007fff }
		,{ RED_CI0_STA_STAT_UPPER , RED_CI_STA_STAT_UPPER_DEF,0x0000000f }
		,{ RED_HI0_STA_SPARE , RED_HI_STA_SPARE_DEF,0x000000ff }
		,{ RED_HI1_STA_SPARE , RED_HI_STA_SPARE_DEF,0x000000ff }
		,{ RED_HI2_STA_SPARE , RED_HI_STA_SPARE_DEF,0x000000ff }
		,{ RED_HI3_STA_SPARE , RED_HI_STA_SPARE_DEF,0x000000ff }
		,{ RED_HI4_STA_SPARE , RED_HI_STA_SPARE_DEF,0x000000ff }
		,{ RED_HI5_STA_SPARE , RED_HI_STA_SPARE_DEF,0x000000ff }
		,{ RED_HI6_STA_SPARE , RED_HI_STA_SPARE_DEF,0x000000ff }
		,{ RED_HI7_STA_SPARE , RED_HI_STA_SPARE_DEF,0x000000ff }
		,{ RED_MISC_STA_I2C_DRV , RED_MISC_STA_I2C_DRV_DEF,0x0fffffff }
		,{ RED_SS0_STA_FRH3_PORT1 , RED_SS_STA_FRH3_PORT1_DEF,0x00000fff }
		,{ RED_SS1_STA_FRH3_PORT1 , RED_SS_STA_FRH3_PORT1_DEF,0x00000fff }
		,{ RED_SS2_STA_FRH3_PORT1 , RED_SS_STA_FRH3_PORT1_DEF,0x00000fff }
		,{ RED_SS3_STA_FRH3_PORT1 , RED_SS_STA_FRH3_PORT1_DEF,0x00000fff }
		,{ RED_SS0_STA_FRH0_PORT2 , RED_SS_STA_FRH0_PORT2_DEF,0x00000fff }
		,{ RED_SS1_STA_FRH0_PORT2 , RED_SS_STA_FRH0_PORT2_DEF,0x00000fff }
		,{ RED_SS2_STA_FRH0_PORT2 , RED_SS_STA_FRH0_PORT2_DEF,0x00000fff }
		,{ RED_SS3_STA_FRH0_PORT2 , RED_SS_STA_FRH0_PORT2_DEF,0x00000fff }
		,{ RED_SS0_STA_FRH0_PORT1 , RED_SS_STA_FRH0_PORT1_DEF,0x00000fff }
		,{ RED_SS1_STA_FRH0_PORT1 , RED_SS_STA_FRH0_PORT1_DEF,0x00000fff }
		,{ RED_SS2_STA_FRH0_PORT1 , RED_SS_STA_FRH0_PORT1_DEF,0x00000fff }
		,{ RED_SS3_STA_FRH0_PORT1 , RED_SS_STA_FRH0_PORT1_DEF,0x00000fff }
		,{ RED_HI0_STA_SPARE2 , RED_HI_STA_SPARE2_DEF,0xffffffff }
		,{ RED_HI1_STA_SPARE2 , RED_HI_STA_SPARE2_DEF,0xffffffff }
		,{ RED_HI2_STA_SPARE2 , RED_HI_STA_SPARE2_DEF,0xffffffff }
		,{ RED_HI3_STA_SPARE2 , RED_HI_STA_SPARE2_DEF,0xffffffff }
		,{ RED_HI4_STA_SPARE2 , RED_HI_STA_SPARE2_DEF,0xffffffff }
		,{ RED_HI5_STA_SPARE2 , RED_HI_STA_SPARE2_DEF,0xffffffff }
		,{ RED_HI6_STA_SPARE2 , RED_HI_STA_SPARE2_DEF,0xffffffff }
		,{ RED_HI7_STA_SPARE2 , RED_HI_STA_SPARE2_DEF,0xffffffff }
		,{ RED_MISC_STA_JPC , RED_MISC_STA_JPC_DEF,0x00000001 }
		,{ RED_SS0_STA_DEBUG , RED_SS_STA_DEBUG_DEF,0x0000ffff }
		,{ RED_SS1_STA_DEBUG , RED_SS_STA_DEBUG_DEF,0x0000ffff }
		,{ RED_SS2_STA_DEBUG , RED_SS_STA_DEBUG_DEF,0x0000ffff }
		,{ RED_SS3_STA_DEBUG , RED_SS_STA_DEBUG_DEF,0x0000ffff }
		,{ RED_NI0_STA_TX_CLASS_XOFF , RED_NI_STA_TX_CLASS_XOFF_DEF,0x000001ff }
		,{ RED_NI1_STA_TX_CLASS_XOFF , RED_NI_STA_TX_CLASS_XOFF_DEF,0x000001ff }
		,{ RED_NI2_STA_TX_CLASS_XOFF , RED_NI_STA_TX_CLASS_XOFF_DEF,0x000001ff }
		,{ RED_NI3_STA_TX_CLASS_XOFF , RED_NI_STA_TX_CLASS_XOFF_DEF,0x000001ff }
		,{ RED_SS0_STA_FRH1_PORT4 , RED_SS_STA_FRH1_PORT4_DEF,0x00000fff }
		,{ RED_SS1_STA_FRH1_PORT4 , RED_SS_STA_FRH1_PORT4_DEF,0x00000fff }
		,{ RED_SS2_STA_FRH1_PORT4 , RED_SS_STA_FRH1_PORT4_DEF,0x00000fff }
		,{ RED_SS3_STA_FRH1_PORT4 , RED_SS_STA_FRH1_PORT4_DEF,0x00000fff }
		,{ RED_MISC_STA_PAD , RED_MISC_STA_PAD_DEF,0x0000003f }
		,{ RED_HI0_STA_RX_CLASS_XOFF , RED_HI_STA_RX_CLASS_XOFF_DEF,0x000001ff }
		,{ RED_HI1_STA_RX_CLASS_XOFF , RED_HI_STA_RX_CLASS_XOFF_DEF,0x000001ff }
		,{ RED_HI2_STA_RX_CLASS_XOFF , RED_HI_STA_RX_CLASS_XOFF_DEF,0x000001ff }
		,{ RED_HI3_STA_RX_CLASS_XOFF , RED_HI_STA_RX_CLASS_XOFF_DEF,0x000001ff }
		,{ RED_HI4_STA_RX_CLASS_XOFF , RED_HI_STA_RX_CLASS_XOFF_DEF,0x000001ff }
		,{ RED_HI5_STA_RX_CLASS_XOFF , RED_HI_STA_RX_CLASS_XOFF_DEF,0x000001ff }
		,{ RED_HI6_STA_RX_CLASS_XOFF , RED_HI_STA_RX_CLASS_XOFF_DEF,0x000001ff }
		,{ RED_HI7_STA_RX_CLASS_XOFF , RED_HI_STA_RX_CLASS_XOFF_DEF,0x000001ff }
		,{ RED_SS0_STA_FRH3_PORT0 , RED_SS_STA_FRH3_PORT0_DEF,0x00000fff }
		,{ RED_SS1_STA_FRH3_PORT0 , RED_SS_STA_FRH3_PORT0_DEF,0x00000fff }
		,{ RED_SS2_STA_FRH3_PORT0 , RED_SS_STA_FRH3_PORT0_DEF,0x00000fff }
		,{ RED_SS3_STA_FRH3_PORT0 , RED_SS_STA_FRH3_PORT0_DEF,0x00000fff }
		,{ RED_SS0_STA_FC_CNT , RED_SS_STA_FC_CNT_DEF,0x00001fff }
		,{ RED_SS1_STA_FC_CNT , RED_SS_STA_FC_CNT_DEF,0x00001fff }
		,{ RED_SS2_STA_FC_CNT , RED_SS_STA_FC_CNT_DEF,0x00001fff }
		,{ RED_SS3_STA_FC_CNT , RED_SS_STA_FC_CNT_DEF,0x00001fff }
		,{ RED_HI0_STA_TX_CLASS_XOFF , RED_HI_STA_TX_CLASS_XOFF_DEF,0x000001ff }
		,{ RED_HI1_STA_TX_CLASS_XOFF , RED_HI_STA_TX_CLASS_XOFF_DEF,0x000001ff }
		,{ RED_HI2_STA_TX_CLASS_XOFF , RED_HI_STA_TX_CLASS_XOFF_DEF,0x000001ff }
		,{ RED_HI3_STA_TX_CLASS_XOFF , RED_HI_STA_TX_CLASS_XOFF_DEF,0x000001ff }
		,{ RED_HI4_STA_TX_CLASS_XOFF , RED_HI_STA_TX_CLASS_XOFF_DEF,0x000001ff }
		,{ RED_HI5_STA_TX_CLASS_XOFF , RED_HI_STA_TX_CLASS_XOFF_DEF,0x000001ff }
		,{ RED_HI6_STA_TX_CLASS_XOFF , RED_HI_STA_TX_CLASS_XOFF_DEF,0x000001ff }
		,{ RED_HI7_STA_TX_CLASS_XOFF , RED_HI_STA_TX_CLASS_XOFF_DEF,0x000001ff }
		,{ RED_SS0_STA_FRH0_PORT3 , RED_SS_STA_FRH0_PORT3_DEF,0x00000fff }
		,{ RED_SS1_STA_FRH0_PORT3 , RED_SS_STA_FRH0_PORT3_DEF,0x00000fff }
		,{ RED_SS2_STA_FRH0_PORT3 , RED_SS_STA_FRH0_PORT3_DEF,0x00000fff }
		,{ RED_SS3_STA_FRH0_PORT3 , RED_SS_STA_FRH0_PORT3_DEF,0x00000fff }
		,{ RED_NI0_MAC_PCS_STATUS , RED_NI_MAC_PCS_STATUS_DEF,0x003fffff }
		,{ RED_NI1_MAC_PCS_STATUS , RED_NI_MAC_PCS_STATUS_DEF,0x003fffff }
		,{ RED_NI2_MAC_PCS_STATUS , RED_NI_MAC_PCS_STATUS_DEF,0x003fffff }
		,{ RED_NI3_MAC_PCS_STATUS , RED_NI_MAC_PCS_STATUS_DEF,0x003fffff }
		,{ RED_CI0_STA_TX_CLASS_XOFF , RED_CI_STA_TX_CLASS_XOFF_DEF,0x000001ff }
		,{ RED_BI0_GBE_STA , RED_BI_GBE_STA_DEF,0x00ffffff }
		,{ RED_NI0_STA_STAT_UPPER , RED_NI_STA_STAT_UPPER_DEF,0x0000000f }
		,{ RED_NI1_STA_STAT_UPPER , RED_NI_STA_STAT_UPPER_DEF,0x0000000f }
		,{ RED_NI2_STA_STAT_UPPER , RED_NI_STA_STAT_UPPER_DEF,0x0000000f }
		,{ RED_NI3_STA_STAT_UPPER , RED_NI_STA_STAT_UPPER_DEF,0x0000000f }
		,{ RED_SS0_STA_FRH2_PORT2 , RED_SS_STA_FRH2_PORT2_DEF,0x00000fff }
		,{ RED_SS1_STA_FRH2_PORT2 , RED_SS_STA_FRH2_PORT2_DEF,0x00000fff }
		,{ RED_SS2_STA_FRH2_PORT2 , RED_SS_STA_FRH2_PORT2_DEF,0x00000fff }
		,{ RED_SS3_STA_FRH2_PORT2 , RED_SS_STA_FRH2_PORT2_DEF,0x00000fff }
		,{ RED_BI0_STA_RX_RUNT_PKT_SIZE , RED_BI_STA_RX_RUNT_PKT_SIZE_DEF,0x000000ff }
		,{ RED_NI0_STA_RX_CLASS_XOFF , RED_NI_STA_RX_CLASS_XOFF_DEF,0x000001ff }
		,{ RED_NI1_STA_RX_CLASS_XOFF , RED_NI_STA_RX_CLASS_XOFF_DEF,0x000001ff }
		,{ RED_NI2_STA_RX_CLASS_XOFF , RED_NI_STA_RX_CLASS_XOFF_DEF,0x000001ff }
		,{ RED_NI3_STA_RX_CLASS_XOFF , RED_NI_STA_RX_CLASS_XOFF_DEF,0x000001ff }
		,{ RED_SS0_STA_MCAST2 , RED_SS_STA_MCAST2_DEF,0x00000fff }
		,{ RED_SS1_STA_MCAST2 , RED_SS_STA_MCAST2_DEF,0x00000fff }
		,{ RED_SS2_STA_MCAST2 , RED_SS_STA_MCAST2_DEF,0x00000fff }
		,{ RED_SS3_STA_MCAST2 , RED_SS_STA_MCAST2_DEF,0x00000fff }
                };
#endif
