<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1119" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1119{left:96px;bottom:47px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2_1119{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_1119{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_1119{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_1119{left:96px;bottom:1038px;}
#t6_1119{left:124px;bottom:1038px;letter-spacing:0.09px;word-spacing:-0.45px;}
#t7_1119{left:146px;bottom:1038px;}
#t8_1119{left:154px;bottom:1035px;}
#t9_1119{left:165px;bottom:1038px;}
#ta_1119{left:179px;bottom:1038px;}
#tb_1119{left:188px;bottom:1035px;}
#tc_1119{left:194px;bottom:1038px;letter-spacing:0.12px;word-spacing:-0.45px;}
#td_1119{left:397px;bottom:1038px;letter-spacing:0.14px;}
#te_1119{left:446px;bottom:1038px;letter-spacing:0.14px;word-spacing:-0.48px;}
#tf_1119{left:467px;bottom:1038px;}
#tg_1119{left:475px;bottom:1035px;}
#th_1119{left:486px;bottom:1038px;}
#ti_1119{left:500px;bottom:1038px;letter-spacing:0.17px;}
#tj_1119{left:539px;bottom:1038px;letter-spacing:0.12px;word-spacing:-0.49px;}
#tk_1119{left:562px;bottom:1038px;}
#tl_1119{left:570px;bottom:1035px;}
#tm_1119{left:124px;bottom:1011px;letter-spacing:0.1px;}
#tn_1119{left:156px;bottom:1011px;letter-spacing:0.12px;}
#to_1119{left:205px;bottom:1011px;}
#tp_1119{left:220px;bottom:1011px;}
#tq_1119{left:228px;bottom:1008px;}
#tr_1119{left:238px;bottom:1011px;}
#ts_1119{left:252px;bottom:1011px;}
#tt_1119{left:260px;bottom:1008px;}
#tu_1119{left:96px;bottom:983px;}
#tv_1119{left:124px;bottom:983px;letter-spacing:0.15px;word-spacing:-0.45px;}
#tw_1119{left:233px;bottom:983px;}
#tx_1119{left:249px;bottom:983px;}
#ty_1119{left:263px;bottom:983px;letter-spacing:0.14px;}
#tz_1119{left:311px;bottom:983px;letter-spacing:0.04px;word-spacing:-0.4px;}
#t10_1119{left:327px;bottom:983px;}
#t11_1119{left:337px;bottom:980px;}
#t12_1119{left:348px;bottom:983px;}
#t13_1119{left:358px;bottom:983px;}
#t14_1119{left:368px;bottom:980px;}
#t15_1119{left:374px;bottom:983px;}
#t16_1119{left:96px;bottom:948px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t17_1119{left:96px;bottom:889px;letter-spacing:0.19px;}
#t18_1119{left:192px;bottom:889px;letter-spacing:0.21px;word-spacing:0.03px;}
#t19_1119{left:96px;bottom:853px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1a_1119{left:96px;bottom:832px;letter-spacing:0.13px;word-spacing:-0.57px;}
#t1b_1119{left:96px;bottom:811px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1c_1119{left:96px;bottom:789px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t1d_1119{left:96px;bottom:768px;letter-spacing:0.15px;word-spacing:-0.45px;}
#t1e_1119{left:96px;bottom:733px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t1f_1119{left:96px;bottom:711px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1g_1119{left:96px;bottom:690px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1h_1119{left:96px;bottom:669px;letter-spacing:0.14px;word-spacing:-0.47px;}
#t1i_1119{left:96px;bottom:622px;letter-spacing:0.14px;}
#t1j_1119{left:168px;bottom:622px;letter-spacing:0.19px;word-spacing:0.02px;}
#t1k_1119{left:96px;bottom:591px;letter-spacing:0.15px;word-spacing:-0.47px;}
#t1l_1119{left:96px;bottom:544px;letter-spacing:0.14px;}
#t1m_1119{left:168px;bottom:544px;letter-spacing:0.14px;word-spacing:-0.41px;}
#t1n_1119{left:96px;bottom:513px;letter-spacing:0.09px;word-spacing:-0.52px;}
#t1o_1119{left:789px;bottom:513px;}
#t1p_1119{left:796px;bottom:513px;}
#t1q_1119{left:96px;bottom:491px;letter-spacing:0.12px;word-spacing:-0.55px;}
#t1r_1119{left:96px;bottom:470px;letter-spacing:0.08px;word-spacing:-0.41px;}
#t1s_1119{left:96px;bottom:228px;letter-spacing:0.14px;}
#t1t_1119{left:168px;bottom:228px;letter-spacing:0.22px;word-spacing:-0.08px;}
#t1u_1119{left:96px;bottom:196px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1v_1119{left:96px;bottom:175px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t1w_1119{left:96px;bottom:154px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t1x_1119{left:324px;bottom:421px;letter-spacing:-0.12px;word-spacing:1.08px;}
#t1y_1119{left:396px;bottom:421px;}
#t1z_1119{left:402px;bottom:421px;letter-spacing:0.12px;}
#t20_1119{left:435px;bottom:421px;letter-spacing:0.11px;word-spacing:-0.63px;}
#t21_1119{left:149px;bottom:392px;letter-spacing:0.03px;word-spacing:-0.59px;}
#t22_1119{left:300px;bottom:392px;word-spacing:-0.11px;}
#t23_1119{left:411px;bottom:392px;letter-spacing:0.09px;}
#t24_1119{left:626px;bottom:392px;letter-spacing:0.11px;}
#t25_1119{left:104px;bottom:370px;letter-spacing:-0.23px;}
#t26_1119{left:298px;bottom:370px;letter-spacing:-0.14px;}
#t27_1119{left:401px;bottom:370px;letter-spacing:-0.86px;word-spacing:-0.02px;}
#t28_1119{left:447px;bottom:370px;}
#t29_1119{left:451px;bottom:370px;letter-spacing:-0.94px;}
#t2a_1119{left:496px;bottom:370px;letter-spacing:-0.22px;word-spacing:-0.05px;}
#t2b_1119{left:104px;bottom:347px;letter-spacing:-0.16px;}
#t2c_1119{left:298px;bottom:347px;letter-spacing:-0.14px;}
#t2d_1119{left:401px;bottom:347px;letter-spacing:-0.86px;word-spacing:-0.02px;}
#t2e_1119{left:447px;bottom:347px;}
#t2f_1119{left:451px;bottom:347px;}
#t2g_1119{left:496px;bottom:347px;letter-spacing:-0.18px;word-spacing:-0.08px;}
#t2h_1119{left:104px;bottom:324px;letter-spacing:-0.23px;}
#t2i_1119{left:298px;bottom:324px;letter-spacing:-0.14px;}
#t2j_1119{left:401px;bottom:324px;letter-spacing:-0.86px;word-spacing:-0.02px;}
#t2k_1119{left:447px;bottom:324px;}
#t2l_1119{left:451px;bottom:324px;letter-spacing:-1.4px;}
#t2m_1119{left:496px;bottom:324px;letter-spacing:-0.17px;word-spacing:-0.04px;}
#t2n_1119{left:104px;bottom:301px;letter-spacing:-0.16px;}
#t2o_1119{left:298px;bottom:301px;letter-spacing:-0.14px;}
#t2p_1119{left:401px;bottom:301px;letter-spacing:-0.86px;word-spacing:-0.02px;}
#t2q_1119{left:447px;bottom:301px;}
#t2r_1119{left:451px;bottom:301px;letter-spacing:-0.94px;}
#t2s_1119{left:496px;bottom:301px;letter-spacing:-0.14px;word-spacing:-0.18px;}
#t2t_1119{left:104px;bottom:278px;letter-spacing:-0.42px;}
#t2u_1119{left:298px;bottom:278px;letter-spacing:-0.14px;}
#t2v_1119{left:401px;bottom:278px;letter-spacing:-0.86px;word-spacing:-0.02px;}
#t2w_1119{left:447px;bottom:278px;}
#t2x_1119{left:451px;bottom:278px;letter-spacing:-0.94px;}
#t2y_1119{left:495px;bottom:278px;letter-spacing:-0.13px;word-spacing:-0.21px;}
#t2z_1119{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1119{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_1119{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_1119{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_1119{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s5_1119{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s6_1119{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s7_1119{font-size:15px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s8_1119{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s9_1119{font-size:21px;font-family:Arial-Bold_61q;color:#000;}
.sa_1119{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.sb_1119{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.sc_1119{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.sd_1119{font-size:15px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.se_1119{font-size:14px;font-family:TimesNewRoman_61y;color:#000;}
.sf_1119{font-size:14px;font-family:TimesNewRoman_627;color:#000;}
.sg_1119{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1119" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1119Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1119" style="-webkit-user-select: none;"><object width="935" height="1210" data="1119/1119.svg" type="image/svg+xml" id="pdf1119" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1119" class="t s1_1119">Hardware Performance Monitoring and Control </span><span id="t2_1119" class="t s2_1119">664 </span>
<span id="t3_1119" class="t s3_1119">24593—Rev. 3.41—June 2023 </span><span id="t4_1119" class="t s3_1119">AMD64 Technology </span>
<span id="t5_1119" class="t s4_1119">• </span><span id="t6_1119" class="t s5_1119">If (</span><span id="t7_1119" class="t s6_1119">J </span>
<span id="t8_1119" class="t s7_1119">y </span>
<span id="t9_1119" class="t s5_1119">&lt; </span><span id="ta_1119" class="t s6_1119">J </span>
<span id="tb_1119" class="t s7_1119">x </span>
<span id="tc_1119" class="t s5_1119">), rollover has occurred; set </span><span id="td_1119" class="t s6_1119">Jdelta </span><span id="te_1119" class="t s5_1119">= (</span><span id="tf_1119" class="t s6_1119">J </span>
<span id="tg_1119" class="t s7_1119">y </span>
<span id="th_1119" class="t s5_1119">+ </span><span id="ti_1119" class="t s6_1119">Jmax</span><span id="tj_1119" class="t s5_1119">) – </span><span id="tk_1119" class="t s6_1119">J </span>
<span id="tl_1119" class="t s7_1119">x </span>
<span id="tm_1119" class="t s5_1119">else </span><span id="tn_1119" class="t s6_1119">Jdelta </span><span id="to_1119" class="t s5_1119">= </span><span id="tp_1119" class="t s6_1119">J </span>
<span id="tq_1119" class="t s7_1119">y </span>
<span id="tr_1119" class="t s5_1119">– </span><span id="ts_1119" class="t s6_1119">J </span>
<span id="tt_1119" class="t s7_1119">x </span>
<span id="tu_1119" class="t s4_1119">• </span><span id="tv_1119" class="t s5_1119">PwrCPUave = </span><span id="tw_1119" class="t s6_1119">N </span><span id="tx_1119" class="t s5_1119">* </span><span id="ty_1119" class="t s6_1119">Jdelta </span><span id="tz_1119" class="t s5_1119">/ (</span><span id="t10_1119" class="t s6_1119">T </span>
<span id="t11_1119" class="t s7_1119">y </span>
<span id="t12_1119" class="t s5_1119">- </span><span id="t13_1119" class="t s6_1119">T </span>
<span id="t14_1119" class="t s7_1119">x </span>
<span id="t15_1119" class="t s5_1119">) </span>
<span id="t16_1119" class="t s5_1119">Units of result is milliwatts. </span>
<span id="t17_1119" class="t s8_1119">17.6 </span><span id="t18_1119" class="t s8_1119">Collaborative Processor Performance Control </span>
<span id="t19_1119" class="t s5_1119">AMD’s Collaborative Processor Performance Control (CPPC) feature is an implementation of the </span>
<span id="t1a_1119" class="t s5_1119">Collaborative Processor Performance Control standard, first introduced in the Advanced </span>
<span id="t1b_1119" class="t s5_1119">Configuration and Power Interface (ACPI) Specification Revision 5.0. CPPC provides a framework </span>
<span id="t1c_1119" class="t s5_1119">for managing the performance and power efficiency of SOCs in collaboration with Operating System </span>
<span id="t1d_1119" class="t s5_1119">Power Management (OSPM) software. </span>
<span id="t1e_1119" class="t s5_1119">The CPPC feature provides a mechanism for the OSPM to manage the performance of a logical </span>
<span id="t1f_1119" class="t s5_1119">processor utilizing a continuous and abstract performance scale. CPPC implements a set of MSRs to </span>
<span id="t1g_1119" class="t s5_1119">enumerate the abstract performance scale, to request processor performance levels using that scale, </span>
<span id="t1h_1119" class="t s5_1119">and to provide feedback to the OSPM. </span>
<span id="t1i_1119" class="t s9_1119">17.6.1 </span><span id="t1j_1119" class="t s9_1119">Detecting Support for CPPC </span>
<span id="t1k_1119" class="t s5_1119">Support for CPPC is indicated by CPUID Fn8000_0008_EBX[CPPC](bit 27)=1. </span>
<span id="t1l_1119" class="t s9_1119">17.6.2 </span><span id="t1m_1119" class="t s9_1119">CPPC Model Specific Registers </span>
<span id="t1n_1119" class="t s5_1119">Various aspects of the CPPC are managed though the model-specific registers listed in Table 17</span><span id="t1o_1119" class="t sa_1119">-</span><span id="t1p_1119" class="t s5_1119">1 </span>
<span id="t1q_1119" class="t s5_1119">below. These MSRs are used by the OSPM to obtain CPPC capabilities, control CPPC operations and </span>
<span id="t1r_1119" class="t s5_1119">obtain feedback on delivered performance. </span>
<span id="t1s_1119" class="t s9_1119">17.6.3 </span><span id="t1t_1119" class="t s9_1119">Enabling CPPC </span>
<span id="t1u_1119" class="t s5_1119">Software may enable Collaborative Processor Performance Control by setting </span>
<span id="t1v_1119" class="t s5_1119">CPPC_ENABLE[CPPC_En] (bit 0) = 1. Enabling CPPC on any one logical processor in a package </span>
<span id="t1w_1119" class="t s5_1119">enables it for all processors within that package. </span>
<span id="t1x_1119" class="t sb_1119">Table 17</span><span id="t1y_1119" class="t sc_1119">-</span><span id="t1z_1119" class="t sb_1119">1. </span><span id="t20_1119" class="t sb_1119">CPPC-related MSRs </span>
<span id="t21_1119" class="t sd_1119">Register Name </span><span id="t22_1119" class="t sd_1119">MSR Address </span><span id="t23_1119" class="t sd_1119">Reference </span><span id="t24_1119" class="t sd_1119">Description </span>
<span id="t25_1119" class="t se_1119">CPPC_CAPABILITY_1 </span><span id="t26_1119" class="t se_1119">C001_02B0h </span><span id="t27_1119" class="t se_1119">Figure 17 </span><span id="t28_1119" class="t sf_1119">- </span><span id="t29_1119" class="t se_1119">10 </span><span id="t2a_1119" class="t se_1119">Specifies the CPPC performance ranges and thresholds. </span>
<span id="t2b_1119" class="t se_1119">CPPC_ENABLE </span><span id="t2c_1119" class="t se_1119">C001_02B1h </span><span id="t2d_1119" class="t se_1119">Figure 17 </span><span id="t2e_1119" class="t sf_1119">- </span><span id="t2f_1119" class="t se_1119">9 </span><span id="t2g_1119" class="t se_1119">Enables CPPC. </span>
<span id="t2h_1119" class="t se_1119">CPPC_CAPABILITY_2 </span><span id="t2i_1119" class="t se_1119">C001_02B2h </span><span id="t2j_1119" class="t se_1119">Figure 17 </span><span id="t2k_1119" class="t sf_1119">- </span><span id="t2l_1119" class="t se_1119">11 </span><span id="t2m_1119" class="t se_1119">Reports the constrained maximum performance level. </span>
<span id="t2n_1119" class="t se_1119">CPPC_REQUEST </span><span id="t2o_1119" class="t se_1119">C001_02B3h </span><span id="t2p_1119" class="t se_1119">Figure 17 </span><span id="t2q_1119" class="t sf_1119">- </span><span id="t2r_1119" class="t se_1119">12 </span><span id="t2s_1119" class="t se_1119">Conveys OSPM requests and hints to the CPPC hardware. </span>
<span id="t2t_1119" class="t se_1119">CPPC_STATUS </span><span id="t2u_1119" class="t se_1119">C001_02B4h </span><span id="t2v_1119" class="t se_1119">Figure 17 </span><span id="t2w_1119" class="t sf_1119">- </span><span id="t2x_1119" class="t se_1119">13 </span><span id="t2y_1119" class="t se_1119">Reports excursions to the minimum performance level. </span>
<span id="t2z_1119" class="t sg_1119">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
