<stg><name>gemm_stage_0_Pipeline_l_S_k_0_k</name>


<trans_list>

<trans id="1115" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1052" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1053" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1056" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1057" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1058" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1059" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1060" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1061" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1062" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1063" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1064" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1065" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1067" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1068" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1069" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1070" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1071" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1072" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1074" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1076" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1078" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1080" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1082" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1089" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1090" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:1 %zext_ln31_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %zext_ln31

]]></Node>
<StgValue><ssdm name="zext_ln31_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i7 0, i7 %k

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader:0 %k_1 = load i7 %k

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1 %c_row_addr = getelementptr i32 %c_row, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="c_row_addr"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:2 %c_row_addr_1 = getelementptr i32 %c_row, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="c_row_addr_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:3 %c_row_addr_2 = getelementptr i32 %c_row, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="c_row_addr_2"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:4 %c_row_addr_3 = getelementptr i32 %c_row, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="c_row_addr_3"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:5 %c_row_addr_4 = getelementptr i32 %c_row, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="c_row_addr_4"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:6 %c_row_addr_5 = getelementptr i32 %c_row, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="c_row_addr_5"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:7 %c_row_addr_6 = getelementptr i32 %c_row, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="c_row_addr_6"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:8 %c_row_addr_7 = getelementptr i32 %c_row, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="c_row_addr_7"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:9 %c_row_addr_8 = getelementptr i32 %c_row, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="c_row_addr_8"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:10 %c_row_addr_9 = getelementptr i32 %c_row, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="c_row_addr_9"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:11 %c_row_addr_10 = getelementptr i32 %c_row, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="c_row_addr_10"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:12 %c_row_addr_11 = getelementptr i32 %c_row, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="c_row_addr_11"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:13 %c_row_addr_12 = getelementptr i32 %c_row, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="c_row_addr_12"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:14 %c_row_addr_13 = getelementptr i32 %c_row, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="c_row_addr_13"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:15 %c_row_addr_14 = getelementptr i32 %c_row, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="c_row_addr_14"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:16 %c_row_addr_15 = getelementptr i32 %c_row, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="c_row_addr_15"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:17 %c_row_addr_16 = getelementptr i32 %c_row, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="c_row_addr_16"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:18 %c_row_addr_17 = getelementptr i32 %c_row, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="c_row_addr_17"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:19 %c_row_addr_18 = getelementptr i32 %c_row, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="c_row_addr_18"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:20 %c_row_addr_19 = getelementptr i32 %c_row, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="c_row_addr_19"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:21 %c_row_addr_20 = getelementptr i32 %c_row, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="c_row_addr_20"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:22 %c_row_addr_21 = getelementptr i32 %c_row, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="c_row_addr_21"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:23 %c_row_addr_22 = getelementptr i32 %c_row, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="c_row_addr_22"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:24 %c_row_addr_23 = getelementptr i32 %c_row, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="c_row_addr_23"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:25 %c_row_addr_24 = getelementptr i32 %c_row, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="c_row_addr_24"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:26 %c_row_addr_25 = getelementptr i32 %c_row, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="c_row_addr_25"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:27 %c_row_addr_26 = getelementptr i32 %c_row, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="c_row_addr_26"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:28 %c_row_addr_27 = getelementptr i32 %c_row, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="c_row_addr_27"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:29 %c_row_addr_28 = getelementptr i32 %c_row, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="c_row_addr_28"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:30 %c_row_addr_29 = getelementptr i32 %c_row, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="c_row_addr_29"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:31 %c_row_addr_30 = getelementptr i32 %c_row, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="c_row_addr_30"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:32 %c_row_addr_31 = getelementptr i32 %c_row, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="c_row_addr_31"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:33 %c_row_addr_32 = getelementptr i32 %c_row, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="c_row_addr_32"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:34 %c_row_addr_33 = getelementptr i32 %c_row, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="c_row_addr_33"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:35 %c_row_addr_34 = getelementptr i32 %c_row, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="c_row_addr_34"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:36 %c_row_addr_35 = getelementptr i32 %c_row, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="c_row_addr_35"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:37 %c_row_addr_36 = getelementptr i32 %c_row, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="c_row_addr_36"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:38 %c_row_addr_37 = getelementptr i32 %c_row, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="c_row_addr_37"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:39 %c_row_addr_38 = getelementptr i32 %c_row, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="c_row_addr_38"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:40 %c_row_addr_39 = getelementptr i32 %c_row, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="c_row_addr_39"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:41 %c_row_addr_40 = getelementptr i32 %c_row, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="c_row_addr_40"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:42 %c_row_addr_41 = getelementptr i32 %c_row, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="c_row_addr_41"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:43 %c_row_addr_42 = getelementptr i32 %c_row, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="c_row_addr_42"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:44 %c_row_addr_43 = getelementptr i32 %c_row, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="c_row_addr_43"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:45 %c_row_addr_44 = getelementptr i32 %c_row, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="c_row_addr_44"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:46 %c_row_addr_45 = getelementptr i32 %c_row, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="c_row_addr_45"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:47 %c_row_addr_46 = getelementptr i32 %c_row, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="c_row_addr_46"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:48 %c_row_addr_47 = getelementptr i32 %c_row, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="c_row_addr_47"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:49 %c_row_addr_48 = getelementptr i32 %c_row, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="c_row_addr_48"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:50 %c_row_addr_49 = getelementptr i32 %c_row, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="c_row_addr_49"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:51 %c_row_addr_50 = getelementptr i32 %c_row, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="c_row_addr_50"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:52 %c_row_addr_51 = getelementptr i32 %c_row, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="c_row_addr_51"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:53 %c_row_addr_52 = getelementptr i32 %c_row, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="c_row_addr_52"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:54 %c_row_addr_53 = getelementptr i32 %c_row, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="c_row_addr_53"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:55 %c_row_addr_54 = getelementptr i32 %c_row, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="c_row_addr_54"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:56 %c_row_addr_55 = getelementptr i32 %c_row, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="c_row_addr_55"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:57 %c_row_addr_56 = getelementptr i32 %c_row, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="c_row_addr_56"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:58 %c_row_addr_57 = getelementptr i32 %c_row, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="c_row_addr_57"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:59 %c_row_addr_58 = getelementptr i32 %c_row, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="c_row_addr_58"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:60 %c_row_addr_59 = getelementptr i32 %c_row, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="c_row_addr_59"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:61 %c_row_addr_60 = getelementptr i32 %c_row, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="c_row_addr_60"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:62 %c_row_addr_61 = getelementptr i32 %c_row, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="c_row_addr_61"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:63 %c_row_addr_62 = getelementptr i32 %c_row, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="c_row_addr_62"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:64 %c_row_addr_63 = getelementptr i32 %c_row, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="c_row_addr_63"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:65 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str7

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:66 %icmp_ln30 = icmp_eq  i7 %k_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:67 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:68 %add_ln30 = add i7 %k_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:69 %br_ln30 = br i1 %icmp_ln30, void %.split4, void %.exitStub

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="7">
<![CDATA[
.split4:0 %zext_ln31_1 = zext i7 %k_1

]]></Node>
<StgValue><ssdm name="zext_ln31_1"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:1 %add_ln31 = add i12 %zext_ln31_read, i12 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="12">
<![CDATA[
.split4:2 %zext_ln31_2 = zext i12 %add_ln31

]]></Node>
<StgValue><ssdm name="zext_ln31_2"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:3 %v0_addr = getelementptr i32 %v0, i64 0, i64 %zext_ln31_2

]]></Node>
<StgValue><ssdm name="v0_addr"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
.split4:4 %tmp_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %k_1, i6 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="13">
<![CDATA[
.split4:5 %zext_ln36 = zext i13 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:6 %v1_addr = getelementptr i32 %v1, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="v1_addr"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:7 %or_ln36 = or i13 %tmp_s, i13 1

]]></Node>
<StgValue><ssdm name="or_ln36"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:8 %tmp_191 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:9 %v1_addr_1 = getelementptr i32 %v1, i64 0, i64 %tmp_191

]]></Node>
<StgValue><ssdm name="v1_addr_1"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="12">
<![CDATA[
.split4:197 %v7 = load i12 %v0_addr

]]></Node>
<StgValue><ssdm name="v7"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="12">
<![CDATA[
.split4:198 %v1_load = load i12 %v1_addr

]]></Node>
<StgValue><ssdm name="v1_load"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="6">
<![CDATA[
.split4:200 %c_row_load = load i6 %c_row_addr_63

]]></Node>
<StgValue><ssdm name="c_row_load"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="12">
<![CDATA[
.split4:203 %v1_load_1 = load i12 %v1_addr_1

]]></Node>
<StgValue><ssdm name="v1_load_1"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="6">
<![CDATA[
.split4:205 %c_row_load_1 = load i6 %c_row_addr_62

]]></Node>
<StgValue><ssdm name="c_row_load_1"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split4:518 %store_ln30 = store i7 %add_ln30, i7 %k

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="982" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0">
<![CDATA[
.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:10 %or_ln36_1 = or i13 %tmp_s, i13 2

]]></Node>
<StgValue><ssdm name="or_ln36_1"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:11 %tmp_192 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:12 %v1_addr_2 = getelementptr i32 %v1, i64 0, i64 %tmp_192

]]></Node>
<StgValue><ssdm name="v1_addr_2"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:13 %or_ln36_2 = or i13 %tmp_s, i13 3

]]></Node>
<StgValue><ssdm name="or_ln36_2"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:14 %tmp_193 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_2

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:15 %v1_addr_3 = getelementptr i32 %v1, i64 0, i64 %tmp_193

]]></Node>
<StgValue><ssdm name="v1_addr_3"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="12">
<![CDATA[
.split4:197 %v7 = load i12 %v0_addr

]]></Node>
<StgValue><ssdm name="v7"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="12">
<![CDATA[
.split4:198 %v1_load = load i12 %v1_addr

]]></Node>
<StgValue><ssdm name="v1_load"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:199 %v = fmul i32 %v7, i32 %v1_load

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="6">
<![CDATA[
.split4:200 %c_row_load = load i6 %c_row_addr_63

]]></Node>
<StgValue><ssdm name="c_row_load"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="12">
<![CDATA[
.split4:203 %v1_load_1 = load i12 %v1_addr_1

]]></Node>
<StgValue><ssdm name="v1_load_1"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:204 %v12_1 = fmul i32 %v7, i32 %v1_load_1

]]></Node>
<StgValue><ssdm name="v12_1"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="6">
<![CDATA[
.split4:205 %c_row_load_1 = load i6 %c_row_addr_62

]]></Node>
<StgValue><ssdm name="c_row_load_1"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="12">
<![CDATA[
.split4:208 %v1_load_2 = load i12 %v1_addr_2

]]></Node>
<StgValue><ssdm name="v1_load_2"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="6">
<![CDATA[
.split4:210 %c_row_load_2 = load i6 %c_row_addr_61

]]></Node>
<StgValue><ssdm name="c_row_load_2"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="12">
<![CDATA[
.split4:213 %v1_load_3 = load i12 %v1_addr_3

]]></Node>
<StgValue><ssdm name="v1_load_3"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="6">
<![CDATA[
.split4:215 %c_row_load_3 = load i6 %c_row_addr_60

]]></Node>
<StgValue><ssdm name="c_row_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:16 %or_ln36_3 = or i13 %tmp_s, i13 4

]]></Node>
<StgValue><ssdm name="or_ln36_3"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:17 %tmp_194 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_3

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:18 %v1_addr_4 = getelementptr i32 %v1, i64 0, i64 %tmp_194

]]></Node>
<StgValue><ssdm name="v1_addr_4"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:19 %or_ln36_4 = or i13 %tmp_s, i13 5

]]></Node>
<StgValue><ssdm name="or_ln36_4"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:20 %tmp_195 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_4

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:21 %v1_addr_5 = getelementptr i32 %v1, i64 0, i64 %tmp_195

]]></Node>
<StgValue><ssdm name="v1_addr_5"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:199 %v = fmul i32 %v7, i32 %v1_load

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:204 %v12_1 = fmul i32 %v7, i32 %v1_load_1

]]></Node>
<StgValue><ssdm name="v12_1"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="12">
<![CDATA[
.split4:208 %v1_load_2 = load i12 %v1_addr_2

]]></Node>
<StgValue><ssdm name="v1_load_2"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:209 %v12_2 = fmul i32 %v7, i32 %v1_load_2

]]></Node>
<StgValue><ssdm name="v12_2"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="6">
<![CDATA[
.split4:210 %c_row_load_2 = load i6 %c_row_addr_61

]]></Node>
<StgValue><ssdm name="c_row_load_2"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="12">
<![CDATA[
.split4:213 %v1_load_3 = load i12 %v1_addr_3

]]></Node>
<StgValue><ssdm name="v1_load_3"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:214 %v12_3 = fmul i32 %v7, i32 %v1_load_3

]]></Node>
<StgValue><ssdm name="v12_3"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="6">
<![CDATA[
.split4:215 %c_row_load_3 = load i6 %c_row_addr_60

]]></Node>
<StgValue><ssdm name="c_row_load_3"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="12">
<![CDATA[
.split4:218 %v1_load_4 = load i12 %v1_addr_4

]]></Node>
<StgValue><ssdm name="v1_load_4"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="6">
<![CDATA[
.split4:220 %c_row_load_4 = load i6 %c_row_addr_59

]]></Node>
<StgValue><ssdm name="c_row_load_4"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="12">
<![CDATA[
.split4:223 %v1_load_5 = load i12 %v1_addr_5

]]></Node>
<StgValue><ssdm name="v1_load_5"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="6">
<![CDATA[
.split4:225 %c_row_load_5 = load i6 %c_row_addr_58

]]></Node>
<StgValue><ssdm name="c_row_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:22 %or_ln36_5 = or i13 %tmp_s, i13 6

]]></Node>
<StgValue><ssdm name="or_ln36_5"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:23 %tmp_196 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_5

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:24 %v1_addr_6 = getelementptr i32 %v1, i64 0, i64 %tmp_196

]]></Node>
<StgValue><ssdm name="v1_addr_6"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:25 %or_ln36_6 = or i13 %tmp_s, i13 7

]]></Node>
<StgValue><ssdm name="or_ln36_6"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:26 %tmp_197 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_6

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:27 %v1_addr_7 = getelementptr i32 %v1, i64 0, i64 %tmp_197

]]></Node>
<StgValue><ssdm name="v1_addr_7"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:201 %v2 = fadd i32 %c_row_load, i32 %v

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:206 %v14_1 = fadd i32 %c_row_load_1, i32 %v12_1

]]></Node>
<StgValue><ssdm name="v14_1"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:209 %v12_2 = fmul i32 %v7, i32 %v1_load_2

]]></Node>
<StgValue><ssdm name="v12_2"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:214 %v12_3 = fmul i32 %v7, i32 %v1_load_3

]]></Node>
<StgValue><ssdm name="v12_3"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="12">
<![CDATA[
.split4:218 %v1_load_4 = load i12 %v1_addr_4

]]></Node>
<StgValue><ssdm name="v1_load_4"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:219 %v12_4 = fmul i32 %v7, i32 %v1_load_4

]]></Node>
<StgValue><ssdm name="v12_4"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="6">
<![CDATA[
.split4:220 %c_row_load_4 = load i6 %c_row_addr_59

]]></Node>
<StgValue><ssdm name="c_row_load_4"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="12">
<![CDATA[
.split4:223 %v1_load_5 = load i12 %v1_addr_5

]]></Node>
<StgValue><ssdm name="v1_load_5"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:224 %v12_5 = fmul i32 %v7, i32 %v1_load_5

]]></Node>
<StgValue><ssdm name="v12_5"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="6">
<![CDATA[
.split4:225 %c_row_load_5 = load i6 %c_row_addr_58

]]></Node>
<StgValue><ssdm name="c_row_load_5"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="12">
<![CDATA[
.split4:228 %v1_load_6 = load i12 %v1_addr_6

]]></Node>
<StgValue><ssdm name="v1_load_6"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="6">
<![CDATA[
.split4:230 %c_row_load_6 = load i6 %c_row_addr_57

]]></Node>
<StgValue><ssdm name="c_row_load_6"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="12">
<![CDATA[
.split4:233 %v1_load_7 = load i12 %v1_addr_7

]]></Node>
<StgValue><ssdm name="v1_load_7"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="6">
<![CDATA[
.split4:235 %c_row_load_7 = load i6 %c_row_addr_56

]]></Node>
<StgValue><ssdm name="c_row_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:28 %or_ln36_7 = or i13 %tmp_s, i13 8

]]></Node>
<StgValue><ssdm name="or_ln36_7"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:29 %tmp_198 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_7

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:30 %v1_addr_8 = getelementptr i32 %v1, i64 0, i64 %tmp_198

]]></Node>
<StgValue><ssdm name="v1_addr_8"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:31 %or_ln36_8 = or i13 %tmp_s, i13 9

]]></Node>
<StgValue><ssdm name="or_ln36_8"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:32 %tmp_199 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_8

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:33 %v1_addr_9 = getelementptr i32 %v1, i64 0, i64 %tmp_199

]]></Node>
<StgValue><ssdm name="v1_addr_9"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:201 %v2 = fadd i32 %c_row_load, i32 %v

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:206 %v14_1 = fadd i32 %c_row_load_1, i32 %v12_1

]]></Node>
<StgValue><ssdm name="v14_1"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:211 %v14_2 = fadd i32 %c_row_load_2, i32 %v12_2

]]></Node>
<StgValue><ssdm name="v14_2"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:216 %v14_3 = fadd i32 %c_row_load_3, i32 %v12_3

]]></Node>
<StgValue><ssdm name="v14_3"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:219 %v12_4 = fmul i32 %v7, i32 %v1_load_4

]]></Node>
<StgValue><ssdm name="v12_4"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:224 %v12_5 = fmul i32 %v7, i32 %v1_load_5

]]></Node>
<StgValue><ssdm name="v12_5"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="12">
<![CDATA[
.split4:228 %v1_load_6 = load i12 %v1_addr_6

]]></Node>
<StgValue><ssdm name="v1_load_6"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:229 %v12_6 = fmul i32 %v7, i32 %v1_load_6

]]></Node>
<StgValue><ssdm name="v12_6"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="6">
<![CDATA[
.split4:230 %c_row_load_6 = load i6 %c_row_addr_57

]]></Node>
<StgValue><ssdm name="c_row_load_6"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="12">
<![CDATA[
.split4:233 %v1_load_7 = load i12 %v1_addr_7

]]></Node>
<StgValue><ssdm name="v1_load_7"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:234 %v12_7 = fmul i32 %v7, i32 %v1_load_7

]]></Node>
<StgValue><ssdm name="v12_7"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="6">
<![CDATA[
.split4:235 %c_row_load_7 = load i6 %c_row_addr_56

]]></Node>
<StgValue><ssdm name="c_row_load_7"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="12">
<![CDATA[
.split4:238 %v1_load_8 = load i12 %v1_addr_8

]]></Node>
<StgValue><ssdm name="v1_load_8"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="6">
<![CDATA[
.split4:240 %c_row_load_8 = load i6 %c_row_addr_55

]]></Node>
<StgValue><ssdm name="c_row_load_8"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="12">
<![CDATA[
.split4:243 %v1_load_9 = load i12 %v1_addr_9

]]></Node>
<StgValue><ssdm name="v1_load_9"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="6">
<![CDATA[
.split4:245 %c_row_load_9 = load i6 %c_row_addr_54

]]></Node>
<StgValue><ssdm name="c_row_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="234" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:34 %or_ln36_9 = or i13 %tmp_s, i13 10

]]></Node>
<StgValue><ssdm name="or_ln36_9"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:35 %tmp_200 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_9

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:36 %v1_addr_10 = getelementptr i32 %v1, i64 0, i64 %tmp_200

]]></Node>
<StgValue><ssdm name="v1_addr_10"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:37 %or_ln36_10 = or i13 %tmp_s, i13 11

]]></Node>
<StgValue><ssdm name="or_ln36_10"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:38 %tmp_201 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_10

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:39 %v1_addr_11 = getelementptr i32 %v1, i64 0, i64 %tmp_201

]]></Node>
<StgValue><ssdm name="v1_addr_11"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:201 %v2 = fadd i32 %c_row_load, i32 %v

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:206 %v14_1 = fadd i32 %c_row_load_1, i32 %v12_1

]]></Node>
<StgValue><ssdm name="v14_1"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:211 %v14_2 = fadd i32 %c_row_load_2, i32 %v12_2

]]></Node>
<StgValue><ssdm name="v14_2"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:216 %v14_3 = fadd i32 %c_row_load_3, i32 %v12_3

]]></Node>
<StgValue><ssdm name="v14_3"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:221 %v14_4 = fadd i32 %c_row_load_4, i32 %v12_4

]]></Node>
<StgValue><ssdm name="v14_4"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:226 %v14_5 = fadd i32 %c_row_load_5, i32 %v12_5

]]></Node>
<StgValue><ssdm name="v14_5"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:229 %v12_6 = fmul i32 %v7, i32 %v1_load_6

]]></Node>
<StgValue><ssdm name="v12_6"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:234 %v12_7 = fmul i32 %v7, i32 %v1_load_7

]]></Node>
<StgValue><ssdm name="v12_7"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="12">
<![CDATA[
.split4:238 %v1_load_8 = load i12 %v1_addr_8

]]></Node>
<StgValue><ssdm name="v1_load_8"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:239 %v12_8 = fmul i32 %v7, i32 %v1_load_8

]]></Node>
<StgValue><ssdm name="v12_8"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="6">
<![CDATA[
.split4:240 %c_row_load_8 = load i6 %c_row_addr_55

]]></Node>
<StgValue><ssdm name="c_row_load_8"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="12">
<![CDATA[
.split4:243 %v1_load_9 = load i12 %v1_addr_9

]]></Node>
<StgValue><ssdm name="v1_load_9"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:244 %v12_9 = fmul i32 %v7, i32 %v1_load_9

]]></Node>
<StgValue><ssdm name="v12_9"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="6">
<![CDATA[
.split4:245 %c_row_load_9 = load i6 %c_row_addr_54

]]></Node>
<StgValue><ssdm name="c_row_load_9"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="12">
<![CDATA[
.split4:248 %v1_load_10 = load i12 %v1_addr_10

]]></Node>
<StgValue><ssdm name="v1_load_10"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="6">
<![CDATA[
.split4:250 %c_row_load_10 = load i6 %c_row_addr_53

]]></Node>
<StgValue><ssdm name="c_row_load_10"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="12">
<![CDATA[
.split4:253 %v1_load_11 = load i12 %v1_addr_11

]]></Node>
<StgValue><ssdm name="v1_load_11"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="6">
<![CDATA[
.split4:255 %c_row_load_11 = load i6 %c_row_addr_52

]]></Node>
<StgValue><ssdm name="c_row_load_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="258" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:40 %or_ln36_11 = or i13 %tmp_s, i13 12

]]></Node>
<StgValue><ssdm name="or_ln36_11"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:41 %tmp_202 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_11

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:42 %v1_addr_12 = getelementptr i32 %v1, i64 0, i64 %tmp_202

]]></Node>
<StgValue><ssdm name="v1_addr_12"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:43 %or_ln36_12 = or i13 %tmp_s, i13 13

]]></Node>
<StgValue><ssdm name="or_ln36_12"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:44 %tmp_203 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_12

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:45 %v1_addr_13 = getelementptr i32 %v1, i64 0, i64 %tmp_203

]]></Node>
<StgValue><ssdm name="v1_addr_13"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:211 %v14_2 = fadd i32 %c_row_load_2, i32 %v12_2

]]></Node>
<StgValue><ssdm name="v14_2"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:216 %v14_3 = fadd i32 %c_row_load_3, i32 %v12_3

]]></Node>
<StgValue><ssdm name="v14_3"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:221 %v14_4 = fadd i32 %c_row_load_4, i32 %v12_4

]]></Node>
<StgValue><ssdm name="v14_4"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:226 %v14_5 = fadd i32 %c_row_load_5, i32 %v12_5

]]></Node>
<StgValue><ssdm name="v14_5"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:231 %v14_6 = fadd i32 %c_row_load_6, i32 %v12_6

]]></Node>
<StgValue><ssdm name="v14_6"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:236 %v14_7 = fadd i32 %c_row_load_7, i32 %v12_7

]]></Node>
<StgValue><ssdm name="v14_7"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:239 %v12_8 = fmul i32 %v7, i32 %v1_load_8

]]></Node>
<StgValue><ssdm name="v12_8"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:244 %v12_9 = fmul i32 %v7, i32 %v1_load_9

]]></Node>
<StgValue><ssdm name="v12_9"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="12">
<![CDATA[
.split4:248 %v1_load_10 = load i12 %v1_addr_10

]]></Node>
<StgValue><ssdm name="v1_load_10"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:249 %v12_s = fmul i32 %v7, i32 %v1_load_10

]]></Node>
<StgValue><ssdm name="v12_s"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="6">
<![CDATA[
.split4:250 %c_row_load_10 = load i6 %c_row_addr_53

]]></Node>
<StgValue><ssdm name="c_row_load_10"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="12">
<![CDATA[
.split4:253 %v1_load_11 = load i12 %v1_addr_11

]]></Node>
<StgValue><ssdm name="v1_load_11"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:254 %v12_10 = fmul i32 %v7, i32 %v1_load_11

]]></Node>
<StgValue><ssdm name="v12_10"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="6">
<![CDATA[
.split4:255 %c_row_load_11 = load i6 %c_row_addr_52

]]></Node>
<StgValue><ssdm name="c_row_load_11"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="12">
<![CDATA[
.split4:258 %v1_load_12 = load i12 %v1_addr_12

]]></Node>
<StgValue><ssdm name="v1_load_12"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="6">
<![CDATA[
.split4:260 %c_row_load_12 = load i6 %c_row_addr_51

]]></Node>
<StgValue><ssdm name="c_row_load_12"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="12">
<![CDATA[
.split4:263 %v1_load_13 = load i12 %v1_addr_13

]]></Node>
<StgValue><ssdm name="v1_load_13"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="6">
<![CDATA[
.split4:265 %c_row_load_13 = load i6 %c_row_addr_50

]]></Node>
<StgValue><ssdm name="c_row_load_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="282" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:46 %or_ln36_13 = or i13 %tmp_s, i13 14

]]></Node>
<StgValue><ssdm name="or_ln36_13"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:47 %tmp_204 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_13

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:48 %v1_addr_14 = getelementptr i32 %v1, i64 0, i64 %tmp_204

]]></Node>
<StgValue><ssdm name="v1_addr_14"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:49 %or_ln36_14 = or i13 %tmp_s, i13 15

]]></Node>
<StgValue><ssdm name="or_ln36_14"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:50 %tmp_205 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_14

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:51 %v1_addr_15 = getelementptr i32 %v1, i64 0, i64 %tmp_205

]]></Node>
<StgValue><ssdm name="v1_addr_15"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:221 %v14_4 = fadd i32 %c_row_load_4, i32 %v12_4

]]></Node>
<StgValue><ssdm name="v14_4"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:226 %v14_5 = fadd i32 %c_row_load_5, i32 %v12_5

]]></Node>
<StgValue><ssdm name="v14_5"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:231 %v14_6 = fadd i32 %c_row_load_6, i32 %v12_6

]]></Node>
<StgValue><ssdm name="v14_6"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:236 %v14_7 = fadd i32 %c_row_load_7, i32 %v12_7

]]></Node>
<StgValue><ssdm name="v14_7"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:241 %v14_8 = fadd i32 %c_row_load_8, i32 %v12_8

]]></Node>
<StgValue><ssdm name="v14_8"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:246 %v14_9 = fadd i32 %c_row_load_9, i32 %v12_9

]]></Node>
<StgValue><ssdm name="v14_9"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:249 %v12_s = fmul i32 %v7, i32 %v1_load_10

]]></Node>
<StgValue><ssdm name="v12_s"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:254 %v12_10 = fmul i32 %v7, i32 %v1_load_11

]]></Node>
<StgValue><ssdm name="v12_10"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="12">
<![CDATA[
.split4:258 %v1_load_12 = load i12 %v1_addr_12

]]></Node>
<StgValue><ssdm name="v1_load_12"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:259 %v12_11 = fmul i32 %v7, i32 %v1_load_12

]]></Node>
<StgValue><ssdm name="v12_11"/></StgValue>
</operation>

<operation id="298" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="6">
<![CDATA[
.split4:260 %c_row_load_12 = load i6 %c_row_addr_51

]]></Node>
<StgValue><ssdm name="c_row_load_12"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="12">
<![CDATA[
.split4:263 %v1_load_13 = load i12 %v1_addr_13

]]></Node>
<StgValue><ssdm name="v1_load_13"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:264 %v12_12 = fmul i32 %v7, i32 %v1_load_13

]]></Node>
<StgValue><ssdm name="v12_12"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="6">
<![CDATA[
.split4:265 %c_row_load_13 = load i6 %c_row_addr_50

]]></Node>
<StgValue><ssdm name="c_row_load_13"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="12">
<![CDATA[
.split4:268 %v1_load_14 = load i12 %v1_addr_14

]]></Node>
<StgValue><ssdm name="v1_load_14"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="6">
<![CDATA[
.split4:270 %c_row_load_14 = load i6 %c_row_addr_49

]]></Node>
<StgValue><ssdm name="c_row_load_14"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="12">
<![CDATA[
.split4:273 %v1_load_15 = load i12 %v1_addr_15

]]></Node>
<StgValue><ssdm name="v1_load_15"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="6">
<![CDATA[
.split4:275 %c_row_load_15 = load i6 %c_row_addr_48

]]></Node>
<StgValue><ssdm name="c_row_load_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="306" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:52 %or_ln36_15 = or i13 %tmp_s, i13 16

]]></Node>
<StgValue><ssdm name="or_ln36_15"/></StgValue>
</operation>

<operation id="307" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:53 %tmp_206 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_15

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="308" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:54 %v1_addr_16 = getelementptr i32 %v1, i64 0, i64 %tmp_206

]]></Node>
<StgValue><ssdm name="v1_addr_16"/></StgValue>
</operation>

<operation id="309" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:55 %or_ln36_16 = or i13 %tmp_s, i13 17

]]></Node>
<StgValue><ssdm name="or_ln36_16"/></StgValue>
</operation>

<operation id="310" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:56 %tmp_207 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_16

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="311" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:57 %v1_addr_17 = getelementptr i32 %v1, i64 0, i64 %tmp_207

]]></Node>
<StgValue><ssdm name="v1_addr_17"/></StgValue>
</operation>

<operation id="312" st_id="9" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:231 %v14_6 = fadd i32 %c_row_load_6, i32 %v12_6

]]></Node>
<StgValue><ssdm name="v14_6"/></StgValue>
</operation>

<operation id="313" st_id="9" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:236 %v14_7 = fadd i32 %c_row_load_7, i32 %v12_7

]]></Node>
<StgValue><ssdm name="v14_7"/></StgValue>
</operation>

<operation id="314" st_id="9" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:241 %v14_8 = fadd i32 %c_row_load_8, i32 %v12_8

]]></Node>
<StgValue><ssdm name="v14_8"/></StgValue>
</operation>

<operation id="315" st_id="9" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:246 %v14_9 = fadd i32 %c_row_load_9, i32 %v12_9

]]></Node>
<StgValue><ssdm name="v14_9"/></StgValue>
</operation>

<operation id="316" st_id="9" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:251 %v14_s = fadd i32 %c_row_load_10, i32 %v12_s

]]></Node>
<StgValue><ssdm name="v14_s"/></StgValue>
</operation>

<operation id="317" st_id="9" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:256 %v14_10 = fadd i32 %c_row_load_11, i32 %v12_10

]]></Node>
<StgValue><ssdm name="v14_10"/></StgValue>
</operation>

<operation id="318" st_id="9" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:259 %v12_11 = fmul i32 %v7, i32 %v1_load_12

]]></Node>
<StgValue><ssdm name="v12_11"/></StgValue>
</operation>

<operation id="319" st_id="9" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:264 %v12_12 = fmul i32 %v7, i32 %v1_load_13

]]></Node>
<StgValue><ssdm name="v12_12"/></StgValue>
</operation>

<operation id="320" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="12">
<![CDATA[
.split4:268 %v1_load_14 = load i12 %v1_addr_14

]]></Node>
<StgValue><ssdm name="v1_load_14"/></StgValue>
</operation>

<operation id="321" st_id="9" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:269 %v12_13 = fmul i32 %v7, i32 %v1_load_14

]]></Node>
<StgValue><ssdm name="v12_13"/></StgValue>
</operation>

<operation id="322" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="6">
<![CDATA[
.split4:270 %c_row_load_14 = load i6 %c_row_addr_49

]]></Node>
<StgValue><ssdm name="c_row_load_14"/></StgValue>
</operation>

<operation id="323" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="12">
<![CDATA[
.split4:273 %v1_load_15 = load i12 %v1_addr_15

]]></Node>
<StgValue><ssdm name="v1_load_15"/></StgValue>
</operation>

<operation id="324" st_id="9" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:274 %v12_14 = fmul i32 %v7, i32 %v1_load_15

]]></Node>
<StgValue><ssdm name="v12_14"/></StgValue>
</operation>

<operation id="325" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="6">
<![CDATA[
.split4:275 %c_row_load_15 = load i6 %c_row_addr_48

]]></Node>
<StgValue><ssdm name="c_row_load_15"/></StgValue>
</operation>

<operation id="326" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="12">
<![CDATA[
.split4:278 %v1_load_16 = load i12 %v1_addr_16

]]></Node>
<StgValue><ssdm name="v1_load_16"/></StgValue>
</operation>

<operation id="327" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="6">
<![CDATA[
.split4:280 %c_row_load_16 = load i6 %c_row_addr_47

]]></Node>
<StgValue><ssdm name="c_row_load_16"/></StgValue>
</operation>

<operation id="328" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="12">
<![CDATA[
.split4:283 %v1_load_17 = load i12 %v1_addr_17

]]></Node>
<StgValue><ssdm name="v1_load_17"/></StgValue>
</operation>

<operation id="329" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="6">
<![CDATA[
.split4:285 %c_row_load_17 = load i6 %c_row_addr_46

]]></Node>
<StgValue><ssdm name="c_row_load_17"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="330" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:58 %or_ln36_17 = or i13 %tmp_s, i13 18

]]></Node>
<StgValue><ssdm name="or_ln36_17"/></StgValue>
</operation>

<operation id="331" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:59 %tmp_208 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_17

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="332" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:60 %v1_addr_18 = getelementptr i32 %v1, i64 0, i64 %tmp_208

]]></Node>
<StgValue><ssdm name="v1_addr_18"/></StgValue>
</operation>

<operation id="333" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:61 %or_ln36_18 = or i13 %tmp_s, i13 19

]]></Node>
<StgValue><ssdm name="or_ln36_18"/></StgValue>
</operation>

<operation id="334" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:62 %tmp_209 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_18

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="335" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:63 %v1_addr_19 = getelementptr i32 %v1, i64 0, i64 %tmp_209

]]></Node>
<StgValue><ssdm name="v1_addr_19"/></StgValue>
</operation>

<operation id="336" st_id="10" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:241 %v14_8 = fadd i32 %c_row_load_8, i32 %v12_8

]]></Node>
<StgValue><ssdm name="v14_8"/></StgValue>
</operation>

<operation id="337" st_id="10" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:246 %v14_9 = fadd i32 %c_row_load_9, i32 %v12_9

]]></Node>
<StgValue><ssdm name="v14_9"/></StgValue>
</operation>

<operation id="338" st_id="10" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:251 %v14_s = fadd i32 %c_row_load_10, i32 %v12_s

]]></Node>
<StgValue><ssdm name="v14_s"/></StgValue>
</operation>

<operation id="339" st_id="10" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:256 %v14_10 = fadd i32 %c_row_load_11, i32 %v12_10

]]></Node>
<StgValue><ssdm name="v14_10"/></StgValue>
</operation>

<operation id="340" st_id="10" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:261 %v14_11 = fadd i32 %c_row_load_12, i32 %v12_11

]]></Node>
<StgValue><ssdm name="v14_11"/></StgValue>
</operation>

<operation id="341" st_id="10" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:266 %v14_12 = fadd i32 %c_row_load_13, i32 %v12_12

]]></Node>
<StgValue><ssdm name="v14_12"/></StgValue>
</operation>

<operation id="342" st_id="10" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:269 %v12_13 = fmul i32 %v7, i32 %v1_load_14

]]></Node>
<StgValue><ssdm name="v12_13"/></StgValue>
</operation>

<operation id="343" st_id="10" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:274 %v12_14 = fmul i32 %v7, i32 %v1_load_15

]]></Node>
<StgValue><ssdm name="v12_14"/></StgValue>
</operation>

<operation id="344" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="12">
<![CDATA[
.split4:278 %v1_load_16 = load i12 %v1_addr_16

]]></Node>
<StgValue><ssdm name="v1_load_16"/></StgValue>
</operation>

<operation id="345" st_id="10" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:279 %v12_15 = fmul i32 %v7, i32 %v1_load_16

]]></Node>
<StgValue><ssdm name="v12_15"/></StgValue>
</operation>

<operation id="346" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="6">
<![CDATA[
.split4:280 %c_row_load_16 = load i6 %c_row_addr_47

]]></Node>
<StgValue><ssdm name="c_row_load_16"/></StgValue>
</operation>

<operation id="347" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="12">
<![CDATA[
.split4:283 %v1_load_17 = load i12 %v1_addr_17

]]></Node>
<StgValue><ssdm name="v1_load_17"/></StgValue>
</operation>

<operation id="348" st_id="10" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:284 %v12_16 = fmul i32 %v7, i32 %v1_load_17

]]></Node>
<StgValue><ssdm name="v12_16"/></StgValue>
</operation>

<operation id="349" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="6">
<![CDATA[
.split4:285 %c_row_load_17 = load i6 %c_row_addr_46

]]></Node>
<StgValue><ssdm name="c_row_load_17"/></StgValue>
</operation>

<operation id="350" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="12">
<![CDATA[
.split4:288 %v1_load_18 = load i12 %v1_addr_18

]]></Node>
<StgValue><ssdm name="v1_load_18"/></StgValue>
</operation>

<operation id="351" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="6">
<![CDATA[
.split4:290 %c_row_load_18 = load i6 %c_row_addr_45

]]></Node>
<StgValue><ssdm name="c_row_load_18"/></StgValue>
</operation>

<operation id="352" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="12">
<![CDATA[
.split4:293 %v1_load_19 = load i12 %v1_addr_19

]]></Node>
<StgValue><ssdm name="v1_load_19"/></StgValue>
</operation>

<operation id="353" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="6">
<![CDATA[
.split4:295 %c_row_load_19 = load i6 %c_row_addr_44

]]></Node>
<StgValue><ssdm name="c_row_load_19"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="354" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:64 %or_ln36_19 = or i13 %tmp_s, i13 20

]]></Node>
<StgValue><ssdm name="or_ln36_19"/></StgValue>
</operation>

<operation id="355" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:65 %tmp_210 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_19

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="356" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:66 %v1_addr_20 = getelementptr i32 %v1, i64 0, i64 %tmp_210

]]></Node>
<StgValue><ssdm name="v1_addr_20"/></StgValue>
</operation>

<operation id="357" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:67 %or_ln36_20 = or i13 %tmp_s, i13 21

]]></Node>
<StgValue><ssdm name="or_ln36_20"/></StgValue>
</operation>

<operation id="358" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:68 %tmp_211 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_20

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="359" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:69 %v1_addr_21 = getelementptr i32 %v1, i64 0, i64 %tmp_211

]]></Node>
<StgValue><ssdm name="v1_addr_21"/></StgValue>
</operation>

<operation id="360" st_id="11" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:251 %v14_s = fadd i32 %c_row_load_10, i32 %v12_s

]]></Node>
<StgValue><ssdm name="v14_s"/></StgValue>
</operation>

<operation id="361" st_id="11" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:256 %v14_10 = fadd i32 %c_row_load_11, i32 %v12_10

]]></Node>
<StgValue><ssdm name="v14_10"/></StgValue>
</operation>

<operation id="362" st_id="11" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:261 %v14_11 = fadd i32 %c_row_load_12, i32 %v12_11

]]></Node>
<StgValue><ssdm name="v14_11"/></StgValue>
</operation>

<operation id="363" st_id="11" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:266 %v14_12 = fadd i32 %c_row_load_13, i32 %v12_12

]]></Node>
<StgValue><ssdm name="v14_12"/></StgValue>
</operation>

<operation id="364" st_id="11" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:271 %v14_13 = fadd i32 %c_row_load_14, i32 %v12_13

]]></Node>
<StgValue><ssdm name="v14_13"/></StgValue>
</operation>

<operation id="365" st_id="11" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:276 %v14_14 = fadd i32 %c_row_load_15, i32 %v12_14

]]></Node>
<StgValue><ssdm name="v14_14"/></StgValue>
</operation>

<operation id="366" st_id="11" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:279 %v12_15 = fmul i32 %v7, i32 %v1_load_16

]]></Node>
<StgValue><ssdm name="v12_15"/></StgValue>
</operation>

<operation id="367" st_id="11" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:284 %v12_16 = fmul i32 %v7, i32 %v1_load_17

]]></Node>
<StgValue><ssdm name="v12_16"/></StgValue>
</operation>

<operation id="368" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="12">
<![CDATA[
.split4:288 %v1_load_18 = load i12 %v1_addr_18

]]></Node>
<StgValue><ssdm name="v1_load_18"/></StgValue>
</operation>

<operation id="369" st_id="11" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:289 %v12_17 = fmul i32 %v7, i32 %v1_load_18

]]></Node>
<StgValue><ssdm name="v12_17"/></StgValue>
</operation>

<operation id="370" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="6">
<![CDATA[
.split4:290 %c_row_load_18 = load i6 %c_row_addr_45

]]></Node>
<StgValue><ssdm name="c_row_load_18"/></StgValue>
</operation>

<operation id="371" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="12">
<![CDATA[
.split4:293 %v1_load_19 = load i12 %v1_addr_19

]]></Node>
<StgValue><ssdm name="v1_load_19"/></StgValue>
</operation>

<operation id="372" st_id="11" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:294 %v12_18 = fmul i32 %v7, i32 %v1_load_19

]]></Node>
<StgValue><ssdm name="v12_18"/></StgValue>
</operation>

<operation id="373" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="6">
<![CDATA[
.split4:295 %c_row_load_19 = load i6 %c_row_addr_44

]]></Node>
<StgValue><ssdm name="c_row_load_19"/></StgValue>
</operation>

<operation id="374" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="12">
<![CDATA[
.split4:298 %v1_load_20 = load i12 %v1_addr_20

]]></Node>
<StgValue><ssdm name="v1_load_20"/></StgValue>
</operation>

<operation id="375" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="6">
<![CDATA[
.split4:300 %c_row_load_20 = load i6 %c_row_addr_43

]]></Node>
<StgValue><ssdm name="c_row_load_20"/></StgValue>
</operation>

<operation id="376" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="12">
<![CDATA[
.split4:303 %v1_load_21 = load i12 %v1_addr_21

]]></Node>
<StgValue><ssdm name="v1_load_21"/></StgValue>
</operation>

<operation id="377" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="6">
<![CDATA[
.split4:305 %c_row_load_21 = load i6 %c_row_addr_42

]]></Node>
<StgValue><ssdm name="c_row_load_21"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="378" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:70 %or_ln36_21 = or i13 %tmp_s, i13 22

]]></Node>
<StgValue><ssdm name="or_ln36_21"/></StgValue>
</operation>

<operation id="379" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:71 %tmp_212 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_21

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="380" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:72 %v1_addr_22 = getelementptr i32 %v1, i64 0, i64 %tmp_212

]]></Node>
<StgValue><ssdm name="v1_addr_22"/></StgValue>
</operation>

<operation id="381" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:73 %or_ln36_22 = or i13 %tmp_s, i13 23

]]></Node>
<StgValue><ssdm name="or_ln36_22"/></StgValue>
</operation>

<operation id="382" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:74 %tmp_213 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_22

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="383" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:75 %v1_addr_23 = getelementptr i32 %v1, i64 0, i64 %tmp_213

]]></Node>
<StgValue><ssdm name="v1_addr_23"/></StgValue>
</operation>

<operation id="384" st_id="12" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:261 %v14_11 = fadd i32 %c_row_load_12, i32 %v12_11

]]></Node>
<StgValue><ssdm name="v14_11"/></StgValue>
</operation>

<operation id="385" st_id="12" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:266 %v14_12 = fadd i32 %c_row_load_13, i32 %v12_12

]]></Node>
<StgValue><ssdm name="v14_12"/></StgValue>
</operation>

<operation id="386" st_id="12" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:271 %v14_13 = fadd i32 %c_row_load_14, i32 %v12_13

]]></Node>
<StgValue><ssdm name="v14_13"/></StgValue>
</operation>

<operation id="387" st_id="12" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:276 %v14_14 = fadd i32 %c_row_load_15, i32 %v12_14

]]></Node>
<StgValue><ssdm name="v14_14"/></StgValue>
</operation>

<operation id="388" st_id="12" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:281 %v14_15 = fadd i32 %c_row_load_16, i32 %v12_15

]]></Node>
<StgValue><ssdm name="v14_15"/></StgValue>
</operation>

<operation id="389" st_id="12" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:286 %v14_16 = fadd i32 %c_row_load_17, i32 %v12_16

]]></Node>
<StgValue><ssdm name="v14_16"/></StgValue>
</operation>

<operation id="390" st_id="12" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:289 %v12_17 = fmul i32 %v7, i32 %v1_load_18

]]></Node>
<StgValue><ssdm name="v12_17"/></StgValue>
</operation>

<operation id="391" st_id="12" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:294 %v12_18 = fmul i32 %v7, i32 %v1_load_19

]]></Node>
<StgValue><ssdm name="v12_18"/></StgValue>
</operation>

<operation id="392" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="12">
<![CDATA[
.split4:298 %v1_load_20 = load i12 %v1_addr_20

]]></Node>
<StgValue><ssdm name="v1_load_20"/></StgValue>
</operation>

<operation id="393" st_id="12" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:299 %v12_19 = fmul i32 %v7, i32 %v1_load_20

]]></Node>
<StgValue><ssdm name="v12_19"/></StgValue>
</operation>

<operation id="394" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="6">
<![CDATA[
.split4:300 %c_row_load_20 = load i6 %c_row_addr_43

]]></Node>
<StgValue><ssdm name="c_row_load_20"/></StgValue>
</operation>

<operation id="395" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="12">
<![CDATA[
.split4:303 %v1_load_21 = load i12 %v1_addr_21

]]></Node>
<StgValue><ssdm name="v1_load_21"/></StgValue>
</operation>

<operation id="396" st_id="12" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:304 %v12_20 = fmul i32 %v7, i32 %v1_load_21

]]></Node>
<StgValue><ssdm name="v12_20"/></StgValue>
</operation>

<operation id="397" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="6">
<![CDATA[
.split4:305 %c_row_load_21 = load i6 %c_row_addr_42

]]></Node>
<StgValue><ssdm name="c_row_load_21"/></StgValue>
</operation>

<operation id="398" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="12">
<![CDATA[
.split4:308 %v1_load_22 = load i12 %v1_addr_22

]]></Node>
<StgValue><ssdm name="v1_load_22"/></StgValue>
</operation>

<operation id="399" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="6">
<![CDATA[
.split4:310 %c_row_load_22 = load i6 %c_row_addr_41

]]></Node>
<StgValue><ssdm name="c_row_load_22"/></StgValue>
</operation>

<operation id="400" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="12">
<![CDATA[
.split4:313 %v1_load_23 = load i12 %v1_addr_23

]]></Node>
<StgValue><ssdm name="v1_load_23"/></StgValue>
</operation>

<operation id="401" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="6">
<![CDATA[
.split4:315 %c_row_load_23 = load i6 %c_row_addr_40

]]></Node>
<StgValue><ssdm name="c_row_load_23"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="402" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:76 %or_ln36_23 = or i13 %tmp_s, i13 24

]]></Node>
<StgValue><ssdm name="or_ln36_23"/></StgValue>
</operation>

<operation id="403" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:77 %tmp_214 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_23

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="404" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:78 %v1_addr_24 = getelementptr i32 %v1, i64 0, i64 %tmp_214

]]></Node>
<StgValue><ssdm name="v1_addr_24"/></StgValue>
</operation>

<operation id="405" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:79 %or_ln36_24 = or i13 %tmp_s, i13 25

]]></Node>
<StgValue><ssdm name="or_ln36_24"/></StgValue>
</operation>

<operation id="406" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:80 %tmp_215 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_24

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="407" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:81 %v1_addr_25 = getelementptr i32 %v1, i64 0, i64 %tmp_215

]]></Node>
<StgValue><ssdm name="v1_addr_25"/></StgValue>
</operation>

<operation id="408" st_id="13" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:271 %v14_13 = fadd i32 %c_row_load_14, i32 %v12_13

]]></Node>
<StgValue><ssdm name="v14_13"/></StgValue>
</operation>

<operation id="409" st_id="13" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:276 %v14_14 = fadd i32 %c_row_load_15, i32 %v12_14

]]></Node>
<StgValue><ssdm name="v14_14"/></StgValue>
</operation>

<operation id="410" st_id="13" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:281 %v14_15 = fadd i32 %c_row_load_16, i32 %v12_15

]]></Node>
<StgValue><ssdm name="v14_15"/></StgValue>
</operation>

<operation id="411" st_id="13" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:286 %v14_16 = fadd i32 %c_row_load_17, i32 %v12_16

]]></Node>
<StgValue><ssdm name="v14_16"/></StgValue>
</operation>

<operation id="412" st_id="13" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:291 %v14_17 = fadd i32 %c_row_load_18, i32 %v12_17

]]></Node>
<StgValue><ssdm name="v14_17"/></StgValue>
</operation>

<operation id="413" st_id="13" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:296 %v14_18 = fadd i32 %c_row_load_19, i32 %v12_18

]]></Node>
<StgValue><ssdm name="v14_18"/></StgValue>
</operation>

<operation id="414" st_id="13" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:299 %v12_19 = fmul i32 %v7, i32 %v1_load_20

]]></Node>
<StgValue><ssdm name="v12_19"/></StgValue>
</operation>

<operation id="415" st_id="13" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:304 %v12_20 = fmul i32 %v7, i32 %v1_load_21

]]></Node>
<StgValue><ssdm name="v12_20"/></StgValue>
</operation>

<operation id="416" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="12">
<![CDATA[
.split4:308 %v1_load_22 = load i12 %v1_addr_22

]]></Node>
<StgValue><ssdm name="v1_load_22"/></StgValue>
</operation>

<operation id="417" st_id="13" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:309 %v12_21 = fmul i32 %v7, i32 %v1_load_22

]]></Node>
<StgValue><ssdm name="v12_21"/></StgValue>
</operation>

<operation id="418" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="6">
<![CDATA[
.split4:310 %c_row_load_22 = load i6 %c_row_addr_41

]]></Node>
<StgValue><ssdm name="c_row_load_22"/></StgValue>
</operation>

<operation id="419" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="12">
<![CDATA[
.split4:313 %v1_load_23 = load i12 %v1_addr_23

]]></Node>
<StgValue><ssdm name="v1_load_23"/></StgValue>
</operation>

<operation id="420" st_id="13" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:314 %v12_22 = fmul i32 %v7, i32 %v1_load_23

]]></Node>
<StgValue><ssdm name="v12_22"/></StgValue>
</operation>

<operation id="421" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="6">
<![CDATA[
.split4:315 %c_row_load_23 = load i6 %c_row_addr_40

]]></Node>
<StgValue><ssdm name="c_row_load_23"/></StgValue>
</operation>

<operation id="422" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="12">
<![CDATA[
.split4:318 %v1_load_24 = load i12 %v1_addr_24

]]></Node>
<StgValue><ssdm name="v1_load_24"/></StgValue>
</operation>

<operation id="423" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="6">
<![CDATA[
.split4:320 %c_row_load_24 = load i6 %c_row_addr_39

]]></Node>
<StgValue><ssdm name="c_row_load_24"/></StgValue>
</operation>

<operation id="424" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="12">
<![CDATA[
.split4:323 %v1_load_25 = load i12 %v1_addr_25

]]></Node>
<StgValue><ssdm name="v1_load_25"/></StgValue>
</operation>

<operation id="425" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="6">
<![CDATA[
.split4:325 %c_row_load_25 = load i6 %c_row_addr_38

]]></Node>
<StgValue><ssdm name="c_row_load_25"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="426" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:82 %or_ln36_25 = or i13 %tmp_s, i13 26

]]></Node>
<StgValue><ssdm name="or_ln36_25"/></StgValue>
</operation>

<operation id="427" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:83 %tmp_216 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_25

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="428" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:84 %v1_addr_26 = getelementptr i32 %v1, i64 0, i64 %tmp_216

]]></Node>
<StgValue><ssdm name="v1_addr_26"/></StgValue>
</operation>

<operation id="429" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:85 %or_ln36_26 = or i13 %tmp_s, i13 27

]]></Node>
<StgValue><ssdm name="or_ln36_26"/></StgValue>
</operation>

<operation id="430" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:86 %tmp_217 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_26

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="431" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:87 %v1_addr_27 = getelementptr i32 %v1, i64 0, i64 %tmp_217

]]></Node>
<StgValue><ssdm name="v1_addr_27"/></StgValue>
</operation>

<operation id="432" st_id="14" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:281 %v14_15 = fadd i32 %c_row_load_16, i32 %v12_15

]]></Node>
<StgValue><ssdm name="v14_15"/></StgValue>
</operation>

<operation id="433" st_id="14" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:286 %v14_16 = fadd i32 %c_row_load_17, i32 %v12_16

]]></Node>
<StgValue><ssdm name="v14_16"/></StgValue>
</operation>

<operation id="434" st_id="14" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:291 %v14_17 = fadd i32 %c_row_load_18, i32 %v12_17

]]></Node>
<StgValue><ssdm name="v14_17"/></StgValue>
</operation>

<operation id="435" st_id="14" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:296 %v14_18 = fadd i32 %c_row_load_19, i32 %v12_18

]]></Node>
<StgValue><ssdm name="v14_18"/></StgValue>
</operation>

<operation id="436" st_id="14" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:301 %v14_19 = fadd i32 %c_row_load_20, i32 %v12_19

]]></Node>
<StgValue><ssdm name="v14_19"/></StgValue>
</operation>

<operation id="437" st_id="14" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:306 %v14_20 = fadd i32 %c_row_load_21, i32 %v12_20

]]></Node>
<StgValue><ssdm name="v14_20"/></StgValue>
</operation>

<operation id="438" st_id="14" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:309 %v12_21 = fmul i32 %v7, i32 %v1_load_22

]]></Node>
<StgValue><ssdm name="v12_21"/></StgValue>
</operation>

<operation id="439" st_id="14" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:314 %v12_22 = fmul i32 %v7, i32 %v1_load_23

]]></Node>
<StgValue><ssdm name="v12_22"/></StgValue>
</operation>

<operation id="440" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="12">
<![CDATA[
.split4:318 %v1_load_24 = load i12 %v1_addr_24

]]></Node>
<StgValue><ssdm name="v1_load_24"/></StgValue>
</operation>

<operation id="441" st_id="14" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:319 %v12_23 = fmul i32 %v7, i32 %v1_load_24

]]></Node>
<StgValue><ssdm name="v12_23"/></StgValue>
</operation>

<operation id="442" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="6">
<![CDATA[
.split4:320 %c_row_load_24 = load i6 %c_row_addr_39

]]></Node>
<StgValue><ssdm name="c_row_load_24"/></StgValue>
</operation>

<operation id="443" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="12">
<![CDATA[
.split4:323 %v1_load_25 = load i12 %v1_addr_25

]]></Node>
<StgValue><ssdm name="v1_load_25"/></StgValue>
</operation>

<operation id="444" st_id="14" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:324 %v12_24 = fmul i32 %v7, i32 %v1_load_25

]]></Node>
<StgValue><ssdm name="v12_24"/></StgValue>
</operation>

<operation id="445" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="6">
<![CDATA[
.split4:325 %c_row_load_25 = load i6 %c_row_addr_38

]]></Node>
<StgValue><ssdm name="c_row_load_25"/></StgValue>
</operation>

<operation id="446" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="12">
<![CDATA[
.split4:328 %v1_load_26 = load i12 %v1_addr_26

]]></Node>
<StgValue><ssdm name="v1_load_26"/></StgValue>
</operation>

<operation id="447" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="6">
<![CDATA[
.split4:330 %c_row_load_26 = load i6 %c_row_addr_37

]]></Node>
<StgValue><ssdm name="c_row_load_26"/></StgValue>
</operation>

<operation id="448" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="12">
<![CDATA[
.split4:333 %v1_load_27 = load i12 %v1_addr_27

]]></Node>
<StgValue><ssdm name="v1_load_27"/></StgValue>
</operation>

<operation id="449" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="6">
<![CDATA[
.split4:335 %c_row_load_27 = load i6 %c_row_addr_36

]]></Node>
<StgValue><ssdm name="c_row_load_27"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="450" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:88 %or_ln36_27 = or i13 %tmp_s, i13 28

]]></Node>
<StgValue><ssdm name="or_ln36_27"/></StgValue>
</operation>

<operation id="451" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:89 %tmp_218 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_27

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="452" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:90 %v1_addr_28 = getelementptr i32 %v1, i64 0, i64 %tmp_218

]]></Node>
<StgValue><ssdm name="v1_addr_28"/></StgValue>
</operation>

<operation id="453" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:91 %or_ln36_28 = or i13 %tmp_s, i13 29

]]></Node>
<StgValue><ssdm name="or_ln36_28"/></StgValue>
</operation>

<operation id="454" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:92 %tmp_219 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_28

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="455" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:93 %v1_addr_29 = getelementptr i32 %v1, i64 0, i64 %tmp_219

]]></Node>
<StgValue><ssdm name="v1_addr_29"/></StgValue>
</operation>

<operation id="456" st_id="15" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:291 %v14_17 = fadd i32 %c_row_load_18, i32 %v12_17

]]></Node>
<StgValue><ssdm name="v14_17"/></StgValue>
</operation>

<operation id="457" st_id="15" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:296 %v14_18 = fadd i32 %c_row_load_19, i32 %v12_18

]]></Node>
<StgValue><ssdm name="v14_18"/></StgValue>
</operation>

<operation id="458" st_id="15" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:301 %v14_19 = fadd i32 %c_row_load_20, i32 %v12_19

]]></Node>
<StgValue><ssdm name="v14_19"/></StgValue>
</operation>

<operation id="459" st_id="15" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:306 %v14_20 = fadd i32 %c_row_load_21, i32 %v12_20

]]></Node>
<StgValue><ssdm name="v14_20"/></StgValue>
</operation>

<operation id="460" st_id="15" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:311 %v14_21 = fadd i32 %c_row_load_22, i32 %v12_21

]]></Node>
<StgValue><ssdm name="v14_21"/></StgValue>
</operation>

<operation id="461" st_id="15" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:316 %v14_22 = fadd i32 %c_row_load_23, i32 %v12_22

]]></Node>
<StgValue><ssdm name="v14_22"/></StgValue>
</operation>

<operation id="462" st_id="15" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:319 %v12_23 = fmul i32 %v7, i32 %v1_load_24

]]></Node>
<StgValue><ssdm name="v12_23"/></StgValue>
</operation>

<operation id="463" st_id="15" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:324 %v12_24 = fmul i32 %v7, i32 %v1_load_25

]]></Node>
<StgValue><ssdm name="v12_24"/></StgValue>
</operation>

<operation id="464" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="12">
<![CDATA[
.split4:328 %v1_load_26 = load i12 %v1_addr_26

]]></Node>
<StgValue><ssdm name="v1_load_26"/></StgValue>
</operation>

<operation id="465" st_id="15" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:329 %v12_25 = fmul i32 %v7, i32 %v1_load_26

]]></Node>
<StgValue><ssdm name="v12_25"/></StgValue>
</operation>

<operation id="466" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="6">
<![CDATA[
.split4:330 %c_row_load_26 = load i6 %c_row_addr_37

]]></Node>
<StgValue><ssdm name="c_row_load_26"/></StgValue>
</operation>

<operation id="467" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="12">
<![CDATA[
.split4:333 %v1_load_27 = load i12 %v1_addr_27

]]></Node>
<StgValue><ssdm name="v1_load_27"/></StgValue>
</operation>

<operation id="468" st_id="15" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:334 %v12_26 = fmul i32 %v7, i32 %v1_load_27

]]></Node>
<StgValue><ssdm name="v12_26"/></StgValue>
</operation>

<operation id="469" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="6">
<![CDATA[
.split4:335 %c_row_load_27 = load i6 %c_row_addr_36

]]></Node>
<StgValue><ssdm name="c_row_load_27"/></StgValue>
</operation>

<operation id="470" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="12">
<![CDATA[
.split4:338 %v1_load_28 = load i12 %v1_addr_28

]]></Node>
<StgValue><ssdm name="v1_load_28"/></StgValue>
</operation>

<operation id="471" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="6">
<![CDATA[
.split4:340 %c_row_load_28 = load i6 %c_row_addr_35

]]></Node>
<StgValue><ssdm name="c_row_load_28"/></StgValue>
</operation>

<operation id="472" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="12">
<![CDATA[
.split4:343 %v1_load_29 = load i12 %v1_addr_29

]]></Node>
<StgValue><ssdm name="v1_load_29"/></StgValue>
</operation>

<operation id="473" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="6">
<![CDATA[
.split4:345 %c_row_load_29 = load i6 %c_row_addr_34

]]></Node>
<StgValue><ssdm name="c_row_load_29"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="474" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:94 %or_ln36_29 = or i13 %tmp_s, i13 30

]]></Node>
<StgValue><ssdm name="or_ln36_29"/></StgValue>
</operation>

<operation id="475" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:95 %tmp_220 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_29

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="476" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:96 %v1_addr_30 = getelementptr i32 %v1, i64 0, i64 %tmp_220

]]></Node>
<StgValue><ssdm name="v1_addr_30"/></StgValue>
</operation>

<operation id="477" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:97 %or_ln36_30 = or i13 %tmp_s, i13 31

]]></Node>
<StgValue><ssdm name="or_ln36_30"/></StgValue>
</operation>

<operation id="478" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:98 %tmp_221 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_30

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="479" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:99 %v1_addr_31 = getelementptr i32 %v1, i64 0, i64 %tmp_221

]]></Node>
<StgValue><ssdm name="v1_addr_31"/></StgValue>
</operation>

<operation id="480" st_id="16" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:301 %v14_19 = fadd i32 %c_row_load_20, i32 %v12_19

]]></Node>
<StgValue><ssdm name="v14_19"/></StgValue>
</operation>

<operation id="481" st_id="16" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:306 %v14_20 = fadd i32 %c_row_load_21, i32 %v12_20

]]></Node>
<StgValue><ssdm name="v14_20"/></StgValue>
</operation>

<operation id="482" st_id="16" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:311 %v14_21 = fadd i32 %c_row_load_22, i32 %v12_21

]]></Node>
<StgValue><ssdm name="v14_21"/></StgValue>
</operation>

<operation id="483" st_id="16" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:316 %v14_22 = fadd i32 %c_row_load_23, i32 %v12_22

]]></Node>
<StgValue><ssdm name="v14_22"/></StgValue>
</operation>

<operation id="484" st_id="16" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:321 %v14_23 = fadd i32 %c_row_load_24, i32 %v12_23

]]></Node>
<StgValue><ssdm name="v14_23"/></StgValue>
</operation>

<operation id="485" st_id="16" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:326 %v14_24 = fadd i32 %c_row_load_25, i32 %v12_24

]]></Node>
<StgValue><ssdm name="v14_24"/></StgValue>
</operation>

<operation id="486" st_id="16" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:329 %v12_25 = fmul i32 %v7, i32 %v1_load_26

]]></Node>
<StgValue><ssdm name="v12_25"/></StgValue>
</operation>

<operation id="487" st_id="16" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:334 %v12_26 = fmul i32 %v7, i32 %v1_load_27

]]></Node>
<StgValue><ssdm name="v12_26"/></StgValue>
</operation>

<operation id="488" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="12">
<![CDATA[
.split4:338 %v1_load_28 = load i12 %v1_addr_28

]]></Node>
<StgValue><ssdm name="v1_load_28"/></StgValue>
</operation>

<operation id="489" st_id="16" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:339 %v12_27 = fmul i32 %v7, i32 %v1_load_28

]]></Node>
<StgValue><ssdm name="v12_27"/></StgValue>
</operation>

<operation id="490" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="6">
<![CDATA[
.split4:340 %c_row_load_28 = load i6 %c_row_addr_35

]]></Node>
<StgValue><ssdm name="c_row_load_28"/></StgValue>
</operation>

<operation id="491" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="12">
<![CDATA[
.split4:343 %v1_load_29 = load i12 %v1_addr_29

]]></Node>
<StgValue><ssdm name="v1_load_29"/></StgValue>
</operation>

<operation id="492" st_id="16" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:344 %v12_28 = fmul i32 %v7, i32 %v1_load_29

]]></Node>
<StgValue><ssdm name="v12_28"/></StgValue>
</operation>

<operation id="493" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="6">
<![CDATA[
.split4:345 %c_row_load_29 = load i6 %c_row_addr_34

]]></Node>
<StgValue><ssdm name="c_row_load_29"/></StgValue>
</operation>

<operation id="494" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="12">
<![CDATA[
.split4:348 %v1_load_30 = load i12 %v1_addr_30

]]></Node>
<StgValue><ssdm name="v1_load_30"/></StgValue>
</operation>

<operation id="495" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="6">
<![CDATA[
.split4:350 %c_row_load_30 = load i6 %c_row_addr_33

]]></Node>
<StgValue><ssdm name="c_row_load_30"/></StgValue>
</operation>

<operation id="496" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="12">
<![CDATA[
.split4:353 %v1_load_31 = load i12 %v1_addr_31

]]></Node>
<StgValue><ssdm name="v1_load_31"/></StgValue>
</operation>

<operation id="497" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="6">
<![CDATA[
.split4:355 %c_row_load_31 = load i6 %c_row_addr_32

]]></Node>
<StgValue><ssdm name="c_row_load_31"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="498" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:100 %or_ln36_31 = or i13 %tmp_s, i13 32

]]></Node>
<StgValue><ssdm name="or_ln36_31"/></StgValue>
</operation>

<operation id="499" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:101 %tmp_222 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_31

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="500" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:102 %v1_addr_32 = getelementptr i32 %v1, i64 0, i64 %tmp_222

]]></Node>
<StgValue><ssdm name="v1_addr_32"/></StgValue>
</operation>

<operation id="501" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:103 %or_ln36_32 = or i13 %tmp_s, i13 33

]]></Node>
<StgValue><ssdm name="or_ln36_32"/></StgValue>
</operation>

<operation id="502" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:104 %tmp_223 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_32

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="503" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:105 %v1_addr_33 = getelementptr i32 %v1, i64 0, i64 %tmp_223

]]></Node>
<StgValue><ssdm name="v1_addr_33"/></StgValue>
</operation>

<operation id="504" st_id="17" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:311 %v14_21 = fadd i32 %c_row_load_22, i32 %v12_21

]]></Node>
<StgValue><ssdm name="v14_21"/></StgValue>
</operation>

<operation id="505" st_id="17" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:316 %v14_22 = fadd i32 %c_row_load_23, i32 %v12_22

]]></Node>
<StgValue><ssdm name="v14_22"/></StgValue>
</operation>

<operation id="506" st_id="17" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:321 %v14_23 = fadd i32 %c_row_load_24, i32 %v12_23

]]></Node>
<StgValue><ssdm name="v14_23"/></StgValue>
</operation>

<operation id="507" st_id="17" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:326 %v14_24 = fadd i32 %c_row_load_25, i32 %v12_24

]]></Node>
<StgValue><ssdm name="v14_24"/></StgValue>
</operation>

<operation id="508" st_id="17" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:331 %v14_25 = fadd i32 %c_row_load_26, i32 %v12_25

]]></Node>
<StgValue><ssdm name="v14_25"/></StgValue>
</operation>

<operation id="509" st_id="17" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:336 %v14_26 = fadd i32 %c_row_load_27, i32 %v12_26

]]></Node>
<StgValue><ssdm name="v14_26"/></StgValue>
</operation>

<operation id="510" st_id="17" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:339 %v12_27 = fmul i32 %v7, i32 %v1_load_28

]]></Node>
<StgValue><ssdm name="v12_27"/></StgValue>
</operation>

<operation id="511" st_id="17" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:344 %v12_28 = fmul i32 %v7, i32 %v1_load_29

]]></Node>
<StgValue><ssdm name="v12_28"/></StgValue>
</operation>

<operation id="512" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="12">
<![CDATA[
.split4:348 %v1_load_30 = load i12 %v1_addr_30

]]></Node>
<StgValue><ssdm name="v1_load_30"/></StgValue>
</operation>

<operation id="513" st_id="17" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:349 %v12_29 = fmul i32 %v7, i32 %v1_load_30

]]></Node>
<StgValue><ssdm name="v12_29"/></StgValue>
</operation>

<operation id="514" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="6">
<![CDATA[
.split4:350 %c_row_load_30 = load i6 %c_row_addr_33

]]></Node>
<StgValue><ssdm name="c_row_load_30"/></StgValue>
</operation>

<operation id="515" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="12">
<![CDATA[
.split4:353 %v1_load_31 = load i12 %v1_addr_31

]]></Node>
<StgValue><ssdm name="v1_load_31"/></StgValue>
</operation>

<operation id="516" st_id="17" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:354 %v12_30 = fmul i32 %v7, i32 %v1_load_31

]]></Node>
<StgValue><ssdm name="v12_30"/></StgValue>
</operation>

<operation id="517" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="6">
<![CDATA[
.split4:355 %c_row_load_31 = load i6 %c_row_addr_32

]]></Node>
<StgValue><ssdm name="c_row_load_31"/></StgValue>
</operation>

<operation id="518" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="12">
<![CDATA[
.split4:358 %v1_load_32 = load i12 %v1_addr_32

]]></Node>
<StgValue><ssdm name="v1_load_32"/></StgValue>
</operation>

<operation id="519" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="6">
<![CDATA[
.split4:360 %c_row_load_32 = load i6 %c_row_addr_31

]]></Node>
<StgValue><ssdm name="c_row_load_32"/></StgValue>
</operation>

<operation id="520" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="12">
<![CDATA[
.split4:363 %v1_load_33 = load i12 %v1_addr_33

]]></Node>
<StgValue><ssdm name="v1_load_33"/></StgValue>
</operation>

<operation id="521" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="6">
<![CDATA[
.split4:365 %c_row_load_33 = load i6 %c_row_addr_30

]]></Node>
<StgValue><ssdm name="c_row_load_33"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="522" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:106 %or_ln36_33 = or i13 %tmp_s, i13 34

]]></Node>
<StgValue><ssdm name="or_ln36_33"/></StgValue>
</operation>

<operation id="523" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:107 %tmp_224 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_33

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="524" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:108 %v1_addr_34 = getelementptr i32 %v1, i64 0, i64 %tmp_224

]]></Node>
<StgValue><ssdm name="v1_addr_34"/></StgValue>
</operation>

<operation id="525" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:109 %or_ln36_34 = or i13 %tmp_s, i13 35

]]></Node>
<StgValue><ssdm name="or_ln36_34"/></StgValue>
</operation>

<operation id="526" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:110 %tmp_225 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_34

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="527" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:111 %v1_addr_35 = getelementptr i32 %v1, i64 0, i64 %tmp_225

]]></Node>
<StgValue><ssdm name="v1_addr_35"/></StgValue>
</operation>

<operation id="528" st_id="18" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:321 %v14_23 = fadd i32 %c_row_load_24, i32 %v12_23

]]></Node>
<StgValue><ssdm name="v14_23"/></StgValue>
</operation>

<operation id="529" st_id="18" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:326 %v14_24 = fadd i32 %c_row_load_25, i32 %v12_24

]]></Node>
<StgValue><ssdm name="v14_24"/></StgValue>
</operation>

<operation id="530" st_id="18" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:331 %v14_25 = fadd i32 %c_row_load_26, i32 %v12_25

]]></Node>
<StgValue><ssdm name="v14_25"/></StgValue>
</operation>

<operation id="531" st_id="18" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:336 %v14_26 = fadd i32 %c_row_load_27, i32 %v12_26

]]></Node>
<StgValue><ssdm name="v14_26"/></StgValue>
</operation>

<operation id="532" st_id="18" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:341 %v14_27 = fadd i32 %c_row_load_28, i32 %v12_27

]]></Node>
<StgValue><ssdm name="v14_27"/></StgValue>
</operation>

<operation id="533" st_id="18" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:346 %v14_28 = fadd i32 %c_row_load_29, i32 %v12_28

]]></Node>
<StgValue><ssdm name="v14_28"/></StgValue>
</operation>

<operation id="534" st_id="18" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:349 %v12_29 = fmul i32 %v7, i32 %v1_load_30

]]></Node>
<StgValue><ssdm name="v12_29"/></StgValue>
</operation>

<operation id="535" st_id="18" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:354 %v12_30 = fmul i32 %v7, i32 %v1_load_31

]]></Node>
<StgValue><ssdm name="v12_30"/></StgValue>
</operation>

<operation id="536" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="12">
<![CDATA[
.split4:358 %v1_load_32 = load i12 %v1_addr_32

]]></Node>
<StgValue><ssdm name="v1_load_32"/></StgValue>
</operation>

<operation id="537" st_id="18" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:359 %v12_31 = fmul i32 %v7, i32 %v1_load_32

]]></Node>
<StgValue><ssdm name="v12_31"/></StgValue>
</operation>

<operation id="538" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="6">
<![CDATA[
.split4:360 %c_row_load_32 = load i6 %c_row_addr_31

]]></Node>
<StgValue><ssdm name="c_row_load_32"/></StgValue>
</operation>

<operation id="539" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="12">
<![CDATA[
.split4:363 %v1_load_33 = load i12 %v1_addr_33

]]></Node>
<StgValue><ssdm name="v1_load_33"/></StgValue>
</operation>

<operation id="540" st_id="18" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:364 %v12_32 = fmul i32 %v7, i32 %v1_load_33

]]></Node>
<StgValue><ssdm name="v12_32"/></StgValue>
</operation>

<operation id="541" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="6">
<![CDATA[
.split4:365 %c_row_load_33 = load i6 %c_row_addr_30

]]></Node>
<StgValue><ssdm name="c_row_load_33"/></StgValue>
</operation>

<operation id="542" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="12">
<![CDATA[
.split4:368 %v1_load_34 = load i12 %v1_addr_34

]]></Node>
<StgValue><ssdm name="v1_load_34"/></StgValue>
</operation>

<operation id="543" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="6">
<![CDATA[
.split4:370 %c_row_load_34 = load i6 %c_row_addr_29

]]></Node>
<StgValue><ssdm name="c_row_load_34"/></StgValue>
</operation>

<operation id="544" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="12">
<![CDATA[
.split4:373 %v1_load_35 = load i12 %v1_addr_35

]]></Node>
<StgValue><ssdm name="v1_load_35"/></StgValue>
</operation>

<operation id="545" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="6">
<![CDATA[
.split4:375 %c_row_load_35 = load i6 %c_row_addr_28

]]></Node>
<StgValue><ssdm name="c_row_load_35"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="546" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:112 %or_ln36_35 = or i13 %tmp_s, i13 36

]]></Node>
<StgValue><ssdm name="or_ln36_35"/></StgValue>
</operation>

<operation id="547" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:113 %tmp_226 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_35

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="548" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:114 %v1_addr_36 = getelementptr i32 %v1, i64 0, i64 %tmp_226

]]></Node>
<StgValue><ssdm name="v1_addr_36"/></StgValue>
</operation>

<operation id="549" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:115 %or_ln36_36 = or i13 %tmp_s, i13 37

]]></Node>
<StgValue><ssdm name="or_ln36_36"/></StgValue>
</operation>

<operation id="550" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:116 %tmp_227 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_36

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="551" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:117 %v1_addr_37 = getelementptr i32 %v1, i64 0, i64 %tmp_227

]]></Node>
<StgValue><ssdm name="v1_addr_37"/></StgValue>
</operation>

<operation id="552" st_id="19" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:331 %v14_25 = fadd i32 %c_row_load_26, i32 %v12_25

]]></Node>
<StgValue><ssdm name="v14_25"/></StgValue>
</operation>

<operation id="553" st_id="19" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:336 %v14_26 = fadd i32 %c_row_load_27, i32 %v12_26

]]></Node>
<StgValue><ssdm name="v14_26"/></StgValue>
</operation>

<operation id="554" st_id="19" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:341 %v14_27 = fadd i32 %c_row_load_28, i32 %v12_27

]]></Node>
<StgValue><ssdm name="v14_27"/></StgValue>
</operation>

<operation id="555" st_id="19" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:346 %v14_28 = fadd i32 %c_row_load_29, i32 %v12_28

]]></Node>
<StgValue><ssdm name="v14_28"/></StgValue>
</operation>

<operation id="556" st_id="19" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:351 %v14_29 = fadd i32 %c_row_load_30, i32 %v12_29

]]></Node>
<StgValue><ssdm name="v14_29"/></StgValue>
</operation>

<operation id="557" st_id="19" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:356 %v14_30 = fadd i32 %c_row_load_31, i32 %v12_30

]]></Node>
<StgValue><ssdm name="v14_30"/></StgValue>
</operation>

<operation id="558" st_id="19" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:359 %v12_31 = fmul i32 %v7, i32 %v1_load_32

]]></Node>
<StgValue><ssdm name="v12_31"/></StgValue>
</operation>

<operation id="559" st_id="19" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:364 %v12_32 = fmul i32 %v7, i32 %v1_load_33

]]></Node>
<StgValue><ssdm name="v12_32"/></StgValue>
</operation>

<operation id="560" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="12">
<![CDATA[
.split4:368 %v1_load_34 = load i12 %v1_addr_34

]]></Node>
<StgValue><ssdm name="v1_load_34"/></StgValue>
</operation>

<operation id="561" st_id="19" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:369 %v12_33 = fmul i32 %v7, i32 %v1_load_34

]]></Node>
<StgValue><ssdm name="v12_33"/></StgValue>
</operation>

<operation id="562" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="6">
<![CDATA[
.split4:370 %c_row_load_34 = load i6 %c_row_addr_29

]]></Node>
<StgValue><ssdm name="c_row_load_34"/></StgValue>
</operation>

<operation id="563" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="12">
<![CDATA[
.split4:373 %v1_load_35 = load i12 %v1_addr_35

]]></Node>
<StgValue><ssdm name="v1_load_35"/></StgValue>
</operation>

<operation id="564" st_id="19" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:374 %v12_34 = fmul i32 %v7, i32 %v1_load_35

]]></Node>
<StgValue><ssdm name="v12_34"/></StgValue>
</operation>

<operation id="565" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="6">
<![CDATA[
.split4:375 %c_row_load_35 = load i6 %c_row_addr_28

]]></Node>
<StgValue><ssdm name="c_row_load_35"/></StgValue>
</operation>

<operation id="566" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="12">
<![CDATA[
.split4:378 %v1_load_36 = load i12 %v1_addr_36

]]></Node>
<StgValue><ssdm name="v1_load_36"/></StgValue>
</operation>

<operation id="567" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="6">
<![CDATA[
.split4:380 %c_row_load_36 = load i6 %c_row_addr_27

]]></Node>
<StgValue><ssdm name="c_row_load_36"/></StgValue>
</operation>

<operation id="568" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="12">
<![CDATA[
.split4:383 %v1_load_37 = load i12 %v1_addr_37

]]></Node>
<StgValue><ssdm name="v1_load_37"/></StgValue>
</operation>

<operation id="569" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="6">
<![CDATA[
.split4:385 %c_row_load_37 = load i6 %c_row_addr_26

]]></Node>
<StgValue><ssdm name="c_row_load_37"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="570" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:118 %or_ln36_37 = or i13 %tmp_s, i13 38

]]></Node>
<StgValue><ssdm name="or_ln36_37"/></StgValue>
</operation>

<operation id="571" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:119 %tmp_228 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_37

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="572" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:120 %v1_addr_38 = getelementptr i32 %v1, i64 0, i64 %tmp_228

]]></Node>
<StgValue><ssdm name="v1_addr_38"/></StgValue>
</operation>

<operation id="573" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:121 %or_ln36_38 = or i13 %tmp_s, i13 39

]]></Node>
<StgValue><ssdm name="or_ln36_38"/></StgValue>
</operation>

<operation id="574" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:122 %tmp_229 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_38

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="575" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:123 %v1_addr_39 = getelementptr i32 %v1, i64 0, i64 %tmp_229

]]></Node>
<StgValue><ssdm name="v1_addr_39"/></StgValue>
</operation>

<operation id="576" st_id="20" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:341 %v14_27 = fadd i32 %c_row_load_28, i32 %v12_27

]]></Node>
<StgValue><ssdm name="v14_27"/></StgValue>
</operation>

<operation id="577" st_id="20" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:346 %v14_28 = fadd i32 %c_row_load_29, i32 %v12_28

]]></Node>
<StgValue><ssdm name="v14_28"/></StgValue>
</operation>

<operation id="578" st_id="20" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:351 %v14_29 = fadd i32 %c_row_load_30, i32 %v12_29

]]></Node>
<StgValue><ssdm name="v14_29"/></StgValue>
</operation>

<operation id="579" st_id="20" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:356 %v14_30 = fadd i32 %c_row_load_31, i32 %v12_30

]]></Node>
<StgValue><ssdm name="v14_30"/></StgValue>
</operation>

<operation id="580" st_id="20" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:361 %v14_31 = fadd i32 %c_row_load_32, i32 %v12_31

]]></Node>
<StgValue><ssdm name="v14_31"/></StgValue>
</operation>

<operation id="581" st_id="20" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:366 %v14_32 = fadd i32 %c_row_load_33, i32 %v12_32

]]></Node>
<StgValue><ssdm name="v14_32"/></StgValue>
</operation>

<operation id="582" st_id="20" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:369 %v12_33 = fmul i32 %v7, i32 %v1_load_34

]]></Node>
<StgValue><ssdm name="v12_33"/></StgValue>
</operation>

<operation id="583" st_id="20" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:374 %v12_34 = fmul i32 %v7, i32 %v1_load_35

]]></Node>
<StgValue><ssdm name="v12_34"/></StgValue>
</operation>

<operation id="584" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="12">
<![CDATA[
.split4:378 %v1_load_36 = load i12 %v1_addr_36

]]></Node>
<StgValue><ssdm name="v1_load_36"/></StgValue>
</operation>

<operation id="585" st_id="20" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:379 %v12_35 = fmul i32 %v7, i32 %v1_load_36

]]></Node>
<StgValue><ssdm name="v12_35"/></StgValue>
</operation>

<operation id="586" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="6">
<![CDATA[
.split4:380 %c_row_load_36 = load i6 %c_row_addr_27

]]></Node>
<StgValue><ssdm name="c_row_load_36"/></StgValue>
</operation>

<operation id="587" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="12">
<![CDATA[
.split4:383 %v1_load_37 = load i12 %v1_addr_37

]]></Node>
<StgValue><ssdm name="v1_load_37"/></StgValue>
</operation>

<operation id="588" st_id="20" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:384 %v12_36 = fmul i32 %v7, i32 %v1_load_37

]]></Node>
<StgValue><ssdm name="v12_36"/></StgValue>
</operation>

<operation id="589" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="6">
<![CDATA[
.split4:385 %c_row_load_37 = load i6 %c_row_addr_26

]]></Node>
<StgValue><ssdm name="c_row_load_37"/></StgValue>
</operation>

<operation id="590" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="12">
<![CDATA[
.split4:388 %v1_load_38 = load i12 %v1_addr_38

]]></Node>
<StgValue><ssdm name="v1_load_38"/></StgValue>
</operation>

<operation id="591" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="6">
<![CDATA[
.split4:390 %c_row_load_38 = load i6 %c_row_addr_25

]]></Node>
<StgValue><ssdm name="c_row_load_38"/></StgValue>
</operation>

<operation id="592" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="12">
<![CDATA[
.split4:393 %v1_load_39 = load i12 %v1_addr_39

]]></Node>
<StgValue><ssdm name="v1_load_39"/></StgValue>
</operation>

<operation id="593" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="6">
<![CDATA[
.split4:395 %c_row_load_39 = load i6 %c_row_addr_24

]]></Node>
<StgValue><ssdm name="c_row_load_39"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="594" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:124 %or_ln36_39 = or i13 %tmp_s, i13 40

]]></Node>
<StgValue><ssdm name="or_ln36_39"/></StgValue>
</operation>

<operation id="595" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:125 %tmp_230 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_39

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="596" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:126 %v1_addr_40 = getelementptr i32 %v1, i64 0, i64 %tmp_230

]]></Node>
<StgValue><ssdm name="v1_addr_40"/></StgValue>
</operation>

<operation id="597" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:127 %or_ln36_40 = or i13 %tmp_s, i13 41

]]></Node>
<StgValue><ssdm name="or_ln36_40"/></StgValue>
</operation>

<operation id="598" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:128 %tmp_231 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_40

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="599" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:129 %v1_addr_41 = getelementptr i32 %v1, i64 0, i64 %tmp_231

]]></Node>
<StgValue><ssdm name="v1_addr_41"/></StgValue>
</operation>

<operation id="600" st_id="21" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:351 %v14_29 = fadd i32 %c_row_load_30, i32 %v12_29

]]></Node>
<StgValue><ssdm name="v14_29"/></StgValue>
</operation>

<operation id="601" st_id="21" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:356 %v14_30 = fadd i32 %c_row_load_31, i32 %v12_30

]]></Node>
<StgValue><ssdm name="v14_30"/></StgValue>
</operation>

<operation id="602" st_id="21" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:361 %v14_31 = fadd i32 %c_row_load_32, i32 %v12_31

]]></Node>
<StgValue><ssdm name="v14_31"/></StgValue>
</operation>

<operation id="603" st_id="21" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:366 %v14_32 = fadd i32 %c_row_load_33, i32 %v12_32

]]></Node>
<StgValue><ssdm name="v14_32"/></StgValue>
</operation>

<operation id="604" st_id="21" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:371 %v14_33 = fadd i32 %c_row_load_34, i32 %v12_33

]]></Node>
<StgValue><ssdm name="v14_33"/></StgValue>
</operation>

<operation id="605" st_id="21" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:376 %v14_34 = fadd i32 %c_row_load_35, i32 %v12_34

]]></Node>
<StgValue><ssdm name="v14_34"/></StgValue>
</operation>

<operation id="606" st_id="21" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:379 %v12_35 = fmul i32 %v7, i32 %v1_load_36

]]></Node>
<StgValue><ssdm name="v12_35"/></StgValue>
</operation>

<operation id="607" st_id="21" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:384 %v12_36 = fmul i32 %v7, i32 %v1_load_37

]]></Node>
<StgValue><ssdm name="v12_36"/></StgValue>
</operation>

<operation id="608" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="12">
<![CDATA[
.split4:388 %v1_load_38 = load i12 %v1_addr_38

]]></Node>
<StgValue><ssdm name="v1_load_38"/></StgValue>
</operation>

<operation id="609" st_id="21" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:389 %v12_37 = fmul i32 %v7, i32 %v1_load_38

]]></Node>
<StgValue><ssdm name="v12_37"/></StgValue>
</operation>

<operation id="610" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="6">
<![CDATA[
.split4:390 %c_row_load_38 = load i6 %c_row_addr_25

]]></Node>
<StgValue><ssdm name="c_row_load_38"/></StgValue>
</operation>

<operation id="611" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="12">
<![CDATA[
.split4:393 %v1_load_39 = load i12 %v1_addr_39

]]></Node>
<StgValue><ssdm name="v1_load_39"/></StgValue>
</operation>

<operation id="612" st_id="21" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:394 %v12_38 = fmul i32 %v7, i32 %v1_load_39

]]></Node>
<StgValue><ssdm name="v12_38"/></StgValue>
</operation>

<operation id="613" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="6">
<![CDATA[
.split4:395 %c_row_load_39 = load i6 %c_row_addr_24

]]></Node>
<StgValue><ssdm name="c_row_load_39"/></StgValue>
</operation>

<operation id="614" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="12">
<![CDATA[
.split4:398 %v1_load_40 = load i12 %v1_addr_40

]]></Node>
<StgValue><ssdm name="v1_load_40"/></StgValue>
</operation>

<operation id="615" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="6">
<![CDATA[
.split4:400 %c_row_load_40 = load i6 %c_row_addr_23

]]></Node>
<StgValue><ssdm name="c_row_load_40"/></StgValue>
</operation>

<operation id="616" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="12">
<![CDATA[
.split4:403 %v1_load_41 = load i12 %v1_addr_41

]]></Node>
<StgValue><ssdm name="v1_load_41"/></StgValue>
</operation>

<operation id="617" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="6">
<![CDATA[
.split4:405 %c_row_load_41 = load i6 %c_row_addr_22

]]></Node>
<StgValue><ssdm name="c_row_load_41"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="618" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:130 %or_ln36_41 = or i13 %tmp_s, i13 42

]]></Node>
<StgValue><ssdm name="or_ln36_41"/></StgValue>
</operation>

<operation id="619" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:131 %tmp_232 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_41

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="620" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:132 %v1_addr_42 = getelementptr i32 %v1, i64 0, i64 %tmp_232

]]></Node>
<StgValue><ssdm name="v1_addr_42"/></StgValue>
</operation>

<operation id="621" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:133 %or_ln36_42 = or i13 %tmp_s, i13 43

]]></Node>
<StgValue><ssdm name="or_ln36_42"/></StgValue>
</operation>

<operation id="622" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:134 %tmp_233 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_42

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="623" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:135 %v1_addr_43 = getelementptr i32 %v1, i64 0, i64 %tmp_233

]]></Node>
<StgValue><ssdm name="v1_addr_43"/></StgValue>
</operation>

<operation id="624" st_id="22" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:361 %v14_31 = fadd i32 %c_row_load_32, i32 %v12_31

]]></Node>
<StgValue><ssdm name="v14_31"/></StgValue>
</operation>

<operation id="625" st_id="22" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:366 %v14_32 = fadd i32 %c_row_load_33, i32 %v12_32

]]></Node>
<StgValue><ssdm name="v14_32"/></StgValue>
</operation>

<operation id="626" st_id="22" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:371 %v14_33 = fadd i32 %c_row_load_34, i32 %v12_33

]]></Node>
<StgValue><ssdm name="v14_33"/></StgValue>
</operation>

<operation id="627" st_id="22" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:376 %v14_34 = fadd i32 %c_row_load_35, i32 %v12_34

]]></Node>
<StgValue><ssdm name="v14_34"/></StgValue>
</operation>

<operation id="628" st_id="22" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:381 %v14_35 = fadd i32 %c_row_load_36, i32 %v12_35

]]></Node>
<StgValue><ssdm name="v14_35"/></StgValue>
</operation>

<operation id="629" st_id="22" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:386 %v14_36 = fadd i32 %c_row_load_37, i32 %v12_36

]]></Node>
<StgValue><ssdm name="v14_36"/></StgValue>
</operation>

<operation id="630" st_id="22" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:389 %v12_37 = fmul i32 %v7, i32 %v1_load_38

]]></Node>
<StgValue><ssdm name="v12_37"/></StgValue>
</operation>

<operation id="631" st_id="22" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:394 %v12_38 = fmul i32 %v7, i32 %v1_load_39

]]></Node>
<StgValue><ssdm name="v12_38"/></StgValue>
</operation>

<operation id="632" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="12">
<![CDATA[
.split4:398 %v1_load_40 = load i12 %v1_addr_40

]]></Node>
<StgValue><ssdm name="v1_load_40"/></StgValue>
</operation>

<operation id="633" st_id="22" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:399 %v12_39 = fmul i32 %v7, i32 %v1_load_40

]]></Node>
<StgValue><ssdm name="v12_39"/></StgValue>
</operation>

<operation id="634" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="6">
<![CDATA[
.split4:400 %c_row_load_40 = load i6 %c_row_addr_23

]]></Node>
<StgValue><ssdm name="c_row_load_40"/></StgValue>
</operation>

<operation id="635" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="12">
<![CDATA[
.split4:403 %v1_load_41 = load i12 %v1_addr_41

]]></Node>
<StgValue><ssdm name="v1_load_41"/></StgValue>
</operation>

<operation id="636" st_id="22" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:404 %v12_40 = fmul i32 %v7, i32 %v1_load_41

]]></Node>
<StgValue><ssdm name="v12_40"/></StgValue>
</operation>

<operation id="637" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="6">
<![CDATA[
.split4:405 %c_row_load_41 = load i6 %c_row_addr_22

]]></Node>
<StgValue><ssdm name="c_row_load_41"/></StgValue>
</operation>

<operation id="638" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="12">
<![CDATA[
.split4:408 %v1_load_42 = load i12 %v1_addr_42

]]></Node>
<StgValue><ssdm name="v1_load_42"/></StgValue>
</operation>

<operation id="639" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="6">
<![CDATA[
.split4:410 %c_row_load_42 = load i6 %c_row_addr_21

]]></Node>
<StgValue><ssdm name="c_row_load_42"/></StgValue>
</operation>

<operation id="640" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="12">
<![CDATA[
.split4:413 %v1_load_43 = load i12 %v1_addr_43

]]></Node>
<StgValue><ssdm name="v1_load_43"/></StgValue>
</operation>

<operation id="641" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="6">
<![CDATA[
.split4:415 %c_row_load_43 = load i6 %c_row_addr_20

]]></Node>
<StgValue><ssdm name="c_row_load_43"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="642" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:136 %or_ln36_43 = or i13 %tmp_s, i13 44

]]></Node>
<StgValue><ssdm name="or_ln36_43"/></StgValue>
</operation>

<operation id="643" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:137 %tmp_234 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_43

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="644" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:138 %v1_addr_44 = getelementptr i32 %v1, i64 0, i64 %tmp_234

]]></Node>
<StgValue><ssdm name="v1_addr_44"/></StgValue>
</operation>

<operation id="645" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:139 %or_ln36_44 = or i13 %tmp_s, i13 45

]]></Node>
<StgValue><ssdm name="or_ln36_44"/></StgValue>
</operation>

<operation id="646" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:140 %tmp_235 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_44

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="647" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:141 %v1_addr_45 = getelementptr i32 %v1, i64 0, i64 %tmp_235

]]></Node>
<StgValue><ssdm name="v1_addr_45"/></StgValue>
</operation>

<operation id="648" st_id="23" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:371 %v14_33 = fadd i32 %c_row_load_34, i32 %v12_33

]]></Node>
<StgValue><ssdm name="v14_33"/></StgValue>
</operation>

<operation id="649" st_id="23" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:376 %v14_34 = fadd i32 %c_row_load_35, i32 %v12_34

]]></Node>
<StgValue><ssdm name="v14_34"/></StgValue>
</operation>

<operation id="650" st_id="23" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:381 %v14_35 = fadd i32 %c_row_load_36, i32 %v12_35

]]></Node>
<StgValue><ssdm name="v14_35"/></StgValue>
</operation>

<operation id="651" st_id="23" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:386 %v14_36 = fadd i32 %c_row_load_37, i32 %v12_36

]]></Node>
<StgValue><ssdm name="v14_36"/></StgValue>
</operation>

<operation id="652" st_id="23" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:391 %v14_37 = fadd i32 %c_row_load_38, i32 %v12_37

]]></Node>
<StgValue><ssdm name="v14_37"/></StgValue>
</operation>

<operation id="653" st_id="23" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:396 %v14_38 = fadd i32 %c_row_load_39, i32 %v12_38

]]></Node>
<StgValue><ssdm name="v14_38"/></StgValue>
</operation>

<operation id="654" st_id="23" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:399 %v12_39 = fmul i32 %v7, i32 %v1_load_40

]]></Node>
<StgValue><ssdm name="v12_39"/></StgValue>
</operation>

<operation id="655" st_id="23" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:404 %v12_40 = fmul i32 %v7, i32 %v1_load_41

]]></Node>
<StgValue><ssdm name="v12_40"/></StgValue>
</operation>

<operation id="656" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="12">
<![CDATA[
.split4:408 %v1_load_42 = load i12 %v1_addr_42

]]></Node>
<StgValue><ssdm name="v1_load_42"/></StgValue>
</operation>

<operation id="657" st_id="23" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:409 %v12_41 = fmul i32 %v7, i32 %v1_load_42

]]></Node>
<StgValue><ssdm name="v12_41"/></StgValue>
</operation>

<operation id="658" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="6">
<![CDATA[
.split4:410 %c_row_load_42 = load i6 %c_row_addr_21

]]></Node>
<StgValue><ssdm name="c_row_load_42"/></StgValue>
</operation>

<operation id="659" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="12">
<![CDATA[
.split4:413 %v1_load_43 = load i12 %v1_addr_43

]]></Node>
<StgValue><ssdm name="v1_load_43"/></StgValue>
</operation>

<operation id="660" st_id="23" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:414 %v12_42 = fmul i32 %v7, i32 %v1_load_43

]]></Node>
<StgValue><ssdm name="v12_42"/></StgValue>
</operation>

<operation id="661" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="6">
<![CDATA[
.split4:415 %c_row_load_43 = load i6 %c_row_addr_20

]]></Node>
<StgValue><ssdm name="c_row_load_43"/></StgValue>
</operation>

<operation id="662" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="12">
<![CDATA[
.split4:418 %v1_load_44 = load i12 %v1_addr_44

]]></Node>
<StgValue><ssdm name="v1_load_44"/></StgValue>
</operation>

<operation id="663" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="6">
<![CDATA[
.split4:420 %c_row_load_44 = load i6 %c_row_addr_19

]]></Node>
<StgValue><ssdm name="c_row_load_44"/></StgValue>
</operation>

<operation id="664" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="12">
<![CDATA[
.split4:423 %v1_load_45 = load i12 %v1_addr_45

]]></Node>
<StgValue><ssdm name="v1_load_45"/></StgValue>
</operation>

<operation id="665" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="6">
<![CDATA[
.split4:425 %c_row_load_45 = load i6 %c_row_addr_18

]]></Node>
<StgValue><ssdm name="c_row_load_45"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="666" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:142 %or_ln36_45 = or i13 %tmp_s, i13 46

]]></Node>
<StgValue><ssdm name="or_ln36_45"/></StgValue>
</operation>

<operation id="667" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:143 %tmp_236 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_45

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="668" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:144 %v1_addr_46 = getelementptr i32 %v1, i64 0, i64 %tmp_236

]]></Node>
<StgValue><ssdm name="v1_addr_46"/></StgValue>
</operation>

<operation id="669" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:145 %or_ln36_46 = or i13 %tmp_s, i13 47

]]></Node>
<StgValue><ssdm name="or_ln36_46"/></StgValue>
</operation>

<operation id="670" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:146 %tmp_237 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_46

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="671" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:147 %v1_addr_47 = getelementptr i32 %v1, i64 0, i64 %tmp_237

]]></Node>
<StgValue><ssdm name="v1_addr_47"/></StgValue>
</operation>

<operation id="672" st_id="24" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:381 %v14_35 = fadd i32 %c_row_load_36, i32 %v12_35

]]></Node>
<StgValue><ssdm name="v14_35"/></StgValue>
</operation>

<operation id="673" st_id="24" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:386 %v14_36 = fadd i32 %c_row_load_37, i32 %v12_36

]]></Node>
<StgValue><ssdm name="v14_36"/></StgValue>
</operation>

<operation id="674" st_id="24" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:391 %v14_37 = fadd i32 %c_row_load_38, i32 %v12_37

]]></Node>
<StgValue><ssdm name="v14_37"/></StgValue>
</operation>

<operation id="675" st_id="24" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:396 %v14_38 = fadd i32 %c_row_load_39, i32 %v12_38

]]></Node>
<StgValue><ssdm name="v14_38"/></StgValue>
</operation>

<operation id="676" st_id="24" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:401 %v14_39 = fadd i32 %c_row_load_40, i32 %v12_39

]]></Node>
<StgValue><ssdm name="v14_39"/></StgValue>
</operation>

<operation id="677" st_id="24" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:406 %v14_40 = fadd i32 %c_row_load_41, i32 %v12_40

]]></Node>
<StgValue><ssdm name="v14_40"/></StgValue>
</operation>

<operation id="678" st_id="24" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:409 %v12_41 = fmul i32 %v7, i32 %v1_load_42

]]></Node>
<StgValue><ssdm name="v12_41"/></StgValue>
</operation>

<operation id="679" st_id="24" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:414 %v12_42 = fmul i32 %v7, i32 %v1_load_43

]]></Node>
<StgValue><ssdm name="v12_42"/></StgValue>
</operation>

<operation id="680" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="12">
<![CDATA[
.split4:418 %v1_load_44 = load i12 %v1_addr_44

]]></Node>
<StgValue><ssdm name="v1_load_44"/></StgValue>
</operation>

<operation id="681" st_id="24" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:419 %v12_43 = fmul i32 %v7, i32 %v1_load_44

]]></Node>
<StgValue><ssdm name="v12_43"/></StgValue>
</operation>

<operation id="682" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="6">
<![CDATA[
.split4:420 %c_row_load_44 = load i6 %c_row_addr_19

]]></Node>
<StgValue><ssdm name="c_row_load_44"/></StgValue>
</operation>

<operation id="683" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="12">
<![CDATA[
.split4:423 %v1_load_45 = load i12 %v1_addr_45

]]></Node>
<StgValue><ssdm name="v1_load_45"/></StgValue>
</operation>

<operation id="684" st_id="24" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:424 %v12_44 = fmul i32 %v7, i32 %v1_load_45

]]></Node>
<StgValue><ssdm name="v12_44"/></StgValue>
</operation>

<operation id="685" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="6">
<![CDATA[
.split4:425 %c_row_load_45 = load i6 %c_row_addr_18

]]></Node>
<StgValue><ssdm name="c_row_load_45"/></StgValue>
</operation>

<operation id="686" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="12">
<![CDATA[
.split4:428 %v1_load_46 = load i12 %v1_addr_46

]]></Node>
<StgValue><ssdm name="v1_load_46"/></StgValue>
</operation>

<operation id="687" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="6">
<![CDATA[
.split4:430 %c_row_load_46 = load i6 %c_row_addr_17

]]></Node>
<StgValue><ssdm name="c_row_load_46"/></StgValue>
</operation>

<operation id="688" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="12">
<![CDATA[
.split4:433 %v1_load_47 = load i12 %v1_addr_47

]]></Node>
<StgValue><ssdm name="v1_load_47"/></StgValue>
</operation>

<operation id="689" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="6">
<![CDATA[
.split4:435 %c_row_load_47 = load i6 %c_row_addr_16

]]></Node>
<StgValue><ssdm name="c_row_load_47"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="690" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:148 %or_ln36_47 = or i13 %tmp_s, i13 48

]]></Node>
<StgValue><ssdm name="or_ln36_47"/></StgValue>
</operation>

<operation id="691" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:149 %tmp_238 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_47

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="692" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:150 %v1_addr_48 = getelementptr i32 %v1, i64 0, i64 %tmp_238

]]></Node>
<StgValue><ssdm name="v1_addr_48"/></StgValue>
</operation>

<operation id="693" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:151 %or_ln36_48 = or i13 %tmp_s, i13 49

]]></Node>
<StgValue><ssdm name="or_ln36_48"/></StgValue>
</operation>

<operation id="694" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:152 %tmp_239 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_48

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="695" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:153 %v1_addr_49 = getelementptr i32 %v1, i64 0, i64 %tmp_239

]]></Node>
<StgValue><ssdm name="v1_addr_49"/></StgValue>
</operation>

<operation id="696" st_id="25" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:391 %v14_37 = fadd i32 %c_row_load_38, i32 %v12_37

]]></Node>
<StgValue><ssdm name="v14_37"/></StgValue>
</operation>

<operation id="697" st_id="25" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:396 %v14_38 = fadd i32 %c_row_load_39, i32 %v12_38

]]></Node>
<StgValue><ssdm name="v14_38"/></StgValue>
</operation>

<operation id="698" st_id="25" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:401 %v14_39 = fadd i32 %c_row_load_40, i32 %v12_39

]]></Node>
<StgValue><ssdm name="v14_39"/></StgValue>
</operation>

<operation id="699" st_id="25" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:406 %v14_40 = fadd i32 %c_row_load_41, i32 %v12_40

]]></Node>
<StgValue><ssdm name="v14_40"/></StgValue>
</operation>

<operation id="700" st_id="25" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:411 %v14_41 = fadd i32 %c_row_load_42, i32 %v12_41

]]></Node>
<StgValue><ssdm name="v14_41"/></StgValue>
</operation>

<operation id="701" st_id="25" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:416 %v14_42 = fadd i32 %c_row_load_43, i32 %v12_42

]]></Node>
<StgValue><ssdm name="v14_42"/></StgValue>
</operation>

<operation id="702" st_id="25" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:419 %v12_43 = fmul i32 %v7, i32 %v1_load_44

]]></Node>
<StgValue><ssdm name="v12_43"/></StgValue>
</operation>

<operation id="703" st_id="25" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:424 %v12_44 = fmul i32 %v7, i32 %v1_load_45

]]></Node>
<StgValue><ssdm name="v12_44"/></StgValue>
</operation>

<operation id="704" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="12">
<![CDATA[
.split4:428 %v1_load_46 = load i12 %v1_addr_46

]]></Node>
<StgValue><ssdm name="v1_load_46"/></StgValue>
</operation>

<operation id="705" st_id="25" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:429 %v12_45 = fmul i32 %v7, i32 %v1_load_46

]]></Node>
<StgValue><ssdm name="v12_45"/></StgValue>
</operation>

<operation id="706" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="6">
<![CDATA[
.split4:430 %c_row_load_46 = load i6 %c_row_addr_17

]]></Node>
<StgValue><ssdm name="c_row_load_46"/></StgValue>
</operation>

<operation id="707" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="12">
<![CDATA[
.split4:433 %v1_load_47 = load i12 %v1_addr_47

]]></Node>
<StgValue><ssdm name="v1_load_47"/></StgValue>
</operation>

<operation id="708" st_id="25" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:434 %v12_46 = fmul i32 %v7, i32 %v1_load_47

]]></Node>
<StgValue><ssdm name="v12_46"/></StgValue>
</operation>

<operation id="709" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="6">
<![CDATA[
.split4:435 %c_row_load_47 = load i6 %c_row_addr_16

]]></Node>
<StgValue><ssdm name="c_row_load_47"/></StgValue>
</operation>

<operation id="710" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="12">
<![CDATA[
.split4:438 %v1_load_48 = load i12 %v1_addr_48

]]></Node>
<StgValue><ssdm name="v1_load_48"/></StgValue>
</operation>

<operation id="711" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="6">
<![CDATA[
.split4:440 %c_row_load_48 = load i6 %c_row_addr_15

]]></Node>
<StgValue><ssdm name="c_row_load_48"/></StgValue>
</operation>

<operation id="712" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="12">
<![CDATA[
.split4:443 %v1_load_49 = load i12 %v1_addr_49

]]></Node>
<StgValue><ssdm name="v1_load_49"/></StgValue>
</operation>

<operation id="713" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="6">
<![CDATA[
.split4:445 %c_row_load_49 = load i6 %c_row_addr_14

]]></Node>
<StgValue><ssdm name="c_row_load_49"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="714" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:154 %or_ln36_49 = or i13 %tmp_s, i13 50

]]></Node>
<StgValue><ssdm name="or_ln36_49"/></StgValue>
</operation>

<operation id="715" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:155 %tmp_240 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_49

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="716" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:156 %v1_addr_50 = getelementptr i32 %v1, i64 0, i64 %tmp_240

]]></Node>
<StgValue><ssdm name="v1_addr_50"/></StgValue>
</operation>

<operation id="717" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:157 %or_ln36_50 = or i13 %tmp_s, i13 51

]]></Node>
<StgValue><ssdm name="or_ln36_50"/></StgValue>
</operation>

<operation id="718" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:158 %tmp_241 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_50

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="719" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:159 %v1_addr_51 = getelementptr i32 %v1, i64 0, i64 %tmp_241

]]></Node>
<StgValue><ssdm name="v1_addr_51"/></StgValue>
</operation>

<operation id="720" st_id="26" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:401 %v14_39 = fadd i32 %c_row_load_40, i32 %v12_39

]]></Node>
<StgValue><ssdm name="v14_39"/></StgValue>
</operation>

<operation id="721" st_id="26" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:406 %v14_40 = fadd i32 %c_row_load_41, i32 %v12_40

]]></Node>
<StgValue><ssdm name="v14_40"/></StgValue>
</operation>

<operation id="722" st_id="26" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:411 %v14_41 = fadd i32 %c_row_load_42, i32 %v12_41

]]></Node>
<StgValue><ssdm name="v14_41"/></StgValue>
</operation>

<operation id="723" st_id="26" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:416 %v14_42 = fadd i32 %c_row_load_43, i32 %v12_42

]]></Node>
<StgValue><ssdm name="v14_42"/></StgValue>
</operation>

<operation id="724" st_id="26" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:421 %v14_43 = fadd i32 %c_row_load_44, i32 %v12_43

]]></Node>
<StgValue><ssdm name="v14_43"/></StgValue>
</operation>

<operation id="725" st_id="26" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:426 %v14_44 = fadd i32 %c_row_load_45, i32 %v12_44

]]></Node>
<StgValue><ssdm name="v14_44"/></StgValue>
</operation>

<operation id="726" st_id="26" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:429 %v12_45 = fmul i32 %v7, i32 %v1_load_46

]]></Node>
<StgValue><ssdm name="v12_45"/></StgValue>
</operation>

<operation id="727" st_id="26" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:434 %v12_46 = fmul i32 %v7, i32 %v1_load_47

]]></Node>
<StgValue><ssdm name="v12_46"/></StgValue>
</operation>

<operation id="728" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="12">
<![CDATA[
.split4:438 %v1_load_48 = load i12 %v1_addr_48

]]></Node>
<StgValue><ssdm name="v1_load_48"/></StgValue>
</operation>

<operation id="729" st_id="26" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:439 %v12_47 = fmul i32 %v7, i32 %v1_load_48

]]></Node>
<StgValue><ssdm name="v12_47"/></StgValue>
</operation>

<operation id="730" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="6">
<![CDATA[
.split4:440 %c_row_load_48 = load i6 %c_row_addr_15

]]></Node>
<StgValue><ssdm name="c_row_load_48"/></StgValue>
</operation>

<operation id="731" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="12">
<![CDATA[
.split4:443 %v1_load_49 = load i12 %v1_addr_49

]]></Node>
<StgValue><ssdm name="v1_load_49"/></StgValue>
</operation>

<operation id="732" st_id="26" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:444 %v12_48 = fmul i32 %v7, i32 %v1_load_49

]]></Node>
<StgValue><ssdm name="v12_48"/></StgValue>
</operation>

<operation id="733" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="6">
<![CDATA[
.split4:445 %c_row_load_49 = load i6 %c_row_addr_14

]]></Node>
<StgValue><ssdm name="c_row_load_49"/></StgValue>
</operation>

<operation id="734" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="12">
<![CDATA[
.split4:448 %v1_load_50 = load i12 %v1_addr_50

]]></Node>
<StgValue><ssdm name="v1_load_50"/></StgValue>
</operation>

<operation id="735" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="6">
<![CDATA[
.split4:450 %c_row_load_50 = load i6 %c_row_addr_13

]]></Node>
<StgValue><ssdm name="c_row_load_50"/></StgValue>
</operation>

<operation id="736" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="12">
<![CDATA[
.split4:453 %v1_load_51 = load i12 %v1_addr_51

]]></Node>
<StgValue><ssdm name="v1_load_51"/></StgValue>
</operation>

<operation id="737" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="6">
<![CDATA[
.split4:455 %c_row_load_51 = load i6 %c_row_addr_12

]]></Node>
<StgValue><ssdm name="c_row_load_51"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="738" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:160 %or_ln36_51 = or i13 %tmp_s, i13 52

]]></Node>
<StgValue><ssdm name="or_ln36_51"/></StgValue>
</operation>

<operation id="739" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:161 %tmp_242 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_51

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="740" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:162 %v1_addr_52 = getelementptr i32 %v1, i64 0, i64 %tmp_242

]]></Node>
<StgValue><ssdm name="v1_addr_52"/></StgValue>
</operation>

<operation id="741" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:163 %or_ln36_52 = or i13 %tmp_s, i13 53

]]></Node>
<StgValue><ssdm name="or_ln36_52"/></StgValue>
</operation>

<operation id="742" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:164 %tmp_243 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_52

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="743" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:165 %v1_addr_53 = getelementptr i32 %v1, i64 0, i64 %tmp_243

]]></Node>
<StgValue><ssdm name="v1_addr_53"/></StgValue>
</operation>

<operation id="744" st_id="27" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:411 %v14_41 = fadd i32 %c_row_load_42, i32 %v12_41

]]></Node>
<StgValue><ssdm name="v14_41"/></StgValue>
</operation>

<operation id="745" st_id="27" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:416 %v14_42 = fadd i32 %c_row_load_43, i32 %v12_42

]]></Node>
<StgValue><ssdm name="v14_42"/></StgValue>
</operation>

<operation id="746" st_id="27" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:421 %v14_43 = fadd i32 %c_row_load_44, i32 %v12_43

]]></Node>
<StgValue><ssdm name="v14_43"/></StgValue>
</operation>

<operation id="747" st_id="27" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:426 %v14_44 = fadd i32 %c_row_load_45, i32 %v12_44

]]></Node>
<StgValue><ssdm name="v14_44"/></StgValue>
</operation>

<operation id="748" st_id="27" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:431 %v14_45 = fadd i32 %c_row_load_46, i32 %v12_45

]]></Node>
<StgValue><ssdm name="v14_45"/></StgValue>
</operation>

<operation id="749" st_id="27" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:436 %v14_46 = fadd i32 %c_row_load_47, i32 %v12_46

]]></Node>
<StgValue><ssdm name="v14_46"/></StgValue>
</operation>

<operation id="750" st_id="27" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:439 %v12_47 = fmul i32 %v7, i32 %v1_load_48

]]></Node>
<StgValue><ssdm name="v12_47"/></StgValue>
</operation>

<operation id="751" st_id="27" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:444 %v12_48 = fmul i32 %v7, i32 %v1_load_49

]]></Node>
<StgValue><ssdm name="v12_48"/></StgValue>
</operation>

<operation id="752" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="12">
<![CDATA[
.split4:448 %v1_load_50 = load i12 %v1_addr_50

]]></Node>
<StgValue><ssdm name="v1_load_50"/></StgValue>
</operation>

<operation id="753" st_id="27" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:449 %v12_49 = fmul i32 %v7, i32 %v1_load_50

]]></Node>
<StgValue><ssdm name="v12_49"/></StgValue>
</operation>

<operation id="754" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="6">
<![CDATA[
.split4:450 %c_row_load_50 = load i6 %c_row_addr_13

]]></Node>
<StgValue><ssdm name="c_row_load_50"/></StgValue>
</operation>

<operation id="755" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="12">
<![CDATA[
.split4:453 %v1_load_51 = load i12 %v1_addr_51

]]></Node>
<StgValue><ssdm name="v1_load_51"/></StgValue>
</operation>

<operation id="756" st_id="27" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:454 %v12_50 = fmul i32 %v7, i32 %v1_load_51

]]></Node>
<StgValue><ssdm name="v12_50"/></StgValue>
</operation>

<operation id="757" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="6">
<![CDATA[
.split4:455 %c_row_load_51 = load i6 %c_row_addr_12

]]></Node>
<StgValue><ssdm name="c_row_load_51"/></StgValue>
</operation>

<operation id="758" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="12">
<![CDATA[
.split4:458 %v1_load_52 = load i12 %v1_addr_52

]]></Node>
<StgValue><ssdm name="v1_load_52"/></StgValue>
</operation>

<operation id="759" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="6">
<![CDATA[
.split4:460 %c_row_load_52 = load i6 %c_row_addr_11

]]></Node>
<StgValue><ssdm name="c_row_load_52"/></StgValue>
</operation>

<operation id="760" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="12">
<![CDATA[
.split4:463 %v1_load_53 = load i12 %v1_addr_53

]]></Node>
<StgValue><ssdm name="v1_load_53"/></StgValue>
</operation>

<operation id="761" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="6">
<![CDATA[
.split4:465 %c_row_load_53 = load i6 %c_row_addr_10

]]></Node>
<StgValue><ssdm name="c_row_load_53"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="762" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:166 %or_ln36_53 = or i13 %tmp_s, i13 54

]]></Node>
<StgValue><ssdm name="or_ln36_53"/></StgValue>
</operation>

<operation id="763" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:167 %tmp_244 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_53

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="764" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:168 %v1_addr_54 = getelementptr i32 %v1, i64 0, i64 %tmp_244

]]></Node>
<StgValue><ssdm name="v1_addr_54"/></StgValue>
</operation>

<operation id="765" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:169 %or_ln36_54 = or i13 %tmp_s, i13 55

]]></Node>
<StgValue><ssdm name="or_ln36_54"/></StgValue>
</operation>

<operation id="766" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:170 %tmp_245 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_54

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="767" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:171 %v1_addr_55 = getelementptr i32 %v1, i64 0, i64 %tmp_245

]]></Node>
<StgValue><ssdm name="v1_addr_55"/></StgValue>
</operation>

<operation id="768" st_id="28" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:421 %v14_43 = fadd i32 %c_row_load_44, i32 %v12_43

]]></Node>
<StgValue><ssdm name="v14_43"/></StgValue>
</operation>

<operation id="769" st_id="28" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:426 %v14_44 = fadd i32 %c_row_load_45, i32 %v12_44

]]></Node>
<StgValue><ssdm name="v14_44"/></StgValue>
</operation>

<operation id="770" st_id="28" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:431 %v14_45 = fadd i32 %c_row_load_46, i32 %v12_45

]]></Node>
<StgValue><ssdm name="v14_45"/></StgValue>
</operation>

<operation id="771" st_id="28" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:436 %v14_46 = fadd i32 %c_row_load_47, i32 %v12_46

]]></Node>
<StgValue><ssdm name="v14_46"/></StgValue>
</operation>

<operation id="772" st_id="28" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:441 %v14_47 = fadd i32 %c_row_load_48, i32 %v12_47

]]></Node>
<StgValue><ssdm name="v14_47"/></StgValue>
</operation>

<operation id="773" st_id="28" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:446 %v14_48 = fadd i32 %c_row_load_49, i32 %v12_48

]]></Node>
<StgValue><ssdm name="v14_48"/></StgValue>
</operation>

<operation id="774" st_id="28" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:449 %v12_49 = fmul i32 %v7, i32 %v1_load_50

]]></Node>
<StgValue><ssdm name="v12_49"/></StgValue>
</operation>

<operation id="775" st_id="28" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:454 %v12_50 = fmul i32 %v7, i32 %v1_load_51

]]></Node>
<StgValue><ssdm name="v12_50"/></StgValue>
</operation>

<operation id="776" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="12">
<![CDATA[
.split4:458 %v1_load_52 = load i12 %v1_addr_52

]]></Node>
<StgValue><ssdm name="v1_load_52"/></StgValue>
</operation>

<operation id="777" st_id="28" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:459 %v12_51 = fmul i32 %v7, i32 %v1_load_52

]]></Node>
<StgValue><ssdm name="v12_51"/></StgValue>
</operation>

<operation id="778" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="6">
<![CDATA[
.split4:460 %c_row_load_52 = load i6 %c_row_addr_11

]]></Node>
<StgValue><ssdm name="c_row_load_52"/></StgValue>
</operation>

<operation id="779" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="12">
<![CDATA[
.split4:463 %v1_load_53 = load i12 %v1_addr_53

]]></Node>
<StgValue><ssdm name="v1_load_53"/></StgValue>
</operation>

<operation id="780" st_id="28" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:464 %v12_52 = fmul i32 %v7, i32 %v1_load_53

]]></Node>
<StgValue><ssdm name="v12_52"/></StgValue>
</operation>

<operation id="781" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="6">
<![CDATA[
.split4:465 %c_row_load_53 = load i6 %c_row_addr_10

]]></Node>
<StgValue><ssdm name="c_row_load_53"/></StgValue>
</operation>

<operation id="782" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="12">
<![CDATA[
.split4:468 %v1_load_54 = load i12 %v1_addr_54

]]></Node>
<StgValue><ssdm name="v1_load_54"/></StgValue>
</operation>

<operation id="783" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="6">
<![CDATA[
.split4:470 %c_row_load_54 = load i6 %c_row_addr_9

]]></Node>
<StgValue><ssdm name="c_row_load_54"/></StgValue>
</operation>

<operation id="784" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="12">
<![CDATA[
.split4:473 %v1_load_55 = load i12 %v1_addr_55

]]></Node>
<StgValue><ssdm name="v1_load_55"/></StgValue>
</operation>

<operation id="785" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="6">
<![CDATA[
.split4:475 %c_row_load_55 = load i6 %c_row_addr_8

]]></Node>
<StgValue><ssdm name="c_row_load_55"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="786" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:172 %or_ln36_55 = or i13 %tmp_s, i13 56

]]></Node>
<StgValue><ssdm name="or_ln36_55"/></StgValue>
</operation>

<operation id="787" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:173 %tmp_246 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_55

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="788" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:174 %v1_addr_56 = getelementptr i32 %v1, i64 0, i64 %tmp_246

]]></Node>
<StgValue><ssdm name="v1_addr_56"/></StgValue>
</operation>

<operation id="789" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:175 %or_ln36_56 = or i13 %tmp_s, i13 57

]]></Node>
<StgValue><ssdm name="or_ln36_56"/></StgValue>
</operation>

<operation id="790" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:176 %tmp_247 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_56

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="791" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:177 %v1_addr_57 = getelementptr i32 %v1, i64 0, i64 %tmp_247

]]></Node>
<StgValue><ssdm name="v1_addr_57"/></StgValue>
</operation>

<operation id="792" st_id="29" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:431 %v14_45 = fadd i32 %c_row_load_46, i32 %v12_45

]]></Node>
<StgValue><ssdm name="v14_45"/></StgValue>
</operation>

<operation id="793" st_id="29" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:436 %v14_46 = fadd i32 %c_row_load_47, i32 %v12_46

]]></Node>
<StgValue><ssdm name="v14_46"/></StgValue>
</operation>

<operation id="794" st_id="29" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:441 %v14_47 = fadd i32 %c_row_load_48, i32 %v12_47

]]></Node>
<StgValue><ssdm name="v14_47"/></StgValue>
</operation>

<operation id="795" st_id="29" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:446 %v14_48 = fadd i32 %c_row_load_49, i32 %v12_48

]]></Node>
<StgValue><ssdm name="v14_48"/></StgValue>
</operation>

<operation id="796" st_id="29" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:451 %v14_49 = fadd i32 %c_row_load_50, i32 %v12_49

]]></Node>
<StgValue><ssdm name="v14_49"/></StgValue>
</operation>

<operation id="797" st_id="29" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:456 %v14_50 = fadd i32 %c_row_load_51, i32 %v12_50

]]></Node>
<StgValue><ssdm name="v14_50"/></StgValue>
</operation>

<operation id="798" st_id="29" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:459 %v12_51 = fmul i32 %v7, i32 %v1_load_52

]]></Node>
<StgValue><ssdm name="v12_51"/></StgValue>
</operation>

<operation id="799" st_id="29" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:464 %v12_52 = fmul i32 %v7, i32 %v1_load_53

]]></Node>
<StgValue><ssdm name="v12_52"/></StgValue>
</operation>

<operation id="800" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="12">
<![CDATA[
.split4:468 %v1_load_54 = load i12 %v1_addr_54

]]></Node>
<StgValue><ssdm name="v1_load_54"/></StgValue>
</operation>

<operation id="801" st_id="29" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:469 %v12_53 = fmul i32 %v7, i32 %v1_load_54

]]></Node>
<StgValue><ssdm name="v12_53"/></StgValue>
</operation>

<operation id="802" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="6">
<![CDATA[
.split4:470 %c_row_load_54 = load i6 %c_row_addr_9

]]></Node>
<StgValue><ssdm name="c_row_load_54"/></StgValue>
</operation>

<operation id="803" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="12">
<![CDATA[
.split4:473 %v1_load_55 = load i12 %v1_addr_55

]]></Node>
<StgValue><ssdm name="v1_load_55"/></StgValue>
</operation>

<operation id="804" st_id="29" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:474 %v12_54 = fmul i32 %v7, i32 %v1_load_55

]]></Node>
<StgValue><ssdm name="v12_54"/></StgValue>
</operation>

<operation id="805" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="6">
<![CDATA[
.split4:475 %c_row_load_55 = load i6 %c_row_addr_8

]]></Node>
<StgValue><ssdm name="c_row_load_55"/></StgValue>
</operation>

<operation id="806" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="12">
<![CDATA[
.split4:478 %v1_load_56 = load i12 %v1_addr_56

]]></Node>
<StgValue><ssdm name="v1_load_56"/></StgValue>
</operation>

<operation id="807" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="6">
<![CDATA[
.split4:480 %c_row_load_56 = load i6 %c_row_addr_7

]]></Node>
<StgValue><ssdm name="c_row_load_56"/></StgValue>
</operation>

<operation id="808" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="12">
<![CDATA[
.split4:483 %v1_load_57 = load i12 %v1_addr_57

]]></Node>
<StgValue><ssdm name="v1_load_57"/></StgValue>
</operation>

<operation id="809" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="6">
<![CDATA[
.split4:485 %c_row_load_57 = load i6 %c_row_addr_6

]]></Node>
<StgValue><ssdm name="c_row_load_57"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="810" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:178 %or_ln36_57 = or i13 %tmp_s, i13 58

]]></Node>
<StgValue><ssdm name="or_ln36_57"/></StgValue>
</operation>

<operation id="811" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:179 %tmp_248 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_57

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="812" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:180 %v1_addr_58 = getelementptr i32 %v1, i64 0, i64 %tmp_248

]]></Node>
<StgValue><ssdm name="v1_addr_58"/></StgValue>
</operation>

<operation id="813" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:181 %or_ln36_58 = or i13 %tmp_s, i13 59

]]></Node>
<StgValue><ssdm name="or_ln36_58"/></StgValue>
</operation>

<operation id="814" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:182 %tmp_249 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_58

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="815" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:183 %v1_addr_59 = getelementptr i32 %v1, i64 0, i64 %tmp_249

]]></Node>
<StgValue><ssdm name="v1_addr_59"/></StgValue>
</operation>

<operation id="816" st_id="30" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:441 %v14_47 = fadd i32 %c_row_load_48, i32 %v12_47

]]></Node>
<StgValue><ssdm name="v14_47"/></StgValue>
</operation>

<operation id="817" st_id="30" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:446 %v14_48 = fadd i32 %c_row_load_49, i32 %v12_48

]]></Node>
<StgValue><ssdm name="v14_48"/></StgValue>
</operation>

<operation id="818" st_id="30" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:451 %v14_49 = fadd i32 %c_row_load_50, i32 %v12_49

]]></Node>
<StgValue><ssdm name="v14_49"/></StgValue>
</operation>

<operation id="819" st_id="30" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:456 %v14_50 = fadd i32 %c_row_load_51, i32 %v12_50

]]></Node>
<StgValue><ssdm name="v14_50"/></StgValue>
</operation>

<operation id="820" st_id="30" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:461 %v14_51 = fadd i32 %c_row_load_52, i32 %v12_51

]]></Node>
<StgValue><ssdm name="v14_51"/></StgValue>
</operation>

<operation id="821" st_id="30" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:466 %v14_52 = fadd i32 %c_row_load_53, i32 %v12_52

]]></Node>
<StgValue><ssdm name="v14_52"/></StgValue>
</operation>

<operation id="822" st_id="30" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:469 %v12_53 = fmul i32 %v7, i32 %v1_load_54

]]></Node>
<StgValue><ssdm name="v12_53"/></StgValue>
</operation>

<operation id="823" st_id="30" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:474 %v12_54 = fmul i32 %v7, i32 %v1_load_55

]]></Node>
<StgValue><ssdm name="v12_54"/></StgValue>
</operation>

<operation id="824" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="12">
<![CDATA[
.split4:478 %v1_load_56 = load i12 %v1_addr_56

]]></Node>
<StgValue><ssdm name="v1_load_56"/></StgValue>
</operation>

<operation id="825" st_id="30" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:479 %v12_55 = fmul i32 %v7, i32 %v1_load_56

]]></Node>
<StgValue><ssdm name="v12_55"/></StgValue>
</operation>

<operation id="826" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="6">
<![CDATA[
.split4:480 %c_row_load_56 = load i6 %c_row_addr_7

]]></Node>
<StgValue><ssdm name="c_row_load_56"/></StgValue>
</operation>

<operation id="827" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="12">
<![CDATA[
.split4:483 %v1_load_57 = load i12 %v1_addr_57

]]></Node>
<StgValue><ssdm name="v1_load_57"/></StgValue>
</operation>

<operation id="828" st_id="30" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:484 %v12_56 = fmul i32 %v7, i32 %v1_load_57

]]></Node>
<StgValue><ssdm name="v12_56"/></StgValue>
</operation>

<operation id="829" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="6">
<![CDATA[
.split4:485 %c_row_load_57 = load i6 %c_row_addr_6

]]></Node>
<StgValue><ssdm name="c_row_load_57"/></StgValue>
</operation>

<operation id="830" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="12">
<![CDATA[
.split4:488 %v1_load_58 = load i12 %v1_addr_58

]]></Node>
<StgValue><ssdm name="v1_load_58"/></StgValue>
</operation>

<operation id="831" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="6">
<![CDATA[
.split4:490 %c_row_load_58 = load i6 %c_row_addr_5

]]></Node>
<StgValue><ssdm name="c_row_load_58"/></StgValue>
</operation>

<operation id="832" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="12">
<![CDATA[
.split4:493 %v1_load_59 = load i12 %v1_addr_59

]]></Node>
<StgValue><ssdm name="v1_load_59"/></StgValue>
</operation>

<operation id="833" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="6">
<![CDATA[
.split4:495 %c_row_load_59 = load i6 %c_row_addr_4

]]></Node>
<StgValue><ssdm name="c_row_load_59"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="834" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:184 %or_ln36_59 = or i13 %tmp_s, i13 60

]]></Node>
<StgValue><ssdm name="or_ln36_59"/></StgValue>
</operation>

<operation id="835" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:185 %tmp_250 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_59

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="836" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:186 %v1_addr_60 = getelementptr i32 %v1, i64 0, i64 %tmp_250

]]></Node>
<StgValue><ssdm name="v1_addr_60"/></StgValue>
</operation>

<operation id="837" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:187 %or_ln36_60 = or i13 %tmp_s, i13 61

]]></Node>
<StgValue><ssdm name="or_ln36_60"/></StgValue>
</operation>

<operation id="838" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:188 %tmp_251 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_60

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="839" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:189 %v1_addr_61 = getelementptr i32 %v1, i64 0, i64 %tmp_251

]]></Node>
<StgValue><ssdm name="v1_addr_61"/></StgValue>
</operation>

<operation id="840" st_id="31" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:451 %v14_49 = fadd i32 %c_row_load_50, i32 %v12_49

]]></Node>
<StgValue><ssdm name="v14_49"/></StgValue>
</operation>

<operation id="841" st_id="31" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:456 %v14_50 = fadd i32 %c_row_load_51, i32 %v12_50

]]></Node>
<StgValue><ssdm name="v14_50"/></StgValue>
</operation>

<operation id="842" st_id="31" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:461 %v14_51 = fadd i32 %c_row_load_52, i32 %v12_51

]]></Node>
<StgValue><ssdm name="v14_51"/></StgValue>
</operation>

<operation id="843" st_id="31" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:466 %v14_52 = fadd i32 %c_row_load_53, i32 %v12_52

]]></Node>
<StgValue><ssdm name="v14_52"/></StgValue>
</operation>

<operation id="844" st_id="31" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:471 %v14_53 = fadd i32 %c_row_load_54, i32 %v12_53

]]></Node>
<StgValue><ssdm name="v14_53"/></StgValue>
</operation>

<operation id="845" st_id="31" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:476 %v14_54 = fadd i32 %c_row_load_55, i32 %v12_54

]]></Node>
<StgValue><ssdm name="v14_54"/></StgValue>
</operation>

<operation id="846" st_id="31" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:479 %v12_55 = fmul i32 %v7, i32 %v1_load_56

]]></Node>
<StgValue><ssdm name="v12_55"/></StgValue>
</operation>

<operation id="847" st_id="31" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:484 %v12_56 = fmul i32 %v7, i32 %v1_load_57

]]></Node>
<StgValue><ssdm name="v12_56"/></StgValue>
</operation>

<operation id="848" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="12">
<![CDATA[
.split4:488 %v1_load_58 = load i12 %v1_addr_58

]]></Node>
<StgValue><ssdm name="v1_load_58"/></StgValue>
</operation>

<operation id="849" st_id="31" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:489 %v12_57 = fmul i32 %v7, i32 %v1_load_58

]]></Node>
<StgValue><ssdm name="v12_57"/></StgValue>
</operation>

<operation id="850" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="6">
<![CDATA[
.split4:490 %c_row_load_58 = load i6 %c_row_addr_5

]]></Node>
<StgValue><ssdm name="c_row_load_58"/></StgValue>
</operation>

<operation id="851" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="12">
<![CDATA[
.split4:493 %v1_load_59 = load i12 %v1_addr_59

]]></Node>
<StgValue><ssdm name="v1_load_59"/></StgValue>
</operation>

<operation id="852" st_id="31" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:494 %v12_58 = fmul i32 %v7, i32 %v1_load_59

]]></Node>
<StgValue><ssdm name="v12_58"/></StgValue>
</operation>

<operation id="853" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="6">
<![CDATA[
.split4:495 %c_row_load_59 = load i6 %c_row_addr_4

]]></Node>
<StgValue><ssdm name="c_row_load_59"/></StgValue>
</operation>

<operation id="854" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="12">
<![CDATA[
.split4:498 %v1_load_60 = load i12 %v1_addr_60

]]></Node>
<StgValue><ssdm name="v1_load_60"/></StgValue>
</operation>

<operation id="855" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="6">
<![CDATA[
.split4:500 %c_row_load_60 = load i6 %c_row_addr_3

]]></Node>
<StgValue><ssdm name="c_row_load_60"/></StgValue>
</operation>

<operation id="856" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="12">
<![CDATA[
.split4:503 %v1_load_61 = load i12 %v1_addr_61

]]></Node>
<StgValue><ssdm name="v1_load_61"/></StgValue>
</operation>

<operation id="857" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="6">
<![CDATA[
.split4:505 %c_row_load_61 = load i6 %c_row_addr_2

]]></Node>
<StgValue><ssdm name="c_row_load_61"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="858" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:190 %or_ln36_61 = or i13 %tmp_s, i13 62

]]></Node>
<StgValue><ssdm name="or_ln36_61"/></StgValue>
</operation>

<operation id="859" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:191 %tmp_252 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_61

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="860" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:192 %v1_addr_62 = getelementptr i32 %v1, i64 0, i64 %tmp_252

]]></Node>
<StgValue><ssdm name="v1_addr_62"/></StgValue>
</operation>

<operation id="861" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:193 %or_ln36_62 = or i13 %tmp_s, i13 63

]]></Node>
<StgValue><ssdm name="or_ln36_62"/></StgValue>
</operation>

<operation id="862" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split4:194 %tmp_253 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln36_62

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="863" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:195 %v1_addr_63 = getelementptr i32 %v1, i64 0, i64 %tmp_253

]]></Node>
<StgValue><ssdm name="v1_addr_63"/></StgValue>
</operation>

<operation id="864" st_id="32" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:461 %v14_51 = fadd i32 %c_row_load_52, i32 %v12_51

]]></Node>
<StgValue><ssdm name="v14_51"/></StgValue>
</operation>

<operation id="865" st_id="32" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:466 %v14_52 = fadd i32 %c_row_load_53, i32 %v12_52

]]></Node>
<StgValue><ssdm name="v14_52"/></StgValue>
</operation>

<operation id="866" st_id="32" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:471 %v14_53 = fadd i32 %c_row_load_54, i32 %v12_53

]]></Node>
<StgValue><ssdm name="v14_53"/></StgValue>
</operation>

<operation id="867" st_id="32" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:476 %v14_54 = fadd i32 %c_row_load_55, i32 %v12_54

]]></Node>
<StgValue><ssdm name="v14_54"/></StgValue>
</operation>

<operation id="868" st_id="32" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:481 %v14_55 = fadd i32 %c_row_load_56, i32 %v12_55

]]></Node>
<StgValue><ssdm name="v14_55"/></StgValue>
</operation>

<operation id="869" st_id="32" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:486 %v14_56 = fadd i32 %c_row_load_57, i32 %v12_56

]]></Node>
<StgValue><ssdm name="v14_56"/></StgValue>
</operation>

<operation id="870" st_id="32" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:489 %v12_57 = fmul i32 %v7, i32 %v1_load_58

]]></Node>
<StgValue><ssdm name="v12_57"/></StgValue>
</operation>

<operation id="871" st_id="32" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:494 %v12_58 = fmul i32 %v7, i32 %v1_load_59

]]></Node>
<StgValue><ssdm name="v12_58"/></StgValue>
</operation>

<operation id="872" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="12">
<![CDATA[
.split4:498 %v1_load_60 = load i12 %v1_addr_60

]]></Node>
<StgValue><ssdm name="v1_load_60"/></StgValue>
</operation>

<operation id="873" st_id="32" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:499 %v12_59 = fmul i32 %v7, i32 %v1_load_60

]]></Node>
<StgValue><ssdm name="v12_59"/></StgValue>
</operation>

<operation id="874" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="6">
<![CDATA[
.split4:500 %c_row_load_60 = load i6 %c_row_addr_3

]]></Node>
<StgValue><ssdm name="c_row_load_60"/></StgValue>
</operation>

<operation id="875" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="12">
<![CDATA[
.split4:503 %v1_load_61 = load i12 %v1_addr_61

]]></Node>
<StgValue><ssdm name="v1_load_61"/></StgValue>
</operation>

<operation id="876" st_id="32" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:504 %v12_60 = fmul i32 %v7, i32 %v1_load_61

]]></Node>
<StgValue><ssdm name="v12_60"/></StgValue>
</operation>

<operation id="877" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="6">
<![CDATA[
.split4:505 %c_row_load_61 = load i6 %c_row_addr_2

]]></Node>
<StgValue><ssdm name="c_row_load_61"/></StgValue>
</operation>

<operation id="878" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="12">
<![CDATA[
.split4:508 %v1_load_62 = load i12 %v1_addr_62

]]></Node>
<StgValue><ssdm name="v1_load_62"/></StgValue>
</operation>

<operation id="879" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="6">
<![CDATA[
.split4:510 %c_row_load_62 = load i6 %c_row_addr_1

]]></Node>
<StgValue><ssdm name="c_row_load_62"/></StgValue>
</operation>

<operation id="880" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="12">
<![CDATA[
.split4:513 %v1_load_63 = load i12 %v1_addr_63

]]></Node>
<StgValue><ssdm name="v1_load_63"/></StgValue>
</operation>

<operation id="881" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="6">
<![CDATA[
.split4:515 %c_row_load_63 = load i6 %c_row_addr

]]></Node>
<StgValue><ssdm name="c_row_load_63"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="882" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:202 %store_ln40 = store i32 %v2, i6 %c_row_addr_63

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="883" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:207 %store_ln40 = store i32 %v14_1, i6 %c_row_addr_62

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="884" st_id="33" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:471 %v14_53 = fadd i32 %c_row_load_54, i32 %v12_53

]]></Node>
<StgValue><ssdm name="v14_53"/></StgValue>
</operation>

<operation id="885" st_id="33" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:476 %v14_54 = fadd i32 %c_row_load_55, i32 %v12_54

]]></Node>
<StgValue><ssdm name="v14_54"/></StgValue>
</operation>

<operation id="886" st_id="33" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:481 %v14_55 = fadd i32 %c_row_load_56, i32 %v12_55

]]></Node>
<StgValue><ssdm name="v14_55"/></StgValue>
</operation>

<operation id="887" st_id="33" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:486 %v14_56 = fadd i32 %c_row_load_57, i32 %v12_56

]]></Node>
<StgValue><ssdm name="v14_56"/></StgValue>
</operation>

<operation id="888" st_id="33" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:491 %v14_57 = fadd i32 %c_row_load_58, i32 %v12_57

]]></Node>
<StgValue><ssdm name="v14_57"/></StgValue>
</operation>

<operation id="889" st_id="33" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:496 %v14_58 = fadd i32 %c_row_load_59, i32 %v12_58

]]></Node>
<StgValue><ssdm name="v14_58"/></StgValue>
</operation>

<operation id="890" st_id="33" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:499 %v12_59 = fmul i32 %v7, i32 %v1_load_60

]]></Node>
<StgValue><ssdm name="v12_59"/></StgValue>
</operation>

<operation id="891" st_id="33" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:504 %v12_60 = fmul i32 %v7, i32 %v1_load_61

]]></Node>
<StgValue><ssdm name="v12_60"/></StgValue>
</operation>

<operation id="892" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="12">
<![CDATA[
.split4:508 %v1_load_62 = load i12 %v1_addr_62

]]></Node>
<StgValue><ssdm name="v1_load_62"/></StgValue>
</operation>

<operation id="893" st_id="33" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:509 %v12_61 = fmul i32 %v7, i32 %v1_load_62

]]></Node>
<StgValue><ssdm name="v12_61"/></StgValue>
</operation>

<operation id="894" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="6">
<![CDATA[
.split4:510 %c_row_load_62 = load i6 %c_row_addr_1

]]></Node>
<StgValue><ssdm name="c_row_load_62"/></StgValue>
</operation>

<operation id="895" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="12">
<![CDATA[
.split4:513 %v1_load_63 = load i12 %v1_addr_63

]]></Node>
<StgValue><ssdm name="v1_load_63"/></StgValue>
</operation>

<operation id="896" st_id="33" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:514 %v12_62 = fmul i32 %v7, i32 %v1_load_63

]]></Node>
<StgValue><ssdm name="v12_62"/></StgValue>
</operation>

<operation id="897" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="6">
<![CDATA[
.split4:515 %c_row_load_63 = load i6 %c_row_addr

]]></Node>
<StgValue><ssdm name="c_row_load_63"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="898" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:212 %store_ln40 = store i32 %v14_2, i6 %c_row_addr_61

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="899" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:217 %store_ln40 = store i32 %v14_3, i6 %c_row_addr_60

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="900" st_id="34" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:481 %v14_55 = fadd i32 %c_row_load_56, i32 %v12_55

]]></Node>
<StgValue><ssdm name="v14_55"/></StgValue>
</operation>

<operation id="901" st_id="34" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:486 %v14_56 = fadd i32 %c_row_load_57, i32 %v12_56

]]></Node>
<StgValue><ssdm name="v14_56"/></StgValue>
</operation>

<operation id="902" st_id="34" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:491 %v14_57 = fadd i32 %c_row_load_58, i32 %v12_57

]]></Node>
<StgValue><ssdm name="v14_57"/></StgValue>
</operation>

<operation id="903" st_id="34" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:496 %v14_58 = fadd i32 %c_row_load_59, i32 %v12_58

]]></Node>
<StgValue><ssdm name="v14_58"/></StgValue>
</operation>

<operation id="904" st_id="34" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:501 %v14_59 = fadd i32 %c_row_load_60, i32 %v12_59

]]></Node>
<StgValue><ssdm name="v14_59"/></StgValue>
</operation>

<operation id="905" st_id="34" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:506 %v14_60 = fadd i32 %c_row_load_61, i32 %v12_60

]]></Node>
<StgValue><ssdm name="v14_60"/></StgValue>
</operation>

<operation id="906" st_id="34" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:509 %v12_61 = fmul i32 %v7, i32 %v1_load_62

]]></Node>
<StgValue><ssdm name="v12_61"/></StgValue>
</operation>

<operation id="907" st_id="34" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:514 %v12_62 = fmul i32 %v7, i32 %v1_load_63

]]></Node>
<StgValue><ssdm name="v12_62"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="908" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:222 %store_ln40 = store i32 %v14_4, i6 %c_row_addr_59

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="909" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:227 %store_ln40 = store i32 %v14_5, i6 %c_row_addr_58

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="910" st_id="35" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:491 %v14_57 = fadd i32 %c_row_load_58, i32 %v12_57

]]></Node>
<StgValue><ssdm name="v14_57"/></StgValue>
</operation>

<operation id="911" st_id="35" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:496 %v14_58 = fadd i32 %c_row_load_59, i32 %v12_58

]]></Node>
<StgValue><ssdm name="v14_58"/></StgValue>
</operation>

<operation id="912" st_id="35" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:501 %v14_59 = fadd i32 %c_row_load_60, i32 %v12_59

]]></Node>
<StgValue><ssdm name="v14_59"/></StgValue>
</operation>

<operation id="913" st_id="35" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:506 %v14_60 = fadd i32 %c_row_load_61, i32 %v12_60

]]></Node>
<StgValue><ssdm name="v14_60"/></StgValue>
</operation>

<operation id="914" st_id="35" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:511 %v14_61 = fadd i32 %c_row_load_62, i32 %v12_61

]]></Node>
<StgValue><ssdm name="v14_61"/></StgValue>
</operation>

<operation id="915" st_id="35" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:516 %v14_62 = fadd i32 %c_row_load_63, i32 %v12_62

]]></Node>
<StgValue><ssdm name="v14_62"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="916" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:232 %store_ln40 = store i32 %v14_6, i6 %c_row_addr_57

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="917" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:237 %store_ln40 = store i32 %v14_7, i6 %c_row_addr_56

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="918" st_id="36" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:501 %v14_59 = fadd i32 %c_row_load_60, i32 %v12_59

]]></Node>
<StgValue><ssdm name="v14_59"/></StgValue>
</operation>

<operation id="919" st_id="36" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:506 %v14_60 = fadd i32 %c_row_load_61, i32 %v12_60

]]></Node>
<StgValue><ssdm name="v14_60"/></StgValue>
</operation>

<operation id="920" st_id="36" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:511 %v14_61 = fadd i32 %c_row_load_62, i32 %v12_61

]]></Node>
<StgValue><ssdm name="v14_61"/></StgValue>
</operation>

<operation id="921" st_id="36" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:516 %v14_62 = fadd i32 %c_row_load_63, i32 %v12_62

]]></Node>
<StgValue><ssdm name="v14_62"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="922" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:242 %store_ln40 = store i32 %v14_8, i6 %c_row_addr_55

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="923" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:247 %store_ln40 = store i32 %v14_9, i6 %c_row_addr_54

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="924" st_id="37" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:511 %v14_61 = fadd i32 %c_row_load_62, i32 %v12_61

]]></Node>
<StgValue><ssdm name="v14_61"/></StgValue>
</operation>

<operation id="925" st_id="37" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:516 %v14_62 = fadd i32 %c_row_load_63, i32 %v12_62

]]></Node>
<StgValue><ssdm name="v14_62"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="926" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:252 %store_ln40 = store i32 %v14_s, i6 %c_row_addr_53

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="927" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:257 %store_ln40 = store i32 %v14_10, i6 %c_row_addr_52

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="928" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:262 %store_ln40 = store i32 %v14_11, i6 %c_row_addr_51

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="929" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:267 %store_ln40 = store i32 %v14_12, i6 %c_row_addr_50

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="930" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:272 %store_ln40 = store i32 %v14_13, i6 %c_row_addr_49

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="931" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:277 %store_ln40 = store i32 %v14_14, i6 %c_row_addr_48

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="932" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:282 %store_ln40 = store i32 %v14_15, i6 %c_row_addr_47

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="933" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:287 %store_ln40 = store i32 %v14_16, i6 %c_row_addr_46

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="934" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:292 %store_ln40 = store i32 %v14_17, i6 %c_row_addr_45

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="935" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:297 %store_ln40 = store i32 %v14_18, i6 %c_row_addr_44

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="936" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:302 %store_ln40 = store i32 %v14_19, i6 %c_row_addr_43

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="937" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:307 %store_ln40 = store i32 %v14_20, i6 %c_row_addr_42

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="938" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:312 %store_ln40 = store i32 %v14_21, i6 %c_row_addr_41

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="939" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:317 %store_ln40 = store i32 %v14_22, i6 %c_row_addr_40

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="940" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:322 %store_ln40 = store i32 %v14_23, i6 %c_row_addr_39

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="941" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:327 %store_ln40 = store i32 %v14_24, i6 %c_row_addr_38

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="942" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:332 %store_ln40 = store i32 %v14_25, i6 %c_row_addr_37

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="943" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:337 %store_ln40 = store i32 %v14_26, i6 %c_row_addr_36

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="944" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:342 %store_ln40 = store i32 %v14_27, i6 %c_row_addr_35

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="945" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:347 %store_ln40 = store i32 %v14_28, i6 %c_row_addr_34

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="946" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:352 %store_ln40 = store i32 %v14_29, i6 %c_row_addr_33

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="947" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:357 %store_ln40 = store i32 %v14_30, i6 %c_row_addr_32

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="948" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:362 %store_ln40 = store i32 %v14_31, i6 %c_row_addr_31

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="949" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:367 %store_ln40 = store i32 %v14_32, i6 %c_row_addr_30

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="950" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:372 %store_ln40 = store i32 %v14_33, i6 %c_row_addr_29

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="951" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:377 %store_ln40 = store i32 %v14_34, i6 %c_row_addr_28

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="952" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:382 %store_ln40 = store i32 %v14_35, i6 %c_row_addr_27

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="953" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:387 %store_ln40 = store i32 %v14_36, i6 %c_row_addr_26

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="954" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:392 %store_ln40 = store i32 %v14_37, i6 %c_row_addr_25

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="955" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:397 %store_ln40 = store i32 %v14_38, i6 %c_row_addr_24

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="956" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:402 %store_ln40 = store i32 %v14_39, i6 %c_row_addr_23

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="957" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:407 %store_ln40 = store i32 %v14_40, i6 %c_row_addr_22

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="958" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:412 %store_ln40 = store i32 %v14_41, i6 %c_row_addr_21

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="959" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:417 %store_ln40 = store i32 %v14_42, i6 %c_row_addr_20

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="960" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:422 %store_ln40 = store i32 %v14_43, i6 %c_row_addr_19

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="961" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:427 %store_ln40 = store i32 %v14_44, i6 %c_row_addr_18

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="962" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:432 %store_ln40 = store i32 %v14_45, i6 %c_row_addr_17

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="963" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:437 %store_ln40 = store i32 %v14_46, i6 %c_row_addr_16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="964" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:442 %store_ln40 = store i32 %v14_47, i6 %c_row_addr_15

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="965" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:447 %store_ln40 = store i32 %v14_48, i6 %c_row_addr_14

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="966" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:452 %store_ln40 = store i32 %v14_49, i6 %c_row_addr_13

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="967" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:457 %store_ln40 = store i32 %v14_50, i6 %c_row_addr_12

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="968" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:462 %store_ln40 = store i32 %v14_51, i6 %c_row_addr_11

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="969" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:467 %store_ln40 = store i32 %v14_52, i6 %c_row_addr_10

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="970" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:472 %store_ln40 = store i32 %v14_53, i6 %c_row_addr_9

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="971" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:477 %store_ln40 = store i32 %v14_54, i6 %c_row_addr_8

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="972" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:482 %store_ln40 = store i32 %v14_55, i6 %c_row_addr_7

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="973" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:487 %store_ln40 = store i32 %v14_56, i6 %c_row_addr_6

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="974" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:492 %store_ln40 = store i32 %v14_57, i6 %c_row_addr_5

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="975" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:497 %store_ln40 = store i32 %v14_58, i6 %c_row_addr_4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="976" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:502 %store_ln40 = store i32 %v14_59, i6 %c_row_addr_3

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="977" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:507 %store_ln40 = store i32 %v14_60, i6 %c_row_addr_2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="978" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:196 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="979" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:512 %store_ln40 = store i32 %v14_61, i6 %c_row_addr_1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="980" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split4:517 %store_ln40 = store i32 %v14_62, i6 %c_row_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="981" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0">
<![CDATA[
.split4:519 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
