

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-c8c883f82f149f8a735f810bff4b4328d99c95c2_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             2 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
74c5737c297eaf7460f010f32b7bccc0  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_jufwZn
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_gkh5EN"
Running: cat _ptx_gkh5EN | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_t45Ekd
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_t45Ekd --output-file  /dev/null 2> _ptx_gkh5ENinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_gkh5EN _ptx2_t45Ekd _ptx_gkh5ENinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 124142
gpu_sim_insn = 4970238
gpu_ipc =      40.0367
gpu_tot_sim_cycle = 348828
gpu_tot_sim_insn = 4970238
gpu_tot_ipc =      14.2484
gpu_tot_issued_cta = 511
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 3100
partiton_reqs_in_parallel = 2731124
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.8294
partiton_reqs_in_parallel_util = 2731124
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 124142
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 8336
partiton_replys_in_parallel_total    = 0
L2_BW  =       6.3646 GB/Sec
L2_BW_total  =       2.2651 GB/Sec
gpu_total_sim_rate=46450

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 90013
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.0309
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 57232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0313
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 55440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 87235
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 90013
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
115, 115, 114, 115, 114, 115, 114, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 
gpgpu_n_tot_thrd_icount = 5237440
gpgpu_n_tot_w_icount = 163670
gpgpu_n_stall_shd_mem = 5197
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8208
gpgpu_n_mem_write_global = 15
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 261481
gpgpu_n_store_insn = 15
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1831424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 311
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:33196	W0_Idle:4973576	W0_Scoreboard:1799498	W1:180	W2:0	W3:0	W4:6	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:163484
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65664 {8:8208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 600 {40:15,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 328320 {40:8208,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120 {8:15,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 68 
maxdqlatency = 0 
maxmflatency = 48749 
averagemflatency = 3479 
max_icnt2mem_latency = 48508 
max_icnt2sh_latency = 338078 
mrq_lat_table:1134 	178 	169 	230 	224 	145 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2344 	3086 	1 	0 	772 	4 	1795 	245 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2467 	54 	24 	0 	2970 	0 	1 	0 	0 	772 	5 	1794 	245 	4 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4129 	3171 	931 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	5 	1 	0 	5 	1 	4 	4 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0        10         0         0        16         0         0         0 
dram[1]:         0         0         0         0         0         1         0         0         0         0        11         0         0         0         0         9 
dram[2]:         0         0         1         0         0         0         0         0         0        10         0         0         0         0         0         0 
dram[3]:         0         0         1         0         0         0         0         0         0         0         0        16         0         0         0         0 
dram[4]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0        16         0         0         0 
dram[7]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        11         0         0         0        16         0         0         0 
maximum service time to same row:
dram[0]:     99789    122918    123377    123380    123941    123940         0         0      4581    108795     11447     11452     33828     22892     23587     23590 
dram[1]:    122878    122919    123384    123395    123923     64439     53430         0      4580      4581     11455     11459     22888     22896     23565     55694 
dram[2]:    122877    122918     96898    123391    123930    123930         0         0      4580     40609     11447     11452     22888     22892     23572     23590 
dram[3]:    122878    122918     99721    123388     54164    123961         0         0      4580      4584     11455     58940     22889     22895     23593     23631 
dram[4]:     69248    122918    123365    123369    123924    123930         0         0      4580      4584     11447     11452     22888     22891     23386     22829 
dram[5]:    122878    122918    123393    123391    123925    123962         0         0      4580      4584     11455     11459     22889     22894     11935     18778 
dram[6]:    122878    122918    123391    123394    123916    123923     57450         0      4580      4584     11447     11452     41349     22894     23600     23604 
dram[7]:    122879    122918     66483    123412    123921    123951         0         0      4580      4584     11455     11459     22889     22892     23593     23595 
dram[8]:    122878    122918    123375    123380     90735    123930     53432         0      4580      4584     11475     11479     22888     22898     23597     23600 
dram[9]:    122878    122918     81039    123428    123934    123937         0         0      4580      4584     11470     11473     22889     22894     23588     23591 
dram[10]:    122878    122918    123418    123422     44990    123937         0         0     96335      4582     11468     11472     41352     22897     23593     23595 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  6.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000  3.000000  2.000000  2.000000      -nan 10.000000 10.000000  3.600000 16.000000 16.000000 16.000000 16.000000  6.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  5.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000  5.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000  9.000000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[5]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[6]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000  3.000000  2.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[9]: 16.000000 16.000000  8.500000 16.000000  2.000000  2.000000      -nan      -nan 11.000000 11.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000  4.000000  2.000000      -nan      -nan  6.500000 11.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
average row locality = 2084/182 = 11.450549
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16         3         3         0         0        10        11        16        16        17        16        16        16 
dram[1]:        16        16        16        16         3         4         1         0        10        10        18        16        16        16        16        17 
dram[2]:        16        16        17        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[3]:        16        16        17        16         4         3         0         0        10        10        16        17        16        16        16        16 
dram[4]:        17        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[5]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[6]:        16        16        16        16         3         3         1         0        10        10        16        16        17        16        16        16 
dram[7]:        16        16        17        16         3         2         0         0        10        10        16        16        16        16        16        16 
dram[8]:        16        16        16        16         3         2         1         0        10        10        16        16        16        16        16        16 
dram[9]:        16        16        17        16         2         2         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16        16        16        16         3         2         0         0        12        11        16        16        17        16        16        16 
total reads: 2071
min_bank_accesses = 0!
chip skew: 191/186 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 13
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1785      1040      1147      1148      1261      1187    none      none       25935     25700     32800     32838     14750     14718     15687     15652
dram[1]:       1061      1038      1150      1124      1127      2630     13373    none       25930     26005     30391     33445     14724     14722     15668     15794
dram[2]:       1072      1039      1230      1121      1278      1249    none      none       25928     23829     30815     30828     14728     14694     15657     15642
dram[3]:       1056      1041      1163      1106       735      1111    none      none       25939     25987     30796     28790     14706     14685     15661     15650
dram[4]:       1460      1019      1122      1085      1152      1045    none      none       25920     25971     30798     30821     12026     12014     15380     15361
dram[5]:       1054      1038      1153      1112      1137      1100    none      none       25917     25979     30787     30822     12011     12012     15378     15381
dram[6]:       1058      1025      1130      1070      1176      1160       170    none       25901     25970     32884     32919     11880     11992     11686     11670
dram[7]:       1053      1037      1212      1058      1093      1197    none      none       28645     28708     32897     32931     11985     12002     11676     11648
dram[8]:       1056      1046      1171      1137      9838      1213      5427    none       28665     28754     32923     32948     12024     12045     11705     11684
dram[9]:       1047      1031      2013      1129      1258      1206    none      none       27488     27531     32904     32923     12010     11999     15672     15656
dram[10]:       1049      1030      1172      1125      5942      1250    none      none       26006     27509     32904     32934     11087     12030     15694     15666
maximum mf latency per bank:
dram[0]:       8423       367       359       375       382       377         0         0     10608     48749     11335     11235     30053     11177     18834     18826
dram[1]:        364       359       378       377       368      7018     26747         0     10616     10630     11401     11353     11160     11176     18827     33875
dram[2]:        359       368      2468       373       363       383         0         0     10607     10620     11325     11222     11207     11216     18835     18844
dram[3]:        356       357       553       378       349       347         0         0     10612     10627     11182     25029     11178     11188     18835     18842
dram[4]:       7929       358       363       378       355       354         0         0     10603     10616     11182     11182     11178     11182     18844     18849
dram[5]:        364       360       360       370       353       352         0         0     10607     10623     11203     11187     11154     11167     18846     18876
dram[6]:        360       368       366       368       366       374       341         0     10601     10618     11386     11367     21680     11168     18841     18841
dram[7]:        364       360      2782       361       364       363         0         0     10616     10646     11364     11225     11166     11178     18849     18821
dram[8]:        360       368       368       373     36926       372     10854         0     10633     10673     11387     11372     11165     11166     18831     18836
dram[9]:        363       364     15391       369       366       373         0         0     10643     10643     11364     11248     11171     11180     18829     18833
dram[10]:        364       357       358       369     21279       385         0         0     36304     10662     11389     11373     11161     11178     18843     18832
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=230512 n_nop=229728 n_act=18 n_pre=4 n_req=192 n_rd=760 n_write=2 bw_util=0.006611
n_activity=2148 dram_eff=0.7095
bk0: 72a 230308i bk1: 64a 230352i bk2: 64a 230365i bk3: 64a 230285i bk4: 12a 230446i bk5: 12a 230439i bk6: 0a 230511i bk7: 0a 230515i bk8: 40a 230417i bk9: 44a 230318i bk10: 64a 230320i bk11: 64a 230243i bk12: 68a 230324i bk13: 64a 230276i bk14: 64a 230355i bk15: 64a 230311i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0128236
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=230512 n_nop=229717 n_act=22 n_pre=7 n_req=193 n_rd=764 n_write=2 bw_util=0.006646
n_activity=2297 dram_eff=0.667
bk0: 64a 230367i bk1: 64a 230344i bk2: 64a 230352i bk3: 64a 230294i bk4: 12a 230449i bk5: 16a 230427i bk6: 4a 230484i bk7: 0a 230510i bk8: 40a 230422i bk9: 40a 230355i bk10: 72a 230220i bk11: 64a 230244i bk12: 64a 230353i bk13: 64a 230290i bk14: 64a 230382i bk15: 68a 230268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0120297
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=230512 n_nop=229742 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.006525
n_activity=2118 dram_eff=0.7101
bk0: 64a 230374i bk1: 64a 230353i bk2: 68a 230334i bk3: 64a 230277i bk4: 12a 230463i bk5: 12a 230447i bk6: 0a 230510i bk7: 0a 230511i bk8: 40a 230420i bk9: 44a 230318i bk10: 64a 230314i bk11: 64a 230250i bk12: 64a 230361i bk13: 64a 230291i bk14: 64a 230375i bk15: 64a 230309i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0105895
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=230512 n_nop=229736 n_act=16 n_pre=2 n_req=191 n_rd=756 n_write=2 bw_util=0.006577
n_activity=2144 dram_eff=0.7071
bk0: 64a 230364i bk1: 64a 230362i bk2: 68a 230328i bk3: 64a 230300i bk4: 16a 230456i bk5: 12a 230477i bk6: 0a 230510i bk7: 0a 230512i bk8: 40a 230421i bk9: 40a 230355i bk10: 64a 230349i bk11: 68a 230214i bk12: 64a 230368i bk13: 64a 230287i bk14: 64a 230356i bk15: 64a 230315i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0101817
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=230512 n_nop=229736 n_act=17 n_pre=3 n_req=189 n_rd=756 n_write=0 bw_util=0.006559
n_activity=2109 dram_eff=0.7169
bk0: 68a 230339i bk1: 64a 230345i bk2: 64a 230350i bk3: 64a 230277i bk4: 12a 230476i bk5: 12a 230471i bk6: 0a 230513i bk7: 0a 230513i bk8: 40a 230422i bk9: 40a 230357i bk10: 64a 230322i bk11: 64a 230230i bk12: 64a 230355i bk13: 64a 230278i bk14: 68a 230324i bk15: 68a 230248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0114441
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=230512 n_nop=229742 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.006525
n_activity=2058 dram_eff=0.7308
bk0: 64a 230365i bk1: 64a 230350i bk2: 64a 230361i bk3: 64a 230271i bk4: 12a 230465i bk5: 12a 230478i bk6: 0a 230512i bk7: 0a 230513i bk8: 40a 230423i bk9: 40a 230355i bk10: 64a 230346i bk11: 64a 230253i bk12: 64a 230375i bk13: 64a 230291i bk14: 68a 230346i bk15: 68a 230259i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0101253
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=230512 n_nop=229741 n_act=16 n_pre=1 n_req=190 n_rd=752 n_write=2 bw_util=0.006542
n_activity=2061 dram_eff=0.7317
bk0: 64a 230362i bk1: 64a 230350i bk2: 64a 230385i bk3: 64a 230324i bk4: 12a 230453i bk5: 12a 230456i bk6: 4a 230488i bk7: 0a 230512i bk8: 40a 230421i bk9: 40a 230356i bk10: 64a 230329i bk11: 64a 230242i bk12: 68a 230316i bk13: 64a 230278i bk14: 64a 230369i bk15: 64a 230285i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0111664
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=230512 n_nop=229752 n_act=15 n_pre=1 n_req=186 n_rd=744 n_write=0 bw_util=0.006455
n_activity=2044 dram_eff=0.728
bk0: 64a 230370i bk1: 64a 230351i bk2: 68a 230344i bk3: 64a 230326i bk4: 12a 230478i bk5: 8a 230485i bk6: 0a 230511i bk7: 0a 230512i bk8: 40a 230420i bk9: 40a 230349i bk10: 64a 230319i bk11: 64a 230248i bk12: 64a 230360i bk13: 64a 230273i bk14: 64a 230360i bk15: 64a 230310i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0107717
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=230512 n_nop=229749 n_act=16 n_pre=1 n_req=188 n_rd=744 n_write=2 bw_util=0.006473
n_activity=2039 dram_eff=0.7317
bk0: 64a 230361i bk1: 64a 230339i bk2: 64a 230354i bk3: 64a 230278i bk4: 12a 230441i bk5: 8a 230462i bk6: 4a 230485i bk7: 0a 230511i bk8: 40a 230420i bk9: 40a 230351i bk10: 64a 230366i bk11: 64a 230280i bk12: 64a 230358i bk13: 64a 230291i bk14: 64a 230362i bk15: 64a 230292i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0116567
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=230512 n_nop=229748 n_act=15 n_pre=1 n_req=187 n_rd=748 n_write=0 bw_util=0.00649
n_activity=1995 dram_eff=0.7499
bk0: 64a 230368i bk1: 64a 230344i bk2: 68a 230322i bk3: 64a 230324i bk4: 8a 230464i bk5: 8a 230461i bk6: 0a 230512i bk7: 0a 230512i bk8: 44a 230405i bk9: 44a 230338i bk10: 64a 230357i bk11: 64a 230267i bk12: 64a 230358i bk13: 64a 230282i bk14: 64a 230354i bk15: 64a 230303i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0110363
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=230512 n_nop=229735 n_act=16 n_pre=2 n_req=192 n_rd=756 n_write=3 bw_util=0.006585
n_activity=2159 dram_eff=0.7031
bk0: 64a 230360i bk1: 64a 230348i bk2: 64a 230378i bk3: 64a 230302i bk4: 12a 230441i bk5: 8a 230445i bk6: 0a 230513i bk7: 0a 230514i bk8: 48a 230371i bk9: 44a 230335i bk10: 64a 230353i bk11: 64a 230263i bk12: 68a 230310i bk13: 64a 230274i bk14: 64a 230327i bk15: 64a 230274i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0116089

========= L2 cache stats =========
L2_cache_bank[0]: Access = 402, Miss = 96, Miss_rate = 0.239, Pending_hits = 295, Reservation_fails = 0
L2_cache_bank[1]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 264, Reservation_fails = 0
L2_cache_bank[2]: Access = 396, Miss = 96, Miss_rate = 0.242, Pending_hits = 266, Reservation_fails = 0
L2_cache_bank[3]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 261, Reservation_fails = 0
L2_cache_bank[4]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[5]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[6]: Access = 381, Miss = 95, Miss_rate = 0.249, Pending_hits = 267, Reservation_fails = 0
L2_cache_bank[7]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 262, Reservation_fails = 0
L2_cache_bank[8]: Access = 401, Miss = 95, Miss_rate = 0.237, Pending_hits = 295, Reservation_fails = 0
L2_cache_bank[9]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 289, Reservation_fails = 0
L2_cache_bank[10]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 265, Reservation_fails = 0
L2_cache_bank[11]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 286, Reservation_fails = 0
L2_cache_bank[12]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[13]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 264, Reservation_fails = 0
L2_cache_bank[14]: Access = 372, Miss = 94, Miss_rate = 0.253, Pending_hits = 263, Reservation_fails = 0
L2_cache_bank[15]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 255, Reservation_fails = 0
L2_cache_bank[16]: Access = 370, Miss = 94, Miss_rate = 0.254, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[17]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[18]: Access = 374, Miss = 94, Miss_rate = 0.251, Pending_hits = 268, Reservation_fails = 0
L2_cache_bank[19]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 266, Reservation_fails = 0
L2_cache_bank[20]: Access = 375, Miss = 96, Miss_rate = 0.256, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[21]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 268, Reservation_fails = 0
L2_total_cache_accesses = 8336
L2_total_cache_misses = 2071
L2_total_cache_miss_rate = 0.2484
L2_total_cache_pending_hits = 5952
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 311
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5844
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8208
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=16940
icnt_total_pkts_simt_to_mem=8351
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.6316
	minimum = 6
	maximum = 96
Network latency average = 12.6807
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 12.2535
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00134299
	minimum = 0.00117608 (at node 0)
	maximum = 0.00161913 (at node 28)
Accepted packet rate average = 0.00134299
	minimum = 0.00117608 (at node 0)
	maximum = 0.00161913 (at node 28)
Injected flit rate average = 0.00203728
	minimum = 0.00117608 (at node 0)
	maximum = 0.00356852 (at node 36)
Accepted flit rate average= 0.00203728
	minimum = 0.00148219 (at node 43)
	maximum = 0.00264216 (at node 1)
Injected packet length average = 1.51697
Accepted packet length average = 1.51697
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.6316 (1 samples)
	minimum = 6 (1 samples)
	maximum = 96 (1 samples)
Network latency average = 12.6807 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 12.2535 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00134299 (1 samples)
	minimum = 0.00117608 (1 samples)
	maximum = 0.00161913 (1 samples)
Accepted packet rate average = 0.00134299 (1 samples)
	minimum = 0.00117608 (1 samples)
	maximum = 0.00161913 (1 samples)
Injected flit rate average = 0.00203728 (1 samples)
	minimum = 0.00117608 (1 samples)
	maximum = 0.00356852 (1 samples)
Accepted flit rate average = 0.00203728 (1 samples)
	minimum = 0.00148219 (1 samples)
	maximum = 0.00264216 (1 samples)
Injected packet size average = 1.51697 (1 samples)
Accepted packet size average = 1.51697 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 47 sec (107 sec)
gpgpu_simulation_rate = 46450 (inst/sec)
gpgpu_simulation_rate = 3260 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 41819
gpu_sim_insn = 4446874
gpu_ipc =     106.3362
gpu_tot_sim_cycle = 615332
gpu_tot_sim_insn = 9417112
gpu_tot_ipc =      15.3041
gpu_tot_issued_cta = 1022
max_total_param_size = 0
gpu_stall_dramfull = 390
gpu_stall_icnt2sh    = 12306
partiton_reqs_in_parallel = 919628
partiton_reqs_in_parallel_total    = 2731124
partiton_level_parallism =      21.9907
partiton_level_parallism_total  =       5.9330
partiton_reqs_in_parallel_util = 919628
partiton_reqs_in_parallel_util_total    = 2731124
gpu_sim_cycle_parition_util = 41819
gpu_tot_sim_cycle_parition_util    = 124142
partiton_level_parallism_util =      21.9907
partiton_level_parallism_util_total  =      21.9977
partiton_replys_in_parallel = 8255
partiton_replys_in_parallel_total    = 8336
L2_BW  =      18.7102 GB/Sec
L2_BW_total  =       2.5556 GB/Sec
gpu_total_sim_rate=65396

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 171793
	L1I_total_cache_misses = 5466
	L1I_total_cache_miss_rate = 0.0318
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98112
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0183
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 166327
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5466
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98112
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 171793
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
241, 241, 240, 241, 240, 241, 240, 241, 241, 241, 241, 241, 241, 241, 241, 241, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 170, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 
gpgpu_n_tot_thrd_icount = 9948320
gpgpu_n_tot_w_icount = 310885
gpgpu_n_stall_shd_mem = 5197
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16379
gpgpu_n_mem_write_global = 43
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 522925
gpgpu_n_store_insn = 43
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3139584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 311
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:51675	W0_Idle:7090424	W0_Scoreboard:1883371	W1:257	W2:0	W3:0	W4:12	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:310616
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 131032 {8:16379,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1720 {40:43,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 655160 {40:16379,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 344 {8:43,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 48749 
averagemflatency = 1881 
max_icnt2mem_latency = 48508 
max_icnt2sh_latency = 607411 
mrq_lat_table:2110 	321 	302 	421 	571 	341 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4132 	9474 	18 	0 	774 	4 	1799 	245 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4633 	525 	101 	0 	8494 	11 	1 	0 	0 	774 	5 	1798 	245 	4 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6529 	6491 	3155 	232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	28 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	14 	1 	0 	6 	1 	7 	4 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[1]:         0         0         0         0         0         1         0         0        10        10        11        16        16        16        16         9 
dram[2]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[3]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[4]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[5]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[6]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[7]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[8]:         0         0         0         0         2         0         0         0        10        10        16        16        16        16        16        16 
dram[9]:         0         0         1         0         0         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:         0         0         0         0         0         0         0         0        11        11        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     99789    122918    123377    123380    123941    123940       955       959      4581    108795     11447     11452     33828     22892     23587     23590 
dram[1]:    122878    122919    123384    123395    123923     64439     53430      1028      4580      4581     11455     11459     22888     22896     23565     55694 
dram[2]:    122877    122918     96898    123391    123930    123930      1030      1023      4580     40609     11447     11452     22888     22892     23572     23590 
dram[3]:    122878    122918     99721    123388     54164    123961       987       989      4580      4584     11455     58940     22889     22895     23593     23631 
dram[4]:     69248    122918    123365    123369    123924    123930       994       997      4580      4584     11447     11452     22888     22891     23386     22829 
dram[5]:    122878    122918    123393    123391    123925    123962      1008       987      4580      4584     11455     11459     22889     22894     11935     18778 
dram[6]:    122878    122918    123391    123394    123916    123923     57450       993      4580      4584     11447     11452     41349     22894     23818     23604 
dram[7]:    122879    122918     66483    123412    123921    123951       969       973      4580      4584     11455     11459     22889     22892     23593     23595 
dram[8]:    122878    122918    123375    123380     90735    123930     53432       983      4580      4584     11475     11479     22888     22898     23597     23600 
dram[9]:    122878    122918     81039    123428    123934    123937      1017      1018      4580      4584     11470     11473     22889     22894     23588     23591 
dram[10]:    122878    122918    123418    123422     44990    123937       947       952     96335      4582     11468     11472     41352     22897     23593     23595 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.500000 16.000000 16.000000 11.333333 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000 16.000000  8.500000 17.000000 16.000000 13.000000 13.000000  5.666667 16.000000 16.000000 16.000000 16.000000  8.250000 
dram[2]: 16.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000 17.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 11.333333 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[6]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 11.333333 16.000000 11.000000 11.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000 16.000000 15.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  8.500000 15.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 12.333333 16.000000 16.000000 15.500000 
dram[9]: 16.000000 16.000000  8.500000 16.000000 15.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 16.000000 16.000000 15.500000 15.500000 
dram[10]: 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 16.000000 16.000000  9.666667 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4127/291 = 14.182131
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16        16        16        16        16        26        26        32        32        33        32        32        32 
dram[1]:        16        16        16        16        16        17        16        16        26        26        34        32        32        32        32        32 
dram[2]:        16        16        17        16        16        16        16        16        26        27        32        32        32        32        32        32 
dram[3]:        16        16        17        16        16        16        16        16        26        26        32        33        32        32        32        32 
dram[4]:        17        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[5]:        16        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[6]:        16        16        16        16        16        16        16        16        26        26        32        32        33        32        33        33 
dram[7]:        16        16        17        16        16        15        16        16        26        26        32        32        32        32        32        32 
dram[8]:        16        16        16        16        16        15        16        16        26        26        32        32        33        32        32        31 
dram[9]:        16        16        17        16        15        15        16        16        27        27        32        32        32        32        31        31 
dram[10]:        16        16        16        16        16        16        16        16        28        27        32        32        33        32        31        31 
total reads: 4110
bank skew: 34/15 = 2.27
chip skew: 375/371 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         4         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 17
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1968      1040      1147      1162      1413      1360      1330      1284     10691     12117     17014     17028      8387      8054      8511      8483
dram[1]:       1061      1038      1150      1124      1403      2231      2926      1471     10682     10698     16659     17332      7961      8017      8494      9242
dram[2]:       1072      1039      1853      1121      1374      1476      1421      1432     10690     10869     16013     16019      7968      7976      8497      8478
dram[3]:       1056      1041      1163      1106      1198      1342      1292      1368     10710     10766     16015     15803      7955      7980      8492      8477
dram[4]:       1655      1019      1122      1085      1289      1345      1275      1394     10685     10752     16013     16030      6634      6648      8558      8541
dram[5]:       1054      1038      1153      1112      1276      1391      1330      1349     10670     10737     16012     16031      6613      6679      8562      8553
dram[6]:       1058      1025      1130      1070      1413      1370      1167      1357     10674     10719     17050     17071      6883      6641      6316      6304
dram[7]:       1053      1037      1220      1058      1321      1446      1211      1294     11771     11832     17046     17076      6604      6641      6508      6493
dram[8]:       1056      1046      1171      1137      3301      1366      1828      1368     11769     11821     17061     17085      5762      6647      6515      6679
dram[9]:       1047      1031      2637      1129      1328      1363      1373      1426     11896     11930     17046     17069      6608      6637      8732      8720
dram[10]:       1049      1030      1172      1125      2445      1356      1248      1306     12297     11914     17059     17067      6440      6668      8751      8739
maximum mf latency per bank:
dram[0]:       8423       367       359       375       442       420       503       476     10608     48749     11335     11235     30053     11177     18834     18826
dram[1]:        364       359       378       377       448      8473     26747       512     10616     10630     11401     11353     11160     11176     18827     33875
dram[2]:        359       368     10596       373       425       453       488       532     10607     12187     11325     11222     11207     11216     18835     18844
dram[3]:        356       357       553       378       385       442       440       522     10612     10627     11182     25029     11178     11188     18835     18842
dram[4]:       7929       358       363       378       408       421       463       515     10603     10616     11182     11182     11178     11182     18844     18849
dram[5]:        364       360       360       370       387       442       452       482     10607     10623     11203     11187     11154     11167     18846     18876
dram[6]:        360       368       366       368       445       446       485       522     10601     10618     11386     11367     21680     11168     18841     18841
dram[7]:        364       360      2782       361       426       470       456       491     10616     10646     11364     11225     11166     11178     18849     18821
dram[8]:        360       368       368       373     36926       464     10854       511     10633     10673     11387     11372     11165     11166     18831     18836
dram[9]:        363       364     15391       369       411       443       476       507     10643     10643     11364     11248     11171     11180     18829     18833
dram[10]:        364       357       358       369     21279       430       436       483     36304     10662     11389     11373     11161     11178     18843     18832
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308162 n_nop=306622 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.009748
n_activity=4023 dram_eff=0.7467
bk0: 72a 307958i bk1: 64a 308003i bk2: 64a 308016i bk3: 64a 307936i bk4: 64a 307983i bk5: 64a 307897i bk6: 64a 307843i bk7: 64a 307773i bk8: 104a 307907i bk9: 104a 307784i bk10: 128a 307802i bk11: 128a 307648i bk12: 132a 307812i bk13: 128a 307665i bk14: 128a 307844i bk15: 128a 307768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0229165
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308162 n_nop=306614 n_act=31 n_pre=15 n_req=377 n_rd=1500 n_write=2 bw_util=0.009748
n_activity=4137 dram_eff=0.7261
bk0: 64a 308015i bk1: 64a 307992i bk2: 64a 308001i bk3: 64a 307944i bk4: 64a 307978i bk5: 68a 307875i bk6: 64a 307825i bk7: 64a 307776i bk8: 104a 307920i bk9: 104a 307795i bk10: 136a 307708i bk11: 128a 307656i bk12: 128a 307854i bk13: 128a 307695i bk14: 128a 307880i bk15: 128a 307756i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0225725
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308162 n_nop=306630 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.009709
n_activity=3955 dram_eff=0.7565
bk0: 64a 308021i bk1: 64a 308002i bk2: 68a 307983i bk3: 64a 307928i bk4: 64a 307994i bk5: 64a 307884i bk6: 64a 307838i bk7: 64a 307771i bk8: 104a 307918i bk9: 108a 307754i bk10: 128a 307755i bk11: 128a 307593i bk12: 128a 307846i bk13: 128a 307701i bk14: 128a 307868i bk15: 128a 307760i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0254574
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308162 n_nop=306628 n_act=26 n_pre=10 n_req=376 n_rd=1496 n_write=2 bw_util=0.009722
n_activity=3971 dram_eff=0.7545
bk0: 64a 308011i bk1: 64a 308010i bk2: 68a 307977i bk3: 64a 307951i bk4: 64a 307996i bk5: 64a 307922i bk6: 64a 307849i bk7: 64a 307807i bk8: 104a 307889i bk9: 104a 307712i bk10: 128a 307783i bk11: 132a 307553i bk12: 128a 307846i bk13: 128a 307672i bk14: 128a 307843i bk15: 128a 307776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.02083
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308162 n_nop=306624 n_act=27 n_pre=11 n_req=375 n_rd=1500 n_write=0 bw_util=0.009735
n_activity=3924 dram_eff=0.7645
bk0: 68a 307986i bk1: 64a 307993i bk2: 64a 307999i bk3: 64a 307928i bk4: 64a 308014i bk5: 64a 307927i bk6: 64a 307810i bk7: 64a 307736i bk8: 104a 307919i bk9: 104a 307764i bk10: 128a 307776i bk11: 128a 307618i bk12: 128a 307844i bk13: 128a 307690i bk14: 132a 307818i bk15: 132a 307712i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0233611
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308162 n_nop=306630 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.009709
n_activity=3932 dram_eff=0.7609
bk0: 64a 308011i bk1: 64a 307998i bk2: 64a 308010i bk3: 64a 307920i bk4: 64a 307999i bk5: 64a 307918i bk6: 64a 307833i bk7: 64a 307773i bk8: 104a 307919i bk9: 104a 307774i bk10: 128a 307807i bk11: 128a 307638i bk12: 128a 307875i bk13: 128a 307707i bk14: 132a 307849i bk15: 132a 307754i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0220306
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308162 n_nop=306622 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.009748
n_activity=3939 dram_eff=0.7626
bk0: 64a 308006i bk1: 64a 307997i bk2: 64a 308033i bk3: 64a 307974i bk4: 64a 307980i bk5: 64a 307905i bk6: 64a 307820i bk7: 64a 307755i bk8: 104a 307874i bk9: 104a 307729i bk10: 128a 307790i bk11: 128a 307621i bk12: 132a 307806i bk13: 128a 307688i bk14: 132a 307832i bk15: 132a 307669i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0215276
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308162 n_nop=306640 n_act=25 n_pre=9 n_req=372 n_rd=1488 n_write=0 bw_util=0.009657
n_activity=3832 dram_eff=0.7766
bk0: 64a 308017i bk1: 64a 308000i bk2: 68a 307993i bk3: 64a 307975i bk4: 64a 308028i bk5: 60a 307938i bk6: 64a 307896i bk7: 64a 307772i bk8: 104a 307884i bk9: 104a 307724i bk10: 128a 307783i bk11: 128a 307623i bk12: 128a 307859i bk13: 128a 307679i bk14: 128a 307849i bk15: 128a 307765i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0184319
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308162 n_nop=306636 n_act=26 n_pre=10 n_req=377 n_rd=1484 n_write=6 bw_util=0.00967
n_activity=3961 dram_eff=0.7523
bk0: 64a 308006i bk1: 64a 307988i bk2: 64a 308004i bk3: 64a 307928i bk4: 64a 307974i bk5: 60a 307893i bk6: 64a 307843i bk7: 64a 307774i bk8: 104a 307909i bk9: 104a 307779i bk10: 128a 307846i bk11: 128a 307668i bk12: 132a 307799i bk13: 128a 307693i bk14: 128a 307858i bk15: 124a 307755i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0201939
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308162 n_nop=306644 n_act=25 n_pre=9 n_req=371 n_rd=1484 n_write=0 bw_util=0.009631
n_activity=3833 dram_eff=0.7743
bk0: 64a 308015i bk1: 64a 307991i bk2: 68a 307971i bk3: 64a 307973i bk4: 60a 307997i bk5: 60a 307904i bk6: 64a 307865i bk7: 64a 307782i bk8: 108a 307902i bk9: 108a 307762i bk10: 128a 307800i bk11: 128a 307619i bk12: 128a 307857i bk13: 128a 307692i bk14: 124a 307856i bk15: 124a 307771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0199668
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308162 n_nop=306627 n_act=26 n_pre=10 n_req=377 n_rd=1496 n_write=3 bw_util=0.009729
n_activity=3966 dram_eff=0.7559
bk0: 64a 308008i bk1: 64a 307997i bk2: 64a 308028i bk3: 64a 307952i bk4: 64a 307977i bk5: 64a 307860i bk6: 64a 307846i bk7: 64a 307797i bk8: 112a 307862i bk9: 108a 307736i bk10: 128a 307803i bk11: 128a 307611i bk12: 132a 307798i bk13: 128a 307684i bk14: 124a 307822i bk15: 124a 307726i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0214108

========= L2 cache stats =========
L2_cache_bank[0]: Access = 776, Miss = 189, Miss_rate = 0.244, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[1]: Access = 747, Miss = 186, Miss_rate = 0.249, Pending_hits = 538, Reservation_fails = 0
L2_cache_bank[2]: Access = 769, Miss = 188, Miss_rate = 0.244, Pending_hits = 540, Reservation_fails = 0
L2_cache_bank[3]: Access = 748, Miss = 187, Miss_rate = 0.250, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[4]: Access = 747, Miss = 187, Miss_rate = 0.250, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 754, Miss = 187, Miss_rate = 0.248, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[7]: Access = 745, Miss = 187, Miss_rate = 0.251, Pending_hits = 541, Reservation_fails = 0
L2_cache_bank[8]: Access = 774, Miss = 188, Miss_rate = 0.243, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[9]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[10]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[11]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[12]: Access = 775, Miss = 188, Miss_rate = 0.243, Pending_hits = 564, Reservation_fails = 0
L2_cache_bank[13]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[14]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[15]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 532, Reservation_fails = 0
L2_cache_bank[16]: Access = 749, Miss = 187, Miss_rate = 0.250, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[17]: Access = 736, Miss = 184, Miss_rate = 0.250, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[18]: Access = 744, Miss = 186, Miss_rate = 0.250, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[19]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 542, Reservation_fails = 0
L2_cache_bank[20]: Access = 748, Miss = 188, Miss_rate = 0.251, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[21]: Access = 745, Miss = 186, Miss_rate = 0.250, Pending_hits = 546, Reservation_fails = 0
L2_total_cache_accesses = 16591
L2_total_cache_misses = 4110
L2_total_cache_miss_rate = 0.2477
L2_total_cache_pending_hits = 12057
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 374
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11916
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4089
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 24
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16379
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=33590
icnt_total_pkts_simt_to_mem=16634
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.9884
	minimum = 6
	maximum = 106
Network latency average = 13.2952
	minimum = 6
	maximum = 71
Slowest packet = 16693
Flit latency average = 13.8835
	minimum = 6
	maximum = 70
Slowest flit = 29209
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00394806
	minimum = 0.00270219 (at node 20)
	maximum = 0.00479459 (at node 40)
Accepted packet rate average = 0.00394806
	minimum = 0.00270219 (at node 20)
	maximum = 0.00479459 (at node 40)
Injected flit rate average = 0.00596227
	minimum = 0.00270219 (at node 20)
	maximum = 0.0105816 (at node 40)
Accepted flit rate average= 0.00596227
	minimum = 0.00440002 (at node 45)
	maximum = 0.00738916 (at node 2)
Injected packet length average = 1.51018
Accepted packet length average = 1.51018
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.31 (2 samples)
	minimum = 6 (2 samples)
	maximum = 101 (2 samples)
Network latency average = 12.9879 (2 samples)
	minimum = 6 (2 samples)
	maximum = 65.5 (2 samples)
Flit latency average = 13.0685 (2 samples)
	minimum = 6 (2 samples)
	maximum = 65 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00264552 (2 samples)
	minimum = 0.00193913 (2 samples)
	maximum = 0.00320686 (2 samples)
Accepted packet rate average = 0.00264552 (2 samples)
	minimum = 0.00193913 (2 samples)
	maximum = 0.00320686 (2 samples)
Injected flit rate average = 0.00399977 (2 samples)
	minimum = 0.00193913 (2 samples)
	maximum = 0.00707505 (2 samples)
Accepted flit rate average = 0.00399977 (2 samples)
	minimum = 0.0029411 (2 samples)
	maximum = 0.00501566 (2 samples)
Injected packet size average = 1.5119 (2 samples)
Accepted packet size average = 1.5119 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 24 sec (144 sec)
gpgpu_simulation_rate = 65396 (inst/sec)
gpgpu_simulation_rate = 4273 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 127331
gpu_sim_insn = 4971019
gpu_ipc =      39.0401
gpu_tot_sim_cycle = 967349
gpu_tot_sim_insn = 14388131
gpu_tot_ipc =      14.8738
gpu_tot_issued_cta = 1533
max_total_param_size = 0
gpu_stall_dramfull = 390
gpu_stall_icnt2sh    = 12306
partiton_reqs_in_parallel = 2801282
partiton_reqs_in_parallel_total    = 3650752
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.6698
partiton_reqs_in_parallel_util = 2801282
partiton_reqs_in_parallel_util_total    = 3650752
gpu_sim_cycle_parition_util = 127331
gpu_tot_sim_cycle_parition_util    = 165961
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9987
partiton_replys_in_parallel = 8451
partiton_replys_in_parallel_total    = 16591
L2_BW  =       6.2908 GB/Sec
L2_BW_total  =       2.4537 GB/Sec
gpu_total_sim_rate=59701

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 262234
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0209
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 155344
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0115
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 153552
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 256761
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 155344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 262234
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
379, 379, 378, 379, 378, 379, 378, 379, 379, 379, 379, 379, 379, 379, 379, 379, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 268, 268, 268, 268, 268, 268, 268, 268, 268, 268, 268, 268, 268, 268, 268, 268, 262, 247, 247, 247, 247, 247, 247, 247, 247, 247, 247, 247, 247, 247, 247, 247, 
gpgpu_n_tot_thrd_icount = 15212192
gpgpu_n_tot_w_icount = 475381
gpgpu_n_stall_shd_mem = 5197
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 24748
gpgpu_n_mem_write_global = 118
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 784567
gpgpu_n_store_insn = 118
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4971008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 311
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:73916	W0_Idle:13693018	W0_Scoreboard:2006618	W1:1263	W2:0	W3:0	W4:18	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:474100
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 197984 {8:24748,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4720 {40:118,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 989920 {40:24748,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 944 {8:118,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 101680 
averagemflatency = 1360 
max_icnt2mem_latency = 101439 
max_icnt2sh_latency = 967348 
mrq_lat_table:2187 	321 	302 	454 	573 	341 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12496 	9521 	23 	0 	779 	4 	1803 	248 	8 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9204 	546 	101 	0 	12320 	11 	6 	0 	0 	779 	5 	1802 	248 	8 	12 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	14405 	6965 	3174 	232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	46 	18 	3 	1 	8 	1 	8 	6 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16         9 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     99789    122918    123377    123380    123941    123940       955    124963      4581    108795    113080     11452     33828     22892     23587     23590 
dram[1]:    122878    122919    123384    123395    123923     64439     53430      1028     39783     16457     11455     11459     22888     22896     23565     55694 
dram[2]:    122877    122918     96898    123391    123930    123930      1030      1023    113632     40609    110475     11452     22888     22892     23572     23590 
dram[3]:    122878    122918     99721    123388     54164    123961     16381    125917     82021     14610     11455     58940     22889     22895     23593     23631 
dram[4]:     69248    122918    123365    123369    123924    123930    120460       997      4580     16263     11447     11452     22888     22891     23386     22829 
dram[5]:    122878    122918    123393    123391    123925    123962     27361       987      4702      4584    107839     11459    102548     80213     11935     18778 
dram[6]:    122878    122918    123391    123394    123916    123923     57450    105888    109182      4584     11447     11452     41349     22894     41286     23604 
dram[7]:    122879    122918     66483    123412    123921    123951       969       973      6542      4584     11455     11459     22889     22892     23593     23595 
dram[8]:    122878    122918    123375    123380    119376    123930     53432       983    124802      4584     11475     11479     22888     22898     23597     23600 
dram[9]:    122878    122918     81039    123428    123934    123937      1017      1018      4580      4584     11470     11473     22889     22894     23588     96162 
dram[10]:    122878    122918    123418    123422     44990    123937     11958       952     96335     13674     91679     11472     41352     22897     23593     23595 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  5.666667 16.000000 16.000000 16.000000 16.000000  8.250000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000 11.333333 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/368 = 11.519022
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2573      1708      1900      3802      1562      6097      1330      1230     10980     13292     16866     17387      8768      8423      8613      8795
dram[1]:       1757      1705      7072      1812      1551      2261      2926      1471     11135     10574     17518     17687      8344      8381      8839      9564
dram[2]:       1724      1613      2596      1880      6559      1612      1421      1432      9882     11154     15936     15420      8351      8386      8849      8831
dram[3]:       1740      1536      1961      1853      1212      1395      1237      1235     10868     10660     16383     16152      8333      8364      8851      8829
dram[4]:       2195      1803      1836      1793      1450      1483      1317      1394     10990     10642     16364     16375      7023      7021      8888      8866
dram[5]:       1766      1640      1869      1796      6171      1527      2486      1349     10571     11011     18414     16392      6575      9162      8901      8872
dram[6]:       1784      1686      6335      1758      6295      1539      1174      1180      9853     11001     16910     17428      7165      6983      7664      6639
dram[7]:       1736      1609      1907      6027      1461      1572      1211      1294     11226     12113     16906     16419      6975      6992      6802      6835
dram[8]:       1730      1595      1859      1800      2967      1463      1828      1383     11656     12117     17416     17436      6082      6590      6860      7028
dram[9]:       1658      1705      3328      1727      5978      1473      1373      1426     12226     12243     17410     17417      6578      6994      9073     11527
dram[10]:       1665      1696      1926      1867      2532      1371      1719      1306     12611     11782     18973     17425      6822      7046      9083      9067
maximum mf latency per bank:
dram[0]:       8423       367       359     45300       442     85709       503       476     10608     90161     11335     11235     30053     11177     18834     18826
dram[1]:        364       359     97268       377       448      8473     26747       512     26766     10630     11935     11353     11160     11176     18827     33875
dram[2]:        359       368     10596       373     59411       453       488       532     10607     12187     11325     11222     11207     11216     18835     18844
dram[3]:        356       357       553       378       385       442       440       522     27729     10627     11182     25029     11178     11188     18835     18842
dram[4]:       7929      3281       363       378       408       421       560       515     10603     10616     11182     11182     11178     11182     18844     18849
dram[5]:        364       360       360       370     88401       442     23247       482     10607     10623    101680     11187     11154     86570     18846     18876
dram[6]:        360       559     87532       368     88126       446       485       522     10601     10618     11386     11367     21680     11168     48540     18841
dram[7]:        364       360      2782     86397       426       470       456       491     10616     10646     11364     11225     11166     11178     18849     18821
dram[8]:        360       368       368       373     36926       464     10854       511     10633     10673     11387     11372     11165     11166     18831     18836
dram[9]:        363       364     15391       369     85537       443       476       507     10643     10643     11364     11248     11171     11180     18829     99322
dram[10]:        364       357       358       369     21279       430      8730       483     36304     10662     87431     11373     11161     11178     18843     18832
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544596 n_nop=542991 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.005681
n_activity=4501 dram_eff=0.6874
bk0: 76a 544363i bk1: 64a 544438i bk2: 64a 544452i bk3: 72a 544296i bk4: 64a 544416i bk5: 68a 544286i bk6: 64a 544276i bk7: 68a 544176i bk8: 104a 544341i bk9: 116a 544101i bk10: 132a 544200i bk11: 128a 544077i bk12: 132a 544243i bk13: 128a 544099i bk14: 132a 544249i bk15: 128a 544203i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.01314
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544596 n_nop=543022 n_act=35 n_pre=19 n_req=383 n_rd=1516 n_write=4 bw_util=0.005582
n_activity=4345 dram_eff=0.6997
bk0: 64a 544451i bk1: 64a 544428i bk2: 68a 544399i bk3: 64a 544378i bk4: 64a 544412i bk5: 72a 544277i bk6: 64a 544257i bk7: 64a 544210i bk8: 108a 544316i bk9: 108a 544195i bk10: 136a 544138i bk11: 128a 544089i bk12: 128a 544287i bk13: 128a 544130i bk14: 128a 544315i bk15: 128a 544192i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0128389
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents
MSHR: tag=0xc0995c00, atomic=0 1 entries : 0x7f99439cf3b0 :  mf: uid=463522, sid07:w62, part=2, addr=0xc0995c40, load , size=32, unknown  status = IN_PARTITION_DRAM (967348), 

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544596 n_nop=543009 n_act=34 n_pre=18 n_req=387 n_rd=1531 n_write=4 bw_util=0.005637
n_activity=4379 dram_eff=0.7011
bk0: 64a 544456i bk1: 68a 544405i bk2: 68a 544416i bk3: 64a 544363i bk4: 76a 544330i bk5: 64a 544316i bk6: 64a 544273i bk7: 64a 544206i bk8: 111a 544285i bk9: 108a 544186i bk10: 132a 544158i bk11: 132a 543988i bk12: 128a 544279i bk13: 132a 544103i bk14: 128a 544301i bk15: 128a 544194i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0146439
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544596 n_nop=543010 n_act=34 n_pre=18 n_req=388 n_rd=1528 n_write=6 bw_util=0.005634
n_activity=4387 dram_eff=0.6993
bk0: 64a 544447i bk1: 68a 544409i bk2: 68a 544412i bk3: 64a 544387i bk4: 68a 544395i bk5: 68a 544325i bk6: 68a 544250i bk7: 68a 544202i bk8: 112a 544251i bk9: 108a 544108i bk10: 128a 544213i bk11: 132a 543986i bk12: 128a 544280i bk13: 128a 544107i bk14: 128a 544278i bk15: 128a 544211i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0119189
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544596 n_nop=543028 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.005582
n_activity=4184 dram_eff=0.7266
bk0: 72a 544390i bk1: 72a 544364i bk2: 64a 544430i bk3: 64a 544362i bk4: 64a 544448i bk5: 64a 544362i bk6: 68a 544213i bk7: 64a 544169i bk8: 104a 544353i bk9: 108a 544166i bk10: 128a 544208i bk11: 128a 544051i bk12: 128a 544278i bk13: 128a 544124i bk14: 132a 544252i bk15: 132a 544148i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.013219
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544596 n_nop=543017 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.005615
n_activity=4254 dram_eff=0.7189
bk0: 64a 544446i bk1: 68a 544401i bk2: 64a 544443i bk3: 64a 544355i bk4: 68a 544383i bk5: 64a 544351i bk6: 68a 544228i bk7: 64a 544205i bk8: 108a 544320i bk9: 104a 544206i bk10: 132a 544203i bk11: 128a 544072i bk12: 132a 544273i bk13: 132a 544098i bk14: 132a 544283i bk15: 132a 544189i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0126406
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544596 n_nop=542979 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.005711
n_activity=4521 dram_eff=0.6879
bk0: 64a 544442i bk1: 68a 544403i bk2: 76a 544361i bk3: 64a 544405i bk4: 68a 544366i bk5: 64a 544337i bk6: 64a 544253i bk7: 72a 544119i bk8: 112a 544237i bk9: 104a 544159i bk10: 132a 544190i bk11: 128a 544052i bk12: 136a 544209i bk13: 128a 544123i bk14: 136a 544231i bk15: 132a 544105i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0123523
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544596 n_nop=543029 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.005578
n_activity=4196 dram_eff=0.724
bk0: 64a 544452i bk1: 68a 544404i bk2: 68a 544428i bk3: 72a 544341i bk4: 64a 544460i bk5: 60a 544372i bk6: 64a 544330i bk7: 64a 544206i bk8: 108a 544280i bk9: 104a 544157i bk10: 132a 544185i bk11: 132a 544018i bk12: 128a 544292i bk13: 128a 544112i bk14: 132a 544252i bk15: 128a 544198i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0105307
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544596 n_nop=543038 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.005553
n_activity=4221 dram_eff=0.7164
bk0: 64a 544441i bk1: 68a 544391i bk2: 64a 544437i bk3: 64a 544362i bk4: 72a 544338i bk5: 60a 544324i bk6: 64a 544276i bk7: 64a 544209i bk8: 108a 544312i bk9: 104a 544212i bk10: 128a 544280i bk11: 128a 544103i bk12: 132a 544234i bk13: 132a 544090i bk14: 128a 544291i bk15: 124a 544189i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0114929
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544596 n_nop=543039 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.005549
n_activity=4145 dram_eff=0.7291
bk0: 68a 544418i bk1: 64a 544424i bk2: 68a 544406i bk3: 68a 544376i bk4: 68a 544360i bk5: 60a 544335i bk6: 64a 544297i bk7: 64a 544215i bk8: 108a 544335i bk9: 108a 544196i bk10: 128a 544234i bk11: 128a 544054i bk12: 132a 544254i bk13: 128a 544127i bk14: 124a 544291i bk15: 128a 544169i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0113993
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544596 n_nop=543030 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.005582
n_activity=4226 dram_eff=0.7194
bk0: 68a 544411i bk1: 64a 544431i bk2: 64a 544463i bk3: 64a 544387i bk4: 64a 544412i bk5: 68a 544263i bk6: 68a 544247i bk7: 64a 544229i bk8: 112a 544295i bk9: 112a 544137i bk10: 132a 544199i bk11: 128a 544044i bk12: 132a 544231i bk13: 128a 544119i bk14: 124a 544257i bk15: 124a 544161i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0121485

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1174, Miss = 192, Miss_rate = 0.164, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[1]: Access = 1130, Miss = 193, Miss_rate = 0.171, Pending_hits = 538, Reservation_fails = 0
L2_cache_bank[2]: Access = 1165, Miss = 190, Miss_rate = 0.163, Pending_hits = 540, Reservation_fails = 0
L2_cache_bank[3]: Access = 1123, Miss = 189, Miss_rate = 0.168, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[4]: Access = 1138, Miss = 193, Miss_rate = 0.170, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 1129, Miss = 190, Miss_rate = 0.168, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[7]: Access = 1126, Miss = 191, Miss_rate = 0.170, Pending_hits = 541, Reservation_fails = 0
L2_cache_bank[8]: Access = 1160, Miss = 190, Miss_rate = 0.164, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[9]: Access = 1161, Miss = 190, Miss_rate = 0.164, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[10]: Access = 1134, Miss = 192, Miss_rate = 0.169, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[11]: Access = 1147, Miss = 189, Miss_rate = 0.165, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[12]: Access = 1181, Miss = 197, Miss_rate = 0.167, Pending_hits = 564, Reservation_fails = 0
L2_cache_bank[13]: Access = 1154, Miss = 190, Miss_rate = 0.165, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[14]: Access = 1133, Miss = 190, Miss_rate = 0.168, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[15]: Access = 1113, Miss = 189, Miss_rate = 0.170, Pending_hits = 532, Reservation_fails = 0
L2_cache_bank[16]: Access = 1126, Miss = 190, Miss_rate = 0.169, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[17]: Access = 1107, Miss = 186, Miss_rate = 0.168, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[18]: Access = 1122, Miss = 190, Miss_rate = 0.169, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[19]: Access = 1116, Miss = 187, Miss_rate = 0.168, Pending_hits = 542, Reservation_fails = 0
L2_cache_bank[20]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[21]: Access = 1123, Miss = 188, Miss_rate = 0.167, Pending_hits = 546, Reservation_fails = 0
L2_total_cache_accesses = 25042
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1672
L2_total_cache_pending_hits = 12057
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8699
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11916
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 31
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24748
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 118
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=50438
icnt_total_pkts_simt_to_mem=25160
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.56224
	minimum = 6
	maximum = 41
Network latency average = 7.53816
	minimum = 6
	maximum = 38
Slowest packet = 42160
Flit latency average = 7.21163
	minimum = 6
	maximum = 37
Slowest flit = 63533
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00132742
	minimum = 0.00106809 (at node 11)
	maximum = 0.00159428 (at node 40)
Accepted packet rate average = 0.00132742
	minimum = 0.00106809 (at node 11)
	maximum = 0.00159428 (at node 40)
Injected flit rate average = 0.00199277
	minimum = 0.00106809 (at node 11)
	maximum = 0.003165 (at node 40)
Accepted flit rate average= 0.00199277
	minimum = 0.0014647 (at node 45)
	maximum = 0.0027252 (at node 10)
Injected packet length average = 1.50124
Accepted packet length average = 1.50124
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.3941 (3 samples)
	minimum = 6 (3 samples)
	maximum = 81 (3 samples)
Network latency average = 11.1713 (3 samples)
	minimum = 6 (3 samples)
	maximum = 56.3333 (3 samples)
Flit latency average = 11.1162 (3 samples)
	minimum = 6 (3 samples)
	maximum = 55.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00220616 (3 samples)
	minimum = 0.00164879 (3 samples)
	maximum = 0.00266933 (3 samples)
Accepted packet rate average = 0.00220616 (3 samples)
	minimum = 0.00164879 (3 samples)
	maximum = 0.00266933 (3 samples)
Injected flit rate average = 0.00333077 (3 samples)
	minimum = 0.00164879 (3 samples)
	maximum = 0.0057717 (3 samples)
Accepted flit rate average = 0.00333077 (3 samples)
	minimum = 0.00244897 (3 samples)
	maximum = 0.00425217 (3 samples)
Injected packet size average = 1.50976 (3 samples)
Accepted packet size average = 1.50976 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 1 sec (241 sec)
gpgpu_simulation_rate = 59701 (inst/sec)
gpgpu_simulation_rate = 4013 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 3505
gpu_sim_insn = 4447144
gpu_ipc =    1268.8000
gpu_tot_sim_cycle = 1193004
gpu_tot_sim_insn = 18835275
gpu_tot_ipc =      15.7881
gpu_tot_issued_cta = 2044
max_total_param_size = 0
gpu_stall_dramfull = 390
gpu_stall_icnt2sh    = 12307
partiton_reqs_in_parallel = 77110
partiton_reqs_in_parallel_total    = 6452034
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.4729
partiton_reqs_in_parallel_util = 77110
partiton_reqs_in_parallel_util_total    = 6452034
gpu_sim_cycle_parition_util = 3505
gpu_tot_sim_cycle_parition_util    = 293292
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9987
partiton_replys_in_parallel = 8307
partiton_replys_in_parallel_total    = 25042
L2_BW  =     224.6421 GB/Sec
L2_BW_total  =       2.6496 GB/Sec
gpu_total_sim_rate=75040

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 344149
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0159
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196224
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194432
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 338676
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196224
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 344149
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
484, 484, 483, 484, 483, 484, 483, 484, 484, 484, 484, 484, 484, 484, 484, 484, 417, 432, 417, 417, 417, 417, 417, 417, 417, 417, 417, 417, 417, 417, 417, 417, 352, 352, 352, 352, 352, 352, 352, 352, 352, 352, 352, 352, 352, 352, 352, 352, 346, 331, 331, 331, 331, 331, 331, 331, 331, 331, 331, 331, 331, 331, 331, 331, 
gpgpu_n_tot_thrd_icount = 19932576
gpgpu_n_tot_w_icount = 622893
gpgpu_n_stall_shd_mem = 5197
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32919
gpgpu_n_mem_write_global = 254
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1046011
gpgpu_n_store_insn = 254
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6279168
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 311
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:90038	W0_Idle:13696712	W0_Scoreboard:2040023	W1:1637	W2:0	W3:0	W4:24	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:621232
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 263352 {8:32919,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10160 {40:254,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1316760 {40:32919,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2032 {8:254,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 101680 
averagemflatency = 1064 
max_icnt2mem_latency = 101439 
max_icnt2sh_latency = 1193003 
mrq_lat_table:2187 	321 	302 	454 	573 	341 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20803 	9521 	23 	0 	779 	4 	1803 	248 	8 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	13677 	611 	101 	0 	16089 	11 	6 	0 	0 	779 	5 	1802 	248 	8 	12 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	21613 	7900 	3202 	232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	136 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	54 	18 	3 	1 	8 	1 	8 	6 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16         9 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     99789    122918    123377    123380    123941    123940       955    124963      4581    108795    113080     11452     33828     22892     23587     23590 
dram[1]:    122878    122919    123384    123395    123923     64439     53430      1028     39783     16457     11455     11459     22888     22896     23565     55694 
dram[2]:    122877    122918     96898    123391    123930    123930      1030      1023    113632     40609    110475     11452     22888     22892     23572     23590 
dram[3]:    122878    122918     99721    123388     54164    123961     16381    125917     82021     14610     11455     58940     22889     22895     23593     23631 
dram[4]:     69248    122918    123365    123369    123924    123930    120460       997      4580     16263     11447     11452     22888     22891     23386     22829 
dram[5]:    122878    122918    123393    123391    123925    123962     27361       987      4702      4584    107839     11459    102548     80213     11935     18778 
dram[6]:    122878    122918    123391    123394    123916    123923     57450    105888    109182      4584     11447     11452     41349     22894     41286     23604 
dram[7]:    122879    122918     66483    123412    123921    123951       969       973      6542      4584     11455     11459     22889     22892     23593     23595 
dram[8]:    122878    122918    123375    123380    119376    123930     53432       983    124802      4584     11475     11479     22888     22898     23597     23600 
dram[9]:    122878    122918     81039    123428    123934    123937      1017      1018      4580      4584     11470     11473     22889     22894     23588     96162 
dram[10]:    122878    122918    123418    123422     44990    123937     11958       952     96335     13674     91679     11472     41352     22897     23593     23595 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  5.666667 16.000000 16.000000 16.000000 16.000000  8.250000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000 11.333333 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/368 = 11.519022
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2585      1708      1908      3802      2007      6488      2060      1917     11448     13681     17233     17756      9117      8784      8999      9182
dram[1]:       1757      1705      7072      1820      1995      2675      3559      2118     11557     11004     17899     18081      8679      8715      9245      9954
dram[2]:       1724      1641      2596      1880      6900      2055      2088      2098     10318     11599     16368     15824      8729      8741      9217      9190
dram[3]:       1748      1536      1961      1853      1603      1848      1945      1871     11303     11116     16773     16509      8764      8786      9208      9174
dram[4]:       2220      1823      1844      1793      1904      1944      1981      2044     11452     11084     16766     16763      7424      7394      9253      9226
dram[5]:       1766      1654      1884      1796      6562      1967      3085      1982     11007     11450     18781     16769      6928      9518      9261      9220
dram[6]:       1784      1686      6353      1758      6690      1988      1785      1732     10263     11445     17290     17803      7526      7360      8012      6987
dram[7]:       1736      1623      1921      6039      1910      2054      1889      1947     11634     12534     17311     16800      7364      7368      7181      7204
dram[8]:       1730      1609      1859      1808      3349      1948      2417      2010     12108     12558     17804     17807      6518      6929      7236      7392
dram[9]:       1671      1721      3328      1734      6413      1961      2030      2071     12671     12682     17803     17792      6928      7366      9472     11899
dram[10]:       1673      1705      1926      1867      3004      1849      2397      1996     13054     12232     19323     17789      7202      7455      9502      9461
maximum mf latency per bank:
dram[0]:       8423       367       359     45300       442     85709       503       476     10608     90161     11335     11235     30053     11177     18834     18826
dram[1]:        364       359     97268       377       448      8473     26747       512     26766     10630     11935     11353     11160     11176     18827     33875
dram[2]:        359       368     10596       373     59411       453       488       532     10607     12187     11325     11222     11207     11216     18835     18844
dram[3]:        356       357       553       378       385       442       440       522     27729     10627     11182     25029     11178     11188     18835     18842
dram[4]:       7929      3281       363       378       408       421       560       515     10603     10616     11182     11182     11178     11182     18844     18849
dram[5]:        364       360       360       370     88401       442     23247       482     10607     10623    101680     11187     11154     86570     18846     18876
dram[6]:        360       559     87532       368     88126       446       485       522     10601     10618     11386     11367     21680     11168     48540     18841
dram[7]:        364       360      2782     86397       426       470       456       491     10616     10646     11364     11225     11166     11178     18849     18821
dram[8]:        360       368       368       373     36926       464     10854       511     10633     10673     11387     11372     11165     11166     18831     18836
dram[9]:        363       364     15391       369     85537       443       476       507     10643     10643     11364     11248     11171     11180     18829     99322
dram[10]:        364       357       358       369     21279       430      8730       483     36304     10662     87431     11373     11161     11178     18843     18832
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=551103 n_nop=549498 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.005614
n_activity=4501 dram_eff=0.6874
bk0: 76a 550870i bk1: 64a 550945i bk2: 64a 550959i bk3: 72a 550803i bk4: 64a 550923i bk5: 68a 550793i bk6: 64a 550783i bk7: 68a 550683i bk8: 104a 550848i bk9: 116a 550608i bk10: 132a 550707i bk11: 128a 550584i bk12: 132a 550750i bk13: 128a 550606i bk14: 132a 550756i bk15: 128a 550710i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0129849
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=551103 n_nop=549529 n_act=35 n_pre=19 n_req=383 n_rd=1516 n_write=4 bw_util=0.005516
n_activity=4345 dram_eff=0.6997
bk0: 64a 550958i bk1: 64a 550935i bk2: 68a 550906i bk3: 64a 550885i bk4: 64a 550919i bk5: 72a 550784i bk6: 64a 550764i bk7: 64a 550717i bk8: 108a 550823i bk9: 108a 550702i bk10: 136a 550645i bk11: 128a 550596i bk12: 128a 550794i bk13: 128a 550637i bk14: 128a 550822i bk15: 128a 550699i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0126873
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=551103 n_nop=549515 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.005574
n_activity=4396 dram_eff=0.6988
bk0: 64a 550963i bk1: 68a 550912i bk2: 68a 550923i bk3: 64a 550870i bk4: 76a 550837i bk5: 64a 550823i bk6: 64a 550780i bk7: 64a 550713i bk8: 112a 550790i bk9: 108a 550693i bk10: 132a 550665i bk11: 132a 550495i bk12: 128a 550786i bk13: 132a 550610i bk14: 128a 550808i bk15: 128a 550701i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.014471
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=551103 n_nop=549517 n_act=34 n_pre=18 n_req=388 n_rd=1528 n_write=6 bw_util=0.005567
n_activity=4387 dram_eff=0.6993
bk0: 64a 550954i bk1: 68a 550916i bk2: 68a 550919i bk3: 64a 550894i bk4: 68a 550902i bk5: 68a 550832i bk6: 68a 550757i bk7: 68a 550709i bk8: 112a 550758i bk9: 108a 550615i bk10: 128a 550720i bk11: 132a 550493i bk12: 128a 550787i bk13: 128a 550614i bk14: 128a 550785i bk15: 128a 550718i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0117782
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=551103 n_nop=549535 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.005516
n_activity=4184 dram_eff=0.7266
bk0: 72a 550897i bk1: 72a 550871i bk2: 64a 550937i bk3: 64a 550869i bk4: 64a 550955i bk5: 64a 550869i bk6: 68a 550720i bk7: 64a 550676i bk8: 104a 550860i bk9: 108a 550673i bk10: 128a 550715i bk11: 128a 550558i bk12: 128a 550785i bk13: 128a 550631i bk14: 132a 550759i bk15: 132a 550655i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0130629
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=551103 n_nop=549524 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.005549
n_activity=4254 dram_eff=0.7189
bk0: 64a 550953i bk1: 68a 550908i bk2: 64a 550950i bk3: 64a 550862i bk4: 68a 550890i bk5: 64a 550858i bk6: 68a 550735i bk7: 64a 550712i bk8: 108a 550827i bk9: 104a 550713i bk10: 132a 550710i bk11: 128a 550579i bk12: 132a 550780i bk13: 132a 550605i bk14: 132a 550790i bk15: 132a 550696i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0124913
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=551103 n_nop=549486 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.005643
n_activity=4521 dram_eff=0.6879
bk0: 64a 550949i bk1: 68a 550910i bk2: 76a 550868i bk3: 64a 550912i bk4: 68a 550873i bk5: 64a 550844i bk6: 64a 550760i bk7: 72a 550626i bk8: 112a 550744i bk9: 104a 550666i bk10: 132a 550697i bk11: 128a 550559i bk12: 136a 550716i bk13: 128a 550630i bk14: 136a 550738i bk15: 132a 550612i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0122064
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=551103 n_nop=549536 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.005513
n_activity=4196 dram_eff=0.724
bk0: 64a 550959i bk1: 68a 550911i bk2: 68a 550935i bk3: 72a 550848i bk4: 64a 550967i bk5: 60a 550879i bk6: 64a 550837i bk7: 64a 550713i bk8: 108a 550787i bk9: 104a 550664i bk10: 132a 550692i bk11: 132a 550525i bk12: 128a 550799i bk13: 128a 550619i bk14: 132a 550759i bk15: 128a 550705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0104064
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=551103 n_nop=549545 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.005487
n_activity=4221 dram_eff=0.7164
bk0: 64a 550948i bk1: 68a 550898i bk2: 64a 550944i bk3: 64a 550869i bk4: 72a 550845i bk5: 60a 550831i bk6: 64a 550783i bk7: 64a 550716i bk8: 108a 550819i bk9: 104a 550719i bk10: 128a 550787i bk11: 128a 550610i bk12: 132a 550741i bk13: 132a 550597i bk14: 128a 550798i bk15: 124a 550696i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0113572
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=551103 n_nop=549546 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.005484
n_activity=4145 dram_eff=0.7291
bk0: 68a 550925i bk1: 64a 550931i bk2: 68a 550913i bk3: 68a 550883i bk4: 68a 550867i bk5: 60a 550842i bk6: 64a 550804i bk7: 64a 550722i bk8: 108a 550842i bk9: 108a 550703i bk10: 128a 550741i bk11: 128a 550561i bk12: 132a 550761i bk13: 128a 550634i bk14: 124a 550798i bk15: 128a 550676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0112647
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=551103 n_nop=549537 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.005516
n_activity=4226 dram_eff=0.7194
bk0: 68a 550918i bk1: 64a 550938i bk2: 64a 550970i bk3: 64a 550894i bk4: 64a 550919i bk5: 68a 550770i bk6: 68a 550754i bk7: 64a 550736i bk8: 112a 550802i bk9: 112a 550644i bk10: 132a 550706i bk11: 128a 550551i bk12: 132a 550738i bk13: 128a 550626i bk14: 124a 550764i bk15: 124a 550668i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.012005

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1549, Miss = 192, Miss_rate = 0.124, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[1]: Access = 1508, Miss = 193, Miss_rate = 0.128, Pending_hits = 538, Reservation_fails = 0
L2_cache_bank[2]: Access = 1539, Miss = 190, Miss_rate = 0.123, Pending_hits = 540, Reservation_fails = 0
L2_cache_bank[3]: Access = 1500, Miss = 189, Miss_rate = 0.126, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[4]: Access = 1513, Miss = 193, Miss_rate = 0.128, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 1506, Miss = 190, Miss_rate = 0.126, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[7]: Access = 1503, Miss = 191, Miss_rate = 0.127, Pending_hits = 541, Reservation_fails = 0
L2_cache_bank[8]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[9]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[10]: Access = 1512, Miss = 192, Miss_rate = 0.127, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[11]: Access = 1523, Miss = 189, Miss_rate = 0.124, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[12]: Access = 1560, Miss = 197, Miss_rate = 0.126, Pending_hits = 564, Reservation_fails = 0
L2_cache_bank[13]: Access = 1530, Miss = 190, Miss_rate = 0.124, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[14]: Access = 1511, Miss = 190, Miss_rate = 0.126, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[15]: Access = 1489, Miss = 189, Miss_rate = 0.127, Pending_hits = 532, Reservation_fails = 0
L2_cache_bank[16]: Access = 1536, Miss = 190, Miss_rate = 0.124, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[17]: Access = 1479, Miss = 186, Miss_rate = 0.126, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[18]: Access = 1495, Miss = 190, Miss_rate = 0.127, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[19]: Access = 1490, Miss = 187, Miss_rate = 0.126, Pending_hits = 542, Reservation_fails = 0
L2_cache_bank[20]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[21]: Access = 1502, Miss = 188, Miss_rate = 0.125, Pending_hits = 546, Reservation_fails = 0
L2_total_cache_accesses = 33349
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1256
L2_total_cache_pending_hits = 12057
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16870
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11916
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 31
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32919
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 254
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=66916
icnt_total_pkts_simt_to_mem=33603
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.05092
	minimum = 6
	maximum = 41
Network latency average = 8.00554
	minimum = 6
	maximum = 41
Slowest packet = 62302
Flit latency average = 7.81156
	minimum = 6
	maximum = 40
Slowest flit = 93785
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0474144
	minimum = 0.0399543 (at node 16)
	maximum = 0.0585046 (at node 44)
Accepted packet rate average = 0.0474144
	minimum = 0.0399543 (at node 16)
	maximum = 0.0585046 (at node 44)
Injected flit rate average = 0.0711216
	minimum = 0.0410959 (at node 10)
	maximum = 0.111444 (at node 44)
Accepted flit rate average= 0.0711216
	minimum = 0.053653 (at node 30)
	maximum = 0.0878995 (at node 11)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.0583 (4 samples)
	minimum = 6 (4 samples)
	maximum = 71 (4 samples)
Network latency average = 10.3799 (4 samples)
	minimum = 6 (4 samples)
	maximum = 52.5 (4 samples)
Flit latency average = 10.2901 (4 samples)
	minimum = 6 (4 samples)
	maximum = 51.75 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0135082 (4 samples)
	minimum = 0.0112252 (4 samples)
	maximum = 0.0166281 (4 samples)
Accepted packet rate average = 0.0135082 (4 samples)
	minimum = 0.0112252 (4 samples)
	maximum = 0.0166281 (4 samples)
Injected flit rate average = 0.0202785 (4 samples)
	minimum = 0.0115106 (4 samples)
	maximum = 0.0321898 (4 samples)
Accepted flit rate average = 0.0202785 (4 samples)
	minimum = 0.01525 (4 samples)
	maximum = 0.025164 (4 samples)
Injected packet size average = 1.5012 (4 samples)
Accepted packet size average = 1.5012 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 11 sec (251 sec)
gpgpu_simulation_rate = 75040 (inst/sec)
gpgpu_simulation_rate = 4753 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 51255
gpu_sim_insn = 4974794
gpu_ipc =      97.0597
gpu_tot_sim_cycle = 1471481
gpu_tot_sim_insn = 23810069
gpu_tot_ipc =      16.1810
gpu_tot_issued_cta = 2555
max_total_param_size = 0
gpu_stall_dramfull = 390
gpu_stall_icnt2sh    = 12307
partiton_reqs_in_parallel = 1127610
partiton_reqs_in_parallel_total    = 6529144
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.2034
partiton_reqs_in_parallel_util = 1127610
partiton_reqs_in_parallel_util_total    = 6529144
gpu_sim_cycle_parition_util = 51255
gpu_tot_sim_cycle_parition_util    = 296797
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9989
partiton_replys_in_parallel = 9544
partiton_replys_in_parallel_total    = 33349
L2_BW  =      17.6494 GB/Sec
L2_BW_total  =       2.7629 GB/Sec
gpu_total_sim_rate=81263

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 436654
	L1I_total_cache_misses = 5486
	L1I_total_cache_miss_rate = 0.0126
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 253456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 251664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 431168
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5486
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 436654
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
645, 645, 644, 645, 644, 645, 644, 645, 645, 645, 645, 645, 645, 645, 645, 645, 555, 570, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 415, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 
gpgpu_n_tot_thrd_icount = 25324192
gpgpu_n_tot_w_icount = 791381
gpgpu_n_stall_shd_mem = 5197
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42076
gpgpu_n_mem_write_global = 628
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1308441
gpgpu_n_store_insn = 628
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8110592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 311
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:113456	W0_Idle:15767819	W0_Scoreboard:2319529	W1:6635	W2:0	W3:0	W4:30	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:784716
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 336608 {8:42076,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25120 {40:628,}
traffic_breakdown_coretomem[INST_ACC_R] = 1288 {8:161,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1683040 {40:42076,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5024 {8:628,}
traffic_breakdown_memtocore[INST_ACC_R] = 21896 {136:161,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 101680 
averagemflatency = 868 
max_icnt2mem_latency = 101439 
max_icnt2sh_latency = 1471480 
mrq_lat_table:2606 	321 	302 	605 	575 	341 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29949 	9842 	38 	43 	779 	8 	1805 	248 	8 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	19561 	626 	101 	0 	19670 	11 	17 	11 	36 	779 	10 	1803 	248 	8 	12 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	30477 	8192 	3203 	232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	510 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	109 	34 	10 	3 	9 	1 	8 	6 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        15 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     99789    122918    123377    123380    123941    123940     31001    124963     20967    108795    113080     22554     33828     26674     23587     23590 
dram[1]:    122878    122919    123384    123395    123923     64439     53430      4457     39783     23895     14185     21862     22888     22896     23565     55694 
dram[2]:    122877    122918     96898    123391    123930    123930     27189      4306    113632     40609    110475     27824     22888     22892     23572     44062 
dram[3]:    122878    122918     99721    123388     54164    123961     16381    125917     82021     20268     24068     58940     22889     22895     24188     23631 
dram[4]:     69248    122918    123365    123369    123924    123930    120460      4994     28660     16263     14072     19949     42842     22891     23386     22829 
dram[5]:    122878    122918    123393    123391    123925    123962     27361      8948     23273     14780    107839     11459    102548     80213     11935     18778 
dram[6]:    122878    122918    123391    123394    123916    123923     57450    105888    109182     35903     11447     28023     41349     25699     41286     23604 
dram[7]:    122879    122918     66483    123412    123921    123951     28913     23256     25581     33639     11455     23368     22889     33040     23976     27143 
dram[8]:    122878    122918    123375    123380    119376    123930     53432     26483    124802     30889     23345     11479     22888     22898     24133     23600 
dram[9]:    122878    122918     81039    123428    123934    123937     25091      1018     42145     29549     11470     23311     22889     22894     23588     96162 
dram[10]:    122878    122918    123418    123422     44990    123937     42733     31081     96335     26074     91679     12952     41352     26955     23593     23595 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.100000  7.200000 16.000000 11.000000 11.333333  7.400000 
dram[2]:  3.833333  9.000000  3.125000  3.833333  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  4.600000  7.000000  9.000000  6.000000  5.333333 11.333333  7.400000  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  3.833333  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.833333  5.857143  9.250000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  3.800000  7.500000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  6.333333  5.250000  4.166667  7.250000  9.333333  6.166667  5.714286  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  5.500000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  5.666667  4.857143  8.750000  9.500000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/689 = 6.982584
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:       2547      2205      2254      4236      1928      6006      1809      1954      9907     12108     16564     15876      9426      8127      8635      8996
dram[1]:       2347      1923      7350      2058      2009      2381      3097      1935     11869      8881     15294     16418      9048      8835      9041      9181
dram[2]:       2203      2138      2399      1962      6789      1910      1621      1822      9946      9762     15348     14881      9092      8125      9003      9034
dram[3]:       1910      1536      2446      2365      1693      1681      1641      1953     11198      9707     16106     15483      7952      8440      9014      8486
dram[4]:       2117      1945      1870      2041      2048      1994      1376      1783     10217     10976     16263     16589      6944      7755      7764      8554
dram[5]:       2046      1920      1959      2025      5830      1878      3154      1719      9567      8781     15909     14831      6880      9142      8849      9537
dram[6]:       2045      2096      6653      2408      5488      1938      1625      1519      8112     10214     17626     16613      7671      7100      7907      6664
dram[7]:       1988      1963      2125      6595      2101      1761      1604      1615     11534     11911     15898     14721      6493      7094      6609      7235
dram[8]:       2433      2016      1661      1836      3152      1923      2459      1537     12386     11944     17618     17096      6825      6426      7005      7739
dram[9]:       2206      2054      3818      2136      6221      1587      1946      2086     12790     12141     17089     17599      7276      7269      9278     10723
dram[10]:       1959      2296      1910      2423      2794      1617      1911      1730     11512     10434     19182     15293      7539      6593      9025      9242
maximum mf latency per bank:
dram[0]:       8423       367       359     45300       442     85709       503       476     10608     90161     11335     11235     30053     11177     18834     18826
dram[1]:       8113       359     97268       377       448      8473     26747       512     26766     10630     11935     11353     11160     11176     18827     33875
dram[2]:       8261       368     10596       560     59411       453       559       532     10607     12187     11325     11222     11207     11216     18835     18844
dram[3]:       1616       358       553       378      1417      2017       440       522     27729     10627     11182     25029     11178     11188     18835     18842
dram[4]:       7929      3281      1489       378       408       421       560       515     10603     10616     11182     11182     11178     11182     18844     18849
dram[5]:        364      1230       754       370     88401       442     23247       482     10607     10623    101680     11187     11154     86570     18846     18876
dram[6]:        360       559     87532      1586     88126       446      1817       522     10601     10618     11386     11367     21680     11168     48540     18841
dram[7]:        364       360      2782     86397      1301       470      1625      1565     10616     10646     11364     11225     11166     11178     18849     18821
dram[8]:       1123       368       368       373     36926       464     10854       511     10633     10673     11387     11372     11165     11166     18831     18836
dram[9]:        363       364     15391       369     85537       443      1890       507     10643     10643     11364     11248     11171     11180     18829     99322
dram[10]:       1890       847       358      1617     21279       430      8730       483     36304     10662     87431     11373     11161     11178     18843     18832
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=646275 n_nop=644485 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.005211
n_activity=5861 dram_eff=0.5746
bk0: 92a 645902i bk1: 68a 646082i bk2: 76a 646059i bk3: 76a 645943i bk4: 68a 646058i bk5: 76a 645927i bk6: 76a 645910i bk7: 68a 645857i bk8: 120a 645940i bk9: 128a 645673i bk10: 136a 645839i bk11: 140a 645649i bk12: 132a 645918i bk13: 136a 645703i bk14: 140a 645883i bk15: 132a 645842i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0114379
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=646275 n_nop=644480 n_act=68 n_pre=52 n_req=433 n_rd=1656 n_write=19 bw_util=0.005184
n_activity=6108 dram_eff=0.5485
bk0: 80a 645998i bk1: 76a 646002i bk2: 72a 646039i bk3: 76a 645953i bk4: 68a 646058i bk5: 84a 645883i bk6: 72a 645870i bk7: 68a 645855i bk8: 108a 645999i bk9: 132a 645677i bk10: 152a 645667i bk11: 140a 645661i bk12: 128a 645961i bk13: 132a 645778i bk14: 132a 645957i bk15: 136a 645816i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0112104
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=646275 n_nop=644429 n_act=69 n_pre=53 n_req=446 n_rd=1704 n_write=20 bw_util=0.005335
n_activity=6332 dram_eff=0.5445
bk0: 84a 645969i bk1: 72a 646077i bk2: 92a 645900i bk3: 88a 645868i bk4: 80a 645970i bk5: 72a 645924i bk6: 84a 645804i bk7: 76a 645833i bk8: 120a 645921i bk9: 120a 645771i bk10: 140a 645764i bk11: 140a 645595i bk12: 128a 645955i bk13: 140a 645730i bk14: 132a 645947i bk15: 136a 645815i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0127299
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=646275 n_nop=644468 n_act=62 n_pre=46 n_req=442 n_rd=1676 n_write=23 bw_util=0.005258
n_activity=6043 dram_eff=0.5623
bk0: 80a 645993i bk1: 92a 645949i bk2: 72a 646055i bk3: 68a 646032i bk4: 76a 646008i bk5: 84a 645883i bk6: 80a 645871i bk7: 68a 645876i bk8: 116a 645899i bk9: 124a 645680i bk10: 132a 645851i bk11: 140a 645595i bk12: 140a 645873i bk13: 136a 645720i bk14: 132a 645921i bk15: 136a 645843i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0104058
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=646275 n_nop=644473 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.00523
n_activity=5960 dram_eff=0.5671
bk0: 88a 645922i bk1: 84a 645932i bk2: 84a 645956i bk3: 72a 645964i bk4: 64a 646122i bk5: 68a 646011i bk6: 88a 645732i bk7: 76a 645800i bk8: 112a 645954i bk9: 112a 645837i bk10: 136a 645826i bk11: 132a 645699i bk12: 136a 645885i bk13: 128a 645807i bk14: 148a 645785i bk15: 140a 645753i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0116994
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=646275 n_nop=644445 n_act=65 n_pre=49 n_req=447 n_rd=1692 n_write=24 bw_util=0.00531
n_activity=6042 dram_eff=0.568
bk0: 72a 646059i bk1: 84a 645977i bk2: 84a 645939i bk3: 76a 645955i bk4: 76a 645990i bk5: 68a 645990i bk6: 68a 645909i bk7: 76a 645843i bk8: 120a 645915i bk9: 128a 645724i bk10: 148a 645732i bk11: 144a 645657i bk12: 136a 645929i bk13: 140a 645708i bk14: 140a 645891i bk15: 132a 645867i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0111965
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=646275 n_nop=644447 n_act=66 n_pre=50 n_req=443 n_rd=1692 n_write=20 bw_util=0.005298
n_activity=6034 dram_eff=0.5675
bk0: 80a 646065i bk1: 72a 646044i bk2: 80a 646009i bk3: 68a 646051i bk4: 80a 645941i bk5: 72a 645951i bk6: 80a 645853i bk7: 80a 645742i bk8: 136a 645708i bk9: 116a 645756i bk10: 132a 645865i bk11: 136a 645664i bk12: 140a 645857i bk13: 136a 645735i bk14: 140a 645895i bk15: 144a 645683i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0107153
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=646275 n_nop=644443 n_act=68 n_pre=52 n_req=443 n_rd=1692 n_write=20 bw_util=0.005298
n_activity=6176 dram_eff=0.5544
bk0: 76a 646049i bk1: 80a 646062i bk2: 76a 646035i bk3: 72a 646021i bk4: 68a 646108i bk5: 72a 645979i bk6: 76a 645907i bk7: 88a 645695i bk8: 112a 645923i bk9: 108a 645796i bk10: 148a 645766i bk11: 152a 645559i bk12: 148a 645792i bk13: 136a 645715i bk14: 144a 645817i bk15: 136a 645809i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00936134
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=646275 n_nop=644532 n_act=51 n_pre=35 n_req=427 n_rd=1640 n_write=17 bw_util=0.005128
n_activity=5485 dram_eff=0.6042
bk0: 68a 646089i bk1: 76a 646056i bk2: 92a 645952i bk3: 92a 645962i bk4: 76a 645974i bk5: 64a 645968i bk6: 68a 645923i bk7: 80a 645774i bk8: 108a 645990i bk9: 112a 645852i bk10: 132a 645930i bk11: 136a 645747i bk12: 132a 645916i bk13: 144a 645665i bk14: 136a 645900i bk15: 124a 645865i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0099354
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=646275 n_nop=644578 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.004985
n_activity=5239 dram_eff=0.615
bk0: 72a 646086i bk1: 72a 646032i bk2: 72a 646053i bk3: 76a 646041i bk4: 72a 646011i bk5: 72a 645908i bk6: 76a 645877i bk7: 64a 645889i bk8: 112a 645984i bk9: 116a 645814i bk10: 132a 645876i bk11: 132a 645701i bk12: 132a 645932i bk13: 132a 645771i bk14: 128a 645933i bk15: 140a 645739i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00983173
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents
MSHR: tag=0xc08dbf00, atomic=0 1 entries : 0x7f993eff46a0 :  mf: uid=754060, sid09:w17, part=10, addr=0xc08dbf20, load , size=32, unknown  status = IN_PARTITION_DRAM (1471480), 

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=646275 n_nop=644455 n_act=65 n_pre=49 n_req=444 n_rd=1683 n_write=23 bw_util=0.005279
n_activity=6137 dram_eff=0.556
bk0: 88a 646006i bk1: 76a 646041i bk2: 80a 645999i bk3: 72a 646001i bk4: 72a 646021i bk5: 80a 645867i bk6: 79a 645843i bk7: 72a 645839i bk8: 128a 645865i bk9: 128a 645672i bk10: 136a 645840i bk11: 140a 645627i bk12: 132a 645911i bk13: 140a 645688i bk14: 132a 645867i bk15: 128a 645801i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0107122

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1967, Miss = 210, Miss_rate = 0.107, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[1]: Access = 1934, Miss = 206, Miss_rate = 0.107, Pending_hits = 538, Reservation_fails = 0
L2_cache_bank[2]: Access = 1966, Miss = 203, Miss_rate = 0.103, Pending_hits = 540, Reservation_fails = 0
L2_cache_bank[3]: Access = 1935, Miss = 211, Miss_rate = 0.109, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[4]: Access = 1968, Miss = 215, Miss_rate = 0.109, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 1942, Miss = 211, Miss_rate = 0.109, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1925, Miss = 207, Miss_rate = 0.108, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[7]: Access = 1947, Miss = 212, Miss_rate = 0.109, Pending_hits = 541, Reservation_fails = 0
L2_cache_bank[8]: Access = 1978, Miss = 214, Miss_rate = 0.108, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[9]: Access = 1936, Miss = 203, Miss_rate = 0.105, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[10]: Access = 1971, Miss = 211, Miss_rate = 0.107, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[11]: Access = 1952, Miss = 212, Miss_rate = 0.109, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[12]: Access = 1995, Miss = 217, Miss_rate = 0.109, Pending_hits = 564, Reservation_fails = 0
L2_cache_bank[13]: Access = 1953, Miss = 206, Miss_rate = 0.105, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[14]: Access = 1992, Miss = 212, Miss_rate = 0.106, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[15]: Access = 1966, Miss = 211, Miss_rate = 0.107, Pending_hits = 532, Reservation_fails = 0
L2_cache_bank[16]: Access = 1958, Miss = 203, Miss_rate = 0.104, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[17]: Access = 1895, Miss = 207, Miss_rate = 0.109, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[18]: Access = 1909, Miss = 199, Miss_rate = 0.104, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[19]: Access = 1898, Miss = 201, Miss_rate = 0.106, Pending_hits = 542, Reservation_fails = 0
L2_cache_bank[20]: Access = 1961, Miss = 212, Miss_rate = 0.108, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[21]: Access = 1945, Miss = 209, Miss_rate = 0.107, Pending_hits = 546, Reservation_fails = 0
L2_total_cache_accesses = 42893
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.1071
L2_total_cache_pending_hits = 12057
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25791
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11916
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 409
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42076
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 628
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 161
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=85669
icnt_total_pkts_simt_to_mem=43521
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.25519
	minimum = 6
	maximum = 38
Network latency average = 7.24775
	minimum = 6
	maximum = 38
Slowest packet = 81653
Flit latency average = 6.86192
	minimum = 6
	maximum = 37
Slowest flit = 122834
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00372416
	minimum = 0.00280951 (at node 6)
	maximum = 0.00471178 (at node 17)
Accepted packet rate average = 0.00372416
	minimum = 0.00280951 (at node 6)
	maximum = 0.00471178 (at node 17)
Injected flit rate average = 0.00559385
	minimum = 0.00280951 (at node 6)
	maximum = 0.00920895 (at node 42)
Accepted flit rate average= 0.00559385
	minimum = 0.00407769 (at node 37)
	maximum = 0.00879923 (at node 17)
Injected packet length average = 1.50204
Accepted packet length average = 1.50204
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.0977 (5 samples)
	minimum = 6 (5 samples)
	maximum = 64.4 (5 samples)
Network latency average = 9.75345 (5 samples)
	minimum = 6 (5 samples)
	maximum = 49.6 (5 samples)
Flit latency average = 9.60443 (5 samples)
	minimum = 6 (5 samples)
	maximum = 48.8 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0115514 (5 samples)
	minimum = 0.00954204 (5 samples)
	maximum = 0.0142449 (5 samples)
Accepted packet rate average = 0.0115514 (5 samples)
	minimum = 0.00954204 (5 samples)
	maximum = 0.0142449 (5 samples)
Injected flit rate average = 0.0173415 (5 samples)
	minimum = 0.00977035 (5 samples)
	maximum = 0.0275936 (5 samples)
Accepted flit rate average = 0.0173415 (5 samples)
	minimum = 0.0130155 (5 samples)
	maximum = 0.0218911 (5 samples)
Injected packet size average = 1.50125 (5 samples)
Accepted packet size average = 1.50125 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 53 sec (293 sec)
gpgpu_simulation_rate = 81263 (inst/sec)
gpgpu_simulation_rate = 5022 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 3613
gpu_sim_insn = 4448504
gpu_ipc =    1231.2494
gpu_tot_sim_cycle = 1697244
gpu_tot_sim_insn = 28258573
gpu_tot_ipc =      16.6497
gpu_tot_issued_cta = 3066
max_total_param_size = 0
gpu_stall_dramfull = 390
gpu_stall_icnt2sh    = 12378
partiton_reqs_in_parallel = 79486
partiton_reqs_in_parallel_total    = 7656754
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.5581
partiton_reqs_in_parallel_util = 79486
partiton_reqs_in_parallel_util_total    = 7656754
gpu_sim_cycle_parition_util = 3613
gpu_tot_sim_cycle_parition_util    = 348052
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9989
partiton_replys_in_parallel = 8843
partiton_replys_in_parallel_total    = 42893
L2_BW  =     231.9886 GB/Sec
L2_BW_total  =       2.8892 GB/Sec
gpu_total_sim_rate=93262

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 519239
	L1I_total_cache_misses = 5486
	L1I_total_cache_miss_rate = 0.0106
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 294336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0061
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 292544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 513753
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5486
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 294336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 519239
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
750, 750, 749, 750, 749, 750, 749, 750, 750, 750, 750, 750, 750, 750, 750, 750, 660, 675, 675, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 526, 526, 526, 526, 526, 526, 526, 526, 526, 526, 526, 526, 526, 526, 526, 526, 499, 484, 484, 484, 484, 484, 484, 484, 484, 484, 484, 484, 484, 484, 484, 499, 
gpgpu_n_tot_thrd_icount = 30091744
gpgpu_n_tot_w_icount = 940367
gpgpu_n_stall_shd_mem = 5197
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50247
gpgpu_n_mem_write_global = 1300
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1569885
gpgpu_n_store_insn = 1308
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9418752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 311
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:130323	W0_Idle:15775378	W0_Scoreboard:2354420	W1:8461	W2:22	W3:0	W4:36	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:931848
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 401976 {8:50247,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52000 {40:1300,}
traffic_breakdown_coretomem[INST_ACC_R] = 1288 {8:161,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2009880 {40:50247,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10400 {8:1300,}
traffic_breakdown_memtocore[INST_ACC_R] = 21896 {136:161,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 101680 
averagemflatency = 749 
max_icnt2mem_latency = 101439 
max_icnt2sh_latency = 1697243 
mrq_lat_table:2606 	321 	302 	605 	575 	341 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38786 	9848 	38 	43 	779 	8 	1805 	248 	8 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24719 	792 	101 	0 	23189 	11 	17 	11 	36 	779 	10 	1803 	248 	8 	12 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	37520 	9255 	3268 	232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	1182 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	117 	34 	10 	3 	9 	1 	8 	6 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        15 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     99789    122918    123377    123380    123941    123940     31001    124963     20967    108795    113080     22554     33828     26674     23587     23590 
dram[1]:    122878    122919    123384    123395    123923     64439     53430      4457     39783     23895     14185     21862     22888     22896     23565     55694 
dram[2]:    122877    122918     96898    123391    123930    123930     27189      4306    113632     40609    110475     27824     22888     22892     23572     44062 
dram[3]:    122878    122918     99721    123388     54164    123961     16381    125917     82021     20268     24068     58940     22889     22895     24188     23631 
dram[4]:     69248    122918    123365    123369    123924    123930    120460      4994     28660     16263     14072     19949     42842     22891     23386     22829 
dram[5]:    122878    122918    123393    123391    123925    123962     27361      8948     23273     14780    107839     11459    102548     80213     11935     18778 
dram[6]:    122878    122918    123391    123394    123916    123923     57450    105888    109182     35903     11447     28023     41349     25699     41286     23604 
dram[7]:    122879    122918     66483    123412    123921    123951     28913     23256     25581     33639     11455     23368     22889     33040     23976     27143 
dram[8]:    122878    122918    123375    123380    119376    123930     53432     26483    124802     30889     23345     11479     22888     22898     24133     23600 
dram[9]:    122878    122918     81039    123428    123934    123937     25091      1018     42145     29549     11470     23311     22889     22894     23588     96162 
dram[10]:    122878    122918    123418    123422     44990    123937     42733     31081     96335     26074     91679     12952     41352     26955     23593     23595 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.100000  7.200000 16.000000 11.000000 11.333333  7.400000 
dram[2]:  3.833333  9.000000  3.125000  3.833333  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  4.600000  7.000000  9.000000  6.000000  5.333333 11.333333  7.400000  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  3.833333  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.833333  5.857143  9.250000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  3.800000  7.500000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  6.333333  5.250000  4.166667  7.250000  9.333333  6.166667  5.714286  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  5.500000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  5.666667  4.857143  8.750000  9.500000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/689 = 6.982584
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:       2576      2227      2292      4247      2474      6516      2438      2616     10320     12433     16895     16187      9770      8452      8925      9311
dram[1]:       2375      1959      7362      2092      2587      2841      3701      2568     12280      9225     15563     16730      9399      9167      9378      9482
dram[2]:       2213      2158      2427      2004      7209      2410      2129      2427     10360     10123     15662     15177      9425      8404      9326      9368
dram[3]:       1931      1597      2466      2414      2141      2089      2208      2561     11592     10070     16430     15785      8243      8746      9347      8801
dram[4]:       2137      1956      1908      2078      2596      2528      1881      2478     10609     11387     16629     16952      7238      8092      8072      8883
dram[5]:       2065      1937      1980      2054      6289      2374      3834      2377      9942      9135     16195     15143      7157      9416      9160      9871
dram[6]:       2098      2103      6676      2431      5891      2442      2196      2002      8430     10615     17958     16942      7959      7386      8191      6964
dram[7]:       2012      2005      2125      6602      2654      2281      2190      2107     11919     12286     16224     15013      6780      7414      6908      7567
dram[8]:       2447      2040      1711      1912      3594      2530      3169      2121     12841     12372     17948     17416      7752      6739      7309      8071
dram[9]:       2248      2067      3830      2173      6766      2067      2607      2830     13259     12593     17434     17956      7638      7632      9575     10963
dram[10]:       2001      2327      1916      2457      3284      2103      2455      2342     11896     10807     19521     15603      7916      6922      9272      9494
maximum mf latency per bank:
dram[0]:       8423       367       359     45300       442     85709       503       476     10608     90161     11335     11235     30053     11177     18834     18826
dram[1]:       8113       359     97268       377       448      8473     26747       512     26766     10630     11935     11353     11160     11176     18827     33875
dram[2]:       8261       368     10596       560     59411       453       559       532     10607     12187     11325     11222     11207     11216     18835     18844
dram[3]:       1616       358       553       378      1417      2017       440       522     27729     10627     11182     25029     11178     11188     18835     18842
dram[4]:       7929      3281      1489       378       408       421       560       515     10603     10616     11182     11182     11178     11182     18844     18849
dram[5]:        364      1230       754       370     88401       442     23247       482     10607     10623    101680     11187     11154     86570     18846     18876
dram[6]:        360       559     87532      1586     88126       446      1817       522     10601     10618     11386     11367     21680     11168     48540     18841
dram[7]:        364       360      2782     86397      1301       470      1625      1565     10616     10646     11364     11225     11166     11178     18849     18821
dram[8]:       1123       368       368       373     36926       464     10854       511     10633     10673     11387     11372     11165     11166     18831     18836
dram[9]:        363       364     15391       369     85537       443      1890       507     10643     10643     11364     11248     11171     11180     18829     99322
dram[10]:       1890       847       358      1617     21279       430      8730       483     36304     10662     87431     11373     11161     11178     18843     18832
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=652982 n_nop=651192 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.005158
n_activity=5861 dram_eff=0.5746
bk0: 92a 652609i bk1: 68a 652789i bk2: 76a 652766i bk3: 76a 652650i bk4: 68a 652765i bk5: 76a 652634i bk6: 76a 652617i bk7: 68a 652564i bk8: 120a 652647i bk9: 128a 652380i bk10: 136a 652546i bk11: 140a 652356i bk12: 132a 652625i bk13: 136a 652410i bk14: 140a 652590i bk15: 132a 652549i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0113204
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=652982 n_nop=651187 n_act=68 n_pre=52 n_req=433 n_rd=1656 n_write=19 bw_util=0.00513
n_activity=6108 dram_eff=0.5485
bk0: 80a 652705i bk1: 76a 652709i bk2: 72a 652746i bk3: 76a 652660i bk4: 68a 652765i bk5: 84a 652590i bk6: 72a 652577i bk7: 68a 652562i bk8: 108a 652706i bk9: 132a 652384i bk10: 152a 652374i bk11: 140a 652368i bk12: 128a 652668i bk13: 132a 652485i bk14: 132a 652664i bk15: 136a 652523i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0110953
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=652982 n_nop=651136 n_act=69 n_pre=53 n_req=446 n_rd=1704 n_write=20 bw_util=0.00528
n_activity=6332 dram_eff=0.5445
bk0: 84a 652676i bk1: 72a 652784i bk2: 92a 652607i bk3: 88a 652575i bk4: 80a 652677i bk5: 72a 652631i bk6: 84a 652511i bk7: 76a 652540i bk8: 120a 652628i bk9: 120a 652478i bk10: 140a 652471i bk11: 140a 652302i bk12: 128a 652662i bk13: 140a 652437i bk14: 132a 652654i bk15: 136a 652522i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0125991
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=652982 n_nop=651175 n_act=62 n_pre=46 n_req=442 n_rd=1676 n_write=23 bw_util=0.005204
n_activity=6043 dram_eff=0.5623
bk0: 80a 652700i bk1: 92a 652656i bk2: 72a 652762i bk3: 68a 652739i bk4: 76a 652715i bk5: 84a 652590i bk6: 80a 652578i bk7: 68a 652583i bk8: 116a 652606i bk9: 124a 652387i bk10: 132a 652558i bk11: 140a 652302i bk12: 140a 652580i bk13: 136a 652427i bk14: 132a 652628i bk15: 136a 652550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0102989
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=652982 n_nop=651180 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.005176
n_activity=5960 dram_eff=0.5671
bk0: 88a 652629i bk1: 84a 652639i bk2: 84a 652663i bk3: 72a 652671i bk4: 64a 652829i bk5: 68a 652718i bk6: 88a 652439i bk7: 76a 652507i bk8: 112a 652661i bk9: 112a 652544i bk10: 136a 652533i bk11: 132a 652406i bk12: 136a 652592i bk13: 128a 652514i bk14: 148a 652492i bk15: 140a 652460i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0115792
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=652982 n_nop=651152 n_act=65 n_pre=49 n_req=447 n_rd=1692 n_write=24 bw_util=0.005256
n_activity=6042 dram_eff=0.568
bk0: 72a 652766i bk1: 84a 652684i bk2: 84a 652646i bk3: 76a 652662i bk4: 76a 652697i bk5: 68a 652697i bk6: 68a 652616i bk7: 76a 652550i bk8: 120a 652622i bk9: 128a 652431i bk10: 148a 652439i bk11: 144a 652364i bk12: 136a 652636i bk13: 140a 652415i bk14: 140a 652598i bk15: 132a 652574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0110815
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=652982 n_nop=651154 n_act=66 n_pre=50 n_req=443 n_rd=1692 n_write=20 bw_util=0.005244
n_activity=6034 dram_eff=0.5675
bk0: 80a 652772i bk1: 72a 652751i bk2: 80a 652716i bk3: 68a 652758i bk4: 80a 652648i bk5: 72a 652658i bk6: 80a 652560i bk7: 80a 652449i bk8: 136a 652415i bk9: 116a 652463i bk10: 132a 652572i bk11: 136a 652371i bk12: 140a 652564i bk13: 136a 652442i bk14: 140a 652602i bk15: 144a 652390i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0106052
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=652982 n_nop=651150 n_act=68 n_pre=52 n_req=443 n_rd=1692 n_write=20 bw_util=0.005244
n_activity=6176 dram_eff=0.5544
bk0: 76a 652756i bk1: 80a 652769i bk2: 76a 652742i bk3: 72a 652728i bk4: 68a 652815i bk5: 72a 652686i bk6: 76a 652614i bk7: 88a 652402i bk8: 112a 652630i bk9: 108a 652503i bk10: 148a 652473i bk11: 152a 652266i bk12: 148a 652499i bk13: 136a 652422i bk14: 144a 652524i bk15: 136a 652516i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00926519
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=652982 n_nop=651239 n_act=51 n_pre=35 n_req=427 n_rd=1640 n_write=17 bw_util=0.005075
n_activity=5485 dram_eff=0.6042
bk0: 68a 652796i bk1: 76a 652763i bk2: 92a 652659i bk3: 92a 652669i bk4: 76a 652681i bk5: 64a 652675i bk6: 68a 652630i bk7: 80a 652481i bk8: 108a 652697i bk9: 112a 652559i bk10: 132a 652637i bk11: 136a 652454i bk12: 132a 652623i bk13: 144a 652372i bk14: 136a 652607i bk15: 124a 652572i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00983335
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=652982 n_nop=651285 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.004934
n_activity=5239 dram_eff=0.615
bk0: 72a 652793i bk1: 72a 652739i bk2: 72a 652760i bk3: 76a 652748i bk4: 72a 652718i bk5: 72a 652615i bk6: 76a 652584i bk7: 64a 652596i bk8: 112a 652691i bk9: 116a 652521i bk10: 132a 652583i bk11: 132a 652408i bk12: 132a 652639i bk13: 132a 652478i bk14: 128a 652640i bk15: 140a 652446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00973074
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=652982 n_nop=651161 n_act=65 n_pre=49 n_req=444 n_rd=1684 n_write=23 bw_util=0.005228
n_activity=6150 dram_eff=0.5551
bk0: 88a 652713i bk1: 76a 652748i bk2: 80a 652706i bk3: 72a 652708i bk4: 72a 652728i bk5: 80a 652574i bk6: 80a 652548i bk7: 72a 652546i bk8: 128a 652572i bk9: 128a 652379i bk10: 136a 652547i bk11: 140a 652334i bk12: 132a 652618i bk13: 140a 652395i bk14: 132a 652574i bk15: 128a 652508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0106021

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2363, Miss = 210, Miss_rate = 0.089, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[1]: Access = 2330, Miss = 206, Miss_rate = 0.088, Pending_hits = 538, Reservation_fails = 0
L2_cache_bank[2]: Access = 2359, Miss = 203, Miss_rate = 0.086, Pending_hits = 540, Reservation_fails = 0
L2_cache_bank[3]: Access = 2334, Miss = 211, Miss_rate = 0.090, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[4]: Access = 2360, Miss = 215, Miss_rate = 0.091, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 2339, Miss = 211, Miss_rate = 0.090, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 2313, Miss = 207, Miss_rate = 0.089, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[7]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 541, Reservation_fails = 0
L2_cache_bank[8]: Access = 2373, Miss = 214, Miss_rate = 0.090, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[9]: Access = 2333, Miss = 203, Miss_rate = 0.087, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[10]: Access = 2367, Miss = 211, Miss_rate = 0.089, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[11]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[12]: Access = 2391, Miss = 217, Miss_rate = 0.091, Pending_hits = 564, Reservation_fails = 0
L2_cache_bank[13]: Access = 2352, Miss = 206, Miss_rate = 0.088, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[14]: Access = 2379, Miss = 212, Miss_rate = 0.089, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[15]: Access = 2367, Miss = 211, Miss_rate = 0.089, Pending_hits = 532, Reservation_fails = 0
L2_cache_bank[16]: Access = 2515, Miss = 203, Miss_rate = 0.081, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[17]: Access = 2291, Miss = 207, Miss_rate = 0.090, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[18]: Access = 2298, Miss = 199, Miss_rate = 0.087, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[19]: Access = 2283, Miss = 201, Miss_rate = 0.088, Pending_hits = 542, Reservation_fails = 0
L2_cache_bank[20]: Access = 2355, Miss = 212, Miss_rate = 0.090, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[21]: Access = 2338, Miss = 209, Miss_rate = 0.089, Pending_hits = 546, Reservation_fails = 0
L2_total_cache_accesses = 51736
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.0888
L2_total_cache_pending_hits = 12057
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33962
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11916
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1081
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 50247
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 161
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=102683
icnt_total_pkts_simt_to_mem=53036
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.23736
	minimum = 6
	maximum = 40
Network latency average = 8.11704
	minimum = 6
	maximum = 38
Slowest packet = 86281
Flit latency average = 7.87768
	minimum = 6
	maximum = 37
Slowest flit = 149279
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0489646
	minimum = 0.0415282 (at node 3)
	maximum = 0.0771041 (at node 44)
Accepted packet rate average = 0.0489646
	minimum = 0.0415282 (at node 3)
	maximum = 0.0771041 (at node 44)
Injected flit rate average = 0.0734468
	minimum = 0.0431894 (at node 3)
	maximum = 0.128461 (at node 44)
Accepted flit rate average= 0.0734468
	minimum = 0.0556478 (at node 42)
	maximum = 0.102852 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.621 (6 samples)
	minimum = 6 (6 samples)
	maximum = 60.3333 (6 samples)
Network latency average = 9.48072 (6 samples)
	minimum = 6 (6 samples)
	maximum = 47.6667 (6 samples)
Flit latency average = 9.31664 (6 samples)
	minimum = 6 (6 samples)
	maximum = 46.8333 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0177869 (6 samples)
	minimum = 0.0148731 (6 samples)
	maximum = 0.0247214 (6 samples)
Accepted packet rate average = 0.0177869 (6 samples)
	minimum = 0.0148731 (6 samples)
	maximum = 0.0247214 (6 samples)
Injected flit rate average = 0.0266924 (6 samples)
	minimum = 0.0153402 (6 samples)
	maximum = 0.0444048 (6 samples)
Accepted flit rate average = 0.0266924 (6 samples)
	minimum = 0.0201209 (6 samples)
	maximum = 0.0353845 (6 samples)
Injected packet size average = 1.50068 (6 samples)
Accepted packet size average = 1.50068 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 3 sec (303 sec)
gpgpu_simulation_rate = 93262 (inst/sec)
gpgpu_simulation_rate = 5601 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 440419
gpu_sim_insn = 4995458
gpu_ipc =      11.3425
gpu_tot_sim_cycle = 2364885
gpu_tot_sim_insn = 33254031
gpu_tot_ipc =      14.0616
gpu_tot_issued_cta = 3577
max_total_param_size = 0
gpu_stall_dramfull = 390
gpu_stall_icnt2sh    = 12378
partiton_reqs_in_parallel = 9689218
partiton_reqs_in_parallel_total    = 7736240
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.3684
partiton_reqs_in_parallel_util = 9689218
partiton_reqs_in_parallel_util_total    = 7736240
gpu_sim_cycle_parition_util = 440419
gpu_tot_sim_cycle_parition_util    = 351665
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 15510
partiton_replys_in_parallel_total    = 51736
L2_BW  =       3.3380 GB/Sec
L2_BW_total  =       2.6952 GB/Sec
gpu_total_sim_rate=53722

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 622936
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0088
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 351568
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0051
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 349776
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 617440
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 351568
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 622936
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
865, 1259, 864, 865, 864, 865, 864, 865, 865, 865, 865, 865, 865, 865, 865, 865, 775, 790, 790, 775, 775, 775, 775, 775, 775, 775, 972, 945, 894, 775, 775, 775, 641, 641, 641, 733, 641, 641, 641, 641, 641, 641, 641, 641, 641, 641, 641, 641, 568, 553, 553, 553, 553, 553, 553, 553, 553, 553, 553, 553, 553, 553, 553, 568, 
gpgpu_n_tot_thrd_icount = 36175520
gpgpu_n_tot_w_icount = 1130485
gpgpu_n_stall_shd_mem = 5221
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 63722
gpgpu_n_mem_write_global = 3328
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1836659
gpgpu_n_store_insn = 3338
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11250176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 24
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 311
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:154524	W0_Idle:32209742	W0_Scoreboard:9478967	W1:34887	W2:224	W3:0	W4:42	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1095332
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 509776 {8:63722,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 133120 {40:3328,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2549808 {40:63709,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 26624 {8:3328,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 148201 
averagemflatency = 732 
max_icnt2mem_latency = 147941 
max_icnt2sh_latency = 2364884 
mrq_lat_table:4637 	323 	302 	1343 	589 	341 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	52559 	11339 	46 	65 	812 	59 	1809 	274 	76 	15 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	37010 	839 	101 	0 	26122 	11 	21 	21 	57 	812 	56 	1807 	276 	74 	15 	24 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	50732 	9516 	3270 	232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2040 	1170 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	419 	92 	15 	7 	17 	3 	19 	11 	11 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        15 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    241602    207765    186457    213500    174564    195104    174010    239829    258568    264232    172828    203131    223473    212838    221996    181542 
dram[1]:    275843    172665    202559    218282    206138    246745    176283    173920    139184    324644    346879    241454    319440    293017    245492    169627 
dram[2]:    170141    122918    177406    173897    241603    235128    206239    210365    245108    170727    168197    260073    241464    303567    367802    282032 
dram[3]:    133785    174814    197131    191963    135321    218721    242230    172940    170382    140819    302813    238866    197975    174669    289035    225696 
dram[4]:    244482    179030    217728    219427    171836    277890    169815    174899    177416    163278    138146    218534    213279    234177    260522    286607 
dram[5]:    173441    174713    167239    171721    235381    286637    252915    243942    236454    169056    237218    173691    237682    170150    245704    212834 
dram[6]:    179321    225231    171657    171835    169111    214551    202522    244125    239674    256820    235299    201069    223083    237655    286128    269653 
dram[7]:    244260    197488     88134    236424    213254    175708    223340    178569    220911    176344    239552    239470    293878    372110    266914    168197 
dram[8]:    185013    179945    206337    219568    243244    220494    134609    252139    219683    285208    233416    175771    220918    274662    272862    236632 
dram[9]:    220906    139430    225491    174838    177530    290675    217587    219628    138745    226400    241435    215879    173550    206514    253161    284140 
dram[10]:    227736    214598    173348    226119    233197    133297    178855    172470    146519    173014    137457    214463    239728    283994    171556    310801 
average row accesses per activate:
dram[0]:  2.529412  2.583333  3.181818  3.400000  2.928571  2.450000  2.764706  2.727273  4.636364  2.944444  3.812500  3.466667  4.800000  4.666667  4.700000  6.285714 
dram[1]:  3.076923  2.642857  3.700000  3.444444  2.692308  3.083333  2.857143  2.437500  3.642857  2.823529  3.916667  4.500000  7.333333  5.571429  4.818182  4.333333 
dram[2]:  2.181818  4.857143  2.437500  2.750000  3.166667  3.083333  3.166667  2.692308  2.894737  3.111111  3.222222  3.769231  6.666667  4.700000  7.400000  5.375000 
dram[3]:  2.631579  3.000000  3.777778  3.363636  2.647059  2.625000  3.181818  2.647059  3.333333  3.058824  5.111111  4.250000  5.222222  5.875000  5.714286  4.076923 
dram[4]:  2.866667  2.600000  3.363636  3.000000  3.333333  3.200000  2.733333  2.875000  3.846154  4.500000  3.600000  4.166667  4.333333  8.400000  5.222222  4.888889 
dram[5]:  2.687500  2.687500  2.315789  4.444445  2.785714  3.444444  3.250000  2.900000  3.615385  3.352941  3.210526  3.769231  6.142857  3.000000  4.454545  4.166667 
dram[6]:  3.142857  3.444444  2.846154  2.900000  2.533333  2.583333  2.636364  2.714286  2.681818  3.600000  4.700000  3.250000  3.666667  4.900000  6.125000  4.090909 
dram[7]:  3.000000  3.076923  3.714286  3.200000  2.500000  3.444444  2.600000  2.928571  4.666667  3.666667  4.214286  3.857143  4.636364  7.800000  4.250000  4.666667 
dram[8]:  3.375000  3.300000  3.900000  4.333333  2.916667  3.500000  2.769231  2.642857  5.750000  4.100000  3.400000  3.928571  4.333333  4.363636  5.200000  5.125000 
dram[9]:  3.625000  3.125000  3.166667  2.846154  2.733333  3.181818  3.400000  3.875000  3.538461  4.000000  4.000000  4.800000  5.875000  4.454545  5.666667  4.166667 
dram[10]:  4.125000  2.800000  2.263158  3.222222  2.928571  2.625000  2.611111  2.789474  2.842105  3.111111  4.181818  4.333333  5.555555  5.000000  4.250000  6.833333 
average row locality = 7596/2157 = 3.521558
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         2         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         9         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1089
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:       1904      9004      2753      3984      2606      3274      3483      2972      6512      9382     10012     14766      7831     13181      7716      7517
dram[1]:       1890      2623      4156      3496      8194      3397      2050      1598     12795      9146     13938     14830      7121     10517      7308      7062
dram[2]:       2141      2642      2036      2188      4351      1748      5479      1538      6087      6858     10044     11993     10005      7057      8928      7910
dram[3]:       4171      1726      2800      2046      9050      1698      1657      2409      7306      9318     12490     11785      8183      6804      8287      6858
dram[4]:       1717      2229      3124      3204      3449      1921      1458      1209      6654     10675     13607     11621      5360      6441      7379      7891
dram[5]:       1347      2380      1806      1386      4147      1593      4990      1998      8221      6809     11352     12802      8745      7929      8519     11643
dram[6]:       1667      2132      4374      3139      7557      3506      9959      1773      6264      7536     12929     14828      6893      5549      7202      7136
dram[7]:       1898      1434      2208      4383      2319      4443      1409      1563      8454      8095     11402     11483      5633      6936      5507      6630
dram[8]:       2640      4276      2566      1755      6817      1722      7586      4650      7965     10240     14309     11093      6018      5750      5274      7444
dram[9]:       2062      8097      2352      2092      4028      2928      1593      1611     11575     11991     11857     14074      5818      8630      6681      9289
dram[10]:       1731      1421      3244      2075      3090      4818      1433      1159     11754      6873     18374     11761      5635      6242      6560      7971
maximum mf latency per bank:
dram[0]:       8423    147991     38467     45300     45345     85709     51208     32210     10608     90161     11335    148034     30053    148027     24474     18826
dram[1]:       8113     36759     97268     51334    148201     51320     26747      3806    148089     72276     11935     42390     11160     51189     51206     33875
dram[2]:      31209     35428     10596     35031     59411      5483    147983       560     10607     33805     11325     11222     51293     11216     18835     18844
dram[3]:     147739      4239     31409     17000    148070      5874       440     51298     27729    148094     11182     25029     64042     11188     18835     24475
dram[4]:       7929     17000     51403     35228     51393      7321      1616       515     10603    147973    148019     11182     11178     11182     18844     18849
dram[5]:       1417     32807      5842       370     88401       442     51214      4791     51173     51300    101680     51156     51248     86570     34632    147986
dram[6]:       6174     10689     87532     31610     88126     50195    147950      7307     34199     72280     11386    147830     51207     11168     48540     49826
dram[7]:      10614       360      2782     86397     25972     51319      1625      1816     10616     10646     51212     11225     11166     11178     18849     18821
dram[8]:      16839     51627     38482      5735    147933       848    148075     57366     10633     51387     64040     11372     11165     11166     18831     36928
dram[9]:       5531    147778     15391     17006     85537     51429      1890       507    148103     51211     11364     66259     11171    148031     18829     99322
dram[10]:       1890       847     34000      3007     51325    147897      8730      5535    148051     10662    148127     11373     11161     11178     18843     18832
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1470774 n_nop=1467867 n_act=209 n_pre=193 n_req=708 n_rd=2396 n_write=109 bw_util=0.003406
n_activity=14013 dram_eff=0.3575
bk0: 136a 1470041i bk1: 112a 1470237i bk2: 116a 1470257i bk3: 116a 1470208i bk4: 132a 1470113i bk5: 144a 1469800i bk6: 156a 1469818i bk7: 108a 1470023i bk8: 172a 1470114i bk9: 172a 1469817i bk10: 200a 1469855i bk11: 188a 1469767i bk12: 168a 1470130i bk13: 156a 1470034i bk14: 168a 1470151i bk15: 152a 1470177i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00596693
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc0957280, atomic=0 1 entries : 0x7f993fac66c0 :  mf: uid=1063670, sid17:w49, part=1, addr=0xc0957280, load , size=32, unknown  status = IN_PARTITION_DRAM (2364884), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1470774 n_nop=1467994 n_act=190 n_pre=174 n_req=675 n_rd=2322 n_write=94 bw_util=0.003285
n_activity=13115 dram_eff=0.3684
bk0: 136a 1470169i bk1: 124a 1470134i bk2: 116a 1470237i bk3: 112a 1470226i bk4: 116a 1470156i bk5: 132a 1470101i bk6: 124a 1469958i bk7: 128a 1469861i bk8: 168a 1470050i bk9: 180a 1469875i bk10: 176a 1470066i bk11: 172a 1469972i bk12: 152a 1470280i bk13: 148a 1470131i bk14: 172a 1470111i bk15: 166a 1470046i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00572284
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1470774 n_nop=1467857 n_act=207 n_pre=191 n_req=698 n_rd=2428 n_write=91 bw_util=0.003425
n_activity=14216 dram_eff=0.3544
bk0: 156a 1469920i bk1: 124a 1470342i bk2: 132a 1470108i bk3: 144a 1469980i bk4: 124a 1470163i bk5: 128a 1470081i bk6: 128a 1470025i bk7: 124a 1469956i bk8: 188a 1469910i bk9: 192a 1469776i bk10: 200a 1469773i bk11: 176a 1469795i bk12: 148a 1470283i bk13: 164a 1469998i bk14: 140a 1470376i bk15: 160a 1470166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00643403
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1470774 n_nop=1467859 n_act=203 n_pre=187 n_req=713 n_rd=2416 n_write=109 bw_util=0.003434
n_activity=13883 dram_eff=0.3638
bk0: 152a 1469957i bk1: 128a 1470166i bk2: 128a 1470283i bk3: 120a 1470156i bk4: 148a 1470006i bk5: 132a 1469975i bk6: 128a 1470072i bk7: 140a 1469807i bk8: 172a 1469987i bk9: 176a 1469747i bk10: 164a 1470100i bk11: 180a 1469787i bk12: 164a 1470171i bk13: 160a 1470035i bk14: 148a 1470292i bk15: 176a 1469997i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00553994
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1470774 n_nop=1467990 n_act=186 n_pre=170 n_req=682 n_rd=2328 n_write=100 bw_util=0.003302
n_activity=12944 dram_eff=0.3752
bk0: 128a 1470112i bk1: 136a 1470109i bk2: 132a 1470194i bk3: 104a 1470229i bk4: 104a 1470324i bk5: 120a 1470211i bk6: 132a 1469910i bk7: 140a 1469758i bk8: 168a 1470081i bk9: 164a 1470025i bk10: 184a 1469898i bk11: 180a 1469837i bk12: 172a 1470062i bk13: 148a 1470146i bk14: 160a 1470194i bk15: 156a 1470118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00598324
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1470774 n_nop=1467808 n_act=216 n_pre=200 n_req=720 n_rd=2440 n_write=110 bw_util=0.003468
n_activity=14295 dram_eff=0.3568
bk0: 140a 1470075i bk1: 136a 1470045i bk2: 140a 1469964i bk3: 128a 1470143i bk4: 124a 1470108i bk5: 104a 1470218i bk6: 96a 1470200i bk7: 108a 1470081i bk8: 164a 1470118i bk9: 188a 1469791i bk10: 212a 1469802i bk11: 180a 1469828i bk12: 156a 1470252i bk13: 216a 1469557i bk14: 172a 1470135i bk15: 176a 1469970i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00589825
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1470774 n_nop=1467902 n_act=205 n_pre=189 n_req=687 n_rd=2388 n_write=90 bw_util=0.00337
n_activity=13653 dram_eff=0.363
bk0: 144a 1470114i bk1: 112a 1470311i bk2: 128a 1470205i bk3: 108a 1470275i bk4: 128a 1470059i bk5: 112a 1470132i bk6: 112a 1470097i bk7: 128a 1469896i bk8: 192a 1469775i bk9: 180a 1469813i bk10: 172a 1470086i bk11: 188a 1469737i bk12: 188a 1469950i bk13: 164a 1469972i bk14: 168a 1470194i bk15: 164a 1470006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00545835
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1470774 n_nop=1468002 n_act=185 n_pre=169 n_req=675 n_rd=2324 n_write=94 bw_util=0.003288
n_activity=13024 dram_eff=0.3713
bk0: 136a 1470179i bk1: 136a 1470156i bk2: 92a 1470424i bk3: 104a 1470265i bk4: 144a 1470022i bk5: 108a 1470227i bk6: 132a 1470009i bk7: 136a 1469860i bk8: 148a 1470196i bk9: 148a 1469958i bk10: 204a 1469874i bk11: 192a 1469778i bk12: 172a 1470102i bk13: 144a 1470160i bk14: 172a 1470085i bk15: 156a 1470139i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00488042
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1470774 n_nop=1468061 n_act=172 n_pre=156 n_req=660 n_rd=2300 n_write=85 bw_util=0.003243
n_activity=12358 dram_eff=0.386
bk0: 100a 1470359i bk1: 124a 1470262i bk2: 128a 1470235i bk3: 140a 1470183i bk4: 116a 1470209i bk5: 96a 1470231i bk6: 124a 1470025i bk7: 124a 1469901i bk8: 164a 1470193i bk9: 152a 1470073i bk10: 188a 1470016i bk11: 188a 1469831i bk12: 172a 1470087i bk13: 164a 1469976i bk14: 172a 1470118i bk15: 148a 1470152i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00509596
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1470774 n_nop=1468094 n_act=171 n_pre=155 n_req=653 n_rd=2268 n_write=86 bw_util=0.003201
n_activity=12146 dram_eff=0.3876
bk0: 104a 1470357i bk1: 96a 1470358i bk2: 132a 1470195i bk3: 128a 1470139i bk4: 136a 1470058i bk5: 120a 1470106i bk6: 112a 1470123i bk7: 108a 1470118i bk8: 164a 1470103i bk9: 148a 1470085i bk10: 184a 1469999i bk11: 176a 1469920i bk12: 160a 1470214i bk13: 164a 1469966i bk14: 168a 1470147i bk15: 168a 1470001i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00509324
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1470774 n_nop=1467825 n_act=214 n_pre=198 n_req=725 n_rd=2416 n_write=121 bw_util=0.00345
n_activity=14462 dram_eff=0.3509
bk0: 116a 1470336i bk1: 132a 1470103i bk2: 148a 1470011i bk3: 104a 1470265i bk4: 128a 1470113i bk5: 132a 1469917i bk6: 140a 1469826i bk7: 160a 1469705i bk8: 188a 1469897i bk9: 192a 1469730i bk10: 164a 1470071i bk11: 176a 1469826i bk12: 164a 1470144i bk13: 156a 1470041i bk14: 172a 1470046i bk15: 144a 1470168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00579627

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3090, Miss = 312, Miss_rate = 0.101, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[1]: Access = 3052, Miss = 287, Miss_rate = 0.094, Pending_hits = 538, Reservation_fails = 0
L2_cache_bank[2]: Access = 3024, Miss = 290, Miss_rate = 0.096, Pending_hits = 540, Reservation_fails = 0
L2_cache_bank[3]: Access = 3040, Miss = 291, Miss_rate = 0.096, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[4]: Access = 3040, Miss = 304, Miss_rate = 0.100, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 3058, Miss = 303, Miss_rate = 0.099, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3044, Miss = 301, Miss_rate = 0.099, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[7]: Access = 3104, Miss = 303, Miss_rate = 0.098, Pending_hits = 541, Reservation_fails = 0
L2_cache_bank[8]: Access = 3109, Miss = 295, Miss_rate = 0.095, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[9]: Access = 3007, Miss = 287, Miss_rate = 0.095, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[10]: Access = 3164, Miss = 301, Miss_rate = 0.095, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[11]: Access = 3093, Miss = 309, Miss_rate = 0.100, Pending_hits = 566, Reservation_fails = 0
L2_cache_bank[12]: Access = 3101, Miss = 308, Miss_rate = 0.099, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[13]: Access = 3048, Miss = 289, Miss_rate = 0.095, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[14]: Access = 3072, Miss = 300, Miss_rate = 0.098, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[15]: Access = 3030, Miss = 281, Miss_rate = 0.093, Pending_hits = 532, Reservation_fails = 0
L2_cache_bank[16]: Access = 3196, Miss = 291, Miss_rate = 0.091, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[17]: Access = 2957, Miss = 284, Miss_rate = 0.096, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[18]: Access = 2977, Miss = 290, Miss_rate = 0.097, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[19]: Access = 2961, Miss = 277, Miss_rate = 0.094, Pending_hits = 542, Reservation_fails = 0
L2_cache_bank[20]: Access = 3069, Miss = 305, Miss_rate = 0.099, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[21]: Access = 3010, Miss = 299, Miss_rate = 0.099, Pending_hits = 546, Reservation_fails = 0
L2_total_cache_accesses = 67246
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0968
L2_total_cache_pending_hits = 12059
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46390
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11917
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2239
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 63722
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3328
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=131725
icnt_total_pkts_simt_to_mem=70574
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.05161
	minimum = 6
	maximum = 33
Network latency average = 7.04671
	minimum = 6
	maximum = 33
Slowest packet = 123710
Flit latency average = 6.59646
	minimum = 6
	maximum = 32
Slowest flit = 185942
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000704331
	minimum = 0.000516555 (at node 3)
	maximum = 0.000904822 (at node 38)
Accepted packet rate average = 0.000704331
	minimum = 0.000516555 (at node 3)
	maximum = 0.000904822 (at node 38)
Injected flit rate average = 0.00105763
	minimum = 0.000568778 (at node 3)
	maximum = 0.00173926 (at node 38)
Accepted flit rate average= 0.00105763
	minimum = 0.000848058 (at node 43)
	maximum = 0.00162232 (at node 15)
Injected packet length average = 1.50161
Accepted packet length average = 1.50161
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.1111 (7 samples)
	minimum = 6 (7 samples)
	maximum = 56.4286 (7 samples)
Network latency average = 9.133 (7 samples)
	minimum = 6 (7 samples)
	maximum = 45.5714 (7 samples)
Flit latency average = 8.92804 (7 samples)
	minimum = 6 (7 samples)
	maximum = 44.7143 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0153466 (7 samples)
	minimum = 0.0128221 (7 samples)
	maximum = 0.021319 (7 samples)
Accepted packet rate average = 0.0153466 (7 samples)
	minimum = 0.0128221 (7 samples)
	maximum = 0.021319 (7 samples)
Injected flit rate average = 0.0230303 (7 samples)
	minimum = 0.01323 (7 samples)
	maximum = 0.0383097 (7 samples)
Accepted flit rate average = 0.0230303 (7 samples)
	minimum = 0.0173676 (7 samples)
	maximum = 0.0305613 (7 samples)
Injected packet size average = 1.50068 (7 samples)
Accepted packet size average = 1.50068 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 19 sec (619 sec)
gpgpu_simulation_rate = 53722 (inst/sec)
gpgpu_simulation_rate = 3820 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3911
gpu_sim_insn = 4456084
gpu_ipc =    1139.3721
gpu_tot_sim_cycle = 2590946
gpu_tot_sim_insn = 37710115
gpu_tot_ipc =      14.5546
gpu_tot_issued_cta = 4088
max_total_param_size = 0
gpu_stall_dramfull = 390
gpu_stall_icnt2sh    = 12467
partiton_reqs_in_parallel = 86042
partiton_reqs_in_parallel_total    = 17425458
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.7587
partiton_reqs_in_parallel_util = 86042
partiton_reqs_in_parallel_util_total    = 17425458
gpu_sim_cycle_parition_util = 3911
gpu_tot_sim_cycle_parition_util    = 792084
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 11731
partiton_replys_in_parallel_total    = 67246
L2_BW  =     284.3035 GB/Sec
L2_BW_total  =       2.8892 GB/Sec
gpu_total_sim_rate=59857

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 709131
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0078
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 392448
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0046
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 390656
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 703635
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 392448
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 709131
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
985, 1364, 999, 970, 969, 985, 984, 970, 970, 970, 970, 985, 970, 985, 1000, 985, 880, 910, 895, 880, 895, 895, 895, 880, 880, 910, 1077, 1050, 1014, 880, 895, 880, 761, 761, 746, 838, 776, 761, 746, 746, 746, 746, 761, 791, 761, 761, 761, 746, 652, 637, 637, 652, 652, 652, 667, 652, 652, 652, 637, 637, 637, 637, 637, 667, 
gpgpu_n_tot_thrd_icount = 41197216
gpgpu_n_tot_w_icount = 1287413
gpgpu_n_stall_shd_mem = 6936
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 71893
gpgpu_n_mem_write_global = 6888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2098103
gpgpu_n_store_insn = 7050
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12558336
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1646
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 404
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:172653	W0_Idle:32224691	W0_Scoreboard:9521858	W1:44259	W2:642	W3:0	W4:48	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1242464
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 575144 {8:71893,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 275520 {40:6888,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2876648 {40:71880,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 55104 {8:6888,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 148201 
averagemflatency = 649 
max_icnt2mem_latency = 147941 
max_icnt2sh_latency = 2590945 
mrq_lat_table:4637 	323 	302 	1343 	589 	341 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	64195 	11434 	46 	65 	812 	59 	1809 	274 	76 	15 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	45313 	1591 	401 	208 	28201 	85 	36 	21 	57 	812 	56 	1807 	276 	74 	15 	24 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	57950 	10395 	3344 	232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2040 	4730 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	427 	92 	15 	7 	17 	3 	19 	11 	11 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        15 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    241602    207765    186457    213500    174564    195104    174010    239829    258568    264232    172828    203131    223473    212838    221996    181542 
dram[1]:    275843    172665    202559    218282    206138    246745    176283    173920    139184    324644    346879    241454    319440    293017    245492    169627 
dram[2]:    170141    122918    177406    173897    241603    235128    206239    210365    245108    170727    168197    260073    241464    303567    367802    282032 
dram[3]:    133785    174814    197131    191963    135321    218721    242230    172940    170382    140819    302813    238866    197975    174669    289035    225696 
dram[4]:    244482    179030    217728    219427    171836    277890    169815    174899    177416    163278    138146    218534    213279    234177    260522    286607 
dram[5]:    173441    174713    167239    171721    235381    286637    252915    243942    236454    169056    237218    173691    237682    170150    245704    212834 
dram[6]:    179321    225231    171657    171835    169111    214551    202522    244125    239674    256820    235299    201069    223083    237655    286128    269653 
dram[7]:    244260    197488     88134    236424    213254    175708    223340    178569    220911    176344    239552    239470    293878    372110    266914    168197 
dram[8]:    185013    179945    206337    219568    243244    220494    134609    252139    219683    285208    233416    175771    220918    274662    272862    236632 
dram[9]:    220906    139430    225491    174838    177530    290675    217587    219628    138745    226400    241435    215879    173550    206514    253161    284140 
dram[10]:    227736    214598    173348    226119    233197    133297    178855    172470    146519    173014    137457    214463    239728    283994    171556    310801 
average row accesses per activate:
dram[0]:  2.529412  2.583333  3.181818  3.400000  2.928571  2.450000  2.764706  2.727273  4.636364  2.944444  3.812500  3.466667  4.800000  4.666667  4.700000  6.285714 
dram[1]:  3.076923  2.642857  3.700000  3.444444  2.692308  3.083333  2.857143  2.437500  3.642857  2.823529  3.916667  4.500000  7.333333  5.571429  4.818182  4.333333 
dram[2]:  2.181818  4.857143  2.437500  2.750000  3.166667  3.083333  3.166667  2.692308  2.894737  3.111111  3.222222  3.769231  6.666667  4.700000  7.400000  5.375000 
dram[3]:  2.631579  3.000000  3.777778  3.363636  2.647059  2.625000  3.181818  2.647059  3.333333  3.058824  5.111111  4.250000  5.222222  5.875000  5.714286  4.076923 
dram[4]:  2.866667  2.600000  3.363636  3.000000  3.333333  3.200000  2.733333  2.875000  3.846154  4.500000  3.600000  4.166667  4.333333  8.400000  5.222222  4.888889 
dram[5]:  2.687500  2.687500  2.315789  4.444445  2.785714  3.444444  3.250000  2.900000  3.615385  3.352941  3.210526  3.769231  6.142857  3.000000  4.454545  4.166667 
dram[6]:  3.142857  3.444444  2.846154  2.900000  2.533333  2.583333  2.636364  2.714286  2.681818  3.600000  4.700000  3.250000  3.666667  4.900000  6.125000  4.090909 
dram[7]:  3.000000  3.076923  3.714286  3.200000  2.500000  3.444444  2.600000  2.928571  4.666667  3.666667  4.214286  3.857143  4.636364  7.800000  4.250000  4.666667 
dram[8]:  3.375000  3.300000  3.900000  4.333333  2.916667  3.500000  2.769231  2.642857  5.750000  4.100000  3.400000  3.928571  4.333333  4.363636  5.200000  5.125000 
dram[9]:  3.625000  3.125000  3.166667  2.846154  2.733333  3.181818  3.400000  3.875000  3.538461  4.000000  4.000000  4.800000  5.875000  4.454545  5.666667  4.166667 
dram[10]:  4.125000  2.800000  2.263158  3.222222  2.928571  2.625000  2.611111  2.789474  2.842105  3.111111  4.181818  4.333333  5.555555  5.000000  4.250000  6.833333 
average row locality = 7596/2157 = 3.521558
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         2         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         9         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1089
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:       1945      9074      2807      4050      2881      3476      3758      3376      6745      9629     10219     15013      8082     13490      7944      7791
dram[1]:       1989      2665      4205      3580      8462      3725      2352      1906     13021      9406     14197     15115      7406     10812      7534      7285
dram[2]:       2201      2752      2087      2256      4611      2019      5807      1870      6304      7075     10276     12234     10306      7299      9214      8188
dram[3]:       4208      1780      2884      2078      9308      1947      2020      2688      7567      9542     12748     12034      8419      7058      8547      7057
dram[4]:       1756      2312      3201      3255      3809      2276      1746      1479      6890     10947     13838     11906      5597      6727      7608      8115
dram[5]:       1419      2420      1858      1450      4400      1908      5417      2411      8496      7020     11578     13064      9010      8107      8762     11860
dram[6]:       1734      2213      4448      3213      7859      3847     10331      2061      6471      7779     13203     15071      7076      5756      7466      7394
dram[7]:       1982      1505      2263      4430      2528      4778      1729      1867      8749      8358     11633     11720      5889      7239      5748      6924
dram[8]:       2734      4383      2616      1814      7087      2040      7966      5000      8282     10542     14560     11315      8679      5999      5499      7708
dram[9]:       2166      8169      2413      2168      4270      3205      1958      1991     11853     12282     12075     14323      6099      8893      6900      9496
dram[10]:       1815      1477      3312      2159      3343      5064      1672      1402     11998      7094     18626     11962      5871      6527      6790      8264
maximum mf latency per bank:
dram[0]:       8423    147991     38467     45300     45345     85709     51208     32210     10608     90161     11335    148034     30053    148027     24474     18826
dram[1]:       8113     36759     97268     51334    148201     51320     26747      3806    148089     72276     11935     42390     11160     51189     51206     33875
dram[2]:      31209     35428     10596     35031     59411      5483    147983       560     10607     33805     11325     11222     51293     11216     18835     18844
dram[3]:     147739      4239     31409     17000    148070      5874       440     51298     27729    148094     11182     25029     64042     11188     18835     24475
dram[4]:       7929     17000     51403     35228     51393      7321      1616       515     10603    147973    148019     11182     11178     11182     18844     18849
dram[5]:       1417     32807      5842       370     88401       442     51214      4791     51173     51300    101680     51156     51248     86570     34632    147986
dram[6]:       6174     10689     87532     31610     88126     50195    147950      7307     34199     72280     11386    147830     51207     11168     48540     49826
dram[7]:      10614       412      2782     86397     25972     51319      1625      1816     10616     10646     51212     11225     11166     11178     18849     18821
dram[8]:      16839     51627     38482      5735    147933       848    148075     57366     10633     51387     64040     11372     11165     11166     18831     36928
dram[9]:       5531    147778     15391     17006     85537     51429      1890       507    148103     51211     11364     66259     11171    148031     18829     99322
dram[10]:       1890       847     34000      3007     51325    147897      8730      5535    148051     10662    148127     11373     11161     11178     18843     18832
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1478035 n_nop=1475128 n_act=209 n_pre=193 n_req=708 n_rd=2396 n_write=109 bw_util=0.00339
n_activity=14013 dram_eff=0.3575
bk0: 136a 1477302i bk1: 112a 1477498i bk2: 116a 1477518i bk3: 116a 1477469i bk4: 132a 1477374i bk5: 144a 1477061i bk6: 156a 1477079i bk7: 108a 1477284i bk8: 172a 1477375i bk9: 172a 1477078i bk10: 200a 1477116i bk11: 188a 1477028i bk12: 168a 1477391i bk13: 156a 1477295i bk14: 168a 1477412i bk15: 152a 1477438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00593761
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1478035 n_nop=1475253 n_act=190 n_pre=174 n_req=675 n_rd=2324 n_write=94 bw_util=0.003272
n_activity=13133 dram_eff=0.3682
bk0: 136a 1477430i bk1: 124a 1477395i bk2: 116a 1477498i bk3: 112a 1477487i bk4: 116a 1477417i bk5: 132a 1477362i bk6: 124a 1477219i bk7: 128a 1477122i bk8: 168a 1477311i bk9: 180a 1477136i bk10: 176a 1477327i bk11: 172a 1477233i bk12: 152a 1477541i bk13: 148a 1477392i bk14: 172a 1477372i bk15: 168a 1477304i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00569472
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1478035 n_nop=1475118 n_act=207 n_pre=191 n_req=698 n_rd=2428 n_write=91 bw_util=0.003409
n_activity=14216 dram_eff=0.3544
bk0: 156a 1477181i bk1: 124a 1477603i bk2: 132a 1477369i bk3: 144a 1477241i bk4: 124a 1477424i bk5: 128a 1477342i bk6: 128a 1477286i bk7: 124a 1477217i bk8: 188a 1477171i bk9: 192a 1477037i bk10: 200a 1477034i bk11: 176a 1477056i bk12: 148a 1477544i bk13: 164a 1477259i bk14: 140a 1477637i bk15: 160a 1477427i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00640242
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1478035 n_nop=1475120 n_act=203 n_pre=187 n_req=713 n_rd=2416 n_write=109 bw_util=0.003417
n_activity=13883 dram_eff=0.3638
bk0: 152a 1477218i bk1: 128a 1477427i bk2: 128a 1477544i bk3: 120a 1477417i bk4: 148a 1477267i bk5: 132a 1477236i bk6: 128a 1477333i bk7: 140a 1477068i bk8: 172a 1477248i bk9: 176a 1477008i bk10: 164a 1477361i bk11: 180a 1477048i bk12: 164a 1477432i bk13: 160a 1477296i bk14: 148a 1477553i bk15: 176a 1477258i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00551272
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1478035 n_nop=1475251 n_act=186 n_pre=170 n_req=682 n_rd=2328 n_write=100 bw_util=0.003285
n_activity=12944 dram_eff=0.3752
bk0: 128a 1477373i bk1: 136a 1477370i bk2: 132a 1477455i bk3: 104a 1477490i bk4: 104a 1477585i bk5: 120a 1477472i bk6: 132a 1477171i bk7: 140a 1477019i bk8: 168a 1477342i bk9: 164a 1477286i bk10: 184a 1477159i bk11: 180a 1477098i bk12: 172a 1477323i bk13: 148a 1477407i bk14: 160a 1477455i bk15: 156a 1477379i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00595385
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1478035 n_nop=1475069 n_act=216 n_pre=200 n_req=720 n_rd=2440 n_write=110 bw_util=0.003451
n_activity=14295 dram_eff=0.3568
bk0: 140a 1477336i bk1: 136a 1477306i bk2: 140a 1477225i bk3: 128a 1477404i bk4: 124a 1477369i bk5: 104a 1477479i bk6: 96a 1477461i bk7: 108a 1477342i bk8: 164a 1477379i bk9: 188a 1477052i bk10: 212a 1477063i bk11: 180a 1477089i bk12: 156a 1477513i bk13: 216a 1476818i bk14: 172a 1477396i bk15: 176a 1477231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00586928
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1478035 n_nop=1475163 n_act=205 n_pre=189 n_req=687 n_rd=2388 n_write=90 bw_util=0.003353
n_activity=13653 dram_eff=0.363
bk0: 144a 1477375i bk1: 112a 1477572i bk2: 128a 1477466i bk3: 108a 1477536i bk4: 128a 1477320i bk5: 112a 1477393i bk6: 112a 1477358i bk7: 128a 1477157i bk8: 192a 1477036i bk9: 180a 1477074i bk10: 172a 1477347i bk11: 188a 1476998i bk12: 188a 1477211i bk13: 164a 1477233i bk14: 168a 1477455i bk15: 164a 1477267i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00543154
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1478035 n_nop=1475263 n_act=185 n_pre=169 n_req=675 n_rd=2324 n_write=94 bw_util=0.003272
n_activity=13024 dram_eff=0.3713
bk0: 136a 1477440i bk1: 136a 1477417i bk2: 92a 1477685i bk3: 104a 1477526i bk4: 144a 1477283i bk5: 108a 1477488i bk6: 132a 1477270i bk7: 136a 1477121i bk8: 148a 1477457i bk9: 148a 1477219i bk10: 204a 1477135i bk11: 192a 1477039i bk12: 172a 1477363i bk13: 144a 1477421i bk14: 172a 1477346i bk15: 156a 1477400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00485645
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1478035 n_nop=1475322 n_act=172 n_pre=156 n_req=660 n_rd=2300 n_write=85 bw_util=0.003227
n_activity=12358 dram_eff=0.386
bk0: 100a 1477620i bk1: 124a 1477523i bk2: 128a 1477496i bk3: 140a 1477444i bk4: 116a 1477470i bk5: 96a 1477492i bk6: 124a 1477286i bk7: 124a 1477162i bk8: 164a 1477454i bk9: 152a 1477334i bk10: 188a 1477277i bk11: 188a 1477092i bk12: 172a 1477348i bk13: 164a 1477237i bk14: 172a 1477379i bk15: 148a 1477413i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00507092
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1478035 n_nop=1475355 n_act=171 n_pre=155 n_req=653 n_rd=2268 n_write=86 bw_util=0.003185
n_activity=12146 dram_eff=0.3876
bk0: 104a 1477618i bk1: 96a 1477619i bk2: 132a 1477456i bk3: 128a 1477400i bk4: 136a 1477319i bk5: 120a 1477367i bk6: 112a 1477384i bk7: 108a 1477379i bk8: 164a 1477364i bk9: 148a 1477346i bk10: 184a 1477260i bk11: 176a 1477181i bk12: 160a 1477475i bk13: 164a 1477227i bk14: 168a 1477408i bk15: 168a 1477262i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00506822
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1478035 n_nop=1475086 n_act=214 n_pre=198 n_req=725 n_rd=2416 n_write=121 bw_util=0.003433
n_activity=14462 dram_eff=0.3509
bk0: 116a 1477597i bk1: 132a 1477364i bk2: 148a 1477272i bk3: 104a 1477526i bk4: 128a 1477374i bk5: 132a 1477178i bk6: 140a 1477087i bk7: 160a 1476966i bk8: 188a 1477158i bk9: 192a 1476991i bk10: 164a 1477332i bk11: 176a 1477087i bk12: 164a 1477405i bk13: 156a 1477302i bk14: 172a 1477307i bk15: 144a 1477429i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00576779

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3578, Miss = 312, Miss_rate = 0.087, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[1]: Access = 3559, Miss = 287, Miss_rate = 0.081, Pending_hits = 538, Reservation_fails = 0
L2_cache_bank[2]: Access = 3524, Miss = 290, Miss_rate = 0.082, Pending_hits = 540, Reservation_fails = 0
L2_cache_bank[3]: Access = 3548, Miss = 291, Miss_rate = 0.082, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[4]: Access = 3540, Miss = 304, Miss_rate = 0.086, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 3566, Miss = 303, Miss_rate = 0.085, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3539, Miss = 301, Miss_rate = 0.085, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[7]: Access = 3590, Miss = 303, Miss_rate = 0.084, Pending_hits = 541, Reservation_fails = 0
L2_cache_bank[8]: Access = 3590, Miss = 295, Miss_rate = 0.082, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[9]: Access = 3498, Miss = 287, Miss_rate = 0.082, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[10]: Access = 3653, Miss = 301, Miss_rate = 0.082, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[11]: Access = 3573, Miss = 309, Miss_rate = 0.086, Pending_hits = 566, Reservation_fails = 0
L2_cache_bank[12]: Access = 3600, Miss = 308, Miss_rate = 0.086, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[13]: Access = 3538, Miss = 289, Miss_rate = 0.082, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[14]: Access = 3571, Miss = 300, Miss_rate = 0.084, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[15]: Access = 3518, Miss = 281, Miss_rate = 0.080, Pending_hits = 532, Reservation_fails = 0
L2_cache_bank[16]: Access = 4586, Miss = 291, Miss_rate = 0.063, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[17]: Access = 3440, Miss = 284, Miss_rate = 0.083, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[18]: Access = 3466, Miss = 290, Miss_rate = 0.084, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[19]: Access = 3437, Miss = 277, Miss_rate = 0.081, Pending_hits = 542, Reservation_fails = 0
L2_cache_bank[20]: Access = 3560, Miss = 305, Miss_rate = 0.086, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[21]: Access = 3503, Miss = 299, Miss_rate = 0.085, Pending_hits = 546, Reservation_fails = 0
L2_total_cache_accesses = 78977
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0824
L2_total_cache_pending_hits = 12059
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54561
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11917
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5799
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 71893
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6888
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=151627
icnt_total_pkts_simt_to_mem=85865
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.1246
	minimum = 6
	maximum = 348
Network latency average = 9.94617
	minimum = 6
	maximum = 263
Slowest packet = 137549
Flit latency average = 9.7412
	minimum = 6
	maximum = 262
Slowest flit = 206805
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0600051
	minimum = 0.0460358 (at node 22)
	maximum = 0.177749 (at node 44)
Accepted packet rate average = 0.0600051
	minimum = 0.0460358 (at node 22)
	maximum = 0.177749 (at node 44)
Injected flit rate average = 0.0900077
	minimum = 0.059335 (at node 22)
	maximum = 0.225192 (at node 44)
Accepted flit rate average= 0.0900077
	minimum = 0.0746803 (at node 47)
	maximum = 0.308056 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.2377 (8 samples)
	minimum = 6 (8 samples)
	maximum = 92.875 (8 samples)
Network latency average = 9.23465 (8 samples)
	minimum = 6 (8 samples)
	maximum = 72.75 (8 samples)
Flit latency average = 9.02968 (8 samples)
	minimum = 6 (8 samples)
	maximum = 71.875 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0209289 (8 samples)
	minimum = 0.0169739 (8 samples)
	maximum = 0.0408728 (8 samples)
Accepted packet rate average = 0.0209289 (8 samples)
	minimum = 0.0169739 (8 samples)
	maximum = 0.0408728 (8 samples)
Injected flit rate average = 0.0314025 (8 samples)
	minimum = 0.0189931 (8 samples)
	maximum = 0.06167 (8 samples)
Accepted flit rate average = 0.0314025 (8 samples)
	minimum = 0.0245317 (8 samples)
	maximum = 0.0652482 (8 samples)
Injected packet size average = 1.50044 (8 samples)
Accepted packet size average = 1.50044 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 30 sec (630 sec)
gpgpu_simulation_rate = 59857 (inst/sec)
gpgpu_simulation_rate = 4112 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 620738
gpu_sim_insn = 5111858
gpu_ipc =       8.2351
gpu_tot_sim_cycle = 3438906
gpu_tot_sim_insn = 42821973
gpu_tot_ipc =      12.4522
gpu_tot_issued_cta = 4599
max_total_param_size = 0
gpu_stall_dramfull = 390
gpu_stall_icnt2sh    = 12467
partiton_reqs_in_parallel = 13656236
partiton_reqs_in_parallel_total    = 17511500
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.0633
partiton_reqs_in_parallel_util = 13656236
partiton_reqs_in_parallel_util_total    = 17511500
gpu_sim_cycle_parition_util = 620738
gpu_tot_sim_cycle_parition_util    = 795995
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9997
partiton_replys_in_parallel = 48888
partiton_replys_in_parallel_total    = 78977
L2_BW  =       7.4650 GB/Sec
L2_BW_total  =       3.5242 GB/Sec
gpu_total_sim_rate=39503

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 874044
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 449680
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0040
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 447888
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 868548
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 449680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 874044
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1077, 1456, 1091, 1284, 1061, 1445, 1076, 1062, 1062, 1062, 1404, 1274, 1062, 1274, 1211, 1077, 972, 1002, 987, 972, 1236, 1157, 987, 972, 972, 1002, 1470, 1142, 1106, 1194, 1236, 1366, 876, 876, 980, 953, 891, 876, 1162, 861, 1058, 1058, 876, 906, 1047, 1046, 1072, 861, 744, 729, 729, 744, 1112, 1449, 878, 744, 967, 744, 729, 729, 729, 900, 729, 1101, 
gpgpu_n_tot_thrd_icount = 51067424
gpgpu_n_tot_w_icount = 1595857
gpgpu_n_stall_shd_mem = 7727
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 109457
gpgpu_n_mem_write_global = 18212
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2389360
gpgpu_n_store_insn = 18412
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14389760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2437
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 404
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:197596	W0_Idle:54821356	W0_Scoreboard:21270204	W1:184376	W2:5479	W3:0	W4:54	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1405948
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 875656 {8:109457,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 728480 {40:18212,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4400648 {40:109138,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 145696 {8:18212,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 149450 
averagemflatency = 633 
max_icnt2mem_latency = 149197 
max_icnt2sh_latency = 3438638 
mrq_lat_table:11545 	347 	352 	3934 	790 	344 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	108298 	15896 	46 	65 	816 	69 	1822 	328 	167 	157 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	87505 	1675 	401 	208 	34490 	85 	36 	21 	57 	819 	63 	1820 	330 	165 	157 	33 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	95345 	10564 	3344 	232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2040 	16054 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	757 	95 	17 	7 	19 	4 	24 	14 	15 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        15 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    241602    208890    206731    213500    202783    195104    179362    239829    258568    264232    172828    203131    223473    212838    221996    203855 
dram[1]:    275843    203571    202559    218282    206138    246745    176283    204478    161469    324644    346879    241454    319440    293017    245492    206542 
dram[2]:    207677    158309    177406    173897    241603    235128    206239    210365    245108    170727    168197    260073    241464    303567    367802    282032 
dram[3]:    204374    174814    197131    191963    163771    218721    242230    186360    170382    178198    302813    238866    200829    200823    289035    225696 
dram[4]:    244482    205596    217728    219427    171836    277890    169815    174899    210498    163278    160795    218534    214341    234177    260522    286607 
dram[5]:    173441    174713    167239    206599    235381    286637    252915    243942    236454    169056    237218    184832    237682    209616    245704    212834 
dram[6]:    186904    225231    202997    171835    169111    214551    202522    244125    239674    256820    235299    201069    223083    237655    286128    269653 
dram[7]:    244260    197488    201907    236424    213254    204020    223340    185847    220911    204072    239552    239470    293878    372110    266914    211774 
dram[8]:    187934    201179    206337    219568    243244    220494    161651    252139    219683    285208    233416    175771    220918    274662    272862    236632 
dram[9]:    220906    185090    225491    174838    200652    290675    217587    219628    163973    226400    241435    215879    173550    206514    253161    284140 
dram[10]:    227736    214598    178949    226119    233197    158981    204557    205858    163957    188674    162064    214463    239728    283994    187019    310801 
average row accesses per activate:
dram[0]:  2.148936  2.351351  2.357143  2.827586  2.200000  2.061224  2.127660  2.300000  2.465116  2.254902  2.530612  2.510638  2.911765  3.212121  2.705882  2.800000 
dram[1]:  2.282051  2.045455  2.378378  2.351351  2.000000  2.205128  2.605263  2.042553  2.477273  2.326087  2.825000  2.967742  3.031250  2.742857  3.088235  2.909091 
dram[2]:  1.924528  2.562500  2.095238  2.066667  2.219512  2.302325  2.234043  2.093023  2.260870  2.361702  2.511111  2.648649  3.266667  3.133333  3.076923  2.968750 
dram[3]:  2.102041  2.285714  2.135135  2.210526  2.104167  2.122449  2.325000  2.351351  2.571429  2.196429  2.750000  2.325581  2.777778  2.947368  2.842105  2.621622 
dram[4]:  2.400000  2.400000  2.041667  1.976744  2.135135  2.238095  2.186047  2.080000  2.487180  2.309524  2.428571  2.581395  3.666667  3.129032  2.666667  2.875000 
dram[5]:  2.190476  2.145833  1.921569  2.966667  2.000000  2.512195  2.212766  2.075000  2.468085  2.214286  2.510638  2.589744  2.968750  2.488372  2.853658  2.944444 
dram[6]:  2.300000  2.142857  2.295455  2.200000  2.162791  2.234043  2.044445  2.150943  2.053571  2.469388  2.386364  2.244898  2.756098  3.032258  2.950000  2.882353 
dram[7]:  2.200000  2.365854  2.105263  2.333333  1.983607  2.371428  2.205128  2.333333  2.617647  2.386364  2.674419  2.511111  2.666667  3.333333  2.743590  2.685714 
dram[8]:  2.133333  2.043478  2.119048  2.645161  1.891304  2.127660  2.266667  2.021277  2.777778  2.367347  2.700000  2.918919  2.823529  2.500000  3.090909  3.121212 
dram[9]:  2.444444  2.159091  2.350000  2.042553  2.191489  2.232558  2.500000  2.457143  2.234043  2.380952  2.463415  3.181818  3.285714  2.942857  3.028571  2.837838 
dram[10]:  2.838710  2.139535  1.975000  2.046512  2.250000  2.363636  2.413043  2.318182  2.304348  2.333333  2.395349  2.545455  3.200000  2.764706  3.103448  3.233333 
average row locality = 17373/7148 = 2.430470
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        27        24        27        21        29        29        28        25        26        32        34        30        26        28        23        26 
dram[1]:        25        22        24        23        22        21        27        26        28        26        28        20        27        24        32        28 
dram[2]:        26        20        21        20        24        24        30        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        15        18        26        27        24        24        29        30        28        21        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        28        24 
dram[5]:        25        29        25        23        26        34        29        19        28        20        28        22        25        28        33        29 
dram[6]:        23        22        29        16        24        29        23        31        30        32        22        24        31        25        33        26 
dram[7]:        19        26        19        24        33        20        20        27        20        26        26        28        29        28        29        20 
dram[8]:        23        23        22        20        20        29        28        23        24        29        27        29        25        27        29        30 
dram[9]:        22        24        24        24        30        27        24        23        23        24        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        32        29        30        24        30        25        28        26        26        23        27 
total reads: 4462
bank skew: 34/15 = 2.27
chip skew: 435/371 = 1.17
average mf latency per bank:
dram[0]:       2127      3618      2507      2149      2878      3470      4704      1888      4115      7019      6286      7405      5473      5777      4443      5723
dram[1]:       1883      2238      2550      4555      5571      5596      3999      1137      6943      5151      6646      7808      6171      6001      4246      4982
dram[2]:       2123      1629      3414      3174      2347      6202      5681      4000      3803      5853      6317      6726      5734      5848      8042      8043
dram[3]:       3973      2267      4232      2225      5589      2236      3254      2001      4292      6808      5747      8060      7606      4347      5519      9176
dram[4]:       1901      1520      3426      3022      2181      2937      2683      1058      5319      7434      7157      8446      3766      6181      8293      4612
dram[5]:       1082      3705      2653      2629      4479       913      2752      1293      5027      5181      7751      8759      4557      7259      6283      6006
dram[6]:       2524      1558      3053      3319      4776      3732      4220      2637      4487      4829      7784      8114      4387      3948      6607      3813
dram[7]:       1888      2194      2654      5354      3599      3538      2666      1901      6626      6045      7189      9117      4448      5382      6023      5021
dram[8]:       1497      2238      3261      2656      4524      4577      4590      2855      5029      5132      8847      6169      5203      4542      5805      3623
dram[9]:       3157      3297      3298      2845      2046      2662      1177      2379      7115      7917      7110      8385      4681      5092      6159      6216
dram[10]:       1107      2419      3999      2430      4096      5139      1235      3316      8354      6297      9765      6697      5238      3596      4317      4260
maximum mf latency per bank:
dram[0]:      51792    147991     61614     45300    126246    104666    105048     38094     38074    110091    105092    148034     61636    148027     24474    109938
dram[1]:      51828     51805     97268    104859    148201    105215    126129      3806    148089     72276     38123     42390    109972    105005     51206     61546
dram[2]:      61692     35428     86437     86475     59411    126178    147983    104770     10607    110114     43160     18549     61633    109902    149450    149368
dram[3]:     147739     51768    105186     51817    148070    105141    110155     51298     43084    148094     11182     61632    109972    105098    109884    149319
dram[4]:      51785     17000     86320    105141     51393    126043    126142       515    110118    147973    148019    109947     11178    105134    109999     32179
dram[5]:       1417    104841    104865    126117    126171       442    105069      4791     51173     51300    101680    105235     51248    109956    149408    147986
dram[6]:      51829     27163    104801     86400    104788    125949    147950    126141     43093    110085     61652    147830     61660     42992    149442     49826
dram[7]:      32160    104963    104851    105149    126107    105099    126109     42827    105114    110078     51212    110106    109930    109923    149447    105872
dram[8]:      20559     51627     86463    104815    147933    126208    148075     57366     77818     51387    110030     11372     11165    110044    149386     36928
dram[9]:      86527    147778     86504    105088     85537    104768      1890    104722    148103    110143     43011     77762     61560    148031    149450    104924
dram[10]:       1890     61555    104799    105096    126142    147897      8730    104731    148051    126148    148127     77706    105116     11178     18843     32193
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2630653 n_nop=2624172 n_act=663 n_pre=647 n_req=1619 n_rd=4736 n_write=435 bw_util=0.003931
n_activity=36653 dram_eff=0.2822
bk0: 296a 2628724i bk1: 252a 2629029i bk2: 288a 2628886i bk3: 244a 2629210i bk4: 280a 2628740i bk5: 288a 2628538i bk6: 288a 2628559i bk7: 268a 2628671i bk8: 320a 2628802i bk9: 332a 2628369i bk10: 360a 2628376i bk11: 352a 2628362i bk12: 292a 2629002i bk13: 312a 2628777i bk14: 276a 2629086i bk15: 288a 2628927i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0053367
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2630653 n_nop=2624476 n_act=621 n_pre=605 n_req=1540 n_rd=4548 n_write=403 bw_util=0.003764
n_activity=35043 dram_eff=0.2826
bk0: 256a 2629053i bk1: 272a 2628909i bk2: 256a 2629081i bk3: 256a 2628986i bk4: 272a 2628842i bk5: 260a 2628916i bk6: 288a 2628775i bk7: 280a 2628546i bk8: 324a 2628729i bk9: 324a 2628523i bk10: 340a 2628707i bk11: 288a 2628962i bk12: 280a 2629077i bk13: 288a 2628883i bk14: 292a 2629005i bk15: 272a 2629061i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00505046
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2630653 n_nop=2624332 n_act=639 n_pre=623 n_req=1543 n_rd=4688 n_write=371 bw_util=0.003846
n_activity=35380 dram_eff=0.286
bk0: 304a 2628587i bk1: 248a 2629242i bk2: 268a 2629003i bk3: 292a 2628769i bk4: 268a 2628916i bk5: 300a 2628710i bk6: 300a 2628466i bk7: 272a 2628690i bk8: 324a 2628717i bk9: 336a 2628503i bk10: 344a 2628516i bk11: 308a 2628667i bk12: 292a 2629094i bk13: 284a 2628999i bk14: 256a 2629410i bk15: 292a 2629040i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00531617
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2630653 n_nop=2624184 n_act=663 n_pre=647 n_req=1589 n_rd=4760 n_write=399 bw_util=0.003922
n_activity=36055 dram_eff=0.2862
bk0: 304a 2628668i bk1: 244a 2629197i bk2: 256a 2629065i bk3: 264a 2629015i bk4: 300a 2628651i bk5: 308a 2628526i bk6: 276a 2628756i bk7: 252a 2628813i bk8: 316a 2628760i bk9: 372a 2628116i bk10: 328a 2628695i bk11: 316a 2628523i bk12: 300a 2628939i bk13: 320a 2628673i bk14: 308a 2628839i bk15: 296a 2628936i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00499496
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2630653 n_nop=2624391 n_act=637 n_pre=621 n_req=1539 n_rd=4620 n_write=384 bw_util=0.003804
n_activity=35241 dram_eff=0.284
bk0: 288a 2628994i bk1: 256a 2629161i bk2: 300a 2628695i bk3: 272a 2628861i bk4: 236a 2629136i bk5: 292a 2628840i bk6: 272a 2628651i bk7: 288a 2628356i bk8: 292a 2628935i bk9: 300a 2628718i bk10: 368a 2628420i bk11: 340a 2628415i bk12: 260a 2629305i bk13: 280a 2628968i bk14: 304a 2628887i bk15: 272a 2629033i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00508087
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2630653 n_nop=2624076 n_act=677 n_pre=661 n_req=1627 n_rd=4816 n_write=423 bw_util=0.003983
n_activity=36730 dram_eff=0.2853
bk0: 268a 2628948i bk1: 296a 2628683i bk2: 292a 2628555i bk3: 264a 2629107i bk4: 304a 2628591i bk5: 276a 2628678i bk6: 300a 2628451i bk7: 256a 2628784i bk8: 352a 2628573i bk9: 292a 2628728i bk10: 360a 2628522i bk11: 316a 2628614i bk12: 280a 2629100i bk13: 316a 2628635i bk14: 336a 2628681i bk15: 308a 2628831i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00523596
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2630653 n_nop=2623991 n_act=693 n_pre=677 n_req=1638 n_rd=4872 n_write=420 bw_util=0.004023
n_activity=37288 dram_eff=0.2838
bk0: 276a 2628982i bk1: 272a 2628907i bk2: 288a 2628823i bk3: 244a 2629183i bk4: 276a 2628852i bk5: 304a 2628573i bk6: 276a 2628612i bk7: 332a 2628194i bk8: 340a 2628344i bk9: 356a 2628343i bk10: 332a 2628649i bk11: 344a 2628287i bk12: 328a 2628672i bk13: 276a 2628921i bk14: 340a 2628717i bk15: 288a 2628891i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00518654
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2630653 n_nop=2624333 n_act=639 n_pre=623 n_req=1560 n_rd=4664 n_write=394 bw_util=0.003845
n_activity=35157 dram_eff=0.2877
bk0: 232a 2629181i bk1: 284a 2628852i bk2: 244a 2629094i bk3: 268a 2628942i bk4: 352a 2628239i bk5: 252a 2629016i bk6: 264a 2628899i bk7: 284a 2628615i bk8: 276a 2629069i bk9: 316a 2628518i bk10: 356a 2628617i bk11: 340a 2628403i bk12: 300a 2628856i bk13: 288a 2628914i bk14: 312a 2628841i bk15: 296a 2628974i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00465322
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2630653 n_nop=2624279 n_act=651 n_pre=635 n_req=1578 n_rd=4680 n_write=408 bw_util=0.003868
n_activity=35143 dram_eff=0.2896
bk0: 292a 2628779i bk1: 284a 2628765i bk2: 268a 2628898i bk3: 248a 2629156i bk4: 268a 2628797i bk5: 284a 2628517i bk6: 296a 2628566i bk7: 288a 2628503i bk8: 304a 2628921i bk9: 348a 2628349i bk10: 324a 2628796i bk11: 316a 2628695i bk12: 284a 2629054i bk13: 292a 2628768i bk14: 292a 2629021i bk15: 292a 2628917i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00490639
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2630653 n_nop=2624411 n_act=624 n_pre=608 n_req=1560 n_rd=4600 n_write=410 bw_util=0.003809
n_activity=34638 dram_eff=0.2893
bk0: 264a 2629082i bk1: 284a 2628788i bk2: 280a 2628919i bk3: 288a 2628665i bk4: 292a 2628628i bk5: 276a 2628674i bk6: 244a 2629000i bk7: 252a 2628938i bk8: 328a 2628617i bk9: 304a 2628632i bk10: 312a 2628809i bk11: 312a 2628765i bk12: 272a 2629223i bk13: 296a 2628792i bk14: 300a 2628911i bk15: 296a 2628827i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00494402
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2630653 n_nop=2624310 n_act=642 n_pre=626 n_req=1580 n_rd=4660 n_write=415 bw_util=0.003858
n_activity=35800 dram_eff=0.2835
bk0: 248a 2629256i bk1: 276a 2628919i bk2: 252a 2629066i bk3: 268a 2628858i bk4: 280a 2628761i bk5: 288a 2628626i bk6: 328a 2628517i bk7: 288a 2628556i bk8: 328a 2628712i bk9: 356a 2628262i bk10: 312a 2628681i bk11: 336a 2628457i bk12: 280a 2629083i bk13: 272a 2628910i bk14: 268a 2629157i bk15: 280a 2629016i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00508239

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5846, Miss = 600, Miss_rate = 0.103, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[1]: Access = 5673, Miss = 584, Miss_rate = 0.103, Pending_hits = 538, Reservation_fails = 0
L2_cache_bank[2]: Access = 5765, Miss = 577, Miss_rate = 0.100, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[3]: Access = 5544, Miss = 560, Miss_rate = 0.101, Pending_hits = 536, Reservation_fails = 0
L2_cache_bank[4]: Access = 5883, Miss = 589, Miss_rate = 0.100, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[5]: Access = 5849, Miss = 583, Miss_rate = 0.100, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[6]: Access = 5696, Miss = 597, Miss_rate = 0.105, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[7]: Access = 5939, Miss = 593, Miss_rate = 0.100, Pending_hits = 542, Reservation_fails = 0
L2_cache_bank[8]: Access = 5845, Miss = 580, Miss_rate = 0.099, Pending_hits = 576, Reservation_fails = 0
L2_cache_bank[9]: Access = 5747, Miss = 575, Miss_rate = 0.100, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[10]: Access = 5990, Miss = 623, Miss_rate = 0.104, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[11]: Access = 5749, Miss = 581, Miss_rate = 0.101, Pending_hits = 566, Reservation_fails = 0
L2_cache_bank[12]: Access = 5978, Miss = 614, Miss_rate = 0.103, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[13]: Access = 5799, Miss = 604, Miss_rate = 0.104, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[14]: Access = 5720, Miss = 584, Miss_rate = 0.102, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[15]: Access = 5671, Miss = 582, Miss_rate = 0.103, Pending_hits = 536, Reservation_fails = 0
L2_cache_bank[16]: Access = 6874, Miss = 582, Miss_rate = 0.085, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[17]: Access = 5655, Miss = 588, Miss_rate = 0.104, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[18]: Access = 5582, Miss = 573, Miss_rate = 0.103, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[19]: Access = 5517, Miss = 577, Miss_rate = 0.105, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[20]: Access = 5761, Miss = 574, Miss_rate = 0.100, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[21]: Access = 5782, Miss = 591, Miss_rate = 0.102, Pending_hits = 548, Reservation_fails = 0
L2_total_cache_accesses = 127865
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.1010
L2_total_cache_pending_hits = 12078
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 89075
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11928
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13750
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109457
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18212
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=238749
icnt_total_pkts_simt_to_mem=146077
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.92323
	minimum = 6
	maximum = 23
Network latency average = 6.92125
	minimum = 6
	maximum = 23
Slowest packet = 186195
Flit latency average = 6.41306
	minimum = 6
	maximum = 22
Slowest flit = 279816
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00157516
	minimum = 0.00103989 (at node 21)
	maximum = 0.00197185 (at node 8)
Accepted packet rate average = 0.00157516
	minimum = 0.00103989 (at node 21)
	maximum = 0.00197185 (at node 8)
Injected flit rate average = 0.00237353
	minimum = 0.00126543 (at node 21)
	maximum = 0.00345638 (at node 35)
Accepted flit rate average= 0.00237353
	minimum = 0.00185425 (at node 21)
	maximum = 0.00348296 (at node 8)
Injected packet length average = 1.50685
Accepted packet length average = 1.50685
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.86946 (9 samples)
	minimum = 6 (9 samples)
	maximum = 85.1111 (9 samples)
Network latency average = 8.9776 (9 samples)
	minimum = 6 (9 samples)
	maximum = 67.2222 (9 samples)
Flit latency average = 8.73895 (9 samples)
	minimum = 6 (9 samples)
	maximum = 66.3333 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0187785 (9 samples)
	minimum = 0.0152034 (9 samples)
	maximum = 0.0365505 (9 samples)
Accepted packet rate average = 0.0187785 (9 samples)
	minimum = 0.0152034 (9 samples)
	maximum = 0.0365505 (9 samples)
Injected flit rate average = 0.028177 (9 samples)
	minimum = 0.0170234 (9 samples)
	maximum = 0.0552018 (9 samples)
Accepted flit rate average = 0.028177 (9 samples)
	minimum = 0.022012 (9 samples)
	maximum = 0.0583854 (9 samples)
Injected packet size average = 1.5005 (9 samples)
Accepted packet size average = 1.5005 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 18 min, 4 sec (1084 sec)
gpgpu_simulation_rate = 39503 (inst/sec)
gpgpu_simulation_rate = 3172 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 7798
gpu_sim_insn = 4498644
gpu_ipc =     576.8972
gpu_tot_sim_cycle = 3668854
gpu_tot_sim_insn = 47320617
gpu_tot_ipc =      12.8979
gpu_tot_issued_cta = 5110
max_total_param_size = 0
gpu_stall_dramfull = 390
gpu_stall_icnt2sh    = 12497
partiton_reqs_in_parallel = 171556
partiton_reqs_in_parallel_total    = 31167736
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.5420
partiton_reqs_in_parallel_util = 171556
partiton_reqs_in_parallel_util_total    = 31167736
gpu_sim_cycle_parition_util = 7798
gpu_tot_sim_cycle_parition_util    = 1416733
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9997
partiton_replys_in_parallel = 23703
partiton_replys_in_parallel_total    = 127865
L2_BW  =     288.1079 GB/Sec
L2_BW_total  =       3.9157 GB/Sec
gpu_total_sim_rate=42785

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 975204
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 490560
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 488768
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 969708
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 490560
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 975204
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1212, 1576, 1226, 1419, 1211, 1580, 1211, 1167, 1182, 1227, 1539, 1424, 1182, 1424, 1346, 1242, 1092, 1152, 1122, 1122, 1386, 1307, 1137, 1137, 1122, 1137, 1620, 1307, 1211, 1344, 1401, 1501, 1011, 1026, 1100, 1088, 1011, 1041, 1312, 1011, 1223, 1208, 1026, 1041, 1197, 1181, 1207, 966, 843, 828, 813, 873, 1196, 1548, 977, 858, 1081, 888, 813, 843, 858, 1029, 843, 1215, 
gpgpu_n_tot_thrd_icount = 57142656
gpgpu_n_tot_w_icount = 1785708
gpgpu_n_stall_shd_mem = 126470
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 117628
gpgpu_n_mem_write_global = 33744
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2650804
gpgpu_n_store_insn = 39148
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15697920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 119627
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1957
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:384723	W0_Idle:54860575	W0_Scoreboard:21314112	W1:215187	W2:15236	W3:1881	W4:324	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1553080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 941024 {8:117628,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1349760 {40:33744,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4727488 {40:117309,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 269952 {8:33744,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 149450 
averagemflatency = 565 
max_icnt2mem_latency = 149197 
max_icnt2sh_latency = 3668853 
mrq_lat_table:11545 	347 	352 	3934 	790 	344 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	130136 	17540 	176 	156 	816 	69 	1822 	328 	167 	157 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	91457 	2590 	1881 	5320 	44764 	1753 	157 	130 	129 	819 	63 	1820 	330 	165 	157 	33 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	102623 	11429 	3372 	232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2040 	31586 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	773 	95 	17 	7 	19 	4 	24 	14 	15 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        15 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    241602    208890    206731    213500    202783    195104    179362    239829    258568    264232    172828    203131    223473    212838    221996    203855 
dram[1]:    275843    203571    202559    218282    206138    246745    176283    204478    161469    324644    346879    241454    319440    293017    245492    206542 
dram[2]:    207677    158309    177406    173897    241603    235128    206239    210365    245108    170727    168197    260073    241464    303567    367802    282032 
dram[3]:    204374    174814    197131    191963    163771    218721    242230    186360    170382    178198    302813    238866    200829    200823    289035    225696 
dram[4]:    244482    205596    217728    219427    171836    277890    169815    174899    210498    163278    160795    218534    214341    234177    260522    286607 
dram[5]:    173441    174713    167239    206599    235381    286637    252915    243942    236454    169056    237218    184832    237682    209616    245704    212834 
dram[6]:    186904    225231    202997    171835    169111    214551    202522    244125    239674    256820    235299    201069    223083    237655    286128    269653 
dram[7]:    244260    197488    201907    236424    213254    204020    223340    185847    220911    204072    239552    239470    293878    372110    266914    211774 
dram[8]:    187934    201179    206337    219568    243244    220494    161651    252139    219683    285208    233416    175771    220918    274662    272862    236632 
dram[9]:    220906    185090    225491    174838    200652    290675    217587    219628    163973    226400    241435    215879    173550    206514    253161    284140 
dram[10]:    227736    214598    178949    226119    233197    158981    204557    205858    163957    188674    162064    214463    239728    283994    187019    310801 
average row accesses per activate:
dram[0]:  2.148936  2.351351  2.357143  2.827586  2.200000  2.061224  2.127660  2.300000  2.465116  2.254902  2.530612  2.510638  2.911765  3.212121  2.705882  2.800000 
dram[1]:  2.282051  2.045455  2.378378  2.351351  2.000000  2.205128  2.605263  2.042553  2.477273  2.326087  2.825000  2.967742  3.031250  2.742857  3.088235  2.909091 
dram[2]:  1.924528  2.562500  2.095238  2.066667  2.219512  2.302325  2.234043  2.093023  2.260870  2.361702  2.511111  2.648649  3.266667  3.133333  3.076923  2.968750 
dram[3]:  2.102041  2.285714  2.135135  2.210526  2.104167  2.122449  2.325000  2.351351  2.571429  2.196429  2.750000  2.325581  2.777778  2.947368  2.842105  2.621622 
dram[4]:  2.400000  2.400000  2.041667  1.976744  2.135135  2.238095  2.186047  2.080000  2.487180  2.309524  2.428571  2.581395  3.666667  3.129032  2.666667  2.875000 
dram[5]:  2.190476  2.145833  1.921569  2.966667  2.000000  2.512195  2.212766  2.075000  2.468085  2.214286  2.510638  2.589744  2.968750  2.488372  2.853658  2.944444 
dram[6]:  2.300000  2.142857  2.295455  2.200000  2.162791  2.234043  2.044445  2.150943  2.053571  2.469388  2.386364  2.244898  2.756098  3.032258  2.950000  2.882353 
dram[7]:  2.200000  2.365854  2.105263  2.333333  1.983607  2.371428  2.205128  2.333333  2.617647  2.386364  2.674419  2.511111  2.666667  3.333333  2.743590  2.685714 
dram[8]:  2.133333  2.043478  2.119048  2.645161  1.891304  2.127660  2.266667  2.021277  2.777778  2.367347  2.700000  2.918919  2.823529  2.500000  3.090909  3.121212 
dram[9]:  2.444444  2.159091  2.350000  2.042553  2.191489  2.232558  2.500000  2.457143  2.234043  2.380952  2.463415  3.181818  3.285714  2.942857  3.028571  2.837838 
dram[10]:  2.838710  2.139535  1.975000  2.046512  2.250000  2.363636  2.413043  2.318182  2.304348  2.333333  2.395349  2.545455  3.200000  2.764706  3.103448  3.233333 
average row locality = 17373/7148 = 2.430470
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        27        24        27        21        29        29        28        25        26        32        34        30        26        28        23        26 
dram[1]:        25        22        24        23        22        21        27        26        28        26        28        20        27        24        32        28 
dram[2]:        26        20        21        20        24        24        30        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        15        18        26        27        24        24        29        30        28        21        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        28        24 
dram[5]:        25        29        25        23        26        34        29        19        28        20        28        22        25        28        33        29 
dram[6]:        23        22        29        16        24        29        23        31        30        32        22        24        31        25        33        26 
dram[7]:        19        26        19        24        33        20        20        27        20        26        26        28        29        28        29        20 
dram[8]:        23        23        22        20        20        29        28        23        24        29        27        29        25        27        29        30 
dram[9]:        22        24        24        24        30        27        24        23        23        24        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        32        29        30        24        30        25        28        26        26        23        27 
total reads: 4462
bank skew: 34/15 = 2.27
chip skew: 435/371 = 1.17
average mf latency per bank:
dram[0]:       2238      3747      2610      2296      3066      3673      4935      2125      4394      7247      6536      7660      5706      5992      4692      5972
dram[1]:       2014      2395      2700      4707      5769      5794      4231      1362      7215      5470      6928      8161      6407      6244      4489      5219
dram[2]:       2236      1753      3532      3293      2553      6412      5890      4255      4086      6130      6578      7010      5964      6087      8322      8284
dram[3]:       4096      2419      4370      2394      5761      2409      3504      2232      4554      7069      5990      8375      7830      4547      5729      9417
dram[4]:       2036      1638      3538      3149      2423      3145      2888      1275      5609      7733      7402      8708      4018      6404      8505      4856
dram[5]:       1207      3830      2774      2781      4675      1096      2955      1553      5294      5529      7989      9042      4821      7449      6446      6211
dram[6]:       2663      1701      3165      3477      4970      3910      4463      2846      4802      5105      8064      8388      4587      4189      6788      4044
dram[7]:       2052      2338      2824      5478      3761      3753      2915      2124      6970      6371      7473      9414      4697      5615      6266      5281
dram[8]:       1647      2368      3430      2829      4752      4779      4832      3105      5383      5464      9200      6483     14148      4827      6071      3850
dram[9]:       3282      3441      3438      2961      2242      2874      1464      2662      7407      8230      7409      8665      4951      5327      6376      6445
dram[10]:       1250      2558      4163      2597      4300      5340      1440      3535      8629      6552     10075      6961      5447      3843      4574      4488
maximum mf latency per bank:
dram[0]:      51792    147991     61614     45300    126246    104666    105048     38094     38074    110091    105092    148034     61636    148027     24474    109938
dram[1]:      51828     51805     97268    104859    148201    105215    126129      3806    148089     72276     38123     42390    109972    105005     51206     61546
dram[2]:      61692     35428     86437     86475     59411    126178    147983    104770     10607    110114     43160     18549     61633    109902    149450    149368
dram[3]:     147739     51768    105186     51817    148070    105141    110155     51298     43084    148094     11182     61632    109972    105098    109884    149319
dram[4]:      51785     17000     86320    105141     51393    126043    126142       515    110118    147973    148019    109947     11178    105134    109999     32179
dram[5]:       1417    104841    104865    126117    126171       442    105069      4791     51173     51300    101680    105235     51248    109956    149408    147986
dram[6]:      51829     27163    104801     86400    104788    125949    147950    126141     43093    110085     61652    147830     61660     42992    149442     49826
dram[7]:      32160    104963    104851    105149    126107    105099    126109     42827    105114    110078     51212    110106    109930    109923    149447    105872
dram[8]:      20559     51627     86463    104815    147933    126208    148075     57366     77818     51387    110030     11372     11165    110044    149386     36928
dram[9]:      86527    147778     86504    105088     85537    104768      1890    104722    148103    110143     43011     77762     61560    148031    149450    104924
dram[10]:       1890     61555    104799    105096    126142    147897      8730    104731    148051    126148    148127     77706    105116     11178     18843     32193
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2645131 n_nop=2638650 n_act=663 n_pre=647 n_req=1619 n_rd=4736 n_write=435 bw_util=0.00391
n_activity=36653 dram_eff=0.2822
bk0: 296a 2643202i bk1: 252a 2643507i bk2: 288a 2643364i bk3: 244a 2643688i bk4: 280a 2643218i bk5: 288a 2643016i bk6: 288a 2643037i bk7: 268a 2643149i bk8: 320a 2643280i bk9: 332a 2642847i bk10: 360a 2642854i bk11: 352a 2642840i bk12: 292a 2643480i bk13: 312a 2643255i bk14: 276a 2643564i bk15: 288a 2643405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00530749
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2645131 n_nop=2638954 n_act=621 n_pre=605 n_req=1540 n_rd=4548 n_write=403 bw_util=0.003743
n_activity=35043 dram_eff=0.2826
bk0: 256a 2643531i bk1: 272a 2643387i bk2: 256a 2643559i bk3: 256a 2643464i bk4: 272a 2643320i bk5: 260a 2643394i bk6: 288a 2643253i bk7: 280a 2643024i bk8: 324a 2643207i bk9: 324a 2643001i bk10: 340a 2643185i bk11: 288a 2643440i bk12: 280a 2643555i bk13: 288a 2643361i bk14: 292a 2643483i bk15: 272a 2643539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00502281
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2645131 n_nop=2638810 n_act=639 n_pre=623 n_req=1543 n_rd=4688 n_write=371 bw_util=0.003825
n_activity=35380 dram_eff=0.286
bk0: 304a 2643065i bk1: 248a 2643720i bk2: 268a 2643481i bk3: 292a 2643247i bk4: 268a 2643394i bk5: 300a 2643188i bk6: 300a 2642944i bk7: 272a 2643168i bk8: 324a 2643195i bk9: 336a 2642981i bk10: 344a 2642994i bk11: 308a 2643145i bk12: 292a 2643572i bk13: 284a 2643477i bk14: 256a 2643888i bk15: 292a 2643518i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00528707
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2645131 n_nop=2638662 n_act=663 n_pre=647 n_req=1589 n_rd=4760 n_write=399 bw_util=0.003901
n_activity=36055 dram_eff=0.2862
bk0: 304a 2643146i bk1: 244a 2643675i bk2: 256a 2643543i bk3: 264a 2643493i bk4: 300a 2643129i bk5: 308a 2643004i bk6: 276a 2643234i bk7: 252a 2643291i bk8: 316a 2643238i bk9: 372a 2642594i bk10: 328a 2643173i bk11: 316a 2643001i bk12: 300a 2643417i bk13: 320a 2643151i bk14: 308a 2643317i bk15: 296a 2643414i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00496762
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2645131 n_nop=2638869 n_act=637 n_pre=621 n_req=1539 n_rd=4620 n_write=384 bw_util=0.003784
n_activity=35241 dram_eff=0.284
bk0: 288a 2643472i bk1: 256a 2643639i bk2: 300a 2643173i bk3: 272a 2643339i bk4: 236a 2643614i bk5: 292a 2643318i bk6: 272a 2643129i bk7: 288a 2642834i bk8: 292a 2643413i bk9: 300a 2643196i bk10: 368a 2642898i bk11: 340a 2642893i bk12: 260a 2643783i bk13: 280a 2643446i bk14: 304a 2643365i bk15: 272a 2643511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00505306
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2645131 n_nop=2638554 n_act=677 n_pre=661 n_req=1627 n_rd=4816 n_write=423 bw_util=0.003961
n_activity=36730 dram_eff=0.2853
bk0: 268a 2643426i bk1: 296a 2643161i bk2: 292a 2643033i bk3: 264a 2643585i bk4: 304a 2643069i bk5: 276a 2643156i bk6: 300a 2642929i bk7: 256a 2643262i bk8: 352a 2643051i bk9: 292a 2643206i bk10: 360a 2643000i bk11: 316a 2643092i bk12: 280a 2643578i bk13: 316a 2643113i bk14: 336a 2643159i bk15: 308a 2643309i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0052073
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2645131 n_nop=2638469 n_act=693 n_pre=677 n_req=1638 n_rd=4872 n_write=420 bw_util=0.004001
n_activity=37288 dram_eff=0.2838
bk0: 276a 2643460i bk1: 272a 2643385i bk2: 288a 2643301i bk3: 244a 2643661i bk4: 276a 2643330i bk5: 304a 2643051i bk6: 276a 2643090i bk7: 332a 2642672i bk8: 340a 2642822i bk9: 356a 2642821i bk10: 332a 2643127i bk11: 344a 2642765i bk12: 328a 2643150i bk13: 276a 2643399i bk14: 340a 2643195i bk15: 288a 2643369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00515816
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2645131 n_nop=2638811 n_act=639 n_pre=623 n_req=1560 n_rd=4664 n_write=394 bw_util=0.003824
n_activity=35157 dram_eff=0.2877
bk0: 232a 2643659i bk1: 284a 2643330i bk2: 244a 2643572i bk3: 268a 2643420i bk4: 352a 2642717i bk5: 252a 2643494i bk6: 264a 2643377i bk7: 284a 2643093i bk8: 276a 2643547i bk9: 316a 2642996i bk10: 356a 2643095i bk11: 340a 2642881i bk12: 300a 2643334i bk13: 288a 2643392i bk14: 312a 2643319i bk15: 296a 2643452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00462775
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2645131 n_nop=2638757 n_act=651 n_pre=635 n_req=1578 n_rd=4680 n_write=408 bw_util=0.003847
n_activity=35143 dram_eff=0.2896
bk0: 292a 2643257i bk1: 284a 2643243i bk2: 268a 2643376i bk3: 248a 2643634i bk4: 268a 2643275i bk5: 284a 2642995i bk6: 296a 2643044i bk7: 288a 2642981i bk8: 304a 2643399i bk9: 348a 2642827i bk10: 324a 2643274i bk11: 316a 2643173i bk12: 284a 2643532i bk13: 292a 2643246i bk14: 292a 2643499i bk15: 292a 2643395i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00487953
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2645131 n_nop=2638889 n_act=624 n_pre=608 n_req=1560 n_rd=4600 n_write=410 bw_util=0.003788
n_activity=34638 dram_eff=0.2893
bk0: 264a 2643560i bk1: 284a 2643266i bk2: 280a 2643397i bk3: 288a 2643143i bk4: 292a 2643106i bk5: 276a 2643152i bk6: 244a 2643478i bk7: 252a 2643416i bk8: 328a 2643095i bk9: 304a 2643110i bk10: 312a 2643287i bk11: 312a 2643243i bk12: 272a 2643701i bk13: 296a 2643270i bk14: 300a 2643389i bk15: 296a 2643305i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00491696
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2645131 n_nop=2638788 n_act=642 n_pre=626 n_req=1580 n_rd=4660 n_write=415 bw_util=0.003837
n_activity=35800 dram_eff=0.2835
bk0: 248a 2643734i bk1: 276a 2643397i bk2: 252a 2643544i bk3: 268a 2643336i bk4: 280a 2643239i bk5: 288a 2643104i bk6: 328a 2642995i bk7: 288a 2643034i bk8: 328a 2643190i bk9: 356a 2642740i bk10: 312a 2643159i bk11: 336a 2642935i bk12: 280a 2643561i bk13: 272a 2643388i bk14: 268a 2643635i bk15: 280a 2643494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00505457

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6746, Miss = 600, Miss_rate = 0.089, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[1]: Access = 6582, Miss = 584, Miss_rate = 0.089, Pending_hits = 538, Reservation_fails = 0
L2_cache_bank[2]: Access = 6669, Miss = 577, Miss_rate = 0.087, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[3]: Access = 6461, Miss = 560, Miss_rate = 0.087, Pending_hits = 536, Reservation_fails = 0
L2_cache_bank[4]: Access = 6773, Miss = 589, Miss_rate = 0.087, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[5]: Access = 6745, Miss = 583, Miss_rate = 0.086, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[6]: Access = 6578, Miss = 597, Miss_rate = 0.091, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[7]: Access = 6858, Miss = 593, Miss_rate = 0.086, Pending_hits = 542, Reservation_fails = 0
L2_cache_bank[8]: Access = 6733, Miss = 580, Miss_rate = 0.086, Pending_hits = 576, Reservation_fails = 0
L2_cache_bank[9]: Access = 6644, Miss = 575, Miss_rate = 0.087, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[10]: Access = 6886, Miss = 623, Miss_rate = 0.090, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[11]: Access = 6654, Miss = 581, Miss_rate = 0.087, Pending_hits = 566, Reservation_fails = 0
L2_cache_bank[12]: Access = 6861, Miss = 614, Miss_rate = 0.089, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[13]: Access = 6689, Miss = 604, Miss_rate = 0.090, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[14]: Access = 6618, Miss = 584, Miss_rate = 0.088, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[15]: Access = 6563, Miss = 582, Miss_rate = 0.089, Pending_hits = 536, Reservation_fails = 0
L2_cache_bank[16]: Access = 11663, Miss = 582, Miss_rate = 0.050, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[17]: Access = 6549, Miss = 588, Miss_rate = 0.090, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[18]: Access = 6485, Miss = 573, Miss_rate = 0.088, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[19]: Access = 6429, Miss = 577, Miss_rate = 0.090, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[20]: Access = 6664, Miss = 574, Miss_rate = 0.086, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[21]: Access = 6718, Miss = 591, Miss_rate = 0.088, Pending_hits = 548, Reservation_fails = 0
L2_total_cache_accesses = 151568
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.0852
L2_total_cache_pending_hits = 12078
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 97246
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11928
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29282
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 117628
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33744
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=270623
icnt_total_pkts_simt_to_mem=185312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 65.0764
	minimum = 6
	maximum = 529
Network latency average = 36.3999
	minimum = 6
	maximum = 412
Slowest packet = 258461
Flit latency average = 41.1853
	minimum = 6
	maximum = 411
Slowest flit = 390867
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0607964
	minimum = 0.0436037 (at node 26)
	maximum = 0.307086 (at node 44)
Accepted packet rate average = 0.0607964
	minimum = 0.0436037 (at node 26)
	maximum = 0.307086 (at node 44)
Injected flit rate average = 0.0911946
	minimum = 0.0718179 (at node 26)
	maximum = 0.330875 (at node 44)
Accepted flit rate average= 0.0911946
	minimum = 0.0589933 (at node 26)
	maximum = 0.590382 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.3902 (10 samples)
	minimum = 6 (10 samples)
	maximum = 129.5 (10 samples)
Network latency average = 11.7198 (10 samples)
	minimum = 6 (10 samples)
	maximum = 101.7 (10 samples)
Flit latency average = 11.9836 (10 samples)
	minimum = 6 (10 samples)
	maximum = 100.8 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0229803 (10 samples)
	minimum = 0.0180434 (10 samples)
	maximum = 0.063604 (10 samples)
Accepted packet rate average = 0.0229803 (10 samples)
	minimum = 0.0180434 (10 samples)
	maximum = 0.063604 (10 samples)
Injected flit rate average = 0.0344788 (10 samples)
	minimum = 0.0225028 (10 samples)
	maximum = 0.0827692 (10 samples)
Accepted flit rate average = 0.0344788 (10 samples)
	minimum = 0.0257101 (10 samples)
	maximum = 0.111585 (10 samples)
Injected packet size average = 1.50037 (10 samples)
Accepted packet size average = 1.50037 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 18 min, 26 sec (1106 sec)
gpgpu_simulation_rate = 42785 (inst/sec)
gpgpu_simulation_rate = 3317 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 39364
gpu_sim_insn = 5750033
gpu_ipc =     146.0734
gpu_tot_sim_cycle = 3935440
gpu_tot_sim_insn = 53070650
gpu_tot_ipc =      13.4853
gpu_tot_issued_cta = 5621
max_total_param_size = 0
gpu_stall_dramfull = 4863
gpu_stall_icnt2sh    = 69246
partiton_reqs_in_parallel = 861535
partiton_reqs_in_parallel_total    = 31339292
partiton_level_parallism =      21.8864
partiton_level_parallism_total  =       8.1823
partiton_reqs_in_parallel_util = 861535
partiton_reqs_in_parallel_util_total    = 31339292
gpu_sim_cycle_parition_util = 39364
gpu_tot_sim_cycle_parition_util    = 1424531
partiton_level_parallism_util =      21.8864
partiton_level_parallism_util_total  =      21.9967
partiton_replys_in_parallel = 218704
partiton_replys_in_parallel_total    = 151568
L2_BW  =     526.6142 GB/Sec
L2_BW_total  =       8.9179 GB/Sec
gpu_total_sim_rate=45013

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1401869
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 547792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0033
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 546000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1396373
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 547792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1401869
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1498, 2080, 2211, 1818, 2009, 1813, 1667, 1934, 1493, 1434, 2124, 2215, 2160, 1944, 2460, 1723, 1639, 1267, 1609, 1434, 2093, 1880, 1383, 1927, 1776, 1541, 2140, 2257, 1815, 2005, 2080, 1735, 1524, 1233, 1859, 1699, 1548, 1599, 1790, 1638, 1434, 1615, 1358, 1565, 1408, 1695, 1693, 1360, 1744, 1542, 1324, 1640, 1852, 2420, 1241, 1241, 1738, 1175, 1220, 935, 1594, 1733, 1585, 1893, 
gpgpu_n_tot_thrd_icount = 83218880
gpgpu_n_tot_w_icount = 2600590
gpgpu_n_stall_shd_mem = 179745
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 275821
gpgpu_n_mem_write_global = 94255
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3075588
gpgpu_n_store_insn = 100960
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17529344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 172220
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2639
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:435451	W0_Idle:54899746	W0_Scoreboard:22638618	W1:720464	W2:137593	W3:23073	W4:2896	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1716564
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2206568 {8:275821,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3770200 {40:94255,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11798888 {40:265690,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 754040 {8:94255,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 276 
maxdqlatency = 0 
maxmflatency = 149450 
averagemflatency = 321 
max_icnt2mem_latency = 149197 
max_icnt2sh_latency = 3935402 
mrq_lat_table:25573 	701 	775 	6926 	2267 	640 	150 	22 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	335803 	30517 	236 	156 	816 	69 	1822 	328 	167 	157 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	255537 	25474 	16523 	8908 	57314 	2632 	232 	130 	129 	819 	63 	1820 	330 	165 	157 	33 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	204373 	47816 	23113 	547 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2040 	92097 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	852 	95 	17 	7 	19 	4 	24 	14 	15 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        15 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    241602    208890    206731    213500    202783    195104    179362    239829    258568    264232    172828    203131    223473    212838    221996    203855 
dram[1]:    275843    203571    202559    218282    206138    246745    176283    204478    161469    324644    346879    241454    319440    293017    245492    206542 
dram[2]:    207677    158309    177406    173897    241603    235128    206239    210365    245108    170727    168197    260073    241464    303567    367802    282032 
dram[3]:    204374    174814    197131    191963    163771    218721    242230    186360    170382    178198    302813    238866    200829    200823    289035    225696 
dram[4]:    244482    205596    217728    219427    171836    277890    169815    174899    210498    163278    160795    218534    214341    234177    260522    286607 
dram[5]:    173441    174713    167239    206599    235381    286637    252915    243942    236454    169056    237218    184832    237682    209616    245704    212834 
dram[6]:    186904    225231    202997    171835    169111    214551    202522    244125    239674    256820    235299    201069    223083    237655    286128    269653 
dram[7]:    244260    197488    201907    236424    213254    204020    223340    185847    220911    204072    239552    239470    293878    372110    266914    211774 
dram[8]:    187934    201179    206337    219568    243244    220494    161651    252139    219683    285208    233416    175771    220918    274662    272862    236632 
dram[9]:    220906    185090    225491    174838    200652    290675    217587    219628    163973    226400    241435    215879    173550    206514    253161    284140 
dram[10]:    227736    214598    178949    226119    233197    158981    204557    205858    163957    188674    162064    214463    239728    283994    187019    310801 
average row accesses per activate:
dram[0]:  1.958763  2.145833  2.117021  2.337209  2.102041  2.088235  2.051020  2.285714  2.379310  2.000000  2.239583  2.097345  2.511905  2.746835  2.302325  2.517647 
dram[1]:  1.901786  2.104762  2.209302  2.083333  2.094737  2.373626  2.235294  2.123711  2.112149  2.098214  2.297872  2.273684  2.493333  2.311111  2.617284  2.402299 
dram[2]:  2.048544  2.285714  2.032609  2.076923  2.090909  2.202020  2.168317  2.204301  2.231579  2.078261  2.185567  2.323232  2.361446  2.571429  2.435294  2.310345 
dram[3]:  2.043103  2.122222  2.200000  1.989899  2.103774  2.157303  2.290323  2.010101  2.136364  2.170000  2.179245  2.158416  2.380952  2.500000  2.680556  2.476744 
dram[4]:  2.163043  2.164557  2.074468  2.020618  2.208791  2.057692  2.117647  2.050505  2.177778  2.125000  2.159575  2.307692  2.717949  2.288889  2.365591  2.347368 
dram[5]:  1.989796  2.172043  1.970297  2.543210  2.018692  2.292135  2.075269  2.105263  2.112149  2.288660  2.278351  2.181818  2.411111  2.387097  2.512500  2.511111 
dram[6]:  2.190476  1.870968  2.197917  2.140000  2.031250  2.186047  2.081081  2.137255  2.079646  2.247619  2.250000  2.130841  2.433735  2.634146  2.562500  2.281250 
dram[7]:  2.000000  2.094737  1.969072  2.153061  2.057692  2.265957  2.138298  2.296703  2.166667  2.140187  2.315217  2.192661  2.255556  2.389474  2.696203  2.500000 
dram[8]:  2.050505  2.078431  1.973451  2.282353  2.095238  2.102041  2.195876  1.954128  2.319588  2.072727  2.182692  2.425287  2.329897  2.183673  2.377778  2.594594 
dram[9]:  2.273809  2.072165  2.213483  2.080460  2.158416  2.104762  2.630952  2.189474  2.040000  2.110000  2.281250  2.402299  2.414894  2.455555  2.494253  2.393617 
dram[10]:  2.390244  1.969072  2.131868  2.030000  2.150538  2.209302  2.307692  2.284210  2.074074  2.308511  2.279570  2.358696  2.648649  2.240000  2.377778  2.594937 
average row locality = 37056/16696 = 2.219454
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       142       151       146       150       152       155       148       154       153       156       157       169       156       158       145       158 
dram[1]:       156       166       143       150       150       162       139       154       161       166       159       158       137       153       158       150 
dram[2]:       161       156       141       159       153       165       161       157       152       173       157       168       144       159       157       152 
dram[3]:       177       141       168       149       169       142       160       142       167       163       171       159       149       146       141       158 
dram[4]:       150       129       148       152       145       161       159       148       142       149       151       153       159       150       162       167 
dram[5]:       149       154       149       157       162       151       143       153       168       160       161       153       156       166       152       169 
dram[6]:       175       172       159       161       141       138       172       164       168       169       171       165       151       159       150       161 
dram[7]:       144       148       142       158       161       158       152       157       163       168       159       171       151       167       158       149 
dram[8]:       153       159       168       146       167       155       157       159       169       165       162       152       163       156       159       142 
dram[9]:       147       150       148       135       164       165       163       153       146       155       161       154       164       162       162       163 
dram[10]:       148       145       144       153       148       140       158       162       164       160       154       158       146       159       157       150 
total reads: 27409
bank skew: 177/129 = 1.37
chip skew: 2576/2425 = 1.06
number of total write accesses:
dram[0]:        48        55        53        51        54        58        53        54        54        62        58        68        55        59        53        56 
dram[1]:        57        55        47        50        49        54        51        52        65        69        57        58        50        55        54        59 
dram[2]:        50        52        46        57        54        53        58        48        60        66        55        62        52        57        50        49 
dram[3]:        60        50        52        48        54        50        53        57        68        54        60        59        51        54        52        55 
dram[4]:        49        42        47        44        56        53        57        55        54        55        52        57        53        56        58        56 
dram[5]:        46        48        50        49        54        53        50        47        58        62        60        63        61        56        49        57 
dram[6]:        55        60        52        53        54        50        59        54        67        67        63        63        51        57        55        58 
dram[7]:        50        51        49        53        53        55        49        52        58        61        54        68        52        60        55        51 
dram[8]:        50        53        55        48        53        51        56        54        56        63        65        59        63        58        55        50 
dram[9]:        44        51        49        46        54        56        58        55        58        56        58        55        63        59        55        62 
dram[10]:        48        46        50        50        52        50        52        55        60        57        58        59        50        65        57        55 
total reads: 9647
bank skew: 69/42 = 1.64
chip skew: 918/844 = 1.09
average mf latency per bank:
dram[0]:       2074      2499      2201      1835      2402      2647      3397      1959      3218      4725      4709      4670      3535      3754      2942      3563
dram[1]:       1709      1821      2151      2976      3552      3304      3153      1646      4382      3383      4542      4375      4147      3718      3174      3241
dram[2]:       1944      1619      2528      2204      2123      3901      3765      2897      2869      3714      4423      3871      3784      3502      4033      4724
dram[3]:       2651      1872      2472      1820      3599      2181      2551      1931      3075      4974      3777      4734      4811      3402      4113      5130
dram[4]:       1838      1771      2671      2229      1887      2353      2221      1633      3788      4650      5205      5519      2574      3920      4788      2837
dram[5]:       1508      2845      2200      2214      3161      1601      2517      1678      3652      3207      5135      5057      2911      4437      4629      3799
dram[6]:       1943      1541      2447      2097      3260      3134      2733      2467      3243      3543      4471      4926      3404      2671      4665      2670
dram[7]:       1697      2041      2006      3233      3096      2476      2281      2046      3791      3820      4893      5308      3296      3335      4024      3296
dram[8]:       1716      1949      2299      2153      2835      3289      3410      2254      3381      3688      5285      4275      6839      3078      3764      2945
dram[9]:       2427      2512      2638      2413      2080      2193      1568      2072      4687      4779      4328      5268      2819      3330      3995      3842
dram[10]:       1546      2133      2602      2008      3123      3919      1668      2690      4973      4609      5774      4496      3459      2435      2723      2954
maximum mf latency per bank:
dram[0]:      51792    147991     61614     45300    126246    104666    105048     38094     38074    110091    105092    148034     61636    148027     24474    109938
dram[1]:      51828     51805     97268    104859    148201    105215    126129      3806    148089     72276     38123     42390    109972    105005     51206     61546
dram[2]:      61692     35428     86437     86475     59411    126178    147983    104770     10607    110114     43160     18549     61633    109902    149450    149368
dram[3]:     147739     51768    105186     51817    148070    105141    110155     51298     43084    148094     11182     61632    109972    105098    109884    149319
dram[4]:      51785     17000     86320    105141     51393    126043    126142       515    110118    147973    148019    109947     11178    105134    109999     32179
dram[5]:       1417    104841    104865    126117    126171       500    105069      4791     51173     51300    101680    105235     51248    109956    149408    147986
dram[6]:      51829     27163    104801     86400    104788    125949    147950    126141     43093    110085     61652    147830     61660     42992    149442     49826
dram[7]:      32160    104963    104851    105149    126107    105099    126109     42827    105114    110078     51212    110106    109930    109923    149447    105872
dram[8]:      20559     51627     86463    104815    147933    126208    148075     57366     77818     51387    110030     11372     11165    110044    149386     36928
dram[9]:      86527    147778     86504    105088     85537    104768      1890    104722    148103    110143     43011     77762     61560    148031    149450    104924
dram[10]:       1890     61555    104799    105096    126142    147897      8730    104731    148051    126148    148127     77706    105116     11178     18843     32193
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2718223 n_nop=2704214 n_act=1502 n_pre=1486 n_req=3341 n_rd=9800 n_write=1221 bw_util=0.008109
n_activity=68796 dram_eff=0.3204
bk0: 568a 2713986i bk1: 604a 2713772i bk2: 584a 2713982i bk3: 600a 2713710i bk4: 608a 2713353i bk5: 620a 2713065i bk6: 592a 2713019i bk7: 616a 2713086i bk8: 612a 2713644i bk9: 624a 2712985i bk10: 628a 2713312i bk11: 676a 2712357i bk12: 624a 2713517i bk13: 632a 2713729i bk14: 580a 2713694i bk15: 632a 2713795i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0128157
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2718223 n_nop=2704157 n_act=1508 n_pre=1492 n_req=3344 n_rd=9848 n_write=1218 bw_util=0.008142
n_activity=68731 dram_eff=0.322
bk0: 624a 2713491i bk1: 664a 2713395i bk2: 572a 2714093i bk3: 600a 2713510i bk4: 600a 2713751i bk5: 648a 2713570i bk6: 556a 2714097i bk7: 616a 2713497i bk8: 644a 2713270i bk9: 664a 2712713i bk10: 636a 2713503i bk11: 632a 2713255i bk12: 548a 2714531i bk13: 612a 2713564i bk14: 632a 2713987i bk15: 600a 2713622i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0100728
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2718223 n_nop=2703980 n_act=1527 n_pre=1511 n_req=3384 n_rd=10060 n_write=1145 bw_util=0.008244
n_activity=69994 dram_eff=0.3202
bk0: 644a 2713483i bk1: 624a 2713737i bk2: 564a 2714148i bk3: 636a 2713305i bk4: 612a 2713478i bk5: 660a 2713143i bk6: 644a 2713185i bk7: 628a 2713665i bk8: 608a 2713665i bk9: 692a 2712714i bk10: 628a 2713494i bk11: 672a 2712866i bk12: 576a 2713968i bk13: 636a 2713573i bk14: 628a 2713913i bk15: 608a 2713695i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0109756
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2718223 n_nop=2703983 n_act=1531 n_pre=1515 n_req=3379 n_rd=10008 n_write=1186 bw_util=0.008236
n_activity=69322 dram_eff=0.323
bk0: 708a 2712938i bk1: 564a 2714005i bk2: 672a 2713384i bk3: 596a 2713621i bk4: 676a 2713213i bk5: 568a 2713907i bk6: 640a 2713578i bk7: 568a 2713573i bk8: 668a 2713110i bk9: 652a 2713307i bk10: 684a 2713300i bk11: 636a 2713055i bk12: 596a 2714192i bk13: 584a 2714018i bk14: 564a 2714607i bk15: 632a 2713814i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0104178
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2718223 n_nop=2704485 n_act=1485 n_pre=1469 n_req=3269 n_rd=9700 n_write=1084 bw_util=0.007935
n_activity=67936 dram_eff=0.3175
bk0: 600a 2714061i bk1: 516a 2714467i bk2: 592a 2713993i bk3: 608a 2713702i bk4: 580a 2713858i bk5: 644a 2713464i bk6: 636a 2713241i bk7: 592a 2713450i bk8: 568a 2713952i bk9: 596a 2713724i bk10: 604a 2713949i bk11: 612a 2713510i bk12: 636a 2714146i bk13: 600a 2713621i bk14: 648a 2713625i bk15: 668a 2713394i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00949812
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2718223 n_nop=2704050 n_act=1510 n_pre=1494 n_req=3366 n_rd=10012 n_write=1157 bw_util=0.008218
n_activity=69751 dram_eff=0.3203
bk0: 596a 2713944i bk1: 616a 2713987i bk2: 596a 2713593i bk3: 628a 2714170i bk4: 648a 2713522i bk5: 604a 2713955i bk6: 572a 2713866i bk7: 612a 2713590i bk8: 672a 2713500i bk9: 640a 2713395i bk10: 644a 2713452i bk11: 612a 2713266i bk12: 624a 2713683i bk13: 664a 2713443i bk14: 608a 2714179i bk15: 676a 2713656i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00945507
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2718223 n_nop=2703459 n_act=1590 n_pre=1574 n_req=3494 n_rd=10304 n_write=1296 bw_util=0.008535
n_activity=71799 dram_eff=0.3231
bk0: 700a 2713179i bk1: 688a 2712710i bk2: 636a 2713718i bk3: 644a 2713320i bk4: 564a 2713800i bk5: 552a 2713780i bk6: 688a 2712830i bk7: 656a 2713169i bk8: 672a 2713229i bk9: 676a 2712940i bk10: 684a 2713239i bk11: 660a 2712734i bk12: 604a 2714014i bk13: 636a 2713648i bk14: 600a 2714183i bk15: 644a 2713290i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0102365
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2718223 n_nop=2704005 n_act=1524 n_pre=1508 n_req=3377 n_rd=10024 n_write=1162 bw_util=0.00823
n_activity=69145 dram_eff=0.3236
bk0: 576a 2713715i bk1: 592a 2713677i bk2: 568a 2713819i bk3: 632a 2713801i bk4: 644a 2713619i bk5: 632a 2713662i bk6: 608a 2713647i bk7: 628a 2713419i bk8: 652a 2713195i bk9: 672a 2712981i bk10: 636a 2713501i bk11: 684a 2712616i bk12: 604a 2713804i bk13: 668a 2713436i bk14: 632a 2713929i bk15: 596a 2714084i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00989102
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2718223 n_nop=2703783 n_act=1565 n_pre=1549 n_req=3421 n_rd=10128 n_write=1198 bw_util=0.008333
n_activity=69827 dram_eff=0.3244
bk0: 612a 2713640i bk1: 636a 2713525i bk2: 672a 2713058i bk3: 584a 2713915i bk4: 668a 2713025i bk5: 620a 2713101i bk6: 628a 2713376i bk7: 636a 2712779i bk8: 676a 2713221i bk9: 660a 2712906i bk10: 648a 2713133i bk11: 608a 2713572i bk12: 652a 2713205i bk13: 624a 2713411i bk14: 636a 2713647i bk15: 568a 2714281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0105852
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2718223 n_nop=2704127 n_act=1490 n_pre=1474 n_req=3371 n_rd=9968 n_write=1164 bw_util=0.008191
n_activity=68041 dram_eff=0.3272
bk0: 588a 2713846i bk1: 600a 2713337i bk2: 592a 2713752i bk3: 540a 2713815i bk4: 656a 2713100i bk5: 660a 2713048i bk6: 652a 2713227i bk7: 612a 2713151i bk8: 584a 2713383i bk9: 620a 2713068i bk10: 644a 2713522i bk11: 616a 2713574i bk12: 656a 2713553i bk13: 648a 2713270i bk14: 648a 2713808i bk15: 652a 2713071i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0108965
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2718223 n_nop=2704382 n_act=1465 n_pre=1449 n_req=3310 n_rd=9784 n_write=1143 bw_util=0.00804
n_activity=68563 dram_eff=0.3187
bk0: 592a 2714478i bk1: 580a 2713942i bk2: 576a 2714045i bk3: 612a 2713471i bk4: 592a 2713843i bk5: 560a 2714016i bk6: 632a 2713882i bk7: 648a 2713482i bk8: 656a 2713415i bk9: 640a 2713479i bk10: 616a 2713713i bk11: 632a 2713612i bk12: 584a 2714405i bk13: 636a 2713313i bk14: 628a 2713675i bk15: 600a 2713939i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0093837

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16317, Miss = 1199, Miss_rate = 0.073, Pending_hits = 615, Reservation_fails = 0
L2_cache_bank[1]: Access = 16506, Miss = 1251, Miss_rate = 0.076, Pending_hits = 590, Reservation_fails = 0
L2_cache_bank[2]: Access = 16389, Miss = 1203, Miss_rate = 0.073, Pending_hits = 590, Reservation_fails = 0
L2_cache_bank[3]: Access = 16534, Miss = 1259, Miss_rate = 0.076, Pending_hits = 592, Reservation_fails = 0
L2_cache_bank[4]: Access = 16391, Miss = 1226, Miss_rate = 0.075, Pending_hits = 590, Reservation_fails = 0
L2_cache_bank[5]: Access = 16844, Miss = 1289, Miss_rate = 0.077, Pending_hits = 596, Reservation_fails = 0
L2_cache_bank[6]: Access = 17014, Miss = 1302, Miss_rate = 0.077, Pending_hits = 615, Reservation_fails = 0
L2_cache_bank[7]: Access = 16424, Miss = 1200, Miss_rate = 0.073, Pending_hits = 575, Reservation_fails = 0
L2_cache_bank[8]: Access = 16401, Miss = 1216, Miss_rate = 0.074, Pending_hits = 609, Reservation_fails = 0
L2_cache_bank[9]: Access = 16510, Miss = 1209, Miss_rate = 0.073, Pending_hits = 588, Reservation_fails = 0
L2_cache_bank[10]: Access = 16697, Miss = 1240, Miss_rate = 0.074, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[11]: Access = 16975, Miss = 1263, Miss_rate = 0.074, Pending_hits = 605, Reservation_fails = 0
L2_cache_bank[12]: Access = 16863, Miss = 1287, Miss_rate = 0.076, Pending_hits = 622, Reservation_fails = 0
L2_cache_bank[13]: Access = 16931, Miss = 1289, Miss_rate = 0.076, Pending_hits = 599, Reservation_fails = 0
L2_cache_bank[14]: Access = 16578, Miss = 1230, Miss_rate = 0.074, Pending_hits = 575, Reservation_fails = 0
L2_cache_bank[15]: Access = 16670, Miss = 1276, Miss_rate = 0.077, Pending_hits = 580, Reservation_fails = 0
L2_cache_bank[16]: Access = 22051, Miss = 1298, Miss_rate = 0.059, Pending_hits = 595, Reservation_fails = 1
L2_cache_bank[17]: Access = 16380, Miss = 1234, Miss_rate = 0.075, Pending_hits = 591, Reservation_fails = 0
L2_cache_bank[18]: Access = 16627, Miss = 1255, Miss_rate = 0.075, Pending_hits = 586, Reservation_fails = 0
L2_cache_bank[19]: Access = 16195, Miss = 1237, Miss_rate = 0.076, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[20]: Access = 16350, Miss = 1219, Miss_rate = 0.075, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[21]: Access = 16625, Miss = 1227, Miss_rate = 0.074, Pending_hits = 591, Reservation_fails = 0
L2_total_cache_accesses = 370272
L2_total_cache_misses = 27409
L2_total_cache_miss_rate = 0.0740
L2_total_cache_pending_hits = 13039
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 244056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12807
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18958
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85717
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 94
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8444
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 275821
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 94255
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=670760
icnt_total_pkts_simt_to_mem=464527
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.5485
	minimum = 6
	maximum = 357
Network latency average = 12.0144
	minimum = 6
	maximum = 345
Slowest packet = 324856
Flit latency average = 11.3832
	minimum = 6
	maximum = 344
Slowest flit = 489484
Fragmentation average = 0.00310694
	minimum = 0
	maximum = 245
Injected packet rate average = 0.111122
	minimum = 0.0916597 (at node 4)
	maximum = 0.132561 (at node 34)
Accepted packet rate average = 0.111122
	minimum = 0.0916597 (at node 4)
	maximum = 0.132561 (at node 34)
Injected flit rate average = 0.172586
	minimum = 0.116518 (at node 4)
	maximum = 0.246704 (at node 34)
Accepted flit rate average= 0.172586
	minimum = 0.156441 (at node 28)
	maximum = 0.201318 (at node 9)
Injected packet length average = 1.55313
Accepted packet length average = 1.55313
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.3136 (11 samples)
	minimum = 6 (11 samples)
	maximum = 150.182 (11 samples)
Network latency average = 11.7466 (11 samples)
	minimum = 6 (11 samples)
	maximum = 123.818 (11 samples)
Flit latency average = 11.929 (11 samples)
	minimum = 6 (11 samples)
	maximum = 122.909 (11 samples)
Fragmentation average = 0.000282449 (11 samples)
	minimum = 0 (11 samples)
	maximum = 22.2727 (11 samples)
Injected packet rate average = 0.0309931 (11 samples)
	minimum = 0.0247358 (11 samples)
	maximum = 0.0698728 (11 samples)
Accepted packet rate average = 0.0309931 (11 samples)
	minimum = 0.0247358 (11 samples)
	maximum = 0.0698728 (11 samples)
Injected flit rate average = 0.047034 (11 samples)
	minimum = 0.0310497 (11 samples)
	maximum = 0.0976723 (11 samples)
Accepted flit rate average = 0.047034 (11 samples)
	minimum = 0.0375948 (11 samples)
	maximum = 0.119743 (11 samples)
Injected packet size average = 1.51756 (11 samples)
Accepted packet size average = 1.51756 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 19 min, 39 sec (1179 sec)
gpgpu_simulation_rate = 45013 (inst/sec)
gpgpu_simulation_rate = 3337 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 14767
gpu_sim_insn = 4715414
gpu_ipc =     319.3210
gpu_tot_sim_cycle = 4172357
gpu_tot_sim_insn = 57786064
gpu_tot_ipc =      13.8497
gpu_tot_issued_cta = 6132
max_total_param_size = 0
gpu_stall_dramfull = 5006
gpu_stall_icnt2sh    = 69438
partiton_reqs_in_parallel = 324731
partiton_reqs_in_parallel_total    = 32200827
partiton_level_parallism =      21.9903
partiton_level_parallism_total  =       7.7955
partiton_reqs_in_parallel_util = 324731
partiton_reqs_in_parallel_util_total    = 32200827
gpu_sim_cycle_parition_util = 14767
gpu_tot_sim_cycle_parition_util    = 1463895
partiton_level_parallism_util =      21.9903
partiton_level_parallism_util_total  =      21.9966
partiton_replys_in_parallel = 39739
partiton_replys_in_parallel_total    = 370272
L2_BW  =     255.0702 GB/Sec
L2_BW_total  =       9.3143 GB/Sec
gpu_total_sim_rate=47404

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1523074
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 588672
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 586880
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1517578
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 588672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1523074
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1678, 2260, 2376, 1998, 2189, 1978, 1847, 2114, 1643, 1614, 2304, 2395, 2340, 2124, 2640, 1903, 1819, 1447, 1789, 1614, 2273, 2045, 1563, 2107, 1956, 1721, 2305, 2437, 1995, 2170, 2260, 1900, 1689, 1413, 2039, 1879, 1728, 1764, 1955, 1818, 1599, 1795, 1538, 1745, 1573, 1875, 1873, 1540, 1888, 1671, 1468, 1769, 1996, 2564, 1385, 1370, 1882, 1319, 1364, 1079, 1738, 1877, 1729, 2022, 
gpgpu_n_tot_thrd_icount = 90705280
gpgpu_n_tot_w_icount = 2834540
gpgpu_n_stall_shd_mem = 474105
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 283992
gpgpu_n_mem_write_global = 125823
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3337032
gpgpu_n_store_insn = 208404
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18837504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 465763
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 3456
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:928839	W0_Idle:54974886	W0_Scoreboard:22695791	W1:730221	W2:156150	W3:44314	W4:19336	W5:11264	W6:5808	W7:2431	W8:1034	W9:209	W10:44	W11:33	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1863696
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2271936 {8:283992,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5032920 {40:125823,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12125728 {40:273861,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1006584 {8:125823,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 276 
maxdqlatency = 0 
maxmflatency = 149450 
averagemflatency = 311 
max_icnt2mem_latency = 149197 
max_icnt2sh_latency = 4172356 
mrq_lat_table:26218 	717 	826 	7149 	2399 	780 	295 	61 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	370889 	35036 	325 	201 	816 	69 	1822 	328 	167 	157 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	259389 	26849 	17949 	16408 	78704 	6456 	517 	188 	158 	819 	63 	1820 	330 	165 	157 	33 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	211678 	48670 	23125 	547 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2040 	123665 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	881 	96 	17 	7 	19 	4 	24 	14 	15 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        25        23        16        16        16        16        16        15 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        31        16        18        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        18        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        21        16        18        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        87        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        17        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    241602    208890    206731    213500    202783    195104    179362    239829    258568    264232    172828    203131    223473    212838    221996    203855 
dram[1]:    275843    203571    202559    218282    206138    246745    176283    204478    161469    324644    346879    241454    319440    293017    245492    206542 
dram[2]:    207677    158309    177406    173897    241603    235128    206239    210365    245108    170727    168197    260073    241464    303567    367802    282032 
dram[3]:    204374    174814    197131    191963    163771    218721    242230    186360    170382    178198    302813    238866    200829    200823    289035    225696 
dram[4]:    244482    205596    217728    219427    171836    277890    169815    174899    210498    163278    160795    218534    214341    234177    260522    286607 
dram[5]:    173441    174713    167239    206599    235381    286637    252915    243942    236454    169056    237218    184832    237682    209616    245704    212834 
dram[6]:    186904    225231    202997    171835    169111    214551    202522    244125    239674    256820    235299    201069    223083    237655    286128    269653 
dram[7]:    244260    197488    201907    236424    213254    204020    223340    185847    220911    204072    239552    239470    293878    372110    266914    211774 
dram[8]:    187934    201179    206337    219568    243244    220494    161651    252139    219683    285208    233416    175771    220918    274662    272862    236632 
dram[9]:    220906    185090    225491    174838    200652    290675    217587    219628    163973    226400    241435    215879    173550    206514    253161    284140 
dram[10]:    227736    214598    178949    226119    233197    158981    204557    205858    163957    188674    162064    214463    239728    283994    187019    310801 
average row accesses per activate:
dram[0]:  1.958763  2.154639  2.117021  2.348837  2.090909  2.088235  2.051020  2.285714  2.517241  2.137615  2.391752  2.293103  2.576471  2.862500  2.310345  2.523256 
dram[1]:  1.911504  2.104762  2.220930  2.072165  2.094737  2.373626  2.220930  2.112245  2.311927  2.280702  2.432990  2.479167  2.486842  2.387097  2.621951  2.443182 
dram[2]:  2.048544  2.271739  2.021505  2.076923  2.090909  2.202020  2.156863  2.204301  2.416667  2.284483  2.336735  2.550000  2.469880  2.647727  2.453488  2.310345 
dram[3]:  2.043103  2.122222  2.200000  1.989899  2.103774  2.157303  2.290323  2.010101  2.396396  2.290000  2.339286  2.392157  2.447059  2.604938  2.684932  2.482759 
dram[4]:  2.163043  2.164557  2.074468  2.010204  2.195652  2.057692  2.117647  2.040000  2.347826  2.281250  2.222222  2.500000  2.835443  2.373626  2.382979  2.406250 
dram[5]:  1.989796  2.172043  1.970297  2.524390  2.009259  2.277778  2.075269  2.093750  2.314815  2.393939  2.494845  2.460000  2.560440  2.478723  2.512500  2.516484 
dram[6]:  2.198113  1.872000  2.197917  2.140000  2.031250  2.172414  2.081081  2.137255  2.234783  2.415094  2.457944  2.351852  2.464286  2.761905  2.555556  2.319588 
dram[7]:  2.030928  2.094737  1.969072  2.153061  2.057692  2.252632  2.138298  2.282609  2.281554  2.299065  2.414894  2.427273  2.362637  2.557895  2.687500  2.506173 
dram[8]:  2.050505  2.087379  1.964912  2.282353  2.084906  2.102041  2.183673  1.954128  2.459184  2.185841  2.405660  2.625000  3.346535  2.257426  2.373626  2.594594 
dram[9]:  2.273809  2.081633  2.200000  2.068182  2.158416  2.104762  2.630952  2.189474  2.217822  2.267327  2.383838  2.544445  2.589474  2.526882  2.500000  2.389474 
dram[10]:  2.373494  1.969072  2.131868  2.030000  2.138298  2.209302  2.307692  2.284210  2.207207  2.473684  2.406250  2.537634  2.720000  2.336634  2.384615  2.600000 
average row locality = 38447/16848 = 2.281992
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       142       152       146       150       152       155       148       154       157       161       164       179       159       163       146       159 
dram[1]:       157       166       143       150       150       162       139       154       170       174       166       166       138       157       159       152 
dram[2]:       161       156       141       159       153       165       161       157       159       182       164       177       147       164       158       152 
dram[3]:       177       141       168       149       169       142       160       142       177       167       182       168       152       150       142       159 
dram[4]:       150       129       148       152       145       161       159       148       148       154       156       161       163       154       164       170 
dram[5]:       149       154       149       157       162       151       143       153       176       165       168       164       162       170       152       170 
dram[6]:       176       173       159       161       141       138       172       164       175       176       181       175       153       165       151       163 
dram[7]:       145       148       142       158       161       158       152       157       168       174       164       181       155       173       159       150 
dram[8]:       153       160       168       146       167       155       157       159       175       171       173       159       170       161       160       142 
dram[9]:       147       151       148       135       164       165       163       153       153       161       167       160       171       167       163       164 
dram[10]:       148       145       144       153       148       140       158       162       171       166       161       165       149       163       158       151 
total reads: 27856
bank skew: 182/129 = 1.41
chip skew: 2623/2462 = 1.07
number of total write accesses:
dram[0]:        48        57        53        52        55        58        53        54        62        72        68        87        60        66        55        58 
dram[1]:        59        55        48        51        49        54        52        53        82        86        70        72        51        65        56        63 
dram[2]:        50        53        47        57        54        53        59        48        73        83        65        78        58        69        53        49 
dram[3]:        60        50        52        48        54        50        53        57        89        62        80        76        56        61        54        57 
dram[4]:        49        42        47        45        57        53        57        56        68        65        64        69        61        62        60        61 
dram[5]:        46        48        50        50        55        54        50        48        74        72        74        82        71        63        49        59 
dram[6]:        57        61        52        53        54        51        59        54        82        80        82        79        54        67        56        62 
dram[7]:        52        51        49        53        53        56        49        53        67        72        63        86        60        70        56        53 
dram[8]:        50        55        56        48        54        51        57        54        66        76        82        72       168        67        56        50 
dram[9]:        44        53        50        47        54        56        58        55        71        68        69        69        75        68        57        63 
dram[10]:        49        46        50        50        53        50        52        55        74        69        70        71        55        73        59        57 
total reads: 10591
bank skew: 168/42 = 4.00
chip skew: 1062/916 = 1.16
average mf latency per bank:
dram[0]:       2206      2581      2323      1938      2552      2802      3569      2129      3250      4609      4566      4340      3571      3723      3083      3683
dram[1]:       1801      1932      2263      3080      3720      3461      3321      1811      4115      3240      4355      4176      4296      3649      3298      3321
dram[2]:       2070      1737      2637      2311      2276      4050      3912      3076      2815      3527      4296      3684      3799      3409      4133      4902
dram[3]:       2761      2018      2587      1953      3746      2348      2718      2117      2901      4913      3518      4424      4813      3403      4234      5223
dram[4]:       1959      1916      2809      2358      2040      2505      2388      1794      3648      4541      5016      5243      2597      3910      4859      2899
dram[5]:       1633      2968      2325      2321      3292      1744      2703      1852      3487      3193      4878      4631      2875      4392      4812      3916
dram[6]:       2027      1646      2580      2240      3426      3286      2888      2632      3142      3451      4166      4616      3501      2655      4802      2775
dram[7]:       1808      2172      2175      3365      3245      2615      2473      2213      3768      3748      4818      4946      3302      3281      4175      3444
dram[8]:       1884      2064      2438      2316      2992      3463      3597      2451      3385      3620      4937      4151     10098      3077      3937      3161
dram[9]:       2586      2622      2757      2546      2231      2343      1741      2266      4485      4618      4226      5020      2766      3294      4125      3986
dram[10]:       1671      2269      2732      2129      3280      4100      1846      2853      4746      4458      5507      4332      3500      2461      2864      3092
maximum mf latency per bank:
dram[0]:      51792    147991     61614     45300    126246    104666    105048     38094     38074    110091    105092    148034     61636    148027     24474    109938
dram[1]:      51828     51805     97268    104859    148201    105215    126129      3806    148089     72276     38123     42390    109972    105005     51206     61546
dram[2]:      61692     35428     86437     86475     59411    126178    147983    104770     10607    110114     43160     18549     61633    109902    149450    149368
dram[3]:     147739     51768    105186     51817    148070    105141    110155     51298     43084    148094     11182     61632    109972    105098    109884    149319
dram[4]:      51785     17000     86320    105141     51393    126043    126142       515    110118    147973    148019    109947     11178    105134    109999     32179
dram[5]:       1417    104841    104865    126117    126171       500    105069      4791     51173     51300    101680    105235     51248    109956    149408    147986
dram[6]:      51829     27163    104801     86400    104788    125949    147950    126141     43093    110085     61652    147830     61660     42992    149442     49826
dram[7]:      32160    104963    104851    105149    126107    105099    126109     42827    105114    110078     51212    110106    109930    109923    149447    105872
dram[8]:      20559     51627     86463    104815    147933    126208    148075     57366     77818     51387    110030     11372     11165    110044    149386     36928
dram[9]:      86527    147778     86504    105088     85537    104768      1890    104722    148103    110143     43011     77762     61560    148031    149450    104924
dram[10]:       1890     61555    104799    105096    126142    147897      8730    104731    148051    126148    148127     77706    105116     11178     18843     32193
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2745642 n_nop=2731389 n_act=1512 n_pre=1496 n_req=3445 n_rd=9948 n_write=1297 bw_util=0.008191
n_activity=70163 dram_eff=0.3205
bk0: 568a 2741402i bk1: 608a 2741139i bk2: 584a 2741398i bk3: 600a 2741120i bk4: 608a 2740726i bk5: 620a 2740481i bk6: 592a 2740439i bk7: 616a 2740506i bk8: 628a 2740896i bk9: 644a 2740208i bk10: 656a 2740538i bk11: 716a 2739442i bk12: 636a 2740858i bk13: 652a 2741011i bk14: 584a 2741063i bk15: 636a 2741174i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0133317
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2745642 n_nop=2731265 n_act=1526 n_pre=1510 n_req=3469 n_rd=10012 n_write=1329 bw_util=0.008261
n_activity=70430 dram_eff=0.3221
bk0: 628a 2740856i bk1: 664a 2740811i bk2: 572a 2741506i bk3: 600a 2740899i bk4: 600a 2741175i bk5: 648a 2740994i bk6: 556a 2741491i bk7: 616a 2740879i bk8: 680a 2740259i bk9: 696a 2739742i bk10: 664a 2740631i bk11: 664a 2740446i bk12: 552a 2741907i bk13: 628a 2740789i bk14: 636a 2741331i bk15: 608a 2740960i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0128513
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2745642 n_nop=2731116 n_act=1539 n_pre=1523 n_req=3505 n_rd=10224 n_write=1240 bw_util=0.008351
n_activity=71528 dram_eff=0.3205
bk0: 644a 2740902i bk1: 624a 2741127i bk2: 564a 2741533i bk3: 636a 2740722i bk4: 612a 2740898i bk5: 660a 2740564i bk6: 644a 2740577i bk7: 628a 2741084i bk8: 636a 2740752i bk9: 728a 2739757i bk10: 656a 2740722i bk11: 708a 2739991i bk12: 588a 2741300i bk13: 656a 2740742i bk14: 632a 2741265i bk15: 608a 2741111i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.0133834
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2745642 n_nop=2731112 n_act=1543 n_pre=1527 n_req=3504 n_rd=10180 n_write=1280 bw_util=0.008348
n_activity=71019 dram_eff=0.3227
bk0: 708a 2740353i bk1: 564a 2741420i bk2: 672a 2740799i bk3: 596a 2741038i bk4: 676a 2740632i bk5: 568a 2741327i bk6: 640a 2741000i bk7: 568a 2740997i bk8: 708a 2740134i bk9: 668a 2740540i bk10: 728a 2740260i bk11: 672a 2740171i bk12: 608a 2741536i bk13: 600a 2741331i bk14: 568a 2741973i bk15: 636a 2741180i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.012652
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2745642 n_nop=2731633 n_act=1500 n_pre=1484 n_req=3378 n_rd=9848 n_write=1177 bw_util=0.008031
n_activity=69395 dram_eff=0.3177
bk0: 600a 2741474i bk1: 516a 2741885i bk2: 592a 2741414i bk3: 608a 2741088i bk4: 580a 2741243i bk5: 644a 2740886i bk6: 636a 2740664i bk7: 592a 2740846i bk8: 592a 2741073i bk9: 616a 2740934i bk10: 624a 2741059i bk11: 644a 2740671i bk12: 652a 2741433i bk13: 616a 2740912i bk14: 656a 2740975i bk15: 680a 2740701i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.0107272
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2745642 n_nop=2731179 n_act=1521 n_pre=1505 n_req=3490 n_rd=10180 n_write=1257 bw_util=0.008331
n_activity=71216 dram_eff=0.3212
bk0: 596a 2741362i bk1: 616a 2741408i bk2: 596a 2741015i bk3: 628a 2741548i bk4: 648a 2740912i bk5: 604a 2741348i bk6: 572a 2741286i bk7: 612a 2740982i bk8: 704a 2740572i bk9: 660a 2740564i bk10: 672a 2740632i bk11: 656a 2740349i bk12: 648a 2740960i bk13: 680a 2740720i bk14: 608a 2741594i bk15: 680a 2741023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0113839
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2745642 n_nop=2730563 n_act=1605 n_pre=1589 n_req=3626 n_rd=10492 n_write=1393 bw_util=0.008657
n_activity=73481 dram_eff=0.3235
bk0: 704a 2740531i bk1: 692a 2740081i bk2: 636a 2741135i bk3: 644a 2740741i bk4: 564a 2741221i bk5: 552a 2741166i bk6: 688a 2740251i bk7: 656a 2740591i bk8: 700a 2740288i bk9: 704a 2740044i bk10: 724a 2740287i bk11: 700a 2739848i bk12: 612a 2741357i bk13: 660a 2740867i bk14: 604a 2741559i bk15: 652a 2740638i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0123206
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2745642 n_nop=2731169 n_act=1533 n_pre=1517 n_req=3488 n_rd=10180 n_write=1243 bw_util=0.008321
n_activity=70625 dram_eff=0.3235
bk0: 580a 2741110i bk1: 592a 2741093i bk2: 568a 2741237i bk3: 632a 2741221i bk4: 644a 2741040i bk5: 632a 2741048i bk6: 608a 2741068i bk7: 628a 2740813i bk8: 672a 2740394i bk9: 696a 2740188i bk10: 656a 2740753i bk11: 724a 2739754i bk12: 620a 2741117i bk13: 692a 2740713i bk14: 636a 2741307i bk15: 600a 2741449i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0106573
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2745642 n_nop=2730794 n_act=1584 n_pre=1568 n_req=3638 n_rd=10304 n_write=1392 bw_util=0.00852
n_activity=71765 dram_eff=0.326
bk0: 612a 2741055i bk1: 640a 2740905i bk2: 672a 2740439i bk3: 584a 2741333i bk4: 668a 2740415i bk5: 620a 2740524i bk6: 628a 2740770i bk7: 636a 2740203i bk8: 700a 2740199i bk9: 684a 2739852i bk10: 692a 2740294i bk11: 636a 2740811i bk12: 680a 2740129i bk13: 644a 2740616i bk14: 640a 2741005i bk15: 568a 2741694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.0133422
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2745642 n_nop=2731259 n_act=1507 n_pre=1491 n_req=3489 n_rd=10128 n_write=1257 bw_util=0.008293
n_activity=69601 dram_eff=0.3272
bk0: 588a 2741262i bk1: 604a 2740706i bk2: 592a 2741136i bk3: 540a 2741203i bk4: 656a 2740518i bk5: 660a 2740466i bk6: 652a 2740645i bk7: 612a 2740571i bk8: 612a 2740495i bk9: 644a 2740213i bk10: 668a 2740719i bk11: 640a 2740749i bk12: 684a 2740771i bk13: 668a 2740474i bk14: 652a 2741184i bk15: 656a 2740450i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.0127595
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2745642 n_nop=2731548 n_act=1479 n_pre=1463 n_req=3415 n_rd=9928 n_write=1224 bw_util=0.008123
n_activity=69997 dram_eff=0.3186
bk0: 592a 2741865i bk1: 580a 2741357i bk2: 576a 2741462i bk3: 612a 2740889i bk4: 592a 2741233i bk5: 560a 2741435i bk6: 632a 2741302i bk7: 648a 2740903i bk8: 684a 2740479i bk9: 664a 2740619i bk10: 644a 2740848i bk11: 660a 2740833i bk12: 596a 2741724i bk13: 652a 2740616i bk14: 632a 2741056i bk15: 604a 2741307i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0107312

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17761, Miss = 1214, Miss_rate = 0.068, Pending_hits = 625, Reservation_fails = 0
L2_cache_bank[1]: Access = 17956, Miss = 1273, Miss_rate = 0.071, Pending_hits = 607, Reservation_fails = 0
L2_cache_bank[2]: Access = 17835, Miss = 1222, Miss_rate = 0.069, Pending_hits = 604, Reservation_fails = 1
L2_cache_bank[3]: Access = 17995, Miss = 1281, Miss_rate = 0.071, Pending_hits = 612, Reservation_fails = 1
L2_cache_bank[4]: Access = 17836, Miss = 1244, Miss_rate = 0.070, Pending_hits = 604, Reservation_fails = 0
L2_cache_bank[5]: Access = 18302, Miss = 1312, Miss_rate = 0.072, Pending_hits = 616, Reservation_fails = 2
L2_cache_bank[6]: Access = 18466, Miss = 1327, Miss_rate = 0.072, Pending_hits = 634, Reservation_fails = 3
L2_cache_bank[7]: Access = 17880, Miss = 1218, Miss_rate = 0.068, Pending_hits = 591, Reservation_fails = 0
L2_cache_bank[8]: Access = 17847, Miss = 1233, Miss_rate = 0.069, Pending_hits = 624, Reservation_fails = 3
L2_cache_bank[9]: Access = 17963, Miss = 1229, Miss_rate = 0.068, Pending_hits = 601, Reservation_fails = 1
L2_cache_bank[10]: Access = 18144, Miss = 1261, Miss_rate = 0.069, Pending_hits = 593, Reservation_fails = 0
L2_cache_bank[11]: Access = 18430, Miss = 1284, Miss_rate = 0.070, Pending_hits = 620, Reservation_fails = 1
L2_cache_bank[12]: Access = 18308, Miss = 1308, Miss_rate = 0.071, Pending_hits = 639, Reservation_fails = 1
L2_cache_bank[13]: Access = 18389, Miss = 1315, Miss_rate = 0.072, Pending_hits = 616, Reservation_fails = 0
L2_cache_bank[14]: Access = 18022, Miss = 1246, Miss_rate = 0.069, Pending_hits = 587, Reservation_fails = 0
L2_cache_bank[15]: Access = 18115, Miss = 1299, Miss_rate = 0.072, Pending_hits = 598, Reservation_fails = 1
L2_cache_bank[16]: Access = 31380, Miss = 1323, Miss_rate = 0.042, Pending_hits = 701, Reservation_fails = 1
L2_cache_bank[17]: Access = 17821, Miss = 1253, Miss_rate = 0.070, Pending_hits = 607, Reservation_fails = 1
L2_cache_bank[18]: Access = 18062, Miss = 1276, Miss_rate = 0.071, Pending_hits = 602, Reservation_fails = 0
L2_cache_bank[19]: Access = 17630, Miss = 1256, Miss_rate = 0.071, Pending_hits = 596, Reservation_fails = 1
L2_cache_bank[20]: Access = 17795, Miss = 1237, Miss_rate = 0.070, Pending_hits = 595, Reservation_fails = 0
L2_cache_bank[21]: Access = 18074, Miss = 1245, Miss_rate = 0.069, Pending_hits = 607, Reservation_fails = 0
L2_total_cache_accesses = 410011
L2_total_cache_misses = 27856
L2_total_cache_miss_rate = 0.0679
L2_total_cache_pending_hits = 13479
L2_total_cache_reservation_fails = 17
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 252227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12807
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18958
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116398
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 534
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8891
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 283992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 125823
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=718670
icnt_total_pkts_simt_to_mem=535834
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 80.6984
	minimum = 6
	maximum = 845
Network latency average = 43.5391
	minimum = 6
	maximum = 595
Slowest packet = 744371
Flit latency average = 52.0571
	minimum = 6
	maximum = 594
Slowest flit = 1141908
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.053825
	minimum = 0.0444264 (at node 10)
	maximum = 0.315895 (at node 44)
Accepted packet rate average = 0.053825
	minimum = 0.0444264 (at node 10)
	maximum = 0.315895 (at node 44)
Injected flit rate average = 0.0807375
	minimum = 0.0610524 (at node 46)
	maximum = 0.328457 (at node 44)
Accepted flit rate average= 0.0807375
	minimum = 0.053569 (at node 5)
	maximum = 0.619227 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.7624 (12 samples)
	minimum = 6 (12 samples)
	maximum = 208.083 (12 samples)
Network latency average = 14.396 (12 samples)
	minimum = 6 (12 samples)
	maximum = 163.083 (12 samples)
Flit latency average = 15.273 (12 samples)
	minimum = 6 (12 samples)
	maximum = 162.167 (12 samples)
Fragmentation average = 0.000258912 (12 samples)
	minimum = 0 (12 samples)
	maximum = 20.4167 (12 samples)
Injected packet rate average = 0.0328958 (12 samples)
	minimum = 0.0263767 (12 samples)
	maximum = 0.0903746 (12 samples)
Accepted packet rate average = 0.0328958 (12 samples)
	minimum = 0.0263767 (12 samples)
	maximum = 0.0903746 (12 samples)
Injected flit rate average = 0.0498427 (12 samples)
	minimum = 0.0335499 (12 samples)
	maximum = 0.116904 (12 samples)
Accepted flit rate average = 0.0498427 (12 samples)
	minimum = 0.038926 (12 samples)
	maximum = 0.161366 (12 samples)
Injected packet size average = 1.51517 (12 samples)
Accepted packet size average = 1.51517 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 20 min, 19 sec (1219 sec)
gpgpu_simulation_rate = 47404 (inst/sec)
gpgpu_simulation_rate = 3422 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 127202
gpu_sim_insn = 8878634
gpu_ipc =      69.7995
gpu_tot_sim_cycle = 4526781
gpu_tot_sim_insn = 66664698
gpu_tot_ipc =      14.7267
gpu_tot_issued_cta = 6643
max_total_param_size = 0
gpu_stall_dramfull = 536819
gpu_stall_icnt2sh    = 1990050
partiton_reqs_in_parallel = 2266631
partiton_reqs_in_parallel_total    = 32525558
partiton_level_parallism =      17.8191
partiton_level_parallism_total  =       7.6859
partiton_reqs_in_parallel_util = 2266631
partiton_reqs_in_parallel_util_total    = 32525558
gpu_sim_cycle_parition_util = 127088
gpu_tot_sim_cycle_parition_util    = 1478662
partiton_level_parallism_util =      17.8351
partiton_level_parallism_util_total  =      21.6673
partiton_replys_in_parallel = 863039
partiton_replys_in_parallel_total    = 410011
L2_BW  =     643.0896 GB/Sec
L2_BW_total  =      26.6558 GB/Sec
gpu_total_sim_rate=40974

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2428815
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 645904
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 644112
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2423319
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 645904
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2428815
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2872, 3346, 3927, 3306, 3218, 3164, 3092, 3226, 2700, 2820, 3452, 3555, 3744, 3290, 3826, 3023, 3099, 2593, 3001, 2637, 3468, 2759, 2947, 3323, 3173, 2824, 3541, 3417, 3237, 3400, 3441, 3245, 2791, 2382, 3387, 2934, 3062, 2885, 3036, 2989, 2718, 2735, 2799, 2649, 2895, 3001, 2999, 2818, 2943, 2778, 2572, 2993, 2937, 3511, 2335, 2283, 3012, 2236, 2063, 2100, 2460, 2879, 2968, 3145, 
gpgpu_n_tot_thrd_icount = 146538752
gpgpu_n_tot_w_icount = 4579336
gpgpu_n_stall_shd_mem = 3183226
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 873325
gpgpu_n_mem_write_global = 399529
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4402136
gpgpu_n_store_insn = 501133
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 20668928
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3165459
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12881
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4699453	W0_Idle:55029528	W0_Scoreboard:24269814	W1:1194393	W2:561744	W3:361284	W4:219292	W5:124758	W6:57488	W7:22291	W8:8621	W9:1678	W10:348	W11:259	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2027180
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6986600 {8:873325,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15982664 {40:399508,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 45942184 {40:734240,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3196232 {8:399529,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1445 
maxdqlatency = 0 
maxmflatency = 149450 
averagemflatency = 270 
max_icnt2mem_latency = 149197 
max_icnt2sh_latency = 4526673 
mrq_lat_table:69956 	2038 	1921 	13751 	8008 	2335 	1524 	2269 	2724 	1214 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1042414 	209033 	9373 	5681 	2548 	593 	2358 	525 	167 	157 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	288093 	50270 	411699 	225290 	160172 	117601 	7787 	3556 	2697 	2158 	491 	2368 	507 	165 	157 	33 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	302025 	207097 	344631 	19440 	160 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2040 	123665 	273706 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1085 	142 	22 	7 	19 	4 	24 	14 	15 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        17        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        25        23        17        22        16        16        16        15 
dram[2]:        16        16        16        16        16        16        16        16        20        26        17        25        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        31        16        18        26        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        18        16        16        20        16        16        16        16 
dram[5]:        16        16        16        16        16        17        16        16        24        16        22        30        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        21        20        18        26        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        18        16        28        16        17        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        21        20        87        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        20        18        16        16        19        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        17        18        16        19        16        16        16        16 
maximum service time to same row:
dram[0]:    241602    208890    206731    213500    202783    195104    179362    239829    258568    264232    172828    203131    223473    212838    221996    203855 
dram[1]:    275843    203571    202559    218282    206138    246745    176283    204478    161469    324644    346879    241454    319440    293017    245492    206542 
dram[2]:    207677    158309    177406    173897    241603    235128    206239    210365    245108    170727    168197    260073    241464    303567    367802    282032 
dram[3]:    204374    174814    197131    191963    163771    218721    242230    186360    170382    178198    302813    238866    200829    200823    289035    225696 
dram[4]:    244482    205596    217728    219427    171836    277890    169815    174899    210498    163278    160795    218534    214341    234177    260522    286607 
dram[5]:    173441    174713    167239    206599    235381    286637    252915    243942    236454    169056    237218    184832    237682    209616    245704    212834 
dram[6]:    186904    225231    202997    171835    169111    214551    202522    244125    239674    256820    235299    201069    223083    237655    286128    269653 
dram[7]:    244260    197488    201907    236424    213254    204020    223340    185847    220911    204072    239552    239470    293878    372110    266914    211774 
dram[8]:    187934    201179    206337    219568    243244    220494    161651    252139    219683    285208    233416    175771    220918    274662    272862    236632 
dram[9]:    220906    185090    225491    174838    200652    290675    217587    219628    163973    226400    241435    215879    173550    206514    253161    284140 
dram[10]:    227736    214598    178949    226119    233197    158981    204557    205858    163957    188674    162064    214463    239728    283994    187019    310801 
average row accesses per activate:
dram[0]:  1.758410  1.778443  1.851974  1.949640  1.885621  1.880000  1.989967  1.979522  2.111940  1.993507  1.864353  1.900000  1.899425  1.958101  1.782967  1.841226 
dram[1]:  1.786325  1.803519  1.791391  1.864686  1.880259  1.950704  1.977695  1.926175  2.041667  1.942675  2.029412  1.941748  1.880878  1.866873  1.864307  1.966361 
dram[2]:  1.747253  1.811688  1.843972  1.956811  1.833856  1.968254  1.955326  2.044369  2.101754  2.114286  1.964158  2.009554  1.872781  1.935294  1.906542  1.900602 
dram[3]:  1.878049  1.846939  1.925081  1.836667  1.927928  1.972973  2.017182  1.980132  2.141869  2.026316  1.905956  2.023490  1.902941  1.883382  1.877551  1.870166 
dram[4]:  1.798319  1.771513  1.837748  1.834416  1.990164  2.006993  1.933333  1.989933  2.153025  2.192771  1.875000  1.954861  1.952381  1.901198  1.866864  1.965079 
dram[5]:  1.759531  1.776358  1.823529  1.944056  1.881818  2.174603  2.014545  2.006969  2.103093  1.972973  1.936242  2.029605  1.896755  1.913043  1.867069  1.922006 
dram[6]:  1.840456  1.720207  1.915625  1.874150  1.776730  1.952703  1.871258  1.946372  2.266423  2.039867  1.977848  2.048611  1.844575  1.957265  1.896552  1.897436 
dram[7]:  1.780731  1.790560  1.838095  1.948276  2.037288  2.033557  1.905956  1.936027  1.985965  1.975232  1.929260  2.047297  1.868571  1.904494  1.965517  1.877612 
dram[8]:  1.801205  1.815951  1.777126  1.912587  2.057762  1.892256  1.992857  1.961905  2.137184  1.972125  1.965839  1.933993  2.158501  1.885630  1.833333  1.878788 
dram[9]:  1.823899  1.826866  1.905110  1.861940  1.909091  2.086806  2.069204  1.870253  2.070312  2.097378  1.867089  1.958763  1.934718  1.952239  1.925373  1.871720 
dram[10]:  1.908497  1.724432  1.992537  2.010830  1.894040  1.915825  2.049123  2.000000  2.107914  2.109489  2.013841  2.100806  1.996700  1.929412  1.894260  1.900285 
average row locality = 105787/54888 = 1.927325
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       417       420       415       416       416       469       430       425       406       436       416       411       461       481       442       457 
dram[1]:       446       447       410       420       422       410       394       420       438       415       396       422       418       430       447       446 
dram[2]:       449       410       396       438       427       448       424       438       414       423       402       444       436       464       434       445 
dram[3]:       449       402       442       410       462       424       423       427       429       391       434       423       453       447       443       464 
dram[4]:       455       424       412       429       432       430       402       420       414       396       425       411       450       435       450       444 
dram[5]:       435       417       419       421       446       404       412       425       435       406       404       420       447       458       435       475 
dram[6]:       468       479       444       416       409       414       453       456       430       431       440       428       443       467       453       461 
dram[7]:       395       431       434       416       440       450       430       425       412       442       417       427       458       457       472       434 
dram[8]:       431       440       445       420       421       411       409       448       426       406       435       405       457       448       449       432 
dram[9]:       429       438       396       378       431       443       439       432       379       403       424       405       453       447       457       440 
dram[10]:       428       436       402       430       423       410       432       446       406       426       416       376       421       451       436       460 
total reads: 75710
bank skew: 481/376 = 1.28
chip skew: 7092/6781 = 1.05
number of total write accesses:
dram[0]:       158       174       148       126       161       189       165       155       160       178       175       178       200       220       207       204 
dram[1]:       181       168       131       145       159       144       138       154       199       195       156       178       182       173       185       197 
dram[2]:       187       148       124       151       158       172       145       161       185       169       146       187       197       194       178       186 
dram[3]:       167       141       149       141       180       160       164       171       190       148       174       180       194       199       201       213 
dram[4]:       187       173       143       136       175       144       149       173       191       150       175       152       206       200       181       175 
dram[5]:       165       139       139       135       175       144       142       151       177       178       173       197       196       202       183       215 
dram[6]:       178       185       169       135       156       164       172       161       191       183       185       162       186       220       207       205 
dram[7]:       141       176       145       149       161       156       178       150       154       196       183       179       196       221       212       195 
dram[8]:       167       152       161       127       149       151       149       170       166       160       198       181       292       195       178       188 
dram[9]:       151       174       126       121       157       158       159       159       151       157       166       165       199       207       188       202 
dram[10]:       156       171       132       127       149       159       152       162       180       152       166       145       184       205       191       207 
total reads: 30077
bank skew: 292/121 = 2.41
chip skew: 2859/2638 = 1.08
average mf latency per bank:
dram[0]:       2702      2787      2832      2905      3261      2979      3546      3194      3625      4079      4111      4102      3004      2858      2675      2937
dram[1]:       2456      2584      2926      2974      3472      3627      3673      2802      3611      3382      4249      3893      3214      3186      2925      2846
dram[2]:       2452      2589      3095      2763      3093      3443      3820      3288      3265      3774      4143      3538      2960      2984      3169      3356
dram[3]:       2911      2758      2933      2740      3373      3077      3294      3065      3305      4327      3700      3892      3340      2903      3116      3397
dram[4]:       2443      2543      3168      2891      2941      3210      3405      2934      3570      4181      4140      4589      2634      3129      3543      2910
dram[5]:       2486      3129      2878      2879      3341      3018      3537      3044      3559      3435      4319      3985      2830      3228      3374      3030
dram[6]:       2526      2450      2739      2977      3485      3419      3342      3460      3404      3611      3794      4384      2923      2676      3210      2694
dram[7]:       2772      2631      2808      3315      3414      3131      3121      3259      3806      3408      4013      4303      2975      2819      3078      2876
dram[8]:       2544      2747      2887      2899      3416      3513      3704      3055      3623      3892      4026      3709      6049      2866      3170      2603
dram[9]:       2787      2831      3377      3205      2992      2958      2885      3019      4239      4201      3889      4133      2772      2834      3178      3135
dram[10]:       2664      2598      3158      2838      3503      3577      2973      3156      4128      4094      4459      4109      2940      2541      2658      2608
maximum mf latency per bank:
dram[0]:      51792    147991     61614     45300    126246    104666    105048     38094     38074    110091    105092    148034     61636    148027     24474    109938
dram[1]:      51828     51805     97268    104859    148201    105215    126129     11174    148089     72276     38123     42390    109972    105005     51206     61546
dram[2]:      61692     35428     86437     86475     59411    126178    147983    104770     14206    110114     43160     18549     61633    109902    149450    149368
dram[3]:     147739     51768    105186     51817    148070    105141    110155     51298     43084    148094     16127     61632    109972    105098    109884    149319
dram[4]:      51785     18328     86320    105141     51393    126043    126142     17980    110118    147973    148019    109947     16345    105134    109999     32179
dram[5]:      17376    104841    104865    126117    126171      9116    105069     17230     51173     51300    101680    105235     51248    109956    149408    147986
dram[6]:      51829     27163    104801     86400    104788    125949    147950    126141     43093    110085     61652    147830     61660     42992    149442     49826
dram[7]:      32160    104963    104851    105149    126107    105099    126109     42827    105114    110078     51212    110106    109930    109923    149447    105872
dram[8]:      20559     51627     86463    104815    147933    126208    148075     57366     77818     51387    110030     15672     17797    110044    149386     36928
dram[9]:      86527    147778     86504    105088     85537    104768     17181    104722    148103    110143     43011     77762     61560    148031    149450    104924
dram[10]:      18066     61555    104799    105096    126142    147897     17310    104731    148051    126148    148127     77706    105116     17148     18843     32193
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2981836 n_nop=2937645 n_act=5124 n_pre=5108 n_req=9716 n_rd=27672 n_write=6287 bw_util=0.02278
n_activity=187248 dram_eff=0.3627
bk0: 1668a 2962390i bk1: 1680a 2961476i bk2: 1660a 2962490i bk3: 1664a 2962707i bk4: 1664a 2961852i bk5: 1876a 2958871i bk6: 1720a 2961559i bk7: 1700a 2962938i bk8: 1624a 2964308i bk9: 1744a 2961857i bk10: 1664a 2961834i bk11: 1644a 2961807i bk12: 1844a 2959566i bk13: 1924a 2959277i bk14: 1768a 2959319i bk15: 1828a 2959842i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.170328
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2981836 n_nop=2938775 n_act=4972 n_pre=4956 n_req=9466 n_rd=27124 n_write=6009 bw_util=0.02222
n_activity=184252 dram_eff=0.3596
bk0: 1784a 2961026i bk1: 1788a 2962047i bk2: 1640a 2964168i bk3: 1680a 2962188i bk4: 1688a 2962580i bk5: 1640a 2962798i bk6: 1576a 2964339i bk7: 1680a 2962682i bk8: 1752a 2962268i bk9: 1660a 2962224i bk10: 1584a 2965239i bk11: 1688a 2962106i bk12: 1672a 2962274i bk13: 1720a 2962091i bk14: 1788a 2961386i bk15: 1784a 2960690i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.151554
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2981836 n_nop=2938432 n_act=4962 n_pre=4946 n_req=9580 n_rd=27568 n_write=5928 bw_util=0.02247
n_activity=185640 dram_eff=0.3609
bk0: 1796a 2960195i bk1: 1640a 2962597i bk2: 1584a 2965210i bk3: 1752a 2962120i bk4: 1708a 2961323i bk5: 1792a 2961008i bk6: 1696a 2963207i bk7: 1752a 2962609i bk8: 1656a 2962560i bk9: 1692a 2963121i bk10: 1608a 2963823i bk11: 1776a 2961923i bk12: 1744a 2960558i bk13: 1856a 2960904i bk14: 1736a 2961749i bk15: 1780a 2960582i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.162796
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2981836 n_nop=2937982 n_act=5011 n_pre=4995 n_req=9695 n_rd=27692 n_write=6156 bw_util=0.0227
n_activity=186537 dram_eff=0.3629
bk0: 1796a 2961265i bk1: 1608a 2963042i bk2: 1768a 2962414i bk3: 1640a 2963566i bk4: 1848a 2961494i bk5: 1696a 2963099i bk6: 1692a 2962511i bk7: 1708a 2961403i bk8: 1716a 2961988i bk9: 1564a 2965571i bk10: 1736a 2963365i bk11: 1692a 2962068i bk12: 1812a 2960799i bk13: 1788a 2960533i bk14: 1772a 2960988i bk15: 1856a 2959945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.161992
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2981836 n_nop=2938633 n_act=4939 n_pre=4923 n_req=9539 n_rd=27316 n_write=6025 bw_util=0.02236
n_activity=183408 dram_eff=0.3636
bk0: 1820a 2960380i bk1: 1696a 2961667i bk2: 1648a 2963546i bk3: 1716a 2962687i bk4: 1728a 2961713i bk5: 1720a 2962612i bk6: 1608a 2963282i bk7: 1680a 2960983i bk8: 1656a 2963629i bk9: 1584a 2966242i bk10: 1700a 2962100i bk11: 1644a 2963304i bk12: 1800a 2960580i bk13: 1740a 2960307i bk14: 1800a 2960924i bk15: 1776a 2961026i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.16616
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2981836 n_nop=2938475 n_act=4953 n_pre=4937 n_req=9570 n_rd=27436 n_write=6035 bw_util=0.02245
n_activity=185824 dram_eff=0.3602
bk0: 1740a 2962207i bk1: 1668a 2962858i bk2: 1676a 2964101i bk3: 1684a 2964126i bk4: 1784a 2960952i bk5: 1616a 2963779i bk6: 1648a 2963528i bk7: 1700a 2962404i bk8: 1740a 2963052i bk9: 1624a 2964680i bk10: 1616a 2963842i bk11: 1680a 2962024i bk12: 1788a 2961542i bk13: 1832a 2960543i bk14: 1740a 2961993i bk15: 1900a 2959637i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.151457
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2981836 n_nop=2936700 n_act=5186 n_pre=5170 n_req=9951 n_rd=28368 n_write=6412 bw_util=0.02333
n_activity=190831 dram_eff=0.3645
bk0: 1872a 2961779i bk1: 1916a 2959565i bk2: 1776a 2961990i bk3: 1664a 2963193i bk4: 1636a 2962467i bk5: 1656a 2961568i bk6: 1812a 2960860i bk7: 1824a 2961087i bk8: 1720a 2963287i bk9: 1724a 2961924i bk10: 1760a 2961564i bk11: 1712a 2962153i bk12: 1772a 2960628i bk13: 1868a 2960123i bk14: 1812a 2961544i bk15: 1844a 2960047i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.160049
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2981836 n_nop=2937713 n_act=5058 n_pre=5042 n_req=9732 n_rd=27760 n_write=6263 bw_util=0.02282
n_activity=186469 dram_eff=0.3649
bk0: 1580a 2964650i bk1: 1724a 2960897i bk2: 1736a 2963140i bk3: 1664a 2963249i bk4: 1760a 2961911i bk5: 1800a 2961738i bk6: 1720a 2961658i bk7: 1700a 2962043i bk8: 1648a 2963350i bk9: 1768a 2961425i bk10: 1668a 2962313i bk11: 1708a 2961250i bk12: 1832a 2959981i bk13: 1828a 2959868i bk14: 1888a 2959675i bk15: 1736a 2960433i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.163901
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2981836 n_nop=2938230 n_act=5003 n_pre=4987 n_req=9667 n_rd=27532 n_write=6084 bw_util=0.02255
n_activity=186346 dram_eff=0.3608
bk0: 1724a 2963602i bk1: 1760a 2962415i bk2: 1780a 2961723i bk3: 1680a 2963736i bk4: 1684a 2962517i bk5: 1644a 2961707i bk6: 1636a 2963452i bk7: 1792a 2961387i bk8: 1704a 2962839i bk9: 1624a 2964107i bk10: 1740a 2962111i bk11: 1620a 2962056i bk12: 1828a 2961013i bk13: 1792a 2960660i bk14: 1796a 2962534i bk15: 1728a 2962414i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.149335
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2981836 n_nop=2939116 n_act=4876 n_pre=4860 n_req=9434 n_rd=27176 n_write=5808 bw_util=0.02212
n_activity=181826 dram_eff=0.3628
bk0: 1716a 2963009i bk1: 1752a 2961988i bk2: 1584a 2964829i bk3: 1512a 2964244i bk4: 1724a 2961854i bk5: 1772a 2962374i bk6: 1756a 2961882i bk7: 1728a 2961999i bk8: 1516a 2964417i bk9: 1612a 2963610i bk10: 1696a 2962387i bk11: 1620a 2962471i bk12: 1812a 2961374i bk13: 1788a 2960209i bk14: 1828a 2961128i bk15: 1760a 2960066i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.153855
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2981836 n_nop=2939183 n_act=4805 n_pre=4789 n_req=9437 n_rd=27196 n_write=5863 bw_util=0.02217
n_activity=183715 dram_eff=0.3599
bk0: 1712a 2961594i bk1: 1744a 2960937i bk2: 1608a 2964917i bk3: 1720a 2963418i bk4: 1692a 2962117i bk5: 1640a 2962307i bk6: 1728a 2963084i bk7: 1784a 2961366i bk8: 1624a 2963619i bk9: 1704a 2964379i bk10: 1664a 2963524i bk11: 1504a 2966307i bk12: 1684a 2962124i bk13: 1804a 2960516i bk14: 1744a 2960435i bk15: 1840a 2959717i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.167876

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56962, Miss = 3403, Miss_rate = 0.060, Pending_hits = 702, Reservation_fails = 2
L2_cache_bank[1]: Access = 57563, Miss = 3515, Miss_rate = 0.061, Pending_hits = 692, Reservation_fails = 3
L2_cache_bank[2]: Access = 56961, Miss = 3371, Miss_rate = 0.059, Pending_hits = 687, Reservation_fails = 1
L2_cache_bank[3]: Access = 57114, Miss = 3410, Miss_rate = 0.060, Pending_hits = 694, Reservation_fails = 1
L2_cache_bank[4]: Access = 56785, Miss = 3382, Miss_rate = 0.060, Pending_hits = 684, Reservation_fails = 1
L2_cache_bank[5]: Access = 57687, Miss = 3510, Miss_rate = 0.061, Pending_hits = 699, Reservation_fails = 3
L2_cache_bank[6]: Access = 57935, Miss = 3535, Miss_rate = 0.061, Pending_hits = 716, Reservation_fails = 3
L2_cache_bank[7]: Access = 57130, Miss = 3388, Miss_rate = 0.059, Pending_hits = 681, Reservation_fails = 5
L2_cache_bank[8]: Access = 57418, Miss = 3440, Miss_rate = 0.060, Pending_hits = 708, Reservation_fails = 5
L2_cache_bank[9]: Access = 57604, Miss = 3389, Miss_rate = 0.059, Pending_hits = 681, Reservation_fails = 2
L2_cache_bank[10]: Access = 57578, Miss = 3433, Miss_rate = 0.060, Pending_hits = 686, Reservation_fails = 2
L2_cache_bank[11]: Access = 57727, Miss = 3426, Miss_rate = 0.059, Pending_hits = 712, Reservation_fails = 3
L2_cache_bank[12]: Access = 57590, Miss = 3540, Miss_rate = 0.061, Pending_hits = 716, Reservation_fails = 4
L2_cache_bank[13]: Access = 58054, Miss = 3552, Miss_rate = 0.061, Pending_hits = 706, Reservation_fails = 2
L2_cache_bank[14]: Access = 57323, Miss = 3458, Miss_rate = 0.060, Pending_hits = 679, Reservation_fails = 4
L2_cache_bank[15]: Access = 57214, Miss = 3482, Miss_rate = 0.061, Pending_hits = 686, Reservation_fails = 4
L2_cache_bank[16]: Access = 70240, Miss = 3473, Miss_rate = 0.049, Pending_hits = 777, Reservation_fails = 1
L2_cache_bank[17]: Access = 56879, Miss = 3410, Miss_rate = 0.060, Pending_hits = 694, Reservation_fails = 2
L2_cache_bank[18]: Access = 56869, Miss = 3408, Miss_rate = 0.060, Pending_hits = 679, Reservation_fails = 1
L2_cache_bank[19]: Access = 56598, Miss = 3386, Miss_rate = 0.060, Pending_hits = 673, Reservation_fails = 1
L2_cache_bank[20]: Access = 56661, Miss = 3364, Miss_rate = 0.059, Pending_hits = 677, Reservation_fails = 4
L2_cache_bank[21]: Access = 57158, Miss = 3435, Miss_rate = 0.060, Pending_hits = 687, Reservation_fails = 2
L2_total_cache_accesses = 1273050
L2_total_cache_misses = 75710
L2_total_cache_miss_rate = 0.0595
L2_total_cache_pending_hits = 15316
L2_total_cache_reservation_fails = 56
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 800260
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14444
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58621
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 381713
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 734
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17082
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 54
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 873325
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 399529
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2491140
icnt_total_pkts_simt_to_mem=1672626
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.9404
	minimum = 6
	maximum = 1408
Network latency average = 35.7063
	minimum = 6
	maximum = 1130
Slowest packet = 836550
Flit latency average = 30.2256
	minimum = 6
	maximum = 1130
Slowest flit = 1283637
Fragmentation average = 0.0632984
	minimum = 0
	maximum = 419
Injected packet rate average = 0.135697
	minimum = 0.114496 (at node 10)
	maximum = 0.155915 (at node 41)
Accepted packet rate average = 0.135697
	minimum = 0.114496 (at node 10)
	maximum = 0.155915 (at node 41)
Injected flit rate average = 0.228714
	minimum = 0.150746 (at node 10)
	maximum = 0.323555 (at node 37)
Accepted flit rate average= 0.228714
	minimum = 0.200816 (at node 46)
	maximum = 0.263528 (at node 2)
Injected packet length average = 1.68548
Accepted packet length average = 1.68548
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.1607 (13 samples)
	minimum = 6 (13 samples)
	maximum = 300.385 (13 samples)
Network latency average = 16.0352 (13 samples)
	minimum = 6 (13 samples)
	maximum = 237.462 (13 samples)
Flit latency average = 16.4232 (13 samples)
	minimum = 6 (13 samples)
	maximum = 236.615 (13 samples)
Fragmentation average = 0.0051081 (13 samples)
	minimum = 0 (13 samples)
	maximum = 51.0769 (13 samples)
Injected packet rate average = 0.0408035 (13 samples)
	minimum = 0.0331551 (13 samples)
	maximum = 0.0954162 (13 samples)
Accepted packet rate average = 0.0408035 (13 samples)
	minimum = 0.0331551 (13 samples)
	maximum = 0.0954162 (13 samples)
Injected flit rate average = 0.063602 (13 samples)
	minimum = 0.042565 (13 samples)
	maximum = 0.132801 (13 samples)
Accepted flit rate average = 0.063602 (13 samples)
	minimum = 0.0513791 (13 samples)
	maximum = 0.169225 (13 samples)
Injected packet size average = 1.55874 (13 samples)
Accepted packet size average = 1.55874 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 27 min, 7 sec (1627 sec)
gpgpu_simulation_rate = 40974 (inst/sec)
gpgpu_simulation_rate = 2782 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 15277
gpu_sim_insn = 5472444
gpu_ipc =     358.2146
gpu_tot_sim_cycle = 4764208
gpu_tot_sim_insn = 72137142
gpu_tot_ipc =      15.1415
gpu_tot_issued_cta = 7154
max_total_param_size = 0
gpu_stall_dramfull = 536961
gpu_stall_icnt2sh    = 1990248
partiton_reqs_in_parallel = 335952
partiton_reqs_in_parallel_total    = 34792189
partiton_level_parallism =      21.9907
partiton_level_parallism_total  =       7.3733
partiton_reqs_in_parallel_util = 335952
partiton_reqs_in_parallel_util_total    = 34792189
gpu_sim_cycle_parition_util = 15277
gpu_tot_sim_cycle_parition_util    = 1605750
partiton_level_parallism_util =      21.9907
partiton_level_parallism_util_total  =      21.6703
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 1273050
L2_BW  =     253.4791 GB/Sec
L2_BW_total  =      26.1402 GB/Sec
gpu_total_sim_rate=42989

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2551415
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 686784
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0026
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 684992
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2545919
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 686784
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2551415
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3052, 3526, 4107, 3486, 3398, 3344, 3272, 3406, 2880, 3000, 3632, 3735, 3924, 3470, 4006, 3203, 3279, 2773, 3181, 2817, 3648, 2939, 3127, 3503, 3353, 3004, 3721, 3575, 3395, 3558, 3599, 3403, 2935, 2526, 3531, 3078, 3206, 3029, 3180, 3133, 2862, 2879, 2943, 2793, 3039, 3145, 3143, 2962, 3087, 2922, 2716, 3137, 3081, 3655, 2479, 2427, 3156, 2380, 2207, 2244, 2604, 3023, 3112, 3289, 
gpgpu_n_tot_thrd_icount = 154123360
gpgpu_n_tot_w_icount = 4816355
gpgpu_n_stall_shd_mem = 3491198
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 881496
gpgpu_n_mem_write_global = 432213
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4663580
gpgpu_n_store_insn = 911389
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 21977088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3473082
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 13230
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5213802	W0_Idle:55110548	W0_Scoreboard:24327025	W1:1194393	W2:561755	W3:361284	W4:219353	W5:124978	W6:58203	W7:24007	W8:12163	W9:7068	W10:9247	W11:11094	W12:13211	W13:13244	W14:11165	W15:8140	W16:5720	W17:3630	W18:1991	W19:891	W20:308	W21:110	W22:66	W23:22	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2174312
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7051968 {8:881496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17290024 {40:432192,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46269024 {40:742411,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3457704 {8:432213,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1445 
maxdqlatency = 0 
maxmflatency = 149450 
averagemflatency = 268 
max_icnt2mem_latency = 149197 
max_icnt2sh_latency = 4764207 
mrq_lat_table:73172 	2105 	2097 	14479 	8283 	2488 	1731 	2494 	2734 	1214 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1076668 	215536 	9440 	5712 	2548 	593 	2358 	525 	167 	157 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	291663 	51651 	413147 	233366 	182197 	121630 	8047 	3602 	2717 	2158 	491 	2368 	507 	165 	157 	33 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	309387 	207887 	344650 	19440 	160 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2040 	123665 	306390 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1115 	143 	22 	7 	19 	4 	24 	14 	15 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        30        30        33        16        16        16        21        22 
dram[1]:        16        25        16        16        16        16        17        16        30        23        17        42        16        16        41        30 
dram[2]:        16        29        16        16        16        16        16        16        30        26        17        25        16        16        43        16 
dram[3]:        16        25        16        16        17        16        16        16        31        27        32        26        16        24        16        16 
dram[4]:        16        16        16        16        16        16        16        16        30        30        16        20        16        16        16        16 
dram[5]:        34        16        16        16        16        17        16        16        24        16        22        30        16        16        30        16 
dram[6]:        35        16        16        16        16        16        17        16        27        20        18        26        28        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        30        18        16        28        20        17        16        16 
dram[8]:        41        16        16        16        15        15        17        16        30        28        40        20        91        16        16        16 
dram[9]:        27        16        16        16        15        15        16        16        34        30        35        47        19        16        22        16 
dram[10]:        16        26        16        16        17        16        16        16        17        33        16        19        16        40        16        16 
maximum service time to same row:
dram[0]:    241602    208890    206731    213500    202783    195104    179362    239829    258568    264232    172828    203131    223473    212838    221996    203855 
dram[1]:    275843    203571    202559    218282    206138    246745    176283    204478    161469    324644    346879    241454    319440    293017    245492    206542 
dram[2]:    207677    158309    177406    173897    241603    235128    206239    210365    245108    170727    168197    260073    241464    303567    367802    282032 
dram[3]:    204374    174814    197131    191963    163771    218721    242230    186360    170382    178198    302813    238866    200829    200823    289035    225696 
dram[4]:    244482    205596    217728    219427    171836    277890    169815    174899    210498    163278    160795    218534    214341    234177    260522    286607 
dram[5]:    173441    174713    167239    206599    235381    286637    252915    243942    236454    169056    237218    184832    237682    209616    245704    212834 
dram[6]:    186904    225231    202997    171835    169111    214551    202522    244125    239674    256820    235299    201069    223083    237655    286128    269653 
dram[7]:    244260    197488    201907    236424    213254    204020    223340    185847    220911    204072    239552    239470    293878    372110    266914    211774 
dram[8]:    187934    201179    206337    219568    243244    220494    161651    252139    219683    285208    233416    175771    220918    274662    272862    236632 
dram[9]:    220906    185090    225491    174838    200652    290675    217587    219628    163973    226400    241435    215879    173550    206514    253161    284140 
dram[10]:    227736    214598    178949    226119    233197    158981    204557    205858    163957    188674    162064    214463    239728    283994    187019    310801 
average row accesses per activate:
dram[0]:  1.869697  1.902077  1.881967  1.971731  1.888889  1.880000  1.986711  1.979522  2.214815  2.080645  1.993750  2.028939  2.020057  2.080780  1.880759  1.942308 
dram[1]:  1.903409  1.930233  1.838816  1.921311  1.880259  1.947368  1.977695  1.923077  2.123810  2.031746  2.167273  2.067524  2.009375  2.000000  1.979532  2.084848 
dram[2]:  1.857534  1.939297  1.859649  2.013245  1.833856  1.968254  1.952055  2.044369  2.198606  2.213523  2.102837  2.136508  2.002950  2.049853  2.033951  2.030030 
dram[3]:  2.015198  1.969697  1.970684  1.906977  1.928144  1.969697  2.013699  1.980198  2.233677  2.114815  2.024768  2.157191  2.020408  1.994220  2.005814  1.988981 
dram[4]:  1.915966  1.890855  1.884488  1.866242  1.990164  2.006993  1.933333  1.986622  2.247350  2.293651  2.009346  2.085911  2.077151  2.032836  1.994100  2.091195 
dram[5]:  1.866279  1.913738  1.876222  1.965398  1.884848  2.174603  2.014545  2.003472  2.198630  2.063973  2.080268  2.162866  2.023530  2.034682  1.988024  2.041667 
dram[6]:  1.946479  1.821705  1.934985  1.912162  1.775000  1.952703  1.871258  1.943396  2.353791  2.132450  2.100313  2.185567  1.950867  2.073864  2.022923  2.017045 
dram[7]:  1.897690  1.903226  1.893082  1.969178  2.033784  2.030100  1.905956  1.932886  2.079861  2.061728  2.054487  2.173913  1.968839  2.016807  2.077364  2.000000 
dram[8]:  1.916168  1.944954  1.815249  1.955172  2.057762  1.889262  1.992857  1.958861  2.232143  2.058824  2.080247  2.072368  2.527221  2.005848  1.956268  1.996997 
dram[9]:  1.947205  1.943620  1.949458  1.895911  1.909091  2.090278  2.065517  1.867508  2.198444  2.200000  1.975000  2.109215  2.043860  2.083333  2.041420  1.994186 
dram[10]:  2.035831  1.842697  2.018657  2.028369  1.894040  1.912752  2.049123  1.996721  2.218638  2.208633  2.151724  2.261044  2.127451  2.040816  2.021084  2.011236 
average row locality = 110844/55190 = 2.008407
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       432       436       418       420       416       469       430       425       416       446       432       427       477       497       458       473 
dram[1]:       461       463       415       426       422       410       394       420       448       425       412       438       434       446       463       462 
dram[2]:       464       425       399       443       427       448       424       438       424       433       418       460       452       480       450       461 
dram[3]:       465       416       447       417       462       424       423       427       439       401       450       439       469       463       459       480 
dram[4]:       470       439       417       435       432       430       402       420       424       406       441       427       466       451       466       460 
dram[5]:       450       432       425       424       446       404       412       425       445       416       420       436       463       474       451       491 
dram[6]:       484       494       448       421       409       414       453       456       440       441       456       444       459       483       469       477 
dram[7]:       410       445       441       419       440       450       430       425       422       452       433       443       474       473       488       450 
dram[8]:       446       454       450       425       421       411       409       448       436       416       451       421       474       464       465       448 
dram[9]:       445       453       401       381       431       443       439       432       390       414       440       421       469       463       473       456 
dram[10]:       443       452       404       434       423       410       432       446       417       437       432       392       437       467       452       476 
total reads: 77425
bank skew: 497/381 = 1.30
chip skew: 7248/6939 = 1.04
number of total write accesses:
dram[0]:       185       205       156       138       162       189       168       155       182       199       206       204       228       250       236       234 
dram[1]:       209       201       144       160       159       145       138       155       221       215       184       205       209       202       214       226 
dram[2]:       214       182       131       165       158       172       146       161       207       189       175       213       227       219       209       215 
dram[3]:       198       169       158       157       182       161       165       173       211       170       204       206       224       227       231       242 
dram[4]:       214       202       154       151       175       144       149       174       212       172       204       180       234       230       210       205 
dram[5]:       192       167       151       144       176       144       142       152       197       197       202       228       225       230       213       244 
dram[6]:       207       211       177       145       159       164       172       162       212       203       214       192       216       247       237       233 
dram[7]:       165       204       161       156       162       157       178       151       177       216       208       207       221       247       237       222 
dram[8]:       194       182       169       142       149       152       149       171       189       179       223       209       408       222       206       217 
dram[9]:       182       202       139       129       157       159       160       160       175       180       192       197       230       237       217       230 
dram[10]:       182       204       137       138       149       160       152       163       202       177       192       171       214       233       219       240 
total reads: 33419
bank skew: 408/129 = 3.16
chip skew: 3161/2933 = 1.08
average mf latency per bank:
dram[0]:       2567      2631      2821      2867      3314      3031      3590      3258      3512      3958      3890      3908      2875      2737      2561      2802
dram[1]:       2342      2440      2877      2913      3530      3682      3741      2863      3510      3299      4020      3711      3062      3027      2790      2718
dram[2]:       2344      2428      3086      2718      3149      3497      3879      3351      3177      3670      3912      3390      2820      2867      3003      3190
dram[3]:       2749      2609      2909      2676      3414      3128      3350      3116      3222      4170      3514      3716      3177      2775      2965      3241
dram[4]:       2336      2413      3126      2831      2996      3268      3472      2992      3474      4036      3929      4339      2527      2976      3366      2768
dram[5]:       2369      2952      2835      2866      3389      3078      3604      3103      3469      3352      4089      3778      2704      3084      3200      2900
dram[6]:       2404      2351      2732      2950      3523      3477      3401      3515      3314      3518      3614      4151      2785      2577      3060      2585
dram[7]:       2635      2507      2752      3308      3466      3180      3186      3317      3685      3330      3842      4096      2862      2715      2964      2754
dram[8]:       2434      2609      2883      2854      3484      3572      3785      3120      3529      3798      3876      3546      7334      2756      3033      2496
dram[9]:       2631      2694      3319      3191      3050      3013      2947      3082      4069      4049      3715      3898      2647      2708      3031      2991
dram[10]:       2543      2458      3169      2809      3567      3631      3039      3213      3992      3933      4240      3891      2796      2440      2542      2487
maximum mf latency per bank:
dram[0]:      51792    147991     61614     45300    126246    104666    105048     38094     38074    110091    105092    148034     61636    148027     24474    109938
dram[1]:      51828     51805     97268    104859    148201    105215    126129     11174    148089     72276     38123     42390    109972    105005     51206     61546
dram[2]:      61692     35428     86437     86475     59411    126178    147983    104770     14206    110114     43160     18549     61633    109902    149450    149368
dram[3]:     147739     51768    105186     51817    148070    105141    110155     51298     43084    148094     16127     61632    109972    105098    109884    149319
dram[4]:      51785     18328     86320    105141     51393    126043    126142     17980    110118    147973    148019    109947     16345    105134    109999     32179
dram[5]:      17376    104841    104865    126117    126171      9116    105069     17230     51173     51300    101680    105235     51248    109956    149408    147986
dram[6]:      51829     27163    104801     86400    104788    125949    147950    126141     43093    110085     61652    147830     61660     42992    149442     49826
dram[7]:      32160    104963    104851    105149    126107    105099    126109     42827    105114    110078     51212    110106    109930    109923    149447    105872
dram[8]:      20559     51627     86463    104815    147933    126208    148075     57366     77818     51387    110030     15672     17797    110044    149386     36928
dram[9]:      86527    147778     86504    105088     85537    104768     17181    104722    148103    110143     43011     77762     61560    148031    149450    104924
dram[10]:      18066     61555    104799    105096    126142    147897     17310    104731    148051    126148    148127     77706    105116     17148     18843     32193
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3010202 n_nop=2964968 n_act=5158 n_pre=5142 n_req=10169 n_rd=28288 n_write=6646 bw_util=0.02321
n_activity=192918 dram_eff=0.3622
bk0: 1728a 2990325i bk1: 1744a 2989275i bk2: 1672a 2990733i bk3: 1680a 2990747i bk4: 1664a 2990204i bk5: 1876a 2987234i bk6: 1720a 2989808i bk7: 1700a 2991298i bk8: 1664a 2992198i bk9: 1784a 2989716i bk10: 1728a 2989622i bk11: 1708a 2989721i bk12: 1908a 2987451i bk13: 1988a 2987105i bk14: 1832a 2987036i bk15: 1892a 2987617i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.172585
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3010202 n_nop=2966093 n_act=4999 n_pre=4983 n_req=9926 n_rd=27756 n_write=6371 bw_util=0.02267
n_activity=189859 dram_eff=0.3595
bk0: 1844a 2988930i bk1: 1852a 2989859i bk2: 1660a 2992297i bk3: 1704a 2990299i bk4: 1688a 2990938i bk5: 1640a 2991126i bk6: 1576a 2992709i bk7: 1680a 2991019i bk8: 1792a 2990091i bk9: 1700a 2990110i bk10: 1648a 2993011i bk11: 1752a 2989900i bk12: 1736a 2990188i bk13: 1784a 2989977i bk14: 1852a 2989286i bk15: 1848a 2988550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.154606
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3010202 n_nop=2965788 n_act=4986 n_pre=4970 n_req=10029 n_rd=28184 n_write=6274 bw_util=0.02289
n_activity=191099 dram_eff=0.3606
bk0: 1856a 2988066i bk1: 1700a 2990329i bk2: 1596a 2993434i bk3: 1772a 2990266i bk4: 1708a 2989684i bk5: 1792a 2989371i bk6: 1696a 2991539i bk7: 1752a 2990976i bk8: 1696a 2990445i bk9: 1732a 2990985i bk10: 1672a 2991618i bk11: 1840a 2989739i bk12: 1808a 2988391i bk13: 1920a 2988806i bk14: 1800a 2989640i bk15: 1844a 2988511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.165366
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3010202 n_nop=2965294 n_act=5039 n_pre=5023 n_req=10159 n_rd=28324 n_write=6522 bw_util=0.02315
n_activity=191987 dram_eff=0.363
bk0: 1860a 2989085i bk1: 1664a 2990879i bk2: 1788a 2990635i bk3: 1668a 2991728i bk4: 1848a 2989825i bk5: 1696a 2991436i bk6: 1692a 2990845i bk7: 1708a 2989729i bk8: 1756a 2989864i bk9: 1604a 2993376i bk10: 1800a 2991062i bk11: 1756a 2989860i bk12: 1876a 2988638i bk13: 1852a 2988321i bk14: 1836a 2988854i bk15: 1920a 2987761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.165104
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3010202 n_nop=2965967 n_act=4964 n_pre=4948 n_req=9996 n_rd=27944 n_write=6379 bw_util=0.0228
n_activity=188821 dram_eff=0.3636
bk0: 1880a 2988301i bk1: 1756a 2989518i bk2: 1668a 2991769i bk3: 1740a 2990677i bk4: 1728a 2990072i bk5: 1720a 2990975i bk6: 1608a 2991648i bk7: 1680a 2989311i bk8: 1696a 2991524i bk9: 1624a 2994036i bk10: 1764a 2989904i bk11: 1708a 2991127i bk12: 1864a 2988456i bk13: 1804a 2988168i bk14: 1864a 2988834i bk15: 1840a 2988832i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.168353
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3010202 n_nop=2965855 n_act=4973 n_pre=4957 n_req=10018 n_rd=28056 n_write=6361 bw_util=0.02287
n_activity=191163 dram_eff=0.3601
bk0: 1800a 2990061i bk1: 1728a 2990800i bk2: 1700a 2992278i bk3: 1696a 2992289i bk4: 1784a 2989303i bk5: 1616a 2992143i bk6: 1648a 2991893i bk7: 1700a 2990717i bk8: 1780a 2990995i bk9: 1664a 2992591i bk10: 1680a 2991637i bk11: 1744a 2989818i bk12: 1852a 2989453i bk13: 1896a 2988429i bk14: 1804a 2989826i bk15: 1964a 2987559i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.153757
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3010202 n_nop=2964043 n_act=5217 n_pre=5201 n_req=10399 n_rd=28992 n_write=6749 bw_util=0.02375
n_activity=196270 dram_eff=0.3642
bk0: 1936a 2989584i bk1: 1976a 2987456i bk2: 1792a 2990144i bk3: 1684a 2991369i bk4: 1636a 2990744i bk5: 1656a 2989929i bk6: 1812a 2989223i bk7: 1824a 2989420i bk8: 1760a 2991167i bk9: 1764a 2989820i bk10: 1824a 2989336i bk11: 1776a 2989959i bk12: 1836a 2988424i bk13: 1932a 2988016i bk14: 1876a 2989353i bk15: 1908a 2987861i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.162307
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3010202 n_nop=2965073 n_act=5084 n_pre=5068 n_req=10164 n_rd=28380 n_write=6597 bw_util=0.02324
n_activity=191805 dram_eff=0.3647
bk0: 1640a 2992633i bk1: 1780a 2988837i bk2: 1764a 2991237i bk3: 1676a 2991480i bk4: 1760a 2990230i bk5: 1800a 2990065i bk6: 1720a 2990019i bk7: 1700a 2990375i bk8: 1688a 2991174i bk9: 1808a 2989319i bk10: 1732a 2990203i bk11: 1772a 2989055i bk12: 1896a 2987855i bk13: 1892a 2987806i bk14: 1952a 2987674i bk15: 1800a 2988386i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.16607
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3010202 n_nop=2965493 n_act=5027 n_pre=5011 n_req=10200 n_rd=28156 n_write=6515 bw_util=0.02304
n_activity=192054 dram_eff=0.3611
bk0: 1784a 2991568i bk1: 1816a 2990288i bk2: 1800a 2989993i bk3: 1700a 2991802i bk4: 1684a 2990878i bk5: 1644a 2990035i bk6: 1636a 2991818i bk7: 1792a 2989718i bk8: 1744a 2990447i bk9: 1664a 2991787i bk10: 1804a 2990114i bk11: 1684a 2989908i bk12: 1896a 2988799i bk13: 1856a 2988608i bk14: 1860a 2990534i bk15: 1792a 2990309i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.155807
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3010202 n_nop=2966418 n_act=4908 n_pre=4892 n_req=9897 n_rd=27804 n_write=6180 bw_util=0.02258
n_activity=187487 dram_eff=0.3625
bk0: 1780a 2990752i bk1: 1812a 2989868i bk2: 1604a 2992951i bk3: 1524a 2992467i bk4: 1724a 2990217i bk5: 1772a 2990732i bk6: 1756a 2990215i bk7: 1728a 2990319i bk8: 1560a 2992257i bk9: 1656a 2991382i bk10: 1760a 2990208i bk11: 1684a 2990251i bk12: 1876a 2989202i bk13: 1852a 2988119i bk14: 1892a 2989032i bk15: 1824a 2987957i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.157856
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3010202 n_nop=2966521 n_act=4836 n_pre=4820 n_req=9887 n_rd=27816 n_write=6209 bw_util=0.02261
n_activity=189178 dram_eff=0.3597
bk0: 1772a 2989556i bk1: 1808a 2988754i bk2: 1616a 2993193i bk3: 1736a 2991524i bk4: 1692a 2990473i bk5: 1640a 2990632i bk6: 1728a 2991448i bk7: 1784a 2989689i bk8: 1668a 2991499i bk9: 1748a 2992066i bk10: 1728a 2991346i bk11: 1568a 2994083i bk12: 1748a 2989915i bk13: 1868a 2988402i bk14: 1808a 2988367i bk15: 1904a 2987486i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.171317

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58450, Miss = 3479, Miss_rate = 0.060, Pending_hits = 763, Reservation_fails = 3
L2_cache_bank[1]: Access = 59051, Miss = 3593, Miss_rate = 0.061, Pending_hits = 756, Reservation_fails = 4
L2_cache_bank[2]: Access = 58449, Miss = 3449, Miss_rate = 0.059, Pending_hits = 748, Reservation_fails = 4
L2_cache_bank[3]: Access = 58602, Miss = 3490, Miss_rate = 0.060, Pending_hits = 757, Reservation_fails = 5
L2_cache_bank[4]: Access = 58273, Miss = 3458, Miss_rate = 0.059, Pending_hits = 748, Reservation_fails = 4
L2_cache_bank[5]: Access = 59175, Miss = 3588, Miss_rate = 0.061, Pending_hits = 759, Reservation_fails = 10
L2_cache_bank[6]: Access = 59423, Miss = 3614, Miss_rate = 0.061, Pending_hits = 782, Reservation_fails = 9
L2_cache_bank[7]: Access = 58618, Miss = 3467, Miss_rate = 0.059, Pending_hits = 743, Reservation_fails = 8
L2_cache_bank[8]: Access = 58906, Miss = 3518, Miss_rate = 0.060, Pending_hits = 771, Reservation_fails = 5
L2_cache_bank[9]: Access = 59092, Miss = 3468, Miss_rate = 0.059, Pending_hits = 743, Reservation_fails = 6
L2_cache_bank[10]: Access = 59066, Miss = 3512, Miss_rate = 0.059, Pending_hits = 749, Reservation_fails = 2
L2_cache_bank[11]: Access = 59215, Miss = 3502, Miss_rate = 0.059, Pending_hits = 776, Reservation_fails = 5
L2_cache_bank[12]: Access = 59078, Miss = 3618, Miss_rate = 0.061, Pending_hits = 777, Reservation_fails = 10
L2_cache_bank[13]: Access = 59542, Miss = 3630, Miss_rate = 0.061, Pending_hits = 766, Reservation_fails = 3
L2_cache_bank[14]: Access = 58810, Miss = 3538, Miss_rate = 0.060, Pending_hits = 727, Reservation_fails = 5
L2_cache_bank[15]: Access = 58698, Miss = 3557, Miss_rate = 0.061, Pending_hits = 741, Reservation_fails = 5
L2_cache_bank[16]: Access = 79893, Miss = 3552, Miss_rate = 0.044, Pending_hits = 919, Reservation_fails = 1
L2_cache_bank[17]: Access = 58355, Miss = 3487, Miss_rate = 0.060, Pending_hits = 755, Reservation_fails = 6
L2_cache_bank[18]: Access = 58348, Miss = 3488, Miss_rate = 0.060, Pending_hits = 740, Reservation_fails = 4
L2_cache_bank[19]: Access = 58074, Miss = 3463, Miss_rate = 0.060, Pending_hits = 739, Reservation_fails = 7
L2_cache_bank[20]: Access = 58145, Miss = 3440, Miss_rate = 0.059, Pending_hits = 736, Reservation_fails = 4
L2_cache_bank[21]: Access = 58642, Miss = 3514, Miss_rate = 0.060, Pending_hits = 751, Reservation_fails = 5
L2_total_cache_accesses = 1313905
L2_total_cache_misses = 77425
L2_total_cache_miss_rate = 0.0589
L2_total_cache_pending_hits = 16746
L2_total_cache_reservation_fails = 115
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 808431
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14444
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58621
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 411252
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2164
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18797
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 113
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 881496
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 432213
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.044
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2540166
icnt_total_pkts_simt_to_mem=1746165
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 81.5677
	minimum = 6
	maximum = 843
Network latency average = 43.9592
	minimum = 6
	maximum = 594
Slowest packet = 2549180
Flit latency average = 52.651
	minimum = 6
	maximum = 593
Slowest flit = 4170003
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0534891
	minimum = 0.0445143 (at node 2)
	maximum = 0.315953 (at node 44)
Accepted packet rate average = 0.0534891
	minimum = 0.0445143 (at node 2)
	maximum = 0.315953 (at node 44)
Injected flit rate average = 0.0802337
	minimum = 0.0603561 (at node 45)
	maximum = 0.328096 (at node 44)
Accepted flit rate average= 0.0802337
	minimum = 0.0534171 (at node 2)
	maximum = 0.619763 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.2612 (14 samples)
	minimum = 6 (14 samples)
	maximum = 339.143 (14 samples)
Network latency average = 18.0298 (14 samples)
	minimum = 6 (14 samples)
	maximum = 262.929 (14 samples)
Flit latency average = 19.0109 (14 samples)
	minimum = 6 (14 samples)
	maximum = 262.071 (14 samples)
Fragmentation average = 0.00474324 (14 samples)
	minimum = 0 (14 samples)
	maximum = 47.4286 (14 samples)
Injected packet rate average = 0.0417097 (14 samples)
	minimum = 0.0339665 (14 samples)
	maximum = 0.111169 (14 samples)
Accepted packet rate average = 0.0417097 (14 samples)
	minimum = 0.0339665 (14 samples)
	maximum = 0.111169 (14 samples)
Injected flit rate average = 0.06479 (14 samples)
	minimum = 0.0438358 (14 samples)
	maximum = 0.14675 (14 samples)
Accepted flit rate average = 0.06479 (14 samples)
	minimum = 0.0515246 (14 samples)
	maximum = 0.201406 (14 samples)
Injected packet size average = 1.55336 (14 samples)
Accepted packet size average = 1.55336 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 27 min, 58 sec (1678 sec)
gpgpu_simulation_rate = 42989 (inst/sec)
gpgpu_simulation_rate = 2839 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 304258
gpu_sim_insn = 17757560
gpu_ipc =      58.3635
gpu_tot_sim_cycle = 5295688
gpu_tot_sim_insn = 89894702
gpu_tot_ipc =      16.9751
gpu_tot_issued_cta = 7665
max_total_param_size = 0
gpu_stall_dramfull = 2321520
gpu_stall_icnt2sh    = 7525169
partiton_reqs_in_parallel = 4909117
partiton_reqs_in_parallel_total    = 35128141
partiton_level_parallism =      16.1347
partiton_level_parallism_total  =       7.5604
partiton_reqs_in_parallel_util = 4909117
partiton_reqs_in_parallel_util_total    = 35128141
gpu_sim_cycle_parition_util = 303830
gpu_tot_sim_cycle_parition_util    = 1621027
partiton_level_parallism_util =      16.1574
partiton_level_parallism_util_total  =      20.8001
partiton_replys_in_parallel = 1970440
partiton_replys_in_parallel_total    = 1313905
L2_BW  =     613.8415 GB/Sec
L2_BW_total  =      58.7843 GB/Sec
gpu_total_sim_rate=29082

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3624972
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 744016
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 742224
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3619476
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 744016
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3624972
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
4465, 4991, 5592, 4849, 4827, 4665, 4521, 4812, 4277, 4520, 5049, 5244, 5307, 4813, 5596, 4549, 4667, 4092, 4443, 4118, 4987, 4469, 4457, 5021, 4767, 4295, 5172, 5004, 4847, 4829, 4976, 4842, 4204, 3983, 4806, 4391, 4524, 4357, 4432, 4568, 4294, 4219, 4401, 4127, 4370, 4650, 4597, 4363, 4213, 4045, 3833, 4315, 4276, 4894, 3516, 3704, 4340, 3545, 3317, 3398, 3715, 4256, 4239, 4401, 
gpgpu_n_tot_thrd_icount = 220107936
gpgpu_n_tot_w_icount = 6878373
gpgpu_n_stall_shd_mem = 11112081
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2246519
gpgpu_n_mem_write_global = 1037630
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7327570
gpgpu_n_store_insn = 1611429
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 23808512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11070702
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 36493
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16605763	W0_Idle:55234571	W0_Scoreboard:27771764	W1:1436475	W2:730017	W3:514168	W4:369114	W5:266777	W6:185257	W7:134898	W8:110132	W9:99973	W10:108427	W11:112779	W12:118319	W13:110590	W14:87958	W15:63275	W16:42390	W17:26514	W18:13906	W19:6135	W20:2140	W21:755	W22:440	W23:138	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2337796
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17972152 {8:2246519,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41513712 {40:1037516,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 136691096 {40:1683569,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8301040 {8:1037630,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1445 
maxdqlatency = 0 
maxmflatency = 149450 
averagemflatency = 361 
max_icnt2mem_latency = 149197 
max_icnt2sh_latency = 5295318 
mrq_lat_table:153346 	3614 	3450 	25830 	17294 	4246 	3222 	4922 	5406 	2347 	56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2463065 	764011 	16296 	11014 	6315 	5694 	9221 	4400 	3971 	157 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	309597 	97478 	1248000 	751905 	369948 	438487 	28633 	5971 	6105 	5195 	5631 	9026 	4261 	3912 	157 	33 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	470278 	603202 	1095041 	76867 	1158 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2040 	123665 	911807 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1197 	578 	77 	43 	20 	4 	24 	14 	15 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        40        16        16        16        16        16        16        30        30        33        42        44        46        21        22 
dram[1]:        43        25        16        16        16        16        17        16        30        30        31        42        43        45        41        30 
dram[2]:        42        29        16        19        16        16        16        16        30        30        31        42        46        41        43        45 
dram[3]:        47        25        16        23        17        16        16        16        31        27        32        42        34        24        46        45 
dram[4]:        43        31        16        16        16        16        16        16        30        30        45        37        44        46        45        35 
dram[5]:        34        44        18        16        16        17        16        16        30        29        45        30        45        44        30        45 
dram[6]:        35        41        16        16        16        16        17        16        27        30        27        26        28        43        46        44 
dram[7]:        32        41        19        16        17        16        16        16        30        30        41        28        20        42        41        43 
dram[8]:        41        44        16        16        15        15        17        16        30        28        40        44        91        43        44        38 
dram[9]:        27        41        16        16        15        16        16        16        34        30        35        47        19        46        22        44 
dram[10]:        41        26        16        16        17        16        16        16        33        33        42        42        36        40        44        27 
maximum service time to same row:
dram[0]:    241602    208890    206731    213500    202783    195104    179362    239829    258568    264232    172828    203131    223473    212838    221996    203855 
dram[1]:    275843    203571    202559    218282    206138    246745    176283    204478    161469    324644    346879    241454    319440    293017    245492    206542 
dram[2]:    207677    158309    177406    173897    241603    235128    206239    210365    245108    170727    168197    260073    241464    303567    367802    282032 
dram[3]:    204374    174814    197131    191963    163771    218721    242230    186360    170382    178198    302813    238866    200829    200823    289035    225696 
dram[4]:    244482    205596    217728    219427    171836    277890    169815    174899    210498    163278    160795    218534    214341    234177    260522    286607 
dram[5]:    173441    174713    167239    206599    235381    286637    252915    243942    236454    169056    237218    184832    237682    209616    245704    212834 
dram[6]:    186904    225231    202997    171835    169111    214551    202522    244125    239674    256820    235299    201069    223083    237655    286128    269653 
dram[7]:    244260    197488    201907    236424    213254    204020    223340    185847    220911    204072    239552    239470    293878    372110    266914    211774 
dram[8]:    187934    201179    206337    219568    243244    220494    161651    252139    219683    285208    233416    175771    220918    274662    272862    236632 
dram[9]:    220906    185090    225491    174838    200652    290675    217587    219628    163973    226400    241435    215879    173550    206514    253161    284140 
dram[10]:    227736    214598    178949    226119    233197    158981    204557    205858    163957    188674    162064    214463    239728    283994    187019    310801 
average row accesses per activate:
dram[0]:  1.691489  1.727149  1.680820  1.716279  1.739917  1.776000  1.772727  1.726158  1.881329  1.824484  1.730000  1.784753  1.756587  1.792683  1.690107  1.733796 
dram[1]:  1.686398  1.737197  1.645926  1.679710  1.796736  1.754690  1.699856  1.708160  1.880303  1.782303  1.856688  1.820628  1.785244  1.730673  1.732099  1.731144 
dram[2]:  1.704897  1.736552  1.632801  1.725519  1.697931  1.774510  1.758065  1.787661  1.870570  1.849231  1.813291  1.844961  1.750000  1.786408  1.775641  1.772152 
dram[3]:  1.736413  1.710927  1.724387  1.688478  1.769559  1.754533  1.797583  1.743185  1.830986  1.785294  1.792023  1.843077  1.719761  1.716400  1.774522  1.767901 
dram[4]:  1.710390  1.687831  1.700000  1.669034  1.797737  1.795356  1.753323  1.792806  1.885449  1.868254  1.761414  1.805766  1.760098  1.744975  1.744627  1.778616 
dram[5]:  1.691079  1.659211  1.676162  1.729358  1.760000  1.853435  1.750359  1.765130  1.860606  1.808050  1.781977  1.801153  1.731985  1.783208  1.781013  1.752066 
dram[6]:  1.689480  1.643750  1.701262  1.707174  1.673324  1.742025  1.719676  1.770972  1.906154  1.825444  1.787749  1.828148  1.716604  1.773171  1.762972  1.768564 
dram[7]:  1.710102  1.680052  1.655602  1.674419  1.766382  1.821162  1.705007  1.758427  1.832061  1.795918  1.766571  1.883281  1.721823  1.786683  1.776428  1.754161 
dram[8]:  1.732527  1.734525  1.605053  1.690058  1.788012  1.738028  1.784483  1.724832  1.863077  1.795385  1.848083  1.832326  2.023602  1.783270  1.733412  1.753769 
dram[9]:  1.742113  1.724462  1.674891  1.675119  1.745377  1.797965  1.846154  1.741109  1.843800  1.836167  1.744838  1.836093  1.774153  1.772277  1.768850  1.734146 
dram[10]:  1.773121  1.650633  1.717629  1.772093  1.761636  1.758929  1.756063  1.759441  1.825633  1.828484  1.863636  1.862682  1.788732  1.741505  1.766667  1.733656 
average row locality = 223733/127118 = 1.760042
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       905       898       853       850       891       943       898       904       847       872       852       849       974       999       962      1007 
dram[1]:       937       928       842       862       881       881       861       889       879       873       834       864       930       955       966       973 
dram[2]:       935       895       848       872       890       907       880       909       850       860       836       861       938      1001       955       968 
dram[3]:       927       893       890       873       907       897       874       879       891       851       890       858       983       963       953       974 
dram[4]:       937       904       862       881       903       897       862       888       846       834       856       852       979       949       962       978 
dram[5]:       914       906       850       856       890       876       889       892       870       827       858       873       951       981       967      1006 
dram[6]:       951       953       889       872       859       888       924       947       868       868       886       880       952       988       993       980 
dram[7]:       859       921       890       858       901       901       897       897       856       869       863       852       983       982       998       948 
dram[8]:       915       917       888       872       893       880       884       921       870       841       881       844       986       970      1000       958 
dram[9]:       912       917       848       804       888       902       914       889       815       843       856       808       969       973       980       970 
dram[10]:       896       926       841       869       898       868       905       911       850       862       853       821       951       979       947       976 
total reads: 158897
bank skew: 1007/804 = 1.25
chip skew: 14698/14288 = 1.03
number of total write accesses:
dram[0]:       367       368       295       257       360       389       350       363       342       365       359       345       426       471       456       491 
dram[1]:       402       361       269       297       330       335       317       346       362       396       332       354       425       433       437       450 
dram[2]:       388       364       277       291       341       360       319       337       364       342       310       329       427       471       430       432 
dram[3]:       351       344       305       314       337       361       316       336       409       363       368       340       453       429       440       458 
dram[4]:       380       372       294       294       368       340       325       358       372       343       340       338       459       440       418       436 
dram[5]:       356       355       268       275       342       338       331       333       358       341       368       377       419       442       440       478 
dram[6]:       382       362       324       294       314       368       352       383       371       366       369       354       423       466       502       449 
dram[7]:       309       376       307       294       339       321       363       355       344       363       363       342       453       467       464       422 
dram[8]:       374       344       319       284       330       354       358       364       341       326       372       369       643       437       463       438 
dram[9]:       358       366       306       253       339       335       358       335       330       345       327       301       445       459       451       452 
dram[10]:       331       378       260       274       351       314       326       347       375       332       336       332       446       456       431       456 
total reads: 64836
bank skew: 643/253 = 2.54
chip skew: 6116/5745 = 1.06
average mf latency per bank:
dram[0]:       5098      5261      5447      5656      5221      5143      5793      5660      5734      5852      6276      6584      4446      4242      3902      3980
dram[1]:       4859      5182      5715      5677      5713      5705      6113      5449      5768      5354      6691      6260      4508      4377      4096      4126
dram[2]:       5038      5245      5668      5543      5566      5569      6080      5806      5380      5749      6537      6137      4404      4303      4388      4323
dram[3]:       5355      5331      5573      5225      5722      5347      5955      5861      5250      6040      6163      6304      4394      4432      4388      4285
dram[4]:       5046      5079      5660      5468      5413      5484      5940      5649      5870      6239      6426      6674      4171      4491      4587      4095
dram[5]:       5091      5391      5777      5714      5745      5525      5817      5807      5885      5962      6408      6311      4370      4564      4291      4058
dram[6]:       4871      5121      5392      5614      5982      5532      5776      5555      5623      5659      6096      6378      4331      4171      4140      4151
dram[7]:       5406      5117      5420      5752      5726      5734      5574      5652      5898      5679      6397      6691      4249      4263      4355      4514
dram[8]:       5064      5215      5311      5608      5687      5858      5711      5509      5872      6237      6243      6151      6577      4349      4281      4149
dram[9]:       5114      5149      5417      5877      5367      5363      5264      5693      6126      6032      6304      6629      4126      4252      4199      4100
dram[10]:       5143      5048      5608      5400      5504      5849      5575      5584      5908      6119      6664      6530      4313      4162      3955      3896
maximum mf latency per bank:
dram[0]:      55382    147991     61614     58226    126246    104666    105048     59588     56192    110091    105092    148034     61636    148027     52132    109938
dram[1]:      51828     51805     97268    104859    148201    105215    126129     60426    148089     72276     55799     55842    109972    105005     52139     61546
dram[2]:      61692     55354     86437     86475     59411    126178    147983    104770     49988    110114     56051     58328     61633    109902    149450    149368
dram[3]:     147739     55372    105186     55451    148070    105141    110155     62942     56180    148094     58274     61632    109972    105098    109884    149319
dram[4]:      55397     55493     86320    105141     58445    126043    126142     62987    110118    147973    148019    109947     54887    105134    109999     55187
dram[5]:      55544    104841    104865    126117    126171     58419    105069     62944     56166     56064    101680    105235     53456    109956    149408    147986
dram[6]:      55651     55747    104801     86400    104788    125949    147950    126141     49982    110085     61652    147830     61660     54086    149442     55154
dram[7]:      55748    104963    104851    105149    126107    105099    126109     63006    105114    110078     55842    110106    109930    109923    149447    105872
dram[8]:      52319     55170     86463    104815    147933    126208    148075     57366     77818     56093    110030     54018     52826    110044    149386     55251
dram[9]:      86527    147778     86504    105088     85537    104768     52541    104722    148103    110143     55724     77762     61560    148031    149450    104924
dram[10]:      55159     61555    104799    105096    126142    147897     59545    104731    148051    126148    148127     77706    105116     52508     55309     55350
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3575163 n_nop=3479436 n_act=11720 n_pre=11704 n_req=20508 n_rd=58016 n_write=14287 bw_util=0.04045
n_activity=414419 dram_eff=0.3489
bk0: 3620a 3533450i bk1: 3592a 3532496i bk2: 3412a 3534235i bk3: 3400a 3536785i bk4: 3564a 3531558i bk5: 3772a 3529996i bk6: 3592a 3532014i bk7: 3616a 3531922i bk8: 3388a 3536419i bk9: 3488a 3533773i bk10: 3408a 3534518i bk11: 3396a 3535470i bk12: 3896a 3528592i bk13: 3996a 3527599i bk14: 3848a 3527253i bk15: 4028a 3526166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.264452
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3575163 n_nop=3480742 n_act=11546 n_pre=11530 n_req=20201 n_rd=57420 n_write=13925 bw_util=0.03991
n_activity=411155 dram_eff=0.347
bk0: 3748a 3530919i bk1: 3712a 3533916i bk2: 3368a 3537625i bk3: 3448a 3534509i bk4: 3524a 3533675i bk5: 3524a 3532766i bk6: 3444a 3533867i bk7: 3556a 3532582i bk8: 3516a 3534606i bk9: 3492a 3533691i bk10: 3336a 3539042i bk11: 3456a 3535503i bk12: 3720a 3530363i bk13: 3820a 3529689i bk14: 3864a 3529160i bk15: 3892a 3528054i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.26628
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3575163 n_nop=3481020 n_act=11432 n_pre=11416 n_req=20187 n_rd=57620 n_write=13675 bw_util=0.03988
n_activity=410141 dram_eff=0.3477
bk0: 3740a 3531822i bk1: 3580a 3533617i bk2: 3392a 3537458i bk3: 3488a 3534666i bk4: 3560a 3531693i bk5: 3628a 3531241i bk6: 3520a 3534699i bk7: 3636a 3534192i bk8: 3400a 3534700i bk9: 3440a 3534545i bk10: 3344a 3537471i bk11: 3444a 3538073i bk12: 3752a 3529463i bk13: 4004a 3528496i bk14: 3820a 3530707i bk15: 3872a 3529032i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.254683
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3575163 n_nop=3479903 n_act=11617 n_pre=11601 n_req=20427 n_rd=58012 n_write=14030 bw_util=0.0403
n_activity=412228 dram_eff=0.3495
bk0: 3708a 3533283i bk1: 3572a 3532869i bk2: 3560a 3534560i bk3: 3492a 3534538i bk4: 3628a 3533190i bk5: 3588a 3533836i bk6: 3496a 3535816i bk7: 3516a 3532427i bk8: 3564a 3532711i bk9: 3404a 3535721i bk10: 3560a 3534920i bk11: 3432a 3535140i bk12: 3932a 3527801i bk13: 3852a 3528479i bk14: 3812a 3529670i bk15: 3896a 3528597i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.253814
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3575163 n_nop=3480672 n_act=11491 n_pre=11475 n_req=20267 n_rd=57560 n_write=13965 bw_util=0.04001
n_activity=409123 dram_eff=0.3497
bk0: 3748a 3532375i bk1: 3616a 3532413i bk2: 3448a 3535899i bk3: 3524a 3533578i bk4: 3612a 3532634i bk5: 3588a 3532634i bk6: 3448a 3533497i bk7: 3552a 3530824i bk8: 3384a 3534985i bk9: 3336a 3537393i bk10: 3424a 3535265i bk11: 3408a 3535406i bk12: 3916a 3527795i bk13: 3796a 3528467i bk14: 3848a 3529772i bk15: 3912a 3528568i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.275429
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3575163 n_nop=3480755 n_act=11492 n_pre=11476 n_req=20227 n_rd=57624 n_write=13816 bw_util=0.03996
n_activity=413949 dram_eff=0.3452
bk0: 3656a 3532887i bk1: 3624a 3532799i bk2: 3400a 3538192i bk3: 3424a 3538435i bk4: 3560a 3532776i bk5: 3504a 3534017i bk6: 3556a 3533207i bk7: 3568a 3532501i bk8: 3480a 3535962i bk9: 3308a 3538464i bk10: 3432a 3536772i bk11: 3492a 3533580i bk12: 3804a 3531383i bk13: 3924a 3528813i bk14: 3868a 3529890i bk15: 4024a 3526863i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.260834
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3575163 n_nop=3478153 n_act=11880 n_pre=11864 n_req=20777 n_rd=58792 n_write=14474 bw_util=0.04099
n_activity=419483 dram_eff=0.3493
bk0: 3804a 3532284i bk1: 3812a 3531424i bk2: 3556a 3533828i bk3: 3488a 3534672i bk4: 3436a 3533087i bk5: 3552a 3530848i bk6: 3696a 3530721i bk7: 3788a 3529605i bk8: 3472a 3534203i bk9: 3472a 3533293i bk10: 3544a 3532953i bk11: 3520a 3533294i bk12: 3808a 3528899i bk13: 3952a 3527165i bk14: 3972a 3527470i bk15: 3920a 3527619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.264865
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3575163 n_nop=3480048 n_act=11608 n_pre=11592 n_req=20357 n_rd=57900 n_write=14015 bw_util=0.04023
n_activity=413459 dram_eff=0.3479
bk0: 3436a 3537823i bk1: 3684a 3531492i bk2: 3560a 3534724i bk3: 3432a 3536191i bk4: 3604a 3533823i bk5: 3604a 3534378i bk6: 3588a 3531834i bk7: 3588a 3531784i bk8: 3424a 3535573i bk9: 3476a 3534463i bk10: 3452a 3535841i bk11: 3408a 3536288i bk12: 3932a 3527285i bk13: 3928a 3528823i bk14: 3992a 3527903i bk15: 3792a 3530216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.252912
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3575163 n_nop=3479531 n_act=11616 n_pre=11600 n_req=20636 n_rd=58080 n_write=14336 bw_util=0.04051
n_activity=417558 dram_eff=0.3469
bk0: 3660a 3534508i bk1: 3668a 3532963i bk2: 3552a 3533779i bk3: 3488a 3535225i bk4: 3572a 3532837i bk5: 3520a 3531611i bk6: 3536a 3532407i bk7: 3684a 3530392i bk8: 3480a 3533968i bk9: 3364a 3536519i bk10: 3524a 3535032i bk11: 3376a 3534916i bk12: 3944a 3528331i bk13: 3880a 3529396i bk14: 4000a 3528697i bk15: 3832a 3530300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.260138
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3575163 n_nop=3481624 n_act=11360 n_pre=11344 n_req=20048 n_rd=57152 n_write=13683 bw_util=0.03963
n_activity=405345 dram_eff=0.3495
bk0: 3648a 3534009i bk1: 3668a 3532331i bk2: 3392a 3537016i bk3: 3216a 3537701i bk4: 3552a 3532118i bk5: 3608a 3532904i bk6: 3656a 3531402i bk7: 3556a 3531935i bk8: 3260a 3536289i bk9: 3372a 3534008i bk10: 3424a 3535139i bk11: 3232a 3538321i bk12: 3876a 3529418i bk13: 3892a 3529052i bk14: 3920a 3527955i bk15: 3880a 3527278i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.270564
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3575163 n_nop=3481399 n_act=11357 n_pre=11341 n_req=20098 n_rd=57412 n_write=13654 bw_util=0.03976
n_activity=409990 dram_eff=0.3467
bk0: 3584a 3531747i bk1: 3704a 3531565i bk2: 3364a 3538119i bk3: 3476a 3534641i bk4: 3592a 3530446i bk5: 3472a 3532935i bk6: 3620a 3532776i bk7: 3644a 3530902i bk8: 3400a 3534508i bk9: 3448a 3534750i bk10: 3412a 3535395i bk11: 3284a 3537148i bk12: 3804a 3529033i bk13: 3916a 3527808i bk14: 3788a 3528815i bk15: 3904a 3527873i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.282614

========= L2 cache stats =========
L2_cache_bank[0]: Access = 147498, Miss = 7182, Miss_rate = 0.049, Pending_hits = 874, Reservation_fails = 4
L2_cache_bank[1]: Access = 148856, Miss = 7322, Miss_rate = 0.049, Pending_hits = 885, Reservation_fails = 5
L2_cache_bank[2]: Access = 147823, Miss = 7130, Miss_rate = 0.048, Pending_hits = 878, Reservation_fails = 9
L2_cache_bank[3]: Access = 148284, Miss = 7225, Miss_rate = 0.049, Pending_hits = 886, Reservation_fails = 8
L2_cache_bank[4]: Access = 147672, Miss = 7132, Miss_rate = 0.048, Pending_hits = 874, Reservation_fails = 7
L2_cache_bank[5]: Access = 148430, Miss = 7273, Miss_rate = 0.049, Pending_hits = 878, Reservation_fails = 11
L2_cache_bank[6]: Access = 149351, Miss = 7315, Miss_rate = 0.049, Pending_hits = 921, Reservation_fails = 12
L2_cache_bank[7]: Access = 148038, Miss = 7188, Miss_rate = 0.049, Pending_hits = 878, Reservation_fails = 11
L2_cache_bank[8]: Access = 148602, Miss = 7207, Miss_rate = 0.048, Pending_hits = 885, Reservation_fails = 9
L2_cache_bank[9]: Access = 148850, Miss = 7183, Miss_rate = 0.048, Pending_hits = 856, Reservation_fails = 9
L2_cache_bank[10]: Access = 148576, Miss = 7189, Miss_rate = 0.048, Pending_hits = 879, Reservation_fails = 5
L2_cache_bank[11]: Access = 148852, Miss = 7217, Miss_rate = 0.048, Pending_hits = 917, Reservation_fails = 6
L2_cache_bank[12]: Access = 148563, Miss = 7322, Miss_rate = 0.049, Pending_hits = 915, Reservation_fails = 12
L2_cache_bank[13]: Access = 149723, Miss = 7376, Miss_rate = 0.049, Pending_hits = 910, Reservation_fails = 8
L2_cache_bank[14]: Access = 148753, Miss = 7247, Miss_rate = 0.049, Pending_hits = 849, Reservation_fails = 9
L2_cache_bank[15]: Access = 148540, Miss = 7228, Miss_rate = 0.049, Pending_hits = 853, Reservation_fails = 9
L2_cache_bank[16]: Access = 169949, Miss = 7317, Miss_rate = 0.043, Pending_hits = 1051, Reservation_fails = 3
L2_cache_bank[17]: Access = 148545, Miss = 7203, Miss_rate = 0.048, Pending_hits = 896, Reservation_fails = 8
L2_cache_bank[18]: Access = 147151, Miss = 7182, Miss_rate = 0.049, Pending_hits = 859, Reservation_fails = 6
L2_cache_bank[19]: Access = 147135, Miss = 7106, Miss_rate = 0.048, Pending_hits = 855, Reservation_fails = 12
L2_cache_bank[20]: Access = 147085, Miss = 7141, Miss_rate = 0.049, Pending_hits = 856, Reservation_fails = 8
L2_cache_bank[21]: Access = 148069, Miss = 7212, Miss_rate = 0.049, Pending_hits = 868, Reservation_fails = 7
L2_total_cache_accesses = 3284345
L2_total_cache_misses = 158897
L2_total_cache_miss_rate = 0.0484
L2_total_cache_pending_hits = 19523
L2_total_cache_reservation_fails = 178
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2103411
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16960
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 126148
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1002463
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2425
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32742
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 173
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2246519
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1037630
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.106
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=6995040
icnt_total_pkts_simt_to_mem=4322241
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 72.7819
	minimum = 6
	maximum = 1220
Network latency average = 39.6507
	minimum = 6
	maximum = 1072
Slowest packet = 2637378
Flit latency average = 31.9225
	minimum = 6
	maximum = 1072
Slowest flit = 4300376
Fragmentation average = 0.0814016
	minimum = 0
	maximum = 896
Injected packet rate average = 0.129525
	minimum = 0.112364 (at node 3)
	maximum = 0.148214 (at node 45)
Accepted packet rate average = 0.129525
	minimum = 0.112364 (at node 3)
	maximum = 0.148214 (at node 45)
Injected flit rate average = 0.231086
	minimum = 0.14696 (at node 3)
	maximum = 0.33639 (at node 45)
Accepted flit rate average= 0.231086
	minimum = 0.190408 (at node 46)
	maximum = 0.273376 (at node 19)
Injected packet length average = 1.78411
Accepted packet length average = 1.78411
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.2292 (15 samples)
	minimum = 6 (15 samples)
	maximum = 397.867 (15 samples)
Network latency average = 19.4712 (15 samples)
	minimum = 6 (15 samples)
	maximum = 316.867 (15 samples)
Flit latency average = 19.8717 (15 samples)
	minimum = 6 (15 samples)
	maximum = 316.067 (15 samples)
Fragmentation average = 0.0098538 (15 samples)
	minimum = 0 (15 samples)
	maximum = 104 (15 samples)
Injected packet rate average = 0.047564 (15 samples)
	minimum = 0.039193 (15 samples)
	maximum = 0.113638 (15 samples)
Accepted packet rate average = 0.047564 (15 samples)
	minimum = 0.039193 (15 samples)
	maximum = 0.113638 (15 samples)
Injected flit rate average = 0.0758764 (15 samples)
	minimum = 0.0507107 (15 samples)
	maximum = 0.159393 (15 samples)
Accepted flit rate average = 0.0758764 (15 samples)
	minimum = 0.0607835 (15 samples)
	maximum = 0.206204 (15 samples)
Injected packet size average = 1.59525 (15 samples)
Accepted packet size average = 1.59525 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 51 min, 31 sec (3091 sec)
gpgpu_simulation_rate = 29082 (inst/sec)
gpgpu_simulation_rate = 1713 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 15118
gpu_sim_insn = 5617924
gpu_ipc =     371.6050
gpu_tot_sim_cycle = 5532956
gpu_tot_sim_insn = 95512626
gpu_tot_ipc =      17.2625
gpu_tot_issued_cta = 8176
max_total_param_size = 0
gpu_stall_dramfull = 2321656
gpu_stall_icnt2sh    = 7525353
partiton_reqs_in_parallel = 332460
partiton_reqs_in_parallel_total    = 40037258
partiton_level_parallism =      21.9910
partiton_level_parallism_total  =       7.2962
partiton_reqs_in_parallel_util = 332460
partiton_reqs_in_parallel_util_total    = 40037258
gpu_sim_cycle_parition_util = 15118
gpu_tot_sim_cycle_parition_util    = 1924857
partiton_level_parallism_util =      21.9910
partiton_level_parallism_util_total  =      20.8094
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 3284345
L2_BW  =     256.1450 GB/Sec
L2_BW_total  =      56.9634 GB/Sec
gpu_total_sim_rate=30292

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3747572
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 784896
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 783104
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3742076
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 784896
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3747572
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
4645, 5171, 5772, 5029, 5007, 4845, 4701, 4992, 4457, 4700, 5229, 5424, 5487, 4993, 5776, 4729, 4847, 4272, 4623, 4298, 5167, 4649, 4637, 5201, 4947, 4475, 5352, 5184, 5027, 5009, 5156, 5022, 4348, 4127, 4950, 4535, 4668, 4501, 4576, 4712, 4438, 4363, 4545, 4271, 4514, 4794, 4741, 4507, 4357, 4189, 3977, 4459, 4420, 5038, 3660, 3848, 4484, 3689, 3461, 3542, 3859, 4400, 4383, 4545, 
gpgpu_n_tot_thrd_icount = 227692544
gpgpu_n_tot_w_icount = 7115392
gpgpu_n_stall_shd_mem = 11416820
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2254690
gpgpu_n_mem_write_global = 1070314
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7589014
gpgpu_n_store_insn = 2079877
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25116672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11375182
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 36752
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:17118746	W0_Idle:55310158	W0_Scoreboard:27831604	W1:1436475	W2:730028	W3:514168	W4:369131	W5:266799	W6:185411	W7:135371	W8:111067	W9:102151	W10:112541	W11:119214	W12:127130	W13:122041	W14:100322	W15:76024	W16:52763	W17:34467	W18:19230	W19:9512	W20:4131	W21:1514	W22:671	W23:237	W24:44	W25:22	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2484928
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18037520 {8:2254690,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 42821072 {40:1070200,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 137017936 {40:1691740,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8562512 {8:1070314,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1445 
maxdqlatency = 0 
maxmflatency = 149450 
averagemflatency = 360 
max_icnt2mem_latency = 149197 
max_icnt2sh_latency = 5532955 
mrq_lat_table:156811 	3664 	3697 	26635 	17574 	4380 	3422 	5114 	5414 	2347 	56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2497229 	770628 	16348 	11036 	6315 	5694 	9221 	4400 	3971 	157 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	313346 	98988 	1249552 	759852 	391819 	442456 	28846 	6009 	6111 	5195 	5631 	9026 	4261 	3912 	157 	33 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	477599 	604042 	1095051 	76867 	1158 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2040 	123665 	944491 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1227 	579 	77 	43 	20 	4 	24 	14 	15 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        40        16        20        16        16        16        16        31        31        44        42        46        46        21        22 
dram[1]:        43        44        23        16        16        16        17        16        31        30        31        42        43        45        41        30 
dram[2]:        42        29        16        19        16        16        16        16        30        30        41        42        46        41        43        45 
dram[3]:        47        25        24        29        17        16        16        16        31        27        32        42        34        24        46        45 
dram[4]:        43        31        16        16        16        16        16        16        30        30        45        37        44        46        45        35 
dram[5]:        34        44        18        16        16        17        16        16        30        32        45        30        45        44        30        45 
dram[6]:        39        41        16        16        16        16        17        16        30        30        44        26        28        43        46        44 
dram[7]:        32        41        25        16        17        16        16        16        31        32        41        28        20        42        41        43 
dram[8]:        41        44        16        16        15        15        17        16        30        28        40        46        91        43        44        38 
dram[9]:        27        41        24        22        15        16        16        16        34        30        35        47        19        46        22        44 
dram[10]:        41        26        16        16        17        16        16        16        34        33        47        42        36        40        44        27 
maximum service time to same row:
dram[0]:    241602    208890    206731    213500    202783    195104    179362    239829    258568    264232    172828    203131    223473    212838    221996    203855 
dram[1]:    275843    203571    202559    218282    206138    246745    176283    204478    161469    324644    346879    241454    319440    293017    245492    206542 
dram[2]:    207677    158309    177406    173897    241603    235128    206239    210365    245108    170727    168197    260073    241464    303567    367802    282032 
dram[3]:    204374    174814    197131    191963    163771    218721    242230    186360    170382    178198    302813    238866    200829    200823    289035    225696 
dram[4]:    244482    205596    217728    219427    171836    277890    169815    174899    210498    163278    160795    218534    214341    234177    260522    286607 
dram[5]:    173441    174713    167239    206599    235381    286637    252915    243942    236454    169056    237218    184832    237682    209616    245704    212834 
dram[6]:    186904    225231    202997    171835    169111    214551    202522    244125    239674    256820    235299    201069    223083    237655    286128    269653 
dram[7]:    244260    197488    201907    236424    213254    204020    223340    185847    220911    204072    239552    239470    293878    372110    266914    211774 
dram[8]:    187934    201179    206337    219568    243244    220494    161651    252139    219683    285208    233416    175771    220918    274662    272862    236632 
dram[9]:    220906    185090    225491    174838    200652    290675    217587    219628    163973    226400    241435    215879    173550    206514    253161    284140 
dram[10]:    227736    214598    178949    226119    233197    158981    204557    205858    163957    188674    162064    214463    239728    283994    187019    310801 
average row accesses per activate:
dram[0]:  1.749004  1.783379  1.728070  1.743431  1.739917  1.776000  1.772727  1.725170  1.925868  1.868925  1.789174  1.846269  1.811014  1.842875  1.744048  1.781503 
dram[1]:  1.743396  1.793011  1.683900  1.718615  1.796736  1.754690  1.699856  1.708160  1.924357  1.821879  1.922099  1.886567  1.842105  1.784558  1.779828  1.779394 
dram[2]:  1.760618  1.795330  1.685507  1.762963  1.697931  1.774510  1.755848  1.786533  1.912442  1.892473  1.874016  1.911765  1.804097  1.837576  1.829705  1.823455 
dram[3]:  1.795393  1.773481  1.761494  1.729462  1.769559  1.754533  1.796380  1.741059  1.870605  1.826725  1.850640  1.910906  1.771531  1.770936  1.831218  1.819188 
dram[4]:  1.761290  1.746367  1.740469  1.712057  1.797737  1.794203  1.753323  1.790531  1.928903  1.908228  1.826471  1.865152  1.814181  1.795995  1.795970  1.832915 
dram[5]:  1.748670  1.706422  1.732036  1.760305  1.760000  1.853659  1.750359  1.765130  1.903177  1.853168  1.841800  1.859397  1.780303  1.833958  1.834387  1.798122 
dram[6]:  1.736444  1.695381  1.744056  1.742690  1.673324  1.740997  1.718708  1.769947  1.947853  1.865782  1.846591  1.892012  1.769327  1.825822  1.809187  1.813810 
dram[7]:  1.766082  1.732558  1.686897  1.696970  1.765292  1.819940  1.706360  1.759831  1.876524  1.839884  1.824460  1.943307  1.770060  1.837438  1.825243  1.806122 
dram[8]:  1.781794  1.792582  1.643329  1.721168  1.788321  1.738028  1.784483  1.723861  1.904908  1.838710  1.908689  1.897590  2.170792  1.832911  1.779882  1.799001 
dram[9]:  1.802740  1.778523  1.706052  1.717220  1.745377  1.799419  1.843705  1.741109  1.895498  1.884259  1.799708  1.912397  1.830827  1.826947  1.823457  1.786148 
dram[10]:  1.832853  1.696855  1.769470  1.794436  1.761636  1.757801  1.754986  1.759441  1.873512  1.876147  1.932812  1.927769  1.841432  1.795151  1.822023  1.784764 
average row locality = 229114/127373 = 1.798764
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       921       914       863       857       891       943       898       904       857       882       868       865       990      1015       978      1023 
dram[1]:       953       944       851       872       881       881       861       889       889       883       850       880       946       971       982       989 
dram[2]:       951       911       860       881       890       907       880       909       860       870       852       877       954      1017       971       984 
dram[3]:       943       909       900       883       907       897       874       879       901       861       906       874       999       979       969       990 
dram[4]:       953       920       872       891       903       897       862       888       856       844       872       868       995       965       978       994 
dram[5]:       930       922       862       864       890       876       889       892       880       837       874       889       967       997       983      1022 
dram[6]:       967       969       900       881       859       888       924       947       878       878       902       896       968      1004      1009       996 
dram[7]:       875       937       900       866       901       901       897       897       866       879       879       868       999       998      1014       964 
dram[8]:       931       933       900       881       893       880       884       921       880       851       897       860      1003       986      1016       974 
dram[9]:       928       933       857       813       888       902       914       889       826       854       872       824       985       989       996       986 
dram[10]:       912       942       852       875       898       868       905       911       861       873       869       837       967       995       963       992 
total reads: 160741
bank skew: 1023/813 = 1.26
chip skew: 14866/14456 = 1.03
number of total write accesses:
dram[0]:       396       395       319       271       360       389       350       364       364       387       388       372       457       498       487       518 
dram[1]:       433       390       289       319       330       335       317       346       383       416       359       384       454       462       465       479 
dram[2]:       417       396       303       309       341       360       321       338       385       362       338       358       455       499       458       462 
dram[3]:       382       375       326       338       337       361       317       338       429       383       395       370       482       459       474       489 
dram[4]:       412       402       315       316       368       341       325       360       392       362       370       363       489       470       448       465 
dram[5]:       385       380       295       289       342       340       331       333       378       362       395       407       443       472       468       510 
dram[6]:       410       389       347       311       314       369       353       384       392       387       398       383       451       495       527       475 
dram[7]:       333       404       323       310       340       322       364       356       365       385       389       366       479       494       490       452 
dram[8]:       400       372       344       298       332       354       358       365       362       346       399       400       751       462       488       467 
dram[9]:       388       392       327       274       339       336       360       335       353       367       359       333       476       489       481       484 
dram[10]:       360       407       284       286       351       315       327       347       398       354       368       364       473       486       460       484 
total reads: 68373
bank skew: 751/271 = 2.77
chip skew: 6498/6064 = 1.07
average mf latency per bank:
dram[0]:       4947      5111      5312      5573      5247      5167      5822      5685      5622      5743      6093      6396      4330      4148      3805      3894
dram[1]:       4717      5030      5593      5546      5740      5733      6144      5479      5666      5269      6495      6072      4392      4268      3999      4027
dram[2]:       4895      5077      5507      5439      5592      5594      6100      5830      5285      5649      6337      5954      4295      4205      4281      4214
dram[3]:       5189      5160      5454      5102      5749      5373      5980      5882      5168      5933      5999      6113      4288      4319      4265      4176
dram[4]:       4890      4925      5535      5346      5439      5506      5970      5670      5767      6130      6230      6493      4069      4375      4467      3996
dram[5]:       4939      5242      5606      5627      5771      5543      5847      5837      5784      5848      6230      6126      4274      4448      4188      3957
dram[6]:       4737      4981      5266      5514      6009      5554      5800      5579      5524      5559      5925      6195      4226      4074      4057      4061
dram[7]:       5254      4975      5326      5658      5749      5756      5602      5677      5792      5576      6229      6517      4158      4170      4263      4397
dram[8]:       4934      5066      5179      5524      5709      5888      5747      5537      5775      6129      6083      5969      7208      4259      4196      4050
dram[9]:       4961      5009      5303      5741      5395      5387      5286      5726      5994      5912      6101      6399      4023      4148      4096      3993
dram[10]:       4984      4902      5460      5339      5533      5873      5602      5614      5789      5995      6447      6312      4212      4061      3857      3806
maximum mf latency per bank:
dram[0]:      55382    147991     61614     58226    126246    104666    105048     59588     56192    110091    105092    148034     61636    148027     52132    109938
dram[1]:      51828     51805     97268    104859    148201    105215    126129     60426    148089     72276     55799     55842    109972    105005     52139     61546
dram[2]:      61692     55354     86437     86475     59411    126178    147983    104770     49988    110114     56051     58328     61633    109902    149450    149368
dram[3]:     147739     55372    105186     55451    148070    105141    110155     62942     56180    148094     58274     61632    109972    105098    109884    149319
dram[4]:      55397     55493     86320    105141     58445    126043    126142     62987    110118    147973    148019    109947     54887    105134    109999     55187
dram[5]:      55544    104841    104865    126117    126171     58419    105069     62944     56166     56064    101680    105235     53456    109956    149408    147986
dram[6]:      55651     55747    104801     86400    104788    125949    147950    126141     49982    110085     61652    147830     61660     54086    149442     55154
dram[7]:      55748    104963    104851    105149    126107    105099    126109     63006    105114    110078     55842    110106    109930    109923    149447    105872
dram[8]:      52319     55170     86463    104815    147933    126208    148075     57366     77818     56093    110030     54018     52826    110044    149386     55251
dram[9]:      86527    147778     86504    105088     85537    104768     52541    104722    148103    110143     55724     77762     61560    148031    149450    104924
dram[10]:      55159     61555    104799    105096    126142    147897     59545    104731    148051    126148    148127     77706    105116     52508     55309     55350
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3603234 n_nop=3506460 n_act=11737 n_pre=11721 n_req=20984 n_rd=58676 n_write=14640 bw_util=0.04069
n_activity=420065 dram_eff=0.3491
bk0: 3684a 3561002i bk1: 3656a 3560150i bk2: 3452a 3561933i bk3: 3428a 3564573i bk4: 3564a 3559625i bk5: 3772a 3558064i bk6: 3592a 3560084i bk7: 3616a 3559967i bk8: 3428a 3564018i bk9: 3528a 3561347i bk10: 3472a 3561953i bk11: 3460a 3563030i bk12: 3960a 3556219i bk13: 4060a 3555241i bk14: 3912a 3554836i bk15: 4092a 3553741i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.265267
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3603234 n_nop=3507754 n_act=11566 n_pre=11550 n_req=20683 n_rd=58088 n_write=14276 bw_util=0.04017
n_activity=416816 dram_eff=0.3472
bk0: 3812a 3558513i bk1: 3776a 3561396i bk2: 3404a 3565370i bk3: 3488a 3562220i bk4: 3524a 3561738i bk5: 3524a 3560834i bk6: 3444a 3561936i bk7: 3556a 3560652i bk8: 3556a 3562240i bk9: 3532a 3561310i bk10: 3400a 3566572i bk11: 3520a 3563069i bk12: 3784a 3557978i bk13: 3884a 3557229i bk14: 3928a 3556746i bk15: 3956a 3555571i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.267408
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3603234 n_nop=3508000 n_act=11454 n_pre=11438 n_req=20676 n_rd=58296 n_write=14046 bw_util=0.04015
n_activity=415900 dram_eff=0.3479
bk0: 3804a 3559443i bk1: 3644a 3561104i bk2: 3440a 3565171i bk3: 3524a 3562465i bk4: 3560a 3559762i bk5: 3628a 3559313i bk6: 3520a 3562687i bk7: 3636a 3562234i bk8: 3440a 3562285i bk9: 3480a 3562180i bk10: 3408a 3564929i bk11: 3508a 3565553i bk12: 3816a 3557023i bk13: 4068a 3556100i bk14: 3884a 3558300i bk15: 3936a 3556565i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.256394
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3603234 n_nop=3506881 n_act=11641 n_pre=11625 n_req=20926 n_rd=58684 n_write=14403 bw_util=0.04057
n_activity=418140 dram_eff=0.3496
bk0: 3772a 3560831i bk1: 3636a 3560464i bk2: 3600a 3562289i bk3: 3532a 3562187i bk4: 3628a 3561254i bk5: 3588a 3561904i bk6: 3496a 3563852i bk7: 3516a 3560436i bk8: 3604a 3560355i bk9: 3444a 3563322i bk10: 3624a 3562445i bk11: 3496a 3562625i bk12: 3996a 3555394i bk13: 3916a 3556071i bk14: 3876a 3557155i bk15: 3960a 3556159i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.254933
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3603234 n_nop=3507655 n_act=11516 n_pre=11500 n_req=20756 n_rd=58232 n_write=14331 bw_util=0.04028
n_activity=414965 dram_eff=0.3497
bk0: 3812a 3559874i bk1: 3680a 3559988i bk2: 3488a 3563605i bk3: 3564a 3561296i bk4: 3612a 3560700i bk5: 3588a 3560670i bk6: 3448a 3561569i bk7: 3552a 3558831i bk8: 3424a 3562623i bk9: 3376a 3564969i bk10: 3488a 3562744i bk11: 3472a 3562944i bk12: 3980a 3555321i bk13: 3860a 3556005i bk14: 3912a 3557285i bk15: 3976a 3556195i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.276233
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3603234 n_nop=3507760 n_act=11515 n_pre=11499 n_req=20704 n_rd=58296 n_write=14164 bw_util=0.04022
n_activity=419772 dram_eff=0.3452
bk0: 3720a 3560476i bk1: 3688a 3560379i bk2: 3448a 3565799i bk3: 3456a 3566249i bk4: 3560a 3560844i bk5: 3504a 3562047i bk6: 3556a 3561280i bk7: 3568a 3560576i bk8: 3520a 3563596i bk9: 3348a 3566086i bk10: 3496a 3564363i bk11: 3556a 3561037i bk12: 3868a 3558970i bk13: 3988a 3556333i bk14: 3932a 3557524i bk15: 4088a 3554325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.262051
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3603234 n_nop=3505156 n_act=11904 n_pre=11888 n_req=21251 n_rd=59464 n_write=14822 bw_util=0.04123
n_activity=425283 dram_eff=0.3493
bk0: 3868a 3559854i bk1: 3876a 3559020i bk2: 3600a 3561473i bk3: 3524a 3562450i bk4: 3436a 3561153i bk5: 3552a 3558885i bk6: 3696a 3558747i bk7: 3788a 3557631i bk8: 3512a 3561817i bk9: 3512a 3560883i bk10: 3608a 3560467i bk11: 3584a 3560852i bk12: 3872a 3556501i bk13: 4016a 3554780i bk14: 4036a 3555146i bk15: 3984a 3555243i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.265868
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3603234 n_nop=3507073 n_act=11630 n_pre=11614 n_req=20813 n_rd=58564 n_write=14353 bw_util=0.04047
n_activity=418964 dram_eff=0.3481
bk0: 3500a 3565473i bk1: 3748a 3559056i bk2: 3600a 3562518i bk3: 3464a 3563870i bk4: 3604a 3561856i bk5: 3604a 3562396i bk6: 3588a 3559891i bk7: 3588a 3559843i bk8: 3464a 3563192i bk9: 3516a 3562085i bk10: 3516a 3563417i bk11: 3472a 3563906i bk12: 3996a 3554901i bk13: 3992a 3556444i bk14: 4056a 3555521i bk15: 3856a 3557778i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.254002
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3603234 n_nop=3506445 n_act=11644 n_pre=11628 n_req=21188 n_rd=58760 n_write=14757 bw_util=0.04081
n_activity=423930 dram_eff=0.3468
bk0: 3724a 3562191i bk1: 3732a 3560638i bk2: 3600a 3561489i bk3: 3524a 3563030i bk4: 3572a 3560864i bk5: 3520a 3559679i bk6: 3536a 3560478i bk7: 3684a 3558430i bk8: 3520a 3561369i bk9: 3404a 3563983i bk10: 3588a 3562723i bk11: 3440a 3562487i bk12: 4012a 3555793i bk13: 3944a 3557048i bk14: 4064a 3556398i bk15: 3896a 3557842i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.263877
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3603234 n_nop=3508590 n_act=11386 n_pre=11370 n_req=20549 n_rd=57824 n_write=14064 bw_util=0.0399
n_activity=411261 dram_eff=0.3496
bk0: 3712a 3561589i bk1: 3732a 3559974i bk2: 3428a 3564646i bk3: 3252a 3565394i bk4: 3552a 3560189i bk5: 3608a 3560971i bk6: 3656a 3559412i bk7: 3556a 3560006i bk8: 3304a 3563884i bk9: 3416a 3561571i bk10: 3488a 3562480i bk11: 3296a 3565774i bk12: 3940a 3556984i bk13: 3956a 3556574i bk14: 3984a 3555528i bk15: 3944a 3554828i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.272404
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3603234 n_nop=3508390 n_act=11381 n_pre=11365 n_req=20584 n_rd=58080 n_write=14018 bw_util=0.04002
n_activity=415920 dram_eff=0.3467
bk0: 3648a 3559309i bk1: 3768a 3559103i bk2: 3408a 3565804i bk3: 3500a 3562501i bk4: 3592a 3558512i bk5: 3472a 3560968i bk6: 3620a 3560813i bk7: 3644a 3558974i bk8: 3444a 3562083i bk9: 3492a 3562318i bk10: 3476a 3562898i bk11: 3348a 3564602i bk12: 3868a 3556640i bk13: 3980a 3555415i bk14: 3852a 3556484i bk15: 3968a 3555513i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.284101

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148986, Miss = 7266, Miss_rate = 0.049, Pending_hits = 947, Reservation_fails = 7
L2_cache_bank[1]: Access = 150344, Miss = 7403, Miss_rate = 0.049, Pending_hits = 944, Reservation_fails = 6
L2_cache_bank[2]: Access = 149311, Miss = 7213, Miss_rate = 0.048, Pending_hits = 945, Reservation_fails = 10
L2_cache_bank[3]: Access = 149772, Miss = 7309, Miss_rate = 0.049, Pending_hits = 955, Reservation_fails = 10
L2_cache_bank[4]: Access = 149160, Miss = 7218, Miss_rate = 0.048, Pending_hits = 939, Reservation_fails = 9
L2_cache_bank[5]: Access = 149918, Miss = 7356, Miss_rate = 0.049, Pending_hits = 947, Reservation_fails = 12
L2_cache_bank[6]: Access = 150839, Miss = 7399, Miss_rate = 0.049, Pending_hits = 995, Reservation_fails = 13
L2_cache_bank[7]: Access = 149526, Miss = 7272, Miss_rate = 0.049, Pending_hits = 953, Reservation_fails = 12
L2_cache_bank[8]: Access = 150090, Miss = 7291, Miss_rate = 0.049, Pending_hits = 958, Reservation_fails = 10
L2_cache_bank[9]: Access = 150338, Miss = 7267, Miss_rate = 0.048, Pending_hits = 921, Reservation_fails = 9
L2_cache_bank[10]: Access = 150064, Miss = 7275, Miss_rate = 0.048, Pending_hits = 944, Reservation_fails = 6
L2_cache_bank[11]: Access = 150340, Miss = 7299, Miss_rate = 0.049, Pending_hits = 980, Reservation_fails = 8
L2_cache_bank[12]: Access = 150051, Miss = 7407, Miss_rate = 0.049, Pending_hits = 977, Reservation_fails = 12
L2_cache_bank[13]: Access = 151211, Miss = 7459, Miss_rate = 0.049, Pending_hits = 972, Reservation_fails = 10
L2_cache_bank[14]: Access = 150240, Miss = 7331, Miss_rate = 0.049, Pending_hits = 901, Reservation_fails = 11
L2_cache_bank[15]: Access = 150024, Miss = 7310, Miss_rate = 0.049, Pending_hits = 909, Reservation_fails = 11
L2_cache_bank[16]: Access = 179602, Miss = 7404, Miss_rate = 0.041, Pending_hits = 1190, Reservation_fails = 5
L2_cache_bank[17]: Access = 150021, Miss = 7286, Miss_rate = 0.049, Pending_hits = 956, Reservation_fails = 8
L2_cache_bank[18]: Access = 148630, Miss = 7266, Miss_rate = 0.049, Pending_hits = 934, Reservation_fails = 9
L2_cache_bank[19]: Access = 148611, Miss = 7190, Miss_rate = 0.048, Pending_hits = 929, Reservation_fails = 15
L2_cache_bank[20]: Access = 148569, Miss = 7227, Miss_rate = 0.049, Pending_hits = 926, Reservation_fails = 15
L2_cache_bank[21]: Access = 149553, Miss = 7293, Miss_rate = 0.049, Pending_hits = 935, Reservation_fails = 10
L2_total_cache_accesses = 3325200
L2_total_cache_misses = 160741
L2_total_cache_miss_rate = 0.0483
L2_total_cache_pending_hits = 21057
L2_total_cache_reservation_fails = 218
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2111582
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16960
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 126148
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1031769
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3959
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 34586
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 213
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2254690
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1070314
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.106
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=7044066
icnt_total_pkts_simt_to_mem=4395780
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 80.886
	minimum = 6
	maximum = 831
Network latency average = 43.6589
	minimum = 6
	maximum = 584
Slowest packet = 6571678
Flit latency average = 52.2683
	minimum = 6
	maximum = 583
Slowest flit = 11323048
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0540517
	minimum = 0.0449825 (at node 3)
	maximum = 0.319276 (at node 44)
Accepted packet rate average = 0.0540517
	minimum = 0.0449825 (at node 3)
	maximum = 0.319276 (at node 44)
Injected flit rate average = 0.0810776
	minimum = 0.0609909 (at node 45)
	maximum = 0.331547 (at node 44)
Accepted flit rate average= 0.0810776
	minimum = 0.053979 (at node 3)
	maximum = 0.626282 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.3328 (16 samples)
	minimum = 6 (16 samples)
	maximum = 424.938 (16 samples)
Network latency average = 20.9829 (16 samples)
	minimum = 6 (16 samples)
	maximum = 333.562 (16 samples)
Flit latency average = 21.8965 (16 samples)
	minimum = 6 (16 samples)
	maximum = 332.75 (16 samples)
Fragmentation average = 0.00923794 (16 samples)
	minimum = 0 (16 samples)
	maximum = 97.5 (16 samples)
Injected packet rate average = 0.0479695 (16 samples)
	minimum = 0.0395548 (16 samples)
	maximum = 0.126491 (16 samples)
Accepted packet rate average = 0.0479695 (16 samples)
	minimum = 0.0395548 (16 samples)
	maximum = 0.126491 (16 samples)
Injected flit rate average = 0.0762014 (16 samples)
	minimum = 0.0513532 (16 samples)
	maximum = 0.170153 (16 samples)
Accepted flit rate average = 0.0762014 (16 samples)
	minimum = 0.0603582 (16 samples)
	maximum = 0.232459 (16 samples)
Injected packet size average = 1.58854 (16 samples)
Accepted packet size average = 1.58854 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 52 min, 33 sec (3153 sec)
gpgpu_simulation_rate = 30292 (inst/sec)
gpgpu_simulation_rate = 1754 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 188324
gpu_sim_insn = 15785486
gpu_ipc =      83.8209
gpu_tot_sim_cycle = 5948502
gpu_tot_sim_insn = 111298112
gpu_tot_ipc =      18.7103
gpu_tot_issued_cta = 8687
max_total_param_size = 0
gpu_stall_dramfull = 3861436
gpu_stall_icnt2sh    = 11515477
partiton_reqs_in_parallel = 2603348
partiton_reqs_in_parallel_total    = 40369718
partiton_level_parallism =      13.8238
partiton_level_parallism_total  =       7.2242
partiton_reqs_in_parallel_util = 2603348
partiton_reqs_in_parallel_util_total    = 40369718
gpu_sim_cycle_parition_util = 182507
gpu_tot_sim_cycle_parition_util    = 1939975
partiton_level_parallism_util =      14.2644
partiton_level_parallism_util_total  =      20.2466
partiton_replys_in_parallel = 1198721
partiton_replys_in_parallel_total    = 3325200
L2_BW  =     603.3197 GB/Sec
L2_BW_total  =      72.0846 GB/Sec
gpu_total_sim_rate=25877

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4593533
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 842128
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 840336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4588037
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 842128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4593533
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5710, 6187, 6946, 6093, 6058, 5848, 5750, 6038, 5499, 5749, 6271, 6450, 6613, 5978, 6851, 5850, 6012, 5345, 5679, 5316, 6181, 5710, 5676, 6180, 6058, 5480, 6401, 6237, 6140, 6126, 6213, 6117, 5449, 5143, 6000, 5647, 5748, 5566, 5767, 5723, 5432, 5334, 5718, 5309, 5591, 5802, 5747, 5523, 5240, 5167, 4723, 5286, 5211, 5839, 4457, 4689, 5296, 4534, 4278, 4395, 4699, 5241, 5174, 5381, 
gpgpu_n_tot_thrd_icount = 276623712
gpgpu_n_tot_w_icount = 8644491
gpgpu_n_stall_shd_mem = 16078002
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3379928
gpgpu_n_mem_write_global = 1143797
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9513072
gpgpu_n_store_insn = 2262305
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 26948096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16010416
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 62700
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:23734404	W0_Idle:55388456	W0_Scoreboard:30166064	W1:1745557	W2:848221	W3:574685	W4:412540	W5:306322	W6:222520	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2648412
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27039424 {8:3379928,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760488 {40:1143682,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 200902336 {40:2590974,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9150376 {8:1143797,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1445 
maxdqlatency = 0 
maxmflatency = 149450 
averagemflatency = 384 
max_icnt2mem_latency = 149197 
max_icnt2sh_latency = 5947334 
mrq_lat_table:233540 	5398 	5458 	37112 	28194 	7657 	4972 	7322 	7981 	3140 	81 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3100327 	1325668 	29725 	17587 	12096 	12079 	13049 	8895 	4137 	157 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	329730 	105168 	1633771 	1135312 	517367 	635636 	99680 	9137 	10434 	10442 	11563 	12751 	8672 	4062 	157 	33 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	582035 	934055 	1741006 	120877 	1982 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2040 	123665 	1017974 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1249 	876 	108 	69 	21 	4 	24 	14 	15 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        45        43        34        20        16        16        16        16        31        31        44        43        46        46        47        43 
dram[1]:        47        44        23        29        16        16        17        16        31        30        43        46        45        45        41        39 
dram[2]:        45        38        38        27        16        16        16        16        30        30        41        45        46        44        44        45 
dram[3]:        47        47        24        29        17        16        16        16        31        30        43        46        45        46        46        45 
dram[4]:        43        46        30        32        16        16        16        16        30        30        46        41        46        46        45        45 
dram[5]:        45        44        39        22        16        17        16        16        30        32        45        30        45        44        44        45 
dram[6]:        39        43        31        26        16        16        17        16        30        30        44        45        44        45        46        44 
dram[7]:        40        43        25        16        17        16        16        16        31        32        42        40        42        43        42        43 
dram[8]:        41        44        18        23        15        15        17        16        30        30        43        46        91        43        44        38 
dram[9]:        46        42        24        22        16        16        16        16        34        33        35        48        47        46        46        44 
dram[10]:        44        26        35        17        17        16        16        16        34        33        47        42        43        46        45        44 
maximum service time to same row:
dram[0]:    241602    208890    206731    213500    202783    195104    179362    239829    258568    264232    172828    203131    223473    212838    221996    203855 
dram[1]:    275843    203571    202559    218282    206138    246745    176283    204478    161469    324644    346879    241454    319440    293017    245492    206542 
dram[2]:    207677    158309    177406    173897    241603    235128    206239    210365    245108    170727    168197    260073    241464    303567    367802    282032 
dram[3]:    204374    174814    197131    191963    163771    218721    242230    186360    170382    178198    302813    238866    200829    200823    289035    225696 
dram[4]:    244482    205596    217728    219427    171836    277890    169815    174899    210498    163278    160795    218534    214341    234177    260522    286607 
dram[5]:    173441    174713    167239    206599    235381    286637    252915    243942    236454    169056    237218    184832    237682    209616    245704    212834 
dram[6]:    186904    225231    202997    171835    169111    214551    202522    244125    239674    256820    235299    201069    223083    237655    286128    269653 
dram[7]:    244260    197488    201907    236424    213254    204020    223340    185847    220911    204072    239552    239470    293878    372110    266914    211774 
dram[8]:    187934    201179    206337    219568    243244    220494    161651    252139    219683    285208    233416    175771    220918    274662    272862    236632 
dram[9]:    220906    185090    225491    174838    200652    290675    217587    219628    163973    226400    241435    215879    173550    206514    253161    284140 
dram[10]:    227736    214598    178949    226119    233197    158981    204557    205858    163957    188674    162064    214463    239728    283994    187019    310801 
average row accesses per activate:
dram[0]:  1.687117  1.715447  1.636961  1.623529  1.640666  1.667539  1.655507  1.654689  1.770192  1.718018  1.667563  1.687840  1.677319  1.738782  1.677469  1.690205 
dram[1]:  1.675519  1.697049  1.597561  1.621895  1.701422  1.666364  1.645488  1.657219  1.758685  1.733514  1.728682  1.724844  1.730640  1.668513  1.674437  1.700632 
dram[2]:  1.690641  1.701149  1.611164  1.670790  1.633157  1.677936  1.684162  1.676056  1.764925  1.751451  1.722066  1.737288  1.696192  1.699466  1.731609  1.739550 
dram[3]:  1.695844  1.682469  1.643974  1.609236  1.675918  1.672630  1.718631  1.671493  1.751825  1.710478  1.697391  1.704007  1.684942  1.687599  1.723917  1.728217 
dram[4]:  1.667808  1.645494  1.620818  1.615315  1.689746  1.671846  1.677951  1.703536  1.774345  1.740097  1.703636  1.722377  1.704160  1.671104  1.686756  1.728707 
dram[5]:  1.660328  1.643040  1.651096  1.672179  1.672777  1.719888  1.681614  1.672646  1.741252  1.728137  1.714157  1.695538  1.684169  1.697227  1.711234  1.693062 
dram[6]:  1.685356  1.652614  1.668190  1.643519  1.608775  1.641543  1.646206  1.693878  1.778393  1.718066  1.746364  1.714544  1.649150  1.675634  1.700369  1.720285 
dram[7]:  1.695890  1.662712  1.612444  1.613825  1.680909  1.710923  1.649430  1.684258  1.756885  1.711759  1.704686  1.762838  1.641145  1.704618  1.711404  1.695380 
dram[8]:  1.685886  1.689381  1.567965  1.630755  1.684022  1.677122  1.704918  1.675065  1.736405  1.700926  1.738819  1.727773  1.907321  1.689519  1.688600  1.704348 
dram[9]:  1.722569  1.712121  1.581567  1.600589  1.663419  1.735902  1.718890  1.672678  1.768186  1.763183  1.678410  1.723282  1.697211  1.727127  1.729068  1.700868 
dram[10]:  1.702338  1.643939  1.645287  1.678641  1.645558  1.650838  1.666082  1.663402  1.724954  1.738841  1.761860  1.745826  1.714286  1.655539  1.713940  1.687207 
average row locality = 340855/201585 = 1.690875
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1387      1373      1309      1285      1351      1387      1363      1366      1303      1344      1310      1309      1496      1501      1481      1518 
dram[1]:      1428      1415      1293      1317      1328      1340      1322      1351      1328      1330      1280      1351      1428      1465      1488      1492 
dram[2]:      1409      1378      1286      1319      1350      1370      1343      1383      1318      1311      1311      1323      1434      1523      1471      1497 
dram[3]:      1403      1368      1338      1338      1368      1351      1336      1343      1331      1313      1368      1324      1499      1472      1474      1482 
dram[4]:      1413      1378      1304      1342      1379      1346      1330      1350      1317      1286      1323      1317      1512      1465      1482      1508 
dram[5]:      1393      1391      1305      1307      1338      1336      1362      1363      1334      1284      1325      1342      1465      1510      1489      1533 
dram[6]:      1444      1427      1346      1329      1303      1344      1389      1422      1340      1331      1348      1346      1473      1501      1534      1499 
dram[7]:      1359      1409      1354      1313      1357      1350      1356      1365      1315      1345      1341      1329      1482      1477      1515      1484 
dram[8]:      1405      1394      1346      1334      1366      1325      1348      1386      1342      1309      1358      1309      1506      1490      1521      1480 
dram[9]:      1398      1390      1289      1248      1359      1359      1394      1357      1286      1301      1318      1284      1473      1480      1504      1480 
dram[10]:      1384      1403      1291      1322      1355      1316      1386      1372      1319      1312      1318      1308      1466      1495      1467      1490 
total reads: 242972
bank skew: 1534/1248 = 1.23
chip skew: 22376/21920 = 1.02
number of total write accesses:
dram[0]:       538       526       436       371       521       524       516       522       538       563       551       551       656       669       693       708 
dram[1]:       591       540       410       446       467       493       465       520       545       589       504       586       628       644       667       661 
dram[2]:       542       546       417       437       502       516       486       521       574       500       523       522       615       705       671       667 
dram[3]:       515       513       449       474       504       519       472       504       589       548       584       547       683       651       674       680 
dram[4]:       535       539       440       451       549       483       504       529       578       515       551       538       700       669       645       684 
dram[5]:       528       533       427       412       487       506       513       502       557       534       576       596       652       693       674       712 
dram[6]:       570       533       479       446       457       529       542       570       586       552       573       552       661       679       770       672 
dram[7]:       498       553       460       438       492       467       526       518       535       591       587       559       640       664       691       681 
dram[8]:       554       515       465       437       510       493       524       542       542       528       586       576       943       654       686       676 
dram[9]:       533       531       427       383       519       488       526       498       537       538       540       522       657       672       685       675 
dram[10]:       509       550       402       407       516       457       515       496       575       519       539       574       670       687       660       673 
total reads: 97883
bank skew: 943/371 = 2.54
chip skew: 9231/8731 = 1.06
average mf latency per bank:
dram[0]:       5181      5333      5626      5729      5372      5430      5745      5689      5487      5528      5889      6001      3913      3958      3492      3653
dram[1]:       4967      5205      5770      5637      5797      5774      5990      5541      5651      5309      6180      5677      4052      3953      3700      3784
dram[2]:       5213      5323      5673      5597      5630      5633      5883      5611      5229      5721      5856      5782      4043      3856      3852      3865
dram[3]:       5395      5384      5500      5257      5702      5537      5811      5736      5272      5744      5638      5764      3956      3946      3881      3854
dram[4]:       5210      5232      5691      5514      5475      5632      5707      5618      5589      5962      5885      6008      3787      3974      4045      3634
dram[5]:       5222      5395      5779      5796      5843      5622      5699      5665      5632      5632      5867      5713      3863      3922      3809      3687
dram[6]:       4960      5120      5487      5621      5981      5502      5627      5388      5376      5421      5647      5793      3825      3757      3639      3675
dram[7]:       5288      5209      5443      5803      5718      5818      5492      5595      5576      5373      5706      5969      3921      3861      3913      3904
dram[8]:       5102      5272      5395      5539      5590      5878      5594      5463      5499      5702      5669      5686      6023      3851      3821      3693
dram[9]:       5180      5331      5579      5908      5380      5548      5257      5602      5607      5695      5669      5815      3722      3900      3796      3723
dram[10]:       5170      5106      5652      5564      5493      5862      5401      5606      5479      5751      5945      5689      3882      3773      3592      3542
maximum mf latency per bank:
dram[0]:      55382    147991     61614     58226    126246    104666    105048     59588     56192    110091    105092    148034     61636    148027     52132    109938
dram[1]:      51828     51805     97268    104859    148201    105215    126129     60426    148089     72276     55799     55842    109972    105005     52139     61546
dram[2]:      61692     55354     86437     86475     59411    126178    147983    104770     49988    110114     56051     58328     61633    109902    149450    149368
dram[3]:     147739     55372    105186     55451    148070    105141    110155     62942     56180    148094     58274     61632    109972    105098    109884    149319
dram[4]:      55397     55493     86320    105141     58445    126043    126142     62987    110118    147973    148019    109947     54887    105134    109999     55187
dram[5]:      55544    104841    104865    126117    126171     58419    105069     62944     56166     56064    101680    105235     53456    109956    149408    147986
dram[6]:      55651     55747    104801     86400    104788    125949    147950    126141     49982    110085     61652    147830     61660     54086    149442     55154
dram[7]:      55748    104963    104851    105149    126107    105099    126109     63006    105114    110078     55842    110106    109930    109923    149447    105872
dram[8]:      52319     55170     86463    104815    147933    126208    148075     57366     77818     56093    110030     54018     52826    110044    149386     55251
dram[9]:      86527    147778     86504    105088     85537    104768     52541    104722    148103    110143     55724     77762     61560    148031    149450    104924
dram[10]:      55159     61555    104799    105096    126142    147897     59545    104731    148051    126148    148127     77706    105116     52508     55309     55350
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3952923 n_nop=3805950 n_act=18410 n_pre=18394 n_req=30966 n_rd=88332 n_write=21837 bw_util=0.05574
n_activity=610372 dram_eff=0.361
bk0: 5548a 3888088i bk1: 5492a 3888543i bk2: 5236a 3890823i bk3: 5140a 3893284i bk4: 5404a 3885589i bk5: 5548a 3885732i bk6: 5452a 3886281i bk7: 5464a 3886258i bk8: 5212a 3890215i bk9: 5376a 3887380i bk10: 5240a 3889655i bk11: 5236a 3889296i bk12: 5984a 3879766i bk13: 6004a 3881240i bk14: 5924a 3878421i bk15: 6072a 3878168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.341617
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3952923 n_nop=3807173 n_act=18212 n_pre=18196 n_req=30712 n_rd=87824 n_write=21518 bw_util=0.05532
n_activity=605060 dram_eff=0.3614
bk0: 5712a 3884005i bk1: 5660a 3887991i bk2: 5172a 3892825i bk3: 5268a 3888988i bk4: 5312a 3888734i bk5: 5360a 3886116i bk6: 5288a 3889343i bk7: 5404a 3885798i bk8: 5312a 3888837i bk9: 5320a 3888676i bk10: 5120a 3894507i bk11: 5404a 3887482i bk12: 5712a 3884090i bk13: 5860a 3881480i bk14: 5952a 3880112i bk15: 5968a 3879410i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.351643
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3952923 n_nop=3807228 n_act=18106 n_pre=18090 n_req=30770 n_rd=88104 n_write=21395 bw_util=0.0554
n_activity=607066 dram_eff=0.3607
bk0: 5636a 3888103i bk1: 5512a 3887652i bk2: 5144a 3895088i bk3: 5276a 3891635i bk4: 5400a 3886363i bk5: 5480a 3885800i bk6: 5372a 3888774i bk7: 5532a 3886871i bk8: 5272a 3887799i bk9: 5244a 3890272i bk10: 5244a 3891192i bk11: 5292a 3893412i bk12: 5736a 3882634i bk13: 6092a 3878609i bk14: 5884a 3881944i bk15: 5988a 3880652i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.333866
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3952923 n_nop=3806065 n_act=18336 n_pre=18320 n_req=31014 n_rd=88432 n_write=21770 bw_util=0.05576
n_activity=605564 dram_eff=0.364
bk0: 5612a 3888591i bk1: 5472a 3887035i bk2: 5352a 3889794i bk3: 5352a 3889277i bk4: 5472a 3887644i bk5: 5404a 3887489i bk6: 5344a 3890366i bk7: 5372a 3886922i bk8: 5324a 3887994i bk9: 5252a 3889697i bk10: 5472a 3888612i bk11: 5296a 3888173i bk12: 5996a 3878726i bk13: 5888a 3880305i bk14: 5896a 3881325i bk15: 5928a 3880218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.338963
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3952923 n_nop=3806208 n_act=18334 n_pre=18318 n_req=30962 n_rd=88208 n_write=21855 bw_util=0.05569
n_activity=606942 dram_eff=0.3627
bk0: 5652a 3888287i bk1: 5512a 3887649i bk2: 5216a 3892302i bk3: 5368a 3889721i bk4: 5516a 3885912i bk5: 5384a 3887804i bk6: 5320a 3887065i bk7: 5400a 3885053i bk8: 5268a 3888497i bk9: 5144a 3893523i bk10: 5292a 3888057i bk11: 5268a 3889432i bk12: 6048a 3878530i bk13: 5860a 3879274i bk14: 5928a 3881450i bk15: 6032a 3879813i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.351753
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3952923 n_nop=3806135 n_act=18332 n_pre=18316 n_req=30979 n_rd=88308 n_write=21832 bw_util=0.05573
n_activity=613295 dram_eff=0.3592
bk0: 5572a 3887327i bk1: 5564a 3887915i bk2: 5220a 3893752i bk3: 5228a 3895665i bk4: 5352a 3888334i bk5: 5344a 3888197i bk6: 5448a 3887597i bk7: 5452a 3885718i bk8: 5336a 3889910i bk9: 5136a 3892882i bk10: 5300a 3890716i bk11: 5368a 3886240i bk12: 5860a 3882131i bk13: 6040a 3877844i bk14: 5956a 3881160i bk15: 6132a 3877239i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.345112
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3952923 n_nop=3803475 n_act=18737 n_pre=18721 n_req=31547 n_rd=89504 n_write=22486 bw_util=0.05666
n_activity=617622 dram_eff=0.3626
bk0: 5776a 3886403i bk1: 5708a 3886000i bk2: 5384a 3889096i bk3: 5316a 3890023i bk4: 5212a 3887432i bk5: 5376a 3884736i bk6: 5556a 3883377i bk7: 5688a 3882356i bk8: 5360a 3886578i bk9: 5324a 3887209i bk10: 5392a 3887006i bk11: 5384a 3887622i bk12: 5892a 3879341i bk13: 6004a 3878540i bk14: 6136a 3876926i bk15: 5996a 3878629i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.350828
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3952923 n_nop=3805664 n_act=18407 n_pre=18391 n_req=31051 n_rd=88604 n_write=21857 bw_util=0.05589
n_activity=611486 dram_eff=0.3613
bk0: 5436a 3891568i bk1: 5636a 3885784i bk2: 5416a 3889792i bk3: 5252a 3890558i bk4: 5428a 3888512i bk5: 5400a 3890377i bk6: 5424a 3886631i bk7: 5460a 3885442i bk8: 5260a 3889718i bk9: 5380a 3887124i bk10: 5364a 3888269i bk11: 5316a 3890435i bk12: 5928a 3880042i bk13: 5908a 3882207i bk14: 6060a 3879171i bk15: 5936a 3879624i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.346267
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3952923 n_nop=3804833 n_act=18479 n_pre=18463 n_req=31450 n_rd=88876 n_write=22272 bw_util=0.05624
n_activity=616430 dram_eff=0.3606
bk0: 5620a 3889658i bk1: 5576a 3887740i bk2: 5384a 3890638i bk3: 5336a 3891173i bk4: 5464a 3886511i bk5: 5300a 3886902i bk6: 5392a 3886600i bk7: 5544a 3884094i bk8: 5368a 3887086i bk9: 5236a 3889712i bk10: 5432a 3887770i bk11: 5236a 3888349i bk12: 6024a 3880523i bk13: 5960a 3879166i bk14: 6084a 3881131i bk15: 5920a 3881428i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.342761
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3952923 n_nop=3807843 n_act=18029 n_pre=18013 n_req=30651 n_rd=87680 n_write=21358 bw_util=0.05517
n_activity=602760 dram_eff=0.3618
bk0: 5592a 3890264i bk1: 5560a 3887737i bk2: 5156a 3893391i bk3: 4992a 3894406i bk4: 5436a 3885690i bk5: 5436a 3887419i bk6: 5576a 3884465i bk7: 5428a 3886066i bk8: 5144a 3890273i bk9: 5204a 3888001i bk10: 5272a 3887763i bk11: 5136a 3890091i bk12: 5892a 3882206i bk13: 5920a 3881236i bk14: 6016a 3879290i bk15: 5920a 3879099i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.359666
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3952923 n_nop=3807024 n_act=18204 n_pre=18188 n_req=30753 n_rd=88016 n_write=21491 bw_util=0.05541
n_activity=608594 dram_eff=0.3599
bk0: 5536a 3885289i bk1: 5612a 3885993i bk2: 5164a 3894721i bk3: 5288a 3890073i bk4: 5420a 3884070i bk5: 5264a 3887080i bk6: 5544a 3886087i bk7: 5488a 3884507i bk8: 5276a 3887009i bk9: 5248a 3888303i bk10: 5272a 3889123i bk11: 5232a 3890167i bk12: 5864a 3880959i bk13: 5980a 3878585i bk14: 5868a 3879968i bk15: 5960a 3880245i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.368495

========= L2 cache stats =========
L2_cache_bank[0]: Access = 203494, Miss = 11000, Miss_rate = 0.054, Pending_hits = 1018, Reservation_fails = 7
L2_cache_bank[1]: Access = 204825, Miss = 11083, Miss_rate = 0.054, Pending_hits = 1009, Reservation_fails = 6
L2_cache_bank[2]: Access = 203921, Miss = 10895, Miss_rate = 0.053, Pending_hits = 1019, Reservation_fails = 14
L2_cache_bank[3]: Access = 204543, Miss = 11061, Miss_rate = 0.054, Pending_hits = 1038, Reservation_fails = 11
L2_cache_bank[4]: Access = 203926, Miss = 10922, Miss_rate = 0.054, Pending_hits = 1004, Reservation_fails = 11
L2_cache_bank[5]: Access = 205028, Miss = 11104, Miss_rate = 0.054, Pending_hits = 1019, Reservation_fails = 13
L2_cache_bank[6]: Access = 205141, Miss = 11117, Miss_rate = 0.054, Pending_hits = 1063, Reservation_fails = 14
L2_cache_bank[7]: Access = 204015, Miss = 10991, Miss_rate = 0.054, Pending_hits = 1012, Reservation_fails = 12
L2_cache_bank[8]: Access = 204756, Miss = 11060, Miss_rate = 0.054, Pending_hits = 1034, Reservation_fails = 12
L2_cache_bank[9]: Access = 204618, Miss = 10992, Miss_rate = 0.054, Pending_hits = 989, Reservation_fails = 10
L2_cache_bank[10]: Access = 204736, Miss = 11011, Miss_rate = 0.054, Pending_hits = 1017, Reservation_fails = 7
L2_cache_bank[11]: Access = 204819, Miss = 11066, Miss_rate = 0.054, Pending_hits = 1067, Reservation_fails = 9
L2_cache_bank[12]: Access = 204923, Miss = 11177, Miss_rate = 0.055, Pending_hits = 1052, Reservation_fails = 15
L2_cache_bank[13]: Access = 205297, Miss = 11199, Miss_rate = 0.055, Pending_hits = 1034, Reservation_fails = 10
L2_cache_bank[14]: Access = 204654, Miss = 11079, Miss_rate = 0.054, Pending_hits = 964, Reservation_fails = 12
L2_cache_bank[15]: Access = 205078, Miss = 11072, Miss_rate = 0.054, Pending_hits = 979, Reservation_fails = 12
L2_cache_bank[16]: Access = 233916, Miss = 11192, Miss_rate = 0.048, Pending_hits = 1259, Reservation_fails = 5
L2_cache_bank[17]: Access = 204248, Miss = 11027, Miss_rate = 0.054, Pending_hits = 1027, Reservation_fails = 9
L2_cache_bank[18]: Access = 203028, Miss = 11021, Miss_rate = 0.054, Pending_hits = 1008, Reservation_fails = 9
L2_cache_bank[19]: Access = 202820, Miss = 10899, Miss_rate = 0.054, Pending_hits = 995, Reservation_fails = 18
L2_cache_bank[20]: Access = 202456, Miss = 10986, Miss_rate = 0.054, Pending_hits = 999, Reservation_fails = 18
L2_cache_bank[21]: Access = 203679, Miss = 11018, Miss_rate = 0.054, Pending_hits = 1002, Reservation_fails = 11
L2_total_cache_accesses = 4523921
L2_total_cache_misses = 242972
L2_total_cache_miss_rate = 0.0537
L2_total_cache_pending_hits = 22608
L2_total_cache_reservation_fails = 245
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3165120
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18412
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 196396
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1093170
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4058
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 46569
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 238
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3379928
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1143797
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.132
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=9957865
icnt_total_pkts_simt_to_mem=5667987
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 85.9544
	minimum = 6
	maximum = 1174
Network latency average = 45.404
	minimum = 6
	maximum = 1062
Slowest packet = 6659648
Flit latency average = 33.6827
	minimum = 6
	maximum = 1060
Slowest flit = 11453236
Fragmentation average = 0.0255748
	minimum = 0
	maximum = 863
Injected packet rate average = 0.127305
	minimum = 0.110483 (at node 3)
	maximum = 0.146318 (at node 33)
Accepted packet rate average = 0.127305
	minimum = 0.110483 (at node 3)
	maximum = 0.146318 (at node 33)
Injected flit rate average = 0.222278
	minimum = 0.117455 (at node 3)
	maximum = 0.356003 (at node 33)
Accepted flit rate average= 0.222278
	minimum = 0.151362 (at node 48)
	maximum = 0.293026 (at node 20)
Injected packet length average = 1.74603
Accepted packet length average = 1.74603
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.3693 (17 samples)
	minimum = 6 (17 samples)
	maximum = 469 (17 samples)
Network latency average = 22.4195 (17 samples)
	minimum = 6 (17 samples)
	maximum = 376.412 (17 samples)
Flit latency average = 22.5898 (17 samples)
	minimum = 6 (17 samples)
	maximum = 375.529 (17 samples)
Fragmentation average = 0.0101989 (17 samples)
	minimum = 0 (17 samples)
	maximum = 142.529 (17 samples)
Injected packet rate average = 0.0526363 (17 samples)
	minimum = 0.0437271 (17 samples)
	maximum = 0.127657 (17 samples)
Accepted packet rate average = 0.0526363 (17 samples)
	minimum = 0.0437271 (17 samples)
	maximum = 0.127657 (17 samples)
Injected flit rate average = 0.0847942 (17 samples)
	minimum = 0.0552415 (17 samples)
	maximum = 0.181085 (17 samples)
Accepted flit rate average = 0.0847942 (17 samples)
	minimum = 0.0657114 (17 samples)
	maximum = 0.236022 (17 samples)
Injected packet size average = 1.61095 (17 samples)
Accepted packet size average = 1.61095 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 11 min, 41 sec (4301 sec)
gpgpu_simulation_rate = 25877 (inst/sec)
gpgpu_simulation_rate = 1383 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 10307
gpu_sim_insn = 4532584
gpu_ipc =     439.7578
gpu_tot_sim_cycle = 6180959
gpu_tot_sim_insn = 115830696
gpu_tot_ipc =      18.7399
gpu_tot_issued_cta = 9198
max_total_param_size = 0
gpu_stall_dramfull = 3861589
gpu_stall_icnt2sh    = 11515693
partiton_reqs_in_parallel = 226601
partiton_reqs_in_parallel_total    = 42973066
partiton_level_parallism =      21.9852
partiton_level_parallism_total  =       6.9892
partiton_reqs_in_parallel_util = 226601
partiton_reqs_in_parallel_util_total    = 42973066
gpu_sim_cycle_parition_util = 10307
gpu_tot_sim_cycle_parition_util    = 2122482
partiton_level_parallism_util =      21.9852
partiton_level_parallism_util_total  =      20.2550
partiton_replys_in_parallel = 29483
partiton_replys_in_parallel_total    = 4523921
L2_BW  =     271.1280 GB/Sec
L2_BW_total  =      69.8257 GB/Sec
gpu_total_sim_rate=26615

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4701918
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 883008
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 881216
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4696422
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 883008
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4701918
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5875, 6337, 7126, 6243, 6208, 5998, 5885, 6218, 5664, 5884, 6436, 6630, 6793, 6128, 7016, 6000, 6147, 5510, 5829, 5466, 6346, 5845, 5841, 6315, 6223, 5615, 6566, 6402, 6290, 6261, 6348, 6252, 5584, 5293, 6150, 5812, 5913, 5716, 5917, 5873, 5597, 5484, 5883, 5489, 5726, 5952, 5897, 5688, 5354, 5296, 4837, 5415, 5340, 5953, 4586, 4818, 5425, 4648, 4422, 4524, 4813, 5370, 5288, 5510, 
gpgpu_n_tot_thrd_icount = 283207584
gpgpu_n_tot_w_icount = 8850237
gpgpu_n_stall_shd_mem = 16261304
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3388099
gpgpu_n_mem_write_global = 1165109
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9774516
gpgpu_n_store_insn = 2296617
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28256256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16193608
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 62810
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24040621	W0_Idle:55433857	W0_Scoreboard:30214461	W1:1778480	W2:866041	W3:580680	W4:414130	W5:306564	W6:222564	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2795544
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27104792 {8:3388099,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46612968 {40:1164994,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 201229176 {40:2599145,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9320872 {8:1165109,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1445 
maxdqlatency = 0 
maxmflatency = 149450 
averagemflatency = 383 
max_icnt2mem_latency = 149197 
max_icnt2sh_latency = 6180958 
mrq_lat_table:236587 	5469 	5671 	37649 	28479 	7814 	5142 	7394 	7981 	3140 	81 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3124954 	1330495 	29742 	17599 	12096 	12079 	13049 	8895 	4137 	157 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	333607 	106353 	1635188 	1141563 	531458 	638112 	99852 	9146 	10439 	10442 	11563 	12751 	8672 	4062 	157 	33 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	589260 	934964 	1741043 	120877 	1982 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2040 	123665 	1039286 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1269 	877 	108 	69 	21 	4 	24 	14 	15 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        45        43        34        20        16        16        16        16        31        31        44        43        46        46        47        43 
dram[1]:        47        44        23        29        16        16        17        16        31        30        43        46        45        45        41        39 
dram[2]:        45        38        38        27        16        16        16        16        30        30        41        45        46        44        44        45 
dram[3]:        47        47        24        29        17        16        16        16        31        30        43        46        45        46        46        45 
dram[4]:        43        46        30        32        16        16        16        16        30        30        46        41        46        46        45        45 
dram[5]:        45        44        39        22        16        17        16        16        30        32        45        37        45        44        44        45 
dram[6]:        39        43        31        26        16        16        17        16        30        30        44        45        44        45        46        44 
dram[7]:        40        43        25        16        17        16        16        16        31        32        42        40        42        43        42        43 
dram[8]:        41        44        18        23        15        15        17        16        30        30        43        46        95        43        44        38 
dram[9]:        46        42        24        22        16        16        16        16        34        33        35        48        47        46        46        44 
dram[10]:        44        26        35        17        17        16        16        16        34        33        47        42        43        46        45        44 
maximum service time to same row:
dram[0]:    241602    208890    206731    213500    202783    195104    179362    239829    258568    264232    172828    203131    223473    212838    221996    203855 
dram[1]:    275843    203571    202559    218282    206138    246745    176283    204478    161469    324644    346879    241454    319440    293017    245492    206542 
dram[2]:    207677    158309    177406    173897    241603    235128    206239    210365    245108    170727    168197    260073    241464    303567    367802    282032 
dram[3]:    204374    174814    197131    191963    163771    218721    242230    186360    170382    178198    302813    238866    200829    200823    289035    225696 
dram[4]:    244482    205596    217728    219427    171836    277890    169815    174899    210498    163278    160795    218534    214341    234177    260522    286607 
dram[5]:    173441    174713    167239    206599    235381    286637    252915    243942    236454    169056    237218    184832    237682    209616    245704    212834 
dram[6]:    186904    225231    202997    171835    169111    214551    202522    244125    239674    256820    235299    201069    223083    237655    286128    269653 
dram[7]:    244260    197488    201907    236424    213254    204020    223340    185847    220911    204072    239552    239470    293878    372110    266914    211774 
dram[8]:    187934    201179    206337    219568    243244    220494    161651    252139    219683    285208    233416    175771    220918    274662    272862    236632 
dram[9]:    220906    185090    225491    174838    200652    290675    217587    219628    163973    226400    241435    215879    173550    206514    253161    284140 
dram[10]:    227736    214598    178949    226119    233197    158981    204557    205858    163957    188674    162064    214463    239728    283994    187019    310801 
average row accesses per activate:
dram[0]:  1.720035  1.747292  1.638915  1.627566  1.640105  1.667247  1.654930  1.654116  1.790787  1.738544  1.701880  1.714027  1.703646  1.763158  1.701849  1.714394 
dram[1]:  1.703887  1.727509  1.608045  1.625688  1.698772  1.666062  1.643710  1.659292  1.781426  1.753153  1.765217  1.756228  1.755667  1.694488  1.701007  1.728707 
dram[2]:  1.719965  1.734099  1.616981  1.674573  1.634683  1.677620  1.684114  1.676056  1.781076  1.773166  1.753745  1.770677  1.725021  1.719392  1.757869  1.771268 
dram[3]:  1.727915  1.712757  1.649816  1.618246  1.675290  1.672630  1.718216  1.671480  1.773929  1.730523  1.728299  1.734120  1.711864  1.715079  1.751200  1.754177 
dram[4]:  1.699145  1.675815  1.629526  1.619262  1.688539  1.670921  1.677626  1.704072  1.796262  1.758422  1.740942  1.754402  1.727412  1.699454  1.715756  1.758865 
dram[5]:  1.696028  1.673469  1.662536  1.674757  1.671546  1.719478  1.679785  1.673232  1.762167  1.754986  1.744374  1.728384  1.714853  1.723846  1.737757  1.723308 
dram[6]:  1.717391  1.675021  1.674886  1.647276  1.609689  1.641856  1.646508  1.694397  1.801288  1.738616  1.775566  1.747520  1.672840  1.705295  1.726401  1.746845 
dram[7]:  1.728350  1.693480  1.617360  1.616590  1.682107  1.709587  1.647727  1.684540  1.779356  1.728471  1.734802  1.793296  1.669498  1.734288  1.739535  1.721311 
dram[8]:  1.715021  1.715418  1.570441  1.635780  1.684022  1.678341  1.706364  1.674479  1.752984  1.723660  1.771632  1.760293  2.005430  1.718553  1.714177  1.731650 
dram[9]:  1.757576  1.741333  1.583794  1.604902  1.664014  1.735019  1.717605  1.672973  1.790338  1.785100  1.711191  1.761905  1.723590  1.762019  1.755520  1.732494 
dram[10]:  1.734052  1.677040  1.649564  1.679922  1.643860  1.650233  1.666667  1.662811  1.750227  1.763258  1.797348  1.779833  1.741780  1.681543  1.743363  1.714953 
average row locality = 345407/202030 = 1.709682
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1402      1388      1311      1288      1351      1389      1364      1367      1314      1357      1325      1325      1514      1517      1496      1534 
dram[1]:      1444      1431      1298      1320      1329      1342      1323      1355      1338      1343      1300      1367      1444      1484      1506      1508 
dram[2]:      1424      1394      1290      1321      1353      1372      1346      1383      1330      1322      1329      1341      1451      1538      1489      1516 
dram[3]:      1419      1384      1341      1342      1369      1351      1338      1346      1341      1326      1385      1342      1519      1489      1493      1501 
dram[4]:      1429      1394      1308      1344      1380      1347      1331      1353      1328      1297      1342      1333      1529      1483      1499      1524 
dram[5]:      1409      1407      1309      1309      1339      1338      1363      1366      1345      1295      1341      1362      1485      1527      1506      1552 
dram[6]:      1459      1443      1349      1332      1304      1344      1391      1425      1353      1342      1367      1364      1489      1520      1550      1516 
dram[7]:      1375      1425      1357      1314      1359      1351      1357      1366      1327      1357      1358      1345      1501      1493      1531      1501 
dram[8]:      1421      1410      1348      1337      1366      1328      1351      1386      1352      1322      1374      1326      1524      1506      1537      1497 
dram[9]:      1414      1406      1291      1250      1362      1362      1395      1358      1298      1314      1334      1304      1491      1499      1521      1497 
dram[10]:      1400      1419      1294      1323      1356      1316      1389      1373      1332      1325      1335      1324      1482      1514      1484      1507 
total reads: 244852
bank skew: 1552/1250 = 1.24
chip skew: 22548/22096 = 1.02
number of total write accesses:
dram[0]:       564       548       441       377       522       525       516       522       552       578       576       569       682       694       713       729 
dram[1]:       616       566       421       452       470       494       467       520       561       603       527       607       647       668       690       684 
dram[2]:       566       569       424       444       504       517       488       521       590       515       544       543       638       723       689       691 
dram[3]:       537       536       454       485       509       519       473       506       605       562       606       569       703       672       696       704 
dram[4]:       559       560       447       455       550       486       506       530       594       530       580       560       727       694       668       708 
dram[5]:       555       561       435       416       488       507       515       503       574       553       597       617       674       714       694       740 
dram[6]:       595       562       485       452       457       531       542       571       605       567       595       574       679       702       791       699 
dram[7]:       521       575       469       440       493       468       528       519       552       610       611       581       661       687       713       704 
dram[8]:       577       537       469       446       510       493       526       543       557       543       612       598      1061       680       712       697 
dram[9]:       558       553       429       387       520       491       527       499       555       555       562       546       679       700       705       705 
dram[10]:       530       575       410       409       518       458       516       496       595       537       563       600       690       709       683       695 
total reads: 100555
bank skew: 1061/377 = 2.81
chip skew: 9561/8966 = 1.07
average mf latency per bank:
dram[0]:       5082      5241      5611      5709      5382      5434      5756      5700      5434      5465      5784      5913      3850      3899      3450      3606
dram[1]:       4879      5105      5726      5617      5797      5776      5995      5544      5593      5253      6054      5589      3998      3888      3644      3730
dram[2]:       5121      5226      5646      5578      5627      5637      5882      5625      5171      5659      5753      5681      3981      3812      3802      3803
dram[3]:       5300      5284      5485      5223      5696      5550      5816      5736      5220      5681      5546      5661      3899      3891      3821      3792
dram[4]:       5115      5141      5665      5505      5482      5633      5713      5620      5529      5896      5758      5905      3727      3909      3985      3583
dram[5]:       5118      5285      5749      5784      5850      5625      5704      5667      5569      5560      5775      5614      3802      3868      3759      3625
dram[6]:       4873      5014      5469      5601      5991      5510      5634      5390      5306      5365      5549      5693      3779      3701      3595      3617
dram[7]:       5190      5121      5417      5804      5722      5825      5498      5604      5511      5308      5607      5871      3864      3807      3860      3847
dram[8]:       5015      5181      5388      5513      5605      5883      5597      5476      5450      5637      5573      5593      6185      3794      3765      3644
dram[9]:       5083      5239      5575      5898      5380      5543      5267      5611      5537      5625      5576      5699      3668      3832      3746      3658
dram[10]:       5081      5011      5626      5564      5498      5873      5404      5619      5405      5676      5837      5585      3833      3717      3539      3492
maximum mf latency per bank:
dram[0]:      55382    147991     61614     58226    126246    104666    105048     59588     56192    110091    105092    148034     61636    148027     52132    109938
dram[1]:      51828     51805     97268    104859    148201    105215    126129     60426    148089     72276     55799     55842    109972    105005     52139     61546
dram[2]:      61692     55354     86437     86475     59411    126178    147983    104770     49988    110114     56051     58328     61633    109902    149450    149368
dram[3]:     147739     55372    105186     55451    148070    105141    110155     62942     56180    148094     58274     61632    109972    105098    109884    149319
dram[4]:      55397     55493     86320    105141     58445    126043    126142     62987    110118    147973    148019    109947     54887    105134    109999     55187
dram[5]:      55544    104841    104865    126117    126171     58419    105069     62944     56166     56064    101680    105235     53456    109956    149408    147986
dram[6]:      55651     55747    104801     86400    104788    125949    147950    126141     49982    110085     61652    147830     61660     54086    149442     55154
dram[7]:      55748    104963    104851    105149    126107    105099    126109     63006    105114    110078     55842    110106    109930    109923    149447    105872
dram[8]:      52319     55170     86463    104815    147933    126208    148075     57366     77818     56093    110030     54018     52826    110044    149386     55251
dram[9]:      86527    147778     86504    105088     85537    104768     52541    104722    148103    110143     55724     77762     61560    148031    149450    104924
dram[10]:      55159     61555    104799    105096    126142    147897     59545    104731    148051    126148    148127     77706    105116     52508     55309     55350
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3972060 n_nop=3824095 n_act=18450 n_pre=18434 n_req=31350 n_rd=88968 n_write=22113 bw_util=0.05593
n_activity=615602 dram_eff=0.3609
bk0: 5608a 3906775i bk1: 5552a 3907244i bk2: 5244a 3909762i bk3: 5152a 3912256i bk4: 5404a 3904683i bk5: 5556a 3904793i bk6: 5456a 3905389i bk7: 5468a 3905371i bk8: 5256a 3908933i bk9: 5428a 3906033i bk10: 5300a 3908418i bk11: 5300a 3907951i bk12: 6056a 3898328i bk13: 6068a 3899809i bk14: 5984a 3897149i bk15: 6136a 3896878i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.341879
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3972060 n_nop=3825206 n_act=18259 n_pre=18243 n_req=31125 n_rd=88528 n_write=21824 bw_util=0.05556
n_activity=610612 dram_eff=0.3614
bk0: 5776a 3902603i bk1: 5724a 3906488i bk2: 5192a 3911721i bk3: 5280a 3907983i bk4: 5316a 3907724i bk5: 5368a 3905158i bk6: 5292a 3908383i bk7: 5420a 3904875i bk8: 5352a 3907596i bk9: 5372a 3907328i bk10: 5200a 3913075i bk11: 5468a 3906068i bk12: 5776a 3902740i bk13: 5936a 3899933i bk14: 6024a 3898693i bk15: 6032a 3898068i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.351797
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3972060 n_nop=3825312 n_act=18147 n_pre=18131 n_req=31165 n_rd=88796 n_write=21674 bw_util=0.05562
n_activity=612589 dram_eff=0.3607
bk0: 5696a 3906735i bk1: 5576a 3906291i bk2: 5160a 3914058i bk3: 5284a 3910605i bk4: 5412a 3905404i bk5: 5488a 3904867i bk6: 5384a 3907790i bk7: 5532a 3906009i bk8: 5320a 3906366i bk9: 5288a 3909009i bk10: 5316a 3909860i bk11: 5364a 3911996i bk12: 5804a 3901266i bk13: 6152a 3897194i bk14: 5956a 3900650i bk15: 6064a 3899349i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.334153
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3972060 n_nop=3824110 n_act=18378 n_pre=18362 n_req=31422 n_rd=89144 n_write=22066 bw_util=0.056
n_activity=611056 dram_eff=0.364
bk0: 5676a 3907324i bk1: 5536a 3905698i bk2: 5364a 3908833i bk3: 5368a 3908212i bk4: 5476a 3906604i bk5: 5404a 3906616i bk6: 5352a 3909409i bk7: 5384a 3905951i bk8: 5364a 3906741i bk9: 5304a 3908367i bk10: 5540a 3907153i bk11: 5368a 3906769i bk12: 6076a 3897333i bk13: 5956a 3899009i bk14: 5972a 3899954i bk15: 6004a 3898758i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.3391
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3972060 n_nop=3824292 n_act=18375 n_pre=18359 n_req=31375 n_rd=88884 n_write=22150 bw_util=0.05591
n_activity=612427 dram_eff=0.3626
bk0: 5716a 3906950i bk1: 5576a 3906378i bk2: 5232a 3911302i bk3: 5376a 3908755i bk4: 5520a 3904972i bk5: 5388a 3906794i bk6: 5324a 3906137i bk7: 5412a 3904105i bk8: 5312a 3907232i bk9: 5188a 3912201i bk10: 5368a 3906688i bk11: 5332a 3908083i bk12: 6116a 3896979i bk13: 5932a 3897808i bk14: 5996a 3900097i bk15: 6096a 3898434i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.351668
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3972060 n_nop=3824203 n_act=18367 n_pre=18351 n_req=31396 n_rd=89012 n_write=22127 bw_util=0.05596
n_activity=618843 dram_eff=0.3592
bk0: 5636a 3906038i bk1: 5628a 3906489i bk2: 5236a 3912764i bk3: 5236a 3914688i bk4: 5356a 3907403i bk5: 5352a 3907245i bk6: 5452a 3906623i bk7: 5464a 3904766i bk8: 5380a 3908542i bk9: 5180a 3911604i bk10: 5364a 3909299i bk11: 5448a 3904842i bk12: 5940a 3900816i bk13: 6108a 3896528i bk14: 6024a 3899846i bk15: 6208a 3895698i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.345341
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3972060 n_nop=3821540 n_act=18781 n_pre=18765 n_req=31955 n_rd=90192 n_write=22782 bw_util=0.05688
n_activity=623077 dram_eff=0.3626
bk0: 5836a 3905118i bk1: 5772a 3904296i bk2: 5396a 3908086i bk3: 5328a 3908997i bk4: 5216a 3906550i bk5: 5376a 3903807i bk6: 5564a 3902467i bk7: 5700a 3901387i bk8: 5412a 3905178i bk9: 5368a 3905937i bk10: 5468a 3905550i bk11: 5456a 3906229i bk12: 5956a 3898087i bk13: 6080a 3897189i bk14: 6200a 3895624i bk15: 6064a 3897134i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.351247
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3972060 n_nop=3823779 n_act=18446 n_pre=18430 n_req=31449 n_rd=89268 n_write=22137 bw_util=0.05609
n_activity=616930 dram_eff=0.3612
bk0: 5500a 3910261i bk1: 5700a 3904488i bk2: 5428a 3908735i bk3: 5256a 3909662i bk4: 5436a 3907613i bk5: 5404a 3909458i bk6: 5428a 3905661i bk7: 5464a 3904544i bk8: 5308a 3908374i bk9: 5428a 3905659i bk10: 5432a 3906840i bk11: 5380a 3909012i bk12: 6004a 3898682i bk13: 5972a 3900880i bk14: 6124a 3897915i bk15: 6004a 3898219i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.346901
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3972060 n_nop=3822828 n_act=18523 n_pre=18507 n_req=31946 n_rd=89540 n_write=22662 bw_util=0.0565
n_activity=622237 dram_eff=0.3606
bk0: 5684a 3908361i bk1: 5640a 3906370i bk2: 5392a 3909661i bk3: 5348a 3910073i bk4: 5464a 3905639i bk5: 5312a 3905991i bk6: 5404a 3905638i bk7: 5544a 3903196i bk8: 5408a 3905637i bk9: 5288a 3908475i bk10: 5496a 3906410i bk11: 5304a 3906955i bk12: 6096a 3898971i bk13: 6024a 3897841i bk14: 6148a 3899784i bk15: 5988a 3900122i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.34342
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3972060 n_nop=3825918 n_act=18067 n_pre=18051 n_req=31067 n_rd=88384 n_write=21640 bw_util=0.0554
n_activity=608309 dram_eff=0.3617
bk0: 5656a 3908930i bk1: 5624a 3906377i bk2: 5164a 3912473i bk3: 5000a 3913471i bk4: 5448a 3904756i bk5: 5448a 3906377i bk6: 5580a 3903515i bk7: 5432a 3905145i bk8: 5192a 3908923i bk9: 5256a 3906672i bk10: 5336a 3906477i bk11: 5216a 3908723i bk12: 5964a 3900785i bk13: 5996a 3899852i bk14: 6084a 3898025i bk15: 5988a 3897659i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.359862
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3972060 n_nop=3825140 n_act=18238 n_pre=18222 n_req=31157 n_rd=88692 n_write=21768 bw_util=0.05562
n_activity=613851 dram_eff=0.3599
bk0: 5600a 3904034i bk1: 5676a 3904698i bk2: 5176a 3913621i bk3: 5292a 3909139i bk4: 5424a 3903094i bk5: 5264a 3906188i bk6: 5556a 3905153i bk7: 5492a 3903612i bk8: 5328a 3905604i bk9: 5300a 3906972i bk10: 5340a 3907730i bk11: 5296a 3908671i bk12: 5928a 3899724i bk13: 6056a 3897180i bk14: 5936a 3898640i bk15: 6028a 3898852i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.369048

========= L2 cache stats =========
L2_cache_bank[0]: Access = 204589, Miss = 11077, Miss_rate = 0.054, Pending_hits = 1062, Reservation_fails = 7
L2_cache_bank[1]: Access = 205937, Miss = 11165, Miss_rate = 0.054, Pending_hits = 1043, Reservation_fails = 7
L2_cache_bank[2]: Access = 205029, Miss = 10982, Miss_rate = 0.054, Pending_hits = 1058, Reservation_fails = 14
L2_cache_bank[3]: Access = 205636, Miss = 11150, Miss_rate = 0.054, Pending_hits = 1087, Reservation_fails = 14
L2_cache_bank[4]: Access = 205010, Miss = 11012, Miss_rate = 0.054, Pending_hits = 1046, Reservation_fails = 16
L2_cache_bank[5]: Access = 206107, Miss = 11187, Miss_rate = 0.054, Pending_hits = 1057, Reservation_fails = 15
L2_cache_bank[6]: Access = 206240, Miss = 11205, Miss_rate = 0.054, Pending_hits = 1100, Reservation_fails = 18
L2_cache_bank[7]: Access = 205089, Miss = 11081, Miss_rate = 0.054, Pending_hits = 1054, Reservation_fails = 12
L2_cache_bank[8]: Access = 205876, Miss = 11146, Miss_rate = 0.054, Pending_hits = 1082, Reservation_fails = 12
L2_cache_bank[9]: Access = 205691, Miss = 11075, Miss_rate = 0.054, Pending_hits = 1034, Reservation_fails = 12
L2_cache_bank[10]: Access = 205863, Miss = 11097, Miss_rate = 0.054, Pending_hits = 1061, Reservation_fails = 8
L2_cache_bank[11]: Access = 205901, Miss = 11156, Miss_rate = 0.054, Pending_hits = 1123, Reservation_fails = 10
L2_cache_bank[12]: Access = 206031, Miss = 11262, Miss_rate = 0.055, Pending_hits = 1096, Reservation_fails = 16
L2_cache_bank[13]: Access = 206398, Miss = 11286, Miss_rate = 0.055, Pending_hits = 1078, Reservation_fails = 14
L2_cache_bank[14]: Access = 205748, Miss = 11165, Miss_rate = 0.054, Pending_hits = 1006, Reservation_fails = 13
L2_cache_bank[15]: Access = 206195, Miss = 11152, Miss_rate = 0.054, Pending_hits = 1017, Reservation_fails = 14
L2_cache_bank[16]: Access = 240327, Miss = 11273, Miss_rate = 0.047, Pending_hits = 1391, Reservation_fails = 6
L2_cache_bank[17]: Access = 205364, Miss = 11112, Miss_rate = 0.054, Pending_hits = 1068, Reservation_fails = 9
L2_cache_bank[18]: Access = 204106, Miss = 11106, Miss_rate = 0.054, Pending_hits = 1048, Reservation_fails = 13
L2_cache_bank[19]: Access = 203935, Miss = 10990, Miss_rate = 0.054, Pending_hits = 1056, Reservation_fails = 20
L2_cache_bank[20]: Access = 203542, Miss = 11072, Miss_rate = 0.054, Pending_hits = 1044, Reservation_fails = 21
L2_cache_bank[21]: Access = 204790, Miss = 11101, Miss_rate = 0.054, Pending_hits = 1045, Reservation_fails = 13
L2_total_cache_accesses = 4553404
L2_total_cache_misses = 244852
L2_total_cache_miss_rate = 0.0538
L2_total_cache_pending_hits = 23656
L2_total_cache_reservation_fails = 284
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3172835
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 196604
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1112010
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4858
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48241
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 277
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3388099
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1165109
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.132
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=9995519
icnt_total_pkts_simt_to_mem=5718782
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 73.7888
	minimum = 6
	maximum = 780
Network latency average = 40.3944
	minimum = 6
	maximum = 598
Slowest packet = 9050793
Flit latency average = 47.0159
	minimum = 6
	maximum = 597
Slowest flit = 15632314
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0572124
	minimum = 0.0454082 (at node 26)
	maximum = 0.311017 (at node 44)
Accepted packet rate average = 0.0572124
	minimum = 0.0454082 (at node 26)
	maximum = 0.311017 (at node 44)
Injected flit rate average = 0.0858187
	minimum = 0.0701014 (at node 37)
	maximum = 0.329016 (at node 44)
Accepted flit rate average= 0.0858187
	minimum = 0.0578276 (at node 26)
	maximum = 0.604036 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 39.3926 (18 samples)
	minimum = 6 (18 samples)
	maximum = 486.278 (18 samples)
Network latency average = 23.4181 (18 samples)
	minimum = 6 (18 samples)
	maximum = 388.722 (18 samples)
Flit latency average = 23.9468 (18 samples)
	minimum = 6 (18 samples)
	maximum = 387.833 (18 samples)
Fragmentation average = 0.00963232 (18 samples)
	minimum = 0 (18 samples)
	maximum = 134.611 (18 samples)
Injected packet rate average = 0.0528905 (18 samples)
	minimum = 0.0438205 (18 samples)
	maximum = 0.137844 (18 samples)
Accepted packet rate average = 0.0528905 (18 samples)
	minimum = 0.0438205 (18 samples)
	maximum = 0.137844 (18 samples)
Injected flit rate average = 0.0848511 (18 samples)
	minimum = 0.0560671 (18 samples)
	maximum = 0.189303 (18 samples)
Accepted flit rate average = 0.0848511 (18 samples)
	minimum = 0.0652734 (18 samples)
	maximum = 0.256467 (18 samples)
Injected packet size average = 1.60428 (18 samples)
Accepted packet size average = 1.60428 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 12 min, 32 sec (4352 sec)
gpgpu_simulation_rate = 26615 (inst/sec)
gpgpu_simulation_rate = 1420 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 19862
gpu_sim_insn = 5569050
gpu_ipc =     280.3872
gpu_tot_sim_cycle = 6428043
gpu_tot_sim_insn = 121399746
gpu_tot_ipc =      18.8860
gpu_tot_issued_cta = 9709
max_total_param_size = 0
gpu_stall_dramfull = 3861693
gpu_stall_icnt2sh    = 11529312
partiton_reqs_in_parallel = 436860
partiton_reqs_in_parallel_total    = 43199667
partiton_level_parallism =      21.9948
partiton_level_parallism_total  =       6.7885
partiton_reqs_in_parallel_util = 436860
partiton_reqs_in_parallel_util_total    = 43199667
gpu_sim_cycle_parition_util = 19862
gpu_tot_sim_cycle_parition_util    = 2132789
partiton_level_parallism_util =      21.9948
partiton_level_parallism_util_total  =      20.2711
partiton_replys_in_parallel = 95938
partiton_replys_in_parallel_total    = 4553404
L2_BW  =     457.8284 GB/Sec
L2_BW_total  =      68.5564 GB/Sec
gpu_total_sim_rate=27484

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5028619
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 940240
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0019
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 938448
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5023123
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 940240
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5028619
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6137, 6613, 7418, 6565, 6570, 6245, 6132, 6637, 6101, 6206, 6698, 6792, 7240, 6320, 7348, 6292, 6639, 5911, 6196, 5858, 6583, 6288, 6218, 6547, 6540, 5992, 6828, 6549, 6677, 6741, 6710, 6444, 5816, 5739, 6512, 5959, 6320, 5977, 6394, 6235, 5774, 5945, 6260, 5926, 5958, 6129, 6404, 6133, 5894, 5745, 5307, 5910, 5810, 6207, 4981, 5317, 5970, 5060, 4837, 4909, 5173, 6000, 5813, 5625, 
gpgpu_n_tot_thrd_icount = 301776256
gpgpu_n_tot_w_icount = 9430508
gpgpu_n_stall_shd_mem = 16284496
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3478683
gpgpu_n_mem_write_global = 1170463
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10124173
gpgpu_n_store_insn = 2305221
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30087680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16216800
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 62810
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24066241	W0_Idle:55449212	W0_Scoreboard:30745858	W1:2041774	W2:976277	W3:614292	W4:422397	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2959028
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27829464 {8:3478683,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827128 {40:1170348,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205172664 {40:2685497,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363704 {8:1170463,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1445 
maxdqlatency = 0 
maxmflatency = 149450 
averagemflatency = 378 
max_icnt2mem_latency = 149197 
max_icnt2sh_latency = 6425886 
mrq_lat_table:246707 	5968 	6231 	38614 	30092 	9169 	6274 	8112 	8647 	3247 	81 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3207115 	1343198 	30804 	17611 	12096 	12079 	13049 	8895 	4137 	157 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	11 	418715 	107844 	1635209 	1141578 	540752 	638116 	99852 	9146 	10439 	10442 	11563 	12751 	8672 	4062 	157 	33 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	651572 	956268 	1747952 	120936 	1982 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2040 	123665 	1044640 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1307 	879 	108 	69 	21 	4 	24 	14 	15 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        45        43        34        20        16        16        16        16        31        31        44        43        46        46        47        43 
dram[1]:        47        44        23        29        16        16        17        16        31        30        43        46        45        45        41        39 
dram[2]:        45        39        38        27        16        16        16        16        30        30        41        45        46        44        44        45 
dram[3]:        47        47        24        29        17        16        16        16        31        30        43        46        45        46        46        45 
dram[4]:        43        46        30        32        16        16        16        16        30        30        46        41        46        46        45        45 
dram[5]:        45        44        39        22        16        17        16        16        30        32        45        37        45        44        44        45 
dram[6]:        40        43        31        26        16        16        17        16        30        30        44        45        44        45        46        44 
dram[7]:        40        43        25        16        17        16        16        16        31        32        42        40        42        43        42        43 
dram[8]:        41        44        18        23        15        15        17        16        30        30        43        46        95        43        44        38 
dram[9]:        46        42        24        22        16        16        16        16        34        33        38        48        47        46        46        44 
dram[10]:        44        41        35        17        17        16        16        16        34        33        47        42        43        46        45        44 
maximum service time to same row:
dram[0]:    241602    208890    206731    213500    202783    195104    179362    239829    258568    264232    172828    203131    223473    212838    221996    203855 
dram[1]:    275843    203571    202559    218282    206138    246745    176283    204478    161469    324644    346879    241454    319440    293017    245492    206542 
dram[2]:    207677    158309    177406    173897    241603    235128    206239    210365    245108    170727    168197    260073    241464    303567    367802    282032 
dram[3]:    204374    174814    197131    191963    163771    218721    242230    186360    170382    178198    302813    238866    200829    200823    289035    225696 
dram[4]:    244482    205596    217728    219427    171836    277890    169815    174899    210498    163278    160795    218534    214341    234177    260522    286607 
dram[5]:    173441    174713    167239    206599    235381    286637    252915    243942    236454    169056    237218    184832    237682    209616    245704    212834 
dram[6]:    186904    225231    202997    171835    169111    214551    202522    244125    239674    256820    235299    201069    223083    237655    286128    269653 
dram[7]:    244260    197488    201907    236424    213254    204020    223340    185847    220911    204072    239552    239470    293878    372110    266914    211774 
dram[8]:    187934    201179    206337    219568    243244    220494    161651    252139    219683    285208    233416    175771    220918    274662    272862    236632 
dram[9]:    220906    185090    225491    174838    200652    290675    217587    219628    163973    226400    241435    215879    173550    206514    253161    284140 
dram[10]:    227736    214598    178949    226119    233197    158981    204557    205858    163957    188674    162064    214463    239728    283994    187019    310801 
average row accesses per activate:
dram[0]:  1.735171  1.770235  1.652018  1.653521  1.669756  1.683555  1.673452  1.669173  1.785326  1.737522  1.695246  1.709898  1.726592  1.767406  1.705185  1.728332 
dram[1]:  1.738956  1.741265  1.634650  1.646850  1.715184  1.684943  1.654689  1.665546  1.797662  1.760138  1.770357  1.766411  1.777778  1.711128  1.704393  1.742229 
dram[2]:  1.739851  1.759591  1.640979  1.691324  1.645432  1.686325  1.709027  1.688290  1.788444  1.764220  1.754700  1.779767  1.748025  1.732746  1.773251  1.785105 
dram[3]:  1.751062  1.728522  1.674624  1.647611  1.673747  1.687179  1.727437  1.676976  1.780846  1.739207  1.734830  1.740192  1.724240  1.725596  1.759174  1.766641 
dram[4]:  1.722496  1.687603  1.648889  1.645887  1.695071  1.687063  1.700521  1.705373  1.781498  1.757521  1.748276  1.753521  1.732260  1.711078  1.729278  1.766540 
dram[5]:  1.709196  1.691674  1.671846  1.690499  1.692644  1.734929  1.693162  1.685739  1.765734  1.763254  1.757940  1.728333  1.726859  1.745171  1.736446  1.738752 
dram[6]:  1.730184  1.697917  1.692441  1.678253  1.632084  1.654912  1.669943  1.718470  1.803478  1.737789  1.768448  1.753859  1.684678  1.717873  1.731776  1.760274 
dram[7]:  1.740192  1.717445  1.622222  1.650177  1.692241  1.725806  1.650209  1.703578  1.780466  1.729617  1.741336  1.784021  1.689189  1.738461  1.747573  1.737988 
dram[8]:  1.735708  1.737245  1.583403  1.650528  1.701299  1.701692  1.727589  1.670762  1.765529  1.734334  1.769099  1.769702  2.012039  1.732830  1.718704  1.748675 
dram[9]:  1.774276  1.748288  1.597893  1.640417  1.669748  1.748433  1.727273  1.679520  1.795059  1.786232  1.713430  1.759058  1.733180  1.783680  1.773728  1.741497 
dram[10]:  1.743945  1.697189  1.673184  1.698502  1.669499  1.670546  1.682461  1.673242  1.772097  1.765766  1.801080  1.776212  1.757088  1.697436  1.755573  1.723724 
average row locality = 363142/210879 = 1.722040
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1500      1478      1389      1377      1440      1485      1447      1458      1394      1423      1403      1408      1607      1603      1579      1626 
dram[1]:      1543      1512      1391      1396      1420      1424      1406      1444      1415      1418      1385      1448      1532      1566      1586      1603 
dram[2]:      1523      1489      1379      1399      1438      1439      1444      1466      1403      1387      1395      1426      1559      1628      1594      1595 
dram[3]:      1516      1466      1432      1432      1446      1439      1422      1426      1434      1399      1465      1410      1608      1563      1589      1593 
dram[4]:      1530      1472      1395      1433      1463      1429      1433      1423      1405      1379      1425      1409      1622      1576      1588      1606 
dram[5]:      1498      1480      1384      1378      1429      1431      1449      1449      1426      1362      1432      1440      1582      1621      1594      1644 
dram[6]:      1552      1552      1450      1423      1396      1426      1478      1525      1443      1433      1457      1449      1574      1607      1635      1602 
dram[7]:      1461      1514      1420      1414      1435      1441      1427      1461      1414      1442      1437      1423      1580      1563      1612      1592 
dram[8]:      1509      1500      1416      1421      1445      1406      1444      1472      1438      1398      1438      1406      1602      1597      1607      1598 
dram[9]:      1512      1483      1378      1332      1448      1447      1487      1444      1386      1397      1418      1382      1573      1598      1616      1583 
dram[10]:      1476      1524      1383      1399      1436      1396      1488      1442      1426      1401      1419      1391      1582      1596      1581      1589 
total reads: 259845
bank skew: 1644/1332 = 1.23
chip skew: 24002/23484 = 1.02
number of total write accesses:
dram[0]:       577       556       453       384       542       542       526       540       577       596       594       596       698       707       723       747 
dram[1]:       622       581       430       460       489       512       482       538       584       622       550       624       660       679       703       695 
dram[2]:       577       575       431       453       525       534       506       538       609       536       565       562       654       732       713       706 
dram[3]:       545       546       462       499       524       535       492       526       630       575       622       586       718       682       712       716 
dram[4]:       568       570       460       468       566       501       526       545       617       549       603       583       746       710       686       717 
dram[5]:       565       572       445       419       504       526       532       525       594       567       616       634       694       728       712       752 
dram[6]:       609       567       498       460       476       545       561       587       631       595       628       596       702       719       812       711 
dram[7]:       535       583       478       454       506       485       545       539       573       637       623       609       670       697       728       723 
dram[8]:       586       543       473       454       520       505       541       568       580       567       623       615      1072       699       727       712 
dram[9]:       571       559       442       397       539       506       546       516       576       575       585       560       694       719       720       721 
dram[10]:       540       589       414       415       529       470       536       509       619       559       582       625       711       721       703       707 
total reads: 103297
bank skew: 1072/384 = 2.79
chip skew: 9785/9216 = 1.06
average mf latency per bank:
dram[0]:       4868      5042      5391      5457      5140      5184      5528      5437      5198      5285      5556      5636      3701      3764      3340      3470
dram[1]:       4696      4922      5469      5419      5514      5525      5734      5292      5360      5059      5768      5371      3845      3756      3524      3590
dram[2]:       4910      5027      5408      5369      5374      5443      5586      5388      4979      5451      5541      5436      3797      3682      3627      3677
dram[3]:       5085      5092      5257      5000      5476      5304      5553      5486      4973      5481      5337      5465      3754      3772      3666      3651
dram[4]:       4900      4971      5420      5270      5260      5399      5409      5417      5302      5638      5505      5661      3582      3753      3827      3471
dram[5]:       4928      5117      5535      5603      5577      5352      5457      5413      5339      5373      5512      5401      3639      3722      3618      3499
dram[6]:       4683      4800      5209      5363      5689      5291      5392      5140      5061      5102      5274      5445      3628      3567      3468      3495
dram[7]:       4981      4938      5260      5509      5504      5552      5297      5330      5265      5072      5406      5612      3739      3698      3729      3696
dram[8]:       4834      4990      5235      5298      5400      5655      5345      5224      5208      5400      5412      5370      6002      3644      3654      3496
dram[9]:       4868      5074      5330      5646      5144      5307      5032      5365      5284      5383      5330      5481      3539      3672      3600      3527
dram[10]:       4917      4787      5396      5366      5289      5631      5137      5429      5151      5442      5585      5373      3665      3592      3392      3379
maximum mf latency per bank:
dram[0]:      55382    147991     61614     58226    126246    104666    105048     59588     56192    110091    105092    148034     61636    148027     52132    109938
dram[1]:      51828     51805     97268    104859    148201    105215    126129     60426    148089     72276     55799     55842    109972    105005     52139     61546
dram[2]:      61692     55354     86437     86475     59411    126178    147983    104770     49988    110114     56051     58328     61633    109902    149450    149368
dram[3]:     147739     55372    105186     55451    148070    105141    110155     62942     56180    148094     58274     61632    109972    105098    109884    149319
dram[4]:      55397     55493     86320    105141     58445    126043    126142     62987    110118    147973    148019    109947     54887    105134    109999     55187
dram[5]:      55544    104841    104865    126117    126171     58419    105069     62944     56166     56064    101680    105235     53456    109956    149408    147986
dram[6]:      55651     55747    104801     86400    104788    125949    147950    126141     49982    110085     61652    147830     61660     54086    149442     55154
dram[7]:      55748    104963    104851    105149    126107    105099    126109     63006    105114    110078     55842    110106    109930    109923    149447    105872
dram[8]:      52319     55170     86463    104815    147933    126208    148075     57366     77818     56093    110030     54018     52826    110044    149386     55251
dram[9]:      86527    147778     86504    105088     85537    104768     52541    104722    148103    110143     55724     77762     61560    148031    149450    104924
dram[10]:      55159     61555    104799    105096    126142    147897     59545    104731    148051    126148    148127     77706    105116     52508     55309     55350
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4008939 n_nop=3852824 n_act=19275 n_pre=19259 n_req=32975 n_rd=94468 n_write=23113 bw_util=0.05866
n_activity=636199 dram_eff=0.3696
bk0: 6000a 3937468i bk1: 5912a 3939368i bk2: 5556a 3941599i bk3: 5508a 3944125i bk4: 5760a 3935592i bk5: 5940a 3934960i bk6: 5788a 3937664i bk7: 5832a 3936062i bk8: 5576a 3939565i bk9: 5692a 3938913i bk10: 5612a 3938821i bk11: 5632a 3938339i bk12: 6428a 3928904i bk13: 6412a 3930952i bk14: 6316a 3929135i bk15: 6504a 3928769i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.376426
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4008939 n_nop=3854173 n_act=19025 n_pre=19009 n_req=32720 n_rd=93956 n_write=22776 bw_util=0.05824
n_activity=630756 dram_eff=0.3701
bk0: 6172a 3935284i bk1: 6048a 3938018i bk2: 5564a 3944105i bk3: 5584a 3941050i bk4: 5680a 3939577i bk5: 5696a 3936267i bk6: 5624a 3940259i bk7: 5776a 3936158i bk8: 5660a 3939137i bk9: 5672a 3938853i bk10: 5540a 3945257i bk11: 5792a 3937577i bk12: 6128a 3934595i bk13: 6264a 3932913i bk14: 6344a 3931308i bk15: 6412a 3930613i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.370905
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4008939 n_nop=3854156 n_act=18936 n_pre=18920 n_req=32780 n_rd=94256 n_write=22671 bw_util=0.05833
n_activity=632997 dram_eff=0.3694
bk0: 6092a 3937760i bk1: 5956a 3938311i bk2: 5516a 3945874i bk3: 5596a 3943658i bk4: 5752a 3936871i bk5: 5756a 3936174i bk6: 5776a 3939542i bk7: 5864a 3938024i bk8: 5612a 3938658i bk9: 5548a 3941258i bk10: 5580a 3941278i bk11: 5704a 3944243i bk12: 6236a 3932969i bk13: 6512a 3929354i bk14: 6376a 3931332i bk15: 6380a 3931528i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.361693
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4008939 n_nop=3853049 n_act=19172 n_pre=19156 n_req=33010 n_rd=94560 n_write=23002 bw_util=0.05865
n_activity=631398 dram_eff=0.3724
bk0: 6064a 3939734i bk1: 5864a 3938611i bk2: 5728a 3941786i bk3: 5728a 3940347i bk4: 5784a 3939083i bk5: 5756a 3939052i bk6: 5688a 3941248i bk7: 5704a 3937966i bk8: 5736a 3937122i bk9: 5596a 3940206i bk10: 5860a 3939108i bk11: 5640a 3938167i bk12: 6432a 3929751i bk13: 6252a 3931991i bk14: 6356a 3931881i bk15: 6372a 3931370i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.355398
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4008939 n_nop=3852977 n_act=19216 n_pre=19200 n_req=33003 n_rd=94352 n_write=23194 bw_util=0.05864
n_activity=633491 dram_eff=0.3711
bk0: 6120a 3939764i bk1: 5888a 3937896i bk2: 5580a 3943930i bk3: 5732a 3940403i bk4: 5852a 3936844i bk5: 5716a 3938355i bk6: 5732a 3937478i bk7: 5692a 3936419i bk8: 5620a 3938908i bk9: 5516a 3943869i bk10: 5700a 3938531i bk11: 5636a 3938243i bk12: 6488a 3927789i bk13: 6304a 3929470i bk14: 6352a 3932203i bk15: 6424a 3931754i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.371836
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4008939 n_nop=3853142 n_act=19161 n_pre=19145 n_req=32984 n_rd=94396 n_write=23095 bw_util=0.05861
n_activity=639024 dram_eff=0.3677
bk0: 5992a 3938715i bk1: 5920a 3938507i bk2: 5536a 3944905i bk3: 5512a 3948579i bk4: 5716a 3940307i bk5: 5724a 3939104i bk6: 5796a 3937728i bk7: 5796a 3936675i bk8: 5704a 3940121i bk9: 5448a 3943101i bk10: 5728a 3941594i bk11: 5760a 3936195i bk12: 6328a 3932479i bk13: 6484a 3928031i bk14: 6376a 3931441i bk15: 6576a 3927817i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.366219
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4008939 n_nop=3849701 n_act=19652 n_pre=19636 n_req=33699 n_rd=96008 n_write=23942 bw_util=0.05984
n_activity=644779 dram_eff=0.3721
bk0: 6208a 3935952i bk1: 6208a 3936815i bk2: 5800a 3939229i bk3: 5692a 3941083i bk4: 5584a 3937813i bk5: 5704a 3936158i bk6: 5912a 3933187i bk7: 6100a 3932371i bk8: 5772a 3936428i bk9: 5732a 3935412i bk10: 5828a 3935093i bk11: 5796a 3936921i bk12: 6296a 3929196i bk13: 6428a 3928716i bk14: 6540a 3926445i bk15: 6408a 3928459i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.382766
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4008939 n_nop=3852772 n_act=19245 n_pre=19229 n_req=33021 n_rd=94544 n_write=23149 bw_util=0.05872
n_activity=637168 dram_eff=0.3694
bk0: 5844a 3943044i bk1: 6056a 3937559i bk2: 5680a 3942584i bk3: 5656a 3941943i bk4: 5740a 3940272i bk5: 5764a 3941258i bk6: 5708a 3938666i bk7: 5844a 3936621i bk8: 5656a 3940384i bk9: 5768a 3936768i bk10: 5748a 3940040i bk11: 5692a 3940562i bk12: 6320a 3932405i bk13: 6252a 3934652i bk14: 6448a 3930157i bk15: 6368a 3929730i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.357969
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4008939 n_nop=3852057 n_act=19276 n_pre=19260 n_req=33482 n_rd=94788 n_write=23558 bw_util=0.05904
n_activity=642326 dram_eff=0.3685
bk0: 6036a 3941574i bk1: 6000a 3939462i bk2: 5664a 3943669i bk3: 5684a 3942933i bk4: 5780a 3938656i bk5: 5624a 3937975i bk6: 5776a 3937321i bk7: 5888a 3934025i bk8: 5752a 3936306i bk9: 5592a 3939268i bk10: 5752a 3940074i bk11: 5624a 3939775i bk12: 6408a 3931693i bk13: 6388a 3930246i bk14: 6428a 3932411i bk15: 6392a 3931883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.365994
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4008939 n_nop=3854556 n_act=18903 n_pre=18887 n_req=32710 n_rd=93936 n_write=22657 bw_util=0.05817
n_activity=629482 dram_eff=0.3704
bk0: 6048a 3940278i bk1: 5932a 3939788i bk2: 5512a 3943843i bk3: 5328a 3945406i bk4: 5792a 3935700i bk5: 5788a 3938026i bk6: 5948a 3934461i bk7: 5776a 3935850i bk8: 5544a 3938840i bk9: 5588a 3937595i bk10: 5672a 3937327i bk11: 5528a 3940102i bk12: 6292a 3933071i bk13: 6392a 3931395i bk14: 6464a 3929210i bk15: 6332a 3928643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.394617
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4008939 n_nop=3854059 n_act=19019 n_pre=19003 n_req=32758 n_rd=94116 n_write=22742 bw_util=0.0583
n_activity=634115 dram_eff=0.3686
bk0: 5904a 3935744i bk1: 6096a 3935701i bk2: 5532a 3946266i bk3: 5596a 3941172i bk4: 5744a 3935973i bk5: 5584a 3939040i bk6: 5952a 3935638i bk7: 5768a 3936194i bk8: 5704a 3935799i bk9: 5604a 3938050i bk10: 5676a 3938835i bk11: 5564a 3939996i bk12: 6328a 3930509i bk13: 6384a 3929312i bk14: 6324a 3930297i bk15: 6356a 3930943i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.394642

========= L2 cache stats =========
L2_cache_bank[0]: Access = 208936, Miss = 11759, Miss_rate = 0.056, Pending_hits = 1072, Reservation_fails = 7
L2_cache_bank[1]: Access = 210322, Miss = 11858, Miss_rate = 0.056, Pending_hits = 1058, Reservation_fails = 7
L2_cache_bank[2]: Access = 209466, Miss = 11678, Miss_rate = 0.056, Pending_hits = 1066, Reservation_fails = 14
L2_cache_bank[3]: Access = 209934, Miss = 11811, Miss_rate = 0.056, Pending_hits = 1096, Reservation_fails = 14
L2_cache_bank[4]: Access = 209540, Miss = 11735, Miss_rate = 0.056, Pending_hits = 1058, Reservation_fails = 16
L2_cache_bank[5]: Access = 210392, Miss = 11829, Miss_rate = 0.056, Pending_hits = 1071, Reservation_fails = 15
L2_cache_bank[6]: Access = 210689, Miss = 11912, Miss_rate = 0.057, Pending_hits = 1109, Reservation_fails = 18
L2_cache_bank[7]: Access = 209302, Miss = 11728, Miss_rate = 0.056, Pending_hits = 1062, Reservation_fails = 12
L2_cache_bank[8]: Access = 210327, Miss = 11861, Miss_rate = 0.056, Pending_hits = 1089, Reservation_fails = 12
L2_cache_bank[9]: Access = 209957, Miss = 11727, Miss_rate = 0.056, Pending_hits = 1045, Reservation_fails = 12
L2_cache_bank[10]: Access = 210261, Miss = 11794, Miss_rate = 0.056, Pending_hits = 1072, Reservation_fails = 8
L2_cache_bank[11]: Access = 210055, Miss = 11805, Miss_rate = 0.056, Pending_hits = 1124, Reservation_fails = 10
L2_cache_bank[12]: Access = 210465, Miss = 11985, Miss_rate = 0.057, Pending_hits = 1115, Reservation_fails = 16
L2_cache_bank[13]: Access = 210869, Miss = 12017, Miss_rate = 0.057, Pending_hits = 1086, Reservation_fails = 14
L2_cache_bank[14]: Access = 209940, Miss = 11786, Miss_rate = 0.056, Pending_hits = 1010, Reservation_fails = 13
L2_cache_bank[15]: Access = 210618, Miss = 11850, Miss_rate = 0.056, Pending_hits = 1031, Reservation_fails = 14
L2_cache_bank[16]: Access = 244634, Miss = 11899, Miss_rate = 0.049, Pending_hits = 1392, Reservation_fails = 6
L2_cache_bank[17]: Access = 209736, Miss = 11798, Miss_rate = 0.056, Pending_hits = 1077, Reservation_fails = 9
L2_cache_bank[18]: Access = 208560, Miss = 11818, Miss_rate = 0.057, Pending_hits = 1069, Reservation_fails = 13
L2_cache_bank[19]: Access = 208272, Miss = 11666, Miss_rate = 0.056, Pending_hits = 1059, Reservation_fails = 20
L2_cache_bank[20]: Access = 208064, Miss = 11791, Miss_rate = 0.057, Pending_hits = 1051, Reservation_fails = 21
L2_cache_bank[21]: Access = 209003, Miss = 11738, Miss_rate = 0.056, Pending_hits = 1047, Reservation_fails = 13
L2_total_cache_accesses = 4649342
L2_total_cache_misses = 259845
L2_total_cache_miss_rate = 0.0559
L2_total_cache_pending_hits = 23859
L2_total_cache_reservation_fails = 284
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3248227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18862
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 211594
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1117360
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4859
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48244
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 277
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3478683
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170463
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.132
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=10192045
icnt_total_pkts_simt_to_mem=5820074
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.0586
	minimum = 6
	maximum = 87
Network latency average = 9.30712
	minimum = 6
	maximum = 84
Slowest packet = 9131226
Flit latency average = 9.31896
	minimum = 6
	maximum = 84
Slowest flit = 15752258
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0966094
	minimum = 0.0722018 (at node 25)
	maximum = 0.114043 (at node 32)
Accepted packet rate average = 0.0966094
	minimum = 0.0722018 (at node 25)
	maximum = 0.114043 (at node 32)
Injected flit rate average = 0.149951
	minimum = 0.0762801 (at node 25)
	maximum = 0.233599 (at node 32)
Accepted flit rate average= 0.149951
	minimum = 0.110568 (at node 39)
	maximum = 0.197397 (at node 12)
Injected packet length average = 1.55214
Accepted packet length average = 1.55214
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.8488 (19 samples)
	minimum = 6 (19 samples)
	maximum = 465.263 (19 samples)
Network latency average = 22.6754 (19 samples)
	minimum = 6 (19 samples)
	maximum = 372.684 (19 samples)
Flit latency average = 23.1769 (19 samples)
	minimum = 6 (19 samples)
	maximum = 371.842 (19 samples)
Fragmentation average = 0.00912535 (19 samples)
	minimum = 0 (19 samples)
	maximum = 127.526 (19 samples)
Injected packet rate average = 0.0551915 (19 samples)
	minimum = 0.0453142 (19 samples)
	maximum = 0.136591 (19 samples)
Accepted packet rate average = 0.0551915 (19 samples)
	minimum = 0.0453142 (19 samples)
	maximum = 0.136591 (19 samples)
Injected flit rate average = 0.0882774 (19 samples)
	minimum = 0.0571309 (19 samples)
	maximum = 0.191635 (19 samples)
Accepted flit rate average = 0.0882774 (19 samples)
	minimum = 0.0676574 (19 samples)
	maximum = 0.253358 (19 samples)
Injected packet size average = 1.59947 (19 samples)
Accepted packet size average = 1.59947 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 13 min, 37 sec (4417 sec)
gpgpu_simulation_rate = 27484 (inst/sec)
gpgpu_simulation_rate = 1455 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 3248
gpu_sim_insn = 4446854
gpu_ipc =    1369.1053
gpu_tot_sim_cycle = 6653441
gpu_tot_sim_insn = 125846600
gpu_tot_ipc =      18.9145
gpu_tot_issued_cta = 10220
max_total_param_size = 0
gpu_stall_dramfull = 3861693
gpu_stall_icnt2sh    = 11529553
partiton_reqs_in_parallel = 71456
partiton_reqs_in_parallel_total    = 43636527
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.5692
partiton_reqs_in_parallel_util = 71456
partiton_reqs_in_parallel_util_total    = 43636527
gpu_sim_cycle_parition_util = 3248
gpu_tot_sim_cycle_parition_util    = 2152651
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      20.2737
partiton_replys_in_parallel = 8191
partiton_replys_in_parallel_total    = 4649342
L2_BW  =     239.0319 GB/Sec
L2_BW_total  =      66.3506 GB/Sec
gpu_total_sim_rate=28382

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5110389
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 981120
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0018
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 979328
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5104893
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 981120
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5110389
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6242, 6718, 7523, 6670, 6675, 6350, 6237, 6742, 6206, 6311, 6803, 6897, 7345, 6425, 7453, 6397, 6744, 6016, 6301, 5963, 6688, 6393, 6323, 6652, 6645, 6097, 6933, 6654, 6782, 6846, 6815, 6549, 5900, 5823, 6596, 6043, 6404, 6061, 6478, 6319, 5858, 6029, 6344, 6010, 6042, 6213, 6488, 6217, 5978, 5829, 5391, 5994, 5894, 6291, 5065, 5401, 6054, 5144, 4921, 4993, 5257, 6084, 5897, 5709, 
gpgpu_n_tot_thrd_icount = 306486432
gpgpu_n_tot_w_icount = 9577701
gpgpu_n_stall_shd_mem = 16284496
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3486854
gpgpu_n_mem_write_global = 1170483
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10385617
gpgpu_n_store_insn = 2305241
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 31395840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16216800
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 62810
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24082420	W0_Idle:55450406	W0_Scoreboard:30779525	W1:2041829	W2:976277	W3:614292	W4:422403	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3106160
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27894832 {8:3486854,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827928 {40:1170368,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205499504 {40:2693668,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363864 {8:1170483,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1445 
maxdqlatency = 0 
maxmflatency = 149450 
averagemflatency = 378 
max_icnt2mem_latency = 149197 
max_icnt2sh_latency = 6653440 
mrq_lat_table:247358 	6010 	6251 	38649 	30125 	9180 	6274 	8112 	8647 	3247 	81 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3214935 	1343569 	30804 	17611 	12096 	12079 	13049 	8895 	4137 	157 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	11 	426721 	108029 	1635209 	1141578 	540752 	638116 	99852 	9146 	10439 	10442 	11563 	12751 	8672 	4062 	157 	33 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	658197 	957627 	1748137 	120938 	1982 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2040 	123665 	1044660 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1314 	879 	108 	69 	21 	4 	24 	14 	15 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        45        43        34        20        16        16        16        16        31        31        44        43        46        46        47        43 
dram[1]:        47        44        23        29        16        16        17        16        31        30        43        46        45        45        41        39 
dram[2]:        45        39        38        27        16        16        16        16        30        30        41        45        46        44        44        45 
dram[3]:        47        47        24        29        17        16        16        16        31        30        43        46        45        46        46        45 
dram[4]:        43        46        30        32        16        16        16        16        30        30        46        41        46        46        45        45 
dram[5]:        45        44        39        22        16        17        16        16        30        32        45        37        45        44        44        45 
dram[6]:        40        43        31        26        16        16        17        16        30        30        44        45        44        45        46        44 
dram[7]:        40        43        25        16        17        16        16        16        31        32        42        40        42        43        42        43 
dram[8]:        41        44        18        23        15        15        17        16        30        30        43        46        95        43        44        38 
dram[9]:        46        42        24        22        16        16        16        16        34        33        38        48        47        46        46        44 
dram[10]:        44        41        35        17        17        16        16        16        34        33        47        42        43        46        45        44 
maximum service time to same row:
dram[0]:    241602    208890    206731    213500    202783    195104    179362    239829    258568    264232    172828    203131    223473    212838    221996    203855 
dram[1]:    275843    203571    202559    218282    206138    246745    176283    204478    161469    324644    346879    241454    319440    293017    245492    206542 
dram[2]:    207677    158309    177406    173897    241603    235128    206239    210365    245108    170727    168197    260073    241464    303567    367802    282032 
dram[3]:    204374    174814    197131    191963    163771    218721    242230    186360    170382    178198    302813    238866    200829    200823    289035    225696 
dram[4]:    244482    205596    217728    219427    171836    277890    169815    174899    210498    163278    160795    218534    214341    234177    260522    286607 
dram[5]:    173441    174713    167239    206599    235381    286637    252915    243942    236454    169056    237218    184832    237682    209616    245704    212834 
dram[6]:    186904    225231    202997    171835    169111    214551    202522    244125    239674    256820    235299    201069    223083    237655    286128    269653 
dram[7]:    244260    197488    201907    236424    213254    204020    223340    185847    220911    204072    239552    239470    293878    372110    266914    211774 
dram[8]:    187934    201179    206337    219568    243244    220494    161651    252139    219683    285208    233416    175771    220918    274662    272862    236632 
dram[9]:    220906    185090    225491    174838    200652    290675    217587    219628    163973    226400    241435    215879    173550    206514    253161    284140 
dram[10]:    227736    214598    178949    226119    233197    158981    204557    205858    163957    188674    162064    214463    239728    283994    187019    310801 
average row accesses per activate:
dram[0]:  1.735171  1.770235  1.652018  1.653521  1.673401  1.686307  1.674576  1.671953  1.786811  1.736481  1.696610  1.710280  1.729993  1.772936  1.706884  1.732897 
dram[1]:  1.738956  1.741265  1.634650  1.646850  1.719676  1.685217  1.656743  1.669748  1.799103  1.761207  1.770000  1.764007  1.783630  1.712110  1.708116  1.746212 
dram[2]:  1.739851  1.759591  1.640979  1.691324  1.652429  1.687447  1.713660  1.691077  1.787423  1.763686  1.756708  1.780859  1.757886  1.735143  1.777266  1.789922 
dram[3]:  1.751062  1.728522  1.674624  1.647611  1.675446  1.689744  1.731290  1.678112  1.781787  1.739666  1.737542  1.739130  1.726667  1.728111  1.763942  1.769113 
dram[4]:  1.722496  1.687603  1.648889  1.645887  1.697830  1.690559  1.704250  1.706493  1.784521  1.760000  1.749141  1.757256  1.735573  1.715034  1.733283  1.769582 
dram[5]:  1.709196  1.691674  1.671846  1.690499  1.698774  1.742021  1.697436  1.688567  1.767219  1.762557  1.758768  1.727727  1.735406  1.750185  1.741159  1.743106 
dram[6]:  1.730184  1.697917  1.692441  1.678253  1.635888  1.658270  1.674857  1.721138  1.809731  1.741247  1.774576  1.752348  1.692080  1.721771  1.735502  1.762738 
dram[7]:  1.740192  1.717445  1.622222  1.650177  1.694856  1.728738  1.653556  1.708936  1.779661  1.732558  1.740709  1.787719  1.691673  1.742506  1.750746  1.745686 
dram[8]:  1.735708  1.737245  1.583403  1.650528  1.704762  1.702847  1.729565  1.675941  1.767888  1.734155  1.768439  1.769432  2.013503  1.735849  1.723122  1.754917 
dram[9]:  1.774276  1.748288  1.597893  1.640417  1.671704  1.752014  1.730051  1.679795  1.798174  1.789331  1.717094  1.759276  1.736440  1.790000  1.776176  1.741692 
dram[10]:  1.743945  1.697189  1.673184  1.698502  1.674596  1.670841  1.686046  1.674379  1.773552  1.768194  1.800179  1.775923  1.756098  1.697657  1.758833  1.724681 
average row locality = 363934/211081 = 1.724144
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1500      1478      1389      1377      1446      1490      1450      1463      1400      1426      1407      1415      1613      1609      1582      1631 
dram[1]:      1543      1512      1391      1396      1425      1426      1410      1449      1421      1421      1394      1452      1538      1568      1590      1608 
dram[2]:      1523      1489      1379      1399      1448      1442      1451      1471      1407      1394      1399      1429      1569      1632      1601      1600 
dram[3]:      1516      1466      1432      1432      1448      1442      1428      1429      1442      1402      1470      1413      1612      1566      1595      1596 
dram[4]:      1530      1472      1395      1433      1468      1433      1439      1426      1411      1385      1431      1414      1629      1581      1594      1609 
dram[5]:      1498      1480      1384      1378      1436      1439      1454      1454      1432      1363      1438      1441      1590      1629      1599      1649 
dram[6]:      1552      1552      1450      1423      1402      1430      1484      1530      1451      1442      1466      1454      1582      1612      1641      1607 
dram[7]:      1461      1514      1420      1414      1438      1446      1431      1469      1420      1448      1438      1429      1583      1568      1616      1600 
dram[8]:      1509      1500      1416      1421      1449      1409      1448      1480      1445      1402      1439      1410      1607      1601      1611      1606 
dram[9]:      1512      1483      1378      1332      1452      1451      1492      1446      1392      1402      1424      1384      1578      1605      1621      1585 
dram[10]:      1476      1524      1383      1399      1442      1398      1494      1445      1432      1408      1425      1395      1588      1598      1586      1592 
total reads: 260504
bank skew: 1649/1332 = 1.24
chip skew: 24078/23537 = 1.02
number of total write accesses:
dram[0]:       577       556       453       384       542       542       526       540       578       597       595       598       700       710       724       750 
dram[1]:       622       581       430       460       489       512       482       538       585       622       553       626       663       680       704       697 
dram[2]:       577       575       431       453       525       534       506       538       611       539       565       562       660       733       713       709 
dram[3]:       545       546       462       499       524       535       492       526       632       576       622       587       719       684       714       718 
dram[4]:       568       570       460       468       566       501       526       545       618       551       605       584       747       712       687       718 
dram[5]:       565       572       445       419       504       526       532       525       595       567       618       634       699       732       715       753 
dram[6]:       609       567       498       460       476       545       561       587       632       597       628       598       704       721       813       711 
dram[7]:       535       583       478       454       506       485       545       539       575       638       623       609       672       699       730       727 
dram[8]:       586       543       473       454       520       505       541       568       581       568       623       616      1077       699       729       714 
dram[9]:       571       559       442       397       539       506       546       516       577       577       585       560       695       722       720       721 
dram[10]:       540       589       414       415       529       470       536       509       620       560       584       626       716       721       704       707 
total reads: 103430
bank skew: 1077/384 = 2.80
chip skew: 9797/9231 = 1.06
average mf latency per bank:
dram[0]:       4868      5042      5391      5457      5129      5175      5524      5429      5185      5280      5547      5617      3693      3753      3338      3462
dram[1]:       4696      4922      5469      5419      5504      5523      5727      5283      5347      5056      5738      5360      3834      3755      3521      3584
dram[2]:       4910      5027      5408      5369      5352      5439      5571      5379      4970      5428      5535      5433      3775      3679      3621      3669
dram[3]:       5085      5092      5257      5000      5474      5300      5541      5483      4954      5475      5330      5459      3750      3768      3658      3648
dram[4]:       4900      4971      5420      5270      5251      5392      5398      5413      5289      5620      5489      5649      3575      3746      3820      3469
dram[5]:       4928      5117      5535      5603      5561      5334      5448      5404      5326      5375      5496      5403      3624      3707      3610      3494
dram[6]:       4683      4800      5209      5363      5676      5284      5381      5133      5044      5080      5257      5432      3617      3561      3462      3492
dram[7]:       4981      4938      5260      5509      5499      5542      5291      5314      5249      5060      5407      5601      3735      3691      3723      3682
dram[8]:       4834      4990      5235      5298      5393      5650      5339      5209      5193      5391      5414      5361      5984      3642      3649      3485
dram[9]:       4868      5074      5330      5646      5138      5300      5025      5364      5271      5370      5319      5480      3534      3661      3597      3528
dram[10]:       4917      4787      5396      5366      5277      5630      5127      5425      5138      5425      5569      5364      3652      3593      3387      3378
maximum mf latency per bank:
dram[0]:      55382    147991     61614     58226    126246    104666    105048     59588     56192    110091    105092    148034     61636    148027     52132    109938
dram[1]:      51828     51805     97268    104859    148201    105215    126129     60426    148089     72276     55799     55842    109972    105005     52139     61546
dram[2]:      61692     55354     86437     86475     59411    126178    147983    104770     49988    110114     56051     58328     61633    109902    149450    149368
dram[3]:     147739     55372    105186     55451    148070    105141    110155     62942     56180    148094     58274     61632    109972    105098    109884    149319
dram[4]:      55397     55493     86320    105141     58445    126043    126142     62987    110118    147973    148019    109947     54887    105134    109999     55187
dram[5]:      55544    104841    104865    126117    126171     58419    105069     62944     56166     56064    101680    105235     53456    109956    149408    147986
dram[6]:      55651     55747    104801     86400    104788    125949    147950    126141     49982    110085     61652    147830     61660     54086    149442     55154
dram[7]:      55748    104963    104851    105149    126107    105099    126109     63006    105114    110078     55842    110106    109930    109923    149447    105872
dram[8]:      52319     55170     86463    104815    147933    126208    148075     57366     77818     56093    110030     54018     52826    110044    149386     55251
dram[9]:      86527    147778     86504    105088     85537    104768     52541    104722    148103    110143     55724     77762     61560    148031    149450    104924
dram[10]:      55159     61555    104799    105096    126142    147897     59545    104731    148051    126148    148127     77706    105116     52508     55309     55350
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4014969 n_nop=3858518 n_act=19297 n_pre=19281 n_req=33048 n_rd=94704 n_write=23169 bw_util=0.05872
n_activity=637559 dram_eff=0.3698
bk0: 6000a 3943496i bk1: 5912a 3945396i bk2: 5556a 3947628i bk3: 5508a 3950154i bk4: 5784a 3941549i bk5: 5960a 3940879i bk6: 5800a 3943647i bk7: 5852a 3942026i bk8: 5600a 3945478i bk9: 5704a 3944817i bk10: 5628a 3944771i bk11: 5660a 3944178i bk12: 6452a 3934785i bk13: 6436a 3936830i bk14: 6328a 3935069i bk15: 6524a 3934656i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.375979
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4014969 n_nop=3859889 n_act=19046 n_pre=19030 n_req=32788 n_rd=94176 n_write=22828 bw_util=0.05828
n_activity=632181 dram_eff=0.3702
bk0: 6172a 3941312i bk1: 6048a 3944047i bk2: 5564a 3950135i bk3: 5584a 3947081i bk4: 5700a 3945557i bk5: 5704a 3942256i bk6: 5640a 3946236i bk7: 5796a 3942151i bk8: 5684a 3945049i bk9: 5684a 3944840i bk10: 5576a 3951004i bk11: 5808a 3943438i bk12: 6152a 3940506i bk13: 6272a 3938891i bk14: 6360a 3937275i bk15: 6432a 3936548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.370393
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4014969 n_nop=3859808 n_act=18957 n_pre=18941 n_req=32864 n_rd=94532 n_write=22731 bw_util=0.05841
n_activity=634594 dram_eff=0.3696
bk0: 6092a 3943788i bk1: 5956a 3944339i bk2: 5516a 3951902i bk3: 5596a 3949686i bk4: 5792a 3942761i bk5: 5768a 3942073i bk6: 5804a 3945500i bk7: 5884a 3943989i bk8: 5628a 3944555i bk9: 5576a 3947049i bk10: 5596a 3947249i bk11: 5716a 3950224i bk12: 6276a 3938813i bk13: 6528a 3935317i bk14: 6404a 3937288i bk15: 6400a 3937438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.361312
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4014969 n_nop=3858805 n_act=19189 n_pre=19173 n_req=33070 n_rd=94756 n_write=23046 bw_util=0.05868
n_activity=632574 dram_eff=0.3725
bk0: 6064a 3945760i bk1: 5864a 3944639i bk2: 5728a 3947815i bk3: 5728a 3946377i bk4: 5792a 3945099i bk5: 5768a 3945047i bk6: 5712a 3947212i bk7: 5716a 3943953i bk8: 5768a 3942960i bk9: 5608a 3946147i bk10: 5880a 3945081i bk11: 5652a 3944091i bk12: 6448a 3935714i bk13: 6264a 3937917i bk14: 6380a 3937768i bk15: 6384a 3937293i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.3549
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4014969 n_nop=3858681 n_act=19233 n_pre=19217 n_req=33076 n_rd=94600 n_write=23238 bw_util=0.0587
n_activity=634778 dram_eff=0.3713
bk0: 6120a 3945792i bk1: 5888a 3943925i bk2: 5580a 3949959i bk3: 5732a 3946434i bk4: 5872a 3942811i bk5: 5732a 3944356i bk6: 5756a 3943431i bk7: 5704a 3942398i bk8: 5644a 3944846i bk9: 5540a 3949768i bk10: 5724a 3944390i bk11: 5656a 3944186i bk12: 6516a 3933677i bk13: 6324a 3935366i bk14: 6376a 3938130i bk15: 6436a 3937735i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.371318
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4014969 n_nop=3858818 n_act=19176 n_pre=19160 n_req=33065 n_rd=94656 n_write=23159 bw_util=0.05869
n_activity=640464 dram_eff=0.3679
bk0: 5992a 3944743i bk1: 5920a 3944536i bk2: 5536a 3950935i bk3: 5512a 3954610i bk4: 5744a 3946286i bk5: 5756a 3945024i bk6: 5816a 3943716i bk7: 5816a 3942620i bk8: 5728a 3946022i bk9: 5452a 3949100i bk10: 5752a 3947463i bk11: 5764a 3942192i bk12: 6360a 3938273i bk13: 6516a 3933809i bk14: 6396a 3937357i bk15: 6596a 3933781i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.365718
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4014969 n_nop=3855355 n_act=19668 n_pre=19652 n_req=33785 n_rd=96312 n_write=23982 bw_util=0.05992
n_activity=646352 dram_eff=0.3722
bk0: 6208a 3941979i bk1: 6208a 3942843i bk2: 5800a 3945259i bk3: 5692a 3947113i bk4: 5608a 3943773i bk5: 5720a 3942143i bk6: 5936a 3939179i bk7: 6120a 3938344i bk8: 5804a 3942375i bk9: 5768a 3941256i bk10: 5864a 3941028i bk11: 5816a 3942735i bk12: 6328a 3935102i bk13: 6448a 3934636i bk14: 6564a 3932396i bk15: 6428a 3934417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.382229
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4014969 n_nop=3858484 n_act=19260 n_pre=19244 n_req=33093 n_rd=94780 n_write=23201 bw_util=0.05877
n_activity=638373 dram_eff=0.3696
bk0: 5844a 3949071i bk1: 6056a 3943588i bk2: 5680a 3948614i bk3: 5656a 3947974i bk4: 5752a 3946268i bk5: 5784a 3947210i bk6: 5724a 3944666i bk7: 5876a 3942542i bk8: 5680a 3946236i bk9: 5792a 3942669i bk10: 5752a 3946033i bk11: 5716a 3946521i bk12: 6332a 3938352i bk13: 6272a 3940543i bk14: 6464a 3936088i bk15: 6400a 3935593i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.357492
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4014969 n_nop=3857785 n_act=19294 n_pre=19278 n_req=33550 n_rd=95012 n_write=23600 bw_util=0.05908
n_activity=643683 dram_eff=0.3685
bk0: 6036a 3947601i bk1: 6000a 3945491i bk2: 5664a 3949700i bk3: 5684a 3948965i bk4: 5796a 3944661i bk5: 5636a 3943954i bk6: 5792a 3943298i bk7: 5920a 3939974i bk8: 5780a 3942197i bk9: 5608a 3945176i bk10: 5756a 3946070i bk11: 5640a 3945675i bk12: 6428a 3937493i bk13: 6404a 3936234i bk14: 6444a 3938370i bk15: 6424a 3937771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.365512
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4014969 n_nop=3860320 n_act=18916 n_pre=18900 n_req=32770 n_rd=94148 n_write=22685 bw_util=0.0582
n_activity=630622 dram_eff=0.3705
bk0: 6048a 3946306i bk1: 5932a 3945817i bk2: 5512a 3949874i bk3: 5328a 3951437i bk4: 5808a 3941676i bk5: 5804a 3943962i bk6: 5968a 3940435i bk7: 5784a 3941844i bk8: 5568a 3944762i bk9: 5608a 3943517i bk10: 5696a 3943286i bk11: 5536a 3946090i bk12: 6312a 3939004i bk13: 6420a 3937293i bk14: 6484a 3935180i bk15: 6340a 3934633i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.394075
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4014969 n_nop=3859767 n_act=19046 n_pre=19030 n_req=32825 n_rd=94340 n_write=22786 bw_util=0.05834
n_activity=635576 dram_eff=0.3686
bk0: 5904a 3941771i bk1: 6096a 3941729i bk2: 5532a 3952297i bk3: 5596a 3947205i bk4: 5768a 3941962i bk5: 5592a 3945016i bk6: 5976a 3941598i bk7: 5780a 3942179i bk8: 5728a 3941684i bk9: 5632a 3943947i bk10: 5700a 3944675i bk11: 5580a 3945918i bk12: 6352a 3936231i bk13: 6392a 3935292i bk14: 6344a 3936230i bk15: 6368a 3936923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.394142

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209308, Miss = 11787, Miss_rate = 0.056, Pending_hits = 1142, Reservation_fails = 7
L2_cache_bank[1]: Access = 210694, Miss = 11889, Miss_rate = 0.056, Pending_hits = 1137, Reservation_fails = 7
L2_cache_bank[2]: Access = 209838, Miss = 11712, Miss_rate = 0.056, Pending_hits = 1152, Reservation_fails = 14
L2_cache_bank[3]: Access = 210306, Miss = 11832, Miss_rate = 0.056, Pending_hits = 1150, Reservation_fails = 14
L2_cache_bank[4]: Access = 209912, Miss = 11777, Miss_rate = 0.056, Pending_hits = 1168, Reservation_fails = 16
L2_cache_bank[5]: Access = 210764, Miss = 11856, Miss_rate = 0.056, Pending_hits = 1143, Reservation_fails = 15
L2_cache_bank[6]: Access = 211062, Miss = 11943, Miss_rate = 0.057, Pending_hits = 1192, Reservation_fails = 18
L2_cache_bank[7]: Access = 209674, Miss = 11746, Miss_rate = 0.056, Pending_hits = 1107, Reservation_fails = 12
L2_cache_bank[8]: Access = 210700, Miss = 11897, Miss_rate = 0.056, Pending_hits = 1185, Reservation_fails = 12
L2_cache_bank[9]: Access = 210329, Miss = 11753, Miss_rate = 0.056, Pending_hits = 1107, Reservation_fails = 12
L2_cache_bank[10]: Access = 210637, Miss = 11831, Miss_rate = 0.056, Pending_hits = 1164, Reservation_fails = 8
L2_cache_bank[11]: Access = 210428, Miss = 11833, Miss_rate = 0.056, Pending_hits = 1185, Reservation_fails = 10
L2_cache_bank[12]: Access = 210840, Miss = 12028, Miss_rate = 0.057, Pending_hits = 1222, Reservation_fails = 16
L2_cache_bank[13]: Access = 211242, Miss = 12050, Miss_rate = 0.057, Pending_hits = 1164, Reservation_fails = 14
L2_cache_bank[14]: Access = 210315, Miss = 11807, Miss_rate = 0.056, Pending_hits = 1065, Reservation_fails = 13
L2_cache_bank[15]: Access = 210991, Miss = 11888, Miss_rate = 0.056, Pending_hits = 1130, Reservation_fails = 14
L2_cache_bank[16]: Access = 245010, Miss = 11924, Miss_rate = 0.049, Pending_hits = 1450, Reservation_fails = 6
L2_cache_bank[17]: Access = 210104, Miss = 11829, Miss_rate = 0.056, Pending_hits = 1153, Reservation_fails = 9
L2_cache_bank[18]: Access = 208928, Miss = 11849, Miss_rate = 0.057, Pending_hits = 1149, Reservation_fails = 13
L2_cache_bank[19]: Access = 208640, Miss = 11688, Miss_rate = 0.056, Pending_hits = 1109, Reservation_fails = 20
L2_cache_bank[20]: Access = 208436, Miss = 11826, Miss_rate = 0.057, Pending_hits = 1135, Reservation_fails = 21
L2_cache_bank[21]: Access = 209375, Miss = 11759, Miss_rate = 0.056, Pending_hits = 1099, Reservation_fails = 13
L2_total_cache_accesses = 4657533
L2_total_cache_misses = 260504
L2_total_cache_miss_rate = 0.0559
L2_total_cache_pending_hits = 25508
L2_total_cache_reservation_fails = 284
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3254092
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20510
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 212252
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1117378
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4860
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 277
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3486854
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170483
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.132
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=10208407
icnt_total_pkts_simt_to_mem=5828285
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.82041
	minimum = 6
	maximum = 62
Network latency average = 8.49304
	minimum = 6
	maximum = 50
Slowest packet = 9300133
Flit latency average = 8.3956
	minimum = 6
	maximum = 49
Slowest flit = 16016195
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0504527
	minimum = 0.0443486 (at node 0)
	maximum = 0.0578996 (at node 38)
Accepted packet rate average = 0.0504527
	minimum = 0.0443486 (at node 0)
	maximum = 0.0578996 (at node 38)
Injected flit rate average = 0.0756791
	minimum = 0.0443486 (at node 0)
	maximum = 0.115183 (at node 38)
Accepted flit rate average= 0.0756791
	minimum = 0.0566677 (at node 45)
	maximum = 0.0948568 (at node 27)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.3973 (20 samples)
	minimum = 6 (20 samples)
	maximum = 445.1 (20 samples)
Network latency average = 21.9663 (20 samples)
	minimum = 6 (20 samples)
	maximum = 356.55 (20 samples)
Flit latency average = 22.4378 (20 samples)
	minimum = 6 (20 samples)
	maximum = 355.7 (20 samples)
Fragmentation average = 0.00866909 (20 samples)
	minimum = 0 (20 samples)
	maximum = 121.15 (20 samples)
Injected packet rate average = 0.0549546 (20 samples)
	minimum = 0.0452659 (20 samples)
	maximum = 0.132657 (20 samples)
Accepted packet rate average = 0.0549546 (20 samples)
	minimum = 0.0452659 (20 samples)
	maximum = 0.132657 (20 samples)
Injected flit rate average = 0.0876475 (20 samples)
	minimum = 0.0564918 (20 samples)
	maximum = 0.187812 (20 samples)
Accepted flit rate average = 0.0876475 (20 samples)
	minimum = 0.0671079 (20 samples)
	maximum = 0.245433 (20 samples)
Injected packet size average = 1.59491 (20 samples)
Accepted packet size average = 1.59491 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 13 min, 54 sec (4434 sec)
gpgpu_simulation_rate = 28382 (inst/sec)
gpgpu_simulation_rate = 1500 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 21: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 21 
gpu_sim_cycle = 5111
gpu_sim_insn = 4970317
gpu_ipc =     972.4745
gpu_tot_sim_cycle = 6885774
gpu_tot_sim_insn = 130816917
gpu_tot_ipc =      18.9981
gpu_tot_issued_cta = 10731
max_total_param_size = 0
gpu_stall_dramfull = 3861693
gpu_stall_icnt2sh    = 11529596
partiton_reqs_in_parallel = 112442
partiton_reqs_in_parallel_total    = 43707983
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.3639
partiton_reqs_in_parallel_util = 112442
partiton_reqs_in_parallel_util_total    = 43707983
gpu_sim_cycle_parition_util = 5111
gpu_tot_sim_cycle_parition_util    = 2155899
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      20.2778
partiton_replys_in_parallel = 8212
partiton_replys_in_parallel_total    = 4657533
L2_BW  =     152.2924 GB/Sec
L2_BW_total  =      64.2249 GB/Sec
gpu_total_sim_rate=29383

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5200454
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1038352
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1036560
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5194958
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1038352
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5200454
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6357, 6833, 7638, 6785, 6790, 6465, 6352, 6857, 6321, 6426, 6918, 7012, 7460, 6540, 7568, 6512, 6859, 6131, 6416, 6078, 6803, 6508, 6438, 6767, 6760, 6212, 7048, 6769, 6897, 6961, 6930, 6664, 5992, 5915, 6688, 6135, 6496, 6153, 6570, 6411, 5950, 6121, 6436, 6102, 6134, 6305, 6580, 6309, 6070, 5921, 5483, 6086, 5986, 6383, 5157, 5493, 6146, 5236, 5013, 5085, 5349, 6176, 5989, 5801, 
gpgpu_n_tot_thrd_icount = 311726560
gpgpu_n_tot_w_icount = 9741455
gpgpu_n_stall_shd_mem = 16284496
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3495061
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10647097
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 33227264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16216800
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 62810
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24103612	W0_Idle:55458034	W0_Scoreboard:30807862	W1:2042093	W2:976277	W3:614292	W4:422409	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3269644
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27960488 {8:3495061,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205827784 {40:2701875,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1445 
maxdqlatency = 0 
maxmflatency = 149450 
averagemflatency = 377 
max_icnt2mem_latency = 149197 
max_icnt2sh_latency = 6884130 
mrq_lat_table:247508 	6022 	6256 	38664 	30129 	9180 	6274 	8112 	8647 	3247 	81 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3223025 	1343691 	30804 	17611 	12096 	12079 	13049 	8895 	4137 	157 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	11 	434886 	108059 	1635209 	1141578 	540769 	638116 	99852 	9146 	10439 	10442 	11563 	12751 	8672 	4062 	157 	33 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	666042 	957966 	1748160 	120938 	1982 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2040 	123665 	1044665 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1325 	879 	108 	69 	21 	4 	24 	14 	15 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        45        43        34        20        16        16        16        16        31        31        44        43        46        46        47        43 
dram[1]:        47        44        23        29        16        16        17        16        31        30        43        46        45        45        41        39 
dram[2]:        45        39        38        27        16        16        16        16        30        30        41        45        46        44        44        45 
dram[3]:        47        47        24        29        17        16        16        16        31        30        43        46        45        46        46        45 
dram[4]:        43        46        30        32        16        16        16        16        30        30        46        41        46        46        45        45 
dram[5]:        45        44        39        22        16        17        16        16        30        32        45        37        45        44        44        45 
dram[6]:        40        43        31        26        16        16        17        16        30        30        44        45        44        45        46        44 
dram[7]:        40        43        25        16        17        16        16        16        31        32        42        40        42        43        42        43 
dram[8]:        41        44        18        23        15        15        17        16        30        30        43        46        95        43        44        38 
dram[9]:        46        42        24        22        16        16        16        16        34        33        38        48        47        46        46        44 
dram[10]:        44        41        35        17        17        16        16        16        34        33        47        42        43        46        45        44 
maximum service time to same row:
dram[0]:    241602    208890    206731    213500    202783    195104    179362    239829    258568    264232    172828    203131    223473    212838    221996    203855 
dram[1]:    275843    203571    202559    218282    206138    246745    176283    204478    161469    324644    346879    241454    319440    293017    245492    206542 
dram[2]:    207677    158309    177406    173897    241603    235128    206239    210365    245108    170727    168197    260073    241464    303567    367802    282032 
dram[3]:    204374    174814    197131    191963    163771    218721    242230    186360    170382    178198    302813    238866    200829    200823    289035    225696 
dram[4]:    244482    205596    217728    219427    171836    277890    169815    174899    210498    163278    160795    218534    214341    234177    260522    286607 
dram[5]:    173441    174713    167239    206599    235381    286637    252915    243942    236454    169056    237218    184832    237682    209616    245704    212834 
dram[6]:    186904    225231    202997    171835    169111    214551    202522    244125    239674    256820    235299    201069    223083    237655    286128    269653 
dram[7]:    244260    197488    201907    236424    213254    204020    223340    185847    220911    204072    239552    239470    293878    372110    266914    211774 
dram[8]:    187934    201179    206337    219568    243244    220494    161651    252139    219683    285208    233416    175771    220918    274662    272862    236632 
dram[9]:    220906    185090    225491    174838    200652    290675    217587    219628    163973    226400    241435    215879    173550    206514    253161    284140 
dram[10]:    227736    214598    178949    226119    233197    158981    204557    205858    163957    188674    162064    214463    239728    283994    187019    310801 
average row accesses per activate:
dram[0]:  1.735171  1.770235  1.652018  1.653521  1.673401  1.686307  1.674576  1.671953  1.788809  1.736707  1.700000  1.712224  1.730740  1.772345  1.706884  1.732897 
dram[1]:  1.738956  1.741265  1.634650  1.646850  1.719676  1.685217  1.656743  1.669748  1.801971  1.762274  1.775658  1.765055  1.783630  1.712110  1.708116  1.746212 
dram[2]:  1.739238  1.759591  1.640979  1.691324  1.652429  1.687447  1.713036  1.691077  1.788683  1.768248  1.756926  1.781054  1.757289  1.734604  1.777266  1.789922 
dram[3]:  1.751062  1.728522  1.674624  1.647611  1.675446  1.689744  1.730631  1.678112  1.785408  1.740545  1.739419  1.738488  1.726667  1.728111  1.763359  1.769113 
dram[4]:  1.722496  1.687603  1.648889  1.645887  1.697830  1.690559  1.704250  1.706493  1.785589  1.763636  1.751931  1.761653  1.735036  1.715034  1.733283  1.769582 
dram[5]:  1.709196  1.691674  1.671846  1.690499  1.698774  1.741364  1.697436  1.688567  1.769164  1.762557  1.763045  1.727121  1.735406  1.749630  1.741159  1.743106 
dram[6]:  1.730184  1.697917  1.692441  1.678253  1.635888  1.658270  1.674857  1.721138  1.814944  1.746371  1.778154  1.755119  1.691568  1.721771  1.735502  1.762158 
dram[7]:  1.740192  1.717445  1.622222  1.650177  1.694856  1.728738  1.653556  1.708936  1.781640  1.736100  1.740084  1.790535  1.691673  1.742506  1.750746  1.745686 
dram[8]:  1.735708  1.737245  1.583403  1.650528  1.704762  1.702847  1.729565  1.675941  1.769834  1.735268  1.767781  1.771379  2.013503  1.735849  1.723122  1.754917 
dram[9]:  1.774276  1.748288  1.597893  1.640417  1.671704  1.752014  1.730051  1.679795  1.800182  1.792948  1.719898  1.759494  1.736440  1.790000  1.776176  1.741692 
dram[10]:  1.743302  1.697189  1.673184  1.698502  1.674596  1.670841  1.686046  1.674379  1.776338  1.770404  1.802149  1.776119  1.757045  1.697657  1.758833  1.724681 
average row locality = 364120/211131 = 1.724617
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1500      1478      1389      1377      1446      1490      1450      1463      1404      1428      1411      1419      1614      1610      1582      1631 
dram[1]:      1543      1512      1391      1396      1425      1426      1410      1449      1426      1424      1402      1455      1538      1568      1590      1608 
dram[2]:      1523      1489      1379      1399      1448      1442      1452      1471      1412      1399      1401      1431      1570      1633      1601      1600 
dram[3]:      1516      1466      1432      1432      1448      1442      1429      1429      1448      1403      1474      1414      1612      1566      1596      1596 
dram[4]:      1530      1472      1395      1433      1468      1433      1439      1426      1414      1389      1436      1419      1630      1581      1594      1609 
dram[5]:      1498      1480      1384      1378      1436      1440      1454      1454      1436      1363      1443      1442      1590      1630      1599      1649 
dram[6]:      1552      1552      1450      1423      1402      1430      1484      1530      1457      1448      1472      1459      1583      1612      1641      1608 
dram[7]:      1461      1514      1420      1414      1438      1446      1431      1469      1424      1454      1439      1434      1583      1568      1616      1600 
dram[8]:      1509      1500      1416      1421      1449      1409      1448      1480      1449      1405      1440      1414      1607      1601      1611      1606 
dram[9]:      1512      1483      1378      1332      1452      1451      1492      1446      1396      1406      1429      1386      1578      1605      1621      1585 
dram[10]:      1477      1524      1383      1399      1442      1398      1494      1445      1437      1414      1429      1397      1591      1598      1586      1592 
total reads: 260689
bank skew: 1649/1332 = 1.24
chip skew: 24103/23552 = 1.02
number of total write accesses:
dram[0]:       577       556       453       384       542       542       526       540       578       597       595       598       700       710       724       750 
dram[1]:       622       581       430       460       489       512       482       538       585       622       553       626       663       680       704       697 
dram[2]:       578       575       431       453       525       534       506       538       611       539       565       562       660       733       713       709 
dram[3]:       545       546       462       499       524       535       492       526       632       576       622       587       719       684       714       718 
dram[4]:       568       570       460       468       566       501       526       545       618       551       605       584       747       712       687       718 
dram[5]:       565       572       445       419       504       526       532       525       595       567       618       634       699       732       715       753 
dram[6]:       609       567       498       460       476       545       561       587       632       597       628       598       704       721       813       711 
dram[7]:       535       583       478       454       506       485       545       539       575       638       623       609       672       699       730       727 
dram[8]:       586       543       473       454       520       505       541       568       581       568       623       616      1077       699       729       714 
dram[9]:       571       559       442       397       539       506       546       516       577       577       585       560       695       722       720       721 
dram[10]:       540       589       414       415       529       470       536       509       620       560       584       626       716       721       704       707 
total reads: 103431
bank skew: 1077/384 = 2.80
chip skew: 9797/9232 = 1.06
average mf latency per bank:
dram[0]:       4872      5047      5396      5461      5129      5176      5524      5429      5177      5278      5540      5610      3695      3756      3342      3466
dram[1]:       4700      4926      5473      5424      5505      5524      5727      5283      5337      5052      5720      5357      3838      3759      3524      3587
dram[2]:       4911      5031      5413      5374      5352      5440      5568      5379      4961      5418      5533      5432      3777      3681      3625      3672
dram[3]:       5089      5096      5261      5004      5475      5301      5539      5483      4943      5475      5324      5460      3754      3771      3661      3651
dram[4]:       4904      4975      5424      5274      5252      5393      5398      5413      5284      5612      5480      5640      3577      3750      3824      3472
dram[5]:       4932      5121      5540      5607      5562      5333      5448      5404      5319      5378      5488      5405      3627      3709      3613      3498
dram[6]:       4687      4804      5214      5368      5677      5285      5381      5133      5033      5068      5246      5423      3620      3564      3466      3495
dram[7]:       4986      4942      5264      5514      5500      5542      5291      5314      5242      5049      5409      5592      3739      3694      3727      3686
dram[8]:       4838      4994      5240      5303      5394      5651      5339      5209      5186      5386      5416      5355      5987      3646      3653      3489
dram[9]:       4872      5078      5335      5651      5138      5301      5025      5364      5263      5362      5311      5479      3538      3665      3601      3531
dram[10]:       4919      4791      5401      5371      5278      5630      5127      5425      5129      5413      5562      5364      3651      3597      3391      3382
maximum mf latency per bank:
dram[0]:      55382    147991     61614     58226    126246    104666    105048     59588     56192    110091    105092    148034     61636    148027     52132    109938
dram[1]:      51828     51805     97268    104859    148201    105215    126129     60426    148089     72276     55799     55842    109972    105005     52139     61546
dram[2]:      61692     55354     86437     86475     59411    126178    147983    104770     49988    110114     56051     58328     61633    109902    149450    149368
dram[3]:     147739     55372    105186     55451    148070    105141    110155     62942     56180    148094     58274     61632    109972    105098    109884    149319
dram[4]:      55397     55493     86320    105141     58445    126043    126142     62987    110118    147973    148019    109947     54887    105134    109999     55187
dram[5]:      55544    104841    104865    126117    126171     58419    105069     62944     56166     56064    101680    105235     53456    109956    149408    147986
dram[6]:      55651     55747    104801     86400    104788    125949    147950    126141     49982    110085     61652    147830     61660     54086    149442     55154
dram[7]:      55748    104963    104851    105149    126107    105099    126109     63006    105114    110078     55842    110106    109930    109923    149447    105872
dram[8]:      52319     55170     86463    104815    147933    126208    148075     57366     77818     56093    110030     54018     52826    110044    149386     55251
dram[9]:      86527    147778     86504    105088     85537    104768     52541    104722    148103    110143     55724     77762     61560    148031    149450    104924
dram[10]:      55159     61555    104799    105096    126142    147897     59545    104731    148051    126148    148127     77706    105116     52508     55309     55350
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4024458 n_nop=3867935 n_act=19301 n_pre=19285 n_req=33064 n_rd=94768 n_write=23169 bw_util=0.05861
n_activity=637869 dram_eff=0.3698
bk0: 6000a 3952984i bk1: 5912a 3954884i bk2: 5556a 3957116i bk3: 5508a 3959642i bk4: 5784a 3951037i bk5: 5960a 3950368i bk6: 5800a 3953136i bk7: 5852a 3951517i bk8: 5616a 3954914i bk9: 5712a 3954259i bk10: 5644a 3954231i bk11: 5676a 3953597i bk12: 6456a 3944267i bk13: 6440a 3946287i bk14: 6328a 3944556i bk15: 6524a 3944144i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.375108
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4024458 n_nop=3869294 n_act=19050 n_pre=19034 n_req=32807 n_rd=94252 n_write=22828 bw_util=0.05818
n_activity=632555 dram_eff=0.3702
bk0: 6172a 3950801i bk1: 6048a 3953536i bk2: 5564a 3959624i bk3: 5584a 3956570i bk4: 5700a 3955047i bk5: 5704a 3951746i bk6: 5640a 3955726i bk7: 5796a 3951642i bk8: 5704a 3954477i bk9: 5696a 3954282i bk10: 5608a 3960410i bk11: 5820a 3952879i bk12: 6152a 3949992i bk13: 6272a 3948378i bk14: 6360a 3946763i bk15: 6432a 3946037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.369532
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4024458 n_nop=3869209 n_act=18965 n_pre=18949 n_req=32882 n_rd=94600 n_write=22735 bw_util=0.05831
n_activity=634988 dram_eff=0.3696
bk0: 6092a 3953228i bk1: 5956a 3953827i bk2: 5516a 3961391i bk3: 5596a 3959175i bk4: 5792a 3952251i bk5: 5768a 3951564i bk6: 5808a 3954959i bk7: 5884a 3953478i bk8: 5648a 3953958i bk9: 5596a 3956483i bk10: 5604a 3956698i bk11: 5724a 3959673i bk12: 6280a 3948265i bk13: 6532a 3944774i bk14: 6404a 3946775i bk15: 6400a 3946927i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.360472
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4024458 n_nop=3868228 n_act=19194 n_pre=19178 n_req=33084 n_rd=94812 n_write=23046 bw_util=0.05857
n_activity=632956 dram_eff=0.3724
bk0: 6064a 3955248i bk1: 5864a 3954128i bk2: 5728a 3957304i bk3: 5728a 3955866i bk4: 5792a 3954589i bk5: 5768a 3954537i bk6: 5716a 3956672i bk7: 5716a 3953443i bk8: 5792a 3952381i bk9: 5612a 3955630i bk10: 5896a 3954518i bk11: 5656a 3953547i bk12: 6448a 3945200i bk13: 6264a 3947404i bk14: 6384a 3947224i bk15: 6384a 3946780i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.354075
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4024458 n_nop=3868092 n_act=19236 n_pre=19220 n_req=33094 n_rd=94672 n_write=23238 bw_util=0.0586
n_activity=635146 dram_eff=0.3713
bk0: 6120a 3955280i bk1: 5888a 3953413i bk2: 5580a 3959448i bk3: 5732a 3955923i bk4: 5872a 3952300i bk5: 5732a 3953847i bk6: 5756a 3952922i bk7: 5704a 3951890i bk8: 5656a 3954292i bk9: 5556a 3959229i bk10: 5744a 3953820i bk11: 5676a 3953632i bk12: 6520a 3943133i bk13: 6324a 3944852i bk14: 6376a 3947616i bk15: 6436a 3947222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.370443
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4024458 n_nop=3868251 n_act=19180 n_pre=19164 n_req=33077 n_rd=94704 n_write=23159 bw_util=0.05857
n_activity=640767 dram_eff=0.3679
bk0: 5992a 3954232i bk1: 5920a 3954025i bk2: 5536a 3960425i bk3: 5512a 3964100i bk4: 5744a 3955777i bk5: 5760a 3954483i bk6: 5816a 3953205i bk7: 5816a 3952109i bk8: 5744a 3955459i bk9: 5452a 3958589i bk10: 5772a 3956916i bk11: 5768a 3951641i bk12: 6360a 3947760i bk13: 6520a 3943264i bk14: 6396a 3946844i bk15: 6596a 3943268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.36486
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4024458 n_nop=3864736 n_act=19672 n_pre=19656 n_req=33810 n_rd=96412 n_write=23982 bw_util=0.05983
n_activity=646840 dram_eff=0.3723
bk0: 6208a 3951466i bk1: 6208a 3952330i bk2: 5800a 3954747i bk3: 5692a 3956601i bk4: 5608a 3953261i bk5: 5720a 3951633i bk6: 5936a 3948670i bk7: 6120a 3947835i bk8: 5828a 3951821i bk9: 5792a 3950685i bk10: 5888a 3950451i bk11: 5836a 3952162i bk12: 6332a 3944558i bk13: 6448a 3944123i bk14: 6564a 3941884i bk15: 6432a 3943873i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.381348
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4024458 n_nop=3867901 n_act=19264 n_pre=19248 n_req=33109 n_rd=94844 n_write=23201 bw_util=0.05866
n_activity=638708 dram_eff=0.3696
bk0: 5844a 3958558i bk1: 6056a 3953076i bk2: 5680a 3958103i bk3: 5656a 3957464i bk4: 5752a 3955758i bk5: 5784a 3956702i bk6: 5724a 3954158i bk7: 5876a 3952034i bk8: 5696a 3955674i bk9: 5816a 3952085i bk10: 5756a 3955490i bk11: 5736a 3955949i bk12: 6332a 3947838i bk13: 6272a 3950029i bk14: 6464a 3945574i bk15: 6400a 3945079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.35666
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4024458 n_nop=3867218 n_act=19298 n_pre=19282 n_req=33562 n_rd=95060 n_write=23600 bw_util=0.05897
n_activity=643959 dram_eff=0.3685
bk0: 6036a 3957090i bk1: 6000a 3954980i bk2: 5664a 3959189i bk3: 5684a 3958455i bk4: 5796a 3954151i bk5: 5636a 3953444i bk6: 5792a 3952789i bk7: 5920a 3949465i bk8: 5796a 3951634i bk9: 5620a 3954619i bk10: 5760a 3955526i bk11: 5656a 3955110i bk12: 6428a 3946980i bk13: 6404a 3945721i bk14: 6444a 3947857i bk15: 6424a 3947259i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.364656
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4024458 n_nop=3869743 n_act=18919 n_pre=18903 n_req=32785 n_rd=94208 n_write=22685 bw_util=0.05809
n_activity=630889 dram_eff=0.3706
bk0: 6048a 3955795i bk1: 5932a 3955306i bk2: 5512a 3959363i bk3: 5328a 3960926i bk4: 5808a 3951166i bk5: 5804a 3953452i bk6: 5968a 3949926i bk7: 5784a 3951335i bk8: 5584a 3954198i bk9: 5624a 3952958i bk10: 5716a 3952715i bk11: 5544a 3955536i bk12: 6312a 3948490i bk13: 6420a 3946779i bk14: 6484a 3944668i bk15: 6340a 3944121i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.393157
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4024458 n_nop=3869158 n_act=19053 n_pre=19037 n_req=32846 n_rd=94424 n_write=22786 bw_util=0.05825
n_activity=636076 dram_eff=0.3685
bk0: 5908a 3951227i bk1: 6096a 3951216i bk2: 5532a 3961784i bk3: 5596a 3956694i bk4: 5768a 3951452i bk5: 5592a 3954506i bk6: 5976a 3951089i bk7: 5780a 3951671i bk8: 5748a 3951114i bk9: 5656a 3953336i bk10: 5716a 3954110i bk11: 5588a 3955367i bk12: 6364a 3945674i bk13: 6392a 3944779i bk14: 6344a 3945717i bk15: 6368a 3946410i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.393237

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209683, Miss = 11796, Miss_rate = 0.056, Pending_hits = 1154, Reservation_fails = 7
L2_cache_bank[1]: Access = 211067, Miss = 11896, Miss_rate = 0.056, Pending_hits = 1148, Reservation_fails = 7
L2_cache_bank[2]: Access = 210211, Miss = 11725, Miss_rate = 0.056, Pending_hits = 1169, Reservation_fails = 14
L2_cache_bank[3]: Access = 210680, Miss = 11838, Miss_rate = 0.056, Pending_hits = 1157, Reservation_fails = 14
L2_cache_bank[4]: Access = 210288, Miss = 11786, Miss_rate = 0.056, Pending_hits = 1178, Reservation_fails = 16
L2_cache_bank[5]: Access = 211136, Miss = 11864, Miss_rate = 0.056, Pending_hits = 1156, Reservation_fails = 15
L2_cache_bank[6]: Access = 211440, Miss = 11955, Miss_rate = 0.057, Pending_hits = 1207, Reservation_fails = 18
L2_cache_bank[7]: Access = 210047, Miss = 11748, Miss_rate = 0.056, Pending_hits = 1109, Reservation_fails = 12
L2_cache_bank[8]: Access = 211072, Miss = 11906, Miss_rate = 0.056, Pending_hits = 1195, Reservation_fails = 12
L2_cache_bank[9]: Access = 210701, Miss = 11762, Miss_rate = 0.056, Pending_hits = 1116, Reservation_fails = 12
L2_cache_bank[10]: Access = 211012, Miss = 11840, Miss_rate = 0.056, Pending_hits = 1176, Reservation_fails = 8
L2_cache_bank[11]: Access = 210803, Miss = 11836, Miss_rate = 0.056, Pending_hits = 1187, Reservation_fails = 10
L2_cache_bank[12]: Access = 211213, Miss = 12041, Miss_rate = 0.057, Pending_hits = 1239, Reservation_fails = 16
L2_cache_bank[13]: Access = 211616, Miss = 12062, Miss_rate = 0.057, Pending_hits = 1180, Reservation_fails = 14
L2_cache_bank[14]: Access = 210687, Miss = 11812, Miss_rate = 0.056, Pending_hits = 1074, Reservation_fails = 13
L2_cache_bank[15]: Access = 211362, Miss = 11899, Miss_rate = 0.056, Pending_hits = 1143, Reservation_fails = 14
L2_cache_bank[16]: Access = 245379, Miss = 11929, Miss_rate = 0.049, Pending_hits = 1457, Reservation_fails = 6
L2_cache_bank[17]: Access = 210474, Miss = 11836, Miss_rate = 0.056, Pending_hits = 1162, Reservation_fails = 9
L2_cache_bank[18]: Access = 209302, Miss = 11858, Miss_rate = 0.057, Pending_hits = 1161, Reservation_fails = 13
L2_cache_bank[19]: Access = 209012, Miss = 11694, Miss_rate = 0.056, Pending_hits = 1120, Reservation_fails = 20
L2_cache_bank[20]: Access = 208811, Miss = 11839, Miss_rate = 0.057, Pending_hits = 1151, Reservation_fails = 21
L2_cache_bank[21]: Access = 209749, Miss = 11767, Miss_rate = 0.056, Pending_hits = 1110, Reservation_fails = 13
L2_total_cache_accesses = 4665745
L2_total_cache_misses = 260689
L2_total_cache_miss_rate = 0.0559
L2_total_cache_pending_hits = 25749
L2_total_cache_reservation_fails = 284
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3261873
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20751
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 212437
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1117383
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4860
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 277
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3495061
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.132
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=10224826
icnt_total_pkts_simt_to_mem=5836502
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.40648
	minimum = 6
	maximum = 36
Network latency average = 7.34352
	minimum = 6
	maximum = 30
Slowest packet = 9315160
Flit latency average = 6.98648
	minimum = 6
	maximum = 29
Slowest flit = 16051489
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0321409
	minimum = 0.02818 (at node 0)
	maximum = 0.0369863 (at node 34)
Accepted packet rate average = 0.0321409
	minimum = 0.02818 (at node 0)
	maximum = 0.0369863 (at node 34)
Injected flit rate average = 0.0482114
	minimum = 0.02818 (at node 0)
	maximum = 0.0738748 (at node 34)
Accepted flit rate average= 0.0482114
	minimum = 0.0361057 (at node 44)
	maximum = 0.0611546 (at node 23)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.0168 (21 samples)
	minimum = 6 (21 samples)
	maximum = 425.619 (21 samples)
Network latency average = 21.27 (21 samples)
	minimum = 6 (21 samples)
	maximum = 341 (21 samples)
Flit latency average = 21.702 (21 samples)
	minimum = 6 (21 samples)
	maximum = 340.143 (21 samples)
Fragmentation average = 0.00825627 (21 samples)
	minimum = 0 (21 samples)
	maximum = 115.381 (21 samples)
Injected packet rate average = 0.0538682 (21 samples)
	minimum = 0.0444523 (21 samples)
	maximum = 0.128101 (21 samples)
Accepted packet rate average = 0.0538682 (21 samples)
	minimum = 0.0444523 (21 samples)
	maximum = 0.128101 (21 samples)
Injected flit rate average = 0.0857696 (21 samples)
	minimum = 0.0551436 (21 samples)
	maximum = 0.182386 (21 samples)
Accepted flit rate average = 0.0857696 (21 samples)
	minimum = 0.0656316 (21 samples)
	maximum = 0.236658 (21 samples)
Injected packet size average = 1.59221 (21 samples)
Accepted packet size average = 1.59221 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 14 min, 12 sec (4452 sec)
gpgpu_simulation_rate = 29383 (inst/sec)
gpgpu_simulation_rate = 1546 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 22: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 22 
gpu_sim_cycle = 3168
gpu_sim_insn = 4446804
gpu_ipc =    1403.6628
gpu_tot_sim_cycle = 7111092
gpu_tot_sim_insn = 135263721
gpu_tot_ipc =      19.0215
gpu_tot_issued_cta = 11242
max_total_param_size = 0
gpu_stall_dramfull = 3861693
gpu_stall_icnt2sh    = 11529631
partiton_reqs_in_parallel = 69696
partiton_reqs_in_parallel_total    = 43820425
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.1721
partiton_reqs_in_parallel_util = 69696
partiton_reqs_in_parallel_util_total    = 43820425
gpu_sim_cycle_parition_util = 3168
gpu_tot_sim_cycle_parition_util    = 2161010
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      20.2803
partiton_replys_in_parallel = 8171
partiton_replys_in_parallel_total    = 4665745
L2_BW  =     244.4697 GB/Sec
L2_BW_total  =      62.2988 GB/Sec
gpu_total_sim_rate=30267

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5282199
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1079232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1077440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5276703
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1079232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5282199
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6462, 6938, 7743, 6890, 6895, 6570, 6457, 6962, 6426, 6531, 7023, 7117, 7565, 6645, 7673, 6617, 6964, 6236, 6521, 6183, 6908, 6613, 6543, 6872, 6865, 6317, 7153, 6874, 7002, 7066, 7035, 6769, 6076, 5999, 6772, 6219, 6580, 6237, 6654, 6495, 6034, 6205, 6520, 6186, 6218, 6389, 6664, 6393, 6154, 6005, 5567, 6170, 6070, 6467, 5241, 5577, 6230, 5320, 5097, 5169, 5433, 6260, 6073, 5885, 
gpgpu_n_tot_thrd_icount = 316434976
gpgpu_n_tot_w_icount = 9888593
gpgpu_n_stall_shd_mem = 16284496
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3503232
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10908541
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 34535424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16216800
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 62810
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24119988	W0_Idle:55460550	W0_Scoreboard:30837709	W1:2042093	W2:976277	W3:614292	W4:422415	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3416776
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28025856 {8:3503232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 206154624 {40:2710046,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1445 
maxdqlatency = 0 
maxmflatency = 149450 
averagemflatency = 377 
max_icnt2mem_latency = 149197 
max_icnt2sh_latency = 6884130 
mrq_lat_table:247508 	6022 	6256 	38664 	30129 	9180 	6274 	8112 	8647 	3247 	81 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3231196 	1343691 	30804 	17611 	12096 	12079 	13049 	8895 	4137 	157 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	11 	442711 	108405 	1635209 	1141578 	540769 	638116 	99852 	9146 	10439 	10442 	11563 	12751 	8672 	4062 	157 	33 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	672820 	959291 	1748228 	120938 	1982 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2040 	123665 	1044665 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1332 	879 	108 	69 	21 	4 	24 	14 	15 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        45        43        34        20        16        16        16        16        31        31        44        43        46        46        47        43 
dram[1]:        47        44        23        29        16        16        17        16        31        30        43        46        45        45        41        39 
dram[2]:        45        39        38        27        16        16        16        16        30        30        41        45        46        44        44        45 
dram[3]:        47        47        24        29        17        16        16        16        31        30        43        46        45        46        46        45 
dram[4]:        43        46        30        32        16        16        16        16        30        30        46        41        46        46        45        45 
dram[5]:        45        44        39        22        16        17        16        16        30        32        45        37        45        44        44        45 
dram[6]:        40        43        31        26        16        16        17        16        30        30        44        45        44        45        46        44 
dram[7]:        40        43        25        16        17        16        16        16        31        32        42        40        42        43        42        43 
dram[8]:        41        44        18        23        15        15        17        16        30        30        43        46        95        43        44        38 
dram[9]:        46        42        24        22        16        16        16        16        34        33        38        48        47        46        46        44 
dram[10]:        44        41        35        17        17        16        16        16        34        33        47        42        43        46        45        44 
maximum service time to same row:
dram[0]:    241602    208890    206731    213500    202783    195104    179362    239829    258568    264232    172828    203131    223473    212838    221996    203855 
dram[1]:    275843    203571    202559    218282    206138    246745    176283    204478    161469    324644    346879    241454    319440    293017    245492    206542 
dram[2]:    207677    158309    177406    173897    241603    235128    206239    210365    245108    170727    168197    260073    241464    303567    367802    282032 
dram[3]:    204374    174814    197131    191963    163771    218721    242230    186360    170382    178198    302813    238866    200829    200823    289035    225696 
dram[4]:    244482    205596    217728    219427    171836    277890    169815    174899    210498    163278    160795    218534    214341    234177    260522    286607 
dram[5]:    173441    174713    167239    206599    235381    286637    252915    243942    236454    169056    237218    184832    237682    209616    245704    212834 
dram[6]:    186904    225231    202997    171835    169111    214551    202522    244125    239674    256820    235299    201069    223083    237655    286128    269653 
dram[7]:    244260    197488    201907    236424    213254    204020    223340    185847    220911    204072    239552    239470    293878    372110    266914    211774 
dram[8]:    187934    201179    206337    219568    243244    220494    161651    252139    219683    285208    233416    175771    220918    274662    272862    236632 
dram[9]:    220906    185090    225491    174838    200652    290675    217587    219628    163973    226400    241435    215879    173550    206514    253161    284140 
dram[10]:    227736    214598    178949    226119    233197    158981    204557    205858    163957    188674    162064    214463    239728    283994    187019    310801 
average row accesses per activate:
dram[0]:  1.735171  1.770235  1.652018  1.653521  1.673401  1.686307  1.674576  1.671953  1.788809  1.736707  1.700000  1.712224  1.730740  1.772345  1.706884  1.732897 
dram[1]:  1.738956  1.741265  1.634650  1.646850  1.719676  1.685217  1.656743  1.669748  1.801971  1.762274  1.775658  1.765055  1.783630  1.712110  1.708116  1.746212 
dram[2]:  1.739238  1.759591  1.640979  1.691324  1.652429  1.687447  1.713036  1.691077  1.788683  1.768248  1.756926  1.781054  1.757289  1.734604  1.777266  1.789922 
dram[3]:  1.751062  1.728522  1.674624  1.647611  1.675446  1.689744  1.730631  1.678112  1.785408  1.740545  1.739419  1.738488  1.726667  1.728111  1.763359  1.769113 
dram[4]:  1.722496  1.687603  1.648889  1.645887  1.697830  1.690559  1.704250  1.706493  1.785589  1.763636  1.751931  1.761653  1.735036  1.715034  1.733283  1.769582 
dram[5]:  1.709196  1.691674  1.671846  1.690499  1.698774  1.741364  1.697436  1.688567  1.769164  1.762557  1.763045  1.727121  1.735406  1.749630  1.741159  1.743106 
dram[6]:  1.730184  1.697917  1.692441  1.678253  1.635888  1.658270  1.674857  1.721138  1.814944  1.746371  1.778154  1.755119  1.691568  1.721771  1.735502  1.762158 
dram[7]:  1.740192  1.717445  1.622222  1.650177  1.694856  1.728738  1.653556  1.708936  1.781640  1.736100  1.740084  1.790535  1.691673  1.742506  1.750746  1.745686 
dram[8]:  1.735708  1.737245  1.583403  1.650528  1.704762  1.702847  1.729565  1.675941  1.769834  1.735268  1.767781  1.771379  2.013503  1.735849  1.723122  1.754917 
dram[9]:  1.774276  1.748288  1.597893  1.640417  1.671704  1.752014  1.730051  1.679795  1.800182  1.792948  1.719898  1.759494  1.736440  1.790000  1.776176  1.741692 
dram[10]:  1.743302  1.697189  1.673184  1.698502  1.674596  1.670841  1.686046  1.674379  1.776338  1.770404  1.802149  1.776119  1.757045  1.697657  1.758833  1.724681 
average row locality = 364120/211131 = 1.724617
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1500      1478      1389      1377      1446      1490      1450      1463      1404      1428      1411      1419      1614      1610      1582      1631 
dram[1]:      1543      1512      1391      1396      1425      1426      1410      1449      1426      1424      1402      1455      1538      1568      1590      1608 
dram[2]:      1523      1489      1379      1399      1448      1442      1452      1471      1412      1399      1401      1431      1570      1633      1601      1600 
dram[3]:      1516      1466      1432      1432      1448      1442      1429      1429      1448      1403      1474      1414      1612      1566      1596      1596 
dram[4]:      1530      1472      1395      1433      1468      1433      1439      1426      1414      1389      1436      1419      1630      1581      1594      1609 
dram[5]:      1498      1480      1384      1378      1436      1440      1454      1454      1436      1363      1443      1442      1590      1630      1599      1649 
dram[6]:      1552      1552      1450      1423      1402      1430      1484      1530      1457      1448      1472      1459      1583      1612      1641      1608 
dram[7]:      1461      1514      1420      1414      1438      1446      1431      1469      1424      1454      1439      1434      1583      1568      1616      1600 
dram[8]:      1509      1500      1416      1421      1449      1409      1448      1480      1449      1405      1440      1414      1607      1601      1611      1606 
dram[9]:      1512      1483      1378      1332      1452      1451      1492      1446      1396      1406      1429      1386      1578      1605      1621      1585 
dram[10]:      1477      1524      1383      1399      1442      1398      1494      1445      1437      1414      1429      1397      1591      1598      1586      1592 
total reads: 260689
bank skew: 1649/1332 = 1.24
chip skew: 24103/23552 = 1.02
number of total write accesses:
dram[0]:       577       556       453       384       542       542       526       540       578       597       595       598       700       710       724       750 
dram[1]:       622       581       430       460       489       512       482       538       585       622       553       626       663       680       704       697 
dram[2]:       578       575       431       453       525       534       506       538       611       539       565       562       660       733       713       709 
dram[3]:       545       546       462       499       524       535       492       526       632       576       622       587       719       684       714       718 
dram[4]:       568       570       460       468       566       501       526       545       618       551       605       584       747       712       687       718 
dram[5]:       565       572       445       419       504       526       532       525       595       567       618       634       699       732       715       753 
dram[6]:       609       567       498       460       476       545       561       587       632       597       628       598       704       721       813       711 
dram[7]:       535       583       478       454       506       485       545       539       575       638       623       609       672       699       730       727 
dram[8]:       586       543       473       454       520       505       541       568       581       568       623       616      1077       699       729       714 
dram[9]:       571       559       442       397       539       506       546       516       577       577       585       560       695       722       720       721 
dram[10]:       540       589       414       415       529       470       536       509       620       560       584       626       716       721       704       707 
total reads: 103431
bank skew: 1077/384 = 2.80
chip skew: 9797/9232 = 1.06
average mf latency per bank:
dram[0]:       4872      5047      5396      5461      5133      5179      5528      5433      5182      5282      5544      5614      3699      3759      3346      3470
dram[1]:       4700      4926      5473      5424      5509      5527      5731      5288      5341      5056      5724      5361      3842      3763      3528      3591
dram[2]:       4911      5031      5413      5374      5356      5443      5573      5383      4965      5422      5538      5436      3781      3684      3628      3676
dram[3]:       5089      5096      5261      5004      5479      5305      5543      5487      4947      5479      5328      5465      3758      3775      3664      3655
dram[4]:       4904      4975      5424      5274      5255      5396      5402      5418      5288      5616      5485      5644      3580      3754      3827      3476
dram[5]:       4932      5121      5540      5607      5566      5336      5452      5409      5323      5382      5492      5409      3631      3713      3617      3501
dram[6]:       4687      4804      5214      5368      5680      5288      5385      5137      5037      5072      5250      5427      3623      3568      3469      3498
dram[7]:       4986      4942      5264      5514      5504      5546      5296      5318      5246      5053      5413      5596      3743      3698      3731      3689
dram[8]:       4838      4994      5240      5303      5397      5654      5343      5213      5190      5390      5420      5360      5990      3650      3656      3492
dram[9]:       4872      5078      5335      5651      5142      5304      5029      5369      5268      5367      5315      5483      3542      3669      3604      3535
dram[10]:       4919      4791      5401      5371      5282      5634      5131      5429      5133      5417      5566      5368      3655      3600      3394      3385
maximum mf latency per bank:
dram[0]:      55382    147991     61614     58226    126246    104666    105048     59588     56192    110091    105092    148034     61636    148027     52132    109938
dram[1]:      51828     51805     97268    104859    148201    105215    126129     60426    148089     72276     55799     55842    109972    105005     52139     61546
dram[2]:      61692     55354     86437     86475     59411    126178    147983    104770     49988    110114     56051     58328     61633    109902    149450    149368
dram[3]:     147739     55372    105186     55451    148070    105141    110155     62942     56180    148094     58274     61632    109972    105098    109884    149319
dram[4]:      55397     55493     86320    105141     58445    126043    126142     62987    110118    147973    148019    109947     54887    105134    109999     55187
dram[5]:      55544    104841    104865    126117    126171     58419    105069     62944     56166     56064    101680    105235     53456    109956    149408    147986
dram[6]:      55651     55747    104801     86400    104788    125949    147950    126141     49982    110085     61652    147830     61660     54086    149442     55154
dram[7]:      55748    104963    104851    105149    126107    105099    126109     63006    105114    110078     55842    110106    109930    109923    149447    105872
dram[8]:      52319     55170     86463    104815    147933    126208    148075     57366     77818     56093    110030     54018     52826    110044    149386     55251
dram[9]:      86527    147778     86504    105088     85537    104768     52541    104722    148103    110143     55724     77762     61560    148031    149450    104924
dram[10]:      55159     61555    104799    105096    126142    147897     59545    104731    148051    126148    148127     77706    105116     52508     55309     55350
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4030339 n_nop=3873816 n_act=19301 n_pre=19285 n_req=33064 n_rd=94768 n_write=23169 bw_util=0.05852
n_activity=637869 dram_eff=0.3698
bk0: 6000a 3958865i bk1: 5912a 3960765i bk2: 5556a 3962997i bk3: 5508a 3965523i bk4: 5784a 3956918i bk5: 5960a 3956249i bk6: 5800a 3959017i bk7: 5852a 3957398i bk8: 5616a 3960795i bk9: 5712a 3960140i bk10: 5644a 3960112i bk11: 5676a 3959478i bk12: 6456a 3950148i bk13: 6440a 3952168i bk14: 6328a 3950437i bk15: 6524a 3950025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.374561
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4030339 n_nop=3875175 n_act=19050 n_pre=19034 n_req=32807 n_rd=94252 n_write=22828 bw_util=0.0581
n_activity=632555 dram_eff=0.3702
bk0: 6172a 3956682i bk1: 6048a 3959417i bk2: 5564a 3965505i bk3: 5584a 3962451i bk4: 5700a 3960928i bk5: 5704a 3957627i bk6: 5640a 3961607i bk7: 5796a 3957523i bk8: 5704a 3960358i bk9: 5696a 3960163i bk10: 5608a 3966291i bk11: 5820a 3958760i bk12: 6152a 3955873i bk13: 6272a 3954259i bk14: 6360a 3952644i bk15: 6432a 3951918i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.368993
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4030339 n_nop=3875090 n_act=18965 n_pre=18949 n_req=32882 n_rd=94600 n_write=22735 bw_util=0.05823
n_activity=634988 dram_eff=0.3696
bk0: 6092a 3959109i bk1: 5956a 3959708i bk2: 5516a 3967272i bk3: 5596a 3965056i bk4: 5792a 3958132i bk5: 5768a 3957445i bk6: 5808a 3960840i bk7: 5884a 3959359i bk8: 5648a 3959839i bk9: 5596a 3962364i bk10: 5604a 3962579i bk11: 5724a 3965554i bk12: 6280a 3954146i bk13: 6532a 3950655i bk14: 6404a 3952656i bk15: 6400a 3952808i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.359946
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4030339 n_nop=3874109 n_act=19194 n_pre=19178 n_req=33084 n_rd=94812 n_write=23046 bw_util=0.05849
n_activity=632956 dram_eff=0.3724
bk0: 6064a 3961129i bk1: 5864a 3960009i bk2: 5728a 3963185i bk3: 5728a 3961747i bk4: 5792a 3960470i bk5: 5768a 3960418i bk6: 5716a 3962553i bk7: 5716a 3959324i bk8: 5792a 3958262i bk9: 5612a 3961511i bk10: 5896a 3960399i bk11: 5656a 3959428i bk12: 6448a 3951081i bk13: 6264a 3953285i bk14: 6384a 3953105i bk15: 6384a 3952661i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.353558
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4030339 n_nop=3873973 n_act=19236 n_pre=19220 n_req=33094 n_rd=94672 n_write=23238 bw_util=0.05851
n_activity=635146 dram_eff=0.3713
bk0: 6120a 3961161i bk1: 5888a 3959294i bk2: 5580a 3965329i bk3: 5732a 3961804i bk4: 5872a 3958181i bk5: 5732a 3959728i bk6: 5756a 3958803i bk7: 5704a 3957771i bk8: 5656a 3960173i bk9: 5556a 3965110i bk10: 5744a 3959701i bk11: 5676a 3959513i bk12: 6520a 3949014i bk13: 6324a 3950733i bk14: 6376a 3953497i bk15: 6436a 3953103i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.369902
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4030339 n_nop=3874132 n_act=19180 n_pre=19164 n_req=33077 n_rd=94704 n_write=23159 bw_util=0.05849
n_activity=640767 dram_eff=0.3679
bk0: 5992a 3960113i bk1: 5920a 3959906i bk2: 5536a 3966306i bk3: 5512a 3969981i bk4: 5744a 3961658i bk5: 5760a 3960364i bk6: 5816a 3959086i bk7: 5816a 3957990i bk8: 5744a 3961340i bk9: 5452a 3964470i bk10: 5772a 3962797i bk11: 5768a 3957522i bk12: 6360a 3953641i bk13: 6520a 3949145i bk14: 6396a 3952725i bk15: 6596a 3949149i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.364328
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4030339 n_nop=3870617 n_act=19672 n_pre=19656 n_req=33810 n_rd=96412 n_write=23982 bw_util=0.05974
n_activity=646840 dram_eff=0.3723
bk0: 6208a 3957347i bk1: 6208a 3958211i bk2: 5800a 3960628i bk3: 5692a 3962482i bk4: 5608a 3959142i bk5: 5720a 3957514i bk6: 5936a 3954551i bk7: 6120a 3953716i bk8: 5828a 3957702i bk9: 5792a 3956566i bk10: 5888a 3956332i bk11: 5836a 3958043i bk12: 6332a 3950439i bk13: 6448a 3950004i bk14: 6564a 3947765i bk15: 6432a 3949754i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.380791
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4030339 n_nop=3873782 n_act=19264 n_pre=19248 n_req=33109 n_rd=94844 n_write=23201 bw_util=0.05858
n_activity=638708 dram_eff=0.3696
bk0: 5844a 3964439i bk1: 6056a 3958957i bk2: 5680a 3963984i bk3: 5656a 3963345i bk4: 5752a 3961639i bk5: 5784a 3962583i bk6: 5724a 3960039i bk7: 5876a 3957915i bk8: 5696a 3961555i bk9: 5816a 3957966i bk10: 5756a 3961371i bk11: 5736a 3961830i bk12: 6332a 3953719i bk13: 6272a 3955910i bk14: 6464a 3951455i bk15: 6400a 3950960i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.35614
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4030339 n_nop=3873099 n_act=19298 n_pre=19282 n_req=33562 n_rd=95060 n_write=23600 bw_util=0.05888
n_activity=643959 dram_eff=0.3685
bk0: 6036a 3962971i bk1: 6000a 3960861i bk2: 5664a 3965070i bk3: 5684a 3964336i bk4: 5796a 3960032i bk5: 5636a 3959325i bk6: 5792a 3958670i bk7: 5920a 3955346i bk8: 5796a 3957515i bk9: 5620a 3960500i bk10: 5760a 3961407i bk11: 5656a 3960991i bk12: 6428a 3952861i bk13: 6404a 3951602i bk14: 6444a 3953738i bk15: 6424a 3953140i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.364124
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4030339 n_nop=3875624 n_act=18919 n_pre=18903 n_req=32785 n_rd=94208 n_write=22685 bw_util=0.05801
n_activity=630889 dram_eff=0.3706
bk0: 6048a 3961676i bk1: 5932a 3961187i bk2: 5512a 3965244i bk3: 5328a 3966807i bk4: 5808a 3957047i bk5: 5804a 3959333i bk6: 5968a 3955807i bk7: 5784a 3957216i bk8: 5584a 3960079i bk9: 5624a 3958839i bk10: 5716a 3958596i bk11: 5544a 3961417i bk12: 6312a 3954371i bk13: 6420a 3952660i bk14: 6484a 3950549i bk15: 6340a 3950002i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.392584
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4030339 n_nop=3875039 n_act=19053 n_pre=19037 n_req=32846 n_rd=94424 n_write=22786 bw_util=0.05816
n_activity=636076 dram_eff=0.3685
bk0: 5908a 3957108i bk1: 6096a 3957097i bk2: 5532a 3967665i bk3: 5596a 3962575i bk4: 5768a 3957333i bk5: 5592a 3960387i bk6: 5976a 3956970i bk7: 5780a 3957552i bk8: 5748a 3956995i bk9: 5656a 3959217i bk10: 5716a 3959991i bk11: 5588a 3961248i bk12: 6364a 3951555i bk13: 6392a 3950660i bk14: 6344a 3951598i bk15: 6368a 3952291i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.392663

========= L2 cache stats =========
L2_cache_bank[0]: Access = 210055, Miss = 11796, Miss_rate = 0.056, Pending_hits = 1154, Reservation_fails = 7
L2_cache_bank[1]: Access = 211439, Miss = 11896, Miss_rate = 0.056, Pending_hits = 1148, Reservation_fails = 7
L2_cache_bank[2]: Access = 210583, Miss = 11725, Miss_rate = 0.056, Pending_hits = 1169, Reservation_fails = 14
L2_cache_bank[3]: Access = 211052, Miss = 11838, Miss_rate = 0.056, Pending_hits = 1157, Reservation_fails = 14
L2_cache_bank[4]: Access = 210660, Miss = 11786, Miss_rate = 0.056, Pending_hits = 1178, Reservation_fails = 16
L2_cache_bank[5]: Access = 211508, Miss = 11864, Miss_rate = 0.056, Pending_hits = 1156, Reservation_fails = 15
L2_cache_bank[6]: Access = 211812, Miss = 11955, Miss_rate = 0.056, Pending_hits = 1207, Reservation_fails = 18
L2_cache_bank[7]: Access = 210419, Miss = 11748, Miss_rate = 0.056, Pending_hits = 1109, Reservation_fails = 12
L2_cache_bank[8]: Access = 211444, Miss = 11906, Miss_rate = 0.056, Pending_hits = 1195, Reservation_fails = 12
L2_cache_bank[9]: Access = 211073, Miss = 11762, Miss_rate = 0.056, Pending_hits = 1116, Reservation_fails = 12
L2_cache_bank[10]: Access = 211384, Miss = 11840, Miss_rate = 0.056, Pending_hits = 1176, Reservation_fails = 8
L2_cache_bank[11]: Access = 211175, Miss = 11836, Miss_rate = 0.056, Pending_hits = 1187, Reservation_fails = 10
L2_cache_bank[12]: Access = 211585, Miss = 12041, Miss_rate = 0.057, Pending_hits = 1239, Reservation_fails = 16
L2_cache_bank[13]: Access = 211988, Miss = 12062, Miss_rate = 0.057, Pending_hits = 1180, Reservation_fails = 14
L2_cache_bank[14]: Access = 211059, Miss = 11812, Miss_rate = 0.056, Pending_hits = 1074, Reservation_fails = 13
L2_cache_bank[15]: Access = 211734, Miss = 11899, Miss_rate = 0.056, Pending_hits = 1143, Reservation_fails = 14
L2_cache_bank[16]: Access = 245750, Miss = 11929, Miss_rate = 0.049, Pending_hits = 1457, Reservation_fails = 6
L2_cache_bank[17]: Access = 210842, Miss = 11836, Miss_rate = 0.056, Pending_hits = 1162, Reservation_fails = 9
L2_cache_bank[18]: Access = 209670, Miss = 11858, Miss_rate = 0.057, Pending_hits = 1161, Reservation_fails = 13
L2_cache_bank[19]: Access = 209380, Miss = 11694, Miss_rate = 0.056, Pending_hits = 1120, Reservation_fails = 20
L2_cache_bank[20]: Access = 209183, Miss = 11839, Miss_rate = 0.057, Pending_hits = 1151, Reservation_fails = 21
L2_cache_bank[21]: Access = 210121, Miss = 11767, Miss_rate = 0.056, Pending_hits = 1110, Reservation_fails = 13
L2_total_cache_accesses = 4673916
L2_total_cache_misses = 260689
L2_total_cache_miss_rate = 0.0558
L2_total_cache_pending_hits = 25749
L2_total_cache_reservation_fails = 284
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3270044
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20751
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 212437
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1117383
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4860
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 277
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3503232
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.132
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=10241168
icnt_total_pkts_simt_to_mem=5844673
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.7764
	minimum = 6
	maximum = 46
Network latency average = 8.66265
	minimum = 6
	maximum = 40
Slowest packet = 9338343
Flit latency average = 8.49211
	minimum = 6
	maximum = 39
Slowest flit = 16071514
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0516009
	minimum = 0.0454689 (at node 0)
	maximum = 0.0587307 (at node 28)
Accepted packet rate average = 0.0516009
	minimum = 0.0454689 (at node 0)
	maximum = 0.0587307 (at node 28)
Injected flit rate average = 0.0774013
	minimum = 0.0454689 (at node 0)
	maximum = 0.117461 (at node 28)
Accepted flit rate average= 0.0774013
	minimum = 0.0580991 (at node 45)
	maximum = 0.0959899 (at node 16)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.8241 (22 samples)
	minimum = 6 (22 samples)
	maximum = 408.364 (22 samples)
Network latency average = 20.6969 (22 samples)
	minimum = 6 (22 samples)
	maximum = 327.318 (22 samples)
Flit latency average = 21.1016 (22 samples)
	minimum = 6 (22 samples)
	maximum = 326.455 (22 samples)
Fragmentation average = 0.00788099 (22 samples)
	minimum = 0 (22 samples)
	maximum = 110.136 (22 samples)
Injected packet rate average = 0.0537651 (22 samples)
	minimum = 0.0444985 (22 samples)
	maximum = 0.124948 (22 samples)
Accepted packet rate average = 0.0537651 (22 samples)
	minimum = 0.0444985 (22 samples)
	maximum = 0.124948 (22 samples)
Injected flit rate average = 0.0853892 (22 samples)
	minimum = 0.0547039 (22 samples)
	maximum = 0.179435 (22 samples)
Accepted flit rate average = 0.0853892 (22 samples)
	minimum = 0.0652892 (22 samples)
	maximum = 0.230264 (22 samples)
Injected packet size average = 1.58819 (22 samples)
Accepted packet size average = 1.58819 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 14 min, 29 sec (4469 sec)
gpgpu_simulation_rate = 30267 (inst/sec)
gpgpu_simulation_rate = 1591 (cycle/sec)
Kernel Executed 11 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 169996 Tlb_hit: 164949 Tlb_miss: 5047 Tlb_hit_rate: 0.970311
Shader1: Tlb_access: 164872 Tlb_hit: 160211 Tlb_miss: 4661 Tlb_hit_rate: 0.971730
Shader2: Tlb_access: 168232 Tlb_hit: 163447 Tlb_miss: 4785 Tlb_hit_rate: 0.971557
Shader3: Tlb_access: 161638 Tlb_hit: 156774 Tlb_miss: 4864 Tlb_hit_rate: 0.969908
Shader4: Tlb_access: 161580 Tlb_hit: 156629 Tlb_miss: 4951 Tlb_hit_rate: 0.969359
Shader5: Tlb_access: 163788 Tlb_hit: 158887 Tlb_miss: 4901 Tlb_hit_rate: 0.970077
Shader6: Tlb_access: 165834 Tlb_hit: 160914 Tlb_miss: 4920 Tlb_hit_rate: 0.970332
Shader7: Tlb_access: 167021 Tlb_hit: 162026 Tlb_miss: 4995 Tlb_hit_rate: 0.970094
Shader8: Tlb_access: 165777 Tlb_hit: 161002 Tlb_miss: 4775 Tlb_hit_rate: 0.971196
Shader9: Tlb_access: 165635 Tlb_hit: 160753 Tlb_miss: 4882 Tlb_hit_rate: 0.970526
Shader10: Tlb_access: 163154 Tlb_hit: 158306 Tlb_miss: 4848 Tlb_hit_rate: 0.970286
Shader11: Tlb_access: 163809 Tlb_hit: 158872 Tlb_miss: 4937 Tlb_hit_rate: 0.969861
Shader12: Tlb_access: 164784 Tlb_hit: 160018 Tlb_miss: 4766 Tlb_hit_rate: 0.971077
Shader13: Tlb_access: 166376 Tlb_hit: 161640 Tlb_miss: 4736 Tlb_hit_rate: 0.971534
Shader14: Tlb_access: 164663 Tlb_hit: 159728 Tlb_miss: 4935 Tlb_hit_rate: 0.970030
Shader15: Tlb_access: 164020 Tlb_hit: 159157 Tlb_miss: 4863 Tlb_hit_rate: 0.970351
Shader16: Tlb_access: 164379 Tlb_hit: 159713 Tlb_miss: 4666 Tlb_hit_rate: 0.971614
Shader17: Tlb_access: 167180 Tlb_hit: 162387 Tlb_miss: 4793 Tlb_hit_rate: 0.971330
Shader18: Tlb_access: 166400 Tlb_hit: 161774 Tlb_miss: 4626 Tlb_hit_rate: 0.972199
Shader19: Tlb_access: 168970 Tlb_hit: 164002 Tlb_miss: 4968 Tlb_hit_rate: 0.970598
Shader20: Tlb_access: 171370 Tlb_hit: 166297 Tlb_miss: 5073 Tlb_hit_rate: 0.970397
Shader21: Tlb_access: 163998 Tlb_hit: 159045 Tlb_miss: 4953 Tlb_hit_rate: 0.969798
Shader22: Tlb_access: 166008 Tlb_hit: 161193 Tlb_miss: 4815 Tlb_hit_rate: 0.970995
Shader23: Tlb_access: 166896 Tlb_hit: 162028 Tlb_miss: 4868 Tlb_hit_rate: 0.970832
Shader24: Tlb_access: 165882 Tlb_hit: 161061 Tlb_miss: 4821 Tlb_hit_rate: 0.970937
Shader25: Tlb_access: 163193 Tlb_hit: 158404 Tlb_miss: 4789 Tlb_hit_rate: 0.970654
Shader26: Tlb_access: 166319 Tlb_hit: 161520 Tlb_miss: 4799 Tlb_hit_rate: 0.971146
Shader27: Tlb_access: 167397 Tlb_hit: 162391 Tlb_miss: 5006 Tlb_hit_rate: 0.970095
Tlb_tot_access: 4639171 Tlb_tot_hit: 4503128, Tlb_tot_miss: 136043, Tlb_tot_hit_rate: 0.970675
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 900 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader1: Tlb_validate: 895 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader2: Tlb_validate: 887 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader3: Tlb_validate: 884 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader4: Tlb_validate: 879 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader5: Tlb_validate: 905 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader6: Tlb_validate: 895 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader7: Tlb_validate: 894 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader8: Tlb_validate: 911 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader9: Tlb_validate: 905 Tlb_invalidate: 447 Tlb_evict: 0 Tlb_page_evict: 447
Shader10: Tlb_validate: 897 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader11: Tlb_validate: 888 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader12: Tlb_validate: 908 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader13: Tlb_validate: 896 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader14: Tlb_validate: 893 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader15: Tlb_validate: 911 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader16: Tlb_validate: 890 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader17: Tlb_validate: 928 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader18: Tlb_validate: 892 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader19: Tlb_validate: 891 Tlb_invalidate: 447 Tlb_evict: 0 Tlb_page_evict: 447
Shader20: Tlb_validate: 910 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader21: Tlb_validate: 917 Tlb_invalidate: 447 Tlb_evict: 0 Tlb_page_evict: 447
Shader22: Tlb_validate: 879 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader23: Tlb_validate: 895 Tlb_invalidate: 447 Tlb_evict: 0 Tlb_page_evict: 447
Shader24: Tlb_validate: 920 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader25: Tlb_validate: 887 Tlb_invalidate: 447 Tlb_evict: 0 Tlb_page_evict: 447
Shader26: Tlb_validate: 896 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader27: Tlb_validate: 925 Tlb_invalidate: 447 Tlb_evict: 0 Tlb_page_evict: 447
Tlb_tot_valiate: 25178 Tlb_invalidate: 12538, Tlb_tot_evict: 0, Tlb_tot_evict page: 12538
========================================TLB statistics(thrashing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thrash: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:5047 Page_hit: 4894 Page_miss: 153 Page_hit_rate: 0.969685
Shader1: Page_table_access:4661 Page_hit: 4545 Page_miss: 116 Page_hit_rate: 0.975113
Shader2: Page_table_access:4785 Page_hit: 4688 Page_miss: 97 Page_hit_rate: 0.979728
Shader3: Page_table_access:4864 Page_hit: 4765 Page_miss: 99 Page_hit_rate: 0.979646
Shader4: Page_table_access:4951 Page_hit: 4853 Page_miss: 98 Page_hit_rate: 0.980206
Shader5: Page_table_access:4901 Page_hit: 4780 Page_miss: 121 Page_hit_rate: 0.975311
Shader6: Page_table_access:4920 Page_hit: 4802 Page_miss: 118 Page_hit_rate: 0.976016
Shader7: Page_table_access:4995 Page_hit: 4878 Page_miss: 117 Page_hit_rate: 0.976577
Shader8: Page_table_access:4775 Page_hit: 4679 Page_miss: 96 Page_hit_rate: 0.979895
Shader9: Page_table_access:4882 Page_hit: 4760 Page_miss: 122 Page_hit_rate: 0.975010
Shader10: Page_table_access:4848 Page_hit: 4729 Page_miss: 119 Page_hit_rate: 0.975454
Shader11: Page_table_access:4937 Page_hit: 4837 Page_miss: 100 Page_hit_rate: 0.979745
Shader12: Page_table_access:4766 Page_hit: 4643 Page_miss: 123 Page_hit_rate: 0.974192
Shader13: Page_table_access:4736 Page_hit: 4607 Page_miss: 129 Page_hit_rate: 0.972762
Shader14: Page_table_access:4935 Page_hit: 4816 Page_miss: 119 Page_hit_rate: 0.975887
Shader15: Page_table_access:4863 Page_hit: 4739 Page_miss: 124 Page_hit_rate: 0.974501
Shader16: Page_table_access:4666 Page_hit: 4549 Page_miss: 117 Page_hit_rate: 0.974925
Shader17: Page_table_access:4793 Page_hit: 4642 Page_miss: 151 Page_hit_rate: 0.968496
Shader18: Page_table_access:4626 Page_hit: 4486 Page_miss: 140 Page_hit_rate: 0.969736
Shader19: Page_table_access:4968 Page_hit: 4842 Page_miss: 126 Page_hit_rate: 0.974638
Shader20: Page_table_access:5073 Page_hit: 4938 Page_miss: 135 Page_hit_rate: 0.973389
Shader21: Page_table_access:4953 Page_hit: 4818 Page_miss: 135 Page_hit_rate: 0.972744
Shader22: Page_table_access:4815 Page_hit: 4677 Page_miss: 138 Page_hit_rate: 0.971340
Shader23: Page_table_access:4868 Page_hit: 4733 Page_miss: 135 Page_hit_rate: 0.972268
Shader24: Page_table_access:4821 Page_hit: 4683 Page_miss: 138 Page_hit_rate: 0.971375
Shader25: Page_table_access:4789 Page_hit: 4660 Page_miss: 129 Page_hit_rate: 0.973063
Shader26: Page_table_access:4799 Page_hit: 4665 Page_miss: 134 Page_hit_rate: 0.972077
Shader27: Page_table_access:5006 Page_hit: 4849 Page_miss: 157 Page_hit_rate: 0.968638
Page_table_tot_access: 136043 Page_tot_hit: 132557, Page_tot_miss 3486, Page_tot_hit_rate: 0.974376 Page_tot_fault: 48 Page_tot_pending: 3229
Total_memory_access_page_fault: 48, Average_latency: 1690488.125000
========================================Page thrashing statistics==============================
Page_validate: 2496 Page_evict_dirty: 0 Page_evict_not_dirty: 0
Page_tot_thrash: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 209
dma_migration_read 37
dma_migration_write 11
========================================PCI-e statistics==============================
Pcie_read_utilization: 1.000066
[0-25]: 0.017752, [26-50]: 0.008481, [51-75]: 0.026087, [76-100]: 0.947680
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   348828 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(83.823090)
F:   225609----T:   229039 	 St: c0200000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   229039----T:   235904 	 St: c0204000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   235904----T:   236104 	 St: c0000000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   236302----T:   238907 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238907----T:   239107 	 St: c02c0000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   239107----T:   247347 	 St: c0211000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   247347----T:   247547 	 St: c0280000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   247920----T:   248120 	 St: c08c0000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   248144----T:   250749 	 St: c0220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   250749----T:   250949 	 St: c028c800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   250949----T:   266644 	 St: c0221000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   266644----T:   266844 	 St: c028da00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   266844----T:   269449 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   269449----T:   269649 	 St: c02b67e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   269649----T:   277889 	 St: c0241000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   277889----T:   278089 	 St: c0282500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   278089----T:   281175 	 St: c08f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   281175----T:   281375 	 St: c028ee40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   281375----T:   288697 	 St: c08f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   288697----T:   288897 	 St: c029e5c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   288897----T:   294858 	 St: c0990000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   294858----T:   299077 	 St: c099a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   299077----T:   303718 	 St: c0270000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   303718----T:   309233 	 St: c0277000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   309233----T:   315194 	 St: c08c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   315194----T:   319413 	 St: c08ca000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   319413----T:   325374 	 St: c0930000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   325374----T:   329593 	 St: c093a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   329593----T:   337833 	 St: c0250000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   337833----T:   346997 	 St: c025f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   570978----T:   612797 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(28.237001)
F:   572424----T:   575510 	 St: c0280000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   575510----T:   582832 	 St: c0283000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   583466----T:   591706 	 St: c0290000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   591706----T:   594311 	 St: c029f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   595327----T:   607281 	 St: c02a0000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F:   607281----T:   612796 	 St: c02b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   612797----T:   615332 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   615332----T:   617867 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   840018----T:   967349 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(85.976364)
F:   840651----T:   840851 	 St: c0012800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   840851----T:   843456 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   843456----T:   843656 	 St: c006d040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   843656----T:   843856 	 St: c0064020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   843856----T:   844056 	 St: c00772a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   844056----T:   844256 	 St: c02f7c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   844256----T:   852496 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   852496----T:   852696 	 St: c0407d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   852696----T:   852896 	 St: c03ecc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   852896----T:   853096 	 St: c04264a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   853096----T:   855701 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   855701----T:   863941 	 St: c02c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   863941----T:   868160 	 St: c08d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   868160----T:   881515 	 St: c08d6000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:   881515----T:   905187 	 St: c0900000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:   905187----T:   943906 	 St: c0940000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F:   943906----T:   960069 	 St: c09a0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:   961045----T:   961245 	 St: c00f2e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   962013----T:   962213 	 St: c0599c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   962466----T:   962666 	 St: c01b3f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   963336----T:   963536 	 St: c07dc720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1189499----T:  1193004 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(2.366644)
F:  1193004----T:  1195539 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1195540----T:  1198075 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1420226----T:  1471481 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(34.608372)
F:  1420965----T:  1421165 	 St: c002c1c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1421165----T:  1421365 	 St: c002ae20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1421365----T:  1421565 	 St: c0041080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1421565----T:  1421765 	 St: c0044ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1421765----T:  1421965 	 St: c003ae20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1421965----T:  1422165 	 St: c003efc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1422165----T:  1422365 	 St: c008ca20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1422365----T:  1422565 	 St: c02e7460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1422565----T:  1422765 	 St: c02e57e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1422765----T:  1422965 	 St: c0344e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1422965----T:  1423165 	 St: c03412e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1423165----T:  1423365 	 St: c0383aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1423365----T:  1423565 	 St: c038f140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1423565----T:  1423765 	 St: c03711e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1423765----T:  1423965 	 St: c037d840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1423965----T:  1424165 	 St: c0466d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1424165----T:  1429239 	 St: c0070000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  1429239----T:  1434313 	 St: c0078000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  1434313----T:  1434513 	 St: c0419260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1434513----T:  1438732 	 St: c0420000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1438732----T:  1444693 	 St: c0426000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1445307----T:  1445507 	 St: c00ae560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1445507----T:  1445707 	 St: c00cf880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1445707----T:  1445907 	 St: c00cb6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1445907----T:  1446107 	 St: c00eba60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1446107----T:  1446307 	 St: c00d2d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1446307----T:  1446507 	 St: c0103660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1446507----T:  1446707 	 St: c0123c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1446707----T:  1446907 	 St: c011a380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1446907----T:  1447107 	 St: c04cc100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1447107----T:  1447307 	 St: c052fe00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1447307----T:  1447507 	 St: c0523900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1447507----T:  1447707 	 St: c0584440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1447707----T:  1447907 	 St: c0539be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1447907----T:  1448107 	 St: c05cb180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1448107----T:  1448307 	 St: c062c4c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1448307----T:  1448507 	 St: c060fd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1449098----T:  1449298 	 St: c0158500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1449307----T:  1449507 	 St: c0162880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1449507----T:  1449707 	 St: c0170c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1449707----T:  1449907 	 St: c0170e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1449907----T:  1450107 	 St: c0168a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1450107----T:  1450307 	 St: c0181c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1450307----T:  1450507 	 St: c0172fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1450507----T:  1450707 	 St: c01ab880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1450707----T:  1450907 	 St: c019d9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1450907----T:  1451107 	 St: c06c9b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1451107----T:  1451307 	 St: c01c08e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1451307----T:  1451507 	 St: c01aef20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1451507----T:  1451707 	 St: c06e86c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1451707----T:  1451907 	 St: c07130a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1451907----T:  1452107 	 St: c0713740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1452107----T:  1452307 	 St: c06fab20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1452307----T:  1452507 	 St: c07461a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1452507----T:  1452707 	 St: c0719960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1452707----T:  1452907 	 St: c07c3360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1452907----T:  1453107 	 St: c0799480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1453107----T:  1453307 	 St: c0802140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1453307----T:  1453507 	 St: c07cd840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1453507----T:  1456593 	 St: c01b0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1456593----T:  1463915 	 St: c01b3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1463915----T:  1464115 	 St: c07d8040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1464679----T:  1464879 	 St: c01fa100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1464879----T:  1465079 	 St: c01ed1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1465421----T:  1465621 	 St: c08ae1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1465622----T:  1465822 	 St: c08875a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1693631----T:  1697244 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(2.439568)
F:  1697244----T:  1699779 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1699780----T:  1702315 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1924466----T:  2364885 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(297.379486)
F:  1925016----T:  1930977 	 St: c0010000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1930977----T:  1931177 	 St: c02dfae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1931177----T:  1935396 	 St: c001a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1935396----T:  1935596 	 St: c02fcde0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1935596----T:  1935796 	 St: c030bc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1935796----T:  1941757 	 St: c0020000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1941757----T:  1941957 	 St: c031c3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1941957----T:  1942157 	 St: c030fca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1942157----T:  1976172 	 St: c002a000 Sz: 286720 	 Sm: 0 	 T: memcpy_h2d(22.967590)
F:  1976172----T:  1976372 	 St: c0321ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1976372----T:  1976572 	 St: c0328c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1976572----T:  1976772 	 St: c0339ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1976772----T:  1976972 	 St: c033bda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1976972----T:  1977172 	 St: c033cae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1977172----T:  1977372 	 St: c0339cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1977372----T:  1977572 	 St: c03cf300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1977572----T:  1977772 	 St: c0392a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1977772----T:  1977972 	 St: c0356c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1977972----T:  1978172 	 St: c03aefe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1978172----T:  1978372 	 St: c03b3500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1978372----T:  1978572 	 St: c0361d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1978572----T:  1978772 	 St: c03682c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1978772----T:  1978972 	 St: c03a3240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1978972----T:  1979172 	 St: c036ae00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1979172----T:  1979372 	 St: c03dc500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1979372----T:  1979572 	 St: c03527c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1979572----T:  1979772 	 St: c03a04a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1979772----T:  1979972 	 St: c036a9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1979972----T:  1980172 	 St: c03ab2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1980172----T:  1980372 	 St: c03dd7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1980372----T:  1980572 	 St: c03c38c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1980572----T:  1980772 	 St: c03d5f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1980772----T:  1980972 	 St: c03dc0c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1980972----T:  1981172 	 St: c04015c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1981172----T:  1981372 	 St: c0355140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1981372----T:  1981572 	 St: c03aa6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1981572----T:  1981772 	 St: c036e340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1981772----T:  1981972 	 St: c03fe6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1981972----T:  1986613 	 St: c0410000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  1986613----T:  1992128 	 St: c0417000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1992128----T:  2000830 	 St: c0370000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2000830----T:  2008610 	 St: c03e0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2008610----T:  2011410 	 St: c03ee000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2011410----T:  2014840 	 St: c0340000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2014840----T:  2021705 	 St: c0344000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2021705----T:  2028117 	 St: c0380000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2028117----T:  2031929 	 St: c038b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2031929----T:  2040631 	 St: c03a0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2041174----T:  2046689 	 St: c0080000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2046689----T:  2046889 	 St: c043c060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2046889----T:  2047089 	 St: c043d920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2047089----T:  2047289 	 St: c043fea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2047289----T:  2047489 	 St: c0439c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2047489----T:  2047689 	 St: c043a720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2047689----T:  2047889 	 St: c0446100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2047889----T:  2048089 	 St: c0459cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2048089----T:  2048289 	 St: c045b220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2048289----T:  2048489 	 St: c044fa20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2048489----T:  2048689 	 St: c0454a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2048689----T:  2048889 	 St: c0441380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2048889----T:  2049089 	 St: c0449720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2049089----T:  2189009 	 St: c0089000 Sz: 1208320 	 Sm: 0 	 T: memcpy_h2d(94.476707)
F:  2189009----T:  2220202 	 St: c01c0000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  2220202----T:  2220402 	 St: c0497060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2220402----T:  2220602 	 St: c049be20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2220602----T:  2220802 	 St: c049f8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2220802----T:  2221002 	 St: c04a8740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2221002----T:  2221202 	 St: c0503920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2221202----T:  2221402 	 St: c05652c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2221402----T:  2221602 	 St: c04dafa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2221602----T:  2221802 	 St: c048b1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2221802----T:  2222002 	 St: c04efec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2222002----T:  2222202 	 St: c047b840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2222202----T:  2222402 	 St: c04d3be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2222402----T:  2222602 	 St: c0481ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2222602----T:  2222802 	 St: c0497680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2222802----T:  2223002 	 St: c04bc2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2223002----T:  2223202 	 St: c04a5400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2223202----T:  2223402 	 St: c04bc640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2223402----T:  2223602 	 St: c055d5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2223602----T:  2223802 	 St: c056a560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2223802----T:  2231582 	 St: c04c0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2231582----T:  2234382 	 St: c04ce000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2234382----T:  2239023 	 St: c0530000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2239023----T:  2244538 	 St: c0537000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2244538----T:  2253240 	 St: c0520000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2253240----T:  2261480 	 St: c0460000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2261480----T:  2264085 	 St: c046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2265108----T:  2265308 	 St: c05bbec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2265308----T:  2265508 	 St: c058db40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2265508----T:  2265708 	 St: c05b4be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2265708----T:  2265908 	 St: c05ddf00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2265908----T:  2266108 	 St: c0577b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2266108----T:  2266308 	 St: c0611060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2266308----T:  2266508 	 St: c0579780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2266508----T:  2266708 	 St: c05dd720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2266708----T:  2266908 	 St: c05d6bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2266908----T:  2267108 	 St: c0687180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2267108----T:  2267308 	 St: c05f9280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2267308----T:  2267508 	 St: c06617c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2267508----T:  2267708 	 St: c05d4660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2267708----T:  2267908 	 St: c065d340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2267908----T:  2268108 	 St: c065d4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2268108----T:  2268308 	 St: c0687860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2268308----T:  2268508 	 St: c05f3080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2268508----T:  2268708 	 St: c0661400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2268708----T:  2268908 	 St: c0685160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2268908----T:  2269108 	 St: c066a040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2269108----T:  2269308 	 St: c061cce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2269308----T:  2269508 	 St: c06351a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2269508----T:  2269708 	 St: c0632860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2269708----T:  2269908 	 St: c067e2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2269908----T:  2270108 	 St: c068ecc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2270108----T:  2270308 	 St: c0696ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2270308----T:  2270508 	 St: c0681900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2270508----T:  2270708 	 St: c0674bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2270708----T:  2270908 	 St: c06c88a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2270908----T:  2271108 	 St: c06d4300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2271108----T:  2271308 	 St: c06a7980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2271308----T:  2271508 	 St: c06d4120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2271508----T:  2271708 	 St: c0732280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2271708----T:  2271908 	 St: c072d7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2271908----T:  2272108 	 St: c070a420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2272108----T:  2272308 	 St: c078e2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2272308----T:  2272508 	 St: c079f8c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2272508----T:  2272708 	 St: c0749b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2272708----T:  2272908 	 St: c07687c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2272908----T:  2273108 	 St: c0767ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2273108----T:  2273308 	 St: c0775a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2273308----T:  2278382 	 St: c0600000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  2278382----T:  2283456 	 St: c0608000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  2283456----T:  2288971 	 St: c05c0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2288971----T:  2293612 	 St: c05c9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2293612----T:  2302314 	 St: c06f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2302314----T:  2308726 	 St: c06e0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2308726----T:  2312538 	 St: c06eb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2312538----T:  2315624 	 St: c0710000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2315624----T:  2322946 	 St: c0713000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2323961----T:  2324161 	 St: c07a7860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2324161----T:  2324361 	 St: c07a9820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2324361----T:  2324561 	 St: c07e10c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2324561----T:  2324761 	 St: c0822ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2324761----T:  2324961 	 St: c0830380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2324961----T:  2325161 	 St: c07ebd40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2325161----T:  2325361 	 St: c08318c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2325361----T:  2325561 	 St: c07addc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2325561----T:  2325761 	 St: c0898220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2325761----T:  2325961 	 St: c082d100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2325961----T:  2326161 	 St: c088fc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2326161----T:  2326361 	 St: c0837d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2326361----T:  2326561 	 St: c07a6480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2326561----T:  2326761 	 St: c07bf880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2326761----T:  2326961 	 St: c0826a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2326961----T:  2327161 	 St: c0865780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2327161----T:  2327361 	 St: c0853020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2327361----T:  2327561 	 St: c0867120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2327561----T:  2327761 	 St: c0858400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2327761----T:  2327961 	 St: c0876d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2327961----T:  2328161 	 St: c0849620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2328161----T:  2328361 	 St: c08b66a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2328361----T:  2330966 	 St: c07d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2330966----T:  2339206 	 St: c07d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2339206----T:  2342006 	 St: c07c0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2342006----T:  2349786 	 St: c07c2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2349786----T:  2354427 	 St: c08a0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2354427----T:  2359942 	 St: c08a7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2587035----T:  2590946 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(2.640783)
F:  2590946----T:  2593481 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2593482----T:  2596017 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2818168----T:  3438906 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(419.134369)
F:  2819206----T:  2823018 	 St: c02e0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2823018----T:  2829430 	 St: c02e5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2829430----T:  2833649 	 St: c02d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2833649----T:  2839610 	 St: c02d6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2839610----T:  2848312 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2848312----T:  2857014 	 St: c0300000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2857014----T:  2880686 	 St: c0310000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  2880686----T:  2896849 	 St: c0350000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  2896849----T:  2905551 	 St: c0390000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2905551----T:  2929223 	 St: c03b0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  2929223----T:  2945386 	 St: c03f0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  2945386----T:  2969058 	 St: c0430000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  2969058----T:  3007777 	 St: c0470000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F:  3008945----T:  3015357 	 St: c04d0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3015357----T:  3019169 	 St: c04db000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3019169----T:  3040962 	 St: c04e0000 Sz: 180224 	 Sm: 0 	 T: memcpy_h2d(14.715057)
F:  3040962----T:  3051518 	 St: c050c000 Sz: 81920 	 Sm: 0 	 T: memcpy_h2d(7.127616)
F:  3051518----T:  3060682 	 St: c0540000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:  3060682----T:  3113988 	 St: c0551000 Sz: 454656 	 Sm: 0 	 T: memcpy_h2d(35.993248)
F:  3113988----T:  3137660 	 St: c05d0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  3137660----T:  3221560 	 St: c0610000 Sz: 720896 	 Sm: 0 	 T: memcpy_h2d(56.650913)
F:  3222843----T:  3225448 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3225448----T:  3241143 	 St: c06c1000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  3241143----T:  3249845 	 St: c0700000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3249845----T:  3266008 	 St: c0720000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  3266008----T:  3268808 	 St: c0740000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3268808----T:  3329173 	 St: c0742000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F:  3329173----T:  3420605 	 St: c07e0000 Sz: 786432 	 Sm: 0 	 T: memcpy_h2d(61.736664)
F:  3420605----T:  3429307 	 St: c08b0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3661056----T:  3668854 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(5.265361)
F:  3668854----T:  3671389 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3671390----T:  3673925 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3896076----T:  3935440 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(26.579338)
F:  4157590----T:  4172357 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(9.970965)
F:  4172357----T:  4174892 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4174893----T:  4177428 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4399579----T:  4526781 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(85.889267)
F:  4748931----T:  4764208 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(10.315328)
F:  4764208----T:  4766743 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4766744----T:  4769279 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4991430----T:  5295688 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(205.440918)
F:  5517838----T:  5532956 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(10.207968)
F:  5532956----T:  5535491 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5535492----T:  5538027 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  5760178----T:  5948502 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(127.160027)
F:  6170652----T:  6180959 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(6.959487)
F:  6180959----T:  6183494 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6183495----T:  6186030 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6408181----T:  6428043 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(13.411209)
F:  6650193----T:  6653441 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(2.193113)
F:  6653441----T:  6655976 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6655977----T:  6658512 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6880663----T:  6885774 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(3.451047)
F:  7107924----T:  7111092 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(2.139095)
F:  7111092----T:  7113627 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  7113628----T:  7116233 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7113628----T:  7121868 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7124473----T:  7127078 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7124473----T:  7132713 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7135318----T:  7137923 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7135318----T:  7151013 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  7153618----T:  7156223 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7153618----T:  7184341 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  7186946----T:  7189551 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7186946----T:  7247782 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  7250387----T:  7252992 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7250387----T:  7341348 	 St: 0 Sz: 782336 	 Sm: 0 	 T: device_sync(61.418636)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 2170537(cycle), 1465.588745(us)
Tot_kernel_exec_time_and_fault_time: 5369497(cycle), 3625.588867(us)
Tot_memcpy_h2d_time: 1348549(cycle), 910.566528(us)
Tot_memcpy_d2h_time: 27885(cycle), 18.828495(us)
Tot_memcpy_time: 1376434(cycle), 929.395020(us)
Tot_devicesync_time: 230325(cycle), 155.519913(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_dma_time: 41800(cycle), 28.224173(us)
Tot_memcpy_d2h_sync_wb_time: 258210(cycle), 174.348419(us)
GPGPU-Sim: *** exit detected ***
