lib_name: adc_sar_templates
cell_name: r2r_dac_unit
pins: [ "VSS", "VDD", "ENB", "I", "EN", "O" ]
instances:
  ITG0:
    lib_name: logic_templates
    cell_name: tgate
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      O:
        direction: inputOutput
        net_name: "O"
        num_bits: 1
      I:
        direction: inputOutput
        net_name: "I"
        num_bits: 1
      ENB:
        direction: input
        net_name: "ENB"
        num_bits: 1
      EN:
        direction: input
        net_name: "EN"
        num_bits: 1
  PIN1:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN5:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN2:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN3:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN7:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN6:
    lib_name: basic
    cell_name: ipin
    instpins: {}
