#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Apr 26 13:16:08 2019
# Process ID: 5240
# Current directory: F:/DSD-II/Exercise6/Exercise6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21488 F:\DSD-II\Exercise6\Exercise6\Exercise6.xpr
# Log file: F:/DSD-II/Exercise6/Exercise6/vivado.log
# Journal file: F:/DSD-II/Exercise6/Exercise6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/DSD-II/Exercise6/Exercise6/Exercise6.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 839.082 ; gain = 1.270
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Memory_StageTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/DSD-II/Exercise6/Exercise6/Exercise6.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Memory_StageTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/DSD-II/Exercise6/Exercise6/Exercise6.srcs/sources_1/new/Data_Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity data_memory
INFO: [VRFC 10-163] Analyzing VHDL file "F:/DSD-II/Exercise6/Exercise6/Exercise6.srcs/sources_1/new/Memory_Stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory_Stage
INFO: [VRFC 10-163] Analyzing VHDL file "F:/DSD-II/Exercise6/Exercise6/Exercise6.srcs/sim_1/new/Memory_StageTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory_StageTB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/DSD-II/Exercise6/Exercise6/Exercise6.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 341a082127074a34817f35e5167c0b15 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Memory_StageTB_behav xil_defaultlib.Memory_StageTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.Memory_Stage [memory_stage_default]
Compiling architecture behav of entity xil_defaultlib.memory_stagetb
Built simulation snapshot Memory_StageTB_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source F:/DSD-II/Exercise6/Exercise6/Exercise6.sim/sim_1/behav/xsim.dir/Memory_StageTB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/DSD-II/Exercise6/Exercise6/Exercise6.sim/sim_1/behav/xsim.dir/Memory_StageTB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Apr 26 13:16:48 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 26 13:16:48 2019...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 847.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/DSD-II/Exercise6/Exercise6/Exercise6.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Memory_StageTB_behav -key {Behavioral:sim_1:Functional:Memory_StageTB} -tclbatch {Memory_StageTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source Memory_StageTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: error
Time: 800 ns  Iteration: 0  Process: /Memory_StageTB/line__62  File: F:/DSD-II/Exercise6/Exercise6/Exercise6.srcs/sim_1/new/Memory_StageTB.vhd
Error: error
Time: 1 us  Iteration: 0  Process: /Memory_StageTB/line__62  File: F:/DSD-II/Exercise6/Exercise6/Exercise6.srcs/sim_1/new/Memory_StageTB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Memory_StageTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 847.398 ; gain = 0.000
set_property top WriteBack_stagetb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top WriteBack_Stage [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/DSD-II/Exercise6/Exercise6/Exercise6.sim/sim_1/behav/xelab.pb
WARNING: [Vivado 12-3661] Failed to remove file:F:/DSD-II/Exercise6/Exercise6/Exercise6.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/DSD-II/Exercise6/Exercise6/Exercise6.sim/sim_1/behav/Memory_StageTB_behav.wdb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'WriteBack_stagetb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/DSD-II/Exercise6/Exercise6/Exercise6.sim/sim_1/behav'
"xvhdl -m64 --relax -prj WriteBack_stagetb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/DSD-II/Exercise6/Exercise6/Exercise6.srcs/sources_1/new/WriteBack_Stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity WriteBack_Stage
INFO: [VRFC 10-163] Analyzing VHDL file "F:/DSD-II/Exercise6/Exercise6/Exercise6.srcs/sim_1/new/WriteBack_StageTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity WriteBack_stagetb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/DSD-II/Exercise6/Exercise6/Exercise6.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 341a082127074a34817f35e5167c0b15 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot WriteBack_stagetb_behav xil_defaultlib.WriteBack_stagetb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.WriteBack_Stage [writeback_stage_default]
Compiling architecture behav of entity xil_defaultlib.writeback_stagetb
Built simulation snapshot WriteBack_stagetb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source F:/DSD-II/Exercise6/Exercise6/Exercise6.sim/sim_1/behav/xsim.dir/WriteBack_stagetb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/DSD-II/Exercise6/Exercise6/Exercise6.sim/sim_1/behav/xsim.dir/WriteBack_stagetb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Apr 26 13:28:35 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 26 13:28:35 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 873.637 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/DSD-II/Exercise6/Exercise6/Exercise6.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "WriteBack_stagetb_behav -key {Behavioral:sim_1:Functional:WriteBack_stagetb} -tclbatch {WriteBack_stagetb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source WriteBack_stagetb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: WbIdx FAILED in wb_stage
Time: 0 ps  Iteration: 0  Process: /WriteBack_stagetb/line__38  File: F:/DSD-II/Exercise6/Exercise6/Exercise6.srcs/sim_1/new/WriteBack_StageTB.vhd
Error: WbEn FAILED in wb_stage
Time: 450 ns  Iteration: 0  Process: /WriteBack_stagetb/line__38  File: F:/DSD-II/Exercise6/Exercise6/Exercise6.srcs/sim_1/new/WriteBack_StageTB.vhd
Error: WbEn FAILED in wb_stage
Time: 600 ns  Iteration: 0  Process: /WriteBack_stagetb/line__38  File: F:/DSD-II/Exercise6/Exercise6/Exercise6.srcs/sim_1/new/WriteBack_StageTB.vhd
Error: WbIdx FAILED in wb_stage
Time: 900 ns  Iteration: 0  Process: /WriteBack_stagetb/line__38  File: F:/DSD-II/Exercise6/Exercise6/Exercise6.srcs/sim_1/new/WriteBack_StageTB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'WriteBack_stagetb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 873.637 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k70tfbv676-1
WARNING: [Project 1-591] Current part 'xc7k70tfbv676-1' is different from part 'xc7vx485tffg1157-1' stored in the checkpoint.  Please run report_drc, report_timing and report_power.
INFO: [Netlist 29-17] Analyzing 200 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 128 instances

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1183.750 ; gain = 310.113
