Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\ti\projetos\LAB4\ransac\hardware\Quartus\RANSAC_NIOS.qsys --block-symbol-file --output-directory=C:\ti\projetos\LAB4\ransac\hardware\Quartus\RANSAC_NIOS --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading Quartus/RANSAC_NIOS.qsys
Progress: Reading input file
Progress: Adding Processador [altera_nios2_qsys 16.1]
Progress: Parameterizing module Processador
Progress: Adding clock [clock_source 18.1]
Progress: Parameterizing module clock
Progress: Adding jtag [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag
Progress: Adding memoria [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module memoria
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: RANSAC_NIOS.Processador: Nios II Classic cores are no longer recommended for new projects
Info: RANSAC_NIOS.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\ti\projetos\LAB4\ransac\hardware\Quartus\RANSAC_NIOS.qsys --synthesis=VERILOG --output-directory=C:\ti\projetos\LAB4\ransac\hardware\Quartus\RANSAC_NIOS\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading Quartus/RANSAC_NIOS.qsys
Progress: Reading input file
Progress: Adding Processador [altera_nios2_qsys 16.1]
Progress: Parameterizing module Processador
Progress: Adding clock [clock_source 18.1]
Progress: Parameterizing module clock
Progress: Adding jtag [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag
Progress: Adding memoria [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module memoria
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: RANSAC_NIOS.Processador: Nios II Classic cores are no longer recommended for new projects
Info: RANSAC_NIOS.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: RANSAC_NIOS: Generating RANSAC_NIOS "RANSAC_NIOS" for QUARTUS_SYNTH
Info: Processador: Starting RTL generation for module 'RANSAC_NIOS_Processador'
Info: Processador:   Generation command is [exec D:/quartus/quartus/bin64/eperlcmd.exe -I D:/quartus/quartus/bin64/perl/lib -I D:/quartus/quartus/sopc_builder/bin/europa -I D:/quartus/quartus/sopc_builder/bin/perl_lib -I D:/quartus/quartus/sopc_builder/bin -I D:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I D:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I D:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2 -I D:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2 -- D:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=RANSAC_NIOS_Processador --dir=C:/Users/diego/AppData/Local/Temp/alt9528_7435143644556204187.dir/0002_Processador_gen/ --quartus_bindir=D:/quartus/quartus/bin64 --verilog --config=C:/Users/diego/AppData/Local/Temp/alt9528_7435143644556204187.dir/0002_Processador_gen//RANSAC_NIOS_Processador_processor_configuration.pl  --do_build_sim=0  ]
Info: Processador: # 2023.06.20 17:51:07 (*) Starting Nios II generation
Info: Processador: # 2023.06.20 17:51:07 (*)   Checking for plaintext license.
Info: Processador: # 2023.06.20 17:51:09 (*)   Couldn't query license setup in Quartus directory D:/quartus/quartus/bin64
Info: Processador: # 2023.06.20 17:51:09 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: Processador: # 2023.06.20 17:51:09 (*)   LM_LICENSE_FILE environment variable is empty
Info: Processador: # 2023.06.20 17:51:09 (*)   Plaintext license not found.
Info: Processador: # 2023.06.20 17:51:09 (*)   No license required to generate encrypted Nios II/e.
Info: Processador: # 2023.06.20 17:51:09 (*)   Elaborating CPU configuration settings
Info: Processador: # 2023.06.20 17:51:09 (*)   Creating all objects for CPU
Info: Processador: # 2023.06.20 17:51:12 (*)   Generating RTL from CPU objects
Info: Processador: # 2023.06.20 17:51:12 (*)   Creating plain-text RTL
Info: Processador: # 2023.06.20 17:51:14 (*) Done Nios II generation
Info: Processador: Done RTL generation for module 'RANSAC_NIOS_Processador'
Info: Processador: "RANSAC_NIOS" instantiated altera_nios2_qsys "Processador"
Info: jtag: Starting RTL generation for module 'RANSAC_NIOS_jtag'
Info: jtag:   Generation command is [exec D:/quartus/quartus/bin64/perl/bin/perl.exe -I D:/quartus/quartus/bin64/perl/lib -I D:/quartus/quartus/sopc_builder/bin/europa -I D:/quartus/quartus/sopc_builder/bin/perl_lib -I D:/quartus/quartus/sopc_builder/bin -I D:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=RANSAC_NIOS_jtag --dir=C:/Users/diego/AppData/Local/Temp/alt9528_7435143644556204187.dir/0003_jtag_gen/ --quartus_dir=D:/quartus/quartus --verilog --config=C:/Users/diego/AppData/Local/Temp/alt9528_7435143644556204187.dir/0003_jtag_gen//RANSAC_NIOS_jtag_component_configuration.pl  --do_build_sim=0  ]
Info: jtag: Done RTL generation for module 'RANSAC_NIOS_jtag'
Info: jtag: "RANSAC_NIOS" instantiated altera_avalon_jtag_uart "jtag"
Info: memoria: Starting RTL generation for module 'RANSAC_NIOS_memoria'
Info: memoria:   Generation command is [exec D:/quartus/quartus/bin64/perl/bin/perl.exe -I D:/quartus/quartus/bin64/perl/lib -I D:/quartus/quartus/sopc_builder/bin/europa -I D:/quartus/quartus/sopc_builder/bin/perl_lib -I D:/quartus/quartus/sopc_builder/bin -I D:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=RANSAC_NIOS_memoria --dir=C:/Users/diego/AppData/Local/Temp/alt9528_7435143644556204187.dir/0004_memoria_gen/ --quartus_dir=D:/quartus/quartus --verilog --config=C:/Users/diego/AppData/Local/Temp/alt9528_7435143644556204187.dir/0004_memoria_gen//RANSAC_NIOS_memoria_component_configuration.pl  --do_build_sim=0  ]
Info: memoria: Done RTL generation for module 'RANSAC_NIOS_memoria'
Info: memoria: "RANSAC_NIOS" instantiated altera_avalon_onchip_memory2 "memoria"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "RANSAC_NIOS" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "RANSAC_NIOS" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "RANSAC_NIOS" instantiated altera_reset_controller "rst_controller"
Info: Processador_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "Processador_data_master_translator"
Info: jtag_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_avalon_jtag_slave_translator"
Info: Processador_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "Processador_data_master_agent"
Info: jtag_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_avalon_jtag_slave_agent"
Info: jtag_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: RANSAC_NIOS: Done "RANSAC_NIOS" with 25 modules, 39 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
