v1
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,simple_vec_dot_product_mul_32s_32s_64_6:simple_vec_dot_product_mul_32s_32s_64_6_U1|simple_vec_dot_product_mul_32s_32s_64_6_MulnS_0:simple_vec_dot_product_mul_32s_32s_64_6_MulnS_0_U|lpm_mult:Mult0|mult_46t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,simple_vec_dot_product_mul_32s_32s_64_6:simple_vec_dot_product_mul_32s_32s_64_6_U1|simple_vec_dot_product_mul_32s_32s_64_6_MulnS_0:simple_vec_dot_product_mul_32s_32s_64_6_MulnS_0_U|lpm_mult:Mult0|mult_46t:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,simple_vec_dot_product_mul_32s_32s_64_6:simple_vec_dot_product_mul_32s_32s_64_6_U1|simple_vec_dot_product_mul_32s_32s_64_6_MulnS_0:simple_vec_dot_product_mul_32s_32s_64_6_MulnS_0_U|lpm_mult:Mult0|mult_46t:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,simple_vec_dot_product_mul_32s_32s_64_6:simple_vec_dot_product_mul_32s_32s_64_6_U1|simple_vec_dot_product_mul_32s_32s_64_6_MulnS_0:simple_vec_dot_product_mul_32s_32s_64_6_MulnS_0_U|lpm_mult:Mult0|mult_46t:auto_generated|mac_out6,
