#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5f5ace53c150 .scope module, "Mux8Way16" "Mux8Way16" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in_a";
    .port_info 1 /INPUT 16 "in_b";
    .port_info 2 /INPUT 16 "in_c";
    .port_info 3 /INPUT 16 "in_d";
    .port_info 4 /INPUT 16 "in_e";
    .port_info 5 /INPUT 16 "in_f";
    .port_info 6 /INPUT 16 "in_g";
    .port_info 7 /INPUT 16 "in_h";
    .port_info 8 /OUTPUT 16 "out";
    .port_info 9 /INPUT 3 "sel";
v0x5f5acedb0690_0 .net "group_1", 15 0, L_0x5f5aceddd460;  1 drivers
v0x5f5acedb0770_0 .net "group_2", 15 0, L_0x5f5acee09390;  1 drivers
o0x716f9d8bf648 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5f5acedb0830_0 .net "in_a", 15 0, o0x716f9d8bf648;  0 drivers
o0x716f9d8d1df8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5f5acedb0920_0 .net "in_b", 15 0, o0x716f9d8d1df8;  0 drivers
o0x716f9d8bf678 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5f5acedb0a30_0 .net "in_c", 15 0, o0x716f9d8bf678;  0 drivers
o0x716f9d8d1e28 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5f5acedb0b90_0 .net "in_d", 15 0, o0x716f9d8d1e28;  0 drivers
o0x716f9d5e8e48 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5f5acedb0ca0_0 .net "in_e", 15 0, o0x716f9d5e8e48;  0 drivers
o0x716f9d5fb5f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5f5acedb0db0_0 .net "in_f", 15 0, o0x716f9d5fb5f8;  0 drivers
o0x716f9d5e8e78 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5f5acedb0ec0_0 .net "in_g", 15 0, o0x716f9d5e8e78;  0 drivers
o0x716f9d5fb628 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5f5acedb0f80_0 .net "in_h", 15 0, o0x716f9d5fb628;  0 drivers
v0x5f5acedb1090_0 .net "out", 15 0, L_0x5f5acee17d10;  1 drivers
o0x716f9d5bf768 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x5f5acedb1150_0 .net "sel", 2 0, o0x716f9d5bf768;  0 drivers
L_0x5f5aceddd590 .part o0x716f9d5bf768, 0, 2;
L_0x5f5acee094c0 .part o0x716f9d5bf768, 0, 2;
L_0x5f5acee17da0 .part o0x716f9d5bf768, 2, 1;
S_0x5f5ace904a40 .scope module, "mux4way16_gate1" "Mux4Way16" 2 10, 3 3 0, S_0x5f5ace53c150;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in_a";
    .port_info 1 /INPUT 16 "in_b";
    .port_info 2 /INPUT 16 "in_c";
    .port_info 3 /INPUT 16 "in_d";
    .port_info 4 /OUTPUT 16 "out";
    .port_info 5 /INPUT 2 "sel";
v0x5f5aceb1d730_0 .net "group_1", 15 0, L_0x5f5acedbfff0;  1 drivers
v0x5f5aceb1d860_0 .net "group_2", 15 0, L_0x5f5acedcea30;  1 drivers
v0x5f5aceb1d970_0 .net "in_a", 15 0, o0x716f9d8bf648;  alias, 0 drivers
v0x5f5aceb1da10_0 .net "in_b", 15 0, o0x716f9d8d1df8;  alias, 0 drivers
v0x5f5aceb1dab0_0 .net "in_c", 15 0, o0x716f9d8bf678;  alias, 0 drivers
v0x5f5aceb1dba0_0 .net "in_d", 15 0, o0x716f9d8d1e28;  alias, 0 drivers
v0x5f5aceb1dc40_0 .net "out", 15 0, L_0x5f5aceddd460;  alias, 1 drivers
v0x5f5aceb1dd10_0 .net "sel", 1 0, L_0x5f5aceddd590;  1 drivers
L_0x5f5acedc0080 .part L_0x5f5aceddd590, 1, 1;
L_0x5f5acedceac0 .part L_0x5f5aceddd590, 1, 1;
L_0x5f5aceddd4f0 .part L_0x5f5aceddd590, 0, 1;
S_0x5f5ace91ca30 .scope module, "mux16_gate1" "Mux16" 3 13, 4 3 0, S_0x5f5ace904a40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in_a";
    .port_info 1 /INPUT 16 "in_b";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /INPUT 1 "sel";
L_0x5f5acedbfff0 .functor BUFZ 16, L_0x5f5acedbff50, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5f5ace9c44e0_0 .net "in_a", 15 0, o0x716f9d8bf648;  alias, 0 drivers
v0x5f5ace9c45e0_0 .net "in_b", 15 0, o0x716f9d8bf678;  alias, 0 drivers
v0x5f5ace9c46c0_0 .net "out", 15 0, L_0x5f5acedbfff0;  alias, 1 drivers
v0x5f5ace9c4780_0 .net "sel", 0 0, L_0x5f5acedc0080;  1 drivers
v0x5f5ace9c4820_0 .net/s "tmp_out", 15 0, L_0x5f5acedbff50;  1 drivers
L_0x5f5acedb2020 .part o0x716f9d8bf648, 0, 1;
L_0x5f5acedb20e0 .part o0x716f9d8bf678, 0, 1;
L_0x5f5acedb2e50 .part o0x716f9d8bf648, 1, 1;
L_0x5f5acedb2ef0 .part o0x716f9d8bf678, 1, 1;
L_0x5f5acedb3cd0 .part o0x716f9d8bf648, 2, 1;
L_0x5f5acedb3d70 .part o0x716f9d8bf678, 2, 1;
L_0x5f5acedb4b20 .part o0x716f9d8bf648, 3, 1;
L_0x5f5acedb4bc0 .part o0x716f9d8bf678, 3, 1;
L_0x5f5acedb5930 .part o0x716f9d8bf648, 4, 1;
L_0x5f5acedb59d0 .part o0x716f9d8bf678, 4, 1;
L_0x5f5acedb67a0 .part o0x716f9d8bf648, 5, 1;
L_0x5f5acedb6950 .part o0x716f9d8bf678, 5, 1;
L_0x5f5acedb7840 .part o0x716f9d8bf648, 6, 1;
L_0x5f5acedb78e0 .part o0x716f9d8bf678, 6, 1;
L_0x5f5acedb8660 .part o0x716f9d8bf648, 7, 1;
L_0x5f5acedb8700 .part o0x716f9d8bf678, 7, 1;
L_0x5f5acedb9500 .part o0x716f9d8bf648, 8, 1;
L_0x5f5acedb95a0 .part o0x716f9d8bf678, 8, 1;
L_0x5f5acedba3b0 .part o0x716f9d8bf648, 9, 1;
L_0x5f5acedba450 .part o0x716f9d8bf678, 9, 1;
L_0x5f5acedb9640 .part o0x716f9d8bf648, 10, 1;
L_0x5f5acedbb940 .part o0x716f9d8bf678, 10, 1;
L_0x5f5acedbc3f0 .part o0x716f9d8bf648, 11, 1;
L_0x5f5acedbc490 .part o0x716f9d8bf678, 11, 1;
L_0x5f5acedbd010 .part o0x716f9d8bf648, 12, 1;
L_0x5f5acedbd0b0 .part o0x716f9d8bf678, 12, 1;
L_0x5f5acedbdf00 .part o0x716f9d8bf648, 13, 1;
L_0x5f5acedbdfa0 .part o0x716f9d8bf678, 13, 1;
L_0x5f5acedbedf0 .part o0x716f9d8bf648, 14, 1;
L_0x5f5acedbee90 .part o0x716f9d8bf678, 14, 1;
L_0x5f5acedbfd00 .part o0x716f9d8bf648, 15, 1;
L_0x5f5acedbfda0 .part o0x716f9d8bf678, 15, 1;
LS_0x5f5acedbff50_0_0 .concat8 [ 1 1 1 1], L_0x5f5acedb1e60, L_0x5f5acedb2c90, L_0x5f5acedb3b10, L_0x5f5acedb4960;
LS_0x5f5acedbff50_0_4 .concat8 [ 1 1 1 1], L_0x5f5acedb5770, L_0x5f5acedb65e0, L_0x5f5acedb7680, L_0x5f5acedb84a0;
LS_0x5f5acedbff50_0_8 .concat8 [ 1 1 1 1], L_0x5f5acedb9340, L_0x5f5acedba1f0, L_0x5f5acedbb7c0, L_0x5f5acedbc270;
LS_0x5f5acedbff50_0_12 .concat8 [ 1 1 1 1], L_0x5f5acedbce50, L_0x5f5acedbdd40, L_0x5f5acedbec30, L_0x5f5acedbfb40;
L_0x5f5acedbff50 .concat8 [ 4 4 4 4], LS_0x5f5acedbff50_0_0, LS_0x5f5acedbff50_0_4, LS_0x5f5acedbff50_0_8, LS_0x5f5acedbff50_0_12;
S_0x5f5ace8f1f70 .scope module, "mux_gate0" "Mux" 4 7, 5 3 0, S_0x5f5ace91ca30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5ace35ffb0_0 .net "in_a", 0 0, L_0x5f5acedb2020;  1 drivers
v0x5f5ace8da2b0_0 .net "in_b", 0 0, L_0x5f5acedb20e0;  1 drivers
v0x5f5ace8da350_0 .net "out", 0 0, L_0x5f5acedb1e60;  1 drivers
v0x5f5ace85a800_0 .net "sel", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace85a8a0_0 .net "sel_out", 0 0, L_0x5f5acedb1350;  1 drivers
v0x5f5acdfdf210_0 .net "temp_a_out", 0 0, L_0x5f5acedb14b0;  1 drivers
v0x5f5acdfdf3c0_0 .net "temp_b_out", 0 0, L_0x5f5acedb1610;  1 drivers
S_0x5f5ace8c77e0 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5ace8f1f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace8f9980_0 .net "in_a", 0 0, L_0x5f5acedb2020;  alias, 1 drivers
v0x5f5ace8f9d00_0 .net "in_b", 0 0, L_0x5f5acedb1350;  alias, 1 drivers
v0x5f5ace8fc430_0 .net "out", 0 0, L_0x5f5acedb14b0;  alias, 1 drivers
v0x5f5ace8fc7b0_0 .net "temp_out", 0 0, L_0x5f5acedb1400;  1 drivers
S_0x5f5ace89d020 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace8c77e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb1400 .functor NAND 1, L_0x5f5acedb2020, L_0x5f5acedb1350, C4<1>, C4<1>;
v0x5f5ace914b40_0 .net "in_a", 0 0, L_0x5f5acedb2020;  alias, 1 drivers
v0x5f5ace912090_0 .net "in_b", 0 0, L_0x5f5acedb1350;  alias, 1 drivers
v0x5f5ace90f5e0_0 .net "out", 0 0, L_0x5f5acedb1400;  alias, 1 drivers
S_0x5f5ace8724c0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace8c77e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace8f7250_0 .net "in_a", 0 0, L_0x5f5acedb1400;  alias, 1 drivers
v0x5f5ace8f74d0_0 .net "out", 0 0, L_0x5f5acedb14b0;  alias, 1 drivers
S_0x5f5ace847d30 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace8724c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb14b0 .functor NAND 1, L_0x5f5acedb1400, L_0x5f5acedb1400, C4<1>, C4<1>;
v0x5f5ace90cb30_0 .net "in_a", 0 0, L_0x5f5acedb1400;  alias, 1 drivers
v0x5f5ace90a020_0 .net "in_b", 0 0, L_0x5f5acedb1400;  alias, 1 drivers
v0x5f5ace8f6ed0_0 .net "out", 0 0, L_0x5f5acedb14b0;  alias, 1 drivers
S_0x5f5ace81d570 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5ace8f1f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace8e1cd0_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace906ef0_0 .net "in_b", 0 0, L_0x5f5acedb20e0;  alias, 1 drivers
v0x5f5ace907270_0 .net "out", 0 0, L_0x5f5acedb1610;  alias, 1 drivers
v0x5f5ace9074f0_0 .net "temp_out", 0 0, L_0x5f5acedb1560;  1 drivers
S_0x5f5ace921f90 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace81d570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb1560 .functor NAND 1, L_0x5f5acedc0080, L_0x5f5acedb20e0, C4<1>, C4<1>;
v0x5f5ace8feee0_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace8ff260_0 .net "in_b", 0 0, L_0x5f5acedb20e0;  alias, 1 drivers
v0x5f5ace8ff4e0_0 .net "out", 0 0, L_0x5f5acedb1560;  alias, 1 drivers
S_0x5f5ace924a40 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace81d570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace904440_0 .net "in_a", 0 0, L_0x5f5acedb1560;  alias, 1 drivers
v0x5f5ace9047c0_0 .net "out", 0 0, L_0x5f5acedb1610;  alias, 1 drivers
S_0x5f5ace9274f0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace924a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb1610 .functor NAND 1, L_0x5f5acedb1560, L_0x5f5acedb1560, C4<1>, C4<1>;
v0x5f5ace901990_0 .net "in_a", 0 0, L_0x5f5acedb1560;  alias, 1 drivers
v0x5f5ace901d10_0 .net "in_b", 0 0, L_0x5f5acedb1560;  alias, 1 drivers
v0x5f5ace901f90_0 .net "out", 0 0, L_0x5f5acedb1610;  alias, 1 drivers
S_0x5f5ace92f500 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5ace8f1f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace911970_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace911f70_0 .net "out", 0 0, L_0x5f5acedb1350;  alias, 1 drivers
S_0x5f5ace931fb0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace92f500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb1350 .functor NAND 1, L_0x5f5acedc0080, L_0x5f5acedc0080, C4<1>, C4<1>;
v0x5f5ace90eec0_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace90f240_0 .net "in_b", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace90f4c0_0 .net "out", 0 0, L_0x5f5acedb1350;  alias, 1 drivers
S_0x5f5ace832f10 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5ace8f1f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace834ba0_0 .net "branch1_out", 0 0, L_0x5f5acedb1820;  1 drivers
v0x5f5ace834c40_0 .net "branch2_out", 0 0, L_0x5f5acedb1b40;  1 drivers
v0x5f5ace8afb80_0 .net "in_a", 0 0, L_0x5f5acedb14b0;  alias, 1 drivers
v0x5f5ace830040_0 .net "in_b", 0 0, L_0x5f5acedb1610;  alias, 1 drivers
v0x5f5ace8300e0_0 .net "out", 0 0, L_0x5f5acedb1e60;  alias, 1 drivers
v0x5f5ace884f90_0 .net "temp1_out", 0 0, L_0x5f5acedb1770;  1 drivers
v0x5f5ace885030_0 .net "temp2_out", 0 0, L_0x5f5acedb1a90;  1 drivers
v0x5f5ace35ff10_0 .net "temp3_out", 0 0, L_0x5f5acedb1db0;  1 drivers
S_0x5f5ace85d6d0 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5ace832f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace919980_0 .net "in_a", 0 0, L_0x5f5acedb14b0;  alias, 1 drivers
v0x5f5ace919d00_0 .net "in_b", 0 0, L_0x5f5acedb14b0;  alias, 1 drivers
v0x5f5ace909f00_0 .net "out", 0 0, L_0x5f5acedb1770;  alias, 1 drivers
v0x5f5ace919f80_0 .net "temp_out", 0 0, L_0x5f5acedb16c0;  1 drivers
S_0x5f5ace887e60 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace85d6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb16c0 .functor NAND 1, L_0x5f5acedb14b0, L_0x5f5acedb14b0, C4<1>, C4<1>;
v0x5f5ace914420_0 .net "in_a", 0 0, L_0x5f5acedb14b0;  alias, 1 drivers
v0x5f5ace9147a0_0 .net "in_b", 0 0, L_0x5f5acedb14b0;  alias, 1 drivers
v0x5f5ace914a20_0 .net "out", 0 0, L_0x5f5acedb16c0;  alias, 1 drivers
S_0x5f5ace8b29c0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace85d6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace917250_0 .net "in_a", 0 0, L_0x5f5acedb16c0;  alias, 1 drivers
v0x5f5ace9174d0_0 .net "out", 0 0, L_0x5f5acedb1770;  alias, 1 drivers
S_0x5f5ace8dd180 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace8b29c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb1770 .functor NAND 1, L_0x5f5acedb16c0, L_0x5f5acedb16c0, C4<1>, C4<1>;
v0x5f5ace8b2b50_0 .net "in_a", 0 0, L_0x5f5acedb16c0;  alias, 1 drivers
v0x5f5ace909c50_0 .net "in_b", 0 0, L_0x5f5acedb16c0;  alias, 1 drivers
v0x5f5ace916ed0_0 .net "out", 0 0, L_0x5f5acedb1770;  alias, 1 drivers
S_0x5f5ace907910 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5ace832f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace921990_0 .net "in_a", 0 0, L_0x5f5acedb1610;  alias, 1 drivers
v0x5f5ace921d10_0 .net "in_b", 0 0, L_0x5f5acedb1610;  alias, 1 drivers
v0x5f5ace924440_0 .net "out", 0 0, L_0x5f5acedb1a90;  alias, 1 drivers
v0x5f5ace9247c0_0 .net "temp_out", 0 0, L_0x5f5acedb19e0;  1 drivers
S_0x5f5acdfe2c20 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace907910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb19e0 .functor NAND 1, L_0x5f5acedb1610, L_0x5f5acedb1610, C4<1>, C4<1>;
v0x5f5acdfe2e90_0 .net "in_a", 0 0, L_0x5f5acedb1610;  alias, 1 drivers
v0x5f5acdfe2f50_0 .net "in_b", 0 0, L_0x5f5acedb1610;  alias, 1 drivers
v0x5f5ace907aa0_0 .net "out", 0 0, L_0x5f5acedb19e0;  alias, 1 drivers
S_0x5f5acdfe4c90 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace907910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace91f260_0 .net "in_a", 0 0, L_0x5f5acedb19e0;  alias, 1 drivers
v0x5f5ace91f4e0_0 .net "out", 0 0, L_0x5f5acedb1a90;  alias, 1 drivers
S_0x5f5acdfe4e20 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acdfe4c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb1a90 .functor NAND 1, L_0x5f5acedb19e0, L_0x5f5acedb19e0, C4<1>, C4<1>;
v0x5f5acdfe5070_0 .net "in_a", 0 0, L_0x5f5acedb19e0;  alias, 1 drivers
v0x5f5ace91c7b0_0 .net "in_b", 0 0, L_0x5f5acedb19e0;  alias, 1 drivers
v0x5f5ace91eee0_0 .net "out", 0 0, L_0x5f5acedb1a90;  alias, 1 drivers
S_0x5f5acdfec8c0 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5ace832f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace92ca50_0 .net "in_a", 0 0, L_0x5f5acedb1820;  alias, 1 drivers
v0x5f5ace92ef00_0 .net "in_b", 0 0, L_0x5f5acedb1b40;  alias, 1 drivers
v0x5f5ace92f280_0 .net "out", 0 0, L_0x5f5acedb1db0;  alias, 1 drivers
v0x5f5ace90c790_0 .net "temp_out", 0 0, L_0x5f5acedb1d00;  1 drivers
S_0x5f5acdfeca50 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acdfec8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb1d00 .functor NAND 1, L_0x5f5acedb1820, L_0x5f5acedb1b40, C4<1>, C4<1>;
v0x5f5acdfecca0_0 .net "in_a", 0 0, L_0x5f5acedb1820;  alias, 1 drivers
v0x5f5ace927270_0 .net "in_b", 0 0, L_0x5f5acedb1b40;  alias, 1 drivers
v0x5f5ace90c410_0 .net "out", 0 0, L_0x5f5acedb1d00;  alias, 1 drivers
S_0x5f5acdfef960 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acdfec8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace92c450_0 .net "in_a", 0 0, L_0x5f5acedb1d00;  alias, 1 drivers
v0x5f5ace92c7d0_0 .net "out", 0 0, L_0x5f5acedb1db0;  alias, 1 drivers
S_0x5f5acdfefb40 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acdfef960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb1db0 .functor NAND 1, L_0x5f5acedb1d00, L_0x5f5acedb1d00, C4<1>, C4<1>;
v0x5f5ace9299a0_0 .net "in_a", 0 0, L_0x5f5acedb1d00;  alias, 1 drivers
v0x5f5ace929d20_0 .net "in_b", 0 0, L_0x5f5acedb1d00;  alias, 1 drivers
v0x5f5ace929fa0_0 .net "out", 0 0, L_0x5f5acedb1db0;  alias, 1 drivers
S_0x5f5acdfa5490 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5ace832f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace35ee70_0 .net "in_a", 0 0, L_0x5f5acedb1770;  alias, 1 drivers
v0x5f5ace8fca30_0 .net "out", 0 0, L_0x5f5acedb1820;  alias, 1 drivers
S_0x5f5acdfa5620 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acdfa5490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb1820 .functor NAND 1, L_0x5f5acedb1770, L_0x5f5acedb1770, C4<1>, C4<1>;
v0x5f5acdfa57f0_0 .net "in_a", 0 0, L_0x5f5acedb1770;  alias, 1 drivers
v0x5f5ace931d30_0 .net "in_b", 0 0, L_0x5f5acedb1770;  alias, 1 drivers
v0x5f5ace907c20_0 .net "out", 0 0, L_0x5f5acedb1820;  alias, 1 drivers
S_0x5f5acdfde460 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5ace832f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9098a0_0 .net "in_a", 0 0, L_0x5f5acedb1a90;  alias, 1 drivers
v0x5f5ace909940_0 .net "out", 0 0, L_0x5f5acedb1b40;  alias, 1 drivers
S_0x5f5acdfde690 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acdfde460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb1b40 .functor NAND 1, L_0x5f5acedb1a90, L_0x5f5acedb1a90, C4<1>, C4<1>;
v0x5f5ace8f9f80_0 .net "in_a", 0 0, L_0x5f5acedb1a90;  alias, 1 drivers
v0x5f5ace8dcd60_0 .net "in_b", 0 0, L_0x5f5acedb1a90;  alias, 1 drivers
v0x5f5ace85d2b0_0 .net "out", 0 0, L_0x5f5acedb1b40;  alias, 1 drivers
S_0x5f5acdfe05b0 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5ace832f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace85f330_0 .net "in_a", 0 0, L_0x5f5acedb1db0;  alias, 1 drivers
v0x5f5ace85f3d0_0 .net "out", 0 0, L_0x5f5acedb1e60;  alias, 1 drivers
S_0x5f5acdfe0790 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acdfe05b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb1e60 .functor NAND 1, L_0x5f5acedb1db0, L_0x5f5acedb1db0, C4<1>, C4<1>;
v0x5f5ace8dede0_0 .net "in_a", 0 0, L_0x5f5acedb1db0;  alias, 1 drivers
v0x5f5ace8b4650_0 .net "in_b", 0 0, L_0x5f5acedb1db0;  alias, 1 drivers
v0x5f5ace889e90_0 .net "out", 0 0, L_0x5f5acedb1e60;  alias, 1 drivers
S_0x5f5ace9328e0 .scope module, "mux_gate1" "Mux" 4 8, 5 3 0, S_0x5f5ace91ca30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5ace93b150_0 .net "in_a", 0 0, L_0x5f5acedb2e50;  1 drivers
v0x5f5ace93b1f0_0 .net "in_b", 0 0, L_0x5f5acedb2ef0;  1 drivers
v0x5f5ace93b300_0 .net "out", 0 0, L_0x5f5acedb2c90;  1 drivers
v0x5f5ace93b3a0_0 .net "sel", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace93b440_0 .net "sel_out", 0 0, L_0x5f5acedb2180;  1 drivers
v0x5f5ace93b5c0_0 .net "temp_a_out", 0 0, L_0x5f5acedb22e0;  1 drivers
v0x5f5ace93b770_0 .net "temp_b_out", 0 0, L_0x5f5acedb2440;  1 drivers
S_0x5f5ace932a70 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5ace9328e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9335b0_0 .net "in_a", 0 0, L_0x5f5acedb2e50;  alias, 1 drivers
v0x5f5ace933650_0 .net "in_b", 0 0, L_0x5f5acedb2180;  alias, 1 drivers
v0x5f5ace9336f0_0 .net "out", 0 0, L_0x5f5acedb22e0;  alias, 1 drivers
v0x5f5ace933790_0 .net "temp_out", 0 0, L_0x5f5acedb2230;  1 drivers
S_0x5f5ace932c00 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace932a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb2230 .functor NAND 1, L_0x5f5acedb2e50, L_0x5f5acedb2180, C4<1>, C4<1>;
v0x5f5ace932d90_0 .net "in_a", 0 0, L_0x5f5acedb2e50;  alias, 1 drivers
v0x5f5ace932e30_0 .net "in_b", 0 0, L_0x5f5acedb2180;  alias, 1 drivers
v0x5f5ace932ed0_0 .net "out", 0 0, L_0x5f5acedb2230;  alias, 1 drivers
S_0x5f5ace932f70 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace932a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace933470_0 .net "in_a", 0 0, L_0x5f5acedb2230;  alias, 1 drivers
v0x5f5ace933510_0 .net "out", 0 0, L_0x5f5acedb22e0;  alias, 1 drivers
S_0x5f5ace933100 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace932f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb22e0 .functor NAND 1, L_0x5f5acedb2230, L_0x5f5acedb2230, C4<1>, C4<1>;
v0x5f5ace933290_0 .net "in_a", 0 0, L_0x5f5acedb2230;  alias, 1 drivers
v0x5f5ace933330_0 .net "in_b", 0 0, L_0x5f5acedb2230;  alias, 1 drivers
v0x5f5ace9333d0_0 .net "out", 0 0, L_0x5f5acedb22e0;  alias, 1 drivers
S_0x5f5ace933830 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5ace9328e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9343f0_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace934490_0 .net "in_b", 0 0, L_0x5f5acedb2ef0;  alias, 1 drivers
v0x5f5ace934550_0 .net "out", 0 0, L_0x5f5acedb2440;  alias, 1 drivers
v0x5f5ace934640_0 .net "temp_out", 0 0, L_0x5f5acedb2390;  1 drivers
S_0x5f5ace9339c0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace933830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb2390 .functor NAND 1, L_0x5f5acedc0080, L_0x5f5acedb2ef0, C4<1>, C4<1>;
v0x5f5ace933b50_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace933bf0_0 .net "in_b", 0 0, L_0x5f5acedb2ef0;  alias, 1 drivers
v0x5f5ace933c90_0 .net "out", 0 0, L_0x5f5acedb2390;  alias, 1 drivers
S_0x5f5ace933d30 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace933830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace934250_0 .net "in_a", 0 0, L_0x5f5acedb2390;  alias, 1 drivers
v0x5f5ace934310_0 .net "out", 0 0, L_0x5f5acedb2440;  alias, 1 drivers
S_0x5f5ace933ec0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace933d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb2440 .functor NAND 1, L_0x5f5acedb2390, L_0x5f5acedb2390, C4<1>, C4<1>;
v0x5f5ace934050_0 .net "in_a", 0 0, L_0x5f5acedb2390;  alias, 1 drivers
v0x5f5ace9340f0_0 .net "in_b", 0 0, L_0x5f5acedb2390;  alias, 1 drivers
v0x5f5ace934190_0 .net "out", 0 0, L_0x5f5acedb2440;  alias, 1 drivers
S_0x5f5ace934700 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5ace9328e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace934ee0_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace934f80_0 .net "out", 0 0, L_0x5f5acedb2180;  alias, 1 drivers
S_0x5f5ace9348d0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace934700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb2180 .functor NAND 1, L_0x5f5acedc0080, L_0x5f5acedc0080, C4<1>, C4<1>;
v0x5f5ace934b20_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace934cf0_0 .net "in_b", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace934db0_0 .net "out", 0 0, L_0x5f5acedb2180;  alias, 1 drivers
S_0x5f5ace935080 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5ace9328e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace93aaa0_0 .net "branch1_out", 0 0, L_0x5f5acedb2650;  1 drivers
v0x5f5ace93abd0_0 .net "branch2_out", 0 0, L_0x5f5acedb2970;  1 drivers
v0x5f5ace93ad20_0 .net "in_a", 0 0, L_0x5f5acedb22e0;  alias, 1 drivers
v0x5f5ace93adf0_0 .net "in_b", 0 0, L_0x5f5acedb2440;  alias, 1 drivers
v0x5f5ace93ae90_0 .net "out", 0 0, L_0x5f5acedb2c90;  alias, 1 drivers
v0x5f5ace93af30_0 .net "temp1_out", 0 0, L_0x5f5acedb25a0;  1 drivers
v0x5f5ace93afd0_0 .net "temp2_out", 0 0, L_0x5f5acedb28c0;  1 drivers
v0x5f5ace93b070_0 .net "temp3_out", 0 0, L_0x5f5acedb2be0;  1 drivers
S_0x5f5ace9352b0 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5ace935080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9362e0_0 .net "in_a", 0 0, L_0x5f5acedb22e0;  alias, 1 drivers
v0x5f5ace936380_0 .net "in_b", 0 0, L_0x5f5acedb22e0;  alias, 1 drivers
v0x5f5ace936440_0 .net "out", 0 0, L_0x5f5acedb25a0;  alias, 1 drivers
v0x5f5ace936560_0 .net "temp_out", 0 0, L_0x5f5acedb24f0;  1 drivers
S_0x5f5ace935520 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9352b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb24f0 .functor NAND 1, L_0x5f5acedb22e0, L_0x5f5acedb22e0, C4<1>, C4<1>;
v0x5f5ace935790_0 .net "in_a", 0 0, L_0x5f5acedb22e0;  alias, 1 drivers
v0x5f5ace935850_0 .net "in_b", 0 0, L_0x5f5acedb22e0;  alias, 1 drivers
v0x5f5ace935910_0 .net "out", 0 0, L_0x5f5acedb24f0;  alias, 1 drivers
S_0x5f5ace935a10 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9352b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace936130_0 .net "in_a", 0 0, L_0x5f5acedb24f0;  alias, 1 drivers
v0x5f5ace9361d0_0 .net "out", 0 0, L_0x5f5acedb25a0;  alias, 1 drivers
S_0x5f5ace935be0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace935a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb25a0 .functor NAND 1, L_0x5f5acedb24f0, L_0x5f5acedb24f0, C4<1>, C4<1>;
v0x5f5ace935e50_0 .net "in_a", 0 0, L_0x5f5acedb24f0;  alias, 1 drivers
v0x5f5ace935f40_0 .net "in_b", 0 0, L_0x5f5acedb24f0;  alias, 1 drivers
v0x5f5ace936030_0 .net "out", 0 0, L_0x5f5acedb25a0;  alias, 1 drivers
S_0x5f5ace9366d0 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5ace935080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace937700_0 .net "in_a", 0 0, L_0x5f5acedb2440;  alias, 1 drivers
v0x5f5ace9377a0_0 .net "in_b", 0 0, L_0x5f5acedb2440;  alias, 1 drivers
v0x5f5ace937860_0 .net "out", 0 0, L_0x5f5acedb28c0;  alias, 1 drivers
v0x5f5ace937980_0 .net "temp_out", 0 0, L_0x5f5acedb2810;  1 drivers
S_0x5f5ace9368b0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9366d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb2810 .functor NAND 1, L_0x5f5acedb2440, L_0x5f5acedb2440, C4<1>, C4<1>;
v0x5f5ace936b20_0 .net "in_a", 0 0, L_0x5f5acedb2440;  alias, 1 drivers
v0x5f5ace936be0_0 .net "in_b", 0 0, L_0x5f5acedb2440;  alias, 1 drivers
v0x5f5ace936d30_0 .net "out", 0 0, L_0x5f5acedb2810;  alias, 1 drivers
S_0x5f5ace936e30 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9366d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace937550_0 .net "in_a", 0 0, L_0x5f5acedb2810;  alias, 1 drivers
v0x5f5ace9375f0_0 .net "out", 0 0, L_0x5f5acedb28c0;  alias, 1 drivers
S_0x5f5ace937000 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace936e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb28c0 .functor NAND 1, L_0x5f5acedb2810, L_0x5f5acedb2810, C4<1>, C4<1>;
v0x5f5ace937270_0 .net "in_a", 0 0, L_0x5f5acedb2810;  alias, 1 drivers
v0x5f5ace937360_0 .net "in_b", 0 0, L_0x5f5acedb2810;  alias, 1 drivers
v0x5f5ace937450_0 .net "out", 0 0, L_0x5f5acedb28c0;  alias, 1 drivers
S_0x5f5ace937af0 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5ace935080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace938b30_0 .net "in_a", 0 0, L_0x5f5acedb2650;  alias, 1 drivers
v0x5f5ace938c00_0 .net "in_b", 0 0, L_0x5f5acedb2970;  alias, 1 drivers
v0x5f5ace938cd0_0 .net "out", 0 0, L_0x5f5acedb2be0;  alias, 1 drivers
v0x5f5ace938df0_0 .net "temp_out", 0 0, L_0x5f5acedb2b30;  1 drivers
S_0x5f5ace937cd0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace937af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb2b30 .functor NAND 1, L_0x5f5acedb2650, L_0x5f5acedb2970, C4<1>, C4<1>;
v0x5f5ace937f20_0 .net "in_a", 0 0, L_0x5f5acedb2650;  alias, 1 drivers
v0x5f5ace938000_0 .net "in_b", 0 0, L_0x5f5acedb2970;  alias, 1 drivers
v0x5f5ace9380c0_0 .net "out", 0 0, L_0x5f5acedb2b30;  alias, 1 drivers
S_0x5f5ace938210 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace937af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace938980_0 .net "in_a", 0 0, L_0x5f5acedb2b30;  alias, 1 drivers
v0x5f5ace938a20_0 .net "out", 0 0, L_0x5f5acedb2be0;  alias, 1 drivers
S_0x5f5ace938430 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace938210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb2be0 .functor NAND 1, L_0x5f5acedb2b30, L_0x5f5acedb2b30, C4<1>, C4<1>;
v0x5f5ace9386a0_0 .net "in_a", 0 0, L_0x5f5acedb2b30;  alias, 1 drivers
v0x5f5ace938790_0 .net "in_b", 0 0, L_0x5f5acedb2b30;  alias, 1 drivers
v0x5f5ace938880_0 .net "out", 0 0, L_0x5f5acedb2be0;  alias, 1 drivers
S_0x5f5ace938f40 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5ace935080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace939670_0 .net "in_a", 0 0, L_0x5f5acedb25a0;  alias, 1 drivers
v0x5f5ace939710_0 .net "out", 0 0, L_0x5f5acedb2650;  alias, 1 drivers
S_0x5f5ace939110 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace938f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb2650 .functor NAND 1, L_0x5f5acedb25a0, L_0x5f5acedb25a0, C4<1>, C4<1>;
v0x5f5ace939380_0 .net "in_a", 0 0, L_0x5f5acedb25a0;  alias, 1 drivers
v0x5f5ace939440_0 .net "in_b", 0 0, L_0x5f5acedb25a0;  alias, 1 drivers
v0x5f5ace939590_0 .net "out", 0 0, L_0x5f5acedb2650;  alias, 1 drivers
S_0x5f5ace939810 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5ace935080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace939fe0_0 .net "in_a", 0 0, L_0x5f5acedb28c0;  alias, 1 drivers
v0x5f5ace93a080_0 .net "out", 0 0, L_0x5f5acedb2970;  alias, 1 drivers
S_0x5f5ace939a80 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace939810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb2970 .functor NAND 1, L_0x5f5acedb28c0, L_0x5f5acedb28c0, C4<1>, C4<1>;
v0x5f5ace939cf0_0 .net "in_a", 0 0, L_0x5f5acedb28c0;  alias, 1 drivers
v0x5f5ace939db0_0 .net "in_b", 0 0, L_0x5f5acedb28c0;  alias, 1 drivers
v0x5f5ace939f00_0 .net "out", 0 0, L_0x5f5acedb2970;  alias, 1 drivers
S_0x5f5ace93a180 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5ace935080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace93a920_0 .net "in_a", 0 0, L_0x5f5acedb2be0;  alias, 1 drivers
v0x5f5ace93a9c0_0 .net "out", 0 0, L_0x5f5acedb2c90;  alias, 1 drivers
S_0x5f5ace93a3a0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace93a180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb2c90 .functor NAND 1, L_0x5f5acedb2be0, L_0x5f5acedb2be0, C4<1>, C4<1>;
v0x5f5ace93a610_0 .net "in_a", 0 0, L_0x5f5acedb2be0;  alias, 1 drivers
v0x5f5ace93a6d0_0 .net "in_b", 0 0, L_0x5f5acedb2be0;  alias, 1 drivers
v0x5f5ace93a820_0 .net "out", 0 0, L_0x5f5acedb2c90;  alias, 1 drivers
S_0x5f5ace93b960 .scope module, "mux_gate10" "Mux" 4 17, 5 3 0, S_0x5f5ace91ca30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5ace944e70_0 .net "in_a", 0 0, L_0x5f5acedb9640;  1 drivers
v0x5f5ace944f10_0 .net "in_b", 0 0, L_0x5f5acedbb940;  1 drivers
v0x5f5ace945020_0 .net "out", 0 0, L_0x5f5acedbb7c0;  1 drivers
v0x5f5ace9450c0_0 .net "sel", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace945160_0 .net "sel_out", 0 0, L_0x5f5acedba5a0;  1 drivers
v0x5f5ace9452e0_0 .net "temp_a_out", 0 0, L_0x5f5ace98c930;  1 drivers
v0x5f5ace945380_0 .net "temp_b_out", 0 0, L_0x5f5ace98ca90;  1 drivers
S_0x5f5ace93baf0 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5ace93b960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace93cb60_0 .net "in_a", 0 0, L_0x5f5acedb9640;  alias, 1 drivers
v0x5f5ace93cc30_0 .net "in_b", 0 0, L_0x5f5acedba5a0;  alias, 1 drivers
v0x5f5ace93cd00_0 .net "out", 0 0, L_0x5f5ace98c930;  alias, 1 drivers
v0x5f5ace93ce20_0 .net "temp_out", 0 0, L_0x5f5acedb7980;  1 drivers
S_0x5f5ace93bd40 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace93baf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb7980 .functor NAND 1, L_0x5f5acedb9640, L_0x5f5acedba5a0, C4<1>, C4<1>;
v0x5f5ace93bfb0_0 .net "in_a", 0 0, L_0x5f5acedb9640;  alias, 1 drivers
v0x5f5ace93c090_0 .net "in_b", 0 0, L_0x5f5acedba5a0;  alias, 1 drivers
v0x5f5ace93c150_0 .net "out", 0 0, L_0x5f5acedb7980;  alias, 1 drivers
S_0x5f5ace93c270 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace93baf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace93c9b0_0 .net "in_a", 0 0, L_0x5f5acedb7980;  alias, 1 drivers
v0x5f5ace93ca50_0 .net "out", 0 0, L_0x5f5ace98c930;  alias, 1 drivers
S_0x5f5ace93c490 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace93c270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5ace98c930 .functor NAND 1, L_0x5f5acedb7980, L_0x5f5acedb7980, C4<1>, C4<1>;
v0x5f5ace93c700_0 .net "in_a", 0 0, L_0x5f5acedb7980;  alias, 1 drivers
v0x5f5ace93c7c0_0 .net "in_b", 0 0, L_0x5f5acedb7980;  alias, 1 drivers
v0x5f5ace93c8b0_0 .net "out", 0 0, L_0x5f5ace98c930;  alias, 1 drivers
S_0x5f5ace93cee0 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5ace93b960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace93def0_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace93df90_0 .net "in_b", 0 0, L_0x5f5acedbb940;  alias, 1 drivers
v0x5f5ace93e080_0 .net "out", 0 0, L_0x5f5ace98ca90;  alias, 1 drivers
v0x5f5ace93e1a0_0 .net "temp_out", 0 0, L_0x5f5ace98c9e0;  1 drivers
S_0x5f5ace93d0c0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace93cee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5ace98c9e0 .functor NAND 1, L_0x5f5acedc0080, L_0x5f5acedbb940, C4<1>, C4<1>;
v0x5f5ace93d330_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace93d3f0_0 .net "in_b", 0 0, L_0x5f5acedbb940;  alias, 1 drivers
v0x5f5ace93d4b0_0 .net "out", 0 0, L_0x5f5ace98c9e0;  alias, 1 drivers
S_0x5f5ace93d5d0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace93cee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace93dd40_0 .net "in_a", 0 0, L_0x5f5ace98c9e0;  alias, 1 drivers
v0x5f5ace93dde0_0 .net "out", 0 0, L_0x5f5ace98ca90;  alias, 1 drivers
S_0x5f5ace93d7f0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace93d5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5ace98ca90 .functor NAND 1, L_0x5f5ace98c9e0, L_0x5f5ace98c9e0, C4<1>, C4<1>;
v0x5f5ace93da60_0 .net "in_a", 0 0, L_0x5f5ace98c9e0;  alias, 1 drivers
v0x5f5ace93db50_0 .net "in_b", 0 0, L_0x5f5ace98c9e0;  alias, 1 drivers
v0x5f5ace93dc40_0 .net "out", 0 0, L_0x5f5ace98ca90;  alias, 1 drivers
S_0x5f5ace93e260 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5ace93b960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace93e960_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace93ec10_0 .net "out", 0 0, L_0x5f5acedba5a0;  alias, 1 drivers
S_0x5f5ace93e430 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace93e260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedba5a0 .functor NAND 1, L_0x5f5acedc0080, L_0x5f5acedc0080, C4<1>, C4<1>;
v0x5f5ace93e680_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace93e740_0 .net "in_b", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace93e800_0 .net "out", 0 0, L_0x5f5acedba5a0;  alias, 1 drivers
S_0x5f5ace93ed10 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5ace93b960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9447c0_0 .net "branch1_out", 0 0, L_0x5f5ace98cca0;  1 drivers
v0x5f5ace9448f0_0 .net "branch2_out", 0 0, L_0x5f5ace98cfc0;  1 drivers
v0x5f5ace944a40_0 .net "in_a", 0 0, L_0x5f5ace98c930;  alias, 1 drivers
v0x5f5ace944b10_0 .net "in_b", 0 0, L_0x5f5ace98ca90;  alias, 1 drivers
v0x5f5ace944bb0_0 .net "out", 0 0, L_0x5f5acedbb7c0;  alias, 1 drivers
v0x5f5ace944c50_0 .net "temp1_out", 0 0, L_0x5f5ace98cbf0;  1 drivers
v0x5f5ace944cf0_0 .net "temp2_out", 0 0, L_0x5f5ace98cf10;  1 drivers
v0x5f5ace944d90_0 .net "temp3_out", 0 0, L_0x5f5acedbb750;  1 drivers
S_0x5f5ace93ef40 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5ace93ed10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace940000_0 .net "in_a", 0 0, L_0x5f5ace98c930;  alias, 1 drivers
v0x5f5ace9400a0_0 .net "in_b", 0 0, L_0x5f5ace98c930;  alias, 1 drivers
v0x5f5ace940160_0 .net "out", 0 0, L_0x5f5ace98cbf0;  alias, 1 drivers
v0x5f5ace940280_0 .net "temp_out", 0 0, L_0x5f5ace98cb40;  1 drivers
S_0x5f5ace93f1b0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace93ef40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5ace98cb40 .functor NAND 1, L_0x5f5ace98c930, L_0x5f5ace98c930, C4<1>, C4<1>;
v0x5f5ace93f420_0 .net "in_a", 0 0, L_0x5f5ace98c930;  alias, 1 drivers
v0x5f5ace93f4e0_0 .net "in_b", 0 0, L_0x5f5ace98c930;  alias, 1 drivers
v0x5f5ace93f630_0 .net "out", 0 0, L_0x5f5ace98cb40;  alias, 1 drivers
S_0x5f5ace93f730 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace93ef40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace93fe50_0 .net "in_a", 0 0, L_0x5f5ace98cb40;  alias, 1 drivers
v0x5f5ace93fef0_0 .net "out", 0 0, L_0x5f5ace98cbf0;  alias, 1 drivers
S_0x5f5ace93f900 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace93f730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5ace98cbf0 .functor NAND 1, L_0x5f5ace98cb40, L_0x5f5ace98cb40, C4<1>, C4<1>;
v0x5f5ace93fb70_0 .net "in_a", 0 0, L_0x5f5ace98cb40;  alias, 1 drivers
v0x5f5ace93fc60_0 .net "in_b", 0 0, L_0x5f5ace98cb40;  alias, 1 drivers
v0x5f5ace93fd50_0 .net "out", 0 0, L_0x5f5ace98cbf0;  alias, 1 drivers
S_0x5f5ace9403f0 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5ace93ed10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace941420_0 .net "in_a", 0 0, L_0x5f5ace98ca90;  alias, 1 drivers
v0x5f5ace9414c0_0 .net "in_b", 0 0, L_0x5f5ace98ca90;  alias, 1 drivers
v0x5f5ace941580_0 .net "out", 0 0, L_0x5f5ace98cf10;  alias, 1 drivers
v0x5f5ace9416a0_0 .net "temp_out", 0 0, L_0x5f5ace98ce60;  1 drivers
S_0x5f5ace9405d0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9403f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5ace98ce60 .functor NAND 1, L_0x5f5ace98ca90, L_0x5f5ace98ca90, C4<1>, C4<1>;
v0x5f5ace940840_0 .net "in_a", 0 0, L_0x5f5ace98ca90;  alias, 1 drivers
v0x5f5ace940900_0 .net "in_b", 0 0, L_0x5f5ace98ca90;  alias, 1 drivers
v0x5f5ace940a50_0 .net "out", 0 0, L_0x5f5ace98ce60;  alias, 1 drivers
S_0x5f5ace940b50 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9403f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace941270_0 .net "in_a", 0 0, L_0x5f5ace98ce60;  alias, 1 drivers
v0x5f5ace941310_0 .net "out", 0 0, L_0x5f5ace98cf10;  alias, 1 drivers
S_0x5f5ace940d20 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace940b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5ace98cf10 .functor NAND 1, L_0x5f5ace98ce60, L_0x5f5ace98ce60, C4<1>, C4<1>;
v0x5f5ace940f90_0 .net "in_a", 0 0, L_0x5f5ace98ce60;  alias, 1 drivers
v0x5f5ace941080_0 .net "in_b", 0 0, L_0x5f5ace98ce60;  alias, 1 drivers
v0x5f5ace941170_0 .net "out", 0 0, L_0x5f5ace98cf10;  alias, 1 drivers
S_0x5f5ace941810 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5ace93ed10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace942850_0 .net "in_a", 0 0, L_0x5f5ace98cca0;  alias, 1 drivers
v0x5f5ace942920_0 .net "in_b", 0 0, L_0x5f5ace98cfc0;  alias, 1 drivers
v0x5f5ace9429f0_0 .net "out", 0 0, L_0x5f5acedbb750;  alias, 1 drivers
v0x5f5ace942b10_0 .net "temp_out", 0 0, L_0x5f5ace98d050;  1 drivers
S_0x5f5ace9419f0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace941810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5ace98d050 .functor NAND 1, L_0x5f5ace98cca0, L_0x5f5ace98cfc0, C4<1>, C4<1>;
v0x5f5ace941c40_0 .net "in_a", 0 0, L_0x5f5ace98cca0;  alias, 1 drivers
v0x5f5ace941d20_0 .net "in_b", 0 0, L_0x5f5ace98cfc0;  alias, 1 drivers
v0x5f5ace941de0_0 .net "out", 0 0, L_0x5f5ace98d050;  alias, 1 drivers
S_0x5f5ace941f30 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace941810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9426a0_0 .net "in_a", 0 0, L_0x5f5ace98d050;  alias, 1 drivers
v0x5f5ace942740_0 .net "out", 0 0, L_0x5f5acedbb750;  alias, 1 drivers
S_0x5f5ace942150 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace941f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbb750 .functor NAND 1, L_0x5f5ace98d050, L_0x5f5ace98d050, C4<1>, C4<1>;
v0x5f5ace9423c0_0 .net "in_a", 0 0, L_0x5f5ace98d050;  alias, 1 drivers
v0x5f5ace9424b0_0 .net "in_b", 0 0, L_0x5f5ace98d050;  alias, 1 drivers
v0x5f5ace9425a0_0 .net "out", 0 0, L_0x5f5acedbb750;  alias, 1 drivers
S_0x5f5ace942c60 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5ace93ed10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace943390_0 .net "in_a", 0 0, L_0x5f5ace98cbf0;  alias, 1 drivers
v0x5f5ace943430_0 .net "out", 0 0, L_0x5f5ace98cca0;  alias, 1 drivers
S_0x5f5ace942e30 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace942c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5ace98cca0 .functor NAND 1, L_0x5f5ace98cbf0, L_0x5f5ace98cbf0, C4<1>, C4<1>;
v0x5f5ace9430a0_0 .net "in_a", 0 0, L_0x5f5ace98cbf0;  alias, 1 drivers
v0x5f5ace943160_0 .net "in_b", 0 0, L_0x5f5ace98cbf0;  alias, 1 drivers
v0x5f5ace9432b0_0 .net "out", 0 0, L_0x5f5ace98cca0;  alias, 1 drivers
S_0x5f5ace943530 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5ace93ed10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace943d00_0 .net "in_a", 0 0, L_0x5f5ace98cf10;  alias, 1 drivers
v0x5f5ace943da0_0 .net "out", 0 0, L_0x5f5ace98cfc0;  alias, 1 drivers
S_0x5f5ace9437a0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace943530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5ace98cfc0 .functor NAND 1, L_0x5f5ace98cf10, L_0x5f5ace98cf10, C4<1>, C4<1>;
v0x5f5ace943a10_0 .net "in_a", 0 0, L_0x5f5ace98cf10;  alias, 1 drivers
v0x5f5ace943ad0_0 .net "in_b", 0 0, L_0x5f5ace98cf10;  alias, 1 drivers
v0x5f5ace943c20_0 .net "out", 0 0, L_0x5f5ace98cfc0;  alias, 1 drivers
S_0x5f5ace943ea0 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5ace93ed10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace944640_0 .net "in_a", 0 0, L_0x5f5acedbb750;  alias, 1 drivers
v0x5f5ace9446e0_0 .net "out", 0 0, L_0x5f5acedbb7c0;  alias, 1 drivers
S_0x5f5ace9440c0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace943ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbb7c0 .functor NAND 1, L_0x5f5acedbb750, L_0x5f5acedbb750, C4<1>, C4<1>;
v0x5f5ace944330_0 .net "in_a", 0 0, L_0x5f5acedbb750;  alias, 1 drivers
v0x5f5ace9443f0_0 .net "in_b", 0 0, L_0x5f5acedbb750;  alias, 1 drivers
v0x5f5ace944540_0 .net "out", 0 0, L_0x5f5acedbb7c0;  alias, 1 drivers
S_0x5f5ace945570 .scope module, "mux_gate11" "Mux" 4 18, 5 3 0, S_0x5f5ace91ca30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5ace94e860_0 .net "in_a", 0 0, L_0x5f5acedbc3f0;  1 drivers
v0x5f5ace94e900_0 .net "in_b", 0 0, L_0x5f5acedbc490;  1 drivers
v0x5f5ace94ea10_0 .net "out", 0 0, L_0x5f5acedbc270;  1 drivers
v0x5f5ace94eab0_0 .net "sel", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace94eb50_0 .net "sel_out", 0 0, L_0x5f5acedbbaa0;  1 drivers
v0x5f5ace94ecd0_0 .net "temp_a_out", 0 0, L_0x5f5acedbbb80;  1 drivers
v0x5f5ace94ee80_0 .net "temp_b_out", 0 0, L_0x5f5acedbbc60;  1 drivers
S_0x5f5ace945700 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5ace945570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace946760_0 .net "in_a", 0 0, L_0x5f5acedbc3f0;  alias, 1 drivers
v0x5f5ace946830_0 .net "in_b", 0 0, L_0x5f5acedbbaa0;  alias, 1 drivers
v0x5f5ace946900_0 .net "out", 0 0, L_0x5f5acedbbb80;  alias, 1 drivers
v0x5f5ace946a20_0 .net "temp_out", 0 0, L_0x5f5acedbbb10;  1 drivers
S_0x5f5ace945970 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace945700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbbb10 .functor NAND 1, L_0x5f5acedbc3f0, L_0x5f5acedbbaa0, C4<1>, C4<1>;
v0x5f5ace945be0_0 .net "in_a", 0 0, L_0x5f5acedbc3f0;  alias, 1 drivers
v0x5f5ace945cc0_0 .net "in_b", 0 0, L_0x5f5acedbbaa0;  alias, 1 drivers
v0x5f5ace945d80_0 .net "out", 0 0, L_0x5f5acedbbb10;  alias, 1 drivers
S_0x5f5ace945ea0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace945700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9465e0_0 .net "in_a", 0 0, L_0x5f5acedbbb10;  alias, 1 drivers
v0x5f5ace946680_0 .net "out", 0 0, L_0x5f5acedbbb80;  alias, 1 drivers
S_0x5f5ace9460c0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace945ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbbb80 .functor NAND 1, L_0x5f5acedbbb10, L_0x5f5acedbbb10, C4<1>, C4<1>;
v0x5f5ace946330_0 .net "in_a", 0 0, L_0x5f5acedbbb10;  alias, 1 drivers
v0x5f5ace9463f0_0 .net "in_b", 0 0, L_0x5f5acedbbb10;  alias, 1 drivers
v0x5f5ace9464e0_0 .net "out", 0 0, L_0x5f5acedbbb80;  alias, 1 drivers
S_0x5f5ace946ae0 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5ace945570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace947af0_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace947b90_0 .net "in_b", 0 0, L_0x5f5acedbc490;  alias, 1 drivers
v0x5f5ace947c80_0 .net "out", 0 0, L_0x5f5acedbbc60;  alias, 1 drivers
v0x5f5ace947da0_0 .net "temp_out", 0 0, L_0x5f5acedbbbf0;  1 drivers
S_0x5f5ace946cc0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace946ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbbbf0 .functor NAND 1, L_0x5f5acedc0080, L_0x5f5acedbc490, C4<1>, C4<1>;
v0x5f5ace946f30_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace946ff0_0 .net "in_b", 0 0, L_0x5f5acedbc490;  alias, 1 drivers
v0x5f5ace9470b0_0 .net "out", 0 0, L_0x5f5acedbbbf0;  alias, 1 drivers
S_0x5f5ace9471d0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace946ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace947940_0 .net "in_a", 0 0, L_0x5f5acedbbbf0;  alias, 1 drivers
v0x5f5ace9479e0_0 .net "out", 0 0, L_0x5f5acedbbc60;  alias, 1 drivers
S_0x5f5ace9473f0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9471d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbbc60 .functor NAND 1, L_0x5f5acedbbbf0, L_0x5f5acedbbbf0, C4<1>, C4<1>;
v0x5f5ace947660_0 .net "in_a", 0 0, L_0x5f5acedbbbf0;  alias, 1 drivers
v0x5f5ace947750_0 .net "in_b", 0 0, L_0x5f5acedbbbf0;  alias, 1 drivers
v0x5f5ace947840_0 .net "out", 0 0, L_0x5f5acedbbc60;  alias, 1 drivers
S_0x5f5ace947e60 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5ace945570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace948560_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace948600_0 .net "out", 0 0, L_0x5f5acedbbaa0;  alias, 1 drivers
S_0x5f5ace948030 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace947e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbbaa0 .functor NAND 1, L_0x5f5acedc0080, L_0x5f5acedc0080, C4<1>, C4<1>;
v0x5f5ace948280_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace948340_0 .net "in_b", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace948400_0 .net "out", 0 0, L_0x5f5acedbbaa0;  alias, 1 drivers
S_0x5f5ace948700 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5ace945570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace94e1b0_0 .net "branch1_out", 0 0, L_0x5f5acedbbdb0;  1 drivers
v0x5f5ace94e2e0_0 .net "branch2_out", 0 0, L_0x5f5acedbc010;  1 drivers
v0x5f5ace94e430_0 .net "in_a", 0 0, L_0x5f5acedbbb80;  alias, 1 drivers
v0x5f5ace94e500_0 .net "in_b", 0 0, L_0x5f5acedbbc60;  alias, 1 drivers
v0x5f5ace94e5a0_0 .net "out", 0 0, L_0x5f5acedbc270;  alias, 1 drivers
v0x5f5ace94e640_0 .net "temp1_out", 0 0, L_0x5f5acedbbd40;  1 drivers
v0x5f5ace94e6e0_0 .net "temp2_out", 0 0, L_0x5f5acedbbfa0;  1 drivers
v0x5f5ace94e780_0 .net "temp3_out", 0 0, L_0x5f5acedbc200;  1 drivers
S_0x5f5ace948930 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5ace948700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9499f0_0 .net "in_a", 0 0, L_0x5f5acedbbb80;  alias, 1 drivers
v0x5f5ace949a90_0 .net "in_b", 0 0, L_0x5f5acedbbb80;  alias, 1 drivers
v0x5f5ace949b50_0 .net "out", 0 0, L_0x5f5acedbbd40;  alias, 1 drivers
v0x5f5ace949c70_0 .net "temp_out", 0 0, L_0x5f5acedbbcd0;  1 drivers
S_0x5f5ace948ba0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace948930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbbcd0 .functor NAND 1, L_0x5f5acedbbb80, L_0x5f5acedbbb80, C4<1>, C4<1>;
v0x5f5ace948e10_0 .net "in_a", 0 0, L_0x5f5acedbbb80;  alias, 1 drivers
v0x5f5ace948ed0_0 .net "in_b", 0 0, L_0x5f5acedbbb80;  alias, 1 drivers
v0x5f5ace949020_0 .net "out", 0 0, L_0x5f5acedbbcd0;  alias, 1 drivers
S_0x5f5ace949120 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace948930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace949840_0 .net "in_a", 0 0, L_0x5f5acedbbcd0;  alias, 1 drivers
v0x5f5ace9498e0_0 .net "out", 0 0, L_0x5f5acedbbd40;  alias, 1 drivers
S_0x5f5ace9492f0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace949120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbbd40 .functor NAND 1, L_0x5f5acedbbcd0, L_0x5f5acedbbcd0, C4<1>, C4<1>;
v0x5f5ace949560_0 .net "in_a", 0 0, L_0x5f5acedbbcd0;  alias, 1 drivers
v0x5f5ace949650_0 .net "in_b", 0 0, L_0x5f5acedbbcd0;  alias, 1 drivers
v0x5f5ace949740_0 .net "out", 0 0, L_0x5f5acedbbd40;  alias, 1 drivers
S_0x5f5ace949de0 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5ace948700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace94ae10_0 .net "in_a", 0 0, L_0x5f5acedbbc60;  alias, 1 drivers
v0x5f5ace94aeb0_0 .net "in_b", 0 0, L_0x5f5acedbbc60;  alias, 1 drivers
v0x5f5ace94af70_0 .net "out", 0 0, L_0x5f5acedbbfa0;  alias, 1 drivers
v0x5f5ace94b090_0 .net "temp_out", 0 0, L_0x5f5acedbbf30;  1 drivers
S_0x5f5ace949fc0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace949de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbbf30 .functor NAND 1, L_0x5f5acedbbc60, L_0x5f5acedbbc60, C4<1>, C4<1>;
v0x5f5ace94a230_0 .net "in_a", 0 0, L_0x5f5acedbbc60;  alias, 1 drivers
v0x5f5ace94a2f0_0 .net "in_b", 0 0, L_0x5f5acedbbc60;  alias, 1 drivers
v0x5f5ace94a440_0 .net "out", 0 0, L_0x5f5acedbbf30;  alias, 1 drivers
S_0x5f5ace94a540 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace949de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace94ac60_0 .net "in_a", 0 0, L_0x5f5acedbbf30;  alias, 1 drivers
v0x5f5ace94ad00_0 .net "out", 0 0, L_0x5f5acedbbfa0;  alias, 1 drivers
S_0x5f5ace94a710 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace94a540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbbfa0 .functor NAND 1, L_0x5f5acedbbf30, L_0x5f5acedbbf30, C4<1>, C4<1>;
v0x5f5ace94a980_0 .net "in_a", 0 0, L_0x5f5acedbbf30;  alias, 1 drivers
v0x5f5ace94aa70_0 .net "in_b", 0 0, L_0x5f5acedbbf30;  alias, 1 drivers
v0x5f5ace94ab60_0 .net "out", 0 0, L_0x5f5acedbbfa0;  alias, 1 drivers
S_0x5f5ace94b200 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5ace948700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace94c240_0 .net "in_a", 0 0, L_0x5f5acedbbdb0;  alias, 1 drivers
v0x5f5ace94c310_0 .net "in_b", 0 0, L_0x5f5acedbc010;  alias, 1 drivers
v0x5f5ace94c3e0_0 .net "out", 0 0, L_0x5f5acedbc200;  alias, 1 drivers
v0x5f5ace94c500_0 .net "temp_out", 0 0, L_0x5f5acedbc190;  1 drivers
S_0x5f5ace94b3e0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace94b200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbc190 .functor NAND 1, L_0x5f5acedbbdb0, L_0x5f5acedbc010, C4<1>, C4<1>;
v0x5f5ace94b630_0 .net "in_a", 0 0, L_0x5f5acedbbdb0;  alias, 1 drivers
v0x5f5ace94b710_0 .net "in_b", 0 0, L_0x5f5acedbc010;  alias, 1 drivers
v0x5f5ace94b7d0_0 .net "out", 0 0, L_0x5f5acedbc190;  alias, 1 drivers
S_0x5f5ace94b920 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace94b200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace94c090_0 .net "in_a", 0 0, L_0x5f5acedbc190;  alias, 1 drivers
v0x5f5ace94c130_0 .net "out", 0 0, L_0x5f5acedbc200;  alias, 1 drivers
S_0x5f5ace94bb40 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace94b920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbc200 .functor NAND 1, L_0x5f5acedbc190, L_0x5f5acedbc190, C4<1>, C4<1>;
v0x5f5ace94bdb0_0 .net "in_a", 0 0, L_0x5f5acedbc190;  alias, 1 drivers
v0x5f5ace94bea0_0 .net "in_b", 0 0, L_0x5f5acedbc190;  alias, 1 drivers
v0x5f5ace94bf90_0 .net "out", 0 0, L_0x5f5acedbc200;  alias, 1 drivers
S_0x5f5ace94c650 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5ace948700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace94cd80_0 .net "in_a", 0 0, L_0x5f5acedbbd40;  alias, 1 drivers
v0x5f5ace94ce20_0 .net "out", 0 0, L_0x5f5acedbbdb0;  alias, 1 drivers
S_0x5f5ace94c820 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace94c650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbbdb0 .functor NAND 1, L_0x5f5acedbbd40, L_0x5f5acedbbd40, C4<1>, C4<1>;
v0x5f5ace94ca90_0 .net "in_a", 0 0, L_0x5f5acedbbd40;  alias, 1 drivers
v0x5f5ace94cb50_0 .net "in_b", 0 0, L_0x5f5acedbbd40;  alias, 1 drivers
v0x5f5ace94cca0_0 .net "out", 0 0, L_0x5f5acedbbdb0;  alias, 1 drivers
S_0x5f5ace94cf20 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5ace948700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace94d6f0_0 .net "in_a", 0 0, L_0x5f5acedbbfa0;  alias, 1 drivers
v0x5f5ace94d790_0 .net "out", 0 0, L_0x5f5acedbc010;  alias, 1 drivers
S_0x5f5ace94d190 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace94cf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbc010 .functor NAND 1, L_0x5f5acedbbfa0, L_0x5f5acedbbfa0, C4<1>, C4<1>;
v0x5f5ace94d400_0 .net "in_a", 0 0, L_0x5f5acedbbfa0;  alias, 1 drivers
v0x5f5ace94d4c0_0 .net "in_b", 0 0, L_0x5f5acedbbfa0;  alias, 1 drivers
v0x5f5ace94d610_0 .net "out", 0 0, L_0x5f5acedbc010;  alias, 1 drivers
S_0x5f5ace94d890 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5ace948700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace94e030_0 .net "in_a", 0 0, L_0x5f5acedbc200;  alias, 1 drivers
v0x5f5ace94e0d0_0 .net "out", 0 0, L_0x5f5acedbc270;  alias, 1 drivers
S_0x5f5ace94dab0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace94d890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbc270 .functor NAND 1, L_0x5f5acedbc200, L_0x5f5acedbc200, C4<1>, C4<1>;
v0x5f5ace94dd20_0 .net "in_a", 0 0, L_0x5f5acedbc200;  alias, 1 drivers
v0x5f5ace94dde0_0 .net "in_b", 0 0, L_0x5f5acedbc200;  alias, 1 drivers
v0x5f5ace94df30_0 .net "out", 0 0, L_0x5f5acedbc270;  alias, 1 drivers
S_0x5f5ace94f070 .scope module, "mux_gate12" "Mux" 4 19, 5 3 0, S_0x5f5ace91ca30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5ace958380_0 .net "in_a", 0 0, L_0x5f5acedbd010;  1 drivers
v0x5f5ace958420_0 .net "in_b", 0 0, L_0x5f5acedbd0b0;  1 drivers
v0x5f5ace958530_0 .net "out", 0 0, L_0x5f5acedbce50;  1 drivers
v0x5f5ace9585d0_0 .net "sel", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace958670_0 .net "sel_out", 0 0, L_0x5f5acedbc600;  1 drivers
v0x5f5ace9587f0_0 .net "temp_a_out", 0 0, L_0x5f5acedbc6e0;  1 drivers
v0x5f5ace9589a0_0 .net "temp_b_out", 0 0, L_0x5f5acedbc7c0;  1 drivers
S_0x5f5ace94f250 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5ace94f070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9502b0_0 .net "in_a", 0 0, L_0x5f5acedbd010;  alias, 1 drivers
v0x5f5ace950350_0 .net "in_b", 0 0, L_0x5f5acedbc600;  alias, 1 drivers
v0x5f5ace950420_0 .net "out", 0 0, L_0x5f5acedbc6e0;  alias, 1 drivers
v0x5f5ace950540_0 .net "temp_out", 0 0, L_0x5f5acedbc670;  1 drivers
S_0x5f5ace94f4c0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace94f250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbc670 .functor NAND 1, L_0x5f5acedbd010, L_0x5f5acedbc600, C4<1>, C4<1>;
v0x5f5ace94f730_0 .net "in_a", 0 0, L_0x5f5acedbd010;  alias, 1 drivers
v0x5f5ace94f810_0 .net "in_b", 0 0, L_0x5f5acedbc600;  alias, 1 drivers
v0x5f5ace94f8d0_0 .net "out", 0 0, L_0x5f5acedbc670;  alias, 1 drivers
S_0x5f5ace94f9f0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace94f250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace950130_0 .net "in_a", 0 0, L_0x5f5acedbc670;  alias, 1 drivers
v0x5f5ace9501d0_0 .net "out", 0 0, L_0x5f5acedbc6e0;  alias, 1 drivers
S_0x5f5ace94fc10 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace94f9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbc6e0 .functor NAND 1, L_0x5f5acedbc670, L_0x5f5acedbc670, C4<1>, C4<1>;
v0x5f5ace94fe80_0 .net "in_a", 0 0, L_0x5f5acedbc670;  alias, 1 drivers
v0x5f5ace94ff40_0 .net "in_b", 0 0, L_0x5f5acedbc670;  alias, 1 drivers
v0x5f5ace950030_0 .net "out", 0 0, L_0x5f5acedbc6e0;  alias, 1 drivers
S_0x5f5ace950600 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5ace94f070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace951610_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace9516b0_0 .net "in_b", 0 0, L_0x5f5acedbd0b0;  alias, 1 drivers
v0x5f5ace9517a0_0 .net "out", 0 0, L_0x5f5acedbc7c0;  alias, 1 drivers
v0x5f5ace9518c0_0 .net "temp_out", 0 0, L_0x5f5acedbc750;  1 drivers
S_0x5f5ace9507e0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace950600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbc750 .functor NAND 1, L_0x5f5acedc0080, L_0x5f5acedbd0b0, C4<1>, C4<1>;
v0x5f5ace950a50_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace950b10_0 .net "in_b", 0 0, L_0x5f5acedbd0b0;  alias, 1 drivers
v0x5f5ace950bd0_0 .net "out", 0 0, L_0x5f5acedbc750;  alias, 1 drivers
S_0x5f5ace950cf0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace950600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace951460_0 .net "in_a", 0 0, L_0x5f5acedbc750;  alias, 1 drivers
v0x5f5ace951500_0 .net "out", 0 0, L_0x5f5acedbc7c0;  alias, 1 drivers
S_0x5f5ace950f10 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace950cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbc7c0 .functor NAND 1, L_0x5f5acedbc750, L_0x5f5acedbc750, C4<1>, C4<1>;
v0x5f5ace951180_0 .net "in_a", 0 0, L_0x5f5acedbc750;  alias, 1 drivers
v0x5f5ace951270_0 .net "in_b", 0 0, L_0x5f5acedbc750;  alias, 1 drivers
v0x5f5ace951360_0 .net "out", 0 0, L_0x5f5acedbc7c0;  alias, 1 drivers
S_0x5f5ace951980 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5ace94f070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace952080_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace952120_0 .net "out", 0 0, L_0x5f5acedbc600;  alias, 1 drivers
S_0x5f5ace951b50 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace951980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbc600 .functor NAND 1, L_0x5f5acedc0080, L_0x5f5acedc0080, C4<1>, C4<1>;
v0x5f5ace951da0_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace951e60_0 .net "in_b", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace951f20_0 .net "out", 0 0, L_0x5f5acedbc600;  alias, 1 drivers
S_0x5f5ace952220 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5ace94f070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace957cd0_0 .net "branch1_out", 0 0, L_0x5f5acedbc910;  1 drivers
v0x5f5ace957e00_0 .net "branch2_out", 0 0, L_0x5f5acedbcb70;  1 drivers
v0x5f5ace957f50_0 .net "in_a", 0 0, L_0x5f5acedbc6e0;  alias, 1 drivers
v0x5f5ace958020_0 .net "in_b", 0 0, L_0x5f5acedbc7c0;  alias, 1 drivers
v0x5f5ace9580c0_0 .net "out", 0 0, L_0x5f5acedbce50;  alias, 1 drivers
v0x5f5ace958160_0 .net "temp1_out", 0 0, L_0x5f5acedbc8a0;  1 drivers
v0x5f5ace958200_0 .net "temp2_out", 0 0, L_0x5f5acedbcb00;  1 drivers
v0x5f5ace9582a0_0 .net "temp3_out", 0 0, L_0x5f5acedbcda0;  1 drivers
S_0x5f5ace952450 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5ace952220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace953510_0 .net "in_a", 0 0, L_0x5f5acedbc6e0;  alias, 1 drivers
v0x5f5ace9535b0_0 .net "in_b", 0 0, L_0x5f5acedbc6e0;  alias, 1 drivers
v0x5f5ace953670_0 .net "out", 0 0, L_0x5f5acedbc8a0;  alias, 1 drivers
v0x5f5ace953790_0 .net "temp_out", 0 0, L_0x5f5acedbc830;  1 drivers
S_0x5f5ace9526c0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace952450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbc830 .functor NAND 1, L_0x5f5acedbc6e0, L_0x5f5acedbc6e0, C4<1>, C4<1>;
v0x5f5ace952930_0 .net "in_a", 0 0, L_0x5f5acedbc6e0;  alias, 1 drivers
v0x5f5ace9529f0_0 .net "in_b", 0 0, L_0x5f5acedbc6e0;  alias, 1 drivers
v0x5f5ace952b40_0 .net "out", 0 0, L_0x5f5acedbc830;  alias, 1 drivers
S_0x5f5ace952c40 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace952450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace953360_0 .net "in_a", 0 0, L_0x5f5acedbc830;  alias, 1 drivers
v0x5f5ace953400_0 .net "out", 0 0, L_0x5f5acedbc8a0;  alias, 1 drivers
S_0x5f5ace952e10 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace952c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbc8a0 .functor NAND 1, L_0x5f5acedbc830, L_0x5f5acedbc830, C4<1>, C4<1>;
v0x5f5ace953080_0 .net "in_a", 0 0, L_0x5f5acedbc830;  alias, 1 drivers
v0x5f5ace953170_0 .net "in_b", 0 0, L_0x5f5acedbc830;  alias, 1 drivers
v0x5f5ace953260_0 .net "out", 0 0, L_0x5f5acedbc8a0;  alias, 1 drivers
S_0x5f5ace953900 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5ace952220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace954930_0 .net "in_a", 0 0, L_0x5f5acedbc7c0;  alias, 1 drivers
v0x5f5ace9549d0_0 .net "in_b", 0 0, L_0x5f5acedbc7c0;  alias, 1 drivers
v0x5f5ace954a90_0 .net "out", 0 0, L_0x5f5acedbcb00;  alias, 1 drivers
v0x5f5ace954bb0_0 .net "temp_out", 0 0, L_0x5f5acedbca90;  1 drivers
S_0x5f5ace953ae0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace953900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbca90 .functor NAND 1, L_0x5f5acedbc7c0, L_0x5f5acedbc7c0, C4<1>, C4<1>;
v0x5f5ace953d50_0 .net "in_a", 0 0, L_0x5f5acedbc7c0;  alias, 1 drivers
v0x5f5ace953e10_0 .net "in_b", 0 0, L_0x5f5acedbc7c0;  alias, 1 drivers
v0x5f5ace953f60_0 .net "out", 0 0, L_0x5f5acedbca90;  alias, 1 drivers
S_0x5f5ace954060 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace953900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace954780_0 .net "in_a", 0 0, L_0x5f5acedbca90;  alias, 1 drivers
v0x5f5ace954820_0 .net "out", 0 0, L_0x5f5acedbcb00;  alias, 1 drivers
S_0x5f5ace954230 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace954060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbcb00 .functor NAND 1, L_0x5f5acedbca90, L_0x5f5acedbca90, C4<1>, C4<1>;
v0x5f5ace9544a0_0 .net "in_a", 0 0, L_0x5f5acedbca90;  alias, 1 drivers
v0x5f5ace954590_0 .net "in_b", 0 0, L_0x5f5acedbca90;  alias, 1 drivers
v0x5f5ace954680_0 .net "out", 0 0, L_0x5f5acedbcb00;  alias, 1 drivers
S_0x5f5ace954d20 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5ace952220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace955d60_0 .net "in_a", 0 0, L_0x5f5acedbc910;  alias, 1 drivers
v0x5f5ace955e30_0 .net "in_b", 0 0, L_0x5f5acedbcb70;  alias, 1 drivers
v0x5f5ace955f00_0 .net "out", 0 0, L_0x5f5acedbcda0;  alias, 1 drivers
v0x5f5ace956020_0 .net "temp_out", 0 0, L_0x5f5acedbccf0;  1 drivers
S_0x5f5ace954f00 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace954d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbccf0 .functor NAND 1, L_0x5f5acedbc910, L_0x5f5acedbcb70, C4<1>, C4<1>;
v0x5f5ace955150_0 .net "in_a", 0 0, L_0x5f5acedbc910;  alias, 1 drivers
v0x5f5ace955230_0 .net "in_b", 0 0, L_0x5f5acedbcb70;  alias, 1 drivers
v0x5f5ace9552f0_0 .net "out", 0 0, L_0x5f5acedbccf0;  alias, 1 drivers
S_0x5f5ace955440 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace954d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace955bb0_0 .net "in_a", 0 0, L_0x5f5acedbccf0;  alias, 1 drivers
v0x5f5ace955c50_0 .net "out", 0 0, L_0x5f5acedbcda0;  alias, 1 drivers
S_0x5f5ace955660 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace955440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbcda0 .functor NAND 1, L_0x5f5acedbccf0, L_0x5f5acedbccf0, C4<1>, C4<1>;
v0x5f5ace9558d0_0 .net "in_a", 0 0, L_0x5f5acedbccf0;  alias, 1 drivers
v0x5f5ace9559c0_0 .net "in_b", 0 0, L_0x5f5acedbccf0;  alias, 1 drivers
v0x5f5ace955ab0_0 .net "out", 0 0, L_0x5f5acedbcda0;  alias, 1 drivers
S_0x5f5ace956170 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5ace952220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9568a0_0 .net "in_a", 0 0, L_0x5f5acedbc8a0;  alias, 1 drivers
v0x5f5ace956940_0 .net "out", 0 0, L_0x5f5acedbc910;  alias, 1 drivers
S_0x5f5ace956340 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace956170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbc910 .functor NAND 1, L_0x5f5acedbc8a0, L_0x5f5acedbc8a0, C4<1>, C4<1>;
v0x5f5ace9565b0_0 .net "in_a", 0 0, L_0x5f5acedbc8a0;  alias, 1 drivers
v0x5f5ace956670_0 .net "in_b", 0 0, L_0x5f5acedbc8a0;  alias, 1 drivers
v0x5f5ace9567c0_0 .net "out", 0 0, L_0x5f5acedbc910;  alias, 1 drivers
S_0x5f5ace956a40 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5ace952220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace957210_0 .net "in_a", 0 0, L_0x5f5acedbcb00;  alias, 1 drivers
v0x5f5ace9572b0_0 .net "out", 0 0, L_0x5f5acedbcb70;  alias, 1 drivers
S_0x5f5ace956cb0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace956a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbcb70 .functor NAND 1, L_0x5f5acedbcb00, L_0x5f5acedbcb00, C4<1>, C4<1>;
v0x5f5ace956f20_0 .net "in_a", 0 0, L_0x5f5acedbcb00;  alias, 1 drivers
v0x5f5ace956fe0_0 .net "in_b", 0 0, L_0x5f5acedbcb00;  alias, 1 drivers
v0x5f5ace957130_0 .net "out", 0 0, L_0x5f5acedbcb70;  alias, 1 drivers
S_0x5f5ace9573b0 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5ace952220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace957b50_0 .net "in_a", 0 0, L_0x5f5acedbcda0;  alias, 1 drivers
v0x5f5ace957bf0_0 .net "out", 0 0, L_0x5f5acedbce50;  alias, 1 drivers
S_0x5f5ace9575d0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9573b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbce50 .functor NAND 1, L_0x5f5acedbcda0, L_0x5f5acedbcda0, C4<1>, C4<1>;
v0x5f5ace957840_0 .net "in_a", 0 0, L_0x5f5acedbcda0;  alias, 1 drivers
v0x5f5ace957900_0 .net "in_b", 0 0, L_0x5f5acedbcda0;  alias, 1 drivers
v0x5f5ace957a50_0 .net "out", 0 0, L_0x5f5acedbce50;  alias, 1 drivers
S_0x5f5ace958b90 .scope module, "mux_gate13" "Mux" 4 20, 5 3 0, S_0x5f5ace91ca30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5ace962290_0 .net "in_a", 0 0, L_0x5f5acedbdf00;  1 drivers
v0x5f5ace962330_0 .net "in_b", 0 0, L_0x5f5acedbdfa0;  1 drivers
v0x5f5ace962440_0 .net "out", 0 0, L_0x5f5acedbdd40;  1 drivers
v0x5f5ace9624e0_0 .net "sel", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace962580_0 .net "sel_out", 0 0, L_0x5f5acedbd230;  1 drivers
v0x5f5ace962700_0 .net "temp_a_out", 0 0, L_0x5f5acedbd390;  1 drivers
v0x5f5ace9628b0_0 .net "temp_b_out", 0 0, L_0x5f5acedbd4f0;  1 drivers
S_0x5f5ace958d20 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5ace958b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace959d80_0 .net "in_a", 0 0, L_0x5f5acedbdf00;  alias, 1 drivers
v0x5f5ace959e50_0 .net "in_b", 0 0, L_0x5f5acedbd230;  alias, 1 drivers
v0x5f5ace959f20_0 .net "out", 0 0, L_0x5f5acedbd390;  alias, 1 drivers
v0x5f5ace95a040_0 .net "temp_out", 0 0, L_0x5f5acedbd2e0;  1 drivers
S_0x5f5ace958f90 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace958d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbd2e0 .functor NAND 1, L_0x5f5acedbdf00, L_0x5f5acedbd230, C4<1>, C4<1>;
v0x5f5ace959200_0 .net "in_a", 0 0, L_0x5f5acedbdf00;  alias, 1 drivers
v0x5f5ace9592e0_0 .net "in_b", 0 0, L_0x5f5acedbd230;  alias, 1 drivers
v0x5f5ace9593a0_0 .net "out", 0 0, L_0x5f5acedbd2e0;  alias, 1 drivers
S_0x5f5ace9594c0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace958d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace959c00_0 .net "in_a", 0 0, L_0x5f5acedbd2e0;  alias, 1 drivers
v0x5f5ace959ca0_0 .net "out", 0 0, L_0x5f5acedbd390;  alias, 1 drivers
S_0x5f5ace9596e0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9594c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbd390 .functor NAND 1, L_0x5f5acedbd2e0, L_0x5f5acedbd2e0, C4<1>, C4<1>;
v0x5f5ace959950_0 .net "in_a", 0 0, L_0x5f5acedbd2e0;  alias, 1 drivers
v0x5f5ace959a10_0 .net "in_b", 0 0, L_0x5f5acedbd2e0;  alias, 1 drivers
v0x5f5ace959b00_0 .net "out", 0 0, L_0x5f5acedbd390;  alias, 1 drivers
S_0x5f5ace95a100 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5ace958b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace95b110_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace95b1b0_0 .net "in_b", 0 0, L_0x5f5acedbdfa0;  alias, 1 drivers
v0x5f5ace95b2a0_0 .net "out", 0 0, L_0x5f5acedbd4f0;  alias, 1 drivers
v0x5f5ace95b3c0_0 .net "temp_out", 0 0, L_0x5f5acedbd440;  1 drivers
S_0x5f5ace95a2e0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace95a100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbd440 .functor NAND 1, L_0x5f5acedc0080, L_0x5f5acedbdfa0, C4<1>, C4<1>;
v0x5f5ace95a550_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace95a610_0 .net "in_b", 0 0, L_0x5f5acedbdfa0;  alias, 1 drivers
v0x5f5ace95a6d0_0 .net "out", 0 0, L_0x5f5acedbd440;  alias, 1 drivers
S_0x5f5ace95a7f0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace95a100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace95af60_0 .net "in_a", 0 0, L_0x5f5acedbd440;  alias, 1 drivers
v0x5f5ace95b000_0 .net "out", 0 0, L_0x5f5acedbd4f0;  alias, 1 drivers
S_0x5f5ace95aa10 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace95a7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbd4f0 .functor NAND 1, L_0x5f5acedbd440, L_0x5f5acedbd440, C4<1>, C4<1>;
v0x5f5ace95ac80_0 .net "in_a", 0 0, L_0x5f5acedbd440;  alias, 1 drivers
v0x5f5ace95ad70_0 .net "in_b", 0 0, L_0x5f5acedbd440;  alias, 1 drivers
v0x5f5ace95ae60_0 .net "out", 0 0, L_0x5f5acedbd4f0;  alias, 1 drivers
S_0x5f5ace95b480 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5ace958b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace95bf90_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace95c030_0 .net "out", 0 0, L_0x5f5acedbd230;  alias, 1 drivers
S_0x5f5ace95b650 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace95b480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbd230 .functor NAND 1, L_0x5f5acedc0080, L_0x5f5acedc0080, C4<1>, C4<1>;
v0x5f5ace95b8a0_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace95bd70_0 .net "in_b", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace95be30_0 .net "out", 0 0, L_0x5f5acedbd230;  alias, 1 drivers
S_0x5f5ace95c130 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5ace958b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace961be0_0 .net "branch1_out", 0 0, L_0x5f5acedbd700;  1 drivers
v0x5f5ace961d10_0 .net "branch2_out", 0 0, L_0x5f5acedbda20;  1 drivers
v0x5f5ace961e60_0 .net "in_a", 0 0, L_0x5f5acedbd390;  alias, 1 drivers
v0x5f5ace961f30_0 .net "in_b", 0 0, L_0x5f5acedbd4f0;  alias, 1 drivers
v0x5f5ace961fd0_0 .net "out", 0 0, L_0x5f5acedbdd40;  alias, 1 drivers
v0x5f5ace962070_0 .net "temp1_out", 0 0, L_0x5f5acedbd650;  1 drivers
v0x5f5ace962110_0 .net "temp2_out", 0 0, L_0x5f5acedbd970;  1 drivers
v0x5f5ace9621b0_0 .net "temp3_out", 0 0, L_0x5f5acedbdc90;  1 drivers
S_0x5f5ace95c360 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5ace95c130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace95d420_0 .net "in_a", 0 0, L_0x5f5acedbd390;  alias, 1 drivers
v0x5f5ace95d4c0_0 .net "in_b", 0 0, L_0x5f5acedbd390;  alias, 1 drivers
v0x5f5ace95d580_0 .net "out", 0 0, L_0x5f5acedbd650;  alias, 1 drivers
v0x5f5ace95d6a0_0 .net "temp_out", 0 0, L_0x5f5acedbd5a0;  1 drivers
S_0x5f5ace95c5d0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace95c360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbd5a0 .functor NAND 1, L_0x5f5acedbd390, L_0x5f5acedbd390, C4<1>, C4<1>;
v0x5f5ace95c840_0 .net "in_a", 0 0, L_0x5f5acedbd390;  alias, 1 drivers
v0x5f5ace95c900_0 .net "in_b", 0 0, L_0x5f5acedbd390;  alias, 1 drivers
v0x5f5ace95ca50_0 .net "out", 0 0, L_0x5f5acedbd5a0;  alias, 1 drivers
S_0x5f5ace95cb50 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace95c360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace95d270_0 .net "in_a", 0 0, L_0x5f5acedbd5a0;  alias, 1 drivers
v0x5f5ace95d310_0 .net "out", 0 0, L_0x5f5acedbd650;  alias, 1 drivers
S_0x5f5ace95cd20 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace95cb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbd650 .functor NAND 1, L_0x5f5acedbd5a0, L_0x5f5acedbd5a0, C4<1>, C4<1>;
v0x5f5ace95cf90_0 .net "in_a", 0 0, L_0x5f5acedbd5a0;  alias, 1 drivers
v0x5f5ace95d080_0 .net "in_b", 0 0, L_0x5f5acedbd5a0;  alias, 1 drivers
v0x5f5ace95d170_0 .net "out", 0 0, L_0x5f5acedbd650;  alias, 1 drivers
S_0x5f5ace95d810 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5ace95c130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace95e840_0 .net "in_a", 0 0, L_0x5f5acedbd4f0;  alias, 1 drivers
v0x5f5ace95e8e0_0 .net "in_b", 0 0, L_0x5f5acedbd4f0;  alias, 1 drivers
v0x5f5ace95e9a0_0 .net "out", 0 0, L_0x5f5acedbd970;  alias, 1 drivers
v0x5f5ace95eac0_0 .net "temp_out", 0 0, L_0x5f5acedbd8c0;  1 drivers
S_0x5f5ace95d9f0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace95d810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbd8c0 .functor NAND 1, L_0x5f5acedbd4f0, L_0x5f5acedbd4f0, C4<1>, C4<1>;
v0x5f5ace95dc60_0 .net "in_a", 0 0, L_0x5f5acedbd4f0;  alias, 1 drivers
v0x5f5ace95dd20_0 .net "in_b", 0 0, L_0x5f5acedbd4f0;  alias, 1 drivers
v0x5f5ace95de70_0 .net "out", 0 0, L_0x5f5acedbd8c0;  alias, 1 drivers
S_0x5f5ace95df70 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace95d810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace95e690_0 .net "in_a", 0 0, L_0x5f5acedbd8c0;  alias, 1 drivers
v0x5f5ace95e730_0 .net "out", 0 0, L_0x5f5acedbd970;  alias, 1 drivers
S_0x5f5ace95e140 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace95df70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbd970 .functor NAND 1, L_0x5f5acedbd8c0, L_0x5f5acedbd8c0, C4<1>, C4<1>;
v0x5f5ace95e3b0_0 .net "in_a", 0 0, L_0x5f5acedbd8c0;  alias, 1 drivers
v0x5f5ace95e4a0_0 .net "in_b", 0 0, L_0x5f5acedbd8c0;  alias, 1 drivers
v0x5f5ace95e590_0 .net "out", 0 0, L_0x5f5acedbd970;  alias, 1 drivers
S_0x5f5ace95ec30 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5ace95c130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace95fc70_0 .net "in_a", 0 0, L_0x5f5acedbd700;  alias, 1 drivers
v0x5f5ace95fd40_0 .net "in_b", 0 0, L_0x5f5acedbda20;  alias, 1 drivers
v0x5f5ace95fe10_0 .net "out", 0 0, L_0x5f5acedbdc90;  alias, 1 drivers
v0x5f5ace95ff30_0 .net "temp_out", 0 0, L_0x5f5acedbdbe0;  1 drivers
S_0x5f5ace95ee10 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace95ec30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbdbe0 .functor NAND 1, L_0x5f5acedbd700, L_0x5f5acedbda20, C4<1>, C4<1>;
v0x5f5ace95f060_0 .net "in_a", 0 0, L_0x5f5acedbd700;  alias, 1 drivers
v0x5f5ace95f140_0 .net "in_b", 0 0, L_0x5f5acedbda20;  alias, 1 drivers
v0x5f5ace95f200_0 .net "out", 0 0, L_0x5f5acedbdbe0;  alias, 1 drivers
S_0x5f5ace95f350 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace95ec30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace95fac0_0 .net "in_a", 0 0, L_0x5f5acedbdbe0;  alias, 1 drivers
v0x5f5ace95fb60_0 .net "out", 0 0, L_0x5f5acedbdc90;  alias, 1 drivers
S_0x5f5ace95f570 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace95f350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbdc90 .functor NAND 1, L_0x5f5acedbdbe0, L_0x5f5acedbdbe0, C4<1>, C4<1>;
v0x5f5ace95f7e0_0 .net "in_a", 0 0, L_0x5f5acedbdbe0;  alias, 1 drivers
v0x5f5ace95f8d0_0 .net "in_b", 0 0, L_0x5f5acedbdbe0;  alias, 1 drivers
v0x5f5ace95f9c0_0 .net "out", 0 0, L_0x5f5acedbdc90;  alias, 1 drivers
S_0x5f5ace960080 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5ace95c130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9607b0_0 .net "in_a", 0 0, L_0x5f5acedbd650;  alias, 1 drivers
v0x5f5ace960850_0 .net "out", 0 0, L_0x5f5acedbd700;  alias, 1 drivers
S_0x5f5ace960250 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace960080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbd700 .functor NAND 1, L_0x5f5acedbd650, L_0x5f5acedbd650, C4<1>, C4<1>;
v0x5f5ace9604c0_0 .net "in_a", 0 0, L_0x5f5acedbd650;  alias, 1 drivers
v0x5f5ace960580_0 .net "in_b", 0 0, L_0x5f5acedbd650;  alias, 1 drivers
v0x5f5ace9606d0_0 .net "out", 0 0, L_0x5f5acedbd700;  alias, 1 drivers
S_0x5f5ace960950 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5ace95c130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace961120_0 .net "in_a", 0 0, L_0x5f5acedbd970;  alias, 1 drivers
v0x5f5ace9611c0_0 .net "out", 0 0, L_0x5f5acedbda20;  alias, 1 drivers
S_0x5f5ace960bc0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace960950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbda20 .functor NAND 1, L_0x5f5acedbd970, L_0x5f5acedbd970, C4<1>, C4<1>;
v0x5f5ace960e30_0 .net "in_a", 0 0, L_0x5f5acedbd970;  alias, 1 drivers
v0x5f5ace960ef0_0 .net "in_b", 0 0, L_0x5f5acedbd970;  alias, 1 drivers
v0x5f5ace961040_0 .net "out", 0 0, L_0x5f5acedbda20;  alias, 1 drivers
S_0x5f5ace9612c0 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5ace95c130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace961a60_0 .net "in_a", 0 0, L_0x5f5acedbdc90;  alias, 1 drivers
v0x5f5ace961b00_0 .net "out", 0 0, L_0x5f5acedbdd40;  alias, 1 drivers
S_0x5f5ace9614e0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9612c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbdd40 .functor NAND 1, L_0x5f5acedbdc90, L_0x5f5acedbdc90, C4<1>, C4<1>;
v0x5f5ace961750_0 .net "in_a", 0 0, L_0x5f5acedbdc90;  alias, 1 drivers
v0x5f5ace961810_0 .net "in_b", 0 0, L_0x5f5acedbdc90;  alias, 1 drivers
v0x5f5ace961960_0 .net "out", 0 0, L_0x5f5acedbdd40;  alias, 1 drivers
S_0x5f5ace962aa0 .scope module, "mux_gate14" "Mux" 4 21, 5 3 0, S_0x5f5ace91ca30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5ace96bd90_0 .net "in_a", 0 0, L_0x5f5acedbedf0;  1 drivers
v0x5f5ace96be30_0 .net "in_b", 0 0, L_0x5f5acedbee90;  1 drivers
v0x5f5ace96bf40_0 .net "out", 0 0, L_0x5f5acedbec30;  1 drivers
v0x5f5ace96bfe0_0 .net "sel", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace96c080_0 .net "sel_out", 0 0, L_0x5f5acedbe340;  1 drivers
v0x5f5ace96c200_0 .net "temp_a_out", 0 0, L_0x5f5acedbe4a0;  1 drivers
v0x5f5ace96c3b0_0 .net "temp_b_out", 0 0, L_0x5f5acedbe600;  1 drivers
S_0x5f5ace962c30 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5ace962aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace963c90_0 .net "in_a", 0 0, L_0x5f5acedbedf0;  alias, 1 drivers
v0x5f5ace963d60_0 .net "in_b", 0 0, L_0x5f5acedbe340;  alias, 1 drivers
v0x5f5ace963e30_0 .net "out", 0 0, L_0x5f5acedbe4a0;  alias, 1 drivers
v0x5f5ace963f50_0 .net "temp_out", 0 0, L_0x5f5acedbe3f0;  1 drivers
S_0x5f5ace962ea0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace962c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbe3f0 .functor NAND 1, L_0x5f5acedbedf0, L_0x5f5acedbe340, C4<1>, C4<1>;
v0x5f5ace963110_0 .net "in_a", 0 0, L_0x5f5acedbedf0;  alias, 1 drivers
v0x5f5ace9631f0_0 .net "in_b", 0 0, L_0x5f5acedbe340;  alias, 1 drivers
v0x5f5ace9632b0_0 .net "out", 0 0, L_0x5f5acedbe3f0;  alias, 1 drivers
S_0x5f5ace9633d0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace962c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace963b10_0 .net "in_a", 0 0, L_0x5f5acedbe3f0;  alias, 1 drivers
v0x5f5ace963bb0_0 .net "out", 0 0, L_0x5f5acedbe4a0;  alias, 1 drivers
S_0x5f5ace9635f0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9633d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbe4a0 .functor NAND 1, L_0x5f5acedbe3f0, L_0x5f5acedbe3f0, C4<1>, C4<1>;
v0x5f5ace963860_0 .net "in_a", 0 0, L_0x5f5acedbe3f0;  alias, 1 drivers
v0x5f5ace963920_0 .net "in_b", 0 0, L_0x5f5acedbe3f0;  alias, 1 drivers
v0x5f5ace963a10_0 .net "out", 0 0, L_0x5f5acedbe4a0;  alias, 1 drivers
S_0x5f5ace964010 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5ace962aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace965020_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace9650c0_0 .net "in_b", 0 0, L_0x5f5acedbee90;  alias, 1 drivers
v0x5f5ace9651b0_0 .net "out", 0 0, L_0x5f5acedbe600;  alias, 1 drivers
v0x5f5ace9652d0_0 .net "temp_out", 0 0, L_0x5f5acedbe550;  1 drivers
S_0x5f5ace9641f0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace964010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbe550 .functor NAND 1, L_0x5f5acedc0080, L_0x5f5acedbee90, C4<1>, C4<1>;
v0x5f5ace964460_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace964520_0 .net "in_b", 0 0, L_0x5f5acedbee90;  alias, 1 drivers
v0x5f5ace9645e0_0 .net "out", 0 0, L_0x5f5acedbe550;  alias, 1 drivers
S_0x5f5ace964700 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace964010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace964e70_0 .net "in_a", 0 0, L_0x5f5acedbe550;  alias, 1 drivers
v0x5f5ace964f10_0 .net "out", 0 0, L_0x5f5acedbe600;  alias, 1 drivers
S_0x5f5ace964920 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace964700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbe600 .functor NAND 1, L_0x5f5acedbe550, L_0x5f5acedbe550, C4<1>, C4<1>;
v0x5f5ace964b90_0 .net "in_a", 0 0, L_0x5f5acedbe550;  alias, 1 drivers
v0x5f5ace964c80_0 .net "in_b", 0 0, L_0x5f5acedbe550;  alias, 1 drivers
v0x5f5ace964d70_0 .net "out", 0 0, L_0x5f5acedbe600;  alias, 1 drivers
S_0x5f5ace965390 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5ace962aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace965a90_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace965b30_0 .net "out", 0 0, L_0x5f5acedbe340;  alias, 1 drivers
S_0x5f5ace965560 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace965390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbe340 .functor NAND 1, L_0x5f5acedc0080, L_0x5f5acedc0080, C4<1>, C4<1>;
v0x5f5ace9657b0_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace965870_0 .net "in_b", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace965930_0 .net "out", 0 0, L_0x5f5acedbe340;  alias, 1 drivers
S_0x5f5ace965c30 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5ace962aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace96b6e0_0 .net "branch1_out", 0 0, L_0x5f5acedbe810;  1 drivers
v0x5f5ace96b810_0 .net "branch2_out", 0 0, L_0x5f5acedbea20;  1 drivers
v0x5f5ace96b960_0 .net "in_a", 0 0, L_0x5f5acedbe4a0;  alias, 1 drivers
v0x5f5ace96ba30_0 .net "in_b", 0 0, L_0x5f5acedbe600;  alias, 1 drivers
v0x5f5ace96bad0_0 .net "out", 0 0, L_0x5f5acedbec30;  alias, 1 drivers
v0x5f5ace96bb70_0 .net "temp1_out", 0 0, L_0x5f5acedbe760;  1 drivers
v0x5f5ace96bc10_0 .net "temp2_out", 0 0, L_0x5f5acedbe970;  1 drivers
v0x5f5ace96bcb0_0 .net "temp3_out", 0 0, L_0x5f5acedbeb80;  1 drivers
S_0x5f5ace965e60 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5ace965c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace966f20_0 .net "in_a", 0 0, L_0x5f5acedbe4a0;  alias, 1 drivers
v0x5f5ace966fc0_0 .net "in_b", 0 0, L_0x5f5acedbe4a0;  alias, 1 drivers
v0x5f5ace967080_0 .net "out", 0 0, L_0x5f5acedbe760;  alias, 1 drivers
v0x5f5ace9671a0_0 .net "temp_out", 0 0, L_0x5f5acedbe6b0;  1 drivers
S_0x5f5ace9660d0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace965e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbe6b0 .functor NAND 1, L_0x5f5acedbe4a0, L_0x5f5acedbe4a0, C4<1>, C4<1>;
v0x5f5ace966340_0 .net "in_a", 0 0, L_0x5f5acedbe4a0;  alias, 1 drivers
v0x5f5ace966400_0 .net "in_b", 0 0, L_0x5f5acedbe4a0;  alias, 1 drivers
v0x5f5ace966550_0 .net "out", 0 0, L_0x5f5acedbe6b0;  alias, 1 drivers
S_0x5f5ace966650 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace965e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace966d70_0 .net "in_a", 0 0, L_0x5f5acedbe6b0;  alias, 1 drivers
v0x5f5ace966e10_0 .net "out", 0 0, L_0x5f5acedbe760;  alias, 1 drivers
S_0x5f5ace966820 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace966650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbe760 .functor NAND 1, L_0x5f5acedbe6b0, L_0x5f5acedbe6b0, C4<1>, C4<1>;
v0x5f5ace966a90_0 .net "in_a", 0 0, L_0x5f5acedbe6b0;  alias, 1 drivers
v0x5f5ace966b80_0 .net "in_b", 0 0, L_0x5f5acedbe6b0;  alias, 1 drivers
v0x5f5ace966c70_0 .net "out", 0 0, L_0x5f5acedbe760;  alias, 1 drivers
S_0x5f5ace967310 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5ace965c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace968340_0 .net "in_a", 0 0, L_0x5f5acedbe600;  alias, 1 drivers
v0x5f5ace9683e0_0 .net "in_b", 0 0, L_0x5f5acedbe600;  alias, 1 drivers
v0x5f5ace9684a0_0 .net "out", 0 0, L_0x5f5acedbe970;  alias, 1 drivers
v0x5f5ace9685c0_0 .net "temp_out", 0 0, L_0x5f5acedbe8c0;  1 drivers
S_0x5f5ace9674f0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace967310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbe8c0 .functor NAND 1, L_0x5f5acedbe600, L_0x5f5acedbe600, C4<1>, C4<1>;
v0x5f5ace967760_0 .net "in_a", 0 0, L_0x5f5acedbe600;  alias, 1 drivers
v0x5f5ace967820_0 .net "in_b", 0 0, L_0x5f5acedbe600;  alias, 1 drivers
v0x5f5ace967970_0 .net "out", 0 0, L_0x5f5acedbe8c0;  alias, 1 drivers
S_0x5f5ace967a70 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace967310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace968190_0 .net "in_a", 0 0, L_0x5f5acedbe8c0;  alias, 1 drivers
v0x5f5ace968230_0 .net "out", 0 0, L_0x5f5acedbe970;  alias, 1 drivers
S_0x5f5ace967c40 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace967a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbe970 .functor NAND 1, L_0x5f5acedbe8c0, L_0x5f5acedbe8c0, C4<1>, C4<1>;
v0x5f5ace967eb0_0 .net "in_a", 0 0, L_0x5f5acedbe8c0;  alias, 1 drivers
v0x5f5ace967fa0_0 .net "in_b", 0 0, L_0x5f5acedbe8c0;  alias, 1 drivers
v0x5f5ace968090_0 .net "out", 0 0, L_0x5f5acedbe970;  alias, 1 drivers
S_0x5f5ace968730 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5ace965c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace969770_0 .net "in_a", 0 0, L_0x5f5acedbe810;  alias, 1 drivers
v0x5f5ace969840_0 .net "in_b", 0 0, L_0x5f5acedbea20;  alias, 1 drivers
v0x5f5ace969910_0 .net "out", 0 0, L_0x5f5acedbeb80;  alias, 1 drivers
v0x5f5ace969a30_0 .net "temp_out", 0 0, L_0x5f5acedbead0;  1 drivers
S_0x5f5ace968910 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace968730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbead0 .functor NAND 1, L_0x5f5acedbe810, L_0x5f5acedbea20, C4<1>, C4<1>;
v0x5f5ace968b60_0 .net "in_a", 0 0, L_0x5f5acedbe810;  alias, 1 drivers
v0x5f5ace968c40_0 .net "in_b", 0 0, L_0x5f5acedbea20;  alias, 1 drivers
v0x5f5ace968d00_0 .net "out", 0 0, L_0x5f5acedbead0;  alias, 1 drivers
S_0x5f5ace968e50 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace968730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9695c0_0 .net "in_a", 0 0, L_0x5f5acedbead0;  alias, 1 drivers
v0x5f5ace969660_0 .net "out", 0 0, L_0x5f5acedbeb80;  alias, 1 drivers
S_0x5f5ace969070 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace968e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbeb80 .functor NAND 1, L_0x5f5acedbead0, L_0x5f5acedbead0, C4<1>, C4<1>;
v0x5f5ace9692e0_0 .net "in_a", 0 0, L_0x5f5acedbead0;  alias, 1 drivers
v0x5f5ace9693d0_0 .net "in_b", 0 0, L_0x5f5acedbead0;  alias, 1 drivers
v0x5f5ace9694c0_0 .net "out", 0 0, L_0x5f5acedbeb80;  alias, 1 drivers
S_0x5f5ace969b80 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5ace965c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace96a2b0_0 .net "in_a", 0 0, L_0x5f5acedbe760;  alias, 1 drivers
v0x5f5ace96a350_0 .net "out", 0 0, L_0x5f5acedbe810;  alias, 1 drivers
S_0x5f5ace969d50 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace969b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbe810 .functor NAND 1, L_0x5f5acedbe760, L_0x5f5acedbe760, C4<1>, C4<1>;
v0x5f5ace969fc0_0 .net "in_a", 0 0, L_0x5f5acedbe760;  alias, 1 drivers
v0x5f5ace96a080_0 .net "in_b", 0 0, L_0x5f5acedbe760;  alias, 1 drivers
v0x5f5ace96a1d0_0 .net "out", 0 0, L_0x5f5acedbe810;  alias, 1 drivers
S_0x5f5ace96a450 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5ace965c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace96ac20_0 .net "in_a", 0 0, L_0x5f5acedbe970;  alias, 1 drivers
v0x5f5ace96acc0_0 .net "out", 0 0, L_0x5f5acedbea20;  alias, 1 drivers
S_0x5f5ace96a6c0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace96a450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbea20 .functor NAND 1, L_0x5f5acedbe970, L_0x5f5acedbe970, C4<1>, C4<1>;
v0x5f5ace96a930_0 .net "in_a", 0 0, L_0x5f5acedbe970;  alias, 1 drivers
v0x5f5ace96a9f0_0 .net "in_b", 0 0, L_0x5f5acedbe970;  alias, 1 drivers
v0x5f5ace96ab40_0 .net "out", 0 0, L_0x5f5acedbea20;  alias, 1 drivers
S_0x5f5ace96adc0 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5ace965c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace96b560_0 .net "in_a", 0 0, L_0x5f5acedbeb80;  alias, 1 drivers
v0x5f5ace96b600_0 .net "out", 0 0, L_0x5f5acedbec30;  alias, 1 drivers
S_0x5f5ace96afe0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace96adc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbec30 .functor NAND 1, L_0x5f5acedbeb80, L_0x5f5acedbeb80, C4<1>, C4<1>;
v0x5f5ace96b250_0 .net "in_a", 0 0, L_0x5f5acedbeb80;  alias, 1 drivers
v0x5f5ace96b310_0 .net "in_b", 0 0, L_0x5f5acedbeb80;  alias, 1 drivers
v0x5f5ace96b460_0 .net "out", 0 0, L_0x5f5acedbec30;  alias, 1 drivers
S_0x5f5ace96c5a0 .scope module, "mux_gate15" "Mux" 4 22, 5 3 0, S_0x5f5ace91ca30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5ace975900_0 .net "in_a", 0 0, L_0x5f5acedbfd00;  1 drivers
v0x5f5ace9759a0_0 .net "in_b", 0 0, L_0x5f5acedbfda0;  1 drivers
v0x5f5ace975ab0_0 .net "out", 0 0, L_0x5f5acedbfb40;  1 drivers
v0x5f5ace975b50_0 .net "sel", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace975bf0_0 .net "sel_out", 0 0, L_0x5f5acedbf030;  1 drivers
v0x5f5ace975d70_0 .net "temp_a_out", 0 0, L_0x5f5acedbf190;  1 drivers
v0x5f5ace975f20_0 .net "temp_b_out", 0 0, L_0x5f5acedbf2f0;  1 drivers
S_0x5f5ace96c7a0 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5ace96c5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace96d800_0 .net "in_a", 0 0, L_0x5f5acedbfd00;  alias, 1 drivers
v0x5f5ace96d8d0_0 .net "in_b", 0 0, L_0x5f5acedbf030;  alias, 1 drivers
v0x5f5ace96d9a0_0 .net "out", 0 0, L_0x5f5acedbf190;  alias, 1 drivers
v0x5f5ace96dac0_0 .net "temp_out", 0 0, L_0x5f5acedbf0e0;  1 drivers
S_0x5f5ace96ca10 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace96c7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbf0e0 .functor NAND 1, L_0x5f5acedbfd00, L_0x5f5acedbf030, C4<1>, C4<1>;
v0x5f5ace96cc80_0 .net "in_a", 0 0, L_0x5f5acedbfd00;  alias, 1 drivers
v0x5f5ace96cd60_0 .net "in_b", 0 0, L_0x5f5acedbf030;  alias, 1 drivers
v0x5f5ace96ce20_0 .net "out", 0 0, L_0x5f5acedbf0e0;  alias, 1 drivers
S_0x5f5ace96cf40 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace96c7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace96d680_0 .net "in_a", 0 0, L_0x5f5acedbf0e0;  alias, 1 drivers
v0x5f5ace96d720_0 .net "out", 0 0, L_0x5f5acedbf190;  alias, 1 drivers
S_0x5f5ace96d160 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace96cf40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbf190 .functor NAND 1, L_0x5f5acedbf0e0, L_0x5f5acedbf0e0, C4<1>, C4<1>;
v0x5f5ace96d3d0_0 .net "in_a", 0 0, L_0x5f5acedbf0e0;  alias, 1 drivers
v0x5f5ace96d490_0 .net "in_b", 0 0, L_0x5f5acedbf0e0;  alias, 1 drivers
v0x5f5ace96d580_0 .net "out", 0 0, L_0x5f5acedbf190;  alias, 1 drivers
S_0x5f5ace96db80 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5ace96c5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace96eb90_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace96ec30_0 .net "in_b", 0 0, L_0x5f5acedbfda0;  alias, 1 drivers
v0x5f5ace96ed20_0 .net "out", 0 0, L_0x5f5acedbf2f0;  alias, 1 drivers
v0x5f5ace96ee40_0 .net "temp_out", 0 0, L_0x5f5acedbf240;  1 drivers
S_0x5f5ace96dd60 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace96db80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbf240 .functor NAND 1, L_0x5f5acedc0080, L_0x5f5acedbfda0, C4<1>, C4<1>;
v0x5f5ace96dfd0_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace96e090_0 .net "in_b", 0 0, L_0x5f5acedbfda0;  alias, 1 drivers
v0x5f5ace96e150_0 .net "out", 0 0, L_0x5f5acedbf240;  alias, 1 drivers
S_0x5f5ace96e270 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace96db80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace96e9e0_0 .net "in_a", 0 0, L_0x5f5acedbf240;  alias, 1 drivers
v0x5f5ace96ea80_0 .net "out", 0 0, L_0x5f5acedbf2f0;  alias, 1 drivers
S_0x5f5ace96e490 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace96e270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbf2f0 .functor NAND 1, L_0x5f5acedbf240, L_0x5f5acedbf240, C4<1>, C4<1>;
v0x5f5ace96e700_0 .net "in_a", 0 0, L_0x5f5acedbf240;  alias, 1 drivers
v0x5f5ace96e7f0_0 .net "in_b", 0 0, L_0x5f5acedbf240;  alias, 1 drivers
v0x5f5ace96e8e0_0 .net "out", 0 0, L_0x5f5acedbf2f0;  alias, 1 drivers
S_0x5f5ace96ef00 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5ace96c5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace96f600_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace96f6a0_0 .net "out", 0 0, L_0x5f5acedbf030;  alias, 1 drivers
S_0x5f5ace96f0d0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace96ef00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbf030 .functor NAND 1, L_0x5f5acedc0080, L_0x5f5acedc0080, C4<1>, C4<1>;
v0x5f5ace96f320_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace96f3e0_0 .net "in_b", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace96f4a0_0 .net "out", 0 0, L_0x5f5acedbf030;  alias, 1 drivers
S_0x5f5ace96f7a0 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5ace96c5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace975250_0 .net "branch1_out", 0 0, L_0x5f5acedbf500;  1 drivers
v0x5f5ace975380_0 .net "branch2_out", 0 0, L_0x5f5acedbf820;  1 drivers
v0x5f5ace9754d0_0 .net "in_a", 0 0, L_0x5f5acedbf190;  alias, 1 drivers
v0x5f5ace9755a0_0 .net "in_b", 0 0, L_0x5f5acedbf2f0;  alias, 1 drivers
v0x5f5ace975640_0 .net "out", 0 0, L_0x5f5acedbfb40;  alias, 1 drivers
v0x5f5ace9756e0_0 .net "temp1_out", 0 0, L_0x5f5acedbf450;  1 drivers
v0x5f5ace975780_0 .net "temp2_out", 0 0, L_0x5f5acedbf770;  1 drivers
v0x5f5ace975820_0 .net "temp3_out", 0 0, L_0x5f5acedbfa90;  1 drivers
S_0x5f5ace96f9d0 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5ace96f7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace970a90_0 .net "in_a", 0 0, L_0x5f5acedbf190;  alias, 1 drivers
v0x5f5ace970b30_0 .net "in_b", 0 0, L_0x5f5acedbf190;  alias, 1 drivers
v0x5f5ace970bf0_0 .net "out", 0 0, L_0x5f5acedbf450;  alias, 1 drivers
v0x5f5ace970d10_0 .net "temp_out", 0 0, L_0x5f5acedbf3a0;  1 drivers
S_0x5f5ace96fc40 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace96f9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbf3a0 .functor NAND 1, L_0x5f5acedbf190, L_0x5f5acedbf190, C4<1>, C4<1>;
v0x5f5ace96feb0_0 .net "in_a", 0 0, L_0x5f5acedbf190;  alias, 1 drivers
v0x5f5ace96ff70_0 .net "in_b", 0 0, L_0x5f5acedbf190;  alias, 1 drivers
v0x5f5ace9700c0_0 .net "out", 0 0, L_0x5f5acedbf3a0;  alias, 1 drivers
S_0x5f5ace9701c0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace96f9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9708e0_0 .net "in_a", 0 0, L_0x5f5acedbf3a0;  alias, 1 drivers
v0x5f5ace970980_0 .net "out", 0 0, L_0x5f5acedbf450;  alias, 1 drivers
S_0x5f5ace970390 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9701c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbf450 .functor NAND 1, L_0x5f5acedbf3a0, L_0x5f5acedbf3a0, C4<1>, C4<1>;
v0x5f5ace970600_0 .net "in_a", 0 0, L_0x5f5acedbf3a0;  alias, 1 drivers
v0x5f5ace9706f0_0 .net "in_b", 0 0, L_0x5f5acedbf3a0;  alias, 1 drivers
v0x5f5ace9707e0_0 .net "out", 0 0, L_0x5f5acedbf450;  alias, 1 drivers
S_0x5f5ace970e80 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5ace96f7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace971eb0_0 .net "in_a", 0 0, L_0x5f5acedbf2f0;  alias, 1 drivers
v0x5f5ace971f50_0 .net "in_b", 0 0, L_0x5f5acedbf2f0;  alias, 1 drivers
v0x5f5ace972010_0 .net "out", 0 0, L_0x5f5acedbf770;  alias, 1 drivers
v0x5f5ace972130_0 .net "temp_out", 0 0, L_0x5f5acedbf6c0;  1 drivers
S_0x5f5ace971060 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace970e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbf6c0 .functor NAND 1, L_0x5f5acedbf2f0, L_0x5f5acedbf2f0, C4<1>, C4<1>;
v0x5f5ace9712d0_0 .net "in_a", 0 0, L_0x5f5acedbf2f0;  alias, 1 drivers
v0x5f5ace971390_0 .net "in_b", 0 0, L_0x5f5acedbf2f0;  alias, 1 drivers
v0x5f5ace9714e0_0 .net "out", 0 0, L_0x5f5acedbf6c0;  alias, 1 drivers
S_0x5f5ace9715e0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace970e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace971d00_0 .net "in_a", 0 0, L_0x5f5acedbf6c0;  alias, 1 drivers
v0x5f5ace971da0_0 .net "out", 0 0, L_0x5f5acedbf770;  alias, 1 drivers
S_0x5f5ace9717b0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9715e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbf770 .functor NAND 1, L_0x5f5acedbf6c0, L_0x5f5acedbf6c0, C4<1>, C4<1>;
v0x5f5ace971a20_0 .net "in_a", 0 0, L_0x5f5acedbf6c0;  alias, 1 drivers
v0x5f5ace971b10_0 .net "in_b", 0 0, L_0x5f5acedbf6c0;  alias, 1 drivers
v0x5f5ace971c00_0 .net "out", 0 0, L_0x5f5acedbf770;  alias, 1 drivers
S_0x5f5ace9722a0 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5ace96f7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9732e0_0 .net "in_a", 0 0, L_0x5f5acedbf500;  alias, 1 drivers
v0x5f5ace9733b0_0 .net "in_b", 0 0, L_0x5f5acedbf820;  alias, 1 drivers
v0x5f5ace973480_0 .net "out", 0 0, L_0x5f5acedbfa90;  alias, 1 drivers
v0x5f5ace9735a0_0 .net "temp_out", 0 0, L_0x5f5acedbf9e0;  1 drivers
S_0x5f5ace972480 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9722a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbf9e0 .functor NAND 1, L_0x5f5acedbf500, L_0x5f5acedbf820, C4<1>, C4<1>;
v0x5f5ace9726d0_0 .net "in_a", 0 0, L_0x5f5acedbf500;  alias, 1 drivers
v0x5f5ace9727b0_0 .net "in_b", 0 0, L_0x5f5acedbf820;  alias, 1 drivers
v0x5f5ace972870_0 .net "out", 0 0, L_0x5f5acedbf9e0;  alias, 1 drivers
S_0x5f5ace9729c0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9722a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace973130_0 .net "in_a", 0 0, L_0x5f5acedbf9e0;  alias, 1 drivers
v0x5f5ace9731d0_0 .net "out", 0 0, L_0x5f5acedbfa90;  alias, 1 drivers
S_0x5f5ace972be0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9729c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbfa90 .functor NAND 1, L_0x5f5acedbf9e0, L_0x5f5acedbf9e0, C4<1>, C4<1>;
v0x5f5ace972e50_0 .net "in_a", 0 0, L_0x5f5acedbf9e0;  alias, 1 drivers
v0x5f5ace972f40_0 .net "in_b", 0 0, L_0x5f5acedbf9e0;  alias, 1 drivers
v0x5f5ace973030_0 .net "out", 0 0, L_0x5f5acedbfa90;  alias, 1 drivers
S_0x5f5ace9736f0 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5ace96f7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace973e20_0 .net "in_a", 0 0, L_0x5f5acedbf450;  alias, 1 drivers
v0x5f5ace973ec0_0 .net "out", 0 0, L_0x5f5acedbf500;  alias, 1 drivers
S_0x5f5ace9738c0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9736f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbf500 .functor NAND 1, L_0x5f5acedbf450, L_0x5f5acedbf450, C4<1>, C4<1>;
v0x5f5ace973b30_0 .net "in_a", 0 0, L_0x5f5acedbf450;  alias, 1 drivers
v0x5f5ace973bf0_0 .net "in_b", 0 0, L_0x5f5acedbf450;  alias, 1 drivers
v0x5f5ace973d40_0 .net "out", 0 0, L_0x5f5acedbf500;  alias, 1 drivers
S_0x5f5ace973fc0 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5ace96f7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace974790_0 .net "in_a", 0 0, L_0x5f5acedbf770;  alias, 1 drivers
v0x5f5ace974830_0 .net "out", 0 0, L_0x5f5acedbf820;  alias, 1 drivers
S_0x5f5ace974230 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace973fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbf820 .functor NAND 1, L_0x5f5acedbf770, L_0x5f5acedbf770, C4<1>, C4<1>;
v0x5f5ace9744a0_0 .net "in_a", 0 0, L_0x5f5acedbf770;  alias, 1 drivers
v0x5f5ace974560_0 .net "in_b", 0 0, L_0x5f5acedbf770;  alias, 1 drivers
v0x5f5ace9746b0_0 .net "out", 0 0, L_0x5f5acedbf820;  alias, 1 drivers
S_0x5f5ace974930 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5ace96f7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9750d0_0 .net "in_a", 0 0, L_0x5f5acedbfa90;  alias, 1 drivers
v0x5f5ace975170_0 .net "out", 0 0, L_0x5f5acedbfb40;  alias, 1 drivers
S_0x5f5ace974b50 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace974930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedbfb40 .functor NAND 1, L_0x5f5acedbfa90, L_0x5f5acedbfa90, C4<1>, C4<1>;
v0x5f5ace974dc0_0 .net "in_a", 0 0, L_0x5f5acedbfa90;  alias, 1 drivers
v0x5f5ace974e80_0 .net "in_b", 0 0, L_0x5f5acedbfa90;  alias, 1 drivers
v0x5f5ace974fd0_0 .net "out", 0 0, L_0x5f5acedbfb40;  alias, 1 drivers
S_0x5f5ace976110 .scope module, "mux_gate2" "Mux" 4 9, 5 3 0, S_0x5f5ace91ca30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5ace97f4b0_0 .net "in_a", 0 0, L_0x5f5acedb3cd0;  1 drivers
v0x5f5ace97f550_0 .net "in_b", 0 0, L_0x5f5acedb3d70;  1 drivers
v0x5f5ace97f660_0 .net "out", 0 0, L_0x5f5acedb3b10;  1 drivers
v0x5f5ace97f700_0 .net "sel", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace97f7a0_0 .net "sel_out", 0 0, L_0x5f5acedb3020;  1 drivers
v0x5f5ace97f920_0 .net "temp_a_out", 0 0, L_0x5f5acedb3160;  1 drivers
v0x5f5ace97fad0_0 .net "temp_b_out", 0 0, L_0x5f5acedb32c0;  1 drivers
S_0x5f5ace976310 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5ace976110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace977320_0 .net "in_a", 0 0, L_0x5f5acedb3cd0;  alias, 1 drivers
v0x5f5ace9773f0_0 .net "in_b", 0 0, L_0x5f5acedb3020;  alias, 1 drivers
v0x5f5ace9774c0_0 .net "out", 0 0, L_0x5f5acedb3160;  alias, 1 drivers
v0x5f5ace9775e0_0 .net "temp_out", 0 0, L_0x5f5acedb30b0;  1 drivers
S_0x5f5ace976530 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace976310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb30b0 .functor NAND 1, L_0x5f5acedb3cd0, L_0x5f5acedb3020, C4<1>, C4<1>;
v0x5f5ace9767a0_0 .net "in_a", 0 0, L_0x5f5acedb3cd0;  alias, 1 drivers
v0x5f5ace976880_0 .net "in_b", 0 0, L_0x5f5acedb3020;  alias, 1 drivers
v0x5f5ace976940_0 .net "out", 0 0, L_0x5f5acedb30b0;  alias, 1 drivers
S_0x5f5ace976a60 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace976310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9771a0_0 .net "in_a", 0 0, L_0x5f5acedb30b0;  alias, 1 drivers
v0x5f5ace977240_0 .net "out", 0 0, L_0x5f5acedb3160;  alias, 1 drivers
S_0x5f5ace976c80 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace976a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb3160 .functor NAND 1, L_0x5f5acedb30b0, L_0x5f5acedb30b0, C4<1>, C4<1>;
v0x5f5ace976ef0_0 .net "in_a", 0 0, L_0x5f5acedb30b0;  alias, 1 drivers
v0x5f5ace976fb0_0 .net "in_b", 0 0, L_0x5f5acedb30b0;  alias, 1 drivers
v0x5f5ace9770a0_0 .net "out", 0 0, L_0x5f5acedb3160;  alias, 1 drivers
S_0x5f5ace9776a0 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5ace976110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9786b0_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace978750_0 .net "in_b", 0 0, L_0x5f5acedb3d70;  alias, 1 drivers
v0x5f5ace978840_0 .net "out", 0 0, L_0x5f5acedb32c0;  alias, 1 drivers
v0x5f5ace978960_0 .net "temp_out", 0 0, L_0x5f5acedb3210;  1 drivers
S_0x5f5ace977880 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9776a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb3210 .functor NAND 1, L_0x5f5acedc0080, L_0x5f5acedb3d70, C4<1>, C4<1>;
v0x5f5ace977af0_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace977bb0_0 .net "in_b", 0 0, L_0x5f5acedb3d70;  alias, 1 drivers
v0x5f5ace977c70_0 .net "out", 0 0, L_0x5f5acedb3210;  alias, 1 drivers
S_0x5f5ace977d90 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9776a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace978500_0 .net "in_a", 0 0, L_0x5f5acedb3210;  alias, 1 drivers
v0x5f5ace9785a0_0 .net "out", 0 0, L_0x5f5acedb32c0;  alias, 1 drivers
S_0x5f5ace977fb0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace977d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb32c0 .functor NAND 1, L_0x5f5acedb3210, L_0x5f5acedb3210, C4<1>, C4<1>;
v0x5f5ace978220_0 .net "in_a", 0 0, L_0x5f5acedb3210;  alias, 1 drivers
v0x5f5ace978310_0 .net "in_b", 0 0, L_0x5f5acedb3210;  alias, 1 drivers
v0x5f5ace978400_0 .net "out", 0 0, L_0x5f5acedb32c0;  alias, 1 drivers
S_0x5f5ace978ab0 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5ace976110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9791b0_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace979250_0 .net "out", 0 0, L_0x5f5acedb3020;  alias, 1 drivers
S_0x5f5ace978c80 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace978ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb3020 .functor NAND 1, L_0x5f5acedc0080, L_0x5f5acedc0080, C4<1>, C4<1>;
v0x5f5ace978ed0_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace978f90_0 .net "in_b", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace979050_0 .net "out", 0 0, L_0x5f5acedb3020;  alias, 1 drivers
S_0x5f5ace979350 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5ace976110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace97ee00_0 .net "branch1_out", 0 0, L_0x5f5acedb34d0;  1 drivers
v0x5f5ace97ef30_0 .net "branch2_out", 0 0, L_0x5f5acedb37f0;  1 drivers
v0x5f5ace97f080_0 .net "in_a", 0 0, L_0x5f5acedb3160;  alias, 1 drivers
v0x5f5ace97f150_0 .net "in_b", 0 0, L_0x5f5acedb32c0;  alias, 1 drivers
v0x5f5ace97f1f0_0 .net "out", 0 0, L_0x5f5acedb3b10;  alias, 1 drivers
v0x5f5ace97f290_0 .net "temp1_out", 0 0, L_0x5f5acedb3420;  1 drivers
v0x5f5ace97f330_0 .net "temp2_out", 0 0, L_0x5f5acedb3740;  1 drivers
v0x5f5ace97f3d0_0 .net "temp3_out", 0 0, L_0x5f5acedb3a60;  1 drivers
S_0x5f5ace979580 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5ace979350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace97a640_0 .net "in_a", 0 0, L_0x5f5acedb3160;  alias, 1 drivers
v0x5f5ace97a6e0_0 .net "in_b", 0 0, L_0x5f5acedb3160;  alias, 1 drivers
v0x5f5ace97a7a0_0 .net "out", 0 0, L_0x5f5acedb3420;  alias, 1 drivers
v0x5f5ace97a8c0_0 .net "temp_out", 0 0, L_0x5f5acedb3370;  1 drivers
S_0x5f5ace9797f0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace979580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb3370 .functor NAND 1, L_0x5f5acedb3160, L_0x5f5acedb3160, C4<1>, C4<1>;
v0x5f5ace979a60_0 .net "in_a", 0 0, L_0x5f5acedb3160;  alias, 1 drivers
v0x5f5ace979b20_0 .net "in_b", 0 0, L_0x5f5acedb3160;  alias, 1 drivers
v0x5f5ace979c70_0 .net "out", 0 0, L_0x5f5acedb3370;  alias, 1 drivers
S_0x5f5ace979d70 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace979580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace97a490_0 .net "in_a", 0 0, L_0x5f5acedb3370;  alias, 1 drivers
v0x5f5ace97a530_0 .net "out", 0 0, L_0x5f5acedb3420;  alias, 1 drivers
S_0x5f5ace979f40 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace979d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb3420 .functor NAND 1, L_0x5f5acedb3370, L_0x5f5acedb3370, C4<1>, C4<1>;
v0x5f5ace97a1b0_0 .net "in_a", 0 0, L_0x5f5acedb3370;  alias, 1 drivers
v0x5f5ace97a2a0_0 .net "in_b", 0 0, L_0x5f5acedb3370;  alias, 1 drivers
v0x5f5ace97a390_0 .net "out", 0 0, L_0x5f5acedb3420;  alias, 1 drivers
S_0x5f5ace97aa30 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5ace979350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace97ba60_0 .net "in_a", 0 0, L_0x5f5acedb32c0;  alias, 1 drivers
v0x5f5ace97bb00_0 .net "in_b", 0 0, L_0x5f5acedb32c0;  alias, 1 drivers
v0x5f5ace97bbc0_0 .net "out", 0 0, L_0x5f5acedb3740;  alias, 1 drivers
v0x5f5ace97bce0_0 .net "temp_out", 0 0, L_0x5f5acedb3690;  1 drivers
S_0x5f5ace97ac10 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace97aa30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb3690 .functor NAND 1, L_0x5f5acedb32c0, L_0x5f5acedb32c0, C4<1>, C4<1>;
v0x5f5ace97ae80_0 .net "in_a", 0 0, L_0x5f5acedb32c0;  alias, 1 drivers
v0x5f5ace97af40_0 .net "in_b", 0 0, L_0x5f5acedb32c0;  alias, 1 drivers
v0x5f5ace97b090_0 .net "out", 0 0, L_0x5f5acedb3690;  alias, 1 drivers
S_0x5f5ace97b190 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace97aa30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace97b8b0_0 .net "in_a", 0 0, L_0x5f5acedb3690;  alias, 1 drivers
v0x5f5ace97b950_0 .net "out", 0 0, L_0x5f5acedb3740;  alias, 1 drivers
S_0x5f5ace97b360 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace97b190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb3740 .functor NAND 1, L_0x5f5acedb3690, L_0x5f5acedb3690, C4<1>, C4<1>;
v0x5f5ace97b5d0_0 .net "in_a", 0 0, L_0x5f5acedb3690;  alias, 1 drivers
v0x5f5ace97b6c0_0 .net "in_b", 0 0, L_0x5f5acedb3690;  alias, 1 drivers
v0x5f5ace97b7b0_0 .net "out", 0 0, L_0x5f5acedb3740;  alias, 1 drivers
S_0x5f5ace97be50 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5ace979350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace97ce90_0 .net "in_a", 0 0, L_0x5f5acedb34d0;  alias, 1 drivers
v0x5f5ace97cf60_0 .net "in_b", 0 0, L_0x5f5acedb37f0;  alias, 1 drivers
v0x5f5ace97d030_0 .net "out", 0 0, L_0x5f5acedb3a60;  alias, 1 drivers
v0x5f5ace97d150_0 .net "temp_out", 0 0, L_0x5f5acedb39b0;  1 drivers
S_0x5f5ace97c030 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace97be50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb39b0 .functor NAND 1, L_0x5f5acedb34d0, L_0x5f5acedb37f0, C4<1>, C4<1>;
v0x5f5ace97c280_0 .net "in_a", 0 0, L_0x5f5acedb34d0;  alias, 1 drivers
v0x5f5ace97c360_0 .net "in_b", 0 0, L_0x5f5acedb37f0;  alias, 1 drivers
v0x5f5ace97c420_0 .net "out", 0 0, L_0x5f5acedb39b0;  alias, 1 drivers
S_0x5f5ace97c570 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace97be50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace97cce0_0 .net "in_a", 0 0, L_0x5f5acedb39b0;  alias, 1 drivers
v0x5f5ace97cd80_0 .net "out", 0 0, L_0x5f5acedb3a60;  alias, 1 drivers
S_0x5f5ace97c790 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace97c570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb3a60 .functor NAND 1, L_0x5f5acedb39b0, L_0x5f5acedb39b0, C4<1>, C4<1>;
v0x5f5ace97ca00_0 .net "in_a", 0 0, L_0x5f5acedb39b0;  alias, 1 drivers
v0x5f5ace97caf0_0 .net "in_b", 0 0, L_0x5f5acedb39b0;  alias, 1 drivers
v0x5f5ace97cbe0_0 .net "out", 0 0, L_0x5f5acedb3a60;  alias, 1 drivers
S_0x5f5ace97d2a0 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5ace979350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace97d9d0_0 .net "in_a", 0 0, L_0x5f5acedb3420;  alias, 1 drivers
v0x5f5ace97da70_0 .net "out", 0 0, L_0x5f5acedb34d0;  alias, 1 drivers
S_0x5f5ace97d470 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace97d2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb34d0 .functor NAND 1, L_0x5f5acedb3420, L_0x5f5acedb3420, C4<1>, C4<1>;
v0x5f5ace97d6e0_0 .net "in_a", 0 0, L_0x5f5acedb3420;  alias, 1 drivers
v0x5f5ace97d7a0_0 .net "in_b", 0 0, L_0x5f5acedb3420;  alias, 1 drivers
v0x5f5ace97d8f0_0 .net "out", 0 0, L_0x5f5acedb34d0;  alias, 1 drivers
S_0x5f5ace97db70 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5ace979350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace97e340_0 .net "in_a", 0 0, L_0x5f5acedb3740;  alias, 1 drivers
v0x5f5ace97e3e0_0 .net "out", 0 0, L_0x5f5acedb37f0;  alias, 1 drivers
S_0x5f5ace97dde0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace97db70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb37f0 .functor NAND 1, L_0x5f5acedb3740, L_0x5f5acedb3740, C4<1>, C4<1>;
v0x5f5ace97e050_0 .net "in_a", 0 0, L_0x5f5acedb3740;  alias, 1 drivers
v0x5f5ace97e110_0 .net "in_b", 0 0, L_0x5f5acedb3740;  alias, 1 drivers
v0x5f5ace97e260_0 .net "out", 0 0, L_0x5f5acedb37f0;  alias, 1 drivers
S_0x5f5ace97e4e0 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5ace979350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace97ec80_0 .net "in_a", 0 0, L_0x5f5acedb3a60;  alias, 1 drivers
v0x5f5ace97ed20_0 .net "out", 0 0, L_0x5f5acedb3b10;  alias, 1 drivers
S_0x5f5ace97e700 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace97e4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb3b10 .functor NAND 1, L_0x5f5acedb3a60, L_0x5f5acedb3a60, C4<1>, C4<1>;
v0x5f5ace97e970_0 .net "in_a", 0 0, L_0x5f5acedb3a60;  alias, 1 drivers
v0x5f5ace97ea30_0 .net "in_b", 0 0, L_0x5f5acedb3a60;  alias, 1 drivers
v0x5f5ace97eb80_0 .net "out", 0 0, L_0x5f5acedb3b10;  alias, 1 drivers
S_0x5f5ace97fcc0 .scope module, "mux_gate3" "Mux" 4 10, 5 3 0, S_0x5f5ace91ca30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5ace989020_0 .net "in_a", 0 0, L_0x5f5acedb4b20;  1 drivers
v0x5f5ace9890c0_0 .net "in_b", 0 0, L_0x5f5acedb4bc0;  1 drivers
v0x5f5ace9891d0_0 .net "out", 0 0, L_0x5f5acedb4960;  1 drivers
v0x5f5ace989270_0 .net "sel", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace989310_0 .net "sel_out", 0 0, L_0x5f5acedb3e50;  1 drivers
v0x5f5ace989490_0 .net "temp_a_out", 0 0, L_0x5f5acedb3fb0;  1 drivers
v0x5f5ace989640_0 .net "temp_b_out", 0 0, L_0x5f5acedb4110;  1 drivers
S_0x5f5ace97fec0 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5ace97fcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace980f20_0 .net "in_a", 0 0, L_0x5f5acedb4b20;  alias, 1 drivers
v0x5f5ace980ff0_0 .net "in_b", 0 0, L_0x5f5acedb3e50;  alias, 1 drivers
v0x5f5ace9810c0_0 .net "out", 0 0, L_0x5f5acedb3fb0;  alias, 1 drivers
v0x5f5ace9811e0_0 .net "temp_out", 0 0, L_0x5f5acedb3f00;  1 drivers
S_0x5f5ace980130 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace97fec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb3f00 .functor NAND 1, L_0x5f5acedb4b20, L_0x5f5acedb3e50, C4<1>, C4<1>;
v0x5f5ace9803a0_0 .net "in_a", 0 0, L_0x5f5acedb4b20;  alias, 1 drivers
v0x5f5ace980480_0 .net "in_b", 0 0, L_0x5f5acedb3e50;  alias, 1 drivers
v0x5f5ace980540_0 .net "out", 0 0, L_0x5f5acedb3f00;  alias, 1 drivers
S_0x5f5ace980660 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace97fec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace980da0_0 .net "in_a", 0 0, L_0x5f5acedb3f00;  alias, 1 drivers
v0x5f5ace980e40_0 .net "out", 0 0, L_0x5f5acedb3fb0;  alias, 1 drivers
S_0x5f5ace980880 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace980660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb3fb0 .functor NAND 1, L_0x5f5acedb3f00, L_0x5f5acedb3f00, C4<1>, C4<1>;
v0x5f5ace980af0_0 .net "in_a", 0 0, L_0x5f5acedb3f00;  alias, 1 drivers
v0x5f5ace980bb0_0 .net "in_b", 0 0, L_0x5f5acedb3f00;  alias, 1 drivers
v0x5f5ace980ca0_0 .net "out", 0 0, L_0x5f5acedb3fb0;  alias, 1 drivers
S_0x5f5ace9812a0 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5ace97fcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9822b0_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace982350_0 .net "in_b", 0 0, L_0x5f5acedb4bc0;  alias, 1 drivers
v0x5f5ace982440_0 .net "out", 0 0, L_0x5f5acedb4110;  alias, 1 drivers
v0x5f5ace982560_0 .net "temp_out", 0 0, L_0x5f5acedb4060;  1 drivers
S_0x5f5ace981480 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9812a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb4060 .functor NAND 1, L_0x5f5acedc0080, L_0x5f5acedb4bc0, C4<1>, C4<1>;
v0x5f5ace9816f0_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace9817b0_0 .net "in_b", 0 0, L_0x5f5acedb4bc0;  alias, 1 drivers
v0x5f5ace981870_0 .net "out", 0 0, L_0x5f5acedb4060;  alias, 1 drivers
S_0x5f5ace981990 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9812a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace982100_0 .net "in_a", 0 0, L_0x5f5acedb4060;  alias, 1 drivers
v0x5f5ace9821a0_0 .net "out", 0 0, L_0x5f5acedb4110;  alias, 1 drivers
S_0x5f5ace981bb0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace981990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb4110 .functor NAND 1, L_0x5f5acedb4060, L_0x5f5acedb4060, C4<1>, C4<1>;
v0x5f5ace981e20_0 .net "in_a", 0 0, L_0x5f5acedb4060;  alias, 1 drivers
v0x5f5ace981f10_0 .net "in_b", 0 0, L_0x5f5acedb4060;  alias, 1 drivers
v0x5f5ace982000_0 .net "out", 0 0, L_0x5f5acedb4110;  alias, 1 drivers
S_0x5f5ace982620 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5ace97fcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace982d20_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace982dc0_0 .net "out", 0 0, L_0x5f5acedb3e50;  alias, 1 drivers
S_0x5f5ace9827f0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace982620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb3e50 .functor NAND 1, L_0x5f5acedc0080, L_0x5f5acedc0080, C4<1>, C4<1>;
v0x5f5ace982a40_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace982b00_0 .net "in_b", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace982bc0_0 .net "out", 0 0, L_0x5f5acedb3e50;  alias, 1 drivers
S_0x5f5ace982ec0 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5ace97fcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace988970_0 .net "branch1_out", 0 0, L_0x5f5acedb4320;  1 drivers
v0x5f5ace988aa0_0 .net "branch2_out", 0 0, L_0x5f5acedb4640;  1 drivers
v0x5f5ace988bf0_0 .net "in_a", 0 0, L_0x5f5acedb3fb0;  alias, 1 drivers
v0x5f5ace988cc0_0 .net "in_b", 0 0, L_0x5f5acedb4110;  alias, 1 drivers
v0x5f5ace988d60_0 .net "out", 0 0, L_0x5f5acedb4960;  alias, 1 drivers
v0x5f5ace988e00_0 .net "temp1_out", 0 0, L_0x5f5acedb4270;  1 drivers
v0x5f5ace988ea0_0 .net "temp2_out", 0 0, L_0x5f5acedb4590;  1 drivers
v0x5f5ace988f40_0 .net "temp3_out", 0 0, L_0x5f5acedb48b0;  1 drivers
S_0x5f5ace9830f0 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5ace982ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9841b0_0 .net "in_a", 0 0, L_0x5f5acedb3fb0;  alias, 1 drivers
v0x5f5ace984250_0 .net "in_b", 0 0, L_0x5f5acedb3fb0;  alias, 1 drivers
v0x5f5ace984310_0 .net "out", 0 0, L_0x5f5acedb4270;  alias, 1 drivers
v0x5f5ace984430_0 .net "temp_out", 0 0, L_0x5f5acedb41c0;  1 drivers
S_0x5f5ace983360 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9830f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb41c0 .functor NAND 1, L_0x5f5acedb3fb0, L_0x5f5acedb3fb0, C4<1>, C4<1>;
v0x5f5ace9835d0_0 .net "in_a", 0 0, L_0x5f5acedb3fb0;  alias, 1 drivers
v0x5f5ace983690_0 .net "in_b", 0 0, L_0x5f5acedb3fb0;  alias, 1 drivers
v0x5f5ace9837e0_0 .net "out", 0 0, L_0x5f5acedb41c0;  alias, 1 drivers
S_0x5f5ace9838e0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9830f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace984000_0 .net "in_a", 0 0, L_0x5f5acedb41c0;  alias, 1 drivers
v0x5f5ace9840a0_0 .net "out", 0 0, L_0x5f5acedb4270;  alias, 1 drivers
S_0x5f5ace983ab0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9838e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb4270 .functor NAND 1, L_0x5f5acedb41c0, L_0x5f5acedb41c0, C4<1>, C4<1>;
v0x5f5ace983d20_0 .net "in_a", 0 0, L_0x5f5acedb41c0;  alias, 1 drivers
v0x5f5ace983e10_0 .net "in_b", 0 0, L_0x5f5acedb41c0;  alias, 1 drivers
v0x5f5ace983f00_0 .net "out", 0 0, L_0x5f5acedb4270;  alias, 1 drivers
S_0x5f5ace9845a0 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5ace982ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9855d0_0 .net "in_a", 0 0, L_0x5f5acedb4110;  alias, 1 drivers
v0x5f5ace985670_0 .net "in_b", 0 0, L_0x5f5acedb4110;  alias, 1 drivers
v0x5f5ace985730_0 .net "out", 0 0, L_0x5f5acedb4590;  alias, 1 drivers
v0x5f5ace985850_0 .net "temp_out", 0 0, L_0x5f5acedb44e0;  1 drivers
S_0x5f5ace984780 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9845a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb44e0 .functor NAND 1, L_0x5f5acedb4110, L_0x5f5acedb4110, C4<1>, C4<1>;
v0x5f5ace9849f0_0 .net "in_a", 0 0, L_0x5f5acedb4110;  alias, 1 drivers
v0x5f5ace984ab0_0 .net "in_b", 0 0, L_0x5f5acedb4110;  alias, 1 drivers
v0x5f5ace984c00_0 .net "out", 0 0, L_0x5f5acedb44e0;  alias, 1 drivers
S_0x5f5ace984d00 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9845a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace985420_0 .net "in_a", 0 0, L_0x5f5acedb44e0;  alias, 1 drivers
v0x5f5ace9854c0_0 .net "out", 0 0, L_0x5f5acedb4590;  alias, 1 drivers
S_0x5f5ace984ed0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace984d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb4590 .functor NAND 1, L_0x5f5acedb44e0, L_0x5f5acedb44e0, C4<1>, C4<1>;
v0x5f5ace985140_0 .net "in_a", 0 0, L_0x5f5acedb44e0;  alias, 1 drivers
v0x5f5ace985230_0 .net "in_b", 0 0, L_0x5f5acedb44e0;  alias, 1 drivers
v0x5f5ace985320_0 .net "out", 0 0, L_0x5f5acedb4590;  alias, 1 drivers
S_0x5f5ace9859c0 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5ace982ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace986a00_0 .net "in_a", 0 0, L_0x5f5acedb4320;  alias, 1 drivers
v0x5f5ace986ad0_0 .net "in_b", 0 0, L_0x5f5acedb4640;  alias, 1 drivers
v0x5f5ace986ba0_0 .net "out", 0 0, L_0x5f5acedb48b0;  alias, 1 drivers
v0x5f5ace986cc0_0 .net "temp_out", 0 0, L_0x5f5acedb4800;  1 drivers
S_0x5f5ace985ba0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9859c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb4800 .functor NAND 1, L_0x5f5acedb4320, L_0x5f5acedb4640, C4<1>, C4<1>;
v0x5f5ace985df0_0 .net "in_a", 0 0, L_0x5f5acedb4320;  alias, 1 drivers
v0x5f5ace985ed0_0 .net "in_b", 0 0, L_0x5f5acedb4640;  alias, 1 drivers
v0x5f5ace985f90_0 .net "out", 0 0, L_0x5f5acedb4800;  alias, 1 drivers
S_0x5f5ace9860e0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9859c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace986850_0 .net "in_a", 0 0, L_0x5f5acedb4800;  alias, 1 drivers
v0x5f5ace9868f0_0 .net "out", 0 0, L_0x5f5acedb48b0;  alias, 1 drivers
S_0x5f5ace986300 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9860e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb48b0 .functor NAND 1, L_0x5f5acedb4800, L_0x5f5acedb4800, C4<1>, C4<1>;
v0x5f5ace986570_0 .net "in_a", 0 0, L_0x5f5acedb4800;  alias, 1 drivers
v0x5f5ace986660_0 .net "in_b", 0 0, L_0x5f5acedb4800;  alias, 1 drivers
v0x5f5ace986750_0 .net "out", 0 0, L_0x5f5acedb48b0;  alias, 1 drivers
S_0x5f5ace986e10 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5ace982ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace987540_0 .net "in_a", 0 0, L_0x5f5acedb4270;  alias, 1 drivers
v0x5f5ace9875e0_0 .net "out", 0 0, L_0x5f5acedb4320;  alias, 1 drivers
S_0x5f5ace986fe0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace986e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb4320 .functor NAND 1, L_0x5f5acedb4270, L_0x5f5acedb4270, C4<1>, C4<1>;
v0x5f5ace987250_0 .net "in_a", 0 0, L_0x5f5acedb4270;  alias, 1 drivers
v0x5f5ace987310_0 .net "in_b", 0 0, L_0x5f5acedb4270;  alias, 1 drivers
v0x5f5ace987460_0 .net "out", 0 0, L_0x5f5acedb4320;  alias, 1 drivers
S_0x5f5ace9876e0 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5ace982ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace987eb0_0 .net "in_a", 0 0, L_0x5f5acedb4590;  alias, 1 drivers
v0x5f5ace987f50_0 .net "out", 0 0, L_0x5f5acedb4640;  alias, 1 drivers
S_0x5f5ace987950 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9876e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb4640 .functor NAND 1, L_0x5f5acedb4590, L_0x5f5acedb4590, C4<1>, C4<1>;
v0x5f5ace987bc0_0 .net "in_a", 0 0, L_0x5f5acedb4590;  alias, 1 drivers
v0x5f5ace987c80_0 .net "in_b", 0 0, L_0x5f5acedb4590;  alias, 1 drivers
v0x5f5ace987dd0_0 .net "out", 0 0, L_0x5f5acedb4640;  alias, 1 drivers
S_0x5f5ace988050 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5ace982ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9887f0_0 .net "in_a", 0 0, L_0x5f5acedb48b0;  alias, 1 drivers
v0x5f5ace988890_0 .net "out", 0 0, L_0x5f5acedb4960;  alias, 1 drivers
S_0x5f5ace988270 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace988050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb4960 .functor NAND 1, L_0x5f5acedb48b0, L_0x5f5acedb48b0, C4<1>, C4<1>;
v0x5f5ace9884e0_0 .net "in_a", 0 0, L_0x5f5acedb48b0;  alias, 1 drivers
v0x5f5ace9885a0_0 .net "in_b", 0 0, L_0x5f5acedb48b0;  alias, 1 drivers
v0x5f5ace9886f0_0 .net "out", 0 0, L_0x5f5acedb4960;  alias, 1 drivers
S_0x5f5ace989830 .scope module, "mux_gate4" "Mux" 4 11, 5 3 0, S_0x5f5ace91ca30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5ace9933a0_0 .net "in_a", 0 0, L_0x5f5acedb5930;  1 drivers
v0x5f5ace993440_0 .net "in_b", 0 0, L_0x5f5acedb59d0;  1 drivers
v0x5f5ace993550_0 .net "out", 0 0, L_0x5f5acedb5770;  1 drivers
v0x5f5ace9935f0_0 .net "sel", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace993690_0 .net "sel_out", 0 0, L_0x5f5acedb4c60;  1 drivers
v0x5f5ace993810_0 .net "temp_a_out", 0 0, L_0x5f5acedb4dc0;  1 drivers
v0x5f5ace9939c0_0 .net "temp_b_out", 0 0, L_0x5f5acedb4f20;  1 drivers
S_0x5f5ace989a30 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5ace989830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace98aa90_0 .net "in_a", 0 0, L_0x5f5acedb5930;  alias, 1 drivers
v0x5f5ace98ab60_0 .net "in_b", 0 0, L_0x5f5acedb4c60;  alias, 1 drivers
v0x5f5ace98ac30_0 .net "out", 0 0, L_0x5f5acedb4dc0;  alias, 1 drivers
v0x5f5ace98ad50_0 .net "temp_out", 0 0, L_0x5f5acedb4d10;  1 drivers
S_0x5f5ace989ca0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace989a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb4d10 .functor NAND 1, L_0x5f5acedb5930, L_0x5f5acedb4c60, C4<1>, C4<1>;
v0x5f5ace989f10_0 .net "in_a", 0 0, L_0x5f5acedb5930;  alias, 1 drivers
v0x5f5ace989ff0_0 .net "in_b", 0 0, L_0x5f5acedb4c60;  alias, 1 drivers
v0x5f5ace98a0b0_0 .net "out", 0 0, L_0x5f5acedb4d10;  alias, 1 drivers
S_0x5f5ace98a1d0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace989a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace98a910_0 .net "in_a", 0 0, L_0x5f5acedb4d10;  alias, 1 drivers
v0x5f5ace98a9b0_0 .net "out", 0 0, L_0x5f5acedb4dc0;  alias, 1 drivers
S_0x5f5ace98a3f0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace98a1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb4dc0 .functor NAND 1, L_0x5f5acedb4d10, L_0x5f5acedb4d10, C4<1>, C4<1>;
v0x5f5ace98a660_0 .net "in_a", 0 0, L_0x5f5acedb4d10;  alias, 1 drivers
v0x5f5ace98a720_0 .net "in_b", 0 0, L_0x5f5acedb4d10;  alias, 1 drivers
v0x5f5ace98a810_0 .net "out", 0 0, L_0x5f5acedb4dc0;  alias, 1 drivers
S_0x5f5ace98ae10 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5ace989830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace98be20_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace98bec0_0 .net "in_b", 0 0, L_0x5f5acedb59d0;  alias, 1 drivers
v0x5f5ace98bfb0_0 .net "out", 0 0, L_0x5f5acedb4f20;  alias, 1 drivers
v0x5f5ace98c0d0_0 .net "temp_out", 0 0, L_0x5f5acedb4e70;  1 drivers
S_0x5f5ace98aff0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace98ae10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb4e70 .functor NAND 1, L_0x5f5acedc0080, L_0x5f5acedb59d0, C4<1>, C4<1>;
v0x5f5ace98b260_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace98b320_0 .net "in_b", 0 0, L_0x5f5acedb59d0;  alias, 1 drivers
v0x5f5ace98b3e0_0 .net "out", 0 0, L_0x5f5acedb4e70;  alias, 1 drivers
S_0x5f5ace98b500 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace98ae10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace98bc70_0 .net "in_a", 0 0, L_0x5f5acedb4e70;  alias, 1 drivers
v0x5f5ace98bd10_0 .net "out", 0 0, L_0x5f5acedb4f20;  alias, 1 drivers
S_0x5f5ace98b720 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace98b500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb4f20 .functor NAND 1, L_0x5f5acedb4e70, L_0x5f5acedb4e70, C4<1>, C4<1>;
v0x5f5ace98b990_0 .net "in_a", 0 0, L_0x5f5acedb4e70;  alias, 1 drivers
v0x5f5ace98ba80_0 .net "in_b", 0 0, L_0x5f5acedb4e70;  alias, 1 drivers
v0x5f5ace98bb70_0 .net "out", 0 0, L_0x5f5acedb4f20;  alias, 1 drivers
S_0x5f5ace98c190 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5ace989830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace98c890_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace98d140_0 .net "out", 0 0, L_0x5f5acedb4c60;  alias, 1 drivers
S_0x5f5ace98c360 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace98c190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb4c60 .functor NAND 1, L_0x5f5acedc0080, L_0x5f5acedc0080, C4<1>, C4<1>;
v0x5f5ace98c5b0_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace98c670_0 .net "in_b", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace98c730_0 .net "out", 0 0, L_0x5f5acedb4c60;  alias, 1 drivers
S_0x5f5ace98d240 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5ace989830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace992cf0_0 .net "branch1_out", 0 0, L_0x5f5acedb5130;  1 drivers
v0x5f5ace992e20_0 .net "branch2_out", 0 0, L_0x5f5acedb5450;  1 drivers
v0x5f5ace992f70_0 .net "in_a", 0 0, L_0x5f5acedb4dc0;  alias, 1 drivers
v0x5f5ace993040_0 .net "in_b", 0 0, L_0x5f5acedb4f20;  alias, 1 drivers
v0x5f5ace9930e0_0 .net "out", 0 0, L_0x5f5acedb5770;  alias, 1 drivers
v0x5f5ace993180_0 .net "temp1_out", 0 0, L_0x5f5acedb5080;  1 drivers
v0x5f5ace993220_0 .net "temp2_out", 0 0, L_0x5f5acedb53a0;  1 drivers
v0x5f5ace9932c0_0 .net "temp3_out", 0 0, L_0x5f5acedb56c0;  1 drivers
S_0x5f5ace98d470 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5ace98d240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace98e530_0 .net "in_a", 0 0, L_0x5f5acedb4dc0;  alias, 1 drivers
v0x5f5ace98e5d0_0 .net "in_b", 0 0, L_0x5f5acedb4dc0;  alias, 1 drivers
v0x5f5ace98e690_0 .net "out", 0 0, L_0x5f5acedb5080;  alias, 1 drivers
v0x5f5ace98e7b0_0 .net "temp_out", 0 0, L_0x5f5acedb4fd0;  1 drivers
S_0x5f5ace98d6e0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace98d470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb4fd0 .functor NAND 1, L_0x5f5acedb4dc0, L_0x5f5acedb4dc0, C4<1>, C4<1>;
v0x5f5ace98d950_0 .net "in_a", 0 0, L_0x5f5acedb4dc0;  alias, 1 drivers
v0x5f5ace98da10_0 .net "in_b", 0 0, L_0x5f5acedb4dc0;  alias, 1 drivers
v0x5f5ace98db60_0 .net "out", 0 0, L_0x5f5acedb4fd0;  alias, 1 drivers
S_0x5f5ace98dc60 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace98d470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace98e380_0 .net "in_a", 0 0, L_0x5f5acedb4fd0;  alias, 1 drivers
v0x5f5ace98e420_0 .net "out", 0 0, L_0x5f5acedb5080;  alias, 1 drivers
S_0x5f5ace98de30 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace98dc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb5080 .functor NAND 1, L_0x5f5acedb4fd0, L_0x5f5acedb4fd0, C4<1>, C4<1>;
v0x5f5ace98e0a0_0 .net "in_a", 0 0, L_0x5f5acedb4fd0;  alias, 1 drivers
v0x5f5ace98e190_0 .net "in_b", 0 0, L_0x5f5acedb4fd0;  alias, 1 drivers
v0x5f5ace98e280_0 .net "out", 0 0, L_0x5f5acedb5080;  alias, 1 drivers
S_0x5f5ace98e920 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5ace98d240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace98f950_0 .net "in_a", 0 0, L_0x5f5acedb4f20;  alias, 1 drivers
v0x5f5ace98f9f0_0 .net "in_b", 0 0, L_0x5f5acedb4f20;  alias, 1 drivers
v0x5f5ace98fab0_0 .net "out", 0 0, L_0x5f5acedb53a0;  alias, 1 drivers
v0x5f5ace98fbd0_0 .net "temp_out", 0 0, L_0x5f5acedb52f0;  1 drivers
S_0x5f5ace98eb00 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace98e920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb52f0 .functor NAND 1, L_0x5f5acedb4f20, L_0x5f5acedb4f20, C4<1>, C4<1>;
v0x5f5ace98ed70_0 .net "in_a", 0 0, L_0x5f5acedb4f20;  alias, 1 drivers
v0x5f5ace98ee30_0 .net "in_b", 0 0, L_0x5f5acedb4f20;  alias, 1 drivers
v0x5f5ace98ef80_0 .net "out", 0 0, L_0x5f5acedb52f0;  alias, 1 drivers
S_0x5f5ace98f080 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace98e920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace98f7a0_0 .net "in_a", 0 0, L_0x5f5acedb52f0;  alias, 1 drivers
v0x5f5ace98f840_0 .net "out", 0 0, L_0x5f5acedb53a0;  alias, 1 drivers
S_0x5f5ace98f250 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace98f080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb53a0 .functor NAND 1, L_0x5f5acedb52f0, L_0x5f5acedb52f0, C4<1>, C4<1>;
v0x5f5ace98f4c0_0 .net "in_a", 0 0, L_0x5f5acedb52f0;  alias, 1 drivers
v0x5f5ace98f5b0_0 .net "in_b", 0 0, L_0x5f5acedb52f0;  alias, 1 drivers
v0x5f5ace98f6a0_0 .net "out", 0 0, L_0x5f5acedb53a0;  alias, 1 drivers
S_0x5f5ace98fd40 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5ace98d240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace990d80_0 .net "in_a", 0 0, L_0x5f5acedb5130;  alias, 1 drivers
v0x5f5ace990e50_0 .net "in_b", 0 0, L_0x5f5acedb5450;  alias, 1 drivers
v0x5f5ace990f20_0 .net "out", 0 0, L_0x5f5acedb56c0;  alias, 1 drivers
v0x5f5ace991040_0 .net "temp_out", 0 0, L_0x5f5acedb5610;  1 drivers
S_0x5f5ace98ff20 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace98fd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb5610 .functor NAND 1, L_0x5f5acedb5130, L_0x5f5acedb5450, C4<1>, C4<1>;
v0x5f5ace990170_0 .net "in_a", 0 0, L_0x5f5acedb5130;  alias, 1 drivers
v0x5f5ace990250_0 .net "in_b", 0 0, L_0x5f5acedb5450;  alias, 1 drivers
v0x5f5ace990310_0 .net "out", 0 0, L_0x5f5acedb5610;  alias, 1 drivers
S_0x5f5ace990460 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace98fd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace990bd0_0 .net "in_a", 0 0, L_0x5f5acedb5610;  alias, 1 drivers
v0x5f5ace990c70_0 .net "out", 0 0, L_0x5f5acedb56c0;  alias, 1 drivers
S_0x5f5ace990680 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace990460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb56c0 .functor NAND 1, L_0x5f5acedb5610, L_0x5f5acedb5610, C4<1>, C4<1>;
v0x5f5ace9908f0_0 .net "in_a", 0 0, L_0x5f5acedb5610;  alias, 1 drivers
v0x5f5ace9909e0_0 .net "in_b", 0 0, L_0x5f5acedb5610;  alias, 1 drivers
v0x5f5ace990ad0_0 .net "out", 0 0, L_0x5f5acedb56c0;  alias, 1 drivers
S_0x5f5ace991190 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5ace98d240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9918c0_0 .net "in_a", 0 0, L_0x5f5acedb5080;  alias, 1 drivers
v0x5f5ace991960_0 .net "out", 0 0, L_0x5f5acedb5130;  alias, 1 drivers
S_0x5f5ace991360 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace991190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb5130 .functor NAND 1, L_0x5f5acedb5080, L_0x5f5acedb5080, C4<1>, C4<1>;
v0x5f5ace9915d0_0 .net "in_a", 0 0, L_0x5f5acedb5080;  alias, 1 drivers
v0x5f5ace991690_0 .net "in_b", 0 0, L_0x5f5acedb5080;  alias, 1 drivers
v0x5f5ace9917e0_0 .net "out", 0 0, L_0x5f5acedb5130;  alias, 1 drivers
S_0x5f5ace991a60 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5ace98d240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace992230_0 .net "in_a", 0 0, L_0x5f5acedb53a0;  alias, 1 drivers
v0x5f5ace9922d0_0 .net "out", 0 0, L_0x5f5acedb5450;  alias, 1 drivers
S_0x5f5ace991cd0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace991a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb5450 .functor NAND 1, L_0x5f5acedb53a0, L_0x5f5acedb53a0, C4<1>, C4<1>;
v0x5f5ace991f40_0 .net "in_a", 0 0, L_0x5f5acedb53a0;  alias, 1 drivers
v0x5f5ace992000_0 .net "in_b", 0 0, L_0x5f5acedb53a0;  alias, 1 drivers
v0x5f5ace992150_0 .net "out", 0 0, L_0x5f5acedb5450;  alias, 1 drivers
S_0x5f5ace9923d0 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5ace98d240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace992b70_0 .net "in_a", 0 0, L_0x5f5acedb56c0;  alias, 1 drivers
v0x5f5ace992c10_0 .net "out", 0 0, L_0x5f5acedb5770;  alias, 1 drivers
S_0x5f5ace9925f0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9923d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb5770 .functor NAND 1, L_0x5f5acedb56c0, L_0x5f5acedb56c0, C4<1>, C4<1>;
v0x5f5ace992860_0 .net "in_a", 0 0, L_0x5f5acedb56c0;  alias, 1 drivers
v0x5f5ace992920_0 .net "in_b", 0 0, L_0x5f5acedb56c0;  alias, 1 drivers
v0x5f5ace992a70_0 .net "out", 0 0, L_0x5f5acedb5770;  alias, 1 drivers
S_0x5f5ace993bb0 .scope module, "mux_gate5" "Mux" 4 12, 5 3 0, S_0x5f5ace91ca30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5ace99cf10_0 .net "in_a", 0 0, L_0x5f5acedb67a0;  1 drivers
v0x5f5ace99cfb0_0 .net "in_b", 0 0, L_0x5f5acedb6950;  1 drivers
v0x5f5ace99d0c0_0 .net "out", 0 0, L_0x5f5acedb65e0;  1 drivers
v0x5f5ace99d160_0 .net "sel", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace99d200_0 .net "sel_out", 0 0, L_0x5f5acedb5ad0;  1 drivers
v0x5f5ace99d380_0 .net "temp_a_out", 0 0, L_0x5f5acedb5c30;  1 drivers
v0x5f5ace99d530_0 .net "temp_b_out", 0 0, L_0x5f5acedb5d90;  1 drivers
S_0x5f5ace993db0 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5ace993bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace994e10_0 .net "in_a", 0 0, L_0x5f5acedb67a0;  alias, 1 drivers
v0x5f5ace994ee0_0 .net "in_b", 0 0, L_0x5f5acedb5ad0;  alias, 1 drivers
v0x5f5ace994fb0_0 .net "out", 0 0, L_0x5f5acedb5c30;  alias, 1 drivers
v0x5f5ace9950d0_0 .net "temp_out", 0 0, L_0x5f5acedb5b80;  1 drivers
S_0x5f5ace994020 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace993db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb5b80 .functor NAND 1, L_0x5f5acedb67a0, L_0x5f5acedb5ad0, C4<1>, C4<1>;
v0x5f5ace994290_0 .net "in_a", 0 0, L_0x5f5acedb67a0;  alias, 1 drivers
v0x5f5ace994370_0 .net "in_b", 0 0, L_0x5f5acedb5ad0;  alias, 1 drivers
v0x5f5ace994430_0 .net "out", 0 0, L_0x5f5acedb5b80;  alias, 1 drivers
S_0x5f5ace994550 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace993db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace994c90_0 .net "in_a", 0 0, L_0x5f5acedb5b80;  alias, 1 drivers
v0x5f5ace994d30_0 .net "out", 0 0, L_0x5f5acedb5c30;  alias, 1 drivers
S_0x5f5ace994770 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace994550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb5c30 .functor NAND 1, L_0x5f5acedb5b80, L_0x5f5acedb5b80, C4<1>, C4<1>;
v0x5f5ace9949e0_0 .net "in_a", 0 0, L_0x5f5acedb5b80;  alias, 1 drivers
v0x5f5ace994aa0_0 .net "in_b", 0 0, L_0x5f5acedb5b80;  alias, 1 drivers
v0x5f5ace994b90_0 .net "out", 0 0, L_0x5f5acedb5c30;  alias, 1 drivers
S_0x5f5ace995190 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5ace993bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9961a0_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace996240_0 .net "in_b", 0 0, L_0x5f5acedb6950;  alias, 1 drivers
v0x5f5ace996330_0 .net "out", 0 0, L_0x5f5acedb5d90;  alias, 1 drivers
v0x5f5ace996450_0 .net "temp_out", 0 0, L_0x5f5acedb5ce0;  1 drivers
S_0x5f5ace995370 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace995190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb5ce0 .functor NAND 1, L_0x5f5acedc0080, L_0x5f5acedb6950, C4<1>, C4<1>;
v0x5f5ace9955e0_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace9956a0_0 .net "in_b", 0 0, L_0x5f5acedb6950;  alias, 1 drivers
v0x5f5ace995760_0 .net "out", 0 0, L_0x5f5acedb5ce0;  alias, 1 drivers
S_0x5f5ace995880 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace995190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace995ff0_0 .net "in_a", 0 0, L_0x5f5acedb5ce0;  alias, 1 drivers
v0x5f5ace996090_0 .net "out", 0 0, L_0x5f5acedb5d90;  alias, 1 drivers
S_0x5f5ace995aa0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace995880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb5d90 .functor NAND 1, L_0x5f5acedb5ce0, L_0x5f5acedb5ce0, C4<1>, C4<1>;
v0x5f5ace995d10_0 .net "in_a", 0 0, L_0x5f5acedb5ce0;  alias, 1 drivers
v0x5f5ace995e00_0 .net "in_b", 0 0, L_0x5f5acedb5ce0;  alias, 1 drivers
v0x5f5ace995ef0_0 .net "out", 0 0, L_0x5f5acedb5d90;  alias, 1 drivers
S_0x5f5ace996510 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5ace993bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace996c10_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace996cb0_0 .net "out", 0 0, L_0x5f5acedb5ad0;  alias, 1 drivers
S_0x5f5ace9966e0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace996510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb5ad0 .functor NAND 1, L_0x5f5acedc0080, L_0x5f5acedc0080, C4<1>, C4<1>;
v0x5f5ace996930_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace9969f0_0 .net "in_b", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace996ab0_0 .net "out", 0 0, L_0x5f5acedb5ad0;  alias, 1 drivers
S_0x5f5ace996db0 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5ace993bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace99c860_0 .net "branch1_out", 0 0, L_0x5f5acedb5fa0;  1 drivers
v0x5f5ace99c990_0 .net "branch2_out", 0 0, L_0x5f5acedb62c0;  1 drivers
v0x5f5ace99cae0_0 .net "in_a", 0 0, L_0x5f5acedb5c30;  alias, 1 drivers
v0x5f5ace99cbb0_0 .net "in_b", 0 0, L_0x5f5acedb5d90;  alias, 1 drivers
v0x5f5ace99cc50_0 .net "out", 0 0, L_0x5f5acedb65e0;  alias, 1 drivers
v0x5f5ace99ccf0_0 .net "temp1_out", 0 0, L_0x5f5acedb5ef0;  1 drivers
v0x5f5ace99cd90_0 .net "temp2_out", 0 0, L_0x5f5acedb6210;  1 drivers
v0x5f5ace99ce30_0 .net "temp3_out", 0 0, L_0x5f5acedb6530;  1 drivers
S_0x5f5ace996fe0 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5ace996db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9980a0_0 .net "in_a", 0 0, L_0x5f5acedb5c30;  alias, 1 drivers
v0x5f5ace998140_0 .net "in_b", 0 0, L_0x5f5acedb5c30;  alias, 1 drivers
v0x5f5ace998200_0 .net "out", 0 0, L_0x5f5acedb5ef0;  alias, 1 drivers
v0x5f5ace998320_0 .net "temp_out", 0 0, L_0x5f5acedb5e40;  1 drivers
S_0x5f5ace997250 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace996fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb5e40 .functor NAND 1, L_0x5f5acedb5c30, L_0x5f5acedb5c30, C4<1>, C4<1>;
v0x5f5ace9974c0_0 .net "in_a", 0 0, L_0x5f5acedb5c30;  alias, 1 drivers
v0x5f5ace997580_0 .net "in_b", 0 0, L_0x5f5acedb5c30;  alias, 1 drivers
v0x5f5ace9976d0_0 .net "out", 0 0, L_0x5f5acedb5e40;  alias, 1 drivers
S_0x5f5ace9977d0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace996fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace997ef0_0 .net "in_a", 0 0, L_0x5f5acedb5e40;  alias, 1 drivers
v0x5f5ace997f90_0 .net "out", 0 0, L_0x5f5acedb5ef0;  alias, 1 drivers
S_0x5f5ace9979a0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9977d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb5ef0 .functor NAND 1, L_0x5f5acedb5e40, L_0x5f5acedb5e40, C4<1>, C4<1>;
v0x5f5ace997c10_0 .net "in_a", 0 0, L_0x5f5acedb5e40;  alias, 1 drivers
v0x5f5ace997d00_0 .net "in_b", 0 0, L_0x5f5acedb5e40;  alias, 1 drivers
v0x5f5ace997df0_0 .net "out", 0 0, L_0x5f5acedb5ef0;  alias, 1 drivers
S_0x5f5ace998490 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5ace996db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9994c0_0 .net "in_a", 0 0, L_0x5f5acedb5d90;  alias, 1 drivers
v0x5f5ace999560_0 .net "in_b", 0 0, L_0x5f5acedb5d90;  alias, 1 drivers
v0x5f5ace999620_0 .net "out", 0 0, L_0x5f5acedb6210;  alias, 1 drivers
v0x5f5ace999740_0 .net "temp_out", 0 0, L_0x5f5acedb6160;  1 drivers
S_0x5f5ace998670 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace998490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb6160 .functor NAND 1, L_0x5f5acedb5d90, L_0x5f5acedb5d90, C4<1>, C4<1>;
v0x5f5ace9988e0_0 .net "in_a", 0 0, L_0x5f5acedb5d90;  alias, 1 drivers
v0x5f5ace9989a0_0 .net "in_b", 0 0, L_0x5f5acedb5d90;  alias, 1 drivers
v0x5f5ace998af0_0 .net "out", 0 0, L_0x5f5acedb6160;  alias, 1 drivers
S_0x5f5ace998bf0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace998490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace999310_0 .net "in_a", 0 0, L_0x5f5acedb6160;  alias, 1 drivers
v0x5f5ace9993b0_0 .net "out", 0 0, L_0x5f5acedb6210;  alias, 1 drivers
S_0x5f5ace998dc0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace998bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb6210 .functor NAND 1, L_0x5f5acedb6160, L_0x5f5acedb6160, C4<1>, C4<1>;
v0x5f5ace999030_0 .net "in_a", 0 0, L_0x5f5acedb6160;  alias, 1 drivers
v0x5f5ace999120_0 .net "in_b", 0 0, L_0x5f5acedb6160;  alias, 1 drivers
v0x5f5ace999210_0 .net "out", 0 0, L_0x5f5acedb6210;  alias, 1 drivers
S_0x5f5ace9998b0 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5ace996db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace99a8f0_0 .net "in_a", 0 0, L_0x5f5acedb5fa0;  alias, 1 drivers
v0x5f5ace99a9c0_0 .net "in_b", 0 0, L_0x5f5acedb62c0;  alias, 1 drivers
v0x5f5ace99aa90_0 .net "out", 0 0, L_0x5f5acedb6530;  alias, 1 drivers
v0x5f5ace99abb0_0 .net "temp_out", 0 0, L_0x5f5acedb6480;  1 drivers
S_0x5f5ace999a90 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9998b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb6480 .functor NAND 1, L_0x5f5acedb5fa0, L_0x5f5acedb62c0, C4<1>, C4<1>;
v0x5f5ace999ce0_0 .net "in_a", 0 0, L_0x5f5acedb5fa0;  alias, 1 drivers
v0x5f5ace999dc0_0 .net "in_b", 0 0, L_0x5f5acedb62c0;  alias, 1 drivers
v0x5f5ace999e80_0 .net "out", 0 0, L_0x5f5acedb6480;  alias, 1 drivers
S_0x5f5ace999fd0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9998b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace99a740_0 .net "in_a", 0 0, L_0x5f5acedb6480;  alias, 1 drivers
v0x5f5ace99a7e0_0 .net "out", 0 0, L_0x5f5acedb6530;  alias, 1 drivers
S_0x5f5ace99a1f0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace999fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb6530 .functor NAND 1, L_0x5f5acedb6480, L_0x5f5acedb6480, C4<1>, C4<1>;
v0x5f5ace99a460_0 .net "in_a", 0 0, L_0x5f5acedb6480;  alias, 1 drivers
v0x5f5ace99a550_0 .net "in_b", 0 0, L_0x5f5acedb6480;  alias, 1 drivers
v0x5f5ace99a640_0 .net "out", 0 0, L_0x5f5acedb6530;  alias, 1 drivers
S_0x5f5ace99ad00 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5ace996db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace99b430_0 .net "in_a", 0 0, L_0x5f5acedb5ef0;  alias, 1 drivers
v0x5f5ace99b4d0_0 .net "out", 0 0, L_0x5f5acedb5fa0;  alias, 1 drivers
S_0x5f5ace99aed0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace99ad00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb5fa0 .functor NAND 1, L_0x5f5acedb5ef0, L_0x5f5acedb5ef0, C4<1>, C4<1>;
v0x5f5ace99b140_0 .net "in_a", 0 0, L_0x5f5acedb5ef0;  alias, 1 drivers
v0x5f5ace99b200_0 .net "in_b", 0 0, L_0x5f5acedb5ef0;  alias, 1 drivers
v0x5f5ace99b350_0 .net "out", 0 0, L_0x5f5acedb5fa0;  alias, 1 drivers
S_0x5f5ace99b5d0 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5ace996db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace99bda0_0 .net "in_a", 0 0, L_0x5f5acedb6210;  alias, 1 drivers
v0x5f5ace99be40_0 .net "out", 0 0, L_0x5f5acedb62c0;  alias, 1 drivers
S_0x5f5ace99b840 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace99b5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb62c0 .functor NAND 1, L_0x5f5acedb6210, L_0x5f5acedb6210, C4<1>, C4<1>;
v0x5f5ace99bab0_0 .net "in_a", 0 0, L_0x5f5acedb6210;  alias, 1 drivers
v0x5f5ace99bb70_0 .net "in_b", 0 0, L_0x5f5acedb6210;  alias, 1 drivers
v0x5f5ace99bcc0_0 .net "out", 0 0, L_0x5f5acedb62c0;  alias, 1 drivers
S_0x5f5ace99bf40 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5ace996db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace99c6e0_0 .net "in_a", 0 0, L_0x5f5acedb6530;  alias, 1 drivers
v0x5f5ace99c780_0 .net "out", 0 0, L_0x5f5acedb65e0;  alias, 1 drivers
S_0x5f5ace99c160 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace99bf40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb65e0 .functor NAND 1, L_0x5f5acedb6530, L_0x5f5acedb6530, C4<1>, C4<1>;
v0x5f5ace99c3d0_0 .net "in_a", 0 0, L_0x5f5acedb6530;  alias, 1 drivers
v0x5f5ace99c490_0 .net "in_b", 0 0, L_0x5f5acedb6530;  alias, 1 drivers
v0x5f5ace99c5e0_0 .net "out", 0 0, L_0x5f5acedb65e0;  alias, 1 drivers
S_0x5f5ace99d720 .scope module, "mux_gate6" "Mux" 4 13, 5 3 0, S_0x5f5ace91ca30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5ace9a6a80_0 .net "in_a", 0 0, L_0x5f5acedb7840;  1 drivers
v0x5f5ace9a6b20_0 .net "in_b", 0 0, L_0x5f5acedb78e0;  1 drivers
v0x5f5ace9a6c30_0 .net "out", 0 0, L_0x5f5acedb7680;  1 drivers
v0x5f5ace9a6cd0_0 .net "sel", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace9a6d70_0 .net "sel_out", 0 0, L_0x5f5acedb6b70;  1 drivers
v0x5f5ace9a6ef0_0 .net "temp_a_out", 0 0, L_0x5f5acedb6cd0;  1 drivers
v0x5f5ace9a70a0_0 .net "temp_b_out", 0 0, L_0x5f5acedb6e30;  1 drivers
S_0x5f5ace99d920 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5ace99d720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace99e980_0 .net "in_a", 0 0, L_0x5f5acedb7840;  alias, 1 drivers
v0x5f5ace99ea50_0 .net "in_b", 0 0, L_0x5f5acedb6b70;  alias, 1 drivers
v0x5f5ace99eb20_0 .net "out", 0 0, L_0x5f5acedb6cd0;  alias, 1 drivers
v0x5f5ace99ec40_0 .net "temp_out", 0 0, L_0x5f5acedb6c20;  1 drivers
S_0x5f5ace99db90 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace99d920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb6c20 .functor NAND 1, L_0x5f5acedb7840, L_0x5f5acedb6b70, C4<1>, C4<1>;
v0x5f5ace99de00_0 .net "in_a", 0 0, L_0x5f5acedb7840;  alias, 1 drivers
v0x5f5ace99dee0_0 .net "in_b", 0 0, L_0x5f5acedb6b70;  alias, 1 drivers
v0x5f5ace99dfa0_0 .net "out", 0 0, L_0x5f5acedb6c20;  alias, 1 drivers
S_0x5f5ace99e0c0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace99d920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace99e800_0 .net "in_a", 0 0, L_0x5f5acedb6c20;  alias, 1 drivers
v0x5f5ace99e8a0_0 .net "out", 0 0, L_0x5f5acedb6cd0;  alias, 1 drivers
S_0x5f5ace99e2e0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace99e0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb6cd0 .functor NAND 1, L_0x5f5acedb6c20, L_0x5f5acedb6c20, C4<1>, C4<1>;
v0x5f5ace99e550_0 .net "in_a", 0 0, L_0x5f5acedb6c20;  alias, 1 drivers
v0x5f5ace99e610_0 .net "in_b", 0 0, L_0x5f5acedb6c20;  alias, 1 drivers
v0x5f5ace99e700_0 .net "out", 0 0, L_0x5f5acedb6cd0;  alias, 1 drivers
S_0x5f5ace99ed00 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5ace99d720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace99fd10_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace99fdb0_0 .net "in_b", 0 0, L_0x5f5acedb78e0;  alias, 1 drivers
v0x5f5ace99fea0_0 .net "out", 0 0, L_0x5f5acedb6e30;  alias, 1 drivers
v0x5f5ace99ffc0_0 .net "temp_out", 0 0, L_0x5f5acedb6d80;  1 drivers
S_0x5f5ace99eee0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace99ed00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb6d80 .functor NAND 1, L_0x5f5acedc0080, L_0x5f5acedb78e0, C4<1>, C4<1>;
v0x5f5ace99f150_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace99f210_0 .net "in_b", 0 0, L_0x5f5acedb78e0;  alias, 1 drivers
v0x5f5ace99f2d0_0 .net "out", 0 0, L_0x5f5acedb6d80;  alias, 1 drivers
S_0x5f5ace99f3f0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace99ed00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace99fb60_0 .net "in_a", 0 0, L_0x5f5acedb6d80;  alias, 1 drivers
v0x5f5ace99fc00_0 .net "out", 0 0, L_0x5f5acedb6e30;  alias, 1 drivers
S_0x5f5ace99f610 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace99f3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb6e30 .functor NAND 1, L_0x5f5acedb6d80, L_0x5f5acedb6d80, C4<1>, C4<1>;
v0x5f5ace99f880_0 .net "in_a", 0 0, L_0x5f5acedb6d80;  alias, 1 drivers
v0x5f5ace99f970_0 .net "in_b", 0 0, L_0x5f5acedb6d80;  alias, 1 drivers
v0x5f5ace99fa60_0 .net "out", 0 0, L_0x5f5acedb6e30;  alias, 1 drivers
S_0x5f5ace9a0080 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5ace99d720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9a0780_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace9a0820_0 .net "out", 0 0, L_0x5f5acedb6b70;  alias, 1 drivers
S_0x5f5ace9a0250 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9a0080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb6b70 .functor NAND 1, L_0x5f5acedc0080, L_0x5f5acedc0080, C4<1>, C4<1>;
v0x5f5ace9a04a0_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace9a0560_0 .net "in_b", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace9a0620_0 .net "out", 0 0, L_0x5f5acedb6b70;  alias, 1 drivers
S_0x5f5ace9a0920 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5ace99d720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9a63d0_0 .net "branch1_out", 0 0, L_0x5f5acedb7040;  1 drivers
v0x5f5ace9a6500_0 .net "branch2_out", 0 0, L_0x5f5acedb7360;  1 drivers
v0x5f5ace9a6650_0 .net "in_a", 0 0, L_0x5f5acedb6cd0;  alias, 1 drivers
v0x5f5ace9a6720_0 .net "in_b", 0 0, L_0x5f5acedb6e30;  alias, 1 drivers
v0x5f5ace9a67c0_0 .net "out", 0 0, L_0x5f5acedb7680;  alias, 1 drivers
v0x5f5ace9a6860_0 .net "temp1_out", 0 0, L_0x5f5acedb6f90;  1 drivers
v0x5f5ace9a6900_0 .net "temp2_out", 0 0, L_0x5f5acedb72b0;  1 drivers
v0x5f5ace9a69a0_0 .net "temp3_out", 0 0, L_0x5f5acedb75d0;  1 drivers
S_0x5f5ace9a0b50 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5ace9a0920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9a1c10_0 .net "in_a", 0 0, L_0x5f5acedb6cd0;  alias, 1 drivers
v0x5f5ace9a1cb0_0 .net "in_b", 0 0, L_0x5f5acedb6cd0;  alias, 1 drivers
v0x5f5ace9a1d70_0 .net "out", 0 0, L_0x5f5acedb6f90;  alias, 1 drivers
v0x5f5ace9a1e90_0 .net "temp_out", 0 0, L_0x5f5acedb6ee0;  1 drivers
S_0x5f5ace9a0dc0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9a0b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb6ee0 .functor NAND 1, L_0x5f5acedb6cd0, L_0x5f5acedb6cd0, C4<1>, C4<1>;
v0x5f5ace9a1030_0 .net "in_a", 0 0, L_0x5f5acedb6cd0;  alias, 1 drivers
v0x5f5ace9a10f0_0 .net "in_b", 0 0, L_0x5f5acedb6cd0;  alias, 1 drivers
v0x5f5ace9a1240_0 .net "out", 0 0, L_0x5f5acedb6ee0;  alias, 1 drivers
S_0x5f5ace9a1340 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9a0b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9a1a60_0 .net "in_a", 0 0, L_0x5f5acedb6ee0;  alias, 1 drivers
v0x5f5ace9a1b00_0 .net "out", 0 0, L_0x5f5acedb6f90;  alias, 1 drivers
S_0x5f5ace9a1510 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9a1340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb6f90 .functor NAND 1, L_0x5f5acedb6ee0, L_0x5f5acedb6ee0, C4<1>, C4<1>;
v0x5f5ace9a1780_0 .net "in_a", 0 0, L_0x5f5acedb6ee0;  alias, 1 drivers
v0x5f5ace9a1870_0 .net "in_b", 0 0, L_0x5f5acedb6ee0;  alias, 1 drivers
v0x5f5ace9a1960_0 .net "out", 0 0, L_0x5f5acedb6f90;  alias, 1 drivers
S_0x5f5ace9a2000 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5ace9a0920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9a3030_0 .net "in_a", 0 0, L_0x5f5acedb6e30;  alias, 1 drivers
v0x5f5ace9a30d0_0 .net "in_b", 0 0, L_0x5f5acedb6e30;  alias, 1 drivers
v0x5f5ace9a3190_0 .net "out", 0 0, L_0x5f5acedb72b0;  alias, 1 drivers
v0x5f5ace9a32b0_0 .net "temp_out", 0 0, L_0x5f5acedb7200;  1 drivers
S_0x5f5ace9a21e0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9a2000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb7200 .functor NAND 1, L_0x5f5acedb6e30, L_0x5f5acedb6e30, C4<1>, C4<1>;
v0x5f5ace9a2450_0 .net "in_a", 0 0, L_0x5f5acedb6e30;  alias, 1 drivers
v0x5f5ace9a2510_0 .net "in_b", 0 0, L_0x5f5acedb6e30;  alias, 1 drivers
v0x5f5ace9a2660_0 .net "out", 0 0, L_0x5f5acedb7200;  alias, 1 drivers
S_0x5f5ace9a2760 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9a2000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9a2e80_0 .net "in_a", 0 0, L_0x5f5acedb7200;  alias, 1 drivers
v0x5f5ace9a2f20_0 .net "out", 0 0, L_0x5f5acedb72b0;  alias, 1 drivers
S_0x5f5ace9a2930 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9a2760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb72b0 .functor NAND 1, L_0x5f5acedb7200, L_0x5f5acedb7200, C4<1>, C4<1>;
v0x5f5ace9a2ba0_0 .net "in_a", 0 0, L_0x5f5acedb7200;  alias, 1 drivers
v0x5f5ace9a2c90_0 .net "in_b", 0 0, L_0x5f5acedb7200;  alias, 1 drivers
v0x5f5ace9a2d80_0 .net "out", 0 0, L_0x5f5acedb72b0;  alias, 1 drivers
S_0x5f5ace9a3420 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5ace9a0920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9a4460_0 .net "in_a", 0 0, L_0x5f5acedb7040;  alias, 1 drivers
v0x5f5ace9a4530_0 .net "in_b", 0 0, L_0x5f5acedb7360;  alias, 1 drivers
v0x5f5ace9a4600_0 .net "out", 0 0, L_0x5f5acedb75d0;  alias, 1 drivers
v0x5f5ace9a4720_0 .net "temp_out", 0 0, L_0x5f5acedb7520;  1 drivers
S_0x5f5ace9a3600 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9a3420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb7520 .functor NAND 1, L_0x5f5acedb7040, L_0x5f5acedb7360, C4<1>, C4<1>;
v0x5f5ace9a3850_0 .net "in_a", 0 0, L_0x5f5acedb7040;  alias, 1 drivers
v0x5f5ace9a3930_0 .net "in_b", 0 0, L_0x5f5acedb7360;  alias, 1 drivers
v0x5f5ace9a39f0_0 .net "out", 0 0, L_0x5f5acedb7520;  alias, 1 drivers
S_0x5f5ace9a3b40 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9a3420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9a42b0_0 .net "in_a", 0 0, L_0x5f5acedb7520;  alias, 1 drivers
v0x5f5ace9a4350_0 .net "out", 0 0, L_0x5f5acedb75d0;  alias, 1 drivers
S_0x5f5ace9a3d60 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9a3b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb75d0 .functor NAND 1, L_0x5f5acedb7520, L_0x5f5acedb7520, C4<1>, C4<1>;
v0x5f5ace9a3fd0_0 .net "in_a", 0 0, L_0x5f5acedb7520;  alias, 1 drivers
v0x5f5ace9a40c0_0 .net "in_b", 0 0, L_0x5f5acedb7520;  alias, 1 drivers
v0x5f5ace9a41b0_0 .net "out", 0 0, L_0x5f5acedb75d0;  alias, 1 drivers
S_0x5f5ace9a4870 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5ace9a0920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9a4fa0_0 .net "in_a", 0 0, L_0x5f5acedb6f90;  alias, 1 drivers
v0x5f5ace9a5040_0 .net "out", 0 0, L_0x5f5acedb7040;  alias, 1 drivers
S_0x5f5ace9a4a40 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9a4870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb7040 .functor NAND 1, L_0x5f5acedb6f90, L_0x5f5acedb6f90, C4<1>, C4<1>;
v0x5f5ace9a4cb0_0 .net "in_a", 0 0, L_0x5f5acedb6f90;  alias, 1 drivers
v0x5f5ace9a4d70_0 .net "in_b", 0 0, L_0x5f5acedb6f90;  alias, 1 drivers
v0x5f5ace9a4ec0_0 .net "out", 0 0, L_0x5f5acedb7040;  alias, 1 drivers
S_0x5f5ace9a5140 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5ace9a0920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9a5910_0 .net "in_a", 0 0, L_0x5f5acedb72b0;  alias, 1 drivers
v0x5f5ace9a59b0_0 .net "out", 0 0, L_0x5f5acedb7360;  alias, 1 drivers
S_0x5f5ace9a53b0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9a5140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb7360 .functor NAND 1, L_0x5f5acedb72b0, L_0x5f5acedb72b0, C4<1>, C4<1>;
v0x5f5ace9a5620_0 .net "in_a", 0 0, L_0x5f5acedb72b0;  alias, 1 drivers
v0x5f5ace9a56e0_0 .net "in_b", 0 0, L_0x5f5acedb72b0;  alias, 1 drivers
v0x5f5ace9a5830_0 .net "out", 0 0, L_0x5f5acedb7360;  alias, 1 drivers
S_0x5f5ace9a5ab0 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5ace9a0920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9a6250_0 .net "in_a", 0 0, L_0x5f5acedb75d0;  alias, 1 drivers
v0x5f5ace9a62f0_0 .net "out", 0 0, L_0x5f5acedb7680;  alias, 1 drivers
S_0x5f5ace9a5cd0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9a5ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb7680 .functor NAND 1, L_0x5f5acedb75d0, L_0x5f5acedb75d0, C4<1>, C4<1>;
v0x5f5ace9a5f40_0 .net "in_a", 0 0, L_0x5f5acedb75d0;  alias, 1 drivers
v0x5f5ace9a6000_0 .net "in_b", 0 0, L_0x5f5acedb75d0;  alias, 1 drivers
v0x5f5ace9a6150_0 .net "out", 0 0, L_0x5f5acedb7680;  alias, 1 drivers
S_0x5f5ace9a7290 .scope module, "mux_gate7" "Mux" 4 14, 5 3 0, S_0x5f5ace91ca30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5ace9b05f0_0 .net "in_a", 0 0, L_0x5f5acedb8660;  1 drivers
v0x5f5ace9b0690_0 .net "in_b", 0 0, L_0x5f5acedb8700;  1 drivers
v0x5f5ace9b07a0_0 .net "out", 0 0, L_0x5f5acedb84a0;  1 drivers
v0x5f5ace9b0840_0 .net "sel", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace9b08e0_0 .net "sel_out", 0 0, L_0x5f5acedb6b00;  1 drivers
v0x5f5ace9b0a60_0 .net "temp_a_out", 0 0, L_0x5f5acedb7af0;  1 drivers
v0x5f5ace9b0c10_0 .net "temp_b_out", 0 0, L_0x5f5acedb7c50;  1 drivers
S_0x5f5ace9a7490 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5ace9a7290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9a84f0_0 .net "in_a", 0 0, L_0x5f5acedb8660;  alias, 1 drivers
v0x5f5ace9a85c0_0 .net "in_b", 0 0, L_0x5f5acedb6b00;  alias, 1 drivers
v0x5f5ace9a8690_0 .net "out", 0 0, L_0x5f5acedb7af0;  alias, 1 drivers
v0x5f5ace9a87b0_0 .net "temp_out", 0 0, L_0x5f5acedb7a40;  1 drivers
S_0x5f5ace9a7700 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9a7490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb7a40 .functor NAND 1, L_0x5f5acedb8660, L_0x5f5acedb6b00, C4<1>, C4<1>;
v0x5f5ace9a7970_0 .net "in_a", 0 0, L_0x5f5acedb8660;  alias, 1 drivers
v0x5f5ace9a7a50_0 .net "in_b", 0 0, L_0x5f5acedb6b00;  alias, 1 drivers
v0x5f5ace9a7b10_0 .net "out", 0 0, L_0x5f5acedb7a40;  alias, 1 drivers
S_0x5f5ace9a7c30 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9a7490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9a8370_0 .net "in_a", 0 0, L_0x5f5acedb7a40;  alias, 1 drivers
v0x5f5ace9a8410_0 .net "out", 0 0, L_0x5f5acedb7af0;  alias, 1 drivers
S_0x5f5ace9a7e50 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9a7c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb7af0 .functor NAND 1, L_0x5f5acedb7a40, L_0x5f5acedb7a40, C4<1>, C4<1>;
v0x5f5ace9a80c0_0 .net "in_a", 0 0, L_0x5f5acedb7a40;  alias, 1 drivers
v0x5f5ace9a8180_0 .net "in_b", 0 0, L_0x5f5acedb7a40;  alias, 1 drivers
v0x5f5ace9a8270_0 .net "out", 0 0, L_0x5f5acedb7af0;  alias, 1 drivers
S_0x5f5ace9a8870 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5ace9a7290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9a9880_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace9a9920_0 .net "in_b", 0 0, L_0x5f5acedb8700;  alias, 1 drivers
v0x5f5ace9a9a10_0 .net "out", 0 0, L_0x5f5acedb7c50;  alias, 1 drivers
v0x5f5ace9a9b30_0 .net "temp_out", 0 0, L_0x5f5acedb7ba0;  1 drivers
S_0x5f5ace9a8a50 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9a8870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb7ba0 .functor NAND 1, L_0x5f5acedc0080, L_0x5f5acedb8700, C4<1>, C4<1>;
v0x5f5ace9a8cc0_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace9a8d80_0 .net "in_b", 0 0, L_0x5f5acedb8700;  alias, 1 drivers
v0x5f5ace9a8e40_0 .net "out", 0 0, L_0x5f5acedb7ba0;  alias, 1 drivers
S_0x5f5ace9a8f60 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9a8870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9a96d0_0 .net "in_a", 0 0, L_0x5f5acedb7ba0;  alias, 1 drivers
v0x5f5ace9a9770_0 .net "out", 0 0, L_0x5f5acedb7c50;  alias, 1 drivers
S_0x5f5ace9a9180 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9a8f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb7c50 .functor NAND 1, L_0x5f5acedb7ba0, L_0x5f5acedb7ba0, C4<1>, C4<1>;
v0x5f5ace9a93f0_0 .net "in_a", 0 0, L_0x5f5acedb7ba0;  alias, 1 drivers
v0x5f5ace9a94e0_0 .net "in_b", 0 0, L_0x5f5acedb7ba0;  alias, 1 drivers
v0x5f5ace9a95d0_0 .net "out", 0 0, L_0x5f5acedb7c50;  alias, 1 drivers
S_0x5f5ace9a9bf0 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5ace9a7290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9aa2f0_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace9aa390_0 .net "out", 0 0, L_0x5f5acedb6b00;  alias, 1 drivers
S_0x5f5ace9a9dc0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9a9bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb6b00 .functor NAND 1, L_0x5f5acedc0080, L_0x5f5acedc0080, C4<1>, C4<1>;
v0x5f5ace9aa010_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace9aa0d0_0 .net "in_b", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace9aa190_0 .net "out", 0 0, L_0x5f5acedb6b00;  alias, 1 drivers
S_0x5f5ace9aa490 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5ace9a7290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9aff40_0 .net "branch1_out", 0 0, L_0x5f5acedb7e60;  1 drivers
v0x5f5ace9b0070_0 .net "branch2_out", 0 0, L_0x5f5acedb8180;  1 drivers
v0x5f5ace9b01c0_0 .net "in_a", 0 0, L_0x5f5acedb7af0;  alias, 1 drivers
v0x5f5ace9b0290_0 .net "in_b", 0 0, L_0x5f5acedb7c50;  alias, 1 drivers
v0x5f5ace9b0330_0 .net "out", 0 0, L_0x5f5acedb84a0;  alias, 1 drivers
v0x5f5ace9b03d0_0 .net "temp1_out", 0 0, L_0x5f5acedb7db0;  1 drivers
v0x5f5ace9b0470_0 .net "temp2_out", 0 0, L_0x5f5acedb80d0;  1 drivers
v0x5f5ace9b0510_0 .net "temp3_out", 0 0, L_0x5f5acedb83f0;  1 drivers
S_0x5f5ace9aa6c0 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5ace9aa490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9ab780_0 .net "in_a", 0 0, L_0x5f5acedb7af0;  alias, 1 drivers
v0x5f5ace9ab820_0 .net "in_b", 0 0, L_0x5f5acedb7af0;  alias, 1 drivers
v0x5f5ace9ab8e0_0 .net "out", 0 0, L_0x5f5acedb7db0;  alias, 1 drivers
v0x5f5ace9aba00_0 .net "temp_out", 0 0, L_0x5f5acedb7d00;  1 drivers
S_0x5f5ace9aa930 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9aa6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb7d00 .functor NAND 1, L_0x5f5acedb7af0, L_0x5f5acedb7af0, C4<1>, C4<1>;
v0x5f5ace9aaba0_0 .net "in_a", 0 0, L_0x5f5acedb7af0;  alias, 1 drivers
v0x5f5ace9aac60_0 .net "in_b", 0 0, L_0x5f5acedb7af0;  alias, 1 drivers
v0x5f5ace9aadb0_0 .net "out", 0 0, L_0x5f5acedb7d00;  alias, 1 drivers
S_0x5f5ace9aaeb0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9aa6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9ab5d0_0 .net "in_a", 0 0, L_0x5f5acedb7d00;  alias, 1 drivers
v0x5f5ace9ab670_0 .net "out", 0 0, L_0x5f5acedb7db0;  alias, 1 drivers
S_0x5f5ace9ab080 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9aaeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb7db0 .functor NAND 1, L_0x5f5acedb7d00, L_0x5f5acedb7d00, C4<1>, C4<1>;
v0x5f5ace9ab2f0_0 .net "in_a", 0 0, L_0x5f5acedb7d00;  alias, 1 drivers
v0x5f5ace9ab3e0_0 .net "in_b", 0 0, L_0x5f5acedb7d00;  alias, 1 drivers
v0x5f5ace9ab4d0_0 .net "out", 0 0, L_0x5f5acedb7db0;  alias, 1 drivers
S_0x5f5ace9abb70 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5ace9aa490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9acba0_0 .net "in_a", 0 0, L_0x5f5acedb7c50;  alias, 1 drivers
v0x5f5ace9acc40_0 .net "in_b", 0 0, L_0x5f5acedb7c50;  alias, 1 drivers
v0x5f5ace9acd00_0 .net "out", 0 0, L_0x5f5acedb80d0;  alias, 1 drivers
v0x5f5ace9ace20_0 .net "temp_out", 0 0, L_0x5f5acedb8020;  1 drivers
S_0x5f5ace9abd50 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9abb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb8020 .functor NAND 1, L_0x5f5acedb7c50, L_0x5f5acedb7c50, C4<1>, C4<1>;
v0x5f5ace9abfc0_0 .net "in_a", 0 0, L_0x5f5acedb7c50;  alias, 1 drivers
v0x5f5ace9ac080_0 .net "in_b", 0 0, L_0x5f5acedb7c50;  alias, 1 drivers
v0x5f5ace9ac1d0_0 .net "out", 0 0, L_0x5f5acedb8020;  alias, 1 drivers
S_0x5f5ace9ac2d0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9abb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9ac9f0_0 .net "in_a", 0 0, L_0x5f5acedb8020;  alias, 1 drivers
v0x5f5ace9aca90_0 .net "out", 0 0, L_0x5f5acedb80d0;  alias, 1 drivers
S_0x5f5ace9ac4a0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9ac2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb80d0 .functor NAND 1, L_0x5f5acedb8020, L_0x5f5acedb8020, C4<1>, C4<1>;
v0x5f5ace9ac710_0 .net "in_a", 0 0, L_0x5f5acedb8020;  alias, 1 drivers
v0x5f5ace9ac800_0 .net "in_b", 0 0, L_0x5f5acedb8020;  alias, 1 drivers
v0x5f5ace9ac8f0_0 .net "out", 0 0, L_0x5f5acedb80d0;  alias, 1 drivers
S_0x5f5ace9acf90 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5ace9aa490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9adfd0_0 .net "in_a", 0 0, L_0x5f5acedb7e60;  alias, 1 drivers
v0x5f5ace9ae0a0_0 .net "in_b", 0 0, L_0x5f5acedb8180;  alias, 1 drivers
v0x5f5ace9ae170_0 .net "out", 0 0, L_0x5f5acedb83f0;  alias, 1 drivers
v0x5f5ace9ae290_0 .net "temp_out", 0 0, L_0x5f5acedb8340;  1 drivers
S_0x5f5ace9ad170 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9acf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb8340 .functor NAND 1, L_0x5f5acedb7e60, L_0x5f5acedb8180, C4<1>, C4<1>;
v0x5f5ace9ad3c0_0 .net "in_a", 0 0, L_0x5f5acedb7e60;  alias, 1 drivers
v0x5f5ace9ad4a0_0 .net "in_b", 0 0, L_0x5f5acedb8180;  alias, 1 drivers
v0x5f5ace9ad560_0 .net "out", 0 0, L_0x5f5acedb8340;  alias, 1 drivers
S_0x5f5ace9ad6b0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9acf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9ade20_0 .net "in_a", 0 0, L_0x5f5acedb8340;  alias, 1 drivers
v0x5f5ace9adec0_0 .net "out", 0 0, L_0x5f5acedb83f0;  alias, 1 drivers
S_0x5f5ace9ad8d0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9ad6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb83f0 .functor NAND 1, L_0x5f5acedb8340, L_0x5f5acedb8340, C4<1>, C4<1>;
v0x5f5ace9adb40_0 .net "in_a", 0 0, L_0x5f5acedb8340;  alias, 1 drivers
v0x5f5ace9adc30_0 .net "in_b", 0 0, L_0x5f5acedb8340;  alias, 1 drivers
v0x5f5ace9add20_0 .net "out", 0 0, L_0x5f5acedb83f0;  alias, 1 drivers
S_0x5f5ace9ae3e0 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5ace9aa490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9aeb10_0 .net "in_a", 0 0, L_0x5f5acedb7db0;  alias, 1 drivers
v0x5f5ace9aebb0_0 .net "out", 0 0, L_0x5f5acedb7e60;  alias, 1 drivers
S_0x5f5ace9ae5b0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9ae3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb7e60 .functor NAND 1, L_0x5f5acedb7db0, L_0x5f5acedb7db0, C4<1>, C4<1>;
v0x5f5ace9ae820_0 .net "in_a", 0 0, L_0x5f5acedb7db0;  alias, 1 drivers
v0x5f5ace9ae8e0_0 .net "in_b", 0 0, L_0x5f5acedb7db0;  alias, 1 drivers
v0x5f5ace9aea30_0 .net "out", 0 0, L_0x5f5acedb7e60;  alias, 1 drivers
S_0x5f5ace9aecb0 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5ace9aa490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9af480_0 .net "in_a", 0 0, L_0x5f5acedb80d0;  alias, 1 drivers
v0x5f5ace9af520_0 .net "out", 0 0, L_0x5f5acedb8180;  alias, 1 drivers
S_0x5f5ace9aef20 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9aecb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb8180 .functor NAND 1, L_0x5f5acedb80d0, L_0x5f5acedb80d0, C4<1>, C4<1>;
v0x5f5ace9af190_0 .net "in_a", 0 0, L_0x5f5acedb80d0;  alias, 1 drivers
v0x5f5ace9af250_0 .net "in_b", 0 0, L_0x5f5acedb80d0;  alias, 1 drivers
v0x5f5ace9af3a0_0 .net "out", 0 0, L_0x5f5acedb8180;  alias, 1 drivers
S_0x5f5ace9af620 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5ace9aa490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9afdc0_0 .net "in_a", 0 0, L_0x5f5acedb83f0;  alias, 1 drivers
v0x5f5ace9afe60_0 .net "out", 0 0, L_0x5f5acedb84a0;  alias, 1 drivers
S_0x5f5ace9af840 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9af620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb84a0 .functor NAND 1, L_0x5f5acedb83f0, L_0x5f5acedb83f0, C4<1>, C4<1>;
v0x5f5ace9afab0_0 .net "in_a", 0 0, L_0x5f5acedb83f0;  alias, 1 drivers
v0x5f5ace9afb70_0 .net "in_b", 0 0, L_0x5f5acedb83f0;  alias, 1 drivers
v0x5f5ace9afcc0_0 .net "out", 0 0, L_0x5f5acedb84a0;  alias, 1 drivers
S_0x5f5ace9b0e00 .scope module, "mux_gate8" "Mux" 4 15, 5 3 0, S_0x5f5ace91ca30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5ace9ba160_0 .net "in_a", 0 0, L_0x5f5acedb9500;  1 drivers
v0x5f5ace9ba200_0 .net "in_b", 0 0, L_0x5f5acedb95a0;  1 drivers
v0x5f5ace9ba310_0 .net "out", 0 0, L_0x5f5acedb9340;  1 drivers
v0x5f5ace9ba3b0_0 .net "sel", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace9ba450_0 .net "sel_out", 0 0, L_0x5f5acedb8830;  1 drivers
v0x5f5ace9ba5d0_0 .net "temp_a_out", 0 0, L_0x5f5acedb8990;  1 drivers
v0x5f5ace9ba780_0 .net "temp_b_out", 0 0, L_0x5f5acedb8af0;  1 drivers
S_0x5f5ace9b1000 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5ace9b0e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9b2060_0 .net "in_a", 0 0, L_0x5f5acedb9500;  alias, 1 drivers
v0x5f5ace9b2130_0 .net "in_b", 0 0, L_0x5f5acedb8830;  alias, 1 drivers
v0x5f5ace9b2200_0 .net "out", 0 0, L_0x5f5acedb8990;  alias, 1 drivers
v0x5f5ace9b2320_0 .net "temp_out", 0 0, L_0x5f5acedb88e0;  1 drivers
S_0x5f5ace9b1270 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9b1000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb88e0 .functor NAND 1, L_0x5f5acedb9500, L_0x5f5acedb8830, C4<1>, C4<1>;
v0x5f5ace9b14e0_0 .net "in_a", 0 0, L_0x5f5acedb9500;  alias, 1 drivers
v0x5f5ace9b15c0_0 .net "in_b", 0 0, L_0x5f5acedb8830;  alias, 1 drivers
v0x5f5ace9b1680_0 .net "out", 0 0, L_0x5f5acedb88e0;  alias, 1 drivers
S_0x5f5ace9b17a0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9b1000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9b1ee0_0 .net "in_a", 0 0, L_0x5f5acedb88e0;  alias, 1 drivers
v0x5f5ace9b1f80_0 .net "out", 0 0, L_0x5f5acedb8990;  alias, 1 drivers
S_0x5f5ace9b19c0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9b17a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb8990 .functor NAND 1, L_0x5f5acedb88e0, L_0x5f5acedb88e0, C4<1>, C4<1>;
v0x5f5ace9b1c30_0 .net "in_a", 0 0, L_0x5f5acedb88e0;  alias, 1 drivers
v0x5f5ace9b1cf0_0 .net "in_b", 0 0, L_0x5f5acedb88e0;  alias, 1 drivers
v0x5f5ace9b1de0_0 .net "out", 0 0, L_0x5f5acedb8990;  alias, 1 drivers
S_0x5f5ace9b23e0 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5ace9b0e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9b33f0_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace9b3490_0 .net "in_b", 0 0, L_0x5f5acedb95a0;  alias, 1 drivers
v0x5f5ace9b3580_0 .net "out", 0 0, L_0x5f5acedb8af0;  alias, 1 drivers
v0x5f5ace9b36a0_0 .net "temp_out", 0 0, L_0x5f5acedb8a40;  1 drivers
S_0x5f5ace9b25c0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9b23e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb8a40 .functor NAND 1, L_0x5f5acedc0080, L_0x5f5acedb95a0, C4<1>, C4<1>;
v0x5f5ace9b2830_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace9b28f0_0 .net "in_b", 0 0, L_0x5f5acedb95a0;  alias, 1 drivers
v0x5f5ace9b29b0_0 .net "out", 0 0, L_0x5f5acedb8a40;  alias, 1 drivers
S_0x5f5ace9b2ad0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9b23e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9b3240_0 .net "in_a", 0 0, L_0x5f5acedb8a40;  alias, 1 drivers
v0x5f5ace9b32e0_0 .net "out", 0 0, L_0x5f5acedb8af0;  alias, 1 drivers
S_0x5f5ace9b2cf0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9b2ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb8af0 .functor NAND 1, L_0x5f5acedb8a40, L_0x5f5acedb8a40, C4<1>, C4<1>;
v0x5f5ace9b2f60_0 .net "in_a", 0 0, L_0x5f5acedb8a40;  alias, 1 drivers
v0x5f5ace9b3050_0 .net "in_b", 0 0, L_0x5f5acedb8a40;  alias, 1 drivers
v0x5f5ace9b3140_0 .net "out", 0 0, L_0x5f5acedb8af0;  alias, 1 drivers
S_0x5f5ace9b3760 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5ace9b0e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9b3e60_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace9b3f00_0 .net "out", 0 0, L_0x5f5acedb8830;  alias, 1 drivers
S_0x5f5ace9b3930 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9b3760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb8830 .functor NAND 1, L_0x5f5acedc0080, L_0x5f5acedc0080, C4<1>, C4<1>;
v0x5f5ace9b3b80_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace9b3c40_0 .net "in_b", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace9b3d00_0 .net "out", 0 0, L_0x5f5acedb8830;  alias, 1 drivers
S_0x5f5ace9b4000 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5ace9b0e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9b9ab0_0 .net "branch1_out", 0 0, L_0x5f5acedb8d00;  1 drivers
v0x5f5ace9b9be0_0 .net "branch2_out", 0 0, L_0x5f5acedb9020;  1 drivers
v0x5f5ace9b9d30_0 .net "in_a", 0 0, L_0x5f5acedb8990;  alias, 1 drivers
v0x5f5ace9b9e00_0 .net "in_b", 0 0, L_0x5f5acedb8af0;  alias, 1 drivers
v0x5f5ace9b9ea0_0 .net "out", 0 0, L_0x5f5acedb9340;  alias, 1 drivers
v0x5f5ace9b9f40_0 .net "temp1_out", 0 0, L_0x5f5acedb8c50;  1 drivers
v0x5f5ace9b9fe0_0 .net "temp2_out", 0 0, L_0x5f5acedb8f70;  1 drivers
v0x5f5ace9ba080_0 .net "temp3_out", 0 0, L_0x5f5acedb9290;  1 drivers
S_0x5f5ace9b4230 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5ace9b4000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9b52f0_0 .net "in_a", 0 0, L_0x5f5acedb8990;  alias, 1 drivers
v0x5f5ace9b5390_0 .net "in_b", 0 0, L_0x5f5acedb8990;  alias, 1 drivers
v0x5f5ace9b5450_0 .net "out", 0 0, L_0x5f5acedb8c50;  alias, 1 drivers
v0x5f5ace9b5570_0 .net "temp_out", 0 0, L_0x5f5acedb8ba0;  1 drivers
S_0x5f5ace9b44a0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9b4230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb8ba0 .functor NAND 1, L_0x5f5acedb8990, L_0x5f5acedb8990, C4<1>, C4<1>;
v0x5f5ace9b4710_0 .net "in_a", 0 0, L_0x5f5acedb8990;  alias, 1 drivers
v0x5f5ace9b47d0_0 .net "in_b", 0 0, L_0x5f5acedb8990;  alias, 1 drivers
v0x5f5ace9b4920_0 .net "out", 0 0, L_0x5f5acedb8ba0;  alias, 1 drivers
S_0x5f5ace9b4a20 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9b4230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9b5140_0 .net "in_a", 0 0, L_0x5f5acedb8ba0;  alias, 1 drivers
v0x5f5ace9b51e0_0 .net "out", 0 0, L_0x5f5acedb8c50;  alias, 1 drivers
S_0x5f5ace9b4bf0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9b4a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb8c50 .functor NAND 1, L_0x5f5acedb8ba0, L_0x5f5acedb8ba0, C4<1>, C4<1>;
v0x5f5ace9b4e60_0 .net "in_a", 0 0, L_0x5f5acedb8ba0;  alias, 1 drivers
v0x5f5ace9b4f50_0 .net "in_b", 0 0, L_0x5f5acedb8ba0;  alias, 1 drivers
v0x5f5ace9b5040_0 .net "out", 0 0, L_0x5f5acedb8c50;  alias, 1 drivers
S_0x5f5ace9b56e0 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5ace9b4000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9b6710_0 .net "in_a", 0 0, L_0x5f5acedb8af0;  alias, 1 drivers
v0x5f5ace9b67b0_0 .net "in_b", 0 0, L_0x5f5acedb8af0;  alias, 1 drivers
v0x5f5ace9b6870_0 .net "out", 0 0, L_0x5f5acedb8f70;  alias, 1 drivers
v0x5f5ace9b6990_0 .net "temp_out", 0 0, L_0x5f5acedb8ec0;  1 drivers
S_0x5f5ace9b58c0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9b56e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb8ec0 .functor NAND 1, L_0x5f5acedb8af0, L_0x5f5acedb8af0, C4<1>, C4<1>;
v0x5f5ace9b5b30_0 .net "in_a", 0 0, L_0x5f5acedb8af0;  alias, 1 drivers
v0x5f5ace9b5bf0_0 .net "in_b", 0 0, L_0x5f5acedb8af0;  alias, 1 drivers
v0x5f5ace9b5d40_0 .net "out", 0 0, L_0x5f5acedb8ec0;  alias, 1 drivers
S_0x5f5ace9b5e40 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9b56e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9b6560_0 .net "in_a", 0 0, L_0x5f5acedb8ec0;  alias, 1 drivers
v0x5f5ace9b6600_0 .net "out", 0 0, L_0x5f5acedb8f70;  alias, 1 drivers
S_0x5f5ace9b6010 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9b5e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb8f70 .functor NAND 1, L_0x5f5acedb8ec0, L_0x5f5acedb8ec0, C4<1>, C4<1>;
v0x5f5ace9b6280_0 .net "in_a", 0 0, L_0x5f5acedb8ec0;  alias, 1 drivers
v0x5f5ace9b6370_0 .net "in_b", 0 0, L_0x5f5acedb8ec0;  alias, 1 drivers
v0x5f5ace9b6460_0 .net "out", 0 0, L_0x5f5acedb8f70;  alias, 1 drivers
S_0x5f5ace9b6b00 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5ace9b4000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9b7b40_0 .net "in_a", 0 0, L_0x5f5acedb8d00;  alias, 1 drivers
v0x5f5ace9b7c10_0 .net "in_b", 0 0, L_0x5f5acedb9020;  alias, 1 drivers
v0x5f5ace9b7ce0_0 .net "out", 0 0, L_0x5f5acedb9290;  alias, 1 drivers
v0x5f5ace9b7e00_0 .net "temp_out", 0 0, L_0x5f5acedb91e0;  1 drivers
S_0x5f5ace9b6ce0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9b6b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb91e0 .functor NAND 1, L_0x5f5acedb8d00, L_0x5f5acedb9020, C4<1>, C4<1>;
v0x5f5ace9b6f30_0 .net "in_a", 0 0, L_0x5f5acedb8d00;  alias, 1 drivers
v0x5f5ace9b7010_0 .net "in_b", 0 0, L_0x5f5acedb9020;  alias, 1 drivers
v0x5f5ace9b70d0_0 .net "out", 0 0, L_0x5f5acedb91e0;  alias, 1 drivers
S_0x5f5ace9b7220 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9b6b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9b7990_0 .net "in_a", 0 0, L_0x5f5acedb91e0;  alias, 1 drivers
v0x5f5ace9b7a30_0 .net "out", 0 0, L_0x5f5acedb9290;  alias, 1 drivers
S_0x5f5ace9b7440 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9b7220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb9290 .functor NAND 1, L_0x5f5acedb91e0, L_0x5f5acedb91e0, C4<1>, C4<1>;
v0x5f5ace9b76b0_0 .net "in_a", 0 0, L_0x5f5acedb91e0;  alias, 1 drivers
v0x5f5ace9b77a0_0 .net "in_b", 0 0, L_0x5f5acedb91e0;  alias, 1 drivers
v0x5f5ace9b7890_0 .net "out", 0 0, L_0x5f5acedb9290;  alias, 1 drivers
S_0x5f5ace9b7f50 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5ace9b4000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9b8680_0 .net "in_a", 0 0, L_0x5f5acedb8c50;  alias, 1 drivers
v0x5f5ace9b8720_0 .net "out", 0 0, L_0x5f5acedb8d00;  alias, 1 drivers
S_0x5f5ace9b8120 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9b7f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb8d00 .functor NAND 1, L_0x5f5acedb8c50, L_0x5f5acedb8c50, C4<1>, C4<1>;
v0x5f5ace9b8390_0 .net "in_a", 0 0, L_0x5f5acedb8c50;  alias, 1 drivers
v0x5f5ace9b8450_0 .net "in_b", 0 0, L_0x5f5acedb8c50;  alias, 1 drivers
v0x5f5ace9b85a0_0 .net "out", 0 0, L_0x5f5acedb8d00;  alias, 1 drivers
S_0x5f5ace9b8820 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5ace9b4000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9b8ff0_0 .net "in_a", 0 0, L_0x5f5acedb8f70;  alias, 1 drivers
v0x5f5ace9b9090_0 .net "out", 0 0, L_0x5f5acedb9020;  alias, 1 drivers
S_0x5f5ace9b8a90 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9b8820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb9020 .functor NAND 1, L_0x5f5acedb8f70, L_0x5f5acedb8f70, C4<1>, C4<1>;
v0x5f5ace9b8d00_0 .net "in_a", 0 0, L_0x5f5acedb8f70;  alias, 1 drivers
v0x5f5ace9b8dc0_0 .net "in_b", 0 0, L_0x5f5acedb8f70;  alias, 1 drivers
v0x5f5ace9b8f10_0 .net "out", 0 0, L_0x5f5acedb9020;  alias, 1 drivers
S_0x5f5ace9b9190 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5ace9b4000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9b9930_0 .net "in_a", 0 0, L_0x5f5acedb9290;  alias, 1 drivers
v0x5f5ace9b99d0_0 .net "out", 0 0, L_0x5f5acedb9340;  alias, 1 drivers
S_0x5f5ace9b93b0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9b9190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb9340 .functor NAND 1, L_0x5f5acedb9290, L_0x5f5acedb9290, C4<1>, C4<1>;
v0x5f5ace9b9620_0 .net "in_a", 0 0, L_0x5f5acedb9290;  alias, 1 drivers
v0x5f5ace9b96e0_0 .net "in_b", 0 0, L_0x5f5acedb9290;  alias, 1 drivers
v0x5f5ace9b9830_0 .net "out", 0 0, L_0x5f5acedb9340;  alias, 1 drivers
S_0x5f5ace9ba970 .scope module, "mux_gate9" "Mux" 4 16, 5 3 0, S_0x5f5ace91ca30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5ace9c3cd0_0 .net "in_a", 0 0, L_0x5f5acedba3b0;  1 drivers
v0x5f5ace9c3d70_0 .net "in_b", 0 0, L_0x5f5acedba450;  1 drivers
v0x5f5ace9c3e80_0 .net "out", 0 0, L_0x5f5acedba1f0;  1 drivers
v0x5f5ace9c3f20_0 .net "sel", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace9c3fc0_0 .net "sel_out", 0 0, L_0x5f5acedb96e0;  1 drivers
v0x5f5ace9c4140_0 .net "temp_a_out", 0 0, L_0x5f5acedb9840;  1 drivers
v0x5f5ace9c42f0_0 .net "temp_b_out", 0 0, L_0x5f5acedb99a0;  1 drivers
S_0x5f5ace9bab70 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5ace9ba970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9bbbd0_0 .net "in_a", 0 0, L_0x5f5acedba3b0;  alias, 1 drivers
v0x5f5ace9bbca0_0 .net "in_b", 0 0, L_0x5f5acedb96e0;  alias, 1 drivers
v0x5f5ace9bbd70_0 .net "out", 0 0, L_0x5f5acedb9840;  alias, 1 drivers
v0x5f5ace9bbe90_0 .net "temp_out", 0 0, L_0x5f5acedb9790;  1 drivers
S_0x5f5ace9bade0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9bab70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb9790 .functor NAND 1, L_0x5f5acedba3b0, L_0x5f5acedb96e0, C4<1>, C4<1>;
v0x5f5ace9bb050_0 .net "in_a", 0 0, L_0x5f5acedba3b0;  alias, 1 drivers
v0x5f5ace9bb130_0 .net "in_b", 0 0, L_0x5f5acedb96e0;  alias, 1 drivers
v0x5f5ace9bb1f0_0 .net "out", 0 0, L_0x5f5acedb9790;  alias, 1 drivers
S_0x5f5ace9bb310 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9bab70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9bba50_0 .net "in_a", 0 0, L_0x5f5acedb9790;  alias, 1 drivers
v0x5f5ace9bbaf0_0 .net "out", 0 0, L_0x5f5acedb9840;  alias, 1 drivers
S_0x5f5ace9bb530 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9bb310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb9840 .functor NAND 1, L_0x5f5acedb9790, L_0x5f5acedb9790, C4<1>, C4<1>;
v0x5f5ace9bb7a0_0 .net "in_a", 0 0, L_0x5f5acedb9790;  alias, 1 drivers
v0x5f5ace9bb860_0 .net "in_b", 0 0, L_0x5f5acedb9790;  alias, 1 drivers
v0x5f5ace9bb950_0 .net "out", 0 0, L_0x5f5acedb9840;  alias, 1 drivers
S_0x5f5ace9bbf50 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5ace9ba970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9bcf60_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace9bd000_0 .net "in_b", 0 0, L_0x5f5acedba450;  alias, 1 drivers
v0x5f5ace9bd0f0_0 .net "out", 0 0, L_0x5f5acedb99a0;  alias, 1 drivers
v0x5f5ace9bd210_0 .net "temp_out", 0 0, L_0x5f5acedb98f0;  1 drivers
S_0x5f5ace9bc130 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9bbf50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb98f0 .functor NAND 1, L_0x5f5acedc0080, L_0x5f5acedba450, C4<1>, C4<1>;
v0x5f5ace9bc3a0_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace9bc460_0 .net "in_b", 0 0, L_0x5f5acedba450;  alias, 1 drivers
v0x5f5ace9bc520_0 .net "out", 0 0, L_0x5f5acedb98f0;  alias, 1 drivers
S_0x5f5ace9bc640 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9bbf50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9bcdb0_0 .net "in_a", 0 0, L_0x5f5acedb98f0;  alias, 1 drivers
v0x5f5ace9bce50_0 .net "out", 0 0, L_0x5f5acedb99a0;  alias, 1 drivers
S_0x5f5ace9bc860 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9bc640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb99a0 .functor NAND 1, L_0x5f5acedb98f0, L_0x5f5acedb98f0, C4<1>, C4<1>;
v0x5f5ace9bcad0_0 .net "in_a", 0 0, L_0x5f5acedb98f0;  alias, 1 drivers
v0x5f5ace9bcbc0_0 .net "in_b", 0 0, L_0x5f5acedb98f0;  alias, 1 drivers
v0x5f5ace9bccb0_0 .net "out", 0 0, L_0x5f5acedb99a0;  alias, 1 drivers
S_0x5f5ace9bd2d0 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5ace9ba970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9bd9d0_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace9bda70_0 .net "out", 0 0, L_0x5f5acedb96e0;  alias, 1 drivers
S_0x5f5ace9bd4a0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9bd2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb96e0 .functor NAND 1, L_0x5f5acedc0080, L_0x5f5acedc0080, C4<1>, C4<1>;
v0x5f5ace9bd6f0_0 .net "in_a", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace9bd7b0_0 .net "in_b", 0 0, L_0x5f5acedc0080;  alias, 1 drivers
v0x5f5ace9bd870_0 .net "out", 0 0, L_0x5f5acedb96e0;  alias, 1 drivers
S_0x5f5ace9bdb70 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5ace9ba970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9c3620_0 .net "branch1_out", 0 0, L_0x5f5acedb9bb0;  1 drivers
v0x5f5ace9c3750_0 .net "branch2_out", 0 0, L_0x5f5acedb9ed0;  1 drivers
v0x5f5ace9c38a0_0 .net "in_a", 0 0, L_0x5f5acedb9840;  alias, 1 drivers
v0x5f5ace9c3970_0 .net "in_b", 0 0, L_0x5f5acedb99a0;  alias, 1 drivers
v0x5f5ace9c3a10_0 .net "out", 0 0, L_0x5f5acedba1f0;  alias, 1 drivers
v0x5f5ace9c3ab0_0 .net "temp1_out", 0 0, L_0x5f5acedb9b00;  1 drivers
v0x5f5ace9c3b50_0 .net "temp2_out", 0 0, L_0x5f5acedb9e20;  1 drivers
v0x5f5ace9c3bf0_0 .net "temp3_out", 0 0, L_0x5f5acedba140;  1 drivers
S_0x5f5ace9bdda0 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5ace9bdb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9bee60_0 .net "in_a", 0 0, L_0x5f5acedb9840;  alias, 1 drivers
v0x5f5ace9bef00_0 .net "in_b", 0 0, L_0x5f5acedb9840;  alias, 1 drivers
v0x5f5ace9befc0_0 .net "out", 0 0, L_0x5f5acedb9b00;  alias, 1 drivers
v0x5f5ace9bf0e0_0 .net "temp_out", 0 0, L_0x5f5acedb9a50;  1 drivers
S_0x5f5ace9be010 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9bdda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb9a50 .functor NAND 1, L_0x5f5acedb9840, L_0x5f5acedb9840, C4<1>, C4<1>;
v0x5f5ace9be280_0 .net "in_a", 0 0, L_0x5f5acedb9840;  alias, 1 drivers
v0x5f5ace9be340_0 .net "in_b", 0 0, L_0x5f5acedb9840;  alias, 1 drivers
v0x5f5ace9be490_0 .net "out", 0 0, L_0x5f5acedb9a50;  alias, 1 drivers
S_0x5f5ace9be590 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9bdda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9becb0_0 .net "in_a", 0 0, L_0x5f5acedb9a50;  alias, 1 drivers
v0x5f5ace9bed50_0 .net "out", 0 0, L_0x5f5acedb9b00;  alias, 1 drivers
S_0x5f5ace9be760 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9be590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb9b00 .functor NAND 1, L_0x5f5acedb9a50, L_0x5f5acedb9a50, C4<1>, C4<1>;
v0x5f5ace9be9d0_0 .net "in_a", 0 0, L_0x5f5acedb9a50;  alias, 1 drivers
v0x5f5ace9beac0_0 .net "in_b", 0 0, L_0x5f5acedb9a50;  alias, 1 drivers
v0x5f5ace9bebb0_0 .net "out", 0 0, L_0x5f5acedb9b00;  alias, 1 drivers
S_0x5f5ace9bf250 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5ace9bdb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9c0280_0 .net "in_a", 0 0, L_0x5f5acedb99a0;  alias, 1 drivers
v0x5f5ace9c0320_0 .net "in_b", 0 0, L_0x5f5acedb99a0;  alias, 1 drivers
v0x5f5ace9c03e0_0 .net "out", 0 0, L_0x5f5acedb9e20;  alias, 1 drivers
v0x5f5ace9c0500_0 .net "temp_out", 0 0, L_0x5f5acedb9d70;  1 drivers
S_0x5f5ace9bf430 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9bf250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb9d70 .functor NAND 1, L_0x5f5acedb99a0, L_0x5f5acedb99a0, C4<1>, C4<1>;
v0x5f5ace9bf6a0_0 .net "in_a", 0 0, L_0x5f5acedb99a0;  alias, 1 drivers
v0x5f5ace9bf760_0 .net "in_b", 0 0, L_0x5f5acedb99a0;  alias, 1 drivers
v0x5f5ace9bf8b0_0 .net "out", 0 0, L_0x5f5acedb9d70;  alias, 1 drivers
S_0x5f5ace9bf9b0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9bf250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9c00d0_0 .net "in_a", 0 0, L_0x5f5acedb9d70;  alias, 1 drivers
v0x5f5ace9c0170_0 .net "out", 0 0, L_0x5f5acedb9e20;  alias, 1 drivers
S_0x5f5ace9bfb80 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9bf9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb9e20 .functor NAND 1, L_0x5f5acedb9d70, L_0x5f5acedb9d70, C4<1>, C4<1>;
v0x5f5ace9bfdf0_0 .net "in_a", 0 0, L_0x5f5acedb9d70;  alias, 1 drivers
v0x5f5ace9bfee0_0 .net "in_b", 0 0, L_0x5f5acedb9d70;  alias, 1 drivers
v0x5f5ace9bffd0_0 .net "out", 0 0, L_0x5f5acedb9e20;  alias, 1 drivers
S_0x5f5ace9c0670 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5ace9bdb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9c16b0_0 .net "in_a", 0 0, L_0x5f5acedb9bb0;  alias, 1 drivers
v0x5f5ace9c1780_0 .net "in_b", 0 0, L_0x5f5acedb9ed0;  alias, 1 drivers
v0x5f5ace9c1850_0 .net "out", 0 0, L_0x5f5acedba140;  alias, 1 drivers
v0x5f5ace9c1970_0 .net "temp_out", 0 0, L_0x5f5acedba090;  1 drivers
S_0x5f5ace9c0850 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9c0670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedba090 .functor NAND 1, L_0x5f5acedb9bb0, L_0x5f5acedb9ed0, C4<1>, C4<1>;
v0x5f5ace9c0aa0_0 .net "in_a", 0 0, L_0x5f5acedb9bb0;  alias, 1 drivers
v0x5f5ace9c0b80_0 .net "in_b", 0 0, L_0x5f5acedb9ed0;  alias, 1 drivers
v0x5f5ace9c0c40_0 .net "out", 0 0, L_0x5f5acedba090;  alias, 1 drivers
S_0x5f5ace9c0d90 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9c0670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9c1500_0 .net "in_a", 0 0, L_0x5f5acedba090;  alias, 1 drivers
v0x5f5ace9c15a0_0 .net "out", 0 0, L_0x5f5acedba140;  alias, 1 drivers
S_0x5f5ace9c0fb0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9c0d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedba140 .functor NAND 1, L_0x5f5acedba090, L_0x5f5acedba090, C4<1>, C4<1>;
v0x5f5ace9c1220_0 .net "in_a", 0 0, L_0x5f5acedba090;  alias, 1 drivers
v0x5f5ace9c1310_0 .net "in_b", 0 0, L_0x5f5acedba090;  alias, 1 drivers
v0x5f5ace9c1400_0 .net "out", 0 0, L_0x5f5acedba140;  alias, 1 drivers
S_0x5f5ace9c1ac0 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5ace9bdb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9c21f0_0 .net "in_a", 0 0, L_0x5f5acedb9b00;  alias, 1 drivers
v0x5f5ace9c2290_0 .net "out", 0 0, L_0x5f5acedb9bb0;  alias, 1 drivers
S_0x5f5ace9c1c90 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9c1ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb9bb0 .functor NAND 1, L_0x5f5acedb9b00, L_0x5f5acedb9b00, C4<1>, C4<1>;
v0x5f5ace9c1f00_0 .net "in_a", 0 0, L_0x5f5acedb9b00;  alias, 1 drivers
v0x5f5ace9c1fc0_0 .net "in_b", 0 0, L_0x5f5acedb9b00;  alias, 1 drivers
v0x5f5ace9c2110_0 .net "out", 0 0, L_0x5f5acedb9bb0;  alias, 1 drivers
S_0x5f5ace9c2390 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5ace9bdb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9c2b60_0 .net "in_a", 0 0, L_0x5f5acedb9e20;  alias, 1 drivers
v0x5f5ace9c2c00_0 .net "out", 0 0, L_0x5f5acedb9ed0;  alias, 1 drivers
S_0x5f5ace9c2600 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9c2390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedb9ed0 .functor NAND 1, L_0x5f5acedb9e20, L_0x5f5acedb9e20, C4<1>, C4<1>;
v0x5f5ace9c2870_0 .net "in_a", 0 0, L_0x5f5acedb9e20;  alias, 1 drivers
v0x5f5ace9c2930_0 .net "in_b", 0 0, L_0x5f5acedb9e20;  alias, 1 drivers
v0x5f5ace9c2a80_0 .net "out", 0 0, L_0x5f5acedb9ed0;  alias, 1 drivers
S_0x5f5ace9c2d00 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5ace9bdb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9c34a0_0 .net "in_a", 0 0, L_0x5f5acedba140;  alias, 1 drivers
v0x5f5ace9c3540_0 .net "out", 0 0, L_0x5f5acedba1f0;  alias, 1 drivers
S_0x5f5ace9c2f20 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9c2d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedba1f0 .functor NAND 1, L_0x5f5acedba140, L_0x5f5acedba140, C4<1>, C4<1>;
v0x5f5ace9c3190_0 .net "in_a", 0 0, L_0x5f5acedba140;  alias, 1 drivers
v0x5f5ace9c3250_0 .net "in_b", 0 0, L_0x5f5acedba140;  alias, 1 drivers
v0x5f5ace9c33a0_0 .net "out", 0 0, L_0x5f5acedba1f0;  alias, 1 drivers
S_0x5f5ace9c4980 .scope module, "mux16_gate2" "Mux16" 3 15, 4 3 0, S_0x5f5ace904a40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in_a";
    .port_info 1 /INPUT 16 "in_b";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /INPUT 1 "sel";
L_0x5f5acedcea30 .functor BUFZ 16, L_0x5f5acedce990, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5f5acea60bf0_0 .net "in_a", 15 0, o0x716f9d8d1df8;  alias, 0 drivers
v0x5f5acea60cf0_0 .net "in_b", 15 0, o0x716f9d8d1e28;  alias, 0 drivers
v0x5f5acea60dd0_0 .net "out", 15 0, L_0x5f5acedcea30;  alias, 1 drivers
v0x5f5acea60e90_0 .net "sel", 0 0, L_0x5f5acedceac0;  1 drivers
v0x5f5acea60f30_0 .net/s "tmp_out", 15 0, L_0x5f5acedce990;  1 drivers
L_0x5f5acedc0df0 .part o0x716f9d8d1df8, 0, 1;
L_0x5f5acedc0eb0 .part o0x716f9d8d1e28, 0, 1;
L_0x5f5acedc1c20 .part o0x716f9d8d1df8, 1, 1;
L_0x5f5acedc1cc0 .part o0x716f9d8d1e28, 1, 1;
L_0x5f5acedc2a40 .part o0x716f9d8d1df8, 2, 1;
L_0x5f5acedc2ae0 .part o0x716f9d8d1e28, 2, 1;
L_0x5f5acedc3890 .part o0x716f9d8d1df8, 3, 1;
L_0x5f5acedc3930 .part o0x716f9d8d1e28, 3, 1;
L_0x5f5acedc46a0 .part o0x716f9d8d1df8, 4, 1;
L_0x5f5acedc4740 .part o0x716f9d8d1e28, 4, 1;
L_0x5f5acedc5510 .part o0x716f9d8d1df8, 5, 1;
L_0x5f5acedc56c0 .part o0x716f9d8d1e28, 5, 1;
L_0x5f5acedc65b0 .part o0x716f9d8d1df8, 6, 1;
L_0x5f5acedc6650 .part o0x716f9d8d1e28, 6, 1;
L_0x5f5acedc73d0 .part o0x716f9d8d1df8, 7, 1;
L_0x5f5acedc7470 .part o0x716f9d8d1e28, 7, 1;
L_0x5f5acedc8270 .part o0x716f9d8d1df8, 8, 1;
L_0x5f5acedc8310 .part o0x716f9d8d1e28, 8, 1;
L_0x5f5acedc9100 .part o0x716f9d8d1df8, 9, 1;
L_0x5f5acedc91a0 .part o0x716f9d8d1e28, 9, 1;
L_0x5f5acedc83b0 .part o0x716f9d8d1df8, 10, 1;
L_0x5f5acedca670 .part o0x716f9d8d1e28, 10, 1;
L_0x5f5acedcb120 .part o0x716f9d8d1df8, 11, 1;
L_0x5f5acedcb1c0 .part o0x716f9d8d1e28, 11, 1;
L_0x5f5acedcbc80 .part o0x716f9d8d1df8, 12, 1;
L_0x5f5acedcbd20 .part o0x716f9d8d1e28, 12, 1;
L_0x5f5acedcc7f0 .part o0x716f9d8d1df8, 13, 1;
L_0x5f5acedccaa0 .part o0x716f9d8d1e28, 13, 1;
L_0x5f5acedcd830 .part o0x716f9d8d1df8, 14, 1;
L_0x5f5acedcd8d0 .part o0x716f9d8d1e28, 14, 1;
L_0x5f5acedce740 .part o0x716f9d8d1df8, 15, 1;
L_0x5f5acedce7e0 .part o0x716f9d8d1e28, 15, 1;
LS_0x5f5acedce990_0_0 .concat8 [ 1 1 1 1], L_0x5f5acedc0c30, L_0x5f5acedc1a60, L_0x5f5acedc2880, L_0x5f5acedc36d0;
LS_0x5f5acedce990_0_4 .concat8 [ 1 1 1 1], L_0x5f5acedc44e0, L_0x5f5acedc5350, L_0x5f5acedc63f0, L_0x5f5acedc7210;
LS_0x5f5acedce990_0_8 .concat8 [ 1 1 1 1], L_0x5f5acedc80b0, L_0x5f5acedc8f60, L_0x5f5acedca4f0, L_0x5f5acedcafa0;
LS_0x5f5acedce990_0_12 .concat8 [ 1 1 1 1], L_0x5f5acedcbb00, L_0x5f5acedcc670, L_0x5f5acedcd670, L_0x5f5acedce580;
L_0x5f5acedce990 .concat8 [ 4 4 4 4], LS_0x5f5acedce990_0_0, LS_0x5f5acedce990_0_4, LS_0x5f5acedce990_0_8, LS_0x5f5acedce990_0_12;
S_0x5f5ace9c4bf0 .scope module, "mux_gate0" "Mux" 4 7, 5 3 0, S_0x5f5ace9c4980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5ace9ce060_0 .net "in_a", 0 0, L_0x5f5acedc0df0;  1 drivers
v0x5f5ace9ce100_0 .net "in_b", 0 0, L_0x5f5acedc0eb0;  1 drivers
v0x5f5ace9ce210_0 .net "out", 0 0, L_0x5f5acedc0c30;  1 drivers
v0x5f5ace9ce2b0_0 .net "sel", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5ace9ce350_0 .net "sel_out", 0 0, L_0x5f5acedc0120;  1 drivers
v0x5f5ace9ce4d0_0 .net "temp_a_out", 0 0, L_0x5f5acedc0280;  1 drivers
v0x5f5ace9ce680_0 .net "temp_b_out", 0 0, L_0x5f5acedc03e0;  1 drivers
S_0x5f5ace9c4e40 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5ace9c4bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9c5ed0_0 .net "in_a", 0 0, L_0x5f5acedc0df0;  alias, 1 drivers
v0x5f5ace9c5fa0_0 .net "in_b", 0 0, L_0x5f5acedc0120;  alias, 1 drivers
v0x5f5ace9c6070_0 .net "out", 0 0, L_0x5f5acedc0280;  alias, 1 drivers
v0x5f5ace9c6190_0 .net "temp_out", 0 0, L_0x5f5acedc01d0;  1 drivers
S_0x5f5ace9c50b0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9c4e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc01d0 .functor NAND 1, L_0x5f5acedc0df0, L_0x5f5acedc0120, C4<1>, C4<1>;
v0x5f5ace9c5320_0 .net "in_a", 0 0, L_0x5f5acedc0df0;  alias, 1 drivers
v0x5f5ace9c5400_0 .net "in_b", 0 0, L_0x5f5acedc0120;  alias, 1 drivers
v0x5f5ace9c54c0_0 .net "out", 0 0, L_0x5f5acedc01d0;  alias, 1 drivers
S_0x5f5ace9c55e0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9c4e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9c5d20_0 .net "in_a", 0 0, L_0x5f5acedc01d0;  alias, 1 drivers
v0x5f5ace9c5dc0_0 .net "out", 0 0, L_0x5f5acedc0280;  alias, 1 drivers
S_0x5f5ace9c5800 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9c55e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc0280 .functor NAND 1, L_0x5f5acedc01d0, L_0x5f5acedc01d0, C4<1>, C4<1>;
v0x5f5ace9c5a70_0 .net "in_a", 0 0, L_0x5f5acedc01d0;  alias, 1 drivers
v0x5f5ace9c5b30_0 .net "in_b", 0 0, L_0x5f5acedc01d0;  alias, 1 drivers
v0x5f5ace9c5c20_0 .net "out", 0 0, L_0x5f5acedc0280;  alias, 1 drivers
S_0x5f5ace9c6250 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5ace9c4bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9c7280_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5ace9c7350_0 .net "in_b", 0 0, L_0x5f5acedc0eb0;  alias, 1 drivers
v0x5f5ace9c7420_0 .net "out", 0 0, L_0x5f5acedc03e0;  alias, 1 drivers
v0x5f5ace9c7540_0 .net "temp_out", 0 0, L_0x5f5acedc0330;  1 drivers
S_0x5f5ace9c6430 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9c6250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc0330 .functor NAND 1, L_0x5f5acedceac0, L_0x5f5acedc0eb0, C4<1>, C4<1>;
v0x5f5ace9c66a0_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5ace9c6780_0 .net "in_b", 0 0, L_0x5f5acedc0eb0;  alias, 1 drivers
v0x5f5ace9c6840_0 .net "out", 0 0, L_0x5f5acedc0330;  alias, 1 drivers
S_0x5f5ace9c6960 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9c6250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9c70d0_0 .net "in_a", 0 0, L_0x5f5acedc0330;  alias, 1 drivers
v0x5f5ace9c7170_0 .net "out", 0 0, L_0x5f5acedc03e0;  alias, 1 drivers
S_0x5f5ace9c6b80 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9c6960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc03e0 .functor NAND 1, L_0x5f5acedc0330, L_0x5f5acedc0330, C4<1>, C4<1>;
v0x5f5ace9c6df0_0 .net "in_a", 0 0, L_0x5f5acedc0330;  alias, 1 drivers
v0x5f5ace9c6ee0_0 .net "in_b", 0 0, L_0x5f5acedc0330;  alias, 1 drivers
v0x5f5ace9c6fd0_0 .net "out", 0 0, L_0x5f5acedc03e0;  alias, 1 drivers
S_0x5f5ace9c7600 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5ace9c4bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9c7d20_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5ace9c7e50_0 .net "out", 0 0, L_0x5f5acedc0120;  alias, 1 drivers
S_0x5f5ace9c77d0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9c7600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc0120 .functor NAND 1, L_0x5f5acedceac0, L_0x5f5acedceac0, C4<1>, C4<1>;
v0x5f5ace9c7a20_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5ace9c7b30_0 .net "in_b", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5ace9c7bf0_0 .net "out", 0 0, L_0x5f5acedc0120;  alias, 1 drivers
S_0x5f5ace9c7f50 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5ace9c4bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9cd9b0_0 .net "branch1_out", 0 0, L_0x5f5acedc05f0;  1 drivers
v0x5f5ace9cdae0_0 .net "branch2_out", 0 0, L_0x5f5acedc0910;  1 drivers
v0x5f5ace9cdc30_0 .net "in_a", 0 0, L_0x5f5acedc0280;  alias, 1 drivers
v0x5f5ace9cdd00_0 .net "in_b", 0 0, L_0x5f5acedc03e0;  alias, 1 drivers
v0x5f5ace9cdda0_0 .net "out", 0 0, L_0x5f5acedc0c30;  alias, 1 drivers
v0x5f5ace9cde40_0 .net "temp1_out", 0 0, L_0x5f5acedc0540;  1 drivers
v0x5f5ace9cdee0_0 .net "temp2_out", 0 0, L_0x5f5acedc0860;  1 drivers
v0x5f5ace9cdf80_0 .net "temp3_out", 0 0, L_0x5f5acedc0b80;  1 drivers
S_0x5f5ace9c8130 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5ace9c7f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9c91f0_0 .net "in_a", 0 0, L_0x5f5acedc0280;  alias, 1 drivers
v0x5f5ace9c9290_0 .net "in_b", 0 0, L_0x5f5acedc0280;  alias, 1 drivers
v0x5f5ace9c9350_0 .net "out", 0 0, L_0x5f5acedc0540;  alias, 1 drivers
v0x5f5ace9c9470_0 .net "temp_out", 0 0, L_0x5f5acedc0490;  1 drivers
S_0x5f5ace9c83a0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9c8130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc0490 .functor NAND 1, L_0x5f5acedc0280, L_0x5f5acedc0280, C4<1>, C4<1>;
v0x5f5ace9c8610_0 .net "in_a", 0 0, L_0x5f5acedc0280;  alias, 1 drivers
v0x5f5ace9c86d0_0 .net "in_b", 0 0, L_0x5f5acedc0280;  alias, 1 drivers
v0x5f5ace9c8820_0 .net "out", 0 0, L_0x5f5acedc0490;  alias, 1 drivers
S_0x5f5ace9c8920 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9c8130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9c9040_0 .net "in_a", 0 0, L_0x5f5acedc0490;  alias, 1 drivers
v0x5f5ace9c90e0_0 .net "out", 0 0, L_0x5f5acedc0540;  alias, 1 drivers
S_0x5f5ace9c8af0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9c8920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc0540 .functor NAND 1, L_0x5f5acedc0490, L_0x5f5acedc0490, C4<1>, C4<1>;
v0x5f5ace9c8d60_0 .net "in_a", 0 0, L_0x5f5acedc0490;  alias, 1 drivers
v0x5f5ace9c8e50_0 .net "in_b", 0 0, L_0x5f5acedc0490;  alias, 1 drivers
v0x5f5ace9c8f40_0 .net "out", 0 0, L_0x5f5acedc0540;  alias, 1 drivers
S_0x5f5ace9c95e0 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5ace9c7f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9ca610_0 .net "in_a", 0 0, L_0x5f5acedc03e0;  alias, 1 drivers
v0x5f5ace9ca6b0_0 .net "in_b", 0 0, L_0x5f5acedc03e0;  alias, 1 drivers
v0x5f5ace9ca770_0 .net "out", 0 0, L_0x5f5acedc0860;  alias, 1 drivers
v0x5f5ace9ca890_0 .net "temp_out", 0 0, L_0x5f5acedc07b0;  1 drivers
S_0x5f5ace9c97c0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9c95e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc07b0 .functor NAND 1, L_0x5f5acedc03e0, L_0x5f5acedc03e0, C4<1>, C4<1>;
v0x5f5ace9c9a30_0 .net "in_a", 0 0, L_0x5f5acedc03e0;  alias, 1 drivers
v0x5f5ace9c9af0_0 .net "in_b", 0 0, L_0x5f5acedc03e0;  alias, 1 drivers
v0x5f5ace9c9c40_0 .net "out", 0 0, L_0x5f5acedc07b0;  alias, 1 drivers
S_0x5f5ace9c9d40 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9c95e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9ca460_0 .net "in_a", 0 0, L_0x5f5acedc07b0;  alias, 1 drivers
v0x5f5ace9ca500_0 .net "out", 0 0, L_0x5f5acedc0860;  alias, 1 drivers
S_0x5f5ace9c9f10 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9c9d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc0860 .functor NAND 1, L_0x5f5acedc07b0, L_0x5f5acedc07b0, C4<1>, C4<1>;
v0x5f5ace9ca180_0 .net "in_a", 0 0, L_0x5f5acedc07b0;  alias, 1 drivers
v0x5f5ace9ca270_0 .net "in_b", 0 0, L_0x5f5acedc07b0;  alias, 1 drivers
v0x5f5ace9ca360_0 .net "out", 0 0, L_0x5f5acedc0860;  alias, 1 drivers
S_0x5f5ace9caa00 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5ace9c7f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9cba40_0 .net "in_a", 0 0, L_0x5f5acedc05f0;  alias, 1 drivers
v0x5f5ace9cbb10_0 .net "in_b", 0 0, L_0x5f5acedc0910;  alias, 1 drivers
v0x5f5ace9cbbe0_0 .net "out", 0 0, L_0x5f5acedc0b80;  alias, 1 drivers
v0x5f5ace9cbd00_0 .net "temp_out", 0 0, L_0x5f5acedc0ad0;  1 drivers
S_0x5f5ace9cabe0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9caa00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc0ad0 .functor NAND 1, L_0x5f5acedc05f0, L_0x5f5acedc0910, C4<1>, C4<1>;
v0x5f5ace9cae30_0 .net "in_a", 0 0, L_0x5f5acedc05f0;  alias, 1 drivers
v0x5f5ace9caf10_0 .net "in_b", 0 0, L_0x5f5acedc0910;  alias, 1 drivers
v0x5f5ace9cafd0_0 .net "out", 0 0, L_0x5f5acedc0ad0;  alias, 1 drivers
S_0x5f5ace9cb120 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9caa00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9cb890_0 .net "in_a", 0 0, L_0x5f5acedc0ad0;  alias, 1 drivers
v0x5f5ace9cb930_0 .net "out", 0 0, L_0x5f5acedc0b80;  alias, 1 drivers
S_0x5f5ace9cb340 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9cb120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc0b80 .functor NAND 1, L_0x5f5acedc0ad0, L_0x5f5acedc0ad0, C4<1>, C4<1>;
v0x5f5ace9cb5b0_0 .net "in_a", 0 0, L_0x5f5acedc0ad0;  alias, 1 drivers
v0x5f5ace9cb6a0_0 .net "in_b", 0 0, L_0x5f5acedc0ad0;  alias, 1 drivers
v0x5f5ace9cb790_0 .net "out", 0 0, L_0x5f5acedc0b80;  alias, 1 drivers
S_0x5f5ace9cbe50 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5ace9c7f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9cc580_0 .net "in_a", 0 0, L_0x5f5acedc0540;  alias, 1 drivers
v0x5f5ace9cc620_0 .net "out", 0 0, L_0x5f5acedc05f0;  alias, 1 drivers
S_0x5f5ace9cc020 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9cbe50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc05f0 .functor NAND 1, L_0x5f5acedc0540, L_0x5f5acedc0540, C4<1>, C4<1>;
v0x5f5ace9cc290_0 .net "in_a", 0 0, L_0x5f5acedc0540;  alias, 1 drivers
v0x5f5ace9cc350_0 .net "in_b", 0 0, L_0x5f5acedc0540;  alias, 1 drivers
v0x5f5ace9cc4a0_0 .net "out", 0 0, L_0x5f5acedc05f0;  alias, 1 drivers
S_0x5f5ace9cc720 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5ace9c7f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9ccef0_0 .net "in_a", 0 0, L_0x5f5acedc0860;  alias, 1 drivers
v0x5f5ace9ccf90_0 .net "out", 0 0, L_0x5f5acedc0910;  alias, 1 drivers
S_0x5f5ace9cc990 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9cc720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc0910 .functor NAND 1, L_0x5f5acedc0860, L_0x5f5acedc0860, C4<1>, C4<1>;
v0x5f5ace9ccc00_0 .net "in_a", 0 0, L_0x5f5acedc0860;  alias, 1 drivers
v0x5f5ace9cccc0_0 .net "in_b", 0 0, L_0x5f5acedc0860;  alias, 1 drivers
v0x5f5ace9cce10_0 .net "out", 0 0, L_0x5f5acedc0910;  alias, 1 drivers
S_0x5f5ace9cd090 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5ace9c7f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9cd830_0 .net "in_a", 0 0, L_0x5f5acedc0b80;  alias, 1 drivers
v0x5f5ace9cd8d0_0 .net "out", 0 0, L_0x5f5acedc0c30;  alias, 1 drivers
S_0x5f5ace9cd2b0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9cd090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc0c30 .functor NAND 1, L_0x5f5acedc0b80, L_0x5f5acedc0b80, C4<1>, C4<1>;
v0x5f5ace9cd520_0 .net "in_a", 0 0, L_0x5f5acedc0b80;  alias, 1 drivers
v0x5f5ace9cd5e0_0 .net "in_b", 0 0, L_0x5f5acedc0b80;  alias, 1 drivers
v0x5f5ace9cd730_0 .net "out", 0 0, L_0x5f5acedc0c30;  alias, 1 drivers
S_0x5f5ace9ce870 .scope module, "mux_gate1" "Mux" 4 8, 5 3 0, S_0x5f5ace9c4980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5ace9d7c50_0 .net "in_a", 0 0, L_0x5f5acedc1c20;  1 drivers
v0x5f5ace9d7cf0_0 .net "in_b", 0 0, L_0x5f5acedc1cc0;  1 drivers
v0x5f5ace9d7e00_0 .net "out", 0 0, L_0x5f5acedc1a60;  1 drivers
v0x5f5ace9d7ea0_0 .net "sel", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5ace9d7f40_0 .net "sel_out", 0 0, L_0x5f5acedc0f50;  1 drivers
v0x5f5ace9d80c0_0 .net "temp_a_out", 0 0, L_0x5f5acedc10b0;  1 drivers
v0x5f5ace9d8270_0 .net "temp_b_out", 0 0, L_0x5f5acedc1210;  1 drivers
S_0x5f5ace9cea90 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5ace9ce870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9cfad0_0 .net "in_a", 0 0, L_0x5f5acedc1c20;  alias, 1 drivers
v0x5f5ace9cfba0_0 .net "in_b", 0 0, L_0x5f5acedc0f50;  alias, 1 drivers
v0x5f5ace9cfc70_0 .net "out", 0 0, L_0x5f5acedc10b0;  alias, 1 drivers
v0x5f5ace9cfd90_0 .net "temp_out", 0 0, L_0x5f5acedc1000;  1 drivers
S_0x5f5ace9cece0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9cea90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc1000 .functor NAND 1, L_0x5f5acedc1c20, L_0x5f5acedc0f50, C4<1>, C4<1>;
v0x5f5ace9cef50_0 .net "in_a", 0 0, L_0x5f5acedc1c20;  alias, 1 drivers
v0x5f5ace9cf030_0 .net "in_b", 0 0, L_0x5f5acedc0f50;  alias, 1 drivers
v0x5f5ace9cf0f0_0 .net "out", 0 0, L_0x5f5acedc1000;  alias, 1 drivers
S_0x5f5ace9cf210 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9cea90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9cf950_0 .net "in_a", 0 0, L_0x5f5acedc1000;  alias, 1 drivers
v0x5f5ace9cf9f0_0 .net "out", 0 0, L_0x5f5acedc10b0;  alias, 1 drivers
S_0x5f5ace9cf430 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9cf210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc10b0 .functor NAND 1, L_0x5f5acedc1000, L_0x5f5acedc1000, C4<1>, C4<1>;
v0x5f5ace9cf6a0_0 .net "in_a", 0 0, L_0x5f5acedc1000;  alias, 1 drivers
v0x5f5ace9cf760_0 .net "in_b", 0 0, L_0x5f5acedc1000;  alias, 1 drivers
v0x5f5ace9cf850_0 .net "out", 0 0, L_0x5f5acedc10b0;  alias, 1 drivers
S_0x5f5ace9cfe50 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5ace9ce870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9d0e60_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5ace9d0f00_0 .net "in_b", 0 0, L_0x5f5acedc1cc0;  alias, 1 drivers
v0x5f5ace9d0ff0_0 .net "out", 0 0, L_0x5f5acedc1210;  alias, 1 drivers
v0x5f5ace9d1110_0 .net "temp_out", 0 0, L_0x5f5acedc1160;  1 drivers
S_0x5f5ace9d0030 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9cfe50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc1160 .functor NAND 1, L_0x5f5acedceac0, L_0x5f5acedc1cc0, C4<1>, C4<1>;
v0x5f5ace9d02a0_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5ace9d0360_0 .net "in_b", 0 0, L_0x5f5acedc1cc0;  alias, 1 drivers
v0x5f5ace9d0420_0 .net "out", 0 0, L_0x5f5acedc1160;  alias, 1 drivers
S_0x5f5ace9d0540 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9cfe50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9d0cb0_0 .net "in_a", 0 0, L_0x5f5acedc1160;  alias, 1 drivers
v0x5f5ace9d0d50_0 .net "out", 0 0, L_0x5f5acedc1210;  alias, 1 drivers
S_0x5f5ace9d0760 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9d0540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc1210 .functor NAND 1, L_0x5f5acedc1160, L_0x5f5acedc1160, C4<1>, C4<1>;
v0x5f5ace9d09d0_0 .net "in_a", 0 0, L_0x5f5acedc1160;  alias, 1 drivers
v0x5f5ace9d0ac0_0 .net "in_b", 0 0, L_0x5f5acedc1160;  alias, 1 drivers
v0x5f5ace9d0bb0_0 .net "out", 0 0, L_0x5f5acedc1210;  alias, 1 drivers
S_0x5f5ace9d11d0 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5ace9ce870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9d19e0_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5ace9d1a80_0 .net "out", 0 0, L_0x5f5acedc0f50;  alias, 1 drivers
S_0x5f5ace9d13a0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9d11d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc0f50 .functor NAND 1, L_0x5f5acedceac0, L_0x5f5acedceac0, C4<1>, C4<1>;
v0x5f5ace9d15f0_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5ace9d17c0_0 .net "in_b", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5ace9d1880_0 .net "out", 0 0, L_0x5f5acedc0f50;  alias, 1 drivers
S_0x5f5ace9d1b80 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5ace9ce870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9d75a0_0 .net "branch1_out", 0 0, L_0x5f5acedc1420;  1 drivers
v0x5f5ace9d76d0_0 .net "branch2_out", 0 0, L_0x5f5acedc1740;  1 drivers
v0x5f5ace9d7820_0 .net "in_a", 0 0, L_0x5f5acedc10b0;  alias, 1 drivers
v0x5f5ace9d78f0_0 .net "in_b", 0 0, L_0x5f5acedc1210;  alias, 1 drivers
v0x5f5ace9d7990_0 .net "out", 0 0, L_0x5f5acedc1a60;  alias, 1 drivers
v0x5f5ace9d7a30_0 .net "temp1_out", 0 0, L_0x5f5acedc1370;  1 drivers
v0x5f5ace9d7ad0_0 .net "temp2_out", 0 0, L_0x5f5acedc1690;  1 drivers
v0x5f5ace9d7b70_0 .net "temp3_out", 0 0, L_0x5f5acedc19b0;  1 drivers
S_0x5f5ace9d1db0 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5ace9d1b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9d2de0_0 .net "in_a", 0 0, L_0x5f5acedc10b0;  alias, 1 drivers
v0x5f5ace9d2e80_0 .net "in_b", 0 0, L_0x5f5acedc10b0;  alias, 1 drivers
v0x5f5ace9d2f40_0 .net "out", 0 0, L_0x5f5acedc1370;  alias, 1 drivers
v0x5f5ace9d3060_0 .net "temp_out", 0 0, L_0x5f5acedc12c0;  1 drivers
S_0x5f5ace9d2020 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9d1db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc12c0 .functor NAND 1, L_0x5f5acedc10b0, L_0x5f5acedc10b0, C4<1>, C4<1>;
v0x5f5ace9d2290_0 .net "in_a", 0 0, L_0x5f5acedc10b0;  alias, 1 drivers
v0x5f5ace9d2350_0 .net "in_b", 0 0, L_0x5f5acedc10b0;  alias, 1 drivers
v0x5f5ace9d2410_0 .net "out", 0 0, L_0x5f5acedc12c0;  alias, 1 drivers
S_0x5f5ace9d2510 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9d1db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9d2c30_0 .net "in_a", 0 0, L_0x5f5acedc12c0;  alias, 1 drivers
v0x5f5ace9d2cd0_0 .net "out", 0 0, L_0x5f5acedc1370;  alias, 1 drivers
S_0x5f5ace9d26e0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9d2510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc1370 .functor NAND 1, L_0x5f5acedc12c0, L_0x5f5acedc12c0, C4<1>, C4<1>;
v0x5f5ace9d2950_0 .net "in_a", 0 0, L_0x5f5acedc12c0;  alias, 1 drivers
v0x5f5ace9d2a40_0 .net "in_b", 0 0, L_0x5f5acedc12c0;  alias, 1 drivers
v0x5f5ace9d2b30_0 .net "out", 0 0, L_0x5f5acedc1370;  alias, 1 drivers
S_0x5f5ace9d31d0 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5ace9d1b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9d4200_0 .net "in_a", 0 0, L_0x5f5acedc1210;  alias, 1 drivers
v0x5f5ace9d42a0_0 .net "in_b", 0 0, L_0x5f5acedc1210;  alias, 1 drivers
v0x5f5ace9d4360_0 .net "out", 0 0, L_0x5f5acedc1690;  alias, 1 drivers
v0x5f5ace9d4480_0 .net "temp_out", 0 0, L_0x5f5acedc15e0;  1 drivers
S_0x5f5ace9d33b0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9d31d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc15e0 .functor NAND 1, L_0x5f5acedc1210, L_0x5f5acedc1210, C4<1>, C4<1>;
v0x5f5ace9d3620_0 .net "in_a", 0 0, L_0x5f5acedc1210;  alias, 1 drivers
v0x5f5ace9d36e0_0 .net "in_b", 0 0, L_0x5f5acedc1210;  alias, 1 drivers
v0x5f5ace9d3830_0 .net "out", 0 0, L_0x5f5acedc15e0;  alias, 1 drivers
S_0x5f5ace9d3930 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9d31d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9d4050_0 .net "in_a", 0 0, L_0x5f5acedc15e0;  alias, 1 drivers
v0x5f5ace9d40f0_0 .net "out", 0 0, L_0x5f5acedc1690;  alias, 1 drivers
S_0x5f5ace9d3b00 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9d3930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc1690 .functor NAND 1, L_0x5f5acedc15e0, L_0x5f5acedc15e0, C4<1>, C4<1>;
v0x5f5ace9d3d70_0 .net "in_a", 0 0, L_0x5f5acedc15e0;  alias, 1 drivers
v0x5f5ace9d3e60_0 .net "in_b", 0 0, L_0x5f5acedc15e0;  alias, 1 drivers
v0x5f5ace9d3f50_0 .net "out", 0 0, L_0x5f5acedc1690;  alias, 1 drivers
S_0x5f5ace9d45f0 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5ace9d1b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9d5630_0 .net "in_a", 0 0, L_0x5f5acedc1420;  alias, 1 drivers
v0x5f5ace9d5700_0 .net "in_b", 0 0, L_0x5f5acedc1740;  alias, 1 drivers
v0x5f5ace9d57d0_0 .net "out", 0 0, L_0x5f5acedc19b0;  alias, 1 drivers
v0x5f5ace9d58f0_0 .net "temp_out", 0 0, L_0x5f5acedc1900;  1 drivers
S_0x5f5ace9d47d0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9d45f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc1900 .functor NAND 1, L_0x5f5acedc1420, L_0x5f5acedc1740, C4<1>, C4<1>;
v0x5f5ace9d4a20_0 .net "in_a", 0 0, L_0x5f5acedc1420;  alias, 1 drivers
v0x5f5ace9d4b00_0 .net "in_b", 0 0, L_0x5f5acedc1740;  alias, 1 drivers
v0x5f5ace9d4bc0_0 .net "out", 0 0, L_0x5f5acedc1900;  alias, 1 drivers
S_0x5f5ace9d4d10 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9d45f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9d5480_0 .net "in_a", 0 0, L_0x5f5acedc1900;  alias, 1 drivers
v0x5f5ace9d5520_0 .net "out", 0 0, L_0x5f5acedc19b0;  alias, 1 drivers
S_0x5f5ace9d4f30 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9d4d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc19b0 .functor NAND 1, L_0x5f5acedc1900, L_0x5f5acedc1900, C4<1>, C4<1>;
v0x5f5ace9d51a0_0 .net "in_a", 0 0, L_0x5f5acedc1900;  alias, 1 drivers
v0x5f5ace9d5290_0 .net "in_b", 0 0, L_0x5f5acedc1900;  alias, 1 drivers
v0x5f5ace9d5380_0 .net "out", 0 0, L_0x5f5acedc19b0;  alias, 1 drivers
S_0x5f5ace9d5a40 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5ace9d1b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9d6170_0 .net "in_a", 0 0, L_0x5f5acedc1370;  alias, 1 drivers
v0x5f5ace9d6210_0 .net "out", 0 0, L_0x5f5acedc1420;  alias, 1 drivers
S_0x5f5ace9d5c10 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9d5a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc1420 .functor NAND 1, L_0x5f5acedc1370, L_0x5f5acedc1370, C4<1>, C4<1>;
v0x5f5ace9d5e80_0 .net "in_a", 0 0, L_0x5f5acedc1370;  alias, 1 drivers
v0x5f5ace9d5f40_0 .net "in_b", 0 0, L_0x5f5acedc1370;  alias, 1 drivers
v0x5f5ace9d6090_0 .net "out", 0 0, L_0x5f5acedc1420;  alias, 1 drivers
S_0x5f5ace9d6310 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5ace9d1b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9d6ae0_0 .net "in_a", 0 0, L_0x5f5acedc1690;  alias, 1 drivers
v0x5f5ace9d6b80_0 .net "out", 0 0, L_0x5f5acedc1740;  alias, 1 drivers
S_0x5f5ace9d6580 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9d6310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc1740 .functor NAND 1, L_0x5f5acedc1690, L_0x5f5acedc1690, C4<1>, C4<1>;
v0x5f5ace9d67f0_0 .net "in_a", 0 0, L_0x5f5acedc1690;  alias, 1 drivers
v0x5f5ace9d68b0_0 .net "in_b", 0 0, L_0x5f5acedc1690;  alias, 1 drivers
v0x5f5ace9d6a00_0 .net "out", 0 0, L_0x5f5acedc1740;  alias, 1 drivers
S_0x5f5ace9d6c80 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5ace9d1b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9d7420_0 .net "in_a", 0 0, L_0x5f5acedc19b0;  alias, 1 drivers
v0x5f5ace9d74c0_0 .net "out", 0 0, L_0x5f5acedc1a60;  alias, 1 drivers
S_0x5f5ace9d6ea0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9d6c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc1a60 .functor NAND 1, L_0x5f5acedc19b0, L_0x5f5acedc19b0, C4<1>, C4<1>;
v0x5f5ace9d7110_0 .net "in_a", 0 0, L_0x5f5acedc19b0;  alias, 1 drivers
v0x5f5ace9d71d0_0 .net "in_b", 0 0, L_0x5f5acedc19b0;  alias, 1 drivers
v0x5f5ace9d7320_0 .net "out", 0 0, L_0x5f5acedc1a60;  alias, 1 drivers
S_0x5f5ace9d8460 .scope module, "mux_gate10" "Mux" 4 17, 5 3 0, S_0x5f5ace9c4980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5ace9e17d0_0 .net "in_a", 0 0, L_0x5f5acedc83b0;  1 drivers
v0x5f5ace9e1870_0 .net "in_b", 0 0, L_0x5f5acedca670;  1 drivers
v0x5f5ace9e1980_0 .net "out", 0 0, L_0x5f5acedca4f0;  1 drivers
v0x5f5ace9e1a20_0 .net "sel", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5ace9e1ac0_0 .net "sel_out", 0 0, L_0x5f5acedc66f0;  1 drivers
v0x5f5ace9e1c40_0 .net "temp_a_out", 0 0, L_0x5f5acea290f0;  1 drivers
v0x5f5ace9e1ce0_0 .net "temp_b_out", 0 0, L_0x5f5acea29250;  1 drivers
S_0x5f5ace9d8660 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5ace9d8460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9d96d0_0 .net "in_a", 0 0, L_0x5f5acedc83b0;  alias, 1 drivers
v0x5f5ace9d97a0_0 .net "in_b", 0 0, L_0x5f5acedc66f0;  alias, 1 drivers
v0x5f5ace9d9870_0 .net "out", 0 0, L_0x5f5acea290f0;  alias, 1 drivers
v0x5f5ace9d9990_0 .net "temp_out", 0 0, L_0x5f5acea29040;  1 drivers
S_0x5f5ace9d88b0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9d8660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acea29040 .functor NAND 1, L_0x5f5acedc83b0, L_0x5f5acedc66f0, C4<1>, C4<1>;
v0x5f5ace9d8b20_0 .net "in_a", 0 0, L_0x5f5acedc83b0;  alias, 1 drivers
v0x5f5ace9d8c00_0 .net "in_b", 0 0, L_0x5f5acedc66f0;  alias, 1 drivers
v0x5f5ace9d8cc0_0 .net "out", 0 0, L_0x5f5acea29040;  alias, 1 drivers
S_0x5f5ace9d8de0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9d8660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9d9520_0 .net "in_a", 0 0, L_0x5f5acea29040;  alias, 1 drivers
v0x5f5ace9d95c0_0 .net "out", 0 0, L_0x5f5acea290f0;  alias, 1 drivers
S_0x5f5ace9d9000 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9d8de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acea290f0 .functor NAND 1, L_0x5f5acea29040, L_0x5f5acea29040, C4<1>, C4<1>;
v0x5f5ace9d9270_0 .net "in_a", 0 0, L_0x5f5acea29040;  alias, 1 drivers
v0x5f5ace9d9330_0 .net "in_b", 0 0, L_0x5f5acea29040;  alias, 1 drivers
v0x5f5ace9d9420_0 .net "out", 0 0, L_0x5f5acea290f0;  alias, 1 drivers
S_0x5f5ace9d9a50 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5ace9d8460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9daa60_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5ace9dab00_0 .net "in_b", 0 0, L_0x5f5acedca670;  alias, 1 drivers
v0x5f5ace9dabf0_0 .net "out", 0 0, L_0x5f5acea29250;  alias, 1 drivers
v0x5f5ace9dad10_0 .net "temp_out", 0 0, L_0x5f5acea291a0;  1 drivers
S_0x5f5ace9d9c30 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9d9a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acea291a0 .functor NAND 1, L_0x5f5acedceac0, L_0x5f5acedca670, C4<1>, C4<1>;
v0x5f5ace9d9ea0_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5ace9d9f60_0 .net "in_b", 0 0, L_0x5f5acedca670;  alias, 1 drivers
v0x5f5ace9da020_0 .net "out", 0 0, L_0x5f5acea291a0;  alias, 1 drivers
S_0x5f5ace9da140 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9d9a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9da8b0_0 .net "in_a", 0 0, L_0x5f5acea291a0;  alias, 1 drivers
v0x5f5ace9da950_0 .net "out", 0 0, L_0x5f5acea29250;  alias, 1 drivers
S_0x5f5ace9da360 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9da140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acea29250 .functor NAND 1, L_0x5f5acea291a0, L_0x5f5acea291a0, C4<1>, C4<1>;
v0x5f5ace9da5d0_0 .net "in_a", 0 0, L_0x5f5acea291a0;  alias, 1 drivers
v0x5f5ace9da6c0_0 .net "in_b", 0 0, L_0x5f5acea291a0;  alias, 1 drivers
v0x5f5ace9da7b0_0 .net "out", 0 0, L_0x5f5acea29250;  alias, 1 drivers
S_0x5f5ace9dadd0 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5ace9d8460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9db4d0_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5ace9db570_0 .net "out", 0 0, L_0x5f5acedc66f0;  alias, 1 drivers
S_0x5f5ace9dafa0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9dadd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc66f0 .functor NAND 1, L_0x5f5acedceac0, L_0x5f5acedceac0, C4<1>, C4<1>;
v0x5f5ace9db1f0_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5ace9db2b0_0 .net "in_b", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5ace9db370_0 .net "out", 0 0, L_0x5f5acedc66f0;  alias, 1 drivers
S_0x5f5ace9db670 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5ace9d8460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9e1120_0 .net "branch1_out", 0 0, L_0x5f5acea29460;  1 drivers
v0x5f5ace9e1250_0 .net "branch2_out", 0 0, L_0x5f5acea29780;  1 drivers
v0x5f5ace9e13a0_0 .net "in_a", 0 0, L_0x5f5acea290f0;  alias, 1 drivers
v0x5f5ace9e1470_0 .net "in_b", 0 0, L_0x5f5acea29250;  alias, 1 drivers
v0x5f5ace9e1510_0 .net "out", 0 0, L_0x5f5acedca4f0;  alias, 1 drivers
v0x5f5ace9e15b0_0 .net "temp1_out", 0 0, L_0x5f5acea293b0;  1 drivers
v0x5f5ace9e1650_0 .net "temp2_out", 0 0, L_0x5f5acea296d0;  1 drivers
v0x5f5ace9e16f0_0 .net "temp3_out", 0 0, L_0x5f5acedca480;  1 drivers
S_0x5f5ace9db8a0 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5ace9db670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9dc960_0 .net "in_a", 0 0, L_0x5f5acea290f0;  alias, 1 drivers
v0x5f5ace9dca00_0 .net "in_b", 0 0, L_0x5f5acea290f0;  alias, 1 drivers
v0x5f5ace9dcac0_0 .net "out", 0 0, L_0x5f5acea293b0;  alias, 1 drivers
v0x5f5ace9dcbe0_0 .net "temp_out", 0 0, L_0x5f5acea29300;  1 drivers
S_0x5f5ace9dbb10 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9db8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acea29300 .functor NAND 1, L_0x5f5acea290f0, L_0x5f5acea290f0, C4<1>, C4<1>;
v0x5f5ace9dbd80_0 .net "in_a", 0 0, L_0x5f5acea290f0;  alias, 1 drivers
v0x5f5ace9dbe40_0 .net "in_b", 0 0, L_0x5f5acea290f0;  alias, 1 drivers
v0x5f5ace9dbf90_0 .net "out", 0 0, L_0x5f5acea29300;  alias, 1 drivers
S_0x5f5ace9dc090 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9db8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9dc7b0_0 .net "in_a", 0 0, L_0x5f5acea29300;  alias, 1 drivers
v0x5f5ace9dc850_0 .net "out", 0 0, L_0x5f5acea293b0;  alias, 1 drivers
S_0x5f5ace9dc260 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9dc090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acea293b0 .functor NAND 1, L_0x5f5acea29300, L_0x5f5acea29300, C4<1>, C4<1>;
v0x5f5ace9dc4d0_0 .net "in_a", 0 0, L_0x5f5acea29300;  alias, 1 drivers
v0x5f5ace9dc5c0_0 .net "in_b", 0 0, L_0x5f5acea29300;  alias, 1 drivers
v0x5f5ace9dc6b0_0 .net "out", 0 0, L_0x5f5acea293b0;  alias, 1 drivers
S_0x5f5ace9dcd50 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5ace9db670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9ddd80_0 .net "in_a", 0 0, L_0x5f5acea29250;  alias, 1 drivers
v0x5f5ace9dde20_0 .net "in_b", 0 0, L_0x5f5acea29250;  alias, 1 drivers
v0x5f5ace9ddee0_0 .net "out", 0 0, L_0x5f5acea296d0;  alias, 1 drivers
v0x5f5ace9de000_0 .net "temp_out", 0 0, L_0x5f5acea29620;  1 drivers
S_0x5f5ace9dcf30 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9dcd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acea29620 .functor NAND 1, L_0x5f5acea29250, L_0x5f5acea29250, C4<1>, C4<1>;
v0x5f5ace9dd1a0_0 .net "in_a", 0 0, L_0x5f5acea29250;  alias, 1 drivers
v0x5f5ace9dd260_0 .net "in_b", 0 0, L_0x5f5acea29250;  alias, 1 drivers
v0x5f5ace9dd3b0_0 .net "out", 0 0, L_0x5f5acea29620;  alias, 1 drivers
S_0x5f5ace9dd4b0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9dcd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9ddbd0_0 .net "in_a", 0 0, L_0x5f5acea29620;  alias, 1 drivers
v0x5f5ace9ddc70_0 .net "out", 0 0, L_0x5f5acea296d0;  alias, 1 drivers
S_0x5f5ace9dd680 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9dd4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acea296d0 .functor NAND 1, L_0x5f5acea29620, L_0x5f5acea29620, C4<1>, C4<1>;
v0x5f5ace9dd8f0_0 .net "in_a", 0 0, L_0x5f5acea29620;  alias, 1 drivers
v0x5f5ace9dd9e0_0 .net "in_b", 0 0, L_0x5f5acea29620;  alias, 1 drivers
v0x5f5ace9ddad0_0 .net "out", 0 0, L_0x5f5acea296d0;  alias, 1 drivers
S_0x5f5ace9de170 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5ace9db670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9df1b0_0 .net "in_a", 0 0, L_0x5f5acea29460;  alias, 1 drivers
v0x5f5ace9df280_0 .net "in_b", 0 0, L_0x5f5acea29780;  alias, 1 drivers
v0x5f5ace9df350_0 .net "out", 0 0, L_0x5f5acedca480;  alias, 1 drivers
v0x5f5ace9df470_0 .net "temp_out", 0 0, L_0x5f5acedca410;  1 drivers
S_0x5f5ace9de350 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9de170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedca410 .functor NAND 1, L_0x5f5acea29460, L_0x5f5acea29780, C4<1>, C4<1>;
v0x5f5ace9de5a0_0 .net "in_a", 0 0, L_0x5f5acea29460;  alias, 1 drivers
v0x5f5ace9de680_0 .net "in_b", 0 0, L_0x5f5acea29780;  alias, 1 drivers
v0x5f5ace9de740_0 .net "out", 0 0, L_0x5f5acedca410;  alias, 1 drivers
S_0x5f5ace9de890 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9de170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9df000_0 .net "in_a", 0 0, L_0x5f5acedca410;  alias, 1 drivers
v0x5f5ace9df0a0_0 .net "out", 0 0, L_0x5f5acedca480;  alias, 1 drivers
S_0x5f5ace9deab0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9de890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedca480 .functor NAND 1, L_0x5f5acedca410, L_0x5f5acedca410, C4<1>, C4<1>;
v0x5f5ace9ded20_0 .net "in_a", 0 0, L_0x5f5acedca410;  alias, 1 drivers
v0x5f5ace9dee10_0 .net "in_b", 0 0, L_0x5f5acedca410;  alias, 1 drivers
v0x5f5ace9def00_0 .net "out", 0 0, L_0x5f5acedca480;  alias, 1 drivers
S_0x5f5ace9df5c0 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5ace9db670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9dfcf0_0 .net "in_a", 0 0, L_0x5f5acea293b0;  alias, 1 drivers
v0x5f5ace9dfd90_0 .net "out", 0 0, L_0x5f5acea29460;  alias, 1 drivers
S_0x5f5ace9df790 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9df5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acea29460 .functor NAND 1, L_0x5f5acea293b0, L_0x5f5acea293b0, C4<1>, C4<1>;
v0x5f5ace9dfa00_0 .net "in_a", 0 0, L_0x5f5acea293b0;  alias, 1 drivers
v0x5f5ace9dfac0_0 .net "in_b", 0 0, L_0x5f5acea293b0;  alias, 1 drivers
v0x5f5ace9dfc10_0 .net "out", 0 0, L_0x5f5acea29460;  alias, 1 drivers
S_0x5f5ace9dfe90 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5ace9db670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9e0660_0 .net "in_a", 0 0, L_0x5f5acea296d0;  alias, 1 drivers
v0x5f5ace9e0700_0 .net "out", 0 0, L_0x5f5acea29780;  alias, 1 drivers
S_0x5f5ace9e0100 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9dfe90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acea29780 .functor NAND 1, L_0x5f5acea296d0, L_0x5f5acea296d0, C4<1>, C4<1>;
v0x5f5ace9e0370_0 .net "in_a", 0 0, L_0x5f5acea296d0;  alias, 1 drivers
v0x5f5ace9e0430_0 .net "in_b", 0 0, L_0x5f5acea296d0;  alias, 1 drivers
v0x5f5ace9e0580_0 .net "out", 0 0, L_0x5f5acea29780;  alias, 1 drivers
S_0x5f5ace9e0800 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5ace9db670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9e0fa0_0 .net "in_a", 0 0, L_0x5f5acedca480;  alias, 1 drivers
v0x5f5ace9e1040_0 .net "out", 0 0, L_0x5f5acedca4f0;  alias, 1 drivers
S_0x5f5ace9e0a20 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9e0800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedca4f0 .functor NAND 1, L_0x5f5acedca480, L_0x5f5acedca480, C4<1>, C4<1>;
v0x5f5ace9e0c90_0 .net "in_a", 0 0, L_0x5f5acedca480;  alias, 1 drivers
v0x5f5ace9e0d50_0 .net "in_b", 0 0, L_0x5f5acedca480;  alias, 1 drivers
v0x5f5ace9e0ea0_0 .net "out", 0 0, L_0x5f5acedca4f0;  alias, 1 drivers
S_0x5f5ace9e1ed0 .scope module, "mux_gate11" "Mux" 4 18, 5 3 0, S_0x5f5ace9c4980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5ace9eb230_0 .net "in_a", 0 0, L_0x5f5acedcb120;  1 drivers
v0x5f5ace9eb2d0_0 .net "in_b", 0 0, L_0x5f5acedcb1c0;  1 drivers
v0x5f5ace9eb3e0_0 .net "out", 0 0, L_0x5f5acedcafa0;  1 drivers
v0x5f5ace9eb480_0 .net "sel", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5ace9eb520_0 .net "sel_out", 0 0, L_0x5f5acedca7d0;  1 drivers
v0x5f5ace9eb6a0_0 .net "temp_a_out", 0 0, L_0x5f5acedca8b0;  1 drivers
v0x5f5ace9eb850_0 .net "temp_b_out", 0 0, L_0x5f5acedca990;  1 drivers
S_0x5f5ace9e20d0 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5ace9e1ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9e3130_0 .net "in_a", 0 0, L_0x5f5acedcb120;  alias, 1 drivers
v0x5f5ace9e3200_0 .net "in_b", 0 0, L_0x5f5acedca7d0;  alias, 1 drivers
v0x5f5ace9e32d0_0 .net "out", 0 0, L_0x5f5acedca8b0;  alias, 1 drivers
v0x5f5ace9e33f0_0 .net "temp_out", 0 0, L_0x5f5acedca840;  1 drivers
S_0x5f5ace9e2340 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9e20d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedca840 .functor NAND 1, L_0x5f5acedcb120, L_0x5f5acedca7d0, C4<1>, C4<1>;
v0x5f5ace9e25b0_0 .net "in_a", 0 0, L_0x5f5acedcb120;  alias, 1 drivers
v0x5f5ace9e2690_0 .net "in_b", 0 0, L_0x5f5acedca7d0;  alias, 1 drivers
v0x5f5ace9e2750_0 .net "out", 0 0, L_0x5f5acedca840;  alias, 1 drivers
S_0x5f5ace9e2870 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9e20d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9e2fb0_0 .net "in_a", 0 0, L_0x5f5acedca840;  alias, 1 drivers
v0x5f5ace9e3050_0 .net "out", 0 0, L_0x5f5acedca8b0;  alias, 1 drivers
S_0x5f5ace9e2a90 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9e2870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedca8b0 .functor NAND 1, L_0x5f5acedca840, L_0x5f5acedca840, C4<1>, C4<1>;
v0x5f5ace9e2d00_0 .net "in_a", 0 0, L_0x5f5acedca840;  alias, 1 drivers
v0x5f5ace9e2dc0_0 .net "in_b", 0 0, L_0x5f5acedca840;  alias, 1 drivers
v0x5f5ace9e2eb0_0 .net "out", 0 0, L_0x5f5acedca8b0;  alias, 1 drivers
S_0x5f5ace9e34b0 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5ace9e1ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9e44c0_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5ace9e4560_0 .net "in_b", 0 0, L_0x5f5acedcb1c0;  alias, 1 drivers
v0x5f5ace9e4650_0 .net "out", 0 0, L_0x5f5acedca990;  alias, 1 drivers
v0x5f5ace9e4770_0 .net "temp_out", 0 0, L_0x5f5acedca920;  1 drivers
S_0x5f5ace9e3690 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9e34b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedca920 .functor NAND 1, L_0x5f5acedceac0, L_0x5f5acedcb1c0, C4<1>, C4<1>;
v0x5f5ace9e3900_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5ace9e39c0_0 .net "in_b", 0 0, L_0x5f5acedcb1c0;  alias, 1 drivers
v0x5f5ace9e3a80_0 .net "out", 0 0, L_0x5f5acedca920;  alias, 1 drivers
S_0x5f5ace9e3ba0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9e34b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9e4310_0 .net "in_a", 0 0, L_0x5f5acedca920;  alias, 1 drivers
v0x5f5ace9e43b0_0 .net "out", 0 0, L_0x5f5acedca990;  alias, 1 drivers
S_0x5f5ace9e3dc0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9e3ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedca990 .functor NAND 1, L_0x5f5acedca920, L_0x5f5acedca920, C4<1>, C4<1>;
v0x5f5ace9e4030_0 .net "in_a", 0 0, L_0x5f5acedca920;  alias, 1 drivers
v0x5f5ace9e4120_0 .net "in_b", 0 0, L_0x5f5acedca920;  alias, 1 drivers
v0x5f5ace9e4210_0 .net "out", 0 0, L_0x5f5acedca990;  alias, 1 drivers
S_0x5f5ace9e4830 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5ace9e1ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9e4f30_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5ace9e4fd0_0 .net "out", 0 0, L_0x5f5acedca7d0;  alias, 1 drivers
S_0x5f5ace9e4a00 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9e4830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedca7d0 .functor NAND 1, L_0x5f5acedceac0, L_0x5f5acedceac0, C4<1>, C4<1>;
v0x5f5ace9e4c50_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5ace9e4d10_0 .net "in_b", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5ace9e4dd0_0 .net "out", 0 0, L_0x5f5acedca7d0;  alias, 1 drivers
S_0x5f5ace9e50d0 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5ace9e1ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9eab80_0 .net "branch1_out", 0 0, L_0x5f5acedcaae0;  1 drivers
v0x5f5ace9eacb0_0 .net "branch2_out", 0 0, L_0x5f5acedcad40;  1 drivers
v0x5f5ace9eae00_0 .net "in_a", 0 0, L_0x5f5acedca8b0;  alias, 1 drivers
v0x5f5ace9eaed0_0 .net "in_b", 0 0, L_0x5f5acedca990;  alias, 1 drivers
v0x5f5ace9eaf70_0 .net "out", 0 0, L_0x5f5acedcafa0;  alias, 1 drivers
v0x5f5ace9eb010_0 .net "temp1_out", 0 0, L_0x5f5acedcaa70;  1 drivers
v0x5f5ace9eb0b0_0 .net "temp2_out", 0 0, L_0x5f5acedcacd0;  1 drivers
v0x5f5ace9eb150_0 .net "temp3_out", 0 0, L_0x5f5acedcaf30;  1 drivers
S_0x5f5ace9e5300 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5ace9e50d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9e63c0_0 .net "in_a", 0 0, L_0x5f5acedca8b0;  alias, 1 drivers
v0x5f5ace9e6460_0 .net "in_b", 0 0, L_0x5f5acedca8b0;  alias, 1 drivers
v0x5f5ace9e6520_0 .net "out", 0 0, L_0x5f5acedcaa70;  alias, 1 drivers
v0x5f5ace9e6640_0 .net "temp_out", 0 0, L_0x5f5acedcaa00;  1 drivers
S_0x5f5ace9e5570 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9e5300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcaa00 .functor NAND 1, L_0x5f5acedca8b0, L_0x5f5acedca8b0, C4<1>, C4<1>;
v0x5f5ace9e57e0_0 .net "in_a", 0 0, L_0x5f5acedca8b0;  alias, 1 drivers
v0x5f5ace9e58a0_0 .net "in_b", 0 0, L_0x5f5acedca8b0;  alias, 1 drivers
v0x5f5ace9e59f0_0 .net "out", 0 0, L_0x5f5acedcaa00;  alias, 1 drivers
S_0x5f5ace9e5af0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9e5300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9e6210_0 .net "in_a", 0 0, L_0x5f5acedcaa00;  alias, 1 drivers
v0x5f5ace9e62b0_0 .net "out", 0 0, L_0x5f5acedcaa70;  alias, 1 drivers
S_0x5f5ace9e5cc0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9e5af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcaa70 .functor NAND 1, L_0x5f5acedcaa00, L_0x5f5acedcaa00, C4<1>, C4<1>;
v0x5f5ace9e5f30_0 .net "in_a", 0 0, L_0x5f5acedcaa00;  alias, 1 drivers
v0x5f5ace9e6020_0 .net "in_b", 0 0, L_0x5f5acedcaa00;  alias, 1 drivers
v0x5f5ace9e6110_0 .net "out", 0 0, L_0x5f5acedcaa70;  alias, 1 drivers
S_0x5f5ace9e67b0 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5ace9e50d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9e77e0_0 .net "in_a", 0 0, L_0x5f5acedca990;  alias, 1 drivers
v0x5f5ace9e7880_0 .net "in_b", 0 0, L_0x5f5acedca990;  alias, 1 drivers
v0x5f5ace9e7940_0 .net "out", 0 0, L_0x5f5acedcacd0;  alias, 1 drivers
v0x5f5ace9e7a60_0 .net "temp_out", 0 0, L_0x5f5acedcac60;  1 drivers
S_0x5f5ace9e6990 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9e67b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcac60 .functor NAND 1, L_0x5f5acedca990, L_0x5f5acedca990, C4<1>, C4<1>;
v0x5f5ace9e6c00_0 .net "in_a", 0 0, L_0x5f5acedca990;  alias, 1 drivers
v0x5f5ace9e6cc0_0 .net "in_b", 0 0, L_0x5f5acedca990;  alias, 1 drivers
v0x5f5ace9e6e10_0 .net "out", 0 0, L_0x5f5acedcac60;  alias, 1 drivers
S_0x5f5ace9e6f10 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9e67b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9e7630_0 .net "in_a", 0 0, L_0x5f5acedcac60;  alias, 1 drivers
v0x5f5ace9e76d0_0 .net "out", 0 0, L_0x5f5acedcacd0;  alias, 1 drivers
S_0x5f5ace9e70e0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9e6f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcacd0 .functor NAND 1, L_0x5f5acedcac60, L_0x5f5acedcac60, C4<1>, C4<1>;
v0x5f5ace9e7350_0 .net "in_a", 0 0, L_0x5f5acedcac60;  alias, 1 drivers
v0x5f5ace9e7440_0 .net "in_b", 0 0, L_0x5f5acedcac60;  alias, 1 drivers
v0x5f5ace9e7530_0 .net "out", 0 0, L_0x5f5acedcacd0;  alias, 1 drivers
S_0x5f5ace9e7bd0 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5ace9e50d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9e8c10_0 .net "in_a", 0 0, L_0x5f5acedcaae0;  alias, 1 drivers
v0x5f5ace9e8ce0_0 .net "in_b", 0 0, L_0x5f5acedcad40;  alias, 1 drivers
v0x5f5ace9e8db0_0 .net "out", 0 0, L_0x5f5acedcaf30;  alias, 1 drivers
v0x5f5ace9e8ed0_0 .net "temp_out", 0 0, L_0x5f5acedcaec0;  1 drivers
S_0x5f5ace9e7db0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9e7bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcaec0 .functor NAND 1, L_0x5f5acedcaae0, L_0x5f5acedcad40, C4<1>, C4<1>;
v0x5f5ace9e8000_0 .net "in_a", 0 0, L_0x5f5acedcaae0;  alias, 1 drivers
v0x5f5ace9e80e0_0 .net "in_b", 0 0, L_0x5f5acedcad40;  alias, 1 drivers
v0x5f5ace9e81a0_0 .net "out", 0 0, L_0x5f5acedcaec0;  alias, 1 drivers
S_0x5f5ace9e82f0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9e7bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9e8a60_0 .net "in_a", 0 0, L_0x5f5acedcaec0;  alias, 1 drivers
v0x5f5ace9e8b00_0 .net "out", 0 0, L_0x5f5acedcaf30;  alias, 1 drivers
S_0x5f5ace9e8510 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9e82f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcaf30 .functor NAND 1, L_0x5f5acedcaec0, L_0x5f5acedcaec0, C4<1>, C4<1>;
v0x5f5ace9e8780_0 .net "in_a", 0 0, L_0x5f5acedcaec0;  alias, 1 drivers
v0x5f5ace9e8870_0 .net "in_b", 0 0, L_0x5f5acedcaec0;  alias, 1 drivers
v0x5f5ace9e8960_0 .net "out", 0 0, L_0x5f5acedcaf30;  alias, 1 drivers
S_0x5f5ace9e9020 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5ace9e50d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9e9750_0 .net "in_a", 0 0, L_0x5f5acedcaa70;  alias, 1 drivers
v0x5f5ace9e97f0_0 .net "out", 0 0, L_0x5f5acedcaae0;  alias, 1 drivers
S_0x5f5ace9e91f0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9e9020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcaae0 .functor NAND 1, L_0x5f5acedcaa70, L_0x5f5acedcaa70, C4<1>, C4<1>;
v0x5f5ace9e9460_0 .net "in_a", 0 0, L_0x5f5acedcaa70;  alias, 1 drivers
v0x5f5ace9e9520_0 .net "in_b", 0 0, L_0x5f5acedcaa70;  alias, 1 drivers
v0x5f5ace9e9670_0 .net "out", 0 0, L_0x5f5acedcaae0;  alias, 1 drivers
S_0x5f5ace9e98f0 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5ace9e50d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9ea0c0_0 .net "in_a", 0 0, L_0x5f5acedcacd0;  alias, 1 drivers
v0x5f5ace9ea160_0 .net "out", 0 0, L_0x5f5acedcad40;  alias, 1 drivers
S_0x5f5ace9e9b60 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9e98f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcad40 .functor NAND 1, L_0x5f5acedcacd0, L_0x5f5acedcacd0, C4<1>, C4<1>;
v0x5f5ace9e9dd0_0 .net "in_a", 0 0, L_0x5f5acedcacd0;  alias, 1 drivers
v0x5f5ace9e9e90_0 .net "in_b", 0 0, L_0x5f5acedcacd0;  alias, 1 drivers
v0x5f5ace9e9fe0_0 .net "out", 0 0, L_0x5f5acedcad40;  alias, 1 drivers
S_0x5f5ace9ea260 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5ace9e50d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9eaa00_0 .net "in_a", 0 0, L_0x5f5acedcaf30;  alias, 1 drivers
v0x5f5ace9eaaa0_0 .net "out", 0 0, L_0x5f5acedcafa0;  alias, 1 drivers
S_0x5f5ace9ea480 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9ea260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcafa0 .functor NAND 1, L_0x5f5acedcaf30, L_0x5f5acedcaf30, C4<1>, C4<1>;
v0x5f5ace9ea6f0_0 .net "in_a", 0 0, L_0x5f5acedcaf30;  alias, 1 drivers
v0x5f5ace9ea7b0_0 .net "in_b", 0 0, L_0x5f5acedcaf30;  alias, 1 drivers
v0x5f5ace9ea900_0 .net "out", 0 0, L_0x5f5acedcafa0;  alias, 1 drivers
S_0x5f5ace9eba40 .scope module, "mux_gate12" "Mux" 4 19, 5 3 0, S_0x5f5ace9c4980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5ace9f4dc0_0 .net "in_a", 0 0, L_0x5f5acedcbc80;  1 drivers
v0x5f5ace9f4e60_0 .net "in_b", 0 0, L_0x5f5acedcbd20;  1 drivers
v0x5f5ace9f4f70_0 .net "out", 0 0, L_0x5f5acedcbb00;  1 drivers
v0x5f5ace9f5010_0 .net "sel", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5ace9f50b0_0 .net "sel_out", 0 0, L_0x5f5acedcb330;  1 drivers
v0x5f5ace9f5230_0 .net "temp_a_out", 0 0, L_0x5f5acedcb410;  1 drivers
v0x5f5ace9f53e0_0 .net "temp_b_out", 0 0, L_0x5f5acedcb4f0;  1 drivers
S_0x5f5ace9ebc90 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5ace9eba40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9eccf0_0 .net "in_a", 0 0, L_0x5f5acedcbc80;  alias, 1 drivers
v0x5f5ace9ecd90_0 .net "in_b", 0 0, L_0x5f5acedcb330;  alias, 1 drivers
v0x5f5ace9ece60_0 .net "out", 0 0, L_0x5f5acedcb410;  alias, 1 drivers
v0x5f5ace9ecf80_0 .net "temp_out", 0 0, L_0x5f5acedcb3a0;  1 drivers
S_0x5f5ace9ebf00 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9ebc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcb3a0 .functor NAND 1, L_0x5f5acedcbc80, L_0x5f5acedcb330, C4<1>, C4<1>;
v0x5f5ace9ec170_0 .net "in_a", 0 0, L_0x5f5acedcbc80;  alias, 1 drivers
v0x5f5ace9ec250_0 .net "in_b", 0 0, L_0x5f5acedcb330;  alias, 1 drivers
v0x5f5ace9ec310_0 .net "out", 0 0, L_0x5f5acedcb3a0;  alias, 1 drivers
S_0x5f5ace9ec430 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9ebc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9ecb70_0 .net "in_a", 0 0, L_0x5f5acedcb3a0;  alias, 1 drivers
v0x5f5ace9ecc10_0 .net "out", 0 0, L_0x5f5acedcb410;  alias, 1 drivers
S_0x5f5ace9ec650 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9ec430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcb410 .functor NAND 1, L_0x5f5acedcb3a0, L_0x5f5acedcb3a0, C4<1>, C4<1>;
v0x5f5ace9ec8c0_0 .net "in_a", 0 0, L_0x5f5acedcb3a0;  alias, 1 drivers
v0x5f5ace9ec980_0 .net "in_b", 0 0, L_0x5f5acedcb3a0;  alias, 1 drivers
v0x5f5ace9eca70_0 .net "out", 0 0, L_0x5f5acedcb410;  alias, 1 drivers
S_0x5f5ace9ed040 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5ace9eba40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9ee050_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5ace9ee0f0_0 .net "in_b", 0 0, L_0x5f5acedcbd20;  alias, 1 drivers
v0x5f5ace9ee1e0_0 .net "out", 0 0, L_0x5f5acedcb4f0;  alias, 1 drivers
v0x5f5ace9ee300_0 .net "temp_out", 0 0, L_0x5f5acedcb480;  1 drivers
S_0x5f5ace9ed220 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9ed040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcb480 .functor NAND 1, L_0x5f5acedceac0, L_0x5f5acedcbd20, C4<1>, C4<1>;
v0x5f5ace9ed490_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5ace9ed550_0 .net "in_b", 0 0, L_0x5f5acedcbd20;  alias, 1 drivers
v0x5f5ace9ed610_0 .net "out", 0 0, L_0x5f5acedcb480;  alias, 1 drivers
S_0x5f5ace9ed730 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9ed040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9edea0_0 .net "in_a", 0 0, L_0x5f5acedcb480;  alias, 1 drivers
v0x5f5ace9edf40_0 .net "out", 0 0, L_0x5f5acedcb4f0;  alias, 1 drivers
S_0x5f5ace9ed950 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9ed730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcb4f0 .functor NAND 1, L_0x5f5acedcb480, L_0x5f5acedcb480, C4<1>, C4<1>;
v0x5f5ace9edbc0_0 .net "in_a", 0 0, L_0x5f5acedcb480;  alias, 1 drivers
v0x5f5ace9edcb0_0 .net "in_b", 0 0, L_0x5f5acedcb480;  alias, 1 drivers
v0x5f5ace9edda0_0 .net "out", 0 0, L_0x5f5acedcb4f0;  alias, 1 drivers
S_0x5f5ace9ee3c0 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5ace9eba40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9eeac0_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5ace9eeb60_0 .net "out", 0 0, L_0x5f5acedcb330;  alias, 1 drivers
S_0x5f5ace9ee590 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9ee3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcb330 .functor NAND 1, L_0x5f5acedceac0, L_0x5f5acedceac0, C4<1>, C4<1>;
v0x5f5ace9ee7e0_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5ace9ee8a0_0 .net "in_b", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5ace9ee960_0 .net "out", 0 0, L_0x5f5acedcb330;  alias, 1 drivers
S_0x5f5ace9eec60 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5ace9eba40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9f4710_0 .net "branch1_out", 0 0, L_0x5f5acedcb640;  1 drivers
v0x5f5ace9f4840_0 .net "branch2_out", 0 0, L_0x5f5acedcb8a0;  1 drivers
v0x5f5ace9f4990_0 .net "in_a", 0 0, L_0x5f5acedcb410;  alias, 1 drivers
v0x5f5ace9f4a60_0 .net "in_b", 0 0, L_0x5f5acedcb4f0;  alias, 1 drivers
v0x5f5ace9f4b00_0 .net "out", 0 0, L_0x5f5acedcbb00;  alias, 1 drivers
v0x5f5ace9f4ba0_0 .net "temp1_out", 0 0, L_0x5f5acedcb5d0;  1 drivers
v0x5f5ace9f4c40_0 .net "temp2_out", 0 0, L_0x5f5acedcb830;  1 drivers
v0x5f5ace9f4ce0_0 .net "temp3_out", 0 0, L_0x5f5acedcba90;  1 drivers
S_0x5f5ace9eee90 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5ace9eec60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9eff50_0 .net "in_a", 0 0, L_0x5f5acedcb410;  alias, 1 drivers
v0x5f5ace9efff0_0 .net "in_b", 0 0, L_0x5f5acedcb410;  alias, 1 drivers
v0x5f5ace9f00b0_0 .net "out", 0 0, L_0x5f5acedcb5d0;  alias, 1 drivers
v0x5f5ace9f01d0_0 .net "temp_out", 0 0, L_0x5f5acedcb560;  1 drivers
S_0x5f5ace9ef100 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9eee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcb560 .functor NAND 1, L_0x5f5acedcb410, L_0x5f5acedcb410, C4<1>, C4<1>;
v0x5f5ace9ef370_0 .net "in_a", 0 0, L_0x5f5acedcb410;  alias, 1 drivers
v0x5f5ace9ef430_0 .net "in_b", 0 0, L_0x5f5acedcb410;  alias, 1 drivers
v0x5f5ace9ef580_0 .net "out", 0 0, L_0x5f5acedcb560;  alias, 1 drivers
S_0x5f5ace9ef680 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9eee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9efda0_0 .net "in_a", 0 0, L_0x5f5acedcb560;  alias, 1 drivers
v0x5f5ace9efe40_0 .net "out", 0 0, L_0x5f5acedcb5d0;  alias, 1 drivers
S_0x5f5ace9ef850 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9ef680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcb5d0 .functor NAND 1, L_0x5f5acedcb560, L_0x5f5acedcb560, C4<1>, C4<1>;
v0x5f5ace9efac0_0 .net "in_a", 0 0, L_0x5f5acedcb560;  alias, 1 drivers
v0x5f5ace9efbb0_0 .net "in_b", 0 0, L_0x5f5acedcb560;  alias, 1 drivers
v0x5f5ace9efca0_0 .net "out", 0 0, L_0x5f5acedcb5d0;  alias, 1 drivers
S_0x5f5ace9f0340 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5ace9eec60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9f1370_0 .net "in_a", 0 0, L_0x5f5acedcb4f0;  alias, 1 drivers
v0x5f5ace9f1410_0 .net "in_b", 0 0, L_0x5f5acedcb4f0;  alias, 1 drivers
v0x5f5ace9f14d0_0 .net "out", 0 0, L_0x5f5acedcb830;  alias, 1 drivers
v0x5f5ace9f15f0_0 .net "temp_out", 0 0, L_0x5f5acedcb7c0;  1 drivers
S_0x5f5ace9f0520 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9f0340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcb7c0 .functor NAND 1, L_0x5f5acedcb4f0, L_0x5f5acedcb4f0, C4<1>, C4<1>;
v0x5f5ace9f0790_0 .net "in_a", 0 0, L_0x5f5acedcb4f0;  alias, 1 drivers
v0x5f5ace9f0850_0 .net "in_b", 0 0, L_0x5f5acedcb4f0;  alias, 1 drivers
v0x5f5ace9f09a0_0 .net "out", 0 0, L_0x5f5acedcb7c0;  alias, 1 drivers
S_0x5f5ace9f0aa0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9f0340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9f11c0_0 .net "in_a", 0 0, L_0x5f5acedcb7c0;  alias, 1 drivers
v0x5f5ace9f1260_0 .net "out", 0 0, L_0x5f5acedcb830;  alias, 1 drivers
S_0x5f5ace9f0c70 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9f0aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcb830 .functor NAND 1, L_0x5f5acedcb7c0, L_0x5f5acedcb7c0, C4<1>, C4<1>;
v0x5f5ace9f0ee0_0 .net "in_a", 0 0, L_0x5f5acedcb7c0;  alias, 1 drivers
v0x5f5ace9f0fd0_0 .net "in_b", 0 0, L_0x5f5acedcb7c0;  alias, 1 drivers
v0x5f5ace9f10c0_0 .net "out", 0 0, L_0x5f5acedcb830;  alias, 1 drivers
S_0x5f5ace9f1760 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5ace9eec60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9f27a0_0 .net "in_a", 0 0, L_0x5f5acedcb640;  alias, 1 drivers
v0x5f5ace9f2870_0 .net "in_b", 0 0, L_0x5f5acedcb8a0;  alias, 1 drivers
v0x5f5ace9f2940_0 .net "out", 0 0, L_0x5f5acedcba90;  alias, 1 drivers
v0x5f5ace9f2a60_0 .net "temp_out", 0 0, L_0x5f5acedcba20;  1 drivers
S_0x5f5ace9f1940 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9f1760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcba20 .functor NAND 1, L_0x5f5acedcb640, L_0x5f5acedcb8a0, C4<1>, C4<1>;
v0x5f5ace9f1b90_0 .net "in_a", 0 0, L_0x5f5acedcb640;  alias, 1 drivers
v0x5f5ace9f1c70_0 .net "in_b", 0 0, L_0x5f5acedcb8a0;  alias, 1 drivers
v0x5f5ace9f1d30_0 .net "out", 0 0, L_0x5f5acedcba20;  alias, 1 drivers
S_0x5f5ace9f1e80 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9f1760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9f25f0_0 .net "in_a", 0 0, L_0x5f5acedcba20;  alias, 1 drivers
v0x5f5ace9f2690_0 .net "out", 0 0, L_0x5f5acedcba90;  alias, 1 drivers
S_0x5f5ace9f20a0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9f1e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcba90 .functor NAND 1, L_0x5f5acedcba20, L_0x5f5acedcba20, C4<1>, C4<1>;
v0x5f5ace9f2310_0 .net "in_a", 0 0, L_0x5f5acedcba20;  alias, 1 drivers
v0x5f5ace9f2400_0 .net "in_b", 0 0, L_0x5f5acedcba20;  alias, 1 drivers
v0x5f5ace9f24f0_0 .net "out", 0 0, L_0x5f5acedcba90;  alias, 1 drivers
S_0x5f5ace9f2bb0 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5ace9eec60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9f32e0_0 .net "in_a", 0 0, L_0x5f5acedcb5d0;  alias, 1 drivers
v0x5f5ace9f3380_0 .net "out", 0 0, L_0x5f5acedcb640;  alias, 1 drivers
S_0x5f5ace9f2d80 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9f2bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcb640 .functor NAND 1, L_0x5f5acedcb5d0, L_0x5f5acedcb5d0, C4<1>, C4<1>;
v0x5f5ace9f2ff0_0 .net "in_a", 0 0, L_0x5f5acedcb5d0;  alias, 1 drivers
v0x5f5ace9f30b0_0 .net "in_b", 0 0, L_0x5f5acedcb5d0;  alias, 1 drivers
v0x5f5ace9f3200_0 .net "out", 0 0, L_0x5f5acedcb640;  alias, 1 drivers
S_0x5f5ace9f3480 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5ace9eec60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9f3c50_0 .net "in_a", 0 0, L_0x5f5acedcb830;  alias, 1 drivers
v0x5f5ace9f3cf0_0 .net "out", 0 0, L_0x5f5acedcb8a0;  alias, 1 drivers
S_0x5f5ace9f36f0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9f3480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcb8a0 .functor NAND 1, L_0x5f5acedcb830, L_0x5f5acedcb830, C4<1>, C4<1>;
v0x5f5ace9f3960_0 .net "in_a", 0 0, L_0x5f5acedcb830;  alias, 1 drivers
v0x5f5ace9f3a20_0 .net "in_b", 0 0, L_0x5f5acedcb830;  alias, 1 drivers
v0x5f5ace9f3b70_0 .net "out", 0 0, L_0x5f5acedcb8a0;  alias, 1 drivers
S_0x5f5ace9f3df0 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5ace9eec60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9f4590_0 .net "in_a", 0 0, L_0x5f5acedcba90;  alias, 1 drivers
v0x5f5ace9f4630_0 .net "out", 0 0, L_0x5f5acedcbb00;  alias, 1 drivers
S_0x5f5ace9f4010 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9f3df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcbb00 .functor NAND 1, L_0x5f5acedcba90, L_0x5f5acedcba90, C4<1>, C4<1>;
v0x5f5ace9f4280_0 .net "in_a", 0 0, L_0x5f5acedcba90;  alias, 1 drivers
v0x5f5ace9f4340_0 .net "in_b", 0 0, L_0x5f5acedcba90;  alias, 1 drivers
v0x5f5ace9f4490_0 .net "out", 0 0, L_0x5f5acedcbb00;  alias, 1 drivers
S_0x5f5ace9f55d0 .scope module, "mux_gate13" "Mux" 4 20, 5 3 0, S_0x5f5ace9c4980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5ace9fe930_0 .net "in_a", 0 0, L_0x5f5acedcc7f0;  1 drivers
v0x5f5ace9fe9d0_0 .net "in_b", 0 0, L_0x5f5acedccaa0;  1 drivers
v0x5f5ace9feae0_0 .net "out", 0 0, L_0x5f5acedcc670;  1 drivers
v0x5f5ace9feb80_0 .net "sel", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5ace9fec20_0 .net "sel_out", 0 0, L_0x5f5acedcbea0;  1 drivers
v0x5f5ace9feda0_0 .net "temp_a_out", 0 0, L_0x5f5acedcbf80;  1 drivers
v0x5f5ace9fef50_0 .net "temp_b_out", 0 0, L_0x5f5acedcc060;  1 drivers
S_0x5f5ace9f57d0 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5ace9f55d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9f6830_0 .net "in_a", 0 0, L_0x5f5acedcc7f0;  alias, 1 drivers
v0x5f5ace9f6900_0 .net "in_b", 0 0, L_0x5f5acedcbea0;  alias, 1 drivers
v0x5f5ace9f69d0_0 .net "out", 0 0, L_0x5f5acedcbf80;  alias, 1 drivers
v0x5f5ace9f6af0_0 .net "temp_out", 0 0, L_0x5f5acedcbf10;  1 drivers
S_0x5f5ace9f5a40 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9f57d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcbf10 .functor NAND 1, L_0x5f5acedcc7f0, L_0x5f5acedcbea0, C4<1>, C4<1>;
v0x5f5ace9f5cb0_0 .net "in_a", 0 0, L_0x5f5acedcc7f0;  alias, 1 drivers
v0x5f5ace9f5d90_0 .net "in_b", 0 0, L_0x5f5acedcbea0;  alias, 1 drivers
v0x5f5ace9f5e50_0 .net "out", 0 0, L_0x5f5acedcbf10;  alias, 1 drivers
S_0x5f5ace9f5f70 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9f57d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9f66b0_0 .net "in_a", 0 0, L_0x5f5acedcbf10;  alias, 1 drivers
v0x5f5ace9f6750_0 .net "out", 0 0, L_0x5f5acedcbf80;  alias, 1 drivers
S_0x5f5ace9f6190 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9f5f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcbf80 .functor NAND 1, L_0x5f5acedcbf10, L_0x5f5acedcbf10, C4<1>, C4<1>;
v0x5f5ace9f6400_0 .net "in_a", 0 0, L_0x5f5acedcbf10;  alias, 1 drivers
v0x5f5ace9f64c0_0 .net "in_b", 0 0, L_0x5f5acedcbf10;  alias, 1 drivers
v0x5f5ace9f65b0_0 .net "out", 0 0, L_0x5f5acedcbf80;  alias, 1 drivers
S_0x5f5ace9f6bb0 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5ace9f55d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9f7bc0_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5ace9f7c60_0 .net "in_b", 0 0, L_0x5f5acedccaa0;  alias, 1 drivers
v0x5f5ace9f7d50_0 .net "out", 0 0, L_0x5f5acedcc060;  alias, 1 drivers
v0x5f5ace9f7e70_0 .net "temp_out", 0 0, L_0x5f5acedcbff0;  1 drivers
S_0x5f5ace9f6d90 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9f6bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcbff0 .functor NAND 1, L_0x5f5acedceac0, L_0x5f5acedccaa0, C4<1>, C4<1>;
v0x5f5ace9f7000_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5ace9f70c0_0 .net "in_b", 0 0, L_0x5f5acedccaa0;  alias, 1 drivers
v0x5f5ace9f7180_0 .net "out", 0 0, L_0x5f5acedcbff0;  alias, 1 drivers
S_0x5f5ace9f72a0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9f6bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9f7a10_0 .net "in_a", 0 0, L_0x5f5acedcbff0;  alias, 1 drivers
v0x5f5ace9f7ab0_0 .net "out", 0 0, L_0x5f5acedcc060;  alias, 1 drivers
S_0x5f5ace9f74c0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9f72a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcc060 .functor NAND 1, L_0x5f5acedcbff0, L_0x5f5acedcbff0, C4<1>, C4<1>;
v0x5f5ace9f7730_0 .net "in_a", 0 0, L_0x5f5acedcbff0;  alias, 1 drivers
v0x5f5ace9f7820_0 .net "in_b", 0 0, L_0x5f5acedcbff0;  alias, 1 drivers
v0x5f5ace9f7910_0 .net "out", 0 0, L_0x5f5acedcc060;  alias, 1 drivers
S_0x5f5ace9f7f30 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5ace9f55d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9f8630_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5ace9f86d0_0 .net "out", 0 0, L_0x5f5acedcbea0;  alias, 1 drivers
S_0x5f5ace9f8100 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9f7f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcbea0 .functor NAND 1, L_0x5f5acedceac0, L_0x5f5acedceac0, C4<1>, C4<1>;
v0x5f5ace9f8350_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5ace9f8410_0 .net "in_b", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5ace9f84d0_0 .net "out", 0 0, L_0x5f5acedcbea0;  alias, 1 drivers
S_0x5f5ace9f87d0 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5ace9f55d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9fe280_0 .net "branch1_out", 0 0, L_0x5f5acedcc1b0;  1 drivers
v0x5f5ace9fe3b0_0 .net "branch2_out", 0 0, L_0x5f5acedcc410;  1 drivers
v0x5f5ace9fe500_0 .net "in_a", 0 0, L_0x5f5acedcbf80;  alias, 1 drivers
v0x5f5ace9fe5d0_0 .net "in_b", 0 0, L_0x5f5acedcc060;  alias, 1 drivers
v0x5f5ace9fe670_0 .net "out", 0 0, L_0x5f5acedcc670;  alias, 1 drivers
v0x5f5ace9fe710_0 .net "temp1_out", 0 0, L_0x5f5acedcc140;  1 drivers
v0x5f5ace9fe7b0_0 .net "temp2_out", 0 0, L_0x5f5acedcc3a0;  1 drivers
v0x5f5ace9fe850_0 .net "temp3_out", 0 0, L_0x5f5acedcc600;  1 drivers
S_0x5f5ace9f8a00 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5ace9f87d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9f9ac0_0 .net "in_a", 0 0, L_0x5f5acedcbf80;  alias, 1 drivers
v0x5f5ace9f9b60_0 .net "in_b", 0 0, L_0x5f5acedcbf80;  alias, 1 drivers
v0x5f5ace9f9c20_0 .net "out", 0 0, L_0x5f5acedcc140;  alias, 1 drivers
v0x5f5ace9f9d40_0 .net "temp_out", 0 0, L_0x5f5acedcc0d0;  1 drivers
S_0x5f5ace9f8c70 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9f8a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcc0d0 .functor NAND 1, L_0x5f5acedcbf80, L_0x5f5acedcbf80, C4<1>, C4<1>;
v0x5f5ace9f8ee0_0 .net "in_a", 0 0, L_0x5f5acedcbf80;  alias, 1 drivers
v0x5f5ace9f8fa0_0 .net "in_b", 0 0, L_0x5f5acedcbf80;  alias, 1 drivers
v0x5f5ace9f90f0_0 .net "out", 0 0, L_0x5f5acedcc0d0;  alias, 1 drivers
S_0x5f5ace9f91f0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9f8a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9f9910_0 .net "in_a", 0 0, L_0x5f5acedcc0d0;  alias, 1 drivers
v0x5f5ace9f99b0_0 .net "out", 0 0, L_0x5f5acedcc140;  alias, 1 drivers
S_0x5f5ace9f93c0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9f91f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcc140 .functor NAND 1, L_0x5f5acedcc0d0, L_0x5f5acedcc0d0, C4<1>, C4<1>;
v0x5f5ace9f9630_0 .net "in_a", 0 0, L_0x5f5acedcc0d0;  alias, 1 drivers
v0x5f5ace9f9720_0 .net "in_b", 0 0, L_0x5f5acedcc0d0;  alias, 1 drivers
v0x5f5ace9f9810_0 .net "out", 0 0, L_0x5f5acedcc140;  alias, 1 drivers
S_0x5f5ace9f9eb0 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5ace9f87d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9faee0_0 .net "in_a", 0 0, L_0x5f5acedcc060;  alias, 1 drivers
v0x5f5ace9faf80_0 .net "in_b", 0 0, L_0x5f5acedcc060;  alias, 1 drivers
v0x5f5ace9fb040_0 .net "out", 0 0, L_0x5f5acedcc3a0;  alias, 1 drivers
v0x5f5ace9fb160_0 .net "temp_out", 0 0, L_0x5f5acedcc330;  1 drivers
S_0x5f5ace9fa090 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9f9eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcc330 .functor NAND 1, L_0x5f5acedcc060, L_0x5f5acedcc060, C4<1>, C4<1>;
v0x5f5ace9fa300_0 .net "in_a", 0 0, L_0x5f5acedcc060;  alias, 1 drivers
v0x5f5ace9fa3c0_0 .net "in_b", 0 0, L_0x5f5acedcc060;  alias, 1 drivers
v0x5f5ace9fa510_0 .net "out", 0 0, L_0x5f5acedcc330;  alias, 1 drivers
S_0x5f5ace9fa610 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9f9eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9fad30_0 .net "in_a", 0 0, L_0x5f5acedcc330;  alias, 1 drivers
v0x5f5ace9fadd0_0 .net "out", 0 0, L_0x5f5acedcc3a0;  alias, 1 drivers
S_0x5f5ace9fa7e0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9fa610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcc3a0 .functor NAND 1, L_0x5f5acedcc330, L_0x5f5acedcc330, C4<1>, C4<1>;
v0x5f5ace9faa50_0 .net "in_a", 0 0, L_0x5f5acedcc330;  alias, 1 drivers
v0x5f5ace9fab40_0 .net "in_b", 0 0, L_0x5f5acedcc330;  alias, 1 drivers
v0x5f5ace9fac30_0 .net "out", 0 0, L_0x5f5acedcc3a0;  alias, 1 drivers
S_0x5f5ace9fb2d0 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5ace9f87d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5ace9fc310_0 .net "in_a", 0 0, L_0x5f5acedcc1b0;  alias, 1 drivers
v0x5f5ace9fc3e0_0 .net "in_b", 0 0, L_0x5f5acedcc410;  alias, 1 drivers
v0x5f5ace9fc4b0_0 .net "out", 0 0, L_0x5f5acedcc600;  alias, 1 drivers
v0x5f5ace9fc5d0_0 .net "temp_out", 0 0, L_0x5f5acedcc590;  1 drivers
S_0x5f5ace9fb4b0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9fb2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcc590 .functor NAND 1, L_0x5f5acedcc1b0, L_0x5f5acedcc410, C4<1>, C4<1>;
v0x5f5ace9fb700_0 .net "in_a", 0 0, L_0x5f5acedcc1b0;  alias, 1 drivers
v0x5f5ace9fb7e0_0 .net "in_b", 0 0, L_0x5f5acedcc410;  alias, 1 drivers
v0x5f5ace9fb8a0_0 .net "out", 0 0, L_0x5f5acedcc590;  alias, 1 drivers
S_0x5f5ace9fb9f0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9fb2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9fc160_0 .net "in_a", 0 0, L_0x5f5acedcc590;  alias, 1 drivers
v0x5f5ace9fc200_0 .net "out", 0 0, L_0x5f5acedcc600;  alias, 1 drivers
S_0x5f5ace9fbc10 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9fb9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcc600 .functor NAND 1, L_0x5f5acedcc590, L_0x5f5acedcc590, C4<1>, C4<1>;
v0x5f5ace9fbe80_0 .net "in_a", 0 0, L_0x5f5acedcc590;  alias, 1 drivers
v0x5f5ace9fbf70_0 .net "in_b", 0 0, L_0x5f5acedcc590;  alias, 1 drivers
v0x5f5ace9fc060_0 .net "out", 0 0, L_0x5f5acedcc600;  alias, 1 drivers
S_0x5f5ace9fc720 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5ace9f87d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9fce50_0 .net "in_a", 0 0, L_0x5f5acedcc140;  alias, 1 drivers
v0x5f5ace9fcef0_0 .net "out", 0 0, L_0x5f5acedcc1b0;  alias, 1 drivers
S_0x5f5ace9fc8f0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9fc720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcc1b0 .functor NAND 1, L_0x5f5acedcc140, L_0x5f5acedcc140, C4<1>, C4<1>;
v0x5f5ace9fcb60_0 .net "in_a", 0 0, L_0x5f5acedcc140;  alias, 1 drivers
v0x5f5ace9fcc20_0 .net "in_b", 0 0, L_0x5f5acedcc140;  alias, 1 drivers
v0x5f5ace9fcd70_0 .net "out", 0 0, L_0x5f5acedcc1b0;  alias, 1 drivers
S_0x5f5ace9fcff0 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5ace9f87d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9fd7c0_0 .net "in_a", 0 0, L_0x5f5acedcc3a0;  alias, 1 drivers
v0x5f5ace9fd860_0 .net "out", 0 0, L_0x5f5acedcc410;  alias, 1 drivers
S_0x5f5ace9fd260 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9fcff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcc410 .functor NAND 1, L_0x5f5acedcc3a0, L_0x5f5acedcc3a0, C4<1>, C4<1>;
v0x5f5ace9fd4d0_0 .net "in_a", 0 0, L_0x5f5acedcc3a0;  alias, 1 drivers
v0x5f5ace9fd590_0 .net "in_b", 0 0, L_0x5f5acedcc3a0;  alias, 1 drivers
v0x5f5ace9fd6e0_0 .net "out", 0 0, L_0x5f5acedcc410;  alias, 1 drivers
S_0x5f5ace9fd960 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5ace9f87d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5ace9fe100_0 .net "in_a", 0 0, L_0x5f5acedcc600;  alias, 1 drivers
v0x5f5ace9fe1a0_0 .net "out", 0 0, L_0x5f5acedcc670;  alias, 1 drivers
S_0x5f5ace9fdb80 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9fd960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcc670 .functor NAND 1, L_0x5f5acedcc600, L_0x5f5acedcc600, C4<1>, C4<1>;
v0x5f5ace9fddf0_0 .net "in_a", 0 0, L_0x5f5acedcc600;  alias, 1 drivers
v0x5f5ace9fdeb0_0 .net "in_b", 0 0, L_0x5f5acedcc600;  alias, 1 drivers
v0x5f5ace9fe000_0 .net "out", 0 0, L_0x5f5acedcc670;  alias, 1 drivers
S_0x5f5ace9ff140 .scope module, "mux_gate14" "Mux" 4 21, 5 3 0, S_0x5f5ace9c4980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acea084a0_0 .net "in_a", 0 0, L_0x5f5acedcd830;  1 drivers
v0x5f5acea08540_0 .net "in_b", 0 0, L_0x5f5acedcd8d0;  1 drivers
v0x5f5acea08650_0 .net "out", 0 0, L_0x5f5acedcd670;  1 drivers
v0x5f5acea086f0_0 .net "sel", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea08790_0 .net "sel_out", 0 0, L_0x5f5acedcce40;  1 drivers
v0x5f5acea08910_0 .net "temp_a_out", 0 0, L_0x5f5acedccf20;  1 drivers
v0x5f5acea08ac0_0 .net "temp_b_out", 0 0, L_0x5f5acedcd040;  1 drivers
S_0x5f5ace9ff340 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5ace9ff140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea003a0_0 .net "in_a", 0 0, L_0x5f5acedcd830;  alias, 1 drivers
v0x5f5acea00470_0 .net "in_b", 0 0, L_0x5f5acedcce40;  alias, 1 drivers
v0x5f5acea00540_0 .net "out", 0 0, L_0x5f5acedccf20;  alias, 1 drivers
v0x5f5acea00660_0 .net "temp_out", 0 0, L_0x5f5acedcceb0;  1 drivers
S_0x5f5ace9ff5b0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5ace9ff340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcceb0 .functor NAND 1, L_0x5f5acedcd830, L_0x5f5acedcce40, C4<1>, C4<1>;
v0x5f5ace9ff820_0 .net "in_a", 0 0, L_0x5f5acedcd830;  alias, 1 drivers
v0x5f5ace9ff900_0 .net "in_b", 0 0, L_0x5f5acedcce40;  alias, 1 drivers
v0x5f5ace9ff9c0_0 .net "out", 0 0, L_0x5f5acedcceb0;  alias, 1 drivers
S_0x5f5ace9ffae0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5ace9ff340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea00220_0 .net "in_a", 0 0, L_0x5f5acedcceb0;  alias, 1 drivers
v0x5f5acea002c0_0 .net "out", 0 0, L_0x5f5acedccf20;  alias, 1 drivers
S_0x5f5ace9ffd00 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5ace9ffae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedccf20 .functor NAND 1, L_0x5f5acedcceb0, L_0x5f5acedcceb0, C4<1>, C4<1>;
v0x5f5ace9fff70_0 .net "in_a", 0 0, L_0x5f5acedcceb0;  alias, 1 drivers
v0x5f5acea00030_0 .net "in_b", 0 0, L_0x5f5acedcceb0;  alias, 1 drivers
v0x5f5acea00120_0 .net "out", 0 0, L_0x5f5acedccf20;  alias, 1 drivers
S_0x5f5acea00720 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5ace9ff140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea01730_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea017d0_0 .net "in_b", 0 0, L_0x5f5acedcd8d0;  alias, 1 drivers
v0x5f5acea018c0_0 .net "out", 0 0, L_0x5f5acedcd040;  alias, 1 drivers
v0x5f5acea019e0_0 .net "temp_out", 0 0, L_0x5f5acedccf90;  1 drivers
S_0x5f5acea00900 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea00720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedccf90 .functor NAND 1, L_0x5f5acedceac0, L_0x5f5acedcd8d0, C4<1>, C4<1>;
v0x5f5acea00b70_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea00c30_0 .net "in_b", 0 0, L_0x5f5acedcd8d0;  alias, 1 drivers
v0x5f5acea00cf0_0 .net "out", 0 0, L_0x5f5acedccf90;  alias, 1 drivers
S_0x5f5acea00e10 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea00720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea01580_0 .net "in_a", 0 0, L_0x5f5acedccf90;  alias, 1 drivers
v0x5f5acea01620_0 .net "out", 0 0, L_0x5f5acedcd040;  alias, 1 drivers
S_0x5f5acea01030 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea00e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcd040 .functor NAND 1, L_0x5f5acedccf90, L_0x5f5acedccf90, C4<1>, C4<1>;
v0x5f5acea012a0_0 .net "in_a", 0 0, L_0x5f5acedccf90;  alias, 1 drivers
v0x5f5acea01390_0 .net "in_b", 0 0, L_0x5f5acedccf90;  alias, 1 drivers
v0x5f5acea01480_0 .net "out", 0 0, L_0x5f5acedcd040;  alias, 1 drivers
S_0x5f5acea01aa0 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5ace9ff140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea021a0_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea02240_0 .net "out", 0 0, L_0x5f5acedcce40;  alias, 1 drivers
S_0x5f5acea01c70 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea01aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcce40 .functor NAND 1, L_0x5f5acedceac0, L_0x5f5acedceac0, C4<1>, C4<1>;
v0x5f5acea01ec0_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea01f80_0 .net "in_b", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea02040_0 .net "out", 0 0, L_0x5f5acedcce40;  alias, 1 drivers
S_0x5f5acea02340 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5ace9ff140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea07df0_0 .net "branch1_out", 0 0, L_0x5f5acedcd250;  1 drivers
v0x5f5acea07f20_0 .net "branch2_out", 0 0, L_0x5f5acedcd460;  1 drivers
v0x5f5acea08070_0 .net "in_a", 0 0, L_0x5f5acedccf20;  alias, 1 drivers
v0x5f5acea08140_0 .net "in_b", 0 0, L_0x5f5acedcd040;  alias, 1 drivers
v0x5f5acea081e0_0 .net "out", 0 0, L_0x5f5acedcd670;  alias, 1 drivers
v0x5f5acea08280_0 .net "temp1_out", 0 0, L_0x5f5acedcd1a0;  1 drivers
v0x5f5acea08320_0 .net "temp2_out", 0 0, L_0x5f5acedcd3b0;  1 drivers
v0x5f5acea083c0_0 .net "temp3_out", 0 0, L_0x5f5acedcd5c0;  1 drivers
S_0x5f5acea02570 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5acea02340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea03630_0 .net "in_a", 0 0, L_0x5f5acedccf20;  alias, 1 drivers
v0x5f5acea036d0_0 .net "in_b", 0 0, L_0x5f5acedccf20;  alias, 1 drivers
v0x5f5acea03790_0 .net "out", 0 0, L_0x5f5acedcd1a0;  alias, 1 drivers
v0x5f5acea038b0_0 .net "temp_out", 0 0, L_0x5f5acedcd0f0;  1 drivers
S_0x5f5acea027e0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea02570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcd0f0 .functor NAND 1, L_0x5f5acedccf20, L_0x5f5acedccf20, C4<1>, C4<1>;
v0x5f5acea02a50_0 .net "in_a", 0 0, L_0x5f5acedccf20;  alias, 1 drivers
v0x5f5acea02b10_0 .net "in_b", 0 0, L_0x5f5acedccf20;  alias, 1 drivers
v0x5f5acea02c60_0 .net "out", 0 0, L_0x5f5acedcd0f0;  alias, 1 drivers
S_0x5f5acea02d60 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea02570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea03480_0 .net "in_a", 0 0, L_0x5f5acedcd0f0;  alias, 1 drivers
v0x5f5acea03520_0 .net "out", 0 0, L_0x5f5acedcd1a0;  alias, 1 drivers
S_0x5f5acea02f30 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea02d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcd1a0 .functor NAND 1, L_0x5f5acedcd0f0, L_0x5f5acedcd0f0, C4<1>, C4<1>;
v0x5f5acea031a0_0 .net "in_a", 0 0, L_0x5f5acedcd0f0;  alias, 1 drivers
v0x5f5acea03290_0 .net "in_b", 0 0, L_0x5f5acedcd0f0;  alias, 1 drivers
v0x5f5acea03380_0 .net "out", 0 0, L_0x5f5acedcd1a0;  alias, 1 drivers
S_0x5f5acea03a20 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5acea02340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea04a50_0 .net "in_a", 0 0, L_0x5f5acedcd040;  alias, 1 drivers
v0x5f5acea04af0_0 .net "in_b", 0 0, L_0x5f5acedcd040;  alias, 1 drivers
v0x5f5acea04bb0_0 .net "out", 0 0, L_0x5f5acedcd3b0;  alias, 1 drivers
v0x5f5acea04cd0_0 .net "temp_out", 0 0, L_0x5f5acedcd300;  1 drivers
S_0x5f5acea03c00 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea03a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcd300 .functor NAND 1, L_0x5f5acedcd040, L_0x5f5acedcd040, C4<1>, C4<1>;
v0x5f5acea03e70_0 .net "in_a", 0 0, L_0x5f5acedcd040;  alias, 1 drivers
v0x5f5acea03f30_0 .net "in_b", 0 0, L_0x5f5acedcd040;  alias, 1 drivers
v0x5f5acea04080_0 .net "out", 0 0, L_0x5f5acedcd300;  alias, 1 drivers
S_0x5f5acea04180 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea03a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea048a0_0 .net "in_a", 0 0, L_0x5f5acedcd300;  alias, 1 drivers
v0x5f5acea04940_0 .net "out", 0 0, L_0x5f5acedcd3b0;  alias, 1 drivers
S_0x5f5acea04350 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea04180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcd3b0 .functor NAND 1, L_0x5f5acedcd300, L_0x5f5acedcd300, C4<1>, C4<1>;
v0x5f5acea045c0_0 .net "in_a", 0 0, L_0x5f5acedcd300;  alias, 1 drivers
v0x5f5acea046b0_0 .net "in_b", 0 0, L_0x5f5acedcd300;  alias, 1 drivers
v0x5f5acea047a0_0 .net "out", 0 0, L_0x5f5acedcd3b0;  alias, 1 drivers
S_0x5f5acea04e40 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5acea02340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea05e80_0 .net "in_a", 0 0, L_0x5f5acedcd250;  alias, 1 drivers
v0x5f5acea05f50_0 .net "in_b", 0 0, L_0x5f5acedcd460;  alias, 1 drivers
v0x5f5acea06020_0 .net "out", 0 0, L_0x5f5acedcd5c0;  alias, 1 drivers
v0x5f5acea06140_0 .net "temp_out", 0 0, L_0x5f5acedcd510;  1 drivers
S_0x5f5acea05020 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea04e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcd510 .functor NAND 1, L_0x5f5acedcd250, L_0x5f5acedcd460, C4<1>, C4<1>;
v0x5f5acea05270_0 .net "in_a", 0 0, L_0x5f5acedcd250;  alias, 1 drivers
v0x5f5acea05350_0 .net "in_b", 0 0, L_0x5f5acedcd460;  alias, 1 drivers
v0x5f5acea05410_0 .net "out", 0 0, L_0x5f5acedcd510;  alias, 1 drivers
S_0x5f5acea05560 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea04e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea05cd0_0 .net "in_a", 0 0, L_0x5f5acedcd510;  alias, 1 drivers
v0x5f5acea05d70_0 .net "out", 0 0, L_0x5f5acedcd5c0;  alias, 1 drivers
S_0x5f5acea05780 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea05560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcd5c0 .functor NAND 1, L_0x5f5acedcd510, L_0x5f5acedcd510, C4<1>, C4<1>;
v0x5f5acea059f0_0 .net "in_a", 0 0, L_0x5f5acedcd510;  alias, 1 drivers
v0x5f5acea05ae0_0 .net "in_b", 0 0, L_0x5f5acedcd510;  alias, 1 drivers
v0x5f5acea05bd0_0 .net "out", 0 0, L_0x5f5acedcd5c0;  alias, 1 drivers
S_0x5f5acea06290 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5acea02340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea069c0_0 .net "in_a", 0 0, L_0x5f5acedcd1a0;  alias, 1 drivers
v0x5f5acea06a60_0 .net "out", 0 0, L_0x5f5acedcd250;  alias, 1 drivers
S_0x5f5acea06460 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea06290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcd250 .functor NAND 1, L_0x5f5acedcd1a0, L_0x5f5acedcd1a0, C4<1>, C4<1>;
v0x5f5acea066d0_0 .net "in_a", 0 0, L_0x5f5acedcd1a0;  alias, 1 drivers
v0x5f5acea06790_0 .net "in_b", 0 0, L_0x5f5acedcd1a0;  alias, 1 drivers
v0x5f5acea068e0_0 .net "out", 0 0, L_0x5f5acedcd250;  alias, 1 drivers
S_0x5f5acea06b60 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5acea02340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea07330_0 .net "in_a", 0 0, L_0x5f5acedcd3b0;  alias, 1 drivers
v0x5f5acea073d0_0 .net "out", 0 0, L_0x5f5acedcd460;  alias, 1 drivers
S_0x5f5acea06dd0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea06b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcd460 .functor NAND 1, L_0x5f5acedcd3b0, L_0x5f5acedcd3b0, C4<1>, C4<1>;
v0x5f5acea07040_0 .net "in_a", 0 0, L_0x5f5acedcd3b0;  alias, 1 drivers
v0x5f5acea07100_0 .net "in_b", 0 0, L_0x5f5acedcd3b0;  alias, 1 drivers
v0x5f5acea07250_0 .net "out", 0 0, L_0x5f5acedcd460;  alias, 1 drivers
S_0x5f5acea074d0 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5acea02340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea07c70_0 .net "in_a", 0 0, L_0x5f5acedcd5c0;  alias, 1 drivers
v0x5f5acea07d10_0 .net "out", 0 0, L_0x5f5acedcd670;  alias, 1 drivers
S_0x5f5acea076f0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea074d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcd670 .functor NAND 1, L_0x5f5acedcd5c0, L_0x5f5acedcd5c0, C4<1>, C4<1>;
v0x5f5acea07960_0 .net "in_a", 0 0, L_0x5f5acedcd5c0;  alias, 1 drivers
v0x5f5acea07a20_0 .net "in_b", 0 0, L_0x5f5acedcd5c0;  alias, 1 drivers
v0x5f5acea07b70_0 .net "out", 0 0, L_0x5f5acedcd670;  alias, 1 drivers
S_0x5f5acea08cb0 .scope module, "mux_gate15" "Mux" 4 22, 5 3 0, S_0x5f5ace9c4980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acea12010_0 .net "in_a", 0 0, L_0x5f5acedce740;  1 drivers
v0x5f5acea120b0_0 .net "in_b", 0 0, L_0x5f5acedce7e0;  1 drivers
v0x5f5acea121c0_0 .net "out", 0 0, L_0x5f5acedce580;  1 drivers
v0x5f5acea12260_0 .net "sel", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea12300_0 .net "sel_out", 0 0, L_0x5f5acedcda70;  1 drivers
v0x5f5acea12480_0 .net "temp_a_out", 0 0, L_0x5f5acedcdbd0;  1 drivers
v0x5f5acea12630_0 .net "temp_b_out", 0 0, L_0x5f5acedcdd30;  1 drivers
S_0x5f5acea08eb0 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5acea08cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea09f10_0 .net "in_a", 0 0, L_0x5f5acedce740;  alias, 1 drivers
v0x5f5acea09fe0_0 .net "in_b", 0 0, L_0x5f5acedcda70;  alias, 1 drivers
v0x5f5acea0a0b0_0 .net "out", 0 0, L_0x5f5acedcdbd0;  alias, 1 drivers
v0x5f5acea0a1d0_0 .net "temp_out", 0 0, L_0x5f5acedcdb20;  1 drivers
S_0x5f5acea09120 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea08eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcdb20 .functor NAND 1, L_0x5f5acedce740, L_0x5f5acedcda70, C4<1>, C4<1>;
v0x5f5acea09390_0 .net "in_a", 0 0, L_0x5f5acedce740;  alias, 1 drivers
v0x5f5acea09470_0 .net "in_b", 0 0, L_0x5f5acedcda70;  alias, 1 drivers
v0x5f5acea09530_0 .net "out", 0 0, L_0x5f5acedcdb20;  alias, 1 drivers
S_0x5f5acea09650 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea08eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea09d90_0 .net "in_a", 0 0, L_0x5f5acedcdb20;  alias, 1 drivers
v0x5f5acea09e30_0 .net "out", 0 0, L_0x5f5acedcdbd0;  alias, 1 drivers
S_0x5f5acea09870 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea09650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcdbd0 .functor NAND 1, L_0x5f5acedcdb20, L_0x5f5acedcdb20, C4<1>, C4<1>;
v0x5f5acea09ae0_0 .net "in_a", 0 0, L_0x5f5acedcdb20;  alias, 1 drivers
v0x5f5acea09ba0_0 .net "in_b", 0 0, L_0x5f5acedcdb20;  alias, 1 drivers
v0x5f5acea09c90_0 .net "out", 0 0, L_0x5f5acedcdbd0;  alias, 1 drivers
S_0x5f5acea0a290 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5acea08cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea0b2a0_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea0b340_0 .net "in_b", 0 0, L_0x5f5acedce7e0;  alias, 1 drivers
v0x5f5acea0b430_0 .net "out", 0 0, L_0x5f5acedcdd30;  alias, 1 drivers
v0x5f5acea0b550_0 .net "temp_out", 0 0, L_0x5f5acedcdc80;  1 drivers
S_0x5f5acea0a470 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea0a290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcdc80 .functor NAND 1, L_0x5f5acedceac0, L_0x5f5acedce7e0, C4<1>, C4<1>;
v0x5f5acea0a6e0_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea0a7a0_0 .net "in_b", 0 0, L_0x5f5acedce7e0;  alias, 1 drivers
v0x5f5acea0a860_0 .net "out", 0 0, L_0x5f5acedcdc80;  alias, 1 drivers
S_0x5f5acea0a980 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea0a290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea0b0f0_0 .net "in_a", 0 0, L_0x5f5acedcdc80;  alias, 1 drivers
v0x5f5acea0b190_0 .net "out", 0 0, L_0x5f5acedcdd30;  alias, 1 drivers
S_0x5f5acea0aba0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea0a980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcdd30 .functor NAND 1, L_0x5f5acedcdc80, L_0x5f5acedcdc80, C4<1>, C4<1>;
v0x5f5acea0ae10_0 .net "in_a", 0 0, L_0x5f5acedcdc80;  alias, 1 drivers
v0x5f5acea0af00_0 .net "in_b", 0 0, L_0x5f5acedcdc80;  alias, 1 drivers
v0x5f5acea0aff0_0 .net "out", 0 0, L_0x5f5acedcdd30;  alias, 1 drivers
S_0x5f5acea0b610 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5acea08cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea0bd10_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea0bdb0_0 .net "out", 0 0, L_0x5f5acedcda70;  alias, 1 drivers
S_0x5f5acea0b7e0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea0b610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcda70 .functor NAND 1, L_0x5f5acedceac0, L_0x5f5acedceac0, C4<1>, C4<1>;
v0x5f5acea0ba30_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea0baf0_0 .net "in_b", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea0bbb0_0 .net "out", 0 0, L_0x5f5acedcda70;  alias, 1 drivers
S_0x5f5acea0beb0 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5acea08cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea11960_0 .net "branch1_out", 0 0, L_0x5f5acedcdf40;  1 drivers
v0x5f5acea11a90_0 .net "branch2_out", 0 0, L_0x5f5acedce260;  1 drivers
v0x5f5acea11be0_0 .net "in_a", 0 0, L_0x5f5acedcdbd0;  alias, 1 drivers
v0x5f5acea11cb0_0 .net "in_b", 0 0, L_0x5f5acedcdd30;  alias, 1 drivers
v0x5f5acea11d50_0 .net "out", 0 0, L_0x5f5acedce580;  alias, 1 drivers
v0x5f5acea11df0_0 .net "temp1_out", 0 0, L_0x5f5acedcde90;  1 drivers
v0x5f5acea11e90_0 .net "temp2_out", 0 0, L_0x5f5acedce1b0;  1 drivers
v0x5f5acea11f30_0 .net "temp3_out", 0 0, L_0x5f5acedce4d0;  1 drivers
S_0x5f5acea0c0e0 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5acea0beb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea0d1a0_0 .net "in_a", 0 0, L_0x5f5acedcdbd0;  alias, 1 drivers
v0x5f5acea0d240_0 .net "in_b", 0 0, L_0x5f5acedcdbd0;  alias, 1 drivers
v0x5f5acea0d300_0 .net "out", 0 0, L_0x5f5acedcde90;  alias, 1 drivers
v0x5f5acea0d420_0 .net "temp_out", 0 0, L_0x5f5acedcdde0;  1 drivers
S_0x5f5acea0c350 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea0c0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcdde0 .functor NAND 1, L_0x5f5acedcdbd0, L_0x5f5acedcdbd0, C4<1>, C4<1>;
v0x5f5acea0c5c0_0 .net "in_a", 0 0, L_0x5f5acedcdbd0;  alias, 1 drivers
v0x5f5acea0c680_0 .net "in_b", 0 0, L_0x5f5acedcdbd0;  alias, 1 drivers
v0x5f5acea0c7d0_0 .net "out", 0 0, L_0x5f5acedcdde0;  alias, 1 drivers
S_0x5f5acea0c8d0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea0c0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea0cff0_0 .net "in_a", 0 0, L_0x5f5acedcdde0;  alias, 1 drivers
v0x5f5acea0d090_0 .net "out", 0 0, L_0x5f5acedcde90;  alias, 1 drivers
S_0x5f5acea0caa0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea0c8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcde90 .functor NAND 1, L_0x5f5acedcdde0, L_0x5f5acedcdde0, C4<1>, C4<1>;
v0x5f5acea0cd10_0 .net "in_a", 0 0, L_0x5f5acedcdde0;  alias, 1 drivers
v0x5f5acea0ce00_0 .net "in_b", 0 0, L_0x5f5acedcdde0;  alias, 1 drivers
v0x5f5acea0cef0_0 .net "out", 0 0, L_0x5f5acedcde90;  alias, 1 drivers
S_0x5f5acea0d590 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5acea0beb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea0e5c0_0 .net "in_a", 0 0, L_0x5f5acedcdd30;  alias, 1 drivers
v0x5f5acea0e660_0 .net "in_b", 0 0, L_0x5f5acedcdd30;  alias, 1 drivers
v0x5f5acea0e720_0 .net "out", 0 0, L_0x5f5acedce1b0;  alias, 1 drivers
v0x5f5acea0e840_0 .net "temp_out", 0 0, L_0x5f5acedce100;  1 drivers
S_0x5f5acea0d770 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea0d590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedce100 .functor NAND 1, L_0x5f5acedcdd30, L_0x5f5acedcdd30, C4<1>, C4<1>;
v0x5f5acea0d9e0_0 .net "in_a", 0 0, L_0x5f5acedcdd30;  alias, 1 drivers
v0x5f5acea0daa0_0 .net "in_b", 0 0, L_0x5f5acedcdd30;  alias, 1 drivers
v0x5f5acea0dbf0_0 .net "out", 0 0, L_0x5f5acedce100;  alias, 1 drivers
S_0x5f5acea0dcf0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea0d590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea0e410_0 .net "in_a", 0 0, L_0x5f5acedce100;  alias, 1 drivers
v0x5f5acea0e4b0_0 .net "out", 0 0, L_0x5f5acedce1b0;  alias, 1 drivers
S_0x5f5acea0dec0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea0dcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedce1b0 .functor NAND 1, L_0x5f5acedce100, L_0x5f5acedce100, C4<1>, C4<1>;
v0x5f5acea0e130_0 .net "in_a", 0 0, L_0x5f5acedce100;  alias, 1 drivers
v0x5f5acea0e220_0 .net "in_b", 0 0, L_0x5f5acedce100;  alias, 1 drivers
v0x5f5acea0e310_0 .net "out", 0 0, L_0x5f5acedce1b0;  alias, 1 drivers
S_0x5f5acea0e9b0 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5acea0beb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea0f9f0_0 .net "in_a", 0 0, L_0x5f5acedcdf40;  alias, 1 drivers
v0x5f5acea0fac0_0 .net "in_b", 0 0, L_0x5f5acedce260;  alias, 1 drivers
v0x5f5acea0fb90_0 .net "out", 0 0, L_0x5f5acedce4d0;  alias, 1 drivers
v0x5f5acea0fcb0_0 .net "temp_out", 0 0, L_0x5f5acedce420;  1 drivers
S_0x5f5acea0eb90 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea0e9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedce420 .functor NAND 1, L_0x5f5acedcdf40, L_0x5f5acedce260, C4<1>, C4<1>;
v0x5f5acea0ede0_0 .net "in_a", 0 0, L_0x5f5acedcdf40;  alias, 1 drivers
v0x5f5acea0eec0_0 .net "in_b", 0 0, L_0x5f5acedce260;  alias, 1 drivers
v0x5f5acea0ef80_0 .net "out", 0 0, L_0x5f5acedce420;  alias, 1 drivers
S_0x5f5acea0f0d0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea0e9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea0f840_0 .net "in_a", 0 0, L_0x5f5acedce420;  alias, 1 drivers
v0x5f5acea0f8e0_0 .net "out", 0 0, L_0x5f5acedce4d0;  alias, 1 drivers
S_0x5f5acea0f2f0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea0f0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedce4d0 .functor NAND 1, L_0x5f5acedce420, L_0x5f5acedce420, C4<1>, C4<1>;
v0x5f5acea0f560_0 .net "in_a", 0 0, L_0x5f5acedce420;  alias, 1 drivers
v0x5f5acea0f650_0 .net "in_b", 0 0, L_0x5f5acedce420;  alias, 1 drivers
v0x5f5acea0f740_0 .net "out", 0 0, L_0x5f5acedce4d0;  alias, 1 drivers
S_0x5f5acea0fe00 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5acea0beb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea10530_0 .net "in_a", 0 0, L_0x5f5acedcde90;  alias, 1 drivers
v0x5f5acea105d0_0 .net "out", 0 0, L_0x5f5acedcdf40;  alias, 1 drivers
S_0x5f5acea0ffd0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea0fe00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcdf40 .functor NAND 1, L_0x5f5acedcde90, L_0x5f5acedcde90, C4<1>, C4<1>;
v0x5f5acea10240_0 .net "in_a", 0 0, L_0x5f5acedcde90;  alias, 1 drivers
v0x5f5acea10300_0 .net "in_b", 0 0, L_0x5f5acedcde90;  alias, 1 drivers
v0x5f5acea10450_0 .net "out", 0 0, L_0x5f5acedcdf40;  alias, 1 drivers
S_0x5f5acea106d0 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5acea0beb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea10ea0_0 .net "in_a", 0 0, L_0x5f5acedce1b0;  alias, 1 drivers
v0x5f5acea10f40_0 .net "out", 0 0, L_0x5f5acedce260;  alias, 1 drivers
S_0x5f5acea10940 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea106d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedce260 .functor NAND 1, L_0x5f5acedce1b0, L_0x5f5acedce1b0, C4<1>, C4<1>;
v0x5f5acea10bb0_0 .net "in_a", 0 0, L_0x5f5acedce1b0;  alias, 1 drivers
v0x5f5acea10c70_0 .net "in_b", 0 0, L_0x5f5acedce1b0;  alias, 1 drivers
v0x5f5acea10dc0_0 .net "out", 0 0, L_0x5f5acedce260;  alias, 1 drivers
S_0x5f5acea11040 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5acea0beb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea117e0_0 .net "in_a", 0 0, L_0x5f5acedce4d0;  alias, 1 drivers
v0x5f5acea11880_0 .net "out", 0 0, L_0x5f5acedce580;  alias, 1 drivers
S_0x5f5acea11260 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea11040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedce580 .functor NAND 1, L_0x5f5acedce4d0, L_0x5f5acedce4d0, C4<1>, C4<1>;
v0x5f5acea114d0_0 .net "in_a", 0 0, L_0x5f5acedce4d0;  alias, 1 drivers
v0x5f5acea11590_0 .net "in_b", 0 0, L_0x5f5acedce4d0;  alias, 1 drivers
v0x5f5acea116e0_0 .net "out", 0 0, L_0x5f5acedce580;  alias, 1 drivers
S_0x5f5acea12820 .scope module, "mux_gate2" "Mux" 4 9, 5 3 0, S_0x5f5ace9c4980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acea1bbc0_0 .net "in_a", 0 0, L_0x5f5acedc2a40;  1 drivers
v0x5f5acea1bc60_0 .net "in_b", 0 0, L_0x5f5acedc2ae0;  1 drivers
v0x5f5acea1bd70_0 .net "out", 0 0, L_0x5f5acedc2880;  1 drivers
v0x5f5acea1be10_0 .net "sel", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea1beb0_0 .net "sel_out", 0 0, L_0x5f5acedc1d90;  1 drivers
v0x5f5acea1c030_0 .net "temp_a_out", 0 0, L_0x5f5acedc1ed0;  1 drivers
v0x5f5acea1c1e0_0 .net "temp_b_out", 0 0, L_0x5f5acedc2030;  1 drivers
S_0x5f5acea12a20 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5acea12820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea13a30_0 .net "in_a", 0 0, L_0x5f5acedc2a40;  alias, 1 drivers
v0x5f5acea13b00_0 .net "in_b", 0 0, L_0x5f5acedc1d90;  alias, 1 drivers
v0x5f5acea13bd0_0 .net "out", 0 0, L_0x5f5acedc1ed0;  alias, 1 drivers
v0x5f5acea13cf0_0 .net "temp_out", 0 0, L_0x5f5acedc1e20;  1 drivers
S_0x5f5acea12c40 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea12a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc1e20 .functor NAND 1, L_0x5f5acedc2a40, L_0x5f5acedc1d90, C4<1>, C4<1>;
v0x5f5acea12eb0_0 .net "in_a", 0 0, L_0x5f5acedc2a40;  alias, 1 drivers
v0x5f5acea12f90_0 .net "in_b", 0 0, L_0x5f5acedc1d90;  alias, 1 drivers
v0x5f5acea13050_0 .net "out", 0 0, L_0x5f5acedc1e20;  alias, 1 drivers
S_0x5f5acea13170 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea12a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea138b0_0 .net "in_a", 0 0, L_0x5f5acedc1e20;  alias, 1 drivers
v0x5f5acea13950_0 .net "out", 0 0, L_0x5f5acedc1ed0;  alias, 1 drivers
S_0x5f5acea13390 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea13170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc1ed0 .functor NAND 1, L_0x5f5acedc1e20, L_0x5f5acedc1e20, C4<1>, C4<1>;
v0x5f5acea13600_0 .net "in_a", 0 0, L_0x5f5acedc1e20;  alias, 1 drivers
v0x5f5acea136c0_0 .net "in_b", 0 0, L_0x5f5acedc1e20;  alias, 1 drivers
v0x5f5acea137b0_0 .net "out", 0 0, L_0x5f5acedc1ed0;  alias, 1 drivers
S_0x5f5acea13db0 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5acea12820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea14dc0_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea14e60_0 .net "in_b", 0 0, L_0x5f5acedc2ae0;  alias, 1 drivers
v0x5f5acea14f50_0 .net "out", 0 0, L_0x5f5acedc2030;  alias, 1 drivers
v0x5f5acea15070_0 .net "temp_out", 0 0, L_0x5f5acedc1f80;  1 drivers
S_0x5f5acea13f90 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea13db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc1f80 .functor NAND 1, L_0x5f5acedceac0, L_0x5f5acedc2ae0, C4<1>, C4<1>;
v0x5f5acea14200_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea142c0_0 .net "in_b", 0 0, L_0x5f5acedc2ae0;  alias, 1 drivers
v0x5f5acea14380_0 .net "out", 0 0, L_0x5f5acedc1f80;  alias, 1 drivers
S_0x5f5acea144a0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea13db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea14c10_0 .net "in_a", 0 0, L_0x5f5acedc1f80;  alias, 1 drivers
v0x5f5acea14cb0_0 .net "out", 0 0, L_0x5f5acedc2030;  alias, 1 drivers
S_0x5f5acea146c0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea144a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc2030 .functor NAND 1, L_0x5f5acedc1f80, L_0x5f5acedc1f80, C4<1>, C4<1>;
v0x5f5acea14930_0 .net "in_a", 0 0, L_0x5f5acedc1f80;  alias, 1 drivers
v0x5f5acea14a20_0 .net "in_b", 0 0, L_0x5f5acedc1f80;  alias, 1 drivers
v0x5f5acea14b10_0 .net "out", 0 0, L_0x5f5acedc2030;  alias, 1 drivers
S_0x5f5acea151c0 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5acea12820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea158c0_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea15960_0 .net "out", 0 0, L_0x5f5acedc1d90;  alias, 1 drivers
S_0x5f5acea15390 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea151c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc1d90 .functor NAND 1, L_0x5f5acedceac0, L_0x5f5acedceac0, C4<1>, C4<1>;
v0x5f5acea155e0_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea156a0_0 .net "in_b", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea15760_0 .net "out", 0 0, L_0x5f5acedc1d90;  alias, 1 drivers
S_0x5f5acea15a60 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5acea12820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea1b510_0 .net "branch1_out", 0 0, L_0x5f5acedc2240;  1 drivers
v0x5f5acea1b640_0 .net "branch2_out", 0 0, L_0x5f5acedc2560;  1 drivers
v0x5f5acea1b790_0 .net "in_a", 0 0, L_0x5f5acedc1ed0;  alias, 1 drivers
v0x5f5acea1b860_0 .net "in_b", 0 0, L_0x5f5acedc2030;  alias, 1 drivers
v0x5f5acea1b900_0 .net "out", 0 0, L_0x5f5acedc2880;  alias, 1 drivers
v0x5f5acea1b9a0_0 .net "temp1_out", 0 0, L_0x5f5acedc2190;  1 drivers
v0x5f5acea1ba40_0 .net "temp2_out", 0 0, L_0x5f5acedc24b0;  1 drivers
v0x5f5acea1bae0_0 .net "temp3_out", 0 0, L_0x5f5acedc27d0;  1 drivers
S_0x5f5acea15c90 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5acea15a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea16d50_0 .net "in_a", 0 0, L_0x5f5acedc1ed0;  alias, 1 drivers
v0x5f5acea16df0_0 .net "in_b", 0 0, L_0x5f5acedc1ed0;  alias, 1 drivers
v0x5f5acea16eb0_0 .net "out", 0 0, L_0x5f5acedc2190;  alias, 1 drivers
v0x5f5acea16fd0_0 .net "temp_out", 0 0, L_0x5f5acedc20e0;  1 drivers
S_0x5f5acea15f00 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea15c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc20e0 .functor NAND 1, L_0x5f5acedc1ed0, L_0x5f5acedc1ed0, C4<1>, C4<1>;
v0x5f5acea16170_0 .net "in_a", 0 0, L_0x5f5acedc1ed0;  alias, 1 drivers
v0x5f5acea16230_0 .net "in_b", 0 0, L_0x5f5acedc1ed0;  alias, 1 drivers
v0x5f5acea16380_0 .net "out", 0 0, L_0x5f5acedc20e0;  alias, 1 drivers
S_0x5f5acea16480 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea15c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea16ba0_0 .net "in_a", 0 0, L_0x5f5acedc20e0;  alias, 1 drivers
v0x5f5acea16c40_0 .net "out", 0 0, L_0x5f5acedc2190;  alias, 1 drivers
S_0x5f5acea16650 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea16480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc2190 .functor NAND 1, L_0x5f5acedc20e0, L_0x5f5acedc20e0, C4<1>, C4<1>;
v0x5f5acea168c0_0 .net "in_a", 0 0, L_0x5f5acedc20e0;  alias, 1 drivers
v0x5f5acea169b0_0 .net "in_b", 0 0, L_0x5f5acedc20e0;  alias, 1 drivers
v0x5f5acea16aa0_0 .net "out", 0 0, L_0x5f5acedc2190;  alias, 1 drivers
S_0x5f5acea17140 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5acea15a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea18170_0 .net "in_a", 0 0, L_0x5f5acedc2030;  alias, 1 drivers
v0x5f5acea18210_0 .net "in_b", 0 0, L_0x5f5acedc2030;  alias, 1 drivers
v0x5f5acea182d0_0 .net "out", 0 0, L_0x5f5acedc24b0;  alias, 1 drivers
v0x5f5acea183f0_0 .net "temp_out", 0 0, L_0x5f5acedc2400;  1 drivers
S_0x5f5acea17320 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea17140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc2400 .functor NAND 1, L_0x5f5acedc2030, L_0x5f5acedc2030, C4<1>, C4<1>;
v0x5f5acea17590_0 .net "in_a", 0 0, L_0x5f5acedc2030;  alias, 1 drivers
v0x5f5acea17650_0 .net "in_b", 0 0, L_0x5f5acedc2030;  alias, 1 drivers
v0x5f5acea177a0_0 .net "out", 0 0, L_0x5f5acedc2400;  alias, 1 drivers
S_0x5f5acea178a0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea17140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea17fc0_0 .net "in_a", 0 0, L_0x5f5acedc2400;  alias, 1 drivers
v0x5f5acea18060_0 .net "out", 0 0, L_0x5f5acedc24b0;  alias, 1 drivers
S_0x5f5acea17a70 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea178a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc24b0 .functor NAND 1, L_0x5f5acedc2400, L_0x5f5acedc2400, C4<1>, C4<1>;
v0x5f5acea17ce0_0 .net "in_a", 0 0, L_0x5f5acedc2400;  alias, 1 drivers
v0x5f5acea17dd0_0 .net "in_b", 0 0, L_0x5f5acedc2400;  alias, 1 drivers
v0x5f5acea17ec0_0 .net "out", 0 0, L_0x5f5acedc24b0;  alias, 1 drivers
S_0x5f5acea18560 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5acea15a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea195a0_0 .net "in_a", 0 0, L_0x5f5acedc2240;  alias, 1 drivers
v0x5f5acea19670_0 .net "in_b", 0 0, L_0x5f5acedc2560;  alias, 1 drivers
v0x5f5acea19740_0 .net "out", 0 0, L_0x5f5acedc27d0;  alias, 1 drivers
v0x5f5acea19860_0 .net "temp_out", 0 0, L_0x5f5acedc2720;  1 drivers
S_0x5f5acea18740 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea18560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc2720 .functor NAND 1, L_0x5f5acedc2240, L_0x5f5acedc2560, C4<1>, C4<1>;
v0x5f5acea18990_0 .net "in_a", 0 0, L_0x5f5acedc2240;  alias, 1 drivers
v0x5f5acea18a70_0 .net "in_b", 0 0, L_0x5f5acedc2560;  alias, 1 drivers
v0x5f5acea18b30_0 .net "out", 0 0, L_0x5f5acedc2720;  alias, 1 drivers
S_0x5f5acea18c80 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea18560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea193f0_0 .net "in_a", 0 0, L_0x5f5acedc2720;  alias, 1 drivers
v0x5f5acea19490_0 .net "out", 0 0, L_0x5f5acedc27d0;  alias, 1 drivers
S_0x5f5acea18ea0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea18c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc27d0 .functor NAND 1, L_0x5f5acedc2720, L_0x5f5acedc2720, C4<1>, C4<1>;
v0x5f5acea19110_0 .net "in_a", 0 0, L_0x5f5acedc2720;  alias, 1 drivers
v0x5f5acea19200_0 .net "in_b", 0 0, L_0x5f5acedc2720;  alias, 1 drivers
v0x5f5acea192f0_0 .net "out", 0 0, L_0x5f5acedc27d0;  alias, 1 drivers
S_0x5f5acea199b0 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5acea15a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea1a0e0_0 .net "in_a", 0 0, L_0x5f5acedc2190;  alias, 1 drivers
v0x5f5acea1a180_0 .net "out", 0 0, L_0x5f5acedc2240;  alias, 1 drivers
S_0x5f5acea19b80 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea199b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc2240 .functor NAND 1, L_0x5f5acedc2190, L_0x5f5acedc2190, C4<1>, C4<1>;
v0x5f5acea19df0_0 .net "in_a", 0 0, L_0x5f5acedc2190;  alias, 1 drivers
v0x5f5acea19eb0_0 .net "in_b", 0 0, L_0x5f5acedc2190;  alias, 1 drivers
v0x5f5acea1a000_0 .net "out", 0 0, L_0x5f5acedc2240;  alias, 1 drivers
S_0x5f5acea1a280 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5acea15a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea1aa50_0 .net "in_a", 0 0, L_0x5f5acedc24b0;  alias, 1 drivers
v0x5f5acea1aaf0_0 .net "out", 0 0, L_0x5f5acedc2560;  alias, 1 drivers
S_0x5f5acea1a4f0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea1a280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc2560 .functor NAND 1, L_0x5f5acedc24b0, L_0x5f5acedc24b0, C4<1>, C4<1>;
v0x5f5acea1a760_0 .net "in_a", 0 0, L_0x5f5acedc24b0;  alias, 1 drivers
v0x5f5acea1a820_0 .net "in_b", 0 0, L_0x5f5acedc24b0;  alias, 1 drivers
v0x5f5acea1a970_0 .net "out", 0 0, L_0x5f5acedc2560;  alias, 1 drivers
S_0x5f5acea1abf0 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5acea15a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea1b390_0 .net "in_a", 0 0, L_0x5f5acedc27d0;  alias, 1 drivers
v0x5f5acea1b430_0 .net "out", 0 0, L_0x5f5acedc2880;  alias, 1 drivers
S_0x5f5acea1ae10 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea1abf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc2880 .functor NAND 1, L_0x5f5acedc27d0, L_0x5f5acedc27d0, C4<1>, C4<1>;
v0x5f5acea1b080_0 .net "in_a", 0 0, L_0x5f5acedc27d0;  alias, 1 drivers
v0x5f5acea1b140_0 .net "in_b", 0 0, L_0x5f5acedc27d0;  alias, 1 drivers
v0x5f5acea1b290_0 .net "out", 0 0, L_0x5f5acedc2880;  alias, 1 drivers
S_0x5f5acea1c3d0 .scope module, "mux_gate3" "Mux" 4 10, 5 3 0, S_0x5f5ace9c4980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acea25730_0 .net "in_a", 0 0, L_0x5f5acedc3890;  1 drivers
v0x5f5acea257d0_0 .net "in_b", 0 0, L_0x5f5acedc3930;  1 drivers
v0x5f5acea258e0_0 .net "out", 0 0, L_0x5f5acedc36d0;  1 drivers
v0x5f5acea25980_0 .net "sel", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea25a20_0 .net "sel_out", 0 0, L_0x5f5acedc2bc0;  1 drivers
v0x5f5acea25ba0_0 .net "temp_a_out", 0 0, L_0x5f5acedc2d20;  1 drivers
v0x5f5acea25d50_0 .net "temp_b_out", 0 0, L_0x5f5acedc2e80;  1 drivers
S_0x5f5acea1c5d0 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5acea1c3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea1d630_0 .net "in_a", 0 0, L_0x5f5acedc3890;  alias, 1 drivers
v0x5f5acea1d700_0 .net "in_b", 0 0, L_0x5f5acedc2bc0;  alias, 1 drivers
v0x5f5acea1d7d0_0 .net "out", 0 0, L_0x5f5acedc2d20;  alias, 1 drivers
v0x5f5acea1d8f0_0 .net "temp_out", 0 0, L_0x5f5acedc2c70;  1 drivers
S_0x5f5acea1c840 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea1c5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc2c70 .functor NAND 1, L_0x5f5acedc3890, L_0x5f5acedc2bc0, C4<1>, C4<1>;
v0x5f5acea1cab0_0 .net "in_a", 0 0, L_0x5f5acedc3890;  alias, 1 drivers
v0x5f5acea1cb90_0 .net "in_b", 0 0, L_0x5f5acedc2bc0;  alias, 1 drivers
v0x5f5acea1cc50_0 .net "out", 0 0, L_0x5f5acedc2c70;  alias, 1 drivers
S_0x5f5acea1cd70 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea1c5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea1d4b0_0 .net "in_a", 0 0, L_0x5f5acedc2c70;  alias, 1 drivers
v0x5f5acea1d550_0 .net "out", 0 0, L_0x5f5acedc2d20;  alias, 1 drivers
S_0x5f5acea1cf90 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea1cd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc2d20 .functor NAND 1, L_0x5f5acedc2c70, L_0x5f5acedc2c70, C4<1>, C4<1>;
v0x5f5acea1d200_0 .net "in_a", 0 0, L_0x5f5acedc2c70;  alias, 1 drivers
v0x5f5acea1d2c0_0 .net "in_b", 0 0, L_0x5f5acedc2c70;  alias, 1 drivers
v0x5f5acea1d3b0_0 .net "out", 0 0, L_0x5f5acedc2d20;  alias, 1 drivers
S_0x5f5acea1d9b0 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5acea1c3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea1e9c0_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea1ea60_0 .net "in_b", 0 0, L_0x5f5acedc3930;  alias, 1 drivers
v0x5f5acea1eb50_0 .net "out", 0 0, L_0x5f5acedc2e80;  alias, 1 drivers
v0x5f5acea1ec70_0 .net "temp_out", 0 0, L_0x5f5acedc2dd0;  1 drivers
S_0x5f5acea1db90 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea1d9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc2dd0 .functor NAND 1, L_0x5f5acedceac0, L_0x5f5acedc3930, C4<1>, C4<1>;
v0x5f5acea1de00_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea1dec0_0 .net "in_b", 0 0, L_0x5f5acedc3930;  alias, 1 drivers
v0x5f5acea1df80_0 .net "out", 0 0, L_0x5f5acedc2dd0;  alias, 1 drivers
S_0x5f5acea1e0a0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea1d9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea1e810_0 .net "in_a", 0 0, L_0x5f5acedc2dd0;  alias, 1 drivers
v0x5f5acea1e8b0_0 .net "out", 0 0, L_0x5f5acedc2e80;  alias, 1 drivers
S_0x5f5acea1e2c0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea1e0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc2e80 .functor NAND 1, L_0x5f5acedc2dd0, L_0x5f5acedc2dd0, C4<1>, C4<1>;
v0x5f5acea1e530_0 .net "in_a", 0 0, L_0x5f5acedc2dd0;  alias, 1 drivers
v0x5f5acea1e620_0 .net "in_b", 0 0, L_0x5f5acedc2dd0;  alias, 1 drivers
v0x5f5acea1e710_0 .net "out", 0 0, L_0x5f5acedc2e80;  alias, 1 drivers
S_0x5f5acea1ed30 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5acea1c3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea1f430_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea1f4d0_0 .net "out", 0 0, L_0x5f5acedc2bc0;  alias, 1 drivers
S_0x5f5acea1ef00 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea1ed30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc2bc0 .functor NAND 1, L_0x5f5acedceac0, L_0x5f5acedceac0, C4<1>, C4<1>;
v0x5f5acea1f150_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea1f210_0 .net "in_b", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea1f2d0_0 .net "out", 0 0, L_0x5f5acedc2bc0;  alias, 1 drivers
S_0x5f5acea1f5d0 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5acea1c3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea25080_0 .net "branch1_out", 0 0, L_0x5f5acedc3090;  1 drivers
v0x5f5acea251b0_0 .net "branch2_out", 0 0, L_0x5f5acedc33b0;  1 drivers
v0x5f5acea25300_0 .net "in_a", 0 0, L_0x5f5acedc2d20;  alias, 1 drivers
v0x5f5acea253d0_0 .net "in_b", 0 0, L_0x5f5acedc2e80;  alias, 1 drivers
v0x5f5acea25470_0 .net "out", 0 0, L_0x5f5acedc36d0;  alias, 1 drivers
v0x5f5acea25510_0 .net "temp1_out", 0 0, L_0x5f5acedc2fe0;  1 drivers
v0x5f5acea255b0_0 .net "temp2_out", 0 0, L_0x5f5acedc3300;  1 drivers
v0x5f5acea25650_0 .net "temp3_out", 0 0, L_0x5f5acedc3620;  1 drivers
S_0x5f5acea1f800 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5acea1f5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea208c0_0 .net "in_a", 0 0, L_0x5f5acedc2d20;  alias, 1 drivers
v0x5f5acea20960_0 .net "in_b", 0 0, L_0x5f5acedc2d20;  alias, 1 drivers
v0x5f5acea20a20_0 .net "out", 0 0, L_0x5f5acedc2fe0;  alias, 1 drivers
v0x5f5acea20b40_0 .net "temp_out", 0 0, L_0x5f5acedc2f30;  1 drivers
S_0x5f5acea1fa70 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea1f800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc2f30 .functor NAND 1, L_0x5f5acedc2d20, L_0x5f5acedc2d20, C4<1>, C4<1>;
v0x5f5acea1fce0_0 .net "in_a", 0 0, L_0x5f5acedc2d20;  alias, 1 drivers
v0x5f5acea1fda0_0 .net "in_b", 0 0, L_0x5f5acedc2d20;  alias, 1 drivers
v0x5f5acea1fef0_0 .net "out", 0 0, L_0x5f5acedc2f30;  alias, 1 drivers
S_0x5f5acea1fff0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea1f800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea20710_0 .net "in_a", 0 0, L_0x5f5acedc2f30;  alias, 1 drivers
v0x5f5acea207b0_0 .net "out", 0 0, L_0x5f5acedc2fe0;  alias, 1 drivers
S_0x5f5acea201c0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea1fff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc2fe0 .functor NAND 1, L_0x5f5acedc2f30, L_0x5f5acedc2f30, C4<1>, C4<1>;
v0x5f5acea20430_0 .net "in_a", 0 0, L_0x5f5acedc2f30;  alias, 1 drivers
v0x5f5acea20520_0 .net "in_b", 0 0, L_0x5f5acedc2f30;  alias, 1 drivers
v0x5f5acea20610_0 .net "out", 0 0, L_0x5f5acedc2fe0;  alias, 1 drivers
S_0x5f5acea20cb0 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5acea1f5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea21ce0_0 .net "in_a", 0 0, L_0x5f5acedc2e80;  alias, 1 drivers
v0x5f5acea21d80_0 .net "in_b", 0 0, L_0x5f5acedc2e80;  alias, 1 drivers
v0x5f5acea21e40_0 .net "out", 0 0, L_0x5f5acedc3300;  alias, 1 drivers
v0x5f5acea21f60_0 .net "temp_out", 0 0, L_0x5f5acedc3250;  1 drivers
S_0x5f5acea20e90 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea20cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc3250 .functor NAND 1, L_0x5f5acedc2e80, L_0x5f5acedc2e80, C4<1>, C4<1>;
v0x5f5acea21100_0 .net "in_a", 0 0, L_0x5f5acedc2e80;  alias, 1 drivers
v0x5f5acea211c0_0 .net "in_b", 0 0, L_0x5f5acedc2e80;  alias, 1 drivers
v0x5f5acea21310_0 .net "out", 0 0, L_0x5f5acedc3250;  alias, 1 drivers
S_0x5f5acea21410 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea20cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea21b30_0 .net "in_a", 0 0, L_0x5f5acedc3250;  alias, 1 drivers
v0x5f5acea21bd0_0 .net "out", 0 0, L_0x5f5acedc3300;  alias, 1 drivers
S_0x5f5acea215e0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea21410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc3300 .functor NAND 1, L_0x5f5acedc3250, L_0x5f5acedc3250, C4<1>, C4<1>;
v0x5f5acea21850_0 .net "in_a", 0 0, L_0x5f5acedc3250;  alias, 1 drivers
v0x5f5acea21940_0 .net "in_b", 0 0, L_0x5f5acedc3250;  alias, 1 drivers
v0x5f5acea21a30_0 .net "out", 0 0, L_0x5f5acedc3300;  alias, 1 drivers
S_0x5f5acea220d0 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5acea1f5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea23110_0 .net "in_a", 0 0, L_0x5f5acedc3090;  alias, 1 drivers
v0x5f5acea231e0_0 .net "in_b", 0 0, L_0x5f5acedc33b0;  alias, 1 drivers
v0x5f5acea232b0_0 .net "out", 0 0, L_0x5f5acedc3620;  alias, 1 drivers
v0x5f5acea233d0_0 .net "temp_out", 0 0, L_0x5f5acedc3570;  1 drivers
S_0x5f5acea222b0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea220d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc3570 .functor NAND 1, L_0x5f5acedc3090, L_0x5f5acedc33b0, C4<1>, C4<1>;
v0x5f5acea22500_0 .net "in_a", 0 0, L_0x5f5acedc3090;  alias, 1 drivers
v0x5f5acea225e0_0 .net "in_b", 0 0, L_0x5f5acedc33b0;  alias, 1 drivers
v0x5f5acea226a0_0 .net "out", 0 0, L_0x5f5acedc3570;  alias, 1 drivers
S_0x5f5acea227f0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea220d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea22f60_0 .net "in_a", 0 0, L_0x5f5acedc3570;  alias, 1 drivers
v0x5f5acea23000_0 .net "out", 0 0, L_0x5f5acedc3620;  alias, 1 drivers
S_0x5f5acea22a10 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea227f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc3620 .functor NAND 1, L_0x5f5acedc3570, L_0x5f5acedc3570, C4<1>, C4<1>;
v0x5f5acea22c80_0 .net "in_a", 0 0, L_0x5f5acedc3570;  alias, 1 drivers
v0x5f5acea22d70_0 .net "in_b", 0 0, L_0x5f5acedc3570;  alias, 1 drivers
v0x5f5acea22e60_0 .net "out", 0 0, L_0x5f5acedc3620;  alias, 1 drivers
S_0x5f5acea23520 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5acea1f5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea23c50_0 .net "in_a", 0 0, L_0x5f5acedc2fe0;  alias, 1 drivers
v0x5f5acea23cf0_0 .net "out", 0 0, L_0x5f5acedc3090;  alias, 1 drivers
S_0x5f5acea236f0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea23520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc3090 .functor NAND 1, L_0x5f5acedc2fe0, L_0x5f5acedc2fe0, C4<1>, C4<1>;
v0x5f5acea23960_0 .net "in_a", 0 0, L_0x5f5acedc2fe0;  alias, 1 drivers
v0x5f5acea23a20_0 .net "in_b", 0 0, L_0x5f5acedc2fe0;  alias, 1 drivers
v0x5f5acea23b70_0 .net "out", 0 0, L_0x5f5acedc3090;  alias, 1 drivers
S_0x5f5acea23df0 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5acea1f5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea245c0_0 .net "in_a", 0 0, L_0x5f5acedc3300;  alias, 1 drivers
v0x5f5acea24660_0 .net "out", 0 0, L_0x5f5acedc33b0;  alias, 1 drivers
S_0x5f5acea24060 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea23df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc33b0 .functor NAND 1, L_0x5f5acedc3300, L_0x5f5acedc3300, C4<1>, C4<1>;
v0x5f5acea242d0_0 .net "in_a", 0 0, L_0x5f5acedc3300;  alias, 1 drivers
v0x5f5acea24390_0 .net "in_b", 0 0, L_0x5f5acedc3300;  alias, 1 drivers
v0x5f5acea244e0_0 .net "out", 0 0, L_0x5f5acedc33b0;  alias, 1 drivers
S_0x5f5acea24760 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5acea1f5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea24f00_0 .net "in_a", 0 0, L_0x5f5acedc3620;  alias, 1 drivers
v0x5f5acea24fa0_0 .net "out", 0 0, L_0x5f5acedc36d0;  alias, 1 drivers
S_0x5f5acea24980 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea24760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc36d0 .functor NAND 1, L_0x5f5acedc3620, L_0x5f5acedc3620, C4<1>, C4<1>;
v0x5f5acea24bf0_0 .net "in_a", 0 0, L_0x5f5acedc3620;  alias, 1 drivers
v0x5f5acea24cb0_0 .net "in_b", 0 0, L_0x5f5acedc3620;  alias, 1 drivers
v0x5f5acea24e00_0 .net "out", 0 0, L_0x5f5acedc36d0;  alias, 1 drivers
S_0x5f5acea25f40 .scope module, "mux_gate4" "Mux" 4 11, 5 3 0, S_0x5f5ace9c4980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acea2fab0_0 .net "in_a", 0 0, L_0x5f5acedc46a0;  1 drivers
v0x5f5acea2fb50_0 .net "in_b", 0 0, L_0x5f5acedc4740;  1 drivers
v0x5f5acea2fc60_0 .net "out", 0 0, L_0x5f5acedc44e0;  1 drivers
v0x5f5acea2fd00_0 .net "sel", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea2fda0_0 .net "sel_out", 0 0, L_0x5f5acedc39d0;  1 drivers
v0x5f5acea2ff20_0 .net "temp_a_out", 0 0, L_0x5f5acedc3b30;  1 drivers
v0x5f5acea300d0_0 .net "temp_b_out", 0 0, L_0x5f5acedc3c90;  1 drivers
S_0x5f5acea26140 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5acea25f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea271a0_0 .net "in_a", 0 0, L_0x5f5acedc46a0;  alias, 1 drivers
v0x5f5acea27270_0 .net "in_b", 0 0, L_0x5f5acedc39d0;  alias, 1 drivers
v0x5f5acea27340_0 .net "out", 0 0, L_0x5f5acedc3b30;  alias, 1 drivers
v0x5f5acea27460_0 .net "temp_out", 0 0, L_0x5f5acedc3a80;  1 drivers
S_0x5f5acea263b0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea26140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc3a80 .functor NAND 1, L_0x5f5acedc46a0, L_0x5f5acedc39d0, C4<1>, C4<1>;
v0x5f5acea26620_0 .net "in_a", 0 0, L_0x5f5acedc46a0;  alias, 1 drivers
v0x5f5acea26700_0 .net "in_b", 0 0, L_0x5f5acedc39d0;  alias, 1 drivers
v0x5f5acea267c0_0 .net "out", 0 0, L_0x5f5acedc3a80;  alias, 1 drivers
S_0x5f5acea268e0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea26140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea27020_0 .net "in_a", 0 0, L_0x5f5acedc3a80;  alias, 1 drivers
v0x5f5acea270c0_0 .net "out", 0 0, L_0x5f5acedc3b30;  alias, 1 drivers
S_0x5f5acea26b00 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea268e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc3b30 .functor NAND 1, L_0x5f5acedc3a80, L_0x5f5acedc3a80, C4<1>, C4<1>;
v0x5f5acea26d70_0 .net "in_a", 0 0, L_0x5f5acedc3a80;  alias, 1 drivers
v0x5f5acea26e30_0 .net "in_b", 0 0, L_0x5f5acedc3a80;  alias, 1 drivers
v0x5f5acea26f20_0 .net "out", 0 0, L_0x5f5acedc3b30;  alias, 1 drivers
S_0x5f5acea27520 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5acea25f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea28530_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea285d0_0 .net "in_b", 0 0, L_0x5f5acedc4740;  alias, 1 drivers
v0x5f5acea286c0_0 .net "out", 0 0, L_0x5f5acedc3c90;  alias, 1 drivers
v0x5f5acea287e0_0 .net "temp_out", 0 0, L_0x5f5acedc3be0;  1 drivers
S_0x5f5acea27700 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea27520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc3be0 .functor NAND 1, L_0x5f5acedceac0, L_0x5f5acedc4740, C4<1>, C4<1>;
v0x5f5acea27970_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea27a30_0 .net "in_b", 0 0, L_0x5f5acedc4740;  alias, 1 drivers
v0x5f5acea27af0_0 .net "out", 0 0, L_0x5f5acedc3be0;  alias, 1 drivers
S_0x5f5acea27c10 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea27520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea28380_0 .net "in_a", 0 0, L_0x5f5acedc3be0;  alias, 1 drivers
v0x5f5acea28420_0 .net "out", 0 0, L_0x5f5acedc3c90;  alias, 1 drivers
S_0x5f5acea27e30 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea27c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc3c90 .functor NAND 1, L_0x5f5acedc3be0, L_0x5f5acedc3be0, C4<1>, C4<1>;
v0x5f5acea280a0_0 .net "in_a", 0 0, L_0x5f5acedc3be0;  alias, 1 drivers
v0x5f5acea28190_0 .net "in_b", 0 0, L_0x5f5acedc3be0;  alias, 1 drivers
v0x5f5acea28280_0 .net "out", 0 0, L_0x5f5acedc3c90;  alias, 1 drivers
S_0x5f5acea288a0 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5acea25f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea28fa0_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea29850_0 .net "out", 0 0, L_0x5f5acedc39d0;  alias, 1 drivers
S_0x5f5acea28a70 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea288a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc39d0 .functor NAND 1, L_0x5f5acedceac0, L_0x5f5acedceac0, C4<1>, C4<1>;
v0x5f5acea28cc0_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea28d80_0 .net "in_b", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea28e40_0 .net "out", 0 0, L_0x5f5acedc39d0;  alias, 1 drivers
S_0x5f5acea29950 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5acea25f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea2f400_0 .net "branch1_out", 0 0, L_0x5f5acedc3ea0;  1 drivers
v0x5f5acea2f530_0 .net "branch2_out", 0 0, L_0x5f5acedc41c0;  1 drivers
v0x5f5acea2f680_0 .net "in_a", 0 0, L_0x5f5acedc3b30;  alias, 1 drivers
v0x5f5acea2f750_0 .net "in_b", 0 0, L_0x5f5acedc3c90;  alias, 1 drivers
v0x5f5acea2f7f0_0 .net "out", 0 0, L_0x5f5acedc44e0;  alias, 1 drivers
v0x5f5acea2f890_0 .net "temp1_out", 0 0, L_0x5f5acedc3df0;  1 drivers
v0x5f5acea2f930_0 .net "temp2_out", 0 0, L_0x5f5acedc4110;  1 drivers
v0x5f5acea2f9d0_0 .net "temp3_out", 0 0, L_0x5f5acedc4430;  1 drivers
S_0x5f5acea29b80 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5acea29950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea2ac40_0 .net "in_a", 0 0, L_0x5f5acedc3b30;  alias, 1 drivers
v0x5f5acea2ace0_0 .net "in_b", 0 0, L_0x5f5acedc3b30;  alias, 1 drivers
v0x5f5acea2ada0_0 .net "out", 0 0, L_0x5f5acedc3df0;  alias, 1 drivers
v0x5f5acea2aec0_0 .net "temp_out", 0 0, L_0x5f5acedc3d40;  1 drivers
S_0x5f5acea29df0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea29b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc3d40 .functor NAND 1, L_0x5f5acedc3b30, L_0x5f5acedc3b30, C4<1>, C4<1>;
v0x5f5acea2a060_0 .net "in_a", 0 0, L_0x5f5acedc3b30;  alias, 1 drivers
v0x5f5acea2a120_0 .net "in_b", 0 0, L_0x5f5acedc3b30;  alias, 1 drivers
v0x5f5acea2a270_0 .net "out", 0 0, L_0x5f5acedc3d40;  alias, 1 drivers
S_0x5f5acea2a370 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea29b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea2aa90_0 .net "in_a", 0 0, L_0x5f5acedc3d40;  alias, 1 drivers
v0x5f5acea2ab30_0 .net "out", 0 0, L_0x5f5acedc3df0;  alias, 1 drivers
S_0x5f5acea2a540 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea2a370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc3df0 .functor NAND 1, L_0x5f5acedc3d40, L_0x5f5acedc3d40, C4<1>, C4<1>;
v0x5f5acea2a7b0_0 .net "in_a", 0 0, L_0x5f5acedc3d40;  alias, 1 drivers
v0x5f5acea2a8a0_0 .net "in_b", 0 0, L_0x5f5acedc3d40;  alias, 1 drivers
v0x5f5acea2a990_0 .net "out", 0 0, L_0x5f5acedc3df0;  alias, 1 drivers
S_0x5f5acea2b030 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5acea29950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea2c060_0 .net "in_a", 0 0, L_0x5f5acedc3c90;  alias, 1 drivers
v0x5f5acea2c100_0 .net "in_b", 0 0, L_0x5f5acedc3c90;  alias, 1 drivers
v0x5f5acea2c1c0_0 .net "out", 0 0, L_0x5f5acedc4110;  alias, 1 drivers
v0x5f5acea2c2e0_0 .net "temp_out", 0 0, L_0x5f5acedc4060;  1 drivers
S_0x5f5acea2b210 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea2b030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc4060 .functor NAND 1, L_0x5f5acedc3c90, L_0x5f5acedc3c90, C4<1>, C4<1>;
v0x5f5acea2b480_0 .net "in_a", 0 0, L_0x5f5acedc3c90;  alias, 1 drivers
v0x5f5acea2b540_0 .net "in_b", 0 0, L_0x5f5acedc3c90;  alias, 1 drivers
v0x5f5acea2b690_0 .net "out", 0 0, L_0x5f5acedc4060;  alias, 1 drivers
S_0x5f5acea2b790 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea2b030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea2beb0_0 .net "in_a", 0 0, L_0x5f5acedc4060;  alias, 1 drivers
v0x5f5acea2bf50_0 .net "out", 0 0, L_0x5f5acedc4110;  alias, 1 drivers
S_0x5f5acea2b960 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea2b790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc4110 .functor NAND 1, L_0x5f5acedc4060, L_0x5f5acedc4060, C4<1>, C4<1>;
v0x5f5acea2bbd0_0 .net "in_a", 0 0, L_0x5f5acedc4060;  alias, 1 drivers
v0x5f5acea2bcc0_0 .net "in_b", 0 0, L_0x5f5acedc4060;  alias, 1 drivers
v0x5f5acea2bdb0_0 .net "out", 0 0, L_0x5f5acedc4110;  alias, 1 drivers
S_0x5f5acea2c450 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5acea29950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea2d490_0 .net "in_a", 0 0, L_0x5f5acedc3ea0;  alias, 1 drivers
v0x5f5acea2d560_0 .net "in_b", 0 0, L_0x5f5acedc41c0;  alias, 1 drivers
v0x5f5acea2d630_0 .net "out", 0 0, L_0x5f5acedc4430;  alias, 1 drivers
v0x5f5acea2d750_0 .net "temp_out", 0 0, L_0x5f5acedc4380;  1 drivers
S_0x5f5acea2c630 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea2c450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc4380 .functor NAND 1, L_0x5f5acedc3ea0, L_0x5f5acedc41c0, C4<1>, C4<1>;
v0x5f5acea2c880_0 .net "in_a", 0 0, L_0x5f5acedc3ea0;  alias, 1 drivers
v0x5f5acea2c960_0 .net "in_b", 0 0, L_0x5f5acedc41c0;  alias, 1 drivers
v0x5f5acea2ca20_0 .net "out", 0 0, L_0x5f5acedc4380;  alias, 1 drivers
S_0x5f5acea2cb70 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea2c450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea2d2e0_0 .net "in_a", 0 0, L_0x5f5acedc4380;  alias, 1 drivers
v0x5f5acea2d380_0 .net "out", 0 0, L_0x5f5acedc4430;  alias, 1 drivers
S_0x5f5acea2cd90 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea2cb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc4430 .functor NAND 1, L_0x5f5acedc4380, L_0x5f5acedc4380, C4<1>, C4<1>;
v0x5f5acea2d000_0 .net "in_a", 0 0, L_0x5f5acedc4380;  alias, 1 drivers
v0x5f5acea2d0f0_0 .net "in_b", 0 0, L_0x5f5acedc4380;  alias, 1 drivers
v0x5f5acea2d1e0_0 .net "out", 0 0, L_0x5f5acedc4430;  alias, 1 drivers
S_0x5f5acea2d8a0 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5acea29950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea2dfd0_0 .net "in_a", 0 0, L_0x5f5acedc3df0;  alias, 1 drivers
v0x5f5acea2e070_0 .net "out", 0 0, L_0x5f5acedc3ea0;  alias, 1 drivers
S_0x5f5acea2da70 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea2d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc3ea0 .functor NAND 1, L_0x5f5acedc3df0, L_0x5f5acedc3df0, C4<1>, C4<1>;
v0x5f5acea2dce0_0 .net "in_a", 0 0, L_0x5f5acedc3df0;  alias, 1 drivers
v0x5f5acea2dda0_0 .net "in_b", 0 0, L_0x5f5acedc3df0;  alias, 1 drivers
v0x5f5acea2def0_0 .net "out", 0 0, L_0x5f5acedc3ea0;  alias, 1 drivers
S_0x5f5acea2e170 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5acea29950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea2e940_0 .net "in_a", 0 0, L_0x5f5acedc4110;  alias, 1 drivers
v0x5f5acea2e9e0_0 .net "out", 0 0, L_0x5f5acedc41c0;  alias, 1 drivers
S_0x5f5acea2e3e0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea2e170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc41c0 .functor NAND 1, L_0x5f5acedc4110, L_0x5f5acedc4110, C4<1>, C4<1>;
v0x5f5acea2e650_0 .net "in_a", 0 0, L_0x5f5acedc4110;  alias, 1 drivers
v0x5f5acea2e710_0 .net "in_b", 0 0, L_0x5f5acedc4110;  alias, 1 drivers
v0x5f5acea2e860_0 .net "out", 0 0, L_0x5f5acedc41c0;  alias, 1 drivers
S_0x5f5acea2eae0 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5acea29950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea2f280_0 .net "in_a", 0 0, L_0x5f5acedc4430;  alias, 1 drivers
v0x5f5acea2f320_0 .net "out", 0 0, L_0x5f5acedc44e0;  alias, 1 drivers
S_0x5f5acea2ed00 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea2eae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc44e0 .functor NAND 1, L_0x5f5acedc4430, L_0x5f5acedc4430, C4<1>, C4<1>;
v0x5f5acea2ef70_0 .net "in_a", 0 0, L_0x5f5acedc4430;  alias, 1 drivers
v0x5f5acea2f030_0 .net "in_b", 0 0, L_0x5f5acedc4430;  alias, 1 drivers
v0x5f5acea2f180_0 .net "out", 0 0, L_0x5f5acedc44e0;  alias, 1 drivers
S_0x5f5acea302c0 .scope module, "mux_gate5" "Mux" 4 12, 5 3 0, S_0x5f5ace9c4980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acea39620_0 .net "in_a", 0 0, L_0x5f5acedc5510;  1 drivers
v0x5f5acea396c0_0 .net "in_b", 0 0, L_0x5f5acedc56c0;  1 drivers
v0x5f5acea397d0_0 .net "out", 0 0, L_0x5f5acedc5350;  1 drivers
v0x5f5acea39870_0 .net "sel", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea39910_0 .net "sel_out", 0 0, L_0x5f5acedc4840;  1 drivers
v0x5f5acea39a90_0 .net "temp_a_out", 0 0, L_0x5f5acedc49a0;  1 drivers
v0x5f5acea39c40_0 .net "temp_b_out", 0 0, L_0x5f5acedc4b00;  1 drivers
S_0x5f5acea304c0 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5acea302c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea31520_0 .net "in_a", 0 0, L_0x5f5acedc5510;  alias, 1 drivers
v0x5f5acea315f0_0 .net "in_b", 0 0, L_0x5f5acedc4840;  alias, 1 drivers
v0x5f5acea316c0_0 .net "out", 0 0, L_0x5f5acedc49a0;  alias, 1 drivers
v0x5f5acea317e0_0 .net "temp_out", 0 0, L_0x5f5acedc48f0;  1 drivers
S_0x5f5acea30730 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea304c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc48f0 .functor NAND 1, L_0x5f5acedc5510, L_0x5f5acedc4840, C4<1>, C4<1>;
v0x5f5acea309a0_0 .net "in_a", 0 0, L_0x5f5acedc5510;  alias, 1 drivers
v0x5f5acea30a80_0 .net "in_b", 0 0, L_0x5f5acedc4840;  alias, 1 drivers
v0x5f5acea30b40_0 .net "out", 0 0, L_0x5f5acedc48f0;  alias, 1 drivers
S_0x5f5acea30c60 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea304c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea313a0_0 .net "in_a", 0 0, L_0x5f5acedc48f0;  alias, 1 drivers
v0x5f5acea31440_0 .net "out", 0 0, L_0x5f5acedc49a0;  alias, 1 drivers
S_0x5f5acea30e80 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea30c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc49a0 .functor NAND 1, L_0x5f5acedc48f0, L_0x5f5acedc48f0, C4<1>, C4<1>;
v0x5f5acea310f0_0 .net "in_a", 0 0, L_0x5f5acedc48f0;  alias, 1 drivers
v0x5f5acea311b0_0 .net "in_b", 0 0, L_0x5f5acedc48f0;  alias, 1 drivers
v0x5f5acea312a0_0 .net "out", 0 0, L_0x5f5acedc49a0;  alias, 1 drivers
S_0x5f5acea318a0 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5acea302c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea328b0_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea32950_0 .net "in_b", 0 0, L_0x5f5acedc56c0;  alias, 1 drivers
v0x5f5acea32a40_0 .net "out", 0 0, L_0x5f5acedc4b00;  alias, 1 drivers
v0x5f5acea32b60_0 .net "temp_out", 0 0, L_0x5f5acedc4a50;  1 drivers
S_0x5f5acea31a80 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea318a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc4a50 .functor NAND 1, L_0x5f5acedceac0, L_0x5f5acedc56c0, C4<1>, C4<1>;
v0x5f5acea31cf0_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea31db0_0 .net "in_b", 0 0, L_0x5f5acedc56c0;  alias, 1 drivers
v0x5f5acea31e70_0 .net "out", 0 0, L_0x5f5acedc4a50;  alias, 1 drivers
S_0x5f5acea31f90 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea318a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea32700_0 .net "in_a", 0 0, L_0x5f5acedc4a50;  alias, 1 drivers
v0x5f5acea327a0_0 .net "out", 0 0, L_0x5f5acedc4b00;  alias, 1 drivers
S_0x5f5acea321b0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea31f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc4b00 .functor NAND 1, L_0x5f5acedc4a50, L_0x5f5acedc4a50, C4<1>, C4<1>;
v0x5f5acea32420_0 .net "in_a", 0 0, L_0x5f5acedc4a50;  alias, 1 drivers
v0x5f5acea32510_0 .net "in_b", 0 0, L_0x5f5acedc4a50;  alias, 1 drivers
v0x5f5acea32600_0 .net "out", 0 0, L_0x5f5acedc4b00;  alias, 1 drivers
S_0x5f5acea32c20 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5acea302c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea33320_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea333c0_0 .net "out", 0 0, L_0x5f5acedc4840;  alias, 1 drivers
S_0x5f5acea32df0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea32c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc4840 .functor NAND 1, L_0x5f5acedceac0, L_0x5f5acedceac0, C4<1>, C4<1>;
v0x5f5acea33040_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea33100_0 .net "in_b", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea331c0_0 .net "out", 0 0, L_0x5f5acedc4840;  alias, 1 drivers
S_0x5f5acea334c0 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5acea302c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea38f70_0 .net "branch1_out", 0 0, L_0x5f5acedc4d10;  1 drivers
v0x5f5acea390a0_0 .net "branch2_out", 0 0, L_0x5f5acedc5030;  1 drivers
v0x5f5acea391f0_0 .net "in_a", 0 0, L_0x5f5acedc49a0;  alias, 1 drivers
v0x5f5acea392c0_0 .net "in_b", 0 0, L_0x5f5acedc4b00;  alias, 1 drivers
v0x5f5acea39360_0 .net "out", 0 0, L_0x5f5acedc5350;  alias, 1 drivers
v0x5f5acea39400_0 .net "temp1_out", 0 0, L_0x5f5acedc4c60;  1 drivers
v0x5f5acea394a0_0 .net "temp2_out", 0 0, L_0x5f5acedc4f80;  1 drivers
v0x5f5acea39540_0 .net "temp3_out", 0 0, L_0x5f5acedc52a0;  1 drivers
S_0x5f5acea336f0 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5acea334c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea347b0_0 .net "in_a", 0 0, L_0x5f5acedc49a0;  alias, 1 drivers
v0x5f5acea34850_0 .net "in_b", 0 0, L_0x5f5acedc49a0;  alias, 1 drivers
v0x5f5acea34910_0 .net "out", 0 0, L_0x5f5acedc4c60;  alias, 1 drivers
v0x5f5acea34a30_0 .net "temp_out", 0 0, L_0x5f5acedc4bb0;  1 drivers
S_0x5f5acea33960 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea336f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc4bb0 .functor NAND 1, L_0x5f5acedc49a0, L_0x5f5acedc49a0, C4<1>, C4<1>;
v0x5f5acea33bd0_0 .net "in_a", 0 0, L_0x5f5acedc49a0;  alias, 1 drivers
v0x5f5acea33c90_0 .net "in_b", 0 0, L_0x5f5acedc49a0;  alias, 1 drivers
v0x5f5acea33de0_0 .net "out", 0 0, L_0x5f5acedc4bb0;  alias, 1 drivers
S_0x5f5acea33ee0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea336f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea34600_0 .net "in_a", 0 0, L_0x5f5acedc4bb0;  alias, 1 drivers
v0x5f5acea346a0_0 .net "out", 0 0, L_0x5f5acedc4c60;  alias, 1 drivers
S_0x5f5acea340b0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea33ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc4c60 .functor NAND 1, L_0x5f5acedc4bb0, L_0x5f5acedc4bb0, C4<1>, C4<1>;
v0x5f5acea34320_0 .net "in_a", 0 0, L_0x5f5acedc4bb0;  alias, 1 drivers
v0x5f5acea34410_0 .net "in_b", 0 0, L_0x5f5acedc4bb0;  alias, 1 drivers
v0x5f5acea34500_0 .net "out", 0 0, L_0x5f5acedc4c60;  alias, 1 drivers
S_0x5f5acea34ba0 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5acea334c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea35bd0_0 .net "in_a", 0 0, L_0x5f5acedc4b00;  alias, 1 drivers
v0x5f5acea35c70_0 .net "in_b", 0 0, L_0x5f5acedc4b00;  alias, 1 drivers
v0x5f5acea35d30_0 .net "out", 0 0, L_0x5f5acedc4f80;  alias, 1 drivers
v0x5f5acea35e50_0 .net "temp_out", 0 0, L_0x5f5acedc4ed0;  1 drivers
S_0x5f5acea34d80 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea34ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc4ed0 .functor NAND 1, L_0x5f5acedc4b00, L_0x5f5acedc4b00, C4<1>, C4<1>;
v0x5f5acea34ff0_0 .net "in_a", 0 0, L_0x5f5acedc4b00;  alias, 1 drivers
v0x5f5acea350b0_0 .net "in_b", 0 0, L_0x5f5acedc4b00;  alias, 1 drivers
v0x5f5acea35200_0 .net "out", 0 0, L_0x5f5acedc4ed0;  alias, 1 drivers
S_0x5f5acea35300 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea34ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea35a20_0 .net "in_a", 0 0, L_0x5f5acedc4ed0;  alias, 1 drivers
v0x5f5acea35ac0_0 .net "out", 0 0, L_0x5f5acedc4f80;  alias, 1 drivers
S_0x5f5acea354d0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea35300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc4f80 .functor NAND 1, L_0x5f5acedc4ed0, L_0x5f5acedc4ed0, C4<1>, C4<1>;
v0x5f5acea35740_0 .net "in_a", 0 0, L_0x5f5acedc4ed0;  alias, 1 drivers
v0x5f5acea35830_0 .net "in_b", 0 0, L_0x5f5acedc4ed0;  alias, 1 drivers
v0x5f5acea35920_0 .net "out", 0 0, L_0x5f5acedc4f80;  alias, 1 drivers
S_0x5f5acea35fc0 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5acea334c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea37000_0 .net "in_a", 0 0, L_0x5f5acedc4d10;  alias, 1 drivers
v0x5f5acea370d0_0 .net "in_b", 0 0, L_0x5f5acedc5030;  alias, 1 drivers
v0x5f5acea371a0_0 .net "out", 0 0, L_0x5f5acedc52a0;  alias, 1 drivers
v0x5f5acea372c0_0 .net "temp_out", 0 0, L_0x5f5acedc51f0;  1 drivers
S_0x5f5acea361a0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea35fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc51f0 .functor NAND 1, L_0x5f5acedc4d10, L_0x5f5acedc5030, C4<1>, C4<1>;
v0x5f5acea363f0_0 .net "in_a", 0 0, L_0x5f5acedc4d10;  alias, 1 drivers
v0x5f5acea364d0_0 .net "in_b", 0 0, L_0x5f5acedc5030;  alias, 1 drivers
v0x5f5acea36590_0 .net "out", 0 0, L_0x5f5acedc51f0;  alias, 1 drivers
S_0x5f5acea366e0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea35fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea36e50_0 .net "in_a", 0 0, L_0x5f5acedc51f0;  alias, 1 drivers
v0x5f5acea36ef0_0 .net "out", 0 0, L_0x5f5acedc52a0;  alias, 1 drivers
S_0x5f5acea36900 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea366e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc52a0 .functor NAND 1, L_0x5f5acedc51f0, L_0x5f5acedc51f0, C4<1>, C4<1>;
v0x5f5acea36b70_0 .net "in_a", 0 0, L_0x5f5acedc51f0;  alias, 1 drivers
v0x5f5acea36c60_0 .net "in_b", 0 0, L_0x5f5acedc51f0;  alias, 1 drivers
v0x5f5acea36d50_0 .net "out", 0 0, L_0x5f5acedc52a0;  alias, 1 drivers
S_0x5f5acea37410 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5acea334c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea37b40_0 .net "in_a", 0 0, L_0x5f5acedc4c60;  alias, 1 drivers
v0x5f5acea37be0_0 .net "out", 0 0, L_0x5f5acedc4d10;  alias, 1 drivers
S_0x5f5acea375e0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea37410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc4d10 .functor NAND 1, L_0x5f5acedc4c60, L_0x5f5acedc4c60, C4<1>, C4<1>;
v0x5f5acea37850_0 .net "in_a", 0 0, L_0x5f5acedc4c60;  alias, 1 drivers
v0x5f5acea37910_0 .net "in_b", 0 0, L_0x5f5acedc4c60;  alias, 1 drivers
v0x5f5acea37a60_0 .net "out", 0 0, L_0x5f5acedc4d10;  alias, 1 drivers
S_0x5f5acea37ce0 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5acea334c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea384b0_0 .net "in_a", 0 0, L_0x5f5acedc4f80;  alias, 1 drivers
v0x5f5acea38550_0 .net "out", 0 0, L_0x5f5acedc5030;  alias, 1 drivers
S_0x5f5acea37f50 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea37ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc5030 .functor NAND 1, L_0x5f5acedc4f80, L_0x5f5acedc4f80, C4<1>, C4<1>;
v0x5f5acea381c0_0 .net "in_a", 0 0, L_0x5f5acedc4f80;  alias, 1 drivers
v0x5f5acea38280_0 .net "in_b", 0 0, L_0x5f5acedc4f80;  alias, 1 drivers
v0x5f5acea383d0_0 .net "out", 0 0, L_0x5f5acedc5030;  alias, 1 drivers
S_0x5f5acea38650 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5acea334c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea38df0_0 .net "in_a", 0 0, L_0x5f5acedc52a0;  alias, 1 drivers
v0x5f5acea38e90_0 .net "out", 0 0, L_0x5f5acedc5350;  alias, 1 drivers
S_0x5f5acea38870 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea38650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc5350 .functor NAND 1, L_0x5f5acedc52a0, L_0x5f5acedc52a0, C4<1>, C4<1>;
v0x5f5acea38ae0_0 .net "in_a", 0 0, L_0x5f5acedc52a0;  alias, 1 drivers
v0x5f5acea38ba0_0 .net "in_b", 0 0, L_0x5f5acedc52a0;  alias, 1 drivers
v0x5f5acea38cf0_0 .net "out", 0 0, L_0x5f5acedc5350;  alias, 1 drivers
S_0x5f5acea39e30 .scope module, "mux_gate6" "Mux" 4 13, 5 3 0, S_0x5f5ace9c4980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acea43190_0 .net "in_a", 0 0, L_0x5f5acedc65b0;  1 drivers
v0x5f5acea43230_0 .net "in_b", 0 0, L_0x5f5acedc6650;  1 drivers
v0x5f5acea43340_0 .net "out", 0 0, L_0x5f5acedc63f0;  1 drivers
v0x5f5acea433e0_0 .net "sel", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea43480_0 .net "sel_out", 0 0, L_0x5f5acedc58e0;  1 drivers
v0x5f5acea43600_0 .net "temp_a_out", 0 0, L_0x5f5acedc5a40;  1 drivers
v0x5f5acea437b0_0 .net "temp_b_out", 0 0, L_0x5f5acedc5ba0;  1 drivers
S_0x5f5acea3a030 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5acea39e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea3b090_0 .net "in_a", 0 0, L_0x5f5acedc65b0;  alias, 1 drivers
v0x5f5acea3b160_0 .net "in_b", 0 0, L_0x5f5acedc58e0;  alias, 1 drivers
v0x5f5acea3b230_0 .net "out", 0 0, L_0x5f5acedc5a40;  alias, 1 drivers
v0x5f5acea3b350_0 .net "temp_out", 0 0, L_0x5f5acedc5990;  1 drivers
S_0x5f5acea3a2a0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea3a030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc5990 .functor NAND 1, L_0x5f5acedc65b0, L_0x5f5acedc58e0, C4<1>, C4<1>;
v0x5f5acea3a510_0 .net "in_a", 0 0, L_0x5f5acedc65b0;  alias, 1 drivers
v0x5f5acea3a5f0_0 .net "in_b", 0 0, L_0x5f5acedc58e0;  alias, 1 drivers
v0x5f5acea3a6b0_0 .net "out", 0 0, L_0x5f5acedc5990;  alias, 1 drivers
S_0x5f5acea3a7d0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea3a030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea3af10_0 .net "in_a", 0 0, L_0x5f5acedc5990;  alias, 1 drivers
v0x5f5acea3afb0_0 .net "out", 0 0, L_0x5f5acedc5a40;  alias, 1 drivers
S_0x5f5acea3a9f0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea3a7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc5a40 .functor NAND 1, L_0x5f5acedc5990, L_0x5f5acedc5990, C4<1>, C4<1>;
v0x5f5acea3ac60_0 .net "in_a", 0 0, L_0x5f5acedc5990;  alias, 1 drivers
v0x5f5acea3ad20_0 .net "in_b", 0 0, L_0x5f5acedc5990;  alias, 1 drivers
v0x5f5acea3ae10_0 .net "out", 0 0, L_0x5f5acedc5a40;  alias, 1 drivers
S_0x5f5acea3b410 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5acea39e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea3c420_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea3c4c0_0 .net "in_b", 0 0, L_0x5f5acedc6650;  alias, 1 drivers
v0x5f5acea3c5b0_0 .net "out", 0 0, L_0x5f5acedc5ba0;  alias, 1 drivers
v0x5f5acea3c6d0_0 .net "temp_out", 0 0, L_0x5f5acedc5af0;  1 drivers
S_0x5f5acea3b5f0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea3b410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc5af0 .functor NAND 1, L_0x5f5acedceac0, L_0x5f5acedc6650, C4<1>, C4<1>;
v0x5f5acea3b860_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea3b920_0 .net "in_b", 0 0, L_0x5f5acedc6650;  alias, 1 drivers
v0x5f5acea3b9e0_0 .net "out", 0 0, L_0x5f5acedc5af0;  alias, 1 drivers
S_0x5f5acea3bb00 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea3b410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea3c270_0 .net "in_a", 0 0, L_0x5f5acedc5af0;  alias, 1 drivers
v0x5f5acea3c310_0 .net "out", 0 0, L_0x5f5acedc5ba0;  alias, 1 drivers
S_0x5f5acea3bd20 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea3bb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc5ba0 .functor NAND 1, L_0x5f5acedc5af0, L_0x5f5acedc5af0, C4<1>, C4<1>;
v0x5f5acea3bf90_0 .net "in_a", 0 0, L_0x5f5acedc5af0;  alias, 1 drivers
v0x5f5acea3c080_0 .net "in_b", 0 0, L_0x5f5acedc5af0;  alias, 1 drivers
v0x5f5acea3c170_0 .net "out", 0 0, L_0x5f5acedc5ba0;  alias, 1 drivers
S_0x5f5acea3c790 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5acea39e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea3ce90_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea3cf30_0 .net "out", 0 0, L_0x5f5acedc58e0;  alias, 1 drivers
S_0x5f5acea3c960 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea3c790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc58e0 .functor NAND 1, L_0x5f5acedceac0, L_0x5f5acedceac0, C4<1>, C4<1>;
v0x5f5acea3cbb0_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea3cc70_0 .net "in_b", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea3cd30_0 .net "out", 0 0, L_0x5f5acedc58e0;  alias, 1 drivers
S_0x5f5acea3d030 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5acea39e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea42ae0_0 .net "branch1_out", 0 0, L_0x5f5acedc5db0;  1 drivers
v0x5f5acea42c10_0 .net "branch2_out", 0 0, L_0x5f5acedc60d0;  1 drivers
v0x5f5acea42d60_0 .net "in_a", 0 0, L_0x5f5acedc5a40;  alias, 1 drivers
v0x5f5acea42e30_0 .net "in_b", 0 0, L_0x5f5acedc5ba0;  alias, 1 drivers
v0x5f5acea42ed0_0 .net "out", 0 0, L_0x5f5acedc63f0;  alias, 1 drivers
v0x5f5acea42f70_0 .net "temp1_out", 0 0, L_0x5f5acedc5d00;  1 drivers
v0x5f5acea43010_0 .net "temp2_out", 0 0, L_0x5f5acedc6020;  1 drivers
v0x5f5acea430b0_0 .net "temp3_out", 0 0, L_0x5f5acedc6340;  1 drivers
S_0x5f5acea3d260 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5acea3d030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea3e320_0 .net "in_a", 0 0, L_0x5f5acedc5a40;  alias, 1 drivers
v0x5f5acea3e3c0_0 .net "in_b", 0 0, L_0x5f5acedc5a40;  alias, 1 drivers
v0x5f5acea3e480_0 .net "out", 0 0, L_0x5f5acedc5d00;  alias, 1 drivers
v0x5f5acea3e5a0_0 .net "temp_out", 0 0, L_0x5f5acedc5c50;  1 drivers
S_0x5f5acea3d4d0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea3d260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc5c50 .functor NAND 1, L_0x5f5acedc5a40, L_0x5f5acedc5a40, C4<1>, C4<1>;
v0x5f5acea3d740_0 .net "in_a", 0 0, L_0x5f5acedc5a40;  alias, 1 drivers
v0x5f5acea3d800_0 .net "in_b", 0 0, L_0x5f5acedc5a40;  alias, 1 drivers
v0x5f5acea3d950_0 .net "out", 0 0, L_0x5f5acedc5c50;  alias, 1 drivers
S_0x5f5acea3da50 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea3d260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea3e170_0 .net "in_a", 0 0, L_0x5f5acedc5c50;  alias, 1 drivers
v0x5f5acea3e210_0 .net "out", 0 0, L_0x5f5acedc5d00;  alias, 1 drivers
S_0x5f5acea3dc20 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea3da50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc5d00 .functor NAND 1, L_0x5f5acedc5c50, L_0x5f5acedc5c50, C4<1>, C4<1>;
v0x5f5acea3de90_0 .net "in_a", 0 0, L_0x5f5acedc5c50;  alias, 1 drivers
v0x5f5acea3df80_0 .net "in_b", 0 0, L_0x5f5acedc5c50;  alias, 1 drivers
v0x5f5acea3e070_0 .net "out", 0 0, L_0x5f5acedc5d00;  alias, 1 drivers
S_0x5f5acea3e710 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5acea3d030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea3f740_0 .net "in_a", 0 0, L_0x5f5acedc5ba0;  alias, 1 drivers
v0x5f5acea3f7e0_0 .net "in_b", 0 0, L_0x5f5acedc5ba0;  alias, 1 drivers
v0x5f5acea3f8a0_0 .net "out", 0 0, L_0x5f5acedc6020;  alias, 1 drivers
v0x5f5acea3f9c0_0 .net "temp_out", 0 0, L_0x5f5acedc5f70;  1 drivers
S_0x5f5acea3e8f0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea3e710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc5f70 .functor NAND 1, L_0x5f5acedc5ba0, L_0x5f5acedc5ba0, C4<1>, C4<1>;
v0x5f5acea3eb60_0 .net "in_a", 0 0, L_0x5f5acedc5ba0;  alias, 1 drivers
v0x5f5acea3ec20_0 .net "in_b", 0 0, L_0x5f5acedc5ba0;  alias, 1 drivers
v0x5f5acea3ed70_0 .net "out", 0 0, L_0x5f5acedc5f70;  alias, 1 drivers
S_0x5f5acea3ee70 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea3e710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea3f590_0 .net "in_a", 0 0, L_0x5f5acedc5f70;  alias, 1 drivers
v0x5f5acea3f630_0 .net "out", 0 0, L_0x5f5acedc6020;  alias, 1 drivers
S_0x5f5acea3f040 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea3ee70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc6020 .functor NAND 1, L_0x5f5acedc5f70, L_0x5f5acedc5f70, C4<1>, C4<1>;
v0x5f5acea3f2b0_0 .net "in_a", 0 0, L_0x5f5acedc5f70;  alias, 1 drivers
v0x5f5acea3f3a0_0 .net "in_b", 0 0, L_0x5f5acedc5f70;  alias, 1 drivers
v0x5f5acea3f490_0 .net "out", 0 0, L_0x5f5acedc6020;  alias, 1 drivers
S_0x5f5acea3fb30 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5acea3d030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea40b70_0 .net "in_a", 0 0, L_0x5f5acedc5db0;  alias, 1 drivers
v0x5f5acea40c40_0 .net "in_b", 0 0, L_0x5f5acedc60d0;  alias, 1 drivers
v0x5f5acea40d10_0 .net "out", 0 0, L_0x5f5acedc6340;  alias, 1 drivers
v0x5f5acea40e30_0 .net "temp_out", 0 0, L_0x5f5acedc6290;  1 drivers
S_0x5f5acea3fd10 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea3fb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc6290 .functor NAND 1, L_0x5f5acedc5db0, L_0x5f5acedc60d0, C4<1>, C4<1>;
v0x5f5acea3ff60_0 .net "in_a", 0 0, L_0x5f5acedc5db0;  alias, 1 drivers
v0x5f5acea40040_0 .net "in_b", 0 0, L_0x5f5acedc60d0;  alias, 1 drivers
v0x5f5acea40100_0 .net "out", 0 0, L_0x5f5acedc6290;  alias, 1 drivers
S_0x5f5acea40250 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea3fb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea409c0_0 .net "in_a", 0 0, L_0x5f5acedc6290;  alias, 1 drivers
v0x5f5acea40a60_0 .net "out", 0 0, L_0x5f5acedc6340;  alias, 1 drivers
S_0x5f5acea40470 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea40250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc6340 .functor NAND 1, L_0x5f5acedc6290, L_0x5f5acedc6290, C4<1>, C4<1>;
v0x5f5acea406e0_0 .net "in_a", 0 0, L_0x5f5acedc6290;  alias, 1 drivers
v0x5f5acea407d0_0 .net "in_b", 0 0, L_0x5f5acedc6290;  alias, 1 drivers
v0x5f5acea408c0_0 .net "out", 0 0, L_0x5f5acedc6340;  alias, 1 drivers
S_0x5f5acea40f80 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5acea3d030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea416b0_0 .net "in_a", 0 0, L_0x5f5acedc5d00;  alias, 1 drivers
v0x5f5acea41750_0 .net "out", 0 0, L_0x5f5acedc5db0;  alias, 1 drivers
S_0x5f5acea41150 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea40f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc5db0 .functor NAND 1, L_0x5f5acedc5d00, L_0x5f5acedc5d00, C4<1>, C4<1>;
v0x5f5acea413c0_0 .net "in_a", 0 0, L_0x5f5acedc5d00;  alias, 1 drivers
v0x5f5acea41480_0 .net "in_b", 0 0, L_0x5f5acedc5d00;  alias, 1 drivers
v0x5f5acea415d0_0 .net "out", 0 0, L_0x5f5acedc5db0;  alias, 1 drivers
S_0x5f5acea41850 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5acea3d030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea42020_0 .net "in_a", 0 0, L_0x5f5acedc6020;  alias, 1 drivers
v0x5f5acea420c0_0 .net "out", 0 0, L_0x5f5acedc60d0;  alias, 1 drivers
S_0x5f5acea41ac0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea41850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc60d0 .functor NAND 1, L_0x5f5acedc6020, L_0x5f5acedc6020, C4<1>, C4<1>;
v0x5f5acea41d30_0 .net "in_a", 0 0, L_0x5f5acedc6020;  alias, 1 drivers
v0x5f5acea41df0_0 .net "in_b", 0 0, L_0x5f5acedc6020;  alias, 1 drivers
v0x5f5acea41f40_0 .net "out", 0 0, L_0x5f5acedc60d0;  alias, 1 drivers
S_0x5f5acea421c0 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5acea3d030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea42960_0 .net "in_a", 0 0, L_0x5f5acedc6340;  alias, 1 drivers
v0x5f5acea42a00_0 .net "out", 0 0, L_0x5f5acedc63f0;  alias, 1 drivers
S_0x5f5acea423e0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea421c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc63f0 .functor NAND 1, L_0x5f5acedc6340, L_0x5f5acedc6340, C4<1>, C4<1>;
v0x5f5acea42650_0 .net "in_a", 0 0, L_0x5f5acedc6340;  alias, 1 drivers
v0x5f5acea42710_0 .net "in_b", 0 0, L_0x5f5acedc6340;  alias, 1 drivers
v0x5f5acea42860_0 .net "out", 0 0, L_0x5f5acedc63f0;  alias, 1 drivers
S_0x5f5acea439a0 .scope module, "mux_gate7" "Mux" 4 14, 5 3 0, S_0x5f5ace9c4980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acea4cd00_0 .net "in_a", 0 0, L_0x5f5acedc73d0;  1 drivers
v0x5f5acea4cda0_0 .net "in_b", 0 0, L_0x5f5acedc7470;  1 drivers
v0x5f5acea4ceb0_0 .net "out", 0 0, L_0x5f5acedc7210;  1 drivers
v0x5f5acea4cf50_0 .net "sel", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea4cff0_0 .net "sel_out", 0 0, L_0x5f5acedc5870;  1 drivers
v0x5f5acea4d170_0 .net "temp_a_out", 0 0, L_0x5f5acedc6860;  1 drivers
v0x5f5acea4d320_0 .net "temp_b_out", 0 0, L_0x5f5acedc69c0;  1 drivers
S_0x5f5acea43ba0 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5acea439a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea44c00_0 .net "in_a", 0 0, L_0x5f5acedc73d0;  alias, 1 drivers
v0x5f5acea44cd0_0 .net "in_b", 0 0, L_0x5f5acedc5870;  alias, 1 drivers
v0x5f5acea44da0_0 .net "out", 0 0, L_0x5f5acedc6860;  alias, 1 drivers
v0x5f5acea44ec0_0 .net "temp_out", 0 0, L_0x5f5acedc67b0;  1 drivers
S_0x5f5acea43e10 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea43ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc67b0 .functor NAND 1, L_0x5f5acedc73d0, L_0x5f5acedc5870, C4<1>, C4<1>;
v0x5f5acea44080_0 .net "in_a", 0 0, L_0x5f5acedc73d0;  alias, 1 drivers
v0x5f5acea44160_0 .net "in_b", 0 0, L_0x5f5acedc5870;  alias, 1 drivers
v0x5f5acea44220_0 .net "out", 0 0, L_0x5f5acedc67b0;  alias, 1 drivers
S_0x5f5acea44340 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea43ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea44a80_0 .net "in_a", 0 0, L_0x5f5acedc67b0;  alias, 1 drivers
v0x5f5acea44b20_0 .net "out", 0 0, L_0x5f5acedc6860;  alias, 1 drivers
S_0x5f5acea44560 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea44340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc6860 .functor NAND 1, L_0x5f5acedc67b0, L_0x5f5acedc67b0, C4<1>, C4<1>;
v0x5f5acea447d0_0 .net "in_a", 0 0, L_0x5f5acedc67b0;  alias, 1 drivers
v0x5f5acea44890_0 .net "in_b", 0 0, L_0x5f5acedc67b0;  alias, 1 drivers
v0x5f5acea44980_0 .net "out", 0 0, L_0x5f5acedc6860;  alias, 1 drivers
S_0x5f5acea44f80 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5acea439a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea45f90_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea46030_0 .net "in_b", 0 0, L_0x5f5acedc7470;  alias, 1 drivers
v0x5f5acea46120_0 .net "out", 0 0, L_0x5f5acedc69c0;  alias, 1 drivers
v0x5f5acea46240_0 .net "temp_out", 0 0, L_0x5f5acedc6910;  1 drivers
S_0x5f5acea45160 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea44f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc6910 .functor NAND 1, L_0x5f5acedceac0, L_0x5f5acedc7470, C4<1>, C4<1>;
v0x5f5acea453d0_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea45490_0 .net "in_b", 0 0, L_0x5f5acedc7470;  alias, 1 drivers
v0x5f5acea45550_0 .net "out", 0 0, L_0x5f5acedc6910;  alias, 1 drivers
S_0x5f5acea45670 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea44f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea45de0_0 .net "in_a", 0 0, L_0x5f5acedc6910;  alias, 1 drivers
v0x5f5acea45e80_0 .net "out", 0 0, L_0x5f5acedc69c0;  alias, 1 drivers
S_0x5f5acea45890 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea45670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc69c0 .functor NAND 1, L_0x5f5acedc6910, L_0x5f5acedc6910, C4<1>, C4<1>;
v0x5f5acea45b00_0 .net "in_a", 0 0, L_0x5f5acedc6910;  alias, 1 drivers
v0x5f5acea45bf0_0 .net "in_b", 0 0, L_0x5f5acedc6910;  alias, 1 drivers
v0x5f5acea45ce0_0 .net "out", 0 0, L_0x5f5acedc69c0;  alias, 1 drivers
S_0x5f5acea46300 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5acea439a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea46a00_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea46aa0_0 .net "out", 0 0, L_0x5f5acedc5870;  alias, 1 drivers
S_0x5f5acea464d0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea46300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc5870 .functor NAND 1, L_0x5f5acedceac0, L_0x5f5acedceac0, C4<1>, C4<1>;
v0x5f5acea46720_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea467e0_0 .net "in_b", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea468a0_0 .net "out", 0 0, L_0x5f5acedc5870;  alias, 1 drivers
S_0x5f5acea46ba0 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5acea439a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea4c650_0 .net "branch1_out", 0 0, L_0x5f5acedc6bd0;  1 drivers
v0x5f5acea4c780_0 .net "branch2_out", 0 0, L_0x5f5acedc6ef0;  1 drivers
v0x5f5acea4c8d0_0 .net "in_a", 0 0, L_0x5f5acedc6860;  alias, 1 drivers
v0x5f5acea4c9a0_0 .net "in_b", 0 0, L_0x5f5acedc69c0;  alias, 1 drivers
v0x5f5acea4ca40_0 .net "out", 0 0, L_0x5f5acedc7210;  alias, 1 drivers
v0x5f5acea4cae0_0 .net "temp1_out", 0 0, L_0x5f5acedc6b20;  1 drivers
v0x5f5acea4cb80_0 .net "temp2_out", 0 0, L_0x5f5acedc6e40;  1 drivers
v0x5f5acea4cc20_0 .net "temp3_out", 0 0, L_0x5f5acedc7160;  1 drivers
S_0x5f5acea46dd0 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5acea46ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea47e90_0 .net "in_a", 0 0, L_0x5f5acedc6860;  alias, 1 drivers
v0x5f5acea47f30_0 .net "in_b", 0 0, L_0x5f5acedc6860;  alias, 1 drivers
v0x5f5acea47ff0_0 .net "out", 0 0, L_0x5f5acedc6b20;  alias, 1 drivers
v0x5f5acea48110_0 .net "temp_out", 0 0, L_0x5f5acedc6a70;  1 drivers
S_0x5f5acea47040 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea46dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc6a70 .functor NAND 1, L_0x5f5acedc6860, L_0x5f5acedc6860, C4<1>, C4<1>;
v0x5f5acea472b0_0 .net "in_a", 0 0, L_0x5f5acedc6860;  alias, 1 drivers
v0x5f5acea47370_0 .net "in_b", 0 0, L_0x5f5acedc6860;  alias, 1 drivers
v0x5f5acea474c0_0 .net "out", 0 0, L_0x5f5acedc6a70;  alias, 1 drivers
S_0x5f5acea475c0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea46dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea47ce0_0 .net "in_a", 0 0, L_0x5f5acedc6a70;  alias, 1 drivers
v0x5f5acea47d80_0 .net "out", 0 0, L_0x5f5acedc6b20;  alias, 1 drivers
S_0x5f5acea47790 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea475c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc6b20 .functor NAND 1, L_0x5f5acedc6a70, L_0x5f5acedc6a70, C4<1>, C4<1>;
v0x5f5acea47a00_0 .net "in_a", 0 0, L_0x5f5acedc6a70;  alias, 1 drivers
v0x5f5acea47af0_0 .net "in_b", 0 0, L_0x5f5acedc6a70;  alias, 1 drivers
v0x5f5acea47be0_0 .net "out", 0 0, L_0x5f5acedc6b20;  alias, 1 drivers
S_0x5f5acea48280 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5acea46ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea492b0_0 .net "in_a", 0 0, L_0x5f5acedc69c0;  alias, 1 drivers
v0x5f5acea49350_0 .net "in_b", 0 0, L_0x5f5acedc69c0;  alias, 1 drivers
v0x5f5acea49410_0 .net "out", 0 0, L_0x5f5acedc6e40;  alias, 1 drivers
v0x5f5acea49530_0 .net "temp_out", 0 0, L_0x5f5acedc6d90;  1 drivers
S_0x5f5acea48460 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea48280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc6d90 .functor NAND 1, L_0x5f5acedc69c0, L_0x5f5acedc69c0, C4<1>, C4<1>;
v0x5f5acea486d0_0 .net "in_a", 0 0, L_0x5f5acedc69c0;  alias, 1 drivers
v0x5f5acea48790_0 .net "in_b", 0 0, L_0x5f5acedc69c0;  alias, 1 drivers
v0x5f5acea488e0_0 .net "out", 0 0, L_0x5f5acedc6d90;  alias, 1 drivers
S_0x5f5acea489e0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea48280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea49100_0 .net "in_a", 0 0, L_0x5f5acedc6d90;  alias, 1 drivers
v0x5f5acea491a0_0 .net "out", 0 0, L_0x5f5acedc6e40;  alias, 1 drivers
S_0x5f5acea48bb0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea489e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc6e40 .functor NAND 1, L_0x5f5acedc6d90, L_0x5f5acedc6d90, C4<1>, C4<1>;
v0x5f5acea48e20_0 .net "in_a", 0 0, L_0x5f5acedc6d90;  alias, 1 drivers
v0x5f5acea48f10_0 .net "in_b", 0 0, L_0x5f5acedc6d90;  alias, 1 drivers
v0x5f5acea49000_0 .net "out", 0 0, L_0x5f5acedc6e40;  alias, 1 drivers
S_0x5f5acea496a0 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5acea46ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea4a6e0_0 .net "in_a", 0 0, L_0x5f5acedc6bd0;  alias, 1 drivers
v0x5f5acea4a7b0_0 .net "in_b", 0 0, L_0x5f5acedc6ef0;  alias, 1 drivers
v0x5f5acea4a880_0 .net "out", 0 0, L_0x5f5acedc7160;  alias, 1 drivers
v0x5f5acea4a9a0_0 .net "temp_out", 0 0, L_0x5f5acedc70b0;  1 drivers
S_0x5f5acea49880 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea496a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc70b0 .functor NAND 1, L_0x5f5acedc6bd0, L_0x5f5acedc6ef0, C4<1>, C4<1>;
v0x5f5acea49ad0_0 .net "in_a", 0 0, L_0x5f5acedc6bd0;  alias, 1 drivers
v0x5f5acea49bb0_0 .net "in_b", 0 0, L_0x5f5acedc6ef0;  alias, 1 drivers
v0x5f5acea49c70_0 .net "out", 0 0, L_0x5f5acedc70b0;  alias, 1 drivers
S_0x5f5acea49dc0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea496a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea4a530_0 .net "in_a", 0 0, L_0x5f5acedc70b0;  alias, 1 drivers
v0x5f5acea4a5d0_0 .net "out", 0 0, L_0x5f5acedc7160;  alias, 1 drivers
S_0x5f5acea49fe0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea49dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc7160 .functor NAND 1, L_0x5f5acedc70b0, L_0x5f5acedc70b0, C4<1>, C4<1>;
v0x5f5acea4a250_0 .net "in_a", 0 0, L_0x5f5acedc70b0;  alias, 1 drivers
v0x5f5acea4a340_0 .net "in_b", 0 0, L_0x5f5acedc70b0;  alias, 1 drivers
v0x5f5acea4a430_0 .net "out", 0 0, L_0x5f5acedc7160;  alias, 1 drivers
S_0x5f5acea4aaf0 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5acea46ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea4b220_0 .net "in_a", 0 0, L_0x5f5acedc6b20;  alias, 1 drivers
v0x5f5acea4b2c0_0 .net "out", 0 0, L_0x5f5acedc6bd0;  alias, 1 drivers
S_0x5f5acea4acc0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea4aaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc6bd0 .functor NAND 1, L_0x5f5acedc6b20, L_0x5f5acedc6b20, C4<1>, C4<1>;
v0x5f5acea4af30_0 .net "in_a", 0 0, L_0x5f5acedc6b20;  alias, 1 drivers
v0x5f5acea4aff0_0 .net "in_b", 0 0, L_0x5f5acedc6b20;  alias, 1 drivers
v0x5f5acea4b140_0 .net "out", 0 0, L_0x5f5acedc6bd0;  alias, 1 drivers
S_0x5f5acea4b3c0 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5acea46ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea4bb90_0 .net "in_a", 0 0, L_0x5f5acedc6e40;  alias, 1 drivers
v0x5f5acea4bc30_0 .net "out", 0 0, L_0x5f5acedc6ef0;  alias, 1 drivers
S_0x5f5acea4b630 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea4b3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc6ef0 .functor NAND 1, L_0x5f5acedc6e40, L_0x5f5acedc6e40, C4<1>, C4<1>;
v0x5f5acea4b8a0_0 .net "in_a", 0 0, L_0x5f5acedc6e40;  alias, 1 drivers
v0x5f5acea4b960_0 .net "in_b", 0 0, L_0x5f5acedc6e40;  alias, 1 drivers
v0x5f5acea4bab0_0 .net "out", 0 0, L_0x5f5acedc6ef0;  alias, 1 drivers
S_0x5f5acea4bd30 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5acea46ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea4c4d0_0 .net "in_a", 0 0, L_0x5f5acedc7160;  alias, 1 drivers
v0x5f5acea4c570_0 .net "out", 0 0, L_0x5f5acedc7210;  alias, 1 drivers
S_0x5f5acea4bf50 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea4bd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc7210 .functor NAND 1, L_0x5f5acedc7160, L_0x5f5acedc7160, C4<1>, C4<1>;
v0x5f5acea4c1c0_0 .net "in_a", 0 0, L_0x5f5acedc7160;  alias, 1 drivers
v0x5f5acea4c280_0 .net "in_b", 0 0, L_0x5f5acedc7160;  alias, 1 drivers
v0x5f5acea4c3d0_0 .net "out", 0 0, L_0x5f5acedc7210;  alias, 1 drivers
S_0x5f5acea4d510 .scope module, "mux_gate8" "Mux" 4 15, 5 3 0, S_0x5f5ace9c4980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acea56870_0 .net "in_a", 0 0, L_0x5f5acedc8270;  1 drivers
v0x5f5acea56910_0 .net "in_b", 0 0, L_0x5f5acedc8310;  1 drivers
v0x5f5acea56a20_0 .net "out", 0 0, L_0x5f5acedc80b0;  1 drivers
v0x5f5acea56ac0_0 .net "sel", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea56b60_0 .net "sel_out", 0 0, L_0x5f5acedc75a0;  1 drivers
v0x5f5acea56ce0_0 .net "temp_a_out", 0 0, L_0x5f5acedc7700;  1 drivers
v0x5f5acea56e90_0 .net "temp_b_out", 0 0, L_0x5f5acedc7860;  1 drivers
S_0x5f5acea4d710 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5acea4d510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea4e770_0 .net "in_a", 0 0, L_0x5f5acedc8270;  alias, 1 drivers
v0x5f5acea4e840_0 .net "in_b", 0 0, L_0x5f5acedc75a0;  alias, 1 drivers
v0x5f5acea4e910_0 .net "out", 0 0, L_0x5f5acedc7700;  alias, 1 drivers
v0x5f5acea4ea30_0 .net "temp_out", 0 0, L_0x5f5acedc7650;  1 drivers
S_0x5f5acea4d980 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea4d710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc7650 .functor NAND 1, L_0x5f5acedc8270, L_0x5f5acedc75a0, C4<1>, C4<1>;
v0x5f5acea4dbf0_0 .net "in_a", 0 0, L_0x5f5acedc8270;  alias, 1 drivers
v0x5f5acea4dcd0_0 .net "in_b", 0 0, L_0x5f5acedc75a0;  alias, 1 drivers
v0x5f5acea4dd90_0 .net "out", 0 0, L_0x5f5acedc7650;  alias, 1 drivers
S_0x5f5acea4deb0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea4d710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea4e5f0_0 .net "in_a", 0 0, L_0x5f5acedc7650;  alias, 1 drivers
v0x5f5acea4e690_0 .net "out", 0 0, L_0x5f5acedc7700;  alias, 1 drivers
S_0x5f5acea4e0d0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea4deb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc7700 .functor NAND 1, L_0x5f5acedc7650, L_0x5f5acedc7650, C4<1>, C4<1>;
v0x5f5acea4e340_0 .net "in_a", 0 0, L_0x5f5acedc7650;  alias, 1 drivers
v0x5f5acea4e400_0 .net "in_b", 0 0, L_0x5f5acedc7650;  alias, 1 drivers
v0x5f5acea4e4f0_0 .net "out", 0 0, L_0x5f5acedc7700;  alias, 1 drivers
S_0x5f5acea4eaf0 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5acea4d510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea4fb00_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea4fba0_0 .net "in_b", 0 0, L_0x5f5acedc8310;  alias, 1 drivers
v0x5f5acea4fc90_0 .net "out", 0 0, L_0x5f5acedc7860;  alias, 1 drivers
v0x5f5acea4fdb0_0 .net "temp_out", 0 0, L_0x5f5acedc77b0;  1 drivers
S_0x5f5acea4ecd0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea4eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc77b0 .functor NAND 1, L_0x5f5acedceac0, L_0x5f5acedc8310, C4<1>, C4<1>;
v0x5f5acea4ef40_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea4f000_0 .net "in_b", 0 0, L_0x5f5acedc8310;  alias, 1 drivers
v0x5f5acea4f0c0_0 .net "out", 0 0, L_0x5f5acedc77b0;  alias, 1 drivers
S_0x5f5acea4f1e0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea4eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea4f950_0 .net "in_a", 0 0, L_0x5f5acedc77b0;  alias, 1 drivers
v0x5f5acea4f9f0_0 .net "out", 0 0, L_0x5f5acedc7860;  alias, 1 drivers
S_0x5f5acea4f400 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea4f1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc7860 .functor NAND 1, L_0x5f5acedc77b0, L_0x5f5acedc77b0, C4<1>, C4<1>;
v0x5f5acea4f670_0 .net "in_a", 0 0, L_0x5f5acedc77b0;  alias, 1 drivers
v0x5f5acea4f760_0 .net "in_b", 0 0, L_0x5f5acedc77b0;  alias, 1 drivers
v0x5f5acea4f850_0 .net "out", 0 0, L_0x5f5acedc7860;  alias, 1 drivers
S_0x5f5acea4fe70 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5acea4d510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea50570_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea50610_0 .net "out", 0 0, L_0x5f5acedc75a0;  alias, 1 drivers
S_0x5f5acea50040 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea4fe70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc75a0 .functor NAND 1, L_0x5f5acedceac0, L_0x5f5acedceac0, C4<1>, C4<1>;
v0x5f5acea50290_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea50350_0 .net "in_b", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea50410_0 .net "out", 0 0, L_0x5f5acedc75a0;  alias, 1 drivers
S_0x5f5acea50710 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5acea4d510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea561c0_0 .net "branch1_out", 0 0, L_0x5f5acedc7a70;  1 drivers
v0x5f5acea562f0_0 .net "branch2_out", 0 0, L_0x5f5acedc7d90;  1 drivers
v0x5f5acea56440_0 .net "in_a", 0 0, L_0x5f5acedc7700;  alias, 1 drivers
v0x5f5acea56510_0 .net "in_b", 0 0, L_0x5f5acedc7860;  alias, 1 drivers
v0x5f5acea565b0_0 .net "out", 0 0, L_0x5f5acedc80b0;  alias, 1 drivers
v0x5f5acea56650_0 .net "temp1_out", 0 0, L_0x5f5acedc79c0;  1 drivers
v0x5f5acea566f0_0 .net "temp2_out", 0 0, L_0x5f5acedc7ce0;  1 drivers
v0x5f5acea56790_0 .net "temp3_out", 0 0, L_0x5f5acedc8000;  1 drivers
S_0x5f5acea50940 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5acea50710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea51a00_0 .net "in_a", 0 0, L_0x5f5acedc7700;  alias, 1 drivers
v0x5f5acea51aa0_0 .net "in_b", 0 0, L_0x5f5acedc7700;  alias, 1 drivers
v0x5f5acea51b60_0 .net "out", 0 0, L_0x5f5acedc79c0;  alias, 1 drivers
v0x5f5acea51c80_0 .net "temp_out", 0 0, L_0x5f5acedc7910;  1 drivers
S_0x5f5acea50bb0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea50940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc7910 .functor NAND 1, L_0x5f5acedc7700, L_0x5f5acedc7700, C4<1>, C4<1>;
v0x5f5acea50e20_0 .net "in_a", 0 0, L_0x5f5acedc7700;  alias, 1 drivers
v0x5f5acea50ee0_0 .net "in_b", 0 0, L_0x5f5acedc7700;  alias, 1 drivers
v0x5f5acea51030_0 .net "out", 0 0, L_0x5f5acedc7910;  alias, 1 drivers
S_0x5f5acea51130 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea50940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea51850_0 .net "in_a", 0 0, L_0x5f5acedc7910;  alias, 1 drivers
v0x5f5acea518f0_0 .net "out", 0 0, L_0x5f5acedc79c0;  alias, 1 drivers
S_0x5f5acea51300 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea51130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc79c0 .functor NAND 1, L_0x5f5acedc7910, L_0x5f5acedc7910, C4<1>, C4<1>;
v0x5f5acea51570_0 .net "in_a", 0 0, L_0x5f5acedc7910;  alias, 1 drivers
v0x5f5acea51660_0 .net "in_b", 0 0, L_0x5f5acedc7910;  alias, 1 drivers
v0x5f5acea51750_0 .net "out", 0 0, L_0x5f5acedc79c0;  alias, 1 drivers
S_0x5f5acea51df0 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5acea50710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea52e20_0 .net "in_a", 0 0, L_0x5f5acedc7860;  alias, 1 drivers
v0x5f5acea52ec0_0 .net "in_b", 0 0, L_0x5f5acedc7860;  alias, 1 drivers
v0x5f5acea52f80_0 .net "out", 0 0, L_0x5f5acedc7ce0;  alias, 1 drivers
v0x5f5acea530a0_0 .net "temp_out", 0 0, L_0x5f5acedc7c30;  1 drivers
S_0x5f5acea51fd0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea51df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc7c30 .functor NAND 1, L_0x5f5acedc7860, L_0x5f5acedc7860, C4<1>, C4<1>;
v0x5f5acea52240_0 .net "in_a", 0 0, L_0x5f5acedc7860;  alias, 1 drivers
v0x5f5acea52300_0 .net "in_b", 0 0, L_0x5f5acedc7860;  alias, 1 drivers
v0x5f5acea52450_0 .net "out", 0 0, L_0x5f5acedc7c30;  alias, 1 drivers
S_0x5f5acea52550 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea51df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea52c70_0 .net "in_a", 0 0, L_0x5f5acedc7c30;  alias, 1 drivers
v0x5f5acea52d10_0 .net "out", 0 0, L_0x5f5acedc7ce0;  alias, 1 drivers
S_0x5f5acea52720 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea52550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc7ce0 .functor NAND 1, L_0x5f5acedc7c30, L_0x5f5acedc7c30, C4<1>, C4<1>;
v0x5f5acea52990_0 .net "in_a", 0 0, L_0x5f5acedc7c30;  alias, 1 drivers
v0x5f5acea52a80_0 .net "in_b", 0 0, L_0x5f5acedc7c30;  alias, 1 drivers
v0x5f5acea52b70_0 .net "out", 0 0, L_0x5f5acedc7ce0;  alias, 1 drivers
S_0x5f5acea53210 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5acea50710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea54250_0 .net "in_a", 0 0, L_0x5f5acedc7a70;  alias, 1 drivers
v0x5f5acea54320_0 .net "in_b", 0 0, L_0x5f5acedc7d90;  alias, 1 drivers
v0x5f5acea543f0_0 .net "out", 0 0, L_0x5f5acedc8000;  alias, 1 drivers
v0x5f5acea54510_0 .net "temp_out", 0 0, L_0x5f5acedc7f50;  1 drivers
S_0x5f5acea533f0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea53210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc7f50 .functor NAND 1, L_0x5f5acedc7a70, L_0x5f5acedc7d90, C4<1>, C4<1>;
v0x5f5acea53640_0 .net "in_a", 0 0, L_0x5f5acedc7a70;  alias, 1 drivers
v0x5f5acea53720_0 .net "in_b", 0 0, L_0x5f5acedc7d90;  alias, 1 drivers
v0x5f5acea537e0_0 .net "out", 0 0, L_0x5f5acedc7f50;  alias, 1 drivers
S_0x5f5acea53930 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea53210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea540a0_0 .net "in_a", 0 0, L_0x5f5acedc7f50;  alias, 1 drivers
v0x5f5acea54140_0 .net "out", 0 0, L_0x5f5acedc8000;  alias, 1 drivers
S_0x5f5acea53b50 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea53930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc8000 .functor NAND 1, L_0x5f5acedc7f50, L_0x5f5acedc7f50, C4<1>, C4<1>;
v0x5f5acea53dc0_0 .net "in_a", 0 0, L_0x5f5acedc7f50;  alias, 1 drivers
v0x5f5acea53eb0_0 .net "in_b", 0 0, L_0x5f5acedc7f50;  alias, 1 drivers
v0x5f5acea53fa0_0 .net "out", 0 0, L_0x5f5acedc8000;  alias, 1 drivers
S_0x5f5acea54660 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5acea50710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea54d90_0 .net "in_a", 0 0, L_0x5f5acedc79c0;  alias, 1 drivers
v0x5f5acea54e30_0 .net "out", 0 0, L_0x5f5acedc7a70;  alias, 1 drivers
S_0x5f5acea54830 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea54660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc7a70 .functor NAND 1, L_0x5f5acedc79c0, L_0x5f5acedc79c0, C4<1>, C4<1>;
v0x5f5acea54aa0_0 .net "in_a", 0 0, L_0x5f5acedc79c0;  alias, 1 drivers
v0x5f5acea54b60_0 .net "in_b", 0 0, L_0x5f5acedc79c0;  alias, 1 drivers
v0x5f5acea54cb0_0 .net "out", 0 0, L_0x5f5acedc7a70;  alias, 1 drivers
S_0x5f5acea54f30 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5acea50710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea55700_0 .net "in_a", 0 0, L_0x5f5acedc7ce0;  alias, 1 drivers
v0x5f5acea557a0_0 .net "out", 0 0, L_0x5f5acedc7d90;  alias, 1 drivers
S_0x5f5acea551a0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea54f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc7d90 .functor NAND 1, L_0x5f5acedc7ce0, L_0x5f5acedc7ce0, C4<1>, C4<1>;
v0x5f5acea55410_0 .net "in_a", 0 0, L_0x5f5acedc7ce0;  alias, 1 drivers
v0x5f5acea554d0_0 .net "in_b", 0 0, L_0x5f5acedc7ce0;  alias, 1 drivers
v0x5f5acea55620_0 .net "out", 0 0, L_0x5f5acedc7d90;  alias, 1 drivers
S_0x5f5acea558a0 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5acea50710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea56040_0 .net "in_a", 0 0, L_0x5f5acedc8000;  alias, 1 drivers
v0x5f5acea560e0_0 .net "out", 0 0, L_0x5f5acedc80b0;  alias, 1 drivers
S_0x5f5acea55ac0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea558a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc80b0 .functor NAND 1, L_0x5f5acedc8000, L_0x5f5acedc8000, C4<1>, C4<1>;
v0x5f5acea55d30_0 .net "in_a", 0 0, L_0x5f5acedc8000;  alias, 1 drivers
v0x5f5acea55df0_0 .net "in_b", 0 0, L_0x5f5acedc8000;  alias, 1 drivers
v0x5f5acea55f40_0 .net "out", 0 0, L_0x5f5acedc80b0;  alias, 1 drivers
S_0x5f5acea57080 .scope module, "mux_gate9" "Mux" 4 16, 5 3 0, S_0x5f5ace9c4980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acea603e0_0 .net "in_a", 0 0, L_0x5f5acedc9100;  1 drivers
v0x5f5acea60480_0 .net "in_b", 0 0, L_0x5f5acedc91a0;  1 drivers
v0x5f5acea60590_0 .net "out", 0 0, L_0x5f5acedc8f60;  1 drivers
v0x5f5acea60630_0 .net "sel", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea606d0_0 .net "sel_out", 0 0, L_0x5f5acedc8450;  1 drivers
v0x5f5acea60850_0 .net "temp_a_out", 0 0, L_0x5f5acedc85b0;  1 drivers
v0x5f5acea60a00_0 .net "temp_b_out", 0 0, L_0x5f5acedc8710;  1 drivers
S_0x5f5acea57280 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5acea57080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea582e0_0 .net "in_a", 0 0, L_0x5f5acedc9100;  alias, 1 drivers
v0x5f5acea583b0_0 .net "in_b", 0 0, L_0x5f5acedc8450;  alias, 1 drivers
v0x5f5acea58480_0 .net "out", 0 0, L_0x5f5acedc85b0;  alias, 1 drivers
v0x5f5acea585a0_0 .net "temp_out", 0 0, L_0x5f5acedc8500;  1 drivers
S_0x5f5acea574f0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea57280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc8500 .functor NAND 1, L_0x5f5acedc9100, L_0x5f5acedc8450, C4<1>, C4<1>;
v0x5f5acea57760_0 .net "in_a", 0 0, L_0x5f5acedc9100;  alias, 1 drivers
v0x5f5acea57840_0 .net "in_b", 0 0, L_0x5f5acedc8450;  alias, 1 drivers
v0x5f5acea57900_0 .net "out", 0 0, L_0x5f5acedc8500;  alias, 1 drivers
S_0x5f5acea57a20 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea57280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea58160_0 .net "in_a", 0 0, L_0x5f5acedc8500;  alias, 1 drivers
v0x5f5acea58200_0 .net "out", 0 0, L_0x5f5acedc85b0;  alias, 1 drivers
S_0x5f5acea57c40 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea57a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc85b0 .functor NAND 1, L_0x5f5acedc8500, L_0x5f5acedc8500, C4<1>, C4<1>;
v0x5f5acea57eb0_0 .net "in_a", 0 0, L_0x5f5acedc8500;  alias, 1 drivers
v0x5f5acea57f70_0 .net "in_b", 0 0, L_0x5f5acedc8500;  alias, 1 drivers
v0x5f5acea58060_0 .net "out", 0 0, L_0x5f5acedc85b0;  alias, 1 drivers
S_0x5f5acea58660 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5acea57080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea59670_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea59710_0 .net "in_b", 0 0, L_0x5f5acedc91a0;  alias, 1 drivers
v0x5f5acea59800_0 .net "out", 0 0, L_0x5f5acedc8710;  alias, 1 drivers
v0x5f5acea59920_0 .net "temp_out", 0 0, L_0x5f5acedc8660;  1 drivers
S_0x5f5acea58840 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea58660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc8660 .functor NAND 1, L_0x5f5acedceac0, L_0x5f5acedc91a0, C4<1>, C4<1>;
v0x5f5acea58ab0_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea58b70_0 .net "in_b", 0 0, L_0x5f5acedc91a0;  alias, 1 drivers
v0x5f5acea58c30_0 .net "out", 0 0, L_0x5f5acedc8660;  alias, 1 drivers
S_0x5f5acea58d50 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea58660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea594c0_0 .net "in_a", 0 0, L_0x5f5acedc8660;  alias, 1 drivers
v0x5f5acea59560_0 .net "out", 0 0, L_0x5f5acedc8710;  alias, 1 drivers
S_0x5f5acea58f70 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea58d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc8710 .functor NAND 1, L_0x5f5acedc8660, L_0x5f5acedc8660, C4<1>, C4<1>;
v0x5f5acea591e0_0 .net "in_a", 0 0, L_0x5f5acedc8660;  alias, 1 drivers
v0x5f5acea592d0_0 .net "in_b", 0 0, L_0x5f5acedc8660;  alias, 1 drivers
v0x5f5acea593c0_0 .net "out", 0 0, L_0x5f5acedc8710;  alias, 1 drivers
S_0x5f5acea599e0 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5acea57080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea5a0e0_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea5a180_0 .net "out", 0 0, L_0x5f5acedc8450;  alias, 1 drivers
S_0x5f5acea59bb0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea599e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc8450 .functor NAND 1, L_0x5f5acedceac0, L_0x5f5acedceac0, C4<1>, C4<1>;
v0x5f5acea59e00_0 .net "in_a", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea59ec0_0 .net "in_b", 0 0, L_0x5f5acedceac0;  alias, 1 drivers
v0x5f5acea59f80_0 .net "out", 0 0, L_0x5f5acedc8450;  alias, 1 drivers
S_0x5f5acea5a280 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5acea57080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea5fd30_0 .net "branch1_out", 0 0, L_0x5f5acedc8920;  1 drivers
v0x5f5acea5fe60_0 .net "branch2_out", 0 0, L_0x5f5acedc8c40;  1 drivers
v0x5f5acea5ffb0_0 .net "in_a", 0 0, L_0x5f5acedc85b0;  alias, 1 drivers
v0x5f5acea60080_0 .net "in_b", 0 0, L_0x5f5acedc8710;  alias, 1 drivers
v0x5f5acea60120_0 .net "out", 0 0, L_0x5f5acedc8f60;  alias, 1 drivers
v0x5f5acea601c0_0 .net "temp1_out", 0 0, L_0x5f5acedc8870;  1 drivers
v0x5f5acea60260_0 .net "temp2_out", 0 0, L_0x5f5acedc8b90;  1 drivers
v0x5f5acea60300_0 .net "temp3_out", 0 0, L_0x5f5acedc8eb0;  1 drivers
S_0x5f5acea5a4b0 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5acea5a280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea5b570_0 .net "in_a", 0 0, L_0x5f5acedc85b0;  alias, 1 drivers
v0x5f5acea5b610_0 .net "in_b", 0 0, L_0x5f5acedc85b0;  alias, 1 drivers
v0x5f5acea5b6d0_0 .net "out", 0 0, L_0x5f5acedc8870;  alias, 1 drivers
v0x5f5acea5b7f0_0 .net "temp_out", 0 0, L_0x5f5acedc87c0;  1 drivers
S_0x5f5acea5a720 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea5a4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc87c0 .functor NAND 1, L_0x5f5acedc85b0, L_0x5f5acedc85b0, C4<1>, C4<1>;
v0x5f5acea5a990_0 .net "in_a", 0 0, L_0x5f5acedc85b0;  alias, 1 drivers
v0x5f5acea5aa50_0 .net "in_b", 0 0, L_0x5f5acedc85b0;  alias, 1 drivers
v0x5f5acea5aba0_0 .net "out", 0 0, L_0x5f5acedc87c0;  alias, 1 drivers
S_0x5f5acea5aca0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea5a4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea5b3c0_0 .net "in_a", 0 0, L_0x5f5acedc87c0;  alias, 1 drivers
v0x5f5acea5b460_0 .net "out", 0 0, L_0x5f5acedc8870;  alias, 1 drivers
S_0x5f5acea5ae70 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea5aca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc8870 .functor NAND 1, L_0x5f5acedc87c0, L_0x5f5acedc87c0, C4<1>, C4<1>;
v0x5f5acea5b0e0_0 .net "in_a", 0 0, L_0x5f5acedc87c0;  alias, 1 drivers
v0x5f5acea5b1d0_0 .net "in_b", 0 0, L_0x5f5acedc87c0;  alias, 1 drivers
v0x5f5acea5b2c0_0 .net "out", 0 0, L_0x5f5acedc8870;  alias, 1 drivers
S_0x5f5acea5b960 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5acea5a280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea5c990_0 .net "in_a", 0 0, L_0x5f5acedc8710;  alias, 1 drivers
v0x5f5acea5ca30_0 .net "in_b", 0 0, L_0x5f5acedc8710;  alias, 1 drivers
v0x5f5acea5caf0_0 .net "out", 0 0, L_0x5f5acedc8b90;  alias, 1 drivers
v0x5f5acea5cc10_0 .net "temp_out", 0 0, L_0x5f5acedc8ae0;  1 drivers
S_0x5f5acea5bb40 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea5b960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc8ae0 .functor NAND 1, L_0x5f5acedc8710, L_0x5f5acedc8710, C4<1>, C4<1>;
v0x5f5acea5bdb0_0 .net "in_a", 0 0, L_0x5f5acedc8710;  alias, 1 drivers
v0x5f5acea5be70_0 .net "in_b", 0 0, L_0x5f5acedc8710;  alias, 1 drivers
v0x5f5acea5bfc0_0 .net "out", 0 0, L_0x5f5acedc8ae0;  alias, 1 drivers
S_0x5f5acea5c0c0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea5b960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea5c7e0_0 .net "in_a", 0 0, L_0x5f5acedc8ae0;  alias, 1 drivers
v0x5f5acea5c880_0 .net "out", 0 0, L_0x5f5acedc8b90;  alias, 1 drivers
S_0x5f5acea5c290 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea5c0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc8b90 .functor NAND 1, L_0x5f5acedc8ae0, L_0x5f5acedc8ae0, C4<1>, C4<1>;
v0x5f5acea5c500_0 .net "in_a", 0 0, L_0x5f5acedc8ae0;  alias, 1 drivers
v0x5f5acea5c5f0_0 .net "in_b", 0 0, L_0x5f5acedc8ae0;  alias, 1 drivers
v0x5f5acea5c6e0_0 .net "out", 0 0, L_0x5f5acedc8b90;  alias, 1 drivers
S_0x5f5acea5cd80 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5acea5a280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea5ddc0_0 .net "in_a", 0 0, L_0x5f5acedc8920;  alias, 1 drivers
v0x5f5acea5de90_0 .net "in_b", 0 0, L_0x5f5acedc8c40;  alias, 1 drivers
v0x5f5acea5df60_0 .net "out", 0 0, L_0x5f5acedc8eb0;  alias, 1 drivers
v0x5f5acea5e080_0 .net "temp_out", 0 0, L_0x5f5acedc8e00;  1 drivers
S_0x5f5acea5cf60 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea5cd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc8e00 .functor NAND 1, L_0x5f5acedc8920, L_0x5f5acedc8c40, C4<1>, C4<1>;
v0x5f5acea5d1b0_0 .net "in_a", 0 0, L_0x5f5acedc8920;  alias, 1 drivers
v0x5f5acea5d290_0 .net "in_b", 0 0, L_0x5f5acedc8c40;  alias, 1 drivers
v0x5f5acea5d350_0 .net "out", 0 0, L_0x5f5acedc8e00;  alias, 1 drivers
S_0x5f5acea5d4a0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea5cd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea5dc10_0 .net "in_a", 0 0, L_0x5f5acedc8e00;  alias, 1 drivers
v0x5f5acea5dcb0_0 .net "out", 0 0, L_0x5f5acedc8eb0;  alias, 1 drivers
S_0x5f5acea5d6c0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea5d4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc8eb0 .functor NAND 1, L_0x5f5acedc8e00, L_0x5f5acedc8e00, C4<1>, C4<1>;
v0x5f5acea5d930_0 .net "in_a", 0 0, L_0x5f5acedc8e00;  alias, 1 drivers
v0x5f5acea5da20_0 .net "in_b", 0 0, L_0x5f5acedc8e00;  alias, 1 drivers
v0x5f5acea5db10_0 .net "out", 0 0, L_0x5f5acedc8eb0;  alias, 1 drivers
S_0x5f5acea5e1d0 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5acea5a280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea5e900_0 .net "in_a", 0 0, L_0x5f5acedc8870;  alias, 1 drivers
v0x5f5acea5e9a0_0 .net "out", 0 0, L_0x5f5acedc8920;  alias, 1 drivers
S_0x5f5acea5e3a0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea5e1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc8920 .functor NAND 1, L_0x5f5acedc8870, L_0x5f5acedc8870, C4<1>, C4<1>;
v0x5f5acea5e610_0 .net "in_a", 0 0, L_0x5f5acedc8870;  alias, 1 drivers
v0x5f5acea5e6d0_0 .net "in_b", 0 0, L_0x5f5acedc8870;  alias, 1 drivers
v0x5f5acea5e820_0 .net "out", 0 0, L_0x5f5acedc8920;  alias, 1 drivers
S_0x5f5acea5eaa0 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5acea5a280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea5f270_0 .net "in_a", 0 0, L_0x5f5acedc8b90;  alias, 1 drivers
v0x5f5acea5f310_0 .net "out", 0 0, L_0x5f5acedc8c40;  alias, 1 drivers
S_0x5f5acea5ed10 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea5eaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc8c40 .functor NAND 1, L_0x5f5acedc8b90, L_0x5f5acedc8b90, C4<1>, C4<1>;
v0x5f5acea5ef80_0 .net "in_a", 0 0, L_0x5f5acedc8b90;  alias, 1 drivers
v0x5f5acea5f040_0 .net "in_b", 0 0, L_0x5f5acedc8b90;  alias, 1 drivers
v0x5f5acea5f190_0 .net "out", 0 0, L_0x5f5acedc8c40;  alias, 1 drivers
S_0x5f5acea5f410 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5acea5a280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea5fbb0_0 .net "in_a", 0 0, L_0x5f5acedc8eb0;  alias, 1 drivers
v0x5f5acea5fc50_0 .net "out", 0 0, L_0x5f5acedc8f60;  alias, 1 drivers
S_0x5f5acea5f630 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea5f410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedc8f60 .functor NAND 1, L_0x5f5acedc8eb0, L_0x5f5acedc8eb0, C4<1>, C4<1>;
v0x5f5acea5f8a0_0 .net "in_a", 0 0, L_0x5f5acedc8eb0;  alias, 1 drivers
v0x5f5acea5f960_0 .net "in_b", 0 0, L_0x5f5acedc8eb0;  alias, 1 drivers
v0x5f5acea5fab0_0 .net "out", 0 0, L_0x5f5acedc8f60;  alias, 1 drivers
S_0x5f5acea61090 .scope module, "mux16_gate3" "Mux16" 3 17, 4 3 0, S_0x5f5ace904a40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in_a";
    .port_info 1 /INPUT 16 "in_b";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /INPUT 1 "sel";
L_0x5f5aceddd460 .functor BUFZ 16, L_0x5f5aceddd3c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5f5aceb1d310_0 .net "in_a", 15 0, L_0x5f5acedbfff0;  alias, 1 drivers
v0x5f5aceb1d3f0_0 .net "in_b", 15 0, L_0x5f5acedcea30;  alias, 1 drivers
v0x5f5aceb1d490_0 .net "out", 15 0, L_0x5f5aceddd460;  alias, 1 drivers
v0x5f5aceb1d530_0 .net "sel", 0 0, L_0x5f5aceddd4f0;  1 drivers
v0x5f5aceb1d5d0_0 .net/s "tmp_out", 15 0, L_0x5f5aceddd3c0;  1 drivers
L_0x5f5acedcf830 .part L_0x5f5acedbfff0, 0, 1;
L_0x5f5acedcf8f0 .part L_0x5f5acedcea30, 0, 1;
L_0x5f5acedd0660 .part L_0x5f5acedbfff0, 1, 1;
L_0x5f5acedd0700 .part L_0x5f5acedcea30, 1, 1;
L_0x5f5acedd1450 .part L_0x5f5acedbfff0, 2, 1;
L_0x5f5acedd14f0 .part L_0x5f5acedcea30, 2, 1;
L_0x5f5acedd22a0 .part L_0x5f5acedbfff0, 3, 1;
L_0x5f5acedd2340 .part L_0x5f5acedcea30, 3, 1;
L_0x5f5acedd30b0 .part L_0x5f5acedbfff0, 4, 1;
L_0x5f5acedd3260 .part L_0x5f5acedcea30, 4, 1;
L_0x5f5acedd4140 .part L_0x5f5acedbfff0, 5, 1;
L_0x5f5acedd41e0 .part L_0x5f5acedcea30, 5, 1;
L_0x5f5acedd4fc0 .part L_0x5f5acedbfff0, 6, 1;
L_0x5f5acedd5060 .part L_0x5f5acedcea30, 6, 1;
L_0x5f5acedd5de0 .part L_0x5f5acedbfff0, 7, 1;
L_0x5f5acedd5e80 .part L_0x5f5acedcea30, 7, 1;
L_0x5f5acedd6c80 .part L_0x5f5acedbfff0, 8, 1;
L_0x5f5acedd6d20 .part L_0x5f5acedcea30, 8, 1;
L_0x5f5acedd7b30 .part L_0x5f5acedbfff0, 9, 1;
L_0x5f5acedd7bd0 .part L_0x5f5acedcea30, 9, 1;
L_0x5f5acedd6dc0 .part L_0x5f5acedbfff0, 10, 1;
L_0x5f5acedd90c0 .part L_0x5f5acedcea30, 10, 1;
L_0x5f5acedd9b70 .part L_0x5f5acedbfff0, 11, 1;
L_0x5f5acedd9c10 .part L_0x5f5acedcea30, 11, 1;
L_0x5f5acedda6d0 .part L_0x5f5acedbfff0, 12, 1;
L_0x5f5acedda980 .part L_0x5f5acedcea30, 12, 1;
L_0x5f5aceddb440 .part L_0x5f5acedbfff0, 13, 1;
L_0x5f5aceddb4e0 .part L_0x5f5acedcea30, 13, 1;
L_0x5f5aceddc260 .part L_0x5f5acedbfff0, 14, 1;
L_0x5f5aceddc300 .part L_0x5f5acedcea30, 14, 1;
L_0x5f5aceddd170 .part L_0x5f5acedbfff0, 15, 1;
L_0x5f5aceddd210 .part L_0x5f5acedcea30, 15, 1;
LS_0x5f5aceddd3c0_0_0 .concat8 [ 1 1 1 1], L_0x5f5acedcf670, L_0x5f5acedd04a0, L_0x5f5acedd1290, L_0x5f5acedd20e0;
LS_0x5f5aceddd3c0_0_4 .concat8 [ 1 1 1 1], L_0x5f5acedd2ef0, L_0x5f5acedd3f80, L_0x5f5acedd4e00, L_0x5f5acedd5c20;
LS_0x5f5aceddd3c0_0_8 .concat8 [ 1 1 1 1], L_0x5f5acedd6ac0, L_0x5f5acedd7970, L_0x5f5acedd8f40, L_0x5f5acedd99f0;
LS_0x5f5aceddd3c0_0_12 .concat8 [ 1 1 1 1], L_0x5f5acedda550, L_0x5f5aceddb2c0, L_0x5f5aceddc0a0, L_0x5f5aceddcfb0;
L_0x5f5aceddd3c0 .concat8 [ 4 4 4 4], LS_0x5f5aceddd3c0_0_0, LS_0x5f5aceddd3c0_0_4, LS_0x5f5aceddd3c0_0_8, LS_0x5f5aceddd3c0_0_12;
S_0x5f5acea612e0 .scope module, "mux_gate0" "Mux" 4 7, 5 3 0, S_0x5f5acea61090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acea6a780_0 .net "in_a", 0 0, L_0x5f5acedcf830;  1 drivers
v0x5f5acea6a820_0 .net "in_b", 0 0, L_0x5f5acedcf8f0;  1 drivers
v0x5f5acea6a930_0 .net "out", 0 0, L_0x5f5acedcf670;  1 drivers
v0x5f5acea6a9d0_0 .net "sel", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5acea6aa70_0 .net "sel_out", 0 0, L_0x5f5acedceb60;  1 drivers
v0x5f5acea6abf0_0 .net "temp_a_out", 0 0, L_0x5f5acedcecc0;  1 drivers
v0x5f5acea6ada0_0 .net "temp_b_out", 0 0, L_0x5f5acedcee20;  1 drivers
S_0x5f5acea61530 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5acea612e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea625f0_0 .net "in_a", 0 0, L_0x5f5acedcf830;  alias, 1 drivers
v0x5f5acea626c0_0 .net "in_b", 0 0, L_0x5f5acedceb60;  alias, 1 drivers
v0x5f5acea62790_0 .net "out", 0 0, L_0x5f5acedcecc0;  alias, 1 drivers
v0x5f5acea628b0_0 .net "temp_out", 0 0, L_0x5f5acedcec10;  1 drivers
S_0x5f5acea617a0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea61530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcec10 .functor NAND 1, L_0x5f5acedcf830, L_0x5f5acedceb60, C4<1>, C4<1>;
v0x5f5acea61a10_0 .net "in_a", 0 0, L_0x5f5acedcf830;  alias, 1 drivers
v0x5f5acea61af0_0 .net "in_b", 0 0, L_0x5f5acedceb60;  alias, 1 drivers
v0x5f5acea61bb0_0 .net "out", 0 0, L_0x5f5acedcec10;  alias, 1 drivers
S_0x5f5acea61cd0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea61530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea62440_0 .net "in_a", 0 0, L_0x5f5acedcec10;  alias, 1 drivers
v0x5f5acea624e0_0 .net "out", 0 0, L_0x5f5acedcecc0;  alias, 1 drivers
S_0x5f5acea61ef0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea61cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcecc0 .functor NAND 1, L_0x5f5acedcec10, L_0x5f5acedcec10, C4<1>, C4<1>;
v0x5f5acea62160_0 .net "in_a", 0 0, L_0x5f5acedcec10;  alias, 1 drivers
v0x5f5acea62250_0 .net "in_b", 0 0, L_0x5f5acedcec10;  alias, 1 drivers
v0x5f5acea62340_0 .net "out", 0 0, L_0x5f5acedcecc0;  alias, 1 drivers
S_0x5f5acea62970 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5acea612e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea639a0_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5acea63a70_0 .net "in_b", 0 0, L_0x5f5acedcf8f0;  alias, 1 drivers
v0x5f5acea63b40_0 .net "out", 0 0, L_0x5f5acedcee20;  alias, 1 drivers
v0x5f5acea63c60_0 .net "temp_out", 0 0, L_0x5f5acedced70;  1 drivers
S_0x5f5acea62b50 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea62970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedced70 .functor NAND 1, L_0x5f5aceddd4f0, L_0x5f5acedcf8f0, C4<1>, C4<1>;
v0x5f5acea62dc0_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5acea62ea0_0 .net "in_b", 0 0, L_0x5f5acedcf8f0;  alias, 1 drivers
v0x5f5acea62f60_0 .net "out", 0 0, L_0x5f5acedced70;  alias, 1 drivers
S_0x5f5acea63080 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea62970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea637f0_0 .net "in_a", 0 0, L_0x5f5acedced70;  alias, 1 drivers
v0x5f5acea63890_0 .net "out", 0 0, L_0x5f5acedcee20;  alias, 1 drivers
S_0x5f5acea632a0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea63080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcee20 .functor NAND 1, L_0x5f5acedced70, L_0x5f5acedced70, C4<1>, C4<1>;
v0x5f5acea63510_0 .net "in_a", 0 0, L_0x5f5acedced70;  alias, 1 drivers
v0x5f5acea63600_0 .net "in_b", 0 0, L_0x5f5acedced70;  alias, 1 drivers
v0x5f5acea636f0_0 .net "out", 0 0, L_0x5f5acedcee20;  alias, 1 drivers
S_0x5f5acea63d20 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5acea612e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea64440_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5acea64570_0 .net "out", 0 0, L_0x5f5acedceb60;  alias, 1 drivers
S_0x5f5acea63ef0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea63d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedceb60 .functor NAND 1, L_0x5f5aceddd4f0, L_0x5f5aceddd4f0, C4<1>, C4<1>;
v0x5f5acea64140_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5acea64250_0 .net "in_b", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5acea64310_0 .net "out", 0 0, L_0x5f5acedceb60;  alias, 1 drivers
S_0x5f5acea64670 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5acea612e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea6a0d0_0 .net "branch1_out", 0 0, L_0x5f5acedcf030;  1 drivers
v0x5f5acea6a200_0 .net "branch2_out", 0 0, L_0x5f5acedcf350;  1 drivers
v0x5f5acea6a350_0 .net "in_a", 0 0, L_0x5f5acedcecc0;  alias, 1 drivers
v0x5f5acea6a420_0 .net "in_b", 0 0, L_0x5f5acedcee20;  alias, 1 drivers
v0x5f5acea6a4c0_0 .net "out", 0 0, L_0x5f5acedcf670;  alias, 1 drivers
v0x5f5acea6a560_0 .net "temp1_out", 0 0, L_0x5f5acedcef80;  1 drivers
v0x5f5acea6a600_0 .net "temp2_out", 0 0, L_0x5f5acedcf2a0;  1 drivers
v0x5f5acea6a6a0_0 .net "temp3_out", 0 0, L_0x5f5acedcf5c0;  1 drivers
S_0x5f5acea64850 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5acea64670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea65910_0 .net "in_a", 0 0, L_0x5f5acedcecc0;  alias, 1 drivers
v0x5f5acea659b0_0 .net "in_b", 0 0, L_0x5f5acedcecc0;  alias, 1 drivers
v0x5f5acea65a70_0 .net "out", 0 0, L_0x5f5acedcef80;  alias, 1 drivers
v0x5f5acea65b90_0 .net "temp_out", 0 0, L_0x5f5acedceed0;  1 drivers
S_0x5f5acea64ac0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea64850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedceed0 .functor NAND 1, L_0x5f5acedcecc0, L_0x5f5acedcecc0, C4<1>, C4<1>;
v0x5f5acea64d30_0 .net "in_a", 0 0, L_0x5f5acedcecc0;  alias, 1 drivers
v0x5f5acea64df0_0 .net "in_b", 0 0, L_0x5f5acedcecc0;  alias, 1 drivers
v0x5f5acea64f40_0 .net "out", 0 0, L_0x5f5acedceed0;  alias, 1 drivers
S_0x5f5acea65040 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea64850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea65760_0 .net "in_a", 0 0, L_0x5f5acedceed0;  alias, 1 drivers
v0x5f5acea65800_0 .net "out", 0 0, L_0x5f5acedcef80;  alias, 1 drivers
S_0x5f5acea65210 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea65040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcef80 .functor NAND 1, L_0x5f5acedceed0, L_0x5f5acedceed0, C4<1>, C4<1>;
v0x5f5acea65480_0 .net "in_a", 0 0, L_0x5f5acedceed0;  alias, 1 drivers
v0x5f5acea65570_0 .net "in_b", 0 0, L_0x5f5acedceed0;  alias, 1 drivers
v0x5f5acea65660_0 .net "out", 0 0, L_0x5f5acedcef80;  alias, 1 drivers
S_0x5f5acea65d00 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5acea64670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea66d30_0 .net "in_a", 0 0, L_0x5f5acedcee20;  alias, 1 drivers
v0x5f5acea66dd0_0 .net "in_b", 0 0, L_0x5f5acedcee20;  alias, 1 drivers
v0x5f5acea66e90_0 .net "out", 0 0, L_0x5f5acedcf2a0;  alias, 1 drivers
v0x5f5acea66fb0_0 .net "temp_out", 0 0, L_0x5f5acedcf1f0;  1 drivers
S_0x5f5acea65ee0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea65d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcf1f0 .functor NAND 1, L_0x5f5acedcee20, L_0x5f5acedcee20, C4<1>, C4<1>;
v0x5f5acea66150_0 .net "in_a", 0 0, L_0x5f5acedcee20;  alias, 1 drivers
v0x5f5acea66210_0 .net "in_b", 0 0, L_0x5f5acedcee20;  alias, 1 drivers
v0x5f5acea66360_0 .net "out", 0 0, L_0x5f5acedcf1f0;  alias, 1 drivers
S_0x5f5acea66460 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea65d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea66b80_0 .net "in_a", 0 0, L_0x5f5acedcf1f0;  alias, 1 drivers
v0x5f5acea66c20_0 .net "out", 0 0, L_0x5f5acedcf2a0;  alias, 1 drivers
S_0x5f5acea66630 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea66460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcf2a0 .functor NAND 1, L_0x5f5acedcf1f0, L_0x5f5acedcf1f0, C4<1>, C4<1>;
v0x5f5acea668a0_0 .net "in_a", 0 0, L_0x5f5acedcf1f0;  alias, 1 drivers
v0x5f5acea66990_0 .net "in_b", 0 0, L_0x5f5acedcf1f0;  alias, 1 drivers
v0x5f5acea66a80_0 .net "out", 0 0, L_0x5f5acedcf2a0;  alias, 1 drivers
S_0x5f5acea67120 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5acea64670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea68160_0 .net "in_a", 0 0, L_0x5f5acedcf030;  alias, 1 drivers
v0x5f5acea68230_0 .net "in_b", 0 0, L_0x5f5acedcf350;  alias, 1 drivers
v0x5f5acea68300_0 .net "out", 0 0, L_0x5f5acedcf5c0;  alias, 1 drivers
v0x5f5acea68420_0 .net "temp_out", 0 0, L_0x5f5acedcf510;  1 drivers
S_0x5f5acea67300 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea67120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcf510 .functor NAND 1, L_0x5f5acedcf030, L_0x5f5acedcf350, C4<1>, C4<1>;
v0x5f5acea67550_0 .net "in_a", 0 0, L_0x5f5acedcf030;  alias, 1 drivers
v0x5f5acea67630_0 .net "in_b", 0 0, L_0x5f5acedcf350;  alias, 1 drivers
v0x5f5acea676f0_0 .net "out", 0 0, L_0x5f5acedcf510;  alias, 1 drivers
S_0x5f5acea67840 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea67120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea67fb0_0 .net "in_a", 0 0, L_0x5f5acedcf510;  alias, 1 drivers
v0x5f5acea68050_0 .net "out", 0 0, L_0x5f5acedcf5c0;  alias, 1 drivers
S_0x5f5acea67a60 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea67840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcf5c0 .functor NAND 1, L_0x5f5acedcf510, L_0x5f5acedcf510, C4<1>, C4<1>;
v0x5f5acea67cd0_0 .net "in_a", 0 0, L_0x5f5acedcf510;  alias, 1 drivers
v0x5f5acea67dc0_0 .net "in_b", 0 0, L_0x5f5acedcf510;  alias, 1 drivers
v0x5f5acea67eb0_0 .net "out", 0 0, L_0x5f5acedcf5c0;  alias, 1 drivers
S_0x5f5acea68570 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5acea64670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea68ca0_0 .net "in_a", 0 0, L_0x5f5acedcef80;  alias, 1 drivers
v0x5f5acea68d40_0 .net "out", 0 0, L_0x5f5acedcf030;  alias, 1 drivers
S_0x5f5acea68740 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea68570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcf030 .functor NAND 1, L_0x5f5acedcef80, L_0x5f5acedcef80, C4<1>, C4<1>;
v0x5f5acea689b0_0 .net "in_a", 0 0, L_0x5f5acedcef80;  alias, 1 drivers
v0x5f5acea68a70_0 .net "in_b", 0 0, L_0x5f5acedcef80;  alias, 1 drivers
v0x5f5acea68bc0_0 .net "out", 0 0, L_0x5f5acedcf030;  alias, 1 drivers
S_0x5f5acea68e40 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5acea64670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea69610_0 .net "in_a", 0 0, L_0x5f5acedcf2a0;  alias, 1 drivers
v0x5f5acea696b0_0 .net "out", 0 0, L_0x5f5acedcf350;  alias, 1 drivers
S_0x5f5acea690b0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea68e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcf350 .functor NAND 1, L_0x5f5acedcf2a0, L_0x5f5acedcf2a0, C4<1>, C4<1>;
v0x5f5acea69320_0 .net "in_a", 0 0, L_0x5f5acedcf2a0;  alias, 1 drivers
v0x5f5acea693e0_0 .net "in_b", 0 0, L_0x5f5acedcf2a0;  alias, 1 drivers
v0x5f5acea69530_0 .net "out", 0 0, L_0x5f5acedcf350;  alias, 1 drivers
S_0x5f5acea697b0 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5acea64670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea69f50_0 .net "in_a", 0 0, L_0x5f5acedcf5c0;  alias, 1 drivers
v0x5f5acea69ff0_0 .net "out", 0 0, L_0x5f5acedcf670;  alias, 1 drivers
S_0x5f5acea699d0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea697b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcf670 .functor NAND 1, L_0x5f5acedcf5c0, L_0x5f5acedcf5c0, C4<1>, C4<1>;
v0x5f5acea69c40_0 .net "in_a", 0 0, L_0x5f5acedcf5c0;  alias, 1 drivers
v0x5f5acea69d00_0 .net "in_b", 0 0, L_0x5f5acedcf5c0;  alias, 1 drivers
v0x5f5acea69e50_0 .net "out", 0 0, L_0x5f5acedcf670;  alias, 1 drivers
S_0x5f5acea6af90 .scope module, "mux_gate1" "Mux" 4 8, 5 3 0, S_0x5f5acea61090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acea74370_0 .net "in_a", 0 0, L_0x5f5acedd0660;  1 drivers
v0x5f5acea74410_0 .net "in_b", 0 0, L_0x5f5acedd0700;  1 drivers
v0x5f5acea74520_0 .net "out", 0 0, L_0x5f5acedd04a0;  1 drivers
v0x5f5acea745c0_0 .net "sel", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5acea74660_0 .net "sel_out", 0 0, L_0x5f5acedcf990;  1 drivers
v0x5f5acea747e0_0 .net "temp_a_out", 0 0, L_0x5f5acedcfaf0;  1 drivers
v0x5f5acea74990_0 .net "temp_b_out", 0 0, L_0x5f5acedcfc50;  1 drivers
S_0x5f5acea6b1b0 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5acea6af90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea6c1f0_0 .net "in_a", 0 0, L_0x5f5acedd0660;  alias, 1 drivers
v0x5f5acea6c2c0_0 .net "in_b", 0 0, L_0x5f5acedcf990;  alias, 1 drivers
v0x5f5acea6c390_0 .net "out", 0 0, L_0x5f5acedcfaf0;  alias, 1 drivers
v0x5f5acea6c4b0_0 .net "temp_out", 0 0, L_0x5f5acedcfa40;  1 drivers
S_0x5f5acea6b400 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea6b1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcfa40 .functor NAND 1, L_0x5f5acedd0660, L_0x5f5acedcf990, C4<1>, C4<1>;
v0x5f5acea6b670_0 .net "in_a", 0 0, L_0x5f5acedd0660;  alias, 1 drivers
v0x5f5acea6b750_0 .net "in_b", 0 0, L_0x5f5acedcf990;  alias, 1 drivers
v0x5f5acea6b810_0 .net "out", 0 0, L_0x5f5acedcfa40;  alias, 1 drivers
S_0x5f5acea6b930 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea6b1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea6c070_0 .net "in_a", 0 0, L_0x5f5acedcfa40;  alias, 1 drivers
v0x5f5acea6c110_0 .net "out", 0 0, L_0x5f5acedcfaf0;  alias, 1 drivers
S_0x5f5acea6bb50 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea6b930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcfaf0 .functor NAND 1, L_0x5f5acedcfa40, L_0x5f5acedcfa40, C4<1>, C4<1>;
v0x5f5acea6bdc0_0 .net "in_a", 0 0, L_0x5f5acedcfa40;  alias, 1 drivers
v0x5f5acea6be80_0 .net "in_b", 0 0, L_0x5f5acedcfa40;  alias, 1 drivers
v0x5f5acea6bf70_0 .net "out", 0 0, L_0x5f5acedcfaf0;  alias, 1 drivers
S_0x5f5acea6c570 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5acea6af90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea6d580_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5acea6d620_0 .net "in_b", 0 0, L_0x5f5acedd0700;  alias, 1 drivers
v0x5f5acea6d710_0 .net "out", 0 0, L_0x5f5acedcfc50;  alias, 1 drivers
v0x5f5acea6d830_0 .net "temp_out", 0 0, L_0x5f5acedcfba0;  1 drivers
S_0x5f5acea6c750 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea6c570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcfba0 .functor NAND 1, L_0x5f5aceddd4f0, L_0x5f5acedd0700, C4<1>, C4<1>;
v0x5f5acea6c9c0_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5acea6ca80_0 .net "in_b", 0 0, L_0x5f5acedd0700;  alias, 1 drivers
v0x5f5acea6cb40_0 .net "out", 0 0, L_0x5f5acedcfba0;  alias, 1 drivers
S_0x5f5acea6cc60 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea6c570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea6d3d0_0 .net "in_a", 0 0, L_0x5f5acedcfba0;  alias, 1 drivers
v0x5f5acea6d470_0 .net "out", 0 0, L_0x5f5acedcfc50;  alias, 1 drivers
S_0x5f5acea6ce80 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea6cc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcfc50 .functor NAND 1, L_0x5f5acedcfba0, L_0x5f5acedcfba0, C4<1>, C4<1>;
v0x5f5acea6d0f0_0 .net "in_a", 0 0, L_0x5f5acedcfba0;  alias, 1 drivers
v0x5f5acea6d1e0_0 .net "in_b", 0 0, L_0x5f5acedcfba0;  alias, 1 drivers
v0x5f5acea6d2d0_0 .net "out", 0 0, L_0x5f5acedcfc50;  alias, 1 drivers
S_0x5f5acea6d8f0 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5acea6af90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea6e100_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5acea6e1a0_0 .net "out", 0 0, L_0x5f5acedcf990;  alias, 1 drivers
S_0x5f5acea6dac0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea6d8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcf990 .functor NAND 1, L_0x5f5aceddd4f0, L_0x5f5aceddd4f0, C4<1>, C4<1>;
v0x5f5acea6dd10_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5acea6dee0_0 .net "in_b", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5acea6dfa0_0 .net "out", 0 0, L_0x5f5acedcf990;  alias, 1 drivers
S_0x5f5acea6e2a0 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5acea6af90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea73cc0_0 .net "branch1_out", 0 0, L_0x5f5acedcfe60;  1 drivers
v0x5f5acea73df0_0 .net "branch2_out", 0 0, L_0x5f5acedd0180;  1 drivers
v0x5f5acea73f40_0 .net "in_a", 0 0, L_0x5f5acedcfaf0;  alias, 1 drivers
v0x5f5acea74010_0 .net "in_b", 0 0, L_0x5f5acedcfc50;  alias, 1 drivers
v0x5f5acea740b0_0 .net "out", 0 0, L_0x5f5acedd04a0;  alias, 1 drivers
v0x5f5acea74150_0 .net "temp1_out", 0 0, L_0x5f5acedcfdb0;  1 drivers
v0x5f5acea741f0_0 .net "temp2_out", 0 0, L_0x5f5acedd00d0;  1 drivers
v0x5f5acea74290_0 .net "temp3_out", 0 0, L_0x5f5acedd03f0;  1 drivers
S_0x5f5acea6e4d0 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5acea6e2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea6f500_0 .net "in_a", 0 0, L_0x5f5acedcfaf0;  alias, 1 drivers
v0x5f5acea6f5a0_0 .net "in_b", 0 0, L_0x5f5acedcfaf0;  alias, 1 drivers
v0x5f5acea6f660_0 .net "out", 0 0, L_0x5f5acedcfdb0;  alias, 1 drivers
v0x5f5acea6f780_0 .net "temp_out", 0 0, L_0x5f5acedcfd00;  1 drivers
S_0x5f5acea6e740 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea6e4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcfd00 .functor NAND 1, L_0x5f5acedcfaf0, L_0x5f5acedcfaf0, C4<1>, C4<1>;
v0x5f5acea6e9b0_0 .net "in_a", 0 0, L_0x5f5acedcfaf0;  alias, 1 drivers
v0x5f5acea6ea70_0 .net "in_b", 0 0, L_0x5f5acedcfaf0;  alias, 1 drivers
v0x5f5acea6eb30_0 .net "out", 0 0, L_0x5f5acedcfd00;  alias, 1 drivers
S_0x5f5acea6ec30 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea6e4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea6f350_0 .net "in_a", 0 0, L_0x5f5acedcfd00;  alias, 1 drivers
v0x5f5acea6f3f0_0 .net "out", 0 0, L_0x5f5acedcfdb0;  alias, 1 drivers
S_0x5f5acea6ee00 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea6ec30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcfdb0 .functor NAND 1, L_0x5f5acedcfd00, L_0x5f5acedcfd00, C4<1>, C4<1>;
v0x5f5acea6f070_0 .net "in_a", 0 0, L_0x5f5acedcfd00;  alias, 1 drivers
v0x5f5acea6f160_0 .net "in_b", 0 0, L_0x5f5acedcfd00;  alias, 1 drivers
v0x5f5acea6f250_0 .net "out", 0 0, L_0x5f5acedcfdb0;  alias, 1 drivers
S_0x5f5acea6f8f0 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5acea6e2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea70920_0 .net "in_a", 0 0, L_0x5f5acedcfc50;  alias, 1 drivers
v0x5f5acea709c0_0 .net "in_b", 0 0, L_0x5f5acedcfc50;  alias, 1 drivers
v0x5f5acea70a80_0 .net "out", 0 0, L_0x5f5acedd00d0;  alias, 1 drivers
v0x5f5acea70ba0_0 .net "temp_out", 0 0, L_0x5f5acedd0020;  1 drivers
S_0x5f5acea6fad0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea6f8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd0020 .functor NAND 1, L_0x5f5acedcfc50, L_0x5f5acedcfc50, C4<1>, C4<1>;
v0x5f5acea6fd40_0 .net "in_a", 0 0, L_0x5f5acedcfc50;  alias, 1 drivers
v0x5f5acea6fe00_0 .net "in_b", 0 0, L_0x5f5acedcfc50;  alias, 1 drivers
v0x5f5acea6ff50_0 .net "out", 0 0, L_0x5f5acedd0020;  alias, 1 drivers
S_0x5f5acea70050 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea6f8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea70770_0 .net "in_a", 0 0, L_0x5f5acedd0020;  alias, 1 drivers
v0x5f5acea70810_0 .net "out", 0 0, L_0x5f5acedd00d0;  alias, 1 drivers
S_0x5f5acea70220 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea70050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd00d0 .functor NAND 1, L_0x5f5acedd0020, L_0x5f5acedd0020, C4<1>, C4<1>;
v0x5f5acea70490_0 .net "in_a", 0 0, L_0x5f5acedd0020;  alias, 1 drivers
v0x5f5acea70580_0 .net "in_b", 0 0, L_0x5f5acedd0020;  alias, 1 drivers
v0x5f5acea70670_0 .net "out", 0 0, L_0x5f5acedd00d0;  alias, 1 drivers
S_0x5f5acea70d10 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5acea6e2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea71d50_0 .net "in_a", 0 0, L_0x5f5acedcfe60;  alias, 1 drivers
v0x5f5acea71e20_0 .net "in_b", 0 0, L_0x5f5acedd0180;  alias, 1 drivers
v0x5f5acea71ef0_0 .net "out", 0 0, L_0x5f5acedd03f0;  alias, 1 drivers
v0x5f5acea72010_0 .net "temp_out", 0 0, L_0x5f5acedd0340;  1 drivers
S_0x5f5acea70ef0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea70d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd0340 .functor NAND 1, L_0x5f5acedcfe60, L_0x5f5acedd0180, C4<1>, C4<1>;
v0x5f5acea71140_0 .net "in_a", 0 0, L_0x5f5acedcfe60;  alias, 1 drivers
v0x5f5acea71220_0 .net "in_b", 0 0, L_0x5f5acedd0180;  alias, 1 drivers
v0x5f5acea712e0_0 .net "out", 0 0, L_0x5f5acedd0340;  alias, 1 drivers
S_0x5f5acea71430 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea70d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea71ba0_0 .net "in_a", 0 0, L_0x5f5acedd0340;  alias, 1 drivers
v0x5f5acea71c40_0 .net "out", 0 0, L_0x5f5acedd03f0;  alias, 1 drivers
S_0x5f5acea71650 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea71430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd03f0 .functor NAND 1, L_0x5f5acedd0340, L_0x5f5acedd0340, C4<1>, C4<1>;
v0x5f5acea718c0_0 .net "in_a", 0 0, L_0x5f5acedd0340;  alias, 1 drivers
v0x5f5acea719b0_0 .net "in_b", 0 0, L_0x5f5acedd0340;  alias, 1 drivers
v0x5f5acea71aa0_0 .net "out", 0 0, L_0x5f5acedd03f0;  alias, 1 drivers
S_0x5f5acea72160 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5acea6e2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea72890_0 .net "in_a", 0 0, L_0x5f5acedcfdb0;  alias, 1 drivers
v0x5f5acea72930_0 .net "out", 0 0, L_0x5f5acedcfe60;  alias, 1 drivers
S_0x5f5acea72330 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea72160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedcfe60 .functor NAND 1, L_0x5f5acedcfdb0, L_0x5f5acedcfdb0, C4<1>, C4<1>;
v0x5f5acea725a0_0 .net "in_a", 0 0, L_0x5f5acedcfdb0;  alias, 1 drivers
v0x5f5acea72660_0 .net "in_b", 0 0, L_0x5f5acedcfdb0;  alias, 1 drivers
v0x5f5acea727b0_0 .net "out", 0 0, L_0x5f5acedcfe60;  alias, 1 drivers
S_0x5f5acea72a30 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5acea6e2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea73200_0 .net "in_a", 0 0, L_0x5f5acedd00d0;  alias, 1 drivers
v0x5f5acea732a0_0 .net "out", 0 0, L_0x5f5acedd0180;  alias, 1 drivers
S_0x5f5acea72ca0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea72a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd0180 .functor NAND 1, L_0x5f5acedd00d0, L_0x5f5acedd00d0, C4<1>, C4<1>;
v0x5f5acea72f10_0 .net "in_a", 0 0, L_0x5f5acedd00d0;  alias, 1 drivers
v0x5f5acea72fd0_0 .net "in_b", 0 0, L_0x5f5acedd00d0;  alias, 1 drivers
v0x5f5acea73120_0 .net "out", 0 0, L_0x5f5acedd0180;  alias, 1 drivers
S_0x5f5acea733a0 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5acea6e2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea73b40_0 .net "in_a", 0 0, L_0x5f5acedd03f0;  alias, 1 drivers
v0x5f5acea73be0_0 .net "out", 0 0, L_0x5f5acedd04a0;  alias, 1 drivers
S_0x5f5acea735c0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea733a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd04a0 .functor NAND 1, L_0x5f5acedd03f0, L_0x5f5acedd03f0, C4<1>, C4<1>;
v0x5f5acea73830_0 .net "in_a", 0 0, L_0x5f5acedd03f0;  alias, 1 drivers
v0x5f5acea738f0_0 .net "in_b", 0 0, L_0x5f5acedd03f0;  alias, 1 drivers
v0x5f5acea73a40_0 .net "out", 0 0, L_0x5f5acedd04a0;  alias, 1 drivers
S_0x5f5acea74b80 .scope module, "mux_gate10" "Mux" 4 17, 5 3 0, S_0x5f5acea61090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acea7def0_0 .net "in_a", 0 0, L_0x5f5acedd6dc0;  1 drivers
v0x5f5acea7df90_0 .net "in_b", 0 0, L_0x5f5acedd90c0;  1 drivers
v0x5f5acea7e0a0_0 .net "out", 0 0, L_0x5f5acedd8f40;  1 drivers
v0x5f5acea7e140_0 .net "sel", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5acea7e1e0_0 .net "sel_out", 0 0, L_0x5f5acedd7d20;  1 drivers
v0x5f5acea7e360_0 .net "temp_a_out", 0 0, L_0x5f5aceae5760;  1 drivers
v0x5f5acea7e400_0 .net "temp_b_out", 0 0, L_0x5f5aceae58c0;  1 drivers
S_0x5f5acea74d80 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5acea74b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea75df0_0 .net "in_a", 0 0, L_0x5f5acedd6dc0;  alias, 1 drivers
v0x5f5acea75ec0_0 .net "in_b", 0 0, L_0x5f5acedd7d20;  alias, 1 drivers
v0x5f5acea75f90_0 .net "out", 0 0, L_0x5f5aceae5760;  alias, 1 drivers
v0x5f5acea760b0_0 .net "temp_out", 0 0, L_0x5f5acedd5100;  1 drivers
S_0x5f5acea74fd0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea74d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd5100 .functor NAND 1, L_0x5f5acedd6dc0, L_0x5f5acedd7d20, C4<1>, C4<1>;
v0x5f5acea75240_0 .net "in_a", 0 0, L_0x5f5acedd6dc0;  alias, 1 drivers
v0x5f5acea75320_0 .net "in_b", 0 0, L_0x5f5acedd7d20;  alias, 1 drivers
v0x5f5acea753e0_0 .net "out", 0 0, L_0x5f5acedd5100;  alias, 1 drivers
S_0x5f5acea75500 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea74d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea75c40_0 .net "in_a", 0 0, L_0x5f5acedd5100;  alias, 1 drivers
v0x5f5acea75ce0_0 .net "out", 0 0, L_0x5f5aceae5760;  alias, 1 drivers
S_0x5f5acea75720 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea75500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceae5760 .functor NAND 1, L_0x5f5acedd5100, L_0x5f5acedd5100, C4<1>, C4<1>;
v0x5f5acea75990_0 .net "in_a", 0 0, L_0x5f5acedd5100;  alias, 1 drivers
v0x5f5acea75a50_0 .net "in_b", 0 0, L_0x5f5acedd5100;  alias, 1 drivers
v0x5f5acea75b40_0 .net "out", 0 0, L_0x5f5aceae5760;  alias, 1 drivers
S_0x5f5acea76170 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5acea74b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea77180_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5acea77220_0 .net "in_b", 0 0, L_0x5f5acedd90c0;  alias, 1 drivers
v0x5f5acea77310_0 .net "out", 0 0, L_0x5f5aceae58c0;  alias, 1 drivers
v0x5f5acea77430_0 .net "temp_out", 0 0, L_0x5f5aceae5810;  1 drivers
S_0x5f5acea76350 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea76170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceae5810 .functor NAND 1, L_0x5f5aceddd4f0, L_0x5f5acedd90c0, C4<1>, C4<1>;
v0x5f5acea765c0_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5acea76680_0 .net "in_b", 0 0, L_0x5f5acedd90c0;  alias, 1 drivers
v0x5f5acea76740_0 .net "out", 0 0, L_0x5f5aceae5810;  alias, 1 drivers
S_0x5f5acea76860 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea76170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea76fd0_0 .net "in_a", 0 0, L_0x5f5aceae5810;  alias, 1 drivers
v0x5f5acea77070_0 .net "out", 0 0, L_0x5f5aceae58c0;  alias, 1 drivers
S_0x5f5acea76a80 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea76860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceae58c0 .functor NAND 1, L_0x5f5aceae5810, L_0x5f5aceae5810, C4<1>, C4<1>;
v0x5f5acea76cf0_0 .net "in_a", 0 0, L_0x5f5aceae5810;  alias, 1 drivers
v0x5f5acea76de0_0 .net "in_b", 0 0, L_0x5f5aceae5810;  alias, 1 drivers
v0x5f5acea76ed0_0 .net "out", 0 0, L_0x5f5aceae58c0;  alias, 1 drivers
S_0x5f5acea774f0 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5acea74b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea77bf0_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5acea77c90_0 .net "out", 0 0, L_0x5f5acedd7d20;  alias, 1 drivers
S_0x5f5acea776c0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea774f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd7d20 .functor NAND 1, L_0x5f5aceddd4f0, L_0x5f5aceddd4f0, C4<1>, C4<1>;
v0x5f5acea77910_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5acea779d0_0 .net "in_b", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5acea77a90_0 .net "out", 0 0, L_0x5f5acedd7d20;  alias, 1 drivers
S_0x5f5acea77d90 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5acea74b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea7d840_0 .net "branch1_out", 0 0, L_0x5f5aceae5ad0;  1 drivers
v0x5f5acea7d970_0 .net "branch2_out", 0 0, L_0x5f5aceae5df0;  1 drivers
v0x5f5acea7dac0_0 .net "in_a", 0 0, L_0x5f5aceae5760;  alias, 1 drivers
v0x5f5acea7db90_0 .net "in_b", 0 0, L_0x5f5aceae58c0;  alias, 1 drivers
v0x5f5acea7dc30_0 .net "out", 0 0, L_0x5f5acedd8f40;  alias, 1 drivers
v0x5f5acea7dcd0_0 .net "temp1_out", 0 0, L_0x5f5aceae5a20;  1 drivers
v0x5f5acea7dd70_0 .net "temp2_out", 0 0, L_0x5f5aceae5d40;  1 drivers
v0x5f5acea7de10_0 .net "temp3_out", 0 0, L_0x5f5acedd8ed0;  1 drivers
S_0x5f5acea77fc0 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5acea77d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea79080_0 .net "in_a", 0 0, L_0x5f5aceae5760;  alias, 1 drivers
v0x5f5acea79120_0 .net "in_b", 0 0, L_0x5f5aceae5760;  alias, 1 drivers
v0x5f5acea791e0_0 .net "out", 0 0, L_0x5f5aceae5a20;  alias, 1 drivers
v0x5f5acea79300_0 .net "temp_out", 0 0, L_0x5f5aceae5970;  1 drivers
S_0x5f5acea78230 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea77fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceae5970 .functor NAND 1, L_0x5f5aceae5760, L_0x5f5aceae5760, C4<1>, C4<1>;
v0x5f5acea784a0_0 .net "in_a", 0 0, L_0x5f5aceae5760;  alias, 1 drivers
v0x5f5acea78560_0 .net "in_b", 0 0, L_0x5f5aceae5760;  alias, 1 drivers
v0x5f5acea786b0_0 .net "out", 0 0, L_0x5f5aceae5970;  alias, 1 drivers
S_0x5f5acea787b0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea77fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea78ed0_0 .net "in_a", 0 0, L_0x5f5aceae5970;  alias, 1 drivers
v0x5f5acea78f70_0 .net "out", 0 0, L_0x5f5aceae5a20;  alias, 1 drivers
S_0x5f5acea78980 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea787b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceae5a20 .functor NAND 1, L_0x5f5aceae5970, L_0x5f5aceae5970, C4<1>, C4<1>;
v0x5f5acea78bf0_0 .net "in_a", 0 0, L_0x5f5aceae5970;  alias, 1 drivers
v0x5f5acea78ce0_0 .net "in_b", 0 0, L_0x5f5aceae5970;  alias, 1 drivers
v0x5f5acea78dd0_0 .net "out", 0 0, L_0x5f5aceae5a20;  alias, 1 drivers
S_0x5f5acea79470 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5acea77d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea7a4a0_0 .net "in_a", 0 0, L_0x5f5aceae58c0;  alias, 1 drivers
v0x5f5acea7a540_0 .net "in_b", 0 0, L_0x5f5aceae58c0;  alias, 1 drivers
v0x5f5acea7a600_0 .net "out", 0 0, L_0x5f5aceae5d40;  alias, 1 drivers
v0x5f5acea7a720_0 .net "temp_out", 0 0, L_0x5f5aceae5c90;  1 drivers
S_0x5f5acea79650 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea79470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceae5c90 .functor NAND 1, L_0x5f5aceae58c0, L_0x5f5aceae58c0, C4<1>, C4<1>;
v0x5f5acea798c0_0 .net "in_a", 0 0, L_0x5f5aceae58c0;  alias, 1 drivers
v0x5f5acea79980_0 .net "in_b", 0 0, L_0x5f5aceae58c0;  alias, 1 drivers
v0x5f5acea79ad0_0 .net "out", 0 0, L_0x5f5aceae5c90;  alias, 1 drivers
S_0x5f5acea79bd0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea79470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea7a2f0_0 .net "in_a", 0 0, L_0x5f5aceae5c90;  alias, 1 drivers
v0x5f5acea7a390_0 .net "out", 0 0, L_0x5f5aceae5d40;  alias, 1 drivers
S_0x5f5acea79da0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea79bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceae5d40 .functor NAND 1, L_0x5f5aceae5c90, L_0x5f5aceae5c90, C4<1>, C4<1>;
v0x5f5acea7a010_0 .net "in_a", 0 0, L_0x5f5aceae5c90;  alias, 1 drivers
v0x5f5acea7a100_0 .net "in_b", 0 0, L_0x5f5aceae5c90;  alias, 1 drivers
v0x5f5acea7a1f0_0 .net "out", 0 0, L_0x5f5aceae5d40;  alias, 1 drivers
S_0x5f5acea7a890 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5acea77d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea7b8d0_0 .net "in_a", 0 0, L_0x5f5aceae5ad0;  alias, 1 drivers
v0x5f5acea7b9a0_0 .net "in_b", 0 0, L_0x5f5aceae5df0;  alias, 1 drivers
v0x5f5acea7ba70_0 .net "out", 0 0, L_0x5f5acedd8ed0;  alias, 1 drivers
v0x5f5acea7bb90_0 .net "temp_out", 0 0, L_0x5f5aceae5e80;  1 drivers
S_0x5f5acea7aa70 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea7a890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceae5e80 .functor NAND 1, L_0x5f5aceae5ad0, L_0x5f5aceae5df0, C4<1>, C4<1>;
v0x5f5acea7acc0_0 .net "in_a", 0 0, L_0x5f5aceae5ad0;  alias, 1 drivers
v0x5f5acea7ada0_0 .net "in_b", 0 0, L_0x5f5aceae5df0;  alias, 1 drivers
v0x5f5acea7ae60_0 .net "out", 0 0, L_0x5f5aceae5e80;  alias, 1 drivers
S_0x5f5acea7afb0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea7a890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea7b720_0 .net "in_a", 0 0, L_0x5f5aceae5e80;  alias, 1 drivers
v0x5f5acea7b7c0_0 .net "out", 0 0, L_0x5f5acedd8ed0;  alias, 1 drivers
S_0x5f5acea7b1d0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea7afb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd8ed0 .functor NAND 1, L_0x5f5aceae5e80, L_0x5f5aceae5e80, C4<1>, C4<1>;
v0x5f5acea7b440_0 .net "in_a", 0 0, L_0x5f5aceae5e80;  alias, 1 drivers
v0x5f5acea7b530_0 .net "in_b", 0 0, L_0x5f5aceae5e80;  alias, 1 drivers
v0x5f5acea7b620_0 .net "out", 0 0, L_0x5f5acedd8ed0;  alias, 1 drivers
S_0x5f5acea7bce0 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5acea77d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea7c410_0 .net "in_a", 0 0, L_0x5f5aceae5a20;  alias, 1 drivers
v0x5f5acea7c4b0_0 .net "out", 0 0, L_0x5f5aceae5ad0;  alias, 1 drivers
S_0x5f5acea7beb0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea7bce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceae5ad0 .functor NAND 1, L_0x5f5aceae5a20, L_0x5f5aceae5a20, C4<1>, C4<1>;
v0x5f5acea7c120_0 .net "in_a", 0 0, L_0x5f5aceae5a20;  alias, 1 drivers
v0x5f5acea7c1e0_0 .net "in_b", 0 0, L_0x5f5aceae5a20;  alias, 1 drivers
v0x5f5acea7c330_0 .net "out", 0 0, L_0x5f5aceae5ad0;  alias, 1 drivers
S_0x5f5acea7c5b0 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5acea77d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea7cd80_0 .net "in_a", 0 0, L_0x5f5aceae5d40;  alias, 1 drivers
v0x5f5acea7ce20_0 .net "out", 0 0, L_0x5f5aceae5df0;  alias, 1 drivers
S_0x5f5acea7c820 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea7c5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceae5df0 .functor NAND 1, L_0x5f5aceae5d40, L_0x5f5aceae5d40, C4<1>, C4<1>;
v0x5f5acea7ca90_0 .net "in_a", 0 0, L_0x5f5aceae5d40;  alias, 1 drivers
v0x5f5acea7cb50_0 .net "in_b", 0 0, L_0x5f5aceae5d40;  alias, 1 drivers
v0x5f5acea7cca0_0 .net "out", 0 0, L_0x5f5aceae5df0;  alias, 1 drivers
S_0x5f5acea7cf20 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5acea77d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea7d6c0_0 .net "in_a", 0 0, L_0x5f5acedd8ed0;  alias, 1 drivers
v0x5f5acea7d760_0 .net "out", 0 0, L_0x5f5acedd8f40;  alias, 1 drivers
S_0x5f5acea7d140 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea7cf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd8f40 .functor NAND 1, L_0x5f5acedd8ed0, L_0x5f5acedd8ed0, C4<1>, C4<1>;
v0x5f5acea7d3b0_0 .net "in_a", 0 0, L_0x5f5acedd8ed0;  alias, 1 drivers
v0x5f5acea7d470_0 .net "in_b", 0 0, L_0x5f5acedd8ed0;  alias, 1 drivers
v0x5f5acea7d5c0_0 .net "out", 0 0, L_0x5f5acedd8f40;  alias, 1 drivers
S_0x5f5acea7e5f0 .scope module, "mux_gate11" "Mux" 4 18, 5 3 0, S_0x5f5acea61090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acea87950_0 .net "in_a", 0 0, L_0x5f5acedd9b70;  1 drivers
v0x5f5acea879f0_0 .net "in_b", 0 0, L_0x5f5acedd9c10;  1 drivers
v0x5f5acea87b00_0 .net "out", 0 0, L_0x5f5acedd99f0;  1 drivers
v0x5f5acea87ba0_0 .net "sel", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5acea87c40_0 .net "sel_out", 0 0, L_0x5f5acedd9220;  1 drivers
v0x5f5acea87dc0_0 .net "temp_a_out", 0 0, L_0x5f5acedd9300;  1 drivers
v0x5f5acea87f70_0 .net "temp_b_out", 0 0, L_0x5f5acedd93e0;  1 drivers
S_0x5f5acea7e7f0 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5acea7e5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea7f850_0 .net "in_a", 0 0, L_0x5f5acedd9b70;  alias, 1 drivers
v0x5f5acea7f920_0 .net "in_b", 0 0, L_0x5f5acedd9220;  alias, 1 drivers
v0x5f5acea7f9f0_0 .net "out", 0 0, L_0x5f5acedd9300;  alias, 1 drivers
v0x5f5acea7fb10_0 .net "temp_out", 0 0, L_0x5f5acedd9290;  1 drivers
S_0x5f5acea7ea60 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea7e7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd9290 .functor NAND 1, L_0x5f5acedd9b70, L_0x5f5acedd9220, C4<1>, C4<1>;
v0x5f5acea7ecd0_0 .net "in_a", 0 0, L_0x5f5acedd9b70;  alias, 1 drivers
v0x5f5acea7edb0_0 .net "in_b", 0 0, L_0x5f5acedd9220;  alias, 1 drivers
v0x5f5acea7ee70_0 .net "out", 0 0, L_0x5f5acedd9290;  alias, 1 drivers
S_0x5f5acea7ef90 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea7e7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea7f6d0_0 .net "in_a", 0 0, L_0x5f5acedd9290;  alias, 1 drivers
v0x5f5acea7f770_0 .net "out", 0 0, L_0x5f5acedd9300;  alias, 1 drivers
S_0x5f5acea7f1b0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea7ef90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd9300 .functor NAND 1, L_0x5f5acedd9290, L_0x5f5acedd9290, C4<1>, C4<1>;
v0x5f5acea7f420_0 .net "in_a", 0 0, L_0x5f5acedd9290;  alias, 1 drivers
v0x5f5acea7f4e0_0 .net "in_b", 0 0, L_0x5f5acedd9290;  alias, 1 drivers
v0x5f5acea7f5d0_0 .net "out", 0 0, L_0x5f5acedd9300;  alias, 1 drivers
S_0x5f5acea7fbd0 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5acea7e5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea80be0_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5acea80c80_0 .net "in_b", 0 0, L_0x5f5acedd9c10;  alias, 1 drivers
v0x5f5acea80d70_0 .net "out", 0 0, L_0x5f5acedd93e0;  alias, 1 drivers
v0x5f5acea80e90_0 .net "temp_out", 0 0, L_0x5f5acedd9370;  1 drivers
S_0x5f5acea7fdb0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea7fbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd9370 .functor NAND 1, L_0x5f5aceddd4f0, L_0x5f5acedd9c10, C4<1>, C4<1>;
v0x5f5acea80020_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5acea800e0_0 .net "in_b", 0 0, L_0x5f5acedd9c10;  alias, 1 drivers
v0x5f5acea801a0_0 .net "out", 0 0, L_0x5f5acedd9370;  alias, 1 drivers
S_0x5f5acea802c0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea7fbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea80a30_0 .net "in_a", 0 0, L_0x5f5acedd9370;  alias, 1 drivers
v0x5f5acea80ad0_0 .net "out", 0 0, L_0x5f5acedd93e0;  alias, 1 drivers
S_0x5f5acea804e0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea802c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd93e0 .functor NAND 1, L_0x5f5acedd9370, L_0x5f5acedd9370, C4<1>, C4<1>;
v0x5f5acea80750_0 .net "in_a", 0 0, L_0x5f5acedd9370;  alias, 1 drivers
v0x5f5acea80840_0 .net "in_b", 0 0, L_0x5f5acedd9370;  alias, 1 drivers
v0x5f5acea80930_0 .net "out", 0 0, L_0x5f5acedd93e0;  alias, 1 drivers
S_0x5f5acea80f50 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5acea7e5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea81650_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5acea816f0_0 .net "out", 0 0, L_0x5f5acedd9220;  alias, 1 drivers
S_0x5f5acea81120 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea80f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd9220 .functor NAND 1, L_0x5f5aceddd4f0, L_0x5f5aceddd4f0, C4<1>, C4<1>;
v0x5f5acea81370_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5acea81430_0 .net "in_b", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5acea814f0_0 .net "out", 0 0, L_0x5f5acedd9220;  alias, 1 drivers
S_0x5f5acea817f0 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5acea7e5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea872a0_0 .net "branch1_out", 0 0, L_0x5f5acedd9530;  1 drivers
v0x5f5acea873d0_0 .net "branch2_out", 0 0, L_0x5f5acedd9790;  1 drivers
v0x5f5acea87520_0 .net "in_a", 0 0, L_0x5f5acedd9300;  alias, 1 drivers
v0x5f5acea875f0_0 .net "in_b", 0 0, L_0x5f5acedd93e0;  alias, 1 drivers
v0x5f5acea87690_0 .net "out", 0 0, L_0x5f5acedd99f0;  alias, 1 drivers
v0x5f5acea87730_0 .net "temp1_out", 0 0, L_0x5f5acedd94c0;  1 drivers
v0x5f5acea877d0_0 .net "temp2_out", 0 0, L_0x5f5acedd9720;  1 drivers
v0x5f5acea87870_0 .net "temp3_out", 0 0, L_0x5f5acedd9980;  1 drivers
S_0x5f5acea81a20 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5acea817f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea82ae0_0 .net "in_a", 0 0, L_0x5f5acedd9300;  alias, 1 drivers
v0x5f5acea82b80_0 .net "in_b", 0 0, L_0x5f5acedd9300;  alias, 1 drivers
v0x5f5acea82c40_0 .net "out", 0 0, L_0x5f5acedd94c0;  alias, 1 drivers
v0x5f5acea82d60_0 .net "temp_out", 0 0, L_0x5f5acedd9450;  1 drivers
S_0x5f5acea81c90 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea81a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd9450 .functor NAND 1, L_0x5f5acedd9300, L_0x5f5acedd9300, C4<1>, C4<1>;
v0x5f5acea81f00_0 .net "in_a", 0 0, L_0x5f5acedd9300;  alias, 1 drivers
v0x5f5acea81fc0_0 .net "in_b", 0 0, L_0x5f5acedd9300;  alias, 1 drivers
v0x5f5acea82110_0 .net "out", 0 0, L_0x5f5acedd9450;  alias, 1 drivers
S_0x5f5acea82210 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea81a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea82930_0 .net "in_a", 0 0, L_0x5f5acedd9450;  alias, 1 drivers
v0x5f5acea829d0_0 .net "out", 0 0, L_0x5f5acedd94c0;  alias, 1 drivers
S_0x5f5acea823e0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea82210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd94c0 .functor NAND 1, L_0x5f5acedd9450, L_0x5f5acedd9450, C4<1>, C4<1>;
v0x5f5acea82650_0 .net "in_a", 0 0, L_0x5f5acedd9450;  alias, 1 drivers
v0x5f5acea82740_0 .net "in_b", 0 0, L_0x5f5acedd9450;  alias, 1 drivers
v0x5f5acea82830_0 .net "out", 0 0, L_0x5f5acedd94c0;  alias, 1 drivers
S_0x5f5acea82ed0 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5acea817f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea83f00_0 .net "in_a", 0 0, L_0x5f5acedd93e0;  alias, 1 drivers
v0x5f5acea83fa0_0 .net "in_b", 0 0, L_0x5f5acedd93e0;  alias, 1 drivers
v0x5f5acea84060_0 .net "out", 0 0, L_0x5f5acedd9720;  alias, 1 drivers
v0x5f5acea84180_0 .net "temp_out", 0 0, L_0x5f5acedd96b0;  1 drivers
S_0x5f5acea830b0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea82ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd96b0 .functor NAND 1, L_0x5f5acedd93e0, L_0x5f5acedd93e0, C4<1>, C4<1>;
v0x5f5acea83320_0 .net "in_a", 0 0, L_0x5f5acedd93e0;  alias, 1 drivers
v0x5f5acea833e0_0 .net "in_b", 0 0, L_0x5f5acedd93e0;  alias, 1 drivers
v0x5f5acea83530_0 .net "out", 0 0, L_0x5f5acedd96b0;  alias, 1 drivers
S_0x5f5acea83630 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea82ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea83d50_0 .net "in_a", 0 0, L_0x5f5acedd96b0;  alias, 1 drivers
v0x5f5acea83df0_0 .net "out", 0 0, L_0x5f5acedd9720;  alias, 1 drivers
S_0x5f5acea83800 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea83630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd9720 .functor NAND 1, L_0x5f5acedd96b0, L_0x5f5acedd96b0, C4<1>, C4<1>;
v0x5f5acea83a70_0 .net "in_a", 0 0, L_0x5f5acedd96b0;  alias, 1 drivers
v0x5f5acea83b60_0 .net "in_b", 0 0, L_0x5f5acedd96b0;  alias, 1 drivers
v0x5f5acea83c50_0 .net "out", 0 0, L_0x5f5acedd9720;  alias, 1 drivers
S_0x5f5acea842f0 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5acea817f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea85330_0 .net "in_a", 0 0, L_0x5f5acedd9530;  alias, 1 drivers
v0x5f5acea85400_0 .net "in_b", 0 0, L_0x5f5acedd9790;  alias, 1 drivers
v0x5f5acea854d0_0 .net "out", 0 0, L_0x5f5acedd9980;  alias, 1 drivers
v0x5f5acea855f0_0 .net "temp_out", 0 0, L_0x5f5acedd9910;  1 drivers
S_0x5f5acea844d0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea842f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd9910 .functor NAND 1, L_0x5f5acedd9530, L_0x5f5acedd9790, C4<1>, C4<1>;
v0x5f5acea84720_0 .net "in_a", 0 0, L_0x5f5acedd9530;  alias, 1 drivers
v0x5f5acea84800_0 .net "in_b", 0 0, L_0x5f5acedd9790;  alias, 1 drivers
v0x5f5acea848c0_0 .net "out", 0 0, L_0x5f5acedd9910;  alias, 1 drivers
S_0x5f5acea84a10 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea842f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea85180_0 .net "in_a", 0 0, L_0x5f5acedd9910;  alias, 1 drivers
v0x5f5acea85220_0 .net "out", 0 0, L_0x5f5acedd9980;  alias, 1 drivers
S_0x5f5acea84c30 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea84a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd9980 .functor NAND 1, L_0x5f5acedd9910, L_0x5f5acedd9910, C4<1>, C4<1>;
v0x5f5acea84ea0_0 .net "in_a", 0 0, L_0x5f5acedd9910;  alias, 1 drivers
v0x5f5acea84f90_0 .net "in_b", 0 0, L_0x5f5acedd9910;  alias, 1 drivers
v0x5f5acea85080_0 .net "out", 0 0, L_0x5f5acedd9980;  alias, 1 drivers
S_0x5f5acea85740 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5acea817f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea85e70_0 .net "in_a", 0 0, L_0x5f5acedd94c0;  alias, 1 drivers
v0x5f5acea85f10_0 .net "out", 0 0, L_0x5f5acedd9530;  alias, 1 drivers
S_0x5f5acea85910 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea85740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd9530 .functor NAND 1, L_0x5f5acedd94c0, L_0x5f5acedd94c0, C4<1>, C4<1>;
v0x5f5acea85b80_0 .net "in_a", 0 0, L_0x5f5acedd94c0;  alias, 1 drivers
v0x5f5acea85c40_0 .net "in_b", 0 0, L_0x5f5acedd94c0;  alias, 1 drivers
v0x5f5acea85d90_0 .net "out", 0 0, L_0x5f5acedd9530;  alias, 1 drivers
S_0x5f5acea86010 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5acea817f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea867e0_0 .net "in_a", 0 0, L_0x5f5acedd9720;  alias, 1 drivers
v0x5f5acea86880_0 .net "out", 0 0, L_0x5f5acedd9790;  alias, 1 drivers
S_0x5f5acea86280 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea86010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd9790 .functor NAND 1, L_0x5f5acedd9720, L_0x5f5acedd9720, C4<1>, C4<1>;
v0x5f5acea864f0_0 .net "in_a", 0 0, L_0x5f5acedd9720;  alias, 1 drivers
v0x5f5acea865b0_0 .net "in_b", 0 0, L_0x5f5acedd9720;  alias, 1 drivers
v0x5f5acea86700_0 .net "out", 0 0, L_0x5f5acedd9790;  alias, 1 drivers
S_0x5f5acea86980 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5acea817f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea87120_0 .net "in_a", 0 0, L_0x5f5acedd9980;  alias, 1 drivers
v0x5f5acea871c0_0 .net "out", 0 0, L_0x5f5acedd99f0;  alias, 1 drivers
S_0x5f5acea86ba0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea86980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd99f0 .functor NAND 1, L_0x5f5acedd9980, L_0x5f5acedd9980, C4<1>, C4<1>;
v0x5f5acea86e10_0 .net "in_a", 0 0, L_0x5f5acedd9980;  alias, 1 drivers
v0x5f5acea86ed0_0 .net "in_b", 0 0, L_0x5f5acedd9980;  alias, 1 drivers
v0x5f5acea87020_0 .net "out", 0 0, L_0x5f5acedd99f0;  alias, 1 drivers
S_0x5f5acea88160 .scope module, "mux_gate12" "Mux" 4 19, 5 3 0, S_0x5f5acea61090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acea914e0_0 .net "in_a", 0 0, L_0x5f5acedda6d0;  1 drivers
v0x5f5acea91580_0 .net "in_b", 0 0, L_0x5f5acedda980;  1 drivers
v0x5f5acea91690_0 .net "out", 0 0, L_0x5f5acedda550;  1 drivers
v0x5f5acea91730_0 .net "sel", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5acea917d0_0 .net "sel_out", 0 0, L_0x5f5acedd9d80;  1 drivers
v0x5f5acea91950_0 .net "temp_a_out", 0 0, L_0x5f5acedd9e60;  1 drivers
v0x5f5acea91b00_0 .net "temp_b_out", 0 0, L_0x5f5acedd9f40;  1 drivers
S_0x5f5acea883b0 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5acea88160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea89410_0 .net "in_a", 0 0, L_0x5f5acedda6d0;  alias, 1 drivers
v0x5f5acea894b0_0 .net "in_b", 0 0, L_0x5f5acedd9d80;  alias, 1 drivers
v0x5f5acea89580_0 .net "out", 0 0, L_0x5f5acedd9e60;  alias, 1 drivers
v0x5f5acea896a0_0 .net "temp_out", 0 0, L_0x5f5acedd9df0;  1 drivers
S_0x5f5acea88620 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea883b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd9df0 .functor NAND 1, L_0x5f5acedda6d0, L_0x5f5acedd9d80, C4<1>, C4<1>;
v0x5f5acea88890_0 .net "in_a", 0 0, L_0x5f5acedda6d0;  alias, 1 drivers
v0x5f5acea88970_0 .net "in_b", 0 0, L_0x5f5acedd9d80;  alias, 1 drivers
v0x5f5acea88a30_0 .net "out", 0 0, L_0x5f5acedd9df0;  alias, 1 drivers
S_0x5f5acea88b50 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea883b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea89290_0 .net "in_a", 0 0, L_0x5f5acedd9df0;  alias, 1 drivers
v0x5f5acea89330_0 .net "out", 0 0, L_0x5f5acedd9e60;  alias, 1 drivers
S_0x5f5acea88d70 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea88b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd9e60 .functor NAND 1, L_0x5f5acedd9df0, L_0x5f5acedd9df0, C4<1>, C4<1>;
v0x5f5acea88fe0_0 .net "in_a", 0 0, L_0x5f5acedd9df0;  alias, 1 drivers
v0x5f5acea890a0_0 .net "in_b", 0 0, L_0x5f5acedd9df0;  alias, 1 drivers
v0x5f5acea89190_0 .net "out", 0 0, L_0x5f5acedd9e60;  alias, 1 drivers
S_0x5f5acea89760 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5acea88160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea8a770_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5acea8a810_0 .net "in_b", 0 0, L_0x5f5acedda980;  alias, 1 drivers
v0x5f5acea8a900_0 .net "out", 0 0, L_0x5f5acedd9f40;  alias, 1 drivers
v0x5f5acea8aa20_0 .net "temp_out", 0 0, L_0x5f5acedd9ed0;  1 drivers
S_0x5f5acea89940 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea89760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd9ed0 .functor NAND 1, L_0x5f5aceddd4f0, L_0x5f5acedda980, C4<1>, C4<1>;
v0x5f5acea89bb0_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5acea89c70_0 .net "in_b", 0 0, L_0x5f5acedda980;  alias, 1 drivers
v0x5f5acea89d30_0 .net "out", 0 0, L_0x5f5acedd9ed0;  alias, 1 drivers
S_0x5f5acea89e50 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea89760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea8a5c0_0 .net "in_a", 0 0, L_0x5f5acedd9ed0;  alias, 1 drivers
v0x5f5acea8a660_0 .net "out", 0 0, L_0x5f5acedd9f40;  alias, 1 drivers
S_0x5f5acea8a070 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea89e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd9f40 .functor NAND 1, L_0x5f5acedd9ed0, L_0x5f5acedd9ed0, C4<1>, C4<1>;
v0x5f5acea8a2e0_0 .net "in_a", 0 0, L_0x5f5acedd9ed0;  alias, 1 drivers
v0x5f5acea8a3d0_0 .net "in_b", 0 0, L_0x5f5acedd9ed0;  alias, 1 drivers
v0x5f5acea8a4c0_0 .net "out", 0 0, L_0x5f5acedd9f40;  alias, 1 drivers
S_0x5f5acea8aae0 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5acea88160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea8b1e0_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5acea8b280_0 .net "out", 0 0, L_0x5f5acedd9d80;  alias, 1 drivers
S_0x5f5acea8acb0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea8aae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd9d80 .functor NAND 1, L_0x5f5aceddd4f0, L_0x5f5aceddd4f0, C4<1>, C4<1>;
v0x5f5acea8af00_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5acea8afc0_0 .net "in_b", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5acea8b080_0 .net "out", 0 0, L_0x5f5acedd9d80;  alias, 1 drivers
S_0x5f5acea8b380 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5acea88160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea90e30_0 .net "branch1_out", 0 0, L_0x5f5acedda090;  1 drivers
v0x5f5acea90f60_0 .net "branch2_out", 0 0, L_0x5f5acedda2f0;  1 drivers
v0x5f5acea910b0_0 .net "in_a", 0 0, L_0x5f5acedd9e60;  alias, 1 drivers
v0x5f5acea91180_0 .net "in_b", 0 0, L_0x5f5acedd9f40;  alias, 1 drivers
v0x5f5acea91220_0 .net "out", 0 0, L_0x5f5acedda550;  alias, 1 drivers
v0x5f5acea912c0_0 .net "temp1_out", 0 0, L_0x5f5acedda020;  1 drivers
v0x5f5acea91360_0 .net "temp2_out", 0 0, L_0x5f5acedda280;  1 drivers
v0x5f5acea91400_0 .net "temp3_out", 0 0, L_0x5f5acedda4e0;  1 drivers
S_0x5f5acea8b5b0 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5acea8b380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea8c670_0 .net "in_a", 0 0, L_0x5f5acedd9e60;  alias, 1 drivers
v0x5f5acea8c710_0 .net "in_b", 0 0, L_0x5f5acedd9e60;  alias, 1 drivers
v0x5f5acea8c7d0_0 .net "out", 0 0, L_0x5f5acedda020;  alias, 1 drivers
v0x5f5acea8c8f0_0 .net "temp_out", 0 0, L_0x5f5acedd9fb0;  1 drivers
S_0x5f5acea8b820 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea8b5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd9fb0 .functor NAND 1, L_0x5f5acedd9e60, L_0x5f5acedd9e60, C4<1>, C4<1>;
v0x5f5acea8ba90_0 .net "in_a", 0 0, L_0x5f5acedd9e60;  alias, 1 drivers
v0x5f5acea8bb50_0 .net "in_b", 0 0, L_0x5f5acedd9e60;  alias, 1 drivers
v0x5f5acea8bca0_0 .net "out", 0 0, L_0x5f5acedd9fb0;  alias, 1 drivers
S_0x5f5acea8bda0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea8b5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea8c4c0_0 .net "in_a", 0 0, L_0x5f5acedd9fb0;  alias, 1 drivers
v0x5f5acea8c560_0 .net "out", 0 0, L_0x5f5acedda020;  alias, 1 drivers
S_0x5f5acea8bf70 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea8bda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedda020 .functor NAND 1, L_0x5f5acedd9fb0, L_0x5f5acedd9fb0, C4<1>, C4<1>;
v0x5f5acea8c1e0_0 .net "in_a", 0 0, L_0x5f5acedd9fb0;  alias, 1 drivers
v0x5f5acea8c2d0_0 .net "in_b", 0 0, L_0x5f5acedd9fb0;  alias, 1 drivers
v0x5f5acea8c3c0_0 .net "out", 0 0, L_0x5f5acedda020;  alias, 1 drivers
S_0x5f5acea8ca60 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5acea8b380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea8da90_0 .net "in_a", 0 0, L_0x5f5acedd9f40;  alias, 1 drivers
v0x5f5acea8db30_0 .net "in_b", 0 0, L_0x5f5acedd9f40;  alias, 1 drivers
v0x5f5acea8dbf0_0 .net "out", 0 0, L_0x5f5acedda280;  alias, 1 drivers
v0x5f5acea8dd10_0 .net "temp_out", 0 0, L_0x5f5acedda210;  1 drivers
S_0x5f5acea8cc40 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea8ca60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedda210 .functor NAND 1, L_0x5f5acedd9f40, L_0x5f5acedd9f40, C4<1>, C4<1>;
v0x5f5acea8ceb0_0 .net "in_a", 0 0, L_0x5f5acedd9f40;  alias, 1 drivers
v0x5f5acea8cf70_0 .net "in_b", 0 0, L_0x5f5acedd9f40;  alias, 1 drivers
v0x5f5acea8d0c0_0 .net "out", 0 0, L_0x5f5acedda210;  alias, 1 drivers
S_0x5f5acea8d1c0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea8ca60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea8d8e0_0 .net "in_a", 0 0, L_0x5f5acedda210;  alias, 1 drivers
v0x5f5acea8d980_0 .net "out", 0 0, L_0x5f5acedda280;  alias, 1 drivers
S_0x5f5acea8d390 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea8d1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedda280 .functor NAND 1, L_0x5f5acedda210, L_0x5f5acedda210, C4<1>, C4<1>;
v0x5f5acea8d600_0 .net "in_a", 0 0, L_0x5f5acedda210;  alias, 1 drivers
v0x5f5acea8d6f0_0 .net "in_b", 0 0, L_0x5f5acedda210;  alias, 1 drivers
v0x5f5acea8d7e0_0 .net "out", 0 0, L_0x5f5acedda280;  alias, 1 drivers
S_0x5f5acea8de80 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5acea8b380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea8eec0_0 .net "in_a", 0 0, L_0x5f5acedda090;  alias, 1 drivers
v0x5f5acea8ef90_0 .net "in_b", 0 0, L_0x5f5acedda2f0;  alias, 1 drivers
v0x5f5acea8f060_0 .net "out", 0 0, L_0x5f5acedda4e0;  alias, 1 drivers
v0x5f5acea8f180_0 .net "temp_out", 0 0, L_0x5f5acedda470;  1 drivers
S_0x5f5acea8e060 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea8de80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedda470 .functor NAND 1, L_0x5f5acedda090, L_0x5f5acedda2f0, C4<1>, C4<1>;
v0x5f5acea8e2b0_0 .net "in_a", 0 0, L_0x5f5acedda090;  alias, 1 drivers
v0x5f5acea8e390_0 .net "in_b", 0 0, L_0x5f5acedda2f0;  alias, 1 drivers
v0x5f5acea8e450_0 .net "out", 0 0, L_0x5f5acedda470;  alias, 1 drivers
S_0x5f5acea8e5a0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea8de80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea8ed10_0 .net "in_a", 0 0, L_0x5f5acedda470;  alias, 1 drivers
v0x5f5acea8edb0_0 .net "out", 0 0, L_0x5f5acedda4e0;  alias, 1 drivers
S_0x5f5acea8e7c0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea8e5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedda4e0 .functor NAND 1, L_0x5f5acedda470, L_0x5f5acedda470, C4<1>, C4<1>;
v0x5f5acea8ea30_0 .net "in_a", 0 0, L_0x5f5acedda470;  alias, 1 drivers
v0x5f5acea8eb20_0 .net "in_b", 0 0, L_0x5f5acedda470;  alias, 1 drivers
v0x5f5acea8ec10_0 .net "out", 0 0, L_0x5f5acedda4e0;  alias, 1 drivers
S_0x5f5acea8f2d0 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5acea8b380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea8fa00_0 .net "in_a", 0 0, L_0x5f5acedda020;  alias, 1 drivers
v0x5f5acea8faa0_0 .net "out", 0 0, L_0x5f5acedda090;  alias, 1 drivers
S_0x5f5acea8f4a0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea8f2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedda090 .functor NAND 1, L_0x5f5acedda020, L_0x5f5acedda020, C4<1>, C4<1>;
v0x5f5acea8f710_0 .net "in_a", 0 0, L_0x5f5acedda020;  alias, 1 drivers
v0x5f5acea8f7d0_0 .net "in_b", 0 0, L_0x5f5acedda020;  alias, 1 drivers
v0x5f5acea8f920_0 .net "out", 0 0, L_0x5f5acedda090;  alias, 1 drivers
S_0x5f5acea8fba0 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5acea8b380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea90370_0 .net "in_a", 0 0, L_0x5f5acedda280;  alias, 1 drivers
v0x5f5acea90410_0 .net "out", 0 0, L_0x5f5acedda2f0;  alias, 1 drivers
S_0x5f5acea8fe10 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea8fba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedda2f0 .functor NAND 1, L_0x5f5acedda280, L_0x5f5acedda280, C4<1>, C4<1>;
v0x5f5acea90080_0 .net "in_a", 0 0, L_0x5f5acedda280;  alias, 1 drivers
v0x5f5acea90140_0 .net "in_b", 0 0, L_0x5f5acedda280;  alias, 1 drivers
v0x5f5acea90290_0 .net "out", 0 0, L_0x5f5acedda2f0;  alias, 1 drivers
S_0x5f5acea90510 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5acea8b380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea90cb0_0 .net "in_a", 0 0, L_0x5f5acedda4e0;  alias, 1 drivers
v0x5f5acea90d50_0 .net "out", 0 0, L_0x5f5acedda550;  alias, 1 drivers
S_0x5f5acea90730 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea90510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedda550 .functor NAND 1, L_0x5f5acedda4e0, L_0x5f5acedda4e0, C4<1>, C4<1>;
v0x5f5acea909a0_0 .net "in_a", 0 0, L_0x5f5acedda4e0;  alias, 1 drivers
v0x5f5acea90a60_0 .net "in_b", 0 0, L_0x5f5acedda4e0;  alias, 1 drivers
v0x5f5acea90bb0_0 .net "out", 0 0, L_0x5f5acedda550;  alias, 1 drivers
S_0x5f5acea91cf0 .scope module, "mux_gate13" "Mux" 4 20, 5 3 0, S_0x5f5acea61090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acea9b050_0 .net "in_a", 0 0, L_0x5f5aceddb440;  1 drivers
v0x5f5acea9b0f0_0 .net "in_b", 0 0, L_0x5f5aceddb4e0;  1 drivers
v0x5f5acea9b200_0 .net "out", 0 0, L_0x5f5aceddb2c0;  1 drivers
v0x5f5acea9b2a0_0 .net "sel", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5acea9b340_0 .net "sel_out", 0 0, L_0x5f5aceddad10;  1 drivers
v0x5f5acea9b4c0_0 .net "temp_a_out", 0 0, L_0x5f5aceddadf0;  1 drivers
v0x5f5acea9b670_0 .net "temp_b_out", 0 0, L_0x5f5aceddaed0;  1 drivers
S_0x5f5acea91ef0 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5acea91cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea92f50_0 .net "in_a", 0 0, L_0x5f5aceddb440;  alias, 1 drivers
v0x5f5acea93020_0 .net "in_b", 0 0, L_0x5f5aceddad10;  alias, 1 drivers
v0x5f5acea930f0_0 .net "out", 0 0, L_0x5f5aceddadf0;  alias, 1 drivers
v0x5f5acea93210_0 .net "temp_out", 0 0, L_0x5f5aceddad80;  1 drivers
S_0x5f5acea92160 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea91ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddad80 .functor NAND 1, L_0x5f5aceddb440, L_0x5f5aceddad10, C4<1>, C4<1>;
v0x5f5acea923d0_0 .net "in_a", 0 0, L_0x5f5aceddb440;  alias, 1 drivers
v0x5f5acea924b0_0 .net "in_b", 0 0, L_0x5f5aceddad10;  alias, 1 drivers
v0x5f5acea92570_0 .net "out", 0 0, L_0x5f5aceddad80;  alias, 1 drivers
S_0x5f5acea92690 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea91ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea92dd0_0 .net "in_a", 0 0, L_0x5f5aceddad80;  alias, 1 drivers
v0x5f5acea92e70_0 .net "out", 0 0, L_0x5f5aceddadf0;  alias, 1 drivers
S_0x5f5acea928b0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea92690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddadf0 .functor NAND 1, L_0x5f5aceddad80, L_0x5f5aceddad80, C4<1>, C4<1>;
v0x5f5acea92b20_0 .net "in_a", 0 0, L_0x5f5aceddad80;  alias, 1 drivers
v0x5f5acea92be0_0 .net "in_b", 0 0, L_0x5f5aceddad80;  alias, 1 drivers
v0x5f5acea92cd0_0 .net "out", 0 0, L_0x5f5aceddadf0;  alias, 1 drivers
S_0x5f5acea932d0 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5acea91cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea942e0_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5acea94380_0 .net "in_b", 0 0, L_0x5f5aceddb4e0;  alias, 1 drivers
v0x5f5acea94470_0 .net "out", 0 0, L_0x5f5aceddaed0;  alias, 1 drivers
v0x5f5acea94590_0 .net "temp_out", 0 0, L_0x5f5aceddae60;  1 drivers
S_0x5f5acea934b0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea932d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddae60 .functor NAND 1, L_0x5f5aceddd4f0, L_0x5f5aceddb4e0, C4<1>, C4<1>;
v0x5f5acea93720_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5acea937e0_0 .net "in_b", 0 0, L_0x5f5aceddb4e0;  alias, 1 drivers
v0x5f5acea938a0_0 .net "out", 0 0, L_0x5f5aceddae60;  alias, 1 drivers
S_0x5f5acea939c0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea932d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea94130_0 .net "in_a", 0 0, L_0x5f5aceddae60;  alias, 1 drivers
v0x5f5acea941d0_0 .net "out", 0 0, L_0x5f5aceddaed0;  alias, 1 drivers
S_0x5f5acea93be0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea939c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddaed0 .functor NAND 1, L_0x5f5aceddae60, L_0x5f5aceddae60, C4<1>, C4<1>;
v0x5f5acea93e50_0 .net "in_a", 0 0, L_0x5f5aceddae60;  alias, 1 drivers
v0x5f5acea93f40_0 .net "in_b", 0 0, L_0x5f5aceddae60;  alias, 1 drivers
v0x5f5acea94030_0 .net "out", 0 0, L_0x5f5aceddaed0;  alias, 1 drivers
S_0x5f5acea94650 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5acea91cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea94d50_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5acea94df0_0 .net "out", 0 0, L_0x5f5aceddad10;  alias, 1 drivers
S_0x5f5acea94820 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea94650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddad10 .functor NAND 1, L_0x5f5aceddd4f0, L_0x5f5aceddd4f0, C4<1>, C4<1>;
v0x5f5acea94a70_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5acea94b30_0 .net "in_b", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5acea94bf0_0 .net "out", 0 0, L_0x5f5aceddad10;  alias, 1 drivers
S_0x5f5acea94ef0 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5acea91cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea9a9a0_0 .net "branch1_out", 0 0, L_0x5f5aceddb020;  1 drivers
v0x5f5acea9aad0_0 .net "branch2_out", 0 0, L_0x5f5aceddb170;  1 drivers
v0x5f5acea9ac20_0 .net "in_a", 0 0, L_0x5f5aceddadf0;  alias, 1 drivers
v0x5f5acea9acf0_0 .net "in_b", 0 0, L_0x5f5aceddaed0;  alias, 1 drivers
v0x5f5acea9ad90_0 .net "out", 0 0, L_0x5f5aceddb2c0;  alias, 1 drivers
v0x5f5acea9ae30_0 .net "temp1_out", 0 0, L_0x5f5aceddafb0;  1 drivers
v0x5f5acea9aed0_0 .net "temp2_out", 0 0, L_0x5f5aceddb100;  1 drivers
v0x5f5acea9af70_0 .net "temp3_out", 0 0, L_0x5f5aceddb250;  1 drivers
S_0x5f5acea95120 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5acea94ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea961e0_0 .net "in_a", 0 0, L_0x5f5aceddadf0;  alias, 1 drivers
v0x5f5acea96280_0 .net "in_b", 0 0, L_0x5f5aceddadf0;  alias, 1 drivers
v0x5f5acea96340_0 .net "out", 0 0, L_0x5f5aceddafb0;  alias, 1 drivers
v0x5f5acea96460_0 .net "temp_out", 0 0, L_0x5f5aceddaf40;  1 drivers
S_0x5f5acea95390 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea95120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddaf40 .functor NAND 1, L_0x5f5aceddadf0, L_0x5f5aceddadf0, C4<1>, C4<1>;
v0x5f5acea95600_0 .net "in_a", 0 0, L_0x5f5aceddadf0;  alias, 1 drivers
v0x5f5acea956c0_0 .net "in_b", 0 0, L_0x5f5aceddadf0;  alias, 1 drivers
v0x5f5acea95810_0 .net "out", 0 0, L_0x5f5aceddaf40;  alias, 1 drivers
S_0x5f5acea95910 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea95120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea96030_0 .net "in_a", 0 0, L_0x5f5aceddaf40;  alias, 1 drivers
v0x5f5acea960d0_0 .net "out", 0 0, L_0x5f5aceddafb0;  alias, 1 drivers
S_0x5f5acea95ae0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea95910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddafb0 .functor NAND 1, L_0x5f5aceddaf40, L_0x5f5aceddaf40, C4<1>, C4<1>;
v0x5f5acea95d50_0 .net "in_a", 0 0, L_0x5f5aceddaf40;  alias, 1 drivers
v0x5f5acea95e40_0 .net "in_b", 0 0, L_0x5f5aceddaf40;  alias, 1 drivers
v0x5f5acea95f30_0 .net "out", 0 0, L_0x5f5aceddafb0;  alias, 1 drivers
S_0x5f5acea965d0 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5acea94ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea97600_0 .net "in_a", 0 0, L_0x5f5aceddaed0;  alias, 1 drivers
v0x5f5acea976a0_0 .net "in_b", 0 0, L_0x5f5aceddaed0;  alias, 1 drivers
v0x5f5acea97760_0 .net "out", 0 0, L_0x5f5aceddb100;  alias, 1 drivers
v0x5f5acea97880_0 .net "temp_out", 0 0, L_0x5f5aceddb090;  1 drivers
S_0x5f5acea967b0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea965d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddb090 .functor NAND 1, L_0x5f5aceddaed0, L_0x5f5aceddaed0, C4<1>, C4<1>;
v0x5f5acea96a20_0 .net "in_a", 0 0, L_0x5f5aceddaed0;  alias, 1 drivers
v0x5f5acea96ae0_0 .net "in_b", 0 0, L_0x5f5aceddaed0;  alias, 1 drivers
v0x5f5acea96c30_0 .net "out", 0 0, L_0x5f5aceddb090;  alias, 1 drivers
S_0x5f5acea96d30 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea965d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea97450_0 .net "in_a", 0 0, L_0x5f5aceddb090;  alias, 1 drivers
v0x5f5acea974f0_0 .net "out", 0 0, L_0x5f5aceddb100;  alias, 1 drivers
S_0x5f5acea96f00 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea96d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddb100 .functor NAND 1, L_0x5f5aceddb090, L_0x5f5aceddb090, C4<1>, C4<1>;
v0x5f5acea97170_0 .net "in_a", 0 0, L_0x5f5aceddb090;  alias, 1 drivers
v0x5f5acea97260_0 .net "in_b", 0 0, L_0x5f5aceddb090;  alias, 1 drivers
v0x5f5acea97350_0 .net "out", 0 0, L_0x5f5aceddb100;  alias, 1 drivers
S_0x5f5acea979f0 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5acea94ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea98a30_0 .net "in_a", 0 0, L_0x5f5aceddb020;  alias, 1 drivers
v0x5f5acea98b00_0 .net "in_b", 0 0, L_0x5f5aceddb170;  alias, 1 drivers
v0x5f5acea98bd0_0 .net "out", 0 0, L_0x5f5aceddb250;  alias, 1 drivers
v0x5f5acea98cf0_0 .net "temp_out", 0 0, L_0x5f5aceddb1e0;  1 drivers
S_0x5f5acea97bd0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea979f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddb1e0 .functor NAND 1, L_0x5f5aceddb020, L_0x5f5aceddb170, C4<1>, C4<1>;
v0x5f5acea97e20_0 .net "in_a", 0 0, L_0x5f5aceddb020;  alias, 1 drivers
v0x5f5acea97f00_0 .net "in_b", 0 0, L_0x5f5aceddb170;  alias, 1 drivers
v0x5f5acea97fc0_0 .net "out", 0 0, L_0x5f5aceddb1e0;  alias, 1 drivers
S_0x5f5acea98110 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea979f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea98880_0 .net "in_a", 0 0, L_0x5f5aceddb1e0;  alias, 1 drivers
v0x5f5acea98920_0 .net "out", 0 0, L_0x5f5aceddb250;  alias, 1 drivers
S_0x5f5acea98330 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea98110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddb250 .functor NAND 1, L_0x5f5aceddb1e0, L_0x5f5aceddb1e0, C4<1>, C4<1>;
v0x5f5acea985a0_0 .net "in_a", 0 0, L_0x5f5aceddb1e0;  alias, 1 drivers
v0x5f5acea98690_0 .net "in_b", 0 0, L_0x5f5aceddb1e0;  alias, 1 drivers
v0x5f5acea98780_0 .net "out", 0 0, L_0x5f5aceddb250;  alias, 1 drivers
S_0x5f5acea98e40 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5acea94ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea99570_0 .net "in_a", 0 0, L_0x5f5aceddafb0;  alias, 1 drivers
v0x5f5acea99610_0 .net "out", 0 0, L_0x5f5aceddb020;  alias, 1 drivers
S_0x5f5acea99010 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea98e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddb020 .functor NAND 1, L_0x5f5aceddafb0, L_0x5f5aceddafb0, C4<1>, C4<1>;
v0x5f5acea99280_0 .net "in_a", 0 0, L_0x5f5aceddafb0;  alias, 1 drivers
v0x5f5acea99340_0 .net "in_b", 0 0, L_0x5f5aceddafb0;  alias, 1 drivers
v0x5f5acea99490_0 .net "out", 0 0, L_0x5f5aceddb020;  alias, 1 drivers
S_0x5f5acea99710 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5acea94ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea99ee0_0 .net "in_a", 0 0, L_0x5f5aceddb100;  alias, 1 drivers
v0x5f5acea99f80_0 .net "out", 0 0, L_0x5f5aceddb170;  alias, 1 drivers
S_0x5f5acea99980 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea99710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddb170 .functor NAND 1, L_0x5f5aceddb100, L_0x5f5aceddb100, C4<1>, C4<1>;
v0x5f5acea99bf0_0 .net "in_a", 0 0, L_0x5f5aceddb100;  alias, 1 drivers
v0x5f5acea99cb0_0 .net "in_b", 0 0, L_0x5f5aceddb100;  alias, 1 drivers
v0x5f5acea99e00_0 .net "out", 0 0, L_0x5f5aceddb170;  alias, 1 drivers
S_0x5f5acea9a080 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5acea94ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea9a820_0 .net "in_a", 0 0, L_0x5f5aceddb250;  alias, 1 drivers
v0x5f5acea9a8c0_0 .net "out", 0 0, L_0x5f5aceddb2c0;  alias, 1 drivers
S_0x5f5acea9a2a0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea9a080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddb2c0 .functor NAND 1, L_0x5f5aceddb250, L_0x5f5aceddb250, C4<1>, C4<1>;
v0x5f5acea9a510_0 .net "in_a", 0 0, L_0x5f5aceddb250;  alias, 1 drivers
v0x5f5acea9a5d0_0 .net "in_b", 0 0, L_0x5f5aceddb250;  alias, 1 drivers
v0x5f5acea9a720_0 .net "out", 0 0, L_0x5f5aceddb2c0;  alias, 1 drivers
S_0x5f5acea9b860 .scope module, "mux_gate14" "Mux" 4 21, 5 3 0, S_0x5f5acea61090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5aceaa4bc0_0 .net "in_a", 0 0, L_0x5f5aceddc260;  1 drivers
v0x5f5aceaa4c60_0 .net "in_b", 0 0, L_0x5f5aceddc300;  1 drivers
v0x5f5aceaa4d70_0 .net "out", 0 0, L_0x5f5aceddc0a0;  1 drivers
v0x5f5aceaa4e10_0 .net "sel", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceaa4eb0_0 .net "sel_out", 0 0, L_0x5f5aceddb670;  1 drivers
v0x5f5aceaa5030_0 .net "temp_a_out", 0 0, L_0x5f5aceddb750;  1 drivers
v0x5f5aceaa51e0_0 .net "temp_b_out", 0 0, L_0x5f5aceddb850;  1 drivers
S_0x5f5acea9ba60 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5acea9b860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea9cac0_0 .net "in_a", 0 0, L_0x5f5aceddc260;  alias, 1 drivers
v0x5f5acea9cb90_0 .net "in_b", 0 0, L_0x5f5aceddb670;  alias, 1 drivers
v0x5f5acea9cc60_0 .net "out", 0 0, L_0x5f5aceddb750;  alias, 1 drivers
v0x5f5acea9cd80_0 .net "temp_out", 0 0, L_0x5f5aceddb6e0;  1 drivers
S_0x5f5acea9bcd0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea9ba60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddb6e0 .functor NAND 1, L_0x5f5aceddc260, L_0x5f5aceddb670, C4<1>, C4<1>;
v0x5f5acea9bf40_0 .net "in_a", 0 0, L_0x5f5aceddc260;  alias, 1 drivers
v0x5f5acea9c020_0 .net "in_b", 0 0, L_0x5f5aceddb670;  alias, 1 drivers
v0x5f5acea9c0e0_0 .net "out", 0 0, L_0x5f5aceddb6e0;  alias, 1 drivers
S_0x5f5acea9c200 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea9ba60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea9c940_0 .net "in_a", 0 0, L_0x5f5aceddb6e0;  alias, 1 drivers
v0x5f5acea9c9e0_0 .net "out", 0 0, L_0x5f5aceddb750;  alias, 1 drivers
S_0x5f5acea9c420 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea9c200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddb750 .functor NAND 1, L_0x5f5aceddb6e0, L_0x5f5aceddb6e0, C4<1>, C4<1>;
v0x5f5acea9c690_0 .net "in_a", 0 0, L_0x5f5aceddb6e0;  alias, 1 drivers
v0x5f5acea9c750_0 .net "in_b", 0 0, L_0x5f5aceddb6e0;  alias, 1 drivers
v0x5f5acea9c840_0 .net "out", 0 0, L_0x5f5aceddb750;  alias, 1 drivers
S_0x5f5acea9ce40 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5acea9b860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea9de50_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5acea9def0_0 .net "in_b", 0 0, L_0x5f5aceddc300;  alias, 1 drivers
v0x5f5acea9dfe0_0 .net "out", 0 0, L_0x5f5aceddb850;  alias, 1 drivers
v0x5f5acea9e100_0 .net "temp_out", 0 0, L_0x5f5aceddb7c0;  1 drivers
S_0x5f5acea9d020 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea9ce40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddb7c0 .functor NAND 1, L_0x5f5aceddd4f0, L_0x5f5aceddc300, C4<1>, C4<1>;
v0x5f5acea9d290_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5acea9d350_0 .net "in_b", 0 0, L_0x5f5aceddc300;  alias, 1 drivers
v0x5f5acea9d410_0 .net "out", 0 0, L_0x5f5aceddb7c0;  alias, 1 drivers
S_0x5f5acea9d530 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea9ce40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea9dca0_0 .net "in_a", 0 0, L_0x5f5aceddb7c0;  alias, 1 drivers
v0x5f5acea9dd40_0 .net "out", 0 0, L_0x5f5aceddb850;  alias, 1 drivers
S_0x5f5acea9d750 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea9d530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddb850 .functor NAND 1, L_0x5f5aceddb7c0, L_0x5f5aceddb7c0, C4<1>, C4<1>;
v0x5f5acea9d9c0_0 .net "in_a", 0 0, L_0x5f5aceddb7c0;  alias, 1 drivers
v0x5f5acea9dab0_0 .net "in_b", 0 0, L_0x5f5aceddb7c0;  alias, 1 drivers
v0x5f5acea9dba0_0 .net "out", 0 0, L_0x5f5aceddb850;  alias, 1 drivers
S_0x5f5acea9e1c0 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5acea9b860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea9e8c0_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5acea9e960_0 .net "out", 0 0, L_0x5f5aceddb670;  alias, 1 drivers
S_0x5f5acea9e390 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea9e1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddb670 .functor NAND 1, L_0x5f5aceddd4f0, L_0x5f5aceddd4f0, C4<1>, C4<1>;
v0x5f5acea9e5e0_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5acea9e6a0_0 .net "in_b", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5acea9e760_0 .net "out", 0 0, L_0x5f5aceddb670;  alias, 1 drivers
S_0x5f5acea9ea60 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5acea9b860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceaa4510_0 .net "branch1_out", 0 0, L_0x5f5aceddba60;  1 drivers
v0x5f5aceaa4640_0 .net "branch2_out", 0 0, L_0x5f5aceddbd80;  1 drivers
v0x5f5aceaa4790_0 .net "in_a", 0 0, L_0x5f5aceddb750;  alias, 1 drivers
v0x5f5aceaa4860_0 .net "in_b", 0 0, L_0x5f5aceddb850;  alias, 1 drivers
v0x5f5aceaa4900_0 .net "out", 0 0, L_0x5f5aceddc0a0;  alias, 1 drivers
v0x5f5aceaa49a0_0 .net "temp1_out", 0 0, L_0x5f5aceddb9b0;  1 drivers
v0x5f5aceaa4a40_0 .net "temp2_out", 0 0, L_0x5f5aceddbcd0;  1 drivers
v0x5f5aceaa4ae0_0 .net "temp3_out", 0 0, L_0x5f5aceddbff0;  1 drivers
S_0x5f5acea9ec90 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5acea9ea60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acea9fd50_0 .net "in_a", 0 0, L_0x5f5aceddb750;  alias, 1 drivers
v0x5f5acea9fdf0_0 .net "in_b", 0 0, L_0x5f5aceddb750;  alias, 1 drivers
v0x5f5acea9feb0_0 .net "out", 0 0, L_0x5f5aceddb9b0;  alias, 1 drivers
v0x5f5acea9ffd0_0 .net "temp_out", 0 0, L_0x5f5aceddb900;  1 drivers
S_0x5f5acea9ef00 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acea9ec90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddb900 .functor NAND 1, L_0x5f5aceddb750, L_0x5f5aceddb750, C4<1>, C4<1>;
v0x5f5acea9f170_0 .net "in_a", 0 0, L_0x5f5aceddb750;  alias, 1 drivers
v0x5f5acea9f230_0 .net "in_b", 0 0, L_0x5f5aceddb750;  alias, 1 drivers
v0x5f5acea9f380_0 .net "out", 0 0, L_0x5f5aceddb900;  alias, 1 drivers
S_0x5f5acea9f480 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acea9ec90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acea9fba0_0 .net "in_a", 0 0, L_0x5f5aceddb900;  alias, 1 drivers
v0x5f5acea9fc40_0 .net "out", 0 0, L_0x5f5aceddb9b0;  alias, 1 drivers
S_0x5f5acea9f650 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acea9f480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddb9b0 .functor NAND 1, L_0x5f5aceddb900, L_0x5f5aceddb900, C4<1>, C4<1>;
v0x5f5acea9f8c0_0 .net "in_a", 0 0, L_0x5f5aceddb900;  alias, 1 drivers
v0x5f5acea9f9b0_0 .net "in_b", 0 0, L_0x5f5aceddb900;  alias, 1 drivers
v0x5f5acea9faa0_0 .net "out", 0 0, L_0x5f5aceddb9b0;  alias, 1 drivers
S_0x5f5aceaa0140 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5acea9ea60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceaa1170_0 .net "in_a", 0 0, L_0x5f5aceddb850;  alias, 1 drivers
v0x5f5aceaa1210_0 .net "in_b", 0 0, L_0x5f5aceddb850;  alias, 1 drivers
v0x5f5aceaa12d0_0 .net "out", 0 0, L_0x5f5aceddbcd0;  alias, 1 drivers
v0x5f5aceaa13f0_0 .net "temp_out", 0 0, L_0x5f5aceddbc20;  1 drivers
S_0x5f5aceaa0320 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceaa0140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddbc20 .functor NAND 1, L_0x5f5aceddb850, L_0x5f5aceddb850, C4<1>, C4<1>;
v0x5f5aceaa0590_0 .net "in_a", 0 0, L_0x5f5aceddb850;  alias, 1 drivers
v0x5f5aceaa0650_0 .net "in_b", 0 0, L_0x5f5aceddb850;  alias, 1 drivers
v0x5f5aceaa07a0_0 .net "out", 0 0, L_0x5f5aceddbc20;  alias, 1 drivers
S_0x5f5aceaa08a0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceaa0140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceaa0fc0_0 .net "in_a", 0 0, L_0x5f5aceddbc20;  alias, 1 drivers
v0x5f5aceaa1060_0 .net "out", 0 0, L_0x5f5aceddbcd0;  alias, 1 drivers
S_0x5f5aceaa0a70 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceaa08a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddbcd0 .functor NAND 1, L_0x5f5aceddbc20, L_0x5f5aceddbc20, C4<1>, C4<1>;
v0x5f5aceaa0ce0_0 .net "in_a", 0 0, L_0x5f5aceddbc20;  alias, 1 drivers
v0x5f5aceaa0dd0_0 .net "in_b", 0 0, L_0x5f5aceddbc20;  alias, 1 drivers
v0x5f5aceaa0ec0_0 .net "out", 0 0, L_0x5f5aceddbcd0;  alias, 1 drivers
S_0x5f5aceaa1560 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5acea9ea60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceaa25a0_0 .net "in_a", 0 0, L_0x5f5aceddba60;  alias, 1 drivers
v0x5f5aceaa2670_0 .net "in_b", 0 0, L_0x5f5aceddbd80;  alias, 1 drivers
v0x5f5aceaa2740_0 .net "out", 0 0, L_0x5f5aceddbff0;  alias, 1 drivers
v0x5f5aceaa2860_0 .net "temp_out", 0 0, L_0x5f5aceddbf40;  1 drivers
S_0x5f5aceaa1740 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceaa1560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddbf40 .functor NAND 1, L_0x5f5aceddba60, L_0x5f5aceddbd80, C4<1>, C4<1>;
v0x5f5aceaa1990_0 .net "in_a", 0 0, L_0x5f5aceddba60;  alias, 1 drivers
v0x5f5aceaa1a70_0 .net "in_b", 0 0, L_0x5f5aceddbd80;  alias, 1 drivers
v0x5f5aceaa1b30_0 .net "out", 0 0, L_0x5f5aceddbf40;  alias, 1 drivers
S_0x5f5aceaa1c80 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceaa1560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceaa23f0_0 .net "in_a", 0 0, L_0x5f5aceddbf40;  alias, 1 drivers
v0x5f5aceaa2490_0 .net "out", 0 0, L_0x5f5aceddbff0;  alias, 1 drivers
S_0x5f5aceaa1ea0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceaa1c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddbff0 .functor NAND 1, L_0x5f5aceddbf40, L_0x5f5aceddbf40, C4<1>, C4<1>;
v0x5f5aceaa2110_0 .net "in_a", 0 0, L_0x5f5aceddbf40;  alias, 1 drivers
v0x5f5aceaa2200_0 .net "in_b", 0 0, L_0x5f5aceddbf40;  alias, 1 drivers
v0x5f5aceaa22f0_0 .net "out", 0 0, L_0x5f5aceddbff0;  alias, 1 drivers
S_0x5f5aceaa29b0 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5acea9ea60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceaa30e0_0 .net "in_a", 0 0, L_0x5f5aceddb9b0;  alias, 1 drivers
v0x5f5aceaa3180_0 .net "out", 0 0, L_0x5f5aceddba60;  alias, 1 drivers
S_0x5f5aceaa2b80 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceaa29b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddba60 .functor NAND 1, L_0x5f5aceddb9b0, L_0x5f5aceddb9b0, C4<1>, C4<1>;
v0x5f5aceaa2df0_0 .net "in_a", 0 0, L_0x5f5aceddb9b0;  alias, 1 drivers
v0x5f5aceaa2eb0_0 .net "in_b", 0 0, L_0x5f5aceddb9b0;  alias, 1 drivers
v0x5f5aceaa3000_0 .net "out", 0 0, L_0x5f5aceddba60;  alias, 1 drivers
S_0x5f5aceaa3280 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5acea9ea60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceaa3a50_0 .net "in_a", 0 0, L_0x5f5aceddbcd0;  alias, 1 drivers
v0x5f5aceaa3af0_0 .net "out", 0 0, L_0x5f5aceddbd80;  alias, 1 drivers
S_0x5f5aceaa34f0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceaa3280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddbd80 .functor NAND 1, L_0x5f5aceddbcd0, L_0x5f5aceddbcd0, C4<1>, C4<1>;
v0x5f5aceaa3760_0 .net "in_a", 0 0, L_0x5f5aceddbcd0;  alias, 1 drivers
v0x5f5aceaa3820_0 .net "in_b", 0 0, L_0x5f5aceddbcd0;  alias, 1 drivers
v0x5f5aceaa3970_0 .net "out", 0 0, L_0x5f5aceddbd80;  alias, 1 drivers
S_0x5f5aceaa3bf0 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5acea9ea60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceaa4390_0 .net "in_a", 0 0, L_0x5f5aceddbff0;  alias, 1 drivers
v0x5f5aceaa4430_0 .net "out", 0 0, L_0x5f5aceddc0a0;  alias, 1 drivers
S_0x5f5aceaa3e10 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceaa3bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddc0a0 .functor NAND 1, L_0x5f5aceddbff0, L_0x5f5aceddbff0, C4<1>, C4<1>;
v0x5f5aceaa4080_0 .net "in_a", 0 0, L_0x5f5aceddbff0;  alias, 1 drivers
v0x5f5aceaa4140_0 .net "in_b", 0 0, L_0x5f5aceddbff0;  alias, 1 drivers
v0x5f5aceaa4290_0 .net "out", 0 0, L_0x5f5aceddc0a0;  alias, 1 drivers
S_0x5f5aceaa53d0 .scope module, "mux_gate15" "Mux" 4 22, 5 3 0, S_0x5f5acea61090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5aceaae730_0 .net "in_a", 0 0, L_0x5f5aceddd170;  1 drivers
v0x5f5aceaae7d0_0 .net "in_b", 0 0, L_0x5f5aceddd210;  1 drivers
v0x5f5aceaae8e0_0 .net "out", 0 0, L_0x5f5aceddcfb0;  1 drivers
v0x5f5aceaae980_0 .net "sel", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceaaea20_0 .net "sel_out", 0 0, L_0x5f5aceddc4a0;  1 drivers
v0x5f5aceaaeba0_0 .net "temp_a_out", 0 0, L_0x5f5aceddc600;  1 drivers
v0x5f5aceaaed50_0 .net "temp_b_out", 0 0, L_0x5f5aceddc760;  1 drivers
S_0x5f5aceaa55d0 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5aceaa53d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceaa6630_0 .net "in_a", 0 0, L_0x5f5aceddd170;  alias, 1 drivers
v0x5f5aceaa6700_0 .net "in_b", 0 0, L_0x5f5aceddc4a0;  alias, 1 drivers
v0x5f5aceaa67d0_0 .net "out", 0 0, L_0x5f5aceddc600;  alias, 1 drivers
v0x5f5aceaa68f0_0 .net "temp_out", 0 0, L_0x5f5aceddc550;  1 drivers
S_0x5f5aceaa5840 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceaa55d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddc550 .functor NAND 1, L_0x5f5aceddd170, L_0x5f5aceddc4a0, C4<1>, C4<1>;
v0x5f5aceaa5ab0_0 .net "in_a", 0 0, L_0x5f5aceddd170;  alias, 1 drivers
v0x5f5aceaa5b90_0 .net "in_b", 0 0, L_0x5f5aceddc4a0;  alias, 1 drivers
v0x5f5aceaa5c50_0 .net "out", 0 0, L_0x5f5aceddc550;  alias, 1 drivers
S_0x5f5aceaa5d70 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceaa55d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceaa64b0_0 .net "in_a", 0 0, L_0x5f5aceddc550;  alias, 1 drivers
v0x5f5aceaa6550_0 .net "out", 0 0, L_0x5f5aceddc600;  alias, 1 drivers
S_0x5f5aceaa5f90 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceaa5d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddc600 .functor NAND 1, L_0x5f5aceddc550, L_0x5f5aceddc550, C4<1>, C4<1>;
v0x5f5aceaa6200_0 .net "in_a", 0 0, L_0x5f5aceddc550;  alias, 1 drivers
v0x5f5aceaa62c0_0 .net "in_b", 0 0, L_0x5f5aceddc550;  alias, 1 drivers
v0x5f5aceaa63b0_0 .net "out", 0 0, L_0x5f5aceddc600;  alias, 1 drivers
S_0x5f5aceaa69b0 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5aceaa53d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceaa79c0_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceaa7a60_0 .net "in_b", 0 0, L_0x5f5aceddd210;  alias, 1 drivers
v0x5f5aceaa7b50_0 .net "out", 0 0, L_0x5f5aceddc760;  alias, 1 drivers
v0x5f5aceaa7c70_0 .net "temp_out", 0 0, L_0x5f5aceddc6b0;  1 drivers
S_0x5f5aceaa6b90 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceaa69b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddc6b0 .functor NAND 1, L_0x5f5aceddd4f0, L_0x5f5aceddd210, C4<1>, C4<1>;
v0x5f5aceaa6e00_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceaa6ec0_0 .net "in_b", 0 0, L_0x5f5aceddd210;  alias, 1 drivers
v0x5f5aceaa6f80_0 .net "out", 0 0, L_0x5f5aceddc6b0;  alias, 1 drivers
S_0x5f5aceaa70a0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceaa69b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceaa7810_0 .net "in_a", 0 0, L_0x5f5aceddc6b0;  alias, 1 drivers
v0x5f5aceaa78b0_0 .net "out", 0 0, L_0x5f5aceddc760;  alias, 1 drivers
S_0x5f5aceaa72c0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceaa70a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddc760 .functor NAND 1, L_0x5f5aceddc6b0, L_0x5f5aceddc6b0, C4<1>, C4<1>;
v0x5f5aceaa7530_0 .net "in_a", 0 0, L_0x5f5aceddc6b0;  alias, 1 drivers
v0x5f5aceaa7620_0 .net "in_b", 0 0, L_0x5f5aceddc6b0;  alias, 1 drivers
v0x5f5aceaa7710_0 .net "out", 0 0, L_0x5f5aceddc760;  alias, 1 drivers
S_0x5f5aceaa7d30 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5aceaa53d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceaa8430_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceaa84d0_0 .net "out", 0 0, L_0x5f5aceddc4a0;  alias, 1 drivers
S_0x5f5aceaa7f00 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceaa7d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddc4a0 .functor NAND 1, L_0x5f5aceddd4f0, L_0x5f5aceddd4f0, C4<1>, C4<1>;
v0x5f5aceaa8150_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceaa8210_0 .net "in_b", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceaa82d0_0 .net "out", 0 0, L_0x5f5aceddc4a0;  alias, 1 drivers
S_0x5f5aceaa85d0 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5aceaa53d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceaae080_0 .net "branch1_out", 0 0, L_0x5f5aceddc970;  1 drivers
v0x5f5aceaae1b0_0 .net "branch2_out", 0 0, L_0x5f5aceddcc90;  1 drivers
v0x5f5aceaae300_0 .net "in_a", 0 0, L_0x5f5aceddc600;  alias, 1 drivers
v0x5f5aceaae3d0_0 .net "in_b", 0 0, L_0x5f5aceddc760;  alias, 1 drivers
v0x5f5aceaae470_0 .net "out", 0 0, L_0x5f5aceddcfb0;  alias, 1 drivers
v0x5f5aceaae510_0 .net "temp1_out", 0 0, L_0x5f5aceddc8c0;  1 drivers
v0x5f5aceaae5b0_0 .net "temp2_out", 0 0, L_0x5f5aceddcbe0;  1 drivers
v0x5f5aceaae650_0 .net "temp3_out", 0 0, L_0x5f5aceddcf00;  1 drivers
S_0x5f5aceaa8800 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5aceaa85d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceaa98c0_0 .net "in_a", 0 0, L_0x5f5aceddc600;  alias, 1 drivers
v0x5f5aceaa9960_0 .net "in_b", 0 0, L_0x5f5aceddc600;  alias, 1 drivers
v0x5f5aceaa9a20_0 .net "out", 0 0, L_0x5f5aceddc8c0;  alias, 1 drivers
v0x5f5aceaa9b40_0 .net "temp_out", 0 0, L_0x5f5aceddc810;  1 drivers
S_0x5f5aceaa8a70 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceaa8800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddc810 .functor NAND 1, L_0x5f5aceddc600, L_0x5f5aceddc600, C4<1>, C4<1>;
v0x5f5aceaa8ce0_0 .net "in_a", 0 0, L_0x5f5aceddc600;  alias, 1 drivers
v0x5f5aceaa8da0_0 .net "in_b", 0 0, L_0x5f5aceddc600;  alias, 1 drivers
v0x5f5aceaa8ef0_0 .net "out", 0 0, L_0x5f5aceddc810;  alias, 1 drivers
S_0x5f5aceaa8ff0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceaa8800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceaa9710_0 .net "in_a", 0 0, L_0x5f5aceddc810;  alias, 1 drivers
v0x5f5aceaa97b0_0 .net "out", 0 0, L_0x5f5aceddc8c0;  alias, 1 drivers
S_0x5f5aceaa91c0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceaa8ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddc8c0 .functor NAND 1, L_0x5f5aceddc810, L_0x5f5aceddc810, C4<1>, C4<1>;
v0x5f5aceaa9430_0 .net "in_a", 0 0, L_0x5f5aceddc810;  alias, 1 drivers
v0x5f5aceaa9520_0 .net "in_b", 0 0, L_0x5f5aceddc810;  alias, 1 drivers
v0x5f5aceaa9610_0 .net "out", 0 0, L_0x5f5aceddc8c0;  alias, 1 drivers
S_0x5f5aceaa9cb0 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5aceaa85d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceaaace0_0 .net "in_a", 0 0, L_0x5f5aceddc760;  alias, 1 drivers
v0x5f5aceaaad80_0 .net "in_b", 0 0, L_0x5f5aceddc760;  alias, 1 drivers
v0x5f5aceaaae40_0 .net "out", 0 0, L_0x5f5aceddcbe0;  alias, 1 drivers
v0x5f5aceaaaf60_0 .net "temp_out", 0 0, L_0x5f5aceddcb30;  1 drivers
S_0x5f5aceaa9e90 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceaa9cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddcb30 .functor NAND 1, L_0x5f5aceddc760, L_0x5f5aceddc760, C4<1>, C4<1>;
v0x5f5aceaaa100_0 .net "in_a", 0 0, L_0x5f5aceddc760;  alias, 1 drivers
v0x5f5aceaaa1c0_0 .net "in_b", 0 0, L_0x5f5aceddc760;  alias, 1 drivers
v0x5f5aceaaa310_0 .net "out", 0 0, L_0x5f5aceddcb30;  alias, 1 drivers
S_0x5f5aceaaa410 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceaa9cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceaaab30_0 .net "in_a", 0 0, L_0x5f5aceddcb30;  alias, 1 drivers
v0x5f5aceaaabd0_0 .net "out", 0 0, L_0x5f5aceddcbe0;  alias, 1 drivers
S_0x5f5aceaaa5e0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceaaa410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddcbe0 .functor NAND 1, L_0x5f5aceddcb30, L_0x5f5aceddcb30, C4<1>, C4<1>;
v0x5f5aceaaa850_0 .net "in_a", 0 0, L_0x5f5aceddcb30;  alias, 1 drivers
v0x5f5aceaaa940_0 .net "in_b", 0 0, L_0x5f5aceddcb30;  alias, 1 drivers
v0x5f5aceaaaa30_0 .net "out", 0 0, L_0x5f5aceddcbe0;  alias, 1 drivers
S_0x5f5aceaab0d0 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5aceaa85d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceaac110_0 .net "in_a", 0 0, L_0x5f5aceddc970;  alias, 1 drivers
v0x5f5aceaac1e0_0 .net "in_b", 0 0, L_0x5f5aceddcc90;  alias, 1 drivers
v0x5f5aceaac2b0_0 .net "out", 0 0, L_0x5f5aceddcf00;  alias, 1 drivers
v0x5f5aceaac3d0_0 .net "temp_out", 0 0, L_0x5f5aceddce50;  1 drivers
S_0x5f5aceaab2b0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceaab0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddce50 .functor NAND 1, L_0x5f5aceddc970, L_0x5f5aceddcc90, C4<1>, C4<1>;
v0x5f5aceaab500_0 .net "in_a", 0 0, L_0x5f5aceddc970;  alias, 1 drivers
v0x5f5aceaab5e0_0 .net "in_b", 0 0, L_0x5f5aceddcc90;  alias, 1 drivers
v0x5f5aceaab6a0_0 .net "out", 0 0, L_0x5f5aceddce50;  alias, 1 drivers
S_0x5f5aceaab7f0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceaab0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceaabf60_0 .net "in_a", 0 0, L_0x5f5aceddce50;  alias, 1 drivers
v0x5f5aceaac000_0 .net "out", 0 0, L_0x5f5aceddcf00;  alias, 1 drivers
S_0x5f5aceaaba10 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceaab7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddcf00 .functor NAND 1, L_0x5f5aceddce50, L_0x5f5aceddce50, C4<1>, C4<1>;
v0x5f5aceaabc80_0 .net "in_a", 0 0, L_0x5f5aceddce50;  alias, 1 drivers
v0x5f5aceaabd70_0 .net "in_b", 0 0, L_0x5f5aceddce50;  alias, 1 drivers
v0x5f5aceaabe60_0 .net "out", 0 0, L_0x5f5aceddcf00;  alias, 1 drivers
S_0x5f5aceaac520 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5aceaa85d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceaacc50_0 .net "in_a", 0 0, L_0x5f5aceddc8c0;  alias, 1 drivers
v0x5f5aceaaccf0_0 .net "out", 0 0, L_0x5f5aceddc970;  alias, 1 drivers
S_0x5f5aceaac6f0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceaac520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddc970 .functor NAND 1, L_0x5f5aceddc8c0, L_0x5f5aceddc8c0, C4<1>, C4<1>;
v0x5f5aceaac960_0 .net "in_a", 0 0, L_0x5f5aceddc8c0;  alias, 1 drivers
v0x5f5aceaaca20_0 .net "in_b", 0 0, L_0x5f5aceddc8c0;  alias, 1 drivers
v0x5f5aceaacb70_0 .net "out", 0 0, L_0x5f5aceddc970;  alias, 1 drivers
S_0x5f5aceaacdf0 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5aceaa85d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceaad5c0_0 .net "in_a", 0 0, L_0x5f5aceddcbe0;  alias, 1 drivers
v0x5f5aceaad660_0 .net "out", 0 0, L_0x5f5aceddcc90;  alias, 1 drivers
S_0x5f5aceaad060 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceaacdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddcc90 .functor NAND 1, L_0x5f5aceddcbe0, L_0x5f5aceddcbe0, C4<1>, C4<1>;
v0x5f5aceaad2d0_0 .net "in_a", 0 0, L_0x5f5aceddcbe0;  alias, 1 drivers
v0x5f5aceaad390_0 .net "in_b", 0 0, L_0x5f5aceddcbe0;  alias, 1 drivers
v0x5f5aceaad4e0_0 .net "out", 0 0, L_0x5f5aceddcc90;  alias, 1 drivers
S_0x5f5aceaad760 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5aceaa85d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceaadf00_0 .net "in_a", 0 0, L_0x5f5aceddcf00;  alias, 1 drivers
v0x5f5aceaadfa0_0 .net "out", 0 0, L_0x5f5aceddcfb0;  alias, 1 drivers
S_0x5f5aceaad980 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceaad760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddcfb0 .functor NAND 1, L_0x5f5aceddcf00, L_0x5f5aceddcf00, C4<1>, C4<1>;
v0x5f5aceaadbf0_0 .net "in_a", 0 0, L_0x5f5aceddcf00;  alias, 1 drivers
v0x5f5aceaadcb0_0 .net "in_b", 0 0, L_0x5f5aceddcf00;  alias, 1 drivers
v0x5f5aceaade00_0 .net "out", 0 0, L_0x5f5aceddcfb0;  alias, 1 drivers
S_0x5f5aceaaef40 .scope module, "mux_gate2" "Mux" 4 9, 5 3 0, S_0x5f5acea61090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5aceab82e0_0 .net "in_a", 0 0, L_0x5f5acedd1450;  1 drivers
v0x5f5aceab8380_0 .net "in_b", 0 0, L_0x5f5acedd14f0;  1 drivers
v0x5f5aceab8490_0 .net "out", 0 0, L_0x5f5acedd1290;  1 drivers
v0x5f5aceab8530_0 .net "sel", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceab85d0_0 .net "sel_out", 0 0, L_0x5f5acedd07a0;  1 drivers
v0x5f5aceab8750_0 .net "temp_a_out", 0 0, L_0x5f5acedd08e0;  1 drivers
v0x5f5aceab8900_0 .net "temp_b_out", 0 0, L_0x5f5acedd0a40;  1 drivers
S_0x5f5aceaaf140 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5aceaaef40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceab0150_0 .net "in_a", 0 0, L_0x5f5acedd1450;  alias, 1 drivers
v0x5f5aceab0220_0 .net "in_b", 0 0, L_0x5f5acedd07a0;  alias, 1 drivers
v0x5f5aceab02f0_0 .net "out", 0 0, L_0x5f5acedd08e0;  alias, 1 drivers
v0x5f5aceab0410_0 .net "temp_out", 0 0, L_0x5f5acedd0830;  1 drivers
S_0x5f5aceaaf360 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceaaf140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd0830 .functor NAND 1, L_0x5f5acedd1450, L_0x5f5acedd07a0, C4<1>, C4<1>;
v0x5f5aceaaf5d0_0 .net "in_a", 0 0, L_0x5f5acedd1450;  alias, 1 drivers
v0x5f5aceaaf6b0_0 .net "in_b", 0 0, L_0x5f5acedd07a0;  alias, 1 drivers
v0x5f5aceaaf770_0 .net "out", 0 0, L_0x5f5acedd0830;  alias, 1 drivers
S_0x5f5aceaaf890 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceaaf140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceaaffd0_0 .net "in_a", 0 0, L_0x5f5acedd0830;  alias, 1 drivers
v0x5f5aceab0070_0 .net "out", 0 0, L_0x5f5acedd08e0;  alias, 1 drivers
S_0x5f5aceaafab0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceaaf890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd08e0 .functor NAND 1, L_0x5f5acedd0830, L_0x5f5acedd0830, C4<1>, C4<1>;
v0x5f5aceaafd20_0 .net "in_a", 0 0, L_0x5f5acedd0830;  alias, 1 drivers
v0x5f5aceaafde0_0 .net "in_b", 0 0, L_0x5f5acedd0830;  alias, 1 drivers
v0x5f5aceaafed0_0 .net "out", 0 0, L_0x5f5acedd08e0;  alias, 1 drivers
S_0x5f5aceab04d0 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5aceaaef40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceab14e0_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceab1580_0 .net "in_b", 0 0, L_0x5f5acedd14f0;  alias, 1 drivers
v0x5f5aceab1670_0 .net "out", 0 0, L_0x5f5acedd0a40;  alias, 1 drivers
v0x5f5aceab1790_0 .net "temp_out", 0 0, L_0x5f5acedd0990;  1 drivers
S_0x5f5aceab06b0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceab04d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd0990 .functor NAND 1, L_0x5f5aceddd4f0, L_0x5f5acedd14f0, C4<1>, C4<1>;
v0x5f5aceab0920_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceab09e0_0 .net "in_b", 0 0, L_0x5f5acedd14f0;  alias, 1 drivers
v0x5f5aceab0aa0_0 .net "out", 0 0, L_0x5f5acedd0990;  alias, 1 drivers
S_0x5f5aceab0bc0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceab04d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceab1330_0 .net "in_a", 0 0, L_0x5f5acedd0990;  alias, 1 drivers
v0x5f5aceab13d0_0 .net "out", 0 0, L_0x5f5acedd0a40;  alias, 1 drivers
S_0x5f5aceab0de0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceab0bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd0a40 .functor NAND 1, L_0x5f5acedd0990, L_0x5f5acedd0990, C4<1>, C4<1>;
v0x5f5aceab1050_0 .net "in_a", 0 0, L_0x5f5acedd0990;  alias, 1 drivers
v0x5f5aceab1140_0 .net "in_b", 0 0, L_0x5f5acedd0990;  alias, 1 drivers
v0x5f5aceab1230_0 .net "out", 0 0, L_0x5f5acedd0a40;  alias, 1 drivers
S_0x5f5aceab18e0 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5aceaaef40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceab1fe0_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceab2080_0 .net "out", 0 0, L_0x5f5acedd07a0;  alias, 1 drivers
S_0x5f5aceab1ab0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceab18e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd07a0 .functor NAND 1, L_0x5f5aceddd4f0, L_0x5f5aceddd4f0, C4<1>, C4<1>;
v0x5f5aceab1d00_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceab1dc0_0 .net "in_b", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceab1e80_0 .net "out", 0 0, L_0x5f5acedd07a0;  alias, 1 drivers
S_0x5f5aceab2180 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5aceaaef40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceab7c30_0 .net "branch1_out", 0 0, L_0x5f5acedd0c50;  1 drivers
v0x5f5aceab7d60_0 .net "branch2_out", 0 0, L_0x5f5acedd0f70;  1 drivers
v0x5f5aceab7eb0_0 .net "in_a", 0 0, L_0x5f5acedd08e0;  alias, 1 drivers
v0x5f5aceab7f80_0 .net "in_b", 0 0, L_0x5f5acedd0a40;  alias, 1 drivers
v0x5f5aceab8020_0 .net "out", 0 0, L_0x5f5acedd1290;  alias, 1 drivers
v0x5f5aceab80c0_0 .net "temp1_out", 0 0, L_0x5f5acedd0ba0;  1 drivers
v0x5f5aceab8160_0 .net "temp2_out", 0 0, L_0x5f5acedd0ec0;  1 drivers
v0x5f5aceab8200_0 .net "temp3_out", 0 0, L_0x5f5acedd11e0;  1 drivers
S_0x5f5aceab23b0 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5aceab2180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceab3470_0 .net "in_a", 0 0, L_0x5f5acedd08e0;  alias, 1 drivers
v0x5f5aceab3510_0 .net "in_b", 0 0, L_0x5f5acedd08e0;  alias, 1 drivers
v0x5f5aceab35d0_0 .net "out", 0 0, L_0x5f5acedd0ba0;  alias, 1 drivers
v0x5f5aceab36f0_0 .net "temp_out", 0 0, L_0x5f5acedd0af0;  1 drivers
S_0x5f5aceab2620 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceab23b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd0af0 .functor NAND 1, L_0x5f5acedd08e0, L_0x5f5acedd08e0, C4<1>, C4<1>;
v0x5f5aceab2890_0 .net "in_a", 0 0, L_0x5f5acedd08e0;  alias, 1 drivers
v0x5f5aceab2950_0 .net "in_b", 0 0, L_0x5f5acedd08e0;  alias, 1 drivers
v0x5f5aceab2aa0_0 .net "out", 0 0, L_0x5f5acedd0af0;  alias, 1 drivers
S_0x5f5aceab2ba0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceab23b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceab32c0_0 .net "in_a", 0 0, L_0x5f5acedd0af0;  alias, 1 drivers
v0x5f5aceab3360_0 .net "out", 0 0, L_0x5f5acedd0ba0;  alias, 1 drivers
S_0x5f5aceab2d70 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceab2ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd0ba0 .functor NAND 1, L_0x5f5acedd0af0, L_0x5f5acedd0af0, C4<1>, C4<1>;
v0x5f5aceab2fe0_0 .net "in_a", 0 0, L_0x5f5acedd0af0;  alias, 1 drivers
v0x5f5aceab30d0_0 .net "in_b", 0 0, L_0x5f5acedd0af0;  alias, 1 drivers
v0x5f5aceab31c0_0 .net "out", 0 0, L_0x5f5acedd0ba0;  alias, 1 drivers
S_0x5f5aceab3860 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5aceab2180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceab4890_0 .net "in_a", 0 0, L_0x5f5acedd0a40;  alias, 1 drivers
v0x5f5aceab4930_0 .net "in_b", 0 0, L_0x5f5acedd0a40;  alias, 1 drivers
v0x5f5aceab49f0_0 .net "out", 0 0, L_0x5f5acedd0ec0;  alias, 1 drivers
v0x5f5aceab4b10_0 .net "temp_out", 0 0, L_0x5f5acedd0e10;  1 drivers
S_0x5f5aceab3a40 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceab3860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd0e10 .functor NAND 1, L_0x5f5acedd0a40, L_0x5f5acedd0a40, C4<1>, C4<1>;
v0x5f5aceab3cb0_0 .net "in_a", 0 0, L_0x5f5acedd0a40;  alias, 1 drivers
v0x5f5aceab3d70_0 .net "in_b", 0 0, L_0x5f5acedd0a40;  alias, 1 drivers
v0x5f5aceab3ec0_0 .net "out", 0 0, L_0x5f5acedd0e10;  alias, 1 drivers
S_0x5f5aceab3fc0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceab3860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceab46e0_0 .net "in_a", 0 0, L_0x5f5acedd0e10;  alias, 1 drivers
v0x5f5aceab4780_0 .net "out", 0 0, L_0x5f5acedd0ec0;  alias, 1 drivers
S_0x5f5aceab4190 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceab3fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd0ec0 .functor NAND 1, L_0x5f5acedd0e10, L_0x5f5acedd0e10, C4<1>, C4<1>;
v0x5f5aceab4400_0 .net "in_a", 0 0, L_0x5f5acedd0e10;  alias, 1 drivers
v0x5f5aceab44f0_0 .net "in_b", 0 0, L_0x5f5acedd0e10;  alias, 1 drivers
v0x5f5aceab45e0_0 .net "out", 0 0, L_0x5f5acedd0ec0;  alias, 1 drivers
S_0x5f5aceab4c80 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5aceab2180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceab5cc0_0 .net "in_a", 0 0, L_0x5f5acedd0c50;  alias, 1 drivers
v0x5f5aceab5d90_0 .net "in_b", 0 0, L_0x5f5acedd0f70;  alias, 1 drivers
v0x5f5aceab5e60_0 .net "out", 0 0, L_0x5f5acedd11e0;  alias, 1 drivers
v0x5f5aceab5f80_0 .net "temp_out", 0 0, L_0x5f5acedd1130;  1 drivers
S_0x5f5aceab4e60 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceab4c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd1130 .functor NAND 1, L_0x5f5acedd0c50, L_0x5f5acedd0f70, C4<1>, C4<1>;
v0x5f5aceab50b0_0 .net "in_a", 0 0, L_0x5f5acedd0c50;  alias, 1 drivers
v0x5f5aceab5190_0 .net "in_b", 0 0, L_0x5f5acedd0f70;  alias, 1 drivers
v0x5f5aceab5250_0 .net "out", 0 0, L_0x5f5acedd1130;  alias, 1 drivers
S_0x5f5aceab53a0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceab4c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceab5b10_0 .net "in_a", 0 0, L_0x5f5acedd1130;  alias, 1 drivers
v0x5f5aceab5bb0_0 .net "out", 0 0, L_0x5f5acedd11e0;  alias, 1 drivers
S_0x5f5aceab55c0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceab53a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd11e0 .functor NAND 1, L_0x5f5acedd1130, L_0x5f5acedd1130, C4<1>, C4<1>;
v0x5f5aceab5830_0 .net "in_a", 0 0, L_0x5f5acedd1130;  alias, 1 drivers
v0x5f5aceab5920_0 .net "in_b", 0 0, L_0x5f5acedd1130;  alias, 1 drivers
v0x5f5aceab5a10_0 .net "out", 0 0, L_0x5f5acedd11e0;  alias, 1 drivers
S_0x5f5aceab60d0 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5aceab2180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceab6800_0 .net "in_a", 0 0, L_0x5f5acedd0ba0;  alias, 1 drivers
v0x5f5aceab68a0_0 .net "out", 0 0, L_0x5f5acedd0c50;  alias, 1 drivers
S_0x5f5aceab62a0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceab60d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd0c50 .functor NAND 1, L_0x5f5acedd0ba0, L_0x5f5acedd0ba0, C4<1>, C4<1>;
v0x5f5aceab6510_0 .net "in_a", 0 0, L_0x5f5acedd0ba0;  alias, 1 drivers
v0x5f5aceab65d0_0 .net "in_b", 0 0, L_0x5f5acedd0ba0;  alias, 1 drivers
v0x5f5aceab6720_0 .net "out", 0 0, L_0x5f5acedd0c50;  alias, 1 drivers
S_0x5f5aceab69a0 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5aceab2180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceab7170_0 .net "in_a", 0 0, L_0x5f5acedd0ec0;  alias, 1 drivers
v0x5f5aceab7210_0 .net "out", 0 0, L_0x5f5acedd0f70;  alias, 1 drivers
S_0x5f5aceab6c10 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceab69a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd0f70 .functor NAND 1, L_0x5f5acedd0ec0, L_0x5f5acedd0ec0, C4<1>, C4<1>;
v0x5f5aceab6e80_0 .net "in_a", 0 0, L_0x5f5acedd0ec0;  alias, 1 drivers
v0x5f5aceab6f40_0 .net "in_b", 0 0, L_0x5f5acedd0ec0;  alias, 1 drivers
v0x5f5aceab7090_0 .net "out", 0 0, L_0x5f5acedd0f70;  alias, 1 drivers
S_0x5f5aceab7310 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5aceab2180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceab7ab0_0 .net "in_a", 0 0, L_0x5f5acedd11e0;  alias, 1 drivers
v0x5f5aceab7b50_0 .net "out", 0 0, L_0x5f5acedd1290;  alias, 1 drivers
S_0x5f5aceab7530 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceab7310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd1290 .functor NAND 1, L_0x5f5acedd11e0, L_0x5f5acedd11e0, C4<1>, C4<1>;
v0x5f5aceab77a0_0 .net "in_a", 0 0, L_0x5f5acedd11e0;  alias, 1 drivers
v0x5f5aceab7860_0 .net "in_b", 0 0, L_0x5f5acedd11e0;  alias, 1 drivers
v0x5f5aceab79b0_0 .net "out", 0 0, L_0x5f5acedd1290;  alias, 1 drivers
S_0x5f5aceab8af0 .scope module, "mux_gate3" "Mux" 4 10, 5 3 0, S_0x5f5acea61090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5aceae1e50_0 .net "in_a", 0 0, L_0x5f5acedd22a0;  1 drivers
v0x5f5aceae1ef0_0 .net "in_b", 0 0, L_0x5f5acedd2340;  1 drivers
v0x5f5aceae2000_0 .net "out", 0 0, L_0x5f5acedd20e0;  1 drivers
v0x5f5aceae20a0_0 .net "sel", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceae2140_0 .net "sel_out", 0 0, L_0x5f5acedd15d0;  1 drivers
v0x5f5aceae22c0_0 .net "temp_a_out", 0 0, L_0x5f5acedd1730;  1 drivers
v0x5f5aceae2470_0 .net "temp_b_out", 0 0, L_0x5f5acedd1890;  1 drivers
S_0x5f5aceab8cf0 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5aceab8af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceab9d50_0 .net "in_a", 0 0, L_0x5f5acedd22a0;  alias, 1 drivers
v0x5f5aceab9e20_0 .net "in_b", 0 0, L_0x5f5acedd15d0;  alias, 1 drivers
v0x5f5aceab9ef0_0 .net "out", 0 0, L_0x5f5acedd1730;  alias, 1 drivers
v0x5f5aceaba010_0 .net "temp_out", 0 0, L_0x5f5acedd1680;  1 drivers
S_0x5f5aceab8f60 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceab8cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd1680 .functor NAND 1, L_0x5f5acedd22a0, L_0x5f5acedd15d0, C4<1>, C4<1>;
v0x5f5aceab91d0_0 .net "in_a", 0 0, L_0x5f5acedd22a0;  alias, 1 drivers
v0x5f5aceab92b0_0 .net "in_b", 0 0, L_0x5f5acedd15d0;  alias, 1 drivers
v0x5f5aceab9370_0 .net "out", 0 0, L_0x5f5acedd1680;  alias, 1 drivers
S_0x5f5aceab9490 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceab8cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceab9bd0_0 .net "in_a", 0 0, L_0x5f5acedd1680;  alias, 1 drivers
v0x5f5aceab9c70_0 .net "out", 0 0, L_0x5f5acedd1730;  alias, 1 drivers
S_0x5f5aceab96b0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceab9490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd1730 .functor NAND 1, L_0x5f5acedd1680, L_0x5f5acedd1680, C4<1>, C4<1>;
v0x5f5aceab9920_0 .net "in_a", 0 0, L_0x5f5acedd1680;  alias, 1 drivers
v0x5f5aceab99e0_0 .net "in_b", 0 0, L_0x5f5acedd1680;  alias, 1 drivers
v0x5f5aceab9ad0_0 .net "out", 0 0, L_0x5f5acedd1730;  alias, 1 drivers
S_0x5f5aceaba0d0 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5aceab8af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceabb0e0_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceabb180_0 .net "in_b", 0 0, L_0x5f5acedd2340;  alias, 1 drivers
v0x5f5aceabb270_0 .net "out", 0 0, L_0x5f5acedd1890;  alias, 1 drivers
v0x5f5aceabb390_0 .net "temp_out", 0 0, L_0x5f5acedd17e0;  1 drivers
S_0x5f5aceaba2b0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceaba0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd17e0 .functor NAND 1, L_0x5f5aceddd4f0, L_0x5f5acedd2340, C4<1>, C4<1>;
v0x5f5aceaba520_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceaba5e0_0 .net "in_b", 0 0, L_0x5f5acedd2340;  alias, 1 drivers
v0x5f5aceaba6a0_0 .net "out", 0 0, L_0x5f5acedd17e0;  alias, 1 drivers
S_0x5f5aceaba7c0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceaba0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceabaf30_0 .net "in_a", 0 0, L_0x5f5acedd17e0;  alias, 1 drivers
v0x5f5aceabafd0_0 .net "out", 0 0, L_0x5f5acedd1890;  alias, 1 drivers
S_0x5f5aceaba9e0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceaba7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd1890 .functor NAND 1, L_0x5f5acedd17e0, L_0x5f5acedd17e0, C4<1>, C4<1>;
v0x5f5aceabac50_0 .net "in_a", 0 0, L_0x5f5acedd17e0;  alias, 1 drivers
v0x5f5aceabad40_0 .net "in_b", 0 0, L_0x5f5acedd17e0;  alias, 1 drivers
v0x5f5aceabae30_0 .net "out", 0 0, L_0x5f5acedd1890;  alias, 1 drivers
S_0x5f5aceabb450 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5aceab8af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceabbb50_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceabbbf0_0 .net "out", 0 0, L_0x5f5acedd15d0;  alias, 1 drivers
S_0x5f5aceabb620 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceabb450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd15d0 .functor NAND 1, L_0x5f5aceddd4f0, L_0x5f5aceddd4f0, C4<1>, C4<1>;
v0x5f5aceabb870_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceabb930_0 .net "in_b", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceabb9f0_0 .net "out", 0 0, L_0x5f5acedd15d0;  alias, 1 drivers
S_0x5f5aceabbcf0 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5aceab8af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceae17a0_0 .net "branch1_out", 0 0, L_0x5f5acedd1aa0;  1 drivers
v0x5f5aceae18d0_0 .net "branch2_out", 0 0, L_0x5f5acedd1dc0;  1 drivers
v0x5f5aceae1a20_0 .net "in_a", 0 0, L_0x5f5acedd1730;  alias, 1 drivers
v0x5f5aceae1af0_0 .net "in_b", 0 0, L_0x5f5acedd1890;  alias, 1 drivers
v0x5f5aceae1b90_0 .net "out", 0 0, L_0x5f5acedd20e0;  alias, 1 drivers
v0x5f5aceae1c30_0 .net "temp1_out", 0 0, L_0x5f5acedd19f0;  1 drivers
v0x5f5aceae1cd0_0 .net "temp2_out", 0 0, L_0x5f5acedd1d10;  1 drivers
v0x5f5aceae1d70_0 .net "temp3_out", 0 0, L_0x5f5acedd2030;  1 drivers
S_0x5f5aceabbf20 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5aceabbcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceabcfe0_0 .net "in_a", 0 0, L_0x5f5acedd1730;  alias, 1 drivers
v0x5f5aceabd080_0 .net "in_b", 0 0, L_0x5f5acedd1730;  alias, 1 drivers
v0x5f5aceabd140_0 .net "out", 0 0, L_0x5f5acedd19f0;  alias, 1 drivers
v0x5f5aceabd260_0 .net "temp_out", 0 0, L_0x5f5acedd1940;  1 drivers
S_0x5f5aceabc190 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceabbf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd1940 .functor NAND 1, L_0x5f5acedd1730, L_0x5f5acedd1730, C4<1>, C4<1>;
v0x5f5aceabc400_0 .net "in_a", 0 0, L_0x5f5acedd1730;  alias, 1 drivers
v0x5f5aceabc4c0_0 .net "in_b", 0 0, L_0x5f5acedd1730;  alias, 1 drivers
v0x5f5aceabc610_0 .net "out", 0 0, L_0x5f5acedd1940;  alias, 1 drivers
S_0x5f5aceabc710 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceabbf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceabce30_0 .net "in_a", 0 0, L_0x5f5acedd1940;  alias, 1 drivers
v0x5f5aceabced0_0 .net "out", 0 0, L_0x5f5acedd19f0;  alias, 1 drivers
S_0x5f5aceabc8e0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceabc710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd19f0 .functor NAND 1, L_0x5f5acedd1940, L_0x5f5acedd1940, C4<1>, C4<1>;
v0x5f5aceabcb50_0 .net "in_a", 0 0, L_0x5f5acedd1940;  alias, 1 drivers
v0x5f5aceabcc40_0 .net "in_b", 0 0, L_0x5f5acedd1940;  alias, 1 drivers
v0x5f5aceabcd30_0 .net "out", 0 0, L_0x5f5acedd19f0;  alias, 1 drivers
S_0x5f5aceabd3d0 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5aceabbcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceabe400_0 .net "in_a", 0 0, L_0x5f5acedd1890;  alias, 1 drivers
v0x5f5aceabe4a0_0 .net "in_b", 0 0, L_0x5f5acedd1890;  alias, 1 drivers
v0x5f5aceabe560_0 .net "out", 0 0, L_0x5f5acedd1d10;  alias, 1 drivers
v0x5f5aceabe680_0 .net "temp_out", 0 0, L_0x5f5acedd1c60;  1 drivers
S_0x5f5aceabd5b0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceabd3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd1c60 .functor NAND 1, L_0x5f5acedd1890, L_0x5f5acedd1890, C4<1>, C4<1>;
v0x5f5aceabd820_0 .net "in_a", 0 0, L_0x5f5acedd1890;  alias, 1 drivers
v0x5f5aceabd8e0_0 .net "in_b", 0 0, L_0x5f5acedd1890;  alias, 1 drivers
v0x5f5aceabda30_0 .net "out", 0 0, L_0x5f5acedd1c60;  alias, 1 drivers
S_0x5f5aceabdb30 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceabd3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceabe250_0 .net "in_a", 0 0, L_0x5f5acedd1c60;  alias, 1 drivers
v0x5f5aceabe2f0_0 .net "out", 0 0, L_0x5f5acedd1d10;  alias, 1 drivers
S_0x5f5aceabdd00 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceabdb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd1d10 .functor NAND 1, L_0x5f5acedd1c60, L_0x5f5acedd1c60, C4<1>, C4<1>;
v0x5f5aceabdf70_0 .net "in_a", 0 0, L_0x5f5acedd1c60;  alias, 1 drivers
v0x5f5aceabe060_0 .net "in_b", 0 0, L_0x5f5acedd1c60;  alias, 1 drivers
v0x5f5aceabe150_0 .net "out", 0 0, L_0x5f5acedd1d10;  alias, 1 drivers
S_0x5f5aceade7f0 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5aceabbcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceadf830_0 .net "in_a", 0 0, L_0x5f5acedd1aa0;  alias, 1 drivers
v0x5f5aceadf900_0 .net "in_b", 0 0, L_0x5f5acedd1dc0;  alias, 1 drivers
v0x5f5aceadf9d0_0 .net "out", 0 0, L_0x5f5acedd2030;  alias, 1 drivers
v0x5f5aceadfaf0_0 .net "temp_out", 0 0, L_0x5f5acedd1f80;  1 drivers
S_0x5f5aceade9d0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceade7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd1f80 .functor NAND 1, L_0x5f5acedd1aa0, L_0x5f5acedd1dc0, C4<1>, C4<1>;
v0x5f5aceadec20_0 .net "in_a", 0 0, L_0x5f5acedd1aa0;  alias, 1 drivers
v0x5f5aceaded00_0 .net "in_b", 0 0, L_0x5f5acedd1dc0;  alias, 1 drivers
v0x5f5aceadedc0_0 .net "out", 0 0, L_0x5f5acedd1f80;  alias, 1 drivers
S_0x5f5aceadef10 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceade7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceadf680_0 .net "in_a", 0 0, L_0x5f5acedd1f80;  alias, 1 drivers
v0x5f5aceadf720_0 .net "out", 0 0, L_0x5f5acedd2030;  alias, 1 drivers
S_0x5f5aceadf130 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceadef10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd2030 .functor NAND 1, L_0x5f5acedd1f80, L_0x5f5acedd1f80, C4<1>, C4<1>;
v0x5f5aceadf3a0_0 .net "in_a", 0 0, L_0x5f5acedd1f80;  alias, 1 drivers
v0x5f5aceadf490_0 .net "in_b", 0 0, L_0x5f5acedd1f80;  alias, 1 drivers
v0x5f5aceadf580_0 .net "out", 0 0, L_0x5f5acedd2030;  alias, 1 drivers
S_0x5f5aceadfc40 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5aceabbcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceae0370_0 .net "in_a", 0 0, L_0x5f5acedd19f0;  alias, 1 drivers
v0x5f5aceae0410_0 .net "out", 0 0, L_0x5f5acedd1aa0;  alias, 1 drivers
S_0x5f5aceadfe10 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceadfc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd1aa0 .functor NAND 1, L_0x5f5acedd19f0, L_0x5f5acedd19f0, C4<1>, C4<1>;
v0x5f5aceae0080_0 .net "in_a", 0 0, L_0x5f5acedd19f0;  alias, 1 drivers
v0x5f5aceae0140_0 .net "in_b", 0 0, L_0x5f5acedd19f0;  alias, 1 drivers
v0x5f5aceae0290_0 .net "out", 0 0, L_0x5f5acedd1aa0;  alias, 1 drivers
S_0x5f5aceae0510 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5aceabbcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceae0ce0_0 .net "in_a", 0 0, L_0x5f5acedd1d10;  alias, 1 drivers
v0x5f5aceae0d80_0 .net "out", 0 0, L_0x5f5acedd1dc0;  alias, 1 drivers
S_0x5f5aceae0780 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceae0510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd1dc0 .functor NAND 1, L_0x5f5acedd1d10, L_0x5f5acedd1d10, C4<1>, C4<1>;
v0x5f5aceae09f0_0 .net "in_a", 0 0, L_0x5f5acedd1d10;  alias, 1 drivers
v0x5f5aceae0ab0_0 .net "in_b", 0 0, L_0x5f5acedd1d10;  alias, 1 drivers
v0x5f5aceae0c00_0 .net "out", 0 0, L_0x5f5acedd1dc0;  alias, 1 drivers
S_0x5f5aceae0e80 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5aceabbcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceae1620_0 .net "in_a", 0 0, L_0x5f5acedd2030;  alias, 1 drivers
v0x5f5aceae16c0_0 .net "out", 0 0, L_0x5f5acedd20e0;  alias, 1 drivers
S_0x5f5aceae10a0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceae0e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd20e0 .functor NAND 1, L_0x5f5acedd2030, L_0x5f5acedd2030, C4<1>, C4<1>;
v0x5f5aceae1310_0 .net "in_a", 0 0, L_0x5f5acedd2030;  alias, 1 drivers
v0x5f5aceae13d0_0 .net "in_b", 0 0, L_0x5f5acedd2030;  alias, 1 drivers
v0x5f5aceae1520_0 .net "out", 0 0, L_0x5f5acedd20e0;  alias, 1 drivers
S_0x5f5aceae2660 .scope module, "mux_gate4" "Mux" 4 11, 5 3 0, S_0x5f5acea61090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5aceaec1d0_0 .net "in_a", 0 0, L_0x5f5acedd30b0;  1 drivers
v0x5f5aceaec270_0 .net "in_b", 0 0, L_0x5f5acedd3260;  1 drivers
v0x5f5aceaec380_0 .net "out", 0 0, L_0x5f5acedd2ef0;  1 drivers
v0x5f5aceaec420_0 .net "sel", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceaec4c0_0 .net "sel_out", 0 0, L_0x5f5acedd23e0;  1 drivers
v0x5f5aceaec640_0 .net "temp_a_out", 0 0, L_0x5f5acedd2540;  1 drivers
v0x5f5aceaec7f0_0 .net "temp_b_out", 0 0, L_0x5f5acedd26a0;  1 drivers
S_0x5f5aceae2860 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5aceae2660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceae38c0_0 .net "in_a", 0 0, L_0x5f5acedd30b0;  alias, 1 drivers
v0x5f5aceae3990_0 .net "in_b", 0 0, L_0x5f5acedd23e0;  alias, 1 drivers
v0x5f5aceae3a60_0 .net "out", 0 0, L_0x5f5acedd2540;  alias, 1 drivers
v0x5f5aceae3b80_0 .net "temp_out", 0 0, L_0x5f5acedd2490;  1 drivers
S_0x5f5aceae2ad0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceae2860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd2490 .functor NAND 1, L_0x5f5acedd30b0, L_0x5f5acedd23e0, C4<1>, C4<1>;
v0x5f5aceae2d40_0 .net "in_a", 0 0, L_0x5f5acedd30b0;  alias, 1 drivers
v0x5f5aceae2e20_0 .net "in_b", 0 0, L_0x5f5acedd23e0;  alias, 1 drivers
v0x5f5aceae2ee0_0 .net "out", 0 0, L_0x5f5acedd2490;  alias, 1 drivers
S_0x5f5aceae3000 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceae2860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceae3740_0 .net "in_a", 0 0, L_0x5f5acedd2490;  alias, 1 drivers
v0x5f5aceae37e0_0 .net "out", 0 0, L_0x5f5acedd2540;  alias, 1 drivers
S_0x5f5aceae3220 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceae3000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd2540 .functor NAND 1, L_0x5f5acedd2490, L_0x5f5acedd2490, C4<1>, C4<1>;
v0x5f5aceae3490_0 .net "in_a", 0 0, L_0x5f5acedd2490;  alias, 1 drivers
v0x5f5aceae3550_0 .net "in_b", 0 0, L_0x5f5acedd2490;  alias, 1 drivers
v0x5f5aceae3640_0 .net "out", 0 0, L_0x5f5acedd2540;  alias, 1 drivers
S_0x5f5aceae3c40 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5aceae2660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceae4c50_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceae4cf0_0 .net "in_b", 0 0, L_0x5f5acedd3260;  alias, 1 drivers
v0x5f5aceae4de0_0 .net "out", 0 0, L_0x5f5acedd26a0;  alias, 1 drivers
v0x5f5aceae4f00_0 .net "temp_out", 0 0, L_0x5f5acedd25f0;  1 drivers
S_0x5f5aceae3e20 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceae3c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd25f0 .functor NAND 1, L_0x5f5aceddd4f0, L_0x5f5acedd3260, C4<1>, C4<1>;
v0x5f5aceae4090_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceae4150_0 .net "in_b", 0 0, L_0x5f5acedd3260;  alias, 1 drivers
v0x5f5aceae4210_0 .net "out", 0 0, L_0x5f5acedd25f0;  alias, 1 drivers
S_0x5f5aceae4330 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceae3c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceae4aa0_0 .net "in_a", 0 0, L_0x5f5acedd25f0;  alias, 1 drivers
v0x5f5aceae4b40_0 .net "out", 0 0, L_0x5f5acedd26a0;  alias, 1 drivers
S_0x5f5aceae4550 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceae4330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd26a0 .functor NAND 1, L_0x5f5acedd25f0, L_0x5f5acedd25f0, C4<1>, C4<1>;
v0x5f5aceae47c0_0 .net "in_a", 0 0, L_0x5f5acedd25f0;  alias, 1 drivers
v0x5f5aceae48b0_0 .net "in_b", 0 0, L_0x5f5acedd25f0;  alias, 1 drivers
v0x5f5aceae49a0_0 .net "out", 0 0, L_0x5f5acedd26a0;  alias, 1 drivers
S_0x5f5aceae4fc0 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5aceae2660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceae56c0_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceae5f70_0 .net "out", 0 0, L_0x5f5acedd23e0;  alias, 1 drivers
S_0x5f5aceae5190 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceae4fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd23e0 .functor NAND 1, L_0x5f5aceddd4f0, L_0x5f5aceddd4f0, C4<1>, C4<1>;
v0x5f5aceae53e0_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceae54a0_0 .net "in_b", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceae5560_0 .net "out", 0 0, L_0x5f5acedd23e0;  alias, 1 drivers
S_0x5f5aceae6070 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5aceae2660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceaebb20_0 .net "branch1_out", 0 0, L_0x5f5acedd28b0;  1 drivers
v0x5f5aceaebc50_0 .net "branch2_out", 0 0, L_0x5f5acedd2bd0;  1 drivers
v0x5f5aceaebda0_0 .net "in_a", 0 0, L_0x5f5acedd2540;  alias, 1 drivers
v0x5f5aceaebe70_0 .net "in_b", 0 0, L_0x5f5acedd26a0;  alias, 1 drivers
v0x5f5aceaebf10_0 .net "out", 0 0, L_0x5f5acedd2ef0;  alias, 1 drivers
v0x5f5aceaebfb0_0 .net "temp1_out", 0 0, L_0x5f5acedd2800;  1 drivers
v0x5f5aceaec050_0 .net "temp2_out", 0 0, L_0x5f5acedd2b20;  1 drivers
v0x5f5aceaec0f0_0 .net "temp3_out", 0 0, L_0x5f5acedd2e40;  1 drivers
S_0x5f5aceae62a0 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5aceae6070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceae7360_0 .net "in_a", 0 0, L_0x5f5acedd2540;  alias, 1 drivers
v0x5f5aceae7400_0 .net "in_b", 0 0, L_0x5f5acedd2540;  alias, 1 drivers
v0x5f5aceae74c0_0 .net "out", 0 0, L_0x5f5acedd2800;  alias, 1 drivers
v0x5f5aceae75e0_0 .net "temp_out", 0 0, L_0x5f5acedd2750;  1 drivers
S_0x5f5aceae6510 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceae62a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd2750 .functor NAND 1, L_0x5f5acedd2540, L_0x5f5acedd2540, C4<1>, C4<1>;
v0x5f5aceae6780_0 .net "in_a", 0 0, L_0x5f5acedd2540;  alias, 1 drivers
v0x5f5aceae6840_0 .net "in_b", 0 0, L_0x5f5acedd2540;  alias, 1 drivers
v0x5f5aceae6990_0 .net "out", 0 0, L_0x5f5acedd2750;  alias, 1 drivers
S_0x5f5aceae6a90 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceae62a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceae71b0_0 .net "in_a", 0 0, L_0x5f5acedd2750;  alias, 1 drivers
v0x5f5aceae7250_0 .net "out", 0 0, L_0x5f5acedd2800;  alias, 1 drivers
S_0x5f5aceae6c60 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceae6a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd2800 .functor NAND 1, L_0x5f5acedd2750, L_0x5f5acedd2750, C4<1>, C4<1>;
v0x5f5aceae6ed0_0 .net "in_a", 0 0, L_0x5f5acedd2750;  alias, 1 drivers
v0x5f5aceae6fc0_0 .net "in_b", 0 0, L_0x5f5acedd2750;  alias, 1 drivers
v0x5f5aceae70b0_0 .net "out", 0 0, L_0x5f5acedd2800;  alias, 1 drivers
S_0x5f5aceae7750 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5aceae6070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceae8780_0 .net "in_a", 0 0, L_0x5f5acedd26a0;  alias, 1 drivers
v0x5f5aceae8820_0 .net "in_b", 0 0, L_0x5f5acedd26a0;  alias, 1 drivers
v0x5f5aceae88e0_0 .net "out", 0 0, L_0x5f5acedd2b20;  alias, 1 drivers
v0x5f5aceae8a00_0 .net "temp_out", 0 0, L_0x5f5acedd2a70;  1 drivers
S_0x5f5aceae7930 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceae7750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd2a70 .functor NAND 1, L_0x5f5acedd26a0, L_0x5f5acedd26a0, C4<1>, C4<1>;
v0x5f5aceae7ba0_0 .net "in_a", 0 0, L_0x5f5acedd26a0;  alias, 1 drivers
v0x5f5aceae7c60_0 .net "in_b", 0 0, L_0x5f5acedd26a0;  alias, 1 drivers
v0x5f5aceae7db0_0 .net "out", 0 0, L_0x5f5acedd2a70;  alias, 1 drivers
S_0x5f5aceae7eb0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceae7750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceae85d0_0 .net "in_a", 0 0, L_0x5f5acedd2a70;  alias, 1 drivers
v0x5f5aceae8670_0 .net "out", 0 0, L_0x5f5acedd2b20;  alias, 1 drivers
S_0x5f5aceae8080 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceae7eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd2b20 .functor NAND 1, L_0x5f5acedd2a70, L_0x5f5acedd2a70, C4<1>, C4<1>;
v0x5f5aceae82f0_0 .net "in_a", 0 0, L_0x5f5acedd2a70;  alias, 1 drivers
v0x5f5aceae83e0_0 .net "in_b", 0 0, L_0x5f5acedd2a70;  alias, 1 drivers
v0x5f5aceae84d0_0 .net "out", 0 0, L_0x5f5acedd2b20;  alias, 1 drivers
S_0x5f5aceae8b70 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5aceae6070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceae9bb0_0 .net "in_a", 0 0, L_0x5f5acedd28b0;  alias, 1 drivers
v0x5f5aceae9c80_0 .net "in_b", 0 0, L_0x5f5acedd2bd0;  alias, 1 drivers
v0x5f5aceae9d50_0 .net "out", 0 0, L_0x5f5acedd2e40;  alias, 1 drivers
v0x5f5aceae9e70_0 .net "temp_out", 0 0, L_0x5f5acedd2d90;  1 drivers
S_0x5f5aceae8d50 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceae8b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd2d90 .functor NAND 1, L_0x5f5acedd28b0, L_0x5f5acedd2bd0, C4<1>, C4<1>;
v0x5f5aceae8fa0_0 .net "in_a", 0 0, L_0x5f5acedd28b0;  alias, 1 drivers
v0x5f5aceae9080_0 .net "in_b", 0 0, L_0x5f5acedd2bd0;  alias, 1 drivers
v0x5f5aceae9140_0 .net "out", 0 0, L_0x5f5acedd2d90;  alias, 1 drivers
S_0x5f5aceae9290 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceae8b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceae9a00_0 .net "in_a", 0 0, L_0x5f5acedd2d90;  alias, 1 drivers
v0x5f5aceae9aa0_0 .net "out", 0 0, L_0x5f5acedd2e40;  alias, 1 drivers
S_0x5f5aceae94b0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceae9290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd2e40 .functor NAND 1, L_0x5f5acedd2d90, L_0x5f5acedd2d90, C4<1>, C4<1>;
v0x5f5aceae9720_0 .net "in_a", 0 0, L_0x5f5acedd2d90;  alias, 1 drivers
v0x5f5aceae9810_0 .net "in_b", 0 0, L_0x5f5acedd2d90;  alias, 1 drivers
v0x5f5aceae9900_0 .net "out", 0 0, L_0x5f5acedd2e40;  alias, 1 drivers
S_0x5f5aceae9fc0 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5aceae6070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceaea6f0_0 .net "in_a", 0 0, L_0x5f5acedd2800;  alias, 1 drivers
v0x5f5aceaea790_0 .net "out", 0 0, L_0x5f5acedd28b0;  alias, 1 drivers
S_0x5f5aceaea190 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceae9fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd28b0 .functor NAND 1, L_0x5f5acedd2800, L_0x5f5acedd2800, C4<1>, C4<1>;
v0x5f5aceaea400_0 .net "in_a", 0 0, L_0x5f5acedd2800;  alias, 1 drivers
v0x5f5aceaea4c0_0 .net "in_b", 0 0, L_0x5f5acedd2800;  alias, 1 drivers
v0x5f5aceaea610_0 .net "out", 0 0, L_0x5f5acedd28b0;  alias, 1 drivers
S_0x5f5aceaea890 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5aceae6070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceaeb060_0 .net "in_a", 0 0, L_0x5f5acedd2b20;  alias, 1 drivers
v0x5f5aceaeb100_0 .net "out", 0 0, L_0x5f5acedd2bd0;  alias, 1 drivers
S_0x5f5aceaeab00 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceaea890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd2bd0 .functor NAND 1, L_0x5f5acedd2b20, L_0x5f5acedd2b20, C4<1>, C4<1>;
v0x5f5aceaead70_0 .net "in_a", 0 0, L_0x5f5acedd2b20;  alias, 1 drivers
v0x5f5aceaeae30_0 .net "in_b", 0 0, L_0x5f5acedd2b20;  alias, 1 drivers
v0x5f5aceaeaf80_0 .net "out", 0 0, L_0x5f5acedd2bd0;  alias, 1 drivers
S_0x5f5aceaeb200 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5aceae6070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceaeb9a0_0 .net "in_a", 0 0, L_0x5f5acedd2e40;  alias, 1 drivers
v0x5f5aceaeba40_0 .net "out", 0 0, L_0x5f5acedd2ef0;  alias, 1 drivers
S_0x5f5aceaeb420 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceaeb200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd2ef0 .functor NAND 1, L_0x5f5acedd2e40, L_0x5f5acedd2e40, C4<1>, C4<1>;
v0x5f5aceaeb690_0 .net "in_a", 0 0, L_0x5f5acedd2e40;  alias, 1 drivers
v0x5f5aceaeb750_0 .net "in_b", 0 0, L_0x5f5acedd2e40;  alias, 1 drivers
v0x5f5aceaeb8a0_0 .net "out", 0 0, L_0x5f5acedd2ef0;  alias, 1 drivers
S_0x5f5aceaec9e0 .scope module, "mux_gate5" "Mux" 4 12, 5 3 0, S_0x5f5acea61090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5aceaf5d40_0 .net "in_a", 0 0, L_0x5f5acedd4140;  1 drivers
v0x5f5aceaf5de0_0 .net "in_b", 0 0, L_0x5f5acedd41e0;  1 drivers
v0x5f5aceaf5ef0_0 .net "out", 0 0, L_0x5f5acedd3f80;  1 drivers
v0x5f5aceaf5f90_0 .net "sel", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceaf6030_0 .net "sel_out", 0 0, L_0x5f5acedd3470;  1 drivers
v0x5f5aceaf61b0_0 .net "temp_a_out", 0 0, L_0x5f5acedd35d0;  1 drivers
v0x5f5aceaf6360_0 .net "temp_b_out", 0 0, L_0x5f5acedd3730;  1 drivers
S_0x5f5aceaecbe0 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5aceaec9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceaedc40_0 .net "in_a", 0 0, L_0x5f5acedd4140;  alias, 1 drivers
v0x5f5aceaedd10_0 .net "in_b", 0 0, L_0x5f5acedd3470;  alias, 1 drivers
v0x5f5aceaedde0_0 .net "out", 0 0, L_0x5f5acedd35d0;  alias, 1 drivers
v0x5f5aceaedf00_0 .net "temp_out", 0 0, L_0x5f5acedd3520;  1 drivers
S_0x5f5aceaece50 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceaecbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd3520 .functor NAND 1, L_0x5f5acedd4140, L_0x5f5acedd3470, C4<1>, C4<1>;
v0x5f5aceaed0c0_0 .net "in_a", 0 0, L_0x5f5acedd4140;  alias, 1 drivers
v0x5f5aceaed1a0_0 .net "in_b", 0 0, L_0x5f5acedd3470;  alias, 1 drivers
v0x5f5aceaed260_0 .net "out", 0 0, L_0x5f5acedd3520;  alias, 1 drivers
S_0x5f5aceaed380 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceaecbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceaedac0_0 .net "in_a", 0 0, L_0x5f5acedd3520;  alias, 1 drivers
v0x5f5aceaedb60_0 .net "out", 0 0, L_0x5f5acedd35d0;  alias, 1 drivers
S_0x5f5aceaed5a0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceaed380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd35d0 .functor NAND 1, L_0x5f5acedd3520, L_0x5f5acedd3520, C4<1>, C4<1>;
v0x5f5aceaed810_0 .net "in_a", 0 0, L_0x5f5acedd3520;  alias, 1 drivers
v0x5f5aceaed8d0_0 .net "in_b", 0 0, L_0x5f5acedd3520;  alias, 1 drivers
v0x5f5aceaed9c0_0 .net "out", 0 0, L_0x5f5acedd35d0;  alias, 1 drivers
S_0x5f5aceaedfc0 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5aceaec9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceaeefd0_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceaef070_0 .net "in_b", 0 0, L_0x5f5acedd41e0;  alias, 1 drivers
v0x5f5aceaef160_0 .net "out", 0 0, L_0x5f5acedd3730;  alias, 1 drivers
v0x5f5aceaef280_0 .net "temp_out", 0 0, L_0x5f5acedd3680;  1 drivers
S_0x5f5aceaee1a0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceaedfc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd3680 .functor NAND 1, L_0x5f5aceddd4f0, L_0x5f5acedd41e0, C4<1>, C4<1>;
v0x5f5aceaee410_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceaee4d0_0 .net "in_b", 0 0, L_0x5f5acedd41e0;  alias, 1 drivers
v0x5f5aceaee590_0 .net "out", 0 0, L_0x5f5acedd3680;  alias, 1 drivers
S_0x5f5aceaee6b0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceaedfc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceaeee20_0 .net "in_a", 0 0, L_0x5f5acedd3680;  alias, 1 drivers
v0x5f5aceaeeec0_0 .net "out", 0 0, L_0x5f5acedd3730;  alias, 1 drivers
S_0x5f5aceaee8d0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceaee6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd3730 .functor NAND 1, L_0x5f5acedd3680, L_0x5f5acedd3680, C4<1>, C4<1>;
v0x5f5aceaeeb40_0 .net "in_a", 0 0, L_0x5f5acedd3680;  alias, 1 drivers
v0x5f5aceaeec30_0 .net "in_b", 0 0, L_0x5f5acedd3680;  alias, 1 drivers
v0x5f5aceaeed20_0 .net "out", 0 0, L_0x5f5acedd3730;  alias, 1 drivers
S_0x5f5aceaef340 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5aceaec9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceaefa40_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceaefae0_0 .net "out", 0 0, L_0x5f5acedd3470;  alias, 1 drivers
S_0x5f5aceaef510 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceaef340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd3470 .functor NAND 1, L_0x5f5aceddd4f0, L_0x5f5aceddd4f0, C4<1>, C4<1>;
v0x5f5aceaef760_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceaef820_0 .net "in_b", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceaef8e0_0 .net "out", 0 0, L_0x5f5acedd3470;  alias, 1 drivers
S_0x5f5aceaefbe0 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5aceaec9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceaf5690_0 .net "branch1_out", 0 0, L_0x5f5acedd3940;  1 drivers
v0x5f5aceaf57c0_0 .net "branch2_out", 0 0, L_0x5f5acedd3c60;  1 drivers
v0x5f5aceaf5910_0 .net "in_a", 0 0, L_0x5f5acedd35d0;  alias, 1 drivers
v0x5f5aceaf59e0_0 .net "in_b", 0 0, L_0x5f5acedd3730;  alias, 1 drivers
v0x5f5aceaf5a80_0 .net "out", 0 0, L_0x5f5acedd3f80;  alias, 1 drivers
v0x5f5aceaf5b20_0 .net "temp1_out", 0 0, L_0x5f5acedd3890;  1 drivers
v0x5f5aceaf5bc0_0 .net "temp2_out", 0 0, L_0x5f5acedd3bb0;  1 drivers
v0x5f5aceaf5c60_0 .net "temp3_out", 0 0, L_0x5f5acedd3ed0;  1 drivers
S_0x5f5aceaefe10 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5aceaefbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceaf0ed0_0 .net "in_a", 0 0, L_0x5f5acedd35d0;  alias, 1 drivers
v0x5f5aceaf0f70_0 .net "in_b", 0 0, L_0x5f5acedd35d0;  alias, 1 drivers
v0x5f5aceaf1030_0 .net "out", 0 0, L_0x5f5acedd3890;  alias, 1 drivers
v0x5f5aceaf1150_0 .net "temp_out", 0 0, L_0x5f5acedd37e0;  1 drivers
S_0x5f5aceaf0080 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceaefe10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd37e0 .functor NAND 1, L_0x5f5acedd35d0, L_0x5f5acedd35d0, C4<1>, C4<1>;
v0x5f5aceaf02f0_0 .net "in_a", 0 0, L_0x5f5acedd35d0;  alias, 1 drivers
v0x5f5aceaf03b0_0 .net "in_b", 0 0, L_0x5f5acedd35d0;  alias, 1 drivers
v0x5f5aceaf0500_0 .net "out", 0 0, L_0x5f5acedd37e0;  alias, 1 drivers
S_0x5f5aceaf0600 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceaefe10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceaf0d20_0 .net "in_a", 0 0, L_0x5f5acedd37e0;  alias, 1 drivers
v0x5f5aceaf0dc0_0 .net "out", 0 0, L_0x5f5acedd3890;  alias, 1 drivers
S_0x5f5aceaf07d0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceaf0600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd3890 .functor NAND 1, L_0x5f5acedd37e0, L_0x5f5acedd37e0, C4<1>, C4<1>;
v0x5f5aceaf0a40_0 .net "in_a", 0 0, L_0x5f5acedd37e0;  alias, 1 drivers
v0x5f5aceaf0b30_0 .net "in_b", 0 0, L_0x5f5acedd37e0;  alias, 1 drivers
v0x5f5aceaf0c20_0 .net "out", 0 0, L_0x5f5acedd3890;  alias, 1 drivers
S_0x5f5aceaf12c0 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5aceaefbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceaf22f0_0 .net "in_a", 0 0, L_0x5f5acedd3730;  alias, 1 drivers
v0x5f5aceaf2390_0 .net "in_b", 0 0, L_0x5f5acedd3730;  alias, 1 drivers
v0x5f5aceaf2450_0 .net "out", 0 0, L_0x5f5acedd3bb0;  alias, 1 drivers
v0x5f5aceaf2570_0 .net "temp_out", 0 0, L_0x5f5acedd3b00;  1 drivers
S_0x5f5aceaf14a0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceaf12c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd3b00 .functor NAND 1, L_0x5f5acedd3730, L_0x5f5acedd3730, C4<1>, C4<1>;
v0x5f5aceaf1710_0 .net "in_a", 0 0, L_0x5f5acedd3730;  alias, 1 drivers
v0x5f5aceaf17d0_0 .net "in_b", 0 0, L_0x5f5acedd3730;  alias, 1 drivers
v0x5f5aceaf1920_0 .net "out", 0 0, L_0x5f5acedd3b00;  alias, 1 drivers
S_0x5f5aceaf1a20 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceaf12c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceaf2140_0 .net "in_a", 0 0, L_0x5f5acedd3b00;  alias, 1 drivers
v0x5f5aceaf21e0_0 .net "out", 0 0, L_0x5f5acedd3bb0;  alias, 1 drivers
S_0x5f5aceaf1bf0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceaf1a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd3bb0 .functor NAND 1, L_0x5f5acedd3b00, L_0x5f5acedd3b00, C4<1>, C4<1>;
v0x5f5aceaf1e60_0 .net "in_a", 0 0, L_0x5f5acedd3b00;  alias, 1 drivers
v0x5f5aceaf1f50_0 .net "in_b", 0 0, L_0x5f5acedd3b00;  alias, 1 drivers
v0x5f5aceaf2040_0 .net "out", 0 0, L_0x5f5acedd3bb0;  alias, 1 drivers
S_0x5f5aceaf26e0 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5aceaefbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceaf3720_0 .net "in_a", 0 0, L_0x5f5acedd3940;  alias, 1 drivers
v0x5f5aceaf37f0_0 .net "in_b", 0 0, L_0x5f5acedd3c60;  alias, 1 drivers
v0x5f5aceaf38c0_0 .net "out", 0 0, L_0x5f5acedd3ed0;  alias, 1 drivers
v0x5f5aceaf39e0_0 .net "temp_out", 0 0, L_0x5f5acedd3e20;  1 drivers
S_0x5f5aceaf28c0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceaf26e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd3e20 .functor NAND 1, L_0x5f5acedd3940, L_0x5f5acedd3c60, C4<1>, C4<1>;
v0x5f5aceaf2b10_0 .net "in_a", 0 0, L_0x5f5acedd3940;  alias, 1 drivers
v0x5f5aceaf2bf0_0 .net "in_b", 0 0, L_0x5f5acedd3c60;  alias, 1 drivers
v0x5f5aceaf2cb0_0 .net "out", 0 0, L_0x5f5acedd3e20;  alias, 1 drivers
S_0x5f5aceaf2e00 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceaf26e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceaf3570_0 .net "in_a", 0 0, L_0x5f5acedd3e20;  alias, 1 drivers
v0x5f5aceaf3610_0 .net "out", 0 0, L_0x5f5acedd3ed0;  alias, 1 drivers
S_0x5f5aceaf3020 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceaf2e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd3ed0 .functor NAND 1, L_0x5f5acedd3e20, L_0x5f5acedd3e20, C4<1>, C4<1>;
v0x5f5aceaf3290_0 .net "in_a", 0 0, L_0x5f5acedd3e20;  alias, 1 drivers
v0x5f5aceaf3380_0 .net "in_b", 0 0, L_0x5f5acedd3e20;  alias, 1 drivers
v0x5f5aceaf3470_0 .net "out", 0 0, L_0x5f5acedd3ed0;  alias, 1 drivers
S_0x5f5aceaf3b30 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5aceaefbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceaf4260_0 .net "in_a", 0 0, L_0x5f5acedd3890;  alias, 1 drivers
v0x5f5aceaf4300_0 .net "out", 0 0, L_0x5f5acedd3940;  alias, 1 drivers
S_0x5f5aceaf3d00 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceaf3b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd3940 .functor NAND 1, L_0x5f5acedd3890, L_0x5f5acedd3890, C4<1>, C4<1>;
v0x5f5aceaf3f70_0 .net "in_a", 0 0, L_0x5f5acedd3890;  alias, 1 drivers
v0x5f5aceaf4030_0 .net "in_b", 0 0, L_0x5f5acedd3890;  alias, 1 drivers
v0x5f5aceaf4180_0 .net "out", 0 0, L_0x5f5acedd3940;  alias, 1 drivers
S_0x5f5aceaf4400 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5aceaefbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceaf4bd0_0 .net "in_a", 0 0, L_0x5f5acedd3bb0;  alias, 1 drivers
v0x5f5aceaf4c70_0 .net "out", 0 0, L_0x5f5acedd3c60;  alias, 1 drivers
S_0x5f5aceaf4670 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceaf4400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd3c60 .functor NAND 1, L_0x5f5acedd3bb0, L_0x5f5acedd3bb0, C4<1>, C4<1>;
v0x5f5aceaf48e0_0 .net "in_a", 0 0, L_0x5f5acedd3bb0;  alias, 1 drivers
v0x5f5aceaf49a0_0 .net "in_b", 0 0, L_0x5f5acedd3bb0;  alias, 1 drivers
v0x5f5aceaf4af0_0 .net "out", 0 0, L_0x5f5acedd3c60;  alias, 1 drivers
S_0x5f5aceaf4d70 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5aceaefbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceaf5510_0 .net "in_a", 0 0, L_0x5f5acedd3ed0;  alias, 1 drivers
v0x5f5aceaf55b0_0 .net "out", 0 0, L_0x5f5acedd3f80;  alias, 1 drivers
S_0x5f5aceaf4f90 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceaf4d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd3f80 .functor NAND 1, L_0x5f5acedd3ed0, L_0x5f5acedd3ed0, C4<1>, C4<1>;
v0x5f5aceaf5200_0 .net "in_a", 0 0, L_0x5f5acedd3ed0;  alias, 1 drivers
v0x5f5aceaf52c0_0 .net "in_b", 0 0, L_0x5f5acedd3ed0;  alias, 1 drivers
v0x5f5aceaf5410_0 .net "out", 0 0, L_0x5f5acedd3f80;  alias, 1 drivers
S_0x5f5aceaf6550 .scope module, "mux_gate6" "Mux" 4 13, 5 3 0, S_0x5f5acea61090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5aceaff8b0_0 .net "in_a", 0 0, L_0x5f5acedd4fc0;  1 drivers
v0x5f5aceaff950_0 .net "in_b", 0 0, L_0x5f5acedd5060;  1 drivers
v0x5f5aceaffa60_0 .net "out", 0 0, L_0x5f5acedd4e00;  1 drivers
v0x5f5aceaffb00_0 .net "sel", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceaffba0_0 .net "sel_out", 0 0, L_0x5f5acedd42f0;  1 drivers
v0x5f5aceaffd20_0 .net "temp_a_out", 0 0, L_0x5f5acedd4450;  1 drivers
v0x5f5aceaffed0_0 .net "temp_b_out", 0 0, L_0x5f5acedd45b0;  1 drivers
S_0x5f5aceaf6750 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5aceaf6550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceaf77b0_0 .net "in_a", 0 0, L_0x5f5acedd4fc0;  alias, 1 drivers
v0x5f5aceaf7880_0 .net "in_b", 0 0, L_0x5f5acedd42f0;  alias, 1 drivers
v0x5f5aceaf7950_0 .net "out", 0 0, L_0x5f5acedd4450;  alias, 1 drivers
v0x5f5aceaf7a70_0 .net "temp_out", 0 0, L_0x5f5acedd43a0;  1 drivers
S_0x5f5aceaf69c0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceaf6750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd43a0 .functor NAND 1, L_0x5f5acedd4fc0, L_0x5f5acedd42f0, C4<1>, C4<1>;
v0x5f5aceaf6c30_0 .net "in_a", 0 0, L_0x5f5acedd4fc0;  alias, 1 drivers
v0x5f5aceaf6d10_0 .net "in_b", 0 0, L_0x5f5acedd42f0;  alias, 1 drivers
v0x5f5aceaf6dd0_0 .net "out", 0 0, L_0x5f5acedd43a0;  alias, 1 drivers
S_0x5f5aceaf6ef0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceaf6750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceaf7630_0 .net "in_a", 0 0, L_0x5f5acedd43a0;  alias, 1 drivers
v0x5f5aceaf76d0_0 .net "out", 0 0, L_0x5f5acedd4450;  alias, 1 drivers
S_0x5f5aceaf7110 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceaf6ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd4450 .functor NAND 1, L_0x5f5acedd43a0, L_0x5f5acedd43a0, C4<1>, C4<1>;
v0x5f5aceaf7380_0 .net "in_a", 0 0, L_0x5f5acedd43a0;  alias, 1 drivers
v0x5f5aceaf7440_0 .net "in_b", 0 0, L_0x5f5acedd43a0;  alias, 1 drivers
v0x5f5aceaf7530_0 .net "out", 0 0, L_0x5f5acedd4450;  alias, 1 drivers
S_0x5f5aceaf7b30 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5aceaf6550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceaf8b40_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceaf8be0_0 .net "in_b", 0 0, L_0x5f5acedd5060;  alias, 1 drivers
v0x5f5aceaf8cd0_0 .net "out", 0 0, L_0x5f5acedd45b0;  alias, 1 drivers
v0x5f5aceaf8df0_0 .net "temp_out", 0 0, L_0x5f5acedd4500;  1 drivers
S_0x5f5aceaf7d10 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceaf7b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd4500 .functor NAND 1, L_0x5f5aceddd4f0, L_0x5f5acedd5060, C4<1>, C4<1>;
v0x5f5aceaf7f80_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceaf8040_0 .net "in_b", 0 0, L_0x5f5acedd5060;  alias, 1 drivers
v0x5f5aceaf8100_0 .net "out", 0 0, L_0x5f5acedd4500;  alias, 1 drivers
S_0x5f5aceaf8220 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceaf7b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceaf8990_0 .net "in_a", 0 0, L_0x5f5acedd4500;  alias, 1 drivers
v0x5f5aceaf8a30_0 .net "out", 0 0, L_0x5f5acedd45b0;  alias, 1 drivers
S_0x5f5aceaf8440 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceaf8220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd45b0 .functor NAND 1, L_0x5f5acedd4500, L_0x5f5acedd4500, C4<1>, C4<1>;
v0x5f5aceaf86b0_0 .net "in_a", 0 0, L_0x5f5acedd4500;  alias, 1 drivers
v0x5f5aceaf87a0_0 .net "in_b", 0 0, L_0x5f5acedd4500;  alias, 1 drivers
v0x5f5aceaf8890_0 .net "out", 0 0, L_0x5f5acedd45b0;  alias, 1 drivers
S_0x5f5aceaf8eb0 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5aceaf6550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceaf95b0_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceaf9650_0 .net "out", 0 0, L_0x5f5acedd42f0;  alias, 1 drivers
S_0x5f5aceaf9080 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceaf8eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd42f0 .functor NAND 1, L_0x5f5aceddd4f0, L_0x5f5aceddd4f0, C4<1>, C4<1>;
v0x5f5aceaf92d0_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceaf9390_0 .net "in_b", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceaf9450_0 .net "out", 0 0, L_0x5f5acedd42f0;  alias, 1 drivers
S_0x5f5aceaf9750 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5aceaf6550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceaff200_0 .net "branch1_out", 0 0, L_0x5f5acedd47c0;  1 drivers
v0x5f5aceaff330_0 .net "branch2_out", 0 0, L_0x5f5acedd4ae0;  1 drivers
v0x5f5aceaff480_0 .net "in_a", 0 0, L_0x5f5acedd4450;  alias, 1 drivers
v0x5f5aceaff550_0 .net "in_b", 0 0, L_0x5f5acedd45b0;  alias, 1 drivers
v0x5f5aceaff5f0_0 .net "out", 0 0, L_0x5f5acedd4e00;  alias, 1 drivers
v0x5f5aceaff690_0 .net "temp1_out", 0 0, L_0x5f5acedd4710;  1 drivers
v0x5f5aceaff730_0 .net "temp2_out", 0 0, L_0x5f5acedd4a30;  1 drivers
v0x5f5aceaff7d0_0 .net "temp3_out", 0 0, L_0x5f5acedd4d50;  1 drivers
S_0x5f5aceaf9980 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5aceaf9750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceafaa40_0 .net "in_a", 0 0, L_0x5f5acedd4450;  alias, 1 drivers
v0x5f5aceafaae0_0 .net "in_b", 0 0, L_0x5f5acedd4450;  alias, 1 drivers
v0x5f5aceafaba0_0 .net "out", 0 0, L_0x5f5acedd4710;  alias, 1 drivers
v0x5f5aceafacc0_0 .net "temp_out", 0 0, L_0x5f5acedd4660;  1 drivers
S_0x5f5aceaf9bf0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceaf9980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd4660 .functor NAND 1, L_0x5f5acedd4450, L_0x5f5acedd4450, C4<1>, C4<1>;
v0x5f5aceaf9e60_0 .net "in_a", 0 0, L_0x5f5acedd4450;  alias, 1 drivers
v0x5f5aceaf9f20_0 .net "in_b", 0 0, L_0x5f5acedd4450;  alias, 1 drivers
v0x5f5aceafa070_0 .net "out", 0 0, L_0x5f5acedd4660;  alias, 1 drivers
S_0x5f5aceafa170 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceaf9980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceafa890_0 .net "in_a", 0 0, L_0x5f5acedd4660;  alias, 1 drivers
v0x5f5aceafa930_0 .net "out", 0 0, L_0x5f5acedd4710;  alias, 1 drivers
S_0x5f5aceafa340 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceafa170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd4710 .functor NAND 1, L_0x5f5acedd4660, L_0x5f5acedd4660, C4<1>, C4<1>;
v0x5f5aceafa5b0_0 .net "in_a", 0 0, L_0x5f5acedd4660;  alias, 1 drivers
v0x5f5aceafa6a0_0 .net "in_b", 0 0, L_0x5f5acedd4660;  alias, 1 drivers
v0x5f5aceafa790_0 .net "out", 0 0, L_0x5f5acedd4710;  alias, 1 drivers
S_0x5f5aceafae30 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5aceaf9750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceafbe60_0 .net "in_a", 0 0, L_0x5f5acedd45b0;  alias, 1 drivers
v0x5f5aceafbf00_0 .net "in_b", 0 0, L_0x5f5acedd45b0;  alias, 1 drivers
v0x5f5aceafbfc0_0 .net "out", 0 0, L_0x5f5acedd4a30;  alias, 1 drivers
v0x5f5aceafc0e0_0 .net "temp_out", 0 0, L_0x5f5acedd4980;  1 drivers
S_0x5f5aceafb010 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceafae30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd4980 .functor NAND 1, L_0x5f5acedd45b0, L_0x5f5acedd45b0, C4<1>, C4<1>;
v0x5f5aceafb280_0 .net "in_a", 0 0, L_0x5f5acedd45b0;  alias, 1 drivers
v0x5f5aceafb340_0 .net "in_b", 0 0, L_0x5f5acedd45b0;  alias, 1 drivers
v0x5f5aceafb490_0 .net "out", 0 0, L_0x5f5acedd4980;  alias, 1 drivers
S_0x5f5aceafb590 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceafae30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceafbcb0_0 .net "in_a", 0 0, L_0x5f5acedd4980;  alias, 1 drivers
v0x5f5aceafbd50_0 .net "out", 0 0, L_0x5f5acedd4a30;  alias, 1 drivers
S_0x5f5aceafb760 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceafb590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd4a30 .functor NAND 1, L_0x5f5acedd4980, L_0x5f5acedd4980, C4<1>, C4<1>;
v0x5f5aceafb9d0_0 .net "in_a", 0 0, L_0x5f5acedd4980;  alias, 1 drivers
v0x5f5aceafbac0_0 .net "in_b", 0 0, L_0x5f5acedd4980;  alias, 1 drivers
v0x5f5aceafbbb0_0 .net "out", 0 0, L_0x5f5acedd4a30;  alias, 1 drivers
S_0x5f5aceafc250 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5aceaf9750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceafd290_0 .net "in_a", 0 0, L_0x5f5acedd47c0;  alias, 1 drivers
v0x5f5aceafd360_0 .net "in_b", 0 0, L_0x5f5acedd4ae0;  alias, 1 drivers
v0x5f5aceafd430_0 .net "out", 0 0, L_0x5f5acedd4d50;  alias, 1 drivers
v0x5f5aceafd550_0 .net "temp_out", 0 0, L_0x5f5acedd4ca0;  1 drivers
S_0x5f5aceafc430 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceafc250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd4ca0 .functor NAND 1, L_0x5f5acedd47c0, L_0x5f5acedd4ae0, C4<1>, C4<1>;
v0x5f5aceafc680_0 .net "in_a", 0 0, L_0x5f5acedd47c0;  alias, 1 drivers
v0x5f5aceafc760_0 .net "in_b", 0 0, L_0x5f5acedd4ae0;  alias, 1 drivers
v0x5f5aceafc820_0 .net "out", 0 0, L_0x5f5acedd4ca0;  alias, 1 drivers
S_0x5f5aceafc970 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceafc250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceafd0e0_0 .net "in_a", 0 0, L_0x5f5acedd4ca0;  alias, 1 drivers
v0x5f5aceafd180_0 .net "out", 0 0, L_0x5f5acedd4d50;  alias, 1 drivers
S_0x5f5aceafcb90 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceafc970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd4d50 .functor NAND 1, L_0x5f5acedd4ca0, L_0x5f5acedd4ca0, C4<1>, C4<1>;
v0x5f5aceafce00_0 .net "in_a", 0 0, L_0x5f5acedd4ca0;  alias, 1 drivers
v0x5f5aceafcef0_0 .net "in_b", 0 0, L_0x5f5acedd4ca0;  alias, 1 drivers
v0x5f5aceafcfe0_0 .net "out", 0 0, L_0x5f5acedd4d50;  alias, 1 drivers
S_0x5f5aceafd6a0 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5aceaf9750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceafddd0_0 .net "in_a", 0 0, L_0x5f5acedd4710;  alias, 1 drivers
v0x5f5aceafde70_0 .net "out", 0 0, L_0x5f5acedd47c0;  alias, 1 drivers
S_0x5f5aceafd870 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceafd6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd47c0 .functor NAND 1, L_0x5f5acedd4710, L_0x5f5acedd4710, C4<1>, C4<1>;
v0x5f5aceafdae0_0 .net "in_a", 0 0, L_0x5f5acedd4710;  alias, 1 drivers
v0x5f5aceafdba0_0 .net "in_b", 0 0, L_0x5f5acedd4710;  alias, 1 drivers
v0x5f5aceafdcf0_0 .net "out", 0 0, L_0x5f5acedd47c0;  alias, 1 drivers
S_0x5f5aceafdf70 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5aceaf9750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceafe740_0 .net "in_a", 0 0, L_0x5f5acedd4a30;  alias, 1 drivers
v0x5f5aceafe7e0_0 .net "out", 0 0, L_0x5f5acedd4ae0;  alias, 1 drivers
S_0x5f5aceafe1e0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceafdf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd4ae0 .functor NAND 1, L_0x5f5acedd4a30, L_0x5f5acedd4a30, C4<1>, C4<1>;
v0x5f5aceafe450_0 .net "in_a", 0 0, L_0x5f5acedd4a30;  alias, 1 drivers
v0x5f5aceafe510_0 .net "in_b", 0 0, L_0x5f5acedd4a30;  alias, 1 drivers
v0x5f5aceafe660_0 .net "out", 0 0, L_0x5f5acedd4ae0;  alias, 1 drivers
S_0x5f5aceafe8e0 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5aceaf9750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceaff080_0 .net "in_a", 0 0, L_0x5f5acedd4d50;  alias, 1 drivers
v0x5f5aceaff120_0 .net "out", 0 0, L_0x5f5acedd4e00;  alias, 1 drivers
S_0x5f5aceafeb00 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceafe8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd4e00 .functor NAND 1, L_0x5f5acedd4d50, L_0x5f5acedd4d50, C4<1>, C4<1>;
v0x5f5aceafed70_0 .net "in_a", 0 0, L_0x5f5acedd4d50;  alias, 1 drivers
v0x5f5aceafee30_0 .net "in_b", 0 0, L_0x5f5acedd4d50;  alias, 1 drivers
v0x5f5aceafef80_0 .net "out", 0 0, L_0x5f5acedd4e00;  alias, 1 drivers
S_0x5f5aceb000c0 .scope module, "mux_gate7" "Mux" 4 14, 5 3 0, S_0x5f5acea61090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5aceb09420_0 .net "in_a", 0 0, L_0x5f5acedd5de0;  1 drivers
v0x5f5aceb094c0_0 .net "in_b", 0 0, L_0x5f5acedd5e80;  1 drivers
v0x5f5aceb095d0_0 .net "out", 0 0, L_0x5f5acedd5c20;  1 drivers
v0x5f5aceb09670_0 .net "sel", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceb09710_0 .net "sel_out", 0 0, L_0x5f5acedd4280;  1 drivers
v0x5f5aceb09890_0 .net "temp_a_out", 0 0, L_0x5f5acedd5270;  1 drivers
v0x5f5aceb09a40_0 .net "temp_b_out", 0 0, L_0x5f5acedd53d0;  1 drivers
S_0x5f5aceb002c0 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5aceb000c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb01320_0 .net "in_a", 0 0, L_0x5f5acedd5de0;  alias, 1 drivers
v0x5f5aceb013f0_0 .net "in_b", 0 0, L_0x5f5acedd4280;  alias, 1 drivers
v0x5f5aceb014c0_0 .net "out", 0 0, L_0x5f5acedd5270;  alias, 1 drivers
v0x5f5aceb015e0_0 .net "temp_out", 0 0, L_0x5f5acedd51c0;  1 drivers
S_0x5f5aceb00530 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb002c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd51c0 .functor NAND 1, L_0x5f5acedd5de0, L_0x5f5acedd4280, C4<1>, C4<1>;
v0x5f5aceb007a0_0 .net "in_a", 0 0, L_0x5f5acedd5de0;  alias, 1 drivers
v0x5f5aceb00880_0 .net "in_b", 0 0, L_0x5f5acedd4280;  alias, 1 drivers
v0x5f5aceb00940_0 .net "out", 0 0, L_0x5f5acedd51c0;  alias, 1 drivers
S_0x5f5aceb00a60 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb002c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb011a0_0 .net "in_a", 0 0, L_0x5f5acedd51c0;  alias, 1 drivers
v0x5f5aceb01240_0 .net "out", 0 0, L_0x5f5acedd5270;  alias, 1 drivers
S_0x5f5aceb00c80 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb00a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd5270 .functor NAND 1, L_0x5f5acedd51c0, L_0x5f5acedd51c0, C4<1>, C4<1>;
v0x5f5aceb00ef0_0 .net "in_a", 0 0, L_0x5f5acedd51c0;  alias, 1 drivers
v0x5f5aceb00fb0_0 .net "in_b", 0 0, L_0x5f5acedd51c0;  alias, 1 drivers
v0x5f5aceb010a0_0 .net "out", 0 0, L_0x5f5acedd5270;  alias, 1 drivers
S_0x5f5aceb016a0 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5aceb000c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb026b0_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceb02750_0 .net "in_b", 0 0, L_0x5f5acedd5e80;  alias, 1 drivers
v0x5f5aceb02840_0 .net "out", 0 0, L_0x5f5acedd53d0;  alias, 1 drivers
v0x5f5aceb02960_0 .net "temp_out", 0 0, L_0x5f5acedd5320;  1 drivers
S_0x5f5aceb01880 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb016a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd5320 .functor NAND 1, L_0x5f5aceddd4f0, L_0x5f5acedd5e80, C4<1>, C4<1>;
v0x5f5aceb01af0_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceb01bb0_0 .net "in_b", 0 0, L_0x5f5acedd5e80;  alias, 1 drivers
v0x5f5aceb01c70_0 .net "out", 0 0, L_0x5f5acedd5320;  alias, 1 drivers
S_0x5f5aceb01d90 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb016a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb02500_0 .net "in_a", 0 0, L_0x5f5acedd5320;  alias, 1 drivers
v0x5f5aceb025a0_0 .net "out", 0 0, L_0x5f5acedd53d0;  alias, 1 drivers
S_0x5f5aceb01fb0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb01d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd53d0 .functor NAND 1, L_0x5f5acedd5320, L_0x5f5acedd5320, C4<1>, C4<1>;
v0x5f5aceb02220_0 .net "in_a", 0 0, L_0x5f5acedd5320;  alias, 1 drivers
v0x5f5aceb02310_0 .net "in_b", 0 0, L_0x5f5acedd5320;  alias, 1 drivers
v0x5f5aceb02400_0 .net "out", 0 0, L_0x5f5acedd53d0;  alias, 1 drivers
S_0x5f5aceb02a20 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5aceb000c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb03120_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceb031c0_0 .net "out", 0 0, L_0x5f5acedd4280;  alias, 1 drivers
S_0x5f5aceb02bf0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb02a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd4280 .functor NAND 1, L_0x5f5aceddd4f0, L_0x5f5aceddd4f0, C4<1>, C4<1>;
v0x5f5aceb02e40_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceb02f00_0 .net "in_b", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceb02fc0_0 .net "out", 0 0, L_0x5f5acedd4280;  alias, 1 drivers
S_0x5f5aceb032c0 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5aceb000c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb08d70_0 .net "branch1_out", 0 0, L_0x5f5acedd55e0;  1 drivers
v0x5f5aceb08ea0_0 .net "branch2_out", 0 0, L_0x5f5acedd5900;  1 drivers
v0x5f5aceb08ff0_0 .net "in_a", 0 0, L_0x5f5acedd5270;  alias, 1 drivers
v0x5f5aceb090c0_0 .net "in_b", 0 0, L_0x5f5acedd53d0;  alias, 1 drivers
v0x5f5aceb09160_0 .net "out", 0 0, L_0x5f5acedd5c20;  alias, 1 drivers
v0x5f5aceb09200_0 .net "temp1_out", 0 0, L_0x5f5acedd5530;  1 drivers
v0x5f5aceb092a0_0 .net "temp2_out", 0 0, L_0x5f5acedd5850;  1 drivers
v0x5f5aceb09340_0 .net "temp3_out", 0 0, L_0x5f5acedd5b70;  1 drivers
S_0x5f5aceb034f0 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5aceb032c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb045b0_0 .net "in_a", 0 0, L_0x5f5acedd5270;  alias, 1 drivers
v0x5f5aceb04650_0 .net "in_b", 0 0, L_0x5f5acedd5270;  alias, 1 drivers
v0x5f5aceb04710_0 .net "out", 0 0, L_0x5f5acedd5530;  alias, 1 drivers
v0x5f5aceb04830_0 .net "temp_out", 0 0, L_0x5f5acedd5480;  1 drivers
S_0x5f5aceb03760 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb034f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd5480 .functor NAND 1, L_0x5f5acedd5270, L_0x5f5acedd5270, C4<1>, C4<1>;
v0x5f5aceb039d0_0 .net "in_a", 0 0, L_0x5f5acedd5270;  alias, 1 drivers
v0x5f5aceb03a90_0 .net "in_b", 0 0, L_0x5f5acedd5270;  alias, 1 drivers
v0x5f5aceb03be0_0 .net "out", 0 0, L_0x5f5acedd5480;  alias, 1 drivers
S_0x5f5aceb03ce0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb034f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb04400_0 .net "in_a", 0 0, L_0x5f5acedd5480;  alias, 1 drivers
v0x5f5aceb044a0_0 .net "out", 0 0, L_0x5f5acedd5530;  alias, 1 drivers
S_0x5f5aceb03eb0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb03ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd5530 .functor NAND 1, L_0x5f5acedd5480, L_0x5f5acedd5480, C4<1>, C4<1>;
v0x5f5aceb04120_0 .net "in_a", 0 0, L_0x5f5acedd5480;  alias, 1 drivers
v0x5f5aceb04210_0 .net "in_b", 0 0, L_0x5f5acedd5480;  alias, 1 drivers
v0x5f5aceb04300_0 .net "out", 0 0, L_0x5f5acedd5530;  alias, 1 drivers
S_0x5f5aceb049a0 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5aceb032c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb059d0_0 .net "in_a", 0 0, L_0x5f5acedd53d0;  alias, 1 drivers
v0x5f5aceb05a70_0 .net "in_b", 0 0, L_0x5f5acedd53d0;  alias, 1 drivers
v0x5f5aceb05b30_0 .net "out", 0 0, L_0x5f5acedd5850;  alias, 1 drivers
v0x5f5aceb05c50_0 .net "temp_out", 0 0, L_0x5f5acedd57a0;  1 drivers
S_0x5f5aceb04b80 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb049a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd57a0 .functor NAND 1, L_0x5f5acedd53d0, L_0x5f5acedd53d0, C4<1>, C4<1>;
v0x5f5aceb04df0_0 .net "in_a", 0 0, L_0x5f5acedd53d0;  alias, 1 drivers
v0x5f5aceb04eb0_0 .net "in_b", 0 0, L_0x5f5acedd53d0;  alias, 1 drivers
v0x5f5aceb05000_0 .net "out", 0 0, L_0x5f5acedd57a0;  alias, 1 drivers
S_0x5f5aceb05100 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb049a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb05820_0 .net "in_a", 0 0, L_0x5f5acedd57a0;  alias, 1 drivers
v0x5f5aceb058c0_0 .net "out", 0 0, L_0x5f5acedd5850;  alias, 1 drivers
S_0x5f5aceb052d0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb05100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd5850 .functor NAND 1, L_0x5f5acedd57a0, L_0x5f5acedd57a0, C4<1>, C4<1>;
v0x5f5aceb05540_0 .net "in_a", 0 0, L_0x5f5acedd57a0;  alias, 1 drivers
v0x5f5aceb05630_0 .net "in_b", 0 0, L_0x5f5acedd57a0;  alias, 1 drivers
v0x5f5aceb05720_0 .net "out", 0 0, L_0x5f5acedd5850;  alias, 1 drivers
S_0x5f5aceb05dc0 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5aceb032c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb06e00_0 .net "in_a", 0 0, L_0x5f5acedd55e0;  alias, 1 drivers
v0x5f5aceb06ed0_0 .net "in_b", 0 0, L_0x5f5acedd5900;  alias, 1 drivers
v0x5f5aceb06fa0_0 .net "out", 0 0, L_0x5f5acedd5b70;  alias, 1 drivers
v0x5f5aceb070c0_0 .net "temp_out", 0 0, L_0x5f5acedd5ac0;  1 drivers
S_0x5f5aceb05fa0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb05dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd5ac0 .functor NAND 1, L_0x5f5acedd55e0, L_0x5f5acedd5900, C4<1>, C4<1>;
v0x5f5aceb061f0_0 .net "in_a", 0 0, L_0x5f5acedd55e0;  alias, 1 drivers
v0x5f5aceb062d0_0 .net "in_b", 0 0, L_0x5f5acedd5900;  alias, 1 drivers
v0x5f5aceb06390_0 .net "out", 0 0, L_0x5f5acedd5ac0;  alias, 1 drivers
S_0x5f5aceb064e0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb05dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb06c50_0 .net "in_a", 0 0, L_0x5f5acedd5ac0;  alias, 1 drivers
v0x5f5aceb06cf0_0 .net "out", 0 0, L_0x5f5acedd5b70;  alias, 1 drivers
S_0x5f5aceb06700 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb064e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd5b70 .functor NAND 1, L_0x5f5acedd5ac0, L_0x5f5acedd5ac0, C4<1>, C4<1>;
v0x5f5aceb06970_0 .net "in_a", 0 0, L_0x5f5acedd5ac0;  alias, 1 drivers
v0x5f5aceb06a60_0 .net "in_b", 0 0, L_0x5f5acedd5ac0;  alias, 1 drivers
v0x5f5aceb06b50_0 .net "out", 0 0, L_0x5f5acedd5b70;  alias, 1 drivers
S_0x5f5aceb07210 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5aceb032c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb07940_0 .net "in_a", 0 0, L_0x5f5acedd5530;  alias, 1 drivers
v0x5f5aceb079e0_0 .net "out", 0 0, L_0x5f5acedd55e0;  alias, 1 drivers
S_0x5f5aceb073e0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb07210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd55e0 .functor NAND 1, L_0x5f5acedd5530, L_0x5f5acedd5530, C4<1>, C4<1>;
v0x5f5aceb07650_0 .net "in_a", 0 0, L_0x5f5acedd5530;  alias, 1 drivers
v0x5f5aceb07710_0 .net "in_b", 0 0, L_0x5f5acedd5530;  alias, 1 drivers
v0x5f5aceb07860_0 .net "out", 0 0, L_0x5f5acedd55e0;  alias, 1 drivers
S_0x5f5aceb07ae0 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5aceb032c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb082b0_0 .net "in_a", 0 0, L_0x5f5acedd5850;  alias, 1 drivers
v0x5f5aceb08350_0 .net "out", 0 0, L_0x5f5acedd5900;  alias, 1 drivers
S_0x5f5aceb07d50 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb07ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd5900 .functor NAND 1, L_0x5f5acedd5850, L_0x5f5acedd5850, C4<1>, C4<1>;
v0x5f5aceb07fc0_0 .net "in_a", 0 0, L_0x5f5acedd5850;  alias, 1 drivers
v0x5f5aceb08080_0 .net "in_b", 0 0, L_0x5f5acedd5850;  alias, 1 drivers
v0x5f5aceb081d0_0 .net "out", 0 0, L_0x5f5acedd5900;  alias, 1 drivers
S_0x5f5aceb08450 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5aceb032c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb08bf0_0 .net "in_a", 0 0, L_0x5f5acedd5b70;  alias, 1 drivers
v0x5f5aceb08c90_0 .net "out", 0 0, L_0x5f5acedd5c20;  alias, 1 drivers
S_0x5f5aceb08670 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb08450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd5c20 .functor NAND 1, L_0x5f5acedd5b70, L_0x5f5acedd5b70, C4<1>, C4<1>;
v0x5f5aceb088e0_0 .net "in_a", 0 0, L_0x5f5acedd5b70;  alias, 1 drivers
v0x5f5aceb089a0_0 .net "in_b", 0 0, L_0x5f5acedd5b70;  alias, 1 drivers
v0x5f5aceb08af0_0 .net "out", 0 0, L_0x5f5acedd5c20;  alias, 1 drivers
S_0x5f5aceb09c30 .scope module, "mux_gate8" "Mux" 4 15, 5 3 0, S_0x5f5acea61090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5aceb12f90_0 .net "in_a", 0 0, L_0x5f5acedd6c80;  1 drivers
v0x5f5aceb13030_0 .net "in_b", 0 0, L_0x5f5acedd6d20;  1 drivers
v0x5f5aceb13140_0 .net "out", 0 0, L_0x5f5acedd6ac0;  1 drivers
v0x5f5aceb131e0_0 .net "sel", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceb13280_0 .net "sel_out", 0 0, L_0x5f5acedd5fb0;  1 drivers
v0x5f5aceb13400_0 .net "temp_a_out", 0 0, L_0x5f5acedd6110;  1 drivers
v0x5f5aceb135b0_0 .net "temp_b_out", 0 0, L_0x5f5acedd6270;  1 drivers
S_0x5f5aceb09e30 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5aceb09c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb0ae90_0 .net "in_a", 0 0, L_0x5f5acedd6c80;  alias, 1 drivers
v0x5f5aceb0af60_0 .net "in_b", 0 0, L_0x5f5acedd5fb0;  alias, 1 drivers
v0x5f5aceb0b030_0 .net "out", 0 0, L_0x5f5acedd6110;  alias, 1 drivers
v0x5f5aceb0b150_0 .net "temp_out", 0 0, L_0x5f5acedd6060;  1 drivers
S_0x5f5aceb0a0a0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb09e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd6060 .functor NAND 1, L_0x5f5acedd6c80, L_0x5f5acedd5fb0, C4<1>, C4<1>;
v0x5f5aceb0a310_0 .net "in_a", 0 0, L_0x5f5acedd6c80;  alias, 1 drivers
v0x5f5aceb0a3f0_0 .net "in_b", 0 0, L_0x5f5acedd5fb0;  alias, 1 drivers
v0x5f5aceb0a4b0_0 .net "out", 0 0, L_0x5f5acedd6060;  alias, 1 drivers
S_0x5f5aceb0a5d0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb09e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb0ad10_0 .net "in_a", 0 0, L_0x5f5acedd6060;  alias, 1 drivers
v0x5f5aceb0adb0_0 .net "out", 0 0, L_0x5f5acedd6110;  alias, 1 drivers
S_0x5f5aceb0a7f0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb0a5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd6110 .functor NAND 1, L_0x5f5acedd6060, L_0x5f5acedd6060, C4<1>, C4<1>;
v0x5f5aceb0aa60_0 .net "in_a", 0 0, L_0x5f5acedd6060;  alias, 1 drivers
v0x5f5aceb0ab20_0 .net "in_b", 0 0, L_0x5f5acedd6060;  alias, 1 drivers
v0x5f5aceb0ac10_0 .net "out", 0 0, L_0x5f5acedd6110;  alias, 1 drivers
S_0x5f5aceb0b210 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5aceb09c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb0c220_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceb0c2c0_0 .net "in_b", 0 0, L_0x5f5acedd6d20;  alias, 1 drivers
v0x5f5aceb0c3b0_0 .net "out", 0 0, L_0x5f5acedd6270;  alias, 1 drivers
v0x5f5aceb0c4d0_0 .net "temp_out", 0 0, L_0x5f5acedd61c0;  1 drivers
S_0x5f5aceb0b3f0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb0b210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd61c0 .functor NAND 1, L_0x5f5aceddd4f0, L_0x5f5acedd6d20, C4<1>, C4<1>;
v0x5f5aceb0b660_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceb0b720_0 .net "in_b", 0 0, L_0x5f5acedd6d20;  alias, 1 drivers
v0x5f5aceb0b7e0_0 .net "out", 0 0, L_0x5f5acedd61c0;  alias, 1 drivers
S_0x5f5aceb0b900 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb0b210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb0c070_0 .net "in_a", 0 0, L_0x5f5acedd61c0;  alias, 1 drivers
v0x5f5aceb0c110_0 .net "out", 0 0, L_0x5f5acedd6270;  alias, 1 drivers
S_0x5f5aceb0bb20 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb0b900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd6270 .functor NAND 1, L_0x5f5acedd61c0, L_0x5f5acedd61c0, C4<1>, C4<1>;
v0x5f5aceb0bd90_0 .net "in_a", 0 0, L_0x5f5acedd61c0;  alias, 1 drivers
v0x5f5aceb0be80_0 .net "in_b", 0 0, L_0x5f5acedd61c0;  alias, 1 drivers
v0x5f5aceb0bf70_0 .net "out", 0 0, L_0x5f5acedd6270;  alias, 1 drivers
S_0x5f5aceb0c590 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5aceb09c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb0cc90_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceb0cd30_0 .net "out", 0 0, L_0x5f5acedd5fb0;  alias, 1 drivers
S_0x5f5aceb0c760 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb0c590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd5fb0 .functor NAND 1, L_0x5f5aceddd4f0, L_0x5f5aceddd4f0, C4<1>, C4<1>;
v0x5f5aceb0c9b0_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceb0ca70_0 .net "in_b", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceb0cb30_0 .net "out", 0 0, L_0x5f5acedd5fb0;  alias, 1 drivers
S_0x5f5aceb0ce30 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5aceb09c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb128e0_0 .net "branch1_out", 0 0, L_0x5f5acedd6480;  1 drivers
v0x5f5aceb12a10_0 .net "branch2_out", 0 0, L_0x5f5acedd67a0;  1 drivers
v0x5f5aceb12b60_0 .net "in_a", 0 0, L_0x5f5acedd6110;  alias, 1 drivers
v0x5f5aceb12c30_0 .net "in_b", 0 0, L_0x5f5acedd6270;  alias, 1 drivers
v0x5f5aceb12cd0_0 .net "out", 0 0, L_0x5f5acedd6ac0;  alias, 1 drivers
v0x5f5aceb12d70_0 .net "temp1_out", 0 0, L_0x5f5acedd63d0;  1 drivers
v0x5f5aceb12e10_0 .net "temp2_out", 0 0, L_0x5f5acedd66f0;  1 drivers
v0x5f5aceb12eb0_0 .net "temp3_out", 0 0, L_0x5f5acedd6a10;  1 drivers
S_0x5f5aceb0d060 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5aceb0ce30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb0e120_0 .net "in_a", 0 0, L_0x5f5acedd6110;  alias, 1 drivers
v0x5f5aceb0e1c0_0 .net "in_b", 0 0, L_0x5f5acedd6110;  alias, 1 drivers
v0x5f5aceb0e280_0 .net "out", 0 0, L_0x5f5acedd63d0;  alias, 1 drivers
v0x5f5aceb0e3a0_0 .net "temp_out", 0 0, L_0x5f5acedd6320;  1 drivers
S_0x5f5aceb0d2d0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb0d060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd6320 .functor NAND 1, L_0x5f5acedd6110, L_0x5f5acedd6110, C4<1>, C4<1>;
v0x5f5aceb0d540_0 .net "in_a", 0 0, L_0x5f5acedd6110;  alias, 1 drivers
v0x5f5aceb0d600_0 .net "in_b", 0 0, L_0x5f5acedd6110;  alias, 1 drivers
v0x5f5aceb0d750_0 .net "out", 0 0, L_0x5f5acedd6320;  alias, 1 drivers
S_0x5f5aceb0d850 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb0d060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb0df70_0 .net "in_a", 0 0, L_0x5f5acedd6320;  alias, 1 drivers
v0x5f5aceb0e010_0 .net "out", 0 0, L_0x5f5acedd63d0;  alias, 1 drivers
S_0x5f5aceb0da20 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb0d850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd63d0 .functor NAND 1, L_0x5f5acedd6320, L_0x5f5acedd6320, C4<1>, C4<1>;
v0x5f5aceb0dc90_0 .net "in_a", 0 0, L_0x5f5acedd6320;  alias, 1 drivers
v0x5f5aceb0dd80_0 .net "in_b", 0 0, L_0x5f5acedd6320;  alias, 1 drivers
v0x5f5aceb0de70_0 .net "out", 0 0, L_0x5f5acedd63d0;  alias, 1 drivers
S_0x5f5aceb0e510 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5aceb0ce30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb0f540_0 .net "in_a", 0 0, L_0x5f5acedd6270;  alias, 1 drivers
v0x5f5aceb0f5e0_0 .net "in_b", 0 0, L_0x5f5acedd6270;  alias, 1 drivers
v0x5f5aceb0f6a0_0 .net "out", 0 0, L_0x5f5acedd66f0;  alias, 1 drivers
v0x5f5aceb0f7c0_0 .net "temp_out", 0 0, L_0x5f5acedd6640;  1 drivers
S_0x5f5aceb0e6f0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb0e510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd6640 .functor NAND 1, L_0x5f5acedd6270, L_0x5f5acedd6270, C4<1>, C4<1>;
v0x5f5aceb0e960_0 .net "in_a", 0 0, L_0x5f5acedd6270;  alias, 1 drivers
v0x5f5aceb0ea20_0 .net "in_b", 0 0, L_0x5f5acedd6270;  alias, 1 drivers
v0x5f5aceb0eb70_0 .net "out", 0 0, L_0x5f5acedd6640;  alias, 1 drivers
S_0x5f5aceb0ec70 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb0e510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb0f390_0 .net "in_a", 0 0, L_0x5f5acedd6640;  alias, 1 drivers
v0x5f5aceb0f430_0 .net "out", 0 0, L_0x5f5acedd66f0;  alias, 1 drivers
S_0x5f5aceb0ee40 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb0ec70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd66f0 .functor NAND 1, L_0x5f5acedd6640, L_0x5f5acedd6640, C4<1>, C4<1>;
v0x5f5aceb0f0b0_0 .net "in_a", 0 0, L_0x5f5acedd6640;  alias, 1 drivers
v0x5f5aceb0f1a0_0 .net "in_b", 0 0, L_0x5f5acedd6640;  alias, 1 drivers
v0x5f5aceb0f290_0 .net "out", 0 0, L_0x5f5acedd66f0;  alias, 1 drivers
S_0x5f5aceb0f930 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5aceb0ce30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb10970_0 .net "in_a", 0 0, L_0x5f5acedd6480;  alias, 1 drivers
v0x5f5aceb10a40_0 .net "in_b", 0 0, L_0x5f5acedd67a0;  alias, 1 drivers
v0x5f5aceb10b10_0 .net "out", 0 0, L_0x5f5acedd6a10;  alias, 1 drivers
v0x5f5aceb10c30_0 .net "temp_out", 0 0, L_0x5f5acedd6960;  1 drivers
S_0x5f5aceb0fb10 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb0f930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd6960 .functor NAND 1, L_0x5f5acedd6480, L_0x5f5acedd67a0, C4<1>, C4<1>;
v0x5f5aceb0fd60_0 .net "in_a", 0 0, L_0x5f5acedd6480;  alias, 1 drivers
v0x5f5aceb0fe40_0 .net "in_b", 0 0, L_0x5f5acedd67a0;  alias, 1 drivers
v0x5f5aceb0ff00_0 .net "out", 0 0, L_0x5f5acedd6960;  alias, 1 drivers
S_0x5f5aceb10050 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb0f930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb107c0_0 .net "in_a", 0 0, L_0x5f5acedd6960;  alias, 1 drivers
v0x5f5aceb10860_0 .net "out", 0 0, L_0x5f5acedd6a10;  alias, 1 drivers
S_0x5f5aceb10270 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb10050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd6a10 .functor NAND 1, L_0x5f5acedd6960, L_0x5f5acedd6960, C4<1>, C4<1>;
v0x5f5aceb104e0_0 .net "in_a", 0 0, L_0x5f5acedd6960;  alias, 1 drivers
v0x5f5aceb105d0_0 .net "in_b", 0 0, L_0x5f5acedd6960;  alias, 1 drivers
v0x5f5aceb106c0_0 .net "out", 0 0, L_0x5f5acedd6a10;  alias, 1 drivers
S_0x5f5aceb10d80 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5aceb0ce30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb114b0_0 .net "in_a", 0 0, L_0x5f5acedd63d0;  alias, 1 drivers
v0x5f5aceb11550_0 .net "out", 0 0, L_0x5f5acedd6480;  alias, 1 drivers
S_0x5f5aceb10f50 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb10d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd6480 .functor NAND 1, L_0x5f5acedd63d0, L_0x5f5acedd63d0, C4<1>, C4<1>;
v0x5f5aceb111c0_0 .net "in_a", 0 0, L_0x5f5acedd63d0;  alias, 1 drivers
v0x5f5aceb11280_0 .net "in_b", 0 0, L_0x5f5acedd63d0;  alias, 1 drivers
v0x5f5aceb113d0_0 .net "out", 0 0, L_0x5f5acedd6480;  alias, 1 drivers
S_0x5f5aceb11650 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5aceb0ce30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb11e20_0 .net "in_a", 0 0, L_0x5f5acedd66f0;  alias, 1 drivers
v0x5f5aceb11ec0_0 .net "out", 0 0, L_0x5f5acedd67a0;  alias, 1 drivers
S_0x5f5aceb118c0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb11650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd67a0 .functor NAND 1, L_0x5f5acedd66f0, L_0x5f5acedd66f0, C4<1>, C4<1>;
v0x5f5aceb11b30_0 .net "in_a", 0 0, L_0x5f5acedd66f0;  alias, 1 drivers
v0x5f5aceb11bf0_0 .net "in_b", 0 0, L_0x5f5acedd66f0;  alias, 1 drivers
v0x5f5aceb11d40_0 .net "out", 0 0, L_0x5f5acedd67a0;  alias, 1 drivers
S_0x5f5aceb11fc0 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5aceb0ce30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb12760_0 .net "in_a", 0 0, L_0x5f5acedd6a10;  alias, 1 drivers
v0x5f5aceb12800_0 .net "out", 0 0, L_0x5f5acedd6ac0;  alias, 1 drivers
S_0x5f5aceb121e0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb11fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd6ac0 .functor NAND 1, L_0x5f5acedd6a10, L_0x5f5acedd6a10, C4<1>, C4<1>;
v0x5f5aceb12450_0 .net "in_a", 0 0, L_0x5f5acedd6a10;  alias, 1 drivers
v0x5f5aceb12510_0 .net "in_b", 0 0, L_0x5f5acedd6a10;  alias, 1 drivers
v0x5f5aceb12660_0 .net "out", 0 0, L_0x5f5acedd6ac0;  alias, 1 drivers
S_0x5f5aceb137a0 .scope module, "mux_gate9" "Mux" 4 16, 5 3 0, S_0x5f5acea61090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5aceb1cb00_0 .net "in_a", 0 0, L_0x5f5acedd7b30;  1 drivers
v0x5f5aceb1cba0_0 .net "in_b", 0 0, L_0x5f5acedd7bd0;  1 drivers
v0x5f5aceb1ccb0_0 .net "out", 0 0, L_0x5f5acedd7970;  1 drivers
v0x5f5aceb1cd50_0 .net "sel", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceb1cdf0_0 .net "sel_out", 0 0, L_0x5f5acedd6e60;  1 drivers
v0x5f5aceb1cf70_0 .net "temp_a_out", 0 0, L_0x5f5acedd6fc0;  1 drivers
v0x5f5aceb1d120_0 .net "temp_b_out", 0 0, L_0x5f5acedd7120;  1 drivers
S_0x5f5aceb139a0 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5aceb137a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb14a00_0 .net "in_a", 0 0, L_0x5f5acedd7b30;  alias, 1 drivers
v0x5f5aceb14ad0_0 .net "in_b", 0 0, L_0x5f5acedd6e60;  alias, 1 drivers
v0x5f5aceb14ba0_0 .net "out", 0 0, L_0x5f5acedd6fc0;  alias, 1 drivers
v0x5f5aceb14cc0_0 .net "temp_out", 0 0, L_0x5f5acedd6f10;  1 drivers
S_0x5f5aceb13c10 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb139a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd6f10 .functor NAND 1, L_0x5f5acedd7b30, L_0x5f5acedd6e60, C4<1>, C4<1>;
v0x5f5aceb13e80_0 .net "in_a", 0 0, L_0x5f5acedd7b30;  alias, 1 drivers
v0x5f5aceb13f60_0 .net "in_b", 0 0, L_0x5f5acedd6e60;  alias, 1 drivers
v0x5f5aceb14020_0 .net "out", 0 0, L_0x5f5acedd6f10;  alias, 1 drivers
S_0x5f5aceb14140 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb139a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb14880_0 .net "in_a", 0 0, L_0x5f5acedd6f10;  alias, 1 drivers
v0x5f5aceb14920_0 .net "out", 0 0, L_0x5f5acedd6fc0;  alias, 1 drivers
S_0x5f5aceb14360 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb14140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd6fc0 .functor NAND 1, L_0x5f5acedd6f10, L_0x5f5acedd6f10, C4<1>, C4<1>;
v0x5f5aceb145d0_0 .net "in_a", 0 0, L_0x5f5acedd6f10;  alias, 1 drivers
v0x5f5aceb14690_0 .net "in_b", 0 0, L_0x5f5acedd6f10;  alias, 1 drivers
v0x5f5aceb14780_0 .net "out", 0 0, L_0x5f5acedd6fc0;  alias, 1 drivers
S_0x5f5aceb14d80 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5aceb137a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb15d90_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceb15e30_0 .net "in_b", 0 0, L_0x5f5acedd7bd0;  alias, 1 drivers
v0x5f5aceb15f20_0 .net "out", 0 0, L_0x5f5acedd7120;  alias, 1 drivers
v0x5f5aceb16040_0 .net "temp_out", 0 0, L_0x5f5acedd7070;  1 drivers
S_0x5f5aceb14f60 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb14d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd7070 .functor NAND 1, L_0x5f5aceddd4f0, L_0x5f5acedd7bd0, C4<1>, C4<1>;
v0x5f5aceb151d0_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceb15290_0 .net "in_b", 0 0, L_0x5f5acedd7bd0;  alias, 1 drivers
v0x5f5aceb15350_0 .net "out", 0 0, L_0x5f5acedd7070;  alias, 1 drivers
S_0x5f5aceb15470 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb14d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb15be0_0 .net "in_a", 0 0, L_0x5f5acedd7070;  alias, 1 drivers
v0x5f5aceb15c80_0 .net "out", 0 0, L_0x5f5acedd7120;  alias, 1 drivers
S_0x5f5aceb15690 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb15470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd7120 .functor NAND 1, L_0x5f5acedd7070, L_0x5f5acedd7070, C4<1>, C4<1>;
v0x5f5aceb15900_0 .net "in_a", 0 0, L_0x5f5acedd7070;  alias, 1 drivers
v0x5f5aceb159f0_0 .net "in_b", 0 0, L_0x5f5acedd7070;  alias, 1 drivers
v0x5f5aceb15ae0_0 .net "out", 0 0, L_0x5f5acedd7120;  alias, 1 drivers
S_0x5f5aceb16100 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5aceb137a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb16800_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceb168a0_0 .net "out", 0 0, L_0x5f5acedd6e60;  alias, 1 drivers
S_0x5f5aceb162d0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb16100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd6e60 .functor NAND 1, L_0x5f5aceddd4f0, L_0x5f5aceddd4f0, C4<1>, C4<1>;
v0x5f5aceb16520_0 .net "in_a", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceb165e0_0 .net "in_b", 0 0, L_0x5f5aceddd4f0;  alias, 1 drivers
v0x5f5aceb166a0_0 .net "out", 0 0, L_0x5f5acedd6e60;  alias, 1 drivers
S_0x5f5aceb169a0 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5aceb137a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb1c450_0 .net "branch1_out", 0 0, L_0x5f5acedd7330;  1 drivers
v0x5f5aceb1c580_0 .net "branch2_out", 0 0, L_0x5f5acedd7650;  1 drivers
v0x5f5aceb1c6d0_0 .net "in_a", 0 0, L_0x5f5acedd6fc0;  alias, 1 drivers
v0x5f5aceb1c7a0_0 .net "in_b", 0 0, L_0x5f5acedd7120;  alias, 1 drivers
v0x5f5aceb1c840_0 .net "out", 0 0, L_0x5f5acedd7970;  alias, 1 drivers
v0x5f5aceb1c8e0_0 .net "temp1_out", 0 0, L_0x5f5acedd7280;  1 drivers
v0x5f5aceb1c980_0 .net "temp2_out", 0 0, L_0x5f5acedd75a0;  1 drivers
v0x5f5aceb1ca20_0 .net "temp3_out", 0 0, L_0x5f5acedd78c0;  1 drivers
S_0x5f5aceb16bd0 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5aceb169a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb17c90_0 .net "in_a", 0 0, L_0x5f5acedd6fc0;  alias, 1 drivers
v0x5f5aceb17d30_0 .net "in_b", 0 0, L_0x5f5acedd6fc0;  alias, 1 drivers
v0x5f5aceb17df0_0 .net "out", 0 0, L_0x5f5acedd7280;  alias, 1 drivers
v0x5f5aceb17f10_0 .net "temp_out", 0 0, L_0x5f5acedd71d0;  1 drivers
S_0x5f5aceb16e40 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb16bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd71d0 .functor NAND 1, L_0x5f5acedd6fc0, L_0x5f5acedd6fc0, C4<1>, C4<1>;
v0x5f5aceb170b0_0 .net "in_a", 0 0, L_0x5f5acedd6fc0;  alias, 1 drivers
v0x5f5aceb17170_0 .net "in_b", 0 0, L_0x5f5acedd6fc0;  alias, 1 drivers
v0x5f5aceb172c0_0 .net "out", 0 0, L_0x5f5acedd71d0;  alias, 1 drivers
S_0x5f5aceb173c0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb16bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb17ae0_0 .net "in_a", 0 0, L_0x5f5acedd71d0;  alias, 1 drivers
v0x5f5aceb17b80_0 .net "out", 0 0, L_0x5f5acedd7280;  alias, 1 drivers
S_0x5f5aceb17590 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb173c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd7280 .functor NAND 1, L_0x5f5acedd71d0, L_0x5f5acedd71d0, C4<1>, C4<1>;
v0x5f5aceb17800_0 .net "in_a", 0 0, L_0x5f5acedd71d0;  alias, 1 drivers
v0x5f5aceb178f0_0 .net "in_b", 0 0, L_0x5f5acedd71d0;  alias, 1 drivers
v0x5f5aceb179e0_0 .net "out", 0 0, L_0x5f5acedd7280;  alias, 1 drivers
S_0x5f5aceb18080 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5aceb169a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb190b0_0 .net "in_a", 0 0, L_0x5f5acedd7120;  alias, 1 drivers
v0x5f5aceb19150_0 .net "in_b", 0 0, L_0x5f5acedd7120;  alias, 1 drivers
v0x5f5aceb19210_0 .net "out", 0 0, L_0x5f5acedd75a0;  alias, 1 drivers
v0x5f5aceb19330_0 .net "temp_out", 0 0, L_0x5f5acedd74f0;  1 drivers
S_0x5f5aceb18260 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb18080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd74f0 .functor NAND 1, L_0x5f5acedd7120, L_0x5f5acedd7120, C4<1>, C4<1>;
v0x5f5aceb184d0_0 .net "in_a", 0 0, L_0x5f5acedd7120;  alias, 1 drivers
v0x5f5aceb18590_0 .net "in_b", 0 0, L_0x5f5acedd7120;  alias, 1 drivers
v0x5f5aceb186e0_0 .net "out", 0 0, L_0x5f5acedd74f0;  alias, 1 drivers
S_0x5f5aceb187e0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb18080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb18f00_0 .net "in_a", 0 0, L_0x5f5acedd74f0;  alias, 1 drivers
v0x5f5aceb18fa0_0 .net "out", 0 0, L_0x5f5acedd75a0;  alias, 1 drivers
S_0x5f5aceb189b0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb187e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd75a0 .functor NAND 1, L_0x5f5acedd74f0, L_0x5f5acedd74f0, C4<1>, C4<1>;
v0x5f5aceb18c20_0 .net "in_a", 0 0, L_0x5f5acedd74f0;  alias, 1 drivers
v0x5f5aceb18d10_0 .net "in_b", 0 0, L_0x5f5acedd74f0;  alias, 1 drivers
v0x5f5aceb18e00_0 .net "out", 0 0, L_0x5f5acedd75a0;  alias, 1 drivers
S_0x5f5aceb194a0 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5aceb169a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb1a4e0_0 .net "in_a", 0 0, L_0x5f5acedd7330;  alias, 1 drivers
v0x5f5aceb1a5b0_0 .net "in_b", 0 0, L_0x5f5acedd7650;  alias, 1 drivers
v0x5f5aceb1a680_0 .net "out", 0 0, L_0x5f5acedd78c0;  alias, 1 drivers
v0x5f5aceb1a7a0_0 .net "temp_out", 0 0, L_0x5f5acedd7810;  1 drivers
S_0x5f5aceb19680 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb194a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd7810 .functor NAND 1, L_0x5f5acedd7330, L_0x5f5acedd7650, C4<1>, C4<1>;
v0x5f5aceb198d0_0 .net "in_a", 0 0, L_0x5f5acedd7330;  alias, 1 drivers
v0x5f5aceb199b0_0 .net "in_b", 0 0, L_0x5f5acedd7650;  alias, 1 drivers
v0x5f5aceb19a70_0 .net "out", 0 0, L_0x5f5acedd7810;  alias, 1 drivers
S_0x5f5aceb19bc0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb194a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb1a330_0 .net "in_a", 0 0, L_0x5f5acedd7810;  alias, 1 drivers
v0x5f5aceb1a3d0_0 .net "out", 0 0, L_0x5f5acedd78c0;  alias, 1 drivers
S_0x5f5aceb19de0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb19bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd78c0 .functor NAND 1, L_0x5f5acedd7810, L_0x5f5acedd7810, C4<1>, C4<1>;
v0x5f5aceb1a050_0 .net "in_a", 0 0, L_0x5f5acedd7810;  alias, 1 drivers
v0x5f5aceb1a140_0 .net "in_b", 0 0, L_0x5f5acedd7810;  alias, 1 drivers
v0x5f5aceb1a230_0 .net "out", 0 0, L_0x5f5acedd78c0;  alias, 1 drivers
S_0x5f5aceb1a8f0 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5aceb169a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb1b020_0 .net "in_a", 0 0, L_0x5f5acedd7280;  alias, 1 drivers
v0x5f5aceb1b0c0_0 .net "out", 0 0, L_0x5f5acedd7330;  alias, 1 drivers
S_0x5f5aceb1aac0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb1a8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd7330 .functor NAND 1, L_0x5f5acedd7280, L_0x5f5acedd7280, C4<1>, C4<1>;
v0x5f5aceb1ad30_0 .net "in_a", 0 0, L_0x5f5acedd7280;  alias, 1 drivers
v0x5f5aceb1adf0_0 .net "in_b", 0 0, L_0x5f5acedd7280;  alias, 1 drivers
v0x5f5aceb1af40_0 .net "out", 0 0, L_0x5f5acedd7330;  alias, 1 drivers
S_0x5f5aceb1b1c0 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5aceb169a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb1b990_0 .net "in_a", 0 0, L_0x5f5acedd75a0;  alias, 1 drivers
v0x5f5aceb1ba30_0 .net "out", 0 0, L_0x5f5acedd7650;  alias, 1 drivers
S_0x5f5aceb1b430 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb1b1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd7650 .functor NAND 1, L_0x5f5acedd75a0, L_0x5f5acedd75a0, C4<1>, C4<1>;
v0x5f5aceb1b6a0_0 .net "in_a", 0 0, L_0x5f5acedd75a0;  alias, 1 drivers
v0x5f5aceb1b760_0 .net "in_b", 0 0, L_0x5f5acedd75a0;  alias, 1 drivers
v0x5f5aceb1b8b0_0 .net "out", 0 0, L_0x5f5acedd7650;  alias, 1 drivers
S_0x5f5aceb1bb30 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5aceb169a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb1c2d0_0 .net "in_a", 0 0, L_0x5f5acedd78c0;  alias, 1 drivers
v0x5f5aceb1c370_0 .net "out", 0 0, L_0x5f5acedd7970;  alias, 1 drivers
S_0x5f5aceb1bd50 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb1bb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedd7970 .functor NAND 1, L_0x5f5acedd78c0, L_0x5f5acedd78c0, C4<1>, C4<1>;
v0x5f5aceb1bfc0_0 .net "in_a", 0 0, L_0x5f5acedd78c0;  alias, 1 drivers
v0x5f5aceb1c080_0 .net "in_b", 0 0, L_0x5f5acedd78c0;  alias, 1 drivers
v0x5f5aceb1c1d0_0 .net "out", 0 0, L_0x5f5acedd7970;  alias, 1 drivers
S_0x5f5aceb1ded0 .scope module, "mux4way16_gate2" "Mux4Way16" 2 11, 3 3 0, S_0x5f5ace53c150;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in_a";
    .port_info 1 /INPUT 16 "in_b";
    .port_info 2 /INPUT 16 "in_c";
    .port_info 3 /INPUT 16 "in_d";
    .port_info 4 /OUTPUT 16 "out";
    .port_info 5 /INPUT 2 "sel";
v0x5f5aced136f0_0 .net "group_1", 15 0, L_0x5f5acedebd20;  1 drivers
v0x5f5aced13820_0 .net "group_2", 15 0, L_0x5f5acedfa9c0;  1 drivers
v0x5f5aced13930_0 .net "in_a", 15 0, o0x716f9d5e8e48;  alias, 0 drivers
v0x5f5aced139d0_0 .net "in_b", 15 0, o0x716f9d5fb5f8;  alias, 0 drivers
v0x5f5aced13a70_0 .net "in_c", 15 0, o0x716f9d5e8e78;  alias, 0 drivers
v0x5f5aced13b60_0 .net "in_d", 15 0, o0x716f9d5fb628;  alias, 0 drivers
v0x5f5aced13c00_0 .net "out", 15 0, L_0x5f5acee09390;  alias, 1 drivers
v0x5f5aced13cd0_0 .net "sel", 1 0, L_0x5f5acee094c0;  1 drivers
L_0x5f5acedebdb0 .part L_0x5f5acee094c0, 1, 1;
L_0x5f5acedfaa50 .part L_0x5f5acee094c0, 1, 1;
L_0x5f5acee09420 .part L_0x5f5acee094c0, 0, 1;
S_0x5f5aceb1e170 .scope module, "mux16_gate1" "Mux16" 3 13, 4 3 0, S_0x5f5aceb1ded0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in_a";
    .port_info 1 /INPUT 16 "in_b";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /INPUT 1 "sel";
L_0x5f5acedebd20 .functor BUFZ 16, L_0x5f5acedebc80, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5f5acebba4a0_0 .net "in_a", 15 0, o0x716f9d5e8e48;  alias, 0 drivers
v0x5f5acebba5a0_0 .net "in_b", 15 0, o0x716f9d5e8e78;  alias, 0 drivers
v0x5f5acebba680_0 .net "out", 15 0, L_0x5f5acedebd20;  alias, 1 drivers
v0x5f5acebba740_0 .net "sel", 0 0, L_0x5f5acedebdb0;  1 drivers
v0x5f5acebba7e0_0 .net/s "tmp_out", 15 0, L_0x5f5acedebc80;  1 drivers
L_0x5f5acedde300 .part o0x716f9d5e8e48, 0, 1;
L_0x5f5acedde3c0 .part o0x716f9d5e8e78, 0, 1;
L_0x5f5aceddf130 .part o0x716f9d5e8e48, 1, 1;
L_0x5f5aceddf1d0 .part o0x716f9d5e8e78, 1, 1;
L_0x5f5acede0070 .part o0x716f9d5e8e48, 2, 1;
L_0x5f5acede0110 .part o0x716f9d5e8e78, 2, 1;
L_0x5f5acede0ec0 .part o0x716f9d5e8e48, 3, 1;
L_0x5f5acede0f60 .part o0x716f9d5e8e78, 3, 1;
L_0x5f5acede1cd0 .part o0x716f9d5e8e48, 4, 1;
L_0x5f5acede1d70 .part o0x716f9d5e8e78, 4, 1;
L_0x5f5acede2b40 .part o0x716f9d5e8e48, 5, 1;
L_0x5f5acede2cf0 .part o0x716f9d5e8e78, 5, 1;
L_0x5f5acede3be0 .part o0x716f9d5e8e48, 6, 1;
L_0x5f5acede3c80 .part o0x716f9d5e8e78, 6, 1;
L_0x5f5acede4a00 .part o0x716f9d5e8e48, 7, 1;
L_0x5f5acede4aa0 .part o0x716f9d5e8e78, 7, 1;
L_0x5f5acede58a0 .part o0x716f9d5e8e48, 8, 1;
L_0x5f5acede5940 .part o0x716f9d5e8e78, 8, 1;
L_0x5f5acede6750 .part o0x716f9d5e8e48, 9, 1;
L_0x5f5acede67f0 .part o0x716f9d5e8e78, 9, 1;
L_0x5f5acede59e0 .part o0x716f9d5e8e48, 10, 1;
L_0x5f5acede7ce0 .part o0x716f9d5e8e78, 10, 1;
L_0x5f5acede8790 .part o0x716f9d5e8e48, 11, 1;
L_0x5f5acede8830 .part o0x716f9d5e8e78, 11, 1;
L_0x5f5acede92f0 .part o0x716f9d5e8e48, 12, 1;
L_0x5f5acede9390 .part o0x716f9d5e8e78, 12, 1;
L_0x5f5acede9e60 .part o0x716f9d5e8e48, 13, 1;
L_0x5f5acedea110 .part o0x716f9d5e8e78, 13, 1;
L_0x5f5acedeabe0 .part o0x716f9d5e8e48, 14, 1;
L_0x5f5acedeac80 .part o0x716f9d5e8e78, 14, 1;
L_0x5f5acedeba30 .part o0x716f9d5e8e48, 15, 1;
L_0x5f5acedebad0 .part o0x716f9d5e8e78, 15, 1;
LS_0x5f5acedebc80_0_0 .concat8 [ 1 1 1 1], L_0x5f5acedde140, L_0x5f5aceddef70, L_0x5f5aceddfeb0, L_0x5f5acede0d00;
LS_0x5f5acedebc80_0_4 .concat8 [ 1 1 1 1], L_0x5f5acede1b10, L_0x5f5acede2980, L_0x5f5acede3a20, L_0x5f5acede4840;
LS_0x5f5acedebc80_0_8 .concat8 [ 1 1 1 1], L_0x5f5acede56e0, L_0x5f5acede6590, L_0x5f5acede7b60, L_0x5f5acede8610;
LS_0x5f5acedebc80_0_12 .concat8 [ 1 1 1 1], L_0x5f5acede9170, L_0x5f5acede9ce0, L_0x5f5acedeaa60, L_0x5f5acedeb870;
L_0x5f5acedebc80 .concat8 [ 4 4 4 4], LS_0x5f5acedebc80_0_0, LS_0x5f5acedebc80_0_4, LS_0x5f5acedebc80_0_8, LS_0x5f5acedebc80_0_12;
S_0x5f5aceb1e3f0 .scope module, "mux_gate0" "Mux" 4 7, 5 3 0, S_0x5f5aceb1e170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5aceb27910_0 .net "in_a", 0 0, L_0x5f5acedde300;  1 drivers
v0x5f5aceb279b0_0 .net "in_b", 0 0, L_0x5f5acedde3c0;  1 drivers
v0x5f5aceb27ac0_0 .net "out", 0 0, L_0x5f5acedde140;  1 drivers
v0x5f5aceb27b60_0 .net "sel", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb27c00_0 .net "sel_out", 0 0, L_0x5f5aceddd630;  1 drivers
v0x5f5aceb27d80_0 .net "temp_a_out", 0 0, L_0x5f5aceddd790;  1 drivers
v0x5f5aceb27f30_0 .net "temp_b_out", 0 0, L_0x5f5aceddd8f0;  1 drivers
S_0x5f5aceb1e690 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5aceb1e3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb1f780_0 .net "in_a", 0 0, L_0x5f5acedde300;  alias, 1 drivers
v0x5f5aceb1f850_0 .net "in_b", 0 0, L_0x5f5aceddd630;  alias, 1 drivers
v0x5f5aceb1f920_0 .net "out", 0 0, L_0x5f5aceddd790;  alias, 1 drivers
v0x5f5aceb1fa40_0 .net "temp_out", 0 0, L_0x5f5aceddd6e0;  1 drivers
S_0x5f5aceb1e900 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb1e690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddd6e0 .functor NAND 1, L_0x5f5acedde300, L_0x5f5aceddd630, C4<1>, C4<1>;
v0x5f5aceb1eb70_0 .net "in_a", 0 0, L_0x5f5acedde300;  alias, 1 drivers
v0x5f5aceb1ec50_0 .net "in_b", 0 0, L_0x5f5aceddd630;  alias, 1 drivers
v0x5f5aceb1ed10_0 .net "out", 0 0, L_0x5f5aceddd6e0;  alias, 1 drivers
S_0x5f5aceb1ee60 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb1e690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb1f5d0_0 .net "in_a", 0 0, L_0x5f5aceddd6e0;  alias, 1 drivers
v0x5f5aceb1f670_0 .net "out", 0 0, L_0x5f5aceddd790;  alias, 1 drivers
S_0x5f5aceb1f080 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb1ee60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddd790 .functor NAND 1, L_0x5f5aceddd6e0, L_0x5f5aceddd6e0, C4<1>, C4<1>;
v0x5f5aceb1f2f0_0 .net "in_a", 0 0, L_0x5f5aceddd6e0;  alias, 1 drivers
v0x5f5aceb1f3e0_0 .net "in_b", 0 0, L_0x5f5aceddd6e0;  alias, 1 drivers
v0x5f5aceb1f4d0_0 .net "out", 0 0, L_0x5f5aceddd790;  alias, 1 drivers
S_0x5f5aceb1fb00 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5aceb1e3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb20b30_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb20c00_0 .net "in_b", 0 0, L_0x5f5acedde3c0;  alias, 1 drivers
v0x5f5aceb20cd0_0 .net "out", 0 0, L_0x5f5aceddd8f0;  alias, 1 drivers
v0x5f5aceb20df0_0 .net "temp_out", 0 0, L_0x5f5aceddd840;  1 drivers
S_0x5f5aceb1fce0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb1fb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddd840 .functor NAND 1, L_0x5f5acedebdb0, L_0x5f5acedde3c0, C4<1>, C4<1>;
v0x5f5aceb1ff50_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb20030_0 .net "in_b", 0 0, L_0x5f5acedde3c0;  alias, 1 drivers
v0x5f5aceb200f0_0 .net "out", 0 0, L_0x5f5aceddd840;  alias, 1 drivers
S_0x5f5aceb20210 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb1fb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb20980_0 .net "in_a", 0 0, L_0x5f5aceddd840;  alias, 1 drivers
v0x5f5aceb20a20_0 .net "out", 0 0, L_0x5f5aceddd8f0;  alias, 1 drivers
S_0x5f5aceb20430 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb20210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddd8f0 .functor NAND 1, L_0x5f5aceddd840, L_0x5f5aceddd840, C4<1>, C4<1>;
v0x5f5aceb206a0_0 .net "in_a", 0 0, L_0x5f5aceddd840;  alias, 1 drivers
v0x5f5aceb20790_0 .net "in_b", 0 0, L_0x5f5aceddd840;  alias, 1 drivers
v0x5f5aceb20880_0 .net "out", 0 0, L_0x5f5aceddd8f0;  alias, 1 drivers
S_0x5f5aceb20eb0 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5aceb1e3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb215d0_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb21700_0 .net "out", 0 0, L_0x5f5aceddd630;  alias, 1 drivers
S_0x5f5aceb21080 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb20eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddd630 .functor NAND 1, L_0x5f5acedebdb0, L_0x5f5acedebdb0, C4<1>, C4<1>;
v0x5f5aceb212d0_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb213e0_0 .net "in_b", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb214a0_0 .net "out", 0 0, L_0x5f5aceddd630;  alias, 1 drivers
S_0x5f5aceb21800 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5aceb1e3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb27260_0 .net "branch1_out", 0 0, L_0x5f5acedddb00;  1 drivers
v0x5f5aceb27390_0 .net "branch2_out", 0 0, L_0x5f5aceddde20;  1 drivers
v0x5f5aceb274e0_0 .net "in_a", 0 0, L_0x5f5aceddd790;  alias, 1 drivers
v0x5f5aceb275b0_0 .net "in_b", 0 0, L_0x5f5aceddd8f0;  alias, 1 drivers
v0x5f5aceb27650_0 .net "out", 0 0, L_0x5f5acedde140;  alias, 1 drivers
v0x5f5aceb276f0_0 .net "temp1_out", 0 0, L_0x5f5aceddda50;  1 drivers
v0x5f5aceb27790_0 .net "temp2_out", 0 0, L_0x5f5acedddd70;  1 drivers
v0x5f5aceb27830_0 .net "temp3_out", 0 0, L_0x5f5acedde090;  1 drivers
S_0x5f5aceb219e0 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5aceb21800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb22aa0_0 .net "in_a", 0 0, L_0x5f5aceddd790;  alias, 1 drivers
v0x5f5aceb22b40_0 .net "in_b", 0 0, L_0x5f5aceddd790;  alias, 1 drivers
v0x5f5aceb22c00_0 .net "out", 0 0, L_0x5f5aceddda50;  alias, 1 drivers
v0x5f5aceb22d20_0 .net "temp_out", 0 0, L_0x5f5aceddd9a0;  1 drivers
S_0x5f5aceb21c50 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb219e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddd9a0 .functor NAND 1, L_0x5f5aceddd790, L_0x5f5aceddd790, C4<1>, C4<1>;
v0x5f5aceb21ec0_0 .net "in_a", 0 0, L_0x5f5aceddd790;  alias, 1 drivers
v0x5f5aceb21f80_0 .net "in_b", 0 0, L_0x5f5aceddd790;  alias, 1 drivers
v0x5f5aceb220d0_0 .net "out", 0 0, L_0x5f5aceddd9a0;  alias, 1 drivers
S_0x5f5aceb221d0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb219e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb228f0_0 .net "in_a", 0 0, L_0x5f5aceddd9a0;  alias, 1 drivers
v0x5f5aceb22990_0 .net "out", 0 0, L_0x5f5aceddda50;  alias, 1 drivers
S_0x5f5aceb223a0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb221d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddda50 .functor NAND 1, L_0x5f5aceddd9a0, L_0x5f5aceddd9a0, C4<1>, C4<1>;
v0x5f5aceb22610_0 .net "in_a", 0 0, L_0x5f5aceddd9a0;  alias, 1 drivers
v0x5f5aceb22700_0 .net "in_b", 0 0, L_0x5f5aceddd9a0;  alias, 1 drivers
v0x5f5aceb227f0_0 .net "out", 0 0, L_0x5f5aceddda50;  alias, 1 drivers
S_0x5f5aceb22e90 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5aceb21800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb23ec0_0 .net "in_a", 0 0, L_0x5f5aceddd8f0;  alias, 1 drivers
v0x5f5aceb23f60_0 .net "in_b", 0 0, L_0x5f5aceddd8f0;  alias, 1 drivers
v0x5f5aceb24020_0 .net "out", 0 0, L_0x5f5acedddd70;  alias, 1 drivers
v0x5f5aceb24140_0 .net "temp_out", 0 0, L_0x5f5acedddcc0;  1 drivers
S_0x5f5aceb23070 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb22e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedddcc0 .functor NAND 1, L_0x5f5aceddd8f0, L_0x5f5aceddd8f0, C4<1>, C4<1>;
v0x5f5aceb232e0_0 .net "in_a", 0 0, L_0x5f5aceddd8f0;  alias, 1 drivers
v0x5f5aceb233a0_0 .net "in_b", 0 0, L_0x5f5aceddd8f0;  alias, 1 drivers
v0x5f5aceb234f0_0 .net "out", 0 0, L_0x5f5acedddcc0;  alias, 1 drivers
S_0x5f5aceb235f0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb22e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb23d10_0 .net "in_a", 0 0, L_0x5f5acedddcc0;  alias, 1 drivers
v0x5f5aceb23db0_0 .net "out", 0 0, L_0x5f5acedddd70;  alias, 1 drivers
S_0x5f5aceb237c0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb235f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedddd70 .functor NAND 1, L_0x5f5acedddcc0, L_0x5f5acedddcc0, C4<1>, C4<1>;
v0x5f5aceb23a30_0 .net "in_a", 0 0, L_0x5f5acedddcc0;  alias, 1 drivers
v0x5f5aceb23b20_0 .net "in_b", 0 0, L_0x5f5acedddcc0;  alias, 1 drivers
v0x5f5aceb23c10_0 .net "out", 0 0, L_0x5f5acedddd70;  alias, 1 drivers
S_0x5f5aceb242b0 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5aceb21800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb252f0_0 .net "in_a", 0 0, L_0x5f5acedddb00;  alias, 1 drivers
v0x5f5aceb253c0_0 .net "in_b", 0 0, L_0x5f5aceddde20;  alias, 1 drivers
v0x5f5aceb25490_0 .net "out", 0 0, L_0x5f5acedde090;  alias, 1 drivers
v0x5f5aceb255b0_0 .net "temp_out", 0 0, L_0x5f5acedddfe0;  1 drivers
S_0x5f5aceb24490 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb242b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedddfe0 .functor NAND 1, L_0x5f5acedddb00, L_0x5f5aceddde20, C4<1>, C4<1>;
v0x5f5aceb246e0_0 .net "in_a", 0 0, L_0x5f5acedddb00;  alias, 1 drivers
v0x5f5aceb247c0_0 .net "in_b", 0 0, L_0x5f5aceddde20;  alias, 1 drivers
v0x5f5aceb24880_0 .net "out", 0 0, L_0x5f5acedddfe0;  alias, 1 drivers
S_0x5f5aceb249d0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb242b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb25140_0 .net "in_a", 0 0, L_0x5f5acedddfe0;  alias, 1 drivers
v0x5f5aceb251e0_0 .net "out", 0 0, L_0x5f5acedde090;  alias, 1 drivers
S_0x5f5aceb24bf0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb249d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedde090 .functor NAND 1, L_0x5f5acedddfe0, L_0x5f5acedddfe0, C4<1>, C4<1>;
v0x5f5aceb24e60_0 .net "in_a", 0 0, L_0x5f5acedddfe0;  alias, 1 drivers
v0x5f5aceb24f50_0 .net "in_b", 0 0, L_0x5f5acedddfe0;  alias, 1 drivers
v0x5f5aceb25040_0 .net "out", 0 0, L_0x5f5acedde090;  alias, 1 drivers
S_0x5f5aceb25700 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5aceb21800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb25e30_0 .net "in_a", 0 0, L_0x5f5aceddda50;  alias, 1 drivers
v0x5f5aceb25ed0_0 .net "out", 0 0, L_0x5f5acedddb00;  alias, 1 drivers
S_0x5f5aceb258d0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb25700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedddb00 .functor NAND 1, L_0x5f5aceddda50, L_0x5f5aceddda50, C4<1>, C4<1>;
v0x5f5aceb25b40_0 .net "in_a", 0 0, L_0x5f5aceddda50;  alias, 1 drivers
v0x5f5aceb25c00_0 .net "in_b", 0 0, L_0x5f5aceddda50;  alias, 1 drivers
v0x5f5aceb25d50_0 .net "out", 0 0, L_0x5f5acedddb00;  alias, 1 drivers
S_0x5f5aceb25fd0 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5aceb21800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb267a0_0 .net "in_a", 0 0, L_0x5f5acedddd70;  alias, 1 drivers
v0x5f5aceb26840_0 .net "out", 0 0, L_0x5f5aceddde20;  alias, 1 drivers
S_0x5f5aceb26240 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb25fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddde20 .functor NAND 1, L_0x5f5acedddd70, L_0x5f5acedddd70, C4<1>, C4<1>;
v0x5f5aceb264b0_0 .net "in_a", 0 0, L_0x5f5acedddd70;  alias, 1 drivers
v0x5f5aceb26570_0 .net "in_b", 0 0, L_0x5f5acedddd70;  alias, 1 drivers
v0x5f5aceb266c0_0 .net "out", 0 0, L_0x5f5aceddde20;  alias, 1 drivers
S_0x5f5aceb26940 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5aceb21800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb270e0_0 .net "in_a", 0 0, L_0x5f5acedde090;  alias, 1 drivers
v0x5f5aceb27180_0 .net "out", 0 0, L_0x5f5acedde140;  alias, 1 drivers
S_0x5f5aceb26b60 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb26940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedde140 .functor NAND 1, L_0x5f5acedde090, L_0x5f5acedde090, C4<1>, C4<1>;
v0x5f5aceb26dd0_0 .net "in_a", 0 0, L_0x5f5acedde090;  alias, 1 drivers
v0x5f5aceb26e90_0 .net "in_b", 0 0, L_0x5f5acedde090;  alias, 1 drivers
v0x5f5aceb26fe0_0 .net "out", 0 0, L_0x5f5acedde140;  alias, 1 drivers
S_0x5f5aceb28120 .scope module, "mux_gate1" "Mux" 4 8, 5 3 0, S_0x5f5aceb1e170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5aceb31500_0 .net "in_a", 0 0, L_0x5f5aceddf130;  1 drivers
v0x5f5aceb315a0_0 .net "in_b", 0 0, L_0x5f5aceddf1d0;  1 drivers
v0x5f5aceb316b0_0 .net "out", 0 0, L_0x5f5aceddef70;  1 drivers
v0x5f5aceb31750_0 .net "sel", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb317f0_0 .net "sel_out", 0 0, L_0x5f5acedde460;  1 drivers
v0x5f5aceb31970_0 .net "temp_a_out", 0 0, L_0x5f5acedde5c0;  1 drivers
v0x5f5aceb31b20_0 .net "temp_b_out", 0 0, L_0x5f5acedde720;  1 drivers
S_0x5f5aceb28340 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5aceb28120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb29380_0 .net "in_a", 0 0, L_0x5f5aceddf130;  alias, 1 drivers
v0x5f5aceb29450_0 .net "in_b", 0 0, L_0x5f5acedde460;  alias, 1 drivers
v0x5f5aceb29520_0 .net "out", 0 0, L_0x5f5acedde5c0;  alias, 1 drivers
v0x5f5aceb29640_0 .net "temp_out", 0 0, L_0x5f5acedde510;  1 drivers
S_0x5f5aceb28590 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb28340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedde510 .functor NAND 1, L_0x5f5aceddf130, L_0x5f5acedde460, C4<1>, C4<1>;
v0x5f5aceb28800_0 .net "in_a", 0 0, L_0x5f5aceddf130;  alias, 1 drivers
v0x5f5aceb288e0_0 .net "in_b", 0 0, L_0x5f5acedde460;  alias, 1 drivers
v0x5f5aceb289a0_0 .net "out", 0 0, L_0x5f5acedde510;  alias, 1 drivers
S_0x5f5aceb28ac0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb28340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb29200_0 .net "in_a", 0 0, L_0x5f5acedde510;  alias, 1 drivers
v0x5f5aceb292a0_0 .net "out", 0 0, L_0x5f5acedde5c0;  alias, 1 drivers
S_0x5f5aceb28ce0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb28ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedde5c0 .functor NAND 1, L_0x5f5acedde510, L_0x5f5acedde510, C4<1>, C4<1>;
v0x5f5aceb28f50_0 .net "in_a", 0 0, L_0x5f5acedde510;  alias, 1 drivers
v0x5f5aceb29010_0 .net "in_b", 0 0, L_0x5f5acedde510;  alias, 1 drivers
v0x5f5aceb29100_0 .net "out", 0 0, L_0x5f5acedde5c0;  alias, 1 drivers
S_0x5f5aceb29700 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5aceb28120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb2a710_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb2a7b0_0 .net "in_b", 0 0, L_0x5f5aceddf1d0;  alias, 1 drivers
v0x5f5aceb2a8a0_0 .net "out", 0 0, L_0x5f5acedde720;  alias, 1 drivers
v0x5f5aceb2a9c0_0 .net "temp_out", 0 0, L_0x5f5acedde670;  1 drivers
S_0x5f5aceb298e0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb29700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedde670 .functor NAND 1, L_0x5f5acedebdb0, L_0x5f5aceddf1d0, C4<1>, C4<1>;
v0x5f5aceb29b50_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb29c10_0 .net "in_b", 0 0, L_0x5f5aceddf1d0;  alias, 1 drivers
v0x5f5aceb29cd0_0 .net "out", 0 0, L_0x5f5acedde670;  alias, 1 drivers
S_0x5f5aceb29df0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb29700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb2a560_0 .net "in_a", 0 0, L_0x5f5acedde670;  alias, 1 drivers
v0x5f5aceb2a600_0 .net "out", 0 0, L_0x5f5acedde720;  alias, 1 drivers
S_0x5f5aceb2a010 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb29df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedde720 .functor NAND 1, L_0x5f5acedde670, L_0x5f5acedde670, C4<1>, C4<1>;
v0x5f5aceb2a280_0 .net "in_a", 0 0, L_0x5f5acedde670;  alias, 1 drivers
v0x5f5aceb2a370_0 .net "in_b", 0 0, L_0x5f5acedde670;  alias, 1 drivers
v0x5f5aceb2a460_0 .net "out", 0 0, L_0x5f5acedde720;  alias, 1 drivers
S_0x5f5aceb2aa80 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5aceb28120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb2b290_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb2b330_0 .net "out", 0 0, L_0x5f5acedde460;  alias, 1 drivers
S_0x5f5aceb2ac50 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb2aa80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedde460 .functor NAND 1, L_0x5f5acedebdb0, L_0x5f5acedebdb0, C4<1>, C4<1>;
v0x5f5aceb2aea0_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb2b070_0 .net "in_b", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb2b130_0 .net "out", 0 0, L_0x5f5acedde460;  alias, 1 drivers
S_0x5f5aceb2b430 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5aceb28120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb30e50_0 .net "branch1_out", 0 0, L_0x5f5acedde930;  1 drivers
v0x5f5aceb30f80_0 .net "branch2_out", 0 0, L_0x5f5aceddec50;  1 drivers
v0x5f5aceb310d0_0 .net "in_a", 0 0, L_0x5f5acedde5c0;  alias, 1 drivers
v0x5f5aceb311a0_0 .net "in_b", 0 0, L_0x5f5acedde720;  alias, 1 drivers
v0x5f5aceb31240_0 .net "out", 0 0, L_0x5f5aceddef70;  alias, 1 drivers
v0x5f5aceb312e0_0 .net "temp1_out", 0 0, L_0x5f5acedde880;  1 drivers
v0x5f5aceb31380_0 .net "temp2_out", 0 0, L_0x5f5aceddeba0;  1 drivers
v0x5f5aceb31420_0 .net "temp3_out", 0 0, L_0x5f5aceddeec0;  1 drivers
S_0x5f5aceb2b660 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5aceb2b430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb2c690_0 .net "in_a", 0 0, L_0x5f5acedde5c0;  alias, 1 drivers
v0x5f5aceb2c730_0 .net "in_b", 0 0, L_0x5f5acedde5c0;  alias, 1 drivers
v0x5f5aceb2c7f0_0 .net "out", 0 0, L_0x5f5acedde880;  alias, 1 drivers
v0x5f5aceb2c910_0 .net "temp_out", 0 0, L_0x5f5acedde7d0;  1 drivers
S_0x5f5aceb2b8d0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb2b660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedde7d0 .functor NAND 1, L_0x5f5acedde5c0, L_0x5f5acedde5c0, C4<1>, C4<1>;
v0x5f5aceb2bb40_0 .net "in_a", 0 0, L_0x5f5acedde5c0;  alias, 1 drivers
v0x5f5aceb2bc00_0 .net "in_b", 0 0, L_0x5f5acedde5c0;  alias, 1 drivers
v0x5f5aceb2bcc0_0 .net "out", 0 0, L_0x5f5acedde7d0;  alias, 1 drivers
S_0x5f5aceb2bdc0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb2b660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb2c4e0_0 .net "in_a", 0 0, L_0x5f5acedde7d0;  alias, 1 drivers
v0x5f5aceb2c580_0 .net "out", 0 0, L_0x5f5acedde880;  alias, 1 drivers
S_0x5f5aceb2bf90 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb2bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedde880 .functor NAND 1, L_0x5f5acedde7d0, L_0x5f5acedde7d0, C4<1>, C4<1>;
v0x5f5aceb2c200_0 .net "in_a", 0 0, L_0x5f5acedde7d0;  alias, 1 drivers
v0x5f5aceb2c2f0_0 .net "in_b", 0 0, L_0x5f5acedde7d0;  alias, 1 drivers
v0x5f5aceb2c3e0_0 .net "out", 0 0, L_0x5f5acedde880;  alias, 1 drivers
S_0x5f5aceb2ca80 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5aceb2b430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb2dab0_0 .net "in_a", 0 0, L_0x5f5acedde720;  alias, 1 drivers
v0x5f5aceb2db50_0 .net "in_b", 0 0, L_0x5f5acedde720;  alias, 1 drivers
v0x5f5aceb2dc10_0 .net "out", 0 0, L_0x5f5aceddeba0;  alias, 1 drivers
v0x5f5aceb2dd30_0 .net "temp_out", 0 0, L_0x5f5aceddeaf0;  1 drivers
S_0x5f5aceb2cc60 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb2ca80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddeaf0 .functor NAND 1, L_0x5f5acedde720, L_0x5f5acedde720, C4<1>, C4<1>;
v0x5f5aceb2ced0_0 .net "in_a", 0 0, L_0x5f5acedde720;  alias, 1 drivers
v0x5f5aceb2cf90_0 .net "in_b", 0 0, L_0x5f5acedde720;  alias, 1 drivers
v0x5f5aceb2d0e0_0 .net "out", 0 0, L_0x5f5aceddeaf0;  alias, 1 drivers
S_0x5f5aceb2d1e0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb2ca80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb2d900_0 .net "in_a", 0 0, L_0x5f5aceddeaf0;  alias, 1 drivers
v0x5f5aceb2d9a0_0 .net "out", 0 0, L_0x5f5aceddeba0;  alias, 1 drivers
S_0x5f5aceb2d3b0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb2d1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddeba0 .functor NAND 1, L_0x5f5aceddeaf0, L_0x5f5aceddeaf0, C4<1>, C4<1>;
v0x5f5aceb2d620_0 .net "in_a", 0 0, L_0x5f5aceddeaf0;  alias, 1 drivers
v0x5f5aceb2d710_0 .net "in_b", 0 0, L_0x5f5aceddeaf0;  alias, 1 drivers
v0x5f5aceb2d800_0 .net "out", 0 0, L_0x5f5aceddeba0;  alias, 1 drivers
S_0x5f5aceb2dea0 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5aceb2b430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb2eee0_0 .net "in_a", 0 0, L_0x5f5acedde930;  alias, 1 drivers
v0x5f5aceb2efb0_0 .net "in_b", 0 0, L_0x5f5aceddec50;  alias, 1 drivers
v0x5f5aceb2f080_0 .net "out", 0 0, L_0x5f5aceddeec0;  alias, 1 drivers
v0x5f5aceb2f1a0_0 .net "temp_out", 0 0, L_0x5f5aceddee10;  1 drivers
S_0x5f5aceb2e080 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb2dea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddee10 .functor NAND 1, L_0x5f5acedde930, L_0x5f5aceddec50, C4<1>, C4<1>;
v0x5f5aceb2e2d0_0 .net "in_a", 0 0, L_0x5f5acedde930;  alias, 1 drivers
v0x5f5aceb2e3b0_0 .net "in_b", 0 0, L_0x5f5aceddec50;  alias, 1 drivers
v0x5f5aceb2e470_0 .net "out", 0 0, L_0x5f5aceddee10;  alias, 1 drivers
S_0x5f5aceb2e5c0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb2dea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb2ed30_0 .net "in_a", 0 0, L_0x5f5aceddee10;  alias, 1 drivers
v0x5f5aceb2edd0_0 .net "out", 0 0, L_0x5f5aceddeec0;  alias, 1 drivers
S_0x5f5aceb2e7e0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb2e5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddeec0 .functor NAND 1, L_0x5f5aceddee10, L_0x5f5aceddee10, C4<1>, C4<1>;
v0x5f5aceb2ea50_0 .net "in_a", 0 0, L_0x5f5aceddee10;  alias, 1 drivers
v0x5f5aceb2eb40_0 .net "in_b", 0 0, L_0x5f5aceddee10;  alias, 1 drivers
v0x5f5aceb2ec30_0 .net "out", 0 0, L_0x5f5aceddeec0;  alias, 1 drivers
S_0x5f5aceb2f2f0 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5aceb2b430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb2fa20_0 .net "in_a", 0 0, L_0x5f5acedde880;  alias, 1 drivers
v0x5f5aceb2fac0_0 .net "out", 0 0, L_0x5f5acedde930;  alias, 1 drivers
S_0x5f5aceb2f4c0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb2f2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedde930 .functor NAND 1, L_0x5f5acedde880, L_0x5f5acedde880, C4<1>, C4<1>;
v0x5f5aceb2f730_0 .net "in_a", 0 0, L_0x5f5acedde880;  alias, 1 drivers
v0x5f5aceb2f7f0_0 .net "in_b", 0 0, L_0x5f5acedde880;  alias, 1 drivers
v0x5f5aceb2f940_0 .net "out", 0 0, L_0x5f5acedde930;  alias, 1 drivers
S_0x5f5aceb2fbc0 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5aceb2b430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb30390_0 .net "in_a", 0 0, L_0x5f5aceddeba0;  alias, 1 drivers
v0x5f5aceb30430_0 .net "out", 0 0, L_0x5f5aceddec50;  alias, 1 drivers
S_0x5f5aceb2fe30 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb2fbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddec50 .functor NAND 1, L_0x5f5aceddeba0, L_0x5f5aceddeba0, C4<1>, C4<1>;
v0x5f5aceb300a0_0 .net "in_a", 0 0, L_0x5f5aceddeba0;  alias, 1 drivers
v0x5f5aceb30160_0 .net "in_b", 0 0, L_0x5f5aceddeba0;  alias, 1 drivers
v0x5f5aceb302b0_0 .net "out", 0 0, L_0x5f5aceddec50;  alias, 1 drivers
S_0x5f5aceb30530 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5aceb2b430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb30cd0_0 .net "in_a", 0 0, L_0x5f5aceddeec0;  alias, 1 drivers
v0x5f5aceb30d70_0 .net "out", 0 0, L_0x5f5aceddef70;  alias, 1 drivers
S_0x5f5aceb30750 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb30530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddef70 .functor NAND 1, L_0x5f5aceddeec0, L_0x5f5aceddeec0, C4<1>, C4<1>;
v0x5f5aceb309c0_0 .net "in_a", 0 0, L_0x5f5aceddeec0;  alias, 1 drivers
v0x5f5aceb30a80_0 .net "in_b", 0 0, L_0x5f5aceddeec0;  alias, 1 drivers
v0x5f5aceb30bd0_0 .net "out", 0 0, L_0x5f5aceddef70;  alias, 1 drivers
S_0x5f5aceb31d10 .scope module, "mux_gate10" "Mux" 4 17, 5 3 0, S_0x5f5aceb1e170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5aceb3b080_0 .net "in_a", 0 0, L_0x5f5acede59e0;  1 drivers
v0x5f5aceb3b120_0 .net "in_b", 0 0, L_0x5f5acede7ce0;  1 drivers
v0x5f5aceb3b230_0 .net "out", 0 0, L_0x5f5acede7b60;  1 drivers
v0x5f5aceb3b2d0_0 .net "sel", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb3b370_0 .net "sel_out", 0 0, L_0x5f5acede6940;  1 drivers
v0x5f5aceb3b4f0_0 .net "temp_a_out", 0 0, L_0x5f5aceb828f0;  1 drivers
v0x5f5aceb3b590_0 .net "temp_b_out", 0 0, L_0x5f5aceb82a50;  1 drivers
S_0x5f5aceb31f10 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5aceb31d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb32f80_0 .net "in_a", 0 0, L_0x5f5acede59e0;  alias, 1 drivers
v0x5f5aceb33050_0 .net "in_b", 0 0, L_0x5f5acede6940;  alias, 1 drivers
v0x5f5aceb33120_0 .net "out", 0 0, L_0x5f5aceb828f0;  alias, 1 drivers
v0x5f5aceb33240_0 .net "temp_out", 0 0, L_0x5f5acede3d20;  1 drivers
S_0x5f5aceb32160 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb31f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede3d20 .functor NAND 1, L_0x5f5acede59e0, L_0x5f5acede6940, C4<1>, C4<1>;
v0x5f5aceb323d0_0 .net "in_a", 0 0, L_0x5f5acede59e0;  alias, 1 drivers
v0x5f5aceb324b0_0 .net "in_b", 0 0, L_0x5f5acede6940;  alias, 1 drivers
v0x5f5aceb32570_0 .net "out", 0 0, L_0x5f5acede3d20;  alias, 1 drivers
S_0x5f5aceb32690 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb31f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb32dd0_0 .net "in_a", 0 0, L_0x5f5acede3d20;  alias, 1 drivers
v0x5f5aceb32e70_0 .net "out", 0 0, L_0x5f5aceb828f0;  alias, 1 drivers
S_0x5f5aceb328b0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb32690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceb828f0 .functor NAND 1, L_0x5f5acede3d20, L_0x5f5acede3d20, C4<1>, C4<1>;
v0x5f5aceb32b20_0 .net "in_a", 0 0, L_0x5f5acede3d20;  alias, 1 drivers
v0x5f5aceb32be0_0 .net "in_b", 0 0, L_0x5f5acede3d20;  alias, 1 drivers
v0x5f5aceb32cd0_0 .net "out", 0 0, L_0x5f5aceb828f0;  alias, 1 drivers
S_0x5f5aceb33300 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5aceb31d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb34310_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb343b0_0 .net "in_b", 0 0, L_0x5f5acede7ce0;  alias, 1 drivers
v0x5f5aceb344a0_0 .net "out", 0 0, L_0x5f5aceb82a50;  alias, 1 drivers
v0x5f5aceb345c0_0 .net "temp_out", 0 0, L_0x5f5aceb829a0;  1 drivers
S_0x5f5aceb334e0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb33300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceb829a0 .functor NAND 1, L_0x5f5acedebdb0, L_0x5f5acede7ce0, C4<1>, C4<1>;
v0x5f5aceb33750_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb33810_0 .net "in_b", 0 0, L_0x5f5acede7ce0;  alias, 1 drivers
v0x5f5aceb338d0_0 .net "out", 0 0, L_0x5f5aceb829a0;  alias, 1 drivers
S_0x5f5aceb339f0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb33300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb34160_0 .net "in_a", 0 0, L_0x5f5aceb829a0;  alias, 1 drivers
v0x5f5aceb34200_0 .net "out", 0 0, L_0x5f5aceb82a50;  alias, 1 drivers
S_0x5f5aceb33c10 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb339f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceb82a50 .functor NAND 1, L_0x5f5aceb829a0, L_0x5f5aceb829a0, C4<1>, C4<1>;
v0x5f5aceb33e80_0 .net "in_a", 0 0, L_0x5f5aceb829a0;  alias, 1 drivers
v0x5f5aceb33f70_0 .net "in_b", 0 0, L_0x5f5aceb829a0;  alias, 1 drivers
v0x5f5aceb34060_0 .net "out", 0 0, L_0x5f5aceb82a50;  alias, 1 drivers
S_0x5f5aceb34680 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5aceb31d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb34d80_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb34e20_0 .net "out", 0 0, L_0x5f5acede6940;  alias, 1 drivers
S_0x5f5aceb34850 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb34680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede6940 .functor NAND 1, L_0x5f5acedebdb0, L_0x5f5acedebdb0, C4<1>, C4<1>;
v0x5f5aceb34aa0_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb34b60_0 .net "in_b", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb34c20_0 .net "out", 0 0, L_0x5f5acede6940;  alias, 1 drivers
S_0x5f5aceb34f20 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5aceb31d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb3a9d0_0 .net "branch1_out", 0 0, L_0x5f5aceb82c60;  1 drivers
v0x5f5aceb3ab00_0 .net "branch2_out", 0 0, L_0x5f5aceb82f80;  1 drivers
v0x5f5aceb3ac50_0 .net "in_a", 0 0, L_0x5f5aceb828f0;  alias, 1 drivers
v0x5f5aceb3ad20_0 .net "in_b", 0 0, L_0x5f5aceb82a50;  alias, 1 drivers
v0x5f5aceb3adc0_0 .net "out", 0 0, L_0x5f5acede7b60;  alias, 1 drivers
v0x5f5aceb3ae60_0 .net "temp1_out", 0 0, L_0x5f5aceb82bb0;  1 drivers
v0x5f5aceb3af00_0 .net "temp2_out", 0 0, L_0x5f5aceb82ed0;  1 drivers
v0x5f5aceb3afa0_0 .net "temp3_out", 0 0, L_0x5f5acede7af0;  1 drivers
S_0x5f5aceb35150 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5aceb34f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb36210_0 .net "in_a", 0 0, L_0x5f5aceb828f0;  alias, 1 drivers
v0x5f5aceb362b0_0 .net "in_b", 0 0, L_0x5f5aceb828f0;  alias, 1 drivers
v0x5f5aceb36370_0 .net "out", 0 0, L_0x5f5aceb82bb0;  alias, 1 drivers
v0x5f5aceb36490_0 .net "temp_out", 0 0, L_0x5f5aceb82b00;  1 drivers
S_0x5f5aceb353c0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb35150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceb82b00 .functor NAND 1, L_0x5f5aceb828f0, L_0x5f5aceb828f0, C4<1>, C4<1>;
v0x5f5aceb35630_0 .net "in_a", 0 0, L_0x5f5aceb828f0;  alias, 1 drivers
v0x5f5aceb356f0_0 .net "in_b", 0 0, L_0x5f5aceb828f0;  alias, 1 drivers
v0x5f5aceb35840_0 .net "out", 0 0, L_0x5f5aceb82b00;  alias, 1 drivers
S_0x5f5aceb35940 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb35150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb36060_0 .net "in_a", 0 0, L_0x5f5aceb82b00;  alias, 1 drivers
v0x5f5aceb36100_0 .net "out", 0 0, L_0x5f5aceb82bb0;  alias, 1 drivers
S_0x5f5aceb35b10 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb35940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceb82bb0 .functor NAND 1, L_0x5f5aceb82b00, L_0x5f5aceb82b00, C4<1>, C4<1>;
v0x5f5aceb35d80_0 .net "in_a", 0 0, L_0x5f5aceb82b00;  alias, 1 drivers
v0x5f5aceb35e70_0 .net "in_b", 0 0, L_0x5f5aceb82b00;  alias, 1 drivers
v0x5f5aceb35f60_0 .net "out", 0 0, L_0x5f5aceb82bb0;  alias, 1 drivers
S_0x5f5aceb36600 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5aceb34f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb37630_0 .net "in_a", 0 0, L_0x5f5aceb82a50;  alias, 1 drivers
v0x5f5aceb376d0_0 .net "in_b", 0 0, L_0x5f5aceb82a50;  alias, 1 drivers
v0x5f5aceb37790_0 .net "out", 0 0, L_0x5f5aceb82ed0;  alias, 1 drivers
v0x5f5aceb378b0_0 .net "temp_out", 0 0, L_0x5f5aceb82e20;  1 drivers
S_0x5f5aceb367e0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb36600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceb82e20 .functor NAND 1, L_0x5f5aceb82a50, L_0x5f5aceb82a50, C4<1>, C4<1>;
v0x5f5aceb36a50_0 .net "in_a", 0 0, L_0x5f5aceb82a50;  alias, 1 drivers
v0x5f5aceb36b10_0 .net "in_b", 0 0, L_0x5f5aceb82a50;  alias, 1 drivers
v0x5f5aceb36c60_0 .net "out", 0 0, L_0x5f5aceb82e20;  alias, 1 drivers
S_0x5f5aceb36d60 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb36600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb37480_0 .net "in_a", 0 0, L_0x5f5aceb82e20;  alias, 1 drivers
v0x5f5aceb37520_0 .net "out", 0 0, L_0x5f5aceb82ed0;  alias, 1 drivers
S_0x5f5aceb36f30 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb36d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceb82ed0 .functor NAND 1, L_0x5f5aceb82e20, L_0x5f5aceb82e20, C4<1>, C4<1>;
v0x5f5aceb371a0_0 .net "in_a", 0 0, L_0x5f5aceb82e20;  alias, 1 drivers
v0x5f5aceb37290_0 .net "in_b", 0 0, L_0x5f5aceb82e20;  alias, 1 drivers
v0x5f5aceb37380_0 .net "out", 0 0, L_0x5f5aceb82ed0;  alias, 1 drivers
S_0x5f5aceb37a20 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5aceb34f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb38a60_0 .net "in_a", 0 0, L_0x5f5aceb82c60;  alias, 1 drivers
v0x5f5aceb38b30_0 .net "in_b", 0 0, L_0x5f5aceb82f80;  alias, 1 drivers
v0x5f5aceb38c00_0 .net "out", 0 0, L_0x5f5acede7af0;  alias, 1 drivers
v0x5f5aceb38d20_0 .net "temp_out", 0 0, L_0x5f5aceb83010;  1 drivers
S_0x5f5aceb37c00 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb37a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceb83010 .functor NAND 1, L_0x5f5aceb82c60, L_0x5f5aceb82f80, C4<1>, C4<1>;
v0x5f5aceb37e50_0 .net "in_a", 0 0, L_0x5f5aceb82c60;  alias, 1 drivers
v0x5f5aceb37f30_0 .net "in_b", 0 0, L_0x5f5aceb82f80;  alias, 1 drivers
v0x5f5aceb37ff0_0 .net "out", 0 0, L_0x5f5aceb83010;  alias, 1 drivers
S_0x5f5aceb38140 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb37a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb388b0_0 .net "in_a", 0 0, L_0x5f5aceb83010;  alias, 1 drivers
v0x5f5aceb38950_0 .net "out", 0 0, L_0x5f5acede7af0;  alias, 1 drivers
S_0x5f5aceb38360 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb38140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede7af0 .functor NAND 1, L_0x5f5aceb83010, L_0x5f5aceb83010, C4<1>, C4<1>;
v0x5f5aceb385d0_0 .net "in_a", 0 0, L_0x5f5aceb83010;  alias, 1 drivers
v0x5f5aceb386c0_0 .net "in_b", 0 0, L_0x5f5aceb83010;  alias, 1 drivers
v0x5f5aceb387b0_0 .net "out", 0 0, L_0x5f5acede7af0;  alias, 1 drivers
S_0x5f5aceb38e70 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5aceb34f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb395a0_0 .net "in_a", 0 0, L_0x5f5aceb82bb0;  alias, 1 drivers
v0x5f5aceb39640_0 .net "out", 0 0, L_0x5f5aceb82c60;  alias, 1 drivers
S_0x5f5aceb39040 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb38e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceb82c60 .functor NAND 1, L_0x5f5aceb82bb0, L_0x5f5aceb82bb0, C4<1>, C4<1>;
v0x5f5aceb392b0_0 .net "in_a", 0 0, L_0x5f5aceb82bb0;  alias, 1 drivers
v0x5f5aceb39370_0 .net "in_b", 0 0, L_0x5f5aceb82bb0;  alias, 1 drivers
v0x5f5aceb394c0_0 .net "out", 0 0, L_0x5f5aceb82c60;  alias, 1 drivers
S_0x5f5aceb39740 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5aceb34f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb39f10_0 .net "in_a", 0 0, L_0x5f5aceb82ed0;  alias, 1 drivers
v0x5f5aceb39fb0_0 .net "out", 0 0, L_0x5f5aceb82f80;  alias, 1 drivers
S_0x5f5aceb399b0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb39740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceb82f80 .functor NAND 1, L_0x5f5aceb82ed0, L_0x5f5aceb82ed0, C4<1>, C4<1>;
v0x5f5aceb39c20_0 .net "in_a", 0 0, L_0x5f5aceb82ed0;  alias, 1 drivers
v0x5f5aceb39ce0_0 .net "in_b", 0 0, L_0x5f5aceb82ed0;  alias, 1 drivers
v0x5f5aceb39e30_0 .net "out", 0 0, L_0x5f5aceb82f80;  alias, 1 drivers
S_0x5f5aceb3a0b0 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5aceb34f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb3a850_0 .net "in_a", 0 0, L_0x5f5acede7af0;  alias, 1 drivers
v0x5f5aceb3a8f0_0 .net "out", 0 0, L_0x5f5acede7b60;  alias, 1 drivers
S_0x5f5aceb3a2d0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb3a0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede7b60 .functor NAND 1, L_0x5f5acede7af0, L_0x5f5acede7af0, C4<1>, C4<1>;
v0x5f5aceb3a540_0 .net "in_a", 0 0, L_0x5f5acede7af0;  alias, 1 drivers
v0x5f5aceb3a600_0 .net "in_b", 0 0, L_0x5f5acede7af0;  alias, 1 drivers
v0x5f5aceb3a750_0 .net "out", 0 0, L_0x5f5acede7b60;  alias, 1 drivers
S_0x5f5aceb3b780 .scope module, "mux_gate11" "Mux" 4 18, 5 3 0, S_0x5f5aceb1e170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5aceb44ae0_0 .net "in_a", 0 0, L_0x5f5acede8790;  1 drivers
v0x5f5aceb44b80_0 .net "in_b", 0 0, L_0x5f5acede8830;  1 drivers
v0x5f5aceb44c90_0 .net "out", 0 0, L_0x5f5acede8610;  1 drivers
v0x5f5aceb44d30_0 .net "sel", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb44dd0_0 .net "sel_out", 0 0, L_0x5f5acede7e40;  1 drivers
v0x5f5aceb44f50_0 .net "temp_a_out", 0 0, L_0x5f5acede7f20;  1 drivers
v0x5f5aceb45100_0 .net "temp_b_out", 0 0, L_0x5f5acede8000;  1 drivers
S_0x5f5aceb3b980 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5aceb3b780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb3c9e0_0 .net "in_a", 0 0, L_0x5f5acede8790;  alias, 1 drivers
v0x5f5aceb3cab0_0 .net "in_b", 0 0, L_0x5f5acede7e40;  alias, 1 drivers
v0x5f5aceb3cb80_0 .net "out", 0 0, L_0x5f5acede7f20;  alias, 1 drivers
v0x5f5aceb3cca0_0 .net "temp_out", 0 0, L_0x5f5acede7eb0;  1 drivers
S_0x5f5aceb3bbf0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb3b980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede7eb0 .functor NAND 1, L_0x5f5acede8790, L_0x5f5acede7e40, C4<1>, C4<1>;
v0x5f5aceb3be60_0 .net "in_a", 0 0, L_0x5f5acede8790;  alias, 1 drivers
v0x5f5aceb3bf40_0 .net "in_b", 0 0, L_0x5f5acede7e40;  alias, 1 drivers
v0x5f5aceb3c000_0 .net "out", 0 0, L_0x5f5acede7eb0;  alias, 1 drivers
S_0x5f5aceb3c120 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb3b980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb3c860_0 .net "in_a", 0 0, L_0x5f5acede7eb0;  alias, 1 drivers
v0x5f5aceb3c900_0 .net "out", 0 0, L_0x5f5acede7f20;  alias, 1 drivers
S_0x5f5aceb3c340 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb3c120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede7f20 .functor NAND 1, L_0x5f5acede7eb0, L_0x5f5acede7eb0, C4<1>, C4<1>;
v0x5f5aceb3c5b0_0 .net "in_a", 0 0, L_0x5f5acede7eb0;  alias, 1 drivers
v0x5f5aceb3c670_0 .net "in_b", 0 0, L_0x5f5acede7eb0;  alias, 1 drivers
v0x5f5aceb3c760_0 .net "out", 0 0, L_0x5f5acede7f20;  alias, 1 drivers
S_0x5f5aceb3cd60 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5aceb3b780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb3dd70_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb3de10_0 .net "in_b", 0 0, L_0x5f5acede8830;  alias, 1 drivers
v0x5f5aceb3df00_0 .net "out", 0 0, L_0x5f5acede8000;  alias, 1 drivers
v0x5f5aceb3e020_0 .net "temp_out", 0 0, L_0x5f5acede7f90;  1 drivers
S_0x5f5aceb3cf40 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb3cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede7f90 .functor NAND 1, L_0x5f5acedebdb0, L_0x5f5acede8830, C4<1>, C4<1>;
v0x5f5aceb3d1b0_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb3d270_0 .net "in_b", 0 0, L_0x5f5acede8830;  alias, 1 drivers
v0x5f5aceb3d330_0 .net "out", 0 0, L_0x5f5acede7f90;  alias, 1 drivers
S_0x5f5aceb3d450 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb3cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb3dbc0_0 .net "in_a", 0 0, L_0x5f5acede7f90;  alias, 1 drivers
v0x5f5aceb3dc60_0 .net "out", 0 0, L_0x5f5acede8000;  alias, 1 drivers
S_0x5f5aceb3d670 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb3d450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede8000 .functor NAND 1, L_0x5f5acede7f90, L_0x5f5acede7f90, C4<1>, C4<1>;
v0x5f5aceb3d8e0_0 .net "in_a", 0 0, L_0x5f5acede7f90;  alias, 1 drivers
v0x5f5aceb3d9d0_0 .net "in_b", 0 0, L_0x5f5acede7f90;  alias, 1 drivers
v0x5f5aceb3dac0_0 .net "out", 0 0, L_0x5f5acede8000;  alias, 1 drivers
S_0x5f5aceb3e0e0 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5aceb3b780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb3e7e0_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb3e880_0 .net "out", 0 0, L_0x5f5acede7e40;  alias, 1 drivers
S_0x5f5aceb3e2b0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb3e0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede7e40 .functor NAND 1, L_0x5f5acedebdb0, L_0x5f5acedebdb0, C4<1>, C4<1>;
v0x5f5aceb3e500_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb3e5c0_0 .net "in_b", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb3e680_0 .net "out", 0 0, L_0x5f5acede7e40;  alias, 1 drivers
S_0x5f5aceb3e980 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5aceb3b780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb44430_0 .net "branch1_out", 0 0, L_0x5f5acede8150;  1 drivers
v0x5f5aceb44560_0 .net "branch2_out", 0 0, L_0x5f5acede83b0;  1 drivers
v0x5f5aceb446b0_0 .net "in_a", 0 0, L_0x5f5acede7f20;  alias, 1 drivers
v0x5f5aceb44780_0 .net "in_b", 0 0, L_0x5f5acede8000;  alias, 1 drivers
v0x5f5aceb44820_0 .net "out", 0 0, L_0x5f5acede8610;  alias, 1 drivers
v0x5f5aceb448c0_0 .net "temp1_out", 0 0, L_0x5f5acede80e0;  1 drivers
v0x5f5aceb44960_0 .net "temp2_out", 0 0, L_0x5f5acede8340;  1 drivers
v0x5f5aceb44a00_0 .net "temp3_out", 0 0, L_0x5f5acede85a0;  1 drivers
S_0x5f5aceb3ebb0 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5aceb3e980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb3fc70_0 .net "in_a", 0 0, L_0x5f5acede7f20;  alias, 1 drivers
v0x5f5aceb3fd10_0 .net "in_b", 0 0, L_0x5f5acede7f20;  alias, 1 drivers
v0x5f5aceb3fdd0_0 .net "out", 0 0, L_0x5f5acede80e0;  alias, 1 drivers
v0x5f5aceb3fef0_0 .net "temp_out", 0 0, L_0x5f5acede8070;  1 drivers
S_0x5f5aceb3ee20 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb3ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede8070 .functor NAND 1, L_0x5f5acede7f20, L_0x5f5acede7f20, C4<1>, C4<1>;
v0x5f5aceb3f090_0 .net "in_a", 0 0, L_0x5f5acede7f20;  alias, 1 drivers
v0x5f5aceb3f150_0 .net "in_b", 0 0, L_0x5f5acede7f20;  alias, 1 drivers
v0x5f5aceb3f2a0_0 .net "out", 0 0, L_0x5f5acede8070;  alias, 1 drivers
S_0x5f5aceb3f3a0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb3ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb3fac0_0 .net "in_a", 0 0, L_0x5f5acede8070;  alias, 1 drivers
v0x5f5aceb3fb60_0 .net "out", 0 0, L_0x5f5acede80e0;  alias, 1 drivers
S_0x5f5aceb3f570 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb3f3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede80e0 .functor NAND 1, L_0x5f5acede8070, L_0x5f5acede8070, C4<1>, C4<1>;
v0x5f5aceb3f7e0_0 .net "in_a", 0 0, L_0x5f5acede8070;  alias, 1 drivers
v0x5f5aceb3f8d0_0 .net "in_b", 0 0, L_0x5f5acede8070;  alias, 1 drivers
v0x5f5aceb3f9c0_0 .net "out", 0 0, L_0x5f5acede80e0;  alias, 1 drivers
S_0x5f5aceb40060 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5aceb3e980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb41090_0 .net "in_a", 0 0, L_0x5f5acede8000;  alias, 1 drivers
v0x5f5aceb41130_0 .net "in_b", 0 0, L_0x5f5acede8000;  alias, 1 drivers
v0x5f5aceb411f0_0 .net "out", 0 0, L_0x5f5acede8340;  alias, 1 drivers
v0x5f5aceb41310_0 .net "temp_out", 0 0, L_0x5f5acede82d0;  1 drivers
S_0x5f5aceb40240 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb40060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede82d0 .functor NAND 1, L_0x5f5acede8000, L_0x5f5acede8000, C4<1>, C4<1>;
v0x5f5aceb404b0_0 .net "in_a", 0 0, L_0x5f5acede8000;  alias, 1 drivers
v0x5f5aceb40570_0 .net "in_b", 0 0, L_0x5f5acede8000;  alias, 1 drivers
v0x5f5aceb406c0_0 .net "out", 0 0, L_0x5f5acede82d0;  alias, 1 drivers
S_0x5f5aceb407c0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb40060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb40ee0_0 .net "in_a", 0 0, L_0x5f5acede82d0;  alias, 1 drivers
v0x5f5aceb40f80_0 .net "out", 0 0, L_0x5f5acede8340;  alias, 1 drivers
S_0x5f5aceb40990 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb407c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede8340 .functor NAND 1, L_0x5f5acede82d0, L_0x5f5acede82d0, C4<1>, C4<1>;
v0x5f5aceb40c00_0 .net "in_a", 0 0, L_0x5f5acede82d0;  alias, 1 drivers
v0x5f5aceb40cf0_0 .net "in_b", 0 0, L_0x5f5acede82d0;  alias, 1 drivers
v0x5f5aceb40de0_0 .net "out", 0 0, L_0x5f5acede8340;  alias, 1 drivers
S_0x5f5aceb41480 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5aceb3e980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb424c0_0 .net "in_a", 0 0, L_0x5f5acede8150;  alias, 1 drivers
v0x5f5aceb42590_0 .net "in_b", 0 0, L_0x5f5acede83b0;  alias, 1 drivers
v0x5f5aceb42660_0 .net "out", 0 0, L_0x5f5acede85a0;  alias, 1 drivers
v0x5f5aceb42780_0 .net "temp_out", 0 0, L_0x5f5acede8530;  1 drivers
S_0x5f5aceb41660 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb41480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede8530 .functor NAND 1, L_0x5f5acede8150, L_0x5f5acede83b0, C4<1>, C4<1>;
v0x5f5aceb418b0_0 .net "in_a", 0 0, L_0x5f5acede8150;  alias, 1 drivers
v0x5f5aceb41990_0 .net "in_b", 0 0, L_0x5f5acede83b0;  alias, 1 drivers
v0x5f5aceb41a50_0 .net "out", 0 0, L_0x5f5acede8530;  alias, 1 drivers
S_0x5f5aceb41ba0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb41480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb42310_0 .net "in_a", 0 0, L_0x5f5acede8530;  alias, 1 drivers
v0x5f5aceb423b0_0 .net "out", 0 0, L_0x5f5acede85a0;  alias, 1 drivers
S_0x5f5aceb41dc0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb41ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede85a0 .functor NAND 1, L_0x5f5acede8530, L_0x5f5acede8530, C4<1>, C4<1>;
v0x5f5aceb42030_0 .net "in_a", 0 0, L_0x5f5acede8530;  alias, 1 drivers
v0x5f5aceb42120_0 .net "in_b", 0 0, L_0x5f5acede8530;  alias, 1 drivers
v0x5f5aceb42210_0 .net "out", 0 0, L_0x5f5acede85a0;  alias, 1 drivers
S_0x5f5aceb428d0 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5aceb3e980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb43000_0 .net "in_a", 0 0, L_0x5f5acede80e0;  alias, 1 drivers
v0x5f5aceb430a0_0 .net "out", 0 0, L_0x5f5acede8150;  alias, 1 drivers
S_0x5f5aceb42aa0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb428d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede8150 .functor NAND 1, L_0x5f5acede80e0, L_0x5f5acede80e0, C4<1>, C4<1>;
v0x5f5aceb42d10_0 .net "in_a", 0 0, L_0x5f5acede80e0;  alias, 1 drivers
v0x5f5aceb42dd0_0 .net "in_b", 0 0, L_0x5f5acede80e0;  alias, 1 drivers
v0x5f5aceb42f20_0 .net "out", 0 0, L_0x5f5acede8150;  alias, 1 drivers
S_0x5f5aceb431a0 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5aceb3e980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb43970_0 .net "in_a", 0 0, L_0x5f5acede8340;  alias, 1 drivers
v0x5f5aceb43a10_0 .net "out", 0 0, L_0x5f5acede83b0;  alias, 1 drivers
S_0x5f5aceb43410 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb431a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede83b0 .functor NAND 1, L_0x5f5acede8340, L_0x5f5acede8340, C4<1>, C4<1>;
v0x5f5aceb43680_0 .net "in_a", 0 0, L_0x5f5acede8340;  alias, 1 drivers
v0x5f5aceb43740_0 .net "in_b", 0 0, L_0x5f5acede8340;  alias, 1 drivers
v0x5f5aceb43890_0 .net "out", 0 0, L_0x5f5acede83b0;  alias, 1 drivers
S_0x5f5aceb43b10 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5aceb3e980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb442b0_0 .net "in_a", 0 0, L_0x5f5acede85a0;  alias, 1 drivers
v0x5f5aceb44350_0 .net "out", 0 0, L_0x5f5acede8610;  alias, 1 drivers
S_0x5f5aceb43d30 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb43b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede8610 .functor NAND 1, L_0x5f5acede85a0, L_0x5f5acede85a0, C4<1>, C4<1>;
v0x5f5aceb43fa0_0 .net "in_a", 0 0, L_0x5f5acede85a0;  alias, 1 drivers
v0x5f5aceb44060_0 .net "in_b", 0 0, L_0x5f5acede85a0;  alias, 1 drivers
v0x5f5aceb441b0_0 .net "out", 0 0, L_0x5f5acede8610;  alias, 1 drivers
S_0x5f5aceb452f0 .scope module, "mux_gate12" "Mux" 4 19, 5 3 0, S_0x5f5aceb1e170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5aceb4e670_0 .net "in_a", 0 0, L_0x5f5acede92f0;  1 drivers
v0x5f5aceb4e710_0 .net "in_b", 0 0, L_0x5f5acede9390;  1 drivers
v0x5f5aceb4e820_0 .net "out", 0 0, L_0x5f5acede9170;  1 drivers
v0x5f5aceb4e8c0_0 .net "sel", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb4e960_0 .net "sel_out", 0 0, L_0x5f5acede89a0;  1 drivers
v0x5f5aceb4eae0_0 .net "temp_a_out", 0 0, L_0x5f5acede8a80;  1 drivers
v0x5f5aceb4ec90_0 .net "temp_b_out", 0 0, L_0x5f5acede8b60;  1 drivers
S_0x5f5aceb45540 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5aceb452f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb465a0_0 .net "in_a", 0 0, L_0x5f5acede92f0;  alias, 1 drivers
v0x5f5aceb46640_0 .net "in_b", 0 0, L_0x5f5acede89a0;  alias, 1 drivers
v0x5f5aceb46710_0 .net "out", 0 0, L_0x5f5acede8a80;  alias, 1 drivers
v0x5f5aceb46830_0 .net "temp_out", 0 0, L_0x5f5acede8a10;  1 drivers
S_0x5f5aceb457b0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb45540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede8a10 .functor NAND 1, L_0x5f5acede92f0, L_0x5f5acede89a0, C4<1>, C4<1>;
v0x5f5aceb45a20_0 .net "in_a", 0 0, L_0x5f5acede92f0;  alias, 1 drivers
v0x5f5aceb45b00_0 .net "in_b", 0 0, L_0x5f5acede89a0;  alias, 1 drivers
v0x5f5aceb45bc0_0 .net "out", 0 0, L_0x5f5acede8a10;  alias, 1 drivers
S_0x5f5aceb45ce0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb45540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb46420_0 .net "in_a", 0 0, L_0x5f5acede8a10;  alias, 1 drivers
v0x5f5aceb464c0_0 .net "out", 0 0, L_0x5f5acede8a80;  alias, 1 drivers
S_0x5f5aceb45f00 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb45ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede8a80 .functor NAND 1, L_0x5f5acede8a10, L_0x5f5acede8a10, C4<1>, C4<1>;
v0x5f5aceb46170_0 .net "in_a", 0 0, L_0x5f5acede8a10;  alias, 1 drivers
v0x5f5aceb46230_0 .net "in_b", 0 0, L_0x5f5acede8a10;  alias, 1 drivers
v0x5f5aceb46320_0 .net "out", 0 0, L_0x5f5acede8a80;  alias, 1 drivers
S_0x5f5aceb468f0 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5aceb452f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb47900_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb479a0_0 .net "in_b", 0 0, L_0x5f5acede9390;  alias, 1 drivers
v0x5f5aceb47a90_0 .net "out", 0 0, L_0x5f5acede8b60;  alias, 1 drivers
v0x5f5aceb47bb0_0 .net "temp_out", 0 0, L_0x5f5acede8af0;  1 drivers
S_0x5f5aceb46ad0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb468f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede8af0 .functor NAND 1, L_0x5f5acedebdb0, L_0x5f5acede9390, C4<1>, C4<1>;
v0x5f5aceb46d40_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb46e00_0 .net "in_b", 0 0, L_0x5f5acede9390;  alias, 1 drivers
v0x5f5aceb46ec0_0 .net "out", 0 0, L_0x5f5acede8af0;  alias, 1 drivers
S_0x5f5aceb46fe0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb468f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb47750_0 .net "in_a", 0 0, L_0x5f5acede8af0;  alias, 1 drivers
v0x5f5aceb477f0_0 .net "out", 0 0, L_0x5f5acede8b60;  alias, 1 drivers
S_0x5f5aceb47200 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb46fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede8b60 .functor NAND 1, L_0x5f5acede8af0, L_0x5f5acede8af0, C4<1>, C4<1>;
v0x5f5aceb47470_0 .net "in_a", 0 0, L_0x5f5acede8af0;  alias, 1 drivers
v0x5f5aceb47560_0 .net "in_b", 0 0, L_0x5f5acede8af0;  alias, 1 drivers
v0x5f5aceb47650_0 .net "out", 0 0, L_0x5f5acede8b60;  alias, 1 drivers
S_0x5f5aceb47c70 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5aceb452f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb48370_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb48410_0 .net "out", 0 0, L_0x5f5acede89a0;  alias, 1 drivers
S_0x5f5aceb47e40 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb47c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede89a0 .functor NAND 1, L_0x5f5acedebdb0, L_0x5f5acedebdb0, C4<1>, C4<1>;
v0x5f5aceb48090_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb48150_0 .net "in_b", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb48210_0 .net "out", 0 0, L_0x5f5acede89a0;  alias, 1 drivers
S_0x5f5aceb48510 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5aceb452f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb4dfc0_0 .net "branch1_out", 0 0, L_0x5f5acede8cb0;  1 drivers
v0x5f5aceb4e0f0_0 .net "branch2_out", 0 0, L_0x5f5acede8f10;  1 drivers
v0x5f5aceb4e240_0 .net "in_a", 0 0, L_0x5f5acede8a80;  alias, 1 drivers
v0x5f5aceb4e310_0 .net "in_b", 0 0, L_0x5f5acede8b60;  alias, 1 drivers
v0x5f5aceb4e3b0_0 .net "out", 0 0, L_0x5f5acede9170;  alias, 1 drivers
v0x5f5aceb4e450_0 .net "temp1_out", 0 0, L_0x5f5acede8c40;  1 drivers
v0x5f5aceb4e4f0_0 .net "temp2_out", 0 0, L_0x5f5acede8ea0;  1 drivers
v0x5f5aceb4e590_0 .net "temp3_out", 0 0, L_0x5f5acede9100;  1 drivers
S_0x5f5aceb48740 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5aceb48510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb49800_0 .net "in_a", 0 0, L_0x5f5acede8a80;  alias, 1 drivers
v0x5f5aceb498a0_0 .net "in_b", 0 0, L_0x5f5acede8a80;  alias, 1 drivers
v0x5f5aceb49960_0 .net "out", 0 0, L_0x5f5acede8c40;  alias, 1 drivers
v0x5f5aceb49a80_0 .net "temp_out", 0 0, L_0x5f5acede8bd0;  1 drivers
S_0x5f5aceb489b0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb48740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede8bd0 .functor NAND 1, L_0x5f5acede8a80, L_0x5f5acede8a80, C4<1>, C4<1>;
v0x5f5aceb48c20_0 .net "in_a", 0 0, L_0x5f5acede8a80;  alias, 1 drivers
v0x5f5aceb48ce0_0 .net "in_b", 0 0, L_0x5f5acede8a80;  alias, 1 drivers
v0x5f5aceb48e30_0 .net "out", 0 0, L_0x5f5acede8bd0;  alias, 1 drivers
S_0x5f5aceb48f30 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb48740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb49650_0 .net "in_a", 0 0, L_0x5f5acede8bd0;  alias, 1 drivers
v0x5f5aceb496f0_0 .net "out", 0 0, L_0x5f5acede8c40;  alias, 1 drivers
S_0x5f5aceb49100 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb48f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede8c40 .functor NAND 1, L_0x5f5acede8bd0, L_0x5f5acede8bd0, C4<1>, C4<1>;
v0x5f5aceb49370_0 .net "in_a", 0 0, L_0x5f5acede8bd0;  alias, 1 drivers
v0x5f5aceb49460_0 .net "in_b", 0 0, L_0x5f5acede8bd0;  alias, 1 drivers
v0x5f5aceb49550_0 .net "out", 0 0, L_0x5f5acede8c40;  alias, 1 drivers
S_0x5f5aceb49bf0 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5aceb48510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb4ac20_0 .net "in_a", 0 0, L_0x5f5acede8b60;  alias, 1 drivers
v0x5f5aceb4acc0_0 .net "in_b", 0 0, L_0x5f5acede8b60;  alias, 1 drivers
v0x5f5aceb4ad80_0 .net "out", 0 0, L_0x5f5acede8ea0;  alias, 1 drivers
v0x5f5aceb4aea0_0 .net "temp_out", 0 0, L_0x5f5acede8e30;  1 drivers
S_0x5f5aceb49dd0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb49bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede8e30 .functor NAND 1, L_0x5f5acede8b60, L_0x5f5acede8b60, C4<1>, C4<1>;
v0x5f5aceb4a040_0 .net "in_a", 0 0, L_0x5f5acede8b60;  alias, 1 drivers
v0x5f5aceb4a100_0 .net "in_b", 0 0, L_0x5f5acede8b60;  alias, 1 drivers
v0x5f5aceb4a250_0 .net "out", 0 0, L_0x5f5acede8e30;  alias, 1 drivers
S_0x5f5aceb4a350 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb49bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb4aa70_0 .net "in_a", 0 0, L_0x5f5acede8e30;  alias, 1 drivers
v0x5f5aceb4ab10_0 .net "out", 0 0, L_0x5f5acede8ea0;  alias, 1 drivers
S_0x5f5aceb4a520 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb4a350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede8ea0 .functor NAND 1, L_0x5f5acede8e30, L_0x5f5acede8e30, C4<1>, C4<1>;
v0x5f5aceb4a790_0 .net "in_a", 0 0, L_0x5f5acede8e30;  alias, 1 drivers
v0x5f5aceb4a880_0 .net "in_b", 0 0, L_0x5f5acede8e30;  alias, 1 drivers
v0x5f5aceb4a970_0 .net "out", 0 0, L_0x5f5acede8ea0;  alias, 1 drivers
S_0x5f5aceb4b010 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5aceb48510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb4c050_0 .net "in_a", 0 0, L_0x5f5acede8cb0;  alias, 1 drivers
v0x5f5aceb4c120_0 .net "in_b", 0 0, L_0x5f5acede8f10;  alias, 1 drivers
v0x5f5aceb4c1f0_0 .net "out", 0 0, L_0x5f5acede9100;  alias, 1 drivers
v0x5f5aceb4c310_0 .net "temp_out", 0 0, L_0x5f5acede9090;  1 drivers
S_0x5f5aceb4b1f0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb4b010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede9090 .functor NAND 1, L_0x5f5acede8cb0, L_0x5f5acede8f10, C4<1>, C4<1>;
v0x5f5aceb4b440_0 .net "in_a", 0 0, L_0x5f5acede8cb0;  alias, 1 drivers
v0x5f5aceb4b520_0 .net "in_b", 0 0, L_0x5f5acede8f10;  alias, 1 drivers
v0x5f5aceb4b5e0_0 .net "out", 0 0, L_0x5f5acede9090;  alias, 1 drivers
S_0x5f5aceb4b730 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb4b010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb4bea0_0 .net "in_a", 0 0, L_0x5f5acede9090;  alias, 1 drivers
v0x5f5aceb4bf40_0 .net "out", 0 0, L_0x5f5acede9100;  alias, 1 drivers
S_0x5f5aceb4b950 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb4b730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede9100 .functor NAND 1, L_0x5f5acede9090, L_0x5f5acede9090, C4<1>, C4<1>;
v0x5f5aceb4bbc0_0 .net "in_a", 0 0, L_0x5f5acede9090;  alias, 1 drivers
v0x5f5aceb4bcb0_0 .net "in_b", 0 0, L_0x5f5acede9090;  alias, 1 drivers
v0x5f5aceb4bda0_0 .net "out", 0 0, L_0x5f5acede9100;  alias, 1 drivers
S_0x5f5aceb4c460 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5aceb48510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb4cb90_0 .net "in_a", 0 0, L_0x5f5acede8c40;  alias, 1 drivers
v0x5f5aceb4cc30_0 .net "out", 0 0, L_0x5f5acede8cb0;  alias, 1 drivers
S_0x5f5aceb4c630 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb4c460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede8cb0 .functor NAND 1, L_0x5f5acede8c40, L_0x5f5acede8c40, C4<1>, C4<1>;
v0x5f5aceb4c8a0_0 .net "in_a", 0 0, L_0x5f5acede8c40;  alias, 1 drivers
v0x5f5aceb4c960_0 .net "in_b", 0 0, L_0x5f5acede8c40;  alias, 1 drivers
v0x5f5aceb4cab0_0 .net "out", 0 0, L_0x5f5acede8cb0;  alias, 1 drivers
S_0x5f5aceb4cd30 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5aceb48510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb4d500_0 .net "in_a", 0 0, L_0x5f5acede8ea0;  alias, 1 drivers
v0x5f5aceb4d5a0_0 .net "out", 0 0, L_0x5f5acede8f10;  alias, 1 drivers
S_0x5f5aceb4cfa0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb4cd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede8f10 .functor NAND 1, L_0x5f5acede8ea0, L_0x5f5acede8ea0, C4<1>, C4<1>;
v0x5f5aceb4d210_0 .net "in_a", 0 0, L_0x5f5acede8ea0;  alias, 1 drivers
v0x5f5aceb4d2d0_0 .net "in_b", 0 0, L_0x5f5acede8ea0;  alias, 1 drivers
v0x5f5aceb4d420_0 .net "out", 0 0, L_0x5f5acede8f10;  alias, 1 drivers
S_0x5f5aceb4d6a0 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5aceb48510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb4de40_0 .net "in_a", 0 0, L_0x5f5acede9100;  alias, 1 drivers
v0x5f5aceb4dee0_0 .net "out", 0 0, L_0x5f5acede9170;  alias, 1 drivers
S_0x5f5aceb4d8c0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb4d6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede9170 .functor NAND 1, L_0x5f5acede9100, L_0x5f5acede9100, C4<1>, C4<1>;
v0x5f5aceb4db30_0 .net "in_a", 0 0, L_0x5f5acede9100;  alias, 1 drivers
v0x5f5aceb4dbf0_0 .net "in_b", 0 0, L_0x5f5acede9100;  alias, 1 drivers
v0x5f5aceb4dd40_0 .net "out", 0 0, L_0x5f5acede9170;  alias, 1 drivers
S_0x5f5aceb4ee80 .scope module, "mux_gate13" "Mux" 4 20, 5 3 0, S_0x5f5aceb1e170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5aceb581e0_0 .net "in_a", 0 0, L_0x5f5acede9e60;  1 drivers
v0x5f5aceb58280_0 .net "in_b", 0 0, L_0x5f5acedea110;  1 drivers
v0x5f5aceb58390_0 .net "out", 0 0, L_0x5f5acede9ce0;  1 drivers
v0x5f5aceb58430_0 .net "sel", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb584d0_0 .net "sel_out", 0 0, L_0x5f5acede9510;  1 drivers
v0x5f5aceb58650_0 .net "temp_a_out", 0 0, L_0x5f5acede95f0;  1 drivers
v0x5f5aceb58800_0 .net "temp_b_out", 0 0, L_0x5f5acede96d0;  1 drivers
S_0x5f5aceb4f080 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5aceb4ee80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb500e0_0 .net "in_a", 0 0, L_0x5f5acede9e60;  alias, 1 drivers
v0x5f5aceb501b0_0 .net "in_b", 0 0, L_0x5f5acede9510;  alias, 1 drivers
v0x5f5aceb50280_0 .net "out", 0 0, L_0x5f5acede95f0;  alias, 1 drivers
v0x5f5aceb503a0_0 .net "temp_out", 0 0, L_0x5f5acede9580;  1 drivers
S_0x5f5aceb4f2f0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb4f080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede9580 .functor NAND 1, L_0x5f5acede9e60, L_0x5f5acede9510, C4<1>, C4<1>;
v0x5f5aceb4f560_0 .net "in_a", 0 0, L_0x5f5acede9e60;  alias, 1 drivers
v0x5f5aceb4f640_0 .net "in_b", 0 0, L_0x5f5acede9510;  alias, 1 drivers
v0x5f5aceb4f700_0 .net "out", 0 0, L_0x5f5acede9580;  alias, 1 drivers
S_0x5f5aceb4f820 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb4f080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb4ff60_0 .net "in_a", 0 0, L_0x5f5acede9580;  alias, 1 drivers
v0x5f5aceb50000_0 .net "out", 0 0, L_0x5f5acede95f0;  alias, 1 drivers
S_0x5f5aceb4fa40 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb4f820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede95f0 .functor NAND 1, L_0x5f5acede9580, L_0x5f5acede9580, C4<1>, C4<1>;
v0x5f5aceb4fcb0_0 .net "in_a", 0 0, L_0x5f5acede9580;  alias, 1 drivers
v0x5f5aceb4fd70_0 .net "in_b", 0 0, L_0x5f5acede9580;  alias, 1 drivers
v0x5f5aceb4fe60_0 .net "out", 0 0, L_0x5f5acede95f0;  alias, 1 drivers
S_0x5f5aceb50460 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5aceb4ee80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb51470_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb51510_0 .net "in_b", 0 0, L_0x5f5acedea110;  alias, 1 drivers
v0x5f5aceb51600_0 .net "out", 0 0, L_0x5f5acede96d0;  alias, 1 drivers
v0x5f5aceb51720_0 .net "temp_out", 0 0, L_0x5f5acede9660;  1 drivers
S_0x5f5aceb50640 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb50460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede9660 .functor NAND 1, L_0x5f5acedebdb0, L_0x5f5acedea110, C4<1>, C4<1>;
v0x5f5aceb508b0_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb50970_0 .net "in_b", 0 0, L_0x5f5acedea110;  alias, 1 drivers
v0x5f5aceb50a30_0 .net "out", 0 0, L_0x5f5acede9660;  alias, 1 drivers
S_0x5f5aceb50b50 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb50460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb512c0_0 .net "in_a", 0 0, L_0x5f5acede9660;  alias, 1 drivers
v0x5f5aceb51360_0 .net "out", 0 0, L_0x5f5acede96d0;  alias, 1 drivers
S_0x5f5aceb50d70 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb50b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede96d0 .functor NAND 1, L_0x5f5acede9660, L_0x5f5acede9660, C4<1>, C4<1>;
v0x5f5aceb50fe0_0 .net "in_a", 0 0, L_0x5f5acede9660;  alias, 1 drivers
v0x5f5aceb510d0_0 .net "in_b", 0 0, L_0x5f5acede9660;  alias, 1 drivers
v0x5f5aceb511c0_0 .net "out", 0 0, L_0x5f5acede96d0;  alias, 1 drivers
S_0x5f5aceb517e0 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5aceb4ee80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb51ee0_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb51f80_0 .net "out", 0 0, L_0x5f5acede9510;  alias, 1 drivers
S_0x5f5aceb519b0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb517e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede9510 .functor NAND 1, L_0x5f5acedebdb0, L_0x5f5acedebdb0, C4<1>, C4<1>;
v0x5f5aceb51c00_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb51cc0_0 .net "in_b", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb51d80_0 .net "out", 0 0, L_0x5f5acede9510;  alias, 1 drivers
S_0x5f5aceb52080 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5aceb4ee80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb57b30_0 .net "branch1_out", 0 0, L_0x5f5acede9820;  1 drivers
v0x5f5aceb57c60_0 .net "branch2_out", 0 0, L_0x5f5acede9a80;  1 drivers
v0x5f5aceb57db0_0 .net "in_a", 0 0, L_0x5f5acede95f0;  alias, 1 drivers
v0x5f5aceb57e80_0 .net "in_b", 0 0, L_0x5f5acede96d0;  alias, 1 drivers
v0x5f5aceb57f20_0 .net "out", 0 0, L_0x5f5acede9ce0;  alias, 1 drivers
v0x5f5aceb57fc0_0 .net "temp1_out", 0 0, L_0x5f5acede97b0;  1 drivers
v0x5f5aceb58060_0 .net "temp2_out", 0 0, L_0x5f5acede9a10;  1 drivers
v0x5f5aceb58100_0 .net "temp3_out", 0 0, L_0x5f5acede9c70;  1 drivers
S_0x5f5aceb522b0 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5aceb52080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb53370_0 .net "in_a", 0 0, L_0x5f5acede95f0;  alias, 1 drivers
v0x5f5aceb53410_0 .net "in_b", 0 0, L_0x5f5acede95f0;  alias, 1 drivers
v0x5f5aceb534d0_0 .net "out", 0 0, L_0x5f5acede97b0;  alias, 1 drivers
v0x5f5aceb535f0_0 .net "temp_out", 0 0, L_0x5f5acede9740;  1 drivers
S_0x5f5aceb52520 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb522b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede9740 .functor NAND 1, L_0x5f5acede95f0, L_0x5f5acede95f0, C4<1>, C4<1>;
v0x5f5aceb52790_0 .net "in_a", 0 0, L_0x5f5acede95f0;  alias, 1 drivers
v0x5f5aceb52850_0 .net "in_b", 0 0, L_0x5f5acede95f0;  alias, 1 drivers
v0x5f5aceb529a0_0 .net "out", 0 0, L_0x5f5acede9740;  alias, 1 drivers
S_0x5f5aceb52aa0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb522b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb531c0_0 .net "in_a", 0 0, L_0x5f5acede9740;  alias, 1 drivers
v0x5f5aceb53260_0 .net "out", 0 0, L_0x5f5acede97b0;  alias, 1 drivers
S_0x5f5aceb52c70 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb52aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede97b0 .functor NAND 1, L_0x5f5acede9740, L_0x5f5acede9740, C4<1>, C4<1>;
v0x5f5aceb52ee0_0 .net "in_a", 0 0, L_0x5f5acede9740;  alias, 1 drivers
v0x5f5aceb52fd0_0 .net "in_b", 0 0, L_0x5f5acede9740;  alias, 1 drivers
v0x5f5aceb530c0_0 .net "out", 0 0, L_0x5f5acede97b0;  alias, 1 drivers
S_0x5f5aceb53760 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5aceb52080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb54790_0 .net "in_a", 0 0, L_0x5f5acede96d0;  alias, 1 drivers
v0x5f5aceb54830_0 .net "in_b", 0 0, L_0x5f5acede96d0;  alias, 1 drivers
v0x5f5aceb548f0_0 .net "out", 0 0, L_0x5f5acede9a10;  alias, 1 drivers
v0x5f5aceb54a10_0 .net "temp_out", 0 0, L_0x5f5acede99a0;  1 drivers
S_0x5f5aceb53940 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb53760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede99a0 .functor NAND 1, L_0x5f5acede96d0, L_0x5f5acede96d0, C4<1>, C4<1>;
v0x5f5aceb53bb0_0 .net "in_a", 0 0, L_0x5f5acede96d0;  alias, 1 drivers
v0x5f5aceb53c70_0 .net "in_b", 0 0, L_0x5f5acede96d0;  alias, 1 drivers
v0x5f5aceb53dc0_0 .net "out", 0 0, L_0x5f5acede99a0;  alias, 1 drivers
S_0x5f5aceb53ec0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb53760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb545e0_0 .net "in_a", 0 0, L_0x5f5acede99a0;  alias, 1 drivers
v0x5f5aceb54680_0 .net "out", 0 0, L_0x5f5acede9a10;  alias, 1 drivers
S_0x5f5aceb54090 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb53ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede9a10 .functor NAND 1, L_0x5f5acede99a0, L_0x5f5acede99a0, C4<1>, C4<1>;
v0x5f5aceb54300_0 .net "in_a", 0 0, L_0x5f5acede99a0;  alias, 1 drivers
v0x5f5aceb543f0_0 .net "in_b", 0 0, L_0x5f5acede99a0;  alias, 1 drivers
v0x5f5aceb544e0_0 .net "out", 0 0, L_0x5f5acede9a10;  alias, 1 drivers
S_0x5f5aceb54b80 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5aceb52080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb55bc0_0 .net "in_a", 0 0, L_0x5f5acede9820;  alias, 1 drivers
v0x5f5aceb55c90_0 .net "in_b", 0 0, L_0x5f5acede9a80;  alias, 1 drivers
v0x5f5aceb55d60_0 .net "out", 0 0, L_0x5f5acede9c70;  alias, 1 drivers
v0x5f5aceb55e80_0 .net "temp_out", 0 0, L_0x5f5acede9c00;  1 drivers
S_0x5f5aceb54d60 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb54b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede9c00 .functor NAND 1, L_0x5f5acede9820, L_0x5f5acede9a80, C4<1>, C4<1>;
v0x5f5aceb54fb0_0 .net "in_a", 0 0, L_0x5f5acede9820;  alias, 1 drivers
v0x5f5aceb55090_0 .net "in_b", 0 0, L_0x5f5acede9a80;  alias, 1 drivers
v0x5f5aceb55150_0 .net "out", 0 0, L_0x5f5acede9c00;  alias, 1 drivers
S_0x5f5aceb552a0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb54b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb55a10_0 .net "in_a", 0 0, L_0x5f5acede9c00;  alias, 1 drivers
v0x5f5aceb55ab0_0 .net "out", 0 0, L_0x5f5acede9c70;  alias, 1 drivers
S_0x5f5aceb554c0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb552a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede9c70 .functor NAND 1, L_0x5f5acede9c00, L_0x5f5acede9c00, C4<1>, C4<1>;
v0x5f5aceb55730_0 .net "in_a", 0 0, L_0x5f5acede9c00;  alias, 1 drivers
v0x5f5aceb55820_0 .net "in_b", 0 0, L_0x5f5acede9c00;  alias, 1 drivers
v0x5f5aceb55910_0 .net "out", 0 0, L_0x5f5acede9c70;  alias, 1 drivers
S_0x5f5aceb55fd0 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5aceb52080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb56700_0 .net "in_a", 0 0, L_0x5f5acede97b0;  alias, 1 drivers
v0x5f5aceb567a0_0 .net "out", 0 0, L_0x5f5acede9820;  alias, 1 drivers
S_0x5f5aceb561a0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb55fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede9820 .functor NAND 1, L_0x5f5acede97b0, L_0x5f5acede97b0, C4<1>, C4<1>;
v0x5f5aceb56410_0 .net "in_a", 0 0, L_0x5f5acede97b0;  alias, 1 drivers
v0x5f5aceb564d0_0 .net "in_b", 0 0, L_0x5f5acede97b0;  alias, 1 drivers
v0x5f5aceb56620_0 .net "out", 0 0, L_0x5f5acede9820;  alias, 1 drivers
S_0x5f5aceb568a0 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5aceb52080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb57070_0 .net "in_a", 0 0, L_0x5f5acede9a10;  alias, 1 drivers
v0x5f5aceb57110_0 .net "out", 0 0, L_0x5f5acede9a80;  alias, 1 drivers
S_0x5f5aceb56b10 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb568a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede9a80 .functor NAND 1, L_0x5f5acede9a10, L_0x5f5acede9a10, C4<1>, C4<1>;
v0x5f5aceb56d80_0 .net "in_a", 0 0, L_0x5f5acede9a10;  alias, 1 drivers
v0x5f5aceb56e40_0 .net "in_b", 0 0, L_0x5f5acede9a10;  alias, 1 drivers
v0x5f5aceb56f90_0 .net "out", 0 0, L_0x5f5acede9a80;  alias, 1 drivers
S_0x5f5aceb57210 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5aceb52080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb579b0_0 .net "in_a", 0 0, L_0x5f5acede9c70;  alias, 1 drivers
v0x5f5aceb57a50_0 .net "out", 0 0, L_0x5f5acede9ce0;  alias, 1 drivers
S_0x5f5aceb57430 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb57210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede9ce0 .functor NAND 1, L_0x5f5acede9c70, L_0x5f5acede9c70, C4<1>, C4<1>;
v0x5f5aceb576a0_0 .net "in_a", 0 0, L_0x5f5acede9c70;  alias, 1 drivers
v0x5f5aceb57760_0 .net "in_b", 0 0, L_0x5f5acede9c70;  alias, 1 drivers
v0x5f5aceb578b0_0 .net "out", 0 0, L_0x5f5acede9ce0;  alias, 1 drivers
S_0x5f5aceb589f0 .scope module, "mux_gate14" "Mux" 4 21, 5 3 0, S_0x5f5aceb1e170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5aceb61d50_0 .net "in_a", 0 0, L_0x5f5acedeabe0;  1 drivers
v0x5f5aceb61df0_0 .net "in_b", 0 0, L_0x5f5acedeac80;  1 drivers
v0x5f5aceb61f00_0 .net "out", 0 0, L_0x5f5acedeaa60;  1 drivers
v0x5f5aceb61fa0_0 .net "sel", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb62040_0 .net "sel_out", 0 0, L_0x5f5acedea4b0;  1 drivers
v0x5f5aceb621c0_0 .net "temp_a_out", 0 0, L_0x5f5acedea590;  1 drivers
v0x5f5aceb62370_0 .net "temp_b_out", 0 0, L_0x5f5acedea670;  1 drivers
S_0x5f5aceb58bf0 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5aceb589f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb59c50_0 .net "in_a", 0 0, L_0x5f5acedeabe0;  alias, 1 drivers
v0x5f5aceb59d20_0 .net "in_b", 0 0, L_0x5f5acedea4b0;  alias, 1 drivers
v0x5f5aceb59df0_0 .net "out", 0 0, L_0x5f5acedea590;  alias, 1 drivers
v0x5f5aceb59f10_0 .net "temp_out", 0 0, L_0x5f5acedea520;  1 drivers
S_0x5f5aceb58e60 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb58bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedea520 .functor NAND 1, L_0x5f5acedeabe0, L_0x5f5acedea4b0, C4<1>, C4<1>;
v0x5f5aceb590d0_0 .net "in_a", 0 0, L_0x5f5acedeabe0;  alias, 1 drivers
v0x5f5aceb591b0_0 .net "in_b", 0 0, L_0x5f5acedea4b0;  alias, 1 drivers
v0x5f5aceb59270_0 .net "out", 0 0, L_0x5f5acedea520;  alias, 1 drivers
S_0x5f5aceb59390 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb58bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb59ad0_0 .net "in_a", 0 0, L_0x5f5acedea520;  alias, 1 drivers
v0x5f5aceb59b70_0 .net "out", 0 0, L_0x5f5acedea590;  alias, 1 drivers
S_0x5f5aceb595b0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb59390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedea590 .functor NAND 1, L_0x5f5acedea520, L_0x5f5acedea520, C4<1>, C4<1>;
v0x5f5aceb59820_0 .net "in_a", 0 0, L_0x5f5acedea520;  alias, 1 drivers
v0x5f5aceb598e0_0 .net "in_b", 0 0, L_0x5f5acedea520;  alias, 1 drivers
v0x5f5aceb599d0_0 .net "out", 0 0, L_0x5f5acedea590;  alias, 1 drivers
S_0x5f5aceb59fd0 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5aceb589f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb5afe0_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb5b080_0 .net "in_b", 0 0, L_0x5f5acedeac80;  alias, 1 drivers
v0x5f5aceb5b170_0 .net "out", 0 0, L_0x5f5acedea670;  alias, 1 drivers
v0x5f5aceb5b290_0 .net "temp_out", 0 0, L_0x5f5acedea600;  1 drivers
S_0x5f5aceb5a1b0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb59fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedea600 .functor NAND 1, L_0x5f5acedebdb0, L_0x5f5acedeac80, C4<1>, C4<1>;
v0x5f5aceb5a420_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb5a4e0_0 .net "in_b", 0 0, L_0x5f5acedeac80;  alias, 1 drivers
v0x5f5aceb5a5a0_0 .net "out", 0 0, L_0x5f5acedea600;  alias, 1 drivers
S_0x5f5aceb5a6c0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb59fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb5ae30_0 .net "in_a", 0 0, L_0x5f5acedea600;  alias, 1 drivers
v0x5f5aceb5aed0_0 .net "out", 0 0, L_0x5f5acedea670;  alias, 1 drivers
S_0x5f5aceb5a8e0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb5a6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedea670 .functor NAND 1, L_0x5f5acedea600, L_0x5f5acedea600, C4<1>, C4<1>;
v0x5f5aceb5ab50_0 .net "in_a", 0 0, L_0x5f5acedea600;  alias, 1 drivers
v0x5f5aceb5ac40_0 .net "in_b", 0 0, L_0x5f5acedea600;  alias, 1 drivers
v0x5f5aceb5ad30_0 .net "out", 0 0, L_0x5f5acedea670;  alias, 1 drivers
S_0x5f5aceb5b350 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5aceb589f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb5ba50_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb5baf0_0 .net "out", 0 0, L_0x5f5acedea4b0;  alias, 1 drivers
S_0x5f5aceb5b520 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb5b350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedea4b0 .functor NAND 1, L_0x5f5acedebdb0, L_0x5f5acedebdb0, C4<1>, C4<1>;
v0x5f5aceb5b770_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb5b830_0 .net "in_b", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb5b8f0_0 .net "out", 0 0, L_0x5f5acedea4b0;  alias, 1 drivers
S_0x5f5aceb5bbf0 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5aceb589f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb616a0_0 .net "branch1_out", 0 0, L_0x5f5acedea7c0;  1 drivers
v0x5f5aceb617d0_0 .net "branch2_out", 0 0, L_0x5f5acedea910;  1 drivers
v0x5f5aceb61920_0 .net "in_a", 0 0, L_0x5f5acedea590;  alias, 1 drivers
v0x5f5aceb619f0_0 .net "in_b", 0 0, L_0x5f5acedea670;  alias, 1 drivers
v0x5f5aceb61a90_0 .net "out", 0 0, L_0x5f5acedeaa60;  alias, 1 drivers
v0x5f5aceb61b30_0 .net "temp1_out", 0 0, L_0x5f5acedea750;  1 drivers
v0x5f5aceb61bd0_0 .net "temp2_out", 0 0, L_0x5f5acedea8a0;  1 drivers
v0x5f5aceb61c70_0 .net "temp3_out", 0 0, L_0x5f5acedea9f0;  1 drivers
S_0x5f5aceb5be20 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5aceb5bbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb5cee0_0 .net "in_a", 0 0, L_0x5f5acedea590;  alias, 1 drivers
v0x5f5aceb5cf80_0 .net "in_b", 0 0, L_0x5f5acedea590;  alias, 1 drivers
v0x5f5aceb5d040_0 .net "out", 0 0, L_0x5f5acedea750;  alias, 1 drivers
v0x5f5aceb5d160_0 .net "temp_out", 0 0, L_0x5f5acedea6e0;  1 drivers
S_0x5f5aceb5c090 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb5be20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedea6e0 .functor NAND 1, L_0x5f5acedea590, L_0x5f5acedea590, C4<1>, C4<1>;
v0x5f5aceb5c300_0 .net "in_a", 0 0, L_0x5f5acedea590;  alias, 1 drivers
v0x5f5aceb5c3c0_0 .net "in_b", 0 0, L_0x5f5acedea590;  alias, 1 drivers
v0x5f5aceb5c510_0 .net "out", 0 0, L_0x5f5acedea6e0;  alias, 1 drivers
S_0x5f5aceb5c610 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb5be20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb5cd30_0 .net "in_a", 0 0, L_0x5f5acedea6e0;  alias, 1 drivers
v0x5f5aceb5cdd0_0 .net "out", 0 0, L_0x5f5acedea750;  alias, 1 drivers
S_0x5f5aceb5c7e0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb5c610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedea750 .functor NAND 1, L_0x5f5acedea6e0, L_0x5f5acedea6e0, C4<1>, C4<1>;
v0x5f5aceb5ca50_0 .net "in_a", 0 0, L_0x5f5acedea6e0;  alias, 1 drivers
v0x5f5aceb5cb40_0 .net "in_b", 0 0, L_0x5f5acedea6e0;  alias, 1 drivers
v0x5f5aceb5cc30_0 .net "out", 0 0, L_0x5f5acedea750;  alias, 1 drivers
S_0x5f5aceb5d2d0 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5aceb5bbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb5e300_0 .net "in_a", 0 0, L_0x5f5acedea670;  alias, 1 drivers
v0x5f5aceb5e3a0_0 .net "in_b", 0 0, L_0x5f5acedea670;  alias, 1 drivers
v0x5f5aceb5e460_0 .net "out", 0 0, L_0x5f5acedea8a0;  alias, 1 drivers
v0x5f5aceb5e580_0 .net "temp_out", 0 0, L_0x5f5acedea830;  1 drivers
S_0x5f5aceb5d4b0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb5d2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedea830 .functor NAND 1, L_0x5f5acedea670, L_0x5f5acedea670, C4<1>, C4<1>;
v0x5f5aceb5d720_0 .net "in_a", 0 0, L_0x5f5acedea670;  alias, 1 drivers
v0x5f5aceb5d7e0_0 .net "in_b", 0 0, L_0x5f5acedea670;  alias, 1 drivers
v0x5f5aceb5d930_0 .net "out", 0 0, L_0x5f5acedea830;  alias, 1 drivers
S_0x5f5aceb5da30 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb5d2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb5e150_0 .net "in_a", 0 0, L_0x5f5acedea830;  alias, 1 drivers
v0x5f5aceb5e1f0_0 .net "out", 0 0, L_0x5f5acedea8a0;  alias, 1 drivers
S_0x5f5aceb5dc00 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb5da30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedea8a0 .functor NAND 1, L_0x5f5acedea830, L_0x5f5acedea830, C4<1>, C4<1>;
v0x5f5aceb5de70_0 .net "in_a", 0 0, L_0x5f5acedea830;  alias, 1 drivers
v0x5f5aceb5df60_0 .net "in_b", 0 0, L_0x5f5acedea830;  alias, 1 drivers
v0x5f5aceb5e050_0 .net "out", 0 0, L_0x5f5acedea8a0;  alias, 1 drivers
S_0x5f5aceb5e6f0 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5aceb5bbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb5f730_0 .net "in_a", 0 0, L_0x5f5acedea7c0;  alias, 1 drivers
v0x5f5aceb5f800_0 .net "in_b", 0 0, L_0x5f5acedea910;  alias, 1 drivers
v0x5f5aceb5f8d0_0 .net "out", 0 0, L_0x5f5acedea9f0;  alias, 1 drivers
v0x5f5aceb5f9f0_0 .net "temp_out", 0 0, L_0x5f5acedea980;  1 drivers
S_0x5f5aceb5e8d0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb5e6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedea980 .functor NAND 1, L_0x5f5acedea7c0, L_0x5f5acedea910, C4<1>, C4<1>;
v0x5f5aceb5eb20_0 .net "in_a", 0 0, L_0x5f5acedea7c0;  alias, 1 drivers
v0x5f5aceb5ec00_0 .net "in_b", 0 0, L_0x5f5acedea910;  alias, 1 drivers
v0x5f5aceb5ecc0_0 .net "out", 0 0, L_0x5f5acedea980;  alias, 1 drivers
S_0x5f5aceb5ee10 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb5e6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb5f580_0 .net "in_a", 0 0, L_0x5f5acedea980;  alias, 1 drivers
v0x5f5aceb5f620_0 .net "out", 0 0, L_0x5f5acedea9f0;  alias, 1 drivers
S_0x5f5aceb5f030 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb5ee10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedea9f0 .functor NAND 1, L_0x5f5acedea980, L_0x5f5acedea980, C4<1>, C4<1>;
v0x5f5aceb5f2a0_0 .net "in_a", 0 0, L_0x5f5acedea980;  alias, 1 drivers
v0x5f5aceb5f390_0 .net "in_b", 0 0, L_0x5f5acedea980;  alias, 1 drivers
v0x5f5aceb5f480_0 .net "out", 0 0, L_0x5f5acedea9f0;  alias, 1 drivers
S_0x5f5aceb5fb40 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5aceb5bbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb60270_0 .net "in_a", 0 0, L_0x5f5acedea750;  alias, 1 drivers
v0x5f5aceb60310_0 .net "out", 0 0, L_0x5f5acedea7c0;  alias, 1 drivers
S_0x5f5aceb5fd10 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb5fb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedea7c0 .functor NAND 1, L_0x5f5acedea750, L_0x5f5acedea750, C4<1>, C4<1>;
v0x5f5aceb5ff80_0 .net "in_a", 0 0, L_0x5f5acedea750;  alias, 1 drivers
v0x5f5aceb60040_0 .net "in_b", 0 0, L_0x5f5acedea750;  alias, 1 drivers
v0x5f5aceb60190_0 .net "out", 0 0, L_0x5f5acedea7c0;  alias, 1 drivers
S_0x5f5aceb60410 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5aceb5bbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb60be0_0 .net "in_a", 0 0, L_0x5f5acedea8a0;  alias, 1 drivers
v0x5f5aceb60c80_0 .net "out", 0 0, L_0x5f5acedea910;  alias, 1 drivers
S_0x5f5aceb60680 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb60410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedea910 .functor NAND 1, L_0x5f5acedea8a0, L_0x5f5acedea8a0, C4<1>, C4<1>;
v0x5f5aceb608f0_0 .net "in_a", 0 0, L_0x5f5acedea8a0;  alias, 1 drivers
v0x5f5aceb609b0_0 .net "in_b", 0 0, L_0x5f5acedea8a0;  alias, 1 drivers
v0x5f5aceb60b00_0 .net "out", 0 0, L_0x5f5acedea910;  alias, 1 drivers
S_0x5f5aceb60d80 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5aceb5bbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb61520_0 .net "in_a", 0 0, L_0x5f5acedea9f0;  alias, 1 drivers
v0x5f5aceb615c0_0 .net "out", 0 0, L_0x5f5acedeaa60;  alias, 1 drivers
S_0x5f5aceb60fa0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb60d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedeaa60 .functor NAND 1, L_0x5f5acedea9f0, L_0x5f5acedea9f0, C4<1>, C4<1>;
v0x5f5aceb61210_0 .net "in_a", 0 0, L_0x5f5acedea9f0;  alias, 1 drivers
v0x5f5aceb612d0_0 .net "in_b", 0 0, L_0x5f5acedea9f0;  alias, 1 drivers
v0x5f5aceb61420_0 .net "out", 0 0, L_0x5f5acedeaa60;  alias, 1 drivers
S_0x5f5aceb62560 .scope module, "mux_gate15" "Mux" 4 22, 5 3 0, S_0x5f5aceb1e170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5aceb6b8c0_0 .net "in_a", 0 0, L_0x5f5acedeba30;  1 drivers
v0x5f5aceb6b960_0 .net "in_b", 0 0, L_0x5f5acedebad0;  1 drivers
v0x5f5aceb6ba70_0 .net "out", 0 0, L_0x5f5acedeb870;  1 drivers
v0x5f5aceb6bb10_0 .net "sel", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb6bbb0_0 .net "sel_out", 0 0, L_0x5f5acedeae20;  1 drivers
v0x5f5aceb6bd30_0 .net "temp_a_out", 0 0, L_0x5f5acedeaf00;  1 drivers
v0x5f5aceb6bee0_0 .net "temp_b_out", 0 0, L_0x5f5acedeb020;  1 drivers
S_0x5f5aceb62760 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5aceb62560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb637c0_0 .net "in_a", 0 0, L_0x5f5acedeba30;  alias, 1 drivers
v0x5f5aceb63890_0 .net "in_b", 0 0, L_0x5f5acedeae20;  alias, 1 drivers
v0x5f5aceb63960_0 .net "out", 0 0, L_0x5f5acedeaf00;  alias, 1 drivers
v0x5f5aceb63a80_0 .net "temp_out", 0 0, L_0x5f5acedeae90;  1 drivers
S_0x5f5aceb629d0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb62760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedeae90 .functor NAND 1, L_0x5f5acedeba30, L_0x5f5acedeae20, C4<1>, C4<1>;
v0x5f5aceb62c40_0 .net "in_a", 0 0, L_0x5f5acedeba30;  alias, 1 drivers
v0x5f5aceb62d20_0 .net "in_b", 0 0, L_0x5f5acedeae20;  alias, 1 drivers
v0x5f5aceb62de0_0 .net "out", 0 0, L_0x5f5acedeae90;  alias, 1 drivers
S_0x5f5aceb62f00 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb62760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb63640_0 .net "in_a", 0 0, L_0x5f5acedeae90;  alias, 1 drivers
v0x5f5aceb636e0_0 .net "out", 0 0, L_0x5f5acedeaf00;  alias, 1 drivers
S_0x5f5aceb63120 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb62f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedeaf00 .functor NAND 1, L_0x5f5acedeae90, L_0x5f5acedeae90, C4<1>, C4<1>;
v0x5f5aceb63390_0 .net "in_a", 0 0, L_0x5f5acedeae90;  alias, 1 drivers
v0x5f5aceb63450_0 .net "in_b", 0 0, L_0x5f5acedeae90;  alias, 1 drivers
v0x5f5aceb63540_0 .net "out", 0 0, L_0x5f5acedeaf00;  alias, 1 drivers
S_0x5f5aceb63b40 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5aceb62560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb64b50_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb64bf0_0 .net "in_b", 0 0, L_0x5f5acedebad0;  alias, 1 drivers
v0x5f5aceb64ce0_0 .net "out", 0 0, L_0x5f5acedeb020;  alias, 1 drivers
v0x5f5aceb64e00_0 .net "temp_out", 0 0, L_0x5f5acedeaf70;  1 drivers
S_0x5f5aceb63d20 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb63b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedeaf70 .functor NAND 1, L_0x5f5acedebdb0, L_0x5f5acedebad0, C4<1>, C4<1>;
v0x5f5aceb63f90_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb64050_0 .net "in_b", 0 0, L_0x5f5acedebad0;  alias, 1 drivers
v0x5f5aceb64110_0 .net "out", 0 0, L_0x5f5acedeaf70;  alias, 1 drivers
S_0x5f5aceb64230 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb63b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb649a0_0 .net "in_a", 0 0, L_0x5f5acedeaf70;  alias, 1 drivers
v0x5f5aceb64a40_0 .net "out", 0 0, L_0x5f5acedeb020;  alias, 1 drivers
S_0x5f5aceb64450 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb64230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedeb020 .functor NAND 1, L_0x5f5acedeaf70, L_0x5f5acedeaf70, C4<1>, C4<1>;
v0x5f5aceb646c0_0 .net "in_a", 0 0, L_0x5f5acedeaf70;  alias, 1 drivers
v0x5f5aceb647b0_0 .net "in_b", 0 0, L_0x5f5acedeaf70;  alias, 1 drivers
v0x5f5aceb648a0_0 .net "out", 0 0, L_0x5f5acedeb020;  alias, 1 drivers
S_0x5f5aceb64ec0 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5aceb62560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb655c0_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb65660_0 .net "out", 0 0, L_0x5f5acedeae20;  alias, 1 drivers
S_0x5f5aceb65090 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb64ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedeae20 .functor NAND 1, L_0x5f5acedebdb0, L_0x5f5acedebdb0, C4<1>, C4<1>;
v0x5f5aceb652e0_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb653a0_0 .net "in_b", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb65460_0 .net "out", 0 0, L_0x5f5acedeae20;  alias, 1 drivers
S_0x5f5aceb65760 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5aceb62560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb6b210_0 .net "branch1_out", 0 0, L_0x5f5acedeb230;  1 drivers
v0x5f5aceb6b340_0 .net "branch2_out", 0 0, L_0x5f5acedeb550;  1 drivers
v0x5f5aceb6b490_0 .net "in_a", 0 0, L_0x5f5acedeaf00;  alias, 1 drivers
v0x5f5aceb6b560_0 .net "in_b", 0 0, L_0x5f5acedeb020;  alias, 1 drivers
v0x5f5aceb6b600_0 .net "out", 0 0, L_0x5f5acedeb870;  alias, 1 drivers
v0x5f5aceb6b6a0_0 .net "temp1_out", 0 0, L_0x5f5acedeb180;  1 drivers
v0x5f5aceb6b740_0 .net "temp2_out", 0 0, L_0x5f5acedeb4a0;  1 drivers
v0x5f5aceb6b7e0_0 .net "temp3_out", 0 0, L_0x5f5acedeb7c0;  1 drivers
S_0x5f5aceb65990 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5aceb65760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb66a50_0 .net "in_a", 0 0, L_0x5f5acedeaf00;  alias, 1 drivers
v0x5f5aceb66af0_0 .net "in_b", 0 0, L_0x5f5acedeaf00;  alias, 1 drivers
v0x5f5aceb66bb0_0 .net "out", 0 0, L_0x5f5acedeb180;  alias, 1 drivers
v0x5f5aceb66cd0_0 .net "temp_out", 0 0, L_0x5f5acedeb0d0;  1 drivers
S_0x5f5aceb65c00 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb65990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedeb0d0 .functor NAND 1, L_0x5f5acedeaf00, L_0x5f5acedeaf00, C4<1>, C4<1>;
v0x5f5aceb65e70_0 .net "in_a", 0 0, L_0x5f5acedeaf00;  alias, 1 drivers
v0x5f5aceb65f30_0 .net "in_b", 0 0, L_0x5f5acedeaf00;  alias, 1 drivers
v0x5f5aceb66080_0 .net "out", 0 0, L_0x5f5acedeb0d0;  alias, 1 drivers
S_0x5f5aceb66180 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb65990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb668a0_0 .net "in_a", 0 0, L_0x5f5acedeb0d0;  alias, 1 drivers
v0x5f5aceb66940_0 .net "out", 0 0, L_0x5f5acedeb180;  alias, 1 drivers
S_0x5f5aceb66350 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb66180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedeb180 .functor NAND 1, L_0x5f5acedeb0d0, L_0x5f5acedeb0d0, C4<1>, C4<1>;
v0x5f5aceb665c0_0 .net "in_a", 0 0, L_0x5f5acedeb0d0;  alias, 1 drivers
v0x5f5aceb666b0_0 .net "in_b", 0 0, L_0x5f5acedeb0d0;  alias, 1 drivers
v0x5f5aceb667a0_0 .net "out", 0 0, L_0x5f5acedeb180;  alias, 1 drivers
S_0x5f5aceb66e40 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5aceb65760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb67e70_0 .net "in_a", 0 0, L_0x5f5acedeb020;  alias, 1 drivers
v0x5f5aceb67f10_0 .net "in_b", 0 0, L_0x5f5acedeb020;  alias, 1 drivers
v0x5f5aceb67fd0_0 .net "out", 0 0, L_0x5f5acedeb4a0;  alias, 1 drivers
v0x5f5aceb680f0_0 .net "temp_out", 0 0, L_0x5f5acedeb3f0;  1 drivers
S_0x5f5aceb67020 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb66e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedeb3f0 .functor NAND 1, L_0x5f5acedeb020, L_0x5f5acedeb020, C4<1>, C4<1>;
v0x5f5aceb67290_0 .net "in_a", 0 0, L_0x5f5acedeb020;  alias, 1 drivers
v0x5f5aceb67350_0 .net "in_b", 0 0, L_0x5f5acedeb020;  alias, 1 drivers
v0x5f5aceb674a0_0 .net "out", 0 0, L_0x5f5acedeb3f0;  alias, 1 drivers
S_0x5f5aceb675a0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb66e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb67cc0_0 .net "in_a", 0 0, L_0x5f5acedeb3f0;  alias, 1 drivers
v0x5f5aceb67d60_0 .net "out", 0 0, L_0x5f5acedeb4a0;  alias, 1 drivers
S_0x5f5aceb67770 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb675a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedeb4a0 .functor NAND 1, L_0x5f5acedeb3f0, L_0x5f5acedeb3f0, C4<1>, C4<1>;
v0x5f5aceb679e0_0 .net "in_a", 0 0, L_0x5f5acedeb3f0;  alias, 1 drivers
v0x5f5aceb67ad0_0 .net "in_b", 0 0, L_0x5f5acedeb3f0;  alias, 1 drivers
v0x5f5aceb67bc0_0 .net "out", 0 0, L_0x5f5acedeb4a0;  alias, 1 drivers
S_0x5f5aceb68260 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5aceb65760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb692a0_0 .net "in_a", 0 0, L_0x5f5acedeb230;  alias, 1 drivers
v0x5f5aceb69370_0 .net "in_b", 0 0, L_0x5f5acedeb550;  alias, 1 drivers
v0x5f5aceb69440_0 .net "out", 0 0, L_0x5f5acedeb7c0;  alias, 1 drivers
v0x5f5aceb69560_0 .net "temp_out", 0 0, L_0x5f5acedeb710;  1 drivers
S_0x5f5aceb68440 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb68260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedeb710 .functor NAND 1, L_0x5f5acedeb230, L_0x5f5acedeb550, C4<1>, C4<1>;
v0x5f5aceb68690_0 .net "in_a", 0 0, L_0x5f5acedeb230;  alias, 1 drivers
v0x5f5aceb68770_0 .net "in_b", 0 0, L_0x5f5acedeb550;  alias, 1 drivers
v0x5f5aceb68830_0 .net "out", 0 0, L_0x5f5acedeb710;  alias, 1 drivers
S_0x5f5aceb68980 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb68260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb690f0_0 .net "in_a", 0 0, L_0x5f5acedeb710;  alias, 1 drivers
v0x5f5aceb69190_0 .net "out", 0 0, L_0x5f5acedeb7c0;  alias, 1 drivers
S_0x5f5aceb68ba0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb68980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedeb7c0 .functor NAND 1, L_0x5f5acedeb710, L_0x5f5acedeb710, C4<1>, C4<1>;
v0x5f5aceb68e10_0 .net "in_a", 0 0, L_0x5f5acedeb710;  alias, 1 drivers
v0x5f5aceb68f00_0 .net "in_b", 0 0, L_0x5f5acedeb710;  alias, 1 drivers
v0x5f5aceb68ff0_0 .net "out", 0 0, L_0x5f5acedeb7c0;  alias, 1 drivers
S_0x5f5aceb696b0 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5aceb65760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb69de0_0 .net "in_a", 0 0, L_0x5f5acedeb180;  alias, 1 drivers
v0x5f5aceb69e80_0 .net "out", 0 0, L_0x5f5acedeb230;  alias, 1 drivers
S_0x5f5aceb69880 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb696b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedeb230 .functor NAND 1, L_0x5f5acedeb180, L_0x5f5acedeb180, C4<1>, C4<1>;
v0x5f5aceb69af0_0 .net "in_a", 0 0, L_0x5f5acedeb180;  alias, 1 drivers
v0x5f5aceb69bb0_0 .net "in_b", 0 0, L_0x5f5acedeb180;  alias, 1 drivers
v0x5f5aceb69d00_0 .net "out", 0 0, L_0x5f5acedeb230;  alias, 1 drivers
S_0x5f5aceb69f80 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5aceb65760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb6a750_0 .net "in_a", 0 0, L_0x5f5acedeb4a0;  alias, 1 drivers
v0x5f5aceb6a7f0_0 .net "out", 0 0, L_0x5f5acedeb550;  alias, 1 drivers
S_0x5f5aceb6a1f0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb69f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedeb550 .functor NAND 1, L_0x5f5acedeb4a0, L_0x5f5acedeb4a0, C4<1>, C4<1>;
v0x5f5aceb6a460_0 .net "in_a", 0 0, L_0x5f5acedeb4a0;  alias, 1 drivers
v0x5f5aceb6a520_0 .net "in_b", 0 0, L_0x5f5acedeb4a0;  alias, 1 drivers
v0x5f5aceb6a670_0 .net "out", 0 0, L_0x5f5acedeb550;  alias, 1 drivers
S_0x5f5aceb6a8f0 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5aceb65760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb6b090_0 .net "in_a", 0 0, L_0x5f5acedeb7c0;  alias, 1 drivers
v0x5f5aceb6b130_0 .net "out", 0 0, L_0x5f5acedeb870;  alias, 1 drivers
S_0x5f5aceb6ab10 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb6a8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedeb870 .functor NAND 1, L_0x5f5acedeb7c0, L_0x5f5acedeb7c0, C4<1>, C4<1>;
v0x5f5aceb6ad80_0 .net "in_a", 0 0, L_0x5f5acedeb7c0;  alias, 1 drivers
v0x5f5aceb6ae40_0 .net "in_b", 0 0, L_0x5f5acedeb7c0;  alias, 1 drivers
v0x5f5aceb6af90_0 .net "out", 0 0, L_0x5f5acedeb870;  alias, 1 drivers
S_0x5f5aceb6c0d0 .scope module, "mux_gate2" "Mux" 4 9, 5 3 0, S_0x5f5aceb1e170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5aceb75470_0 .net "in_a", 0 0, L_0x5f5acede0070;  1 drivers
v0x5f5aceb75510_0 .net "in_b", 0 0, L_0x5f5acede0110;  1 drivers
v0x5f5aceb75620_0 .net "out", 0 0, L_0x5f5aceddfeb0;  1 drivers
v0x5f5aceb756c0_0 .net "sel", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb75760_0 .net "sel_out", 0 0, L_0x5f5aceddf3c0;  1 drivers
v0x5f5aceb758e0_0 .net "temp_a_out", 0 0, L_0x5f5aceddf500;  1 drivers
v0x5f5aceb75a90_0 .net "temp_b_out", 0 0, L_0x5f5aceddf660;  1 drivers
S_0x5f5aceb6c2d0 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5aceb6c0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb6d2e0_0 .net "in_a", 0 0, L_0x5f5acede0070;  alias, 1 drivers
v0x5f5aceb6d3b0_0 .net "in_b", 0 0, L_0x5f5aceddf3c0;  alias, 1 drivers
v0x5f5aceb6d480_0 .net "out", 0 0, L_0x5f5aceddf500;  alias, 1 drivers
v0x5f5aceb6d5a0_0 .net "temp_out", 0 0, L_0x5f5aceddf450;  1 drivers
S_0x5f5aceb6c4f0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb6c2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddf450 .functor NAND 1, L_0x5f5acede0070, L_0x5f5aceddf3c0, C4<1>, C4<1>;
v0x5f5aceb6c760_0 .net "in_a", 0 0, L_0x5f5acede0070;  alias, 1 drivers
v0x5f5aceb6c840_0 .net "in_b", 0 0, L_0x5f5aceddf3c0;  alias, 1 drivers
v0x5f5aceb6c900_0 .net "out", 0 0, L_0x5f5aceddf450;  alias, 1 drivers
S_0x5f5aceb6ca20 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb6c2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb6d160_0 .net "in_a", 0 0, L_0x5f5aceddf450;  alias, 1 drivers
v0x5f5aceb6d200_0 .net "out", 0 0, L_0x5f5aceddf500;  alias, 1 drivers
S_0x5f5aceb6cc40 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb6ca20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddf500 .functor NAND 1, L_0x5f5aceddf450, L_0x5f5aceddf450, C4<1>, C4<1>;
v0x5f5aceb6ceb0_0 .net "in_a", 0 0, L_0x5f5aceddf450;  alias, 1 drivers
v0x5f5aceb6cf70_0 .net "in_b", 0 0, L_0x5f5aceddf450;  alias, 1 drivers
v0x5f5aceb6d060_0 .net "out", 0 0, L_0x5f5aceddf500;  alias, 1 drivers
S_0x5f5aceb6d660 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5aceb6c0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb6e670_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb6e710_0 .net "in_b", 0 0, L_0x5f5acede0110;  alias, 1 drivers
v0x5f5aceb6e800_0 .net "out", 0 0, L_0x5f5aceddf660;  alias, 1 drivers
v0x5f5aceb6e920_0 .net "temp_out", 0 0, L_0x5f5aceddf5b0;  1 drivers
S_0x5f5aceb6d840 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb6d660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddf5b0 .functor NAND 1, L_0x5f5acedebdb0, L_0x5f5acede0110, C4<1>, C4<1>;
v0x5f5aceb6dab0_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb6db70_0 .net "in_b", 0 0, L_0x5f5acede0110;  alias, 1 drivers
v0x5f5aceb6dc30_0 .net "out", 0 0, L_0x5f5aceddf5b0;  alias, 1 drivers
S_0x5f5aceb6dd50 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb6d660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb6e4c0_0 .net "in_a", 0 0, L_0x5f5aceddf5b0;  alias, 1 drivers
v0x5f5aceb6e560_0 .net "out", 0 0, L_0x5f5aceddf660;  alias, 1 drivers
S_0x5f5aceb6df70 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb6dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddf660 .functor NAND 1, L_0x5f5aceddf5b0, L_0x5f5aceddf5b0, C4<1>, C4<1>;
v0x5f5aceb6e1e0_0 .net "in_a", 0 0, L_0x5f5aceddf5b0;  alias, 1 drivers
v0x5f5aceb6e2d0_0 .net "in_b", 0 0, L_0x5f5aceddf5b0;  alias, 1 drivers
v0x5f5aceb6e3c0_0 .net "out", 0 0, L_0x5f5aceddf660;  alias, 1 drivers
S_0x5f5aceb6ea70 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5aceb6c0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb6f170_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb6f210_0 .net "out", 0 0, L_0x5f5aceddf3c0;  alias, 1 drivers
S_0x5f5aceb6ec40 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb6ea70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddf3c0 .functor NAND 1, L_0x5f5acedebdb0, L_0x5f5acedebdb0, C4<1>, C4<1>;
v0x5f5aceb6ee90_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb6ef50_0 .net "in_b", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb6f010_0 .net "out", 0 0, L_0x5f5aceddf3c0;  alias, 1 drivers
S_0x5f5aceb6f310 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5aceb6c0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb74dc0_0 .net "branch1_out", 0 0, L_0x5f5aceddf870;  1 drivers
v0x5f5aceb74ef0_0 .net "branch2_out", 0 0, L_0x5f5aceddfb90;  1 drivers
v0x5f5aceb75040_0 .net "in_a", 0 0, L_0x5f5aceddf500;  alias, 1 drivers
v0x5f5aceb75110_0 .net "in_b", 0 0, L_0x5f5aceddf660;  alias, 1 drivers
v0x5f5aceb751b0_0 .net "out", 0 0, L_0x5f5aceddfeb0;  alias, 1 drivers
v0x5f5aceb75250_0 .net "temp1_out", 0 0, L_0x5f5aceddf7c0;  1 drivers
v0x5f5aceb752f0_0 .net "temp2_out", 0 0, L_0x5f5aceddfae0;  1 drivers
v0x5f5aceb75390_0 .net "temp3_out", 0 0, L_0x5f5aceddfe00;  1 drivers
S_0x5f5aceb6f540 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5aceb6f310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb70600_0 .net "in_a", 0 0, L_0x5f5aceddf500;  alias, 1 drivers
v0x5f5aceb706a0_0 .net "in_b", 0 0, L_0x5f5aceddf500;  alias, 1 drivers
v0x5f5aceb70760_0 .net "out", 0 0, L_0x5f5aceddf7c0;  alias, 1 drivers
v0x5f5aceb70880_0 .net "temp_out", 0 0, L_0x5f5aceddf710;  1 drivers
S_0x5f5aceb6f7b0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb6f540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddf710 .functor NAND 1, L_0x5f5aceddf500, L_0x5f5aceddf500, C4<1>, C4<1>;
v0x5f5aceb6fa20_0 .net "in_a", 0 0, L_0x5f5aceddf500;  alias, 1 drivers
v0x5f5aceb6fae0_0 .net "in_b", 0 0, L_0x5f5aceddf500;  alias, 1 drivers
v0x5f5aceb6fc30_0 .net "out", 0 0, L_0x5f5aceddf710;  alias, 1 drivers
S_0x5f5aceb6fd30 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb6f540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb70450_0 .net "in_a", 0 0, L_0x5f5aceddf710;  alias, 1 drivers
v0x5f5aceb704f0_0 .net "out", 0 0, L_0x5f5aceddf7c0;  alias, 1 drivers
S_0x5f5aceb6ff00 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb6fd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddf7c0 .functor NAND 1, L_0x5f5aceddf710, L_0x5f5aceddf710, C4<1>, C4<1>;
v0x5f5aceb70170_0 .net "in_a", 0 0, L_0x5f5aceddf710;  alias, 1 drivers
v0x5f5aceb70260_0 .net "in_b", 0 0, L_0x5f5aceddf710;  alias, 1 drivers
v0x5f5aceb70350_0 .net "out", 0 0, L_0x5f5aceddf7c0;  alias, 1 drivers
S_0x5f5aceb709f0 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5aceb6f310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb71a20_0 .net "in_a", 0 0, L_0x5f5aceddf660;  alias, 1 drivers
v0x5f5aceb71ac0_0 .net "in_b", 0 0, L_0x5f5aceddf660;  alias, 1 drivers
v0x5f5aceb71b80_0 .net "out", 0 0, L_0x5f5aceddfae0;  alias, 1 drivers
v0x5f5aceb71ca0_0 .net "temp_out", 0 0, L_0x5f5aceddfa30;  1 drivers
S_0x5f5aceb70bd0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb709f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddfa30 .functor NAND 1, L_0x5f5aceddf660, L_0x5f5aceddf660, C4<1>, C4<1>;
v0x5f5aceb70e40_0 .net "in_a", 0 0, L_0x5f5aceddf660;  alias, 1 drivers
v0x5f5aceb70f00_0 .net "in_b", 0 0, L_0x5f5aceddf660;  alias, 1 drivers
v0x5f5aceb71050_0 .net "out", 0 0, L_0x5f5aceddfa30;  alias, 1 drivers
S_0x5f5aceb71150 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb709f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb71870_0 .net "in_a", 0 0, L_0x5f5aceddfa30;  alias, 1 drivers
v0x5f5aceb71910_0 .net "out", 0 0, L_0x5f5aceddfae0;  alias, 1 drivers
S_0x5f5aceb71320 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb71150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddfae0 .functor NAND 1, L_0x5f5aceddfa30, L_0x5f5aceddfa30, C4<1>, C4<1>;
v0x5f5aceb71590_0 .net "in_a", 0 0, L_0x5f5aceddfa30;  alias, 1 drivers
v0x5f5aceb71680_0 .net "in_b", 0 0, L_0x5f5aceddfa30;  alias, 1 drivers
v0x5f5aceb71770_0 .net "out", 0 0, L_0x5f5aceddfae0;  alias, 1 drivers
S_0x5f5aceb71e10 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5aceb6f310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb72e50_0 .net "in_a", 0 0, L_0x5f5aceddf870;  alias, 1 drivers
v0x5f5aceb72f20_0 .net "in_b", 0 0, L_0x5f5aceddfb90;  alias, 1 drivers
v0x5f5aceb72ff0_0 .net "out", 0 0, L_0x5f5aceddfe00;  alias, 1 drivers
v0x5f5aceb73110_0 .net "temp_out", 0 0, L_0x5f5aceddfd50;  1 drivers
S_0x5f5aceb71ff0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb71e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddfd50 .functor NAND 1, L_0x5f5aceddf870, L_0x5f5aceddfb90, C4<1>, C4<1>;
v0x5f5aceb72240_0 .net "in_a", 0 0, L_0x5f5aceddf870;  alias, 1 drivers
v0x5f5aceb72320_0 .net "in_b", 0 0, L_0x5f5aceddfb90;  alias, 1 drivers
v0x5f5aceb723e0_0 .net "out", 0 0, L_0x5f5aceddfd50;  alias, 1 drivers
S_0x5f5aceb72530 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb71e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb72ca0_0 .net "in_a", 0 0, L_0x5f5aceddfd50;  alias, 1 drivers
v0x5f5aceb72d40_0 .net "out", 0 0, L_0x5f5aceddfe00;  alias, 1 drivers
S_0x5f5aceb72750 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb72530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddfe00 .functor NAND 1, L_0x5f5aceddfd50, L_0x5f5aceddfd50, C4<1>, C4<1>;
v0x5f5aceb729c0_0 .net "in_a", 0 0, L_0x5f5aceddfd50;  alias, 1 drivers
v0x5f5aceb72ab0_0 .net "in_b", 0 0, L_0x5f5aceddfd50;  alias, 1 drivers
v0x5f5aceb72ba0_0 .net "out", 0 0, L_0x5f5aceddfe00;  alias, 1 drivers
S_0x5f5aceb73260 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5aceb6f310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb73990_0 .net "in_a", 0 0, L_0x5f5aceddf7c0;  alias, 1 drivers
v0x5f5aceb73a30_0 .net "out", 0 0, L_0x5f5aceddf870;  alias, 1 drivers
S_0x5f5aceb73430 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb73260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddf870 .functor NAND 1, L_0x5f5aceddf7c0, L_0x5f5aceddf7c0, C4<1>, C4<1>;
v0x5f5aceb736a0_0 .net "in_a", 0 0, L_0x5f5aceddf7c0;  alias, 1 drivers
v0x5f5aceb73760_0 .net "in_b", 0 0, L_0x5f5aceddf7c0;  alias, 1 drivers
v0x5f5aceb738b0_0 .net "out", 0 0, L_0x5f5aceddf870;  alias, 1 drivers
S_0x5f5aceb73b30 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5aceb6f310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb74300_0 .net "in_a", 0 0, L_0x5f5aceddfae0;  alias, 1 drivers
v0x5f5aceb743a0_0 .net "out", 0 0, L_0x5f5aceddfb90;  alias, 1 drivers
S_0x5f5aceb73da0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb73b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddfb90 .functor NAND 1, L_0x5f5aceddfae0, L_0x5f5aceddfae0, C4<1>, C4<1>;
v0x5f5aceb74010_0 .net "in_a", 0 0, L_0x5f5aceddfae0;  alias, 1 drivers
v0x5f5aceb740d0_0 .net "in_b", 0 0, L_0x5f5aceddfae0;  alias, 1 drivers
v0x5f5aceb74220_0 .net "out", 0 0, L_0x5f5aceddfb90;  alias, 1 drivers
S_0x5f5aceb744a0 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5aceb6f310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb74c40_0 .net "in_a", 0 0, L_0x5f5aceddfe00;  alias, 1 drivers
v0x5f5aceb74ce0_0 .net "out", 0 0, L_0x5f5aceddfeb0;  alias, 1 drivers
S_0x5f5aceb746c0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb744a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceddfeb0 .functor NAND 1, L_0x5f5aceddfe00, L_0x5f5aceddfe00, C4<1>, C4<1>;
v0x5f5aceb74930_0 .net "in_a", 0 0, L_0x5f5aceddfe00;  alias, 1 drivers
v0x5f5aceb749f0_0 .net "in_b", 0 0, L_0x5f5aceddfe00;  alias, 1 drivers
v0x5f5aceb74b40_0 .net "out", 0 0, L_0x5f5aceddfeb0;  alias, 1 drivers
S_0x5f5aceb75c80 .scope module, "mux_gate3" "Mux" 4 10, 5 3 0, S_0x5f5aceb1e170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5aceb7efe0_0 .net "in_a", 0 0, L_0x5f5acede0ec0;  1 drivers
v0x5f5aceb7f080_0 .net "in_b", 0 0, L_0x5f5acede0f60;  1 drivers
v0x5f5aceb7f190_0 .net "out", 0 0, L_0x5f5acede0d00;  1 drivers
v0x5f5aceb7f230_0 .net "sel", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb7f2d0_0 .net "sel_out", 0 0, L_0x5f5acede01f0;  1 drivers
v0x5f5aceb7f450_0 .net "temp_a_out", 0 0, L_0x5f5acede0350;  1 drivers
v0x5f5aceb7f600_0 .net "temp_b_out", 0 0, L_0x5f5acede04b0;  1 drivers
S_0x5f5aceb75e80 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5aceb75c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb76ee0_0 .net "in_a", 0 0, L_0x5f5acede0ec0;  alias, 1 drivers
v0x5f5aceb76fb0_0 .net "in_b", 0 0, L_0x5f5acede01f0;  alias, 1 drivers
v0x5f5aceb77080_0 .net "out", 0 0, L_0x5f5acede0350;  alias, 1 drivers
v0x5f5aceb771a0_0 .net "temp_out", 0 0, L_0x5f5acede02a0;  1 drivers
S_0x5f5aceb760f0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb75e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede02a0 .functor NAND 1, L_0x5f5acede0ec0, L_0x5f5acede01f0, C4<1>, C4<1>;
v0x5f5aceb76360_0 .net "in_a", 0 0, L_0x5f5acede0ec0;  alias, 1 drivers
v0x5f5aceb76440_0 .net "in_b", 0 0, L_0x5f5acede01f0;  alias, 1 drivers
v0x5f5aceb76500_0 .net "out", 0 0, L_0x5f5acede02a0;  alias, 1 drivers
S_0x5f5aceb76620 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb75e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb76d60_0 .net "in_a", 0 0, L_0x5f5acede02a0;  alias, 1 drivers
v0x5f5aceb76e00_0 .net "out", 0 0, L_0x5f5acede0350;  alias, 1 drivers
S_0x5f5aceb76840 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb76620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede0350 .functor NAND 1, L_0x5f5acede02a0, L_0x5f5acede02a0, C4<1>, C4<1>;
v0x5f5aceb76ab0_0 .net "in_a", 0 0, L_0x5f5acede02a0;  alias, 1 drivers
v0x5f5aceb76b70_0 .net "in_b", 0 0, L_0x5f5acede02a0;  alias, 1 drivers
v0x5f5aceb76c60_0 .net "out", 0 0, L_0x5f5acede0350;  alias, 1 drivers
S_0x5f5aceb77260 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5aceb75c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb78270_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb78310_0 .net "in_b", 0 0, L_0x5f5acede0f60;  alias, 1 drivers
v0x5f5aceb78400_0 .net "out", 0 0, L_0x5f5acede04b0;  alias, 1 drivers
v0x5f5aceb78520_0 .net "temp_out", 0 0, L_0x5f5acede0400;  1 drivers
S_0x5f5aceb77440 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb77260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede0400 .functor NAND 1, L_0x5f5acedebdb0, L_0x5f5acede0f60, C4<1>, C4<1>;
v0x5f5aceb776b0_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb77770_0 .net "in_b", 0 0, L_0x5f5acede0f60;  alias, 1 drivers
v0x5f5aceb77830_0 .net "out", 0 0, L_0x5f5acede0400;  alias, 1 drivers
S_0x5f5aceb77950 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb77260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb780c0_0 .net "in_a", 0 0, L_0x5f5acede0400;  alias, 1 drivers
v0x5f5aceb78160_0 .net "out", 0 0, L_0x5f5acede04b0;  alias, 1 drivers
S_0x5f5aceb77b70 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb77950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede04b0 .functor NAND 1, L_0x5f5acede0400, L_0x5f5acede0400, C4<1>, C4<1>;
v0x5f5aceb77de0_0 .net "in_a", 0 0, L_0x5f5acede0400;  alias, 1 drivers
v0x5f5aceb77ed0_0 .net "in_b", 0 0, L_0x5f5acede0400;  alias, 1 drivers
v0x5f5aceb77fc0_0 .net "out", 0 0, L_0x5f5acede04b0;  alias, 1 drivers
S_0x5f5aceb785e0 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5aceb75c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb78ce0_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb78d80_0 .net "out", 0 0, L_0x5f5acede01f0;  alias, 1 drivers
S_0x5f5aceb787b0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb785e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede01f0 .functor NAND 1, L_0x5f5acedebdb0, L_0x5f5acedebdb0, C4<1>, C4<1>;
v0x5f5aceb78a00_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb78ac0_0 .net "in_b", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb78b80_0 .net "out", 0 0, L_0x5f5acede01f0;  alias, 1 drivers
S_0x5f5aceb78e80 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5aceb75c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb7e930_0 .net "branch1_out", 0 0, L_0x5f5acede06c0;  1 drivers
v0x5f5aceb7ea60_0 .net "branch2_out", 0 0, L_0x5f5acede09e0;  1 drivers
v0x5f5aceb7ebb0_0 .net "in_a", 0 0, L_0x5f5acede0350;  alias, 1 drivers
v0x5f5aceb7ec80_0 .net "in_b", 0 0, L_0x5f5acede04b0;  alias, 1 drivers
v0x5f5aceb7ed20_0 .net "out", 0 0, L_0x5f5acede0d00;  alias, 1 drivers
v0x5f5aceb7edc0_0 .net "temp1_out", 0 0, L_0x5f5acede0610;  1 drivers
v0x5f5aceb7ee60_0 .net "temp2_out", 0 0, L_0x5f5acede0930;  1 drivers
v0x5f5aceb7ef00_0 .net "temp3_out", 0 0, L_0x5f5acede0c50;  1 drivers
S_0x5f5aceb790b0 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5aceb78e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb7a170_0 .net "in_a", 0 0, L_0x5f5acede0350;  alias, 1 drivers
v0x5f5aceb7a210_0 .net "in_b", 0 0, L_0x5f5acede0350;  alias, 1 drivers
v0x5f5aceb7a2d0_0 .net "out", 0 0, L_0x5f5acede0610;  alias, 1 drivers
v0x5f5aceb7a3f0_0 .net "temp_out", 0 0, L_0x5f5acede0560;  1 drivers
S_0x5f5aceb79320 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb790b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede0560 .functor NAND 1, L_0x5f5acede0350, L_0x5f5acede0350, C4<1>, C4<1>;
v0x5f5aceb79590_0 .net "in_a", 0 0, L_0x5f5acede0350;  alias, 1 drivers
v0x5f5aceb79650_0 .net "in_b", 0 0, L_0x5f5acede0350;  alias, 1 drivers
v0x5f5aceb797a0_0 .net "out", 0 0, L_0x5f5acede0560;  alias, 1 drivers
S_0x5f5aceb798a0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb790b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb79fc0_0 .net "in_a", 0 0, L_0x5f5acede0560;  alias, 1 drivers
v0x5f5aceb7a060_0 .net "out", 0 0, L_0x5f5acede0610;  alias, 1 drivers
S_0x5f5aceb79a70 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb798a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede0610 .functor NAND 1, L_0x5f5acede0560, L_0x5f5acede0560, C4<1>, C4<1>;
v0x5f5aceb79ce0_0 .net "in_a", 0 0, L_0x5f5acede0560;  alias, 1 drivers
v0x5f5aceb79dd0_0 .net "in_b", 0 0, L_0x5f5acede0560;  alias, 1 drivers
v0x5f5aceb79ec0_0 .net "out", 0 0, L_0x5f5acede0610;  alias, 1 drivers
S_0x5f5aceb7a560 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5aceb78e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb7b590_0 .net "in_a", 0 0, L_0x5f5acede04b0;  alias, 1 drivers
v0x5f5aceb7b630_0 .net "in_b", 0 0, L_0x5f5acede04b0;  alias, 1 drivers
v0x5f5aceb7b6f0_0 .net "out", 0 0, L_0x5f5acede0930;  alias, 1 drivers
v0x5f5aceb7b810_0 .net "temp_out", 0 0, L_0x5f5acede0880;  1 drivers
S_0x5f5aceb7a740 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb7a560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede0880 .functor NAND 1, L_0x5f5acede04b0, L_0x5f5acede04b0, C4<1>, C4<1>;
v0x5f5aceb7a9b0_0 .net "in_a", 0 0, L_0x5f5acede04b0;  alias, 1 drivers
v0x5f5aceb7aa70_0 .net "in_b", 0 0, L_0x5f5acede04b0;  alias, 1 drivers
v0x5f5aceb7abc0_0 .net "out", 0 0, L_0x5f5acede0880;  alias, 1 drivers
S_0x5f5aceb7acc0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb7a560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb7b3e0_0 .net "in_a", 0 0, L_0x5f5acede0880;  alias, 1 drivers
v0x5f5aceb7b480_0 .net "out", 0 0, L_0x5f5acede0930;  alias, 1 drivers
S_0x5f5aceb7ae90 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb7acc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede0930 .functor NAND 1, L_0x5f5acede0880, L_0x5f5acede0880, C4<1>, C4<1>;
v0x5f5aceb7b100_0 .net "in_a", 0 0, L_0x5f5acede0880;  alias, 1 drivers
v0x5f5aceb7b1f0_0 .net "in_b", 0 0, L_0x5f5acede0880;  alias, 1 drivers
v0x5f5aceb7b2e0_0 .net "out", 0 0, L_0x5f5acede0930;  alias, 1 drivers
S_0x5f5aceb7b980 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5aceb78e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb7c9c0_0 .net "in_a", 0 0, L_0x5f5acede06c0;  alias, 1 drivers
v0x5f5aceb7ca90_0 .net "in_b", 0 0, L_0x5f5acede09e0;  alias, 1 drivers
v0x5f5aceb7cb60_0 .net "out", 0 0, L_0x5f5acede0c50;  alias, 1 drivers
v0x5f5aceb7cc80_0 .net "temp_out", 0 0, L_0x5f5acede0ba0;  1 drivers
S_0x5f5aceb7bb60 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb7b980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede0ba0 .functor NAND 1, L_0x5f5acede06c0, L_0x5f5acede09e0, C4<1>, C4<1>;
v0x5f5aceb7bdb0_0 .net "in_a", 0 0, L_0x5f5acede06c0;  alias, 1 drivers
v0x5f5aceb7be90_0 .net "in_b", 0 0, L_0x5f5acede09e0;  alias, 1 drivers
v0x5f5aceb7bf50_0 .net "out", 0 0, L_0x5f5acede0ba0;  alias, 1 drivers
S_0x5f5aceb7c0a0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb7b980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb7c810_0 .net "in_a", 0 0, L_0x5f5acede0ba0;  alias, 1 drivers
v0x5f5aceb7c8b0_0 .net "out", 0 0, L_0x5f5acede0c50;  alias, 1 drivers
S_0x5f5aceb7c2c0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb7c0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede0c50 .functor NAND 1, L_0x5f5acede0ba0, L_0x5f5acede0ba0, C4<1>, C4<1>;
v0x5f5aceb7c530_0 .net "in_a", 0 0, L_0x5f5acede0ba0;  alias, 1 drivers
v0x5f5aceb7c620_0 .net "in_b", 0 0, L_0x5f5acede0ba0;  alias, 1 drivers
v0x5f5aceb7c710_0 .net "out", 0 0, L_0x5f5acede0c50;  alias, 1 drivers
S_0x5f5aceb7cdd0 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5aceb78e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb7d500_0 .net "in_a", 0 0, L_0x5f5acede0610;  alias, 1 drivers
v0x5f5aceb7d5a0_0 .net "out", 0 0, L_0x5f5acede06c0;  alias, 1 drivers
S_0x5f5aceb7cfa0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb7cdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede06c0 .functor NAND 1, L_0x5f5acede0610, L_0x5f5acede0610, C4<1>, C4<1>;
v0x5f5aceb7d210_0 .net "in_a", 0 0, L_0x5f5acede0610;  alias, 1 drivers
v0x5f5aceb7d2d0_0 .net "in_b", 0 0, L_0x5f5acede0610;  alias, 1 drivers
v0x5f5aceb7d420_0 .net "out", 0 0, L_0x5f5acede06c0;  alias, 1 drivers
S_0x5f5aceb7d6a0 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5aceb78e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb7de70_0 .net "in_a", 0 0, L_0x5f5acede0930;  alias, 1 drivers
v0x5f5aceb7df10_0 .net "out", 0 0, L_0x5f5acede09e0;  alias, 1 drivers
S_0x5f5aceb7d910 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb7d6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede09e0 .functor NAND 1, L_0x5f5acede0930, L_0x5f5acede0930, C4<1>, C4<1>;
v0x5f5aceb7db80_0 .net "in_a", 0 0, L_0x5f5acede0930;  alias, 1 drivers
v0x5f5aceb7dc40_0 .net "in_b", 0 0, L_0x5f5acede0930;  alias, 1 drivers
v0x5f5aceb7dd90_0 .net "out", 0 0, L_0x5f5acede09e0;  alias, 1 drivers
S_0x5f5aceb7e010 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5aceb78e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb7e7b0_0 .net "in_a", 0 0, L_0x5f5acede0c50;  alias, 1 drivers
v0x5f5aceb7e850_0 .net "out", 0 0, L_0x5f5acede0d00;  alias, 1 drivers
S_0x5f5aceb7e230 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb7e010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede0d00 .functor NAND 1, L_0x5f5acede0c50, L_0x5f5acede0c50, C4<1>, C4<1>;
v0x5f5aceb7e4a0_0 .net "in_a", 0 0, L_0x5f5acede0c50;  alias, 1 drivers
v0x5f5aceb7e560_0 .net "in_b", 0 0, L_0x5f5acede0c50;  alias, 1 drivers
v0x5f5aceb7e6b0_0 .net "out", 0 0, L_0x5f5acede0d00;  alias, 1 drivers
S_0x5f5aceb7f7f0 .scope module, "mux_gate4" "Mux" 4 11, 5 3 0, S_0x5f5aceb1e170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5aceb89360_0 .net "in_a", 0 0, L_0x5f5acede1cd0;  1 drivers
v0x5f5aceb89400_0 .net "in_b", 0 0, L_0x5f5acede1d70;  1 drivers
v0x5f5aceb89510_0 .net "out", 0 0, L_0x5f5acede1b10;  1 drivers
v0x5f5aceb895b0_0 .net "sel", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb89650_0 .net "sel_out", 0 0, L_0x5f5acede1000;  1 drivers
v0x5f5aceb897d0_0 .net "temp_a_out", 0 0, L_0x5f5acede1160;  1 drivers
v0x5f5aceb89980_0 .net "temp_b_out", 0 0, L_0x5f5acede12c0;  1 drivers
S_0x5f5aceb7f9f0 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5aceb7f7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb80a50_0 .net "in_a", 0 0, L_0x5f5acede1cd0;  alias, 1 drivers
v0x5f5aceb80b20_0 .net "in_b", 0 0, L_0x5f5acede1000;  alias, 1 drivers
v0x5f5aceb80bf0_0 .net "out", 0 0, L_0x5f5acede1160;  alias, 1 drivers
v0x5f5aceb80d10_0 .net "temp_out", 0 0, L_0x5f5acede10b0;  1 drivers
S_0x5f5aceb7fc60 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb7f9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede10b0 .functor NAND 1, L_0x5f5acede1cd0, L_0x5f5acede1000, C4<1>, C4<1>;
v0x5f5aceb7fed0_0 .net "in_a", 0 0, L_0x5f5acede1cd0;  alias, 1 drivers
v0x5f5aceb7ffb0_0 .net "in_b", 0 0, L_0x5f5acede1000;  alias, 1 drivers
v0x5f5aceb80070_0 .net "out", 0 0, L_0x5f5acede10b0;  alias, 1 drivers
S_0x5f5aceb80190 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb7f9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb808d0_0 .net "in_a", 0 0, L_0x5f5acede10b0;  alias, 1 drivers
v0x5f5aceb80970_0 .net "out", 0 0, L_0x5f5acede1160;  alias, 1 drivers
S_0x5f5aceb803b0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb80190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede1160 .functor NAND 1, L_0x5f5acede10b0, L_0x5f5acede10b0, C4<1>, C4<1>;
v0x5f5aceb80620_0 .net "in_a", 0 0, L_0x5f5acede10b0;  alias, 1 drivers
v0x5f5aceb806e0_0 .net "in_b", 0 0, L_0x5f5acede10b0;  alias, 1 drivers
v0x5f5aceb807d0_0 .net "out", 0 0, L_0x5f5acede1160;  alias, 1 drivers
S_0x5f5aceb80dd0 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5aceb7f7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb81de0_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb81e80_0 .net "in_b", 0 0, L_0x5f5acede1d70;  alias, 1 drivers
v0x5f5aceb81f70_0 .net "out", 0 0, L_0x5f5acede12c0;  alias, 1 drivers
v0x5f5aceb82090_0 .net "temp_out", 0 0, L_0x5f5acede1210;  1 drivers
S_0x5f5aceb80fb0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb80dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede1210 .functor NAND 1, L_0x5f5acedebdb0, L_0x5f5acede1d70, C4<1>, C4<1>;
v0x5f5aceb81220_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb812e0_0 .net "in_b", 0 0, L_0x5f5acede1d70;  alias, 1 drivers
v0x5f5aceb813a0_0 .net "out", 0 0, L_0x5f5acede1210;  alias, 1 drivers
S_0x5f5aceb814c0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb80dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb81c30_0 .net "in_a", 0 0, L_0x5f5acede1210;  alias, 1 drivers
v0x5f5aceb81cd0_0 .net "out", 0 0, L_0x5f5acede12c0;  alias, 1 drivers
S_0x5f5aceb816e0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb814c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede12c0 .functor NAND 1, L_0x5f5acede1210, L_0x5f5acede1210, C4<1>, C4<1>;
v0x5f5aceb81950_0 .net "in_a", 0 0, L_0x5f5acede1210;  alias, 1 drivers
v0x5f5aceb81a40_0 .net "in_b", 0 0, L_0x5f5acede1210;  alias, 1 drivers
v0x5f5aceb81b30_0 .net "out", 0 0, L_0x5f5acede12c0;  alias, 1 drivers
S_0x5f5aceb82150 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5aceb7f7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb82850_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb83100_0 .net "out", 0 0, L_0x5f5acede1000;  alias, 1 drivers
S_0x5f5aceb82320 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb82150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede1000 .functor NAND 1, L_0x5f5acedebdb0, L_0x5f5acedebdb0, C4<1>, C4<1>;
v0x5f5aceb82570_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb82630_0 .net "in_b", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb826f0_0 .net "out", 0 0, L_0x5f5acede1000;  alias, 1 drivers
S_0x5f5aceb83200 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5aceb7f7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb88cb0_0 .net "branch1_out", 0 0, L_0x5f5acede14d0;  1 drivers
v0x5f5aceb88de0_0 .net "branch2_out", 0 0, L_0x5f5acede17f0;  1 drivers
v0x5f5aceb88f30_0 .net "in_a", 0 0, L_0x5f5acede1160;  alias, 1 drivers
v0x5f5aceb89000_0 .net "in_b", 0 0, L_0x5f5acede12c0;  alias, 1 drivers
v0x5f5aceb890a0_0 .net "out", 0 0, L_0x5f5acede1b10;  alias, 1 drivers
v0x5f5aceb89140_0 .net "temp1_out", 0 0, L_0x5f5acede1420;  1 drivers
v0x5f5aceb891e0_0 .net "temp2_out", 0 0, L_0x5f5acede1740;  1 drivers
v0x5f5aceb89280_0 .net "temp3_out", 0 0, L_0x5f5acede1a60;  1 drivers
S_0x5f5aceb83430 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5aceb83200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb844f0_0 .net "in_a", 0 0, L_0x5f5acede1160;  alias, 1 drivers
v0x5f5aceb84590_0 .net "in_b", 0 0, L_0x5f5acede1160;  alias, 1 drivers
v0x5f5aceb84650_0 .net "out", 0 0, L_0x5f5acede1420;  alias, 1 drivers
v0x5f5aceb84770_0 .net "temp_out", 0 0, L_0x5f5acede1370;  1 drivers
S_0x5f5aceb836a0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb83430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede1370 .functor NAND 1, L_0x5f5acede1160, L_0x5f5acede1160, C4<1>, C4<1>;
v0x5f5aceb83910_0 .net "in_a", 0 0, L_0x5f5acede1160;  alias, 1 drivers
v0x5f5aceb839d0_0 .net "in_b", 0 0, L_0x5f5acede1160;  alias, 1 drivers
v0x5f5aceb83b20_0 .net "out", 0 0, L_0x5f5acede1370;  alias, 1 drivers
S_0x5f5aceb83c20 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb83430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb84340_0 .net "in_a", 0 0, L_0x5f5acede1370;  alias, 1 drivers
v0x5f5aceb843e0_0 .net "out", 0 0, L_0x5f5acede1420;  alias, 1 drivers
S_0x5f5aceb83df0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb83c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede1420 .functor NAND 1, L_0x5f5acede1370, L_0x5f5acede1370, C4<1>, C4<1>;
v0x5f5aceb84060_0 .net "in_a", 0 0, L_0x5f5acede1370;  alias, 1 drivers
v0x5f5aceb84150_0 .net "in_b", 0 0, L_0x5f5acede1370;  alias, 1 drivers
v0x5f5aceb84240_0 .net "out", 0 0, L_0x5f5acede1420;  alias, 1 drivers
S_0x5f5aceb848e0 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5aceb83200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb85910_0 .net "in_a", 0 0, L_0x5f5acede12c0;  alias, 1 drivers
v0x5f5aceb859b0_0 .net "in_b", 0 0, L_0x5f5acede12c0;  alias, 1 drivers
v0x5f5aceb85a70_0 .net "out", 0 0, L_0x5f5acede1740;  alias, 1 drivers
v0x5f5aceb85b90_0 .net "temp_out", 0 0, L_0x5f5acede1690;  1 drivers
S_0x5f5aceb84ac0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb848e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede1690 .functor NAND 1, L_0x5f5acede12c0, L_0x5f5acede12c0, C4<1>, C4<1>;
v0x5f5aceb84d30_0 .net "in_a", 0 0, L_0x5f5acede12c0;  alias, 1 drivers
v0x5f5aceb84df0_0 .net "in_b", 0 0, L_0x5f5acede12c0;  alias, 1 drivers
v0x5f5aceb84f40_0 .net "out", 0 0, L_0x5f5acede1690;  alias, 1 drivers
S_0x5f5aceb85040 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb848e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb85760_0 .net "in_a", 0 0, L_0x5f5acede1690;  alias, 1 drivers
v0x5f5aceb85800_0 .net "out", 0 0, L_0x5f5acede1740;  alias, 1 drivers
S_0x5f5aceb85210 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb85040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede1740 .functor NAND 1, L_0x5f5acede1690, L_0x5f5acede1690, C4<1>, C4<1>;
v0x5f5aceb85480_0 .net "in_a", 0 0, L_0x5f5acede1690;  alias, 1 drivers
v0x5f5aceb85570_0 .net "in_b", 0 0, L_0x5f5acede1690;  alias, 1 drivers
v0x5f5aceb85660_0 .net "out", 0 0, L_0x5f5acede1740;  alias, 1 drivers
S_0x5f5aceb85d00 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5aceb83200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb86d40_0 .net "in_a", 0 0, L_0x5f5acede14d0;  alias, 1 drivers
v0x5f5aceb86e10_0 .net "in_b", 0 0, L_0x5f5acede17f0;  alias, 1 drivers
v0x5f5aceb86ee0_0 .net "out", 0 0, L_0x5f5acede1a60;  alias, 1 drivers
v0x5f5aceb87000_0 .net "temp_out", 0 0, L_0x5f5acede19b0;  1 drivers
S_0x5f5aceb85ee0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb85d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede19b0 .functor NAND 1, L_0x5f5acede14d0, L_0x5f5acede17f0, C4<1>, C4<1>;
v0x5f5aceb86130_0 .net "in_a", 0 0, L_0x5f5acede14d0;  alias, 1 drivers
v0x5f5aceb86210_0 .net "in_b", 0 0, L_0x5f5acede17f0;  alias, 1 drivers
v0x5f5aceb862d0_0 .net "out", 0 0, L_0x5f5acede19b0;  alias, 1 drivers
S_0x5f5aceb86420 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb85d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb86b90_0 .net "in_a", 0 0, L_0x5f5acede19b0;  alias, 1 drivers
v0x5f5aceb86c30_0 .net "out", 0 0, L_0x5f5acede1a60;  alias, 1 drivers
S_0x5f5aceb86640 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb86420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede1a60 .functor NAND 1, L_0x5f5acede19b0, L_0x5f5acede19b0, C4<1>, C4<1>;
v0x5f5aceb868b0_0 .net "in_a", 0 0, L_0x5f5acede19b0;  alias, 1 drivers
v0x5f5aceb869a0_0 .net "in_b", 0 0, L_0x5f5acede19b0;  alias, 1 drivers
v0x5f5aceb86a90_0 .net "out", 0 0, L_0x5f5acede1a60;  alias, 1 drivers
S_0x5f5aceb87150 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5aceb83200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb87880_0 .net "in_a", 0 0, L_0x5f5acede1420;  alias, 1 drivers
v0x5f5aceb87920_0 .net "out", 0 0, L_0x5f5acede14d0;  alias, 1 drivers
S_0x5f5aceb87320 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb87150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede14d0 .functor NAND 1, L_0x5f5acede1420, L_0x5f5acede1420, C4<1>, C4<1>;
v0x5f5aceb87590_0 .net "in_a", 0 0, L_0x5f5acede1420;  alias, 1 drivers
v0x5f5aceb87650_0 .net "in_b", 0 0, L_0x5f5acede1420;  alias, 1 drivers
v0x5f5aceb877a0_0 .net "out", 0 0, L_0x5f5acede14d0;  alias, 1 drivers
S_0x5f5aceb87a20 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5aceb83200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb881f0_0 .net "in_a", 0 0, L_0x5f5acede1740;  alias, 1 drivers
v0x5f5aceb88290_0 .net "out", 0 0, L_0x5f5acede17f0;  alias, 1 drivers
S_0x5f5aceb87c90 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb87a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede17f0 .functor NAND 1, L_0x5f5acede1740, L_0x5f5acede1740, C4<1>, C4<1>;
v0x5f5aceb87f00_0 .net "in_a", 0 0, L_0x5f5acede1740;  alias, 1 drivers
v0x5f5aceb87fc0_0 .net "in_b", 0 0, L_0x5f5acede1740;  alias, 1 drivers
v0x5f5aceb88110_0 .net "out", 0 0, L_0x5f5acede17f0;  alias, 1 drivers
S_0x5f5aceb88390 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5aceb83200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb88b30_0 .net "in_a", 0 0, L_0x5f5acede1a60;  alias, 1 drivers
v0x5f5aceb88bd0_0 .net "out", 0 0, L_0x5f5acede1b10;  alias, 1 drivers
S_0x5f5aceb885b0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb88390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede1b10 .functor NAND 1, L_0x5f5acede1a60, L_0x5f5acede1a60, C4<1>, C4<1>;
v0x5f5aceb88820_0 .net "in_a", 0 0, L_0x5f5acede1a60;  alias, 1 drivers
v0x5f5aceb888e0_0 .net "in_b", 0 0, L_0x5f5acede1a60;  alias, 1 drivers
v0x5f5aceb88a30_0 .net "out", 0 0, L_0x5f5acede1b10;  alias, 1 drivers
S_0x5f5aceb89b70 .scope module, "mux_gate5" "Mux" 4 12, 5 3 0, S_0x5f5aceb1e170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5aceb92ed0_0 .net "in_a", 0 0, L_0x5f5acede2b40;  1 drivers
v0x5f5aceb92f70_0 .net "in_b", 0 0, L_0x5f5acede2cf0;  1 drivers
v0x5f5aceb93080_0 .net "out", 0 0, L_0x5f5acede2980;  1 drivers
v0x5f5aceb93120_0 .net "sel", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb931c0_0 .net "sel_out", 0 0, L_0x5f5acede1e70;  1 drivers
v0x5f5aceb93340_0 .net "temp_a_out", 0 0, L_0x5f5acede1fd0;  1 drivers
v0x5f5aceb934f0_0 .net "temp_b_out", 0 0, L_0x5f5acede2130;  1 drivers
S_0x5f5aceb89d70 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5aceb89b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb8add0_0 .net "in_a", 0 0, L_0x5f5acede2b40;  alias, 1 drivers
v0x5f5aceb8aea0_0 .net "in_b", 0 0, L_0x5f5acede1e70;  alias, 1 drivers
v0x5f5aceb8af70_0 .net "out", 0 0, L_0x5f5acede1fd0;  alias, 1 drivers
v0x5f5aceb8b090_0 .net "temp_out", 0 0, L_0x5f5acede1f20;  1 drivers
S_0x5f5aceb89fe0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb89d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede1f20 .functor NAND 1, L_0x5f5acede2b40, L_0x5f5acede1e70, C4<1>, C4<1>;
v0x5f5aceb8a250_0 .net "in_a", 0 0, L_0x5f5acede2b40;  alias, 1 drivers
v0x5f5aceb8a330_0 .net "in_b", 0 0, L_0x5f5acede1e70;  alias, 1 drivers
v0x5f5aceb8a3f0_0 .net "out", 0 0, L_0x5f5acede1f20;  alias, 1 drivers
S_0x5f5aceb8a510 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb89d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb8ac50_0 .net "in_a", 0 0, L_0x5f5acede1f20;  alias, 1 drivers
v0x5f5aceb8acf0_0 .net "out", 0 0, L_0x5f5acede1fd0;  alias, 1 drivers
S_0x5f5aceb8a730 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb8a510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede1fd0 .functor NAND 1, L_0x5f5acede1f20, L_0x5f5acede1f20, C4<1>, C4<1>;
v0x5f5aceb8a9a0_0 .net "in_a", 0 0, L_0x5f5acede1f20;  alias, 1 drivers
v0x5f5aceb8aa60_0 .net "in_b", 0 0, L_0x5f5acede1f20;  alias, 1 drivers
v0x5f5aceb8ab50_0 .net "out", 0 0, L_0x5f5acede1fd0;  alias, 1 drivers
S_0x5f5aceb8b150 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5aceb89b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb8c160_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb8c200_0 .net "in_b", 0 0, L_0x5f5acede2cf0;  alias, 1 drivers
v0x5f5aceb8c2f0_0 .net "out", 0 0, L_0x5f5acede2130;  alias, 1 drivers
v0x5f5aceb8c410_0 .net "temp_out", 0 0, L_0x5f5acede2080;  1 drivers
S_0x5f5aceb8b330 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb8b150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede2080 .functor NAND 1, L_0x5f5acedebdb0, L_0x5f5acede2cf0, C4<1>, C4<1>;
v0x5f5aceb8b5a0_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb8b660_0 .net "in_b", 0 0, L_0x5f5acede2cf0;  alias, 1 drivers
v0x5f5aceb8b720_0 .net "out", 0 0, L_0x5f5acede2080;  alias, 1 drivers
S_0x5f5aceb8b840 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb8b150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb8bfb0_0 .net "in_a", 0 0, L_0x5f5acede2080;  alias, 1 drivers
v0x5f5aceb8c050_0 .net "out", 0 0, L_0x5f5acede2130;  alias, 1 drivers
S_0x5f5aceb8ba60 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb8b840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede2130 .functor NAND 1, L_0x5f5acede2080, L_0x5f5acede2080, C4<1>, C4<1>;
v0x5f5aceb8bcd0_0 .net "in_a", 0 0, L_0x5f5acede2080;  alias, 1 drivers
v0x5f5aceb8bdc0_0 .net "in_b", 0 0, L_0x5f5acede2080;  alias, 1 drivers
v0x5f5aceb8beb0_0 .net "out", 0 0, L_0x5f5acede2130;  alias, 1 drivers
S_0x5f5aceb8c4d0 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5aceb89b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb8cbd0_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb8cc70_0 .net "out", 0 0, L_0x5f5acede1e70;  alias, 1 drivers
S_0x5f5aceb8c6a0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb8c4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede1e70 .functor NAND 1, L_0x5f5acedebdb0, L_0x5f5acedebdb0, C4<1>, C4<1>;
v0x5f5aceb8c8f0_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb8c9b0_0 .net "in_b", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb8ca70_0 .net "out", 0 0, L_0x5f5acede1e70;  alias, 1 drivers
S_0x5f5aceb8cd70 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5aceb89b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb92820_0 .net "branch1_out", 0 0, L_0x5f5acede2340;  1 drivers
v0x5f5aceb92950_0 .net "branch2_out", 0 0, L_0x5f5acede2660;  1 drivers
v0x5f5aceb92aa0_0 .net "in_a", 0 0, L_0x5f5acede1fd0;  alias, 1 drivers
v0x5f5aceb92b70_0 .net "in_b", 0 0, L_0x5f5acede2130;  alias, 1 drivers
v0x5f5aceb92c10_0 .net "out", 0 0, L_0x5f5acede2980;  alias, 1 drivers
v0x5f5aceb92cb0_0 .net "temp1_out", 0 0, L_0x5f5acede2290;  1 drivers
v0x5f5aceb92d50_0 .net "temp2_out", 0 0, L_0x5f5acede25b0;  1 drivers
v0x5f5aceb92df0_0 .net "temp3_out", 0 0, L_0x5f5acede28d0;  1 drivers
S_0x5f5aceb8cfa0 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5aceb8cd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb8e060_0 .net "in_a", 0 0, L_0x5f5acede1fd0;  alias, 1 drivers
v0x5f5aceb8e100_0 .net "in_b", 0 0, L_0x5f5acede1fd0;  alias, 1 drivers
v0x5f5aceb8e1c0_0 .net "out", 0 0, L_0x5f5acede2290;  alias, 1 drivers
v0x5f5aceb8e2e0_0 .net "temp_out", 0 0, L_0x5f5acede21e0;  1 drivers
S_0x5f5aceb8d210 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb8cfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede21e0 .functor NAND 1, L_0x5f5acede1fd0, L_0x5f5acede1fd0, C4<1>, C4<1>;
v0x5f5aceb8d480_0 .net "in_a", 0 0, L_0x5f5acede1fd0;  alias, 1 drivers
v0x5f5aceb8d540_0 .net "in_b", 0 0, L_0x5f5acede1fd0;  alias, 1 drivers
v0x5f5aceb8d690_0 .net "out", 0 0, L_0x5f5acede21e0;  alias, 1 drivers
S_0x5f5aceb8d790 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb8cfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb8deb0_0 .net "in_a", 0 0, L_0x5f5acede21e0;  alias, 1 drivers
v0x5f5aceb8df50_0 .net "out", 0 0, L_0x5f5acede2290;  alias, 1 drivers
S_0x5f5aceb8d960 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb8d790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede2290 .functor NAND 1, L_0x5f5acede21e0, L_0x5f5acede21e0, C4<1>, C4<1>;
v0x5f5aceb8dbd0_0 .net "in_a", 0 0, L_0x5f5acede21e0;  alias, 1 drivers
v0x5f5aceb8dcc0_0 .net "in_b", 0 0, L_0x5f5acede21e0;  alias, 1 drivers
v0x5f5aceb8ddb0_0 .net "out", 0 0, L_0x5f5acede2290;  alias, 1 drivers
S_0x5f5aceb8e450 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5aceb8cd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb8f480_0 .net "in_a", 0 0, L_0x5f5acede2130;  alias, 1 drivers
v0x5f5aceb8f520_0 .net "in_b", 0 0, L_0x5f5acede2130;  alias, 1 drivers
v0x5f5aceb8f5e0_0 .net "out", 0 0, L_0x5f5acede25b0;  alias, 1 drivers
v0x5f5aceb8f700_0 .net "temp_out", 0 0, L_0x5f5acede2500;  1 drivers
S_0x5f5aceb8e630 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb8e450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede2500 .functor NAND 1, L_0x5f5acede2130, L_0x5f5acede2130, C4<1>, C4<1>;
v0x5f5aceb8e8a0_0 .net "in_a", 0 0, L_0x5f5acede2130;  alias, 1 drivers
v0x5f5aceb8e960_0 .net "in_b", 0 0, L_0x5f5acede2130;  alias, 1 drivers
v0x5f5aceb8eab0_0 .net "out", 0 0, L_0x5f5acede2500;  alias, 1 drivers
S_0x5f5aceb8ebb0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb8e450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb8f2d0_0 .net "in_a", 0 0, L_0x5f5acede2500;  alias, 1 drivers
v0x5f5aceb8f370_0 .net "out", 0 0, L_0x5f5acede25b0;  alias, 1 drivers
S_0x5f5aceb8ed80 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb8ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede25b0 .functor NAND 1, L_0x5f5acede2500, L_0x5f5acede2500, C4<1>, C4<1>;
v0x5f5aceb8eff0_0 .net "in_a", 0 0, L_0x5f5acede2500;  alias, 1 drivers
v0x5f5aceb8f0e0_0 .net "in_b", 0 0, L_0x5f5acede2500;  alias, 1 drivers
v0x5f5aceb8f1d0_0 .net "out", 0 0, L_0x5f5acede25b0;  alias, 1 drivers
S_0x5f5aceb8f870 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5aceb8cd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb908b0_0 .net "in_a", 0 0, L_0x5f5acede2340;  alias, 1 drivers
v0x5f5aceb90980_0 .net "in_b", 0 0, L_0x5f5acede2660;  alias, 1 drivers
v0x5f5aceb90a50_0 .net "out", 0 0, L_0x5f5acede28d0;  alias, 1 drivers
v0x5f5aceb90b70_0 .net "temp_out", 0 0, L_0x5f5acede2820;  1 drivers
S_0x5f5aceb8fa50 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb8f870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede2820 .functor NAND 1, L_0x5f5acede2340, L_0x5f5acede2660, C4<1>, C4<1>;
v0x5f5aceb8fca0_0 .net "in_a", 0 0, L_0x5f5acede2340;  alias, 1 drivers
v0x5f5aceb8fd80_0 .net "in_b", 0 0, L_0x5f5acede2660;  alias, 1 drivers
v0x5f5aceb8fe40_0 .net "out", 0 0, L_0x5f5acede2820;  alias, 1 drivers
S_0x5f5aceb8ff90 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb8f870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb90700_0 .net "in_a", 0 0, L_0x5f5acede2820;  alias, 1 drivers
v0x5f5aceb907a0_0 .net "out", 0 0, L_0x5f5acede28d0;  alias, 1 drivers
S_0x5f5aceb901b0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb8ff90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede28d0 .functor NAND 1, L_0x5f5acede2820, L_0x5f5acede2820, C4<1>, C4<1>;
v0x5f5aceb90420_0 .net "in_a", 0 0, L_0x5f5acede2820;  alias, 1 drivers
v0x5f5aceb90510_0 .net "in_b", 0 0, L_0x5f5acede2820;  alias, 1 drivers
v0x5f5aceb90600_0 .net "out", 0 0, L_0x5f5acede28d0;  alias, 1 drivers
S_0x5f5aceb90cc0 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5aceb8cd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb913f0_0 .net "in_a", 0 0, L_0x5f5acede2290;  alias, 1 drivers
v0x5f5aceb91490_0 .net "out", 0 0, L_0x5f5acede2340;  alias, 1 drivers
S_0x5f5aceb90e90 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb90cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede2340 .functor NAND 1, L_0x5f5acede2290, L_0x5f5acede2290, C4<1>, C4<1>;
v0x5f5aceb91100_0 .net "in_a", 0 0, L_0x5f5acede2290;  alias, 1 drivers
v0x5f5aceb911c0_0 .net "in_b", 0 0, L_0x5f5acede2290;  alias, 1 drivers
v0x5f5aceb91310_0 .net "out", 0 0, L_0x5f5acede2340;  alias, 1 drivers
S_0x5f5aceb91590 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5aceb8cd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb91d60_0 .net "in_a", 0 0, L_0x5f5acede25b0;  alias, 1 drivers
v0x5f5aceb91e00_0 .net "out", 0 0, L_0x5f5acede2660;  alias, 1 drivers
S_0x5f5aceb91800 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb91590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede2660 .functor NAND 1, L_0x5f5acede25b0, L_0x5f5acede25b0, C4<1>, C4<1>;
v0x5f5aceb91a70_0 .net "in_a", 0 0, L_0x5f5acede25b0;  alias, 1 drivers
v0x5f5aceb91b30_0 .net "in_b", 0 0, L_0x5f5acede25b0;  alias, 1 drivers
v0x5f5aceb91c80_0 .net "out", 0 0, L_0x5f5acede2660;  alias, 1 drivers
S_0x5f5aceb91f00 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5aceb8cd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb926a0_0 .net "in_a", 0 0, L_0x5f5acede28d0;  alias, 1 drivers
v0x5f5aceb92740_0 .net "out", 0 0, L_0x5f5acede2980;  alias, 1 drivers
S_0x5f5aceb92120 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb91f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede2980 .functor NAND 1, L_0x5f5acede28d0, L_0x5f5acede28d0, C4<1>, C4<1>;
v0x5f5aceb92390_0 .net "in_a", 0 0, L_0x5f5acede28d0;  alias, 1 drivers
v0x5f5aceb92450_0 .net "in_b", 0 0, L_0x5f5acede28d0;  alias, 1 drivers
v0x5f5aceb925a0_0 .net "out", 0 0, L_0x5f5acede2980;  alias, 1 drivers
S_0x5f5aceb936e0 .scope module, "mux_gate6" "Mux" 4 13, 5 3 0, S_0x5f5aceb1e170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5aceb9ca40_0 .net "in_a", 0 0, L_0x5f5acede3be0;  1 drivers
v0x5f5aceb9cae0_0 .net "in_b", 0 0, L_0x5f5acede3c80;  1 drivers
v0x5f5aceb9cbf0_0 .net "out", 0 0, L_0x5f5acede3a20;  1 drivers
v0x5f5aceb9cc90_0 .net "sel", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb9cd30_0 .net "sel_out", 0 0, L_0x5f5acede2f10;  1 drivers
v0x5f5aceb9ceb0_0 .net "temp_a_out", 0 0, L_0x5f5acede3070;  1 drivers
v0x5f5aceb9d060_0 .net "temp_b_out", 0 0, L_0x5f5acede31d0;  1 drivers
S_0x5f5aceb938e0 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5aceb936e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb94940_0 .net "in_a", 0 0, L_0x5f5acede3be0;  alias, 1 drivers
v0x5f5aceb94a10_0 .net "in_b", 0 0, L_0x5f5acede2f10;  alias, 1 drivers
v0x5f5aceb94ae0_0 .net "out", 0 0, L_0x5f5acede3070;  alias, 1 drivers
v0x5f5aceb94c00_0 .net "temp_out", 0 0, L_0x5f5acede2fc0;  1 drivers
S_0x5f5aceb93b50 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb938e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede2fc0 .functor NAND 1, L_0x5f5acede3be0, L_0x5f5acede2f10, C4<1>, C4<1>;
v0x5f5aceb93dc0_0 .net "in_a", 0 0, L_0x5f5acede3be0;  alias, 1 drivers
v0x5f5aceb93ea0_0 .net "in_b", 0 0, L_0x5f5acede2f10;  alias, 1 drivers
v0x5f5aceb93f60_0 .net "out", 0 0, L_0x5f5acede2fc0;  alias, 1 drivers
S_0x5f5aceb94080 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb938e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb947c0_0 .net "in_a", 0 0, L_0x5f5acede2fc0;  alias, 1 drivers
v0x5f5aceb94860_0 .net "out", 0 0, L_0x5f5acede3070;  alias, 1 drivers
S_0x5f5aceb942a0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb94080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede3070 .functor NAND 1, L_0x5f5acede2fc0, L_0x5f5acede2fc0, C4<1>, C4<1>;
v0x5f5aceb94510_0 .net "in_a", 0 0, L_0x5f5acede2fc0;  alias, 1 drivers
v0x5f5aceb945d0_0 .net "in_b", 0 0, L_0x5f5acede2fc0;  alias, 1 drivers
v0x5f5aceb946c0_0 .net "out", 0 0, L_0x5f5acede3070;  alias, 1 drivers
S_0x5f5aceb94cc0 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5aceb936e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb95cd0_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb95d70_0 .net "in_b", 0 0, L_0x5f5acede3c80;  alias, 1 drivers
v0x5f5aceb95e60_0 .net "out", 0 0, L_0x5f5acede31d0;  alias, 1 drivers
v0x5f5aceb95f80_0 .net "temp_out", 0 0, L_0x5f5acede3120;  1 drivers
S_0x5f5aceb94ea0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb94cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede3120 .functor NAND 1, L_0x5f5acedebdb0, L_0x5f5acede3c80, C4<1>, C4<1>;
v0x5f5aceb95110_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb951d0_0 .net "in_b", 0 0, L_0x5f5acede3c80;  alias, 1 drivers
v0x5f5aceb95290_0 .net "out", 0 0, L_0x5f5acede3120;  alias, 1 drivers
S_0x5f5aceb953b0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb94cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb95b20_0 .net "in_a", 0 0, L_0x5f5acede3120;  alias, 1 drivers
v0x5f5aceb95bc0_0 .net "out", 0 0, L_0x5f5acede31d0;  alias, 1 drivers
S_0x5f5aceb955d0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb953b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede31d0 .functor NAND 1, L_0x5f5acede3120, L_0x5f5acede3120, C4<1>, C4<1>;
v0x5f5aceb95840_0 .net "in_a", 0 0, L_0x5f5acede3120;  alias, 1 drivers
v0x5f5aceb95930_0 .net "in_b", 0 0, L_0x5f5acede3120;  alias, 1 drivers
v0x5f5aceb95a20_0 .net "out", 0 0, L_0x5f5acede31d0;  alias, 1 drivers
S_0x5f5aceb96040 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5aceb936e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb96740_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb967e0_0 .net "out", 0 0, L_0x5f5acede2f10;  alias, 1 drivers
S_0x5f5aceb96210 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb96040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede2f10 .functor NAND 1, L_0x5f5acedebdb0, L_0x5f5acedebdb0, C4<1>, C4<1>;
v0x5f5aceb96460_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb96520_0 .net "in_b", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb965e0_0 .net "out", 0 0, L_0x5f5acede2f10;  alias, 1 drivers
S_0x5f5aceb968e0 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5aceb936e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb9c390_0 .net "branch1_out", 0 0, L_0x5f5acede33e0;  1 drivers
v0x5f5aceb9c4c0_0 .net "branch2_out", 0 0, L_0x5f5acede3700;  1 drivers
v0x5f5aceb9c610_0 .net "in_a", 0 0, L_0x5f5acede3070;  alias, 1 drivers
v0x5f5aceb9c6e0_0 .net "in_b", 0 0, L_0x5f5acede31d0;  alias, 1 drivers
v0x5f5aceb9c780_0 .net "out", 0 0, L_0x5f5acede3a20;  alias, 1 drivers
v0x5f5aceb9c820_0 .net "temp1_out", 0 0, L_0x5f5acede3330;  1 drivers
v0x5f5aceb9c8c0_0 .net "temp2_out", 0 0, L_0x5f5acede3650;  1 drivers
v0x5f5aceb9c960_0 .net "temp3_out", 0 0, L_0x5f5acede3970;  1 drivers
S_0x5f5aceb96b10 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5aceb968e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb97bd0_0 .net "in_a", 0 0, L_0x5f5acede3070;  alias, 1 drivers
v0x5f5aceb97c70_0 .net "in_b", 0 0, L_0x5f5acede3070;  alias, 1 drivers
v0x5f5aceb97d30_0 .net "out", 0 0, L_0x5f5acede3330;  alias, 1 drivers
v0x5f5aceb97e50_0 .net "temp_out", 0 0, L_0x5f5acede3280;  1 drivers
S_0x5f5aceb96d80 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb96b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede3280 .functor NAND 1, L_0x5f5acede3070, L_0x5f5acede3070, C4<1>, C4<1>;
v0x5f5aceb96ff0_0 .net "in_a", 0 0, L_0x5f5acede3070;  alias, 1 drivers
v0x5f5aceb970b0_0 .net "in_b", 0 0, L_0x5f5acede3070;  alias, 1 drivers
v0x5f5aceb97200_0 .net "out", 0 0, L_0x5f5acede3280;  alias, 1 drivers
S_0x5f5aceb97300 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb96b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb97a20_0 .net "in_a", 0 0, L_0x5f5acede3280;  alias, 1 drivers
v0x5f5aceb97ac0_0 .net "out", 0 0, L_0x5f5acede3330;  alias, 1 drivers
S_0x5f5aceb974d0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb97300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede3330 .functor NAND 1, L_0x5f5acede3280, L_0x5f5acede3280, C4<1>, C4<1>;
v0x5f5aceb97740_0 .net "in_a", 0 0, L_0x5f5acede3280;  alias, 1 drivers
v0x5f5aceb97830_0 .net "in_b", 0 0, L_0x5f5acede3280;  alias, 1 drivers
v0x5f5aceb97920_0 .net "out", 0 0, L_0x5f5acede3330;  alias, 1 drivers
S_0x5f5aceb97fc0 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5aceb968e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb98ff0_0 .net "in_a", 0 0, L_0x5f5acede31d0;  alias, 1 drivers
v0x5f5aceb99090_0 .net "in_b", 0 0, L_0x5f5acede31d0;  alias, 1 drivers
v0x5f5aceb99150_0 .net "out", 0 0, L_0x5f5acede3650;  alias, 1 drivers
v0x5f5aceb99270_0 .net "temp_out", 0 0, L_0x5f5acede35a0;  1 drivers
S_0x5f5aceb981a0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb97fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede35a0 .functor NAND 1, L_0x5f5acede31d0, L_0x5f5acede31d0, C4<1>, C4<1>;
v0x5f5aceb98410_0 .net "in_a", 0 0, L_0x5f5acede31d0;  alias, 1 drivers
v0x5f5aceb984d0_0 .net "in_b", 0 0, L_0x5f5acede31d0;  alias, 1 drivers
v0x5f5aceb98620_0 .net "out", 0 0, L_0x5f5acede35a0;  alias, 1 drivers
S_0x5f5aceb98720 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb97fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb98e40_0 .net "in_a", 0 0, L_0x5f5acede35a0;  alias, 1 drivers
v0x5f5aceb98ee0_0 .net "out", 0 0, L_0x5f5acede3650;  alias, 1 drivers
S_0x5f5aceb988f0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb98720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede3650 .functor NAND 1, L_0x5f5acede35a0, L_0x5f5acede35a0, C4<1>, C4<1>;
v0x5f5aceb98b60_0 .net "in_a", 0 0, L_0x5f5acede35a0;  alias, 1 drivers
v0x5f5aceb98c50_0 .net "in_b", 0 0, L_0x5f5acede35a0;  alias, 1 drivers
v0x5f5aceb98d40_0 .net "out", 0 0, L_0x5f5acede3650;  alias, 1 drivers
S_0x5f5aceb993e0 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5aceb968e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb9a420_0 .net "in_a", 0 0, L_0x5f5acede33e0;  alias, 1 drivers
v0x5f5aceb9a4f0_0 .net "in_b", 0 0, L_0x5f5acede3700;  alias, 1 drivers
v0x5f5aceb9a5c0_0 .net "out", 0 0, L_0x5f5acede3970;  alias, 1 drivers
v0x5f5aceb9a6e0_0 .net "temp_out", 0 0, L_0x5f5acede38c0;  1 drivers
S_0x5f5aceb995c0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb993e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede38c0 .functor NAND 1, L_0x5f5acede33e0, L_0x5f5acede3700, C4<1>, C4<1>;
v0x5f5aceb99810_0 .net "in_a", 0 0, L_0x5f5acede33e0;  alias, 1 drivers
v0x5f5aceb998f0_0 .net "in_b", 0 0, L_0x5f5acede3700;  alias, 1 drivers
v0x5f5aceb999b0_0 .net "out", 0 0, L_0x5f5acede38c0;  alias, 1 drivers
S_0x5f5aceb99b00 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb993e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb9a270_0 .net "in_a", 0 0, L_0x5f5acede38c0;  alias, 1 drivers
v0x5f5aceb9a310_0 .net "out", 0 0, L_0x5f5acede3970;  alias, 1 drivers
S_0x5f5aceb99d20 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb99b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede3970 .functor NAND 1, L_0x5f5acede38c0, L_0x5f5acede38c0, C4<1>, C4<1>;
v0x5f5aceb99f90_0 .net "in_a", 0 0, L_0x5f5acede38c0;  alias, 1 drivers
v0x5f5aceb9a080_0 .net "in_b", 0 0, L_0x5f5acede38c0;  alias, 1 drivers
v0x5f5aceb9a170_0 .net "out", 0 0, L_0x5f5acede3970;  alias, 1 drivers
S_0x5f5aceb9a830 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5aceb968e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb9af60_0 .net "in_a", 0 0, L_0x5f5acede3330;  alias, 1 drivers
v0x5f5aceb9b000_0 .net "out", 0 0, L_0x5f5acede33e0;  alias, 1 drivers
S_0x5f5aceb9aa00 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb9a830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede33e0 .functor NAND 1, L_0x5f5acede3330, L_0x5f5acede3330, C4<1>, C4<1>;
v0x5f5aceb9ac70_0 .net "in_a", 0 0, L_0x5f5acede3330;  alias, 1 drivers
v0x5f5aceb9ad30_0 .net "in_b", 0 0, L_0x5f5acede3330;  alias, 1 drivers
v0x5f5aceb9ae80_0 .net "out", 0 0, L_0x5f5acede33e0;  alias, 1 drivers
S_0x5f5aceb9b100 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5aceb968e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb9b8d0_0 .net "in_a", 0 0, L_0x5f5acede3650;  alias, 1 drivers
v0x5f5aceb9b970_0 .net "out", 0 0, L_0x5f5acede3700;  alias, 1 drivers
S_0x5f5aceb9b370 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb9b100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede3700 .functor NAND 1, L_0x5f5acede3650, L_0x5f5acede3650, C4<1>, C4<1>;
v0x5f5aceb9b5e0_0 .net "in_a", 0 0, L_0x5f5acede3650;  alias, 1 drivers
v0x5f5aceb9b6a0_0 .net "in_b", 0 0, L_0x5f5acede3650;  alias, 1 drivers
v0x5f5aceb9b7f0_0 .net "out", 0 0, L_0x5f5acede3700;  alias, 1 drivers
S_0x5f5aceb9ba70 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5aceb968e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb9c210_0 .net "in_a", 0 0, L_0x5f5acede3970;  alias, 1 drivers
v0x5f5aceb9c2b0_0 .net "out", 0 0, L_0x5f5acede3a20;  alias, 1 drivers
S_0x5f5aceb9bc90 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb9ba70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede3a20 .functor NAND 1, L_0x5f5acede3970, L_0x5f5acede3970, C4<1>, C4<1>;
v0x5f5aceb9bf00_0 .net "in_a", 0 0, L_0x5f5acede3970;  alias, 1 drivers
v0x5f5aceb9bfc0_0 .net "in_b", 0 0, L_0x5f5acede3970;  alias, 1 drivers
v0x5f5aceb9c110_0 .net "out", 0 0, L_0x5f5acede3a20;  alias, 1 drivers
S_0x5f5aceb9d250 .scope module, "mux_gate7" "Mux" 4 14, 5 3 0, S_0x5f5aceb1e170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5aceba65b0_0 .net "in_a", 0 0, L_0x5f5acede4a00;  1 drivers
v0x5f5aceba6650_0 .net "in_b", 0 0, L_0x5f5acede4aa0;  1 drivers
v0x5f5aceba6760_0 .net "out", 0 0, L_0x5f5acede4840;  1 drivers
v0x5f5aceba6800_0 .net "sel", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceba68a0_0 .net "sel_out", 0 0, L_0x5f5acede2ea0;  1 drivers
v0x5f5aceba6a20_0 .net "temp_a_out", 0 0, L_0x5f5acede3e90;  1 drivers
v0x5f5aceba6bd0_0 .net "temp_b_out", 0 0, L_0x5f5acede3ff0;  1 drivers
S_0x5f5aceb9d450 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5aceb9d250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb9e4b0_0 .net "in_a", 0 0, L_0x5f5acede4a00;  alias, 1 drivers
v0x5f5aceb9e580_0 .net "in_b", 0 0, L_0x5f5acede2ea0;  alias, 1 drivers
v0x5f5aceb9e650_0 .net "out", 0 0, L_0x5f5acede3e90;  alias, 1 drivers
v0x5f5aceb9e770_0 .net "temp_out", 0 0, L_0x5f5acede3de0;  1 drivers
S_0x5f5aceb9d6c0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb9d450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede3de0 .functor NAND 1, L_0x5f5acede4a00, L_0x5f5acede2ea0, C4<1>, C4<1>;
v0x5f5aceb9d930_0 .net "in_a", 0 0, L_0x5f5acede4a00;  alias, 1 drivers
v0x5f5aceb9da10_0 .net "in_b", 0 0, L_0x5f5acede2ea0;  alias, 1 drivers
v0x5f5aceb9dad0_0 .net "out", 0 0, L_0x5f5acede3de0;  alias, 1 drivers
S_0x5f5aceb9dbf0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb9d450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb9e330_0 .net "in_a", 0 0, L_0x5f5acede3de0;  alias, 1 drivers
v0x5f5aceb9e3d0_0 .net "out", 0 0, L_0x5f5acede3e90;  alias, 1 drivers
S_0x5f5aceb9de10 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb9dbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede3e90 .functor NAND 1, L_0x5f5acede3de0, L_0x5f5acede3de0, C4<1>, C4<1>;
v0x5f5aceb9e080_0 .net "in_a", 0 0, L_0x5f5acede3de0;  alias, 1 drivers
v0x5f5aceb9e140_0 .net "in_b", 0 0, L_0x5f5acede3de0;  alias, 1 drivers
v0x5f5aceb9e230_0 .net "out", 0 0, L_0x5f5acede3e90;  alias, 1 drivers
S_0x5f5aceb9e830 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5aceb9d250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceb9f840_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb9f8e0_0 .net "in_b", 0 0, L_0x5f5acede4aa0;  alias, 1 drivers
v0x5f5aceb9f9d0_0 .net "out", 0 0, L_0x5f5acede3ff0;  alias, 1 drivers
v0x5f5aceb9faf0_0 .net "temp_out", 0 0, L_0x5f5acede3f40;  1 drivers
S_0x5f5aceb9ea10 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceb9e830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede3f40 .functor NAND 1, L_0x5f5acedebdb0, L_0x5f5acede4aa0, C4<1>, C4<1>;
v0x5f5aceb9ec80_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceb9ed40_0 .net "in_b", 0 0, L_0x5f5acede4aa0;  alias, 1 drivers
v0x5f5aceb9ee00_0 .net "out", 0 0, L_0x5f5acede3f40;  alias, 1 drivers
S_0x5f5aceb9ef20 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceb9e830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceb9f690_0 .net "in_a", 0 0, L_0x5f5acede3f40;  alias, 1 drivers
v0x5f5aceb9f730_0 .net "out", 0 0, L_0x5f5acede3ff0;  alias, 1 drivers
S_0x5f5aceb9f140 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb9ef20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede3ff0 .functor NAND 1, L_0x5f5acede3f40, L_0x5f5acede3f40, C4<1>, C4<1>;
v0x5f5aceb9f3b0_0 .net "in_a", 0 0, L_0x5f5acede3f40;  alias, 1 drivers
v0x5f5aceb9f4a0_0 .net "in_b", 0 0, L_0x5f5acede3f40;  alias, 1 drivers
v0x5f5aceb9f590_0 .net "out", 0 0, L_0x5f5acede3ff0;  alias, 1 drivers
S_0x5f5aceb9fbb0 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5aceb9d250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceba02b0_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceba0350_0 .net "out", 0 0, L_0x5f5acede2ea0;  alias, 1 drivers
S_0x5f5aceb9fd80 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceb9fbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede2ea0 .functor NAND 1, L_0x5f5acedebdb0, L_0x5f5acedebdb0, C4<1>, C4<1>;
v0x5f5aceb9ffd0_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceba0090_0 .net "in_b", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceba0150_0 .net "out", 0 0, L_0x5f5acede2ea0;  alias, 1 drivers
S_0x5f5aceba0450 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5aceb9d250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceba5f00_0 .net "branch1_out", 0 0, L_0x5f5acede4200;  1 drivers
v0x5f5aceba6030_0 .net "branch2_out", 0 0, L_0x5f5acede4520;  1 drivers
v0x5f5aceba6180_0 .net "in_a", 0 0, L_0x5f5acede3e90;  alias, 1 drivers
v0x5f5aceba6250_0 .net "in_b", 0 0, L_0x5f5acede3ff0;  alias, 1 drivers
v0x5f5aceba62f0_0 .net "out", 0 0, L_0x5f5acede4840;  alias, 1 drivers
v0x5f5aceba6390_0 .net "temp1_out", 0 0, L_0x5f5acede4150;  1 drivers
v0x5f5aceba6430_0 .net "temp2_out", 0 0, L_0x5f5acede4470;  1 drivers
v0x5f5aceba64d0_0 .net "temp3_out", 0 0, L_0x5f5acede4790;  1 drivers
S_0x5f5aceba0680 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5aceba0450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceba1740_0 .net "in_a", 0 0, L_0x5f5acede3e90;  alias, 1 drivers
v0x5f5aceba17e0_0 .net "in_b", 0 0, L_0x5f5acede3e90;  alias, 1 drivers
v0x5f5aceba18a0_0 .net "out", 0 0, L_0x5f5acede4150;  alias, 1 drivers
v0x5f5aceba19c0_0 .net "temp_out", 0 0, L_0x5f5acede40a0;  1 drivers
S_0x5f5aceba08f0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceba0680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede40a0 .functor NAND 1, L_0x5f5acede3e90, L_0x5f5acede3e90, C4<1>, C4<1>;
v0x5f5aceba0b60_0 .net "in_a", 0 0, L_0x5f5acede3e90;  alias, 1 drivers
v0x5f5aceba0c20_0 .net "in_b", 0 0, L_0x5f5acede3e90;  alias, 1 drivers
v0x5f5aceba0d70_0 .net "out", 0 0, L_0x5f5acede40a0;  alias, 1 drivers
S_0x5f5aceba0e70 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceba0680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceba1590_0 .net "in_a", 0 0, L_0x5f5acede40a0;  alias, 1 drivers
v0x5f5aceba1630_0 .net "out", 0 0, L_0x5f5acede4150;  alias, 1 drivers
S_0x5f5aceba1040 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceba0e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede4150 .functor NAND 1, L_0x5f5acede40a0, L_0x5f5acede40a0, C4<1>, C4<1>;
v0x5f5aceba12b0_0 .net "in_a", 0 0, L_0x5f5acede40a0;  alias, 1 drivers
v0x5f5aceba13a0_0 .net "in_b", 0 0, L_0x5f5acede40a0;  alias, 1 drivers
v0x5f5aceba1490_0 .net "out", 0 0, L_0x5f5acede4150;  alias, 1 drivers
S_0x5f5aceba1b30 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5aceba0450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceba2b60_0 .net "in_a", 0 0, L_0x5f5acede3ff0;  alias, 1 drivers
v0x5f5aceba2c00_0 .net "in_b", 0 0, L_0x5f5acede3ff0;  alias, 1 drivers
v0x5f5aceba2cc0_0 .net "out", 0 0, L_0x5f5acede4470;  alias, 1 drivers
v0x5f5aceba2de0_0 .net "temp_out", 0 0, L_0x5f5acede43c0;  1 drivers
S_0x5f5aceba1d10 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceba1b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede43c0 .functor NAND 1, L_0x5f5acede3ff0, L_0x5f5acede3ff0, C4<1>, C4<1>;
v0x5f5aceba1f80_0 .net "in_a", 0 0, L_0x5f5acede3ff0;  alias, 1 drivers
v0x5f5aceba2040_0 .net "in_b", 0 0, L_0x5f5acede3ff0;  alias, 1 drivers
v0x5f5aceba2190_0 .net "out", 0 0, L_0x5f5acede43c0;  alias, 1 drivers
S_0x5f5aceba2290 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceba1b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceba29b0_0 .net "in_a", 0 0, L_0x5f5acede43c0;  alias, 1 drivers
v0x5f5aceba2a50_0 .net "out", 0 0, L_0x5f5acede4470;  alias, 1 drivers
S_0x5f5aceba2460 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceba2290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede4470 .functor NAND 1, L_0x5f5acede43c0, L_0x5f5acede43c0, C4<1>, C4<1>;
v0x5f5aceba26d0_0 .net "in_a", 0 0, L_0x5f5acede43c0;  alias, 1 drivers
v0x5f5aceba27c0_0 .net "in_b", 0 0, L_0x5f5acede43c0;  alias, 1 drivers
v0x5f5aceba28b0_0 .net "out", 0 0, L_0x5f5acede4470;  alias, 1 drivers
S_0x5f5aceba2f50 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5aceba0450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceba3f90_0 .net "in_a", 0 0, L_0x5f5acede4200;  alias, 1 drivers
v0x5f5aceba4060_0 .net "in_b", 0 0, L_0x5f5acede4520;  alias, 1 drivers
v0x5f5aceba4130_0 .net "out", 0 0, L_0x5f5acede4790;  alias, 1 drivers
v0x5f5aceba4250_0 .net "temp_out", 0 0, L_0x5f5acede46e0;  1 drivers
S_0x5f5aceba3130 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceba2f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede46e0 .functor NAND 1, L_0x5f5acede4200, L_0x5f5acede4520, C4<1>, C4<1>;
v0x5f5aceba3380_0 .net "in_a", 0 0, L_0x5f5acede4200;  alias, 1 drivers
v0x5f5aceba3460_0 .net "in_b", 0 0, L_0x5f5acede4520;  alias, 1 drivers
v0x5f5aceba3520_0 .net "out", 0 0, L_0x5f5acede46e0;  alias, 1 drivers
S_0x5f5aceba3670 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceba2f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceba3de0_0 .net "in_a", 0 0, L_0x5f5acede46e0;  alias, 1 drivers
v0x5f5aceba3e80_0 .net "out", 0 0, L_0x5f5acede4790;  alias, 1 drivers
S_0x5f5aceba3890 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceba3670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede4790 .functor NAND 1, L_0x5f5acede46e0, L_0x5f5acede46e0, C4<1>, C4<1>;
v0x5f5aceba3b00_0 .net "in_a", 0 0, L_0x5f5acede46e0;  alias, 1 drivers
v0x5f5aceba3bf0_0 .net "in_b", 0 0, L_0x5f5acede46e0;  alias, 1 drivers
v0x5f5aceba3ce0_0 .net "out", 0 0, L_0x5f5acede4790;  alias, 1 drivers
S_0x5f5aceba43a0 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5aceba0450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceba4ad0_0 .net "in_a", 0 0, L_0x5f5acede4150;  alias, 1 drivers
v0x5f5aceba4b70_0 .net "out", 0 0, L_0x5f5acede4200;  alias, 1 drivers
S_0x5f5aceba4570 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceba43a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede4200 .functor NAND 1, L_0x5f5acede4150, L_0x5f5acede4150, C4<1>, C4<1>;
v0x5f5aceba47e0_0 .net "in_a", 0 0, L_0x5f5acede4150;  alias, 1 drivers
v0x5f5aceba48a0_0 .net "in_b", 0 0, L_0x5f5acede4150;  alias, 1 drivers
v0x5f5aceba49f0_0 .net "out", 0 0, L_0x5f5acede4200;  alias, 1 drivers
S_0x5f5aceba4c70 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5aceba0450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceba5440_0 .net "in_a", 0 0, L_0x5f5acede4470;  alias, 1 drivers
v0x5f5aceba54e0_0 .net "out", 0 0, L_0x5f5acede4520;  alias, 1 drivers
S_0x5f5aceba4ee0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceba4c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede4520 .functor NAND 1, L_0x5f5acede4470, L_0x5f5acede4470, C4<1>, C4<1>;
v0x5f5aceba5150_0 .net "in_a", 0 0, L_0x5f5acede4470;  alias, 1 drivers
v0x5f5aceba5210_0 .net "in_b", 0 0, L_0x5f5acede4470;  alias, 1 drivers
v0x5f5aceba5360_0 .net "out", 0 0, L_0x5f5acede4520;  alias, 1 drivers
S_0x5f5aceba55e0 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5aceba0450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceba5d80_0 .net "in_a", 0 0, L_0x5f5acede4790;  alias, 1 drivers
v0x5f5aceba5e20_0 .net "out", 0 0, L_0x5f5acede4840;  alias, 1 drivers
S_0x5f5aceba5800 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceba55e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede4840 .functor NAND 1, L_0x5f5acede4790, L_0x5f5acede4790, C4<1>, C4<1>;
v0x5f5aceba5a70_0 .net "in_a", 0 0, L_0x5f5acede4790;  alias, 1 drivers
v0x5f5aceba5b30_0 .net "in_b", 0 0, L_0x5f5acede4790;  alias, 1 drivers
v0x5f5aceba5c80_0 .net "out", 0 0, L_0x5f5acede4840;  alias, 1 drivers
S_0x5f5aceba6dc0 .scope module, "mux_gate8" "Mux" 4 15, 5 3 0, S_0x5f5aceb1e170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acebb0120_0 .net "in_a", 0 0, L_0x5f5acede58a0;  1 drivers
v0x5f5acebb01c0_0 .net "in_b", 0 0, L_0x5f5acede5940;  1 drivers
v0x5f5acebb02d0_0 .net "out", 0 0, L_0x5f5acede56e0;  1 drivers
v0x5f5acebb0370_0 .net "sel", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5acebb0410_0 .net "sel_out", 0 0, L_0x5f5acede4bd0;  1 drivers
v0x5f5acebb0590_0 .net "temp_a_out", 0 0, L_0x5f5acede4d30;  1 drivers
v0x5f5acebb0740_0 .net "temp_b_out", 0 0, L_0x5f5acede4e90;  1 drivers
S_0x5f5aceba6fc0 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5aceba6dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceba8020_0 .net "in_a", 0 0, L_0x5f5acede58a0;  alias, 1 drivers
v0x5f5aceba80f0_0 .net "in_b", 0 0, L_0x5f5acede4bd0;  alias, 1 drivers
v0x5f5aceba81c0_0 .net "out", 0 0, L_0x5f5acede4d30;  alias, 1 drivers
v0x5f5aceba82e0_0 .net "temp_out", 0 0, L_0x5f5acede4c80;  1 drivers
S_0x5f5aceba7230 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceba6fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede4c80 .functor NAND 1, L_0x5f5acede58a0, L_0x5f5acede4bd0, C4<1>, C4<1>;
v0x5f5aceba74a0_0 .net "in_a", 0 0, L_0x5f5acede58a0;  alias, 1 drivers
v0x5f5aceba7580_0 .net "in_b", 0 0, L_0x5f5acede4bd0;  alias, 1 drivers
v0x5f5aceba7640_0 .net "out", 0 0, L_0x5f5acede4c80;  alias, 1 drivers
S_0x5f5aceba7760 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceba6fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceba7ea0_0 .net "in_a", 0 0, L_0x5f5acede4c80;  alias, 1 drivers
v0x5f5aceba7f40_0 .net "out", 0 0, L_0x5f5acede4d30;  alias, 1 drivers
S_0x5f5aceba7980 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceba7760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede4d30 .functor NAND 1, L_0x5f5acede4c80, L_0x5f5acede4c80, C4<1>, C4<1>;
v0x5f5aceba7bf0_0 .net "in_a", 0 0, L_0x5f5acede4c80;  alias, 1 drivers
v0x5f5aceba7cb0_0 .net "in_b", 0 0, L_0x5f5acede4c80;  alias, 1 drivers
v0x5f5aceba7da0_0 .net "out", 0 0, L_0x5f5acede4d30;  alias, 1 drivers
S_0x5f5aceba83a0 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5aceba6dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceba93b0_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceba9450_0 .net "in_b", 0 0, L_0x5f5acede5940;  alias, 1 drivers
v0x5f5aceba9540_0 .net "out", 0 0, L_0x5f5acede4e90;  alias, 1 drivers
v0x5f5aceba9660_0 .net "temp_out", 0 0, L_0x5f5acede4de0;  1 drivers
S_0x5f5aceba8580 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceba83a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede4de0 .functor NAND 1, L_0x5f5acedebdb0, L_0x5f5acede5940, C4<1>, C4<1>;
v0x5f5aceba87f0_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceba88b0_0 .net "in_b", 0 0, L_0x5f5acede5940;  alias, 1 drivers
v0x5f5aceba8970_0 .net "out", 0 0, L_0x5f5acede4de0;  alias, 1 drivers
S_0x5f5aceba8a90 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceba83a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceba9200_0 .net "in_a", 0 0, L_0x5f5acede4de0;  alias, 1 drivers
v0x5f5aceba92a0_0 .net "out", 0 0, L_0x5f5acede4e90;  alias, 1 drivers
S_0x5f5aceba8cb0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceba8a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede4e90 .functor NAND 1, L_0x5f5acede4de0, L_0x5f5acede4de0, C4<1>, C4<1>;
v0x5f5aceba8f20_0 .net "in_a", 0 0, L_0x5f5acede4de0;  alias, 1 drivers
v0x5f5aceba9010_0 .net "in_b", 0 0, L_0x5f5acede4de0;  alias, 1 drivers
v0x5f5aceba9100_0 .net "out", 0 0, L_0x5f5acede4e90;  alias, 1 drivers
S_0x5f5aceba9720 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5aceba6dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceba9e20_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceba9ec0_0 .net "out", 0 0, L_0x5f5acede4bd0;  alias, 1 drivers
S_0x5f5aceba98f0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceba9720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede4bd0 .functor NAND 1, L_0x5f5acedebdb0, L_0x5f5acedebdb0, C4<1>, C4<1>;
v0x5f5aceba9b40_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceba9c00_0 .net "in_b", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5aceba9cc0_0 .net "out", 0 0, L_0x5f5acede4bd0;  alias, 1 drivers
S_0x5f5aceba9fc0 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5aceba6dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebafa70_0 .net "branch1_out", 0 0, L_0x5f5acede50a0;  1 drivers
v0x5f5acebafba0_0 .net "branch2_out", 0 0, L_0x5f5acede53c0;  1 drivers
v0x5f5acebafcf0_0 .net "in_a", 0 0, L_0x5f5acede4d30;  alias, 1 drivers
v0x5f5acebafdc0_0 .net "in_b", 0 0, L_0x5f5acede4e90;  alias, 1 drivers
v0x5f5acebafe60_0 .net "out", 0 0, L_0x5f5acede56e0;  alias, 1 drivers
v0x5f5acebaff00_0 .net "temp1_out", 0 0, L_0x5f5acede4ff0;  1 drivers
v0x5f5acebaffa0_0 .net "temp2_out", 0 0, L_0x5f5acede5310;  1 drivers
v0x5f5acebb0040_0 .net "temp3_out", 0 0, L_0x5f5acede5630;  1 drivers
S_0x5f5acebaa1f0 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5aceba9fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebab2b0_0 .net "in_a", 0 0, L_0x5f5acede4d30;  alias, 1 drivers
v0x5f5acebab350_0 .net "in_b", 0 0, L_0x5f5acede4d30;  alias, 1 drivers
v0x5f5acebab410_0 .net "out", 0 0, L_0x5f5acede4ff0;  alias, 1 drivers
v0x5f5acebab530_0 .net "temp_out", 0 0, L_0x5f5acede4f40;  1 drivers
S_0x5f5acebaa460 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acebaa1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede4f40 .functor NAND 1, L_0x5f5acede4d30, L_0x5f5acede4d30, C4<1>, C4<1>;
v0x5f5acebaa6d0_0 .net "in_a", 0 0, L_0x5f5acede4d30;  alias, 1 drivers
v0x5f5acebaa790_0 .net "in_b", 0 0, L_0x5f5acede4d30;  alias, 1 drivers
v0x5f5acebaa8e0_0 .net "out", 0 0, L_0x5f5acede4f40;  alias, 1 drivers
S_0x5f5acebaa9e0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acebaa1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebab100_0 .net "in_a", 0 0, L_0x5f5acede4f40;  alias, 1 drivers
v0x5f5acebab1a0_0 .net "out", 0 0, L_0x5f5acede4ff0;  alias, 1 drivers
S_0x5f5acebaabb0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebaa9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede4ff0 .functor NAND 1, L_0x5f5acede4f40, L_0x5f5acede4f40, C4<1>, C4<1>;
v0x5f5acebaae20_0 .net "in_a", 0 0, L_0x5f5acede4f40;  alias, 1 drivers
v0x5f5acebaaf10_0 .net "in_b", 0 0, L_0x5f5acede4f40;  alias, 1 drivers
v0x5f5acebab000_0 .net "out", 0 0, L_0x5f5acede4ff0;  alias, 1 drivers
S_0x5f5acebab6a0 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5aceba9fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebac6d0_0 .net "in_a", 0 0, L_0x5f5acede4e90;  alias, 1 drivers
v0x5f5acebac770_0 .net "in_b", 0 0, L_0x5f5acede4e90;  alias, 1 drivers
v0x5f5acebac830_0 .net "out", 0 0, L_0x5f5acede5310;  alias, 1 drivers
v0x5f5acebac950_0 .net "temp_out", 0 0, L_0x5f5acede5260;  1 drivers
S_0x5f5acebab880 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acebab6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede5260 .functor NAND 1, L_0x5f5acede4e90, L_0x5f5acede4e90, C4<1>, C4<1>;
v0x5f5acebabaf0_0 .net "in_a", 0 0, L_0x5f5acede4e90;  alias, 1 drivers
v0x5f5acebabbb0_0 .net "in_b", 0 0, L_0x5f5acede4e90;  alias, 1 drivers
v0x5f5acebabd00_0 .net "out", 0 0, L_0x5f5acede5260;  alias, 1 drivers
S_0x5f5acebabe00 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acebab6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebac520_0 .net "in_a", 0 0, L_0x5f5acede5260;  alias, 1 drivers
v0x5f5acebac5c0_0 .net "out", 0 0, L_0x5f5acede5310;  alias, 1 drivers
S_0x5f5acebabfd0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebabe00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede5310 .functor NAND 1, L_0x5f5acede5260, L_0x5f5acede5260, C4<1>, C4<1>;
v0x5f5acebac240_0 .net "in_a", 0 0, L_0x5f5acede5260;  alias, 1 drivers
v0x5f5acebac330_0 .net "in_b", 0 0, L_0x5f5acede5260;  alias, 1 drivers
v0x5f5acebac420_0 .net "out", 0 0, L_0x5f5acede5310;  alias, 1 drivers
S_0x5f5acebacac0 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5aceba9fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebadb00_0 .net "in_a", 0 0, L_0x5f5acede50a0;  alias, 1 drivers
v0x5f5acebadbd0_0 .net "in_b", 0 0, L_0x5f5acede53c0;  alias, 1 drivers
v0x5f5acebadca0_0 .net "out", 0 0, L_0x5f5acede5630;  alias, 1 drivers
v0x5f5acebaddc0_0 .net "temp_out", 0 0, L_0x5f5acede5580;  1 drivers
S_0x5f5acebacca0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acebacac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede5580 .functor NAND 1, L_0x5f5acede50a0, L_0x5f5acede53c0, C4<1>, C4<1>;
v0x5f5acebacef0_0 .net "in_a", 0 0, L_0x5f5acede50a0;  alias, 1 drivers
v0x5f5acebacfd0_0 .net "in_b", 0 0, L_0x5f5acede53c0;  alias, 1 drivers
v0x5f5acebad090_0 .net "out", 0 0, L_0x5f5acede5580;  alias, 1 drivers
S_0x5f5acebad1e0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acebacac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebad950_0 .net "in_a", 0 0, L_0x5f5acede5580;  alias, 1 drivers
v0x5f5acebad9f0_0 .net "out", 0 0, L_0x5f5acede5630;  alias, 1 drivers
S_0x5f5acebad400 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebad1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede5630 .functor NAND 1, L_0x5f5acede5580, L_0x5f5acede5580, C4<1>, C4<1>;
v0x5f5acebad670_0 .net "in_a", 0 0, L_0x5f5acede5580;  alias, 1 drivers
v0x5f5acebad760_0 .net "in_b", 0 0, L_0x5f5acede5580;  alias, 1 drivers
v0x5f5acebad850_0 .net "out", 0 0, L_0x5f5acede5630;  alias, 1 drivers
S_0x5f5acebadf10 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5aceba9fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebae640_0 .net "in_a", 0 0, L_0x5f5acede4ff0;  alias, 1 drivers
v0x5f5acebae6e0_0 .net "out", 0 0, L_0x5f5acede50a0;  alias, 1 drivers
S_0x5f5acebae0e0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebadf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede50a0 .functor NAND 1, L_0x5f5acede4ff0, L_0x5f5acede4ff0, C4<1>, C4<1>;
v0x5f5acebae350_0 .net "in_a", 0 0, L_0x5f5acede4ff0;  alias, 1 drivers
v0x5f5acebae410_0 .net "in_b", 0 0, L_0x5f5acede4ff0;  alias, 1 drivers
v0x5f5acebae560_0 .net "out", 0 0, L_0x5f5acede50a0;  alias, 1 drivers
S_0x5f5acebae7e0 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5aceba9fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebaefb0_0 .net "in_a", 0 0, L_0x5f5acede5310;  alias, 1 drivers
v0x5f5acebaf050_0 .net "out", 0 0, L_0x5f5acede53c0;  alias, 1 drivers
S_0x5f5acebaea50 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebae7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede53c0 .functor NAND 1, L_0x5f5acede5310, L_0x5f5acede5310, C4<1>, C4<1>;
v0x5f5acebaecc0_0 .net "in_a", 0 0, L_0x5f5acede5310;  alias, 1 drivers
v0x5f5acebaed80_0 .net "in_b", 0 0, L_0x5f5acede5310;  alias, 1 drivers
v0x5f5acebaeed0_0 .net "out", 0 0, L_0x5f5acede53c0;  alias, 1 drivers
S_0x5f5acebaf150 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5aceba9fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebaf8f0_0 .net "in_a", 0 0, L_0x5f5acede5630;  alias, 1 drivers
v0x5f5acebaf990_0 .net "out", 0 0, L_0x5f5acede56e0;  alias, 1 drivers
S_0x5f5acebaf370 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebaf150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede56e0 .functor NAND 1, L_0x5f5acede5630, L_0x5f5acede5630, C4<1>, C4<1>;
v0x5f5acebaf5e0_0 .net "in_a", 0 0, L_0x5f5acede5630;  alias, 1 drivers
v0x5f5acebaf6a0_0 .net "in_b", 0 0, L_0x5f5acede5630;  alias, 1 drivers
v0x5f5acebaf7f0_0 .net "out", 0 0, L_0x5f5acede56e0;  alias, 1 drivers
S_0x5f5acebb0930 .scope module, "mux_gate9" "Mux" 4 16, 5 3 0, S_0x5f5aceb1e170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acebb9c90_0 .net "in_a", 0 0, L_0x5f5acede6750;  1 drivers
v0x5f5acebb9d30_0 .net "in_b", 0 0, L_0x5f5acede67f0;  1 drivers
v0x5f5acebb9e40_0 .net "out", 0 0, L_0x5f5acede6590;  1 drivers
v0x5f5acebb9ee0_0 .net "sel", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5acebb9f80_0 .net "sel_out", 0 0, L_0x5f5acede5a80;  1 drivers
v0x5f5acebba100_0 .net "temp_a_out", 0 0, L_0x5f5acede5be0;  1 drivers
v0x5f5acebba2b0_0 .net "temp_b_out", 0 0, L_0x5f5acede5d40;  1 drivers
S_0x5f5acebb0b30 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5acebb0930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebb1b90_0 .net "in_a", 0 0, L_0x5f5acede6750;  alias, 1 drivers
v0x5f5acebb1c60_0 .net "in_b", 0 0, L_0x5f5acede5a80;  alias, 1 drivers
v0x5f5acebb1d30_0 .net "out", 0 0, L_0x5f5acede5be0;  alias, 1 drivers
v0x5f5acebb1e50_0 .net "temp_out", 0 0, L_0x5f5acede5b30;  1 drivers
S_0x5f5acebb0da0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acebb0b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede5b30 .functor NAND 1, L_0x5f5acede6750, L_0x5f5acede5a80, C4<1>, C4<1>;
v0x5f5acebb1010_0 .net "in_a", 0 0, L_0x5f5acede6750;  alias, 1 drivers
v0x5f5acebb10f0_0 .net "in_b", 0 0, L_0x5f5acede5a80;  alias, 1 drivers
v0x5f5acebb11b0_0 .net "out", 0 0, L_0x5f5acede5b30;  alias, 1 drivers
S_0x5f5acebb12d0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acebb0b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebb1a10_0 .net "in_a", 0 0, L_0x5f5acede5b30;  alias, 1 drivers
v0x5f5acebb1ab0_0 .net "out", 0 0, L_0x5f5acede5be0;  alias, 1 drivers
S_0x5f5acebb14f0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebb12d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede5be0 .functor NAND 1, L_0x5f5acede5b30, L_0x5f5acede5b30, C4<1>, C4<1>;
v0x5f5acebb1760_0 .net "in_a", 0 0, L_0x5f5acede5b30;  alias, 1 drivers
v0x5f5acebb1820_0 .net "in_b", 0 0, L_0x5f5acede5b30;  alias, 1 drivers
v0x5f5acebb1910_0 .net "out", 0 0, L_0x5f5acede5be0;  alias, 1 drivers
S_0x5f5acebb1f10 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5acebb0930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebb2f20_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5acebb2fc0_0 .net "in_b", 0 0, L_0x5f5acede67f0;  alias, 1 drivers
v0x5f5acebb30b0_0 .net "out", 0 0, L_0x5f5acede5d40;  alias, 1 drivers
v0x5f5acebb31d0_0 .net "temp_out", 0 0, L_0x5f5acede5c90;  1 drivers
S_0x5f5acebb20f0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acebb1f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede5c90 .functor NAND 1, L_0x5f5acedebdb0, L_0x5f5acede67f0, C4<1>, C4<1>;
v0x5f5acebb2360_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5acebb2420_0 .net "in_b", 0 0, L_0x5f5acede67f0;  alias, 1 drivers
v0x5f5acebb24e0_0 .net "out", 0 0, L_0x5f5acede5c90;  alias, 1 drivers
S_0x5f5acebb2600 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acebb1f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebb2d70_0 .net "in_a", 0 0, L_0x5f5acede5c90;  alias, 1 drivers
v0x5f5acebb2e10_0 .net "out", 0 0, L_0x5f5acede5d40;  alias, 1 drivers
S_0x5f5acebb2820 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebb2600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede5d40 .functor NAND 1, L_0x5f5acede5c90, L_0x5f5acede5c90, C4<1>, C4<1>;
v0x5f5acebb2a90_0 .net "in_a", 0 0, L_0x5f5acede5c90;  alias, 1 drivers
v0x5f5acebb2b80_0 .net "in_b", 0 0, L_0x5f5acede5c90;  alias, 1 drivers
v0x5f5acebb2c70_0 .net "out", 0 0, L_0x5f5acede5d40;  alias, 1 drivers
S_0x5f5acebb3290 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5acebb0930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebb3990_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5acebb3a30_0 .net "out", 0 0, L_0x5f5acede5a80;  alias, 1 drivers
S_0x5f5acebb3460 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebb3290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede5a80 .functor NAND 1, L_0x5f5acedebdb0, L_0x5f5acedebdb0, C4<1>, C4<1>;
v0x5f5acebb36b0_0 .net "in_a", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5acebb3770_0 .net "in_b", 0 0, L_0x5f5acedebdb0;  alias, 1 drivers
v0x5f5acebb3830_0 .net "out", 0 0, L_0x5f5acede5a80;  alias, 1 drivers
S_0x5f5acebb3b30 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5acebb0930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebb95e0_0 .net "branch1_out", 0 0, L_0x5f5acede5f50;  1 drivers
v0x5f5acebb9710_0 .net "branch2_out", 0 0, L_0x5f5acede6270;  1 drivers
v0x5f5acebb9860_0 .net "in_a", 0 0, L_0x5f5acede5be0;  alias, 1 drivers
v0x5f5acebb9930_0 .net "in_b", 0 0, L_0x5f5acede5d40;  alias, 1 drivers
v0x5f5acebb99d0_0 .net "out", 0 0, L_0x5f5acede6590;  alias, 1 drivers
v0x5f5acebb9a70_0 .net "temp1_out", 0 0, L_0x5f5acede5ea0;  1 drivers
v0x5f5acebb9b10_0 .net "temp2_out", 0 0, L_0x5f5acede61c0;  1 drivers
v0x5f5acebb9bb0_0 .net "temp3_out", 0 0, L_0x5f5acede64e0;  1 drivers
S_0x5f5acebb3d60 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5acebb3b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebb4e20_0 .net "in_a", 0 0, L_0x5f5acede5be0;  alias, 1 drivers
v0x5f5acebb4ec0_0 .net "in_b", 0 0, L_0x5f5acede5be0;  alias, 1 drivers
v0x5f5acebb4f80_0 .net "out", 0 0, L_0x5f5acede5ea0;  alias, 1 drivers
v0x5f5acebb50a0_0 .net "temp_out", 0 0, L_0x5f5acede5df0;  1 drivers
S_0x5f5acebb3fd0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acebb3d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede5df0 .functor NAND 1, L_0x5f5acede5be0, L_0x5f5acede5be0, C4<1>, C4<1>;
v0x5f5acebb4240_0 .net "in_a", 0 0, L_0x5f5acede5be0;  alias, 1 drivers
v0x5f5acebb4300_0 .net "in_b", 0 0, L_0x5f5acede5be0;  alias, 1 drivers
v0x5f5acebb4450_0 .net "out", 0 0, L_0x5f5acede5df0;  alias, 1 drivers
S_0x5f5acebb4550 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acebb3d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebb4c70_0 .net "in_a", 0 0, L_0x5f5acede5df0;  alias, 1 drivers
v0x5f5acebb4d10_0 .net "out", 0 0, L_0x5f5acede5ea0;  alias, 1 drivers
S_0x5f5acebb4720 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebb4550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede5ea0 .functor NAND 1, L_0x5f5acede5df0, L_0x5f5acede5df0, C4<1>, C4<1>;
v0x5f5acebb4990_0 .net "in_a", 0 0, L_0x5f5acede5df0;  alias, 1 drivers
v0x5f5acebb4a80_0 .net "in_b", 0 0, L_0x5f5acede5df0;  alias, 1 drivers
v0x5f5acebb4b70_0 .net "out", 0 0, L_0x5f5acede5ea0;  alias, 1 drivers
S_0x5f5acebb5210 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5acebb3b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebb6240_0 .net "in_a", 0 0, L_0x5f5acede5d40;  alias, 1 drivers
v0x5f5acebb62e0_0 .net "in_b", 0 0, L_0x5f5acede5d40;  alias, 1 drivers
v0x5f5acebb63a0_0 .net "out", 0 0, L_0x5f5acede61c0;  alias, 1 drivers
v0x5f5acebb64c0_0 .net "temp_out", 0 0, L_0x5f5acede6110;  1 drivers
S_0x5f5acebb53f0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acebb5210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede6110 .functor NAND 1, L_0x5f5acede5d40, L_0x5f5acede5d40, C4<1>, C4<1>;
v0x5f5acebb5660_0 .net "in_a", 0 0, L_0x5f5acede5d40;  alias, 1 drivers
v0x5f5acebb5720_0 .net "in_b", 0 0, L_0x5f5acede5d40;  alias, 1 drivers
v0x5f5acebb5870_0 .net "out", 0 0, L_0x5f5acede6110;  alias, 1 drivers
S_0x5f5acebb5970 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acebb5210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebb6090_0 .net "in_a", 0 0, L_0x5f5acede6110;  alias, 1 drivers
v0x5f5acebb6130_0 .net "out", 0 0, L_0x5f5acede61c0;  alias, 1 drivers
S_0x5f5acebb5b40 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebb5970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede61c0 .functor NAND 1, L_0x5f5acede6110, L_0x5f5acede6110, C4<1>, C4<1>;
v0x5f5acebb5db0_0 .net "in_a", 0 0, L_0x5f5acede6110;  alias, 1 drivers
v0x5f5acebb5ea0_0 .net "in_b", 0 0, L_0x5f5acede6110;  alias, 1 drivers
v0x5f5acebb5f90_0 .net "out", 0 0, L_0x5f5acede61c0;  alias, 1 drivers
S_0x5f5acebb6630 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5acebb3b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebb7670_0 .net "in_a", 0 0, L_0x5f5acede5f50;  alias, 1 drivers
v0x5f5acebb7740_0 .net "in_b", 0 0, L_0x5f5acede6270;  alias, 1 drivers
v0x5f5acebb7810_0 .net "out", 0 0, L_0x5f5acede64e0;  alias, 1 drivers
v0x5f5acebb7930_0 .net "temp_out", 0 0, L_0x5f5acede6430;  1 drivers
S_0x5f5acebb6810 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acebb6630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede6430 .functor NAND 1, L_0x5f5acede5f50, L_0x5f5acede6270, C4<1>, C4<1>;
v0x5f5acebb6a60_0 .net "in_a", 0 0, L_0x5f5acede5f50;  alias, 1 drivers
v0x5f5acebb6b40_0 .net "in_b", 0 0, L_0x5f5acede6270;  alias, 1 drivers
v0x5f5acebb6c00_0 .net "out", 0 0, L_0x5f5acede6430;  alias, 1 drivers
S_0x5f5acebb6d50 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acebb6630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebb74c0_0 .net "in_a", 0 0, L_0x5f5acede6430;  alias, 1 drivers
v0x5f5acebb7560_0 .net "out", 0 0, L_0x5f5acede64e0;  alias, 1 drivers
S_0x5f5acebb6f70 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebb6d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede64e0 .functor NAND 1, L_0x5f5acede6430, L_0x5f5acede6430, C4<1>, C4<1>;
v0x5f5acebb71e0_0 .net "in_a", 0 0, L_0x5f5acede6430;  alias, 1 drivers
v0x5f5acebb72d0_0 .net "in_b", 0 0, L_0x5f5acede6430;  alias, 1 drivers
v0x5f5acebb73c0_0 .net "out", 0 0, L_0x5f5acede64e0;  alias, 1 drivers
S_0x5f5acebb7a80 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5acebb3b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebb81b0_0 .net "in_a", 0 0, L_0x5f5acede5ea0;  alias, 1 drivers
v0x5f5acebb8250_0 .net "out", 0 0, L_0x5f5acede5f50;  alias, 1 drivers
S_0x5f5acebb7c50 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebb7a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede5f50 .functor NAND 1, L_0x5f5acede5ea0, L_0x5f5acede5ea0, C4<1>, C4<1>;
v0x5f5acebb7ec0_0 .net "in_a", 0 0, L_0x5f5acede5ea0;  alias, 1 drivers
v0x5f5acebb7f80_0 .net "in_b", 0 0, L_0x5f5acede5ea0;  alias, 1 drivers
v0x5f5acebb80d0_0 .net "out", 0 0, L_0x5f5acede5f50;  alias, 1 drivers
S_0x5f5acebb8350 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5acebb3b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebb8b20_0 .net "in_a", 0 0, L_0x5f5acede61c0;  alias, 1 drivers
v0x5f5acebb8bc0_0 .net "out", 0 0, L_0x5f5acede6270;  alias, 1 drivers
S_0x5f5acebb85c0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebb8350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede6270 .functor NAND 1, L_0x5f5acede61c0, L_0x5f5acede61c0, C4<1>, C4<1>;
v0x5f5acebb8830_0 .net "in_a", 0 0, L_0x5f5acede61c0;  alias, 1 drivers
v0x5f5acebb88f0_0 .net "in_b", 0 0, L_0x5f5acede61c0;  alias, 1 drivers
v0x5f5acebb8a40_0 .net "out", 0 0, L_0x5f5acede6270;  alias, 1 drivers
S_0x5f5acebb8cc0 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5acebb3b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebb9460_0 .net "in_a", 0 0, L_0x5f5acede64e0;  alias, 1 drivers
v0x5f5acebb9500_0 .net "out", 0 0, L_0x5f5acede6590;  alias, 1 drivers
S_0x5f5acebb8ee0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebb8cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acede6590 .functor NAND 1, L_0x5f5acede64e0, L_0x5f5acede64e0, C4<1>, C4<1>;
v0x5f5acebb9150_0 .net "in_a", 0 0, L_0x5f5acede64e0;  alias, 1 drivers
v0x5f5acebb9210_0 .net "in_b", 0 0, L_0x5f5acede64e0;  alias, 1 drivers
v0x5f5acebb9360_0 .net "out", 0 0, L_0x5f5acede6590;  alias, 1 drivers
S_0x5f5acebba940 .scope module, "mux16_gate2" "Mux16" 3 15, 4 3 0, S_0x5f5aceb1ded0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in_a";
    .port_info 1 /INPUT 16 "in_b";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /INPUT 1 "sel";
L_0x5f5acedfa9c0 .functor BUFZ 16, L_0x5f5acedfa920, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5f5acec56bb0_0 .net "in_a", 15 0, o0x716f9d5fb5f8;  alias, 0 drivers
v0x5f5acec56cb0_0 .net "in_b", 15 0, o0x716f9d5fb628;  alias, 0 drivers
v0x5f5acec56d90_0 .net "out", 15 0, L_0x5f5acedfa9c0;  alias, 1 drivers
v0x5f5acec56e50_0 .net "sel", 0 0, L_0x5f5acedfaa50;  1 drivers
v0x5f5acec56ef0_0 .net/s "tmp_out", 15 0, L_0x5f5acedfa920;  1 drivers
L_0x5f5acedecb20 .part o0x716f9d5fb5f8, 0, 1;
L_0x5f5acedecbe0 .part o0x716f9d5fb628, 0, 1;
L_0x5f5aceded950 .part o0x716f9d5fb5f8, 1, 1;
L_0x5f5aceded9f0 .part o0x716f9d5fb628, 1, 1;
L_0x5f5acedee770 .part o0x716f9d5fb5f8, 2, 1;
L_0x5f5acedee810 .part o0x716f9d5fb628, 2, 1;
L_0x5f5acedef5c0 .part o0x716f9d5fb5f8, 3, 1;
L_0x5f5acedef660 .part o0x716f9d5fb628, 3, 1;
L_0x5f5acedf03d0 .part o0x716f9d5fb5f8, 4, 1;
L_0x5f5acedf0470 .part o0x716f9d5fb628, 4, 1;
L_0x5f5acedf1240 .part o0x716f9d5fb5f8, 5, 1;
L_0x5f5acedf13f0 .part o0x716f9d5fb628, 5, 1;
L_0x5f5acedf22e0 .part o0x716f9d5fb5f8, 6, 1;
L_0x5f5acedf2380 .part o0x716f9d5fb628, 6, 1;
L_0x5f5acedf3100 .part o0x716f9d5fb5f8, 7, 1;
L_0x5f5acedf31a0 .part o0x716f9d5fb628, 7, 1;
L_0x5f5acedf3fa0 .part o0x716f9d5fb5f8, 8, 1;
L_0x5f5acedf4040 .part o0x716f9d5fb628, 8, 1;
L_0x5f5acedf4e50 .part o0x716f9d5fb5f8, 9, 1;
L_0x5f5acedf4ef0 .part o0x716f9d5fb628, 9, 1;
L_0x5f5acedf40e0 .part o0x716f9d5fb5f8, 10, 1;
L_0x5f5acedf63e0 .part o0x716f9d5fb628, 10, 1;
L_0x5f5acedf6e90 .part o0x716f9d5fb5f8, 11, 1;
L_0x5f5acedf6f30 .part o0x716f9d5fb628, 11, 1;
L_0x5f5acedf79f0 .part o0x716f9d5fb5f8, 12, 1;
L_0x5f5acedf7a90 .part o0x716f9d5fb628, 12, 1;
L_0x5f5acedf86c0 .part o0x716f9d5fb5f8, 13, 1;
L_0x5f5acedf8970 .part o0x716f9d5fb628, 13, 1;
L_0x5f5acedf97c0 .part o0x716f9d5fb5f8, 14, 1;
L_0x5f5acedf9860 .part o0x716f9d5fb628, 14, 1;
L_0x5f5acedfa6d0 .part o0x716f9d5fb5f8, 15, 1;
L_0x5f5acedfa770 .part o0x716f9d5fb628, 15, 1;
LS_0x5f5acedfa920_0_0 .concat8 [ 1 1 1 1], L_0x5f5acedec960, L_0x5f5aceded790, L_0x5f5acedee5b0, L_0x5f5acedef400;
LS_0x5f5acedfa920_0_4 .concat8 [ 1 1 1 1], L_0x5f5acedf0210, L_0x5f5acedf1080, L_0x5f5acedf2120, L_0x5f5acedf2f40;
LS_0x5f5acedfa920_0_8 .concat8 [ 1 1 1 1], L_0x5f5acedf3de0, L_0x5f5acedf4c90, L_0x5f5acedf6260, L_0x5f5acedf6d10;
LS_0x5f5acedfa920_0_12 .concat8 [ 1 1 1 1], L_0x5f5acedf7870, L_0x5f5acedf8500, L_0x5f5acedf9600, L_0x5f5acedfa510;
L_0x5f5acedfa920 .concat8 [ 4 4 4 4], LS_0x5f5acedfa920_0_0, LS_0x5f5acedfa920_0_4, LS_0x5f5acedfa920_0_8, LS_0x5f5acedfa920_0_12;
S_0x5f5acebbabb0 .scope module, "mux_gate0" "Mux" 4 7, 5 3 0, S_0x5f5acebba940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acebc4020_0 .net "in_a", 0 0, L_0x5f5acedecb20;  1 drivers
v0x5f5acebc40c0_0 .net "in_b", 0 0, L_0x5f5acedecbe0;  1 drivers
v0x5f5acebc41d0_0 .net "out", 0 0, L_0x5f5acedec960;  1 drivers
v0x5f5acebc4270_0 .net "sel", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acebc4310_0 .net "sel_out", 0 0, L_0x5f5acedebe50;  1 drivers
v0x5f5acebc4490_0 .net "temp_a_out", 0 0, L_0x5f5acedebfb0;  1 drivers
v0x5f5acebc4640_0 .net "temp_b_out", 0 0, L_0x5f5acedec110;  1 drivers
S_0x5f5acebbae00 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5acebbabb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebbbe90_0 .net "in_a", 0 0, L_0x5f5acedecb20;  alias, 1 drivers
v0x5f5acebbbf60_0 .net "in_b", 0 0, L_0x5f5acedebe50;  alias, 1 drivers
v0x5f5acebbc030_0 .net "out", 0 0, L_0x5f5acedebfb0;  alias, 1 drivers
v0x5f5acebbc150_0 .net "temp_out", 0 0, L_0x5f5acedebf00;  1 drivers
S_0x5f5acebbb070 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acebbae00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedebf00 .functor NAND 1, L_0x5f5acedecb20, L_0x5f5acedebe50, C4<1>, C4<1>;
v0x5f5acebbb2e0_0 .net "in_a", 0 0, L_0x5f5acedecb20;  alias, 1 drivers
v0x5f5acebbb3c0_0 .net "in_b", 0 0, L_0x5f5acedebe50;  alias, 1 drivers
v0x5f5acebbb480_0 .net "out", 0 0, L_0x5f5acedebf00;  alias, 1 drivers
S_0x5f5acebbb5a0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acebbae00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebbbce0_0 .net "in_a", 0 0, L_0x5f5acedebf00;  alias, 1 drivers
v0x5f5acebbbd80_0 .net "out", 0 0, L_0x5f5acedebfb0;  alias, 1 drivers
S_0x5f5acebbb7c0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebbb5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedebfb0 .functor NAND 1, L_0x5f5acedebf00, L_0x5f5acedebf00, C4<1>, C4<1>;
v0x5f5acebbba30_0 .net "in_a", 0 0, L_0x5f5acedebf00;  alias, 1 drivers
v0x5f5acebbbaf0_0 .net "in_b", 0 0, L_0x5f5acedebf00;  alias, 1 drivers
v0x5f5acebbbbe0_0 .net "out", 0 0, L_0x5f5acedebfb0;  alias, 1 drivers
S_0x5f5acebbc210 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5acebbabb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebbd240_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acebbd310_0 .net "in_b", 0 0, L_0x5f5acedecbe0;  alias, 1 drivers
v0x5f5acebbd3e0_0 .net "out", 0 0, L_0x5f5acedec110;  alias, 1 drivers
v0x5f5acebbd500_0 .net "temp_out", 0 0, L_0x5f5acedec060;  1 drivers
S_0x5f5acebbc3f0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acebbc210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedec060 .functor NAND 1, L_0x5f5acedfaa50, L_0x5f5acedecbe0, C4<1>, C4<1>;
v0x5f5acebbc660_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acebbc740_0 .net "in_b", 0 0, L_0x5f5acedecbe0;  alias, 1 drivers
v0x5f5acebbc800_0 .net "out", 0 0, L_0x5f5acedec060;  alias, 1 drivers
S_0x5f5acebbc920 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acebbc210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebbd090_0 .net "in_a", 0 0, L_0x5f5acedec060;  alias, 1 drivers
v0x5f5acebbd130_0 .net "out", 0 0, L_0x5f5acedec110;  alias, 1 drivers
S_0x5f5acebbcb40 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebbc920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedec110 .functor NAND 1, L_0x5f5acedec060, L_0x5f5acedec060, C4<1>, C4<1>;
v0x5f5acebbcdb0_0 .net "in_a", 0 0, L_0x5f5acedec060;  alias, 1 drivers
v0x5f5acebbcea0_0 .net "in_b", 0 0, L_0x5f5acedec060;  alias, 1 drivers
v0x5f5acebbcf90_0 .net "out", 0 0, L_0x5f5acedec110;  alias, 1 drivers
S_0x5f5acebbd5c0 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5acebbabb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebbdce0_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acebbde10_0 .net "out", 0 0, L_0x5f5acedebe50;  alias, 1 drivers
S_0x5f5acebbd790 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebbd5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedebe50 .functor NAND 1, L_0x5f5acedfaa50, L_0x5f5acedfaa50, C4<1>, C4<1>;
v0x5f5acebbd9e0_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acebbdaf0_0 .net "in_b", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acebbdbb0_0 .net "out", 0 0, L_0x5f5acedebe50;  alias, 1 drivers
S_0x5f5acebbdf10 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5acebbabb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebc3970_0 .net "branch1_out", 0 0, L_0x5f5acedec320;  1 drivers
v0x5f5acebc3aa0_0 .net "branch2_out", 0 0, L_0x5f5acedec640;  1 drivers
v0x5f5acebc3bf0_0 .net "in_a", 0 0, L_0x5f5acedebfb0;  alias, 1 drivers
v0x5f5acebc3cc0_0 .net "in_b", 0 0, L_0x5f5acedec110;  alias, 1 drivers
v0x5f5acebc3d60_0 .net "out", 0 0, L_0x5f5acedec960;  alias, 1 drivers
v0x5f5acebc3e00_0 .net "temp1_out", 0 0, L_0x5f5acedec270;  1 drivers
v0x5f5acebc3ea0_0 .net "temp2_out", 0 0, L_0x5f5acedec590;  1 drivers
v0x5f5acebc3f40_0 .net "temp3_out", 0 0, L_0x5f5acedec8b0;  1 drivers
S_0x5f5acebbe0f0 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5acebbdf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebbf1b0_0 .net "in_a", 0 0, L_0x5f5acedebfb0;  alias, 1 drivers
v0x5f5acebbf250_0 .net "in_b", 0 0, L_0x5f5acedebfb0;  alias, 1 drivers
v0x5f5acebbf310_0 .net "out", 0 0, L_0x5f5acedec270;  alias, 1 drivers
v0x5f5acebbf430_0 .net "temp_out", 0 0, L_0x5f5acedec1c0;  1 drivers
S_0x5f5acebbe360 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acebbe0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedec1c0 .functor NAND 1, L_0x5f5acedebfb0, L_0x5f5acedebfb0, C4<1>, C4<1>;
v0x5f5acebbe5d0_0 .net "in_a", 0 0, L_0x5f5acedebfb0;  alias, 1 drivers
v0x5f5acebbe690_0 .net "in_b", 0 0, L_0x5f5acedebfb0;  alias, 1 drivers
v0x5f5acebbe7e0_0 .net "out", 0 0, L_0x5f5acedec1c0;  alias, 1 drivers
S_0x5f5acebbe8e0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acebbe0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebbf000_0 .net "in_a", 0 0, L_0x5f5acedec1c0;  alias, 1 drivers
v0x5f5acebbf0a0_0 .net "out", 0 0, L_0x5f5acedec270;  alias, 1 drivers
S_0x5f5acebbeab0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebbe8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedec270 .functor NAND 1, L_0x5f5acedec1c0, L_0x5f5acedec1c0, C4<1>, C4<1>;
v0x5f5acebbed20_0 .net "in_a", 0 0, L_0x5f5acedec1c0;  alias, 1 drivers
v0x5f5acebbee10_0 .net "in_b", 0 0, L_0x5f5acedec1c0;  alias, 1 drivers
v0x5f5acebbef00_0 .net "out", 0 0, L_0x5f5acedec270;  alias, 1 drivers
S_0x5f5acebbf5a0 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5acebbdf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebc05d0_0 .net "in_a", 0 0, L_0x5f5acedec110;  alias, 1 drivers
v0x5f5acebc0670_0 .net "in_b", 0 0, L_0x5f5acedec110;  alias, 1 drivers
v0x5f5acebc0730_0 .net "out", 0 0, L_0x5f5acedec590;  alias, 1 drivers
v0x5f5acebc0850_0 .net "temp_out", 0 0, L_0x5f5acedec4e0;  1 drivers
S_0x5f5acebbf780 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acebbf5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedec4e0 .functor NAND 1, L_0x5f5acedec110, L_0x5f5acedec110, C4<1>, C4<1>;
v0x5f5acebbf9f0_0 .net "in_a", 0 0, L_0x5f5acedec110;  alias, 1 drivers
v0x5f5acebbfab0_0 .net "in_b", 0 0, L_0x5f5acedec110;  alias, 1 drivers
v0x5f5acebbfc00_0 .net "out", 0 0, L_0x5f5acedec4e0;  alias, 1 drivers
S_0x5f5acebbfd00 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acebbf5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebc0420_0 .net "in_a", 0 0, L_0x5f5acedec4e0;  alias, 1 drivers
v0x5f5acebc04c0_0 .net "out", 0 0, L_0x5f5acedec590;  alias, 1 drivers
S_0x5f5acebbfed0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebbfd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedec590 .functor NAND 1, L_0x5f5acedec4e0, L_0x5f5acedec4e0, C4<1>, C4<1>;
v0x5f5acebc0140_0 .net "in_a", 0 0, L_0x5f5acedec4e0;  alias, 1 drivers
v0x5f5acebc0230_0 .net "in_b", 0 0, L_0x5f5acedec4e0;  alias, 1 drivers
v0x5f5acebc0320_0 .net "out", 0 0, L_0x5f5acedec590;  alias, 1 drivers
S_0x5f5acebc09c0 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5acebbdf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebc1a00_0 .net "in_a", 0 0, L_0x5f5acedec320;  alias, 1 drivers
v0x5f5acebc1ad0_0 .net "in_b", 0 0, L_0x5f5acedec640;  alias, 1 drivers
v0x5f5acebc1ba0_0 .net "out", 0 0, L_0x5f5acedec8b0;  alias, 1 drivers
v0x5f5acebc1cc0_0 .net "temp_out", 0 0, L_0x5f5acedec800;  1 drivers
S_0x5f5acebc0ba0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acebc09c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedec800 .functor NAND 1, L_0x5f5acedec320, L_0x5f5acedec640, C4<1>, C4<1>;
v0x5f5acebc0df0_0 .net "in_a", 0 0, L_0x5f5acedec320;  alias, 1 drivers
v0x5f5acebc0ed0_0 .net "in_b", 0 0, L_0x5f5acedec640;  alias, 1 drivers
v0x5f5acebc0f90_0 .net "out", 0 0, L_0x5f5acedec800;  alias, 1 drivers
S_0x5f5acebc10e0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acebc09c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebc1850_0 .net "in_a", 0 0, L_0x5f5acedec800;  alias, 1 drivers
v0x5f5acebc18f0_0 .net "out", 0 0, L_0x5f5acedec8b0;  alias, 1 drivers
S_0x5f5acebc1300 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebc10e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedec8b0 .functor NAND 1, L_0x5f5acedec800, L_0x5f5acedec800, C4<1>, C4<1>;
v0x5f5acebc1570_0 .net "in_a", 0 0, L_0x5f5acedec800;  alias, 1 drivers
v0x5f5acebc1660_0 .net "in_b", 0 0, L_0x5f5acedec800;  alias, 1 drivers
v0x5f5acebc1750_0 .net "out", 0 0, L_0x5f5acedec8b0;  alias, 1 drivers
S_0x5f5acebc1e10 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5acebbdf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebc2540_0 .net "in_a", 0 0, L_0x5f5acedec270;  alias, 1 drivers
v0x5f5acebc25e0_0 .net "out", 0 0, L_0x5f5acedec320;  alias, 1 drivers
S_0x5f5acebc1fe0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebc1e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedec320 .functor NAND 1, L_0x5f5acedec270, L_0x5f5acedec270, C4<1>, C4<1>;
v0x5f5acebc2250_0 .net "in_a", 0 0, L_0x5f5acedec270;  alias, 1 drivers
v0x5f5acebc2310_0 .net "in_b", 0 0, L_0x5f5acedec270;  alias, 1 drivers
v0x5f5acebc2460_0 .net "out", 0 0, L_0x5f5acedec320;  alias, 1 drivers
S_0x5f5acebc26e0 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5acebbdf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebc2eb0_0 .net "in_a", 0 0, L_0x5f5acedec590;  alias, 1 drivers
v0x5f5acebc2f50_0 .net "out", 0 0, L_0x5f5acedec640;  alias, 1 drivers
S_0x5f5acebc2950 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebc26e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedec640 .functor NAND 1, L_0x5f5acedec590, L_0x5f5acedec590, C4<1>, C4<1>;
v0x5f5acebc2bc0_0 .net "in_a", 0 0, L_0x5f5acedec590;  alias, 1 drivers
v0x5f5acebc2c80_0 .net "in_b", 0 0, L_0x5f5acedec590;  alias, 1 drivers
v0x5f5acebc2dd0_0 .net "out", 0 0, L_0x5f5acedec640;  alias, 1 drivers
S_0x5f5acebc3050 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5acebbdf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebc37f0_0 .net "in_a", 0 0, L_0x5f5acedec8b0;  alias, 1 drivers
v0x5f5acebc3890_0 .net "out", 0 0, L_0x5f5acedec960;  alias, 1 drivers
S_0x5f5acebc3270 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebc3050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedec960 .functor NAND 1, L_0x5f5acedec8b0, L_0x5f5acedec8b0, C4<1>, C4<1>;
v0x5f5acebc34e0_0 .net "in_a", 0 0, L_0x5f5acedec8b0;  alias, 1 drivers
v0x5f5acebc35a0_0 .net "in_b", 0 0, L_0x5f5acedec8b0;  alias, 1 drivers
v0x5f5acebc36f0_0 .net "out", 0 0, L_0x5f5acedec960;  alias, 1 drivers
S_0x5f5acebc4830 .scope module, "mux_gate1" "Mux" 4 8, 5 3 0, S_0x5f5acebba940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acebcdc10_0 .net "in_a", 0 0, L_0x5f5aceded950;  1 drivers
v0x5f5acebcdcb0_0 .net "in_b", 0 0, L_0x5f5aceded9f0;  1 drivers
v0x5f5acebcddc0_0 .net "out", 0 0, L_0x5f5aceded790;  1 drivers
v0x5f5acebcde60_0 .net "sel", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acebcdf00_0 .net "sel_out", 0 0, L_0x5f5acedecc80;  1 drivers
v0x5f5acebce080_0 .net "temp_a_out", 0 0, L_0x5f5acedecde0;  1 drivers
v0x5f5acebce230_0 .net "temp_b_out", 0 0, L_0x5f5acedecf40;  1 drivers
S_0x5f5acebc4a50 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5acebc4830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebc5a90_0 .net "in_a", 0 0, L_0x5f5aceded950;  alias, 1 drivers
v0x5f5acebc5b60_0 .net "in_b", 0 0, L_0x5f5acedecc80;  alias, 1 drivers
v0x5f5acebc5c30_0 .net "out", 0 0, L_0x5f5acedecde0;  alias, 1 drivers
v0x5f5acebc5d50_0 .net "temp_out", 0 0, L_0x5f5acedecd30;  1 drivers
S_0x5f5acebc4ca0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acebc4a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedecd30 .functor NAND 1, L_0x5f5aceded950, L_0x5f5acedecc80, C4<1>, C4<1>;
v0x5f5acebc4f10_0 .net "in_a", 0 0, L_0x5f5aceded950;  alias, 1 drivers
v0x5f5acebc4ff0_0 .net "in_b", 0 0, L_0x5f5acedecc80;  alias, 1 drivers
v0x5f5acebc50b0_0 .net "out", 0 0, L_0x5f5acedecd30;  alias, 1 drivers
S_0x5f5acebc51d0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acebc4a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebc5910_0 .net "in_a", 0 0, L_0x5f5acedecd30;  alias, 1 drivers
v0x5f5acebc59b0_0 .net "out", 0 0, L_0x5f5acedecde0;  alias, 1 drivers
S_0x5f5acebc53f0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebc51d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedecde0 .functor NAND 1, L_0x5f5acedecd30, L_0x5f5acedecd30, C4<1>, C4<1>;
v0x5f5acebc5660_0 .net "in_a", 0 0, L_0x5f5acedecd30;  alias, 1 drivers
v0x5f5acebc5720_0 .net "in_b", 0 0, L_0x5f5acedecd30;  alias, 1 drivers
v0x5f5acebc5810_0 .net "out", 0 0, L_0x5f5acedecde0;  alias, 1 drivers
S_0x5f5acebc5e10 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5acebc4830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebc6e20_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acebc6ec0_0 .net "in_b", 0 0, L_0x5f5aceded9f0;  alias, 1 drivers
v0x5f5acebc6fb0_0 .net "out", 0 0, L_0x5f5acedecf40;  alias, 1 drivers
v0x5f5acebc70d0_0 .net "temp_out", 0 0, L_0x5f5acedece90;  1 drivers
S_0x5f5acebc5ff0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acebc5e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedece90 .functor NAND 1, L_0x5f5acedfaa50, L_0x5f5aceded9f0, C4<1>, C4<1>;
v0x5f5acebc6260_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acebc6320_0 .net "in_b", 0 0, L_0x5f5aceded9f0;  alias, 1 drivers
v0x5f5acebc63e0_0 .net "out", 0 0, L_0x5f5acedece90;  alias, 1 drivers
S_0x5f5acebc6500 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acebc5e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebc6c70_0 .net "in_a", 0 0, L_0x5f5acedece90;  alias, 1 drivers
v0x5f5acebc6d10_0 .net "out", 0 0, L_0x5f5acedecf40;  alias, 1 drivers
S_0x5f5acebc6720 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebc6500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedecf40 .functor NAND 1, L_0x5f5acedece90, L_0x5f5acedece90, C4<1>, C4<1>;
v0x5f5acebc6990_0 .net "in_a", 0 0, L_0x5f5acedece90;  alias, 1 drivers
v0x5f5acebc6a80_0 .net "in_b", 0 0, L_0x5f5acedece90;  alias, 1 drivers
v0x5f5acebc6b70_0 .net "out", 0 0, L_0x5f5acedecf40;  alias, 1 drivers
S_0x5f5acebc7190 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5acebc4830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebc79a0_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acebc7a40_0 .net "out", 0 0, L_0x5f5acedecc80;  alias, 1 drivers
S_0x5f5acebc7360 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebc7190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedecc80 .functor NAND 1, L_0x5f5acedfaa50, L_0x5f5acedfaa50, C4<1>, C4<1>;
v0x5f5acebc75b0_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acebc7780_0 .net "in_b", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acebc7840_0 .net "out", 0 0, L_0x5f5acedecc80;  alias, 1 drivers
S_0x5f5acebc7b40 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5acebc4830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebcd560_0 .net "branch1_out", 0 0, L_0x5f5aceded150;  1 drivers
v0x5f5acebcd690_0 .net "branch2_out", 0 0, L_0x5f5aceded470;  1 drivers
v0x5f5acebcd7e0_0 .net "in_a", 0 0, L_0x5f5acedecde0;  alias, 1 drivers
v0x5f5acebcd8b0_0 .net "in_b", 0 0, L_0x5f5acedecf40;  alias, 1 drivers
v0x5f5acebcd950_0 .net "out", 0 0, L_0x5f5aceded790;  alias, 1 drivers
v0x5f5acebcd9f0_0 .net "temp1_out", 0 0, L_0x5f5aceded0a0;  1 drivers
v0x5f5acebcda90_0 .net "temp2_out", 0 0, L_0x5f5aceded3c0;  1 drivers
v0x5f5acebcdb30_0 .net "temp3_out", 0 0, L_0x5f5aceded6e0;  1 drivers
S_0x5f5acebc7d70 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5acebc7b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebc8da0_0 .net "in_a", 0 0, L_0x5f5acedecde0;  alias, 1 drivers
v0x5f5acebc8e40_0 .net "in_b", 0 0, L_0x5f5acedecde0;  alias, 1 drivers
v0x5f5acebc8f00_0 .net "out", 0 0, L_0x5f5aceded0a0;  alias, 1 drivers
v0x5f5acebc9020_0 .net "temp_out", 0 0, L_0x5f5acedecff0;  1 drivers
S_0x5f5acebc7fe0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acebc7d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedecff0 .functor NAND 1, L_0x5f5acedecde0, L_0x5f5acedecde0, C4<1>, C4<1>;
v0x5f5acebc8250_0 .net "in_a", 0 0, L_0x5f5acedecde0;  alias, 1 drivers
v0x5f5acebc8310_0 .net "in_b", 0 0, L_0x5f5acedecde0;  alias, 1 drivers
v0x5f5acebc83d0_0 .net "out", 0 0, L_0x5f5acedecff0;  alias, 1 drivers
S_0x5f5acebc84d0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acebc7d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebc8bf0_0 .net "in_a", 0 0, L_0x5f5acedecff0;  alias, 1 drivers
v0x5f5acebc8c90_0 .net "out", 0 0, L_0x5f5aceded0a0;  alias, 1 drivers
S_0x5f5acebc86a0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebc84d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceded0a0 .functor NAND 1, L_0x5f5acedecff0, L_0x5f5acedecff0, C4<1>, C4<1>;
v0x5f5acebc8910_0 .net "in_a", 0 0, L_0x5f5acedecff0;  alias, 1 drivers
v0x5f5acebc8a00_0 .net "in_b", 0 0, L_0x5f5acedecff0;  alias, 1 drivers
v0x5f5acebc8af0_0 .net "out", 0 0, L_0x5f5aceded0a0;  alias, 1 drivers
S_0x5f5acebc9190 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5acebc7b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebca1c0_0 .net "in_a", 0 0, L_0x5f5acedecf40;  alias, 1 drivers
v0x5f5acebca260_0 .net "in_b", 0 0, L_0x5f5acedecf40;  alias, 1 drivers
v0x5f5acebca320_0 .net "out", 0 0, L_0x5f5aceded3c0;  alias, 1 drivers
v0x5f5acebca440_0 .net "temp_out", 0 0, L_0x5f5aceded310;  1 drivers
S_0x5f5acebc9370 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acebc9190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceded310 .functor NAND 1, L_0x5f5acedecf40, L_0x5f5acedecf40, C4<1>, C4<1>;
v0x5f5acebc95e0_0 .net "in_a", 0 0, L_0x5f5acedecf40;  alias, 1 drivers
v0x5f5acebc96a0_0 .net "in_b", 0 0, L_0x5f5acedecf40;  alias, 1 drivers
v0x5f5acebc97f0_0 .net "out", 0 0, L_0x5f5aceded310;  alias, 1 drivers
S_0x5f5acebc98f0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acebc9190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebca010_0 .net "in_a", 0 0, L_0x5f5aceded310;  alias, 1 drivers
v0x5f5acebca0b0_0 .net "out", 0 0, L_0x5f5aceded3c0;  alias, 1 drivers
S_0x5f5acebc9ac0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebc98f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceded3c0 .functor NAND 1, L_0x5f5aceded310, L_0x5f5aceded310, C4<1>, C4<1>;
v0x5f5acebc9d30_0 .net "in_a", 0 0, L_0x5f5aceded310;  alias, 1 drivers
v0x5f5acebc9e20_0 .net "in_b", 0 0, L_0x5f5aceded310;  alias, 1 drivers
v0x5f5acebc9f10_0 .net "out", 0 0, L_0x5f5aceded3c0;  alias, 1 drivers
S_0x5f5acebca5b0 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5acebc7b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebcb5f0_0 .net "in_a", 0 0, L_0x5f5aceded150;  alias, 1 drivers
v0x5f5acebcb6c0_0 .net "in_b", 0 0, L_0x5f5aceded470;  alias, 1 drivers
v0x5f5acebcb790_0 .net "out", 0 0, L_0x5f5aceded6e0;  alias, 1 drivers
v0x5f5acebcb8b0_0 .net "temp_out", 0 0, L_0x5f5aceded630;  1 drivers
S_0x5f5acebca790 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acebca5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceded630 .functor NAND 1, L_0x5f5aceded150, L_0x5f5aceded470, C4<1>, C4<1>;
v0x5f5acebca9e0_0 .net "in_a", 0 0, L_0x5f5aceded150;  alias, 1 drivers
v0x5f5acebcaac0_0 .net "in_b", 0 0, L_0x5f5aceded470;  alias, 1 drivers
v0x5f5acebcab80_0 .net "out", 0 0, L_0x5f5aceded630;  alias, 1 drivers
S_0x5f5acebcacd0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acebca5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebcb440_0 .net "in_a", 0 0, L_0x5f5aceded630;  alias, 1 drivers
v0x5f5acebcb4e0_0 .net "out", 0 0, L_0x5f5aceded6e0;  alias, 1 drivers
S_0x5f5acebcaef0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebcacd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceded6e0 .functor NAND 1, L_0x5f5aceded630, L_0x5f5aceded630, C4<1>, C4<1>;
v0x5f5acebcb160_0 .net "in_a", 0 0, L_0x5f5aceded630;  alias, 1 drivers
v0x5f5acebcb250_0 .net "in_b", 0 0, L_0x5f5aceded630;  alias, 1 drivers
v0x5f5acebcb340_0 .net "out", 0 0, L_0x5f5aceded6e0;  alias, 1 drivers
S_0x5f5acebcba00 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5acebc7b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebcc130_0 .net "in_a", 0 0, L_0x5f5aceded0a0;  alias, 1 drivers
v0x5f5acebcc1d0_0 .net "out", 0 0, L_0x5f5aceded150;  alias, 1 drivers
S_0x5f5acebcbbd0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebcba00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceded150 .functor NAND 1, L_0x5f5aceded0a0, L_0x5f5aceded0a0, C4<1>, C4<1>;
v0x5f5acebcbe40_0 .net "in_a", 0 0, L_0x5f5aceded0a0;  alias, 1 drivers
v0x5f5acebcbf00_0 .net "in_b", 0 0, L_0x5f5aceded0a0;  alias, 1 drivers
v0x5f5acebcc050_0 .net "out", 0 0, L_0x5f5aceded150;  alias, 1 drivers
S_0x5f5acebcc2d0 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5acebc7b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebccaa0_0 .net "in_a", 0 0, L_0x5f5aceded3c0;  alias, 1 drivers
v0x5f5acebccb40_0 .net "out", 0 0, L_0x5f5aceded470;  alias, 1 drivers
S_0x5f5acebcc540 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebcc2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceded470 .functor NAND 1, L_0x5f5aceded3c0, L_0x5f5aceded3c0, C4<1>, C4<1>;
v0x5f5acebcc7b0_0 .net "in_a", 0 0, L_0x5f5aceded3c0;  alias, 1 drivers
v0x5f5acebcc870_0 .net "in_b", 0 0, L_0x5f5aceded3c0;  alias, 1 drivers
v0x5f5acebcc9c0_0 .net "out", 0 0, L_0x5f5aceded470;  alias, 1 drivers
S_0x5f5acebccc40 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5acebc7b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebcd3e0_0 .net "in_a", 0 0, L_0x5f5aceded6e0;  alias, 1 drivers
v0x5f5acebcd480_0 .net "out", 0 0, L_0x5f5aceded790;  alias, 1 drivers
S_0x5f5acebcce60 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebccc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aceded790 .functor NAND 1, L_0x5f5aceded6e0, L_0x5f5aceded6e0, C4<1>, C4<1>;
v0x5f5acebcd0d0_0 .net "in_a", 0 0, L_0x5f5aceded6e0;  alias, 1 drivers
v0x5f5acebcd190_0 .net "in_b", 0 0, L_0x5f5aceded6e0;  alias, 1 drivers
v0x5f5acebcd2e0_0 .net "out", 0 0, L_0x5f5aceded790;  alias, 1 drivers
S_0x5f5acebce420 .scope module, "mux_gate10" "Mux" 4 17, 5 3 0, S_0x5f5acebba940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acebd7790_0 .net "in_a", 0 0, L_0x5f5acedf40e0;  1 drivers
v0x5f5acebd7830_0 .net "in_b", 0 0, L_0x5f5acedf63e0;  1 drivers
v0x5f5acebd7940_0 .net "out", 0 0, L_0x5f5acedf6260;  1 drivers
v0x5f5acebd79e0_0 .net "sel", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acebd7a80_0 .net "sel_out", 0 0, L_0x5f5acedf5040;  1 drivers
v0x5f5acebd7c00_0 .net "temp_a_out", 0 0, L_0x5f5acec1f000;  1 drivers
v0x5f5acebd7ca0_0 .net "temp_b_out", 0 0, L_0x5f5acec1f160;  1 drivers
S_0x5f5acebce620 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5acebce420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebcf690_0 .net "in_a", 0 0, L_0x5f5acedf40e0;  alias, 1 drivers
v0x5f5acebcf760_0 .net "in_b", 0 0, L_0x5f5acedf5040;  alias, 1 drivers
v0x5f5acebcf830_0 .net "out", 0 0, L_0x5f5acec1f000;  alias, 1 drivers
v0x5f5acebcf950_0 .net "temp_out", 0 0, L_0x5f5acedf2420;  1 drivers
S_0x5f5acebce870 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acebce620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf2420 .functor NAND 1, L_0x5f5acedf40e0, L_0x5f5acedf5040, C4<1>, C4<1>;
v0x5f5acebceae0_0 .net "in_a", 0 0, L_0x5f5acedf40e0;  alias, 1 drivers
v0x5f5acebcebc0_0 .net "in_b", 0 0, L_0x5f5acedf5040;  alias, 1 drivers
v0x5f5acebcec80_0 .net "out", 0 0, L_0x5f5acedf2420;  alias, 1 drivers
S_0x5f5acebceda0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acebce620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebcf4e0_0 .net "in_a", 0 0, L_0x5f5acedf2420;  alias, 1 drivers
v0x5f5acebcf580_0 .net "out", 0 0, L_0x5f5acec1f000;  alias, 1 drivers
S_0x5f5acebcefc0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebceda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acec1f000 .functor NAND 1, L_0x5f5acedf2420, L_0x5f5acedf2420, C4<1>, C4<1>;
v0x5f5acebcf230_0 .net "in_a", 0 0, L_0x5f5acedf2420;  alias, 1 drivers
v0x5f5acebcf2f0_0 .net "in_b", 0 0, L_0x5f5acedf2420;  alias, 1 drivers
v0x5f5acebcf3e0_0 .net "out", 0 0, L_0x5f5acec1f000;  alias, 1 drivers
S_0x5f5acebcfa10 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5acebce420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebd0a20_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acebd0ac0_0 .net "in_b", 0 0, L_0x5f5acedf63e0;  alias, 1 drivers
v0x5f5acebd0bb0_0 .net "out", 0 0, L_0x5f5acec1f160;  alias, 1 drivers
v0x5f5acebd0cd0_0 .net "temp_out", 0 0, L_0x5f5acec1f0b0;  1 drivers
S_0x5f5acebcfbf0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acebcfa10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acec1f0b0 .functor NAND 1, L_0x5f5acedfaa50, L_0x5f5acedf63e0, C4<1>, C4<1>;
v0x5f5acebcfe60_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acebcff20_0 .net "in_b", 0 0, L_0x5f5acedf63e0;  alias, 1 drivers
v0x5f5acebcffe0_0 .net "out", 0 0, L_0x5f5acec1f0b0;  alias, 1 drivers
S_0x5f5acebd0100 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acebcfa10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebd0870_0 .net "in_a", 0 0, L_0x5f5acec1f0b0;  alias, 1 drivers
v0x5f5acebd0910_0 .net "out", 0 0, L_0x5f5acec1f160;  alias, 1 drivers
S_0x5f5acebd0320 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebd0100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acec1f160 .functor NAND 1, L_0x5f5acec1f0b0, L_0x5f5acec1f0b0, C4<1>, C4<1>;
v0x5f5acebd0590_0 .net "in_a", 0 0, L_0x5f5acec1f0b0;  alias, 1 drivers
v0x5f5acebd0680_0 .net "in_b", 0 0, L_0x5f5acec1f0b0;  alias, 1 drivers
v0x5f5acebd0770_0 .net "out", 0 0, L_0x5f5acec1f160;  alias, 1 drivers
S_0x5f5acebd0d90 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5acebce420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebd1490_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acebd1530_0 .net "out", 0 0, L_0x5f5acedf5040;  alias, 1 drivers
S_0x5f5acebd0f60 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebd0d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf5040 .functor NAND 1, L_0x5f5acedfaa50, L_0x5f5acedfaa50, C4<1>, C4<1>;
v0x5f5acebd11b0_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acebd1270_0 .net "in_b", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acebd1330_0 .net "out", 0 0, L_0x5f5acedf5040;  alias, 1 drivers
S_0x5f5acebd1630 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5acebce420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebd70e0_0 .net "branch1_out", 0 0, L_0x5f5acec1f370;  1 drivers
v0x5f5acebd7210_0 .net "branch2_out", 0 0, L_0x5f5acec1f690;  1 drivers
v0x5f5acebd7360_0 .net "in_a", 0 0, L_0x5f5acec1f000;  alias, 1 drivers
v0x5f5acebd7430_0 .net "in_b", 0 0, L_0x5f5acec1f160;  alias, 1 drivers
v0x5f5acebd74d0_0 .net "out", 0 0, L_0x5f5acedf6260;  alias, 1 drivers
v0x5f5acebd7570_0 .net "temp1_out", 0 0, L_0x5f5acec1f2c0;  1 drivers
v0x5f5acebd7610_0 .net "temp2_out", 0 0, L_0x5f5acec1f5e0;  1 drivers
v0x5f5acebd76b0_0 .net "temp3_out", 0 0, L_0x5f5acedf61f0;  1 drivers
S_0x5f5acebd1860 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5acebd1630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebd2920_0 .net "in_a", 0 0, L_0x5f5acec1f000;  alias, 1 drivers
v0x5f5acebd29c0_0 .net "in_b", 0 0, L_0x5f5acec1f000;  alias, 1 drivers
v0x5f5acebd2a80_0 .net "out", 0 0, L_0x5f5acec1f2c0;  alias, 1 drivers
v0x5f5acebd2ba0_0 .net "temp_out", 0 0, L_0x5f5acec1f210;  1 drivers
S_0x5f5acebd1ad0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acebd1860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acec1f210 .functor NAND 1, L_0x5f5acec1f000, L_0x5f5acec1f000, C4<1>, C4<1>;
v0x5f5acebd1d40_0 .net "in_a", 0 0, L_0x5f5acec1f000;  alias, 1 drivers
v0x5f5acebd1e00_0 .net "in_b", 0 0, L_0x5f5acec1f000;  alias, 1 drivers
v0x5f5acebd1f50_0 .net "out", 0 0, L_0x5f5acec1f210;  alias, 1 drivers
S_0x5f5acebd2050 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acebd1860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebd2770_0 .net "in_a", 0 0, L_0x5f5acec1f210;  alias, 1 drivers
v0x5f5acebd2810_0 .net "out", 0 0, L_0x5f5acec1f2c0;  alias, 1 drivers
S_0x5f5acebd2220 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebd2050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acec1f2c0 .functor NAND 1, L_0x5f5acec1f210, L_0x5f5acec1f210, C4<1>, C4<1>;
v0x5f5acebd2490_0 .net "in_a", 0 0, L_0x5f5acec1f210;  alias, 1 drivers
v0x5f5acebd2580_0 .net "in_b", 0 0, L_0x5f5acec1f210;  alias, 1 drivers
v0x5f5acebd2670_0 .net "out", 0 0, L_0x5f5acec1f2c0;  alias, 1 drivers
S_0x5f5acebd2d10 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5acebd1630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebd3d40_0 .net "in_a", 0 0, L_0x5f5acec1f160;  alias, 1 drivers
v0x5f5acebd3de0_0 .net "in_b", 0 0, L_0x5f5acec1f160;  alias, 1 drivers
v0x5f5acebd3ea0_0 .net "out", 0 0, L_0x5f5acec1f5e0;  alias, 1 drivers
v0x5f5acebd3fc0_0 .net "temp_out", 0 0, L_0x5f5acec1f530;  1 drivers
S_0x5f5acebd2ef0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acebd2d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acec1f530 .functor NAND 1, L_0x5f5acec1f160, L_0x5f5acec1f160, C4<1>, C4<1>;
v0x5f5acebd3160_0 .net "in_a", 0 0, L_0x5f5acec1f160;  alias, 1 drivers
v0x5f5acebd3220_0 .net "in_b", 0 0, L_0x5f5acec1f160;  alias, 1 drivers
v0x5f5acebd3370_0 .net "out", 0 0, L_0x5f5acec1f530;  alias, 1 drivers
S_0x5f5acebd3470 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acebd2d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebd3b90_0 .net "in_a", 0 0, L_0x5f5acec1f530;  alias, 1 drivers
v0x5f5acebd3c30_0 .net "out", 0 0, L_0x5f5acec1f5e0;  alias, 1 drivers
S_0x5f5acebd3640 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebd3470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acec1f5e0 .functor NAND 1, L_0x5f5acec1f530, L_0x5f5acec1f530, C4<1>, C4<1>;
v0x5f5acebd38b0_0 .net "in_a", 0 0, L_0x5f5acec1f530;  alias, 1 drivers
v0x5f5acebd39a0_0 .net "in_b", 0 0, L_0x5f5acec1f530;  alias, 1 drivers
v0x5f5acebd3a90_0 .net "out", 0 0, L_0x5f5acec1f5e0;  alias, 1 drivers
S_0x5f5acebd4130 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5acebd1630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebd5170_0 .net "in_a", 0 0, L_0x5f5acec1f370;  alias, 1 drivers
v0x5f5acebd5240_0 .net "in_b", 0 0, L_0x5f5acec1f690;  alias, 1 drivers
v0x5f5acebd5310_0 .net "out", 0 0, L_0x5f5acedf61f0;  alias, 1 drivers
v0x5f5acebd5430_0 .net "temp_out", 0 0, L_0x5f5acec1f720;  1 drivers
S_0x5f5acebd4310 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acebd4130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acec1f720 .functor NAND 1, L_0x5f5acec1f370, L_0x5f5acec1f690, C4<1>, C4<1>;
v0x5f5acebd4560_0 .net "in_a", 0 0, L_0x5f5acec1f370;  alias, 1 drivers
v0x5f5acebd4640_0 .net "in_b", 0 0, L_0x5f5acec1f690;  alias, 1 drivers
v0x5f5acebd4700_0 .net "out", 0 0, L_0x5f5acec1f720;  alias, 1 drivers
S_0x5f5acebd4850 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acebd4130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebd4fc0_0 .net "in_a", 0 0, L_0x5f5acec1f720;  alias, 1 drivers
v0x5f5acebd5060_0 .net "out", 0 0, L_0x5f5acedf61f0;  alias, 1 drivers
S_0x5f5acebd4a70 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebd4850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf61f0 .functor NAND 1, L_0x5f5acec1f720, L_0x5f5acec1f720, C4<1>, C4<1>;
v0x5f5acebd4ce0_0 .net "in_a", 0 0, L_0x5f5acec1f720;  alias, 1 drivers
v0x5f5acebd4dd0_0 .net "in_b", 0 0, L_0x5f5acec1f720;  alias, 1 drivers
v0x5f5acebd4ec0_0 .net "out", 0 0, L_0x5f5acedf61f0;  alias, 1 drivers
S_0x5f5acebd5580 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5acebd1630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebd5cb0_0 .net "in_a", 0 0, L_0x5f5acec1f2c0;  alias, 1 drivers
v0x5f5acebd5d50_0 .net "out", 0 0, L_0x5f5acec1f370;  alias, 1 drivers
S_0x5f5acebd5750 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebd5580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acec1f370 .functor NAND 1, L_0x5f5acec1f2c0, L_0x5f5acec1f2c0, C4<1>, C4<1>;
v0x5f5acebd59c0_0 .net "in_a", 0 0, L_0x5f5acec1f2c0;  alias, 1 drivers
v0x5f5acebd5a80_0 .net "in_b", 0 0, L_0x5f5acec1f2c0;  alias, 1 drivers
v0x5f5acebd5bd0_0 .net "out", 0 0, L_0x5f5acec1f370;  alias, 1 drivers
S_0x5f5acebd5e50 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5acebd1630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebd6620_0 .net "in_a", 0 0, L_0x5f5acec1f5e0;  alias, 1 drivers
v0x5f5acebd66c0_0 .net "out", 0 0, L_0x5f5acec1f690;  alias, 1 drivers
S_0x5f5acebd60c0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebd5e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acec1f690 .functor NAND 1, L_0x5f5acec1f5e0, L_0x5f5acec1f5e0, C4<1>, C4<1>;
v0x5f5acebd6330_0 .net "in_a", 0 0, L_0x5f5acec1f5e0;  alias, 1 drivers
v0x5f5acebd63f0_0 .net "in_b", 0 0, L_0x5f5acec1f5e0;  alias, 1 drivers
v0x5f5acebd6540_0 .net "out", 0 0, L_0x5f5acec1f690;  alias, 1 drivers
S_0x5f5acebd67c0 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5acebd1630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebd6f60_0 .net "in_a", 0 0, L_0x5f5acedf61f0;  alias, 1 drivers
v0x5f5acebd7000_0 .net "out", 0 0, L_0x5f5acedf6260;  alias, 1 drivers
S_0x5f5acebd69e0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebd67c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf6260 .functor NAND 1, L_0x5f5acedf61f0, L_0x5f5acedf61f0, C4<1>, C4<1>;
v0x5f5acebd6c50_0 .net "in_a", 0 0, L_0x5f5acedf61f0;  alias, 1 drivers
v0x5f5acebd6d10_0 .net "in_b", 0 0, L_0x5f5acedf61f0;  alias, 1 drivers
v0x5f5acebd6e60_0 .net "out", 0 0, L_0x5f5acedf6260;  alias, 1 drivers
S_0x5f5acebd7e90 .scope module, "mux_gate11" "Mux" 4 18, 5 3 0, S_0x5f5acebba940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acebe11f0_0 .net "in_a", 0 0, L_0x5f5acedf6e90;  1 drivers
v0x5f5acebe1290_0 .net "in_b", 0 0, L_0x5f5acedf6f30;  1 drivers
v0x5f5acebe13a0_0 .net "out", 0 0, L_0x5f5acedf6d10;  1 drivers
v0x5f5acebe1440_0 .net "sel", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acebe14e0_0 .net "sel_out", 0 0, L_0x5f5acedf6540;  1 drivers
v0x5f5acebe1660_0 .net "temp_a_out", 0 0, L_0x5f5acedf6620;  1 drivers
v0x5f5acebe1810_0 .net "temp_b_out", 0 0, L_0x5f5acedf6700;  1 drivers
S_0x5f5acebd8090 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5acebd7e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebd90f0_0 .net "in_a", 0 0, L_0x5f5acedf6e90;  alias, 1 drivers
v0x5f5acebd91c0_0 .net "in_b", 0 0, L_0x5f5acedf6540;  alias, 1 drivers
v0x5f5acebd9290_0 .net "out", 0 0, L_0x5f5acedf6620;  alias, 1 drivers
v0x5f5acebd93b0_0 .net "temp_out", 0 0, L_0x5f5acedf65b0;  1 drivers
S_0x5f5acebd8300 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acebd8090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf65b0 .functor NAND 1, L_0x5f5acedf6e90, L_0x5f5acedf6540, C4<1>, C4<1>;
v0x5f5acebd8570_0 .net "in_a", 0 0, L_0x5f5acedf6e90;  alias, 1 drivers
v0x5f5acebd8650_0 .net "in_b", 0 0, L_0x5f5acedf6540;  alias, 1 drivers
v0x5f5acebd8710_0 .net "out", 0 0, L_0x5f5acedf65b0;  alias, 1 drivers
S_0x5f5acebd8830 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acebd8090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebd8f70_0 .net "in_a", 0 0, L_0x5f5acedf65b0;  alias, 1 drivers
v0x5f5acebd9010_0 .net "out", 0 0, L_0x5f5acedf6620;  alias, 1 drivers
S_0x5f5acebd8a50 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebd8830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf6620 .functor NAND 1, L_0x5f5acedf65b0, L_0x5f5acedf65b0, C4<1>, C4<1>;
v0x5f5acebd8cc0_0 .net "in_a", 0 0, L_0x5f5acedf65b0;  alias, 1 drivers
v0x5f5acebd8d80_0 .net "in_b", 0 0, L_0x5f5acedf65b0;  alias, 1 drivers
v0x5f5acebd8e70_0 .net "out", 0 0, L_0x5f5acedf6620;  alias, 1 drivers
S_0x5f5acebd9470 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5acebd7e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebda480_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acebda520_0 .net "in_b", 0 0, L_0x5f5acedf6f30;  alias, 1 drivers
v0x5f5acebda610_0 .net "out", 0 0, L_0x5f5acedf6700;  alias, 1 drivers
v0x5f5acebda730_0 .net "temp_out", 0 0, L_0x5f5acedf6690;  1 drivers
S_0x5f5acebd9650 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acebd9470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf6690 .functor NAND 1, L_0x5f5acedfaa50, L_0x5f5acedf6f30, C4<1>, C4<1>;
v0x5f5acebd98c0_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acebd9980_0 .net "in_b", 0 0, L_0x5f5acedf6f30;  alias, 1 drivers
v0x5f5acebd9a40_0 .net "out", 0 0, L_0x5f5acedf6690;  alias, 1 drivers
S_0x5f5acebd9b60 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acebd9470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebda2d0_0 .net "in_a", 0 0, L_0x5f5acedf6690;  alias, 1 drivers
v0x5f5acebda370_0 .net "out", 0 0, L_0x5f5acedf6700;  alias, 1 drivers
S_0x5f5acebd9d80 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebd9b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf6700 .functor NAND 1, L_0x5f5acedf6690, L_0x5f5acedf6690, C4<1>, C4<1>;
v0x5f5acebd9ff0_0 .net "in_a", 0 0, L_0x5f5acedf6690;  alias, 1 drivers
v0x5f5acebda0e0_0 .net "in_b", 0 0, L_0x5f5acedf6690;  alias, 1 drivers
v0x5f5acebda1d0_0 .net "out", 0 0, L_0x5f5acedf6700;  alias, 1 drivers
S_0x5f5acebda7f0 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5acebd7e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebdaef0_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acebdaf90_0 .net "out", 0 0, L_0x5f5acedf6540;  alias, 1 drivers
S_0x5f5acebda9c0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebda7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf6540 .functor NAND 1, L_0x5f5acedfaa50, L_0x5f5acedfaa50, C4<1>, C4<1>;
v0x5f5acebdac10_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acebdacd0_0 .net "in_b", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acebdad90_0 .net "out", 0 0, L_0x5f5acedf6540;  alias, 1 drivers
S_0x5f5acebdb090 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5acebd7e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebe0b40_0 .net "branch1_out", 0 0, L_0x5f5acedf6850;  1 drivers
v0x5f5acebe0c70_0 .net "branch2_out", 0 0, L_0x5f5acedf6ab0;  1 drivers
v0x5f5acebe0dc0_0 .net "in_a", 0 0, L_0x5f5acedf6620;  alias, 1 drivers
v0x5f5acebe0e90_0 .net "in_b", 0 0, L_0x5f5acedf6700;  alias, 1 drivers
v0x5f5acebe0f30_0 .net "out", 0 0, L_0x5f5acedf6d10;  alias, 1 drivers
v0x5f5acebe0fd0_0 .net "temp1_out", 0 0, L_0x5f5acedf67e0;  1 drivers
v0x5f5acebe1070_0 .net "temp2_out", 0 0, L_0x5f5acedf6a40;  1 drivers
v0x5f5acebe1110_0 .net "temp3_out", 0 0, L_0x5f5acedf6ca0;  1 drivers
S_0x5f5acebdb2c0 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5acebdb090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebdc380_0 .net "in_a", 0 0, L_0x5f5acedf6620;  alias, 1 drivers
v0x5f5acebdc420_0 .net "in_b", 0 0, L_0x5f5acedf6620;  alias, 1 drivers
v0x5f5acebdc4e0_0 .net "out", 0 0, L_0x5f5acedf67e0;  alias, 1 drivers
v0x5f5acebdc600_0 .net "temp_out", 0 0, L_0x5f5acedf6770;  1 drivers
S_0x5f5acebdb530 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acebdb2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf6770 .functor NAND 1, L_0x5f5acedf6620, L_0x5f5acedf6620, C4<1>, C4<1>;
v0x5f5acebdb7a0_0 .net "in_a", 0 0, L_0x5f5acedf6620;  alias, 1 drivers
v0x5f5acebdb860_0 .net "in_b", 0 0, L_0x5f5acedf6620;  alias, 1 drivers
v0x5f5acebdb9b0_0 .net "out", 0 0, L_0x5f5acedf6770;  alias, 1 drivers
S_0x5f5acebdbab0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acebdb2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebdc1d0_0 .net "in_a", 0 0, L_0x5f5acedf6770;  alias, 1 drivers
v0x5f5acebdc270_0 .net "out", 0 0, L_0x5f5acedf67e0;  alias, 1 drivers
S_0x5f5acebdbc80 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebdbab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf67e0 .functor NAND 1, L_0x5f5acedf6770, L_0x5f5acedf6770, C4<1>, C4<1>;
v0x5f5acebdbef0_0 .net "in_a", 0 0, L_0x5f5acedf6770;  alias, 1 drivers
v0x5f5acebdbfe0_0 .net "in_b", 0 0, L_0x5f5acedf6770;  alias, 1 drivers
v0x5f5acebdc0d0_0 .net "out", 0 0, L_0x5f5acedf67e0;  alias, 1 drivers
S_0x5f5acebdc770 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5acebdb090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebdd7a0_0 .net "in_a", 0 0, L_0x5f5acedf6700;  alias, 1 drivers
v0x5f5acebdd840_0 .net "in_b", 0 0, L_0x5f5acedf6700;  alias, 1 drivers
v0x5f5acebdd900_0 .net "out", 0 0, L_0x5f5acedf6a40;  alias, 1 drivers
v0x5f5acebdda20_0 .net "temp_out", 0 0, L_0x5f5acedf69d0;  1 drivers
S_0x5f5acebdc950 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acebdc770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf69d0 .functor NAND 1, L_0x5f5acedf6700, L_0x5f5acedf6700, C4<1>, C4<1>;
v0x5f5acebdcbc0_0 .net "in_a", 0 0, L_0x5f5acedf6700;  alias, 1 drivers
v0x5f5acebdcc80_0 .net "in_b", 0 0, L_0x5f5acedf6700;  alias, 1 drivers
v0x5f5acebdcdd0_0 .net "out", 0 0, L_0x5f5acedf69d0;  alias, 1 drivers
S_0x5f5acebdced0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acebdc770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebdd5f0_0 .net "in_a", 0 0, L_0x5f5acedf69d0;  alias, 1 drivers
v0x5f5acebdd690_0 .net "out", 0 0, L_0x5f5acedf6a40;  alias, 1 drivers
S_0x5f5acebdd0a0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebdced0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf6a40 .functor NAND 1, L_0x5f5acedf69d0, L_0x5f5acedf69d0, C4<1>, C4<1>;
v0x5f5acebdd310_0 .net "in_a", 0 0, L_0x5f5acedf69d0;  alias, 1 drivers
v0x5f5acebdd400_0 .net "in_b", 0 0, L_0x5f5acedf69d0;  alias, 1 drivers
v0x5f5acebdd4f0_0 .net "out", 0 0, L_0x5f5acedf6a40;  alias, 1 drivers
S_0x5f5acebddb90 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5acebdb090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebdebd0_0 .net "in_a", 0 0, L_0x5f5acedf6850;  alias, 1 drivers
v0x5f5acebdeca0_0 .net "in_b", 0 0, L_0x5f5acedf6ab0;  alias, 1 drivers
v0x5f5acebded70_0 .net "out", 0 0, L_0x5f5acedf6ca0;  alias, 1 drivers
v0x5f5acebdee90_0 .net "temp_out", 0 0, L_0x5f5acedf6c30;  1 drivers
S_0x5f5acebddd70 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acebddb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf6c30 .functor NAND 1, L_0x5f5acedf6850, L_0x5f5acedf6ab0, C4<1>, C4<1>;
v0x5f5acebddfc0_0 .net "in_a", 0 0, L_0x5f5acedf6850;  alias, 1 drivers
v0x5f5acebde0a0_0 .net "in_b", 0 0, L_0x5f5acedf6ab0;  alias, 1 drivers
v0x5f5acebde160_0 .net "out", 0 0, L_0x5f5acedf6c30;  alias, 1 drivers
S_0x5f5acebde2b0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acebddb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebdea20_0 .net "in_a", 0 0, L_0x5f5acedf6c30;  alias, 1 drivers
v0x5f5acebdeac0_0 .net "out", 0 0, L_0x5f5acedf6ca0;  alias, 1 drivers
S_0x5f5acebde4d0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebde2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf6ca0 .functor NAND 1, L_0x5f5acedf6c30, L_0x5f5acedf6c30, C4<1>, C4<1>;
v0x5f5acebde740_0 .net "in_a", 0 0, L_0x5f5acedf6c30;  alias, 1 drivers
v0x5f5acebde830_0 .net "in_b", 0 0, L_0x5f5acedf6c30;  alias, 1 drivers
v0x5f5acebde920_0 .net "out", 0 0, L_0x5f5acedf6ca0;  alias, 1 drivers
S_0x5f5acebdefe0 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5acebdb090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebdf710_0 .net "in_a", 0 0, L_0x5f5acedf67e0;  alias, 1 drivers
v0x5f5acebdf7b0_0 .net "out", 0 0, L_0x5f5acedf6850;  alias, 1 drivers
S_0x5f5acebdf1b0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebdefe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf6850 .functor NAND 1, L_0x5f5acedf67e0, L_0x5f5acedf67e0, C4<1>, C4<1>;
v0x5f5acebdf420_0 .net "in_a", 0 0, L_0x5f5acedf67e0;  alias, 1 drivers
v0x5f5acebdf4e0_0 .net "in_b", 0 0, L_0x5f5acedf67e0;  alias, 1 drivers
v0x5f5acebdf630_0 .net "out", 0 0, L_0x5f5acedf6850;  alias, 1 drivers
S_0x5f5acebdf8b0 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5acebdb090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebe0080_0 .net "in_a", 0 0, L_0x5f5acedf6a40;  alias, 1 drivers
v0x5f5acebe0120_0 .net "out", 0 0, L_0x5f5acedf6ab0;  alias, 1 drivers
S_0x5f5acebdfb20 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebdf8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf6ab0 .functor NAND 1, L_0x5f5acedf6a40, L_0x5f5acedf6a40, C4<1>, C4<1>;
v0x5f5acebdfd90_0 .net "in_a", 0 0, L_0x5f5acedf6a40;  alias, 1 drivers
v0x5f5acebdfe50_0 .net "in_b", 0 0, L_0x5f5acedf6a40;  alias, 1 drivers
v0x5f5acebdffa0_0 .net "out", 0 0, L_0x5f5acedf6ab0;  alias, 1 drivers
S_0x5f5acebe0220 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5acebdb090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebe09c0_0 .net "in_a", 0 0, L_0x5f5acedf6ca0;  alias, 1 drivers
v0x5f5acebe0a60_0 .net "out", 0 0, L_0x5f5acedf6d10;  alias, 1 drivers
S_0x5f5acebe0440 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebe0220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf6d10 .functor NAND 1, L_0x5f5acedf6ca0, L_0x5f5acedf6ca0, C4<1>, C4<1>;
v0x5f5acebe06b0_0 .net "in_a", 0 0, L_0x5f5acedf6ca0;  alias, 1 drivers
v0x5f5acebe0770_0 .net "in_b", 0 0, L_0x5f5acedf6ca0;  alias, 1 drivers
v0x5f5acebe08c0_0 .net "out", 0 0, L_0x5f5acedf6d10;  alias, 1 drivers
S_0x5f5acebe1a00 .scope module, "mux_gate12" "Mux" 4 19, 5 3 0, S_0x5f5acebba940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acebead80_0 .net "in_a", 0 0, L_0x5f5acedf79f0;  1 drivers
v0x5f5acebeae20_0 .net "in_b", 0 0, L_0x5f5acedf7a90;  1 drivers
v0x5f5acebeaf30_0 .net "out", 0 0, L_0x5f5acedf7870;  1 drivers
v0x5f5acebeafd0_0 .net "sel", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acebeb070_0 .net "sel_out", 0 0, L_0x5f5acedf70a0;  1 drivers
v0x5f5acebeb1f0_0 .net "temp_a_out", 0 0, L_0x5f5acedf7180;  1 drivers
v0x5f5acebeb3a0_0 .net "temp_b_out", 0 0, L_0x5f5acedf7260;  1 drivers
S_0x5f5acebe1c50 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5acebe1a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebe2cb0_0 .net "in_a", 0 0, L_0x5f5acedf79f0;  alias, 1 drivers
v0x5f5acebe2d50_0 .net "in_b", 0 0, L_0x5f5acedf70a0;  alias, 1 drivers
v0x5f5acebe2e20_0 .net "out", 0 0, L_0x5f5acedf7180;  alias, 1 drivers
v0x5f5acebe2f40_0 .net "temp_out", 0 0, L_0x5f5acedf7110;  1 drivers
S_0x5f5acebe1ec0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acebe1c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf7110 .functor NAND 1, L_0x5f5acedf79f0, L_0x5f5acedf70a0, C4<1>, C4<1>;
v0x5f5acebe2130_0 .net "in_a", 0 0, L_0x5f5acedf79f0;  alias, 1 drivers
v0x5f5acebe2210_0 .net "in_b", 0 0, L_0x5f5acedf70a0;  alias, 1 drivers
v0x5f5acebe22d0_0 .net "out", 0 0, L_0x5f5acedf7110;  alias, 1 drivers
S_0x5f5acebe23f0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acebe1c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebe2b30_0 .net "in_a", 0 0, L_0x5f5acedf7110;  alias, 1 drivers
v0x5f5acebe2bd0_0 .net "out", 0 0, L_0x5f5acedf7180;  alias, 1 drivers
S_0x5f5acebe2610 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebe23f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf7180 .functor NAND 1, L_0x5f5acedf7110, L_0x5f5acedf7110, C4<1>, C4<1>;
v0x5f5acebe2880_0 .net "in_a", 0 0, L_0x5f5acedf7110;  alias, 1 drivers
v0x5f5acebe2940_0 .net "in_b", 0 0, L_0x5f5acedf7110;  alias, 1 drivers
v0x5f5acebe2a30_0 .net "out", 0 0, L_0x5f5acedf7180;  alias, 1 drivers
S_0x5f5acebe3000 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5acebe1a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebe4010_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acebe40b0_0 .net "in_b", 0 0, L_0x5f5acedf7a90;  alias, 1 drivers
v0x5f5acebe41a0_0 .net "out", 0 0, L_0x5f5acedf7260;  alias, 1 drivers
v0x5f5acebe42c0_0 .net "temp_out", 0 0, L_0x5f5acedf71f0;  1 drivers
S_0x5f5acebe31e0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acebe3000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf71f0 .functor NAND 1, L_0x5f5acedfaa50, L_0x5f5acedf7a90, C4<1>, C4<1>;
v0x5f5acebe3450_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acebe3510_0 .net "in_b", 0 0, L_0x5f5acedf7a90;  alias, 1 drivers
v0x5f5acebe35d0_0 .net "out", 0 0, L_0x5f5acedf71f0;  alias, 1 drivers
S_0x5f5acebe36f0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acebe3000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebe3e60_0 .net "in_a", 0 0, L_0x5f5acedf71f0;  alias, 1 drivers
v0x5f5acebe3f00_0 .net "out", 0 0, L_0x5f5acedf7260;  alias, 1 drivers
S_0x5f5acebe3910 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebe36f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf7260 .functor NAND 1, L_0x5f5acedf71f0, L_0x5f5acedf71f0, C4<1>, C4<1>;
v0x5f5acebe3b80_0 .net "in_a", 0 0, L_0x5f5acedf71f0;  alias, 1 drivers
v0x5f5acebe3c70_0 .net "in_b", 0 0, L_0x5f5acedf71f0;  alias, 1 drivers
v0x5f5acebe3d60_0 .net "out", 0 0, L_0x5f5acedf7260;  alias, 1 drivers
S_0x5f5acebe4380 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5acebe1a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebe4a80_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acebe4b20_0 .net "out", 0 0, L_0x5f5acedf70a0;  alias, 1 drivers
S_0x5f5acebe4550 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebe4380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf70a0 .functor NAND 1, L_0x5f5acedfaa50, L_0x5f5acedfaa50, C4<1>, C4<1>;
v0x5f5acebe47a0_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acebe4860_0 .net "in_b", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acebe4920_0 .net "out", 0 0, L_0x5f5acedf70a0;  alias, 1 drivers
S_0x5f5acebe4c20 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5acebe1a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebea6d0_0 .net "branch1_out", 0 0, L_0x5f5acedf73b0;  1 drivers
v0x5f5acebea800_0 .net "branch2_out", 0 0, L_0x5f5acedf7610;  1 drivers
v0x5f5acebea950_0 .net "in_a", 0 0, L_0x5f5acedf7180;  alias, 1 drivers
v0x5f5acebeaa20_0 .net "in_b", 0 0, L_0x5f5acedf7260;  alias, 1 drivers
v0x5f5acebeaac0_0 .net "out", 0 0, L_0x5f5acedf7870;  alias, 1 drivers
v0x5f5acebeab60_0 .net "temp1_out", 0 0, L_0x5f5acedf7340;  1 drivers
v0x5f5acebeac00_0 .net "temp2_out", 0 0, L_0x5f5acedf75a0;  1 drivers
v0x5f5acebeaca0_0 .net "temp3_out", 0 0, L_0x5f5acedf7800;  1 drivers
S_0x5f5acebe4e50 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5acebe4c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebe5f10_0 .net "in_a", 0 0, L_0x5f5acedf7180;  alias, 1 drivers
v0x5f5acebe5fb0_0 .net "in_b", 0 0, L_0x5f5acedf7180;  alias, 1 drivers
v0x5f5acebe6070_0 .net "out", 0 0, L_0x5f5acedf7340;  alias, 1 drivers
v0x5f5acebe6190_0 .net "temp_out", 0 0, L_0x5f5acedf72d0;  1 drivers
S_0x5f5acebe50c0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acebe4e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf72d0 .functor NAND 1, L_0x5f5acedf7180, L_0x5f5acedf7180, C4<1>, C4<1>;
v0x5f5acebe5330_0 .net "in_a", 0 0, L_0x5f5acedf7180;  alias, 1 drivers
v0x5f5acebe53f0_0 .net "in_b", 0 0, L_0x5f5acedf7180;  alias, 1 drivers
v0x5f5acebe5540_0 .net "out", 0 0, L_0x5f5acedf72d0;  alias, 1 drivers
S_0x5f5acebe5640 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acebe4e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebe5d60_0 .net "in_a", 0 0, L_0x5f5acedf72d0;  alias, 1 drivers
v0x5f5acebe5e00_0 .net "out", 0 0, L_0x5f5acedf7340;  alias, 1 drivers
S_0x5f5acebe5810 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebe5640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf7340 .functor NAND 1, L_0x5f5acedf72d0, L_0x5f5acedf72d0, C4<1>, C4<1>;
v0x5f5acebe5a80_0 .net "in_a", 0 0, L_0x5f5acedf72d0;  alias, 1 drivers
v0x5f5acebe5b70_0 .net "in_b", 0 0, L_0x5f5acedf72d0;  alias, 1 drivers
v0x5f5acebe5c60_0 .net "out", 0 0, L_0x5f5acedf7340;  alias, 1 drivers
S_0x5f5acebe6300 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5acebe4c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebe7330_0 .net "in_a", 0 0, L_0x5f5acedf7260;  alias, 1 drivers
v0x5f5acebe73d0_0 .net "in_b", 0 0, L_0x5f5acedf7260;  alias, 1 drivers
v0x5f5acebe7490_0 .net "out", 0 0, L_0x5f5acedf75a0;  alias, 1 drivers
v0x5f5acebe75b0_0 .net "temp_out", 0 0, L_0x5f5acedf7530;  1 drivers
S_0x5f5acebe64e0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acebe6300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf7530 .functor NAND 1, L_0x5f5acedf7260, L_0x5f5acedf7260, C4<1>, C4<1>;
v0x5f5acebe6750_0 .net "in_a", 0 0, L_0x5f5acedf7260;  alias, 1 drivers
v0x5f5acebe6810_0 .net "in_b", 0 0, L_0x5f5acedf7260;  alias, 1 drivers
v0x5f5acebe6960_0 .net "out", 0 0, L_0x5f5acedf7530;  alias, 1 drivers
S_0x5f5acebe6a60 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acebe6300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebe7180_0 .net "in_a", 0 0, L_0x5f5acedf7530;  alias, 1 drivers
v0x5f5acebe7220_0 .net "out", 0 0, L_0x5f5acedf75a0;  alias, 1 drivers
S_0x5f5acebe6c30 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebe6a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf75a0 .functor NAND 1, L_0x5f5acedf7530, L_0x5f5acedf7530, C4<1>, C4<1>;
v0x5f5acebe6ea0_0 .net "in_a", 0 0, L_0x5f5acedf7530;  alias, 1 drivers
v0x5f5acebe6f90_0 .net "in_b", 0 0, L_0x5f5acedf7530;  alias, 1 drivers
v0x5f5acebe7080_0 .net "out", 0 0, L_0x5f5acedf75a0;  alias, 1 drivers
S_0x5f5acebe7720 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5acebe4c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebe8760_0 .net "in_a", 0 0, L_0x5f5acedf73b0;  alias, 1 drivers
v0x5f5acebe8830_0 .net "in_b", 0 0, L_0x5f5acedf7610;  alias, 1 drivers
v0x5f5acebe8900_0 .net "out", 0 0, L_0x5f5acedf7800;  alias, 1 drivers
v0x5f5acebe8a20_0 .net "temp_out", 0 0, L_0x5f5acedf7790;  1 drivers
S_0x5f5acebe7900 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acebe7720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf7790 .functor NAND 1, L_0x5f5acedf73b0, L_0x5f5acedf7610, C4<1>, C4<1>;
v0x5f5acebe7b50_0 .net "in_a", 0 0, L_0x5f5acedf73b0;  alias, 1 drivers
v0x5f5acebe7c30_0 .net "in_b", 0 0, L_0x5f5acedf7610;  alias, 1 drivers
v0x5f5acebe7cf0_0 .net "out", 0 0, L_0x5f5acedf7790;  alias, 1 drivers
S_0x5f5acebe7e40 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acebe7720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebe85b0_0 .net "in_a", 0 0, L_0x5f5acedf7790;  alias, 1 drivers
v0x5f5acebe8650_0 .net "out", 0 0, L_0x5f5acedf7800;  alias, 1 drivers
S_0x5f5acebe8060 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebe7e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf7800 .functor NAND 1, L_0x5f5acedf7790, L_0x5f5acedf7790, C4<1>, C4<1>;
v0x5f5acebe82d0_0 .net "in_a", 0 0, L_0x5f5acedf7790;  alias, 1 drivers
v0x5f5acebe83c0_0 .net "in_b", 0 0, L_0x5f5acedf7790;  alias, 1 drivers
v0x5f5acebe84b0_0 .net "out", 0 0, L_0x5f5acedf7800;  alias, 1 drivers
S_0x5f5acebe8b70 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5acebe4c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebe92a0_0 .net "in_a", 0 0, L_0x5f5acedf7340;  alias, 1 drivers
v0x5f5acebe9340_0 .net "out", 0 0, L_0x5f5acedf73b0;  alias, 1 drivers
S_0x5f5acebe8d40 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebe8b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf73b0 .functor NAND 1, L_0x5f5acedf7340, L_0x5f5acedf7340, C4<1>, C4<1>;
v0x5f5acebe8fb0_0 .net "in_a", 0 0, L_0x5f5acedf7340;  alias, 1 drivers
v0x5f5acebe9070_0 .net "in_b", 0 0, L_0x5f5acedf7340;  alias, 1 drivers
v0x5f5acebe91c0_0 .net "out", 0 0, L_0x5f5acedf73b0;  alias, 1 drivers
S_0x5f5acebe9440 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5acebe4c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebe9c10_0 .net "in_a", 0 0, L_0x5f5acedf75a0;  alias, 1 drivers
v0x5f5acebe9cb0_0 .net "out", 0 0, L_0x5f5acedf7610;  alias, 1 drivers
S_0x5f5acebe96b0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebe9440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf7610 .functor NAND 1, L_0x5f5acedf75a0, L_0x5f5acedf75a0, C4<1>, C4<1>;
v0x5f5acebe9920_0 .net "in_a", 0 0, L_0x5f5acedf75a0;  alias, 1 drivers
v0x5f5acebe99e0_0 .net "in_b", 0 0, L_0x5f5acedf75a0;  alias, 1 drivers
v0x5f5acebe9b30_0 .net "out", 0 0, L_0x5f5acedf7610;  alias, 1 drivers
S_0x5f5acebe9db0 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5acebe4c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebea550_0 .net "in_a", 0 0, L_0x5f5acedf7800;  alias, 1 drivers
v0x5f5acebea5f0_0 .net "out", 0 0, L_0x5f5acedf7870;  alias, 1 drivers
S_0x5f5acebe9fd0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebe9db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf7870 .functor NAND 1, L_0x5f5acedf7800, L_0x5f5acedf7800, C4<1>, C4<1>;
v0x5f5acebea240_0 .net "in_a", 0 0, L_0x5f5acedf7800;  alias, 1 drivers
v0x5f5acebea300_0 .net "in_b", 0 0, L_0x5f5acedf7800;  alias, 1 drivers
v0x5f5acebea450_0 .net "out", 0 0, L_0x5f5acedf7870;  alias, 1 drivers
S_0x5f5acebeb590 .scope module, "mux_gate13" "Mux" 4 20, 5 3 0, S_0x5f5acebba940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acebf48f0_0 .net "in_a", 0 0, L_0x5f5acedf86c0;  1 drivers
v0x5f5acebf4990_0 .net "in_b", 0 0, L_0x5f5acedf8970;  1 drivers
v0x5f5acebf4aa0_0 .net "out", 0 0, L_0x5f5acedf8500;  1 drivers
v0x5f5acebf4b40_0 .net "sel", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acebf4be0_0 .net "sel_out", 0 0, L_0x5f5acedf7c10;  1 drivers
v0x5f5acebf4d60_0 .net "temp_a_out", 0 0, L_0x5f5acedf7cf0;  1 drivers
v0x5f5acebf4f10_0 .net "temp_b_out", 0 0, L_0x5f5acedf7dd0;  1 drivers
S_0x5f5acebeb790 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5acebeb590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebec7f0_0 .net "in_a", 0 0, L_0x5f5acedf86c0;  alias, 1 drivers
v0x5f5acebec8c0_0 .net "in_b", 0 0, L_0x5f5acedf7c10;  alias, 1 drivers
v0x5f5acebec990_0 .net "out", 0 0, L_0x5f5acedf7cf0;  alias, 1 drivers
v0x5f5acebecab0_0 .net "temp_out", 0 0, L_0x5f5acedf7c80;  1 drivers
S_0x5f5acebeba00 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acebeb790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf7c80 .functor NAND 1, L_0x5f5acedf86c0, L_0x5f5acedf7c10, C4<1>, C4<1>;
v0x5f5acebebc70_0 .net "in_a", 0 0, L_0x5f5acedf86c0;  alias, 1 drivers
v0x5f5acebebd50_0 .net "in_b", 0 0, L_0x5f5acedf7c10;  alias, 1 drivers
v0x5f5acebebe10_0 .net "out", 0 0, L_0x5f5acedf7c80;  alias, 1 drivers
S_0x5f5acebebf30 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acebeb790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebec670_0 .net "in_a", 0 0, L_0x5f5acedf7c80;  alias, 1 drivers
v0x5f5acebec710_0 .net "out", 0 0, L_0x5f5acedf7cf0;  alias, 1 drivers
S_0x5f5acebec150 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebebf30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf7cf0 .functor NAND 1, L_0x5f5acedf7c80, L_0x5f5acedf7c80, C4<1>, C4<1>;
v0x5f5acebec3c0_0 .net "in_a", 0 0, L_0x5f5acedf7c80;  alias, 1 drivers
v0x5f5acebec480_0 .net "in_b", 0 0, L_0x5f5acedf7c80;  alias, 1 drivers
v0x5f5acebec570_0 .net "out", 0 0, L_0x5f5acedf7cf0;  alias, 1 drivers
S_0x5f5acebecb70 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5acebeb590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebedb80_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acebedc20_0 .net "in_b", 0 0, L_0x5f5acedf8970;  alias, 1 drivers
v0x5f5acebedd10_0 .net "out", 0 0, L_0x5f5acedf7dd0;  alias, 1 drivers
v0x5f5acebede30_0 .net "temp_out", 0 0, L_0x5f5acedf7d60;  1 drivers
S_0x5f5acebecd50 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acebecb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf7d60 .functor NAND 1, L_0x5f5acedfaa50, L_0x5f5acedf8970, C4<1>, C4<1>;
v0x5f5acebecfc0_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acebed080_0 .net "in_b", 0 0, L_0x5f5acedf8970;  alias, 1 drivers
v0x5f5acebed140_0 .net "out", 0 0, L_0x5f5acedf7d60;  alias, 1 drivers
S_0x5f5acebed260 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acebecb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebed9d0_0 .net "in_a", 0 0, L_0x5f5acedf7d60;  alias, 1 drivers
v0x5f5acebeda70_0 .net "out", 0 0, L_0x5f5acedf7dd0;  alias, 1 drivers
S_0x5f5acebed480 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebed260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf7dd0 .functor NAND 1, L_0x5f5acedf7d60, L_0x5f5acedf7d60, C4<1>, C4<1>;
v0x5f5acebed6f0_0 .net "in_a", 0 0, L_0x5f5acedf7d60;  alias, 1 drivers
v0x5f5acebed7e0_0 .net "in_b", 0 0, L_0x5f5acedf7d60;  alias, 1 drivers
v0x5f5acebed8d0_0 .net "out", 0 0, L_0x5f5acedf7dd0;  alias, 1 drivers
S_0x5f5acebedef0 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5acebeb590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebee5f0_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acebee690_0 .net "out", 0 0, L_0x5f5acedf7c10;  alias, 1 drivers
S_0x5f5acebee0c0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebedef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf7c10 .functor NAND 1, L_0x5f5acedfaa50, L_0x5f5acedfaa50, C4<1>, C4<1>;
v0x5f5acebee310_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acebee3d0_0 .net "in_b", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acebee490_0 .net "out", 0 0, L_0x5f5acedf7c10;  alias, 1 drivers
S_0x5f5acebee790 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5acebeb590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebf4240_0 .net "branch1_out", 0 0, L_0x5f5acedf7f20;  1 drivers
v0x5f5acebf4370_0 .net "branch2_out", 0 0, L_0x5f5acedf81e0;  1 drivers
v0x5f5acebf44c0_0 .net "in_a", 0 0, L_0x5f5acedf7cf0;  alias, 1 drivers
v0x5f5acebf4590_0 .net "in_b", 0 0, L_0x5f5acedf7dd0;  alias, 1 drivers
v0x5f5acebf4630_0 .net "out", 0 0, L_0x5f5acedf8500;  alias, 1 drivers
v0x5f5acebf46d0_0 .net "temp1_out", 0 0, L_0x5f5acedf7eb0;  1 drivers
v0x5f5acebf4770_0 .net "temp2_out", 0 0, L_0x5f5acedf8130;  1 drivers
v0x5f5acebf4810_0 .net "temp3_out", 0 0, L_0x5f5acedf8450;  1 drivers
S_0x5f5acebee9c0 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5acebee790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebefa80_0 .net "in_a", 0 0, L_0x5f5acedf7cf0;  alias, 1 drivers
v0x5f5acebefb20_0 .net "in_b", 0 0, L_0x5f5acedf7cf0;  alias, 1 drivers
v0x5f5acebefbe0_0 .net "out", 0 0, L_0x5f5acedf7eb0;  alias, 1 drivers
v0x5f5acebefd00_0 .net "temp_out", 0 0, L_0x5f5acedf7e40;  1 drivers
S_0x5f5acebeec30 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acebee9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf7e40 .functor NAND 1, L_0x5f5acedf7cf0, L_0x5f5acedf7cf0, C4<1>, C4<1>;
v0x5f5acebeeea0_0 .net "in_a", 0 0, L_0x5f5acedf7cf0;  alias, 1 drivers
v0x5f5acebeef60_0 .net "in_b", 0 0, L_0x5f5acedf7cf0;  alias, 1 drivers
v0x5f5acebef0b0_0 .net "out", 0 0, L_0x5f5acedf7e40;  alias, 1 drivers
S_0x5f5acebef1b0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acebee9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebef8d0_0 .net "in_a", 0 0, L_0x5f5acedf7e40;  alias, 1 drivers
v0x5f5acebef970_0 .net "out", 0 0, L_0x5f5acedf7eb0;  alias, 1 drivers
S_0x5f5acebef380 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebef1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf7eb0 .functor NAND 1, L_0x5f5acedf7e40, L_0x5f5acedf7e40, C4<1>, C4<1>;
v0x5f5acebef5f0_0 .net "in_a", 0 0, L_0x5f5acedf7e40;  alias, 1 drivers
v0x5f5acebef6e0_0 .net "in_b", 0 0, L_0x5f5acedf7e40;  alias, 1 drivers
v0x5f5acebef7d0_0 .net "out", 0 0, L_0x5f5acedf7eb0;  alias, 1 drivers
S_0x5f5acebefe70 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5acebee790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebf0ea0_0 .net "in_a", 0 0, L_0x5f5acedf7dd0;  alias, 1 drivers
v0x5f5acebf0f40_0 .net "in_b", 0 0, L_0x5f5acedf7dd0;  alias, 1 drivers
v0x5f5acebf1000_0 .net "out", 0 0, L_0x5f5acedf8130;  alias, 1 drivers
v0x5f5acebf1120_0 .net "temp_out", 0 0, L_0x5f5acedf80a0;  1 drivers
S_0x5f5acebf0050 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acebefe70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf80a0 .functor NAND 1, L_0x5f5acedf7dd0, L_0x5f5acedf7dd0, C4<1>, C4<1>;
v0x5f5acebf02c0_0 .net "in_a", 0 0, L_0x5f5acedf7dd0;  alias, 1 drivers
v0x5f5acebf0380_0 .net "in_b", 0 0, L_0x5f5acedf7dd0;  alias, 1 drivers
v0x5f5acebf04d0_0 .net "out", 0 0, L_0x5f5acedf80a0;  alias, 1 drivers
S_0x5f5acebf05d0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acebefe70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebf0cf0_0 .net "in_a", 0 0, L_0x5f5acedf80a0;  alias, 1 drivers
v0x5f5acebf0d90_0 .net "out", 0 0, L_0x5f5acedf8130;  alias, 1 drivers
S_0x5f5acebf07a0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebf05d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf8130 .functor NAND 1, L_0x5f5acedf80a0, L_0x5f5acedf80a0, C4<1>, C4<1>;
v0x5f5acebf0a10_0 .net "in_a", 0 0, L_0x5f5acedf80a0;  alias, 1 drivers
v0x5f5acebf0b00_0 .net "in_b", 0 0, L_0x5f5acedf80a0;  alias, 1 drivers
v0x5f5acebf0bf0_0 .net "out", 0 0, L_0x5f5acedf8130;  alias, 1 drivers
S_0x5f5acebf1290 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5acebee790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebf22d0_0 .net "in_a", 0 0, L_0x5f5acedf7f20;  alias, 1 drivers
v0x5f5acebf23a0_0 .net "in_b", 0 0, L_0x5f5acedf81e0;  alias, 1 drivers
v0x5f5acebf2470_0 .net "out", 0 0, L_0x5f5acedf8450;  alias, 1 drivers
v0x5f5acebf2590_0 .net "temp_out", 0 0, L_0x5f5acedf83a0;  1 drivers
S_0x5f5acebf1470 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acebf1290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf83a0 .functor NAND 1, L_0x5f5acedf7f20, L_0x5f5acedf81e0, C4<1>, C4<1>;
v0x5f5acebf16c0_0 .net "in_a", 0 0, L_0x5f5acedf7f20;  alias, 1 drivers
v0x5f5acebf17a0_0 .net "in_b", 0 0, L_0x5f5acedf81e0;  alias, 1 drivers
v0x5f5acebf1860_0 .net "out", 0 0, L_0x5f5acedf83a0;  alias, 1 drivers
S_0x5f5acebf19b0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acebf1290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebf2120_0 .net "in_a", 0 0, L_0x5f5acedf83a0;  alias, 1 drivers
v0x5f5acebf21c0_0 .net "out", 0 0, L_0x5f5acedf8450;  alias, 1 drivers
S_0x5f5acebf1bd0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebf19b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf8450 .functor NAND 1, L_0x5f5acedf83a0, L_0x5f5acedf83a0, C4<1>, C4<1>;
v0x5f5acebf1e40_0 .net "in_a", 0 0, L_0x5f5acedf83a0;  alias, 1 drivers
v0x5f5acebf1f30_0 .net "in_b", 0 0, L_0x5f5acedf83a0;  alias, 1 drivers
v0x5f5acebf2020_0 .net "out", 0 0, L_0x5f5acedf8450;  alias, 1 drivers
S_0x5f5acebf26e0 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5acebee790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebf2e10_0 .net "in_a", 0 0, L_0x5f5acedf7eb0;  alias, 1 drivers
v0x5f5acebf2eb0_0 .net "out", 0 0, L_0x5f5acedf7f20;  alias, 1 drivers
S_0x5f5acebf28b0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebf26e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf7f20 .functor NAND 1, L_0x5f5acedf7eb0, L_0x5f5acedf7eb0, C4<1>, C4<1>;
v0x5f5acebf2b20_0 .net "in_a", 0 0, L_0x5f5acedf7eb0;  alias, 1 drivers
v0x5f5acebf2be0_0 .net "in_b", 0 0, L_0x5f5acedf7eb0;  alias, 1 drivers
v0x5f5acebf2d30_0 .net "out", 0 0, L_0x5f5acedf7f20;  alias, 1 drivers
S_0x5f5acebf2fb0 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5acebee790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebf3780_0 .net "in_a", 0 0, L_0x5f5acedf8130;  alias, 1 drivers
v0x5f5acebf3820_0 .net "out", 0 0, L_0x5f5acedf81e0;  alias, 1 drivers
S_0x5f5acebf3220 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebf2fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf81e0 .functor NAND 1, L_0x5f5acedf8130, L_0x5f5acedf8130, C4<1>, C4<1>;
v0x5f5acebf3490_0 .net "in_a", 0 0, L_0x5f5acedf8130;  alias, 1 drivers
v0x5f5acebf3550_0 .net "in_b", 0 0, L_0x5f5acedf8130;  alias, 1 drivers
v0x5f5acebf36a0_0 .net "out", 0 0, L_0x5f5acedf81e0;  alias, 1 drivers
S_0x5f5acebf3920 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5acebee790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebf40c0_0 .net "in_a", 0 0, L_0x5f5acedf8450;  alias, 1 drivers
v0x5f5acebf4160_0 .net "out", 0 0, L_0x5f5acedf8500;  alias, 1 drivers
S_0x5f5acebf3b40 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebf3920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf8500 .functor NAND 1, L_0x5f5acedf8450, L_0x5f5acedf8450, C4<1>, C4<1>;
v0x5f5acebf3db0_0 .net "in_a", 0 0, L_0x5f5acedf8450;  alias, 1 drivers
v0x5f5acebf3e70_0 .net "in_b", 0 0, L_0x5f5acedf8450;  alias, 1 drivers
v0x5f5acebf3fc0_0 .net "out", 0 0, L_0x5f5acedf8500;  alias, 1 drivers
S_0x5f5acebf5100 .scope module, "mux_gate14" "Mux" 4 21, 5 3 0, S_0x5f5acebba940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acebfe460_0 .net "in_a", 0 0, L_0x5f5acedf97c0;  1 drivers
v0x5f5acebfe500_0 .net "in_b", 0 0, L_0x5f5acedf9860;  1 drivers
v0x5f5acebfe610_0 .net "out", 0 0, L_0x5f5acedf9600;  1 drivers
v0x5f5acebfe6b0_0 .net "sel", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acebfe750_0 .net "sel_out", 0 0, L_0x5f5acedf8d10;  1 drivers
v0x5f5acebfe8d0_0 .net "temp_a_out", 0 0, L_0x5f5acedf8e70;  1 drivers
v0x5f5acebfea80_0 .net "temp_b_out", 0 0, L_0x5f5acedf8fd0;  1 drivers
S_0x5f5acebf5300 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5acebf5100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebf6360_0 .net "in_a", 0 0, L_0x5f5acedf97c0;  alias, 1 drivers
v0x5f5acebf6430_0 .net "in_b", 0 0, L_0x5f5acedf8d10;  alias, 1 drivers
v0x5f5acebf6500_0 .net "out", 0 0, L_0x5f5acedf8e70;  alias, 1 drivers
v0x5f5acebf6620_0 .net "temp_out", 0 0, L_0x5f5acedf8dc0;  1 drivers
S_0x5f5acebf5570 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acebf5300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf8dc0 .functor NAND 1, L_0x5f5acedf97c0, L_0x5f5acedf8d10, C4<1>, C4<1>;
v0x5f5acebf57e0_0 .net "in_a", 0 0, L_0x5f5acedf97c0;  alias, 1 drivers
v0x5f5acebf58c0_0 .net "in_b", 0 0, L_0x5f5acedf8d10;  alias, 1 drivers
v0x5f5acebf5980_0 .net "out", 0 0, L_0x5f5acedf8dc0;  alias, 1 drivers
S_0x5f5acebf5aa0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acebf5300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebf61e0_0 .net "in_a", 0 0, L_0x5f5acedf8dc0;  alias, 1 drivers
v0x5f5acebf6280_0 .net "out", 0 0, L_0x5f5acedf8e70;  alias, 1 drivers
S_0x5f5acebf5cc0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebf5aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf8e70 .functor NAND 1, L_0x5f5acedf8dc0, L_0x5f5acedf8dc0, C4<1>, C4<1>;
v0x5f5acebf5f30_0 .net "in_a", 0 0, L_0x5f5acedf8dc0;  alias, 1 drivers
v0x5f5acebf5ff0_0 .net "in_b", 0 0, L_0x5f5acedf8dc0;  alias, 1 drivers
v0x5f5acebf60e0_0 .net "out", 0 0, L_0x5f5acedf8e70;  alias, 1 drivers
S_0x5f5acebf66e0 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5acebf5100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebf76f0_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acebf7790_0 .net "in_b", 0 0, L_0x5f5acedf9860;  alias, 1 drivers
v0x5f5acebf7880_0 .net "out", 0 0, L_0x5f5acedf8fd0;  alias, 1 drivers
v0x5f5acebf79a0_0 .net "temp_out", 0 0, L_0x5f5acedf8f20;  1 drivers
S_0x5f5acebf68c0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acebf66e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf8f20 .functor NAND 1, L_0x5f5acedfaa50, L_0x5f5acedf9860, C4<1>, C4<1>;
v0x5f5acebf6b30_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acebf6bf0_0 .net "in_b", 0 0, L_0x5f5acedf9860;  alias, 1 drivers
v0x5f5acebf6cb0_0 .net "out", 0 0, L_0x5f5acedf8f20;  alias, 1 drivers
S_0x5f5acebf6dd0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acebf66e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebf7540_0 .net "in_a", 0 0, L_0x5f5acedf8f20;  alias, 1 drivers
v0x5f5acebf75e0_0 .net "out", 0 0, L_0x5f5acedf8fd0;  alias, 1 drivers
S_0x5f5acebf6ff0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebf6dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf8fd0 .functor NAND 1, L_0x5f5acedf8f20, L_0x5f5acedf8f20, C4<1>, C4<1>;
v0x5f5acebf7260_0 .net "in_a", 0 0, L_0x5f5acedf8f20;  alias, 1 drivers
v0x5f5acebf7350_0 .net "in_b", 0 0, L_0x5f5acedf8f20;  alias, 1 drivers
v0x5f5acebf7440_0 .net "out", 0 0, L_0x5f5acedf8fd0;  alias, 1 drivers
S_0x5f5acebf7a60 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5acebf5100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebf8160_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acebf8200_0 .net "out", 0 0, L_0x5f5acedf8d10;  alias, 1 drivers
S_0x5f5acebf7c30 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebf7a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf8d10 .functor NAND 1, L_0x5f5acedfaa50, L_0x5f5acedfaa50, C4<1>, C4<1>;
v0x5f5acebf7e80_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acebf7f40_0 .net "in_b", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acebf8000_0 .net "out", 0 0, L_0x5f5acedf8d10;  alias, 1 drivers
S_0x5f5acebf8300 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5acebf5100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebfddb0_0 .net "branch1_out", 0 0, L_0x5f5acedf91e0;  1 drivers
v0x5f5acebfdee0_0 .net "branch2_out", 0 0, L_0x5f5acedf93f0;  1 drivers
v0x5f5acebfe030_0 .net "in_a", 0 0, L_0x5f5acedf8e70;  alias, 1 drivers
v0x5f5acebfe100_0 .net "in_b", 0 0, L_0x5f5acedf8fd0;  alias, 1 drivers
v0x5f5acebfe1a0_0 .net "out", 0 0, L_0x5f5acedf9600;  alias, 1 drivers
v0x5f5acebfe240_0 .net "temp1_out", 0 0, L_0x5f5acedf9130;  1 drivers
v0x5f5acebfe2e0_0 .net "temp2_out", 0 0, L_0x5f5acedf9340;  1 drivers
v0x5f5acebfe380_0 .net "temp3_out", 0 0, L_0x5f5acedf9550;  1 drivers
S_0x5f5acebf8530 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5acebf8300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebf95f0_0 .net "in_a", 0 0, L_0x5f5acedf8e70;  alias, 1 drivers
v0x5f5acebf9690_0 .net "in_b", 0 0, L_0x5f5acedf8e70;  alias, 1 drivers
v0x5f5acebf9750_0 .net "out", 0 0, L_0x5f5acedf9130;  alias, 1 drivers
v0x5f5acebf9870_0 .net "temp_out", 0 0, L_0x5f5acedf9080;  1 drivers
S_0x5f5acebf87a0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acebf8530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf9080 .functor NAND 1, L_0x5f5acedf8e70, L_0x5f5acedf8e70, C4<1>, C4<1>;
v0x5f5acebf8a10_0 .net "in_a", 0 0, L_0x5f5acedf8e70;  alias, 1 drivers
v0x5f5acebf8ad0_0 .net "in_b", 0 0, L_0x5f5acedf8e70;  alias, 1 drivers
v0x5f5acebf8c20_0 .net "out", 0 0, L_0x5f5acedf9080;  alias, 1 drivers
S_0x5f5acebf8d20 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acebf8530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebf9440_0 .net "in_a", 0 0, L_0x5f5acedf9080;  alias, 1 drivers
v0x5f5acebf94e0_0 .net "out", 0 0, L_0x5f5acedf9130;  alias, 1 drivers
S_0x5f5acebf8ef0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebf8d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf9130 .functor NAND 1, L_0x5f5acedf9080, L_0x5f5acedf9080, C4<1>, C4<1>;
v0x5f5acebf9160_0 .net "in_a", 0 0, L_0x5f5acedf9080;  alias, 1 drivers
v0x5f5acebf9250_0 .net "in_b", 0 0, L_0x5f5acedf9080;  alias, 1 drivers
v0x5f5acebf9340_0 .net "out", 0 0, L_0x5f5acedf9130;  alias, 1 drivers
S_0x5f5acebf99e0 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5acebf8300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebfaa10_0 .net "in_a", 0 0, L_0x5f5acedf8fd0;  alias, 1 drivers
v0x5f5acebfaab0_0 .net "in_b", 0 0, L_0x5f5acedf8fd0;  alias, 1 drivers
v0x5f5acebfab70_0 .net "out", 0 0, L_0x5f5acedf9340;  alias, 1 drivers
v0x5f5acebfac90_0 .net "temp_out", 0 0, L_0x5f5acedf9290;  1 drivers
S_0x5f5acebf9bc0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acebf99e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf9290 .functor NAND 1, L_0x5f5acedf8fd0, L_0x5f5acedf8fd0, C4<1>, C4<1>;
v0x5f5acebf9e30_0 .net "in_a", 0 0, L_0x5f5acedf8fd0;  alias, 1 drivers
v0x5f5acebf9ef0_0 .net "in_b", 0 0, L_0x5f5acedf8fd0;  alias, 1 drivers
v0x5f5acebfa040_0 .net "out", 0 0, L_0x5f5acedf9290;  alias, 1 drivers
S_0x5f5acebfa140 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acebf99e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebfa860_0 .net "in_a", 0 0, L_0x5f5acedf9290;  alias, 1 drivers
v0x5f5acebfa900_0 .net "out", 0 0, L_0x5f5acedf9340;  alias, 1 drivers
S_0x5f5acebfa310 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebfa140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf9340 .functor NAND 1, L_0x5f5acedf9290, L_0x5f5acedf9290, C4<1>, C4<1>;
v0x5f5acebfa580_0 .net "in_a", 0 0, L_0x5f5acedf9290;  alias, 1 drivers
v0x5f5acebfa670_0 .net "in_b", 0 0, L_0x5f5acedf9290;  alias, 1 drivers
v0x5f5acebfa760_0 .net "out", 0 0, L_0x5f5acedf9340;  alias, 1 drivers
S_0x5f5acebfae00 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5acebf8300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebfbe40_0 .net "in_a", 0 0, L_0x5f5acedf91e0;  alias, 1 drivers
v0x5f5acebfbf10_0 .net "in_b", 0 0, L_0x5f5acedf93f0;  alias, 1 drivers
v0x5f5acebfbfe0_0 .net "out", 0 0, L_0x5f5acedf9550;  alias, 1 drivers
v0x5f5acebfc100_0 .net "temp_out", 0 0, L_0x5f5acedf94a0;  1 drivers
S_0x5f5acebfafe0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acebfae00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf94a0 .functor NAND 1, L_0x5f5acedf91e0, L_0x5f5acedf93f0, C4<1>, C4<1>;
v0x5f5acebfb230_0 .net "in_a", 0 0, L_0x5f5acedf91e0;  alias, 1 drivers
v0x5f5acebfb310_0 .net "in_b", 0 0, L_0x5f5acedf93f0;  alias, 1 drivers
v0x5f5acebfb3d0_0 .net "out", 0 0, L_0x5f5acedf94a0;  alias, 1 drivers
S_0x5f5acebfb520 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acebfae00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebfbc90_0 .net "in_a", 0 0, L_0x5f5acedf94a0;  alias, 1 drivers
v0x5f5acebfbd30_0 .net "out", 0 0, L_0x5f5acedf9550;  alias, 1 drivers
S_0x5f5acebfb740 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebfb520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf9550 .functor NAND 1, L_0x5f5acedf94a0, L_0x5f5acedf94a0, C4<1>, C4<1>;
v0x5f5acebfb9b0_0 .net "in_a", 0 0, L_0x5f5acedf94a0;  alias, 1 drivers
v0x5f5acebfbaa0_0 .net "in_b", 0 0, L_0x5f5acedf94a0;  alias, 1 drivers
v0x5f5acebfbb90_0 .net "out", 0 0, L_0x5f5acedf9550;  alias, 1 drivers
S_0x5f5acebfc250 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5acebf8300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebfc980_0 .net "in_a", 0 0, L_0x5f5acedf9130;  alias, 1 drivers
v0x5f5acebfca20_0 .net "out", 0 0, L_0x5f5acedf91e0;  alias, 1 drivers
S_0x5f5acebfc420 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebfc250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf91e0 .functor NAND 1, L_0x5f5acedf9130, L_0x5f5acedf9130, C4<1>, C4<1>;
v0x5f5acebfc690_0 .net "in_a", 0 0, L_0x5f5acedf9130;  alias, 1 drivers
v0x5f5acebfc750_0 .net "in_b", 0 0, L_0x5f5acedf9130;  alias, 1 drivers
v0x5f5acebfc8a0_0 .net "out", 0 0, L_0x5f5acedf91e0;  alias, 1 drivers
S_0x5f5acebfcb20 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5acebf8300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebfd2f0_0 .net "in_a", 0 0, L_0x5f5acedf9340;  alias, 1 drivers
v0x5f5acebfd390_0 .net "out", 0 0, L_0x5f5acedf93f0;  alias, 1 drivers
S_0x5f5acebfcd90 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebfcb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf93f0 .functor NAND 1, L_0x5f5acedf9340, L_0x5f5acedf9340, C4<1>, C4<1>;
v0x5f5acebfd000_0 .net "in_a", 0 0, L_0x5f5acedf9340;  alias, 1 drivers
v0x5f5acebfd0c0_0 .net "in_b", 0 0, L_0x5f5acedf9340;  alias, 1 drivers
v0x5f5acebfd210_0 .net "out", 0 0, L_0x5f5acedf93f0;  alias, 1 drivers
S_0x5f5acebfd490 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5acebf8300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebfdc30_0 .net "in_a", 0 0, L_0x5f5acedf9550;  alias, 1 drivers
v0x5f5acebfdcd0_0 .net "out", 0 0, L_0x5f5acedf9600;  alias, 1 drivers
S_0x5f5acebfd6b0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebfd490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf9600 .functor NAND 1, L_0x5f5acedf9550, L_0x5f5acedf9550, C4<1>, C4<1>;
v0x5f5acebfd920_0 .net "in_a", 0 0, L_0x5f5acedf9550;  alias, 1 drivers
v0x5f5acebfd9e0_0 .net "in_b", 0 0, L_0x5f5acedf9550;  alias, 1 drivers
v0x5f5acebfdb30_0 .net "out", 0 0, L_0x5f5acedf9600;  alias, 1 drivers
S_0x5f5acebfec70 .scope module, "mux_gate15" "Mux" 4 22, 5 3 0, S_0x5f5acebba940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acec07fd0_0 .net "in_a", 0 0, L_0x5f5acedfa6d0;  1 drivers
v0x5f5acec08070_0 .net "in_b", 0 0, L_0x5f5acedfa770;  1 drivers
v0x5f5acec08180_0 .net "out", 0 0, L_0x5f5acedfa510;  1 drivers
v0x5f5acec08220_0 .net "sel", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec082c0_0 .net "sel_out", 0 0, L_0x5f5acedf9a00;  1 drivers
v0x5f5acec08440_0 .net "temp_a_out", 0 0, L_0x5f5acedf9b60;  1 drivers
v0x5f5acec085f0_0 .net "temp_b_out", 0 0, L_0x5f5acedf9cc0;  1 drivers
S_0x5f5acebfee70 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5acebfec70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acebffed0_0 .net "in_a", 0 0, L_0x5f5acedfa6d0;  alias, 1 drivers
v0x5f5acebfffa0_0 .net "in_b", 0 0, L_0x5f5acedf9a00;  alias, 1 drivers
v0x5f5acec00070_0 .net "out", 0 0, L_0x5f5acedf9b60;  alias, 1 drivers
v0x5f5acec00190_0 .net "temp_out", 0 0, L_0x5f5acedf9ab0;  1 drivers
S_0x5f5acebff0e0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acebfee70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf9ab0 .functor NAND 1, L_0x5f5acedfa6d0, L_0x5f5acedf9a00, C4<1>, C4<1>;
v0x5f5acebff350_0 .net "in_a", 0 0, L_0x5f5acedfa6d0;  alias, 1 drivers
v0x5f5acebff430_0 .net "in_b", 0 0, L_0x5f5acedf9a00;  alias, 1 drivers
v0x5f5acebff4f0_0 .net "out", 0 0, L_0x5f5acedf9ab0;  alias, 1 drivers
S_0x5f5acebff610 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acebfee70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acebffd50_0 .net "in_a", 0 0, L_0x5f5acedf9ab0;  alias, 1 drivers
v0x5f5acebffdf0_0 .net "out", 0 0, L_0x5f5acedf9b60;  alias, 1 drivers
S_0x5f5acebff830 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acebff610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf9b60 .functor NAND 1, L_0x5f5acedf9ab0, L_0x5f5acedf9ab0, C4<1>, C4<1>;
v0x5f5acebffaa0_0 .net "in_a", 0 0, L_0x5f5acedf9ab0;  alias, 1 drivers
v0x5f5acebffb60_0 .net "in_b", 0 0, L_0x5f5acedf9ab0;  alias, 1 drivers
v0x5f5acebffc50_0 .net "out", 0 0, L_0x5f5acedf9b60;  alias, 1 drivers
S_0x5f5acec00250 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5acebfec70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec01260_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec01300_0 .net "in_b", 0 0, L_0x5f5acedfa770;  alias, 1 drivers
v0x5f5acec013f0_0 .net "out", 0 0, L_0x5f5acedf9cc0;  alias, 1 drivers
v0x5f5acec01510_0 .net "temp_out", 0 0, L_0x5f5acedf9c10;  1 drivers
S_0x5f5acec00430 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec00250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf9c10 .functor NAND 1, L_0x5f5acedfaa50, L_0x5f5acedfa770, C4<1>, C4<1>;
v0x5f5acec006a0_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec00760_0 .net "in_b", 0 0, L_0x5f5acedfa770;  alias, 1 drivers
v0x5f5acec00820_0 .net "out", 0 0, L_0x5f5acedf9c10;  alias, 1 drivers
S_0x5f5acec00940 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec00250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec010b0_0 .net "in_a", 0 0, L_0x5f5acedf9c10;  alias, 1 drivers
v0x5f5acec01150_0 .net "out", 0 0, L_0x5f5acedf9cc0;  alias, 1 drivers
S_0x5f5acec00b60 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec00940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf9cc0 .functor NAND 1, L_0x5f5acedf9c10, L_0x5f5acedf9c10, C4<1>, C4<1>;
v0x5f5acec00dd0_0 .net "in_a", 0 0, L_0x5f5acedf9c10;  alias, 1 drivers
v0x5f5acec00ec0_0 .net "in_b", 0 0, L_0x5f5acedf9c10;  alias, 1 drivers
v0x5f5acec00fb0_0 .net "out", 0 0, L_0x5f5acedf9cc0;  alias, 1 drivers
S_0x5f5acec015d0 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5acebfec70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec01cd0_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec01d70_0 .net "out", 0 0, L_0x5f5acedf9a00;  alias, 1 drivers
S_0x5f5acec017a0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec015d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf9a00 .functor NAND 1, L_0x5f5acedfaa50, L_0x5f5acedfaa50, C4<1>, C4<1>;
v0x5f5acec019f0_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec01ab0_0 .net "in_b", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec01b70_0 .net "out", 0 0, L_0x5f5acedf9a00;  alias, 1 drivers
S_0x5f5acec01e70 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5acebfec70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec07920_0 .net "branch1_out", 0 0, L_0x5f5acedf9ed0;  1 drivers
v0x5f5acec07a50_0 .net "branch2_out", 0 0, L_0x5f5acedfa1f0;  1 drivers
v0x5f5acec07ba0_0 .net "in_a", 0 0, L_0x5f5acedf9b60;  alias, 1 drivers
v0x5f5acec07c70_0 .net "in_b", 0 0, L_0x5f5acedf9cc0;  alias, 1 drivers
v0x5f5acec07d10_0 .net "out", 0 0, L_0x5f5acedfa510;  alias, 1 drivers
v0x5f5acec07db0_0 .net "temp1_out", 0 0, L_0x5f5acedf9e20;  1 drivers
v0x5f5acec07e50_0 .net "temp2_out", 0 0, L_0x5f5acedfa140;  1 drivers
v0x5f5acec07ef0_0 .net "temp3_out", 0 0, L_0x5f5acedfa460;  1 drivers
S_0x5f5acec020a0 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5acec01e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec03160_0 .net "in_a", 0 0, L_0x5f5acedf9b60;  alias, 1 drivers
v0x5f5acec03200_0 .net "in_b", 0 0, L_0x5f5acedf9b60;  alias, 1 drivers
v0x5f5acec032c0_0 .net "out", 0 0, L_0x5f5acedf9e20;  alias, 1 drivers
v0x5f5acec033e0_0 .net "temp_out", 0 0, L_0x5f5acedf9d70;  1 drivers
S_0x5f5acec02310 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec020a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf9d70 .functor NAND 1, L_0x5f5acedf9b60, L_0x5f5acedf9b60, C4<1>, C4<1>;
v0x5f5acec02580_0 .net "in_a", 0 0, L_0x5f5acedf9b60;  alias, 1 drivers
v0x5f5acec02640_0 .net "in_b", 0 0, L_0x5f5acedf9b60;  alias, 1 drivers
v0x5f5acec02790_0 .net "out", 0 0, L_0x5f5acedf9d70;  alias, 1 drivers
S_0x5f5acec02890 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec020a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec02fb0_0 .net "in_a", 0 0, L_0x5f5acedf9d70;  alias, 1 drivers
v0x5f5acec03050_0 .net "out", 0 0, L_0x5f5acedf9e20;  alias, 1 drivers
S_0x5f5acec02a60 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec02890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf9e20 .functor NAND 1, L_0x5f5acedf9d70, L_0x5f5acedf9d70, C4<1>, C4<1>;
v0x5f5acec02cd0_0 .net "in_a", 0 0, L_0x5f5acedf9d70;  alias, 1 drivers
v0x5f5acec02dc0_0 .net "in_b", 0 0, L_0x5f5acedf9d70;  alias, 1 drivers
v0x5f5acec02eb0_0 .net "out", 0 0, L_0x5f5acedf9e20;  alias, 1 drivers
S_0x5f5acec03550 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5acec01e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec04580_0 .net "in_a", 0 0, L_0x5f5acedf9cc0;  alias, 1 drivers
v0x5f5acec04620_0 .net "in_b", 0 0, L_0x5f5acedf9cc0;  alias, 1 drivers
v0x5f5acec046e0_0 .net "out", 0 0, L_0x5f5acedfa140;  alias, 1 drivers
v0x5f5acec04800_0 .net "temp_out", 0 0, L_0x5f5acedfa090;  1 drivers
S_0x5f5acec03730 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec03550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfa090 .functor NAND 1, L_0x5f5acedf9cc0, L_0x5f5acedf9cc0, C4<1>, C4<1>;
v0x5f5acec039a0_0 .net "in_a", 0 0, L_0x5f5acedf9cc0;  alias, 1 drivers
v0x5f5acec03a60_0 .net "in_b", 0 0, L_0x5f5acedf9cc0;  alias, 1 drivers
v0x5f5acec03bb0_0 .net "out", 0 0, L_0x5f5acedfa090;  alias, 1 drivers
S_0x5f5acec03cb0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec03550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec043d0_0 .net "in_a", 0 0, L_0x5f5acedfa090;  alias, 1 drivers
v0x5f5acec04470_0 .net "out", 0 0, L_0x5f5acedfa140;  alias, 1 drivers
S_0x5f5acec03e80 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec03cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfa140 .functor NAND 1, L_0x5f5acedfa090, L_0x5f5acedfa090, C4<1>, C4<1>;
v0x5f5acec040f0_0 .net "in_a", 0 0, L_0x5f5acedfa090;  alias, 1 drivers
v0x5f5acec041e0_0 .net "in_b", 0 0, L_0x5f5acedfa090;  alias, 1 drivers
v0x5f5acec042d0_0 .net "out", 0 0, L_0x5f5acedfa140;  alias, 1 drivers
S_0x5f5acec04970 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5acec01e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec059b0_0 .net "in_a", 0 0, L_0x5f5acedf9ed0;  alias, 1 drivers
v0x5f5acec05a80_0 .net "in_b", 0 0, L_0x5f5acedfa1f0;  alias, 1 drivers
v0x5f5acec05b50_0 .net "out", 0 0, L_0x5f5acedfa460;  alias, 1 drivers
v0x5f5acec05c70_0 .net "temp_out", 0 0, L_0x5f5acedfa3b0;  1 drivers
S_0x5f5acec04b50 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec04970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfa3b0 .functor NAND 1, L_0x5f5acedf9ed0, L_0x5f5acedfa1f0, C4<1>, C4<1>;
v0x5f5acec04da0_0 .net "in_a", 0 0, L_0x5f5acedf9ed0;  alias, 1 drivers
v0x5f5acec04e80_0 .net "in_b", 0 0, L_0x5f5acedfa1f0;  alias, 1 drivers
v0x5f5acec04f40_0 .net "out", 0 0, L_0x5f5acedfa3b0;  alias, 1 drivers
S_0x5f5acec05090 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec04970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec05800_0 .net "in_a", 0 0, L_0x5f5acedfa3b0;  alias, 1 drivers
v0x5f5acec058a0_0 .net "out", 0 0, L_0x5f5acedfa460;  alias, 1 drivers
S_0x5f5acec052b0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec05090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfa460 .functor NAND 1, L_0x5f5acedfa3b0, L_0x5f5acedfa3b0, C4<1>, C4<1>;
v0x5f5acec05520_0 .net "in_a", 0 0, L_0x5f5acedfa3b0;  alias, 1 drivers
v0x5f5acec05610_0 .net "in_b", 0 0, L_0x5f5acedfa3b0;  alias, 1 drivers
v0x5f5acec05700_0 .net "out", 0 0, L_0x5f5acedfa460;  alias, 1 drivers
S_0x5f5acec05dc0 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5acec01e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec064f0_0 .net "in_a", 0 0, L_0x5f5acedf9e20;  alias, 1 drivers
v0x5f5acec06590_0 .net "out", 0 0, L_0x5f5acedf9ed0;  alias, 1 drivers
S_0x5f5acec05f90 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec05dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf9ed0 .functor NAND 1, L_0x5f5acedf9e20, L_0x5f5acedf9e20, C4<1>, C4<1>;
v0x5f5acec06200_0 .net "in_a", 0 0, L_0x5f5acedf9e20;  alias, 1 drivers
v0x5f5acec062c0_0 .net "in_b", 0 0, L_0x5f5acedf9e20;  alias, 1 drivers
v0x5f5acec06410_0 .net "out", 0 0, L_0x5f5acedf9ed0;  alias, 1 drivers
S_0x5f5acec06690 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5acec01e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec06e60_0 .net "in_a", 0 0, L_0x5f5acedfa140;  alias, 1 drivers
v0x5f5acec06f00_0 .net "out", 0 0, L_0x5f5acedfa1f0;  alias, 1 drivers
S_0x5f5acec06900 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec06690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfa1f0 .functor NAND 1, L_0x5f5acedfa140, L_0x5f5acedfa140, C4<1>, C4<1>;
v0x5f5acec06b70_0 .net "in_a", 0 0, L_0x5f5acedfa140;  alias, 1 drivers
v0x5f5acec06c30_0 .net "in_b", 0 0, L_0x5f5acedfa140;  alias, 1 drivers
v0x5f5acec06d80_0 .net "out", 0 0, L_0x5f5acedfa1f0;  alias, 1 drivers
S_0x5f5acec07000 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5acec01e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec077a0_0 .net "in_a", 0 0, L_0x5f5acedfa460;  alias, 1 drivers
v0x5f5acec07840_0 .net "out", 0 0, L_0x5f5acedfa510;  alias, 1 drivers
S_0x5f5acec07220 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec07000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfa510 .functor NAND 1, L_0x5f5acedfa460, L_0x5f5acedfa460, C4<1>, C4<1>;
v0x5f5acec07490_0 .net "in_a", 0 0, L_0x5f5acedfa460;  alias, 1 drivers
v0x5f5acec07550_0 .net "in_b", 0 0, L_0x5f5acedfa460;  alias, 1 drivers
v0x5f5acec076a0_0 .net "out", 0 0, L_0x5f5acedfa510;  alias, 1 drivers
S_0x5f5acec087e0 .scope module, "mux_gate2" "Mux" 4 9, 5 3 0, S_0x5f5acebba940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acec11b80_0 .net "in_a", 0 0, L_0x5f5acedee770;  1 drivers
v0x5f5acec11c20_0 .net "in_b", 0 0, L_0x5f5acedee810;  1 drivers
v0x5f5acec11d30_0 .net "out", 0 0, L_0x5f5acedee5b0;  1 drivers
v0x5f5acec11dd0_0 .net "sel", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec11e70_0 .net "sel_out", 0 0, L_0x5f5acededac0;  1 drivers
v0x5f5acec11ff0_0 .net "temp_a_out", 0 0, L_0x5f5acededc00;  1 drivers
v0x5f5acec121a0_0 .net "temp_b_out", 0 0, L_0x5f5acededd60;  1 drivers
S_0x5f5acec089e0 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5acec087e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec099f0_0 .net "in_a", 0 0, L_0x5f5acedee770;  alias, 1 drivers
v0x5f5acec09ac0_0 .net "in_b", 0 0, L_0x5f5acededac0;  alias, 1 drivers
v0x5f5acec09b90_0 .net "out", 0 0, L_0x5f5acededc00;  alias, 1 drivers
v0x5f5acec09cb0_0 .net "temp_out", 0 0, L_0x5f5acededb50;  1 drivers
S_0x5f5acec08c00 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec089e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acededb50 .functor NAND 1, L_0x5f5acedee770, L_0x5f5acededac0, C4<1>, C4<1>;
v0x5f5acec08e70_0 .net "in_a", 0 0, L_0x5f5acedee770;  alias, 1 drivers
v0x5f5acec08f50_0 .net "in_b", 0 0, L_0x5f5acededac0;  alias, 1 drivers
v0x5f5acec09010_0 .net "out", 0 0, L_0x5f5acededb50;  alias, 1 drivers
S_0x5f5acec09130 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec089e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec09870_0 .net "in_a", 0 0, L_0x5f5acededb50;  alias, 1 drivers
v0x5f5acec09910_0 .net "out", 0 0, L_0x5f5acededc00;  alias, 1 drivers
S_0x5f5acec09350 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec09130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acededc00 .functor NAND 1, L_0x5f5acededb50, L_0x5f5acededb50, C4<1>, C4<1>;
v0x5f5acec095c0_0 .net "in_a", 0 0, L_0x5f5acededb50;  alias, 1 drivers
v0x5f5acec09680_0 .net "in_b", 0 0, L_0x5f5acededb50;  alias, 1 drivers
v0x5f5acec09770_0 .net "out", 0 0, L_0x5f5acededc00;  alias, 1 drivers
S_0x5f5acec09d70 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5acec087e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec0ad80_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec0ae20_0 .net "in_b", 0 0, L_0x5f5acedee810;  alias, 1 drivers
v0x5f5acec0af10_0 .net "out", 0 0, L_0x5f5acededd60;  alias, 1 drivers
v0x5f5acec0b030_0 .net "temp_out", 0 0, L_0x5f5acededcb0;  1 drivers
S_0x5f5acec09f50 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec09d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acededcb0 .functor NAND 1, L_0x5f5acedfaa50, L_0x5f5acedee810, C4<1>, C4<1>;
v0x5f5acec0a1c0_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec0a280_0 .net "in_b", 0 0, L_0x5f5acedee810;  alias, 1 drivers
v0x5f5acec0a340_0 .net "out", 0 0, L_0x5f5acededcb0;  alias, 1 drivers
S_0x5f5acec0a460 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec09d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec0abd0_0 .net "in_a", 0 0, L_0x5f5acededcb0;  alias, 1 drivers
v0x5f5acec0ac70_0 .net "out", 0 0, L_0x5f5acededd60;  alias, 1 drivers
S_0x5f5acec0a680 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec0a460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acededd60 .functor NAND 1, L_0x5f5acededcb0, L_0x5f5acededcb0, C4<1>, C4<1>;
v0x5f5acec0a8f0_0 .net "in_a", 0 0, L_0x5f5acededcb0;  alias, 1 drivers
v0x5f5acec0a9e0_0 .net "in_b", 0 0, L_0x5f5acededcb0;  alias, 1 drivers
v0x5f5acec0aad0_0 .net "out", 0 0, L_0x5f5acededd60;  alias, 1 drivers
S_0x5f5acec0b180 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5acec087e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec0b880_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec0b920_0 .net "out", 0 0, L_0x5f5acededac0;  alias, 1 drivers
S_0x5f5acec0b350 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec0b180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acededac0 .functor NAND 1, L_0x5f5acedfaa50, L_0x5f5acedfaa50, C4<1>, C4<1>;
v0x5f5acec0b5a0_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec0b660_0 .net "in_b", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec0b720_0 .net "out", 0 0, L_0x5f5acededac0;  alias, 1 drivers
S_0x5f5acec0ba20 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5acec087e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec114d0_0 .net "branch1_out", 0 0, L_0x5f5acededf70;  1 drivers
v0x5f5acec11600_0 .net "branch2_out", 0 0, L_0x5f5acedee290;  1 drivers
v0x5f5acec11750_0 .net "in_a", 0 0, L_0x5f5acededc00;  alias, 1 drivers
v0x5f5acec11820_0 .net "in_b", 0 0, L_0x5f5acededd60;  alias, 1 drivers
v0x5f5acec118c0_0 .net "out", 0 0, L_0x5f5acedee5b0;  alias, 1 drivers
v0x5f5acec11960_0 .net "temp1_out", 0 0, L_0x5f5acededec0;  1 drivers
v0x5f5acec11a00_0 .net "temp2_out", 0 0, L_0x5f5acedee1e0;  1 drivers
v0x5f5acec11aa0_0 .net "temp3_out", 0 0, L_0x5f5acedee500;  1 drivers
S_0x5f5acec0bc50 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5acec0ba20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec0cd10_0 .net "in_a", 0 0, L_0x5f5acededc00;  alias, 1 drivers
v0x5f5acec0cdb0_0 .net "in_b", 0 0, L_0x5f5acededc00;  alias, 1 drivers
v0x5f5acec0ce70_0 .net "out", 0 0, L_0x5f5acededec0;  alias, 1 drivers
v0x5f5acec0cf90_0 .net "temp_out", 0 0, L_0x5f5acedede10;  1 drivers
S_0x5f5acec0bec0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec0bc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedede10 .functor NAND 1, L_0x5f5acededc00, L_0x5f5acededc00, C4<1>, C4<1>;
v0x5f5acec0c130_0 .net "in_a", 0 0, L_0x5f5acededc00;  alias, 1 drivers
v0x5f5acec0c1f0_0 .net "in_b", 0 0, L_0x5f5acededc00;  alias, 1 drivers
v0x5f5acec0c340_0 .net "out", 0 0, L_0x5f5acedede10;  alias, 1 drivers
S_0x5f5acec0c440 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec0bc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec0cb60_0 .net "in_a", 0 0, L_0x5f5acedede10;  alias, 1 drivers
v0x5f5acec0cc00_0 .net "out", 0 0, L_0x5f5acededec0;  alias, 1 drivers
S_0x5f5acec0c610 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec0c440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acededec0 .functor NAND 1, L_0x5f5acedede10, L_0x5f5acedede10, C4<1>, C4<1>;
v0x5f5acec0c880_0 .net "in_a", 0 0, L_0x5f5acedede10;  alias, 1 drivers
v0x5f5acec0c970_0 .net "in_b", 0 0, L_0x5f5acedede10;  alias, 1 drivers
v0x5f5acec0ca60_0 .net "out", 0 0, L_0x5f5acededec0;  alias, 1 drivers
S_0x5f5acec0d100 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5acec0ba20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec0e130_0 .net "in_a", 0 0, L_0x5f5acededd60;  alias, 1 drivers
v0x5f5acec0e1d0_0 .net "in_b", 0 0, L_0x5f5acededd60;  alias, 1 drivers
v0x5f5acec0e290_0 .net "out", 0 0, L_0x5f5acedee1e0;  alias, 1 drivers
v0x5f5acec0e3b0_0 .net "temp_out", 0 0, L_0x5f5acedee130;  1 drivers
S_0x5f5acec0d2e0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec0d100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedee130 .functor NAND 1, L_0x5f5acededd60, L_0x5f5acededd60, C4<1>, C4<1>;
v0x5f5acec0d550_0 .net "in_a", 0 0, L_0x5f5acededd60;  alias, 1 drivers
v0x5f5acec0d610_0 .net "in_b", 0 0, L_0x5f5acededd60;  alias, 1 drivers
v0x5f5acec0d760_0 .net "out", 0 0, L_0x5f5acedee130;  alias, 1 drivers
S_0x5f5acec0d860 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec0d100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec0df80_0 .net "in_a", 0 0, L_0x5f5acedee130;  alias, 1 drivers
v0x5f5acec0e020_0 .net "out", 0 0, L_0x5f5acedee1e0;  alias, 1 drivers
S_0x5f5acec0da30 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec0d860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedee1e0 .functor NAND 1, L_0x5f5acedee130, L_0x5f5acedee130, C4<1>, C4<1>;
v0x5f5acec0dca0_0 .net "in_a", 0 0, L_0x5f5acedee130;  alias, 1 drivers
v0x5f5acec0dd90_0 .net "in_b", 0 0, L_0x5f5acedee130;  alias, 1 drivers
v0x5f5acec0de80_0 .net "out", 0 0, L_0x5f5acedee1e0;  alias, 1 drivers
S_0x5f5acec0e520 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5acec0ba20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec0f560_0 .net "in_a", 0 0, L_0x5f5acededf70;  alias, 1 drivers
v0x5f5acec0f630_0 .net "in_b", 0 0, L_0x5f5acedee290;  alias, 1 drivers
v0x5f5acec0f700_0 .net "out", 0 0, L_0x5f5acedee500;  alias, 1 drivers
v0x5f5acec0f820_0 .net "temp_out", 0 0, L_0x5f5acedee450;  1 drivers
S_0x5f5acec0e700 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec0e520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedee450 .functor NAND 1, L_0x5f5acededf70, L_0x5f5acedee290, C4<1>, C4<1>;
v0x5f5acec0e950_0 .net "in_a", 0 0, L_0x5f5acededf70;  alias, 1 drivers
v0x5f5acec0ea30_0 .net "in_b", 0 0, L_0x5f5acedee290;  alias, 1 drivers
v0x5f5acec0eaf0_0 .net "out", 0 0, L_0x5f5acedee450;  alias, 1 drivers
S_0x5f5acec0ec40 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec0e520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec0f3b0_0 .net "in_a", 0 0, L_0x5f5acedee450;  alias, 1 drivers
v0x5f5acec0f450_0 .net "out", 0 0, L_0x5f5acedee500;  alias, 1 drivers
S_0x5f5acec0ee60 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec0ec40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedee500 .functor NAND 1, L_0x5f5acedee450, L_0x5f5acedee450, C4<1>, C4<1>;
v0x5f5acec0f0d0_0 .net "in_a", 0 0, L_0x5f5acedee450;  alias, 1 drivers
v0x5f5acec0f1c0_0 .net "in_b", 0 0, L_0x5f5acedee450;  alias, 1 drivers
v0x5f5acec0f2b0_0 .net "out", 0 0, L_0x5f5acedee500;  alias, 1 drivers
S_0x5f5acec0f970 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5acec0ba20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec100a0_0 .net "in_a", 0 0, L_0x5f5acededec0;  alias, 1 drivers
v0x5f5acec10140_0 .net "out", 0 0, L_0x5f5acededf70;  alias, 1 drivers
S_0x5f5acec0fb40 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec0f970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acededf70 .functor NAND 1, L_0x5f5acededec0, L_0x5f5acededec0, C4<1>, C4<1>;
v0x5f5acec0fdb0_0 .net "in_a", 0 0, L_0x5f5acededec0;  alias, 1 drivers
v0x5f5acec0fe70_0 .net "in_b", 0 0, L_0x5f5acededec0;  alias, 1 drivers
v0x5f5acec0ffc0_0 .net "out", 0 0, L_0x5f5acededf70;  alias, 1 drivers
S_0x5f5acec10240 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5acec0ba20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec10a10_0 .net "in_a", 0 0, L_0x5f5acedee1e0;  alias, 1 drivers
v0x5f5acec10ab0_0 .net "out", 0 0, L_0x5f5acedee290;  alias, 1 drivers
S_0x5f5acec104b0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec10240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedee290 .functor NAND 1, L_0x5f5acedee1e0, L_0x5f5acedee1e0, C4<1>, C4<1>;
v0x5f5acec10720_0 .net "in_a", 0 0, L_0x5f5acedee1e0;  alias, 1 drivers
v0x5f5acec107e0_0 .net "in_b", 0 0, L_0x5f5acedee1e0;  alias, 1 drivers
v0x5f5acec10930_0 .net "out", 0 0, L_0x5f5acedee290;  alias, 1 drivers
S_0x5f5acec10bb0 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5acec0ba20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec11350_0 .net "in_a", 0 0, L_0x5f5acedee500;  alias, 1 drivers
v0x5f5acec113f0_0 .net "out", 0 0, L_0x5f5acedee5b0;  alias, 1 drivers
S_0x5f5acec10dd0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec10bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedee5b0 .functor NAND 1, L_0x5f5acedee500, L_0x5f5acedee500, C4<1>, C4<1>;
v0x5f5acec11040_0 .net "in_a", 0 0, L_0x5f5acedee500;  alias, 1 drivers
v0x5f5acec11100_0 .net "in_b", 0 0, L_0x5f5acedee500;  alias, 1 drivers
v0x5f5acec11250_0 .net "out", 0 0, L_0x5f5acedee5b0;  alias, 1 drivers
S_0x5f5acec12390 .scope module, "mux_gate3" "Mux" 4 10, 5 3 0, S_0x5f5acebba940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acec1b6f0_0 .net "in_a", 0 0, L_0x5f5acedef5c0;  1 drivers
v0x5f5acec1b790_0 .net "in_b", 0 0, L_0x5f5acedef660;  1 drivers
v0x5f5acec1b8a0_0 .net "out", 0 0, L_0x5f5acedef400;  1 drivers
v0x5f5acec1b940_0 .net "sel", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec1b9e0_0 .net "sel_out", 0 0, L_0x5f5acedee8f0;  1 drivers
v0x5f5acec1bb60_0 .net "temp_a_out", 0 0, L_0x5f5acedeea50;  1 drivers
v0x5f5acec1bd10_0 .net "temp_b_out", 0 0, L_0x5f5acedeebb0;  1 drivers
S_0x5f5acec12590 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5acec12390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec135f0_0 .net "in_a", 0 0, L_0x5f5acedef5c0;  alias, 1 drivers
v0x5f5acec136c0_0 .net "in_b", 0 0, L_0x5f5acedee8f0;  alias, 1 drivers
v0x5f5acec13790_0 .net "out", 0 0, L_0x5f5acedeea50;  alias, 1 drivers
v0x5f5acec138b0_0 .net "temp_out", 0 0, L_0x5f5acedee9a0;  1 drivers
S_0x5f5acec12800 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec12590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedee9a0 .functor NAND 1, L_0x5f5acedef5c0, L_0x5f5acedee8f0, C4<1>, C4<1>;
v0x5f5acec12a70_0 .net "in_a", 0 0, L_0x5f5acedef5c0;  alias, 1 drivers
v0x5f5acec12b50_0 .net "in_b", 0 0, L_0x5f5acedee8f0;  alias, 1 drivers
v0x5f5acec12c10_0 .net "out", 0 0, L_0x5f5acedee9a0;  alias, 1 drivers
S_0x5f5acec12d30 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec12590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec13470_0 .net "in_a", 0 0, L_0x5f5acedee9a0;  alias, 1 drivers
v0x5f5acec13510_0 .net "out", 0 0, L_0x5f5acedeea50;  alias, 1 drivers
S_0x5f5acec12f50 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec12d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedeea50 .functor NAND 1, L_0x5f5acedee9a0, L_0x5f5acedee9a0, C4<1>, C4<1>;
v0x5f5acec131c0_0 .net "in_a", 0 0, L_0x5f5acedee9a0;  alias, 1 drivers
v0x5f5acec13280_0 .net "in_b", 0 0, L_0x5f5acedee9a0;  alias, 1 drivers
v0x5f5acec13370_0 .net "out", 0 0, L_0x5f5acedeea50;  alias, 1 drivers
S_0x5f5acec13970 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5acec12390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec14980_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec14a20_0 .net "in_b", 0 0, L_0x5f5acedef660;  alias, 1 drivers
v0x5f5acec14b10_0 .net "out", 0 0, L_0x5f5acedeebb0;  alias, 1 drivers
v0x5f5acec14c30_0 .net "temp_out", 0 0, L_0x5f5acedeeb00;  1 drivers
S_0x5f5acec13b50 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec13970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedeeb00 .functor NAND 1, L_0x5f5acedfaa50, L_0x5f5acedef660, C4<1>, C4<1>;
v0x5f5acec13dc0_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec13e80_0 .net "in_b", 0 0, L_0x5f5acedef660;  alias, 1 drivers
v0x5f5acec13f40_0 .net "out", 0 0, L_0x5f5acedeeb00;  alias, 1 drivers
S_0x5f5acec14060 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec13970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec147d0_0 .net "in_a", 0 0, L_0x5f5acedeeb00;  alias, 1 drivers
v0x5f5acec14870_0 .net "out", 0 0, L_0x5f5acedeebb0;  alias, 1 drivers
S_0x5f5acec14280 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec14060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedeebb0 .functor NAND 1, L_0x5f5acedeeb00, L_0x5f5acedeeb00, C4<1>, C4<1>;
v0x5f5acec144f0_0 .net "in_a", 0 0, L_0x5f5acedeeb00;  alias, 1 drivers
v0x5f5acec145e0_0 .net "in_b", 0 0, L_0x5f5acedeeb00;  alias, 1 drivers
v0x5f5acec146d0_0 .net "out", 0 0, L_0x5f5acedeebb0;  alias, 1 drivers
S_0x5f5acec14cf0 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5acec12390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec153f0_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec15490_0 .net "out", 0 0, L_0x5f5acedee8f0;  alias, 1 drivers
S_0x5f5acec14ec0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec14cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedee8f0 .functor NAND 1, L_0x5f5acedfaa50, L_0x5f5acedfaa50, C4<1>, C4<1>;
v0x5f5acec15110_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec151d0_0 .net "in_b", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec15290_0 .net "out", 0 0, L_0x5f5acedee8f0;  alias, 1 drivers
S_0x5f5acec15590 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5acec12390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec1b040_0 .net "branch1_out", 0 0, L_0x5f5acedeedc0;  1 drivers
v0x5f5acec1b170_0 .net "branch2_out", 0 0, L_0x5f5acedef0e0;  1 drivers
v0x5f5acec1b2c0_0 .net "in_a", 0 0, L_0x5f5acedeea50;  alias, 1 drivers
v0x5f5acec1b390_0 .net "in_b", 0 0, L_0x5f5acedeebb0;  alias, 1 drivers
v0x5f5acec1b430_0 .net "out", 0 0, L_0x5f5acedef400;  alias, 1 drivers
v0x5f5acec1b4d0_0 .net "temp1_out", 0 0, L_0x5f5acedeed10;  1 drivers
v0x5f5acec1b570_0 .net "temp2_out", 0 0, L_0x5f5acedef030;  1 drivers
v0x5f5acec1b610_0 .net "temp3_out", 0 0, L_0x5f5acedef350;  1 drivers
S_0x5f5acec157c0 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5acec15590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec16880_0 .net "in_a", 0 0, L_0x5f5acedeea50;  alias, 1 drivers
v0x5f5acec16920_0 .net "in_b", 0 0, L_0x5f5acedeea50;  alias, 1 drivers
v0x5f5acec169e0_0 .net "out", 0 0, L_0x5f5acedeed10;  alias, 1 drivers
v0x5f5acec16b00_0 .net "temp_out", 0 0, L_0x5f5acedeec60;  1 drivers
S_0x5f5acec15a30 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec157c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedeec60 .functor NAND 1, L_0x5f5acedeea50, L_0x5f5acedeea50, C4<1>, C4<1>;
v0x5f5acec15ca0_0 .net "in_a", 0 0, L_0x5f5acedeea50;  alias, 1 drivers
v0x5f5acec15d60_0 .net "in_b", 0 0, L_0x5f5acedeea50;  alias, 1 drivers
v0x5f5acec15eb0_0 .net "out", 0 0, L_0x5f5acedeec60;  alias, 1 drivers
S_0x5f5acec15fb0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec157c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec166d0_0 .net "in_a", 0 0, L_0x5f5acedeec60;  alias, 1 drivers
v0x5f5acec16770_0 .net "out", 0 0, L_0x5f5acedeed10;  alias, 1 drivers
S_0x5f5acec16180 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec15fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedeed10 .functor NAND 1, L_0x5f5acedeec60, L_0x5f5acedeec60, C4<1>, C4<1>;
v0x5f5acec163f0_0 .net "in_a", 0 0, L_0x5f5acedeec60;  alias, 1 drivers
v0x5f5acec164e0_0 .net "in_b", 0 0, L_0x5f5acedeec60;  alias, 1 drivers
v0x5f5acec165d0_0 .net "out", 0 0, L_0x5f5acedeed10;  alias, 1 drivers
S_0x5f5acec16c70 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5acec15590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec17ca0_0 .net "in_a", 0 0, L_0x5f5acedeebb0;  alias, 1 drivers
v0x5f5acec17d40_0 .net "in_b", 0 0, L_0x5f5acedeebb0;  alias, 1 drivers
v0x5f5acec17e00_0 .net "out", 0 0, L_0x5f5acedef030;  alias, 1 drivers
v0x5f5acec17f20_0 .net "temp_out", 0 0, L_0x5f5acedeef80;  1 drivers
S_0x5f5acec16e50 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec16c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedeef80 .functor NAND 1, L_0x5f5acedeebb0, L_0x5f5acedeebb0, C4<1>, C4<1>;
v0x5f5acec170c0_0 .net "in_a", 0 0, L_0x5f5acedeebb0;  alias, 1 drivers
v0x5f5acec17180_0 .net "in_b", 0 0, L_0x5f5acedeebb0;  alias, 1 drivers
v0x5f5acec172d0_0 .net "out", 0 0, L_0x5f5acedeef80;  alias, 1 drivers
S_0x5f5acec173d0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec16c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec17af0_0 .net "in_a", 0 0, L_0x5f5acedeef80;  alias, 1 drivers
v0x5f5acec17b90_0 .net "out", 0 0, L_0x5f5acedef030;  alias, 1 drivers
S_0x5f5acec175a0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec173d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedef030 .functor NAND 1, L_0x5f5acedeef80, L_0x5f5acedeef80, C4<1>, C4<1>;
v0x5f5acec17810_0 .net "in_a", 0 0, L_0x5f5acedeef80;  alias, 1 drivers
v0x5f5acec17900_0 .net "in_b", 0 0, L_0x5f5acedeef80;  alias, 1 drivers
v0x5f5acec179f0_0 .net "out", 0 0, L_0x5f5acedef030;  alias, 1 drivers
S_0x5f5acec18090 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5acec15590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec190d0_0 .net "in_a", 0 0, L_0x5f5acedeedc0;  alias, 1 drivers
v0x5f5acec191a0_0 .net "in_b", 0 0, L_0x5f5acedef0e0;  alias, 1 drivers
v0x5f5acec19270_0 .net "out", 0 0, L_0x5f5acedef350;  alias, 1 drivers
v0x5f5acec19390_0 .net "temp_out", 0 0, L_0x5f5acedef2a0;  1 drivers
S_0x5f5acec18270 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec18090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedef2a0 .functor NAND 1, L_0x5f5acedeedc0, L_0x5f5acedef0e0, C4<1>, C4<1>;
v0x5f5acec184c0_0 .net "in_a", 0 0, L_0x5f5acedeedc0;  alias, 1 drivers
v0x5f5acec185a0_0 .net "in_b", 0 0, L_0x5f5acedef0e0;  alias, 1 drivers
v0x5f5acec18660_0 .net "out", 0 0, L_0x5f5acedef2a0;  alias, 1 drivers
S_0x5f5acec187b0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec18090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec18f20_0 .net "in_a", 0 0, L_0x5f5acedef2a0;  alias, 1 drivers
v0x5f5acec18fc0_0 .net "out", 0 0, L_0x5f5acedef350;  alias, 1 drivers
S_0x5f5acec189d0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec187b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedef350 .functor NAND 1, L_0x5f5acedef2a0, L_0x5f5acedef2a0, C4<1>, C4<1>;
v0x5f5acec18c40_0 .net "in_a", 0 0, L_0x5f5acedef2a0;  alias, 1 drivers
v0x5f5acec18d30_0 .net "in_b", 0 0, L_0x5f5acedef2a0;  alias, 1 drivers
v0x5f5acec18e20_0 .net "out", 0 0, L_0x5f5acedef350;  alias, 1 drivers
S_0x5f5acec194e0 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5acec15590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec19c10_0 .net "in_a", 0 0, L_0x5f5acedeed10;  alias, 1 drivers
v0x5f5acec19cb0_0 .net "out", 0 0, L_0x5f5acedeedc0;  alias, 1 drivers
S_0x5f5acec196b0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec194e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedeedc0 .functor NAND 1, L_0x5f5acedeed10, L_0x5f5acedeed10, C4<1>, C4<1>;
v0x5f5acec19920_0 .net "in_a", 0 0, L_0x5f5acedeed10;  alias, 1 drivers
v0x5f5acec199e0_0 .net "in_b", 0 0, L_0x5f5acedeed10;  alias, 1 drivers
v0x5f5acec19b30_0 .net "out", 0 0, L_0x5f5acedeedc0;  alias, 1 drivers
S_0x5f5acec19db0 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5acec15590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec1a580_0 .net "in_a", 0 0, L_0x5f5acedef030;  alias, 1 drivers
v0x5f5acec1a620_0 .net "out", 0 0, L_0x5f5acedef0e0;  alias, 1 drivers
S_0x5f5acec1a020 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec19db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedef0e0 .functor NAND 1, L_0x5f5acedef030, L_0x5f5acedef030, C4<1>, C4<1>;
v0x5f5acec1a290_0 .net "in_a", 0 0, L_0x5f5acedef030;  alias, 1 drivers
v0x5f5acec1a350_0 .net "in_b", 0 0, L_0x5f5acedef030;  alias, 1 drivers
v0x5f5acec1a4a0_0 .net "out", 0 0, L_0x5f5acedef0e0;  alias, 1 drivers
S_0x5f5acec1a720 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5acec15590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec1aec0_0 .net "in_a", 0 0, L_0x5f5acedef350;  alias, 1 drivers
v0x5f5acec1af60_0 .net "out", 0 0, L_0x5f5acedef400;  alias, 1 drivers
S_0x5f5acec1a940 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec1a720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedef400 .functor NAND 1, L_0x5f5acedef350, L_0x5f5acedef350, C4<1>, C4<1>;
v0x5f5acec1abb0_0 .net "in_a", 0 0, L_0x5f5acedef350;  alias, 1 drivers
v0x5f5acec1ac70_0 .net "in_b", 0 0, L_0x5f5acedef350;  alias, 1 drivers
v0x5f5acec1adc0_0 .net "out", 0 0, L_0x5f5acedef400;  alias, 1 drivers
S_0x5f5acec1bf00 .scope module, "mux_gate4" "Mux" 4 11, 5 3 0, S_0x5f5acebba940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acec25a70_0 .net "in_a", 0 0, L_0x5f5acedf03d0;  1 drivers
v0x5f5acec25b10_0 .net "in_b", 0 0, L_0x5f5acedf0470;  1 drivers
v0x5f5acec25c20_0 .net "out", 0 0, L_0x5f5acedf0210;  1 drivers
v0x5f5acec25cc0_0 .net "sel", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec25d60_0 .net "sel_out", 0 0, L_0x5f5acedef700;  1 drivers
v0x5f5acec25ee0_0 .net "temp_a_out", 0 0, L_0x5f5acedef860;  1 drivers
v0x5f5acec26090_0 .net "temp_b_out", 0 0, L_0x5f5acedef9c0;  1 drivers
S_0x5f5acec1c100 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5acec1bf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec1d160_0 .net "in_a", 0 0, L_0x5f5acedf03d0;  alias, 1 drivers
v0x5f5acec1d230_0 .net "in_b", 0 0, L_0x5f5acedef700;  alias, 1 drivers
v0x5f5acec1d300_0 .net "out", 0 0, L_0x5f5acedef860;  alias, 1 drivers
v0x5f5acec1d420_0 .net "temp_out", 0 0, L_0x5f5acedef7b0;  1 drivers
S_0x5f5acec1c370 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec1c100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedef7b0 .functor NAND 1, L_0x5f5acedf03d0, L_0x5f5acedef700, C4<1>, C4<1>;
v0x5f5acec1c5e0_0 .net "in_a", 0 0, L_0x5f5acedf03d0;  alias, 1 drivers
v0x5f5acec1c6c0_0 .net "in_b", 0 0, L_0x5f5acedef700;  alias, 1 drivers
v0x5f5acec1c780_0 .net "out", 0 0, L_0x5f5acedef7b0;  alias, 1 drivers
S_0x5f5acec1c8a0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec1c100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec1cfe0_0 .net "in_a", 0 0, L_0x5f5acedef7b0;  alias, 1 drivers
v0x5f5acec1d080_0 .net "out", 0 0, L_0x5f5acedef860;  alias, 1 drivers
S_0x5f5acec1cac0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec1c8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedef860 .functor NAND 1, L_0x5f5acedef7b0, L_0x5f5acedef7b0, C4<1>, C4<1>;
v0x5f5acec1cd30_0 .net "in_a", 0 0, L_0x5f5acedef7b0;  alias, 1 drivers
v0x5f5acec1cdf0_0 .net "in_b", 0 0, L_0x5f5acedef7b0;  alias, 1 drivers
v0x5f5acec1cee0_0 .net "out", 0 0, L_0x5f5acedef860;  alias, 1 drivers
S_0x5f5acec1d4e0 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5acec1bf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec1e4f0_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec1e590_0 .net "in_b", 0 0, L_0x5f5acedf0470;  alias, 1 drivers
v0x5f5acec1e680_0 .net "out", 0 0, L_0x5f5acedef9c0;  alias, 1 drivers
v0x5f5acec1e7a0_0 .net "temp_out", 0 0, L_0x5f5acedef910;  1 drivers
S_0x5f5acec1d6c0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec1d4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedef910 .functor NAND 1, L_0x5f5acedfaa50, L_0x5f5acedf0470, C4<1>, C4<1>;
v0x5f5acec1d930_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec1d9f0_0 .net "in_b", 0 0, L_0x5f5acedf0470;  alias, 1 drivers
v0x5f5acec1dab0_0 .net "out", 0 0, L_0x5f5acedef910;  alias, 1 drivers
S_0x5f5acec1dbd0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec1d4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec1e340_0 .net "in_a", 0 0, L_0x5f5acedef910;  alias, 1 drivers
v0x5f5acec1e3e0_0 .net "out", 0 0, L_0x5f5acedef9c0;  alias, 1 drivers
S_0x5f5acec1ddf0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec1dbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedef9c0 .functor NAND 1, L_0x5f5acedef910, L_0x5f5acedef910, C4<1>, C4<1>;
v0x5f5acec1e060_0 .net "in_a", 0 0, L_0x5f5acedef910;  alias, 1 drivers
v0x5f5acec1e150_0 .net "in_b", 0 0, L_0x5f5acedef910;  alias, 1 drivers
v0x5f5acec1e240_0 .net "out", 0 0, L_0x5f5acedef9c0;  alias, 1 drivers
S_0x5f5acec1e860 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5acec1bf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec1ef60_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec1f810_0 .net "out", 0 0, L_0x5f5acedef700;  alias, 1 drivers
S_0x5f5acec1ea30 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec1e860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedef700 .functor NAND 1, L_0x5f5acedfaa50, L_0x5f5acedfaa50, C4<1>, C4<1>;
v0x5f5acec1ec80_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec1ed40_0 .net "in_b", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec1ee00_0 .net "out", 0 0, L_0x5f5acedef700;  alias, 1 drivers
S_0x5f5acec1f910 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5acec1bf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec253c0_0 .net "branch1_out", 0 0, L_0x5f5acedefbd0;  1 drivers
v0x5f5acec254f0_0 .net "branch2_out", 0 0, L_0x5f5acedefef0;  1 drivers
v0x5f5acec25640_0 .net "in_a", 0 0, L_0x5f5acedef860;  alias, 1 drivers
v0x5f5acec25710_0 .net "in_b", 0 0, L_0x5f5acedef9c0;  alias, 1 drivers
v0x5f5acec257b0_0 .net "out", 0 0, L_0x5f5acedf0210;  alias, 1 drivers
v0x5f5acec25850_0 .net "temp1_out", 0 0, L_0x5f5acedefb20;  1 drivers
v0x5f5acec258f0_0 .net "temp2_out", 0 0, L_0x5f5acedefe40;  1 drivers
v0x5f5acec25990_0 .net "temp3_out", 0 0, L_0x5f5acedf0160;  1 drivers
S_0x5f5acec1fb40 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5acec1f910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec20c00_0 .net "in_a", 0 0, L_0x5f5acedef860;  alias, 1 drivers
v0x5f5acec20ca0_0 .net "in_b", 0 0, L_0x5f5acedef860;  alias, 1 drivers
v0x5f5acec20d60_0 .net "out", 0 0, L_0x5f5acedefb20;  alias, 1 drivers
v0x5f5acec20e80_0 .net "temp_out", 0 0, L_0x5f5acedefa70;  1 drivers
S_0x5f5acec1fdb0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec1fb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedefa70 .functor NAND 1, L_0x5f5acedef860, L_0x5f5acedef860, C4<1>, C4<1>;
v0x5f5acec20020_0 .net "in_a", 0 0, L_0x5f5acedef860;  alias, 1 drivers
v0x5f5acec200e0_0 .net "in_b", 0 0, L_0x5f5acedef860;  alias, 1 drivers
v0x5f5acec20230_0 .net "out", 0 0, L_0x5f5acedefa70;  alias, 1 drivers
S_0x5f5acec20330 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec1fb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec20a50_0 .net "in_a", 0 0, L_0x5f5acedefa70;  alias, 1 drivers
v0x5f5acec20af0_0 .net "out", 0 0, L_0x5f5acedefb20;  alias, 1 drivers
S_0x5f5acec20500 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec20330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedefb20 .functor NAND 1, L_0x5f5acedefa70, L_0x5f5acedefa70, C4<1>, C4<1>;
v0x5f5acec20770_0 .net "in_a", 0 0, L_0x5f5acedefa70;  alias, 1 drivers
v0x5f5acec20860_0 .net "in_b", 0 0, L_0x5f5acedefa70;  alias, 1 drivers
v0x5f5acec20950_0 .net "out", 0 0, L_0x5f5acedefb20;  alias, 1 drivers
S_0x5f5acec20ff0 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5acec1f910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec22020_0 .net "in_a", 0 0, L_0x5f5acedef9c0;  alias, 1 drivers
v0x5f5acec220c0_0 .net "in_b", 0 0, L_0x5f5acedef9c0;  alias, 1 drivers
v0x5f5acec22180_0 .net "out", 0 0, L_0x5f5acedefe40;  alias, 1 drivers
v0x5f5acec222a0_0 .net "temp_out", 0 0, L_0x5f5acedefd90;  1 drivers
S_0x5f5acec211d0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec20ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedefd90 .functor NAND 1, L_0x5f5acedef9c0, L_0x5f5acedef9c0, C4<1>, C4<1>;
v0x5f5acec21440_0 .net "in_a", 0 0, L_0x5f5acedef9c0;  alias, 1 drivers
v0x5f5acec21500_0 .net "in_b", 0 0, L_0x5f5acedef9c0;  alias, 1 drivers
v0x5f5acec21650_0 .net "out", 0 0, L_0x5f5acedefd90;  alias, 1 drivers
S_0x5f5acec21750 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec20ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec21e70_0 .net "in_a", 0 0, L_0x5f5acedefd90;  alias, 1 drivers
v0x5f5acec21f10_0 .net "out", 0 0, L_0x5f5acedefe40;  alias, 1 drivers
S_0x5f5acec21920 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec21750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedefe40 .functor NAND 1, L_0x5f5acedefd90, L_0x5f5acedefd90, C4<1>, C4<1>;
v0x5f5acec21b90_0 .net "in_a", 0 0, L_0x5f5acedefd90;  alias, 1 drivers
v0x5f5acec21c80_0 .net "in_b", 0 0, L_0x5f5acedefd90;  alias, 1 drivers
v0x5f5acec21d70_0 .net "out", 0 0, L_0x5f5acedefe40;  alias, 1 drivers
S_0x5f5acec22410 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5acec1f910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec23450_0 .net "in_a", 0 0, L_0x5f5acedefbd0;  alias, 1 drivers
v0x5f5acec23520_0 .net "in_b", 0 0, L_0x5f5acedefef0;  alias, 1 drivers
v0x5f5acec235f0_0 .net "out", 0 0, L_0x5f5acedf0160;  alias, 1 drivers
v0x5f5acec23710_0 .net "temp_out", 0 0, L_0x5f5acedf00b0;  1 drivers
S_0x5f5acec225f0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec22410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf00b0 .functor NAND 1, L_0x5f5acedefbd0, L_0x5f5acedefef0, C4<1>, C4<1>;
v0x5f5acec22840_0 .net "in_a", 0 0, L_0x5f5acedefbd0;  alias, 1 drivers
v0x5f5acec22920_0 .net "in_b", 0 0, L_0x5f5acedefef0;  alias, 1 drivers
v0x5f5acec229e0_0 .net "out", 0 0, L_0x5f5acedf00b0;  alias, 1 drivers
S_0x5f5acec22b30 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec22410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec232a0_0 .net "in_a", 0 0, L_0x5f5acedf00b0;  alias, 1 drivers
v0x5f5acec23340_0 .net "out", 0 0, L_0x5f5acedf0160;  alias, 1 drivers
S_0x5f5acec22d50 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec22b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf0160 .functor NAND 1, L_0x5f5acedf00b0, L_0x5f5acedf00b0, C4<1>, C4<1>;
v0x5f5acec22fc0_0 .net "in_a", 0 0, L_0x5f5acedf00b0;  alias, 1 drivers
v0x5f5acec230b0_0 .net "in_b", 0 0, L_0x5f5acedf00b0;  alias, 1 drivers
v0x5f5acec231a0_0 .net "out", 0 0, L_0x5f5acedf0160;  alias, 1 drivers
S_0x5f5acec23860 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5acec1f910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec23f90_0 .net "in_a", 0 0, L_0x5f5acedefb20;  alias, 1 drivers
v0x5f5acec24030_0 .net "out", 0 0, L_0x5f5acedefbd0;  alias, 1 drivers
S_0x5f5acec23a30 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec23860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedefbd0 .functor NAND 1, L_0x5f5acedefb20, L_0x5f5acedefb20, C4<1>, C4<1>;
v0x5f5acec23ca0_0 .net "in_a", 0 0, L_0x5f5acedefb20;  alias, 1 drivers
v0x5f5acec23d60_0 .net "in_b", 0 0, L_0x5f5acedefb20;  alias, 1 drivers
v0x5f5acec23eb0_0 .net "out", 0 0, L_0x5f5acedefbd0;  alias, 1 drivers
S_0x5f5acec24130 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5acec1f910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec24900_0 .net "in_a", 0 0, L_0x5f5acedefe40;  alias, 1 drivers
v0x5f5acec249a0_0 .net "out", 0 0, L_0x5f5acedefef0;  alias, 1 drivers
S_0x5f5acec243a0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec24130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedefef0 .functor NAND 1, L_0x5f5acedefe40, L_0x5f5acedefe40, C4<1>, C4<1>;
v0x5f5acec24610_0 .net "in_a", 0 0, L_0x5f5acedefe40;  alias, 1 drivers
v0x5f5acec246d0_0 .net "in_b", 0 0, L_0x5f5acedefe40;  alias, 1 drivers
v0x5f5acec24820_0 .net "out", 0 0, L_0x5f5acedefef0;  alias, 1 drivers
S_0x5f5acec24aa0 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5acec1f910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec25240_0 .net "in_a", 0 0, L_0x5f5acedf0160;  alias, 1 drivers
v0x5f5acec252e0_0 .net "out", 0 0, L_0x5f5acedf0210;  alias, 1 drivers
S_0x5f5acec24cc0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec24aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf0210 .functor NAND 1, L_0x5f5acedf0160, L_0x5f5acedf0160, C4<1>, C4<1>;
v0x5f5acec24f30_0 .net "in_a", 0 0, L_0x5f5acedf0160;  alias, 1 drivers
v0x5f5acec24ff0_0 .net "in_b", 0 0, L_0x5f5acedf0160;  alias, 1 drivers
v0x5f5acec25140_0 .net "out", 0 0, L_0x5f5acedf0210;  alias, 1 drivers
S_0x5f5acec26280 .scope module, "mux_gate5" "Mux" 4 12, 5 3 0, S_0x5f5acebba940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acec2f5e0_0 .net "in_a", 0 0, L_0x5f5acedf1240;  1 drivers
v0x5f5acec2f680_0 .net "in_b", 0 0, L_0x5f5acedf13f0;  1 drivers
v0x5f5acec2f790_0 .net "out", 0 0, L_0x5f5acedf1080;  1 drivers
v0x5f5acec2f830_0 .net "sel", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec2f8d0_0 .net "sel_out", 0 0, L_0x5f5acedf0570;  1 drivers
v0x5f5acec2fa50_0 .net "temp_a_out", 0 0, L_0x5f5acedf06d0;  1 drivers
v0x5f5acec2fc00_0 .net "temp_b_out", 0 0, L_0x5f5acedf0830;  1 drivers
S_0x5f5acec26480 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5acec26280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec274e0_0 .net "in_a", 0 0, L_0x5f5acedf1240;  alias, 1 drivers
v0x5f5acec275b0_0 .net "in_b", 0 0, L_0x5f5acedf0570;  alias, 1 drivers
v0x5f5acec27680_0 .net "out", 0 0, L_0x5f5acedf06d0;  alias, 1 drivers
v0x5f5acec277a0_0 .net "temp_out", 0 0, L_0x5f5acedf0620;  1 drivers
S_0x5f5acec266f0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec26480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf0620 .functor NAND 1, L_0x5f5acedf1240, L_0x5f5acedf0570, C4<1>, C4<1>;
v0x5f5acec26960_0 .net "in_a", 0 0, L_0x5f5acedf1240;  alias, 1 drivers
v0x5f5acec26a40_0 .net "in_b", 0 0, L_0x5f5acedf0570;  alias, 1 drivers
v0x5f5acec26b00_0 .net "out", 0 0, L_0x5f5acedf0620;  alias, 1 drivers
S_0x5f5acec26c20 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec26480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec27360_0 .net "in_a", 0 0, L_0x5f5acedf0620;  alias, 1 drivers
v0x5f5acec27400_0 .net "out", 0 0, L_0x5f5acedf06d0;  alias, 1 drivers
S_0x5f5acec26e40 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec26c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf06d0 .functor NAND 1, L_0x5f5acedf0620, L_0x5f5acedf0620, C4<1>, C4<1>;
v0x5f5acec270b0_0 .net "in_a", 0 0, L_0x5f5acedf0620;  alias, 1 drivers
v0x5f5acec27170_0 .net "in_b", 0 0, L_0x5f5acedf0620;  alias, 1 drivers
v0x5f5acec27260_0 .net "out", 0 0, L_0x5f5acedf06d0;  alias, 1 drivers
S_0x5f5acec27860 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5acec26280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec28870_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec28910_0 .net "in_b", 0 0, L_0x5f5acedf13f0;  alias, 1 drivers
v0x5f5acec28a00_0 .net "out", 0 0, L_0x5f5acedf0830;  alias, 1 drivers
v0x5f5acec28b20_0 .net "temp_out", 0 0, L_0x5f5acedf0780;  1 drivers
S_0x5f5acec27a40 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec27860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf0780 .functor NAND 1, L_0x5f5acedfaa50, L_0x5f5acedf13f0, C4<1>, C4<1>;
v0x5f5acec27cb0_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec27d70_0 .net "in_b", 0 0, L_0x5f5acedf13f0;  alias, 1 drivers
v0x5f5acec27e30_0 .net "out", 0 0, L_0x5f5acedf0780;  alias, 1 drivers
S_0x5f5acec27f50 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec27860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec286c0_0 .net "in_a", 0 0, L_0x5f5acedf0780;  alias, 1 drivers
v0x5f5acec28760_0 .net "out", 0 0, L_0x5f5acedf0830;  alias, 1 drivers
S_0x5f5acec28170 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec27f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf0830 .functor NAND 1, L_0x5f5acedf0780, L_0x5f5acedf0780, C4<1>, C4<1>;
v0x5f5acec283e0_0 .net "in_a", 0 0, L_0x5f5acedf0780;  alias, 1 drivers
v0x5f5acec284d0_0 .net "in_b", 0 0, L_0x5f5acedf0780;  alias, 1 drivers
v0x5f5acec285c0_0 .net "out", 0 0, L_0x5f5acedf0830;  alias, 1 drivers
S_0x5f5acec28be0 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5acec26280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec292e0_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec29380_0 .net "out", 0 0, L_0x5f5acedf0570;  alias, 1 drivers
S_0x5f5acec28db0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec28be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf0570 .functor NAND 1, L_0x5f5acedfaa50, L_0x5f5acedfaa50, C4<1>, C4<1>;
v0x5f5acec29000_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec290c0_0 .net "in_b", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec29180_0 .net "out", 0 0, L_0x5f5acedf0570;  alias, 1 drivers
S_0x5f5acec29480 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5acec26280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec2ef30_0 .net "branch1_out", 0 0, L_0x5f5acedf0a40;  1 drivers
v0x5f5acec2f060_0 .net "branch2_out", 0 0, L_0x5f5acedf0d60;  1 drivers
v0x5f5acec2f1b0_0 .net "in_a", 0 0, L_0x5f5acedf06d0;  alias, 1 drivers
v0x5f5acec2f280_0 .net "in_b", 0 0, L_0x5f5acedf0830;  alias, 1 drivers
v0x5f5acec2f320_0 .net "out", 0 0, L_0x5f5acedf1080;  alias, 1 drivers
v0x5f5acec2f3c0_0 .net "temp1_out", 0 0, L_0x5f5acedf0990;  1 drivers
v0x5f5acec2f460_0 .net "temp2_out", 0 0, L_0x5f5acedf0cb0;  1 drivers
v0x5f5acec2f500_0 .net "temp3_out", 0 0, L_0x5f5acedf0fd0;  1 drivers
S_0x5f5acec296b0 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5acec29480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec2a770_0 .net "in_a", 0 0, L_0x5f5acedf06d0;  alias, 1 drivers
v0x5f5acec2a810_0 .net "in_b", 0 0, L_0x5f5acedf06d0;  alias, 1 drivers
v0x5f5acec2a8d0_0 .net "out", 0 0, L_0x5f5acedf0990;  alias, 1 drivers
v0x5f5acec2a9f0_0 .net "temp_out", 0 0, L_0x5f5acedf08e0;  1 drivers
S_0x5f5acec29920 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec296b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf08e0 .functor NAND 1, L_0x5f5acedf06d0, L_0x5f5acedf06d0, C4<1>, C4<1>;
v0x5f5acec29b90_0 .net "in_a", 0 0, L_0x5f5acedf06d0;  alias, 1 drivers
v0x5f5acec29c50_0 .net "in_b", 0 0, L_0x5f5acedf06d0;  alias, 1 drivers
v0x5f5acec29da0_0 .net "out", 0 0, L_0x5f5acedf08e0;  alias, 1 drivers
S_0x5f5acec29ea0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec296b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec2a5c0_0 .net "in_a", 0 0, L_0x5f5acedf08e0;  alias, 1 drivers
v0x5f5acec2a660_0 .net "out", 0 0, L_0x5f5acedf0990;  alias, 1 drivers
S_0x5f5acec2a070 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec29ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf0990 .functor NAND 1, L_0x5f5acedf08e0, L_0x5f5acedf08e0, C4<1>, C4<1>;
v0x5f5acec2a2e0_0 .net "in_a", 0 0, L_0x5f5acedf08e0;  alias, 1 drivers
v0x5f5acec2a3d0_0 .net "in_b", 0 0, L_0x5f5acedf08e0;  alias, 1 drivers
v0x5f5acec2a4c0_0 .net "out", 0 0, L_0x5f5acedf0990;  alias, 1 drivers
S_0x5f5acec2ab60 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5acec29480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec2bb90_0 .net "in_a", 0 0, L_0x5f5acedf0830;  alias, 1 drivers
v0x5f5acec2bc30_0 .net "in_b", 0 0, L_0x5f5acedf0830;  alias, 1 drivers
v0x5f5acec2bcf0_0 .net "out", 0 0, L_0x5f5acedf0cb0;  alias, 1 drivers
v0x5f5acec2be10_0 .net "temp_out", 0 0, L_0x5f5acedf0c00;  1 drivers
S_0x5f5acec2ad40 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec2ab60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf0c00 .functor NAND 1, L_0x5f5acedf0830, L_0x5f5acedf0830, C4<1>, C4<1>;
v0x5f5acec2afb0_0 .net "in_a", 0 0, L_0x5f5acedf0830;  alias, 1 drivers
v0x5f5acec2b070_0 .net "in_b", 0 0, L_0x5f5acedf0830;  alias, 1 drivers
v0x5f5acec2b1c0_0 .net "out", 0 0, L_0x5f5acedf0c00;  alias, 1 drivers
S_0x5f5acec2b2c0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec2ab60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec2b9e0_0 .net "in_a", 0 0, L_0x5f5acedf0c00;  alias, 1 drivers
v0x5f5acec2ba80_0 .net "out", 0 0, L_0x5f5acedf0cb0;  alias, 1 drivers
S_0x5f5acec2b490 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec2b2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf0cb0 .functor NAND 1, L_0x5f5acedf0c00, L_0x5f5acedf0c00, C4<1>, C4<1>;
v0x5f5acec2b700_0 .net "in_a", 0 0, L_0x5f5acedf0c00;  alias, 1 drivers
v0x5f5acec2b7f0_0 .net "in_b", 0 0, L_0x5f5acedf0c00;  alias, 1 drivers
v0x5f5acec2b8e0_0 .net "out", 0 0, L_0x5f5acedf0cb0;  alias, 1 drivers
S_0x5f5acec2bf80 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5acec29480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec2cfc0_0 .net "in_a", 0 0, L_0x5f5acedf0a40;  alias, 1 drivers
v0x5f5acec2d090_0 .net "in_b", 0 0, L_0x5f5acedf0d60;  alias, 1 drivers
v0x5f5acec2d160_0 .net "out", 0 0, L_0x5f5acedf0fd0;  alias, 1 drivers
v0x5f5acec2d280_0 .net "temp_out", 0 0, L_0x5f5acedf0f20;  1 drivers
S_0x5f5acec2c160 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec2bf80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf0f20 .functor NAND 1, L_0x5f5acedf0a40, L_0x5f5acedf0d60, C4<1>, C4<1>;
v0x5f5acec2c3b0_0 .net "in_a", 0 0, L_0x5f5acedf0a40;  alias, 1 drivers
v0x5f5acec2c490_0 .net "in_b", 0 0, L_0x5f5acedf0d60;  alias, 1 drivers
v0x5f5acec2c550_0 .net "out", 0 0, L_0x5f5acedf0f20;  alias, 1 drivers
S_0x5f5acec2c6a0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec2bf80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec2ce10_0 .net "in_a", 0 0, L_0x5f5acedf0f20;  alias, 1 drivers
v0x5f5acec2ceb0_0 .net "out", 0 0, L_0x5f5acedf0fd0;  alias, 1 drivers
S_0x5f5acec2c8c0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec2c6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf0fd0 .functor NAND 1, L_0x5f5acedf0f20, L_0x5f5acedf0f20, C4<1>, C4<1>;
v0x5f5acec2cb30_0 .net "in_a", 0 0, L_0x5f5acedf0f20;  alias, 1 drivers
v0x5f5acec2cc20_0 .net "in_b", 0 0, L_0x5f5acedf0f20;  alias, 1 drivers
v0x5f5acec2cd10_0 .net "out", 0 0, L_0x5f5acedf0fd0;  alias, 1 drivers
S_0x5f5acec2d3d0 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5acec29480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec2db00_0 .net "in_a", 0 0, L_0x5f5acedf0990;  alias, 1 drivers
v0x5f5acec2dba0_0 .net "out", 0 0, L_0x5f5acedf0a40;  alias, 1 drivers
S_0x5f5acec2d5a0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec2d3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf0a40 .functor NAND 1, L_0x5f5acedf0990, L_0x5f5acedf0990, C4<1>, C4<1>;
v0x5f5acec2d810_0 .net "in_a", 0 0, L_0x5f5acedf0990;  alias, 1 drivers
v0x5f5acec2d8d0_0 .net "in_b", 0 0, L_0x5f5acedf0990;  alias, 1 drivers
v0x5f5acec2da20_0 .net "out", 0 0, L_0x5f5acedf0a40;  alias, 1 drivers
S_0x5f5acec2dca0 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5acec29480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec2e470_0 .net "in_a", 0 0, L_0x5f5acedf0cb0;  alias, 1 drivers
v0x5f5acec2e510_0 .net "out", 0 0, L_0x5f5acedf0d60;  alias, 1 drivers
S_0x5f5acec2df10 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec2dca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf0d60 .functor NAND 1, L_0x5f5acedf0cb0, L_0x5f5acedf0cb0, C4<1>, C4<1>;
v0x5f5acec2e180_0 .net "in_a", 0 0, L_0x5f5acedf0cb0;  alias, 1 drivers
v0x5f5acec2e240_0 .net "in_b", 0 0, L_0x5f5acedf0cb0;  alias, 1 drivers
v0x5f5acec2e390_0 .net "out", 0 0, L_0x5f5acedf0d60;  alias, 1 drivers
S_0x5f5acec2e610 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5acec29480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec2edb0_0 .net "in_a", 0 0, L_0x5f5acedf0fd0;  alias, 1 drivers
v0x5f5acec2ee50_0 .net "out", 0 0, L_0x5f5acedf1080;  alias, 1 drivers
S_0x5f5acec2e830 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec2e610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf1080 .functor NAND 1, L_0x5f5acedf0fd0, L_0x5f5acedf0fd0, C4<1>, C4<1>;
v0x5f5acec2eaa0_0 .net "in_a", 0 0, L_0x5f5acedf0fd0;  alias, 1 drivers
v0x5f5acec2eb60_0 .net "in_b", 0 0, L_0x5f5acedf0fd0;  alias, 1 drivers
v0x5f5acec2ecb0_0 .net "out", 0 0, L_0x5f5acedf1080;  alias, 1 drivers
S_0x5f5acec2fdf0 .scope module, "mux_gate6" "Mux" 4 13, 5 3 0, S_0x5f5acebba940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acec39150_0 .net "in_a", 0 0, L_0x5f5acedf22e0;  1 drivers
v0x5f5acec391f0_0 .net "in_b", 0 0, L_0x5f5acedf2380;  1 drivers
v0x5f5acec39300_0 .net "out", 0 0, L_0x5f5acedf2120;  1 drivers
v0x5f5acec393a0_0 .net "sel", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec39440_0 .net "sel_out", 0 0, L_0x5f5acedf1610;  1 drivers
v0x5f5acec395c0_0 .net "temp_a_out", 0 0, L_0x5f5acedf1770;  1 drivers
v0x5f5acec39770_0 .net "temp_b_out", 0 0, L_0x5f5acedf18d0;  1 drivers
S_0x5f5acec2fff0 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5acec2fdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec31050_0 .net "in_a", 0 0, L_0x5f5acedf22e0;  alias, 1 drivers
v0x5f5acec31120_0 .net "in_b", 0 0, L_0x5f5acedf1610;  alias, 1 drivers
v0x5f5acec311f0_0 .net "out", 0 0, L_0x5f5acedf1770;  alias, 1 drivers
v0x5f5acec31310_0 .net "temp_out", 0 0, L_0x5f5acedf16c0;  1 drivers
S_0x5f5acec30260 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec2fff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf16c0 .functor NAND 1, L_0x5f5acedf22e0, L_0x5f5acedf1610, C4<1>, C4<1>;
v0x5f5acec304d0_0 .net "in_a", 0 0, L_0x5f5acedf22e0;  alias, 1 drivers
v0x5f5acec305b0_0 .net "in_b", 0 0, L_0x5f5acedf1610;  alias, 1 drivers
v0x5f5acec30670_0 .net "out", 0 0, L_0x5f5acedf16c0;  alias, 1 drivers
S_0x5f5acec30790 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec2fff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec30ed0_0 .net "in_a", 0 0, L_0x5f5acedf16c0;  alias, 1 drivers
v0x5f5acec30f70_0 .net "out", 0 0, L_0x5f5acedf1770;  alias, 1 drivers
S_0x5f5acec309b0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec30790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf1770 .functor NAND 1, L_0x5f5acedf16c0, L_0x5f5acedf16c0, C4<1>, C4<1>;
v0x5f5acec30c20_0 .net "in_a", 0 0, L_0x5f5acedf16c0;  alias, 1 drivers
v0x5f5acec30ce0_0 .net "in_b", 0 0, L_0x5f5acedf16c0;  alias, 1 drivers
v0x5f5acec30dd0_0 .net "out", 0 0, L_0x5f5acedf1770;  alias, 1 drivers
S_0x5f5acec313d0 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5acec2fdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec323e0_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec32480_0 .net "in_b", 0 0, L_0x5f5acedf2380;  alias, 1 drivers
v0x5f5acec32570_0 .net "out", 0 0, L_0x5f5acedf18d0;  alias, 1 drivers
v0x5f5acec32690_0 .net "temp_out", 0 0, L_0x5f5acedf1820;  1 drivers
S_0x5f5acec315b0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec313d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf1820 .functor NAND 1, L_0x5f5acedfaa50, L_0x5f5acedf2380, C4<1>, C4<1>;
v0x5f5acec31820_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec318e0_0 .net "in_b", 0 0, L_0x5f5acedf2380;  alias, 1 drivers
v0x5f5acec319a0_0 .net "out", 0 0, L_0x5f5acedf1820;  alias, 1 drivers
S_0x5f5acec31ac0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec313d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec32230_0 .net "in_a", 0 0, L_0x5f5acedf1820;  alias, 1 drivers
v0x5f5acec322d0_0 .net "out", 0 0, L_0x5f5acedf18d0;  alias, 1 drivers
S_0x5f5acec31ce0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec31ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf18d0 .functor NAND 1, L_0x5f5acedf1820, L_0x5f5acedf1820, C4<1>, C4<1>;
v0x5f5acec31f50_0 .net "in_a", 0 0, L_0x5f5acedf1820;  alias, 1 drivers
v0x5f5acec32040_0 .net "in_b", 0 0, L_0x5f5acedf1820;  alias, 1 drivers
v0x5f5acec32130_0 .net "out", 0 0, L_0x5f5acedf18d0;  alias, 1 drivers
S_0x5f5acec32750 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5acec2fdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec32e50_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec32ef0_0 .net "out", 0 0, L_0x5f5acedf1610;  alias, 1 drivers
S_0x5f5acec32920 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec32750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf1610 .functor NAND 1, L_0x5f5acedfaa50, L_0x5f5acedfaa50, C4<1>, C4<1>;
v0x5f5acec32b70_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec32c30_0 .net "in_b", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec32cf0_0 .net "out", 0 0, L_0x5f5acedf1610;  alias, 1 drivers
S_0x5f5acec32ff0 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5acec2fdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec38aa0_0 .net "branch1_out", 0 0, L_0x5f5acedf1ae0;  1 drivers
v0x5f5acec38bd0_0 .net "branch2_out", 0 0, L_0x5f5acedf1e00;  1 drivers
v0x5f5acec38d20_0 .net "in_a", 0 0, L_0x5f5acedf1770;  alias, 1 drivers
v0x5f5acec38df0_0 .net "in_b", 0 0, L_0x5f5acedf18d0;  alias, 1 drivers
v0x5f5acec38e90_0 .net "out", 0 0, L_0x5f5acedf2120;  alias, 1 drivers
v0x5f5acec38f30_0 .net "temp1_out", 0 0, L_0x5f5acedf1a30;  1 drivers
v0x5f5acec38fd0_0 .net "temp2_out", 0 0, L_0x5f5acedf1d50;  1 drivers
v0x5f5acec39070_0 .net "temp3_out", 0 0, L_0x5f5acedf2070;  1 drivers
S_0x5f5acec33220 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5acec32ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec342e0_0 .net "in_a", 0 0, L_0x5f5acedf1770;  alias, 1 drivers
v0x5f5acec34380_0 .net "in_b", 0 0, L_0x5f5acedf1770;  alias, 1 drivers
v0x5f5acec34440_0 .net "out", 0 0, L_0x5f5acedf1a30;  alias, 1 drivers
v0x5f5acec34560_0 .net "temp_out", 0 0, L_0x5f5acedf1980;  1 drivers
S_0x5f5acec33490 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec33220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf1980 .functor NAND 1, L_0x5f5acedf1770, L_0x5f5acedf1770, C4<1>, C4<1>;
v0x5f5acec33700_0 .net "in_a", 0 0, L_0x5f5acedf1770;  alias, 1 drivers
v0x5f5acec337c0_0 .net "in_b", 0 0, L_0x5f5acedf1770;  alias, 1 drivers
v0x5f5acec33910_0 .net "out", 0 0, L_0x5f5acedf1980;  alias, 1 drivers
S_0x5f5acec33a10 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec33220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec34130_0 .net "in_a", 0 0, L_0x5f5acedf1980;  alias, 1 drivers
v0x5f5acec341d0_0 .net "out", 0 0, L_0x5f5acedf1a30;  alias, 1 drivers
S_0x5f5acec33be0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec33a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf1a30 .functor NAND 1, L_0x5f5acedf1980, L_0x5f5acedf1980, C4<1>, C4<1>;
v0x5f5acec33e50_0 .net "in_a", 0 0, L_0x5f5acedf1980;  alias, 1 drivers
v0x5f5acec33f40_0 .net "in_b", 0 0, L_0x5f5acedf1980;  alias, 1 drivers
v0x5f5acec34030_0 .net "out", 0 0, L_0x5f5acedf1a30;  alias, 1 drivers
S_0x5f5acec346d0 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5acec32ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec35700_0 .net "in_a", 0 0, L_0x5f5acedf18d0;  alias, 1 drivers
v0x5f5acec357a0_0 .net "in_b", 0 0, L_0x5f5acedf18d0;  alias, 1 drivers
v0x5f5acec35860_0 .net "out", 0 0, L_0x5f5acedf1d50;  alias, 1 drivers
v0x5f5acec35980_0 .net "temp_out", 0 0, L_0x5f5acedf1ca0;  1 drivers
S_0x5f5acec348b0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec346d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf1ca0 .functor NAND 1, L_0x5f5acedf18d0, L_0x5f5acedf18d0, C4<1>, C4<1>;
v0x5f5acec34b20_0 .net "in_a", 0 0, L_0x5f5acedf18d0;  alias, 1 drivers
v0x5f5acec34be0_0 .net "in_b", 0 0, L_0x5f5acedf18d0;  alias, 1 drivers
v0x5f5acec34d30_0 .net "out", 0 0, L_0x5f5acedf1ca0;  alias, 1 drivers
S_0x5f5acec34e30 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec346d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec35550_0 .net "in_a", 0 0, L_0x5f5acedf1ca0;  alias, 1 drivers
v0x5f5acec355f0_0 .net "out", 0 0, L_0x5f5acedf1d50;  alias, 1 drivers
S_0x5f5acec35000 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec34e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf1d50 .functor NAND 1, L_0x5f5acedf1ca0, L_0x5f5acedf1ca0, C4<1>, C4<1>;
v0x5f5acec35270_0 .net "in_a", 0 0, L_0x5f5acedf1ca0;  alias, 1 drivers
v0x5f5acec35360_0 .net "in_b", 0 0, L_0x5f5acedf1ca0;  alias, 1 drivers
v0x5f5acec35450_0 .net "out", 0 0, L_0x5f5acedf1d50;  alias, 1 drivers
S_0x5f5acec35af0 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5acec32ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec36b30_0 .net "in_a", 0 0, L_0x5f5acedf1ae0;  alias, 1 drivers
v0x5f5acec36c00_0 .net "in_b", 0 0, L_0x5f5acedf1e00;  alias, 1 drivers
v0x5f5acec36cd0_0 .net "out", 0 0, L_0x5f5acedf2070;  alias, 1 drivers
v0x5f5acec36df0_0 .net "temp_out", 0 0, L_0x5f5acedf1fc0;  1 drivers
S_0x5f5acec35cd0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec35af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf1fc0 .functor NAND 1, L_0x5f5acedf1ae0, L_0x5f5acedf1e00, C4<1>, C4<1>;
v0x5f5acec35f20_0 .net "in_a", 0 0, L_0x5f5acedf1ae0;  alias, 1 drivers
v0x5f5acec36000_0 .net "in_b", 0 0, L_0x5f5acedf1e00;  alias, 1 drivers
v0x5f5acec360c0_0 .net "out", 0 0, L_0x5f5acedf1fc0;  alias, 1 drivers
S_0x5f5acec36210 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec35af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec36980_0 .net "in_a", 0 0, L_0x5f5acedf1fc0;  alias, 1 drivers
v0x5f5acec36a20_0 .net "out", 0 0, L_0x5f5acedf2070;  alias, 1 drivers
S_0x5f5acec36430 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec36210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf2070 .functor NAND 1, L_0x5f5acedf1fc0, L_0x5f5acedf1fc0, C4<1>, C4<1>;
v0x5f5acec366a0_0 .net "in_a", 0 0, L_0x5f5acedf1fc0;  alias, 1 drivers
v0x5f5acec36790_0 .net "in_b", 0 0, L_0x5f5acedf1fc0;  alias, 1 drivers
v0x5f5acec36880_0 .net "out", 0 0, L_0x5f5acedf2070;  alias, 1 drivers
S_0x5f5acec36f40 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5acec32ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec37670_0 .net "in_a", 0 0, L_0x5f5acedf1a30;  alias, 1 drivers
v0x5f5acec37710_0 .net "out", 0 0, L_0x5f5acedf1ae0;  alias, 1 drivers
S_0x5f5acec37110 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec36f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf1ae0 .functor NAND 1, L_0x5f5acedf1a30, L_0x5f5acedf1a30, C4<1>, C4<1>;
v0x5f5acec37380_0 .net "in_a", 0 0, L_0x5f5acedf1a30;  alias, 1 drivers
v0x5f5acec37440_0 .net "in_b", 0 0, L_0x5f5acedf1a30;  alias, 1 drivers
v0x5f5acec37590_0 .net "out", 0 0, L_0x5f5acedf1ae0;  alias, 1 drivers
S_0x5f5acec37810 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5acec32ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec37fe0_0 .net "in_a", 0 0, L_0x5f5acedf1d50;  alias, 1 drivers
v0x5f5acec38080_0 .net "out", 0 0, L_0x5f5acedf1e00;  alias, 1 drivers
S_0x5f5acec37a80 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec37810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf1e00 .functor NAND 1, L_0x5f5acedf1d50, L_0x5f5acedf1d50, C4<1>, C4<1>;
v0x5f5acec37cf0_0 .net "in_a", 0 0, L_0x5f5acedf1d50;  alias, 1 drivers
v0x5f5acec37db0_0 .net "in_b", 0 0, L_0x5f5acedf1d50;  alias, 1 drivers
v0x5f5acec37f00_0 .net "out", 0 0, L_0x5f5acedf1e00;  alias, 1 drivers
S_0x5f5acec38180 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5acec32ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec38920_0 .net "in_a", 0 0, L_0x5f5acedf2070;  alias, 1 drivers
v0x5f5acec389c0_0 .net "out", 0 0, L_0x5f5acedf2120;  alias, 1 drivers
S_0x5f5acec383a0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec38180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf2120 .functor NAND 1, L_0x5f5acedf2070, L_0x5f5acedf2070, C4<1>, C4<1>;
v0x5f5acec38610_0 .net "in_a", 0 0, L_0x5f5acedf2070;  alias, 1 drivers
v0x5f5acec386d0_0 .net "in_b", 0 0, L_0x5f5acedf2070;  alias, 1 drivers
v0x5f5acec38820_0 .net "out", 0 0, L_0x5f5acedf2120;  alias, 1 drivers
S_0x5f5acec39960 .scope module, "mux_gate7" "Mux" 4 14, 5 3 0, S_0x5f5acebba940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acec42cc0_0 .net "in_a", 0 0, L_0x5f5acedf3100;  1 drivers
v0x5f5acec42d60_0 .net "in_b", 0 0, L_0x5f5acedf31a0;  1 drivers
v0x5f5acec42e70_0 .net "out", 0 0, L_0x5f5acedf2f40;  1 drivers
v0x5f5acec42f10_0 .net "sel", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec42fb0_0 .net "sel_out", 0 0, L_0x5f5acedf15a0;  1 drivers
v0x5f5acec43130_0 .net "temp_a_out", 0 0, L_0x5f5acedf2590;  1 drivers
v0x5f5acec432e0_0 .net "temp_b_out", 0 0, L_0x5f5acedf26f0;  1 drivers
S_0x5f5acec39b60 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5acec39960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec3abc0_0 .net "in_a", 0 0, L_0x5f5acedf3100;  alias, 1 drivers
v0x5f5acec3ac90_0 .net "in_b", 0 0, L_0x5f5acedf15a0;  alias, 1 drivers
v0x5f5acec3ad60_0 .net "out", 0 0, L_0x5f5acedf2590;  alias, 1 drivers
v0x5f5acec3ae80_0 .net "temp_out", 0 0, L_0x5f5acedf24e0;  1 drivers
S_0x5f5acec39dd0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec39b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf24e0 .functor NAND 1, L_0x5f5acedf3100, L_0x5f5acedf15a0, C4<1>, C4<1>;
v0x5f5acec3a040_0 .net "in_a", 0 0, L_0x5f5acedf3100;  alias, 1 drivers
v0x5f5acec3a120_0 .net "in_b", 0 0, L_0x5f5acedf15a0;  alias, 1 drivers
v0x5f5acec3a1e0_0 .net "out", 0 0, L_0x5f5acedf24e0;  alias, 1 drivers
S_0x5f5acec3a300 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec39b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec3aa40_0 .net "in_a", 0 0, L_0x5f5acedf24e0;  alias, 1 drivers
v0x5f5acec3aae0_0 .net "out", 0 0, L_0x5f5acedf2590;  alias, 1 drivers
S_0x5f5acec3a520 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec3a300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf2590 .functor NAND 1, L_0x5f5acedf24e0, L_0x5f5acedf24e0, C4<1>, C4<1>;
v0x5f5acec3a790_0 .net "in_a", 0 0, L_0x5f5acedf24e0;  alias, 1 drivers
v0x5f5acec3a850_0 .net "in_b", 0 0, L_0x5f5acedf24e0;  alias, 1 drivers
v0x5f5acec3a940_0 .net "out", 0 0, L_0x5f5acedf2590;  alias, 1 drivers
S_0x5f5acec3af40 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5acec39960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec3bf50_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec3bff0_0 .net "in_b", 0 0, L_0x5f5acedf31a0;  alias, 1 drivers
v0x5f5acec3c0e0_0 .net "out", 0 0, L_0x5f5acedf26f0;  alias, 1 drivers
v0x5f5acec3c200_0 .net "temp_out", 0 0, L_0x5f5acedf2640;  1 drivers
S_0x5f5acec3b120 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec3af40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf2640 .functor NAND 1, L_0x5f5acedfaa50, L_0x5f5acedf31a0, C4<1>, C4<1>;
v0x5f5acec3b390_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec3b450_0 .net "in_b", 0 0, L_0x5f5acedf31a0;  alias, 1 drivers
v0x5f5acec3b510_0 .net "out", 0 0, L_0x5f5acedf2640;  alias, 1 drivers
S_0x5f5acec3b630 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec3af40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec3bda0_0 .net "in_a", 0 0, L_0x5f5acedf2640;  alias, 1 drivers
v0x5f5acec3be40_0 .net "out", 0 0, L_0x5f5acedf26f0;  alias, 1 drivers
S_0x5f5acec3b850 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec3b630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf26f0 .functor NAND 1, L_0x5f5acedf2640, L_0x5f5acedf2640, C4<1>, C4<1>;
v0x5f5acec3bac0_0 .net "in_a", 0 0, L_0x5f5acedf2640;  alias, 1 drivers
v0x5f5acec3bbb0_0 .net "in_b", 0 0, L_0x5f5acedf2640;  alias, 1 drivers
v0x5f5acec3bca0_0 .net "out", 0 0, L_0x5f5acedf26f0;  alias, 1 drivers
S_0x5f5acec3c2c0 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5acec39960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec3c9c0_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec3ca60_0 .net "out", 0 0, L_0x5f5acedf15a0;  alias, 1 drivers
S_0x5f5acec3c490 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec3c2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf15a0 .functor NAND 1, L_0x5f5acedfaa50, L_0x5f5acedfaa50, C4<1>, C4<1>;
v0x5f5acec3c6e0_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec3c7a0_0 .net "in_b", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec3c860_0 .net "out", 0 0, L_0x5f5acedf15a0;  alias, 1 drivers
S_0x5f5acec3cb60 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5acec39960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec42610_0 .net "branch1_out", 0 0, L_0x5f5acedf2900;  1 drivers
v0x5f5acec42740_0 .net "branch2_out", 0 0, L_0x5f5acedf2c20;  1 drivers
v0x5f5acec42890_0 .net "in_a", 0 0, L_0x5f5acedf2590;  alias, 1 drivers
v0x5f5acec42960_0 .net "in_b", 0 0, L_0x5f5acedf26f0;  alias, 1 drivers
v0x5f5acec42a00_0 .net "out", 0 0, L_0x5f5acedf2f40;  alias, 1 drivers
v0x5f5acec42aa0_0 .net "temp1_out", 0 0, L_0x5f5acedf2850;  1 drivers
v0x5f5acec42b40_0 .net "temp2_out", 0 0, L_0x5f5acedf2b70;  1 drivers
v0x5f5acec42be0_0 .net "temp3_out", 0 0, L_0x5f5acedf2e90;  1 drivers
S_0x5f5acec3cd90 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5acec3cb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec3de50_0 .net "in_a", 0 0, L_0x5f5acedf2590;  alias, 1 drivers
v0x5f5acec3def0_0 .net "in_b", 0 0, L_0x5f5acedf2590;  alias, 1 drivers
v0x5f5acec3dfb0_0 .net "out", 0 0, L_0x5f5acedf2850;  alias, 1 drivers
v0x5f5acec3e0d0_0 .net "temp_out", 0 0, L_0x5f5acedf27a0;  1 drivers
S_0x5f5acec3d000 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec3cd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf27a0 .functor NAND 1, L_0x5f5acedf2590, L_0x5f5acedf2590, C4<1>, C4<1>;
v0x5f5acec3d270_0 .net "in_a", 0 0, L_0x5f5acedf2590;  alias, 1 drivers
v0x5f5acec3d330_0 .net "in_b", 0 0, L_0x5f5acedf2590;  alias, 1 drivers
v0x5f5acec3d480_0 .net "out", 0 0, L_0x5f5acedf27a0;  alias, 1 drivers
S_0x5f5acec3d580 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec3cd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec3dca0_0 .net "in_a", 0 0, L_0x5f5acedf27a0;  alias, 1 drivers
v0x5f5acec3dd40_0 .net "out", 0 0, L_0x5f5acedf2850;  alias, 1 drivers
S_0x5f5acec3d750 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec3d580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf2850 .functor NAND 1, L_0x5f5acedf27a0, L_0x5f5acedf27a0, C4<1>, C4<1>;
v0x5f5acec3d9c0_0 .net "in_a", 0 0, L_0x5f5acedf27a0;  alias, 1 drivers
v0x5f5acec3dab0_0 .net "in_b", 0 0, L_0x5f5acedf27a0;  alias, 1 drivers
v0x5f5acec3dba0_0 .net "out", 0 0, L_0x5f5acedf2850;  alias, 1 drivers
S_0x5f5acec3e240 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5acec3cb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec3f270_0 .net "in_a", 0 0, L_0x5f5acedf26f0;  alias, 1 drivers
v0x5f5acec3f310_0 .net "in_b", 0 0, L_0x5f5acedf26f0;  alias, 1 drivers
v0x5f5acec3f3d0_0 .net "out", 0 0, L_0x5f5acedf2b70;  alias, 1 drivers
v0x5f5acec3f4f0_0 .net "temp_out", 0 0, L_0x5f5acedf2ac0;  1 drivers
S_0x5f5acec3e420 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec3e240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf2ac0 .functor NAND 1, L_0x5f5acedf26f0, L_0x5f5acedf26f0, C4<1>, C4<1>;
v0x5f5acec3e690_0 .net "in_a", 0 0, L_0x5f5acedf26f0;  alias, 1 drivers
v0x5f5acec3e750_0 .net "in_b", 0 0, L_0x5f5acedf26f0;  alias, 1 drivers
v0x5f5acec3e8a0_0 .net "out", 0 0, L_0x5f5acedf2ac0;  alias, 1 drivers
S_0x5f5acec3e9a0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec3e240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec3f0c0_0 .net "in_a", 0 0, L_0x5f5acedf2ac0;  alias, 1 drivers
v0x5f5acec3f160_0 .net "out", 0 0, L_0x5f5acedf2b70;  alias, 1 drivers
S_0x5f5acec3eb70 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec3e9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf2b70 .functor NAND 1, L_0x5f5acedf2ac0, L_0x5f5acedf2ac0, C4<1>, C4<1>;
v0x5f5acec3ede0_0 .net "in_a", 0 0, L_0x5f5acedf2ac0;  alias, 1 drivers
v0x5f5acec3eed0_0 .net "in_b", 0 0, L_0x5f5acedf2ac0;  alias, 1 drivers
v0x5f5acec3efc0_0 .net "out", 0 0, L_0x5f5acedf2b70;  alias, 1 drivers
S_0x5f5acec3f660 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5acec3cb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec406a0_0 .net "in_a", 0 0, L_0x5f5acedf2900;  alias, 1 drivers
v0x5f5acec40770_0 .net "in_b", 0 0, L_0x5f5acedf2c20;  alias, 1 drivers
v0x5f5acec40840_0 .net "out", 0 0, L_0x5f5acedf2e90;  alias, 1 drivers
v0x5f5acec40960_0 .net "temp_out", 0 0, L_0x5f5acedf2de0;  1 drivers
S_0x5f5acec3f840 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec3f660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf2de0 .functor NAND 1, L_0x5f5acedf2900, L_0x5f5acedf2c20, C4<1>, C4<1>;
v0x5f5acec3fa90_0 .net "in_a", 0 0, L_0x5f5acedf2900;  alias, 1 drivers
v0x5f5acec3fb70_0 .net "in_b", 0 0, L_0x5f5acedf2c20;  alias, 1 drivers
v0x5f5acec3fc30_0 .net "out", 0 0, L_0x5f5acedf2de0;  alias, 1 drivers
S_0x5f5acec3fd80 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec3f660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec404f0_0 .net "in_a", 0 0, L_0x5f5acedf2de0;  alias, 1 drivers
v0x5f5acec40590_0 .net "out", 0 0, L_0x5f5acedf2e90;  alias, 1 drivers
S_0x5f5acec3ffa0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec3fd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf2e90 .functor NAND 1, L_0x5f5acedf2de0, L_0x5f5acedf2de0, C4<1>, C4<1>;
v0x5f5acec40210_0 .net "in_a", 0 0, L_0x5f5acedf2de0;  alias, 1 drivers
v0x5f5acec40300_0 .net "in_b", 0 0, L_0x5f5acedf2de0;  alias, 1 drivers
v0x5f5acec403f0_0 .net "out", 0 0, L_0x5f5acedf2e90;  alias, 1 drivers
S_0x5f5acec40ab0 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5acec3cb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec411e0_0 .net "in_a", 0 0, L_0x5f5acedf2850;  alias, 1 drivers
v0x5f5acec41280_0 .net "out", 0 0, L_0x5f5acedf2900;  alias, 1 drivers
S_0x5f5acec40c80 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec40ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf2900 .functor NAND 1, L_0x5f5acedf2850, L_0x5f5acedf2850, C4<1>, C4<1>;
v0x5f5acec40ef0_0 .net "in_a", 0 0, L_0x5f5acedf2850;  alias, 1 drivers
v0x5f5acec40fb0_0 .net "in_b", 0 0, L_0x5f5acedf2850;  alias, 1 drivers
v0x5f5acec41100_0 .net "out", 0 0, L_0x5f5acedf2900;  alias, 1 drivers
S_0x5f5acec41380 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5acec3cb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec41b50_0 .net "in_a", 0 0, L_0x5f5acedf2b70;  alias, 1 drivers
v0x5f5acec41bf0_0 .net "out", 0 0, L_0x5f5acedf2c20;  alias, 1 drivers
S_0x5f5acec415f0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec41380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf2c20 .functor NAND 1, L_0x5f5acedf2b70, L_0x5f5acedf2b70, C4<1>, C4<1>;
v0x5f5acec41860_0 .net "in_a", 0 0, L_0x5f5acedf2b70;  alias, 1 drivers
v0x5f5acec41920_0 .net "in_b", 0 0, L_0x5f5acedf2b70;  alias, 1 drivers
v0x5f5acec41a70_0 .net "out", 0 0, L_0x5f5acedf2c20;  alias, 1 drivers
S_0x5f5acec41cf0 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5acec3cb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec42490_0 .net "in_a", 0 0, L_0x5f5acedf2e90;  alias, 1 drivers
v0x5f5acec42530_0 .net "out", 0 0, L_0x5f5acedf2f40;  alias, 1 drivers
S_0x5f5acec41f10 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec41cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf2f40 .functor NAND 1, L_0x5f5acedf2e90, L_0x5f5acedf2e90, C4<1>, C4<1>;
v0x5f5acec42180_0 .net "in_a", 0 0, L_0x5f5acedf2e90;  alias, 1 drivers
v0x5f5acec42240_0 .net "in_b", 0 0, L_0x5f5acedf2e90;  alias, 1 drivers
v0x5f5acec42390_0 .net "out", 0 0, L_0x5f5acedf2f40;  alias, 1 drivers
S_0x5f5acec434d0 .scope module, "mux_gate8" "Mux" 4 15, 5 3 0, S_0x5f5acebba940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acec4c830_0 .net "in_a", 0 0, L_0x5f5acedf3fa0;  1 drivers
v0x5f5acec4c8d0_0 .net "in_b", 0 0, L_0x5f5acedf4040;  1 drivers
v0x5f5acec4c9e0_0 .net "out", 0 0, L_0x5f5acedf3de0;  1 drivers
v0x5f5acec4ca80_0 .net "sel", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec4cb20_0 .net "sel_out", 0 0, L_0x5f5acedf32d0;  1 drivers
v0x5f5acec4cca0_0 .net "temp_a_out", 0 0, L_0x5f5acedf3430;  1 drivers
v0x5f5acec4ce50_0 .net "temp_b_out", 0 0, L_0x5f5acedf3590;  1 drivers
S_0x5f5acec436d0 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5acec434d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec44730_0 .net "in_a", 0 0, L_0x5f5acedf3fa0;  alias, 1 drivers
v0x5f5acec44800_0 .net "in_b", 0 0, L_0x5f5acedf32d0;  alias, 1 drivers
v0x5f5acec448d0_0 .net "out", 0 0, L_0x5f5acedf3430;  alias, 1 drivers
v0x5f5acec449f0_0 .net "temp_out", 0 0, L_0x5f5acedf3380;  1 drivers
S_0x5f5acec43940 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec436d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf3380 .functor NAND 1, L_0x5f5acedf3fa0, L_0x5f5acedf32d0, C4<1>, C4<1>;
v0x5f5acec43bb0_0 .net "in_a", 0 0, L_0x5f5acedf3fa0;  alias, 1 drivers
v0x5f5acec43c90_0 .net "in_b", 0 0, L_0x5f5acedf32d0;  alias, 1 drivers
v0x5f5acec43d50_0 .net "out", 0 0, L_0x5f5acedf3380;  alias, 1 drivers
S_0x5f5acec43e70 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec436d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec445b0_0 .net "in_a", 0 0, L_0x5f5acedf3380;  alias, 1 drivers
v0x5f5acec44650_0 .net "out", 0 0, L_0x5f5acedf3430;  alias, 1 drivers
S_0x5f5acec44090 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec43e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf3430 .functor NAND 1, L_0x5f5acedf3380, L_0x5f5acedf3380, C4<1>, C4<1>;
v0x5f5acec44300_0 .net "in_a", 0 0, L_0x5f5acedf3380;  alias, 1 drivers
v0x5f5acec443c0_0 .net "in_b", 0 0, L_0x5f5acedf3380;  alias, 1 drivers
v0x5f5acec444b0_0 .net "out", 0 0, L_0x5f5acedf3430;  alias, 1 drivers
S_0x5f5acec44ab0 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5acec434d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec45ac0_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec45b60_0 .net "in_b", 0 0, L_0x5f5acedf4040;  alias, 1 drivers
v0x5f5acec45c50_0 .net "out", 0 0, L_0x5f5acedf3590;  alias, 1 drivers
v0x5f5acec45d70_0 .net "temp_out", 0 0, L_0x5f5acedf34e0;  1 drivers
S_0x5f5acec44c90 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec44ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf34e0 .functor NAND 1, L_0x5f5acedfaa50, L_0x5f5acedf4040, C4<1>, C4<1>;
v0x5f5acec44f00_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec44fc0_0 .net "in_b", 0 0, L_0x5f5acedf4040;  alias, 1 drivers
v0x5f5acec45080_0 .net "out", 0 0, L_0x5f5acedf34e0;  alias, 1 drivers
S_0x5f5acec451a0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec44ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec45910_0 .net "in_a", 0 0, L_0x5f5acedf34e0;  alias, 1 drivers
v0x5f5acec459b0_0 .net "out", 0 0, L_0x5f5acedf3590;  alias, 1 drivers
S_0x5f5acec453c0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec451a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf3590 .functor NAND 1, L_0x5f5acedf34e0, L_0x5f5acedf34e0, C4<1>, C4<1>;
v0x5f5acec45630_0 .net "in_a", 0 0, L_0x5f5acedf34e0;  alias, 1 drivers
v0x5f5acec45720_0 .net "in_b", 0 0, L_0x5f5acedf34e0;  alias, 1 drivers
v0x5f5acec45810_0 .net "out", 0 0, L_0x5f5acedf3590;  alias, 1 drivers
S_0x5f5acec45e30 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5acec434d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec46530_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec465d0_0 .net "out", 0 0, L_0x5f5acedf32d0;  alias, 1 drivers
S_0x5f5acec46000 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec45e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf32d0 .functor NAND 1, L_0x5f5acedfaa50, L_0x5f5acedfaa50, C4<1>, C4<1>;
v0x5f5acec46250_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec46310_0 .net "in_b", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec463d0_0 .net "out", 0 0, L_0x5f5acedf32d0;  alias, 1 drivers
S_0x5f5acec466d0 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5acec434d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec4c180_0 .net "branch1_out", 0 0, L_0x5f5acedf37a0;  1 drivers
v0x5f5acec4c2b0_0 .net "branch2_out", 0 0, L_0x5f5acedf3ac0;  1 drivers
v0x5f5acec4c400_0 .net "in_a", 0 0, L_0x5f5acedf3430;  alias, 1 drivers
v0x5f5acec4c4d0_0 .net "in_b", 0 0, L_0x5f5acedf3590;  alias, 1 drivers
v0x5f5acec4c570_0 .net "out", 0 0, L_0x5f5acedf3de0;  alias, 1 drivers
v0x5f5acec4c610_0 .net "temp1_out", 0 0, L_0x5f5acedf36f0;  1 drivers
v0x5f5acec4c6b0_0 .net "temp2_out", 0 0, L_0x5f5acedf3a10;  1 drivers
v0x5f5acec4c750_0 .net "temp3_out", 0 0, L_0x5f5acedf3d30;  1 drivers
S_0x5f5acec46900 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5acec466d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec479c0_0 .net "in_a", 0 0, L_0x5f5acedf3430;  alias, 1 drivers
v0x5f5acec47a60_0 .net "in_b", 0 0, L_0x5f5acedf3430;  alias, 1 drivers
v0x5f5acec47b20_0 .net "out", 0 0, L_0x5f5acedf36f0;  alias, 1 drivers
v0x5f5acec47c40_0 .net "temp_out", 0 0, L_0x5f5acedf3640;  1 drivers
S_0x5f5acec46b70 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec46900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf3640 .functor NAND 1, L_0x5f5acedf3430, L_0x5f5acedf3430, C4<1>, C4<1>;
v0x5f5acec46de0_0 .net "in_a", 0 0, L_0x5f5acedf3430;  alias, 1 drivers
v0x5f5acec46ea0_0 .net "in_b", 0 0, L_0x5f5acedf3430;  alias, 1 drivers
v0x5f5acec46ff0_0 .net "out", 0 0, L_0x5f5acedf3640;  alias, 1 drivers
S_0x5f5acec470f0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec46900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec47810_0 .net "in_a", 0 0, L_0x5f5acedf3640;  alias, 1 drivers
v0x5f5acec478b0_0 .net "out", 0 0, L_0x5f5acedf36f0;  alias, 1 drivers
S_0x5f5acec472c0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec470f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf36f0 .functor NAND 1, L_0x5f5acedf3640, L_0x5f5acedf3640, C4<1>, C4<1>;
v0x5f5acec47530_0 .net "in_a", 0 0, L_0x5f5acedf3640;  alias, 1 drivers
v0x5f5acec47620_0 .net "in_b", 0 0, L_0x5f5acedf3640;  alias, 1 drivers
v0x5f5acec47710_0 .net "out", 0 0, L_0x5f5acedf36f0;  alias, 1 drivers
S_0x5f5acec47db0 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5acec466d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec48de0_0 .net "in_a", 0 0, L_0x5f5acedf3590;  alias, 1 drivers
v0x5f5acec48e80_0 .net "in_b", 0 0, L_0x5f5acedf3590;  alias, 1 drivers
v0x5f5acec48f40_0 .net "out", 0 0, L_0x5f5acedf3a10;  alias, 1 drivers
v0x5f5acec49060_0 .net "temp_out", 0 0, L_0x5f5acedf3960;  1 drivers
S_0x5f5acec47f90 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec47db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf3960 .functor NAND 1, L_0x5f5acedf3590, L_0x5f5acedf3590, C4<1>, C4<1>;
v0x5f5acec48200_0 .net "in_a", 0 0, L_0x5f5acedf3590;  alias, 1 drivers
v0x5f5acec482c0_0 .net "in_b", 0 0, L_0x5f5acedf3590;  alias, 1 drivers
v0x5f5acec48410_0 .net "out", 0 0, L_0x5f5acedf3960;  alias, 1 drivers
S_0x5f5acec48510 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec47db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec48c30_0 .net "in_a", 0 0, L_0x5f5acedf3960;  alias, 1 drivers
v0x5f5acec48cd0_0 .net "out", 0 0, L_0x5f5acedf3a10;  alias, 1 drivers
S_0x5f5acec486e0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec48510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf3a10 .functor NAND 1, L_0x5f5acedf3960, L_0x5f5acedf3960, C4<1>, C4<1>;
v0x5f5acec48950_0 .net "in_a", 0 0, L_0x5f5acedf3960;  alias, 1 drivers
v0x5f5acec48a40_0 .net "in_b", 0 0, L_0x5f5acedf3960;  alias, 1 drivers
v0x5f5acec48b30_0 .net "out", 0 0, L_0x5f5acedf3a10;  alias, 1 drivers
S_0x5f5acec491d0 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5acec466d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec4a210_0 .net "in_a", 0 0, L_0x5f5acedf37a0;  alias, 1 drivers
v0x5f5acec4a2e0_0 .net "in_b", 0 0, L_0x5f5acedf3ac0;  alias, 1 drivers
v0x5f5acec4a3b0_0 .net "out", 0 0, L_0x5f5acedf3d30;  alias, 1 drivers
v0x5f5acec4a4d0_0 .net "temp_out", 0 0, L_0x5f5acedf3c80;  1 drivers
S_0x5f5acec493b0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec491d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf3c80 .functor NAND 1, L_0x5f5acedf37a0, L_0x5f5acedf3ac0, C4<1>, C4<1>;
v0x5f5acec49600_0 .net "in_a", 0 0, L_0x5f5acedf37a0;  alias, 1 drivers
v0x5f5acec496e0_0 .net "in_b", 0 0, L_0x5f5acedf3ac0;  alias, 1 drivers
v0x5f5acec497a0_0 .net "out", 0 0, L_0x5f5acedf3c80;  alias, 1 drivers
S_0x5f5acec498f0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec491d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec4a060_0 .net "in_a", 0 0, L_0x5f5acedf3c80;  alias, 1 drivers
v0x5f5acec4a100_0 .net "out", 0 0, L_0x5f5acedf3d30;  alias, 1 drivers
S_0x5f5acec49b10 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec498f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf3d30 .functor NAND 1, L_0x5f5acedf3c80, L_0x5f5acedf3c80, C4<1>, C4<1>;
v0x5f5acec49d80_0 .net "in_a", 0 0, L_0x5f5acedf3c80;  alias, 1 drivers
v0x5f5acec49e70_0 .net "in_b", 0 0, L_0x5f5acedf3c80;  alias, 1 drivers
v0x5f5acec49f60_0 .net "out", 0 0, L_0x5f5acedf3d30;  alias, 1 drivers
S_0x5f5acec4a620 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5acec466d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec4ad50_0 .net "in_a", 0 0, L_0x5f5acedf36f0;  alias, 1 drivers
v0x5f5acec4adf0_0 .net "out", 0 0, L_0x5f5acedf37a0;  alias, 1 drivers
S_0x5f5acec4a7f0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec4a620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf37a0 .functor NAND 1, L_0x5f5acedf36f0, L_0x5f5acedf36f0, C4<1>, C4<1>;
v0x5f5acec4aa60_0 .net "in_a", 0 0, L_0x5f5acedf36f0;  alias, 1 drivers
v0x5f5acec4ab20_0 .net "in_b", 0 0, L_0x5f5acedf36f0;  alias, 1 drivers
v0x5f5acec4ac70_0 .net "out", 0 0, L_0x5f5acedf37a0;  alias, 1 drivers
S_0x5f5acec4aef0 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5acec466d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec4b6c0_0 .net "in_a", 0 0, L_0x5f5acedf3a10;  alias, 1 drivers
v0x5f5acec4b760_0 .net "out", 0 0, L_0x5f5acedf3ac0;  alias, 1 drivers
S_0x5f5acec4b160 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec4aef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf3ac0 .functor NAND 1, L_0x5f5acedf3a10, L_0x5f5acedf3a10, C4<1>, C4<1>;
v0x5f5acec4b3d0_0 .net "in_a", 0 0, L_0x5f5acedf3a10;  alias, 1 drivers
v0x5f5acec4b490_0 .net "in_b", 0 0, L_0x5f5acedf3a10;  alias, 1 drivers
v0x5f5acec4b5e0_0 .net "out", 0 0, L_0x5f5acedf3ac0;  alias, 1 drivers
S_0x5f5acec4b860 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5acec466d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec4c000_0 .net "in_a", 0 0, L_0x5f5acedf3d30;  alias, 1 drivers
v0x5f5acec4c0a0_0 .net "out", 0 0, L_0x5f5acedf3de0;  alias, 1 drivers
S_0x5f5acec4ba80 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec4b860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf3de0 .functor NAND 1, L_0x5f5acedf3d30, L_0x5f5acedf3d30, C4<1>, C4<1>;
v0x5f5acec4bcf0_0 .net "in_a", 0 0, L_0x5f5acedf3d30;  alias, 1 drivers
v0x5f5acec4bdb0_0 .net "in_b", 0 0, L_0x5f5acedf3d30;  alias, 1 drivers
v0x5f5acec4bf00_0 .net "out", 0 0, L_0x5f5acedf3de0;  alias, 1 drivers
S_0x5f5acec4d040 .scope module, "mux_gate9" "Mux" 4 16, 5 3 0, S_0x5f5acebba940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acec563a0_0 .net "in_a", 0 0, L_0x5f5acedf4e50;  1 drivers
v0x5f5acec56440_0 .net "in_b", 0 0, L_0x5f5acedf4ef0;  1 drivers
v0x5f5acec56550_0 .net "out", 0 0, L_0x5f5acedf4c90;  1 drivers
v0x5f5acec565f0_0 .net "sel", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec56690_0 .net "sel_out", 0 0, L_0x5f5acedf4180;  1 drivers
v0x5f5acec56810_0 .net "temp_a_out", 0 0, L_0x5f5acedf42e0;  1 drivers
v0x5f5acec569c0_0 .net "temp_b_out", 0 0, L_0x5f5acedf4440;  1 drivers
S_0x5f5acec4d240 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5acec4d040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec4e2a0_0 .net "in_a", 0 0, L_0x5f5acedf4e50;  alias, 1 drivers
v0x5f5acec4e370_0 .net "in_b", 0 0, L_0x5f5acedf4180;  alias, 1 drivers
v0x5f5acec4e440_0 .net "out", 0 0, L_0x5f5acedf42e0;  alias, 1 drivers
v0x5f5acec4e560_0 .net "temp_out", 0 0, L_0x5f5acedf4230;  1 drivers
S_0x5f5acec4d4b0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec4d240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf4230 .functor NAND 1, L_0x5f5acedf4e50, L_0x5f5acedf4180, C4<1>, C4<1>;
v0x5f5acec4d720_0 .net "in_a", 0 0, L_0x5f5acedf4e50;  alias, 1 drivers
v0x5f5acec4d800_0 .net "in_b", 0 0, L_0x5f5acedf4180;  alias, 1 drivers
v0x5f5acec4d8c0_0 .net "out", 0 0, L_0x5f5acedf4230;  alias, 1 drivers
S_0x5f5acec4d9e0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec4d240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec4e120_0 .net "in_a", 0 0, L_0x5f5acedf4230;  alias, 1 drivers
v0x5f5acec4e1c0_0 .net "out", 0 0, L_0x5f5acedf42e0;  alias, 1 drivers
S_0x5f5acec4dc00 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec4d9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf42e0 .functor NAND 1, L_0x5f5acedf4230, L_0x5f5acedf4230, C4<1>, C4<1>;
v0x5f5acec4de70_0 .net "in_a", 0 0, L_0x5f5acedf4230;  alias, 1 drivers
v0x5f5acec4df30_0 .net "in_b", 0 0, L_0x5f5acedf4230;  alias, 1 drivers
v0x5f5acec4e020_0 .net "out", 0 0, L_0x5f5acedf42e0;  alias, 1 drivers
S_0x5f5acec4e620 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5acec4d040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec4f630_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec4f6d0_0 .net "in_b", 0 0, L_0x5f5acedf4ef0;  alias, 1 drivers
v0x5f5acec4f7c0_0 .net "out", 0 0, L_0x5f5acedf4440;  alias, 1 drivers
v0x5f5acec4f8e0_0 .net "temp_out", 0 0, L_0x5f5acedf4390;  1 drivers
S_0x5f5acec4e800 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec4e620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf4390 .functor NAND 1, L_0x5f5acedfaa50, L_0x5f5acedf4ef0, C4<1>, C4<1>;
v0x5f5acec4ea70_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec4eb30_0 .net "in_b", 0 0, L_0x5f5acedf4ef0;  alias, 1 drivers
v0x5f5acec4ebf0_0 .net "out", 0 0, L_0x5f5acedf4390;  alias, 1 drivers
S_0x5f5acec4ed10 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec4e620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec4f480_0 .net "in_a", 0 0, L_0x5f5acedf4390;  alias, 1 drivers
v0x5f5acec4f520_0 .net "out", 0 0, L_0x5f5acedf4440;  alias, 1 drivers
S_0x5f5acec4ef30 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec4ed10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf4440 .functor NAND 1, L_0x5f5acedf4390, L_0x5f5acedf4390, C4<1>, C4<1>;
v0x5f5acec4f1a0_0 .net "in_a", 0 0, L_0x5f5acedf4390;  alias, 1 drivers
v0x5f5acec4f290_0 .net "in_b", 0 0, L_0x5f5acedf4390;  alias, 1 drivers
v0x5f5acec4f380_0 .net "out", 0 0, L_0x5f5acedf4440;  alias, 1 drivers
S_0x5f5acec4f9a0 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5acec4d040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec500a0_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec50140_0 .net "out", 0 0, L_0x5f5acedf4180;  alias, 1 drivers
S_0x5f5acec4fb70 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec4f9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf4180 .functor NAND 1, L_0x5f5acedfaa50, L_0x5f5acedfaa50, C4<1>, C4<1>;
v0x5f5acec4fdc0_0 .net "in_a", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec4fe80_0 .net "in_b", 0 0, L_0x5f5acedfaa50;  alias, 1 drivers
v0x5f5acec4ff40_0 .net "out", 0 0, L_0x5f5acedf4180;  alias, 1 drivers
S_0x5f5acec50240 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5acec4d040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec55cf0_0 .net "branch1_out", 0 0, L_0x5f5acedf4650;  1 drivers
v0x5f5acec55e20_0 .net "branch2_out", 0 0, L_0x5f5acedf4970;  1 drivers
v0x5f5acec55f70_0 .net "in_a", 0 0, L_0x5f5acedf42e0;  alias, 1 drivers
v0x5f5acec56040_0 .net "in_b", 0 0, L_0x5f5acedf4440;  alias, 1 drivers
v0x5f5acec560e0_0 .net "out", 0 0, L_0x5f5acedf4c90;  alias, 1 drivers
v0x5f5acec56180_0 .net "temp1_out", 0 0, L_0x5f5acedf45a0;  1 drivers
v0x5f5acec56220_0 .net "temp2_out", 0 0, L_0x5f5acedf48c0;  1 drivers
v0x5f5acec562c0_0 .net "temp3_out", 0 0, L_0x5f5acedf4be0;  1 drivers
S_0x5f5acec50470 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5acec50240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec51530_0 .net "in_a", 0 0, L_0x5f5acedf42e0;  alias, 1 drivers
v0x5f5acec515d0_0 .net "in_b", 0 0, L_0x5f5acedf42e0;  alias, 1 drivers
v0x5f5acec51690_0 .net "out", 0 0, L_0x5f5acedf45a0;  alias, 1 drivers
v0x5f5acec517b0_0 .net "temp_out", 0 0, L_0x5f5acedf44f0;  1 drivers
S_0x5f5acec506e0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec50470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf44f0 .functor NAND 1, L_0x5f5acedf42e0, L_0x5f5acedf42e0, C4<1>, C4<1>;
v0x5f5acec50950_0 .net "in_a", 0 0, L_0x5f5acedf42e0;  alias, 1 drivers
v0x5f5acec50a10_0 .net "in_b", 0 0, L_0x5f5acedf42e0;  alias, 1 drivers
v0x5f5acec50b60_0 .net "out", 0 0, L_0x5f5acedf44f0;  alias, 1 drivers
S_0x5f5acec50c60 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec50470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec51380_0 .net "in_a", 0 0, L_0x5f5acedf44f0;  alias, 1 drivers
v0x5f5acec51420_0 .net "out", 0 0, L_0x5f5acedf45a0;  alias, 1 drivers
S_0x5f5acec50e30 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec50c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf45a0 .functor NAND 1, L_0x5f5acedf44f0, L_0x5f5acedf44f0, C4<1>, C4<1>;
v0x5f5acec510a0_0 .net "in_a", 0 0, L_0x5f5acedf44f0;  alias, 1 drivers
v0x5f5acec51190_0 .net "in_b", 0 0, L_0x5f5acedf44f0;  alias, 1 drivers
v0x5f5acec51280_0 .net "out", 0 0, L_0x5f5acedf45a0;  alias, 1 drivers
S_0x5f5acec51920 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5acec50240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec52950_0 .net "in_a", 0 0, L_0x5f5acedf4440;  alias, 1 drivers
v0x5f5acec529f0_0 .net "in_b", 0 0, L_0x5f5acedf4440;  alias, 1 drivers
v0x5f5acec52ab0_0 .net "out", 0 0, L_0x5f5acedf48c0;  alias, 1 drivers
v0x5f5acec52bd0_0 .net "temp_out", 0 0, L_0x5f5acedf4810;  1 drivers
S_0x5f5acec51b00 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec51920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf4810 .functor NAND 1, L_0x5f5acedf4440, L_0x5f5acedf4440, C4<1>, C4<1>;
v0x5f5acec51d70_0 .net "in_a", 0 0, L_0x5f5acedf4440;  alias, 1 drivers
v0x5f5acec51e30_0 .net "in_b", 0 0, L_0x5f5acedf4440;  alias, 1 drivers
v0x5f5acec51f80_0 .net "out", 0 0, L_0x5f5acedf4810;  alias, 1 drivers
S_0x5f5acec52080 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec51920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec527a0_0 .net "in_a", 0 0, L_0x5f5acedf4810;  alias, 1 drivers
v0x5f5acec52840_0 .net "out", 0 0, L_0x5f5acedf48c0;  alias, 1 drivers
S_0x5f5acec52250 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec52080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf48c0 .functor NAND 1, L_0x5f5acedf4810, L_0x5f5acedf4810, C4<1>, C4<1>;
v0x5f5acec524c0_0 .net "in_a", 0 0, L_0x5f5acedf4810;  alias, 1 drivers
v0x5f5acec525b0_0 .net "in_b", 0 0, L_0x5f5acedf4810;  alias, 1 drivers
v0x5f5acec526a0_0 .net "out", 0 0, L_0x5f5acedf48c0;  alias, 1 drivers
S_0x5f5acec52d40 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5acec50240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec53d80_0 .net "in_a", 0 0, L_0x5f5acedf4650;  alias, 1 drivers
v0x5f5acec53e50_0 .net "in_b", 0 0, L_0x5f5acedf4970;  alias, 1 drivers
v0x5f5acec53f20_0 .net "out", 0 0, L_0x5f5acedf4be0;  alias, 1 drivers
v0x5f5acec54040_0 .net "temp_out", 0 0, L_0x5f5acedf4b30;  1 drivers
S_0x5f5acec52f20 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec52d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf4b30 .functor NAND 1, L_0x5f5acedf4650, L_0x5f5acedf4970, C4<1>, C4<1>;
v0x5f5acec53170_0 .net "in_a", 0 0, L_0x5f5acedf4650;  alias, 1 drivers
v0x5f5acec53250_0 .net "in_b", 0 0, L_0x5f5acedf4970;  alias, 1 drivers
v0x5f5acec53310_0 .net "out", 0 0, L_0x5f5acedf4b30;  alias, 1 drivers
S_0x5f5acec53460 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec52d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec53bd0_0 .net "in_a", 0 0, L_0x5f5acedf4b30;  alias, 1 drivers
v0x5f5acec53c70_0 .net "out", 0 0, L_0x5f5acedf4be0;  alias, 1 drivers
S_0x5f5acec53680 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec53460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf4be0 .functor NAND 1, L_0x5f5acedf4b30, L_0x5f5acedf4b30, C4<1>, C4<1>;
v0x5f5acec538f0_0 .net "in_a", 0 0, L_0x5f5acedf4b30;  alias, 1 drivers
v0x5f5acec539e0_0 .net "in_b", 0 0, L_0x5f5acedf4b30;  alias, 1 drivers
v0x5f5acec53ad0_0 .net "out", 0 0, L_0x5f5acedf4be0;  alias, 1 drivers
S_0x5f5acec54190 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5acec50240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec548c0_0 .net "in_a", 0 0, L_0x5f5acedf45a0;  alias, 1 drivers
v0x5f5acec54960_0 .net "out", 0 0, L_0x5f5acedf4650;  alias, 1 drivers
S_0x5f5acec54360 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec54190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf4650 .functor NAND 1, L_0x5f5acedf45a0, L_0x5f5acedf45a0, C4<1>, C4<1>;
v0x5f5acec545d0_0 .net "in_a", 0 0, L_0x5f5acedf45a0;  alias, 1 drivers
v0x5f5acec54690_0 .net "in_b", 0 0, L_0x5f5acedf45a0;  alias, 1 drivers
v0x5f5acec547e0_0 .net "out", 0 0, L_0x5f5acedf4650;  alias, 1 drivers
S_0x5f5acec54a60 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5acec50240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec55230_0 .net "in_a", 0 0, L_0x5f5acedf48c0;  alias, 1 drivers
v0x5f5acec552d0_0 .net "out", 0 0, L_0x5f5acedf4970;  alias, 1 drivers
S_0x5f5acec54cd0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec54a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf4970 .functor NAND 1, L_0x5f5acedf48c0, L_0x5f5acedf48c0, C4<1>, C4<1>;
v0x5f5acec54f40_0 .net "in_a", 0 0, L_0x5f5acedf48c0;  alias, 1 drivers
v0x5f5acec55000_0 .net "in_b", 0 0, L_0x5f5acedf48c0;  alias, 1 drivers
v0x5f5acec55150_0 .net "out", 0 0, L_0x5f5acedf4970;  alias, 1 drivers
S_0x5f5acec553d0 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5acec50240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec55b70_0 .net "in_a", 0 0, L_0x5f5acedf4be0;  alias, 1 drivers
v0x5f5acec55c10_0 .net "out", 0 0, L_0x5f5acedf4c90;  alias, 1 drivers
S_0x5f5acec555f0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec553d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedf4c90 .functor NAND 1, L_0x5f5acedf4be0, L_0x5f5acedf4be0, C4<1>, C4<1>;
v0x5f5acec55860_0 .net "in_a", 0 0, L_0x5f5acedf4be0;  alias, 1 drivers
v0x5f5acec55920_0 .net "in_b", 0 0, L_0x5f5acedf4be0;  alias, 1 drivers
v0x5f5acec55a70_0 .net "out", 0 0, L_0x5f5acedf4c90;  alias, 1 drivers
S_0x5f5acec57050 .scope module, "mux16_gate3" "Mux16" 3 17, 4 3 0, S_0x5f5aceb1ded0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in_a";
    .port_info 1 /INPUT 16 "in_b";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /INPUT 1 "sel";
L_0x5f5acee09390 .functor BUFZ 16, L_0x5f5acee092f0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5f5aced132d0_0 .net "in_a", 15 0, L_0x5f5acedebd20;  alias, 1 drivers
v0x5f5aced133b0_0 .net "in_b", 15 0, L_0x5f5acedfa9c0;  alias, 1 drivers
v0x5f5aced13450_0 .net "out", 15 0, L_0x5f5acee09390;  alias, 1 drivers
v0x5f5aced134f0_0 .net "sel", 0 0, L_0x5f5acee09420;  1 drivers
v0x5f5aced13590_0 .net/s "tmp_out", 15 0, L_0x5f5acee092f0;  1 drivers
L_0x5f5acedfb7c0 .part L_0x5f5acedebd20, 0, 1;
L_0x5f5acedfb880 .part L_0x5f5acedfa9c0, 0, 1;
L_0x5f5acedfc5f0 .part L_0x5f5acedebd20, 1, 1;
L_0x5f5acedfc690 .part L_0x5f5acedfa9c0, 1, 1;
L_0x5f5acedfd3e0 .part L_0x5f5acedebd20, 2, 1;
L_0x5f5acedfd480 .part L_0x5f5acedfa9c0, 2, 1;
L_0x5f5acedfe230 .part L_0x5f5acedebd20, 3, 1;
L_0x5f5acedfe2d0 .part L_0x5f5acedfa9c0, 3, 1;
L_0x5f5acedff040 .part L_0x5f5acedebd20, 4, 1;
L_0x5f5acedff1f0 .part L_0x5f5acedfa9c0, 4, 1;
L_0x5f5acee000d0 .part L_0x5f5acedebd20, 5, 1;
L_0x5f5acee00170 .part L_0x5f5acedfa9c0, 5, 1;
L_0x5f5acee00f50 .part L_0x5f5acedebd20, 6, 1;
L_0x5f5acee00ff0 .part L_0x5f5acedfa9c0, 6, 1;
L_0x5f5acee01d70 .part L_0x5f5acedebd20, 7, 1;
L_0x5f5acee01e10 .part L_0x5f5acedfa9c0, 7, 1;
L_0x5f5acee02c10 .part L_0x5f5acedebd20, 8, 1;
L_0x5f5acee02cb0 .part L_0x5f5acedfa9c0, 8, 1;
L_0x5f5acee03ac0 .part L_0x5f5acedebd20, 9, 1;
L_0x5f5acee03b60 .part L_0x5f5acedfa9c0, 9, 1;
L_0x5f5acee02d50 .part L_0x5f5acedebd20, 10, 1;
L_0x5f5acee05050 .part L_0x5f5acedfa9c0, 10, 1;
L_0x5f5acee05b00 .part L_0x5f5acedebd20, 11, 1;
L_0x5f5acee05ba0 .part L_0x5f5acedfa9c0, 11, 1;
L_0x5f5acee06660 .part L_0x5f5acedebd20, 12, 1;
L_0x5f5acee06910 .part L_0x5f5acedfa9c0, 12, 1;
L_0x5f5acee073d0 .part L_0x5f5acedebd20, 13, 1;
L_0x5f5acee07470 .part L_0x5f5acedfa9c0, 13, 1;
L_0x5f5acee08190 .part L_0x5f5acedebd20, 14, 1;
L_0x5f5acee08230 .part L_0x5f5acedfa9c0, 14, 1;
L_0x5f5acee090a0 .part L_0x5f5acedebd20, 15, 1;
L_0x5f5acee09140 .part L_0x5f5acedfa9c0, 15, 1;
LS_0x5f5acee092f0_0_0 .concat8 [ 1 1 1 1], L_0x5f5acedfb600, L_0x5f5acedfc430, L_0x5f5acedfd220, L_0x5f5acedfe070;
LS_0x5f5acee092f0_0_4 .concat8 [ 1 1 1 1], L_0x5f5acedfee80, L_0x5f5acedfff10, L_0x5f5acee00d90, L_0x5f5acee01bb0;
LS_0x5f5acee092f0_0_8 .concat8 [ 1 1 1 1], L_0x5f5acee02a50, L_0x5f5acee03900, L_0x5f5acee04ed0, L_0x5f5acee05980;
LS_0x5f5acee092f0_0_12 .concat8 [ 1 1 1 1], L_0x5f5acee064e0, L_0x5f5acee07250, L_0x5f5acee07fd0, L_0x5f5acee08ee0;
L_0x5f5acee092f0 .concat8 [ 4 4 4 4], LS_0x5f5acee092f0_0_0, LS_0x5f5acee092f0_0_4, LS_0x5f5acee092f0_0_8, LS_0x5f5acee092f0_0_12;
S_0x5f5acec572a0 .scope module, "mux_gate0" "Mux" 4 7, 5 3 0, S_0x5f5acec57050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acec60740_0 .net "in_a", 0 0, L_0x5f5acedfb7c0;  1 drivers
v0x5f5acec607e0_0 .net "in_b", 0 0, L_0x5f5acedfb880;  1 drivers
v0x5f5acec608f0_0 .net "out", 0 0, L_0x5f5acedfb600;  1 drivers
v0x5f5acec60990_0 .net "sel", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acec60a30_0 .net "sel_out", 0 0, L_0x5f5acedfaaf0;  1 drivers
v0x5f5acec60bb0_0 .net "temp_a_out", 0 0, L_0x5f5acedfac50;  1 drivers
v0x5f5acec60d60_0 .net "temp_b_out", 0 0, L_0x5f5acedfadb0;  1 drivers
S_0x5f5acec574f0 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5acec572a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec585b0_0 .net "in_a", 0 0, L_0x5f5acedfb7c0;  alias, 1 drivers
v0x5f5acec58680_0 .net "in_b", 0 0, L_0x5f5acedfaaf0;  alias, 1 drivers
v0x5f5acec58750_0 .net "out", 0 0, L_0x5f5acedfac50;  alias, 1 drivers
v0x5f5acec58870_0 .net "temp_out", 0 0, L_0x5f5acedfaba0;  1 drivers
S_0x5f5acec57760 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec574f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfaba0 .functor NAND 1, L_0x5f5acedfb7c0, L_0x5f5acedfaaf0, C4<1>, C4<1>;
v0x5f5acec579d0_0 .net "in_a", 0 0, L_0x5f5acedfb7c0;  alias, 1 drivers
v0x5f5acec57ab0_0 .net "in_b", 0 0, L_0x5f5acedfaaf0;  alias, 1 drivers
v0x5f5acec57b70_0 .net "out", 0 0, L_0x5f5acedfaba0;  alias, 1 drivers
S_0x5f5acec57c90 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec574f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec58400_0 .net "in_a", 0 0, L_0x5f5acedfaba0;  alias, 1 drivers
v0x5f5acec584a0_0 .net "out", 0 0, L_0x5f5acedfac50;  alias, 1 drivers
S_0x5f5acec57eb0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec57c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfac50 .functor NAND 1, L_0x5f5acedfaba0, L_0x5f5acedfaba0, C4<1>, C4<1>;
v0x5f5acec58120_0 .net "in_a", 0 0, L_0x5f5acedfaba0;  alias, 1 drivers
v0x5f5acec58210_0 .net "in_b", 0 0, L_0x5f5acedfaba0;  alias, 1 drivers
v0x5f5acec58300_0 .net "out", 0 0, L_0x5f5acedfac50;  alias, 1 drivers
S_0x5f5acec58930 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5acec572a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec59960_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acec59a30_0 .net "in_b", 0 0, L_0x5f5acedfb880;  alias, 1 drivers
v0x5f5acec59b00_0 .net "out", 0 0, L_0x5f5acedfadb0;  alias, 1 drivers
v0x5f5acec59c20_0 .net "temp_out", 0 0, L_0x5f5acedfad00;  1 drivers
S_0x5f5acec58b10 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec58930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfad00 .functor NAND 1, L_0x5f5acee09420, L_0x5f5acedfb880, C4<1>, C4<1>;
v0x5f5acec58d80_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acec58e60_0 .net "in_b", 0 0, L_0x5f5acedfb880;  alias, 1 drivers
v0x5f5acec58f20_0 .net "out", 0 0, L_0x5f5acedfad00;  alias, 1 drivers
S_0x5f5acec59040 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec58930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec597b0_0 .net "in_a", 0 0, L_0x5f5acedfad00;  alias, 1 drivers
v0x5f5acec59850_0 .net "out", 0 0, L_0x5f5acedfadb0;  alias, 1 drivers
S_0x5f5acec59260 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec59040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfadb0 .functor NAND 1, L_0x5f5acedfad00, L_0x5f5acedfad00, C4<1>, C4<1>;
v0x5f5acec594d0_0 .net "in_a", 0 0, L_0x5f5acedfad00;  alias, 1 drivers
v0x5f5acec595c0_0 .net "in_b", 0 0, L_0x5f5acedfad00;  alias, 1 drivers
v0x5f5acec596b0_0 .net "out", 0 0, L_0x5f5acedfadb0;  alias, 1 drivers
S_0x5f5acec59ce0 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5acec572a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec5a400_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acec5a530_0 .net "out", 0 0, L_0x5f5acedfaaf0;  alias, 1 drivers
S_0x5f5acec59eb0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec59ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfaaf0 .functor NAND 1, L_0x5f5acee09420, L_0x5f5acee09420, C4<1>, C4<1>;
v0x5f5acec5a100_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acec5a210_0 .net "in_b", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acec5a2d0_0 .net "out", 0 0, L_0x5f5acedfaaf0;  alias, 1 drivers
S_0x5f5acec5a630 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5acec572a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec60090_0 .net "branch1_out", 0 0, L_0x5f5acedfafc0;  1 drivers
v0x5f5acec601c0_0 .net "branch2_out", 0 0, L_0x5f5acedfb2e0;  1 drivers
v0x5f5acec60310_0 .net "in_a", 0 0, L_0x5f5acedfac50;  alias, 1 drivers
v0x5f5acec603e0_0 .net "in_b", 0 0, L_0x5f5acedfadb0;  alias, 1 drivers
v0x5f5acec60480_0 .net "out", 0 0, L_0x5f5acedfb600;  alias, 1 drivers
v0x5f5acec60520_0 .net "temp1_out", 0 0, L_0x5f5acedfaf10;  1 drivers
v0x5f5acec605c0_0 .net "temp2_out", 0 0, L_0x5f5acedfb230;  1 drivers
v0x5f5acec60660_0 .net "temp3_out", 0 0, L_0x5f5acedfb550;  1 drivers
S_0x5f5acec5a810 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5acec5a630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec5b8d0_0 .net "in_a", 0 0, L_0x5f5acedfac50;  alias, 1 drivers
v0x5f5acec5b970_0 .net "in_b", 0 0, L_0x5f5acedfac50;  alias, 1 drivers
v0x5f5acec5ba30_0 .net "out", 0 0, L_0x5f5acedfaf10;  alias, 1 drivers
v0x5f5acec5bb50_0 .net "temp_out", 0 0, L_0x5f5acedfae60;  1 drivers
S_0x5f5acec5aa80 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec5a810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfae60 .functor NAND 1, L_0x5f5acedfac50, L_0x5f5acedfac50, C4<1>, C4<1>;
v0x5f5acec5acf0_0 .net "in_a", 0 0, L_0x5f5acedfac50;  alias, 1 drivers
v0x5f5acec5adb0_0 .net "in_b", 0 0, L_0x5f5acedfac50;  alias, 1 drivers
v0x5f5acec5af00_0 .net "out", 0 0, L_0x5f5acedfae60;  alias, 1 drivers
S_0x5f5acec5b000 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec5a810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec5b720_0 .net "in_a", 0 0, L_0x5f5acedfae60;  alias, 1 drivers
v0x5f5acec5b7c0_0 .net "out", 0 0, L_0x5f5acedfaf10;  alias, 1 drivers
S_0x5f5acec5b1d0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec5b000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfaf10 .functor NAND 1, L_0x5f5acedfae60, L_0x5f5acedfae60, C4<1>, C4<1>;
v0x5f5acec5b440_0 .net "in_a", 0 0, L_0x5f5acedfae60;  alias, 1 drivers
v0x5f5acec5b530_0 .net "in_b", 0 0, L_0x5f5acedfae60;  alias, 1 drivers
v0x5f5acec5b620_0 .net "out", 0 0, L_0x5f5acedfaf10;  alias, 1 drivers
S_0x5f5acec5bcc0 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5acec5a630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec5ccf0_0 .net "in_a", 0 0, L_0x5f5acedfadb0;  alias, 1 drivers
v0x5f5acec5cd90_0 .net "in_b", 0 0, L_0x5f5acedfadb0;  alias, 1 drivers
v0x5f5acec5ce50_0 .net "out", 0 0, L_0x5f5acedfb230;  alias, 1 drivers
v0x5f5acec5cf70_0 .net "temp_out", 0 0, L_0x5f5acedfb180;  1 drivers
S_0x5f5acec5bea0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec5bcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfb180 .functor NAND 1, L_0x5f5acedfadb0, L_0x5f5acedfadb0, C4<1>, C4<1>;
v0x5f5acec5c110_0 .net "in_a", 0 0, L_0x5f5acedfadb0;  alias, 1 drivers
v0x5f5acec5c1d0_0 .net "in_b", 0 0, L_0x5f5acedfadb0;  alias, 1 drivers
v0x5f5acec5c320_0 .net "out", 0 0, L_0x5f5acedfb180;  alias, 1 drivers
S_0x5f5acec5c420 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec5bcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec5cb40_0 .net "in_a", 0 0, L_0x5f5acedfb180;  alias, 1 drivers
v0x5f5acec5cbe0_0 .net "out", 0 0, L_0x5f5acedfb230;  alias, 1 drivers
S_0x5f5acec5c5f0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec5c420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfb230 .functor NAND 1, L_0x5f5acedfb180, L_0x5f5acedfb180, C4<1>, C4<1>;
v0x5f5acec5c860_0 .net "in_a", 0 0, L_0x5f5acedfb180;  alias, 1 drivers
v0x5f5acec5c950_0 .net "in_b", 0 0, L_0x5f5acedfb180;  alias, 1 drivers
v0x5f5acec5ca40_0 .net "out", 0 0, L_0x5f5acedfb230;  alias, 1 drivers
S_0x5f5acec5d0e0 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5acec5a630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec5e120_0 .net "in_a", 0 0, L_0x5f5acedfafc0;  alias, 1 drivers
v0x5f5acec5e1f0_0 .net "in_b", 0 0, L_0x5f5acedfb2e0;  alias, 1 drivers
v0x5f5acec5e2c0_0 .net "out", 0 0, L_0x5f5acedfb550;  alias, 1 drivers
v0x5f5acec5e3e0_0 .net "temp_out", 0 0, L_0x5f5acedfb4a0;  1 drivers
S_0x5f5acec5d2c0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec5d0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfb4a0 .functor NAND 1, L_0x5f5acedfafc0, L_0x5f5acedfb2e0, C4<1>, C4<1>;
v0x5f5acec5d510_0 .net "in_a", 0 0, L_0x5f5acedfafc0;  alias, 1 drivers
v0x5f5acec5d5f0_0 .net "in_b", 0 0, L_0x5f5acedfb2e0;  alias, 1 drivers
v0x5f5acec5d6b0_0 .net "out", 0 0, L_0x5f5acedfb4a0;  alias, 1 drivers
S_0x5f5acec5d800 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec5d0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec5df70_0 .net "in_a", 0 0, L_0x5f5acedfb4a0;  alias, 1 drivers
v0x5f5acec5e010_0 .net "out", 0 0, L_0x5f5acedfb550;  alias, 1 drivers
S_0x5f5acec5da20 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfb550 .functor NAND 1, L_0x5f5acedfb4a0, L_0x5f5acedfb4a0, C4<1>, C4<1>;
v0x5f5acec5dc90_0 .net "in_a", 0 0, L_0x5f5acedfb4a0;  alias, 1 drivers
v0x5f5acec5dd80_0 .net "in_b", 0 0, L_0x5f5acedfb4a0;  alias, 1 drivers
v0x5f5acec5de70_0 .net "out", 0 0, L_0x5f5acedfb550;  alias, 1 drivers
S_0x5f5acec5e530 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5acec5a630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec5ec60_0 .net "in_a", 0 0, L_0x5f5acedfaf10;  alias, 1 drivers
v0x5f5acec5ed00_0 .net "out", 0 0, L_0x5f5acedfafc0;  alias, 1 drivers
S_0x5f5acec5e700 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec5e530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfafc0 .functor NAND 1, L_0x5f5acedfaf10, L_0x5f5acedfaf10, C4<1>, C4<1>;
v0x5f5acec5e970_0 .net "in_a", 0 0, L_0x5f5acedfaf10;  alias, 1 drivers
v0x5f5acec5ea30_0 .net "in_b", 0 0, L_0x5f5acedfaf10;  alias, 1 drivers
v0x5f5acec5eb80_0 .net "out", 0 0, L_0x5f5acedfafc0;  alias, 1 drivers
S_0x5f5acec5ee00 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5acec5a630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec5f5d0_0 .net "in_a", 0 0, L_0x5f5acedfb230;  alias, 1 drivers
v0x5f5acec5f670_0 .net "out", 0 0, L_0x5f5acedfb2e0;  alias, 1 drivers
S_0x5f5acec5f070 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec5ee00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfb2e0 .functor NAND 1, L_0x5f5acedfb230, L_0x5f5acedfb230, C4<1>, C4<1>;
v0x5f5acec5f2e0_0 .net "in_a", 0 0, L_0x5f5acedfb230;  alias, 1 drivers
v0x5f5acec5f3a0_0 .net "in_b", 0 0, L_0x5f5acedfb230;  alias, 1 drivers
v0x5f5acec5f4f0_0 .net "out", 0 0, L_0x5f5acedfb2e0;  alias, 1 drivers
S_0x5f5acec5f770 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5acec5a630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec5ff10_0 .net "in_a", 0 0, L_0x5f5acedfb550;  alias, 1 drivers
v0x5f5acec5ffb0_0 .net "out", 0 0, L_0x5f5acedfb600;  alias, 1 drivers
S_0x5f5acec5f990 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec5f770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfb600 .functor NAND 1, L_0x5f5acedfb550, L_0x5f5acedfb550, C4<1>, C4<1>;
v0x5f5acec5fc00_0 .net "in_a", 0 0, L_0x5f5acedfb550;  alias, 1 drivers
v0x5f5acec5fcc0_0 .net "in_b", 0 0, L_0x5f5acedfb550;  alias, 1 drivers
v0x5f5acec5fe10_0 .net "out", 0 0, L_0x5f5acedfb600;  alias, 1 drivers
S_0x5f5acec60f50 .scope module, "mux_gate1" "Mux" 4 8, 5 3 0, S_0x5f5acec57050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acec6a330_0 .net "in_a", 0 0, L_0x5f5acedfc5f0;  1 drivers
v0x5f5acec6a3d0_0 .net "in_b", 0 0, L_0x5f5acedfc690;  1 drivers
v0x5f5acec6a4e0_0 .net "out", 0 0, L_0x5f5acedfc430;  1 drivers
v0x5f5acec6a580_0 .net "sel", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acec6a620_0 .net "sel_out", 0 0, L_0x5f5acedfb920;  1 drivers
v0x5f5acec6a7a0_0 .net "temp_a_out", 0 0, L_0x5f5acedfba80;  1 drivers
v0x5f5acec6a950_0 .net "temp_b_out", 0 0, L_0x5f5acedfbbe0;  1 drivers
S_0x5f5acec61170 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5acec60f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec621b0_0 .net "in_a", 0 0, L_0x5f5acedfc5f0;  alias, 1 drivers
v0x5f5acec62280_0 .net "in_b", 0 0, L_0x5f5acedfb920;  alias, 1 drivers
v0x5f5acec62350_0 .net "out", 0 0, L_0x5f5acedfba80;  alias, 1 drivers
v0x5f5acec62470_0 .net "temp_out", 0 0, L_0x5f5acedfb9d0;  1 drivers
S_0x5f5acec613c0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec61170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfb9d0 .functor NAND 1, L_0x5f5acedfc5f0, L_0x5f5acedfb920, C4<1>, C4<1>;
v0x5f5acec61630_0 .net "in_a", 0 0, L_0x5f5acedfc5f0;  alias, 1 drivers
v0x5f5acec61710_0 .net "in_b", 0 0, L_0x5f5acedfb920;  alias, 1 drivers
v0x5f5acec617d0_0 .net "out", 0 0, L_0x5f5acedfb9d0;  alias, 1 drivers
S_0x5f5acec618f0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec61170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec62030_0 .net "in_a", 0 0, L_0x5f5acedfb9d0;  alias, 1 drivers
v0x5f5acec620d0_0 .net "out", 0 0, L_0x5f5acedfba80;  alias, 1 drivers
S_0x5f5acec61b10 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec618f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfba80 .functor NAND 1, L_0x5f5acedfb9d0, L_0x5f5acedfb9d0, C4<1>, C4<1>;
v0x5f5acec61d80_0 .net "in_a", 0 0, L_0x5f5acedfb9d0;  alias, 1 drivers
v0x5f5acec61e40_0 .net "in_b", 0 0, L_0x5f5acedfb9d0;  alias, 1 drivers
v0x5f5acec61f30_0 .net "out", 0 0, L_0x5f5acedfba80;  alias, 1 drivers
S_0x5f5acec62530 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5acec60f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec63540_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acec635e0_0 .net "in_b", 0 0, L_0x5f5acedfc690;  alias, 1 drivers
v0x5f5acec636d0_0 .net "out", 0 0, L_0x5f5acedfbbe0;  alias, 1 drivers
v0x5f5acec637f0_0 .net "temp_out", 0 0, L_0x5f5acedfbb30;  1 drivers
S_0x5f5acec62710 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec62530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfbb30 .functor NAND 1, L_0x5f5acee09420, L_0x5f5acedfc690, C4<1>, C4<1>;
v0x5f5acec62980_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acec62a40_0 .net "in_b", 0 0, L_0x5f5acedfc690;  alias, 1 drivers
v0x5f5acec62b00_0 .net "out", 0 0, L_0x5f5acedfbb30;  alias, 1 drivers
S_0x5f5acec62c20 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec62530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec63390_0 .net "in_a", 0 0, L_0x5f5acedfbb30;  alias, 1 drivers
v0x5f5acec63430_0 .net "out", 0 0, L_0x5f5acedfbbe0;  alias, 1 drivers
S_0x5f5acec62e40 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec62c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfbbe0 .functor NAND 1, L_0x5f5acedfbb30, L_0x5f5acedfbb30, C4<1>, C4<1>;
v0x5f5acec630b0_0 .net "in_a", 0 0, L_0x5f5acedfbb30;  alias, 1 drivers
v0x5f5acec631a0_0 .net "in_b", 0 0, L_0x5f5acedfbb30;  alias, 1 drivers
v0x5f5acec63290_0 .net "out", 0 0, L_0x5f5acedfbbe0;  alias, 1 drivers
S_0x5f5acec638b0 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5acec60f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec640c0_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acec64160_0 .net "out", 0 0, L_0x5f5acedfb920;  alias, 1 drivers
S_0x5f5acec63a80 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec638b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfb920 .functor NAND 1, L_0x5f5acee09420, L_0x5f5acee09420, C4<1>, C4<1>;
v0x5f5acec63cd0_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acec63ea0_0 .net "in_b", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acec63f60_0 .net "out", 0 0, L_0x5f5acedfb920;  alias, 1 drivers
S_0x5f5acec64260 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5acec60f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec69c80_0 .net "branch1_out", 0 0, L_0x5f5acedfbdf0;  1 drivers
v0x5f5acec69db0_0 .net "branch2_out", 0 0, L_0x5f5acedfc110;  1 drivers
v0x5f5acec69f00_0 .net "in_a", 0 0, L_0x5f5acedfba80;  alias, 1 drivers
v0x5f5acec69fd0_0 .net "in_b", 0 0, L_0x5f5acedfbbe0;  alias, 1 drivers
v0x5f5acec6a070_0 .net "out", 0 0, L_0x5f5acedfc430;  alias, 1 drivers
v0x5f5acec6a110_0 .net "temp1_out", 0 0, L_0x5f5acedfbd40;  1 drivers
v0x5f5acec6a1b0_0 .net "temp2_out", 0 0, L_0x5f5acedfc060;  1 drivers
v0x5f5acec6a250_0 .net "temp3_out", 0 0, L_0x5f5acedfc380;  1 drivers
S_0x5f5acec64490 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5acec64260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec654c0_0 .net "in_a", 0 0, L_0x5f5acedfba80;  alias, 1 drivers
v0x5f5acec65560_0 .net "in_b", 0 0, L_0x5f5acedfba80;  alias, 1 drivers
v0x5f5acec65620_0 .net "out", 0 0, L_0x5f5acedfbd40;  alias, 1 drivers
v0x5f5acec65740_0 .net "temp_out", 0 0, L_0x5f5acedfbc90;  1 drivers
S_0x5f5acec64700 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec64490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfbc90 .functor NAND 1, L_0x5f5acedfba80, L_0x5f5acedfba80, C4<1>, C4<1>;
v0x5f5acec64970_0 .net "in_a", 0 0, L_0x5f5acedfba80;  alias, 1 drivers
v0x5f5acec64a30_0 .net "in_b", 0 0, L_0x5f5acedfba80;  alias, 1 drivers
v0x5f5acec64af0_0 .net "out", 0 0, L_0x5f5acedfbc90;  alias, 1 drivers
S_0x5f5acec64bf0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec64490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec65310_0 .net "in_a", 0 0, L_0x5f5acedfbc90;  alias, 1 drivers
v0x5f5acec653b0_0 .net "out", 0 0, L_0x5f5acedfbd40;  alias, 1 drivers
S_0x5f5acec64dc0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec64bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfbd40 .functor NAND 1, L_0x5f5acedfbc90, L_0x5f5acedfbc90, C4<1>, C4<1>;
v0x5f5acec65030_0 .net "in_a", 0 0, L_0x5f5acedfbc90;  alias, 1 drivers
v0x5f5acec65120_0 .net "in_b", 0 0, L_0x5f5acedfbc90;  alias, 1 drivers
v0x5f5acec65210_0 .net "out", 0 0, L_0x5f5acedfbd40;  alias, 1 drivers
S_0x5f5acec658b0 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5acec64260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec668e0_0 .net "in_a", 0 0, L_0x5f5acedfbbe0;  alias, 1 drivers
v0x5f5acec66980_0 .net "in_b", 0 0, L_0x5f5acedfbbe0;  alias, 1 drivers
v0x5f5acec66a40_0 .net "out", 0 0, L_0x5f5acedfc060;  alias, 1 drivers
v0x5f5acec66b60_0 .net "temp_out", 0 0, L_0x5f5acedfbfb0;  1 drivers
S_0x5f5acec65a90 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec658b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfbfb0 .functor NAND 1, L_0x5f5acedfbbe0, L_0x5f5acedfbbe0, C4<1>, C4<1>;
v0x5f5acec65d00_0 .net "in_a", 0 0, L_0x5f5acedfbbe0;  alias, 1 drivers
v0x5f5acec65dc0_0 .net "in_b", 0 0, L_0x5f5acedfbbe0;  alias, 1 drivers
v0x5f5acec65f10_0 .net "out", 0 0, L_0x5f5acedfbfb0;  alias, 1 drivers
S_0x5f5acec66010 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec658b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec66730_0 .net "in_a", 0 0, L_0x5f5acedfbfb0;  alias, 1 drivers
v0x5f5acec667d0_0 .net "out", 0 0, L_0x5f5acedfc060;  alias, 1 drivers
S_0x5f5acec661e0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec66010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfc060 .functor NAND 1, L_0x5f5acedfbfb0, L_0x5f5acedfbfb0, C4<1>, C4<1>;
v0x5f5acec66450_0 .net "in_a", 0 0, L_0x5f5acedfbfb0;  alias, 1 drivers
v0x5f5acec66540_0 .net "in_b", 0 0, L_0x5f5acedfbfb0;  alias, 1 drivers
v0x5f5acec66630_0 .net "out", 0 0, L_0x5f5acedfc060;  alias, 1 drivers
S_0x5f5acec66cd0 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5acec64260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec67d10_0 .net "in_a", 0 0, L_0x5f5acedfbdf0;  alias, 1 drivers
v0x5f5acec67de0_0 .net "in_b", 0 0, L_0x5f5acedfc110;  alias, 1 drivers
v0x5f5acec67eb0_0 .net "out", 0 0, L_0x5f5acedfc380;  alias, 1 drivers
v0x5f5acec67fd0_0 .net "temp_out", 0 0, L_0x5f5acedfc2d0;  1 drivers
S_0x5f5acec66eb0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec66cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfc2d0 .functor NAND 1, L_0x5f5acedfbdf0, L_0x5f5acedfc110, C4<1>, C4<1>;
v0x5f5acec67100_0 .net "in_a", 0 0, L_0x5f5acedfbdf0;  alias, 1 drivers
v0x5f5acec671e0_0 .net "in_b", 0 0, L_0x5f5acedfc110;  alias, 1 drivers
v0x5f5acec672a0_0 .net "out", 0 0, L_0x5f5acedfc2d0;  alias, 1 drivers
S_0x5f5acec673f0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec66cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec67b60_0 .net "in_a", 0 0, L_0x5f5acedfc2d0;  alias, 1 drivers
v0x5f5acec67c00_0 .net "out", 0 0, L_0x5f5acedfc380;  alias, 1 drivers
S_0x5f5acec67610 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec673f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfc380 .functor NAND 1, L_0x5f5acedfc2d0, L_0x5f5acedfc2d0, C4<1>, C4<1>;
v0x5f5acec67880_0 .net "in_a", 0 0, L_0x5f5acedfc2d0;  alias, 1 drivers
v0x5f5acec67970_0 .net "in_b", 0 0, L_0x5f5acedfc2d0;  alias, 1 drivers
v0x5f5acec67a60_0 .net "out", 0 0, L_0x5f5acedfc380;  alias, 1 drivers
S_0x5f5acec68120 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5acec64260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec68850_0 .net "in_a", 0 0, L_0x5f5acedfbd40;  alias, 1 drivers
v0x5f5acec688f0_0 .net "out", 0 0, L_0x5f5acedfbdf0;  alias, 1 drivers
S_0x5f5acec682f0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec68120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfbdf0 .functor NAND 1, L_0x5f5acedfbd40, L_0x5f5acedfbd40, C4<1>, C4<1>;
v0x5f5acec68560_0 .net "in_a", 0 0, L_0x5f5acedfbd40;  alias, 1 drivers
v0x5f5acec68620_0 .net "in_b", 0 0, L_0x5f5acedfbd40;  alias, 1 drivers
v0x5f5acec68770_0 .net "out", 0 0, L_0x5f5acedfbdf0;  alias, 1 drivers
S_0x5f5acec689f0 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5acec64260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec691c0_0 .net "in_a", 0 0, L_0x5f5acedfc060;  alias, 1 drivers
v0x5f5acec69260_0 .net "out", 0 0, L_0x5f5acedfc110;  alias, 1 drivers
S_0x5f5acec68c60 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec689f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfc110 .functor NAND 1, L_0x5f5acedfc060, L_0x5f5acedfc060, C4<1>, C4<1>;
v0x5f5acec68ed0_0 .net "in_a", 0 0, L_0x5f5acedfc060;  alias, 1 drivers
v0x5f5acec68f90_0 .net "in_b", 0 0, L_0x5f5acedfc060;  alias, 1 drivers
v0x5f5acec690e0_0 .net "out", 0 0, L_0x5f5acedfc110;  alias, 1 drivers
S_0x5f5acec69360 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5acec64260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec69b00_0 .net "in_a", 0 0, L_0x5f5acedfc380;  alias, 1 drivers
v0x5f5acec69ba0_0 .net "out", 0 0, L_0x5f5acedfc430;  alias, 1 drivers
S_0x5f5acec69580 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec69360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfc430 .functor NAND 1, L_0x5f5acedfc380, L_0x5f5acedfc380, C4<1>, C4<1>;
v0x5f5acec697f0_0 .net "in_a", 0 0, L_0x5f5acedfc380;  alias, 1 drivers
v0x5f5acec698b0_0 .net "in_b", 0 0, L_0x5f5acedfc380;  alias, 1 drivers
v0x5f5acec69a00_0 .net "out", 0 0, L_0x5f5acedfc430;  alias, 1 drivers
S_0x5f5acec6ab40 .scope module, "mux_gate10" "Mux" 4 17, 5 3 0, S_0x5f5acec57050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acec73eb0_0 .net "in_a", 0 0, L_0x5f5acee02d50;  1 drivers
v0x5f5acec73f50_0 .net "in_b", 0 0, L_0x5f5acee05050;  1 drivers
v0x5f5acec74060_0 .net "out", 0 0, L_0x5f5acee04ed0;  1 drivers
v0x5f5acec74100_0 .net "sel", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acec741a0_0 .net "sel_out", 0 0, L_0x5f5acee03cb0;  1 drivers
v0x5f5acec74320_0 .net "temp_a_out", 0 0, L_0x5f5acecdb720;  1 drivers
v0x5f5acec743c0_0 .net "temp_b_out", 0 0, L_0x5f5acecdb880;  1 drivers
S_0x5f5acec6ad40 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5acec6ab40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec6bdb0_0 .net "in_a", 0 0, L_0x5f5acee02d50;  alias, 1 drivers
v0x5f5acec6be80_0 .net "in_b", 0 0, L_0x5f5acee03cb0;  alias, 1 drivers
v0x5f5acec6bf50_0 .net "out", 0 0, L_0x5f5acecdb720;  alias, 1 drivers
v0x5f5acec6c070_0 .net "temp_out", 0 0, L_0x5f5acee01090;  1 drivers
S_0x5f5acec6af90 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec6ad40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee01090 .functor NAND 1, L_0x5f5acee02d50, L_0x5f5acee03cb0, C4<1>, C4<1>;
v0x5f5acec6b200_0 .net "in_a", 0 0, L_0x5f5acee02d50;  alias, 1 drivers
v0x5f5acec6b2e0_0 .net "in_b", 0 0, L_0x5f5acee03cb0;  alias, 1 drivers
v0x5f5acec6b3a0_0 .net "out", 0 0, L_0x5f5acee01090;  alias, 1 drivers
S_0x5f5acec6b4c0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec6ad40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec6bc00_0 .net "in_a", 0 0, L_0x5f5acee01090;  alias, 1 drivers
v0x5f5acec6bca0_0 .net "out", 0 0, L_0x5f5acecdb720;  alias, 1 drivers
S_0x5f5acec6b6e0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec6b4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acecdb720 .functor NAND 1, L_0x5f5acee01090, L_0x5f5acee01090, C4<1>, C4<1>;
v0x5f5acec6b950_0 .net "in_a", 0 0, L_0x5f5acee01090;  alias, 1 drivers
v0x5f5acec6ba10_0 .net "in_b", 0 0, L_0x5f5acee01090;  alias, 1 drivers
v0x5f5acec6bb00_0 .net "out", 0 0, L_0x5f5acecdb720;  alias, 1 drivers
S_0x5f5acec6c130 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5acec6ab40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec6d140_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acec6d1e0_0 .net "in_b", 0 0, L_0x5f5acee05050;  alias, 1 drivers
v0x5f5acec6d2d0_0 .net "out", 0 0, L_0x5f5acecdb880;  alias, 1 drivers
v0x5f5acec6d3f0_0 .net "temp_out", 0 0, L_0x5f5acecdb7d0;  1 drivers
S_0x5f5acec6c310 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec6c130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acecdb7d0 .functor NAND 1, L_0x5f5acee09420, L_0x5f5acee05050, C4<1>, C4<1>;
v0x5f5acec6c580_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acec6c640_0 .net "in_b", 0 0, L_0x5f5acee05050;  alias, 1 drivers
v0x5f5acec6c700_0 .net "out", 0 0, L_0x5f5acecdb7d0;  alias, 1 drivers
S_0x5f5acec6c820 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec6c130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec6cf90_0 .net "in_a", 0 0, L_0x5f5acecdb7d0;  alias, 1 drivers
v0x5f5acec6d030_0 .net "out", 0 0, L_0x5f5acecdb880;  alias, 1 drivers
S_0x5f5acec6ca40 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec6c820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acecdb880 .functor NAND 1, L_0x5f5acecdb7d0, L_0x5f5acecdb7d0, C4<1>, C4<1>;
v0x5f5acec6ccb0_0 .net "in_a", 0 0, L_0x5f5acecdb7d0;  alias, 1 drivers
v0x5f5acec6cda0_0 .net "in_b", 0 0, L_0x5f5acecdb7d0;  alias, 1 drivers
v0x5f5acec6ce90_0 .net "out", 0 0, L_0x5f5acecdb880;  alias, 1 drivers
S_0x5f5acec6d4b0 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5acec6ab40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec6dbb0_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acec6dc50_0 .net "out", 0 0, L_0x5f5acee03cb0;  alias, 1 drivers
S_0x5f5acec6d680 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec6d4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee03cb0 .functor NAND 1, L_0x5f5acee09420, L_0x5f5acee09420, C4<1>, C4<1>;
v0x5f5acec6d8d0_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acec6d990_0 .net "in_b", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acec6da50_0 .net "out", 0 0, L_0x5f5acee03cb0;  alias, 1 drivers
S_0x5f5acec6dd50 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5acec6ab40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec73800_0 .net "branch1_out", 0 0, L_0x5f5acecdba90;  1 drivers
v0x5f5acec73930_0 .net "branch2_out", 0 0, L_0x5f5acecdbdb0;  1 drivers
v0x5f5acec73a80_0 .net "in_a", 0 0, L_0x5f5acecdb720;  alias, 1 drivers
v0x5f5acec73b50_0 .net "in_b", 0 0, L_0x5f5acecdb880;  alias, 1 drivers
v0x5f5acec73bf0_0 .net "out", 0 0, L_0x5f5acee04ed0;  alias, 1 drivers
v0x5f5acec73c90_0 .net "temp1_out", 0 0, L_0x5f5acecdb9e0;  1 drivers
v0x5f5acec73d30_0 .net "temp2_out", 0 0, L_0x5f5acecdbd00;  1 drivers
v0x5f5acec73dd0_0 .net "temp3_out", 0 0, L_0x5f5acee04e60;  1 drivers
S_0x5f5acec6df80 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5acec6dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec6f040_0 .net "in_a", 0 0, L_0x5f5acecdb720;  alias, 1 drivers
v0x5f5acec6f0e0_0 .net "in_b", 0 0, L_0x5f5acecdb720;  alias, 1 drivers
v0x5f5acec6f1a0_0 .net "out", 0 0, L_0x5f5acecdb9e0;  alias, 1 drivers
v0x5f5acec6f2c0_0 .net "temp_out", 0 0, L_0x5f5acecdb930;  1 drivers
S_0x5f5acec6e1f0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec6df80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acecdb930 .functor NAND 1, L_0x5f5acecdb720, L_0x5f5acecdb720, C4<1>, C4<1>;
v0x5f5acec6e460_0 .net "in_a", 0 0, L_0x5f5acecdb720;  alias, 1 drivers
v0x5f5acec6e520_0 .net "in_b", 0 0, L_0x5f5acecdb720;  alias, 1 drivers
v0x5f5acec6e670_0 .net "out", 0 0, L_0x5f5acecdb930;  alias, 1 drivers
S_0x5f5acec6e770 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec6df80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec6ee90_0 .net "in_a", 0 0, L_0x5f5acecdb930;  alias, 1 drivers
v0x5f5acec6ef30_0 .net "out", 0 0, L_0x5f5acecdb9e0;  alias, 1 drivers
S_0x5f5acec6e940 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec6e770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acecdb9e0 .functor NAND 1, L_0x5f5acecdb930, L_0x5f5acecdb930, C4<1>, C4<1>;
v0x5f5acec6ebb0_0 .net "in_a", 0 0, L_0x5f5acecdb930;  alias, 1 drivers
v0x5f5acec6eca0_0 .net "in_b", 0 0, L_0x5f5acecdb930;  alias, 1 drivers
v0x5f5acec6ed90_0 .net "out", 0 0, L_0x5f5acecdb9e0;  alias, 1 drivers
S_0x5f5acec6f430 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5acec6dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec70460_0 .net "in_a", 0 0, L_0x5f5acecdb880;  alias, 1 drivers
v0x5f5acec70500_0 .net "in_b", 0 0, L_0x5f5acecdb880;  alias, 1 drivers
v0x5f5acec705c0_0 .net "out", 0 0, L_0x5f5acecdbd00;  alias, 1 drivers
v0x5f5acec706e0_0 .net "temp_out", 0 0, L_0x5f5acecdbc50;  1 drivers
S_0x5f5acec6f610 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec6f430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acecdbc50 .functor NAND 1, L_0x5f5acecdb880, L_0x5f5acecdb880, C4<1>, C4<1>;
v0x5f5acec6f880_0 .net "in_a", 0 0, L_0x5f5acecdb880;  alias, 1 drivers
v0x5f5acec6f940_0 .net "in_b", 0 0, L_0x5f5acecdb880;  alias, 1 drivers
v0x5f5acec6fa90_0 .net "out", 0 0, L_0x5f5acecdbc50;  alias, 1 drivers
S_0x5f5acec6fb90 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec6f430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec702b0_0 .net "in_a", 0 0, L_0x5f5acecdbc50;  alias, 1 drivers
v0x5f5acec70350_0 .net "out", 0 0, L_0x5f5acecdbd00;  alias, 1 drivers
S_0x5f5acec6fd60 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec6fb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acecdbd00 .functor NAND 1, L_0x5f5acecdbc50, L_0x5f5acecdbc50, C4<1>, C4<1>;
v0x5f5acec6ffd0_0 .net "in_a", 0 0, L_0x5f5acecdbc50;  alias, 1 drivers
v0x5f5acec700c0_0 .net "in_b", 0 0, L_0x5f5acecdbc50;  alias, 1 drivers
v0x5f5acec701b0_0 .net "out", 0 0, L_0x5f5acecdbd00;  alias, 1 drivers
S_0x5f5acec70850 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5acec6dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec71890_0 .net "in_a", 0 0, L_0x5f5acecdba90;  alias, 1 drivers
v0x5f5acec71960_0 .net "in_b", 0 0, L_0x5f5acecdbdb0;  alias, 1 drivers
v0x5f5acec71a30_0 .net "out", 0 0, L_0x5f5acee04e60;  alias, 1 drivers
v0x5f5acec71b50_0 .net "temp_out", 0 0, L_0x5f5acecdbe40;  1 drivers
S_0x5f5acec70a30 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec70850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acecdbe40 .functor NAND 1, L_0x5f5acecdba90, L_0x5f5acecdbdb0, C4<1>, C4<1>;
v0x5f5acec70c80_0 .net "in_a", 0 0, L_0x5f5acecdba90;  alias, 1 drivers
v0x5f5acec70d60_0 .net "in_b", 0 0, L_0x5f5acecdbdb0;  alias, 1 drivers
v0x5f5acec70e20_0 .net "out", 0 0, L_0x5f5acecdbe40;  alias, 1 drivers
S_0x5f5acec70f70 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec70850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec716e0_0 .net "in_a", 0 0, L_0x5f5acecdbe40;  alias, 1 drivers
v0x5f5acec71780_0 .net "out", 0 0, L_0x5f5acee04e60;  alias, 1 drivers
S_0x5f5acec71190 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec70f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee04e60 .functor NAND 1, L_0x5f5acecdbe40, L_0x5f5acecdbe40, C4<1>, C4<1>;
v0x5f5acec71400_0 .net "in_a", 0 0, L_0x5f5acecdbe40;  alias, 1 drivers
v0x5f5acec714f0_0 .net "in_b", 0 0, L_0x5f5acecdbe40;  alias, 1 drivers
v0x5f5acec715e0_0 .net "out", 0 0, L_0x5f5acee04e60;  alias, 1 drivers
S_0x5f5acec71ca0 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5acec6dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec723d0_0 .net "in_a", 0 0, L_0x5f5acecdb9e0;  alias, 1 drivers
v0x5f5acec72470_0 .net "out", 0 0, L_0x5f5acecdba90;  alias, 1 drivers
S_0x5f5acec71e70 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec71ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acecdba90 .functor NAND 1, L_0x5f5acecdb9e0, L_0x5f5acecdb9e0, C4<1>, C4<1>;
v0x5f5acec720e0_0 .net "in_a", 0 0, L_0x5f5acecdb9e0;  alias, 1 drivers
v0x5f5acec721a0_0 .net "in_b", 0 0, L_0x5f5acecdb9e0;  alias, 1 drivers
v0x5f5acec722f0_0 .net "out", 0 0, L_0x5f5acecdba90;  alias, 1 drivers
S_0x5f5acec72570 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5acec6dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec72d40_0 .net "in_a", 0 0, L_0x5f5acecdbd00;  alias, 1 drivers
v0x5f5acec72de0_0 .net "out", 0 0, L_0x5f5acecdbdb0;  alias, 1 drivers
S_0x5f5acec727e0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec72570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acecdbdb0 .functor NAND 1, L_0x5f5acecdbd00, L_0x5f5acecdbd00, C4<1>, C4<1>;
v0x5f5acec72a50_0 .net "in_a", 0 0, L_0x5f5acecdbd00;  alias, 1 drivers
v0x5f5acec72b10_0 .net "in_b", 0 0, L_0x5f5acecdbd00;  alias, 1 drivers
v0x5f5acec72c60_0 .net "out", 0 0, L_0x5f5acecdbdb0;  alias, 1 drivers
S_0x5f5acec72ee0 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5acec6dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec73680_0 .net "in_a", 0 0, L_0x5f5acee04e60;  alias, 1 drivers
v0x5f5acec73720_0 .net "out", 0 0, L_0x5f5acee04ed0;  alias, 1 drivers
S_0x5f5acec73100 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec72ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee04ed0 .functor NAND 1, L_0x5f5acee04e60, L_0x5f5acee04e60, C4<1>, C4<1>;
v0x5f5acec73370_0 .net "in_a", 0 0, L_0x5f5acee04e60;  alias, 1 drivers
v0x5f5acec73430_0 .net "in_b", 0 0, L_0x5f5acee04e60;  alias, 1 drivers
v0x5f5acec73580_0 .net "out", 0 0, L_0x5f5acee04ed0;  alias, 1 drivers
S_0x5f5acec745b0 .scope module, "mux_gate11" "Mux" 4 18, 5 3 0, S_0x5f5acec57050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acec9d910_0 .net "in_a", 0 0, L_0x5f5acee05b00;  1 drivers
v0x5f5acec9d9b0_0 .net "in_b", 0 0, L_0x5f5acee05ba0;  1 drivers
v0x5f5acec9dac0_0 .net "out", 0 0, L_0x5f5acee05980;  1 drivers
v0x5f5acec9db60_0 .net "sel", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acec9dc00_0 .net "sel_out", 0 0, L_0x5f5acee051b0;  1 drivers
v0x5f5acec9dd80_0 .net "temp_a_out", 0 0, L_0x5f5acee05290;  1 drivers
v0x5f5acec9df30_0 .net "temp_b_out", 0 0, L_0x5f5acee05370;  1 drivers
S_0x5f5acec747b0 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5acec745b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec95810_0 .net "in_a", 0 0, L_0x5f5acee05b00;  alias, 1 drivers
v0x5f5acec958e0_0 .net "in_b", 0 0, L_0x5f5acee051b0;  alias, 1 drivers
v0x5f5acec959b0_0 .net "out", 0 0, L_0x5f5acee05290;  alias, 1 drivers
v0x5f5acec95ad0_0 .net "temp_out", 0 0, L_0x5f5acee05220;  1 drivers
S_0x5f5acec74a20 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec747b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee05220 .functor NAND 1, L_0x5f5acee05b00, L_0x5f5acee051b0, C4<1>, C4<1>;
v0x5f5acec74c90_0 .net "in_a", 0 0, L_0x5f5acee05b00;  alias, 1 drivers
v0x5f5acec74d70_0 .net "in_b", 0 0, L_0x5f5acee051b0;  alias, 1 drivers
v0x5f5acec74e30_0 .net "out", 0 0, L_0x5f5acee05220;  alias, 1 drivers
S_0x5f5acec74f50 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec747b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec95690_0 .net "in_a", 0 0, L_0x5f5acee05220;  alias, 1 drivers
v0x5f5acec95730_0 .net "out", 0 0, L_0x5f5acee05290;  alias, 1 drivers
S_0x5f5acec75170 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec74f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee05290 .functor NAND 1, L_0x5f5acee05220, L_0x5f5acee05220, C4<1>, C4<1>;
v0x5f5acec753e0_0 .net "in_a", 0 0, L_0x5f5acee05220;  alias, 1 drivers
v0x5f5acec754a0_0 .net "in_b", 0 0, L_0x5f5acee05220;  alias, 1 drivers
v0x5f5acec75590_0 .net "out", 0 0, L_0x5f5acee05290;  alias, 1 drivers
S_0x5f5acec95b90 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5acec745b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec96ba0_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acec96c40_0 .net "in_b", 0 0, L_0x5f5acee05ba0;  alias, 1 drivers
v0x5f5acec96d30_0 .net "out", 0 0, L_0x5f5acee05370;  alias, 1 drivers
v0x5f5acec96e50_0 .net "temp_out", 0 0, L_0x5f5acee05300;  1 drivers
S_0x5f5acec95d70 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec95b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee05300 .functor NAND 1, L_0x5f5acee09420, L_0x5f5acee05ba0, C4<1>, C4<1>;
v0x5f5acec95fe0_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acec960a0_0 .net "in_b", 0 0, L_0x5f5acee05ba0;  alias, 1 drivers
v0x5f5acec96160_0 .net "out", 0 0, L_0x5f5acee05300;  alias, 1 drivers
S_0x5f5acec96280 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec95b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec969f0_0 .net "in_a", 0 0, L_0x5f5acee05300;  alias, 1 drivers
v0x5f5acec96a90_0 .net "out", 0 0, L_0x5f5acee05370;  alias, 1 drivers
S_0x5f5acec964a0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec96280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee05370 .functor NAND 1, L_0x5f5acee05300, L_0x5f5acee05300, C4<1>, C4<1>;
v0x5f5acec96710_0 .net "in_a", 0 0, L_0x5f5acee05300;  alias, 1 drivers
v0x5f5acec96800_0 .net "in_b", 0 0, L_0x5f5acee05300;  alias, 1 drivers
v0x5f5acec968f0_0 .net "out", 0 0, L_0x5f5acee05370;  alias, 1 drivers
S_0x5f5acec96f10 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5acec745b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec97610_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acec976b0_0 .net "out", 0 0, L_0x5f5acee051b0;  alias, 1 drivers
S_0x5f5acec970e0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec96f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee051b0 .functor NAND 1, L_0x5f5acee09420, L_0x5f5acee09420, C4<1>, C4<1>;
v0x5f5acec97330_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acec973f0_0 .net "in_b", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acec974b0_0 .net "out", 0 0, L_0x5f5acee051b0;  alias, 1 drivers
S_0x5f5acec977b0 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5acec745b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec9d260_0 .net "branch1_out", 0 0, L_0x5f5acee054c0;  1 drivers
v0x5f5acec9d390_0 .net "branch2_out", 0 0, L_0x5f5acee05720;  1 drivers
v0x5f5acec9d4e0_0 .net "in_a", 0 0, L_0x5f5acee05290;  alias, 1 drivers
v0x5f5acec9d5b0_0 .net "in_b", 0 0, L_0x5f5acee05370;  alias, 1 drivers
v0x5f5acec9d650_0 .net "out", 0 0, L_0x5f5acee05980;  alias, 1 drivers
v0x5f5acec9d6f0_0 .net "temp1_out", 0 0, L_0x5f5acee05450;  1 drivers
v0x5f5acec9d790_0 .net "temp2_out", 0 0, L_0x5f5acee056b0;  1 drivers
v0x5f5acec9d830_0 .net "temp3_out", 0 0, L_0x5f5acee05910;  1 drivers
S_0x5f5acec979e0 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5acec977b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec98aa0_0 .net "in_a", 0 0, L_0x5f5acee05290;  alias, 1 drivers
v0x5f5acec98b40_0 .net "in_b", 0 0, L_0x5f5acee05290;  alias, 1 drivers
v0x5f5acec98c00_0 .net "out", 0 0, L_0x5f5acee05450;  alias, 1 drivers
v0x5f5acec98d20_0 .net "temp_out", 0 0, L_0x5f5acee053e0;  1 drivers
S_0x5f5acec97c50 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec979e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee053e0 .functor NAND 1, L_0x5f5acee05290, L_0x5f5acee05290, C4<1>, C4<1>;
v0x5f5acec97ec0_0 .net "in_a", 0 0, L_0x5f5acee05290;  alias, 1 drivers
v0x5f5acec97f80_0 .net "in_b", 0 0, L_0x5f5acee05290;  alias, 1 drivers
v0x5f5acec980d0_0 .net "out", 0 0, L_0x5f5acee053e0;  alias, 1 drivers
S_0x5f5acec981d0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec979e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec988f0_0 .net "in_a", 0 0, L_0x5f5acee053e0;  alias, 1 drivers
v0x5f5acec98990_0 .net "out", 0 0, L_0x5f5acee05450;  alias, 1 drivers
S_0x5f5acec983a0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec981d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee05450 .functor NAND 1, L_0x5f5acee053e0, L_0x5f5acee053e0, C4<1>, C4<1>;
v0x5f5acec98610_0 .net "in_a", 0 0, L_0x5f5acee053e0;  alias, 1 drivers
v0x5f5acec98700_0 .net "in_b", 0 0, L_0x5f5acee053e0;  alias, 1 drivers
v0x5f5acec987f0_0 .net "out", 0 0, L_0x5f5acee05450;  alias, 1 drivers
S_0x5f5acec98e90 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5acec977b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec99ec0_0 .net "in_a", 0 0, L_0x5f5acee05370;  alias, 1 drivers
v0x5f5acec99f60_0 .net "in_b", 0 0, L_0x5f5acee05370;  alias, 1 drivers
v0x5f5acec9a020_0 .net "out", 0 0, L_0x5f5acee056b0;  alias, 1 drivers
v0x5f5acec9a140_0 .net "temp_out", 0 0, L_0x5f5acee05640;  1 drivers
S_0x5f5acec99070 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec98e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee05640 .functor NAND 1, L_0x5f5acee05370, L_0x5f5acee05370, C4<1>, C4<1>;
v0x5f5acec992e0_0 .net "in_a", 0 0, L_0x5f5acee05370;  alias, 1 drivers
v0x5f5acec993a0_0 .net "in_b", 0 0, L_0x5f5acee05370;  alias, 1 drivers
v0x5f5acec994f0_0 .net "out", 0 0, L_0x5f5acee05640;  alias, 1 drivers
S_0x5f5acec995f0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec98e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec99d10_0 .net "in_a", 0 0, L_0x5f5acee05640;  alias, 1 drivers
v0x5f5acec99db0_0 .net "out", 0 0, L_0x5f5acee056b0;  alias, 1 drivers
S_0x5f5acec997c0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec995f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee056b0 .functor NAND 1, L_0x5f5acee05640, L_0x5f5acee05640, C4<1>, C4<1>;
v0x5f5acec99a30_0 .net "in_a", 0 0, L_0x5f5acee05640;  alias, 1 drivers
v0x5f5acec99b20_0 .net "in_b", 0 0, L_0x5f5acee05640;  alias, 1 drivers
v0x5f5acec99c10_0 .net "out", 0 0, L_0x5f5acee056b0;  alias, 1 drivers
S_0x5f5acec9a2b0 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5acec977b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec9b2f0_0 .net "in_a", 0 0, L_0x5f5acee054c0;  alias, 1 drivers
v0x5f5acec9b3c0_0 .net "in_b", 0 0, L_0x5f5acee05720;  alias, 1 drivers
v0x5f5acec9b490_0 .net "out", 0 0, L_0x5f5acee05910;  alias, 1 drivers
v0x5f5acec9b5b0_0 .net "temp_out", 0 0, L_0x5f5acee058a0;  1 drivers
S_0x5f5acec9a490 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec9a2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee058a0 .functor NAND 1, L_0x5f5acee054c0, L_0x5f5acee05720, C4<1>, C4<1>;
v0x5f5acec9a6e0_0 .net "in_a", 0 0, L_0x5f5acee054c0;  alias, 1 drivers
v0x5f5acec9a7c0_0 .net "in_b", 0 0, L_0x5f5acee05720;  alias, 1 drivers
v0x5f5acec9a880_0 .net "out", 0 0, L_0x5f5acee058a0;  alias, 1 drivers
S_0x5f5acec9a9d0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec9a2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec9b140_0 .net "in_a", 0 0, L_0x5f5acee058a0;  alias, 1 drivers
v0x5f5acec9b1e0_0 .net "out", 0 0, L_0x5f5acee05910;  alias, 1 drivers
S_0x5f5acec9abf0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec9a9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee05910 .functor NAND 1, L_0x5f5acee058a0, L_0x5f5acee058a0, C4<1>, C4<1>;
v0x5f5acec9ae60_0 .net "in_a", 0 0, L_0x5f5acee058a0;  alias, 1 drivers
v0x5f5acec9af50_0 .net "in_b", 0 0, L_0x5f5acee058a0;  alias, 1 drivers
v0x5f5acec9b040_0 .net "out", 0 0, L_0x5f5acee05910;  alias, 1 drivers
S_0x5f5acec9b700 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5acec977b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec9be30_0 .net "in_a", 0 0, L_0x5f5acee05450;  alias, 1 drivers
v0x5f5acec9bed0_0 .net "out", 0 0, L_0x5f5acee054c0;  alias, 1 drivers
S_0x5f5acec9b8d0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec9b700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee054c0 .functor NAND 1, L_0x5f5acee05450, L_0x5f5acee05450, C4<1>, C4<1>;
v0x5f5acec9bb40_0 .net "in_a", 0 0, L_0x5f5acee05450;  alias, 1 drivers
v0x5f5acec9bc00_0 .net "in_b", 0 0, L_0x5f5acee05450;  alias, 1 drivers
v0x5f5acec9bd50_0 .net "out", 0 0, L_0x5f5acee054c0;  alias, 1 drivers
S_0x5f5acec9bfd0 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5acec977b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec9c7a0_0 .net "in_a", 0 0, L_0x5f5acee056b0;  alias, 1 drivers
v0x5f5acec9c840_0 .net "out", 0 0, L_0x5f5acee05720;  alias, 1 drivers
S_0x5f5acec9c240 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec9bfd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee05720 .functor NAND 1, L_0x5f5acee056b0, L_0x5f5acee056b0, C4<1>, C4<1>;
v0x5f5acec9c4b0_0 .net "in_a", 0 0, L_0x5f5acee056b0;  alias, 1 drivers
v0x5f5acec9c570_0 .net "in_b", 0 0, L_0x5f5acee056b0;  alias, 1 drivers
v0x5f5acec9c6c0_0 .net "out", 0 0, L_0x5f5acee05720;  alias, 1 drivers
S_0x5f5acec9c940 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5acec977b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec9d0e0_0 .net "in_a", 0 0, L_0x5f5acee05910;  alias, 1 drivers
v0x5f5acec9d180_0 .net "out", 0 0, L_0x5f5acee05980;  alias, 1 drivers
S_0x5f5acec9cb60 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec9c940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee05980 .functor NAND 1, L_0x5f5acee05910, L_0x5f5acee05910, C4<1>, C4<1>;
v0x5f5acec9cdd0_0 .net "in_a", 0 0, L_0x5f5acee05910;  alias, 1 drivers
v0x5f5acec9ce90_0 .net "in_b", 0 0, L_0x5f5acee05910;  alias, 1 drivers
v0x5f5acec9cfe0_0 .net "out", 0 0, L_0x5f5acee05980;  alias, 1 drivers
S_0x5f5acec9e120 .scope module, "mux_gate12" "Mux" 4 19, 5 3 0, S_0x5f5acec57050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5aceca74a0_0 .net "in_a", 0 0, L_0x5f5acee06660;  1 drivers
v0x5f5aceca7540_0 .net "in_b", 0 0, L_0x5f5acee06910;  1 drivers
v0x5f5aceca7650_0 .net "out", 0 0, L_0x5f5acee064e0;  1 drivers
v0x5f5aceca76f0_0 .net "sel", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5aceca7790_0 .net "sel_out", 0 0, L_0x5f5acee05d10;  1 drivers
v0x5f5aceca7910_0 .net "temp_a_out", 0 0, L_0x5f5acee05df0;  1 drivers
v0x5f5aceca7ac0_0 .net "temp_b_out", 0 0, L_0x5f5acee05ed0;  1 drivers
S_0x5f5acec9e370 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5acec9e120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acec9f3d0_0 .net "in_a", 0 0, L_0x5f5acee06660;  alias, 1 drivers
v0x5f5acec9f470_0 .net "in_b", 0 0, L_0x5f5acee05d10;  alias, 1 drivers
v0x5f5acec9f540_0 .net "out", 0 0, L_0x5f5acee05df0;  alias, 1 drivers
v0x5f5acec9f660_0 .net "temp_out", 0 0, L_0x5f5acee05d80;  1 drivers
S_0x5f5acec9e5e0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec9e370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee05d80 .functor NAND 1, L_0x5f5acee06660, L_0x5f5acee05d10, C4<1>, C4<1>;
v0x5f5acec9e850_0 .net "in_a", 0 0, L_0x5f5acee06660;  alias, 1 drivers
v0x5f5acec9e930_0 .net "in_b", 0 0, L_0x5f5acee05d10;  alias, 1 drivers
v0x5f5acec9e9f0_0 .net "out", 0 0, L_0x5f5acee05d80;  alias, 1 drivers
S_0x5f5acec9eb10 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec9e370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acec9f250_0 .net "in_a", 0 0, L_0x5f5acee05d80;  alias, 1 drivers
v0x5f5acec9f2f0_0 .net "out", 0 0, L_0x5f5acee05df0;  alias, 1 drivers
S_0x5f5acec9ed30 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec9eb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee05df0 .functor NAND 1, L_0x5f5acee05d80, L_0x5f5acee05d80, C4<1>, C4<1>;
v0x5f5acec9efa0_0 .net "in_a", 0 0, L_0x5f5acee05d80;  alias, 1 drivers
v0x5f5acec9f060_0 .net "in_b", 0 0, L_0x5f5acee05d80;  alias, 1 drivers
v0x5f5acec9f150_0 .net "out", 0 0, L_0x5f5acee05df0;  alias, 1 drivers
S_0x5f5acec9f720 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5acec9e120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceca0730_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5aceca07d0_0 .net "in_b", 0 0, L_0x5f5acee06910;  alias, 1 drivers
v0x5f5aceca08c0_0 .net "out", 0 0, L_0x5f5acee05ed0;  alias, 1 drivers
v0x5f5aceca09e0_0 .net "temp_out", 0 0, L_0x5f5acee05e60;  1 drivers
S_0x5f5acec9f900 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acec9f720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee05e60 .functor NAND 1, L_0x5f5acee09420, L_0x5f5acee06910, C4<1>, C4<1>;
v0x5f5acec9fb70_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acec9fc30_0 .net "in_b", 0 0, L_0x5f5acee06910;  alias, 1 drivers
v0x5f5acec9fcf0_0 .net "out", 0 0, L_0x5f5acee05e60;  alias, 1 drivers
S_0x5f5acec9fe10 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acec9f720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceca0580_0 .net "in_a", 0 0, L_0x5f5acee05e60;  alias, 1 drivers
v0x5f5aceca0620_0 .net "out", 0 0, L_0x5f5acee05ed0;  alias, 1 drivers
S_0x5f5aceca0030 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acec9fe10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee05ed0 .functor NAND 1, L_0x5f5acee05e60, L_0x5f5acee05e60, C4<1>, C4<1>;
v0x5f5aceca02a0_0 .net "in_a", 0 0, L_0x5f5acee05e60;  alias, 1 drivers
v0x5f5aceca0390_0 .net "in_b", 0 0, L_0x5f5acee05e60;  alias, 1 drivers
v0x5f5aceca0480_0 .net "out", 0 0, L_0x5f5acee05ed0;  alias, 1 drivers
S_0x5f5aceca0aa0 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5acec9e120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceca11a0_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5aceca1240_0 .net "out", 0 0, L_0x5f5acee05d10;  alias, 1 drivers
S_0x5f5aceca0c70 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceca0aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee05d10 .functor NAND 1, L_0x5f5acee09420, L_0x5f5acee09420, C4<1>, C4<1>;
v0x5f5aceca0ec0_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5aceca0f80_0 .net "in_b", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5aceca1040_0 .net "out", 0 0, L_0x5f5acee05d10;  alias, 1 drivers
S_0x5f5aceca1340 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5acec9e120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceca6df0_0 .net "branch1_out", 0 0, L_0x5f5acee06020;  1 drivers
v0x5f5aceca6f20_0 .net "branch2_out", 0 0, L_0x5f5acee06280;  1 drivers
v0x5f5aceca7070_0 .net "in_a", 0 0, L_0x5f5acee05df0;  alias, 1 drivers
v0x5f5aceca7140_0 .net "in_b", 0 0, L_0x5f5acee05ed0;  alias, 1 drivers
v0x5f5aceca71e0_0 .net "out", 0 0, L_0x5f5acee064e0;  alias, 1 drivers
v0x5f5aceca7280_0 .net "temp1_out", 0 0, L_0x5f5acee05fb0;  1 drivers
v0x5f5aceca7320_0 .net "temp2_out", 0 0, L_0x5f5acee06210;  1 drivers
v0x5f5aceca73c0_0 .net "temp3_out", 0 0, L_0x5f5acee06470;  1 drivers
S_0x5f5aceca1570 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5aceca1340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceca2630_0 .net "in_a", 0 0, L_0x5f5acee05df0;  alias, 1 drivers
v0x5f5aceca26d0_0 .net "in_b", 0 0, L_0x5f5acee05df0;  alias, 1 drivers
v0x5f5aceca2790_0 .net "out", 0 0, L_0x5f5acee05fb0;  alias, 1 drivers
v0x5f5aceca28b0_0 .net "temp_out", 0 0, L_0x5f5acee05f40;  1 drivers
S_0x5f5aceca17e0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceca1570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee05f40 .functor NAND 1, L_0x5f5acee05df0, L_0x5f5acee05df0, C4<1>, C4<1>;
v0x5f5aceca1a50_0 .net "in_a", 0 0, L_0x5f5acee05df0;  alias, 1 drivers
v0x5f5aceca1b10_0 .net "in_b", 0 0, L_0x5f5acee05df0;  alias, 1 drivers
v0x5f5aceca1c60_0 .net "out", 0 0, L_0x5f5acee05f40;  alias, 1 drivers
S_0x5f5aceca1d60 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceca1570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceca2480_0 .net "in_a", 0 0, L_0x5f5acee05f40;  alias, 1 drivers
v0x5f5aceca2520_0 .net "out", 0 0, L_0x5f5acee05fb0;  alias, 1 drivers
S_0x5f5aceca1f30 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceca1d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee05fb0 .functor NAND 1, L_0x5f5acee05f40, L_0x5f5acee05f40, C4<1>, C4<1>;
v0x5f5aceca21a0_0 .net "in_a", 0 0, L_0x5f5acee05f40;  alias, 1 drivers
v0x5f5aceca2290_0 .net "in_b", 0 0, L_0x5f5acee05f40;  alias, 1 drivers
v0x5f5aceca2380_0 .net "out", 0 0, L_0x5f5acee05fb0;  alias, 1 drivers
S_0x5f5aceca2a20 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5aceca1340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceca3a50_0 .net "in_a", 0 0, L_0x5f5acee05ed0;  alias, 1 drivers
v0x5f5aceca3af0_0 .net "in_b", 0 0, L_0x5f5acee05ed0;  alias, 1 drivers
v0x5f5aceca3bb0_0 .net "out", 0 0, L_0x5f5acee06210;  alias, 1 drivers
v0x5f5aceca3cd0_0 .net "temp_out", 0 0, L_0x5f5acee061a0;  1 drivers
S_0x5f5aceca2c00 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceca2a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee061a0 .functor NAND 1, L_0x5f5acee05ed0, L_0x5f5acee05ed0, C4<1>, C4<1>;
v0x5f5aceca2e70_0 .net "in_a", 0 0, L_0x5f5acee05ed0;  alias, 1 drivers
v0x5f5aceca2f30_0 .net "in_b", 0 0, L_0x5f5acee05ed0;  alias, 1 drivers
v0x5f5aceca3080_0 .net "out", 0 0, L_0x5f5acee061a0;  alias, 1 drivers
S_0x5f5aceca3180 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceca2a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceca38a0_0 .net "in_a", 0 0, L_0x5f5acee061a0;  alias, 1 drivers
v0x5f5aceca3940_0 .net "out", 0 0, L_0x5f5acee06210;  alias, 1 drivers
S_0x5f5aceca3350 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceca3180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee06210 .functor NAND 1, L_0x5f5acee061a0, L_0x5f5acee061a0, C4<1>, C4<1>;
v0x5f5aceca35c0_0 .net "in_a", 0 0, L_0x5f5acee061a0;  alias, 1 drivers
v0x5f5aceca36b0_0 .net "in_b", 0 0, L_0x5f5acee061a0;  alias, 1 drivers
v0x5f5aceca37a0_0 .net "out", 0 0, L_0x5f5acee06210;  alias, 1 drivers
S_0x5f5aceca3e40 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5aceca1340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceca4e80_0 .net "in_a", 0 0, L_0x5f5acee06020;  alias, 1 drivers
v0x5f5aceca4f50_0 .net "in_b", 0 0, L_0x5f5acee06280;  alias, 1 drivers
v0x5f5aceca5020_0 .net "out", 0 0, L_0x5f5acee06470;  alias, 1 drivers
v0x5f5aceca5140_0 .net "temp_out", 0 0, L_0x5f5acee06400;  1 drivers
S_0x5f5aceca4020 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceca3e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee06400 .functor NAND 1, L_0x5f5acee06020, L_0x5f5acee06280, C4<1>, C4<1>;
v0x5f5aceca4270_0 .net "in_a", 0 0, L_0x5f5acee06020;  alias, 1 drivers
v0x5f5aceca4350_0 .net "in_b", 0 0, L_0x5f5acee06280;  alias, 1 drivers
v0x5f5aceca4410_0 .net "out", 0 0, L_0x5f5acee06400;  alias, 1 drivers
S_0x5f5aceca4560 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceca3e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceca4cd0_0 .net "in_a", 0 0, L_0x5f5acee06400;  alias, 1 drivers
v0x5f5aceca4d70_0 .net "out", 0 0, L_0x5f5acee06470;  alias, 1 drivers
S_0x5f5aceca4780 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceca4560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee06470 .functor NAND 1, L_0x5f5acee06400, L_0x5f5acee06400, C4<1>, C4<1>;
v0x5f5aceca49f0_0 .net "in_a", 0 0, L_0x5f5acee06400;  alias, 1 drivers
v0x5f5aceca4ae0_0 .net "in_b", 0 0, L_0x5f5acee06400;  alias, 1 drivers
v0x5f5aceca4bd0_0 .net "out", 0 0, L_0x5f5acee06470;  alias, 1 drivers
S_0x5f5aceca5290 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5aceca1340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceca59c0_0 .net "in_a", 0 0, L_0x5f5acee05fb0;  alias, 1 drivers
v0x5f5aceca5a60_0 .net "out", 0 0, L_0x5f5acee06020;  alias, 1 drivers
S_0x5f5aceca5460 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceca5290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee06020 .functor NAND 1, L_0x5f5acee05fb0, L_0x5f5acee05fb0, C4<1>, C4<1>;
v0x5f5aceca56d0_0 .net "in_a", 0 0, L_0x5f5acee05fb0;  alias, 1 drivers
v0x5f5aceca5790_0 .net "in_b", 0 0, L_0x5f5acee05fb0;  alias, 1 drivers
v0x5f5aceca58e0_0 .net "out", 0 0, L_0x5f5acee06020;  alias, 1 drivers
S_0x5f5aceca5b60 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5aceca1340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceca6330_0 .net "in_a", 0 0, L_0x5f5acee06210;  alias, 1 drivers
v0x5f5aceca63d0_0 .net "out", 0 0, L_0x5f5acee06280;  alias, 1 drivers
S_0x5f5aceca5dd0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceca5b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee06280 .functor NAND 1, L_0x5f5acee06210, L_0x5f5acee06210, C4<1>, C4<1>;
v0x5f5aceca6040_0 .net "in_a", 0 0, L_0x5f5acee06210;  alias, 1 drivers
v0x5f5aceca6100_0 .net "in_b", 0 0, L_0x5f5acee06210;  alias, 1 drivers
v0x5f5aceca6250_0 .net "out", 0 0, L_0x5f5acee06280;  alias, 1 drivers
S_0x5f5aceca64d0 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5aceca1340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceca6c70_0 .net "in_a", 0 0, L_0x5f5acee06470;  alias, 1 drivers
v0x5f5aceca6d10_0 .net "out", 0 0, L_0x5f5acee064e0;  alias, 1 drivers
S_0x5f5aceca66f0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceca64d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee064e0 .functor NAND 1, L_0x5f5acee06470, L_0x5f5acee06470, C4<1>, C4<1>;
v0x5f5aceca6960_0 .net "in_a", 0 0, L_0x5f5acee06470;  alias, 1 drivers
v0x5f5aceca6a20_0 .net "in_b", 0 0, L_0x5f5acee06470;  alias, 1 drivers
v0x5f5aceca6b70_0 .net "out", 0 0, L_0x5f5acee064e0;  alias, 1 drivers
S_0x5f5aceca7cb0 .scope module, "mux_gate13" "Mux" 4 20, 5 3 0, S_0x5f5acec57050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acecb1010_0 .net "in_a", 0 0, L_0x5f5acee073d0;  1 drivers
v0x5f5acecb10b0_0 .net "in_b", 0 0, L_0x5f5acee07470;  1 drivers
v0x5f5acecb11c0_0 .net "out", 0 0, L_0x5f5acee07250;  1 drivers
v0x5f5acecb1260_0 .net "sel", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acecb1300_0 .net "sel_out", 0 0, L_0x5f5acee06ca0;  1 drivers
v0x5f5acecb1480_0 .net "temp_a_out", 0 0, L_0x5f5acee06d80;  1 drivers
v0x5f5acecb1630_0 .net "temp_b_out", 0 0, L_0x5f5acee06e60;  1 drivers
S_0x5f5aceca7eb0 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5aceca7cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceca8f10_0 .net "in_a", 0 0, L_0x5f5acee073d0;  alias, 1 drivers
v0x5f5aceca8fe0_0 .net "in_b", 0 0, L_0x5f5acee06ca0;  alias, 1 drivers
v0x5f5aceca90b0_0 .net "out", 0 0, L_0x5f5acee06d80;  alias, 1 drivers
v0x5f5aceca91d0_0 .net "temp_out", 0 0, L_0x5f5acee06d10;  1 drivers
S_0x5f5aceca8120 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceca7eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee06d10 .functor NAND 1, L_0x5f5acee073d0, L_0x5f5acee06ca0, C4<1>, C4<1>;
v0x5f5aceca8390_0 .net "in_a", 0 0, L_0x5f5acee073d0;  alias, 1 drivers
v0x5f5aceca8470_0 .net "in_b", 0 0, L_0x5f5acee06ca0;  alias, 1 drivers
v0x5f5aceca8530_0 .net "out", 0 0, L_0x5f5acee06d10;  alias, 1 drivers
S_0x5f5aceca8650 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceca7eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceca8d90_0 .net "in_a", 0 0, L_0x5f5acee06d10;  alias, 1 drivers
v0x5f5aceca8e30_0 .net "out", 0 0, L_0x5f5acee06d80;  alias, 1 drivers
S_0x5f5aceca8870 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceca8650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee06d80 .functor NAND 1, L_0x5f5acee06d10, L_0x5f5acee06d10, C4<1>, C4<1>;
v0x5f5aceca8ae0_0 .net "in_a", 0 0, L_0x5f5acee06d10;  alias, 1 drivers
v0x5f5aceca8ba0_0 .net "in_b", 0 0, L_0x5f5acee06d10;  alias, 1 drivers
v0x5f5aceca8c90_0 .net "out", 0 0, L_0x5f5acee06d80;  alias, 1 drivers
S_0x5f5aceca9290 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5aceca7cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acecaa2a0_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acecaa340_0 .net "in_b", 0 0, L_0x5f5acee07470;  alias, 1 drivers
v0x5f5acecaa430_0 .net "out", 0 0, L_0x5f5acee06e60;  alias, 1 drivers
v0x5f5acecaa550_0 .net "temp_out", 0 0, L_0x5f5acee06df0;  1 drivers
S_0x5f5aceca9470 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceca9290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee06df0 .functor NAND 1, L_0x5f5acee09420, L_0x5f5acee07470, C4<1>, C4<1>;
v0x5f5aceca96e0_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5aceca97a0_0 .net "in_b", 0 0, L_0x5f5acee07470;  alias, 1 drivers
v0x5f5aceca9860_0 .net "out", 0 0, L_0x5f5acee06df0;  alias, 1 drivers
S_0x5f5aceca9980 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceca9290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecaa0f0_0 .net "in_a", 0 0, L_0x5f5acee06df0;  alias, 1 drivers
v0x5f5acecaa190_0 .net "out", 0 0, L_0x5f5acee06e60;  alias, 1 drivers
S_0x5f5aceca9ba0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceca9980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee06e60 .functor NAND 1, L_0x5f5acee06df0, L_0x5f5acee06df0, C4<1>, C4<1>;
v0x5f5aceca9e10_0 .net "in_a", 0 0, L_0x5f5acee06df0;  alias, 1 drivers
v0x5f5aceca9f00_0 .net "in_b", 0 0, L_0x5f5acee06df0;  alias, 1 drivers
v0x5f5aceca9ff0_0 .net "out", 0 0, L_0x5f5acee06e60;  alias, 1 drivers
S_0x5f5acecaa610 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5aceca7cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecaad10_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acecaadb0_0 .net "out", 0 0, L_0x5f5acee06ca0;  alias, 1 drivers
S_0x5f5acecaa7e0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecaa610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee06ca0 .functor NAND 1, L_0x5f5acee09420, L_0x5f5acee09420, C4<1>, C4<1>;
v0x5f5acecaaa30_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acecaaaf0_0 .net "in_b", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acecaabb0_0 .net "out", 0 0, L_0x5f5acee06ca0;  alias, 1 drivers
S_0x5f5acecaaeb0 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5aceca7cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acecb0960_0 .net "branch1_out", 0 0, L_0x5f5acee06fb0;  1 drivers
v0x5f5acecb0a90_0 .net "branch2_out", 0 0, L_0x5f5acee07100;  1 drivers
v0x5f5acecb0be0_0 .net "in_a", 0 0, L_0x5f5acee06d80;  alias, 1 drivers
v0x5f5acecb0cb0_0 .net "in_b", 0 0, L_0x5f5acee06e60;  alias, 1 drivers
v0x5f5acecb0d50_0 .net "out", 0 0, L_0x5f5acee07250;  alias, 1 drivers
v0x5f5acecb0df0_0 .net "temp1_out", 0 0, L_0x5f5acee06f40;  1 drivers
v0x5f5acecb0e90_0 .net "temp2_out", 0 0, L_0x5f5acee07090;  1 drivers
v0x5f5acecb0f30_0 .net "temp3_out", 0 0, L_0x5f5acee071e0;  1 drivers
S_0x5f5acecab0e0 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5acecaaeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acecac1a0_0 .net "in_a", 0 0, L_0x5f5acee06d80;  alias, 1 drivers
v0x5f5acecac240_0 .net "in_b", 0 0, L_0x5f5acee06d80;  alias, 1 drivers
v0x5f5acecac300_0 .net "out", 0 0, L_0x5f5acee06f40;  alias, 1 drivers
v0x5f5acecac420_0 .net "temp_out", 0 0, L_0x5f5acee06ed0;  1 drivers
S_0x5f5acecab350 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acecab0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee06ed0 .functor NAND 1, L_0x5f5acee06d80, L_0x5f5acee06d80, C4<1>, C4<1>;
v0x5f5acecab5c0_0 .net "in_a", 0 0, L_0x5f5acee06d80;  alias, 1 drivers
v0x5f5acecab680_0 .net "in_b", 0 0, L_0x5f5acee06d80;  alias, 1 drivers
v0x5f5acecab7d0_0 .net "out", 0 0, L_0x5f5acee06ed0;  alias, 1 drivers
S_0x5f5acecab8d0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acecab0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecabff0_0 .net "in_a", 0 0, L_0x5f5acee06ed0;  alias, 1 drivers
v0x5f5acecac090_0 .net "out", 0 0, L_0x5f5acee06f40;  alias, 1 drivers
S_0x5f5acecabaa0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecab8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee06f40 .functor NAND 1, L_0x5f5acee06ed0, L_0x5f5acee06ed0, C4<1>, C4<1>;
v0x5f5acecabd10_0 .net "in_a", 0 0, L_0x5f5acee06ed0;  alias, 1 drivers
v0x5f5acecabe00_0 .net "in_b", 0 0, L_0x5f5acee06ed0;  alias, 1 drivers
v0x5f5acecabef0_0 .net "out", 0 0, L_0x5f5acee06f40;  alias, 1 drivers
S_0x5f5acecac590 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5acecaaeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acecad5c0_0 .net "in_a", 0 0, L_0x5f5acee06e60;  alias, 1 drivers
v0x5f5acecad660_0 .net "in_b", 0 0, L_0x5f5acee06e60;  alias, 1 drivers
v0x5f5acecad720_0 .net "out", 0 0, L_0x5f5acee07090;  alias, 1 drivers
v0x5f5acecad840_0 .net "temp_out", 0 0, L_0x5f5acee07020;  1 drivers
S_0x5f5acecac770 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acecac590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee07020 .functor NAND 1, L_0x5f5acee06e60, L_0x5f5acee06e60, C4<1>, C4<1>;
v0x5f5acecac9e0_0 .net "in_a", 0 0, L_0x5f5acee06e60;  alias, 1 drivers
v0x5f5acecacaa0_0 .net "in_b", 0 0, L_0x5f5acee06e60;  alias, 1 drivers
v0x5f5acecacbf0_0 .net "out", 0 0, L_0x5f5acee07020;  alias, 1 drivers
S_0x5f5acecaccf0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acecac590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecad410_0 .net "in_a", 0 0, L_0x5f5acee07020;  alias, 1 drivers
v0x5f5acecad4b0_0 .net "out", 0 0, L_0x5f5acee07090;  alias, 1 drivers
S_0x5f5acecacec0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecaccf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee07090 .functor NAND 1, L_0x5f5acee07020, L_0x5f5acee07020, C4<1>, C4<1>;
v0x5f5acecad130_0 .net "in_a", 0 0, L_0x5f5acee07020;  alias, 1 drivers
v0x5f5acecad220_0 .net "in_b", 0 0, L_0x5f5acee07020;  alias, 1 drivers
v0x5f5acecad310_0 .net "out", 0 0, L_0x5f5acee07090;  alias, 1 drivers
S_0x5f5acecad9b0 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5acecaaeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acecae9f0_0 .net "in_a", 0 0, L_0x5f5acee06fb0;  alias, 1 drivers
v0x5f5acecaeac0_0 .net "in_b", 0 0, L_0x5f5acee07100;  alias, 1 drivers
v0x5f5acecaeb90_0 .net "out", 0 0, L_0x5f5acee071e0;  alias, 1 drivers
v0x5f5acecaecb0_0 .net "temp_out", 0 0, L_0x5f5acee07170;  1 drivers
S_0x5f5acecadb90 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acecad9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee07170 .functor NAND 1, L_0x5f5acee06fb0, L_0x5f5acee07100, C4<1>, C4<1>;
v0x5f5acecadde0_0 .net "in_a", 0 0, L_0x5f5acee06fb0;  alias, 1 drivers
v0x5f5acecadec0_0 .net "in_b", 0 0, L_0x5f5acee07100;  alias, 1 drivers
v0x5f5acecadf80_0 .net "out", 0 0, L_0x5f5acee07170;  alias, 1 drivers
S_0x5f5acecae0d0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acecad9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecae840_0 .net "in_a", 0 0, L_0x5f5acee07170;  alias, 1 drivers
v0x5f5acecae8e0_0 .net "out", 0 0, L_0x5f5acee071e0;  alias, 1 drivers
S_0x5f5acecae2f0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecae0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee071e0 .functor NAND 1, L_0x5f5acee07170, L_0x5f5acee07170, C4<1>, C4<1>;
v0x5f5acecae560_0 .net "in_a", 0 0, L_0x5f5acee07170;  alias, 1 drivers
v0x5f5acecae650_0 .net "in_b", 0 0, L_0x5f5acee07170;  alias, 1 drivers
v0x5f5acecae740_0 .net "out", 0 0, L_0x5f5acee071e0;  alias, 1 drivers
S_0x5f5acecaee00 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5acecaaeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecaf530_0 .net "in_a", 0 0, L_0x5f5acee06f40;  alias, 1 drivers
v0x5f5acecaf5d0_0 .net "out", 0 0, L_0x5f5acee06fb0;  alias, 1 drivers
S_0x5f5acecaefd0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecaee00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee06fb0 .functor NAND 1, L_0x5f5acee06f40, L_0x5f5acee06f40, C4<1>, C4<1>;
v0x5f5acecaf240_0 .net "in_a", 0 0, L_0x5f5acee06f40;  alias, 1 drivers
v0x5f5acecaf300_0 .net "in_b", 0 0, L_0x5f5acee06f40;  alias, 1 drivers
v0x5f5acecaf450_0 .net "out", 0 0, L_0x5f5acee06fb0;  alias, 1 drivers
S_0x5f5acecaf6d0 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5acecaaeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecafea0_0 .net "in_a", 0 0, L_0x5f5acee07090;  alias, 1 drivers
v0x5f5acecaff40_0 .net "out", 0 0, L_0x5f5acee07100;  alias, 1 drivers
S_0x5f5acecaf940 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecaf6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee07100 .functor NAND 1, L_0x5f5acee07090, L_0x5f5acee07090, C4<1>, C4<1>;
v0x5f5acecafbb0_0 .net "in_a", 0 0, L_0x5f5acee07090;  alias, 1 drivers
v0x5f5acecafc70_0 .net "in_b", 0 0, L_0x5f5acee07090;  alias, 1 drivers
v0x5f5acecafdc0_0 .net "out", 0 0, L_0x5f5acee07100;  alias, 1 drivers
S_0x5f5acecb0040 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5acecaaeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecb07e0_0 .net "in_a", 0 0, L_0x5f5acee071e0;  alias, 1 drivers
v0x5f5acecb0880_0 .net "out", 0 0, L_0x5f5acee07250;  alias, 1 drivers
S_0x5f5acecb0260 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecb0040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee07250 .functor NAND 1, L_0x5f5acee071e0, L_0x5f5acee071e0, C4<1>, C4<1>;
v0x5f5acecb04d0_0 .net "in_a", 0 0, L_0x5f5acee071e0;  alias, 1 drivers
v0x5f5acecb0590_0 .net "in_b", 0 0, L_0x5f5acee071e0;  alias, 1 drivers
v0x5f5acecb06e0_0 .net "out", 0 0, L_0x5f5acee07250;  alias, 1 drivers
S_0x5f5acecb1820 .scope module, "mux_gate14" "Mux" 4 21, 5 3 0, S_0x5f5acec57050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acecbab80_0 .net "in_a", 0 0, L_0x5f5acee08190;  1 drivers
v0x5f5acecbac20_0 .net "in_b", 0 0, L_0x5f5acee08230;  1 drivers
v0x5f5acecbad30_0 .net "out", 0 0, L_0x5f5acee07fd0;  1 drivers
v0x5f5acecbadd0_0 .net "sel", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acecbae70_0 .net "sel_out", 0 0, L_0x5f5acee07600;  1 drivers
v0x5f5acecbaff0_0 .net "temp_a_out", 0 0, L_0x5f5acee076e0;  1 drivers
v0x5f5acecbb1a0_0 .net "temp_b_out", 0 0, L_0x5f5acee077c0;  1 drivers
S_0x5f5acecb1a20 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5acecb1820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acecb2a80_0 .net "in_a", 0 0, L_0x5f5acee08190;  alias, 1 drivers
v0x5f5acecb2b50_0 .net "in_b", 0 0, L_0x5f5acee07600;  alias, 1 drivers
v0x5f5acecb2c20_0 .net "out", 0 0, L_0x5f5acee076e0;  alias, 1 drivers
v0x5f5acecb2d40_0 .net "temp_out", 0 0, L_0x5f5acee07670;  1 drivers
S_0x5f5acecb1c90 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acecb1a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee07670 .functor NAND 1, L_0x5f5acee08190, L_0x5f5acee07600, C4<1>, C4<1>;
v0x5f5acecb1f00_0 .net "in_a", 0 0, L_0x5f5acee08190;  alias, 1 drivers
v0x5f5acecb1fe0_0 .net "in_b", 0 0, L_0x5f5acee07600;  alias, 1 drivers
v0x5f5acecb20a0_0 .net "out", 0 0, L_0x5f5acee07670;  alias, 1 drivers
S_0x5f5acecb21c0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acecb1a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecb2900_0 .net "in_a", 0 0, L_0x5f5acee07670;  alias, 1 drivers
v0x5f5acecb29a0_0 .net "out", 0 0, L_0x5f5acee076e0;  alias, 1 drivers
S_0x5f5acecb23e0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecb21c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee076e0 .functor NAND 1, L_0x5f5acee07670, L_0x5f5acee07670, C4<1>, C4<1>;
v0x5f5acecb2650_0 .net "in_a", 0 0, L_0x5f5acee07670;  alias, 1 drivers
v0x5f5acecb2710_0 .net "in_b", 0 0, L_0x5f5acee07670;  alias, 1 drivers
v0x5f5acecb2800_0 .net "out", 0 0, L_0x5f5acee076e0;  alias, 1 drivers
S_0x5f5acecb2e00 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5acecb1820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acecb3e10_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acecb3eb0_0 .net "in_b", 0 0, L_0x5f5acee08230;  alias, 1 drivers
v0x5f5acecb3fa0_0 .net "out", 0 0, L_0x5f5acee077c0;  alias, 1 drivers
v0x5f5acecb40c0_0 .net "temp_out", 0 0, L_0x5f5acee07750;  1 drivers
S_0x5f5acecb2fe0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acecb2e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee07750 .functor NAND 1, L_0x5f5acee09420, L_0x5f5acee08230, C4<1>, C4<1>;
v0x5f5acecb3250_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acecb3310_0 .net "in_b", 0 0, L_0x5f5acee08230;  alias, 1 drivers
v0x5f5acecb33d0_0 .net "out", 0 0, L_0x5f5acee07750;  alias, 1 drivers
S_0x5f5acecb34f0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acecb2e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecb3c60_0 .net "in_a", 0 0, L_0x5f5acee07750;  alias, 1 drivers
v0x5f5acecb3d00_0 .net "out", 0 0, L_0x5f5acee077c0;  alias, 1 drivers
S_0x5f5acecb3710 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecb34f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee077c0 .functor NAND 1, L_0x5f5acee07750, L_0x5f5acee07750, C4<1>, C4<1>;
v0x5f5acecb3980_0 .net "in_a", 0 0, L_0x5f5acee07750;  alias, 1 drivers
v0x5f5acecb3a70_0 .net "in_b", 0 0, L_0x5f5acee07750;  alias, 1 drivers
v0x5f5acecb3b60_0 .net "out", 0 0, L_0x5f5acee077c0;  alias, 1 drivers
S_0x5f5acecb4180 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5acecb1820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecb4880_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acecb4920_0 .net "out", 0 0, L_0x5f5acee07600;  alias, 1 drivers
S_0x5f5acecb4350 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecb4180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee07600 .functor NAND 1, L_0x5f5acee09420, L_0x5f5acee09420, C4<1>, C4<1>;
v0x5f5acecb45a0_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acecb4660_0 .net "in_b", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acecb4720_0 .net "out", 0 0, L_0x5f5acee07600;  alias, 1 drivers
S_0x5f5acecb4a20 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5acecb1820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acecba4d0_0 .net "branch1_out", 0 0, L_0x5f5acee07990;  1 drivers
v0x5f5acecba600_0 .net "branch2_out", 0 0, L_0x5f5acee07cb0;  1 drivers
v0x5f5acecba750_0 .net "in_a", 0 0, L_0x5f5acee076e0;  alias, 1 drivers
v0x5f5acecba820_0 .net "in_b", 0 0, L_0x5f5acee077c0;  alias, 1 drivers
v0x5f5acecba8c0_0 .net "out", 0 0, L_0x5f5acee07fd0;  alias, 1 drivers
v0x5f5acecba960_0 .net "temp1_out", 0 0, L_0x5f5acee078e0;  1 drivers
v0x5f5acecbaa00_0 .net "temp2_out", 0 0, L_0x5f5acee07c00;  1 drivers
v0x5f5acecbaaa0_0 .net "temp3_out", 0 0, L_0x5f5acee07f20;  1 drivers
S_0x5f5acecb4c50 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5acecb4a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acecb5d10_0 .net "in_a", 0 0, L_0x5f5acee076e0;  alias, 1 drivers
v0x5f5acecb5db0_0 .net "in_b", 0 0, L_0x5f5acee076e0;  alias, 1 drivers
v0x5f5acecb5e70_0 .net "out", 0 0, L_0x5f5acee078e0;  alias, 1 drivers
v0x5f5acecb5f90_0 .net "temp_out", 0 0, L_0x5f5acee07830;  1 drivers
S_0x5f5acecb4ec0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acecb4c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee07830 .functor NAND 1, L_0x5f5acee076e0, L_0x5f5acee076e0, C4<1>, C4<1>;
v0x5f5acecb5130_0 .net "in_a", 0 0, L_0x5f5acee076e0;  alias, 1 drivers
v0x5f5acecb51f0_0 .net "in_b", 0 0, L_0x5f5acee076e0;  alias, 1 drivers
v0x5f5acecb5340_0 .net "out", 0 0, L_0x5f5acee07830;  alias, 1 drivers
S_0x5f5acecb5440 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acecb4c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecb5b60_0 .net "in_a", 0 0, L_0x5f5acee07830;  alias, 1 drivers
v0x5f5acecb5c00_0 .net "out", 0 0, L_0x5f5acee078e0;  alias, 1 drivers
S_0x5f5acecb5610 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecb5440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee078e0 .functor NAND 1, L_0x5f5acee07830, L_0x5f5acee07830, C4<1>, C4<1>;
v0x5f5acecb5880_0 .net "in_a", 0 0, L_0x5f5acee07830;  alias, 1 drivers
v0x5f5acecb5970_0 .net "in_b", 0 0, L_0x5f5acee07830;  alias, 1 drivers
v0x5f5acecb5a60_0 .net "out", 0 0, L_0x5f5acee078e0;  alias, 1 drivers
S_0x5f5acecb6100 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5acecb4a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acecb7130_0 .net "in_a", 0 0, L_0x5f5acee077c0;  alias, 1 drivers
v0x5f5acecb71d0_0 .net "in_b", 0 0, L_0x5f5acee077c0;  alias, 1 drivers
v0x5f5acecb7290_0 .net "out", 0 0, L_0x5f5acee07c00;  alias, 1 drivers
v0x5f5acecb73b0_0 .net "temp_out", 0 0, L_0x5f5acee07b50;  1 drivers
S_0x5f5acecb62e0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acecb6100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee07b50 .functor NAND 1, L_0x5f5acee077c0, L_0x5f5acee077c0, C4<1>, C4<1>;
v0x5f5acecb6550_0 .net "in_a", 0 0, L_0x5f5acee077c0;  alias, 1 drivers
v0x5f5acecb6610_0 .net "in_b", 0 0, L_0x5f5acee077c0;  alias, 1 drivers
v0x5f5acecb6760_0 .net "out", 0 0, L_0x5f5acee07b50;  alias, 1 drivers
S_0x5f5acecb6860 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acecb6100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecb6f80_0 .net "in_a", 0 0, L_0x5f5acee07b50;  alias, 1 drivers
v0x5f5acecb7020_0 .net "out", 0 0, L_0x5f5acee07c00;  alias, 1 drivers
S_0x5f5acecb6a30 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecb6860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee07c00 .functor NAND 1, L_0x5f5acee07b50, L_0x5f5acee07b50, C4<1>, C4<1>;
v0x5f5acecb6ca0_0 .net "in_a", 0 0, L_0x5f5acee07b50;  alias, 1 drivers
v0x5f5acecb6d90_0 .net "in_b", 0 0, L_0x5f5acee07b50;  alias, 1 drivers
v0x5f5acecb6e80_0 .net "out", 0 0, L_0x5f5acee07c00;  alias, 1 drivers
S_0x5f5acecb7520 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5acecb4a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acecb8560_0 .net "in_a", 0 0, L_0x5f5acee07990;  alias, 1 drivers
v0x5f5acecb8630_0 .net "in_b", 0 0, L_0x5f5acee07cb0;  alias, 1 drivers
v0x5f5acecb8700_0 .net "out", 0 0, L_0x5f5acee07f20;  alias, 1 drivers
v0x5f5acecb8820_0 .net "temp_out", 0 0, L_0x5f5acee07e70;  1 drivers
S_0x5f5acecb7700 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acecb7520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee07e70 .functor NAND 1, L_0x5f5acee07990, L_0x5f5acee07cb0, C4<1>, C4<1>;
v0x5f5acecb7950_0 .net "in_a", 0 0, L_0x5f5acee07990;  alias, 1 drivers
v0x5f5acecb7a30_0 .net "in_b", 0 0, L_0x5f5acee07cb0;  alias, 1 drivers
v0x5f5acecb7af0_0 .net "out", 0 0, L_0x5f5acee07e70;  alias, 1 drivers
S_0x5f5acecb7c40 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acecb7520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecb83b0_0 .net "in_a", 0 0, L_0x5f5acee07e70;  alias, 1 drivers
v0x5f5acecb8450_0 .net "out", 0 0, L_0x5f5acee07f20;  alias, 1 drivers
S_0x5f5acecb7e60 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecb7c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee07f20 .functor NAND 1, L_0x5f5acee07e70, L_0x5f5acee07e70, C4<1>, C4<1>;
v0x5f5acecb80d0_0 .net "in_a", 0 0, L_0x5f5acee07e70;  alias, 1 drivers
v0x5f5acecb81c0_0 .net "in_b", 0 0, L_0x5f5acee07e70;  alias, 1 drivers
v0x5f5acecb82b0_0 .net "out", 0 0, L_0x5f5acee07f20;  alias, 1 drivers
S_0x5f5acecb8970 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5acecb4a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecb90a0_0 .net "in_a", 0 0, L_0x5f5acee078e0;  alias, 1 drivers
v0x5f5acecb9140_0 .net "out", 0 0, L_0x5f5acee07990;  alias, 1 drivers
S_0x5f5acecb8b40 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecb8970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee07990 .functor NAND 1, L_0x5f5acee078e0, L_0x5f5acee078e0, C4<1>, C4<1>;
v0x5f5acecb8db0_0 .net "in_a", 0 0, L_0x5f5acee078e0;  alias, 1 drivers
v0x5f5acecb8e70_0 .net "in_b", 0 0, L_0x5f5acee078e0;  alias, 1 drivers
v0x5f5acecb8fc0_0 .net "out", 0 0, L_0x5f5acee07990;  alias, 1 drivers
S_0x5f5acecb9240 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5acecb4a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecb9a10_0 .net "in_a", 0 0, L_0x5f5acee07c00;  alias, 1 drivers
v0x5f5acecb9ab0_0 .net "out", 0 0, L_0x5f5acee07cb0;  alias, 1 drivers
S_0x5f5acecb94b0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecb9240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee07cb0 .functor NAND 1, L_0x5f5acee07c00, L_0x5f5acee07c00, C4<1>, C4<1>;
v0x5f5acecb9720_0 .net "in_a", 0 0, L_0x5f5acee07c00;  alias, 1 drivers
v0x5f5acecb97e0_0 .net "in_b", 0 0, L_0x5f5acee07c00;  alias, 1 drivers
v0x5f5acecb9930_0 .net "out", 0 0, L_0x5f5acee07cb0;  alias, 1 drivers
S_0x5f5acecb9bb0 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5acecb4a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecba350_0 .net "in_a", 0 0, L_0x5f5acee07f20;  alias, 1 drivers
v0x5f5acecba3f0_0 .net "out", 0 0, L_0x5f5acee07fd0;  alias, 1 drivers
S_0x5f5acecb9dd0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecb9bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee07fd0 .functor NAND 1, L_0x5f5acee07f20, L_0x5f5acee07f20, C4<1>, C4<1>;
v0x5f5acecba040_0 .net "in_a", 0 0, L_0x5f5acee07f20;  alias, 1 drivers
v0x5f5acecba100_0 .net "in_b", 0 0, L_0x5f5acee07f20;  alias, 1 drivers
v0x5f5acecba250_0 .net "out", 0 0, L_0x5f5acee07fd0;  alias, 1 drivers
S_0x5f5acecbb390 .scope module, "mux_gate15" "Mux" 4 22, 5 3 0, S_0x5f5acec57050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acecc46f0_0 .net "in_a", 0 0, L_0x5f5acee090a0;  1 drivers
v0x5f5acecc4790_0 .net "in_b", 0 0, L_0x5f5acee09140;  1 drivers
v0x5f5acecc48a0_0 .net "out", 0 0, L_0x5f5acee08ee0;  1 drivers
v0x5f5acecc4940_0 .net "sel", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acecc49e0_0 .net "sel_out", 0 0, L_0x5f5acee083d0;  1 drivers
v0x5f5acecc4b60_0 .net "temp_a_out", 0 0, L_0x5f5acee08530;  1 drivers
v0x5f5acecc4d10_0 .net "temp_b_out", 0 0, L_0x5f5acee08690;  1 drivers
S_0x5f5acecbb590 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5acecbb390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acecbc5f0_0 .net "in_a", 0 0, L_0x5f5acee090a0;  alias, 1 drivers
v0x5f5acecbc6c0_0 .net "in_b", 0 0, L_0x5f5acee083d0;  alias, 1 drivers
v0x5f5acecbc790_0 .net "out", 0 0, L_0x5f5acee08530;  alias, 1 drivers
v0x5f5acecbc8b0_0 .net "temp_out", 0 0, L_0x5f5acee08480;  1 drivers
S_0x5f5acecbb800 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acecbb590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee08480 .functor NAND 1, L_0x5f5acee090a0, L_0x5f5acee083d0, C4<1>, C4<1>;
v0x5f5acecbba70_0 .net "in_a", 0 0, L_0x5f5acee090a0;  alias, 1 drivers
v0x5f5acecbbb50_0 .net "in_b", 0 0, L_0x5f5acee083d0;  alias, 1 drivers
v0x5f5acecbbc10_0 .net "out", 0 0, L_0x5f5acee08480;  alias, 1 drivers
S_0x5f5acecbbd30 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acecbb590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecbc470_0 .net "in_a", 0 0, L_0x5f5acee08480;  alias, 1 drivers
v0x5f5acecbc510_0 .net "out", 0 0, L_0x5f5acee08530;  alias, 1 drivers
S_0x5f5acecbbf50 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecbbd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee08530 .functor NAND 1, L_0x5f5acee08480, L_0x5f5acee08480, C4<1>, C4<1>;
v0x5f5acecbc1c0_0 .net "in_a", 0 0, L_0x5f5acee08480;  alias, 1 drivers
v0x5f5acecbc280_0 .net "in_b", 0 0, L_0x5f5acee08480;  alias, 1 drivers
v0x5f5acecbc370_0 .net "out", 0 0, L_0x5f5acee08530;  alias, 1 drivers
S_0x5f5acecbc970 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5acecbb390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acecbd980_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acecbda20_0 .net "in_b", 0 0, L_0x5f5acee09140;  alias, 1 drivers
v0x5f5acecbdb10_0 .net "out", 0 0, L_0x5f5acee08690;  alias, 1 drivers
v0x5f5acecbdc30_0 .net "temp_out", 0 0, L_0x5f5acee085e0;  1 drivers
S_0x5f5acecbcb50 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acecbc970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee085e0 .functor NAND 1, L_0x5f5acee09420, L_0x5f5acee09140, C4<1>, C4<1>;
v0x5f5acecbcdc0_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acecbce80_0 .net "in_b", 0 0, L_0x5f5acee09140;  alias, 1 drivers
v0x5f5acecbcf40_0 .net "out", 0 0, L_0x5f5acee085e0;  alias, 1 drivers
S_0x5f5acecbd060 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acecbc970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecbd7d0_0 .net "in_a", 0 0, L_0x5f5acee085e0;  alias, 1 drivers
v0x5f5acecbd870_0 .net "out", 0 0, L_0x5f5acee08690;  alias, 1 drivers
S_0x5f5acecbd280 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecbd060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee08690 .functor NAND 1, L_0x5f5acee085e0, L_0x5f5acee085e0, C4<1>, C4<1>;
v0x5f5acecbd4f0_0 .net "in_a", 0 0, L_0x5f5acee085e0;  alias, 1 drivers
v0x5f5acecbd5e0_0 .net "in_b", 0 0, L_0x5f5acee085e0;  alias, 1 drivers
v0x5f5acecbd6d0_0 .net "out", 0 0, L_0x5f5acee08690;  alias, 1 drivers
S_0x5f5acecbdcf0 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5acecbb390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecbe3f0_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acecbe490_0 .net "out", 0 0, L_0x5f5acee083d0;  alias, 1 drivers
S_0x5f5acecbdec0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecbdcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee083d0 .functor NAND 1, L_0x5f5acee09420, L_0x5f5acee09420, C4<1>, C4<1>;
v0x5f5acecbe110_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acecbe1d0_0 .net "in_b", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acecbe290_0 .net "out", 0 0, L_0x5f5acee083d0;  alias, 1 drivers
S_0x5f5acecbe590 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5acecbb390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acecc4040_0 .net "branch1_out", 0 0, L_0x5f5acee088a0;  1 drivers
v0x5f5acecc4170_0 .net "branch2_out", 0 0, L_0x5f5acee08bc0;  1 drivers
v0x5f5acecc42c0_0 .net "in_a", 0 0, L_0x5f5acee08530;  alias, 1 drivers
v0x5f5acecc4390_0 .net "in_b", 0 0, L_0x5f5acee08690;  alias, 1 drivers
v0x5f5acecc4430_0 .net "out", 0 0, L_0x5f5acee08ee0;  alias, 1 drivers
v0x5f5acecc44d0_0 .net "temp1_out", 0 0, L_0x5f5acee087f0;  1 drivers
v0x5f5acecc4570_0 .net "temp2_out", 0 0, L_0x5f5acee08b10;  1 drivers
v0x5f5acecc4610_0 .net "temp3_out", 0 0, L_0x5f5acee08e30;  1 drivers
S_0x5f5acecbe7c0 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5acecbe590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acecbf880_0 .net "in_a", 0 0, L_0x5f5acee08530;  alias, 1 drivers
v0x5f5acecbf920_0 .net "in_b", 0 0, L_0x5f5acee08530;  alias, 1 drivers
v0x5f5acecbf9e0_0 .net "out", 0 0, L_0x5f5acee087f0;  alias, 1 drivers
v0x5f5acecbfb00_0 .net "temp_out", 0 0, L_0x5f5acee08740;  1 drivers
S_0x5f5acecbea30 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acecbe7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee08740 .functor NAND 1, L_0x5f5acee08530, L_0x5f5acee08530, C4<1>, C4<1>;
v0x5f5acecbeca0_0 .net "in_a", 0 0, L_0x5f5acee08530;  alias, 1 drivers
v0x5f5acecbed60_0 .net "in_b", 0 0, L_0x5f5acee08530;  alias, 1 drivers
v0x5f5acecbeeb0_0 .net "out", 0 0, L_0x5f5acee08740;  alias, 1 drivers
S_0x5f5acecbefb0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acecbe7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecbf6d0_0 .net "in_a", 0 0, L_0x5f5acee08740;  alias, 1 drivers
v0x5f5acecbf770_0 .net "out", 0 0, L_0x5f5acee087f0;  alias, 1 drivers
S_0x5f5acecbf180 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecbefb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee087f0 .functor NAND 1, L_0x5f5acee08740, L_0x5f5acee08740, C4<1>, C4<1>;
v0x5f5acecbf3f0_0 .net "in_a", 0 0, L_0x5f5acee08740;  alias, 1 drivers
v0x5f5acecbf4e0_0 .net "in_b", 0 0, L_0x5f5acee08740;  alias, 1 drivers
v0x5f5acecbf5d0_0 .net "out", 0 0, L_0x5f5acee087f0;  alias, 1 drivers
S_0x5f5acecbfc70 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5acecbe590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acecc0ca0_0 .net "in_a", 0 0, L_0x5f5acee08690;  alias, 1 drivers
v0x5f5acecc0d40_0 .net "in_b", 0 0, L_0x5f5acee08690;  alias, 1 drivers
v0x5f5acecc0e00_0 .net "out", 0 0, L_0x5f5acee08b10;  alias, 1 drivers
v0x5f5acecc0f20_0 .net "temp_out", 0 0, L_0x5f5acee08a60;  1 drivers
S_0x5f5acecbfe50 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acecbfc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee08a60 .functor NAND 1, L_0x5f5acee08690, L_0x5f5acee08690, C4<1>, C4<1>;
v0x5f5acecc00c0_0 .net "in_a", 0 0, L_0x5f5acee08690;  alias, 1 drivers
v0x5f5acecc0180_0 .net "in_b", 0 0, L_0x5f5acee08690;  alias, 1 drivers
v0x5f5acecc02d0_0 .net "out", 0 0, L_0x5f5acee08a60;  alias, 1 drivers
S_0x5f5acecc03d0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acecbfc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecc0af0_0 .net "in_a", 0 0, L_0x5f5acee08a60;  alias, 1 drivers
v0x5f5acecc0b90_0 .net "out", 0 0, L_0x5f5acee08b10;  alias, 1 drivers
S_0x5f5acecc05a0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecc03d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee08b10 .functor NAND 1, L_0x5f5acee08a60, L_0x5f5acee08a60, C4<1>, C4<1>;
v0x5f5acecc0810_0 .net "in_a", 0 0, L_0x5f5acee08a60;  alias, 1 drivers
v0x5f5acecc0900_0 .net "in_b", 0 0, L_0x5f5acee08a60;  alias, 1 drivers
v0x5f5acecc09f0_0 .net "out", 0 0, L_0x5f5acee08b10;  alias, 1 drivers
S_0x5f5acecc1090 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5acecbe590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acecc20d0_0 .net "in_a", 0 0, L_0x5f5acee088a0;  alias, 1 drivers
v0x5f5acecc21a0_0 .net "in_b", 0 0, L_0x5f5acee08bc0;  alias, 1 drivers
v0x5f5acecc2270_0 .net "out", 0 0, L_0x5f5acee08e30;  alias, 1 drivers
v0x5f5acecc2390_0 .net "temp_out", 0 0, L_0x5f5acee08d80;  1 drivers
S_0x5f5acecc1270 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acecc1090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee08d80 .functor NAND 1, L_0x5f5acee088a0, L_0x5f5acee08bc0, C4<1>, C4<1>;
v0x5f5acecc14c0_0 .net "in_a", 0 0, L_0x5f5acee088a0;  alias, 1 drivers
v0x5f5acecc15a0_0 .net "in_b", 0 0, L_0x5f5acee08bc0;  alias, 1 drivers
v0x5f5acecc1660_0 .net "out", 0 0, L_0x5f5acee08d80;  alias, 1 drivers
S_0x5f5acecc17b0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acecc1090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecc1f20_0 .net "in_a", 0 0, L_0x5f5acee08d80;  alias, 1 drivers
v0x5f5acecc1fc0_0 .net "out", 0 0, L_0x5f5acee08e30;  alias, 1 drivers
S_0x5f5acecc19d0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecc17b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee08e30 .functor NAND 1, L_0x5f5acee08d80, L_0x5f5acee08d80, C4<1>, C4<1>;
v0x5f5acecc1c40_0 .net "in_a", 0 0, L_0x5f5acee08d80;  alias, 1 drivers
v0x5f5acecc1d30_0 .net "in_b", 0 0, L_0x5f5acee08d80;  alias, 1 drivers
v0x5f5acecc1e20_0 .net "out", 0 0, L_0x5f5acee08e30;  alias, 1 drivers
S_0x5f5acecc24e0 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5acecbe590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecc2c10_0 .net "in_a", 0 0, L_0x5f5acee087f0;  alias, 1 drivers
v0x5f5acecc2cb0_0 .net "out", 0 0, L_0x5f5acee088a0;  alias, 1 drivers
S_0x5f5acecc26b0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecc24e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee088a0 .functor NAND 1, L_0x5f5acee087f0, L_0x5f5acee087f0, C4<1>, C4<1>;
v0x5f5acecc2920_0 .net "in_a", 0 0, L_0x5f5acee087f0;  alias, 1 drivers
v0x5f5acecc29e0_0 .net "in_b", 0 0, L_0x5f5acee087f0;  alias, 1 drivers
v0x5f5acecc2b30_0 .net "out", 0 0, L_0x5f5acee088a0;  alias, 1 drivers
S_0x5f5acecc2db0 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5acecbe590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecc3580_0 .net "in_a", 0 0, L_0x5f5acee08b10;  alias, 1 drivers
v0x5f5acecc3620_0 .net "out", 0 0, L_0x5f5acee08bc0;  alias, 1 drivers
S_0x5f5acecc3020 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecc2db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee08bc0 .functor NAND 1, L_0x5f5acee08b10, L_0x5f5acee08b10, C4<1>, C4<1>;
v0x5f5acecc3290_0 .net "in_a", 0 0, L_0x5f5acee08b10;  alias, 1 drivers
v0x5f5acecc3350_0 .net "in_b", 0 0, L_0x5f5acee08b10;  alias, 1 drivers
v0x5f5acecc34a0_0 .net "out", 0 0, L_0x5f5acee08bc0;  alias, 1 drivers
S_0x5f5acecc3720 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5acecbe590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecc3ec0_0 .net "in_a", 0 0, L_0x5f5acee08e30;  alias, 1 drivers
v0x5f5acecc3f60_0 .net "out", 0 0, L_0x5f5acee08ee0;  alias, 1 drivers
S_0x5f5acecc3940 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecc3720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee08ee0 .functor NAND 1, L_0x5f5acee08e30, L_0x5f5acee08e30, C4<1>, C4<1>;
v0x5f5acecc3bb0_0 .net "in_a", 0 0, L_0x5f5acee08e30;  alias, 1 drivers
v0x5f5acecc3c70_0 .net "in_b", 0 0, L_0x5f5acee08e30;  alias, 1 drivers
v0x5f5acecc3dc0_0 .net "out", 0 0, L_0x5f5acee08ee0;  alias, 1 drivers
S_0x5f5acecc4f00 .scope module, "mux_gate2" "Mux" 4 9, 5 3 0, S_0x5f5acec57050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acecce2a0_0 .net "in_a", 0 0, L_0x5f5acedfd3e0;  1 drivers
v0x5f5acecce340_0 .net "in_b", 0 0, L_0x5f5acedfd480;  1 drivers
v0x5f5acecce450_0 .net "out", 0 0, L_0x5f5acedfd220;  1 drivers
v0x5f5acecce4f0_0 .net "sel", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acecce590_0 .net "sel_out", 0 0, L_0x5f5acedfc730;  1 drivers
v0x5f5acecce710_0 .net "temp_a_out", 0 0, L_0x5f5acedfc870;  1 drivers
v0x5f5acecce8c0_0 .net "temp_b_out", 0 0, L_0x5f5acedfc9d0;  1 drivers
S_0x5f5acecc5100 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5acecc4f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acecc6110_0 .net "in_a", 0 0, L_0x5f5acedfd3e0;  alias, 1 drivers
v0x5f5acecc61e0_0 .net "in_b", 0 0, L_0x5f5acedfc730;  alias, 1 drivers
v0x5f5acecc62b0_0 .net "out", 0 0, L_0x5f5acedfc870;  alias, 1 drivers
v0x5f5acecc63d0_0 .net "temp_out", 0 0, L_0x5f5acedfc7c0;  1 drivers
S_0x5f5acecc5320 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acecc5100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfc7c0 .functor NAND 1, L_0x5f5acedfd3e0, L_0x5f5acedfc730, C4<1>, C4<1>;
v0x5f5acecc5590_0 .net "in_a", 0 0, L_0x5f5acedfd3e0;  alias, 1 drivers
v0x5f5acecc5670_0 .net "in_b", 0 0, L_0x5f5acedfc730;  alias, 1 drivers
v0x5f5acecc5730_0 .net "out", 0 0, L_0x5f5acedfc7c0;  alias, 1 drivers
S_0x5f5acecc5850 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acecc5100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecc5f90_0 .net "in_a", 0 0, L_0x5f5acedfc7c0;  alias, 1 drivers
v0x5f5acecc6030_0 .net "out", 0 0, L_0x5f5acedfc870;  alias, 1 drivers
S_0x5f5acecc5a70 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecc5850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfc870 .functor NAND 1, L_0x5f5acedfc7c0, L_0x5f5acedfc7c0, C4<1>, C4<1>;
v0x5f5acecc5ce0_0 .net "in_a", 0 0, L_0x5f5acedfc7c0;  alias, 1 drivers
v0x5f5acecc5da0_0 .net "in_b", 0 0, L_0x5f5acedfc7c0;  alias, 1 drivers
v0x5f5acecc5e90_0 .net "out", 0 0, L_0x5f5acedfc870;  alias, 1 drivers
S_0x5f5acecc6490 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5acecc4f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acecc74a0_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acecc7540_0 .net "in_b", 0 0, L_0x5f5acedfd480;  alias, 1 drivers
v0x5f5acecc7630_0 .net "out", 0 0, L_0x5f5acedfc9d0;  alias, 1 drivers
v0x5f5acecc7750_0 .net "temp_out", 0 0, L_0x5f5acedfc920;  1 drivers
S_0x5f5acecc6670 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acecc6490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfc920 .functor NAND 1, L_0x5f5acee09420, L_0x5f5acedfd480, C4<1>, C4<1>;
v0x5f5acecc68e0_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acecc69a0_0 .net "in_b", 0 0, L_0x5f5acedfd480;  alias, 1 drivers
v0x5f5acecc6a60_0 .net "out", 0 0, L_0x5f5acedfc920;  alias, 1 drivers
S_0x5f5acecc6b80 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acecc6490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecc72f0_0 .net "in_a", 0 0, L_0x5f5acedfc920;  alias, 1 drivers
v0x5f5acecc7390_0 .net "out", 0 0, L_0x5f5acedfc9d0;  alias, 1 drivers
S_0x5f5acecc6da0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecc6b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfc9d0 .functor NAND 1, L_0x5f5acedfc920, L_0x5f5acedfc920, C4<1>, C4<1>;
v0x5f5acecc7010_0 .net "in_a", 0 0, L_0x5f5acedfc920;  alias, 1 drivers
v0x5f5acecc7100_0 .net "in_b", 0 0, L_0x5f5acedfc920;  alias, 1 drivers
v0x5f5acecc71f0_0 .net "out", 0 0, L_0x5f5acedfc9d0;  alias, 1 drivers
S_0x5f5acecc78a0 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5acecc4f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecc7fa0_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acecc8040_0 .net "out", 0 0, L_0x5f5acedfc730;  alias, 1 drivers
S_0x5f5acecc7a70 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecc78a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfc730 .functor NAND 1, L_0x5f5acee09420, L_0x5f5acee09420, C4<1>, C4<1>;
v0x5f5acecc7cc0_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acecc7d80_0 .net "in_b", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acecc7e40_0 .net "out", 0 0, L_0x5f5acedfc730;  alias, 1 drivers
S_0x5f5acecc8140 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5acecc4f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceccdbf0_0 .net "branch1_out", 0 0, L_0x5f5acedfcbe0;  1 drivers
v0x5f5aceccdd20_0 .net "branch2_out", 0 0, L_0x5f5acedfcf00;  1 drivers
v0x5f5aceccde70_0 .net "in_a", 0 0, L_0x5f5acedfc870;  alias, 1 drivers
v0x5f5aceccdf40_0 .net "in_b", 0 0, L_0x5f5acedfc9d0;  alias, 1 drivers
v0x5f5aceccdfe0_0 .net "out", 0 0, L_0x5f5acedfd220;  alias, 1 drivers
v0x5f5acecce080_0 .net "temp1_out", 0 0, L_0x5f5acedfcb30;  1 drivers
v0x5f5acecce120_0 .net "temp2_out", 0 0, L_0x5f5acedfce50;  1 drivers
v0x5f5acecce1c0_0 .net "temp3_out", 0 0, L_0x5f5acedfd170;  1 drivers
S_0x5f5acecc8370 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5acecc8140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acecc9430_0 .net "in_a", 0 0, L_0x5f5acedfc870;  alias, 1 drivers
v0x5f5acecc94d0_0 .net "in_b", 0 0, L_0x5f5acedfc870;  alias, 1 drivers
v0x5f5acecc9590_0 .net "out", 0 0, L_0x5f5acedfcb30;  alias, 1 drivers
v0x5f5acecc96b0_0 .net "temp_out", 0 0, L_0x5f5acedfca80;  1 drivers
S_0x5f5acecc85e0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acecc8370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfca80 .functor NAND 1, L_0x5f5acedfc870, L_0x5f5acedfc870, C4<1>, C4<1>;
v0x5f5acecc8850_0 .net "in_a", 0 0, L_0x5f5acedfc870;  alias, 1 drivers
v0x5f5acecc8910_0 .net "in_b", 0 0, L_0x5f5acedfc870;  alias, 1 drivers
v0x5f5acecc8a60_0 .net "out", 0 0, L_0x5f5acedfca80;  alias, 1 drivers
S_0x5f5acecc8b60 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acecc8370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecc9280_0 .net "in_a", 0 0, L_0x5f5acedfca80;  alias, 1 drivers
v0x5f5acecc9320_0 .net "out", 0 0, L_0x5f5acedfcb30;  alias, 1 drivers
S_0x5f5acecc8d30 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecc8b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfcb30 .functor NAND 1, L_0x5f5acedfca80, L_0x5f5acedfca80, C4<1>, C4<1>;
v0x5f5acecc8fa0_0 .net "in_a", 0 0, L_0x5f5acedfca80;  alias, 1 drivers
v0x5f5acecc9090_0 .net "in_b", 0 0, L_0x5f5acedfca80;  alias, 1 drivers
v0x5f5acecc9180_0 .net "out", 0 0, L_0x5f5acedfcb30;  alias, 1 drivers
S_0x5f5acecc9820 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5acecc8140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acecca850_0 .net "in_a", 0 0, L_0x5f5acedfc9d0;  alias, 1 drivers
v0x5f5acecca8f0_0 .net "in_b", 0 0, L_0x5f5acedfc9d0;  alias, 1 drivers
v0x5f5acecca9b0_0 .net "out", 0 0, L_0x5f5acedfce50;  alias, 1 drivers
v0x5f5aceccaad0_0 .net "temp_out", 0 0, L_0x5f5acedfcda0;  1 drivers
S_0x5f5acecc9a00 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acecc9820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfcda0 .functor NAND 1, L_0x5f5acedfc9d0, L_0x5f5acedfc9d0, C4<1>, C4<1>;
v0x5f5acecc9c70_0 .net "in_a", 0 0, L_0x5f5acedfc9d0;  alias, 1 drivers
v0x5f5acecc9d30_0 .net "in_b", 0 0, L_0x5f5acedfc9d0;  alias, 1 drivers
v0x5f5acecc9e80_0 .net "out", 0 0, L_0x5f5acedfcda0;  alias, 1 drivers
S_0x5f5acecc9f80 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acecc9820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecca6a0_0 .net "in_a", 0 0, L_0x5f5acedfcda0;  alias, 1 drivers
v0x5f5acecca740_0 .net "out", 0 0, L_0x5f5acedfce50;  alias, 1 drivers
S_0x5f5acecca150 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecc9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfce50 .functor NAND 1, L_0x5f5acedfcda0, L_0x5f5acedfcda0, C4<1>, C4<1>;
v0x5f5acecca3c0_0 .net "in_a", 0 0, L_0x5f5acedfcda0;  alias, 1 drivers
v0x5f5acecca4b0_0 .net "in_b", 0 0, L_0x5f5acedfcda0;  alias, 1 drivers
v0x5f5acecca5a0_0 .net "out", 0 0, L_0x5f5acedfce50;  alias, 1 drivers
S_0x5f5aceccac40 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5acecc8140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceccbc80_0 .net "in_a", 0 0, L_0x5f5acedfcbe0;  alias, 1 drivers
v0x5f5aceccbd50_0 .net "in_b", 0 0, L_0x5f5acedfcf00;  alias, 1 drivers
v0x5f5aceccbe20_0 .net "out", 0 0, L_0x5f5acedfd170;  alias, 1 drivers
v0x5f5aceccbf40_0 .net "temp_out", 0 0, L_0x5f5acedfd0c0;  1 drivers
S_0x5f5aceccae20 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceccac40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfd0c0 .functor NAND 1, L_0x5f5acedfcbe0, L_0x5f5acedfcf00, C4<1>, C4<1>;
v0x5f5aceccb070_0 .net "in_a", 0 0, L_0x5f5acedfcbe0;  alias, 1 drivers
v0x5f5aceccb150_0 .net "in_b", 0 0, L_0x5f5acedfcf00;  alias, 1 drivers
v0x5f5aceccb210_0 .net "out", 0 0, L_0x5f5acedfd0c0;  alias, 1 drivers
S_0x5f5aceccb360 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceccac40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceccbad0_0 .net "in_a", 0 0, L_0x5f5acedfd0c0;  alias, 1 drivers
v0x5f5aceccbb70_0 .net "out", 0 0, L_0x5f5acedfd170;  alias, 1 drivers
S_0x5f5aceccb580 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceccb360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfd170 .functor NAND 1, L_0x5f5acedfd0c0, L_0x5f5acedfd0c0, C4<1>, C4<1>;
v0x5f5aceccb7f0_0 .net "in_a", 0 0, L_0x5f5acedfd0c0;  alias, 1 drivers
v0x5f5aceccb8e0_0 .net "in_b", 0 0, L_0x5f5acedfd0c0;  alias, 1 drivers
v0x5f5aceccb9d0_0 .net "out", 0 0, L_0x5f5acedfd170;  alias, 1 drivers
S_0x5f5aceccc090 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5acecc8140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceccc7c0_0 .net "in_a", 0 0, L_0x5f5acedfcb30;  alias, 1 drivers
v0x5f5aceccc860_0 .net "out", 0 0, L_0x5f5acedfcbe0;  alias, 1 drivers
S_0x5f5aceccc260 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceccc090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfcbe0 .functor NAND 1, L_0x5f5acedfcb30, L_0x5f5acedfcb30, C4<1>, C4<1>;
v0x5f5aceccc4d0_0 .net "in_a", 0 0, L_0x5f5acedfcb30;  alias, 1 drivers
v0x5f5aceccc590_0 .net "in_b", 0 0, L_0x5f5acedfcb30;  alias, 1 drivers
v0x5f5aceccc6e0_0 .net "out", 0 0, L_0x5f5acedfcbe0;  alias, 1 drivers
S_0x5f5aceccc960 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5acecc8140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceccd130_0 .net "in_a", 0 0, L_0x5f5acedfce50;  alias, 1 drivers
v0x5f5aceccd1d0_0 .net "out", 0 0, L_0x5f5acedfcf00;  alias, 1 drivers
S_0x5f5acecccbd0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceccc960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfcf00 .functor NAND 1, L_0x5f5acedfce50, L_0x5f5acedfce50, C4<1>, C4<1>;
v0x5f5aceccce40_0 .net "in_a", 0 0, L_0x5f5acedfce50;  alias, 1 drivers
v0x5f5acecccf00_0 .net "in_b", 0 0, L_0x5f5acedfce50;  alias, 1 drivers
v0x5f5aceccd050_0 .net "out", 0 0, L_0x5f5acedfcf00;  alias, 1 drivers
S_0x5f5aceccd2d0 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5acecc8140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceccda70_0 .net "in_a", 0 0, L_0x5f5acedfd170;  alias, 1 drivers
v0x5f5aceccdb10_0 .net "out", 0 0, L_0x5f5acedfd220;  alias, 1 drivers
S_0x5f5aceccd4f0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceccd2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfd220 .functor NAND 1, L_0x5f5acedfd170, L_0x5f5acedfd170, C4<1>, C4<1>;
v0x5f5aceccd760_0 .net "in_a", 0 0, L_0x5f5acedfd170;  alias, 1 drivers
v0x5f5aceccd820_0 .net "in_b", 0 0, L_0x5f5acedfd170;  alias, 1 drivers
v0x5f5aceccd970_0 .net "out", 0 0, L_0x5f5acedfd220;  alias, 1 drivers
S_0x5f5acecceab0 .scope module, "mux_gate3" "Mux" 4 10, 5 3 0, S_0x5f5acec57050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acecd7e10_0 .net "in_a", 0 0, L_0x5f5acedfe230;  1 drivers
v0x5f5acecd7eb0_0 .net "in_b", 0 0, L_0x5f5acedfe2d0;  1 drivers
v0x5f5acecd7fc0_0 .net "out", 0 0, L_0x5f5acedfe070;  1 drivers
v0x5f5acecd8060_0 .net "sel", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acecd8100_0 .net "sel_out", 0 0, L_0x5f5acedfd560;  1 drivers
v0x5f5acecd8280_0 .net "temp_a_out", 0 0, L_0x5f5acedfd6c0;  1 drivers
v0x5f5acecd8430_0 .net "temp_b_out", 0 0, L_0x5f5acedfd820;  1 drivers
S_0x5f5aceccecb0 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5acecceab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceccfd10_0 .net "in_a", 0 0, L_0x5f5acedfe230;  alias, 1 drivers
v0x5f5aceccfde0_0 .net "in_b", 0 0, L_0x5f5acedfd560;  alias, 1 drivers
v0x5f5aceccfeb0_0 .net "out", 0 0, L_0x5f5acedfd6c0;  alias, 1 drivers
v0x5f5aceccffd0_0 .net "temp_out", 0 0, L_0x5f5acedfd610;  1 drivers
S_0x5f5aceccef20 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceccecb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfd610 .functor NAND 1, L_0x5f5acedfe230, L_0x5f5acedfd560, C4<1>, C4<1>;
v0x5f5aceccf190_0 .net "in_a", 0 0, L_0x5f5acedfe230;  alias, 1 drivers
v0x5f5aceccf270_0 .net "in_b", 0 0, L_0x5f5acedfd560;  alias, 1 drivers
v0x5f5aceccf330_0 .net "out", 0 0, L_0x5f5acedfd610;  alias, 1 drivers
S_0x5f5aceccf450 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceccecb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceccfb90_0 .net "in_a", 0 0, L_0x5f5acedfd610;  alias, 1 drivers
v0x5f5aceccfc30_0 .net "out", 0 0, L_0x5f5acedfd6c0;  alias, 1 drivers
S_0x5f5aceccf670 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceccf450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfd6c0 .functor NAND 1, L_0x5f5acedfd610, L_0x5f5acedfd610, C4<1>, C4<1>;
v0x5f5aceccf8e0_0 .net "in_a", 0 0, L_0x5f5acedfd610;  alias, 1 drivers
v0x5f5aceccf9a0_0 .net "in_b", 0 0, L_0x5f5acedfd610;  alias, 1 drivers
v0x5f5aceccfa90_0 .net "out", 0 0, L_0x5f5acedfd6c0;  alias, 1 drivers
S_0x5f5acecd0090 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5acecceab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acecd10a0_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acecd1140_0 .net "in_b", 0 0, L_0x5f5acedfe2d0;  alias, 1 drivers
v0x5f5acecd1230_0 .net "out", 0 0, L_0x5f5acedfd820;  alias, 1 drivers
v0x5f5acecd1350_0 .net "temp_out", 0 0, L_0x5f5acedfd770;  1 drivers
S_0x5f5acecd0270 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acecd0090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfd770 .functor NAND 1, L_0x5f5acee09420, L_0x5f5acedfe2d0, C4<1>, C4<1>;
v0x5f5acecd04e0_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acecd05a0_0 .net "in_b", 0 0, L_0x5f5acedfe2d0;  alias, 1 drivers
v0x5f5acecd0660_0 .net "out", 0 0, L_0x5f5acedfd770;  alias, 1 drivers
S_0x5f5acecd0780 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acecd0090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecd0ef0_0 .net "in_a", 0 0, L_0x5f5acedfd770;  alias, 1 drivers
v0x5f5acecd0f90_0 .net "out", 0 0, L_0x5f5acedfd820;  alias, 1 drivers
S_0x5f5acecd09a0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecd0780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfd820 .functor NAND 1, L_0x5f5acedfd770, L_0x5f5acedfd770, C4<1>, C4<1>;
v0x5f5acecd0c10_0 .net "in_a", 0 0, L_0x5f5acedfd770;  alias, 1 drivers
v0x5f5acecd0d00_0 .net "in_b", 0 0, L_0x5f5acedfd770;  alias, 1 drivers
v0x5f5acecd0df0_0 .net "out", 0 0, L_0x5f5acedfd820;  alias, 1 drivers
S_0x5f5acecd1410 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5acecceab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecd1b10_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acecd1bb0_0 .net "out", 0 0, L_0x5f5acedfd560;  alias, 1 drivers
S_0x5f5acecd15e0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecd1410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfd560 .functor NAND 1, L_0x5f5acee09420, L_0x5f5acee09420, C4<1>, C4<1>;
v0x5f5acecd1830_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acecd18f0_0 .net "in_b", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acecd19b0_0 .net "out", 0 0, L_0x5f5acedfd560;  alias, 1 drivers
S_0x5f5acecd1cb0 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5acecceab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acecd7760_0 .net "branch1_out", 0 0, L_0x5f5acedfda30;  1 drivers
v0x5f5acecd7890_0 .net "branch2_out", 0 0, L_0x5f5acedfdd50;  1 drivers
v0x5f5acecd79e0_0 .net "in_a", 0 0, L_0x5f5acedfd6c0;  alias, 1 drivers
v0x5f5acecd7ab0_0 .net "in_b", 0 0, L_0x5f5acedfd820;  alias, 1 drivers
v0x5f5acecd7b50_0 .net "out", 0 0, L_0x5f5acedfe070;  alias, 1 drivers
v0x5f5acecd7bf0_0 .net "temp1_out", 0 0, L_0x5f5acedfd980;  1 drivers
v0x5f5acecd7c90_0 .net "temp2_out", 0 0, L_0x5f5acedfdca0;  1 drivers
v0x5f5acecd7d30_0 .net "temp3_out", 0 0, L_0x5f5acedfdfc0;  1 drivers
S_0x5f5acecd1ee0 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5acecd1cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acecd2fa0_0 .net "in_a", 0 0, L_0x5f5acedfd6c0;  alias, 1 drivers
v0x5f5acecd3040_0 .net "in_b", 0 0, L_0x5f5acedfd6c0;  alias, 1 drivers
v0x5f5acecd3100_0 .net "out", 0 0, L_0x5f5acedfd980;  alias, 1 drivers
v0x5f5acecd3220_0 .net "temp_out", 0 0, L_0x5f5acedfd8d0;  1 drivers
S_0x5f5acecd2150 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acecd1ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfd8d0 .functor NAND 1, L_0x5f5acedfd6c0, L_0x5f5acedfd6c0, C4<1>, C4<1>;
v0x5f5acecd23c0_0 .net "in_a", 0 0, L_0x5f5acedfd6c0;  alias, 1 drivers
v0x5f5acecd2480_0 .net "in_b", 0 0, L_0x5f5acedfd6c0;  alias, 1 drivers
v0x5f5acecd25d0_0 .net "out", 0 0, L_0x5f5acedfd8d0;  alias, 1 drivers
S_0x5f5acecd26d0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acecd1ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecd2df0_0 .net "in_a", 0 0, L_0x5f5acedfd8d0;  alias, 1 drivers
v0x5f5acecd2e90_0 .net "out", 0 0, L_0x5f5acedfd980;  alias, 1 drivers
S_0x5f5acecd28a0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecd26d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfd980 .functor NAND 1, L_0x5f5acedfd8d0, L_0x5f5acedfd8d0, C4<1>, C4<1>;
v0x5f5acecd2b10_0 .net "in_a", 0 0, L_0x5f5acedfd8d0;  alias, 1 drivers
v0x5f5acecd2c00_0 .net "in_b", 0 0, L_0x5f5acedfd8d0;  alias, 1 drivers
v0x5f5acecd2cf0_0 .net "out", 0 0, L_0x5f5acedfd980;  alias, 1 drivers
S_0x5f5acecd3390 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5acecd1cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acecd43c0_0 .net "in_a", 0 0, L_0x5f5acedfd820;  alias, 1 drivers
v0x5f5acecd4460_0 .net "in_b", 0 0, L_0x5f5acedfd820;  alias, 1 drivers
v0x5f5acecd4520_0 .net "out", 0 0, L_0x5f5acedfdca0;  alias, 1 drivers
v0x5f5acecd4640_0 .net "temp_out", 0 0, L_0x5f5acedfdbf0;  1 drivers
S_0x5f5acecd3570 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acecd3390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfdbf0 .functor NAND 1, L_0x5f5acedfd820, L_0x5f5acedfd820, C4<1>, C4<1>;
v0x5f5acecd37e0_0 .net "in_a", 0 0, L_0x5f5acedfd820;  alias, 1 drivers
v0x5f5acecd38a0_0 .net "in_b", 0 0, L_0x5f5acedfd820;  alias, 1 drivers
v0x5f5acecd39f0_0 .net "out", 0 0, L_0x5f5acedfdbf0;  alias, 1 drivers
S_0x5f5acecd3af0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acecd3390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecd4210_0 .net "in_a", 0 0, L_0x5f5acedfdbf0;  alias, 1 drivers
v0x5f5acecd42b0_0 .net "out", 0 0, L_0x5f5acedfdca0;  alias, 1 drivers
S_0x5f5acecd3cc0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecd3af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfdca0 .functor NAND 1, L_0x5f5acedfdbf0, L_0x5f5acedfdbf0, C4<1>, C4<1>;
v0x5f5acecd3f30_0 .net "in_a", 0 0, L_0x5f5acedfdbf0;  alias, 1 drivers
v0x5f5acecd4020_0 .net "in_b", 0 0, L_0x5f5acedfdbf0;  alias, 1 drivers
v0x5f5acecd4110_0 .net "out", 0 0, L_0x5f5acedfdca0;  alias, 1 drivers
S_0x5f5acecd47b0 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5acecd1cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acecd57f0_0 .net "in_a", 0 0, L_0x5f5acedfda30;  alias, 1 drivers
v0x5f5acecd58c0_0 .net "in_b", 0 0, L_0x5f5acedfdd50;  alias, 1 drivers
v0x5f5acecd5990_0 .net "out", 0 0, L_0x5f5acedfdfc0;  alias, 1 drivers
v0x5f5acecd5ab0_0 .net "temp_out", 0 0, L_0x5f5acedfdf10;  1 drivers
S_0x5f5acecd4990 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acecd47b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfdf10 .functor NAND 1, L_0x5f5acedfda30, L_0x5f5acedfdd50, C4<1>, C4<1>;
v0x5f5acecd4be0_0 .net "in_a", 0 0, L_0x5f5acedfda30;  alias, 1 drivers
v0x5f5acecd4cc0_0 .net "in_b", 0 0, L_0x5f5acedfdd50;  alias, 1 drivers
v0x5f5acecd4d80_0 .net "out", 0 0, L_0x5f5acedfdf10;  alias, 1 drivers
S_0x5f5acecd4ed0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acecd47b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecd5640_0 .net "in_a", 0 0, L_0x5f5acedfdf10;  alias, 1 drivers
v0x5f5acecd56e0_0 .net "out", 0 0, L_0x5f5acedfdfc0;  alias, 1 drivers
S_0x5f5acecd50f0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecd4ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfdfc0 .functor NAND 1, L_0x5f5acedfdf10, L_0x5f5acedfdf10, C4<1>, C4<1>;
v0x5f5acecd5360_0 .net "in_a", 0 0, L_0x5f5acedfdf10;  alias, 1 drivers
v0x5f5acecd5450_0 .net "in_b", 0 0, L_0x5f5acedfdf10;  alias, 1 drivers
v0x5f5acecd5540_0 .net "out", 0 0, L_0x5f5acedfdfc0;  alias, 1 drivers
S_0x5f5acecd5c00 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5acecd1cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecd6330_0 .net "in_a", 0 0, L_0x5f5acedfd980;  alias, 1 drivers
v0x5f5acecd63d0_0 .net "out", 0 0, L_0x5f5acedfda30;  alias, 1 drivers
S_0x5f5acecd5dd0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecd5c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfda30 .functor NAND 1, L_0x5f5acedfd980, L_0x5f5acedfd980, C4<1>, C4<1>;
v0x5f5acecd6040_0 .net "in_a", 0 0, L_0x5f5acedfd980;  alias, 1 drivers
v0x5f5acecd6100_0 .net "in_b", 0 0, L_0x5f5acedfd980;  alias, 1 drivers
v0x5f5acecd6250_0 .net "out", 0 0, L_0x5f5acedfda30;  alias, 1 drivers
S_0x5f5acecd64d0 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5acecd1cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecd6ca0_0 .net "in_a", 0 0, L_0x5f5acedfdca0;  alias, 1 drivers
v0x5f5acecd6d40_0 .net "out", 0 0, L_0x5f5acedfdd50;  alias, 1 drivers
S_0x5f5acecd6740 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecd64d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfdd50 .functor NAND 1, L_0x5f5acedfdca0, L_0x5f5acedfdca0, C4<1>, C4<1>;
v0x5f5acecd69b0_0 .net "in_a", 0 0, L_0x5f5acedfdca0;  alias, 1 drivers
v0x5f5acecd6a70_0 .net "in_b", 0 0, L_0x5f5acedfdca0;  alias, 1 drivers
v0x5f5acecd6bc0_0 .net "out", 0 0, L_0x5f5acedfdd50;  alias, 1 drivers
S_0x5f5acecd6e40 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5acecd1cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecd75e0_0 .net "in_a", 0 0, L_0x5f5acedfdfc0;  alias, 1 drivers
v0x5f5acecd7680_0 .net "out", 0 0, L_0x5f5acedfe070;  alias, 1 drivers
S_0x5f5acecd7060 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecd6e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfe070 .functor NAND 1, L_0x5f5acedfdfc0, L_0x5f5acedfdfc0, C4<1>, C4<1>;
v0x5f5acecd72d0_0 .net "in_a", 0 0, L_0x5f5acedfdfc0;  alias, 1 drivers
v0x5f5acecd7390_0 .net "in_b", 0 0, L_0x5f5acedfdfc0;  alias, 1 drivers
v0x5f5acecd74e0_0 .net "out", 0 0, L_0x5f5acedfe070;  alias, 1 drivers
S_0x5f5acecd8620 .scope module, "mux_gate4" "Mux" 4 11, 5 3 0, S_0x5f5acec57050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acece2190_0 .net "in_a", 0 0, L_0x5f5acedff040;  1 drivers
v0x5f5acece2230_0 .net "in_b", 0 0, L_0x5f5acedff1f0;  1 drivers
v0x5f5acece2340_0 .net "out", 0 0, L_0x5f5acedfee80;  1 drivers
v0x5f5acece23e0_0 .net "sel", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acece2480_0 .net "sel_out", 0 0, L_0x5f5acedfe370;  1 drivers
v0x5f5acece2600_0 .net "temp_a_out", 0 0, L_0x5f5acedfe4d0;  1 drivers
v0x5f5acece27b0_0 .net "temp_b_out", 0 0, L_0x5f5acedfe630;  1 drivers
S_0x5f5acecd8820 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5acecd8620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acecd9880_0 .net "in_a", 0 0, L_0x5f5acedff040;  alias, 1 drivers
v0x5f5acecd9950_0 .net "in_b", 0 0, L_0x5f5acedfe370;  alias, 1 drivers
v0x5f5acecd9a20_0 .net "out", 0 0, L_0x5f5acedfe4d0;  alias, 1 drivers
v0x5f5acecd9b40_0 .net "temp_out", 0 0, L_0x5f5acedfe420;  1 drivers
S_0x5f5acecd8a90 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acecd8820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfe420 .functor NAND 1, L_0x5f5acedff040, L_0x5f5acedfe370, C4<1>, C4<1>;
v0x5f5acecd8d00_0 .net "in_a", 0 0, L_0x5f5acedff040;  alias, 1 drivers
v0x5f5acecd8de0_0 .net "in_b", 0 0, L_0x5f5acedfe370;  alias, 1 drivers
v0x5f5acecd8ea0_0 .net "out", 0 0, L_0x5f5acedfe420;  alias, 1 drivers
S_0x5f5acecd8fc0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acecd8820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecd9700_0 .net "in_a", 0 0, L_0x5f5acedfe420;  alias, 1 drivers
v0x5f5acecd97a0_0 .net "out", 0 0, L_0x5f5acedfe4d0;  alias, 1 drivers
S_0x5f5acecd91e0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecd8fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfe4d0 .functor NAND 1, L_0x5f5acedfe420, L_0x5f5acedfe420, C4<1>, C4<1>;
v0x5f5acecd9450_0 .net "in_a", 0 0, L_0x5f5acedfe420;  alias, 1 drivers
v0x5f5acecd9510_0 .net "in_b", 0 0, L_0x5f5acedfe420;  alias, 1 drivers
v0x5f5acecd9600_0 .net "out", 0 0, L_0x5f5acedfe4d0;  alias, 1 drivers
S_0x5f5acecd9c00 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5acecd8620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acecdac10_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acecdacb0_0 .net "in_b", 0 0, L_0x5f5acedff1f0;  alias, 1 drivers
v0x5f5acecdada0_0 .net "out", 0 0, L_0x5f5acedfe630;  alias, 1 drivers
v0x5f5acecdaec0_0 .net "temp_out", 0 0, L_0x5f5acedfe580;  1 drivers
S_0x5f5acecd9de0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acecd9c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfe580 .functor NAND 1, L_0x5f5acee09420, L_0x5f5acedff1f0, C4<1>, C4<1>;
v0x5f5acecda050_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acecda110_0 .net "in_b", 0 0, L_0x5f5acedff1f0;  alias, 1 drivers
v0x5f5acecda1d0_0 .net "out", 0 0, L_0x5f5acedfe580;  alias, 1 drivers
S_0x5f5acecda2f0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acecd9c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecdaa60_0 .net "in_a", 0 0, L_0x5f5acedfe580;  alias, 1 drivers
v0x5f5acecdab00_0 .net "out", 0 0, L_0x5f5acedfe630;  alias, 1 drivers
S_0x5f5acecda510 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecda2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfe630 .functor NAND 1, L_0x5f5acedfe580, L_0x5f5acedfe580, C4<1>, C4<1>;
v0x5f5acecda780_0 .net "in_a", 0 0, L_0x5f5acedfe580;  alias, 1 drivers
v0x5f5acecda870_0 .net "in_b", 0 0, L_0x5f5acedfe580;  alias, 1 drivers
v0x5f5acecda960_0 .net "out", 0 0, L_0x5f5acedfe630;  alias, 1 drivers
S_0x5f5acecdaf80 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5acecd8620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecdb680_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acecdbf30_0 .net "out", 0 0, L_0x5f5acedfe370;  alias, 1 drivers
S_0x5f5acecdb150 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecdaf80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfe370 .functor NAND 1, L_0x5f5acee09420, L_0x5f5acee09420, C4<1>, C4<1>;
v0x5f5acecdb3a0_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acecdb460_0 .net "in_b", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acecdb520_0 .net "out", 0 0, L_0x5f5acedfe370;  alias, 1 drivers
S_0x5f5acecdc030 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5acecd8620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acece1ae0_0 .net "branch1_out", 0 0, L_0x5f5acedfe840;  1 drivers
v0x5f5acece1c10_0 .net "branch2_out", 0 0, L_0x5f5acedfeb60;  1 drivers
v0x5f5acece1d60_0 .net "in_a", 0 0, L_0x5f5acedfe4d0;  alias, 1 drivers
v0x5f5acece1e30_0 .net "in_b", 0 0, L_0x5f5acedfe630;  alias, 1 drivers
v0x5f5acece1ed0_0 .net "out", 0 0, L_0x5f5acedfee80;  alias, 1 drivers
v0x5f5acece1f70_0 .net "temp1_out", 0 0, L_0x5f5acedfe790;  1 drivers
v0x5f5acece2010_0 .net "temp2_out", 0 0, L_0x5f5acedfeab0;  1 drivers
v0x5f5acece20b0_0 .net "temp3_out", 0 0, L_0x5f5acedfedd0;  1 drivers
S_0x5f5acecdc260 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5acecdc030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acecdd320_0 .net "in_a", 0 0, L_0x5f5acedfe4d0;  alias, 1 drivers
v0x5f5acecdd3c0_0 .net "in_b", 0 0, L_0x5f5acedfe4d0;  alias, 1 drivers
v0x5f5acecdd480_0 .net "out", 0 0, L_0x5f5acedfe790;  alias, 1 drivers
v0x5f5acecdd5a0_0 .net "temp_out", 0 0, L_0x5f5acedfe6e0;  1 drivers
S_0x5f5acecdc4d0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acecdc260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfe6e0 .functor NAND 1, L_0x5f5acedfe4d0, L_0x5f5acedfe4d0, C4<1>, C4<1>;
v0x5f5acecdc740_0 .net "in_a", 0 0, L_0x5f5acedfe4d0;  alias, 1 drivers
v0x5f5acecdc800_0 .net "in_b", 0 0, L_0x5f5acedfe4d0;  alias, 1 drivers
v0x5f5acecdc950_0 .net "out", 0 0, L_0x5f5acedfe6e0;  alias, 1 drivers
S_0x5f5acecdca50 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acecdc260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecdd170_0 .net "in_a", 0 0, L_0x5f5acedfe6e0;  alias, 1 drivers
v0x5f5acecdd210_0 .net "out", 0 0, L_0x5f5acedfe790;  alias, 1 drivers
S_0x5f5acecdcc20 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecdca50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfe790 .functor NAND 1, L_0x5f5acedfe6e0, L_0x5f5acedfe6e0, C4<1>, C4<1>;
v0x5f5acecdce90_0 .net "in_a", 0 0, L_0x5f5acedfe6e0;  alias, 1 drivers
v0x5f5acecdcf80_0 .net "in_b", 0 0, L_0x5f5acedfe6e0;  alias, 1 drivers
v0x5f5acecdd070_0 .net "out", 0 0, L_0x5f5acedfe790;  alias, 1 drivers
S_0x5f5acecdd710 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5acecdc030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acecde740_0 .net "in_a", 0 0, L_0x5f5acedfe630;  alias, 1 drivers
v0x5f5acecde7e0_0 .net "in_b", 0 0, L_0x5f5acedfe630;  alias, 1 drivers
v0x5f5acecde8a0_0 .net "out", 0 0, L_0x5f5acedfeab0;  alias, 1 drivers
v0x5f5acecde9c0_0 .net "temp_out", 0 0, L_0x5f5acedfea00;  1 drivers
S_0x5f5acecdd8f0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acecdd710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfea00 .functor NAND 1, L_0x5f5acedfe630, L_0x5f5acedfe630, C4<1>, C4<1>;
v0x5f5acecddb60_0 .net "in_a", 0 0, L_0x5f5acedfe630;  alias, 1 drivers
v0x5f5acecddc20_0 .net "in_b", 0 0, L_0x5f5acedfe630;  alias, 1 drivers
v0x5f5acecddd70_0 .net "out", 0 0, L_0x5f5acedfea00;  alias, 1 drivers
S_0x5f5acecdde70 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acecdd710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecde590_0 .net "in_a", 0 0, L_0x5f5acedfea00;  alias, 1 drivers
v0x5f5acecde630_0 .net "out", 0 0, L_0x5f5acedfeab0;  alias, 1 drivers
S_0x5f5acecde040 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecdde70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfeab0 .functor NAND 1, L_0x5f5acedfea00, L_0x5f5acedfea00, C4<1>, C4<1>;
v0x5f5acecde2b0_0 .net "in_a", 0 0, L_0x5f5acedfea00;  alias, 1 drivers
v0x5f5acecde3a0_0 .net "in_b", 0 0, L_0x5f5acedfea00;  alias, 1 drivers
v0x5f5acecde490_0 .net "out", 0 0, L_0x5f5acedfeab0;  alias, 1 drivers
S_0x5f5acecdeb30 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5acecdc030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acecdfb70_0 .net "in_a", 0 0, L_0x5f5acedfe840;  alias, 1 drivers
v0x5f5acecdfc40_0 .net "in_b", 0 0, L_0x5f5acedfeb60;  alias, 1 drivers
v0x5f5acecdfd10_0 .net "out", 0 0, L_0x5f5acedfedd0;  alias, 1 drivers
v0x5f5acecdfe30_0 .net "temp_out", 0 0, L_0x5f5acedfed20;  1 drivers
S_0x5f5acecded10 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acecdeb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfed20 .functor NAND 1, L_0x5f5acedfe840, L_0x5f5acedfeb60, C4<1>, C4<1>;
v0x5f5acecdef60_0 .net "in_a", 0 0, L_0x5f5acedfe840;  alias, 1 drivers
v0x5f5acecdf040_0 .net "in_b", 0 0, L_0x5f5acedfeb60;  alias, 1 drivers
v0x5f5acecdf100_0 .net "out", 0 0, L_0x5f5acedfed20;  alias, 1 drivers
S_0x5f5acecdf250 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acecdeb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecdf9c0_0 .net "in_a", 0 0, L_0x5f5acedfed20;  alias, 1 drivers
v0x5f5acecdfa60_0 .net "out", 0 0, L_0x5f5acedfedd0;  alias, 1 drivers
S_0x5f5acecdf470 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecdf250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfedd0 .functor NAND 1, L_0x5f5acedfed20, L_0x5f5acedfed20, C4<1>, C4<1>;
v0x5f5acecdf6e0_0 .net "in_a", 0 0, L_0x5f5acedfed20;  alias, 1 drivers
v0x5f5acecdf7d0_0 .net "in_b", 0 0, L_0x5f5acedfed20;  alias, 1 drivers
v0x5f5acecdf8c0_0 .net "out", 0 0, L_0x5f5acedfedd0;  alias, 1 drivers
S_0x5f5acecdff80 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5acecdc030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acece06b0_0 .net "in_a", 0 0, L_0x5f5acedfe790;  alias, 1 drivers
v0x5f5acece0750_0 .net "out", 0 0, L_0x5f5acedfe840;  alias, 1 drivers
S_0x5f5acece0150 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecdff80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfe840 .functor NAND 1, L_0x5f5acedfe790, L_0x5f5acedfe790, C4<1>, C4<1>;
v0x5f5acece03c0_0 .net "in_a", 0 0, L_0x5f5acedfe790;  alias, 1 drivers
v0x5f5acece0480_0 .net "in_b", 0 0, L_0x5f5acedfe790;  alias, 1 drivers
v0x5f5acece05d0_0 .net "out", 0 0, L_0x5f5acedfe840;  alias, 1 drivers
S_0x5f5acece0850 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5acecdc030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acece1020_0 .net "in_a", 0 0, L_0x5f5acedfeab0;  alias, 1 drivers
v0x5f5acece10c0_0 .net "out", 0 0, L_0x5f5acedfeb60;  alias, 1 drivers
S_0x5f5acece0ac0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acece0850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfeb60 .functor NAND 1, L_0x5f5acedfeab0, L_0x5f5acedfeab0, C4<1>, C4<1>;
v0x5f5acece0d30_0 .net "in_a", 0 0, L_0x5f5acedfeab0;  alias, 1 drivers
v0x5f5acece0df0_0 .net "in_b", 0 0, L_0x5f5acedfeab0;  alias, 1 drivers
v0x5f5acece0f40_0 .net "out", 0 0, L_0x5f5acedfeb60;  alias, 1 drivers
S_0x5f5acece11c0 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5acecdc030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acece1960_0 .net "in_a", 0 0, L_0x5f5acedfedd0;  alias, 1 drivers
v0x5f5acece1a00_0 .net "out", 0 0, L_0x5f5acedfee80;  alias, 1 drivers
S_0x5f5acece13e0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acece11c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfee80 .functor NAND 1, L_0x5f5acedfedd0, L_0x5f5acedfedd0, C4<1>, C4<1>;
v0x5f5acece1650_0 .net "in_a", 0 0, L_0x5f5acedfedd0;  alias, 1 drivers
v0x5f5acece1710_0 .net "in_b", 0 0, L_0x5f5acedfedd0;  alias, 1 drivers
v0x5f5acece1860_0 .net "out", 0 0, L_0x5f5acedfee80;  alias, 1 drivers
S_0x5f5acece29a0 .scope module, "mux_gate5" "Mux" 4 12, 5 3 0, S_0x5f5acec57050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acecebd00_0 .net "in_a", 0 0, L_0x5f5acee000d0;  1 drivers
v0x5f5acecebda0_0 .net "in_b", 0 0, L_0x5f5acee00170;  1 drivers
v0x5f5acecebeb0_0 .net "out", 0 0, L_0x5f5acedfff10;  1 drivers
v0x5f5acecebf50_0 .net "sel", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acecebff0_0 .net "sel_out", 0 0, L_0x5f5acedff400;  1 drivers
v0x5f5acecec170_0 .net "temp_a_out", 0 0, L_0x5f5acedff560;  1 drivers
v0x5f5acecec320_0 .net "temp_b_out", 0 0, L_0x5f5acedff6c0;  1 drivers
S_0x5f5acece2ba0 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5acece29a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acece3c00_0 .net "in_a", 0 0, L_0x5f5acee000d0;  alias, 1 drivers
v0x5f5acece3cd0_0 .net "in_b", 0 0, L_0x5f5acedff400;  alias, 1 drivers
v0x5f5acece3da0_0 .net "out", 0 0, L_0x5f5acedff560;  alias, 1 drivers
v0x5f5acece3ec0_0 .net "temp_out", 0 0, L_0x5f5acedff4b0;  1 drivers
S_0x5f5acece2e10 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acece2ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedff4b0 .functor NAND 1, L_0x5f5acee000d0, L_0x5f5acedff400, C4<1>, C4<1>;
v0x5f5acece3080_0 .net "in_a", 0 0, L_0x5f5acee000d0;  alias, 1 drivers
v0x5f5acece3160_0 .net "in_b", 0 0, L_0x5f5acedff400;  alias, 1 drivers
v0x5f5acece3220_0 .net "out", 0 0, L_0x5f5acedff4b0;  alias, 1 drivers
S_0x5f5acece3340 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acece2ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acece3a80_0 .net "in_a", 0 0, L_0x5f5acedff4b0;  alias, 1 drivers
v0x5f5acece3b20_0 .net "out", 0 0, L_0x5f5acedff560;  alias, 1 drivers
S_0x5f5acece3560 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acece3340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedff560 .functor NAND 1, L_0x5f5acedff4b0, L_0x5f5acedff4b0, C4<1>, C4<1>;
v0x5f5acece37d0_0 .net "in_a", 0 0, L_0x5f5acedff4b0;  alias, 1 drivers
v0x5f5acece3890_0 .net "in_b", 0 0, L_0x5f5acedff4b0;  alias, 1 drivers
v0x5f5acece3980_0 .net "out", 0 0, L_0x5f5acedff560;  alias, 1 drivers
S_0x5f5acece3f80 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5acece29a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acece4f90_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acece5030_0 .net "in_b", 0 0, L_0x5f5acee00170;  alias, 1 drivers
v0x5f5acece5120_0 .net "out", 0 0, L_0x5f5acedff6c0;  alias, 1 drivers
v0x5f5acece5240_0 .net "temp_out", 0 0, L_0x5f5acedff610;  1 drivers
S_0x5f5acece4160 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acece3f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedff610 .functor NAND 1, L_0x5f5acee09420, L_0x5f5acee00170, C4<1>, C4<1>;
v0x5f5acece43d0_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acece4490_0 .net "in_b", 0 0, L_0x5f5acee00170;  alias, 1 drivers
v0x5f5acece4550_0 .net "out", 0 0, L_0x5f5acedff610;  alias, 1 drivers
S_0x5f5acece4670 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acece3f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acece4de0_0 .net "in_a", 0 0, L_0x5f5acedff610;  alias, 1 drivers
v0x5f5acece4e80_0 .net "out", 0 0, L_0x5f5acedff6c0;  alias, 1 drivers
S_0x5f5acece4890 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acece4670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedff6c0 .functor NAND 1, L_0x5f5acedff610, L_0x5f5acedff610, C4<1>, C4<1>;
v0x5f5acece4b00_0 .net "in_a", 0 0, L_0x5f5acedff610;  alias, 1 drivers
v0x5f5acece4bf0_0 .net "in_b", 0 0, L_0x5f5acedff610;  alias, 1 drivers
v0x5f5acece4ce0_0 .net "out", 0 0, L_0x5f5acedff6c0;  alias, 1 drivers
S_0x5f5acece5300 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5acece29a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acece5a00_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acece5aa0_0 .net "out", 0 0, L_0x5f5acedff400;  alias, 1 drivers
S_0x5f5acece54d0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acece5300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedff400 .functor NAND 1, L_0x5f5acee09420, L_0x5f5acee09420, C4<1>, C4<1>;
v0x5f5acece5720_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acece57e0_0 .net "in_b", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acece58a0_0 .net "out", 0 0, L_0x5f5acedff400;  alias, 1 drivers
S_0x5f5acece5ba0 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5acece29a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceceb650_0 .net "branch1_out", 0 0, L_0x5f5acedff8d0;  1 drivers
v0x5f5aceceb780_0 .net "branch2_out", 0 0, L_0x5f5acedffbf0;  1 drivers
v0x5f5aceceb8d0_0 .net "in_a", 0 0, L_0x5f5acedff560;  alias, 1 drivers
v0x5f5aceceb9a0_0 .net "in_b", 0 0, L_0x5f5acedff6c0;  alias, 1 drivers
v0x5f5aceceba40_0 .net "out", 0 0, L_0x5f5acedfff10;  alias, 1 drivers
v0x5f5acecebae0_0 .net "temp1_out", 0 0, L_0x5f5acedff820;  1 drivers
v0x5f5acecebb80_0 .net "temp2_out", 0 0, L_0x5f5acedffb40;  1 drivers
v0x5f5acecebc20_0 .net "temp3_out", 0 0, L_0x5f5acedffe60;  1 drivers
S_0x5f5acece5dd0 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5acece5ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acece6e90_0 .net "in_a", 0 0, L_0x5f5acedff560;  alias, 1 drivers
v0x5f5acece6f30_0 .net "in_b", 0 0, L_0x5f5acedff560;  alias, 1 drivers
v0x5f5acece6ff0_0 .net "out", 0 0, L_0x5f5acedff820;  alias, 1 drivers
v0x5f5acece7110_0 .net "temp_out", 0 0, L_0x5f5acedff770;  1 drivers
S_0x5f5acece6040 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acece5dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedff770 .functor NAND 1, L_0x5f5acedff560, L_0x5f5acedff560, C4<1>, C4<1>;
v0x5f5acece62b0_0 .net "in_a", 0 0, L_0x5f5acedff560;  alias, 1 drivers
v0x5f5acece6370_0 .net "in_b", 0 0, L_0x5f5acedff560;  alias, 1 drivers
v0x5f5acece64c0_0 .net "out", 0 0, L_0x5f5acedff770;  alias, 1 drivers
S_0x5f5acece65c0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acece5dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acece6ce0_0 .net "in_a", 0 0, L_0x5f5acedff770;  alias, 1 drivers
v0x5f5acece6d80_0 .net "out", 0 0, L_0x5f5acedff820;  alias, 1 drivers
S_0x5f5acece6790 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acece65c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedff820 .functor NAND 1, L_0x5f5acedff770, L_0x5f5acedff770, C4<1>, C4<1>;
v0x5f5acece6a00_0 .net "in_a", 0 0, L_0x5f5acedff770;  alias, 1 drivers
v0x5f5acece6af0_0 .net "in_b", 0 0, L_0x5f5acedff770;  alias, 1 drivers
v0x5f5acece6be0_0 .net "out", 0 0, L_0x5f5acedff820;  alias, 1 drivers
S_0x5f5acece7280 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5acece5ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acece82b0_0 .net "in_a", 0 0, L_0x5f5acedff6c0;  alias, 1 drivers
v0x5f5acece8350_0 .net "in_b", 0 0, L_0x5f5acedff6c0;  alias, 1 drivers
v0x5f5acece8410_0 .net "out", 0 0, L_0x5f5acedffb40;  alias, 1 drivers
v0x5f5acece8530_0 .net "temp_out", 0 0, L_0x5f5acedffa90;  1 drivers
S_0x5f5acece7460 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acece7280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedffa90 .functor NAND 1, L_0x5f5acedff6c0, L_0x5f5acedff6c0, C4<1>, C4<1>;
v0x5f5acece76d0_0 .net "in_a", 0 0, L_0x5f5acedff6c0;  alias, 1 drivers
v0x5f5acece7790_0 .net "in_b", 0 0, L_0x5f5acedff6c0;  alias, 1 drivers
v0x5f5acece78e0_0 .net "out", 0 0, L_0x5f5acedffa90;  alias, 1 drivers
S_0x5f5acece79e0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acece7280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acece8100_0 .net "in_a", 0 0, L_0x5f5acedffa90;  alias, 1 drivers
v0x5f5acece81a0_0 .net "out", 0 0, L_0x5f5acedffb40;  alias, 1 drivers
S_0x5f5acece7bb0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acece79e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedffb40 .functor NAND 1, L_0x5f5acedffa90, L_0x5f5acedffa90, C4<1>, C4<1>;
v0x5f5acece7e20_0 .net "in_a", 0 0, L_0x5f5acedffa90;  alias, 1 drivers
v0x5f5acece7f10_0 .net "in_b", 0 0, L_0x5f5acedffa90;  alias, 1 drivers
v0x5f5acece8000_0 .net "out", 0 0, L_0x5f5acedffb40;  alias, 1 drivers
S_0x5f5acece86a0 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5acece5ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acece96e0_0 .net "in_a", 0 0, L_0x5f5acedff8d0;  alias, 1 drivers
v0x5f5acece97b0_0 .net "in_b", 0 0, L_0x5f5acedffbf0;  alias, 1 drivers
v0x5f5acece9880_0 .net "out", 0 0, L_0x5f5acedffe60;  alias, 1 drivers
v0x5f5acece99a0_0 .net "temp_out", 0 0, L_0x5f5acedffdb0;  1 drivers
S_0x5f5acece8880 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acece86a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedffdb0 .functor NAND 1, L_0x5f5acedff8d0, L_0x5f5acedffbf0, C4<1>, C4<1>;
v0x5f5acece8ad0_0 .net "in_a", 0 0, L_0x5f5acedff8d0;  alias, 1 drivers
v0x5f5acece8bb0_0 .net "in_b", 0 0, L_0x5f5acedffbf0;  alias, 1 drivers
v0x5f5acece8c70_0 .net "out", 0 0, L_0x5f5acedffdb0;  alias, 1 drivers
S_0x5f5acece8dc0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acece86a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acece9530_0 .net "in_a", 0 0, L_0x5f5acedffdb0;  alias, 1 drivers
v0x5f5acece95d0_0 .net "out", 0 0, L_0x5f5acedffe60;  alias, 1 drivers
S_0x5f5acece8fe0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acece8dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedffe60 .functor NAND 1, L_0x5f5acedffdb0, L_0x5f5acedffdb0, C4<1>, C4<1>;
v0x5f5acece9250_0 .net "in_a", 0 0, L_0x5f5acedffdb0;  alias, 1 drivers
v0x5f5acece9340_0 .net "in_b", 0 0, L_0x5f5acedffdb0;  alias, 1 drivers
v0x5f5acece9430_0 .net "out", 0 0, L_0x5f5acedffe60;  alias, 1 drivers
S_0x5f5acece9af0 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5acece5ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecea220_0 .net "in_a", 0 0, L_0x5f5acedff820;  alias, 1 drivers
v0x5f5acecea2c0_0 .net "out", 0 0, L_0x5f5acedff8d0;  alias, 1 drivers
S_0x5f5acece9cc0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acece9af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedff8d0 .functor NAND 1, L_0x5f5acedff820, L_0x5f5acedff820, C4<1>, C4<1>;
v0x5f5acece9f30_0 .net "in_a", 0 0, L_0x5f5acedff820;  alias, 1 drivers
v0x5f5acece9ff0_0 .net "in_b", 0 0, L_0x5f5acedff820;  alias, 1 drivers
v0x5f5acecea140_0 .net "out", 0 0, L_0x5f5acedff8d0;  alias, 1 drivers
S_0x5f5acecea3c0 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5acece5ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceceab90_0 .net "in_a", 0 0, L_0x5f5acedffb40;  alias, 1 drivers
v0x5f5aceceac30_0 .net "out", 0 0, L_0x5f5acedffbf0;  alias, 1 drivers
S_0x5f5acecea630 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecea3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedffbf0 .functor NAND 1, L_0x5f5acedffb40, L_0x5f5acedffb40, C4<1>, C4<1>;
v0x5f5acecea8a0_0 .net "in_a", 0 0, L_0x5f5acedffb40;  alias, 1 drivers
v0x5f5acecea960_0 .net "in_b", 0 0, L_0x5f5acedffb40;  alias, 1 drivers
v0x5f5aceceaab0_0 .net "out", 0 0, L_0x5f5acedffbf0;  alias, 1 drivers
S_0x5f5acecead30 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5acece5ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceceb4d0_0 .net "in_a", 0 0, L_0x5f5acedffe60;  alias, 1 drivers
v0x5f5aceceb570_0 .net "out", 0 0, L_0x5f5acedfff10;  alias, 1 drivers
S_0x5f5aceceaf50 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecead30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acedfff10 .functor NAND 1, L_0x5f5acedffe60, L_0x5f5acedffe60, C4<1>, C4<1>;
v0x5f5aceceb1c0_0 .net "in_a", 0 0, L_0x5f5acedffe60;  alias, 1 drivers
v0x5f5aceceb280_0 .net "in_b", 0 0, L_0x5f5acedffe60;  alias, 1 drivers
v0x5f5aceceb3d0_0 .net "out", 0 0, L_0x5f5acedfff10;  alias, 1 drivers
S_0x5f5acecec510 .scope module, "mux_gate6" "Mux" 4 13, 5 3 0, S_0x5f5acec57050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acecf5870_0 .net "in_a", 0 0, L_0x5f5acee00f50;  1 drivers
v0x5f5acecf5910_0 .net "in_b", 0 0, L_0x5f5acee00ff0;  1 drivers
v0x5f5acecf5a20_0 .net "out", 0 0, L_0x5f5acee00d90;  1 drivers
v0x5f5acecf5ac0_0 .net "sel", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acecf5b60_0 .net "sel_out", 0 0, L_0x5f5acee00280;  1 drivers
v0x5f5acecf5ce0_0 .net "temp_a_out", 0 0, L_0x5f5acee003e0;  1 drivers
v0x5f5acecf5e90_0 .net "temp_b_out", 0 0, L_0x5f5acee00540;  1 drivers
S_0x5f5acecec710 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5acecec510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceced770_0 .net "in_a", 0 0, L_0x5f5acee00f50;  alias, 1 drivers
v0x5f5aceced840_0 .net "in_b", 0 0, L_0x5f5acee00280;  alias, 1 drivers
v0x5f5aceced910_0 .net "out", 0 0, L_0x5f5acee003e0;  alias, 1 drivers
v0x5f5aceceda30_0 .net "temp_out", 0 0, L_0x5f5acee00330;  1 drivers
S_0x5f5acecec980 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acecec710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee00330 .functor NAND 1, L_0x5f5acee00f50, L_0x5f5acee00280, C4<1>, C4<1>;
v0x5f5acececbf0_0 .net "in_a", 0 0, L_0x5f5acee00f50;  alias, 1 drivers
v0x5f5acececcd0_0 .net "in_b", 0 0, L_0x5f5acee00280;  alias, 1 drivers
v0x5f5acececd90_0 .net "out", 0 0, L_0x5f5acee00330;  alias, 1 drivers
S_0x5f5acececeb0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acecec710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceced5f0_0 .net "in_a", 0 0, L_0x5f5acee00330;  alias, 1 drivers
v0x5f5aceced690_0 .net "out", 0 0, L_0x5f5acee003e0;  alias, 1 drivers
S_0x5f5aceced0d0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acececeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee003e0 .functor NAND 1, L_0x5f5acee00330, L_0x5f5acee00330, C4<1>, C4<1>;
v0x5f5aceced340_0 .net "in_a", 0 0, L_0x5f5acee00330;  alias, 1 drivers
v0x5f5aceced400_0 .net "in_b", 0 0, L_0x5f5acee00330;  alias, 1 drivers
v0x5f5aceced4f0_0 .net "out", 0 0, L_0x5f5acee003e0;  alias, 1 drivers
S_0x5f5acecedaf0 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5acecec510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceceeb00_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5aceceeba0_0 .net "in_b", 0 0, L_0x5f5acee00ff0;  alias, 1 drivers
v0x5f5aceceec90_0 .net "out", 0 0, L_0x5f5acee00540;  alias, 1 drivers
v0x5f5aceceedb0_0 .net "temp_out", 0 0, L_0x5f5acee00490;  1 drivers
S_0x5f5acecedcd0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acecedaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee00490 .functor NAND 1, L_0x5f5acee09420, L_0x5f5acee00ff0, C4<1>, C4<1>;
v0x5f5acecedf40_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acecee000_0 .net "in_b", 0 0, L_0x5f5acee00ff0;  alias, 1 drivers
v0x5f5acecee0c0_0 .net "out", 0 0, L_0x5f5acee00490;  alias, 1 drivers
S_0x5f5acecee1e0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acecedaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecee950_0 .net "in_a", 0 0, L_0x5f5acee00490;  alias, 1 drivers
v0x5f5acecee9f0_0 .net "out", 0 0, L_0x5f5acee00540;  alias, 1 drivers
S_0x5f5acecee400 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecee1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee00540 .functor NAND 1, L_0x5f5acee00490, L_0x5f5acee00490, C4<1>, C4<1>;
v0x5f5acecee670_0 .net "in_a", 0 0, L_0x5f5acee00490;  alias, 1 drivers
v0x5f5acecee760_0 .net "in_b", 0 0, L_0x5f5acee00490;  alias, 1 drivers
v0x5f5acecee850_0 .net "out", 0 0, L_0x5f5acee00540;  alias, 1 drivers
S_0x5f5aceceee70 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5acecec510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecef570_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acecef610_0 .net "out", 0 0, L_0x5f5acee00280;  alias, 1 drivers
S_0x5f5acecef040 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceceee70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee00280 .functor NAND 1, L_0x5f5acee09420, L_0x5f5acee09420, C4<1>, C4<1>;
v0x5f5acecef290_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acecef350_0 .net "in_b", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acecef410_0 .net "out", 0 0, L_0x5f5acee00280;  alias, 1 drivers
S_0x5f5acecef710 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5acecec510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acecf51c0_0 .net "branch1_out", 0 0, L_0x5f5acee00750;  1 drivers
v0x5f5acecf52f0_0 .net "branch2_out", 0 0, L_0x5f5acee00a70;  1 drivers
v0x5f5acecf5440_0 .net "in_a", 0 0, L_0x5f5acee003e0;  alias, 1 drivers
v0x5f5acecf5510_0 .net "in_b", 0 0, L_0x5f5acee00540;  alias, 1 drivers
v0x5f5acecf55b0_0 .net "out", 0 0, L_0x5f5acee00d90;  alias, 1 drivers
v0x5f5acecf5650_0 .net "temp1_out", 0 0, L_0x5f5acee006a0;  1 drivers
v0x5f5acecf56f0_0 .net "temp2_out", 0 0, L_0x5f5acee009c0;  1 drivers
v0x5f5acecf5790_0 .net "temp3_out", 0 0, L_0x5f5acee00ce0;  1 drivers
S_0x5f5acecef940 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5acecef710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acecf0a00_0 .net "in_a", 0 0, L_0x5f5acee003e0;  alias, 1 drivers
v0x5f5acecf0aa0_0 .net "in_b", 0 0, L_0x5f5acee003e0;  alias, 1 drivers
v0x5f5acecf0b60_0 .net "out", 0 0, L_0x5f5acee006a0;  alias, 1 drivers
v0x5f5acecf0c80_0 .net "temp_out", 0 0, L_0x5f5acee005f0;  1 drivers
S_0x5f5acecefbb0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acecef940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee005f0 .functor NAND 1, L_0x5f5acee003e0, L_0x5f5acee003e0, C4<1>, C4<1>;
v0x5f5acecefe20_0 .net "in_a", 0 0, L_0x5f5acee003e0;  alias, 1 drivers
v0x5f5acecefee0_0 .net "in_b", 0 0, L_0x5f5acee003e0;  alias, 1 drivers
v0x5f5acecf0030_0 .net "out", 0 0, L_0x5f5acee005f0;  alias, 1 drivers
S_0x5f5acecf0130 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acecef940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecf0850_0 .net "in_a", 0 0, L_0x5f5acee005f0;  alias, 1 drivers
v0x5f5acecf08f0_0 .net "out", 0 0, L_0x5f5acee006a0;  alias, 1 drivers
S_0x5f5acecf0300 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecf0130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee006a0 .functor NAND 1, L_0x5f5acee005f0, L_0x5f5acee005f0, C4<1>, C4<1>;
v0x5f5acecf0570_0 .net "in_a", 0 0, L_0x5f5acee005f0;  alias, 1 drivers
v0x5f5acecf0660_0 .net "in_b", 0 0, L_0x5f5acee005f0;  alias, 1 drivers
v0x5f5acecf0750_0 .net "out", 0 0, L_0x5f5acee006a0;  alias, 1 drivers
S_0x5f5acecf0df0 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5acecef710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acecf1e20_0 .net "in_a", 0 0, L_0x5f5acee00540;  alias, 1 drivers
v0x5f5acecf1ec0_0 .net "in_b", 0 0, L_0x5f5acee00540;  alias, 1 drivers
v0x5f5acecf1f80_0 .net "out", 0 0, L_0x5f5acee009c0;  alias, 1 drivers
v0x5f5acecf20a0_0 .net "temp_out", 0 0, L_0x5f5acee00910;  1 drivers
S_0x5f5acecf0fd0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acecf0df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee00910 .functor NAND 1, L_0x5f5acee00540, L_0x5f5acee00540, C4<1>, C4<1>;
v0x5f5acecf1240_0 .net "in_a", 0 0, L_0x5f5acee00540;  alias, 1 drivers
v0x5f5acecf1300_0 .net "in_b", 0 0, L_0x5f5acee00540;  alias, 1 drivers
v0x5f5acecf1450_0 .net "out", 0 0, L_0x5f5acee00910;  alias, 1 drivers
S_0x5f5acecf1550 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acecf0df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecf1c70_0 .net "in_a", 0 0, L_0x5f5acee00910;  alias, 1 drivers
v0x5f5acecf1d10_0 .net "out", 0 0, L_0x5f5acee009c0;  alias, 1 drivers
S_0x5f5acecf1720 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecf1550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee009c0 .functor NAND 1, L_0x5f5acee00910, L_0x5f5acee00910, C4<1>, C4<1>;
v0x5f5acecf1990_0 .net "in_a", 0 0, L_0x5f5acee00910;  alias, 1 drivers
v0x5f5acecf1a80_0 .net "in_b", 0 0, L_0x5f5acee00910;  alias, 1 drivers
v0x5f5acecf1b70_0 .net "out", 0 0, L_0x5f5acee009c0;  alias, 1 drivers
S_0x5f5acecf2210 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5acecef710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acecf3250_0 .net "in_a", 0 0, L_0x5f5acee00750;  alias, 1 drivers
v0x5f5acecf3320_0 .net "in_b", 0 0, L_0x5f5acee00a70;  alias, 1 drivers
v0x5f5acecf33f0_0 .net "out", 0 0, L_0x5f5acee00ce0;  alias, 1 drivers
v0x5f5acecf3510_0 .net "temp_out", 0 0, L_0x5f5acee00c30;  1 drivers
S_0x5f5acecf23f0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acecf2210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee00c30 .functor NAND 1, L_0x5f5acee00750, L_0x5f5acee00a70, C4<1>, C4<1>;
v0x5f5acecf2640_0 .net "in_a", 0 0, L_0x5f5acee00750;  alias, 1 drivers
v0x5f5acecf2720_0 .net "in_b", 0 0, L_0x5f5acee00a70;  alias, 1 drivers
v0x5f5acecf27e0_0 .net "out", 0 0, L_0x5f5acee00c30;  alias, 1 drivers
S_0x5f5acecf2930 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acecf2210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecf30a0_0 .net "in_a", 0 0, L_0x5f5acee00c30;  alias, 1 drivers
v0x5f5acecf3140_0 .net "out", 0 0, L_0x5f5acee00ce0;  alias, 1 drivers
S_0x5f5acecf2b50 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecf2930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee00ce0 .functor NAND 1, L_0x5f5acee00c30, L_0x5f5acee00c30, C4<1>, C4<1>;
v0x5f5acecf2dc0_0 .net "in_a", 0 0, L_0x5f5acee00c30;  alias, 1 drivers
v0x5f5acecf2eb0_0 .net "in_b", 0 0, L_0x5f5acee00c30;  alias, 1 drivers
v0x5f5acecf2fa0_0 .net "out", 0 0, L_0x5f5acee00ce0;  alias, 1 drivers
S_0x5f5acecf3660 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5acecef710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecf3d90_0 .net "in_a", 0 0, L_0x5f5acee006a0;  alias, 1 drivers
v0x5f5acecf3e30_0 .net "out", 0 0, L_0x5f5acee00750;  alias, 1 drivers
S_0x5f5acecf3830 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecf3660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee00750 .functor NAND 1, L_0x5f5acee006a0, L_0x5f5acee006a0, C4<1>, C4<1>;
v0x5f5acecf3aa0_0 .net "in_a", 0 0, L_0x5f5acee006a0;  alias, 1 drivers
v0x5f5acecf3b60_0 .net "in_b", 0 0, L_0x5f5acee006a0;  alias, 1 drivers
v0x5f5acecf3cb0_0 .net "out", 0 0, L_0x5f5acee00750;  alias, 1 drivers
S_0x5f5acecf3f30 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5acecef710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecf4700_0 .net "in_a", 0 0, L_0x5f5acee009c0;  alias, 1 drivers
v0x5f5acecf47a0_0 .net "out", 0 0, L_0x5f5acee00a70;  alias, 1 drivers
S_0x5f5acecf41a0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecf3f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee00a70 .functor NAND 1, L_0x5f5acee009c0, L_0x5f5acee009c0, C4<1>, C4<1>;
v0x5f5acecf4410_0 .net "in_a", 0 0, L_0x5f5acee009c0;  alias, 1 drivers
v0x5f5acecf44d0_0 .net "in_b", 0 0, L_0x5f5acee009c0;  alias, 1 drivers
v0x5f5acecf4620_0 .net "out", 0 0, L_0x5f5acee00a70;  alias, 1 drivers
S_0x5f5acecf48a0 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5acecef710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecf5040_0 .net "in_a", 0 0, L_0x5f5acee00ce0;  alias, 1 drivers
v0x5f5acecf50e0_0 .net "out", 0 0, L_0x5f5acee00d90;  alias, 1 drivers
S_0x5f5acecf4ac0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecf48a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee00d90 .functor NAND 1, L_0x5f5acee00ce0, L_0x5f5acee00ce0, C4<1>, C4<1>;
v0x5f5acecf4d30_0 .net "in_a", 0 0, L_0x5f5acee00ce0;  alias, 1 drivers
v0x5f5acecf4df0_0 .net "in_b", 0 0, L_0x5f5acee00ce0;  alias, 1 drivers
v0x5f5acecf4f40_0 .net "out", 0 0, L_0x5f5acee00d90;  alias, 1 drivers
S_0x5f5acecf6080 .scope module, "mux_gate7" "Mux" 4 14, 5 3 0, S_0x5f5acec57050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acecff3e0_0 .net "in_a", 0 0, L_0x5f5acee01d70;  1 drivers
v0x5f5acecff480_0 .net "in_b", 0 0, L_0x5f5acee01e10;  1 drivers
v0x5f5acecff590_0 .net "out", 0 0, L_0x5f5acee01bb0;  1 drivers
v0x5f5acecff630_0 .net "sel", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acecff6d0_0 .net "sel_out", 0 0, L_0x5f5acee00210;  1 drivers
v0x5f5acecff850_0 .net "temp_a_out", 0 0, L_0x5f5acee01200;  1 drivers
v0x5f5acecffa00_0 .net "temp_b_out", 0 0, L_0x5f5acee01360;  1 drivers
S_0x5f5acecf6280 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5acecf6080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acecf72e0_0 .net "in_a", 0 0, L_0x5f5acee01d70;  alias, 1 drivers
v0x5f5acecf73b0_0 .net "in_b", 0 0, L_0x5f5acee00210;  alias, 1 drivers
v0x5f5acecf7480_0 .net "out", 0 0, L_0x5f5acee01200;  alias, 1 drivers
v0x5f5acecf75a0_0 .net "temp_out", 0 0, L_0x5f5acee01150;  1 drivers
S_0x5f5acecf64f0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acecf6280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee01150 .functor NAND 1, L_0x5f5acee01d70, L_0x5f5acee00210, C4<1>, C4<1>;
v0x5f5acecf6760_0 .net "in_a", 0 0, L_0x5f5acee01d70;  alias, 1 drivers
v0x5f5acecf6840_0 .net "in_b", 0 0, L_0x5f5acee00210;  alias, 1 drivers
v0x5f5acecf6900_0 .net "out", 0 0, L_0x5f5acee01150;  alias, 1 drivers
S_0x5f5acecf6a20 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acecf6280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecf7160_0 .net "in_a", 0 0, L_0x5f5acee01150;  alias, 1 drivers
v0x5f5acecf7200_0 .net "out", 0 0, L_0x5f5acee01200;  alias, 1 drivers
S_0x5f5acecf6c40 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecf6a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee01200 .functor NAND 1, L_0x5f5acee01150, L_0x5f5acee01150, C4<1>, C4<1>;
v0x5f5acecf6eb0_0 .net "in_a", 0 0, L_0x5f5acee01150;  alias, 1 drivers
v0x5f5acecf6f70_0 .net "in_b", 0 0, L_0x5f5acee01150;  alias, 1 drivers
v0x5f5acecf7060_0 .net "out", 0 0, L_0x5f5acee01200;  alias, 1 drivers
S_0x5f5acecf7660 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5acecf6080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acecf8670_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acecf8710_0 .net "in_b", 0 0, L_0x5f5acee01e10;  alias, 1 drivers
v0x5f5acecf8800_0 .net "out", 0 0, L_0x5f5acee01360;  alias, 1 drivers
v0x5f5acecf8920_0 .net "temp_out", 0 0, L_0x5f5acee012b0;  1 drivers
S_0x5f5acecf7840 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acecf7660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee012b0 .functor NAND 1, L_0x5f5acee09420, L_0x5f5acee01e10, C4<1>, C4<1>;
v0x5f5acecf7ab0_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acecf7b70_0 .net "in_b", 0 0, L_0x5f5acee01e10;  alias, 1 drivers
v0x5f5acecf7c30_0 .net "out", 0 0, L_0x5f5acee012b0;  alias, 1 drivers
S_0x5f5acecf7d50 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acecf7660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecf84c0_0 .net "in_a", 0 0, L_0x5f5acee012b0;  alias, 1 drivers
v0x5f5acecf8560_0 .net "out", 0 0, L_0x5f5acee01360;  alias, 1 drivers
S_0x5f5acecf7f70 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecf7d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee01360 .functor NAND 1, L_0x5f5acee012b0, L_0x5f5acee012b0, C4<1>, C4<1>;
v0x5f5acecf81e0_0 .net "in_a", 0 0, L_0x5f5acee012b0;  alias, 1 drivers
v0x5f5acecf82d0_0 .net "in_b", 0 0, L_0x5f5acee012b0;  alias, 1 drivers
v0x5f5acecf83c0_0 .net "out", 0 0, L_0x5f5acee01360;  alias, 1 drivers
S_0x5f5acecf89e0 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5acecf6080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecf90e0_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acecf9180_0 .net "out", 0 0, L_0x5f5acee00210;  alias, 1 drivers
S_0x5f5acecf8bb0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecf89e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee00210 .functor NAND 1, L_0x5f5acee09420, L_0x5f5acee09420, C4<1>, C4<1>;
v0x5f5acecf8e00_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acecf8ec0_0 .net "in_b", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5acecf8f80_0 .net "out", 0 0, L_0x5f5acee00210;  alias, 1 drivers
S_0x5f5acecf9280 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5acecf6080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acecfed30_0 .net "branch1_out", 0 0, L_0x5f5acee01570;  1 drivers
v0x5f5acecfee60_0 .net "branch2_out", 0 0, L_0x5f5acee01890;  1 drivers
v0x5f5acecfefb0_0 .net "in_a", 0 0, L_0x5f5acee01200;  alias, 1 drivers
v0x5f5acecff080_0 .net "in_b", 0 0, L_0x5f5acee01360;  alias, 1 drivers
v0x5f5acecff120_0 .net "out", 0 0, L_0x5f5acee01bb0;  alias, 1 drivers
v0x5f5acecff1c0_0 .net "temp1_out", 0 0, L_0x5f5acee014c0;  1 drivers
v0x5f5acecff260_0 .net "temp2_out", 0 0, L_0x5f5acee017e0;  1 drivers
v0x5f5acecff300_0 .net "temp3_out", 0 0, L_0x5f5acee01b00;  1 drivers
S_0x5f5acecf94b0 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5acecf9280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acecfa570_0 .net "in_a", 0 0, L_0x5f5acee01200;  alias, 1 drivers
v0x5f5acecfa610_0 .net "in_b", 0 0, L_0x5f5acee01200;  alias, 1 drivers
v0x5f5acecfa6d0_0 .net "out", 0 0, L_0x5f5acee014c0;  alias, 1 drivers
v0x5f5acecfa7f0_0 .net "temp_out", 0 0, L_0x5f5acee01410;  1 drivers
S_0x5f5acecf9720 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acecf94b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee01410 .functor NAND 1, L_0x5f5acee01200, L_0x5f5acee01200, C4<1>, C4<1>;
v0x5f5acecf9990_0 .net "in_a", 0 0, L_0x5f5acee01200;  alias, 1 drivers
v0x5f5acecf9a50_0 .net "in_b", 0 0, L_0x5f5acee01200;  alias, 1 drivers
v0x5f5acecf9ba0_0 .net "out", 0 0, L_0x5f5acee01410;  alias, 1 drivers
S_0x5f5acecf9ca0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acecf94b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecfa3c0_0 .net "in_a", 0 0, L_0x5f5acee01410;  alias, 1 drivers
v0x5f5acecfa460_0 .net "out", 0 0, L_0x5f5acee014c0;  alias, 1 drivers
S_0x5f5acecf9e70 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecf9ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee014c0 .functor NAND 1, L_0x5f5acee01410, L_0x5f5acee01410, C4<1>, C4<1>;
v0x5f5acecfa0e0_0 .net "in_a", 0 0, L_0x5f5acee01410;  alias, 1 drivers
v0x5f5acecfa1d0_0 .net "in_b", 0 0, L_0x5f5acee01410;  alias, 1 drivers
v0x5f5acecfa2c0_0 .net "out", 0 0, L_0x5f5acee014c0;  alias, 1 drivers
S_0x5f5acecfa960 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5acecf9280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acecfb990_0 .net "in_a", 0 0, L_0x5f5acee01360;  alias, 1 drivers
v0x5f5acecfba30_0 .net "in_b", 0 0, L_0x5f5acee01360;  alias, 1 drivers
v0x5f5acecfbaf0_0 .net "out", 0 0, L_0x5f5acee017e0;  alias, 1 drivers
v0x5f5acecfbc10_0 .net "temp_out", 0 0, L_0x5f5acee01730;  1 drivers
S_0x5f5acecfab40 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acecfa960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee01730 .functor NAND 1, L_0x5f5acee01360, L_0x5f5acee01360, C4<1>, C4<1>;
v0x5f5acecfadb0_0 .net "in_a", 0 0, L_0x5f5acee01360;  alias, 1 drivers
v0x5f5acecfae70_0 .net "in_b", 0 0, L_0x5f5acee01360;  alias, 1 drivers
v0x5f5acecfafc0_0 .net "out", 0 0, L_0x5f5acee01730;  alias, 1 drivers
S_0x5f5acecfb0c0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acecfa960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecfb7e0_0 .net "in_a", 0 0, L_0x5f5acee01730;  alias, 1 drivers
v0x5f5acecfb880_0 .net "out", 0 0, L_0x5f5acee017e0;  alias, 1 drivers
S_0x5f5acecfb290 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecfb0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee017e0 .functor NAND 1, L_0x5f5acee01730, L_0x5f5acee01730, C4<1>, C4<1>;
v0x5f5acecfb500_0 .net "in_a", 0 0, L_0x5f5acee01730;  alias, 1 drivers
v0x5f5acecfb5f0_0 .net "in_b", 0 0, L_0x5f5acee01730;  alias, 1 drivers
v0x5f5acecfb6e0_0 .net "out", 0 0, L_0x5f5acee017e0;  alias, 1 drivers
S_0x5f5acecfbd80 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5acecf9280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acecfcdc0_0 .net "in_a", 0 0, L_0x5f5acee01570;  alias, 1 drivers
v0x5f5acecfce90_0 .net "in_b", 0 0, L_0x5f5acee01890;  alias, 1 drivers
v0x5f5acecfcf60_0 .net "out", 0 0, L_0x5f5acee01b00;  alias, 1 drivers
v0x5f5acecfd080_0 .net "temp_out", 0 0, L_0x5f5acee01a50;  1 drivers
S_0x5f5acecfbf60 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acecfbd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee01a50 .functor NAND 1, L_0x5f5acee01570, L_0x5f5acee01890, C4<1>, C4<1>;
v0x5f5acecfc1b0_0 .net "in_a", 0 0, L_0x5f5acee01570;  alias, 1 drivers
v0x5f5acecfc290_0 .net "in_b", 0 0, L_0x5f5acee01890;  alias, 1 drivers
v0x5f5acecfc350_0 .net "out", 0 0, L_0x5f5acee01a50;  alias, 1 drivers
S_0x5f5acecfc4a0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acecfbd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecfcc10_0 .net "in_a", 0 0, L_0x5f5acee01a50;  alias, 1 drivers
v0x5f5acecfccb0_0 .net "out", 0 0, L_0x5f5acee01b00;  alias, 1 drivers
S_0x5f5acecfc6c0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecfc4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee01b00 .functor NAND 1, L_0x5f5acee01a50, L_0x5f5acee01a50, C4<1>, C4<1>;
v0x5f5acecfc930_0 .net "in_a", 0 0, L_0x5f5acee01a50;  alias, 1 drivers
v0x5f5acecfca20_0 .net "in_b", 0 0, L_0x5f5acee01a50;  alias, 1 drivers
v0x5f5acecfcb10_0 .net "out", 0 0, L_0x5f5acee01b00;  alias, 1 drivers
S_0x5f5acecfd1d0 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5acecf9280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecfd900_0 .net "in_a", 0 0, L_0x5f5acee014c0;  alias, 1 drivers
v0x5f5acecfd9a0_0 .net "out", 0 0, L_0x5f5acee01570;  alias, 1 drivers
S_0x5f5acecfd3a0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecfd1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee01570 .functor NAND 1, L_0x5f5acee014c0, L_0x5f5acee014c0, C4<1>, C4<1>;
v0x5f5acecfd610_0 .net "in_a", 0 0, L_0x5f5acee014c0;  alias, 1 drivers
v0x5f5acecfd6d0_0 .net "in_b", 0 0, L_0x5f5acee014c0;  alias, 1 drivers
v0x5f5acecfd820_0 .net "out", 0 0, L_0x5f5acee01570;  alias, 1 drivers
S_0x5f5acecfdaa0 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5acecf9280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecfe270_0 .net "in_a", 0 0, L_0x5f5acee017e0;  alias, 1 drivers
v0x5f5acecfe310_0 .net "out", 0 0, L_0x5f5acee01890;  alias, 1 drivers
S_0x5f5acecfdd10 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecfdaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee01890 .functor NAND 1, L_0x5f5acee017e0, L_0x5f5acee017e0, C4<1>, C4<1>;
v0x5f5acecfdf80_0 .net "in_a", 0 0, L_0x5f5acee017e0;  alias, 1 drivers
v0x5f5acecfe040_0 .net "in_b", 0 0, L_0x5f5acee017e0;  alias, 1 drivers
v0x5f5acecfe190_0 .net "out", 0 0, L_0x5f5acee01890;  alias, 1 drivers
S_0x5f5acecfe410 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5acecf9280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acecfebb0_0 .net "in_a", 0 0, L_0x5f5acee01b00;  alias, 1 drivers
v0x5f5acecfec50_0 .net "out", 0 0, L_0x5f5acee01bb0;  alias, 1 drivers
S_0x5f5acecfe630 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acecfe410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee01bb0 .functor NAND 1, L_0x5f5acee01b00, L_0x5f5acee01b00, C4<1>, C4<1>;
v0x5f5acecfe8a0_0 .net "in_a", 0 0, L_0x5f5acee01b00;  alias, 1 drivers
v0x5f5acecfe960_0 .net "in_b", 0 0, L_0x5f5acee01b00;  alias, 1 drivers
v0x5f5acecfeab0_0 .net "out", 0 0, L_0x5f5acee01bb0;  alias, 1 drivers
S_0x5f5acecffbf0 .scope module, "mux_gate8" "Mux" 4 15, 5 3 0, S_0x5f5acec57050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5aced08f50_0 .net "in_a", 0 0, L_0x5f5acee02c10;  1 drivers
v0x5f5aced08ff0_0 .net "in_b", 0 0, L_0x5f5acee02cb0;  1 drivers
v0x5f5aced09100_0 .net "out", 0 0, L_0x5f5acee02a50;  1 drivers
v0x5f5aced091a0_0 .net "sel", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5aced09240_0 .net "sel_out", 0 0, L_0x5f5acee01f40;  1 drivers
v0x5f5aced093c0_0 .net "temp_a_out", 0 0, L_0x5f5acee020a0;  1 drivers
v0x5f5aced09570_0 .net "temp_b_out", 0 0, L_0x5f5acee02200;  1 drivers
S_0x5f5acecffdf0 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5acecffbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced00e50_0 .net "in_a", 0 0, L_0x5f5acee02c10;  alias, 1 drivers
v0x5f5aced00f20_0 .net "in_b", 0 0, L_0x5f5acee01f40;  alias, 1 drivers
v0x5f5aced00ff0_0 .net "out", 0 0, L_0x5f5acee020a0;  alias, 1 drivers
v0x5f5aced01110_0 .net "temp_out", 0 0, L_0x5f5acee01ff0;  1 drivers
S_0x5f5aced00060 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acecffdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee01ff0 .functor NAND 1, L_0x5f5acee02c10, L_0x5f5acee01f40, C4<1>, C4<1>;
v0x5f5aced002d0_0 .net "in_a", 0 0, L_0x5f5acee02c10;  alias, 1 drivers
v0x5f5aced003b0_0 .net "in_b", 0 0, L_0x5f5acee01f40;  alias, 1 drivers
v0x5f5aced00470_0 .net "out", 0 0, L_0x5f5acee01ff0;  alias, 1 drivers
S_0x5f5aced00590 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acecffdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced00cd0_0 .net "in_a", 0 0, L_0x5f5acee01ff0;  alias, 1 drivers
v0x5f5aced00d70_0 .net "out", 0 0, L_0x5f5acee020a0;  alias, 1 drivers
S_0x5f5aced007b0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced00590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee020a0 .functor NAND 1, L_0x5f5acee01ff0, L_0x5f5acee01ff0, C4<1>, C4<1>;
v0x5f5aced00a20_0 .net "in_a", 0 0, L_0x5f5acee01ff0;  alias, 1 drivers
v0x5f5aced00ae0_0 .net "in_b", 0 0, L_0x5f5acee01ff0;  alias, 1 drivers
v0x5f5aced00bd0_0 .net "out", 0 0, L_0x5f5acee020a0;  alias, 1 drivers
S_0x5f5aced011d0 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5acecffbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced021e0_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5aced02280_0 .net "in_b", 0 0, L_0x5f5acee02cb0;  alias, 1 drivers
v0x5f5aced02370_0 .net "out", 0 0, L_0x5f5acee02200;  alias, 1 drivers
v0x5f5aced02490_0 .net "temp_out", 0 0, L_0x5f5acee02150;  1 drivers
S_0x5f5aced013b0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced011d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee02150 .functor NAND 1, L_0x5f5acee09420, L_0x5f5acee02cb0, C4<1>, C4<1>;
v0x5f5aced01620_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5aced016e0_0 .net "in_b", 0 0, L_0x5f5acee02cb0;  alias, 1 drivers
v0x5f5aced017a0_0 .net "out", 0 0, L_0x5f5acee02150;  alias, 1 drivers
S_0x5f5aced018c0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced011d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced02030_0 .net "in_a", 0 0, L_0x5f5acee02150;  alias, 1 drivers
v0x5f5aced020d0_0 .net "out", 0 0, L_0x5f5acee02200;  alias, 1 drivers
S_0x5f5aced01ae0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced018c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee02200 .functor NAND 1, L_0x5f5acee02150, L_0x5f5acee02150, C4<1>, C4<1>;
v0x5f5aced01d50_0 .net "in_a", 0 0, L_0x5f5acee02150;  alias, 1 drivers
v0x5f5aced01e40_0 .net "in_b", 0 0, L_0x5f5acee02150;  alias, 1 drivers
v0x5f5aced01f30_0 .net "out", 0 0, L_0x5f5acee02200;  alias, 1 drivers
S_0x5f5aced02550 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5acecffbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced02c50_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5aced02cf0_0 .net "out", 0 0, L_0x5f5acee01f40;  alias, 1 drivers
S_0x5f5aced02720 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced02550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee01f40 .functor NAND 1, L_0x5f5acee09420, L_0x5f5acee09420, C4<1>, C4<1>;
v0x5f5aced02970_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5aced02a30_0 .net "in_b", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5aced02af0_0 .net "out", 0 0, L_0x5f5acee01f40;  alias, 1 drivers
S_0x5f5aced02df0 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5acecffbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced088a0_0 .net "branch1_out", 0 0, L_0x5f5acee02410;  1 drivers
v0x5f5aced089d0_0 .net "branch2_out", 0 0, L_0x5f5acee02730;  1 drivers
v0x5f5aced08b20_0 .net "in_a", 0 0, L_0x5f5acee020a0;  alias, 1 drivers
v0x5f5aced08bf0_0 .net "in_b", 0 0, L_0x5f5acee02200;  alias, 1 drivers
v0x5f5aced08c90_0 .net "out", 0 0, L_0x5f5acee02a50;  alias, 1 drivers
v0x5f5aced08d30_0 .net "temp1_out", 0 0, L_0x5f5acee02360;  1 drivers
v0x5f5aced08dd0_0 .net "temp2_out", 0 0, L_0x5f5acee02680;  1 drivers
v0x5f5aced08e70_0 .net "temp3_out", 0 0, L_0x5f5acee029a0;  1 drivers
S_0x5f5aced03020 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5aced02df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced040e0_0 .net "in_a", 0 0, L_0x5f5acee020a0;  alias, 1 drivers
v0x5f5aced04180_0 .net "in_b", 0 0, L_0x5f5acee020a0;  alias, 1 drivers
v0x5f5aced04240_0 .net "out", 0 0, L_0x5f5acee02360;  alias, 1 drivers
v0x5f5aced04360_0 .net "temp_out", 0 0, L_0x5f5acee022b0;  1 drivers
S_0x5f5aced03290 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced03020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee022b0 .functor NAND 1, L_0x5f5acee020a0, L_0x5f5acee020a0, C4<1>, C4<1>;
v0x5f5aced03500_0 .net "in_a", 0 0, L_0x5f5acee020a0;  alias, 1 drivers
v0x5f5aced035c0_0 .net "in_b", 0 0, L_0x5f5acee020a0;  alias, 1 drivers
v0x5f5aced03710_0 .net "out", 0 0, L_0x5f5acee022b0;  alias, 1 drivers
S_0x5f5aced03810 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced03020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced03f30_0 .net "in_a", 0 0, L_0x5f5acee022b0;  alias, 1 drivers
v0x5f5aced03fd0_0 .net "out", 0 0, L_0x5f5acee02360;  alias, 1 drivers
S_0x5f5aced039e0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced03810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee02360 .functor NAND 1, L_0x5f5acee022b0, L_0x5f5acee022b0, C4<1>, C4<1>;
v0x5f5aced03c50_0 .net "in_a", 0 0, L_0x5f5acee022b0;  alias, 1 drivers
v0x5f5aced03d40_0 .net "in_b", 0 0, L_0x5f5acee022b0;  alias, 1 drivers
v0x5f5aced03e30_0 .net "out", 0 0, L_0x5f5acee02360;  alias, 1 drivers
S_0x5f5aced044d0 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5aced02df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced05500_0 .net "in_a", 0 0, L_0x5f5acee02200;  alias, 1 drivers
v0x5f5aced055a0_0 .net "in_b", 0 0, L_0x5f5acee02200;  alias, 1 drivers
v0x5f5aced05660_0 .net "out", 0 0, L_0x5f5acee02680;  alias, 1 drivers
v0x5f5aced05780_0 .net "temp_out", 0 0, L_0x5f5acee025d0;  1 drivers
S_0x5f5aced046b0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced044d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee025d0 .functor NAND 1, L_0x5f5acee02200, L_0x5f5acee02200, C4<1>, C4<1>;
v0x5f5aced04920_0 .net "in_a", 0 0, L_0x5f5acee02200;  alias, 1 drivers
v0x5f5aced049e0_0 .net "in_b", 0 0, L_0x5f5acee02200;  alias, 1 drivers
v0x5f5aced04b30_0 .net "out", 0 0, L_0x5f5acee025d0;  alias, 1 drivers
S_0x5f5aced04c30 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced044d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced05350_0 .net "in_a", 0 0, L_0x5f5acee025d0;  alias, 1 drivers
v0x5f5aced053f0_0 .net "out", 0 0, L_0x5f5acee02680;  alias, 1 drivers
S_0x5f5aced04e00 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced04c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee02680 .functor NAND 1, L_0x5f5acee025d0, L_0x5f5acee025d0, C4<1>, C4<1>;
v0x5f5aced05070_0 .net "in_a", 0 0, L_0x5f5acee025d0;  alias, 1 drivers
v0x5f5aced05160_0 .net "in_b", 0 0, L_0x5f5acee025d0;  alias, 1 drivers
v0x5f5aced05250_0 .net "out", 0 0, L_0x5f5acee02680;  alias, 1 drivers
S_0x5f5aced058f0 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5aced02df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced06930_0 .net "in_a", 0 0, L_0x5f5acee02410;  alias, 1 drivers
v0x5f5aced06a00_0 .net "in_b", 0 0, L_0x5f5acee02730;  alias, 1 drivers
v0x5f5aced06ad0_0 .net "out", 0 0, L_0x5f5acee029a0;  alias, 1 drivers
v0x5f5aced06bf0_0 .net "temp_out", 0 0, L_0x5f5acee028f0;  1 drivers
S_0x5f5aced05ad0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced058f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee028f0 .functor NAND 1, L_0x5f5acee02410, L_0x5f5acee02730, C4<1>, C4<1>;
v0x5f5aced05d20_0 .net "in_a", 0 0, L_0x5f5acee02410;  alias, 1 drivers
v0x5f5aced05e00_0 .net "in_b", 0 0, L_0x5f5acee02730;  alias, 1 drivers
v0x5f5aced05ec0_0 .net "out", 0 0, L_0x5f5acee028f0;  alias, 1 drivers
S_0x5f5aced06010 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced058f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced06780_0 .net "in_a", 0 0, L_0x5f5acee028f0;  alias, 1 drivers
v0x5f5aced06820_0 .net "out", 0 0, L_0x5f5acee029a0;  alias, 1 drivers
S_0x5f5aced06230 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced06010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee029a0 .functor NAND 1, L_0x5f5acee028f0, L_0x5f5acee028f0, C4<1>, C4<1>;
v0x5f5aced064a0_0 .net "in_a", 0 0, L_0x5f5acee028f0;  alias, 1 drivers
v0x5f5aced06590_0 .net "in_b", 0 0, L_0x5f5acee028f0;  alias, 1 drivers
v0x5f5aced06680_0 .net "out", 0 0, L_0x5f5acee029a0;  alias, 1 drivers
S_0x5f5aced06d40 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5aced02df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced07470_0 .net "in_a", 0 0, L_0x5f5acee02360;  alias, 1 drivers
v0x5f5aced07510_0 .net "out", 0 0, L_0x5f5acee02410;  alias, 1 drivers
S_0x5f5aced06f10 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced06d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee02410 .functor NAND 1, L_0x5f5acee02360, L_0x5f5acee02360, C4<1>, C4<1>;
v0x5f5aced07180_0 .net "in_a", 0 0, L_0x5f5acee02360;  alias, 1 drivers
v0x5f5aced07240_0 .net "in_b", 0 0, L_0x5f5acee02360;  alias, 1 drivers
v0x5f5aced07390_0 .net "out", 0 0, L_0x5f5acee02410;  alias, 1 drivers
S_0x5f5aced07610 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5aced02df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced07de0_0 .net "in_a", 0 0, L_0x5f5acee02680;  alias, 1 drivers
v0x5f5aced07e80_0 .net "out", 0 0, L_0x5f5acee02730;  alias, 1 drivers
S_0x5f5aced07880 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced07610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee02730 .functor NAND 1, L_0x5f5acee02680, L_0x5f5acee02680, C4<1>, C4<1>;
v0x5f5aced07af0_0 .net "in_a", 0 0, L_0x5f5acee02680;  alias, 1 drivers
v0x5f5aced07bb0_0 .net "in_b", 0 0, L_0x5f5acee02680;  alias, 1 drivers
v0x5f5aced07d00_0 .net "out", 0 0, L_0x5f5acee02730;  alias, 1 drivers
S_0x5f5aced07f80 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5aced02df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced08720_0 .net "in_a", 0 0, L_0x5f5acee029a0;  alias, 1 drivers
v0x5f5aced087c0_0 .net "out", 0 0, L_0x5f5acee02a50;  alias, 1 drivers
S_0x5f5aced081a0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced07f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee02a50 .functor NAND 1, L_0x5f5acee029a0, L_0x5f5acee029a0, C4<1>, C4<1>;
v0x5f5aced08410_0 .net "in_a", 0 0, L_0x5f5acee029a0;  alias, 1 drivers
v0x5f5aced084d0_0 .net "in_b", 0 0, L_0x5f5acee029a0;  alias, 1 drivers
v0x5f5aced08620_0 .net "out", 0 0, L_0x5f5acee02a50;  alias, 1 drivers
S_0x5f5aced09760 .scope module, "mux_gate9" "Mux" 4 16, 5 3 0, S_0x5f5acec57050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5aced12ac0_0 .net "in_a", 0 0, L_0x5f5acee03ac0;  1 drivers
v0x5f5aced12b60_0 .net "in_b", 0 0, L_0x5f5acee03b60;  1 drivers
v0x5f5aced12c70_0 .net "out", 0 0, L_0x5f5acee03900;  1 drivers
v0x5f5aced12d10_0 .net "sel", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5aced12db0_0 .net "sel_out", 0 0, L_0x5f5acee02df0;  1 drivers
v0x5f5aced12f30_0 .net "temp_a_out", 0 0, L_0x5f5acee02f50;  1 drivers
v0x5f5aced130e0_0 .net "temp_b_out", 0 0, L_0x5f5acee030b0;  1 drivers
S_0x5f5aced09960 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5aced09760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced0a9c0_0 .net "in_a", 0 0, L_0x5f5acee03ac0;  alias, 1 drivers
v0x5f5aced0aa90_0 .net "in_b", 0 0, L_0x5f5acee02df0;  alias, 1 drivers
v0x5f5aced0ab60_0 .net "out", 0 0, L_0x5f5acee02f50;  alias, 1 drivers
v0x5f5aced0ac80_0 .net "temp_out", 0 0, L_0x5f5acee02ea0;  1 drivers
S_0x5f5aced09bd0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced09960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee02ea0 .functor NAND 1, L_0x5f5acee03ac0, L_0x5f5acee02df0, C4<1>, C4<1>;
v0x5f5aced09e40_0 .net "in_a", 0 0, L_0x5f5acee03ac0;  alias, 1 drivers
v0x5f5aced09f20_0 .net "in_b", 0 0, L_0x5f5acee02df0;  alias, 1 drivers
v0x5f5aced09fe0_0 .net "out", 0 0, L_0x5f5acee02ea0;  alias, 1 drivers
S_0x5f5aced0a100 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced09960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced0a840_0 .net "in_a", 0 0, L_0x5f5acee02ea0;  alias, 1 drivers
v0x5f5aced0a8e0_0 .net "out", 0 0, L_0x5f5acee02f50;  alias, 1 drivers
S_0x5f5aced0a320 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced0a100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee02f50 .functor NAND 1, L_0x5f5acee02ea0, L_0x5f5acee02ea0, C4<1>, C4<1>;
v0x5f5aced0a590_0 .net "in_a", 0 0, L_0x5f5acee02ea0;  alias, 1 drivers
v0x5f5aced0a650_0 .net "in_b", 0 0, L_0x5f5acee02ea0;  alias, 1 drivers
v0x5f5aced0a740_0 .net "out", 0 0, L_0x5f5acee02f50;  alias, 1 drivers
S_0x5f5aced0ad40 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5aced09760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced0bd50_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5aced0bdf0_0 .net "in_b", 0 0, L_0x5f5acee03b60;  alias, 1 drivers
v0x5f5aced0bee0_0 .net "out", 0 0, L_0x5f5acee030b0;  alias, 1 drivers
v0x5f5aced0c000_0 .net "temp_out", 0 0, L_0x5f5acee03000;  1 drivers
S_0x5f5aced0af20 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced0ad40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee03000 .functor NAND 1, L_0x5f5acee09420, L_0x5f5acee03b60, C4<1>, C4<1>;
v0x5f5aced0b190_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5aced0b250_0 .net "in_b", 0 0, L_0x5f5acee03b60;  alias, 1 drivers
v0x5f5aced0b310_0 .net "out", 0 0, L_0x5f5acee03000;  alias, 1 drivers
S_0x5f5aced0b430 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced0ad40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced0bba0_0 .net "in_a", 0 0, L_0x5f5acee03000;  alias, 1 drivers
v0x5f5aced0bc40_0 .net "out", 0 0, L_0x5f5acee030b0;  alias, 1 drivers
S_0x5f5aced0b650 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced0b430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee030b0 .functor NAND 1, L_0x5f5acee03000, L_0x5f5acee03000, C4<1>, C4<1>;
v0x5f5aced0b8c0_0 .net "in_a", 0 0, L_0x5f5acee03000;  alias, 1 drivers
v0x5f5aced0b9b0_0 .net "in_b", 0 0, L_0x5f5acee03000;  alias, 1 drivers
v0x5f5aced0baa0_0 .net "out", 0 0, L_0x5f5acee030b0;  alias, 1 drivers
S_0x5f5aced0c0c0 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5aced09760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced0c7c0_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5aced0c860_0 .net "out", 0 0, L_0x5f5acee02df0;  alias, 1 drivers
S_0x5f5aced0c290 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced0c0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee02df0 .functor NAND 1, L_0x5f5acee09420, L_0x5f5acee09420, C4<1>, C4<1>;
v0x5f5aced0c4e0_0 .net "in_a", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5aced0c5a0_0 .net "in_b", 0 0, L_0x5f5acee09420;  alias, 1 drivers
v0x5f5aced0c660_0 .net "out", 0 0, L_0x5f5acee02df0;  alias, 1 drivers
S_0x5f5aced0c960 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5aced09760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced12410_0 .net "branch1_out", 0 0, L_0x5f5acee032c0;  1 drivers
v0x5f5aced12540_0 .net "branch2_out", 0 0, L_0x5f5acee035e0;  1 drivers
v0x5f5aced12690_0 .net "in_a", 0 0, L_0x5f5acee02f50;  alias, 1 drivers
v0x5f5aced12760_0 .net "in_b", 0 0, L_0x5f5acee030b0;  alias, 1 drivers
v0x5f5aced12800_0 .net "out", 0 0, L_0x5f5acee03900;  alias, 1 drivers
v0x5f5aced128a0_0 .net "temp1_out", 0 0, L_0x5f5acee03210;  1 drivers
v0x5f5aced12940_0 .net "temp2_out", 0 0, L_0x5f5acee03530;  1 drivers
v0x5f5aced129e0_0 .net "temp3_out", 0 0, L_0x5f5acee03850;  1 drivers
S_0x5f5aced0cb90 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5aced0c960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced0dc50_0 .net "in_a", 0 0, L_0x5f5acee02f50;  alias, 1 drivers
v0x5f5aced0dcf0_0 .net "in_b", 0 0, L_0x5f5acee02f50;  alias, 1 drivers
v0x5f5aced0ddb0_0 .net "out", 0 0, L_0x5f5acee03210;  alias, 1 drivers
v0x5f5aced0ded0_0 .net "temp_out", 0 0, L_0x5f5acee03160;  1 drivers
S_0x5f5aced0ce00 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced0cb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee03160 .functor NAND 1, L_0x5f5acee02f50, L_0x5f5acee02f50, C4<1>, C4<1>;
v0x5f5aced0d070_0 .net "in_a", 0 0, L_0x5f5acee02f50;  alias, 1 drivers
v0x5f5aced0d130_0 .net "in_b", 0 0, L_0x5f5acee02f50;  alias, 1 drivers
v0x5f5aced0d280_0 .net "out", 0 0, L_0x5f5acee03160;  alias, 1 drivers
S_0x5f5aced0d380 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced0cb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced0daa0_0 .net "in_a", 0 0, L_0x5f5acee03160;  alias, 1 drivers
v0x5f5aced0db40_0 .net "out", 0 0, L_0x5f5acee03210;  alias, 1 drivers
S_0x5f5aced0d550 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced0d380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee03210 .functor NAND 1, L_0x5f5acee03160, L_0x5f5acee03160, C4<1>, C4<1>;
v0x5f5aced0d7c0_0 .net "in_a", 0 0, L_0x5f5acee03160;  alias, 1 drivers
v0x5f5aced0d8b0_0 .net "in_b", 0 0, L_0x5f5acee03160;  alias, 1 drivers
v0x5f5aced0d9a0_0 .net "out", 0 0, L_0x5f5acee03210;  alias, 1 drivers
S_0x5f5aced0e040 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5aced0c960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced0f070_0 .net "in_a", 0 0, L_0x5f5acee030b0;  alias, 1 drivers
v0x5f5aced0f110_0 .net "in_b", 0 0, L_0x5f5acee030b0;  alias, 1 drivers
v0x5f5aced0f1d0_0 .net "out", 0 0, L_0x5f5acee03530;  alias, 1 drivers
v0x5f5aced0f2f0_0 .net "temp_out", 0 0, L_0x5f5acee03480;  1 drivers
S_0x5f5aced0e220 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced0e040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee03480 .functor NAND 1, L_0x5f5acee030b0, L_0x5f5acee030b0, C4<1>, C4<1>;
v0x5f5aced0e490_0 .net "in_a", 0 0, L_0x5f5acee030b0;  alias, 1 drivers
v0x5f5aced0e550_0 .net "in_b", 0 0, L_0x5f5acee030b0;  alias, 1 drivers
v0x5f5aced0e6a0_0 .net "out", 0 0, L_0x5f5acee03480;  alias, 1 drivers
S_0x5f5aced0e7a0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced0e040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced0eec0_0 .net "in_a", 0 0, L_0x5f5acee03480;  alias, 1 drivers
v0x5f5aced0ef60_0 .net "out", 0 0, L_0x5f5acee03530;  alias, 1 drivers
S_0x5f5aced0e970 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced0e7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee03530 .functor NAND 1, L_0x5f5acee03480, L_0x5f5acee03480, C4<1>, C4<1>;
v0x5f5aced0ebe0_0 .net "in_a", 0 0, L_0x5f5acee03480;  alias, 1 drivers
v0x5f5aced0ecd0_0 .net "in_b", 0 0, L_0x5f5acee03480;  alias, 1 drivers
v0x5f5aced0edc0_0 .net "out", 0 0, L_0x5f5acee03530;  alias, 1 drivers
S_0x5f5aced0f460 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5aced0c960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced104a0_0 .net "in_a", 0 0, L_0x5f5acee032c0;  alias, 1 drivers
v0x5f5aced10570_0 .net "in_b", 0 0, L_0x5f5acee035e0;  alias, 1 drivers
v0x5f5aced10640_0 .net "out", 0 0, L_0x5f5acee03850;  alias, 1 drivers
v0x5f5aced10760_0 .net "temp_out", 0 0, L_0x5f5acee037a0;  1 drivers
S_0x5f5aced0f640 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced0f460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee037a0 .functor NAND 1, L_0x5f5acee032c0, L_0x5f5acee035e0, C4<1>, C4<1>;
v0x5f5aced0f890_0 .net "in_a", 0 0, L_0x5f5acee032c0;  alias, 1 drivers
v0x5f5aced0f970_0 .net "in_b", 0 0, L_0x5f5acee035e0;  alias, 1 drivers
v0x5f5aced0fa30_0 .net "out", 0 0, L_0x5f5acee037a0;  alias, 1 drivers
S_0x5f5aced0fb80 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced0f460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced102f0_0 .net "in_a", 0 0, L_0x5f5acee037a0;  alias, 1 drivers
v0x5f5aced10390_0 .net "out", 0 0, L_0x5f5acee03850;  alias, 1 drivers
S_0x5f5aced0fda0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced0fb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee03850 .functor NAND 1, L_0x5f5acee037a0, L_0x5f5acee037a0, C4<1>, C4<1>;
v0x5f5aced10010_0 .net "in_a", 0 0, L_0x5f5acee037a0;  alias, 1 drivers
v0x5f5aced10100_0 .net "in_b", 0 0, L_0x5f5acee037a0;  alias, 1 drivers
v0x5f5aced101f0_0 .net "out", 0 0, L_0x5f5acee03850;  alias, 1 drivers
S_0x5f5aced108b0 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5aced0c960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced10fe0_0 .net "in_a", 0 0, L_0x5f5acee03210;  alias, 1 drivers
v0x5f5aced11080_0 .net "out", 0 0, L_0x5f5acee032c0;  alias, 1 drivers
S_0x5f5aced10a80 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced108b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee032c0 .functor NAND 1, L_0x5f5acee03210, L_0x5f5acee03210, C4<1>, C4<1>;
v0x5f5aced10cf0_0 .net "in_a", 0 0, L_0x5f5acee03210;  alias, 1 drivers
v0x5f5aced10db0_0 .net "in_b", 0 0, L_0x5f5acee03210;  alias, 1 drivers
v0x5f5aced10f00_0 .net "out", 0 0, L_0x5f5acee032c0;  alias, 1 drivers
S_0x5f5aced11180 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5aced0c960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced11950_0 .net "in_a", 0 0, L_0x5f5acee03530;  alias, 1 drivers
v0x5f5aced119f0_0 .net "out", 0 0, L_0x5f5acee035e0;  alias, 1 drivers
S_0x5f5aced113f0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced11180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee035e0 .functor NAND 1, L_0x5f5acee03530, L_0x5f5acee03530, C4<1>, C4<1>;
v0x5f5aced11660_0 .net "in_a", 0 0, L_0x5f5acee03530;  alias, 1 drivers
v0x5f5aced11720_0 .net "in_b", 0 0, L_0x5f5acee03530;  alias, 1 drivers
v0x5f5aced11870_0 .net "out", 0 0, L_0x5f5acee035e0;  alias, 1 drivers
S_0x5f5aced11af0 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5aced0c960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced12290_0 .net "in_a", 0 0, L_0x5f5acee03850;  alias, 1 drivers
v0x5f5aced12330_0 .net "out", 0 0, L_0x5f5acee03900;  alias, 1 drivers
S_0x5f5aced11d10 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced11af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee03900 .functor NAND 1, L_0x5f5acee03850, L_0x5f5acee03850, C4<1>, C4<1>;
v0x5f5aced11f80_0 .net "in_a", 0 0, L_0x5f5acee03850;  alias, 1 drivers
v0x5f5aced12040_0 .net "in_b", 0 0, L_0x5f5acee03850;  alias, 1 drivers
v0x5f5aced12190_0 .net "out", 0 0, L_0x5f5acee03900;  alias, 1 drivers
S_0x5f5aced13e90 .scope module, "mux_gate" "Mux16" 2 12, 4 3 0, S_0x5f5ace53c150;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in_a";
    .port_info 1 /INPUT 16 "in_b";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /INPUT 1 "sel";
L_0x5f5acee17d10 .functor BUFZ 16, L_0x5f5acee17c70, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5f5acedb0190_0 .net "in_a", 15 0, L_0x5f5aceddd460;  alias, 1 drivers
v0x5f5acedb0270_0 .net "in_b", 15 0, L_0x5f5acee09390;  alias, 1 drivers
v0x5f5acedb0380_0 .net "out", 15 0, L_0x5f5acee17d10;  alias, 1 drivers
v0x5f5acedb0440_0 .net "sel", 0 0, L_0x5f5acee17da0;  1 drivers
v0x5f5acedb04e0_0 .net/s "tmp_out", 15 0, L_0x5f5acee17c70;  1 drivers
L_0x5f5acee0a230 .part L_0x5f5aceddd460, 0, 1;
L_0x5f5acee0a2f0 .part L_0x5f5acee09390, 0, 1;
L_0x5f5acee0b040 .part L_0x5f5aceddd460, 1, 1;
L_0x5f5acee0b0e0 .part L_0x5f5acee09390, 1, 1;
L_0x5f5acee0bad0 .part L_0x5f5aceddd460, 2, 1;
L_0x5f5acee0bb70 .part L_0x5f5acee09390, 2, 1;
L_0x5f5acee0c720 .part L_0x5f5aceddd460, 3, 1;
L_0x5f5acee0c8d0 .part L_0x5f5acee09390, 3, 1;
L_0x5f5acee0d750 .part L_0x5f5aceddd460, 4, 1;
L_0x5f5acee0d7f0 .part L_0x5f5acee09390, 4, 1;
L_0x5f5acee0e5c0 .part L_0x5f5aceddd460, 5, 1;
L_0x5f5acee0e660 .part L_0x5f5acee09390, 5, 1;
L_0x5f5acee0f440 .part L_0x5f5aceddd460, 6, 1;
L_0x5f5acee0f4e0 .part L_0x5f5acee09390, 6, 1;
L_0x5f5acee10260 .part L_0x5f5aceddd460, 7, 1;
L_0x5f5acee10300 .part L_0x5f5acee09390, 7, 1;
L_0x5f5acee11100 .part L_0x5f5aceddd460, 8, 1;
L_0x5f5acee111a0 .part L_0x5f5acee09390, 8, 1;
L_0x5f5acee11fb0 .part L_0x5f5aceddd460, 9, 1;
L_0x5f5acee12050 .part L_0x5f5acee09390, 9, 1;
L_0x5f5acee11240 .part L_0x5f5aceddd460, 10, 1;
L_0x5f5acee13540 .part L_0x5f5acee09390, 10, 1;
L_0x5f5acee13ff0 .part L_0x5f5aceddd460, 11, 1;
L_0x5f5acee142a0 .part L_0x5f5acee09390, 11, 1;
L_0x5f5acee14d20 .part L_0x5f5aceddd460, 12, 1;
L_0x5f5acee14dc0 .part L_0x5f5acee09390, 12, 1;
L_0x5f5acee15c10 .part L_0x5f5aceddd460, 13, 1;
L_0x5f5acee15cb0 .part L_0x5f5acee09390, 13, 1;
L_0x5f5acee16b10 .part L_0x5f5aceddd460, 14, 1;
L_0x5f5acee16bb0 .part L_0x5f5acee09390, 14, 1;
L_0x5f5acee17a20 .part L_0x5f5aceddd460, 15, 1;
L_0x5f5acee17ac0 .part L_0x5f5acee09390, 15, 1;
LS_0x5f5acee17c70_0_0 .concat8 [ 1 1 1 1], L_0x5f5acee0a070, L_0x5f5acee0aea0, L_0x5f5acee0b950, L_0x5f5acee0c560;
LS_0x5f5acee17c70_0_4 .concat8 [ 1 1 1 1], L_0x5f5acee0d590, L_0x5f5acee0e400, L_0x5f5acee0f280, L_0x5f5acee100a0;
LS_0x5f5acee17c70_0_8 .concat8 [ 1 1 1 1], L_0x5f5acee10f40, L_0x5f5acee11df0, L_0x5f5acee133c0, L_0x5f5acee13e70;
LS_0x5f5acee17c70_0_12 .concat8 [ 1 1 1 1], L_0x5f5acee14b60, L_0x5f5acee15a50, L_0x5f5acee16950, L_0x5f5acee17860;
L_0x5f5acee17c70 .concat8 [ 4 4 4 4], LS_0x5f5acee17c70_0_0, LS_0x5f5acee17c70_0_4, LS_0x5f5acee17c70_0_8, LS_0x5f5acee17c70_0_12;
S_0x5f5aced14140 .scope module, "mux_gate0" "Mux" 4 7, 5 3 0, S_0x5f5aced13e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5aced1d600_0 .net "in_a", 0 0, L_0x5f5acee0a230;  1 drivers
v0x5f5aced1d6a0_0 .net "in_b", 0 0, L_0x5f5acee0a2f0;  1 drivers
v0x5f5aced1d7b0_0 .net "out", 0 0, L_0x5f5acee0a070;  1 drivers
v0x5f5aced1d850_0 .net "sel", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced1d8f0_0 .net "sel_out", 0 0, L_0x5f5acee09560;  1 drivers
v0x5f5aced1da70_0 .net "temp_a_out", 0 0, L_0x5f5acee096c0;  1 drivers
v0x5f5aced1dc20_0 .net "temp_b_out", 0 0, L_0x5f5acee09820;  1 drivers
S_0x5f5aced143c0 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5aced14140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced15470_0 .net "in_a", 0 0, L_0x5f5acee0a230;  alias, 1 drivers
v0x5f5aced15540_0 .net "in_b", 0 0, L_0x5f5acee09560;  alias, 1 drivers
v0x5f5aced15610_0 .net "out", 0 0, L_0x5f5acee096c0;  alias, 1 drivers
v0x5f5aced15730_0 .net "temp_out", 0 0, L_0x5f5acee09610;  1 drivers
S_0x5f5aced14630 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced143c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee09610 .functor NAND 1, L_0x5f5acee0a230, L_0x5f5acee09560, C4<1>, C4<1>;
v0x5f5aced148a0_0 .net "in_a", 0 0, L_0x5f5acee0a230;  alias, 1 drivers
v0x5f5aced14980_0 .net "in_b", 0 0, L_0x5f5acee09560;  alias, 1 drivers
v0x5f5aced14a40_0 .net "out", 0 0, L_0x5f5acee09610;  alias, 1 drivers
S_0x5f5aced14b90 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced143c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced152c0_0 .net "in_a", 0 0, L_0x5f5acee09610;  alias, 1 drivers
v0x5f5aced15360_0 .net "out", 0 0, L_0x5f5acee096c0;  alias, 1 drivers
S_0x5f5aced14d70 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced14b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee096c0 .functor NAND 1, L_0x5f5acee09610, L_0x5f5acee09610, C4<1>, C4<1>;
v0x5f5aced14fe0_0 .net "in_a", 0 0, L_0x5f5acee09610;  alias, 1 drivers
v0x5f5aced150d0_0 .net "in_b", 0 0, L_0x5f5acee09610;  alias, 1 drivers
v0x5f5aced151c0_0 .net "out", 0 0, L_0x5f5acee096c0;  alias, 1 drivers
S_0x5f5aced157f0 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5aced14140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced16820_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced168f0_0 .net "in_b", 0 0, L_0x5f5acee0a2f0;  alias, 1 drivers
v0x5f5aced169c0_0 .net "out", 0 0, L_0x5f5acee09820;  alias, 1 drivers
v0x5f5aced16ae0_0 .net "temp_out", 0 0, L_0x5f5acee09770;  1 drivers
S_0x5f5aced159d0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced157f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee09770 .functor NAND 1, L_0x5f5acee17da0, L_0x5f5acee0a2f0, C4<1>, C4<1>;
v0x5f5aced15c40_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced15d20_0 .net "in_b", 0 0, L_0x5f5acee0a2f0;  alias, 1 drivers
v0x5f5aced15de0_0 .net "out", 0 0, L_0x5f5acee09770;  alias, 1 drivers
S_0x5f5aced15f00 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced157f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced16670_0 .net "in_a", 0 0, L_0x5f5acee09770;  alias, 1 drivers
v0x5f5aced16710_0 .net "out", 0 0, L_0x5f5acee09820;  alias, 1 drivers
S_0x5f5aced16120 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced15f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee09820 .functor NAND 1, L_0x5f5acee09770, L_0x5f5acee09770, C4<1>, C4<1>;
v0x5f5aced16390_0 .net "in_a", 0 0, L_0x5f5acee09770;  alias, 1 drivers
v0x5f5aced16480_0 .net "in_b", 0 0, L_0x5f5acee09770;  alias, 1 drivers
v0x5f5aced16570_0 .net "out", 0 0, L_0x5f5acee09820;  alias, 1 drivers
S_0x5f5aced16ba0 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5aced14140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced172c0_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced173f0_0 .net "out", 0 0, L_0x5f5acee09560;  alias, 1 drivers
S_0x5f5aced16d70 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced16ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee09560 .functor NAND 1, L_0x5f5acee17da0, L_0x5f5acee17da0, C4<1>, C4<1>;
v0x5f5aced16fc0_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced170d0_0 .net "in_b", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced17190_0 .net "out", 0 0, L_0x5f5acee09560;  alias, 1 drivers
S_0x5f5aced174f0 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5aced14140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced1cf50_0 .net "branch1_out", 0 0, L_0x5f5acee09a30;  1 drivers
v0x5f5aced1d080_0 .net "branch2_out", 0 0, L_0x5f5acee09d50;  1 drivers
v0x5f5aced1d1d0_0 .net "in_a", 0 0, L_0x5f5acee096c0;  alias, 1 drivers
v0x5f5aced1d2a0_0 .net "in_b", 0 0, L_0x5f5acee09820;  alias, 1 drivers
v0x5f5aced1d340_0 .net "out", 0 0, L_0x5f5acee0a070;  alias, 1 drivers
v0x5f5aced1d3e0_0 .net "temp1_out", 0 0, L_0x5f5acee09980;  1 drivers
v0x5f5aced1d480_0 .net "temp2_out", 0 0, L_0x5f5acee09ca0;  1 drivers
v0x5f5aced1d520_0 .net "temp3_out", 0 0, L_0x5f5acee09fc0;  1 drivers
S_0x5f5aced176d0 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5aced174f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced18790_0 .net "in_a", 0 0, L_0x5f5acee096c0;  alias, 1 drivers
v0x5f5aced18830_0 .net "in_b", 0 0, L_0x5f5acee096c0;  alias, 1 drivers
v0x5f5aced188f0_0 .net "out", 0 0, L_0x5f5acee09980;  alias, 1 drivers
v0x5f5aced18a10_0 .net "temp_out", 0 0, L_0x5f5acee098d0;  1 drivers
S_0x5f5aced17940 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced176d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee098d0 .functor NAND 1, L_0x5f5acee096c0, L_0x5f5acee096c0, C4<1>, C4<1>;
v0x5f5aced17bb0_0 .net "in_a", 0 0, L_0x5f5acee096c0;  alias, 1 drivers
v0x5f5aced17c70_0 .net "in_b", 0 0, L_0x5f5acee096c0;  alias, 1 drivers
v0x5f5aced17dc0_0 .net "out", 0 0, L_0x5f5acee098d0;  alias, 1 drivers
S_0x5f5aced17ec0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced176d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced185e0_0 .net "in_a", 0 0, L_0x5f5acee098d0;  alias, 1 drivers
v0x5f5aced18680_0 .net "out", 0 0, L_0x5f5acee09980;  alias, 1 drivers
S_0x5f5aced18090 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced17ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee09980 .functor NAND 1, L_0x5f5acee098d0, L_0x5f5acee098d0, C4<1>, C4<1>;
v0x5f5aced18300_0 .net "in_a", 0 0, L_0x5f5acee098d0;  alias, 1 drivers
v0x5f5aced183f0_0 .net "in_b", 0 0, L_0x5f5acee098d0;  alias, 1 drivers
v0x5f5aced184e0_0 .net "out", 0 0, L_0x5f5acee09980;  alias, 1 drivers
S_0x5f5aced18b80 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5aced174f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced19bb0_0 .net "in_a", 0 0, L_0x5f5acee09820;  alias, 1 drivers
v0x5f5aced19c50_0 .net "in_b", 0 0, L_0x5f5acee09820;  alias, 1 drivers
v0x5f5aced19d10_0 .net "out", 0 0, L_0x5f5acee09ca0;  alias, 1 drivers
v0x5f5aced19e30_0 .net "temp_out", 0 0, L_0x5f5acee09bf0;  1 drivers
S_0x5f5aced18d60 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced18b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee09bf0 .functor NAND 1, L_0x5f5acee09820, L_0x5f5acee09820, C4<1>, C4<1>;
v0x5f5aced18fd0_0 .net "in_a", 0 0, L_0x5f5acee09820;  alias, 1 drivers
v0x5f5aced19090_0 .net "in_b", 0 0, L_0x5f5acee09820;  alias, 1 drivers
v0x5f5aced191e0_0 .net "out", 0 0, L_0x5f5acee09bf0;  alias, 1 drivers
S_0x5f5aced192e0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced18b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced19a00_0 .net "in_a", 0 0, L_0x5f5acee09bf0;  alias, 1 drivers
v0x5f5aced19aa0_0 .net "out", 0 0, L_0x5f5acee09ca0;  alias, 1 drivers
S_0x5f5aced194b0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced192e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee09ca0 .functor NAND 1, L_0x5f5acee09bf0, L_0x5f5acee09bf0, C4<1>, C4<1>;
v0x5f5aced19720_0 .net "in_a", 0 0, L_0x5f5acee09bf0;  alias, 1 drivers
v0x5f5aced19810_0 .net "in_b", 0 0, L_0x5f5acee09bf0;  alias, 1 drivers
v0x5f5aced19900_0 .net "out", 0 0, L_0x5f5acee09ca0;  alias, 1 drivers
S_0x5f5aced19fa0 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5aced174f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced1afe0_0 .net "in_a", 0 0, L_0x5f5acee09a30;  alias, 1 drivers
v0x5f5aced1b0b0_0 .net "in_b", 0 0, L_0x5f5acee09d50;  alias, 1 drivers
v0x5f5aced1b180_0 .net "out", 0 0, L_0x5f5acee09fc0;  alias, 1 drivers
v0x5f5aced1b2a0_0 .net "temp_out", 0 0, L_0x5f5acee09f10;  1 drivers
S_0x5f5aced1a180 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced19fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee09f10 .functor NAND 1, L_0x5f5acee09a30, L_0x5f5acee09d50, C4<1>, C4<1>;
v0x5f5aced1a3d0_0 .net "in_a", 0 0, L_0x5f5acee09a30;  alias, 1 drivers
v0x5f5aced1a4b0_0 .net "in_b", 0 0, L_0x5f5acee09d50;  alias, 1 drivers
v0x5f5aced1a570_0 .net "out", 0 0, L_0x5f5acee09f10;  alias, 1 drivers
S_0x5f5aced1a6c0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced19fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced1ae30_0 .net "in_a", 0 0, L_0x5f5acee09f10;  alias, 1 drivers
v0x5f5aced1aed0_0 .net "out", 0 0, L_0x5f5acee09fc0;  alias, 1 drivers
S_0x5f5aced1a8e0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced1a6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee09fc0 .functor NAND 1, L_0x5f5acee09f10, L_0x5f5acee09f10, C4<1>, C4<1>;
v0x5f5aced1ab50_0 .net "in_a", 0 0, L_0x5f5acee09f10;  alias, 1 drivers
v0x5f5aced1ac40_0 .net "in_b", 0 0, L_0x5f5acee09f10;  alias, 1 drivers
v0x5f5aced1ad30_0 .net "out", 0 0, L_0x5f5acee09fc0;  alias, 1 drivers
S_0x5f5aced1b3f0 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5aced174f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced1bb20_0 .net "in_a", 0 0, L_0x5f5acee09980;  alias, 1 drivers
v0x5f5aced1bbc0_0 .net "out", 0 0, L_0x5f5acee09a30;  alias, 1 drivers
S_0x5f5aced1b5c0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced1b3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee09a30 .functor NAND 1, L_0x5f5acee09980, L_0x5f5acee09980, C4<1>, C4<1>;
v0x5f5aced1b830_0 .net "in_a", 0 0, L_0x5f5acee09980;  alias, 1 drivers
v0x5f5aced1b8f0_0 .net "in_b", 0 0, L_0x5f5acee09980;  alias, 1 drivers
v0x5f5aced1ba40_0 .net "out", 0 0, L_0x5f5acee09a30;  alias, 1 drivers
S_0x5f5aced1bcc0 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5aced174f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced1c490_0 .net "in_a", 0 0, L_0x5f5acee09ca0;  alias, 1 drivers
v0x5f5aced1c530_0 .net "out", 0 0, L_0x5f5acee09d50;  alias, 1 drivers
S_0x5f5aced1bf30 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced1bcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee09d50 .functor NAND 1, L_0x5f5acee09ca0, L_0x5f5acee09ca0, C4<1>, C4<1>;
v0x5f5aced1c1a0_0 .net "in_a", 0 0, L_0x5f5acee09ca0;  alias, 1 drivers
v0x5f5aced1c260_0 .net "in_b", 0 0, L_0x5f5acee09ca0;  alias, 1 drivers
v0x5f5aced1c3b0_0 .net "out", 0 0, L_0x5f5acee09d50;  alias, 1 drivers
S_0x5f5aced1c630 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5aced174f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced1cdd0_0 .net "in_a", 0 0, L_0x5f5acee09fc0;  alias, 1 drivers
v0x5f5aced1ce70_0 .net "out", 0 0, L_0x5f5acee0a070;  alias, 1 drivers
S_0x5f5aced1c850 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced1c630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0a070 .functor NAND 1, L_0x5f5acee09fc0, L_0x5f5acee09fc0, C4<1>, C4<1>;
v0x5f5aced1cac0_0 .net "in_a", 0 0, L_0x5f5acee09fc0;  alias, 1 drivers
v0x5f5aced1cb80_0 .net "in_b", 0 0, L_0x5f5acee09fc0;  alias, 1 drivers
v0x5f5aced1ccd0_0 .net "out", 0 0, L_0x5f5acee0a070;  alias, 1 drivers
S_0x5f5aced1de10 .scope module, "mux_gate1" "Mux" 4 8, 5 3 0, S_0x5f5aced13e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5aced271f0_0 .net "in_a", 0 0, L_0x5f5acee0b040;  1 drivers
v0x5f5aced27290_0 .net "in_b", 0 0, L_0x5f5acee0b0e0;  1 drivers
v0x5f5aced273a0_0 .net "out", 0 0, L_0x5f5acee0aea0;  1 drivers
v0x5f5aced27440_0 .net "sel", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced274e0_0 .net "sel_out", 0 0, L_0x5f5acee0a390;  1 drivers
v0x5f5aced27660_0 .net "temp_a_out", 0 0, L_0x5f5acee0a4f0;  1 drivers
v0x5f5aced27810_0 .net "temp_b_out", 0 0, L_0x5f5acee0a650;  1 drivers
S_0x5f5aced1e030 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5aced1de10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced1f070_0 .net "in_a", 0 0, L_0x5f5acee0b040;  alias, 1 drivers
v0x5f5aced1f140_0 .net "in_b", 0 0, L_0x5f5acee0a390;  alias, 1 drivers
v0x5f5aced1f210_0 .net "out", 0 0, L_0x5f5acee0a4f0;  alias, 1 drivers
v0x5f5aced1f330_0 .net "temp_out", 0 0, L_0x5f5acee0a440;  1 drivers
S_0x5f5aced1e280 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced1e030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0a440 .functor NAND 1, L_0x5f5acee0b040, L_0x5f5acee0a390, C4<1>, C4<1>;
v0x5f5aced1e4f0_0 .net "in_a", 0 0, L_0x5f5acee0b040;  alias, 1 drivers
v0x5f5aced1e5d0_0 .net "in_b", 0 0, L_0x5f5acee0a390;  alias, 1 drivers
v0x5f5aced1e690_0 .net "out", 0 0, L_0x5f5acee0a440;  alias, 1 drivers
S_0x5f5aced1e7b0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced1e030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced1eef0_0 .net "in_a", 0 0, L_0x5f5acee0a440;  alias, 1 drivers
v0x5f5aced1ef90_0 .net "out", 0 0, L_0x5f5acee0a4f0;  alias, 1 drivers
S_0x5f5aced1e9d0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced1e7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0a4f0 .functor NAND 1, L_0x5f5acee0a440, L_0x5f5acee0a440, C4<1>, C4<1>;
v0x5f5aced1ec40_0 .net "in_a", 0 0, L_0x5f5acee0a440;  alias, 1 drivers
v0x5f5aced1ed00_0 .net "in_b", 0 0, L_0x5f5acee0a440;  alias, 1 drivers
v0x5f5aced1edf0_0 .net "out", 0 0, L_0x5f5acee0a4f0;  alias, 1 drivers
S_0x5f5aced1f3f0 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5aced1de10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced20400_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced204a0_0 .net "in_b", 0 0, L_0x5f5acee0b0e0;  alias, 1 drivers
v0x5f5aced20590_0 .net "out", 0 0, L_0x5f5acee0a650;  alias, 1 drivers
v0x5f5aced206b0_0 .net "temp_out", 0 0, L_0x5f5acee0a5a0;  1 drivers
S_0x5f5aced1f5d0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced1f3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0a5a0 .functor NAND 1, L_0x5f5acee17da0, L_0x5f5acee0b0e0, C4<1>, C4<1>;
v0x5f5aced1f840_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced1f900_0 .net "in_b", 0 0, L_0x5f5acee0b0e0;  alias, 1 drivers
v0x5f5aced1f9c0_0 .net "out", 0 0, L_0x5f5acee0a5a0;  alias, 1 drivers
S_0x5f5aced1fae0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced1f3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced20250_0 .net "in_a", 0 0, L_0x5f5acee0a5a0;  alias, 1 drivers
v0x5f5aced202f0_0 .net "out", 0 0, L_0x5f5acee0a650;  alias, 1 drivers
S_0x5f5aced1fd00 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced1fae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0a650 .functor NAND 1, L_0x5f5acee0a5a0, L_0x5f5acee0a5a0, C4<1>, C4<1>;
v0x5f5aced1ff70_0 .net "in_a", 0 0, L_0x5f5acee0a5a0;  alias, 1 drivers
v0x5f5aced20060_0 .net "in_b", 0 0, L_0x5f5acee0a5a0;  alias, 1 drivers
v0x5f5aced20150_0 .net "out", 0 0, L_0x5f5acee0a650;  alias, 1 drivers
S_0x5f5aced20770 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5aced1de10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced20f80_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced21020_0 .net "out", 0 0, L_0x5f5acee0a390;  alias, 1 drivers
S_0x5f5aced20940 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced20770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0a390 .functor NAND 1, L_0x5f5acee17da0, L_0x5f5acee17da0, C4<1>, C4<1>;
v0x5f5aced20b90_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced20d60_0 .net "in_b", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced20e20_0 .net "out", 0 0, L_0x5f5acee0a390;  alias, 1 drivers
S_0x5f5aced21120 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5aced1de10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced26b40_0 .net "branch1_out", 0 0, L_0x5f5acee0a860;  1 drivers
v0x5f5aced26c70_0 .net "branch2_out", 0 0, L_0x5f5acee0ab80;  1 drivers
v0x5f5aced26dc0_0 .net "in_a", 0 0, L_0x5f5acee0a4f0;  alias, 1 drivers
v0x5f5aced26e90_0 .net "in_b", 0 0, L_0x5f5acee0a650;  alias, 1 drivers
v0x5f5aced26f30_0 .net "out", 0 0, L_0x5f5acee0aea0;  alias, 1 drivers
v0x5f5aced26fd0_0 .net "temp1_out", 0 0, L_0x5f5acee0a7b0;  1 drivers
v0x5f5aced27070_0 .net "temp2_out", 0 0, L_0x5f5acee0aad0;  1 drivers
v0x5f5aced27110_0 .net "temp3_out", 0 0, L_0x5f5acee0adf0;  1 drivers
S_0x5f5aced21350 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5aced21120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced22380_0 .net "in_a", 0 0, L_0x5f5acee0a4f0;  alias, 1 drivers
v0x5f5aced22420_0 .net "in_b", 0 0, L_0x5f5acee0a4f0;  alias, 1 drivers
v0x5f5aced224e0_0 .net "out", 0 0, L_0x5f5acee0a7b0;  alias, 1 drivers
v0x5f5aced22600_0 .net "temp_out", 0 0, L_0x5f5acee0a700;  1 drivers
S_0x5f5aced215c0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced21350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0a700 .functor NAND 1, L_0x5f5acee0a4f0, L_0x5f5acee0a4f0, C4<1>, C4<1>;
v0x5f5aced21830_0 .net "in_a", 0 0, L_0x5f5acee0a4f0;  alias, 1 drivers
v0x5f5aced218f0_0 .net "in_b", 0 0, L_0x5f5acee0a4f0;  alias, 1 drivers
v0x5f5aced219b0_0 .net "out", 0 0, L_0x5f5acee0a700;  alias, 1 drivers
S_0x5f5aced21ab0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced21350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced221d0_0 .net "in_a", 0 0, L_0x5f5acee0a700;  alias, 1 drivers
v0x5f5aced22270_0 .net "out", 0 0, L_0x5f5acee0a7b0;  alias, 1 drivers
S_0x5f5aced21c80 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced21ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0a7b0 .functor NAND 1, L_0x5f5acee0a700, L_0x5f5acee0a700, C4<1>, C4<1>;
v0x5f5aced21ef0_0 .net "in_a", 0 0, L_0x5f5acee0a700;  alias, 1 drivers
v0x5f5aced21fe0_0 .net "in_b", 0 0, L_0x5f5acee0a700;  alias, 1 drivers
v0x5f5aced220d0_0 .net "out", 0 0, L_0x5f5acee0a7b0;  alias, 1 drivers
S_0x5f5aced22770 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5aced21120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced237a0_0 .net "in_a", 0 0, L_0x5f5acee0a650;  alias, 1 drivers
v0x5f5aced23840_0 .net "in_b", 0 0, L_0x5f5acee0a650;  alias, 1 drivers
v0x5f5aced23900_0 .net "out", 0 0, L_0x5f5acee0aad0;  alias, 1 drivers
v0x5f5aced23a20_0 .net "temp_out", 0 0, L_0x5f5acee0aa20;  1 drivers
S_0x5f5aced22950 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced22770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0aa20 .functor NAND 1, L_0x5f5acee0a650, L_0x5f5acee0a650, C4<1>, C4<1>;
v0x5f5aced22bc0_0 .net "in_a", 0 0, L_0x5f5acee0a650;  alias, 1 drivers
v0x5f5aced22c80_0 .net "in_b", 0 0, L_0x5f5acee0a650;  alias, 1 drivers
v0x5f5aced22dd0_0 .net "out", 0 0, L_0x5f5acee0aa20;  alias, 1 drivers
S_0x5f5aced22ed0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced22770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced235f0_0 .net "in_a", 0 0, L_0x5f5acee0aa20;  alias, 1 drivers
v0x5f5aced23690_0 .net "out", 0 0, L_0x5f5acee0aad0;  alias, 1 drivers
S_0x5f5aced230a0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced22ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0aad0 .functor NAND 1, L_0x5f5acee0aa20, L_0x5f5acee0aa20, C4<1>, C4<1>;
v0x5f5aced23310_0 .net "in_a", 0 0, L_0x5f5acee0aa20;  alias, 1 drivers
v0x5f5aced23400_0 .net "in_b", 0 0, L_0x5f5acee0aa20;  alias, 1 drivers
v0x5f5aced234f0_0 .net "out", 0 0, L_0x5f5acee0aad0;  alias, 1 drivers
S_0x5f5aced23b90 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5aced21120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced24bd0_0 .net "in_a", 0 0, L_0x5f5acee0a860;  alias, 1 drivers
v0x5f5aced24ca0_0 .net "in_b", 0 0, L_0x5f5acee0ab80;  alias, 1 drivers
v0x5f5aced24d70_0 .net "out", 0 0, L_0x5f5acee0adf0;  alias, 1 drivers
v0x5f5aced24e90_0 .net "temp_out", 0 0, L_0x5f5acee0ad40;  1 drivers
S_0x5f5aced23d70 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced23b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0ad40 .functor NAND 1, L_0x5f5acee0a860, L_0x5f5acee0ab80, C4<1>, C4<1>;
v0x5f5aced23fc0_0 .net "in_a", 0 0, L_0x5f5acee0a860;  alias, 1 drivers
v0x5f5aced240a0_0 .net "in_b", 0 0, L_0x5f5acee0ab80;  alias, 1 drivers
v0x5f5aced24160_0 .net "out", 0 0, L_0x5f5acee0ad40;  alias, 1 drivers
S_0x5f5aced242b0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced23b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced24a20_0 .net "in_a", 0 0, L_0x5f5acee0ad40;  alias, 1 drivers
v0x5f5aced24ac0_0 .net "out", 0 0, L_0x5f5acee0adf0;  alias, 1 drivers
S_0x5f5aced244d0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced242b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0adf0 .functor NAND 1, L_0x5f5acee0ad40, L_0x5f5acee0ad40, C4<1>, C4<1>;
v0x5f5aced24740_0 .net "in_a", 0 0, L_0x5f5acee0ad40;  alias, 1 drivers
v0x5f5aced24830_0 .net "in_b", 0 0, L_0x5f5acee0ad40;  alias, 1 drivers
v0x5f5aced24920_0 .net "out", 0 0, L_0x5f5acee0adf0;  alias, 1 drivers
S_0x5f5aced24fe0 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5aced21120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced25710_0 .net "in_a", 0 0, L_0x5f5acee0a7b0;  alias, 1 drivers
v0x5f5aced257b0_0 .net "out", 0 0, L_0x5f5acee0a860;  alias, 1 drivers
S_0x5f5aced251b0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced24fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0a860 .functor NAND 1, L_0x5f5acee0a7b0, L_0x5f5acee0a7b0, C4<1>, C4<1>;
v0x5f5aced25420_0 .net "in_a", 0 0, L_0x5f5acee0a7b0;  alias, 1 drivers
v0x5f5aced254e0_0 .net "in_b", 0 0, L_0x5f5acee0a7b0;  alias, 1 drivers
v0x5f5aced25630_0 .net "out", 0 0, L_0x5f5acee0a860;  alias, 1 drivers
S_0x5f5aced258b0 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5aced21120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced26080_0 .net "in_a", 0 0, L_0x5f5acee0aad0;  alias, 1 drivers
v0x5f5aced26120_0 .net "out", 0 0, L_0x5f5acee0ab80;  alias, 1 drivers
S_0x5f5aced25b20 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced258b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0ab80 .functor NAND 1, L_0x5f5acee0aad0, L_0x5f5acee0aad0, C4<1>, C4<1>;
v0x5f5aced25d90_0 .net "in_a", 0 0, L_0x5f5acee0aad0;  alias, 1 drivers
v0x5f5aced25e50_0 .net "in_b", 0 0, L_0x5f5acee0aad0;  alias, 1 drivers
v0x5f5aced25fa0_0 .net "out", 0 0, L_0x5f5acee0ab80;  alias, 1 drivers
S_0x5f5aced26220 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5aced21120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced269c0_0 .net "in_a", 0 0, L_0x5f5acee0adf0;  alias, 1 drivers
v0x5f5aced26a60_0 .net "out", 0 0, L_0x5f5acee0aea0;  alias, 1 drivers
S_0x5f5aced26440 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced26220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0aea0 .functor NAND 1, L_0x5f5acee0adf0, L_0x5f5acee0adf0, C4<1>, C4<1>;
v0x5f5aced266b0_0 .net "in_a", 0 0, L_0x5f5acee0adf0;  alias, 1 drivers
v0x5f5aced26770_0 .net "in_b", 0 0, L_0x5f5acee0adf0;  alias, 1 drivers
v0x5f5aced268c0_0 .net "out", 0 0, L_0x5f5acee0aea0;  alias, 1 drivers
S_0x5f5aced27a00 .scope module, "mux_gate10" "Mux" 4 17, 5 3 0, S_0x5f5aced13e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5aced30d70_0 .net "in_a", 0 0, L_0x5f5acee11240;  1 drivers
v0x5f5aced30e10_0 .net "in_b", 0 0, L_0x5f5acee13540;  1 drivers
v0x5f5aced30f20_0 .net "out", 0 0, L_0x5f5acee133c0;  1 drivers
v0x5f5aced30fc0_0 .net "sel", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced31060_0 .net "sel_out", 0 0, L_0x5f5acee121a0;  1 drivers
v0x5f5aced311e0_0 .net "temp_a_out", 0 0, L_0x5f5aced785e0;  1 drivers
v0x5f5aced31280_0 .net "temp_b_out", 0 0, L_0x5f5aced78740;  1 drivers
S_0x5f5aced27c00 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5aced27a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced28c70_0 .net "in_a", 0 0, L_0x5f5acee11240;  alias, 1 drivers
v0x5f5aced28d40_0 .net "in_b", 0 0, L_0x5f5acee121a0;  alias, 1 drivers
v0x5f5aced28e10_0 .net "out", 0 0, L_0x5f5aced785e0;  alias, 1 drivers
v0x5f5aced28f30_0 .net "temp_out", 0 0, L_0x5f5acee0f580;  1 drivers
S_0x5f5aced27e50 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced27c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0f580 .functor NAND 1, L_0x5f5acee11240, L_0x5f5acee121a0, C4<1>, C4<1>;
v0x5f5aced280c0_0 .net "in_a", 0 0, L_0x5f5acee11240;  alias, 1 drivers
v0x5f5aced281a0_0 .net "in_b", 0 0, L_0x5f5acee121a0;  alias, 1 drivers
v0x5f5aced28260_0 .net "out", 0 0, L_0x5f5acee0f580;  alias, 1 drivers
S_0x5f5aced28380 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced27c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced28ac0_0 .net "in_a", 0 0, L_0x5f5acee0f580;  alias, 1 drivers
v0x5f5aced28b60_0 .net "out", 0 0, L_0x5f5aced785e0;  alias, 1 drivers
S_0x5f5aced285a0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced28380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aced785e0 .functor NAND 1, L_0x5f5acee0f580, L_0x5f5acee0f580, C4<1>, C4<1>;
v0x5f5aced28810_0 .net "in_a", 0 0, L_0x5f5acee0f580;  alias, 1 drivers
v0x5f5aced288d0_0 .net "in_b", 0 0, L_0x5f5acee0f580;  alias, 1 drivers
v0x5f5aced289c0_0 .net "out", 0 0, L_0x5f5aced785e0;  alias, 1 drivers
S_0x5f5aced28ff0 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5aced27a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced2a000_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced2a0a0_0 .net "in_b", 0 0, L_0x5f5acee13540;  alias, 1 drivers
v0x5f5aced2a190_0 .net "out", 0 0, L_0x5f5aced78740;  alias, 1 drivers
v0x5f5aced2a2b0_0 .net "temp_out", 0 0, L_0x5f5aced78690;  1 drivers
S_0x5f5aced291d0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced28ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aced78690 .functor NAND 1, L_0x5f5acee17da0, L_0x5f5acee13540, C4<1>, C4<1>;
v0x5f5aced29440_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced29500_0 .net "in_b", 0 0, L_0x5f5acee13540;  alias, 1 drivers
v0x5f5aced295c0_0 .net "out", 0 0, L_0x5f5aced78690;  alias, 1 drivers
S_0x5f5aced296e0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced28ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced29e50_0 .net "in_a", 0 0, L_0x5f5aced78690;  alias, 1 drivers
v0x5f5aced29ef0_0 .net "out", 0 0, L_0x5f5aced78740;  alias, 1 drivers
S_0x5f5aced29900 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced296e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aced78740 .functor NAND 1, L_0x5f5aced78690, L_0x5f5aced78690, C4<1>, C4<1>;
v0x5f5aced29b70_0 .net "in_a", 0 0, L_0x5f5aced78690;  alias, 1 drivers
v0x5f5aced29c60_0 .net "in_b", 0 0, L_0x5f5aced78690;  alias, 1 drivers
v0x5f5aced29d50_0 .net "out", 0 0, L_0x5f5aced78740;  alias, 1 drivers
S_0x5f5aced2a370 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5aced27a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced2aa70_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced2ab10_0 .net "out", 0 0, L_0x5f5acee121a0;  alias, 1 drivers
S_0x5f5aced2a540 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced2a370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee121a0 .functor NAND 1, L_0x5f5acee17da0, L_0x5f5acee17da0, C4<1>, C4<1>;
v0x5f5aced2a790_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced2a850_0 .net "in_b", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced2a910_0 .net "out", 0 0, L_0x5f5acee121a0;  alias, 1 drivers
S_0x5f5aced2ac10 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5aced27a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced306c0_0 .net "branch1_out", 0 0, L_0x5f5aced78950;  1 drivers
v0x5f5aced307f0_0 .net "branch2_out", 0 0, L_0x5f5aced78c70;  1 drivers
v0x5f5aced30940_0 .net "in_a", 0 0, L_0x5f5aced785e0;  alias, 1 drivers
v0x5f5aced30a10_0 .net "in_b", 0 0, L_0x5f5aced78740;  alias, 1 drivers
v0x5f5aced30ab0_0 .net "out", 0 0, L_0x5f5acee133c0;  alias, 1 drivers
v0x5f5aced30b50_0 .net "temp1_out", 0 0, L_0x5f5aced788a0;  1 drivers
v0x5f5aced30bf0_0 .net "temp2_out", 0 0, L_0x5f5aced78bc0;  1 drivers
v0x5f5aced30c90_0 .net "temp3_out", 0 0, L_0x5f5acee13350;  1 drivers
S_0x5f5aced2ae40 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5aced2ac10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced2bf00_0 .net "in_a", 0 0, L_0x5f5aced785e0;  alias, 1 drivers
v0x5f5aced2bfa0_0 .net "in_b", 0 0, L_0x5f5aced785e0;  alias, 1 drivers
v0x5f5aced2c060_0 .net "out", 0 0, L_0x5f5aced788a0;  alias, 1 drivers
v0x5f5aced2c180_0 .net "temp_out", 0 0, L_0x5f5aced787f0;  1 drivers
S_0x5f5aced2b0b0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced2ae40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aced787f0 .functor NAND 1, L_0x5f5aced785e0, L_0x5f5aced785e0, C4<1>, C4<1>;
v0x5f5aced2b320_0 .net "in_a", 0 0, L_0x5f5aced785e0;  alias, 1 drivers
v0x5f5aced2b3e0_0 .net "in_b", 0 0, L_0x5f5aced785e0;  alias, 1 drivers
v0x5f5aced2b530_0 .net "out", 0 0, L_0x5f5aced787f0;  alias, 1 drivers
S_0x5f5aced2b630 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced2ae40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced2bd50_0 .net "in_a", 0 0, L_0x5f5aced787f0;  alias, 1 drivers
v0x5f5aced2bdf0_0 .net "out", 0 0, L_0x5f5aced788a0;  alias, 1 drivers
S_0x5f5aced2b800 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced2b630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aced788a0 .functor NAND 1, L_0x5f5aced787f0, L_0x5f5aced787f0, C4<1>, C4<1>;
v0x5f5aced2ba70_0 .net "in_a", 0 0, L_0x5f5aced787f0;  alias, 1 drivers
v0x5f5aced2bb60_0 .net "in_b", 0 0, L_0x5f5aced787f0;  alias, 1 drivers
v0x5f5aced2bc50_0 .net "out", 0 0, L_0x5f5aced788a0;  alias, 1 drivers
S_0x5f5aced2c2f0 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5aced2ac10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced2d320_0 .net "in_a", 0 0, L_0x5f5aced78740;  alias, 1 drivers
v0x5f5aced2d3c0_0 .net "in_b", 0 0, L_0x5f5aced78740;  alias, 1 drivers
v0x5f5aced2d480_0 .net "out", 0 0, L_0x5f5aced78bc0;  alias, 1 drivers
v0x5f5aced2d5a0_0 .net "temp_out", 0 0, L_0x5f5aced78b10;  1 drivers
S_0x5f5aced2c4d0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced2c2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aced78b10 .functor NAND 1, L_0x5f5aced78740, L_0x5f5aced78740, C4<1>, C4<1>;
v0x5f5aced2c740_0 .net "in_a", 0 0, L_0x5f5aced78740;  alias, 1 drivers
v0x5f5aced2c800_0 .net "in_b", 0 0, L_0x5f5aced78740;  alias, 1 drivers
v0x5f5aced2c950_0 .net "out", 0 0, L_0x5f5aced78b10;  alias, 1 drivers
S_0x5f5aced2ca50 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced2c2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced2d170_0 .net "in_a", 0 0, L_0x5f5aced78b10;  alias, 1 drivers
v0x5f5aced2d210_0 .net "out", 0 0, L_0x5f5aced78bc0;  alias, 1 drivers
S_0x5f5aced2cc20 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced2ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aced78bc0 .functor NAND 1, L_0x5f5aced78b10, L_0x5f5aced78b10, C4<1>, C4<1>;
v0x5f5aced2ce90_0 .net "in_a", 0 0, L_0x5f5aced78b10;  alias, 1 drivers
v0x5f5aced2cf80_0 .net "in_b", 0 0, L_0x5f5aced78b10;  alias, 1 drivers
v0x5f5aced2d070_0 .net "out", 0 0, L_0x5f5aced78bc0;  alias, 1 drivers
S_0x5f5aced2d710 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5aced2ac10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced2e750_0 .net "in_a", 0 0, L_0x5f5aced78950;  alias, 1 drivers
v0x5f5aced2e820_0 .net "in_b", 0 0, L_0x5f5aced78c70;  alias, 1 drivers
v0x5f5aced2e8f0_0 .net "out", 0 0, L_0x5f5acee13350;  alias, 1 drivers
v0x5f5aced2ea10_0 .net "temp_out", 0 0, L_0x5f5aced78d00;  1 drivers
S_0x5f5aced2d8f0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced2d710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aced78d00 .functor NAND 1, L_0x5f5aced78950, L_0x5f5aced78c70, C4<1>, C4<1>;
v0x5f5aced2db40_0 .net "in_a", 0 0, L_0x5f5aced78950;  alias, 1 drivers
v0x5f5aced2dc20_0 .net "in_b", 0 0, L_0x5f5aced78c70;  alias, 1 drivers
v0x5f5aced2dce0_0 .net "out", 0 0, L_0x5f5aced78d00;  alias, 1 drivers
S_0x5f5aced2de30 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced2d710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced2e5a0_0 .net "in_a", 0 0, L_0x5f5aced78d00;  alias, 1 drivers
v0x5f5aced2e640_0 .net "out", 0 0, L_0x5f5acee13350;  alias, 1 drivers
S_0x5f5aced2e050 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced2de30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee13350 .functor NAND 1, L_0x5f5aced78d00, L_0x5f5aced78d00, C4<1>, C4<1>;
v0x5f5aced2e2c0_0 .net "in_a", 0 0, L_0x5f5aced78d00;  alias, 1 drivers
v0x5f5aced2e3b0_0 .net "in_b", 0 0, L_0x5f5aced78d00;  alias, 1 drivers
v0x5f5aced2e4a0_0 .net "out", 0 0, L_0x5f5acee13350;  alias, 1 drivers
S_0x5f5aced2eb60 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5aced2ac10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced2f290_0 .net "in_a", 0 0, L_0x5f5aced788a0;  alias, 1 drivers
v0x5f5aced2f330_0 .net "out", 0 0, L_0x5f5aced78950;  alias, 1 drivers
S_0x5f5aced2ed30 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced2eb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aced78950 .functor NAND 1, L_0x5f5aced788a0, L_0x5f5aced788a0, C4<1>, C4<1>;
v0x5f5aced2efa0_0 .net "in_a", 0 0, L_0x5f5aced788a0;  alias, 1 drivers
v0x5f5aced2f060_0 .net "in_b", 0 0, L_0x5f5aced788a0;  alias, 1 drivers
v0x5f5aced2f1b0_0 .net "out", 0 0, L_0x5f5aced78950;  alias, 1 drivers
S_0x5f5aced2f430 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5aced2ac10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced2fc00_0 .net "in_a", 0 0, L_0x5f5aced78bc0;  alias, 1 drivers
v0x5f5aced2fca0_0 .net "out", 0 0, L_0x5f5aced78c70;  alias, 1 drivers
S_0x5f5aced2f6a0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced2f430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5aced78c70 .functor NAND 1, L_0x5f5aced78bc0, L_0x5f5aced78bc0, C4<1>, C4<1>;
v0x5f5aced2f910_0 .net "in_a", 0 0, L_0x5f5aced78bc0;  alias, 1 drivers
v0x5f5aced2f9d0_0 .net "in_b", 0 0, L_0x5f5aced78bc0;  alias, 1 drivers
v0x5f5aced2fb20_0 .net "out", 0 0, L_0x5f5aced78c70;  alias, 1 drivers
S_0x5f5aced2fda0 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5aced2ac10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced30540_0 .net "in_a", 0 0, L_0x5f5acee13350;  alias, 1 drivers
v0x5f5aced305e0_0 .net "out", 0 0, L_0x5f5acee133c0;  alias, 1 drivers
S_0x5f5aced2ffc0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced2fda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee133c0 .functor NAND 1, L_0x5f5acee13350, L_0x5f5acee13350, C4<1>, C4<1>;
v0x5f5aced30230_0 .net "in_a", 0 0, L_0x5f5acee13350;  alias, 1 drivers
v0x5f5aced302f0_0 .net "in_b", 0 0, L_0x5f5acee13350;  alias, 1 drivers
v0x5f5aced30440_0 .net "out", 0 0, L_0x5f5acee133c0;  alias, 1 drivers
S_0x5f5aced31470 .scope module, "mux_gate11" "Mux" 4 18, 5 3 0, S_0x5f5aced13e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5aced3a7d0_0 .net "in_a", 0 0, L_0x5f5acee13ff0;  1 drivers
v0x5f5aced3a870_0 .net "in_b", 0 0, L_0x5f5acee142a0;  1 drivers
v0x5f5aced3a980_0 .net "out", 0 0, L_0x5f5acee13e70;  1 drivers
v0x5f5aced3aa20_0 .net "sel", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced3aac0_0 .net "sel_out", 0 0, L_0x5f5acee136a0;  1 drivers
v0x5f5aced3ac40_0 .net "temp_a_out", 0 0, L_0x5f5acee13780;  1 drivers
v0x5f5aced3adf0_0 .net "temp_b_out", 0 0, L_0x5f5acee13860;  1 drivers
S_0x5f5aced31670 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5aced31470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced326d0_0 .net "in_a", 0 0, L_0x5f5acee13ff0;  alias, 1 drivers
v0x5f5aced327a0_0 .net "in_b", 0 0, L_0x5f5acee136a0;  alias, 1 drivers
v0x5f5aced32870_0 .net "out", 0 0, L_0x5f5acee13780;  alias, 1 drivers
v0x5f5aced32990_0 .net "temp_out", 0 0, L_0x5f5acee13710;  1 drivers
S_0x5f5aced318e0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced31670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee13710 .functor NAND 1, L_0x5f5acee13ff0, L_0x5f5acee136a0, C4<1>, C4<1>;
v0x5f5aced31b50_0 .net "in_a", 0 0, L_0x5f5acee13ff0;  alias, 1 drivers
v0x5f5aced31c30_0 .net "in_b", 0 0, L_0x5f5acee136a0;  alias, 1 drivers
v0x5f5aced31cf0_0 .net "out", 0 0, L_0x5f5acee13710;  alias, 1 drivers
S_0x5f5aced31e10 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced31670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced32550_0 .net "in_a", 0 0, L_0x5f5acee13710;  alias, 1 drivers
v0x5f5aced325f0_0 .net "out", 0 0, L_0x5f5acee13780;  alias, 1 drivers
S_0x5f5aced32030 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced31e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee13780 .functor NAND 1, L_0x5f5acee13710, L_0x5f5acee13710, C4<1>, C4<1>;
v0x5f5aced322a0_0 .net "in_a", 0 0, L_0x5f5acee13710;  alias, 1 drivers
v0x5f5aced32360_0 .net "in_b", 0 0, L_0x5f5acee13710;  alias, 1 drivers
v0x5f5aced32450_0 .net "out", 0 0, L_0x5f5acee13780;  alias, 1 drivers
S_0x5f5aced32a50 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5aced31470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced33a60_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced33b00_0 .net "in_b", 0 0, L_0x5f5acee142a0;  alias, 1 drivers
v0x5f5aced33bf0_0 .net "out", 0 0, L_0x5f5acee13860;  alias, 1 drivers
v0x5f5aced33d10_0 .net "temp_out", 0 0, L_0x5f5acee137f0;  1 drivers
S_0x5f5aced32c30 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced32a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee137f0 .functor NAND 1, L_0x5f5acee17da0, L_0x5f5acee142a0, C4<1>, C4<1>;
v0x5f5aced32ea0_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced32f60_0 .net "in_b", 0 0, L_0x5f5acee142a0;  alias, 1 drivers
v0x5f5aced33020_0 .net "out", 0 0, L_0x5f5acee137f0;  alias, 1 drivers
S_0x5f5aced33140 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced32a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced338b0_0 .net "in_a", 0 0, L_0x5f5acee137f0;  alias, 1 drivers
v0x5f5aced33950_0 .net "out", 0 0, L_0x5f5acee13860;  alias, 1 drivers
S_0x5f5aced33360 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced33140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee13860 .functor NAND 1, L_0x5f5acee137f0, L_0x5f5acee137f0, C4<1>, C4<1>;
v0x5f5aced335d0_0 .net "in_a", 0 0, L_0x5f5acee137f0;  alias, 1 drivers
v0x5f5aced336c0_0 .net "in_b", 0 0, L_0x5f5acee137f0;  alias, 1 drivers
v0x5f5aced337b0_0 .net "out", 0 0, L_0x5f5acee13860;  alias, 1 drivers
S_0x5f5aced33dd0 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5aced31470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced344d0_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced34570_0 .net "out", 0 0, L_0x5f5acee136a0;  alias, 1 drivers
S_0x5f5aced33fa0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced33dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee136a0 .functor NAND 1, L_0x5f5acee17da0, L_0x5f5acee17da0, C4<1>, C4<1>;
v0x5f5aced341f0_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced342b0_0 .net "in_b", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced34370_0 .net "out", 0 0, L_0x5f5acee136a0;  alias, 1 drivers
S_0x5f5aced34670 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5aced31470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced3a120_0 .net "branch1_out", 0 0, L_0x5f5acee139b0;  1 drivers
v0x5f5aced3a250_0 .net "branch2_out", 0 0, L_0x5f5acee13c10;  1 drivers
v0x5f5aced3a3a0_0 .net "in_a", 0 0, L_0x5f5acee13780;  alias, 1 drivers
v0x5f5aced3a470_0 .net "in_b", 0 0, L_0x5f5acee13860;  alias, 1 drivers
v0x5f5aced3a510_0 .net "out", 0 0, L_0x5f5acee13e70;  alias, 1 drivers
v0x5f5aced3a5b0_0 .net "temp1_out", 0 0, L_0x5f5acee13940;  1 drivers
v0x5f5aced3a650_0 .net "temp2_out", 0 0, L_0x5f5acee13ba0;  1 drivers
v0x5f5aced3a6f0_0 .net "temp3_out", 0 0, L_0x5f5acee13e00;  1 drivers
S_0x5f5aced348a0 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5aced34670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced35960_0 .net "in_a", 0 0, L_0x5f5acee13780;  alias, 1 drivers
v0x5f5aced35a00_0 .net "in_b", 0 0, L_0x5f5acee13780;  alias, 1 drivers
v0x5f5aced35ac0_0 .net "out", 0 0, L_0x5f5acee13940;  alias, 1 drivers
v0x5f5aced35be0_0 .net "temp_out", 0 0, L_0x5f5acee138d0;  1 drivers
S_0x5f5aced34b10 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced348a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee138d0 .functor NAND 1, L_0x5f5acee13780, L_0x5f5acee13780, C4<1>, C4<1>;
v0x5f5aced34d80_0 .net "in_a", 0 0, L_0x5f5acee13780;  alias, 1 drivers
v0x5f5aced34e40_0 .net "in_b", 0 0, L_0x5f5acee13780;  alias, 1 drivers
v0x5f5aced34f90_0 .net "out", 0 0, L_0x5f5acee138d0;  alias, 1 drivers
S_0x5f5aced35090 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced348a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced357b0_0 .net "in_a", 0 0, L_0x5f5acee138d0;  alias, 1 drivers
v0x5f5aced35850_0 .net "out", 0 0, L_0x5f5acee13940;  alias, 1 drivers
S_0x5f5aced35260 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced35090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee13940 .functor NAND 1, L_0x5f5acee138d0, L_0x5f5acee138d0, C4<1>, C4<1>;
v0x5f5aced354d0_0 .net "in_a", 0 0, L_0x5f5acee138d0;  alias, 1 drivers
v0x5f5aced355c0_0 .net "in_b", 0 0, L_0x5f5acee138d0;  alias, 1 drivers
v0x5f5aced356b0_0 .net "out", 0 0, L_0x5f5acee13940;  alias, 1 drivers
S_0x5f5aced35d50 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5aced34670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced36d80_0 .net "in_a", 0 0, L_0x5f5acee13860;  alias, 1 drivers
v0x5f5aced36e20_0 .net "in_b", 0 0, L_0x5f5acee13860;  alias, 1 drivers
v0x5f5aced36ee0_0 .net "out", 0 0, L_0x5f5acee13ba0;  alias, 1 drivers
v0x5f5aced37000_0 .net "temp_out", 0 0, L_0x5f5acee13b30;  1 drivers
S_0x5f5aced35f30 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced35d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee13b30 .functor NAND 1, L_0x5f5acee13860, L_0x5f5acee13860, C4<1>, C4<1>;
v0x5f5aced361a0_0 .net "in_a", 0 0, L_0x5f5acee13860;  alias, 1 drivers
v0x5f5aced36260_0 .net "in_b", 0 0, L_0x5f5acee13860;  alias, 1 drivers
v0x5f5aced363b0_0 .net "out", 0 0, L_0x5f5acee13b30;  alias, 1 drivers
S_0x5f5aced364b0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced35d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced36bd0_0 .net "in_a", 0 0, L_0x5f5acee13b30;  alias, 1 drivers
v0x5f5aced36c70_0 .net "out", 0 0, L_0x5f5acee13ba0;  alias, 1 drivers
S_0x5f5aced36680 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced364b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee13ba0 .functor NAND 1, L_0x5f5acee13b30, L_0x5f5acee13b30, C4<1>, C4<1>;
v0x5f5aced368f0_0 .net "in_a", 0 0, L_0x5f5acee13b30;  alias, 1 drivers
v0x5f5aced369e0_0 .net "in_b", 0 0, L_0x5f5acee13b30;  alias, 1 drivers
v0x5f5aced36ad0_0 .net "out", 0 0, L_0x5f5acee13ba0;  alias, 1 drivers
S_0x5f5aced37170 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5aced34670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced381b0_0 .net "in_a", 0 0, L_0x5f5acee139b0;  alias, 1 drivers
v0x5f5aced38280_0 .net "in_b", 0 0, L_0x5f5acee13c10;  alias, 1 drivers
v0x5f5aced38350_0 .net "out", 0 0, L_0x5f5acee13e00;  alias, 1 drivers
v0x5f5aced38470_0 .net "temp_out", 0 0, L_0x5f5acee13d90;  1 drivers
S_0x5f5aced37350 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced37170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee13d90 .functor NAND 1, L_0x5f5acee139b0, L_0x5f5acee13c10, C4<1>, C4<1>;
v0x5f5aced375a0_0 .net "in_a", 0 0, L_0x5f5acee139b0;  alias, 1 drivers
v0x5f5aced37680_0 .net "in_b", 0 0, L_0x5f5acee13c10;  alias, 1 drivers
v0x5f5aced37740_0 .net "out", 0 0, L_0x5f5acee13d90;  alias, 1 drivers
S_0x5f5aced37890 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced37170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced38000_0 .net "in_a", 0 0, L_0x5f5acee13d90;  alias, 1 drivers
v0x5f5aced380a0_0 .net "out", 0 0, L_0x5f5acee13e00;  alias, 1 drivers
S_0x5f5aced37ab0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced37890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee13e00 .functor NAND 1, L_0x5f5acee13d90, L_0x5f5acee13d90, C4<1>, C4<1>;
v0x5f5aced37d20_0 .net "in_a", 0 0, L_0x5f5acee13d90;  alias, 1 drivers
v0x5f5aced37e10_0 .net "in_b", 0 0, L_0x5f5acee13d90;  alias, 1 drivers
v0x5f5aced37f00_0 .net "out", 0 0, L_0x5f5acee13e00;  alias, 1 drivers
S_0x5f5aced385c0 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5aced34670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced38cf0_0 .net "in_a", 0 0, L_0x5f5acee13940;  alias, 1 drivers
v0x5f5aced38d90_0 .net "out", 0 0, L_0x5f5acee139b0;  alias, 1 drivers
S_0x5f5aced38790 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced385c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee139b0 .functor NAND 1, L_0x5f5acee13940, L_0x5f5acee13940, C4<1>, C4<1>;
v0x5f5aced38a00_0 .net "in_a", 0 0, L_0x5f5acee13940;  alias, 1 drivers
v0x5f5aced38ac0_0 .net "in_b", 0 0, L_0x5f5acee13940;  alias, 1 drivers
v0x5f5aced38c10_0 .net "out", 0 0, L_0x5f5acee139b0;  alias, 1 drivers
S_0x5f5aced38e90 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5aced34670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced39660_0 .net "in_a", 0 0, L_0x5f5acee13ba0;  alias, 1 drivers
v0x5f5aced39700_0 .net "out", 0 0, L_0x5f5acee13c10;  alias, 1 drivers
S_0x5f5aced39100 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced38e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee13c10 .functor NAND 1, L_0x5f5acee13ba0, L_0x5f5acee13ba0, C4<1>, C4<1>;
v0x5f5aced39370_0 .net "in_a", 0 0, L_0x5f5acee13ba0;  alias, 1 drivers
v0x5f5aced39430_0 .net "in_b", 0 0, L_0x5f5acee13ba0;  alias, 1 drivers
v0x5f5aced39580_0 .net "out", 0 0, L_0x5f5acee13c10;  alias, 1 drivers
S_0x5f5aced39800 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5aced34670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced39fa0_0 .net "in_a", 0 0, L_0x5f5acee13e00;  alias, 1 drivers
v0x5f5aced3a040_0 .net "out", 0 0, L_0x5f5acee13e70;  alias, 1 drivers
S_0x5f5aced39a20 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced39800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee13e70 .functor NAND 1, L_0x5f5acee13e00, L_0x5f5acee13e00, C4<1>, C4<1>;
v0x5f5aced39c90_0 .net "in_a", 0 0, L_0x5f5acee13e00;  alias, 1 drivers
v0x5f5aced39d50_0 .net "in_b", 0 0, L_0x5f5acee13e00;  alias, 1 drivers
v0x5f5aced39ea0_0 .net "out", 0 0, L_0x5f5acee13e70;  alias, 1 drivers
S_0x5f5aced3afe0 .scope module, "mux_gate12" "Mux" 4 19, 5 3 0, S_0x5f5aced13e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5aced44360_0 .net "in_a", 0 0, L_0x5f5acee14d20;  1 drivers
v0x5f5aced44400_0 .net "in_b", 0 0, L_0x5f5acee14dc0;  1 drivers
v0x5f5aced44510_0 .net "out", 0 0, L_0x5f5acee14b60;  1 drivers
v0x5f5aced445b0_0 .net "sel", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced44650_0 .net "sel_out", 0 0, L_0x5f5acee135e0;  1 drivers
v0x5f5aced447d0_0 .net "temp_a_out", 0 0, L_0x5f5acee14690;  1 drivers
v0x5f5aced44980_0 .net "temp_b_out", 0 0, L_0x5f5acee14770;  1 drivers
S_0x5f5aced3b230 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5aced3afe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced3c290_0 .net "in_a", 0 0, L_0x5f5acee14d20;  alias, 1 drivers
v0x5f5aced3c330_0 .net "in_b", 0 0, L_0x5f5acee135e0;  alias, 1 drivers
v0x5f5aced3c400_0 .net "out", 0 0, L_0x5f5acee14690;  alias, 1 drivers
v0x5f5aced3c520_0 .net "temp_out", 0 0, L_0x5f5acee14620;  1 drivers
S_0x5f5aced3b4a0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced3b230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee14620 .functor NAND 1, L_0x5f5acee14d20, L_0x5f5acee135e0, C4<1>, C4<1>;
v0x5f5aced3b710_0 .net "in_a", 0 0, L_0x5f5acee14d20;  alias, 1 drivers
v0x5f5aced3b7f0_0 .net "in_b", 0 0, L_0x5f5acee135e0;  alias, 1 drivers
v0x5f5aced3b8b0_0 .net "out", 0 0, L_0x5f5acee14620;  alias, 1 drivers
S_0x5f5aced3b9d0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced3b230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced3c110_0 .net "in_a", 0 0, L_0x5f5acee14620;  alias, 1 drivers
v0x5f5aced3c1b0_0 .net "out", 0 0, L_0x5f5acee14690;  alias, 1 drivers
S_0x5f5aced3bbf0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced3b9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee14690 .functor NAND 1, L_0x5f5acee14620, L_0x5f5acee14620, C4<1>, C4<1>;
v0x5f5aced3be60_0 .net "in_a", 0 0, L_0x5f5acee14620;  alias, 1 drivers
v0x5f5aced3bf20_0 .net "in_b", 0 0, L_0x5f5acee14620;  alias, 1 drivers
v0x5f5aced3c010_0 .net "out", 0 0, L_0x5f5acee14690;  alias, 1 drivers
S_0x5f5aced3c5e0 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5aced3afe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced3d5f0_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced3d690_0 .net "in_b", 0 0, L_0x5f5acee14dc0;  alias, 1 drivers
v0x5f5aced3d780_0 .net "out", 0 0, L_0x5f5acee14770;  alias, 1 drivers
v0x5f5aced3d8a0_0 .net "temp_out", 0 0, L_0x5f5acee14700;  1 drivers
S_0x5f5aced3c7c0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced3c5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee14700 .functor NAND 1, L_0x5f5acee17da0, L_0x5f5acee14dc0, C4<1>, C4<1>;
v0x5f5aced3ca30_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced3caf0_0 .net "in_b", 0 0, L_0x5f5acee14dc0;  alias, 1 drivers
v0x5f5aced3cbb0_0 .net "out", 0 0, L_0x5f5acee14700;  alias, 1 drivers
S_0x5f5aced3ccd0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced3c5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced3d440_0 .net "in_a", 0 0, L_0x5f5acee14700;  alias, 1 drivers
v0x5f5aced3d4e0_0 .net "out", 0 0, L_0x5f5acee14770;  alias, 1 drivers
S_0x5f5aced3cef0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced3ccd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee14770 .functor NAND 1, L_0x5f5acee14700, L_0x5f5acee14700, C4<1>, C4<1>;
v0x5f5aced3d160_0 .net "in_a", 0 0, L_0x5f5acee14700;  alias, 1 drivers
v0x5f5aced3d250_0 .net "in_b", 0 0, L_0x5f5acee14700;  alias, 1 drivers
v0x5f5aced3d340_0 .net "out", 0 0, L_0x5f5acee14770;  alias, 1 drivers
S_0x5f5aced3d960 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5aced3afe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced3e060_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced3e100_0 .net "out", 0 0, L_0x5f5acee135e0;  alias, 1 drivers
S_0x5f5aced3db30 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced3d960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee135e0 .functor NAND 1, L_0x5f5acee17da0, L_0x5f5acee17da0, C4<1>, C4<1>;
v0x5f5aced3dd80_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced3de40_0 .net "in_b", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced3df00_0 .net "out", 0 0, L_0x5f5acee135e0;  alias, 1 drivers
S_0x5f5aced3e200 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5aced3afe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced43cb0_0 .net "branch1_out", 0 0, L_0x5f5acee148c0;  1 drivers
v0x5f5aced43de0_0 .net "branch2_out", 0 0, L_0x5f5acee14a10;  1 drivers
v0x5f5aced43f30_0 .net "in_a", 0 0, L_0x5f5acee14690;  alias, 1 drivers
v0x5f5aced44000_0 .net "in_b", 0 0, L_0x5f5acee14770;  alias, 1 drivers
v0x5f5aced440a0_0 .net "out", 0 0, L_0x5f5acee14b60;  alias, 1 drivers
v0x5f5aced44140_0 .net "temp1_out", 0 0, L_0x5f5acee14850;  1 drivers
v0x5f5aced441e0_0 .net "temp2_out", 0 0, L_0x5f5acee149a0;  1 drivers
v0x5f5aced44280_0 .net "temp3_out", 0 0, L_0x5f5acee14af0;  1 drivers
S_0x5f5aced3e430 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5aced3e200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced3f4f0_0 .net "in_a", 0 0, L_0x5f5acee14690;  alias, 1 drivers
v0x5f5aced3f590_0 .net "in_b", 0 0, L_0x5f5acee14690;  alias, 1 drivers
v0x5f5aced3f650_0 .net "out", 0 0, L_0x5f5acee14850;  alias, 1 drivers
v0x5f5aced3f770_0 .net "temp_out", 0 0, L_0x5f5acee147e0;  1 drivers
S_0x5f5aced3e6a0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced3e430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee147e0 .functor NAND 1, L_0x5f5acee14690, L_0x5f5acee14690, C4<1>, C4<1>;
v0x5f5aced3e910_0 .net "in_a", 0 0, L_0x5f5acee14690;  alias, 1 drivers
v0x5f5aced3e9d0_0 .net "in_b", 0 0, L_0x5f5acee14690;  alias, 1 drivers
v0x5f5aced3eb20_0 .net "out", 0 0, L_0x5f5acee147e0;  alias, 1 drivers
S_0x5f5aced3ec20 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced3e430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced3f340_0 .net "in_a", 0 0, L_0x5f5acee147e0;  alias, 1 drivers
v0x5f5aced3f3e0_0 .net "out", 0 0, L_0x5f5acee14850;  alias, 1 drivers
S_0x5f5aced3edf0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced3ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee14850 .functor NAND 1, L_0x5f5acee147e0, L_0x5f5acee147e0, C4<1>, C4<1>;
v0x5f5aced3f060_0 .net "in_a", 0 0, L_0x5f5acee147e0;  alias, 1 drivers
v0x5f5aced3f150_0 .net "in_b", 0 0, L_0x5f5acee147e0;  alias, 1 drivers
v0x5f5aced3f240_0 .net "out", 0 0, L_0x5f5acee14850;  alias, 1 drivers
S_0x5f5aced3f8e0 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5aced3e200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced40910_0 .net "in_a", 0 0, L_0x5f5acee14770;  alias, 1 drivers
v0x5f5aced409b0_0 .net "in_b", 0 0, L_0x5f5acee14770;  alias, 1 drivers
v0x5f5aced40a70_0 .net "out", 0 0, L_0x5f5acee149a0;  alias, 1 drivers
v0x5f5aced40b90_0 .net "temp_out", 0 0, L_0x5f5acee14930;  1 drivers
S_0x5f5aced3fac0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced3f8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee14930 .functor NAND 1, L_0x5f5acee14770, L_0x5f5acee14770, C4<1>, C4<1>;
v0x5f5aced3fd30_0 .net "in_a", 0 0, L_0x5f5acee14770;  alias, 1 drivers
v0x5f5aced3fdf0_0 .net "in_b", 0 0, L_0x5f5acee14770;  alias, 1 drivers
v0x5f5aced3ff40_0 .net "out", 0 0, L_0x5f5acee14930;  alias, 1 drivers
S_0x5f5aced40040 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced3f8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced40760_0 .net "in_a", 0 0, L_0x5f5acee14930;  alias, 1 drivers
v0x5f5aced40800_0 .net "out", 0 0, L_0x5f5acee149a0;  alias, 1 drivers
S_0x5f5aced40210 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced40040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee149a0 .functor NAND 1, L_0x5f5acee14930, L_0x5f5acee14930, C4<1>, C4<1>;
v0x5f5aced40480_0 .net "in_a", 0 0, L_0x5f5acee14930;  alias, 1 drivers
v0x5f5aced40570_0 .net "in_b", 0 0, L_0x5f5acee14930;  alias, 1 drivers
v0x5f5aced40660_0 .net "out", 0 0, L_0x5f5acee149a0;  alias, 1 drivers
S_0x5f5aced40d00 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5aced3e200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced41d40_0 .net "in_a", 0 0, L_0x5f5acee148c0;  alias, 1 drivers
v0x5f5aced41e10_0 .net "in_b", 0 0, L_0x5f5acee14a10;  alias, 1 drivers
v0x5f5aced41ee0_0 .net "out", 0 0, L_0x5f5acee14af0;  alias, 1 drivers
v0x5f5aced42000_0 .net "temp_out", 0 0, L_0x5f5acee14a80;  1 drivers
S_0x5f5aced40ee0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced40d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee14a80 .functor NAND 1, L_0x5f5acee148c0, L_0x5f5acee14a10, C4<1>, C4<1>;
v0x5f5aced41130_0 .net "in_a", 0 0, L_0x5f5acee148c0;  alias, 1 drivers
v0x5f5aced41210_0 .net "in_b", 0 0, L_0x5f5acee14a10;  alias, 1 drivers
v0x5f5aced412d0_0 .net "out", 0 0, L_0x5f5acee14a80;  alias, 1 drivers
S_0x5f5aced41420 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced40d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced41b90_0 .net "in_a", 0 0, L_0x5f5acee14a80;  alias, 1 drivers
v0x5f5aced41c30_0 .net "out", 0 0, L_0x5f5acee14af0;  alias, 1 drivers
S_0x5f5aced41640 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced41420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee14af0 .functor NAND 1, L_0x5f5acee14a80, L_0x5f5acee14a80, C4<1>, C4<1>;
v0x5f5aced418b0_0 .net "in_a", 0 0, L_0x5f5acee14a80;  alias, 1 drivers
v0x5f5aced419a0_0 .net "in_b", 0 0, L_0x5f5acee14a80;  alias, 1 drivers
v0x5f5aced41a90_0 .net "out", 0 0, L_0x5f5acee14af0;  alias, 1 drivers
S_0x5f5aced42150 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5aced3e200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced42880_0 .net "in_a", 0 0, L_0x5f5acee14850;  alias, 1 drivers
v0x5f5aced42920_0 .net "out", 0 0, L_0x5f5acee148c0;  alias, 1 drivers
S_0x5f5aced42320 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced42150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee148c0 .functor NAND 1, L_0x5f5acee14850, L_0x5f5acee14850, C4<1>, C4<1>;
v0x5f5aced42590_0 .net "in_a", 0 0, L_0x5f5acee14850;  alias, 1 drivers
v0x5f5aced42650_0 .net "in_b", 0 0, L_0x5f5acee14850;  alias, 1 drivers
v0x5f5aced427a0_0 .net "out", 0 0, L_0x5f5acee148c0;  alias, 1 drivers
S_0x5f5aced42a20 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5aced3e200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced431f0_0 .net "in_a", 0 0, L_0x5f5acee149a0;  alias, 1 drivers
v0x5f5aced43290_0 .net "out", 0 0, L_0x5f5acee14a10;  alias, 1 drivers
S_0x5f5aced42c90 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced42a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee14a10 .functor NAND 1, L_0x5f5acee149a0, L_0x5f5acee149a0, C4<1>, C4<1>;
v0x5f5aced42f00_0 .net "in_a", 0 0, L_0x5f5acee149a0;  alias, 1 drivers
v0x5f5aced42fc0_0 .net "in_b", 0 0, L_0x5f5acee149a0;  alias, 1 drivers
v0x5f5aced43110_0 .net "out", 0 0, L_0x5f5acee14a10;  alias, 1 drivers
S_0x5f5aced43390 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5aced3e200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced43b30_0 .net "in_a", 0 0, L_0x5f5acee14af0;  alias, 1 drivers
v0x5f5aced43bd0_0 .net "out", 0 0, L_0x5f5acee14b60;  alias, 1 drivers
S_0x5f5aced435b0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced43390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee14b60 .functor NAND 1, L_0x5f5acee14af0, L_0x5f5acee14af0, C4<1>, C4<1>;
v0x5f5aced43820_0 .net "in_a", 0 0, L_0x5f5acee14af0;  alias, 1 drivers
v0x5f5aced438e0_0 .net "in_b", 0 0, L_0x5f5acee14af0;  alias, 1 drivers
v0x5f5aced43a30_0 .net "out", 0 0, L_0x5f5acee14b60;  alias, 1 drivers
S_0x5f5aced44b70 .scope module, "mux_gate13" "Mux" 4 20, 5 3 0, S_0x5f5aced13e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5aced4ded0_0 .net "in_a", 0 0, L_0x5f5acee15c10;  1 drivers
v0x5f5aced4df70_0 .net "in_b", 0 0, L_0x5f5acee15cb0;  1 drivers
v0x5f5aced4e080_0 .net "out", 0 0, L_0x5f5acee15a50;  1 drivers
v0x5f5aced4e120_0 .net "sel", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced4e1c0_0 .net "sel_out", 0 0, L_0x5f5acee14f40;  1 drivers
v0x5f5aced4e340_0 .net "temp_a_out", 0 0, L_0x5f5acee150a0;  1 drivers
v0x5f5aced4e4f0_0 .net "temp_b_out", 0 0, L_0x5f5acee15200;  1 drivers
S_0x5f5aced44d70 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5aced44b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced45dd0_0 .net "in_a", 0 0, L_0x5f5acee15c10;  alias, 1 drivers
v0x5f5aced45ea0_0 .net "in_b", 0 0, L_0x5f5acee14f40;  alias, 1 drivers
v0x5f5aced45f70_0 .net "out", 0 0, L_0x5f5acee150a0;  alias, 1 drivers
v0x5f5aced46090_0 .net "temp_out", 0 0, L_0x5f5acee14ff0;  1 drivers
S_0x5f5aced44fe0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced44d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee14ff0 .functor NAND 1, L_0x5f5acee15c10, L_0x5f5acee14f40, C4<1>, C4<1>;
v0x5f5aced45250_0 .net "in_a", 0 0, L_0x5f5acee15c10;  alias, 1 drivers
v0x5f5aced45330_0 .net "in_b", 0 0, L_0x5f5acee14f40;  alias, 1 drivers
v0x5f5aced453f0_0 .net "out", 0 0, L_0x5f5acee14ff0;  alias, 1 drivers
S_0x5f5aced45510 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced44d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced45c50_0 .net "in_a", 0 0, L_0x5f5acee14ff0;  alias, 1 drivers
v0x5f5aced45cf0_0 .net "out", 0 0, L_0x5f5acee150a0;  alias, 1 drivers
S_0x5f5aced45730 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced45510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee150a0 .functor NAND 1, L_0x5f5acee14ff0, L_0x5f5acee14ff0, C4<1>, C4<1>;
v0x5f5aced459a0_0 .net "in_a", 0 0, L_0x5f5acee14ff0;  alias, 1 drivers
v0x5f5aced45a60_0 .net "in_b", 0 0, L_0x5f5acee14ff0;  alias, 1 drivers
v0x5f5aced45b50_0 .net "out", 0 0, L_0x5f5acee150a0;  alias, 1 drivers
S_0x5f5aced46150 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5aced44b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced47160_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced47200_0 .net "in_b", 0 0, L_0x5f5acee15cb0;  alias, 1 drivers
v0x5f5aced472f0_0 .net "out", 0 0, L_0x5f5acee15200;  alias, 1 drivers
v0x5f5aced47410_0 .net "temp_out", 0 0, L_0x5f5acee15150;  1 drivers
S_0x5f5aced46330 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced46150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee15150 .functor NAND 1, L_0x5f5acee17da0, L_0x5f5acee15cb0, C4<1>, C4<1>;
v0x5f5aced465a0_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced46660_0 .net "in_b", 0 0, L_0x5f5acee15cb0;  alias, 1 drivers
v0x5f5aced46720_0 .net "out", 0 0, L_0x5f5acee15150;  alias, 1 drivers
S_0x5f5aced46840 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced46150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced46fb0_0 .net "in_a", 0 0, L_0x5f5acee15150;  alias, 1 drivers
v0x5f5aced47050_0 .net "out", 0 0, L_0x5f5acee15200;  alias, 1 drivers
S_0x5f5aced46a60 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced46840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee15200 .functor NAND 1, L_0x5f5acee15150, L_0x5f5acee15150, C4<1>, C4<1>;
v0x5f5aced46cd0_0 .net "in_a", 0 0, L_0x5f5acee15150;  alias, 1 drivers
v0x5f5aced46dc0_0 .net "in_b", 0 0, L_0x5f5acee15150;  alias, 1 drivers
v0x5f5aced46eb0_0 .net "out", 0 0, L_0x5f5acee15200;  alias, 1 drivers
S_0x5f5aced474d0 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5aced44b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced47bd0_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced47c70_0 .net "out", 0 0, L_0x5f5acee14f40;  alias, 1 drivers
S_0x5f5aced476a0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced474d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee14f40 .functor NAND 1, L_0x5f5acee17da0, L_0x5f5acee17da0, C4<1>, C4<1>;
v0x5f5aced478f0_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced479b0_0 .net "in_b", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced47a70_0 .net "out", 0 0, L_0x5f5acee14f40;  alias, 1 drivers
S_0x5f5aced47d70 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5aced44b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced4d820_0 .net "branch1_out", 0 0, L_0x5f5acee15410;  1 drivers
v0x5f5aced4d950_0 .net "branch2_out", 0 0, L_0x5f5acee15730;  1 drivers
v0x5f5aced4daa0_0 .net "in_a", 0 0, L_0x5f5acee150a0;  alias, 1 drivers
v0x5f5aced4db70_0 .net "in_b", 0 0, L_0x5f5acee15200;  alias, 1 drivers
v0x5f5aced4dc10_0 .net "out", 0 0, L_0x5f5acee15a50;  alias, 1 drivers
v0x5f5aced4dcb0_0 .net "temp1_out", 0 0, L_0x5f5acee15360;  1 drivers
v0x5f5aced4dd50_0 .net "temp2_out", 0 0, L_0x5f5acee15680;  1 drivers
v0x5f5aced4ddf0_0 .net "temp3_out", 0 0, L_0x5f5acee159a0;  1 drivers
S_0x5f5aced47fa0 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5aced47d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced49060_0 .net "in_a", 0 0, L_0x5f5acee150a0;  alias, 1 drivers
v0x5f5aced49100_0 .net "in_b", 0 0, L_0x5f5acee150a0;  alias, 1 drivers
v0x5f5aced491c0_0 .net "out", 0 0, L_0x5f5acee15360;  alias, 1 drivers
v0x5f5aced492e0_0 .net "temp_out", 0 0, L_0x5f5acee152b0;  1 drivers
S_0x5f5aced48210 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced47fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee152b0 .functor NAND 1, L_0x5f5acee150a0, L_0x5f5acee150a0, C4<1>, C4<1>;
v0x5f5aced48480_0 .net "in_a", 0 0, L_0x5f5acee150a0;  alias, 1 drivers
v0x5f5aced48540_0 .net "in_b", 0 0, L_0x5f5acee150a0;  alias, 1 drivers
v0x5f5aced48690_0 .net "out", 0 0, L_0x5f5acee152b0;  alias, 1 drivers
S_0x5f5aced48790 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced47fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced48eb0_0 .net "in_a", 0 0, L_0x5f5acee152b0;  alias, 1 drivers
v0x5f5aced48f50_0 .net "out", 0 0, L_0x5f5acee15360;  alias, 1 drivers
S_0x5f5aced48960 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced48790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee15360 .functor NAND 1, L_0x5f5acee152b0, L_0x5f5acee152b0, C4<1>, C4<1>;
v0x5f5aced48bd0_0 .net "in_a", 0 0, L_0x5f5acee152b0;  alias, 1 drivers
v0x5f5aced48cc0_0 .net "in_b", 0 0, L_0x5f5acee152b0;  alias, 1 drivers
v0x5f5aced48db0_0 .net "out", 0 0, L_0x5f5acee15360;  alias, 1 drivers
S_0x5f5aced49450 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5aced47d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced4a480_0 .net "in_a", 0 0, L_0x5f5acee15200;  alias, 1 drivers
v0x5f5aced4a520_0 .net "in_b", 0 0, L_0x5f5acee15200;  alias, 1 drivers
v0x5f5aced4a5e0_0 .net "out", 0 0, L_0x5f5acee15680;  alias, 1 drivers
v0x5f5aced4a700_0 .net "temp_out", 0 0, L_0x5f5acee155d0;  1 drivers
S_0x5f5aced49630 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced49450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee155d0 .functor NAND 1, L_0x5f5acee15200, L_0x5f5acee15200, C4<1>, C4<1>;
v0x5f5aced498a0_0 .net "in_a", 0 0, L_0x5f5acee15200;  alias, 1 drivers
v0x5f5aced49960_0 .net "in_b", 0 0, L_0x5f5acee15200;  alias, 1 drivers
v0x5f5aced49ab0_0 .net "out", 0 0, L_0x5f5acee155d0;  alias, 1 drivers
S_0x5f5aced49bb0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced49450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced4a2d0_0 .net "in_a", 0 0, L_0x5f5acee155d0;  alias, 1 drivers
v0x5f5aced4a370_0 .net "out", 0 0, L_0x5f5acee15680;  alias, 1 drivers
S_0x5f5aced49d80 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced49bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee15680 .functor NAND 1, L_0x5f5acee155d0, L_0x5f5acee155d0, C4<1>, C4<1>;
v0x5f5aced49ff0_0 .net "in_a", 0 0, L_0x5f5acee155d0;  alias, 1 drivers
v0x5f5aced4a0e0_0 .net "in_b", 0 0, L_0x5f5acee155d0;  alias, 1 drivers
v0x5f5aced4a1d0_0 .net "out", 0 0, L_0x5f5acee15680;  alias, 1 drivers
S_0x5f5aced4a870 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5aced47d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced4b8b0_0 .net "in_a", 0 0, L_0x5f5acee15410;  alias, 1 drivers
v0x5f5aced4b980_0 .net "in_b", 0 0, L_0x5f5acee15730;  alias, 1 drivers
v0x5f5aced4ba50_0 .net "out", 0 0, L_0x5f5acee159a0;  alias, 1 drivers
v0x5f5aced4bb70_0 .net "temp_out", 0 0, L_0x5f5acee158f0;  1 drivers
S_0x5f5aced4aa50 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced4a870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee158f0 .functor NAND 1, L_0x5f5acee15410, L_0x5f5acee15730, C4<1>, C4<1>;
v0x5f5aced4aca0_0 .net "in_a", 0 0, L_0x5f5acee15410;  alias, 1 drivers
v0x5f5aced4ad80_0 .net "in_b", 0 0, L_0x5f5acee15730;  alias, 1 drivers
v0x5f5aced4ae40_0 .net "out", 0 0, L_0x5f5acee158f0;  alias, 1 drivers
S_0x5f5aced4af90 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced4a870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced4b700_0 .net "in_a", 0 0, L_0x5f5acee158f0;  alias, 1 drivers
v0x5f5aced4b7a0_0 .net "out", 0 0, L_0x5f5acee159a0;  alias, 1 drivers
S_0x5f5aced4b1b0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced4af90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee159a0 .functor NAND 1, L_0x5f5acee158f0, L_0x5f5acee158f0, C4<1>, C4<1>;
v0x5f5aced4b420_0 .net "in_a", 0 0, L_0x5f5acee158f0;  alias, 1 drivers
v0x5f5aced4b510_0 .net "in_b", 0 0, L_0x5f5acee158f0;  alias, 1 drivers
v0x5f5aced4b600_0 .net "out", 0 0, L_0x5f5acee159a0;  alias, 1 drivers
S_0x5f5aced4bcc0 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5aced47d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced4c3f0_0 .net "in_a", 0 0, L_0x5f5acee15360;  alias, 1 drivers
v0x5f5aced4c490_0 .net "out", 0 0, L_0x5f5acee15410;  alias, 1 drivers
S_0x5f5aced4be90 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced4bcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee15410 .functor NAND 1, L_0x5f5acee15360, L_0x5f5acee15360, C4<1>, C4<1>;
v0x5f5aced4c100_0 .net "in_a", 0 0, L_0x5f5acee15360;  alias, 1 drivers
v0x5f5aced4c1c0_0 .net "in_b", 0 0, L_0x5f5acee15360;  alias, 1 drivers
v0x5f5aced4c310_0 .net "out", 0 0, L_0x5f5acee15410;  alias, 1 drivers
S_0x5f5aced4c590 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5aced47d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced4cd60_0 .net "in_a", 0 0, L_0x5f5acee15680;  alias, 1 drivers
v0x5f5aced4ce00_0 .net "out", 0 0, L_0x5f5acee15730;  alias, 1 drivers
S_0x5f5aced4c800 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced4c590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee15730 .functor NAND 1, L_0x5f5acee15680, L_0x5f5acee15680, C4<1>, C4<1>;
v0x5f5aced4ca70_0 .net "in_a", 0 0, L_0x5f5acee15680;  alias, 1 drivers
v0x5f5aced4cb30_0 .net "in_b", 0 0, L_0x5f5acee15680;  alias, 1 drivers
v0x5f5aced4cc80_0 .net "out", 0 0, L_0x5f5acee15730;  alias, 1 drivers
S_0x5f5aced4cf00 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5aced47d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced4d6a0_0 .net "in_a", 0 0, L_0x5f5acee159a0;  alias, 1 drivers
v0x5f5aced4d740_0 .net "out", 0 0, L_0x5f5acee15a50;  alias, 1 drivers
S_0x5f5aced4d120 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced4cf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee15a50 .functor NAND 1, L_0x5f5acee159a0, L_0x5f5acee159a0, C4<1>, C4<1>;
v0x5f5aced4d390_0 .net "in_a", 0 0, L_0x5f5acee159a0;  alias, 1 drivers
v0x5f5aced4d450_0 .net "in_b", 0 0, L_0x5f5acee159a0;  alias, 1 drivers
v0x5f5aced4d5a0_0 .net "out", 0 0, L_0x5f5acee15a50;  alias, 1 drivers
S_0x5f5aced4e6e0 .scope module, "mux_gate14" "Mux" 4 21, 5 3 0, S_0x5f5aced13e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5aced57a40_0 .net "in_a", 0 0, L_0x5f5acee16b10;  1 drivers
v0x5f5aced57ae0_0 .net "in_b", 0 0, L_0x5f5acee16bb0;  1 drivers
v0x5f5aced57bf0_0 .net "out", 0 0, L_0x5f5acee16950;  1 drivers
v0x5f5aced57c90_0 .net "sel", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced57d30_0 .net "sel_out", 0 0, L_0x5f5acee15e40;  1 drivers
v0x5f5aced57eb0_0 .net "temp_a_out", 0 0, L_0x5f5acee15fa0;  1 drivers
v0x5f5aced58060_0 .net "temp_b_out", 0 0, L_0x5f5acee16100;  1 drivers
S_0x5f5aced4e8e0 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5aced4e6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced4f940_0 .net "in_a", 0 0, L_0x5f5acee16b10;  alias, 1 drivers
v0x5f5aced4fa10_0 .net "in_b", 0 0, L_0x5f5acee15e40;  alias, 1 drivers
v0x5f5aced4fae0_0 .net "out", 0 0, L_0x5f5acee15fa0;  alias, 1 drivers
v0x5f5aced4fc00_0 .net "temp_out", 0 0, L_0x5f5acee15ef0;  1 drivers
S_0x5f5aced4eb50 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced4e8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee15ef0 .functor NAND 1, L_0x5f5acee16b10, L_0x5f5acee15e40, C4<1>, C4<1>;
v0x5f5aced4edc0_0 .net "in_a", 0 0, L_0x5f5acee16b10;  alias, 1 drivers
v0x5f5aced4eea0_0 .net "in_b", 0 0, L_0x5f5acee15e40;  alias, 1 drivers
v0x5f5aced4ef60_0 .net "out", 0 0, L_0x5f5acee15ef0;  alias, 1 drivers
S_0x5f5aced4f080 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced4e8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced4f7c0_0 .net "in_a", 0 0, L_0x5f5acee15ef0;  alias, 1 drivers
v0x5f5aced4f860_0 .net "out", 0 0, L_0x5f5acee15fa0;  alias, 1 drivers
S_0x5f5aced4f2a0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced4f080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee15fa0 .functor NAND 1, L_0x5f5acee15ef0, L_0x5f5acee15ef0, C4<1>, C4<1>;
v0x5f5aced4f510_0 .net "in_a", 0 0, L_0x5f5acee15ef0;  alias, 1 drivers
v0x5f5aced4f5d0_0 .net "in_b", 0 0, L_0x5f5acee15ef0;  alias, 1 drivers
v0x5f5aced4f6c0_0 .net "out", 0 0, L_0x5f5acee15fa0;  alias, 1 drivers
S_0x5f5aced4fcc0 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5aced4e6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced50cd0_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced50d70_0 .net "in_b", 0 0, L_0x5f5acee16bb0;  alias, 1 drivers
v0x5f5aced50e60_0 .net "out", 0 0, L_0x5f5acee16100;  alias, 1 drivers
v0x5f5aced50f80_0 .net "temp_out", 0 0, L_0x5f5acee16050;  1 drivers
S_0x5f5aced4fea0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced4fcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee16050 .functor NAND 1, L_0x5f5acee17da0, L_0x5f5acee16bb0, C4<1>, C4<1>;
v0x5f5aced50110_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced501d0_0 .net "in_b", 0 0, L_0x5f5acee16bb0;  alias, 1 drivers
v0x5f5aced50290_0 .net "out", 0 0, L_0x5f5acee16050;  alias, 1 drivers
S_0x5f5aced503b0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced4fcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced50b20_0 .net "in_a", 0 0, L_0x5f5acee16050;  alias, 1 drivers
v0x5f5aced50bc0_0 .net "out", 0 0, L_0x5f5acee16100;  alias, 1 drivers
S_0x5f5aced505d0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced503b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee16100 .functor NAND 1, L_0x5f5acee16050, L_0x5f5acee16050, C4<1>, C4<1>;
v0x5f5aced50840_0 .net "in_a", 0 0, L_0x5f5acee16050;  alias, 1 drivers
v0x5f5aced50930_0 .net "in_b", 0 0, L_0x5f5acee16050;  alias, 1 drivers
v0x5f5aced50a20_0 .net "out", 0 0, L_0x5f5acee16100;  alias, 1 drivers
S_0x5f5aced51040 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5aced4e6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced51740_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced517e0_0 .net "out", 0 0, L_0x5f5acee15e40;  alias, 1 drivers
S_0x5f5aced51210 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced51040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee15e40 .functor NAND 1, L_0x5f5acee17da0, L_0x5f5acee17da0, C4<1>, C4<1>;
v0x5f5aced51460_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced51520_0 .net "in_b", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced515e0_0 .net "out", 0 0, L_0x5f5acee15e40;  alias, 1 drivers
S_0x5f5aced518e0 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5aced4e6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced57390_0 .net "branch1_out", 0 0, L_0x5f5acee16310;  1 drivers
v0x5f5aced574c0_0 .net "branch2_out", 0 0, L_0x5f5acee16630;  1 drivers
v0x5f5aced57610_0 .net "in_a", 0 0, L_0x5f5acee15fa0;  alias, 1 drivers
v0x5f5aced576e0_0 .net "in_b", 0 0, L_0x5f5acee16100;  alias, 1 drivers
v0x5f5aced57780_0 .net "out", 0 0, L_0x5f5acee16950;  alias, 1 drivers
v0x5f5aced57820_0 .net "temp1_out", 0 0, L_0x5f5acee16260;  1 drivers
v0x5f5aced578c0_0 .net "temp2_out", 0 0, L_0x5f5acee16580;  1 drivers
v0x5f5aced57960_0 .net "temp3_out", 0 0, L_0x5f5acee168a0;  1 drivers
S_0x5f5aced51b10 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5aced518e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced52bd0_0 .net "in_a", 0 0, L_0x5f5acee15fa0;  alias, 1 drivers
v0x5f5aced52c70_0 .net "in_b", 0 0, L_0x5f5acee15fa0;  alias, 1 drivers
v0x5f5aced52d30_0 .net "out", 0 0, L_0x5f5acee16260;  alias, 1 drivers
v0x5f5aced52e50_0 .net "temp_out", 0 0, L_0x5f5acee161b0;  1 drivers
S_0x5f5aced51d80 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced51b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee161b0 .functor NAND 1, L_0x5f5acee15fa0, L_0x5f5acee15fa0, C4<1>, C4<1>;
v0x5f5aced51ff0_0 .net "in_a", 0 0, L_0x5f5acee15fa0;  alias, 1 drivers
v0x5f5aced520b0_0 .net "in_b", 0 0, L_0x5f5acee15fa0;  alias, 1 drivers
v0x5f5aced52200_0 .net "out", 0 0, L_0x5f5acee161b0;  alias, 1 drivers
S_0x5f5aced52300 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced51b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced52a20_0 .net "in_a", 0 0, L_0x5f5acee161b0;  alias, 1 drivers
v0x5f5aced52ac0_0 .net "out", 0 0, L_0x5f5acee16260;  alias, 1 drivers
S_0x5f5aced524d0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced52300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee16260 .functor NAND 1, L_0x5f5acee161b0, L_0x5f5acee161b0, C4<1>, C4<1>;
v0x5f5aced52740_0 .net "in_a", 0 0, L_0x5f5acee161b0;  alias, 1 drivers
v0x5f5aced52830_0 .net "in_b", 0 0, L_0x5f5acee161b0;  alias, 1 drivers
v0x5f5aced52920_0 .net "out", 0 0, L_0x5f5acee16260;  alias, 1 drivers
S_0x5f5aced52fc0 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5aced518e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced53ff0_0 .net "in_a", 0 0, L_0x5f5acee16100;  alias, 1 drivers
v0x5f5aced54090_0 .net "in_b", 0 0, L_0x5f5acee16100;  alias, 1 drivers
v0x5f5aced54150_0 .net "out", 0 0, L_0x5f5acee16580;  alias, 1 drivers
v0x5f5aced54270_0 .net "temp_out", 0 0, L_0x5f5acee164d0;  1 drivers
S_0x5f5aced531a0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced52fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee164d0 .functor NAND 1, L_0x5f5acee16100, L_0x5f5acee16100, C4<1>, C4<1>;
v0x5f5aced53410_0 .net "in_a", 0 0, L_0x5f5acee16100;  alias, 1 drivers
v0x5f5aced534d0_0 .net "in_b", 0 0, L_0x5f5acee16100;  alias, 1 drivers
v0x5f5aced53620_0 .net "out", 0 0, L_0x5f5acee164d0;  alias, 1 drivers
S_0x5f5aced53720 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced52fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced53e40_0 .net "in_a", 0 0, L_0x5f5acee164d0;  alias, 1 drivers
v0x5f5aced53ee0_0 .net "out", 0 0, L_0x5f5acee16580;  alias, 1 drivers
S_0x5f5aced538f0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced53720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee16580 .functor NAND 1, L_0x5f5acee164d0, L_0x5f5acee164d0, C4<1>, C4<1>;
v0x5f5aced53b60_0 .net "in_a", 0 0, L_0x5f5acee164d0;  alias, 1 drivers
v0x5f5aced53c50_0 .net "in_b", 0 0, L_0x5f5acee164d0;  alias, 1 drivers
v0x5f5aced53d40_0 .net "out", 0 0, L_0x5f5acee16580;  alias, 1 drivers
S_0x5f5aced543e0 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5aced518e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced55420_0 .net "in_a", 0 0, L_0x5f5acee16310;  alias, 1 drivers
v0x5f5aced554f0_0 .net "in_b", 0 0, L_0x5f5acee16630;  alias, 1 drivers
v0x5f5aced555c0_0 .net "out", 0 0, L_0x5f5acee168a0;  alias, 1 drivers
v0x5f5aced556e0_0 .net "temp_out", 0 0, L_0x5f5acee167f0;  1 drivers
S_0x5f5aced545c0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced543e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee167f0 .functor NAND 1, L_0x5f5acee16310, L_0x5f5acee16630, C4<1>, C4<1>;
v0x5f5aced54810_0 .net "in_a", 0 0, L_0x5f5acee16310;  alias, 1 drivers
v0x5f5aced548f0_0 .net "in_b", 0 0, L_0x5f5acee16630;  alias, 1 drivers
v0x5f5aced549b0_0 .net "out", 0 0, L_0x5f5acee167f0;  alias, 1 drivers
S_0x5f5aced54b00 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced543e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced55270_0 .net "in_a", 0 0, L_0x5f5acee167f0;  alias, 1 drivers
v0x5f5aced55310_0 .net "out", 0 0, L_0x5f5acee168a0;  alias, 1 drivers
S_0x5f5aced54d20 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced54b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee168a0 .functor NAND 1, L_0x5f5acee167f0, L_0x5f5acee167f0, C4<1>, C4<1>;
v0x5f5aced54f90_0 .net "in_a", 0 0, L_0x5f5acee167f0;  alias, 1 drivers
v0x5f5aced55080_0 .net "in_b", 0 0, L_0x5f5acee167f0;  alias, 1 drivers
v0x5f5aced55170_0 .net "out", 0 0, L_0x5f5acee168a0;  alias, 1 drivers
S_0x5f5aced55830 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5aced518e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced55f60_0 .net "in_a", 0 0, L_0x5f5acee16260;  alias, 1 drivers
v0x5f5aced56000_0 .net "out", 0 0, L_0x5f5acee16310;  alias, 1 drivers
S_0x5f5aced55a00 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced55830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee16310 .functor NAND 1, L_0x5f5acee16260, L_0x5f5acee16260, C4<1>, C4<1>;
v0x5f5aced55c70_0 .net "in_a", 0 0, L_0x5f5acee16260;  alias, 1 drivers
v0x5f5aced55d30_0 .net "in_b", 0 0, L_0x5f5acee16260;  alias, 1 drivers
v0x5f5aced55e80_0 .net "out", 0 0, L_0x5f5acee16310;  alias, 1 drivers
S_0x5f5aced56100 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5aced518e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced568d0_0 .net "in_a", 0 0, L_0x5f5acee16580;  alias, 1 drivers
v0x5f5aced56970_0 .net "out", 0 0, L_0x5f5acee16630;  alias, 1 drivers
S_0x5f5aced56370 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced56100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee16630 .functor NAND 1, L_0x5f5acee16580, L_0x5f5acee16580, C4<1>, C4<1>;
v0x5f5aced565e0_0 .net "in_a", 0 0, L_0x5f5acee16580;  alias, 1 drivers
v0x5f5aced566a0_0 .net "in_b", 0 0, L_0x5f5acee16580;  alias, 1 drivers
v0x5f5aced567f0_0 .net "out", 0 0, L_0x5f5acee16630;  alias, 1 drivers
S_0x5f5aced56a70 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5aced518e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced57210_0 .net "in_a", 0 0, L_0x5f5acee168a0;  alias, 1 drivers
v0x5f5aced572b0_0 .net "out", 0 0, L_0x5f5acee16950;  alias, 1 drivers
S_0x5f5aced56c90 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced56a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee16950 .functor NAND 1, L_0x5f5acee168a0, L_0x5f5acee168a0, C4<1>, C4<1>;
v0x5f5aced56f00_0 .net "in_a", 0 0, L_0x5f5acee168a0;  alias, 1 drivers
v0x5f5aced56fc0_0 .net "in_b", 0 0, L_0x5f5acee168a0;  alias, 1 drivers
v0x5f5aced57110_0 .net "out", 0 0, L_0x5f5acee16950;  alias, 1 drivers
S_0x5f5aced58250 .scope module, "mux_gate15" "Mux" 4 22, 5 3 0, S_0x5f5aced13e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5aced615b0_0 .net "in_a", 0 0, L_0x5f5acee17a20;  1 drivers
v0x5f5aced61650_0 .net "in_b", 0 0, L_0x5f5acee17ac0;  1 drivers
v0x5f5aced61760_0 .net "out", 0 0, L_0x5f5acee17860;  1 drivers
v0x5f5aced61800_0 .net "sel", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced618a0_0 .net "sel_out", 0 0, L_0x5f5acee16d50;  1 drivers
v0x5f5aced61a20_0 .net "temp_a_out", 0 0, L_0x5f5acee16eb0;  1 drivers
v0x5f5aced61bd0_0 .net "temp_b_out", 0 0, L_0x5f5acee17010;  1 drivers
S_0x5f5aced58450 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5aced58250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced594b0_0 .net "in_a", 0 0, L_0x5f5acee17a20;  alias, 1 drivers
v0x5f5aced59580_0 .net "in_b", 0 0, L_0x5f5acee16d50;  alias, 1 drivers
v0x5f5aced59650_0 .net "out", 0 0, L_0x5f5acee16eb0;  alias, 1 drivers
v0x5f5aced59770_0 .net "temp_out", 0 0, L_0x5f5acee16e00;  1 drivers
S_0x5f5aced586c0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced58450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee16e00 .functor NAND 1, L_0x5f5acee17a20, L_0x5f5acee16d50, C4<1>, C4<1>;
v0x5f5aced58930_0 .net "in_a", 0 0, L_0x5f5acee17a20;  alias, 1 drivers
v0x5f5aced58a10_0 .net "in_b", 0 0, L_0x5f5acee16d50;  alias, 1 drivers
v0x5f5aced58ad0_0 .net "out", 0 0, L_0x5f5acee16e00;  alias, 1 drivers
S_0x5f5aced58bf0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced58450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced59330_0 .net "in_a", 0 0, L_0x5f5acee16e00;  alias, 1 drivers
v0x5f5aced593d0_0 .net "out", 0 0, L_0x5f5acee16eb0;  alias, 1 drivers
S_0x5f5aced58e10 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced58bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee16eb0 .functor NAND 1, L_0x5f5acee16e00, L_0x5f5acee16e00, C4<1>, C4<1>;
v0x5f5aced59080_0 .net "in_a", 0 0, L_0x5f5acee16e00;  alias, 1 drivers
v0x5f5aced59140_0 .net "in_b", 0 0, L_0x5f5acee16e00;  alias, 1 drivers
v0x5f5aced59230_0 .net "out", 0 0, L_0x5f5acee16eb0;  alias, 1 drivers
S_0x5f5aced59830 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5aced58250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced5a840_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced5a8e0_0 .net "in_b", 0 0, L_0x5f5acee17ac0;  alias, 1 drivers
v0x5f5aced5a9d0_0 .net "out", 0 0, L_0x5f5acee17010;  alias, 1 drivers
v0x5f5aced5aaf0_0 .net "temp_out", 0 0, L_0x5f5acee16f60;  1 drivers
S_0x5f5aced59a10 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced59830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee16f60 .functor NAND 1, L_0x5f5acee17da0, L_0x5f5acee17ac0, C4<1>, C4<1>;
v0x5f5aced59c80_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced59d40_0 .net "in_b", 0 0, L_0x5f5acee17ac0;  alias, 1 drivers
v0x5f5aced59e00_0 .net "out", 0 0, L_0x5f5acee16f60;  alias, 1 drivers
S_0x5f5aced59f20 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced59830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced5a690_0 .net "in_a", 0 0, L_0x5f5acee16f60;  alias, 1 drivers
v0x5f5aced5a730_0 .net "out", 0 0, L_0x5f5acee17010;  alias, 1 drivers
S_0x5f5aced5a140 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced59f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee17010 .functor NAND 1, L_0x5f5acee16f60, L_0x5f5acee16f60, C4<1>, C4<1>;
v0x5f5aced5a3b0_0 .net "in_a", 0 0, L_0x5f5acee16f60;  alias, 1 drivers
v0x5f5aced5a4a0_0 .net "in_b", 0 0, L_0x5f5acee16f60;  alias, 1 drivers
v0x5f5aced5a590_0 .net "out", 0 0, L_0x5f5acee17010;  alias, 1 drivers
S_0x5f5aced5abb0 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5aced58250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced5b2b0_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced5b350_0 .net "out", 0 0, L_0x5f5acee16d50;  alias, 1 drivers
S_0x5f5aced5ad80 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced5abb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee16d50 .functor NAND 1, L_0x5f5acee17da0, L_0x5f5acee17da0, C4<1>, C4<1>;
v0x5f5aced5afd0_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced5b090_0 .net "in_b", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced5b150_0 .net "out", 0 0, L_0x5f5acee16d50;  alias, 1 drivers
S_0x5f5aced5b450 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5aced58250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced60f00_0 .net "branch1_out", 0 0, L_0x5f5acee17220;  1 drivers
v0x5f5aced61030_0 .net "branch2_out", 0 0, L_0x5f5acee17540;  1 drivers
v0x5f5aced61180_0 .net "in_a", 0 0, L_0x5f5acee16eb0;  alias, 1 drivers
v0x5f5aced61250_0 .net "in_b", 0 0, L_0x5f5acee17010;  alias, 1 drivers
v0x5f5aced612f0_0 .net "out", 0 0, L_0x5f5acee17860;  alias, 1 drivers
v0x5f5aced61390_0 .net "temp1_out", 0 0, L_0x5f5acee17170;  1 drivers
v0x5f5aced61430_0 .net "temp2_out", 0 0, L_0x5f5acee17490;  1 drivers
v0x5f5aced614d0_0 .net "temp3_out", 0 0, L_0x5f5acee177b0;  1 drivers
S_0x5f5aced5b680 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5aced5b450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced5c740_0 .net "in_a", 0 0, L_0x5f5acee16eb0;  alias, 1 drivers
v0x5f5aced5c7e0_0 .net "in_b", 0 0, L_0x5f5acee16eb0;  alias, 1 drivers
v0x5f5aced5c8a0_0 .net "out", 0 0, L_0x5f5acee17170;  alias, 1 drivers
v0x5f5aced5c9c0_0 .net "temp_out", 0 0, L_0x5f5acee170c0;  1 drivers
S_0x5f5aced5b8f0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced5b680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee170c0 .functor NAND 1, L_0x5f5acee16eb0, L_0x5f5acee16eb0, C4<1>, C4<1>;
v0x5f5aced5bb60_0 .net "in_a", 0 0, L_0x5f5acee16eb0;  alias, 1 drivers
v0x5f5aced5bc20_0 .net "in_b", 0 0, L_0x5f5acee16eb0;  alias, 1 drivers
v0x5f5aced5bd70_0 .net "out", 0 0, L_0x5f5acee170c0;  alias, 1 drivers
S_0x5f5aced5be70 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced5b680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced5c590_0 .net "in_a", 0 0, L_0x5f5acee170c0;  alias, 1 drivers
v0x5f5aced5c630_0 .net "out", 0 0, L_0x5f5acee17170;  alias, 1 drivers
S_0x5f5aced5c040 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced5be70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee17170 .functor NAND 1, L_0x5f5acee170c0, L_0x5f5acee170c0, C4<1>, C4<1>;
v0x5f5aced5c2b0_0 .net "in_a", 0 0, L_0x5f5acee170c0;  alias, 1 drivers
v0x5f5aced5c3a0_0 .net "in_b", 0 0, L_0x5f5acee170c0;  alias, 1 drivers
v0x5f5aced5c490_0 .net "out", 0 0, L_0x5f5acee17170;  alias, 1 drivers
S_0x5f5aced5cb30 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5aced5b450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced5db60_0 .net "in_a", 0 0, L_0x5f5acee17010;  alias, 1 drivers
v0x5f5aced5dc00_0 .net "in_b", 0 0, L_0x5f5acee17010;  alias, 1 drivers
v0x5f5aced5dcc0_0 .net "out", 0 0, L_0x5f5acee17490;  alias, 1 drivers
v0x5f5aced5dde0_0 .net "temp_out", 0 0, L_0x5f5acee173e0;  1 drivers
S_0x5f5aced5cd10 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced5cb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee173e0 .functor NAND 1, L_0x5f5acee17010, L_0x5f5acee17010, C4<1>, C4<1>;
v0x5f5aced5cf80_0 .net "in_a", 0 0, L_0x5f5acee17010;  alias, 1 drivers
v0x5f5aced5d040_0 .net "in_b", 0 0, L_0x5f5acee17010;  alias, 1 drivers
v0x5f5aced5d190_0 .net "out", 0 0, L_0x5f5acee173e0;  alias, 1 drivers
S_0x5f5aced5d290 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced5cb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced5d9b0_0 .net "in_a", 0 0, L_0x5f5acee173e0;  alias, 1 drivers
v0x5f5aced5da50_0 .net "out", 0 0, L_0x5f5acee17490;  alias, 1 drivers
S_0x5f5aced5d460 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced5d290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee17490 .functor NAND 1, L_0x5f5acee173e0, L_0x5f5acee173e0, C4<1>, C4<1>;
v0x5f5aced5d6d0_0 .net "in_a", 0 0, L_0x5f5acee173e0;  alias, 1 drivers
v0x5f5aced5d7c0_0 .net "in_b", 0 0, L_0x5f5acee173e0;  alias, 1 drivers
v0x5f5aced5d8b0_0 .net "out", 0 0, L_0x5f5acee17490;  alias, 1 drivers
S_0x5f5aced5df50 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5aced5b450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced5ef90_0 .net "in_a", 0 0, L_0x5f5acee17220;  alias, 1 drivers
v0x5f5aced5f060_0 .net "in_b", 0 0, L_0x5f5acee17540;  alias, 1 drivers
v0x5f5aced5f130_0 .net "out", 0 0, L_0x5f5acee177b0;  alias, 1 drivers
v0x5f5aced5f250_0 .net "temp_out", 0 0, L_0x5f5acee17700;  1 drivers
S_0x5f5aced5e130 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced5df50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee17700 .functor NAND 1, L_0x5f5acee17220, L_0x5f5acee17540, C4<1>, C4<1>;
v0x5f5aced5e380_0 .net "in_a", 0 0, L_0x5f5acee17220;  alias, 1 drivers
v0x5f5aced5e460_0 .net "in_b", 0 0, L_0x5f5acee17540;  alias, 1 drivers
v0x5f5aced5e520_0 .net "out", 0 0, L_0x5f5acee17700;  alias, 1 drivers
S_0x5f5aced5e670 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced5df50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced5ede0_0 .net "in_a", 0 0, L_0x5f5acee17700;  alias, 1 drivers
v0x5f5aced5ee80_0 .net "out", 0 0, L_0x5f5acee177b0;  alias, 1 drivers
S_0x5f5aced5e890 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced5e670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee177b0 .functor NAND 1, L_0x5f5acee17700, L_0x5f5acee17700, C4<1>, C4<1>;
v0x5f5aced5eb00_0 .net "in_a", 0 0, L_0x5f5acee17700;  alias, 1 drivers
v0x5f5aced5ebf0_0 .net "in_b", 0 0, L_0x5f5acee17700;  alias, 1 drivers
v0x5f5aced5ece0_0 .net "out", 0 0, L_0x5f5acee177b0;  alias, 1 drivers
S_0x5f5aced5f3a0 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5aced5b450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced5fad0_0 .net "in_a", 0 0, L_0x5f5acee17170;  alias, 1 drivers
v0x5f5aced5fb70_0 .net "out", 0 0, L_0x5f5acee17220;  alias, 1 drivers
S_0x5f5aced5f570 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced5f3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee17220 .functor NAND 1, L_0x5f5acee17170, L_0x5f5acee17170, C4<1>, C4<1>;
v0x5f5aced5f7e0_0 .net "in_a", 0 0, L_0x5f5acee17170;  alias, 1 drivers
v0x5f5aced5f8a0_0 .net "in_b", 0 0, L_0x5f5acee17170;  alias, 1 drivers
v0x5f5aced5f9f0_0 .net "out", 0 0, L_0x5f5acee17220;  alias, 1 drivers
S_0x5f5aced5fc70 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5aced5b450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced60440_0 .net "in_a", 0 0, L_0x5f5acee17490;  alias, 1 drivers
v0x5f5aced604e0_0 .net "out", 0 0, L_0x5f5acee17540;  alias, 1 drivers
S_0x5f5aced5fee0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced5fc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee17540 .functor NAND 1, L_0x5f5acee17490, L_0x5f5acee17490, C4<1>, C4<1>;
v0x5f5aced60150_0 .net "in_a", 0 0, L_0x5f5acee17490;  alias, 1 drivers
v0x5f5aced60210_0 .net "in_b", 0 0, L_0x5f5acee17490;  alias, 1 drivers
v0x5f5aced60360_0 .net "out", 0 0, L_0x5f5acee17540;  alias, 1 drivers
S_0x5f5aced605e0 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5aced5b450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced60d80_0 .net "in_a", 0 0, L_0x5f5acee177b0;  alias, 1 drivers
v0x5f5aced60e20_0 .net "out", 0 0, L_0x5f5acee17860;  alias, 1 drivers
S_0x5f5aced60800 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced605e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee17860 .functor NAND 1, L_0x5f5acee177b0, L_0x5f5acee177b0, C4<1>, C4<1>;
v0x5f5aced60a70_0 .net "in_a", 0 0, L_0x5f5acee177b0;  alias, 1 drivers
v0x5f5aced60b30_0 .net "in_b", 0 0, L_0x5f5acee177b0;  alias, 1 drivers
v0x5f5aced60c80_0 .net "out", 0 0, L_0x5f5acee17860;  alias, 1 drivers
S_0x5f5aced61dc0 .scope module, "mux_gate2" "Mux" 4 9, 5 3 0, S_0x5f5aced13e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5aced6b160_0 .net "in_a", 0 0, L_0x5f5acee0bad0;  1 drivers
v0x5f5aced6b200_0 .net "in_b", 0 0, L_0x5f5acee0bb70;  1 drivers
v0x5f5aced6b310_0 .net "out", 0 0, L_0x5f5acee0b950;  1 drivers
v0x5f5aced6b3b0_0 .net "sel", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced6b450_0 .net "sel_out", 0 0, L_0x5f5acee0b180;  1 drivers
v0x5f5aced6b5d0_0 .net "temp_a_out", 0 0, L_0x5f5acee0b260;  1 drivers
v0x5f5aced6b780_0 .net "temp_b_out", 0 0, L_0x5f5acee0b340;  1 drivers
S_0x5f5aced61fc0 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5aced61dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced62fd0_0 .net "in_a", 0 0, L_0x5f5acee0bad0;  alias, 1 drivers
v0x5f5aced630a0_0 .net "in_b", 0 0, L_0x5f5acee0b180;  alias, 1 drivers
v0x5f5aced63170_0 .net "out", 0 0, L_0x5f5acee0b260;  alias, 1 drivers
v0x5f5aced63290_0 .net "temp_out", 0 0, L_0x5f5acee0b1f0;  1 drivers
S_0x5f5aced621e0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced61fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0b1f0 .functor NAND 1, L_0x5f5acee0bad0, L_0x5f5acee0b180, C4<1>, C4<1>;
v0x5f5aced62450_0 .net "in_a", 0 0, L_0x5f5acee0bad0;  alias, 1 drivers
v0x5f5aced62530_0 .net "in_b", 0 0, L_0x5f5acee0b180;  alias, 1 drivers
v0x5f5aced625f0_0 .net "out", 0 0, L_0x5f5acee0b1f0;  alias, 1 drivers
S_0x5f5aced62710 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced61fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced62e50_0 .net "in_a", 0 0, L_0x5f5acee0b1f0;  alias, 1 drivers
v0x5f5aced62ef0_0 .net "out", 0 0, L_0x5f5acee0b260;  alias, 1 drivers
S_0x5f5aced62930 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced62710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0b260 .functor NAND 1, L_0x5f5acee0b1f0, L_0x5f5acee0b1f0, C4<1>, C4<1>;
v0x5f5aced62ba0_0 .net "in_a", 0 0, L_0x5f5acee0b1f0;  alias, 1 drivers
v0x5f5aced62c60_0 .net "in_b", 0 0, L_0x5f5acee0b1f0;  alias, 1 drivers
v0x5f5aced62d50_0 .net "out", 0 0, L_0x5f5acee0b260;  alias, 1 drivers
S_0x5f5aced63350 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5aced61dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced64360_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced64400_0 .net "in_b", 0 0, L_0x5f5acee0bb70;  alias, 1 drivers
v0x5f5aced644f0_0 .net "out", 0 0, L_0x5f5acee0b340;  alias, 1 drivers
v0x5f5aced64610_0 .net "temp_out", 0 0, L_0x5f5acee0b2d0;  1 drivers
S_0x5f5aced63530 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced63350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0b2d0 .functor NAND 1, L_0x5f5acee17da0, L_0x5f5acee0bb70, C4<1>, C4<1>;
v0x5f5aced637a0_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced63860_0 .net "in_b", 0 0, L_0x5f5acee0bb70;  alias, 1 drivers
v0x5f5aced63920_0 .net "out", 0 0, L_0x5f5acee0b2d0;  alias, 1 drivers
S_0x5f5aced63a40 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced63350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced641b0_0 .net "in_a", 0 0, L_0x5f5acee0b2d0;  alias, 1 drivers
v0x5f5aced64250_0 .net "out", 0 0, L_0x5f5acee0b340;  alias, 1 drivers
S_0x5f5aced63c60 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced63a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0b340 .functor NAND 1, L_0x5f5acee0b2d0, L_0x5f5acee0b2d0, C4<1>, C4<1>;
v0x5f5aced63ed0_0 .net "in_a", 0 0, L_0x5f5acee0b2d0;  alias, 1 drivers
v0x5f5aced63fc0_0 .net "in_b", 0 0, L_0x5f5acee0b2d0;  alias, 1 drivers
v0x5f5aced640b0_0 .net "out", 0 0, L_0x5f5acee0b340;  alias, 1 drivers
S_0x5f5aced64760 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5aced61dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced64e60_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced64f00_0 .net "out", 0 0, L_0x5f5acee0b180;  alias, 1 drivers
S_0x5f5aced64930 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced64760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0b180 .functor NAND 1, L_0x5f5acee17da0, L_0x5f5acee17da0, C4<1>, C4<1>;
v0x5f5aced64b80_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced64c40_0 .net "in_b", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced64d00_0 .net "out", 0 0, L_0x5f5acee0b180;  alias, 1 drivers
S_0x5f5aced65000 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5aced61dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced6aab0_0 .net "branch1_out", 0 0, L_0x5f5acee0b490;  1 drivers
v0x5f5aced6abe0_0 .net "branch2_out", 0 0, L_0x5f5acee0b6f0;  1 drivers
v0x5f5aced6ad30_0 .net "in_a", 0 0, L_0x5f5acee0b260;  alias, 1 drivers
v0x5f5aced6ae00_0 .net "in_b", 0 0, L_0x5f5acee0b340;  alias, 1 drivers
v0x5f5aced6aea0_0 .net "out", 0 0, L_0x5f5acee0b950;  alias, 1 drivers
v0x5f5aced6af40_0 .net "temp1_out", 0 0, L_0x5f5acee0b420;  1 drivers
v0x5f5aced6afe0_0 .net "temp2_out", 0 0, L_0x5f5acee0b680;  1 drivers
v0x5f5aced6b080_0 .net "temp3_out", 0 0, L_0x5f5acee0b8e0;  1 drivers
S_0x5f5aced65230 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5aced65000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced662f0_0 .net "in_a", 0 0, L_0x5f5acee0b260;  alias, 1 drivers
v0x5f5aced66390_0 .net "in_b", 0 0, L_0x5f5acee0b260;  alias, 1 drivers
v0x5f5aced66450_0 .net "out", 0 0, L_0x5f5acee0b420;  alias, 1 drivers
v0x5f5aced66570_0 .net "temp_out", 0 0, L_0x5f5acee0b3b0;  1 drivers
S_0x5f5aced654a0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced65230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0b3b0 .functor NAND 1, L_0x5f5acee0b260, L_0x5f5acee0b260, C4<1>, C4<1>;
v0x5f5aced65710_0 .net "in_a", 0 0, L_0x5f5acee0b260;  alias, 1 drivers
v0x5f5aced657d0_0 .net "in_b", 0 0, L_0x5f5acee0b260;  alias, 1 drivers
v0x5f5aced65920_0 .net "out", 0 0, L_0x5f5acee0b3b0;  alias, 1 drivers
S_0x5f5aced65a20 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced65230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced66140_0 .net "in_a", 0 0, L_0x5f5acee0b3b0;  alias, 1 drivers
v0x5f5aced661e0_0 .net "out", 0 0, L_0x5f5acee0b420;  alias, 1 drivers
S_0x5f5aced65bf0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced65a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0b420 .functor NAND 1, L_0x5f5acee0b3b0, L_0x5f5acee0b3b0, C4<1>, C4<1>;
v0x5f5aced65e60_0 .net "in_a", 0 0, L_0x5f5acee0b3b0;  alias, 1 drivers
v0x5f5aced65f50_0 .net "in_b", 0 0, L_0x5f5acee0b3b0;  alias, 1 drivers
v0x5f5aced66040_0 .net "out", 0 0, L_0x5f5acee0b420;  alias, 1 drivers
S_0x5f5aced666e0 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5aced65000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced67710_0 .net "in_a", 0 0, L_0x5f5acee0b340;  alias, 1 drivers
v0x5f5aced677b0_0 .net "in_b", 0 0, L_0x5f5acee0b340;  alias, 1 drivers
v0x5f5aced67870_0 .net "out", 0 0, L_0x5f5acee0b680;  alias, 1 drivers
v0x5f5aced67990_0 .net "temp_out", 0 0, L_0x5f5acee0b610;  1 drivers
S_0x5f5aced668c0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced666e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0b610 .functor NAND 1, L_0x5f5acee0b340, L_0x5f5acee0b340, C4<1>, C4<1>;
v0x5f5aced66b30_0 .net "in_a", 0 0, L_0x5f5acee0b340;  alias, 1 drivers
v0x5f5aced66bf0_0 .net "in_b", 0 0, L_0x5f5acee0b340;  alias, 1 drivers
v0x5f5aced66d40_0 .net "out", 0 0, L_0x5f5acee0b610;  alias, 1 drivers
S_0x5f5aced66e40 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced666e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced67560_0 .net "in_a", 0 0, L_0x5f5acee0b610;  alias, 1 drivers
v0x5f5aced67600_0 .net "out", 0 0, L_0x5f5acee0b680;  alias, 1 drivers
S_0x5f5aced67010 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced66e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0b680 .functor NAND 1, L_0x5f5acee0b610, L_0x5f5acee0b610, C4<1>, C4<1>;
v0x5f5aced67280_0 .net "in_a", 0 0, L_0x5f5acee0b610;  alias, 1 drivers
v0x5f5aced67370_0 .net "in_b", 0 0, L_0x5f5acee0b610;  alias, 1 drivers
v0x5f5aced67460_0 .net "out", 0 0, L_0x5f5acee0b680;  alias, 1 drivers
S_0x5f5aced67b00 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5aced65000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced68b40_0 .net "in_a", 0 0, L_0x5f5acee0b490;  alias, 1 drivers
v0x5f5aced68c10_0 .net "in_b", 0 0, L_0x5f5acee0b6f0;  alias, 1 drivers
v0x5f5aced68ce0_0 .net "out", 0 0, L_0x5f5acee0b8e0;  alias, 1 drivers
v0x5f5aced68e00_0 .net "temp_out", 0 0, L_0x5f5acee0b870;  1 drivers
S_0x5f5aced67ce0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced67b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0b870 .functor NAND 1, L_0x5f5acee0b490, L_0x5f5acee0b6f0, C4<1>, C4<1>;
v0x5f5aced67f30_0 .net "in_a", 0 0, L_0x5f5acee0b490;  alias, 1 drivers
v0x5f5aced68010_0 .net "in_b", 0 0, L_0x5f5acee0b6f0;  alias, 1 drivers
v0x5f5aced680d0_0 .net "out", 0 0, L_0x5f5acee0b870;  alias, 1 drivers
S_0x5f5aced68220 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced67b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced68990_0 .net "in_a", 0 0, L_0x5f5acee0b870;  alias, 1 drivers
v0x5f5aced68a30_0 .net "out", 0 0, L_0x5f5acee0b8e0;  alias, 1 drivers
S_0x5f5aced68440 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced68220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0b8e0 .functor NAND 1, L_0x5f5acee0b870, L_0x5f5acee0b870, C4<1>, C4<1>;
v0x5f5aced686b0_0 .net "in_a", 0 0, L_0x5f5acee0b870;  alias, 1 drivers
v0x5f5aced687a0_0 .net "in_b", 0 0, L_0x5f5acee0b870;  alias, 1 drivers
v0x5f5aced68890_0 .net "out", 0 0, L_0x5f5acee0b8e0;  alias, 1 drivers
S_0x5f5aced68f50 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5aced65000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced69680_0 .net "in_a", 0 0, L_0x5f5acee0b420;  alias, 1 drivers
v0x5f5aced69720_0 .net "out", 0 0, L_0x5f5acee0b490;  alias, 1 drivers
S_0x5f5aced69120 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced68f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0b490 .functor NAND 1, L_0x5f5acee0b420, L_0x5f5acee0b420, C4<1>, C4<1>;
v0x5f5aced69390_0 .net "in_a", 0 0, L_0x5f5acee0b420;  alias, 1 drivers
v0x5f5aced69450_0 .net "in_b", 0 0, L_0x5f5acee0b420;  alias, 1 drivers
v0x5f5aced695a0_0 .net "out", 0 0, L_0x5f5acee0b490;  alias, 1 drivers
S_0x5f5aced69820 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5aced65000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced69ff0_0 .net "in_a", 0 0, L_0x5f5acee0b680;  alias, 1 drivers
v0x5f5aced6a090_0 .net "out", 0 0, L_0x5f5acee0b6f0;  alias, 1 drivers
S_0x5f5aced69a90 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced69820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0b6f0 .functor NAND 1, L_0x5f5acee0b680, L_0x5f5acee0b680, C4<1>, C4<1>;
v0x5f5aced69d00_0 .net "in_a", 0 0, L_0x5f5acee0b680;  alias, 1 drivers
v0x5f5aced69dc0_0 .net "in_b", 0 0, L_0x5f5acee0b680;  alias, 1 drivers
v0x5f5aced69f10_0 .net "out", 0 0, L_0x5f5acee0b6f0;  alias, 1 drivers
S_0x5f5aced6a190 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5aced65000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced6a930_0 .net "in_a", 0 0, L_0x5f5acee0b8e0;  alias, 1 drivers
v0x5f5aced6a9d0_0 .net "out", 0 0, L_0x5f5acee0b950;  alias, 1 drivers
S_0x5f5aced6a3b0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced6a190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0b950 .functor NAND 1, L_0x5f5acee0b8e0, L_0x5f5acee0b8e0, C4<1>, C4<1>;
v0x5f5aced6a620_0 .net "in_a", 0 0, L_0x5f5acee0b8e0;  alias, 1 drivers
v0x5f5aced6a6e0_0 .net "in_b", 0 0, L_0x5f5acee0b8e0;  alias, 1 drivers
v0x5f5aced6a830_0 .net "out", 0 0, L_0x5f5acee0b950;  alias, 1 drivers
S_0x5f5aced6b970 .scope module, "mux_gate3" "Mux" 4 10, 5 3 0, S_0x5f5aced13e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5aced74cd0_0 .net "in_a", 0 0, L_0x5f5acee0c720;  1 drivers
v0x5f5aced74d70_0 .net "in_b", 0 0, L_0x5f5acee0c8d0;  1 drivers
v0x5f5aced74e80_0 .net "out", 0 0, L_0x5f5acee0c560;  1 drivers
v0x5f5aced74f20_0 .net "sel", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced74fc0_0 .net "sel_out", 0 0, L_0x5f5acee0bc10;  1 drivers
v0x5f5aced75140_0 .net "temp_a_out", 0 0, L_0x5f5acee0bcf0;  1 drivers
v0x5f5aced752f0_0 .net "temp_b_out", 0 0, L_0x5f5acee0bdd0;  1 drivers
S_0x5f5aced6bb70 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5aced6b970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced6cbd0_0 .net "in_a", 0 0, L_0x5f5acee0c720;  alias, 1 drivers
v0x5f5aced6cca0_0 .net "in_b", 0 0, L_0x5f5acee0bc10;  alias, 1 drivers
v0x5f5aced6cd70_0 .net "out", 0 0, L_0x5f5acee0bcf0;  alias, 1 drivers
v0x5f5aced6ce90_0 .net "temp_out", 0 0, L_0x5f5acee0bc80;  1 drivers
S_0x5f5aced6bde0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced6bb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0bc80 .functor NAND 1, L_0x5f5acee0c720, L_0x5f5acee0bc10, C4<1>, C4<1>;
v0x5f5aced6c050_0 .net "in_a", 0 0, L_0x5f5acee0c720;  alias, 1 drivers
v0x5f5aced6c130_0 .net "in_b", 0 0, L_0x5f5acee0bc10;  alias, 1 drivers
v0x5f5aced6c1f0_0 .net "out", 0 0, L_0x5f5acee0bc80;  alias, 1 drivers
S_0x5f5aced6c310 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced6bb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced6ca50_0 .net "in_a", 0 0, L_0x5f5acee0bc80;  alias, 1 drivers
v0x5f5aced6caf0_0 .net "out", 0 0, L_0x5f5acee0bcf0;  alias, 1 drivers
S_0x5f5aced6c530 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced6c310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0bcf0 .functor NAND 1, L_0x5f5acee0bc80, L_0x5f5acee0bc80, C4<1>, C4<1>;
v0x5f5aced6c7a0_0 .net "in_a", 0 0, L_0x5f5acee0bc80;  alias, 1 drivers
v0x5f5aced6c860_0 .net "in_b", 0 0, L_0x5f5acee0bc80;  alias, 1 drivers
v0x5f5aced6c950_0 .net "out", 0 0, L_0x5f5acee0bcf0;  alias, 1 drivers
S_0x5f5aced6cf50 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5aced6b970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced6df60_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced6e000_0 .net "in_b", 0 0, L_0x5f5acee0c8d0;  alias, 1 drivers
v0x5f5aced6e0f0_0 .net "out", 0 0, L_0x5f5acee0bdd0;  alias, 1 drivers
v0x5f5aced6e210_0 .net "temp_out", 0 0, L_0x5f5acee0bd60;  1 drivers
S_0x5f5aced6d130 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced6cf50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0bd60 .functor NAND 1, L_0x5f5acee17da0, L_0x5f5acee0c8d0, C4<1>, C4<1>;
v0x5f5aced6d3a0_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced6d460_0 .net "in_b", 0 0, L_0x5f5acee0c8d0;  alias, 1 drivers
v0x5f5aced6d520_0 .net "out", 0 0, L_0x5f5acee0bd60;  alias, 1 drivers
S_0x5f5aced6d640 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced6cf50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced6ddb0_0 .net "in_a", 0 0, L_0x5f5acee0bd60;  alias, 1 drivers
v0x5f5aced6de50_0 .net "out", 0 0, L_0x5f5acee0bdd0;  alias, 1 drivers
S_0x5f5aced6d860 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced6d640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0bdd0 .functor NAND 1, L_0x5f5acee0bd60, L_0x5f5acee0bd60, C4<1>, C4<1>;
v0x5f5aced6dad0_0 .net "in_a", 0 0, L_0x5f5acee0bd60;  alias, 1 drivers
v0x5f5aced6dbc0_0 .net "in_b", 0 0, L_0x5f5acee0bd60;  alias, 1 drivers
v0x5f5aced6dcb0_0 .net "out", 0 0, L_0x5f5acee0bdd0;  alias, 1 drivers
S_0x5f5aced6e2d0 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5aced6b970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced6e9d0_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced6ea70_0 .net "out", 0 0, L_0x5f5acee0bc10;  alias, 1 drivers
S_0x5f5aced6e4a0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced6e2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0bc10 .functor NAND 1, L_0x5f5acee17da0, L_0x5f5acee17da0, C4<1>, C4<1>;
v0x5f5aced6e6f0_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced6e7b0_0 .net "in_b", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced6e870_0 .net "out", 0 0, L_0x5f5acee0bc10;  alias, 1 drivers
S_0x5f5aced6eb70 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5aced6b970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced74620_0 .net "branch1_out", 0 0, L_0x5f5acee0bf20;  1 drivers
v0x5f5aced74750_0 .net "branch2_out", 0 0, L_0x5f5acee0c240;  1 drivers
v0x5f5aced748a0_0 .net "in_a", 0 0, L_0x5f5acee0bcf0;  alias, 1 drivers
v0x5f5aced74970_0 .net "in_b", 0 0, L_0x5f5acee0bdd0;  alias, 1 drivers
v0x5f5aced74a10_0 .net "out", 0 0, L_0x5f5acee0c560;  alias, 1 drivers
v0x5f5aced74ab0_0 .net "temp1_out", 0 0, L_0x5f5acee0beb0;  1 drivers
v0x5f5aced74b50_0 .net "temp2_out", 0 0, L_0x5f5acee0c190;  1 drivers
v0x5f5aced74bf0_0 .net "temp3_out", 0 0, L_0x5f5acee0c4b0;  1 drivers
S_0x5f5aced6eda0 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5aced6eb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced6fe60_0 .net "in_a", 0 0, L_0x5f5acee0bcf0;  alias, 1 drivers
v0x5f5aced6ff00_0 .net "in_b", 0 0, L_0x5f5acee0bcf0;  alias, 1 drivers
v0x5f5aced6ffc0_0 .net "out", 0 0, L_0x5f5acee0beb0;  alias, 1 drivers
v0x5f5aced700e0_0 .net "temp_out", 0 0, L_0x5f5acee0be40;  1 drivers
S_0x5f5aced6f010 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced6eda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0be40 .functor NAND 1, L_0x5f5acee0bcf0, L_0x5f5acee0bcf0, C4<1>, C4<1>;
v0x5f5aced6f280_0 .net "in_a", 0 0, L_0x5f5acee0bcf0;  alias, 1 drivers
v0x5f5aced6f340_0 .net "in_b", 0 0, L_0x5f5acee0bcf0;  alias, 1 drivers
v0x5f5aced6f490_0 .net "out", 0 0, L_0x5f5acee0be40;  alias, 1 drivers
S_0x5f5aced6f590 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced6eda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced6fcb0_0 .net "in_a", 0 0, L_0x5f5acee0be40;  alias, 1 drivers
v0x5f5aced6fd50_0 .net "out", 0 0, L_0x5f5acee0beb0;  alias, 1 drivers
S_0x5f5aced6f760 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced6f590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0beb0 .functor NAND 1, L_0x5f5acee0be40, L_0x5f5acee0be40, C4<1>, C4<1>;
v0x5f5aced6f9d0_0 .net "in_a", 0 0, L_0x5f5acee0be40;  alias, 1 drivers
v0x5f5aced6fac0_0 .net "in_b", 0 0, L_0x5f5acee0be40;  alias, 1 drivers
v0x5f5aced6fbb0_0 .net "out", 0 0, L_0x5f5acee0beb0;  alias, 1 drivers
S_0x5f5aced70250 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5aced6eb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced71280_0 .net "in_a", 0 0, L_0x5f5acee0bdd0;  alias, 1 drivers
v0x5f5aced71320_0 .net "in_b", 0 0, L_0x5f5acee0bdd0;  alias, 1 drivers
v0x5f5aced713e0_0 .net "out", 0 0, L_0x5f5acee0c190;  alias, 1 drivers
v0x5f5aced71500_0 .net "temp_out", 0 0, L_0x5f5acee0c0e0;  1 drivers
S_0x5f5aced70430 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced70250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0c0e0 .functor NAND 1, L_0x5f5acee0bdd0, L_0x5f5acee0bdd0, C4<1>, C4<1>;
v0x5f5aced706a0_0 .net "in_a", 0 0, L_0x5f5acee0bdd0;  alias, 1 drivers
v0x5f5aced70760_0 .net "in_b", 0 0, L_0x5f5acee0bdd0;  alias, 1 drivers
v0x5f5aced708b0_0 .net "out", 0 0, L_0x5f5acee0c0e0;  alias, 1 drivers
S_0x5f5aced709b0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced70250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced710d0_0 .net "in_a", 0 0, L_0x5f5acee0c0e0;  alias, 1 drivers
v0x5f5aced71170_0 .net "out", 0 0, L_0x5f5acee0c190;  alias, 1 drivers
S_0x5f5aced70b80 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced709b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0c190 .functor NAND 1, L_0x5f5acee0c0e0, L_0x5f5acee0c0e0, C4<1>, C4<1>;
v0x5f5aced70df0_0 .net "in_a", 0 0, L_0x5f5acee0c0e0;  alias, 1 drivers
v0x5f5aced70ee0_0 .net "in_b", 0 0, L_0x5f5acee0c0e0;  alias, 1 drivers
v0x5f5aced70fd0_0 .net "out", 0 0, L_0x5f5acee0c190;  alias, 1 drivers
S_0x5f5aced71670 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5aced6eb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced726b0_0 .net "in_a", 0 0, L_0x5f5acee0bf20;  alias, 1 drivers
v0x5f5aced72780_0 .net "in_b", 0 0, L_0x5f5acee0c240;  alias, 1 drivers
v0x5f5aced72850_0 .net "out", 0 0, L_0x5f5acee0c4b0;  alias, 1 drivers
v0x5f5aced72970_0 .net "temp_out", 0 0, L_0x5f5acee0c400;  1 drivers
S_0x5f5aced71850 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced71670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0c400 .functor NAND 1, L_0x5f5acee0bf20, L_0x5f5acee0c240, C4<1>, C4<1>;
v0x5f5aced71aa0_0 .net "in_a", 0 0, L_0x5f5acee0bf20;  alias, 1 drivers
v0x5f5aced71b80_0 .net "in_b", 0 0, L_0x5f5acee0c240;  alias, 1 drivers
v0x5f5aced71c40_0 .net "out", 0 0, L_0x5f5acee0c400;  alias, 1 drivers
S_0x5f5aced71d90 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced71670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced72500_0 .net "in_a", 0 0, L_0x5f5acee0c400;  alias, 1 drivers
v0x5f5aced725a0_0 .net "out", 0 0, L_0x5f5acee0c4b0;  alias, 1 drivers
S_0x5f5aced71fb0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced71d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0c4b0 .functor NAND 1, L_0x5f5acee0c400, L_0x5f5acee0c400, C4<1>, C4<1>;
v0x5f5aced72220_0 .net "in_a", 0 0, L_0x5f5acee0c400;  alias, 1 drivers
v0x5f5aced72310_0 .net "in_b", 0 0, L_0x5f5acee0c400;  alias, 1 drivers
v0x5f5aced72400_0 .net "out", 0 0, L_0x5f5acee0c4b0;  alias, 1 drivers
S_0x5f5aced72ac0 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5aced6eb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced731f0_0 .net "in_a", 0 0, L_0x5f5acee0beb0;  alias, 1 drivers
v0x5f5aced73290_0 .net "out", 0 0, L_0x5f5acee0bf20;  alias, 1 drivers
S_0x5f5aced72c90 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced72ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0bf20 .functor NAND 1, L_0x5f5acee0beb0, L_0x5f5acee0beb0, C4<1>, C4<1>;
v0x5f5aced72f00_0 .net "in_a", 0 0, L_0x5f5acee0beb0;  alias, 1 drivers
v0x5f5aced72fc0_0 .net "in_b", 0 0, L_0x5f5acee0beb0;  alias, 1 drivers
v0x5f5aced73110_0 .net "out", 0 0, L_0x5f5acee0bf20;  alias, 1 drivers
S_0x5f5aced73390 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5aced6eb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced73b60_0 .net "in_a", 0 0, L_0x5f5acee0c190;  alias, 1 drivers
v0x5f5aced73c00_0 .net "out", 0 0, L_0x5f5acee0c240;  alias, 1 drivers
S_0x5f5aced73600 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced73390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0c240 .functor NAND 1, L_0x5f5acee0c190, L_0x5f5acee0c190, C4<1>, C4<1>;
v0x5f5aced73870_0 .net "in_a", 0 0, L_0x5f5acee0c190;  alias, 1 drivers
v0x5f5aced73930_0 .net "in_b", 0 0, L_0x5f5acee0c190;  alias, 1 drivers
v0x5f5aced73a80_0 .net "out", 0 0, L_0x5f5acee0c240;  alias, 1 drivers
S_0x5f5aced73d00 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5aced6eb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced744a0_0 .net "in_a", 0 0, L_0x5f5acee0c4b0;  alias, 1 drivers
v0x5f5aced74540_0 .net "out", 0 0, L_0x5f5acee0c560;  alias, 1 drivers
S_0x5f5aced73f20 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced73d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0c560 .functor NAND 1, L_0x5f5acee0c4b0, L_0x5f5acee0c4b0, C4<1>, C4<1>;
v0x5f5aced74190_0 .net "in_a", 0 0, L_0x5f5acee0c4b0;  alias, 1 drivers
v0x5f5aced74250_0 .net "in_b", 0 0, L_0x5f5acee0c4b0;  alias, 1 drivers
v0x5f5aced743a0_0 .net "out", 0 0, L_0x5f5acee0c560;  alias, 1 drivers
S_0x5f5aced754e0 .scope module, "mux_gate4" "Mux" 4 11, 5 3 0, S_0x5f5aced13e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5aced7f050_0 .net "in_a", 0 0, L_0x5f5acee0d750;  1 drivers
v0x5f5aced7f0f0_0 .net "in_b", 0 0, L_0x5f5acee0d7f0;  1 drivers
v0x5f5aced7f200_0 .net "out", 0 0, L_0x5f5acee0d590;  1 drivers
v0x5f5aced7f2a0_0 .net "sel", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced7f340_0 .net "sel_out", 0 0, L_0x5f5acee0ca80;  1 drivers
v0x5f5aced7f4c0_0 .net "temp_a_out", 0 0, L_0x5f5acee0cbe0;  1 drivers
v0x5f5aced7f670_0 .net "temp_b_out", 0 0, L_0x5f5acee0cd40;  1 drivers
S_0x5f5aced756e0 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5aced754e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced76740_0 .net "in_a", 0 0, L_0x5f5acee0d750;  alias, 1 drivers
v0x5f5aced76810_0 .net "in_b", 0 0, L_0x5f5acee0ca80;  alias, 1 drivers
v0x5f5aced768e0_0 .net "out", 0 0, L_0x5f5acee0cbe0;  alias, 1 drivers
v0x5f5aced76a00_0 .net "temp_out", 0 0, L_0x5f5acee0cb30;  1 drivers
S_0x5f5aced75950 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced756e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0cb30 .functor NAND 1, L_0x5f5acee0d750, L_0x5f5acee0ca80, C4<1>, C4<1>;
v0x5f5aced75bc0_0 .net "in_a", 0 0, L_0x5f5acee0d750;  alias, 1 drivers
v0x5f5aced75ca0_0 .net "in_b", 0 0, L_0x5f5acee0ca80;  alias, 1 drivers
v0x5f5aced75d60_0 .net "out", 0 0, L_0x5f5acee0cb30;  alias, 1 drivers
S_0x5f5aced75e80 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced756e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced765c0_0 .net "in_a", 0 0, L_0x5f5acee0cb30;  alias, 1 drivers
v0x5f5aced76660_0 .net "out", 0 0, L_0x5f5acee0cbe0;  alias, 1 drivers
S_0x5f5aced760a0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced75e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0cbe0 .functor NAND 1, L_0x5f5acee0cb30, L_0x5f5acee0cb30, C4<1>, C4<1>;
v0x5f5aced76310_0 .net "in_a", 0 0, L_0x5f5acee0cb30;  alias, 1 drivers
v0x5f5aced763d0_0 .net "in_b", 0 0, L_0x5f5acee0cb30;  alias, 1 drivers
v0x5f5aced764c0_0 .net "out", 0 0, L_0x5f5acee0cbe0;  alias, 1 drivers
S_0x5f5aced76ac0 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5aced754e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced77ad0_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced77b70_0 .net "in_b", 0 0, L_0x5f5acee0d7f0;  alias, 1 drivers
v0x5f5aced77c60_0 .net "out", 0 0, L_0x5f5acee0cd40;  alias, 1 drivers
v0x5f5aced77d80_0 .net "temp_out", 0 0, L_0x5f5acee0cc90;  1 drivers
S_0x5f5aced76ca0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced76ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0cc90 .functor NAND 1, L_0x5f5acee17da0, L_0x5f5acee0d7f0, C4<1>, C4<1>;
v0x5f5aced76f10_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced76fd0_0 .net "in_b", 0 0, L_0x5f5acee0d7f0;  alias, 1 drivers
v0x5f5aced77090_0 .net "out", 0 0, L_0x5f5acee0cc90;  alias, 1 drivers
S_0x5f5aced771b0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced76ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced77920_0 .net "in_a", 0 0, L_0x5f5acee0cc90;  alias, 1 drivers
v0x5f5aced779c0_0 .net "out", 0 0, L_0x5f5acee0cd40;  alias, 1 drivers
S_0x5f5aced773d0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced771b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0cd40 .functor NAND 1, L_0x5f5acee0cc90, L_0x5f5acee0cc90, C4<1>, C4<1>;
v0x5f5aced77640_0 .net "in_a", 0 0, L_0x5f5acee0cc90;  alias, 1 drivers
v0x5f5aced77730_0 .net "in_b", 0 0, L_0x5f5acee0cc90;  alias, 1 drivers
v0x5f5aced77820_0 .net "out", 0 0, L_0x5f5acee0cd40;  alias, 1 drivers
S_0x5f5aced77e40 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5aced754e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced78540_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced78df0_0 .net "out", 0 0, L_0x5f5acee0ca80;  alias, 1 drivers
S_0x5f5aced78010 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced77e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0ca80 .functor NAND 1, L_0x5f5acee17da0, L_0x5f5acee17da0, C4<1>, C4<1>;
v0x5f5aced78260_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced78320_0 .net "in_b", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced783e0_0 .net "out", 0 0, L_0x5f5acee0ca80;  alias, 1 drivers
S_0x5f5aced78ef0 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5aced754e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced7e9a0_0 .net "branch1_out", 0 0, L_0x5f5acee0cf50;  1 drivers
v0x5f5aced7ead0_0 .net "branch2_out", 0 0, L_0x5f5acee0d270;  1 drivers
v0x5f5aced7ec20_0 .net "in_a", 0 0, L_0x5f5acee0cbe0;  alias, 1 drivers
v0x5f5aced7ecf0_0 .net "in_b", 0 0, L_0x5f5acee0cd40;  alias, 1 drivers
v0x5f5aced7ed90_0 .net "out", 0 0, L_0x5f5acee0d590;  alias, 1 drivers
v0x5f5aced7ee30_0 .net "temp1_out", 0 0, L_0x5f5acee0cea0;  1 drivers
v0x5f5aced7eed0_0 .net "temp2_out", 0 0, L_0x5f5acee0d1c0;  1 drivers
v0x5f5aced7ef70_0 .net "temp3_out", 0 0, L_0x5f5acee0d4e0;  1 drivers
S_0x5f5aced79120 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5aced78ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced7a1e0_0 .net "in_a", 0 0, L_0x5f5acee0cbe0;  alias, 1 drivers
v0x5f5aced7a280_0 .net "in_b", 0 0, L_0x5f5acee0cbe0;  alias, 1 drivers
v0x5f5aced7a340_0 .net "out", 0 0, L_0x5f5acee0cea0;  alias, 1 drivers
v0x5f5aced7a460_0 .net "temp_out", 0 0, L_0x5f5acee0cdf0;  1 drivers
S_0x5f5aced79390 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced79120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0cdf0 .functor NAND 1, L_0x5f5acee0cbe0, L_0x5f5acee0cbe0, C4<1>, C4<1>;
v0x5f5aced79600_0 .net "in_a", 0 0, L_0x5f5acee0cbe0;  alias, 1 drivers
v0x5f5aced796c0_0 .net "in_b", 0 0, L_0x5f5acee0cbe0;  alias, 1 drivers
v0x5f5aced79810_0 .net "out", 0 0, L_0x5f5acee0cdf0;  alias, 1 drivers
S_0x5f5aced79910 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced79120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced7a030_0 .net "in_a", 0 0, L_0x5f5acee0cdf0;  alias, 1 drivers
v0x5f5aced7a0d0_0 .net "out", 0 0, L_0x5f5acee0cea0;  alias, 1 drivers
S_0x5f5aced79ae0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced79910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0cea0 .functor NAND 1, L_0x5f5acee0cdf0, L_0x5f5acee0cdf0, C4<1>, C4<1>;
v0x5f5aced79d50_0 .net "in_a", 0 0, L_0x5f5acee0cdf0;  alias, 1 drivers
v0x5f5aced79e40_0 .net "in_b", 0 0, L_0x5f5acee0cdf0;  alias, 1 drivers
v0x5f5aced79f30_0 .net "out", 0 0, L_0x5f5acee0cea0;  alias, 1 drivers
S_0x5f5aced7a5d0 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5aced78ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced7b600_0 .net "in_a", 0 0, L_0x5f5acee0cd40;  alias, 1 drivers
v0x5f5aced7b6a0_0 .net "in_b", 0 0, L_0x5f5acee0cd40;  alias, 1 drivers
v0x5f5aced7b760_0 .net "out", 0 0, L_0x5f5acee0d1c0;  alias, 1 drivers
v0x5f5aced7b880_0 .net "temp_out", 0 0, L_0x5f5acee0d110;  1 drivers
S_0x5f5aced7a7b0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced7a5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0d110 .functor NAND 1, L_0x5f5acee0cd40, L_0x5f5acee0cd40, C4<1>, C4<1>;
v0x5f5aced7aa20_0 .net "in_a", 0 0, L_0x5f5acee0cd40;  alias, 1 drivers
v0x5f5aced7aae0_0 .net "in_b", 0 0, L_0x5f5acee0cd40;  alias, 1 drivers
v0x5f5aced7ac30_0 .net "out", 0 0, L_0x5f5acee0d110;  alias, 1 drivers
S_0x5f5aced7ad30 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced7a5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced7b450_0 .net "in_a", 0 0, L_0x5f5acee0d110;  alias, 1 drivers
v0x5f5aced7b4f0_0 .net "out", 0 0, L_0x5f5acee0d1c0;  alias, 1 drivers
S_0x5f5aced7af00 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced7ad30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0d1c0 .functor NAND 1, L_0x5f5acee0d110, L_0x5f5acee0d110, C4<1>, C4<1>;
v0x5f5aced7b170_0 .net "in_a", 0 0, L_0x5f5acee0d110;  alias, 1 drivers
v0x5f5aced7b260_0 .net "in_b", 0 0, L_0x5f5acee0d110;  alias, 1 drivers
v0x5f5aced7b350_0 .net "out", 0 0, L_0x5f5acee0d1c0;  alias, 1 drivers
S_0x5f5aced7b9f0 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5aced78ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced7ca30_0 .net "in_a", 0 0, L_0x5f5acee0cf50;  alias, 1 drivers
v0x5f5aced7cb00_0 .net "in_b", 0 0, L_0x5f5acee0d270;  alias, 1 drivers
v0x5f5aced7cbd0_0 .net "out", 0 0, L_0x5f5acee0d4e0;  alias, 1 drivers
v0x5f5aced7ccf0_0 .net "temp_out", 0 0, L_0x5f5acee0d430;  1 drivers
S_0x5f5aced7bbd0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced7b9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0d430 .functor NAND 1, L_0x5f5acee0cf50, L_0x5f5acee0d270, C4<1>, C4<1>;
v0x5f5aced7be20_0 .net "in_a", 0 0, L_0x5f5acee0cf50;  alias, 1 drivers
v0x5f5aced7bf00_0 .net "in_b", 0 0, L_0x5f5acee0d270;  alias, 1 drivers
v0x5f5aced7bfc0_0 .net "out", 0 0, L_0x5f5acee0d430;  alias, 1 drivers
S_0x5f5aced7c110 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced7b9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced7c880_0 .net "in_a", 0 0, L_0x5f5acee0d430;  alias, 1 drivers
v0x5f5aced7c920_0 .net "out", 0 0, L_0x5f5acee0d4e0;  alias, 1 drivers
S_0x5f5aced7c330 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced7c110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0d4e0 .functor NAND 1, L_0x5f5acee0d430, L_0x5f5acee0d430, C4<1>, C4<1>;
v0x5f5aced7c5a0_0 .net "in_a", 0 0, L_0x5f5acee0d430;  alias, 1 drivers
v0x5f5aced7c690_0 .net "in_b", 0 0, L_0x5f5acee0d430;  alias, 1 drivers
v0x5f5aced7c780_0 .net "out", 0 0, L_0x5f5acee0d4e0;  alias, 1 drivers
S_0x5f5aced7ce40 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5aced78ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced7d570_0 .net "in_a", 0 0, L_0x5f5acee0cea0;  alias, 1 drivers
v0x5f5aced7d610_0 .net "out", 0 0, L_0x5f5acee0cf50;  alias, 1 drivers
S_0x5f5aced7d010 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced7ce40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0cf50 .functor NAND 1, L_0x5f5acee0cea0, L_0x5f5acee0cea0, C4<1>, C4<1>;
v0x5f5aced7d280_0 .net "in_a", 0 0, L_0x5f5acee0cea0;  alias, 1 drivers
v0x5f5aced7d340_0 .net "in_b", 0 0, L_0x5f5acee0cea0;  alias, 1 drivers
v0x5f5aced7d490_0 .net "out", 0 0, L_0x5f5acee0cf50;  alias, 1 drivers
S_0x5f5aced7d710 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5aced78ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced7dee0_0 .net "in_a", 0 0, L_0x5f5acee0d1c0;  alias, 1 drivers
v0x5f5aced7df80_0 .net "out", 0 0, L_0x5f5acee0d270;  alias, 1 drivers
S_0x5f5aced7d980 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced7d710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0d270 .functor NAND 1, L_0x5f5acee0d1c0, L_0x5f5acee0d1c0, C4<1>, C4<1>;
v0x5f5aced7dbf0_0 .net "in_a", 0 0, L_0x5f5acee0d1c0;  alias, 1 drivers
v0x5f5aced7dcb0_0 .net "in_b", 0 0, L_0x5f5acee0d1c0;  alias, 1 drivers
v0x5f5aced7de00_0 .net "out", 0 0, L_0x5f5acee0d270;  alias, 1 drivers
S_0x5f5aced7e080 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5aced78ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced7e820_0 .net "in_a", 0 0, L_0x5f5acee0d4e0;  alias, 1 drivers
v0x5f5aced7e8c0_0 .net "out", 0 0, L_0x5f5acee0d590;  alias, 1 drivers
S_0x5f5aced7e2a0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced7e080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0d590 .functor NAND 1, L_0x5f5acee0d4e0, L_0x5f5acee0d4e0, C4<1>, C4<1>;
v0x5f5aced7e510_0 .net "in_a", 0 0, L_0x5f5acee0d4e0;  alias, 1 drivers
v0x5f5aced7e5d0_0 .net "in_b", 0 0, L_0x5f5acee0d4e0;  alias, 1 drivers
v0x5f5aced7e720_0 .net "out", 0 0, L_0x5f5acee0d590;  alias, 1 drivers
S_0x5f5aced7f860 .scope module, "mux_gate5" "Mux" 4 12, 5 3 0, S_0x5f5aced13e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5aced88bc0_0 .net "in_a", 0 0, L_0x5f5acee0e5c0;  1 drivers
v0x5f5aced88c60_0 .net "in_b", 0 0, L_0x5f5acee0e660;  1 drivers
v0x5f5aced88d70_0 .net "out", 0 0, L_0x5f5acee0e400;  1 drivers
v0x5f5aced88e10_0 .net "sel", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced88eb0_0 .net "sel_out", 0 0, L_0x5f5acee0d8f0;  1 drivers
v0x5f5aced89030_0 .net "temp_a_out", 0 0, L_0x5f5acee0da50;  1 drivers
v0x5f5aced891e0_0 .net "temp_b_out", 0 0, L_0x5f5acee0dbb0;  1 drivers
S_0x5f5aced7fa60 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5aced7f860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced80ac0_0 .net "in_a", 0 0, L_0x5f5acee0e5c0;  alias, 1 drivers
v0x5f5aced80b90_0 .net "in_b", 0 0, L_0x5f5acee0d8f0;  alias, 1 drivers
v0x5f5aced80c60_0 .net "out", 0 0, L_0x5f5acee0da50;  alias, 1 drivers
v0x5f5aced80d80_0 .net "temp_out", 0 0, L_0x5f5acee0d9a0;  1 drivers
S_0x5f5aced7fcd0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced7fa60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0d9a0 .functor NAND 1, L_0x5f5acee0e5c0, L_0x5f5acee0d8f0, C4<1>, C4<1>;
v0x5f5aced7ff40_0 .net "in_a", 0 0, L_0x5f5acee0e5c0;  alias, 1 drivers
v0x5f5aced80020_0 .net "in_b", 0 0, L_0x5f5acee0d8f0;  alias, 1 drivers
v0x5f5aced800e0_0 .net "out", 0 0, L_0x5f5acee0d9a0;  alias, 1 drivers
S_0x5f5aced80200 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced7fa60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced80940_0 .net "in_a", 0 0, L_0x5f5acee0d9a0;  alias, 1 drivers
v0x5f5aced809e0_0 .net "out", 0 0, L_0x5f5acee0da50;  alias, 1 drivers
S_0x5f5aced80420 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced80200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0da50 .functor NAND 1, L_0x5f5acee0d9a0, L_0x5f5acee0d9a0, C4<1>, C4<1>;
v0x5f5aced80690_0 .net "in_a", 0 0, L_0x5f5acee0d9a0;  alias, 1 drivers
v0x5f5aced80750_0 .net "in_b", 0 0, L_0x5f5acee0d9a0;  alias, 1 drivers
v0x5f5aced80840_0 .net "out", 0 0, L_0x5f5acee0da50;  alias, 1 drivers
S_0x5f5aced80e40 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5aced7f860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced81e50_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced81ef0_0 .net "in_b", 0 0, L_0x5f5acee0e660;  alias, 1 drivers
v0x5f5aced81fe0_0 .net "out", 0 0, L_0x5f5acee0dbb0;  alias, 1 drivers
v0x5f5aced82100_0 .net "temp_out", 0 0, L_0x5f5acee0db00;  1 drivers
S_0x5f5aced81020 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced80e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0db00 .functor NAND 1, L_0x5f5acee17da0, L_0x5f5acee0e660, C4<1>, C4<1>;
v0x5f5aced81290_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced81350_0 .net "in_b", 0 0, L_0x5f5acee0e660;  alias, 1 drivers
v0x5f5aced81410_0 .net "out", 0 0, L_0x5f5acee0db00;  alias, 1 drivers
S_0x5f5aced81530 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced80e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced81ca0_0 .net "in_a", 0 0, L_0x5f5acee0db00;  alias, 1 drivers
v0x5f5aced81d40_0 .net "out", 0 0, L_0x5f5acee0dbb0;  alias, 1 drivers
S_0x5f5aced81750 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced81530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0dbb0 .functor NAND 1, L_0x5f5acee0db00, L_0x5f5acee0db00, C4<1>, C4<1>;
v0x5f5aced819c0_0 .net "in_a", 0 0, L_0x5f5acee0db00;  alias, 1 drivers
v0x5f5aced81ab0_0 .net "in_b", 0 0, L_0x5f5acee0db00;  alias, 1 drivers
v0x5f5aced81ba0_0 .net "out", 0 0, L_0x5f5acee0dbb0;  alias, 1 drivers
S_0x5f5aced821c0 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5aced7f860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced828c0_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced82960_0 .net "out", 0 0, L_0x5f5acee0d8f0;  alias, 1 drivers
S_0x5f5aced82390 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced821c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0d8f0 .functor NAND 1, L_0x5f5acee17da0, L_0x5f5acee17da0, C4<1>, C4<1>;
v0x5f5aced825e0_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced826a0_0 .net "in_b", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced82760_0 .net "out", 0 0, L_0x5f5acee0d8f0;  alias, 1 drivers
S_0x5f5aced82a60 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5aced7f860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced88510_0 .net "branch1_out", 0 0, L_0x5f5acee0ddc0;  1 drivers
v0x5f5aced88640_0 .net "branch2_out", 0 0, L_0x5f5acee0e0e0;  1 drivers
v0x5f5aced88790_0 .net "in_a", 0 0, L_0x5f5acee0da50;  alias, 1 drivers
v0x5f5aced88860_0 .net "in_b", 0 0, L_0x5f5acee0dbb0;  alias, 1 drivers
v0x5f5aced88900_0 .net "out", 0 0, L_0x5f5acee0e400;  alias, 1 drivers
v0x5f5aced889a0_0 .net "temp1_out", 0 0, L_0x5f5acee0dd10;  1 drivers
v0x5f5aced88a40_0 .net "temp2_out", 0 0, L_0x5f5acee0e030;  1 drivers
v0x5f5aced88ae0_0 .net "temp3_out", 0 0, L_0x5f5acee0e350;  1 drivers
S_0x5f5aced82c90 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5aced82a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced83d50_0 .net "in_a", 0 0, L_0x5f5acee0da50;  alias, 1 drivers
v0x5f5aced83df0_0 .net "in_b", 0 0, L_0x5f5acee0da50;  alias, 1 drivers
v0x5f5aced83eb0_0 .net "out", 0 0, L_0x5f5acee0dd10;  alias, 1 drivers
v0x5f5aced83fd0_0 .net "temp_out", 0 0, L_0x5f5acee0dc60;  1 drivers
S_0x5f5aced82f00 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced82c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0dc60 .functor NAND 1, L_0x5f5acee0da50, L_0x5f5acee0da50, C4<1>, C4<1>;
v0x5f5aced83170_0 .net "in_a", 0 0, L_0x5f5acee0da50;  alias, 1 drivers
v0x5f5aced83230_0 .net "in_b", 0 0, L_0x5f5acee0da50;  alias, 1 drivers
v0x5f5aced83380_0 .net "out", 0 0, L_0x5f5acee0dc60;  alias, 1 drivers
S_0x5f5aced83480 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced82c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced83ba0_0 .net "in_a", 0 0, L_0x5f5acee0dc60;  alias, 1 drivers
v0x5f5aced83c40_0 .net "out", 0 0, L_0x5f5acee0dd10;  alias, 1 drivers
S_0x5f5aced83650 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced83480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0dd10 .functor NAND 1, L_0x5f5acee0dc60, L_0x5f5acee0dc60, C4<1>, C4<1>;
v0x5f5aced838c0_0 .net "in_a", 0 0, L_0x5f5acee0dc60;  alias, 1 drivers
v0x5f5aced839b0_0 .net "in_b", 0 0, L_0x5f5acee0dc60;  alias, 1 drivers
v0x5f5aced83aa0_0 .net "out", 0 0, L_0x5f5acee0dd10;  alias, 1 drivers
S_0x5f5aced84140 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5aced82a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced85170_0 .net "in_a", 0 0, L_0x5f5acee0dbb0;  alias, 1 drivers
v0x5f5aced85210_0 .net "in_b", 0 0, L_0x5f5acee0dbb0;  alias, 1 drivers
v0x5f5aced852d0_0 .net "out", 0 0, L_0x5f5acee0e030;  alias, 1 drivers
v0x5f5aced853f0_0 .net "temp_out", 0 0, L_0x5f5acee0df80;  1 drivers
S_0x5f5aced84320 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced84140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0df80 .functor NAND 1, L_0x5f5acee0dbb0, L_0x5f5acee0dbb0, C4<1>, C4<1>;
v0x5f5aced84590_0 .net "in_a", 0 0, L_0x5f5acee0dbb0;  alias, 1 drivers
v0x5f5aced84650_0 .net "in_b", 0 0, L_0x5f5acee0dbb0;  alias, 1 drivers
v0x5f5aced847a0_0 .net "out", 0 0, L_0x5f5acee0df80;  alias, 1 drivers
S_0x5f5aced848a0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced84140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced84fc0_0 .net "in_a", 0 0, L_0x5f5acee0df80;  alias, 1 drivers
v0x5f5aced85060_0 .net "out", 0 0, L_0x5f5acee0e030;  alias, 1 drivers
S_0x5f5aced84a70 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced848a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0e030 .functor NAND 1, L_0x5f5acee0df80, L_0x5f5acee0df80, C4<1>, C4<1>;
v0x5f5aced84ce0_0 .net "in_a", 0 0, L_0x5f5acee0df80;  alias, 1 drivers
v0x5f5aced84dd0_0 .net "in_b", 0 0, L_0x5f5acee0df80;  alias, 1 drivers
v0x5f5aced84ec0_0 .net "out", 0 0, L_0x5f5acee0e030;  alias, 1 drivers
S_0x5f5aced85560 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5aced82a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced865a0_0 .net "in_a", 0 0, L_0x5f5acee0ddc0;  alias, 1 drivers
v0x5f5aced86670_0 .net "in_b", 0 0, L_0x5f5acee0e0e0;  alias, 1 drivers
v0x5f5aced86740_0 .net "out", 0 0, L_0x5f5acee0e350;  alias, 1 drivers
v0x5f5aced86860_0 .net "temp_out", 0 0, L_0x5f5acee0e2a0;  1 drivers
S_0x5f5aced85740 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced85560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0e2a0 .functor NAND 1, L_0x5f5acee0ddc0, L_0x5f5acee0e0e0, C4<1>, C4<1>;
v0x5f5aced85990_0 .net "in_a", 0 0, L_0x5f5acee0ddc0;  alias, 1 drivers
v0x5f5aced85a70_0 .net "in_b", 0 0, L_0x5f5acee0e0e0;  alias, 1 drivers
v0x5f5aced85b30_0 .net "out", 0 0, L_0x5f5acee0e2a0;  alias, 1 drivers
S_0x5f5aced85c80 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced85560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced863f0_0 .net "in_a", 0 0, L_0x5f5acee0e2a0;  alias, 1 drivers
v0x5f5aced86490_0 .net "out", 0 0, L_0x5f5acee0e350;  alias, 1 drivers
S_0x5f5aced85ea0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced85c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0e350 .functor NAND 1, L_0x5f5acee0e2a0, L_0x5f5acee0e2a0, C4<1>, C4<1>;
v0x5f5aced86110_0 .net "in_a", 0 0, L_0x5f5acee0e2a0;  alias, 1 drivers
v0x5f5aced86200_0 .net "in_b", 0 0, L_0x5f5acee0e2a0;  alias, 1 drivers
v0x5f5aced862f0_0 .net "out", 0 0, L_0x5f5acee0e350;  alias, 1 drivers
S_0x5f5aced869b0 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5aced82a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced870e0_0 .net "in_a", 0 0, L_0x5f5acee0dd10;  alias, 1 drivers
v0x5f5aced87180_0 .net "out", 0 0, L_0x5f5acee0ddc0;  alias, 1 drivers
S_0x5f5aced86b80 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced869b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0ddc0 .functor NAND 1, L_0x5f5acee0dd10, L_0x5f5acee0dd10, C4<1>, C4<1>;
v0x5f5aced86df0_0 .net "in_a", 0 0, L_0x5f5acee0dd10;  alias, 1 drivers
v0x5f5aced86eb0_0 .net "in_b", 0 0, L_0x5f5acee0dd10;  alias, 1 drivers
v0x5f5aced87000_0 .net "out", 0 0, L_0x5f5acee0ddc0;  alias, 1 drivers
S_0x5f5aced87280 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5aced82a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced87a50_0 .net "in_a", 0 0, L_0x5f5acee0e030;  alias, 1 drivers
v0x5f5aced87af0_0 .net "out", 0 0, L_0x5f5acee0e0e0;  alias, 1 drivers
S_0x5f5aced874f0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced87280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0e0e0 .functor NAND 1, L_0x5f5acee0e030, L_0x5f5acee0e030, C4<1>, C4<1>;
v0x5f5aced87760_0 .net "in_a", 0 0, L_0x5f5acee0e030;  alias, 1 drivers
v0x5f5aced87820_0 .net "in_b", 0 0, L_0x5f5acee0e030;  alias, 1 drivers
v0x5f5aced87970_0 .net "out", 0 0, L_0x5f5acee0e0e0;  alias, 1 drivers
S_0x5f5aced87bf0 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5aced82a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced88390_0 .net "in_a", 0 0, L_0x5f5acee0e350;  alias, 1 drivers
v0x5f5aced88430_0 .net "out", 0 0, L_0x5f5acee0e400;  alias, 1 drivers
S_0x5f5aced87e10 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced87bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0e400 .functor NAND 1, L_0x5f5acee0e350, L_0x5f5acee0e350, C4<1>, C4<1>;
v0x5f5aced88080_0 .net "in_a", 0 0, L_0x5f5acee0e350;  alias, 1 drivers
v0x5f5aced88140_0 .net "in_b", 0 0, L_0x5f5acee0e350;  alias, 1 drivers
v0x5f5aced88290_0 .net "out", 0 0, L_0x5f5acee0e400;  alias, 1 drivers
S_0x5f5aced893d0 .scope module, "mux_gate6" "Mux" 4 13, 5 3 0, S_0x5f5aced13e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5aced92730_0 .net "in_a", 0 0, L_0x5f5acee0f440;  1 drivers
v0x5f5aced927d0_0 .net "in_b", 0 0, L_0x5f5acee0f4e0;  1 drivers
v0x5f5aced928e0_0 .net "out", 0 0, L_0x5f5acee0f280;  1 drivers
v0x5f5aced92980_0 .net "sel", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced92a20_0 .net "sel_out", 0 0, L_0x5f5acee0e770;  1 drivers
v0x5f5aced92ba0_0 .net "temp_a_out", 0 0, L_0x5f5acee0e8d0;  1 drivers
v0x5f5aced92d50_0 .net "temp_b_out", 0 0, L_0x5f5acee0ea30;  1 drivers
S_0x5f5aced895d0 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5aced893d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced8a630_0 .net "in_a", 0 0, L_0x5f5acee0f440;  alias, 1 drivers
v0x5f5aced8a700_0 .net "in_b", 0 0, L_0x5f5acee0e770;  alias, 1 drivers
v0x5f5aced8a7d0_0 .net "out", 0 0, L_0x5f5acee0e8d0;  alias, 1 drivers
v0x5f5aced8a8f0_0 .net "temp_out", 0 0, L_0x5f5acee0e820;  1 drivers
S_0x5f5aced89840 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced895d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0e820 .functor NAND 1, L_0x5f5acee0f440, L_0x5f5acee0e770, C4<1>, C4<1>;
v0x5f5aced89ab0_0 .net "in_a", 0 0, L_0x5f5acee0f440;  alias, 1 drivers
v0x5f5aced89b90_0 .net "in_b", 0 0, L_0x5f5acee0e770;  alias, 1 drivers
v0x5f5aced89c50_0 .net "out", 0 0, L_0x5f5acee0e820;  alias, 1 drivers
S_0x5f5aced89d70 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced895d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced8a4b0_0 .net "in_a", 0 0, L_0x5f5acee0e820;  alias, 1 drivers
v0x5f5aced8a550_0 .net "out", 0 0, L_0x5f5acee0e8d0;  alias, 1 drivers
S_0x5f5aced89f90 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced89d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0e8d0 .functor NAND 1, L_0x5f5acee0e820, L_0x5f5acee0e820, C4<1>, C4<1>;
v0x5f5aced8a200_0 .net "in_a", 0 0, L_0x5f5acee0e820;  alias, 1 drivers
v0x5f5aced8a2c0_0 .net "in_b", 0 0, L_0x5f5acee0e820;  alias, 1 drivers
v0x5f5aced8a3b0_0 .net "out", 0 0, L_0x5f5acee0e8d0;  alias, 1 drivers
S_0x5f5aced8a9b0 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5aced893d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced8b9c0_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced8ba60_0 .net "in_b", 0 0, L_0x5f5acee0f4e0;  alias, 1 drivers
v0x5f5aced8bb50_0 .net "out", 0 0, L_0x5f5acee0ea30;  alias, 1 drivers
v0x5f5aced8bc70_0 .net "temp_out", 0 0, L_0x5f5acee0e980;  1 drivers
S_0x5f5aced8ab90 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced8a9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0e980 .functor NAND 1, L_0x5f5acee17da0, L_0x5f5acee0f4e0, C4<1>, C4<1>;
v0x5f5aced8ae00_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced8aec0_0 .net "in_b", 0 0, L_0x5f5acee0f4e0;  alias, 1 drivers
v0x5f5aced8af80_0 .net "out", 0 0, L_0x5f5acee0e980;  alias, 1 drivers
S_0x5f5aced8b0a0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced8a9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced8b810_0 .net "in_a", 0 0, L_0x5f5acee0e980;  alias, 1 drivers
v0x5f5aced8b8b0_0 .net "out", 0 0, L_0x5f5acee0ea30;  alias, 1 drivers
S_0x5f5aced8b2c0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced8b0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0ea30 .functor NAND 1, L_0x5f5acee0e980, L_0x5f5acee0e980, C4<1>, C4<1>;
v0x5f5aced8b530_0 .net "in_a", 0 0, L_0x5f5acee0e980;  alias, 1 drivers
v0x5f5aced8b620_0 .net "in_b", 0 0, L_0x5f5acee0e980;  alias, 1 drivers
v0x5f5aced8b710_0 .net "out", 0 0, L_0x5f5acee0ea30;  alias, 1 drivers
S_0x5f5aced8bd30 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5aced893d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced8c430_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced8c4d0_0 .net "out", 0 0, L_0x5f5acee0e770;  alias, 1 drivers
S_0x5f5aced8bf00 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced8bd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0e770 .functor NAND 1, L_0x5f5acee17da0, L_0x5f5acee17da0, C4<1>, C4<1>;
v0x5f5aced8c150_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced8c210_0 .net "in_b", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced8c2d0_0 .net "out", 0 0, L_0x5f5acee0e770;  alias, 1 drivers
S_0x5f5aced8c5d0 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5aced893d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced92080_0 .net "branch1_out", 0 0, L_0x5f5acee0ec40;  1 drivers
v0x5f5aced921b0_0 .net "branch2_out", 0 0, L_0x5f5acee0ef60;  1 drivers
v0x5f5aced92300_0 .net "in_a", 0 0, L_0x5f5acee0e8d0;  alias, 1 drivers
v0x5f5aced923d0_0 .net "in_b", 0 0, L_0x5f5acee0ea30;  alias, 1 drivers
v0x5f5aced92470_0 .net "out", 0 0, L_0x5f5acee0f280;  alias, 1 drivers
v0x5f5aced92510_0 .net "temp1_out", 0 0, L_0x5f5acee0eb90;  1 drivers
v0x5f5aced925b0_0 .net "temp2_out", 0 0, L_0x5f5acee0eeb0;  1 drivers
v0x5f5aced92650_0 .net "temp3_out", 0 0, L_0x5f5acee0f1d0;  1 drivers
S_0x5f5aced8c800 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5aced8c5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced8d8c0_0 .net "in_a", 0 0, L_0x5f5acee0e8d0;  alias, 1 drivers
v0x5f5aced8d960_0 .net "in_b", 0 0, L_0x5f5acee0e8d0;  alias, 1 drivers
v0x5f5aced8da20_0 .net "out", 0 0, L_0x5f5acee0eb90;  alias, 1 drivers
v0x5f5aced8db40_0 .net "temp_out", 0 0, L_0x5f5acee0eae0;  1 drivers
S_0x5f5aced8ca70 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced8c800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0eae0 .functor NAND 1, L_0x5f5acee0e8d0, L_0x5f5acee0e8d0, C4<1>, C4<1>;
v0x5f5aced8cce0_0 .net "in_a", 0 0, L_0x5f5acee0e8d0;  alias, 1 drivers
v0x5f5aced8cda0_0 .net "in_b", 0 0, L_0x5f5acee0e8d0;  alias, 1 drivers
v0x5f5aced8cef0_0 .net "out", 0 0, L_0x5f5acee0eae0;  alias, 1 drivers
S_0x5f5aced8cff0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced8c800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced8d710_0 .net "in_a", 0 0, L_0x5f5acee0eae0;  alias, 1 drivers
v0x5f5aced8d7b0_0 .net "out", 0 0, L_0x5f5acee0eb90;  alias, 1 drivers
S_0x5f5aced8d1c0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced8cff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0eb90 .functor NAND 1, L_0x5f5acee0eae0, L_0x5f5acee0eae0, C4<1>, C4<1>;
v0x5f5aced8d430_0 .net "in_a", 0 0, L_0x5f5acee0eae0;  alias, 1 drivers
v0x5f5aced8d520_0 .net "in_b", 0 0, L_0x5f5acee0eae0;  alias, 1 drivers
v0x5f5aced8d610_0 .net "out", 0 0, L_0x5f5acee0eb90;  alias, 1 drivers
S_0x5f5aced8dcb0 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5aced8c5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced8ece0_0 .net "in_a", 0 0, L_0x5f5acee0ea30;  alias, 1 drivers
v0x5f5aced8ed80_0 .net "in_b", 0 0, L_0x5f5acee0ea30;  alias, 1 drivers
v0x5f5aced8ee40_0 .net "out", 0 0, L_0x5f5acee0eeb0;  alias, 1 drivers
v0x5f5aced8ef60_0 .net "temp_out", 0 0, L_0x5f5acee0ee00;  1 drivers
S_0x5f5aced8de90 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced8dcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0ee00 .functor NAND 1, L_0x5f5acee0ea30, L_0x5f5acee0ea30, C4<1>, C4<1>;
v0x5f5aced8e100_0 .net "in_a", 0 0, L_0x5f5acee0ea30;  alias, 1 drivers
v0x5f5aced8e1c0_0 .net "in_b", 0 0, L_0x5f5acee0ea30;  alias, 1 drivers
v0x5f5aced8e310_0 .net "out", 0 0, L_0x5f5acee0ee00;  alias, 1 drivers
S_0x5f5aced8e410 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced8dcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced8eb30_0 .net "in_a", 0 0, L_0x5f5acee0ee00;  alias, 1 drivers
v0x5f5aced8ebd0_0 .net "out", 0 0, L_0x5f5acee0eeb0;  alias, 1 drivers
S_0x5f5aced8e5e0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced8e410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0eeb0 .functor NAND 1, L_0x5f5acee0ee00, L_0x5f5acee0ee00, C4<1>, C4<1>;
v0x5f5aced8e850_0 .net "in_a", 0 0, L_0x5f5acee0ee00;  alias, 1 drivers
v0x5f5aced8e940_0 .net "in_b", 0 0, L_0x5f5acee0ee00;  alias, 1 drivers
v0x5f5aced8ea30_0 .net "out", 0 0, L_0x5f5acee0eeb0;  alias, 1 drivers
S_0x5f5aced8f0d0 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5aced8c5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced90110_0 .net "in_a", 0 0, L_0x5f5acee0ec40;  alias, 1 drivers
v0x5f5aced901e0_0 .net "in_b", 0 0, L_0x5f5acee0ef60;  alias, 1 drivers
v0x5f5aced902b0_0 .net "out", 0 0, L_0x5f5acee0f1d0;  alias, 1 drivers
v0x5f5aced903d0_0 .net "temp_out", 0 0, L_0x5f5acee0f120;  1 drivers
S_0x5f5aced8f2b0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced8f0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0f120 .functor NAND 1, L_0x5f5acee0ec40, L_0x5f5acee0ef60, C4<1>, C4<1>;
v0x5f5aced8f500_0 .net "in_a", 0 0, L_0x5f5acee0ec40;  alias, 1 drivers
v0x5f5aced8f5e0_0 .net "in_b", 0 0, L_0x5f5acee0ef60;  alias, 1 drivers
v0x5f5aced8f6a0_0 .net "out", 0 0, L_0x5f5acee0f120;  alias, 1 drivers
S_0x5f5aced8f7f0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced8f0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced8ff60_0 .net "in_a", 0 0, L_0x5f5acee0f120;  alias, 1 drivers
v0x5f5aced90000_0 .net "out", 0 0, L_0x5f5acee0f1d0;  alias, 1 drivers
S_0x5f5aced8fa10 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced8f7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0f1d0 .functor NAND 1, L_0x5f5acee0f120, L_0x5f5acee0f120, C4<1>, C4<1>;
v0x5f5aced8fc80_0 .net "in_a", 0 0, L_0x5f5acee0f120;  alias, 1 drivers
v0x5f5aced8fd70_0 .net "in_b", 0 0, L_0x5f5acee0f120;  alias, 1 drivers
v0x5f5aced8fe60_0 .net "out", 0 0, L_0x5f5acee0f1d0;  alias, 1 drivers
S_0x5f5aced90520 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5aced8c5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced90c50_0 .net "in_a", 0 0, L_0x5f5acee0eb90;  alias, 1 drivers
v0x5f5aced90cf0_0 .net "out", 0 0, L_0x5f5acee0ec40;  alias, 1 drivers
S_0x5f5aced906f0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced90520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0ec40 .functor NAND 1, L_0x5f5acee0eb90, L_0x5f5acee0eb90, C4<1>, C4<1>;
v0x5f5aced90960_0 .net "in_a", 0 0, L_0x5f5acee0eb90;  alias, 1 drivers
v0x5f5aced90a20_0 .net "in_b", 0 0, L_0x5f5acee0eb90;  alias, 1 drivers
v0x5f5aced90b70_0 .net "out", 0 0, L_0x5f5acee0ec40;  alias, 1 drivers
S_0x5f5aced90df0 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5aced8c5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced915c0_0 .net "in_a", 0 0, L_0x5f5acee0eeb0;  alias, 1 drivers
v0x5f5aced91660_0 .net "out", 0 0, L_0x5f5acee0ef60;  alias, 1 drivers
S_0x5f5aced91060 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced90df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0ef60 .functor NAND 1, L_0x5f5acee0eeb0, L_0x5f5acee0eeb0, C4<1>, C4<1>;
v0x5f5aced912d0_0 .net "in_a", 0 0, L_0x5f5acee0eeb0;  alias, 1 drivers
v0x5f5aced91390_0 .net "in_b", 0 0, L_0x5f5acee0eeb0;  alias, 1 drivers
v0x5f5aced914e0_0 .net "out", 0 0, L_0x5f5acee0ef60;  alias, 1 drivers
S_0x5f5aced91760 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5aced8c5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced91f00_0 .net "in_a", 0 0, L_0x5f5acee0f1d0;  alias, 1 drivers
v0x5f5aced91fa0_0 .net "out", 0 0, L_0x5f5acee0f280;  alias, 1 drivers
S_0x5f5aced91980 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced91760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0f280 .functor NAND 1, L_0x5f5acee0f1d0, L_0x5f5acee0f1d0, C4<1>, C4<1>;
v0x5f5aced91bf0_0 .net "in_a", 0 0, L_0x5f5acee0f1d0;  alias, 1 drivers
v0x5f5aced91cb0_0 .net "in_b", 0 0, L_0x5f5acee0f1d0;  alias, 1 drivers
v0x5f5aced91e00_0 .net "out", 0 0, L_0x5f5acee0f280;  alias, 1 drivers
S_0x5f5aced92f40 .scope module, "mux_gate7" "Mux" 4 14, 5 3 0, S_0x5f5aced13e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5aced9c2a0_0 .net "in_a", 0 0, L_0x5f5acee10260;  1 drivers
v0x5f5aced9c340_0 .net "in_b", 0 0, L_0x5f5acee10300;  1 drivers
v0x5f5aced9c450_0 .net "out", 0 0, L_0x5f5acee100a0;  1 drivers
v0x5f5aced9c4f0_0 .net "sel", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced9c590_0 .net "sel_out", 0 0, L_0x5f5acee0e700;  1 drivers
v0x5f5aced9c710_0 .net "temp_a_out", 0 0, L_0x5f5acee0f6f0;  1 drivers
v0x5f5aced9c8c0_0 .net "temp_b_out", 0 0, L_0x5f5acee0f850;  1 drivers
S_0x5f5aced93140 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5aced92f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced941a0_0 .net "in_a", 0 0, L_0x5f5acee10260;  alias, 1 drivers
v0x5f5aced94270_0 .net "in_b", 0 0, L_0x5f5acee0e700;  alias, 1 drivers
v0x5f5aced94340_0 .net "out", 0 0, L_0x5f5acee0f6f0;  alias, 1 drivers
v0x5f5aced94460_0 .net "temp_out", 0 0, L_0x5f5acee0f640;  1 drivers
S_0x5f5aced933b0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced93140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0f640 .functor NAND 1, L_0x5f5acee10260, L_0x5f5acee0e700, C4<1>, C4<1>;
v0x5f5aced93620_0 .net "in_a", 0 0, L_0x5f5acee10260;  alias, 1 drivers
v0x5f5aced93700_0 .net "in_b", 0 0, L_0x5f5acee0e700;  alias, 1 drivers
v0x5f5aced937c0_0 .net "out", 0 0, L_0x5f5acee0f640;  alias, 1 drivers
S_0x5f5aced938e0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced93140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced94020_0 .net "in_a", 0 0, L_0x5f5acee0f640;  alias, 1 drivers
v0x5f5aced940c0_0 .net "out", 0 0, L_0x5f5acee0f6f0;  alias, 1 drivers
S_0x5f5aced93b00 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced938e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0f6f0 .functor NAND 1, L_0x5f5acee0f640, L_0x5f5acee0f640, C4<1>, C4<1>;
v0x5f5aced93d70_0 .net "in_a", 0 0, L_0x5f5acee0f640;  alias, 1 drivers
v0x5f5aced93e30_0 .net "in_b", 0 0, L_0x5f5acee0f640;  alias, 1 drivers
v0x5f5aced93f20_0 .net "out", 0 0, L_0x5f5acee0f6f0;  alias, 1 drivers
S_0x5f5aced94520 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5aced92f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced95530_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced955d0_0 .net "in_b", 0 0, L_0x5f5acee10300;  alias, 1 drivers
v0x5f5aced956c0_0 .net "out", 0 0, L_0x5f5acee0f850;  alias, 1 drivers
v0x5f5aced957e0_0 .net "temp_out", 0 0, L_0x5f5acee0f7a0;  1 drivers
S_0x5f5aced94700 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced94520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0f7a0 .functor NAND 1, L_0x5f5acee17da0, L_0x5f5acee10300, C4<1>, C4<1>;
v0x5f5aced94970_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced94a30_0 .net "in_b", 0 0, L_0x5f5acee10300;  alias, 1 drivers
v0x5f5aced94af0_0 .net "out", 0 0, L_0x5f5acee0f7a0;  alias, 1 drivers
S_0x5f5aced94c10 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced94520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced95380_0 .net "in_a", 0 0, L_0x5f5acee0f7a0;  alias, 1 drivers
v0x5f5aced95420_0 .net "out", 0 0, L_0x5f5acee0f850;  alias, 1 drivers
S_0x5f5aced94e30 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced94c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0f850 .functor NAND 1, L_0x5f5acee0f7a0, L_0x5f5acee0f7a0, C4<1>, C4<1>;
v0x5f5aced950a0_0 .net "in_a", 0 0, L_0x5f5acee0f7a0;  alias, 1 drivers
v0x5f5aced95190_0 .net "in_b", 0 0, L_0x5f5acee0f7a0;  alias, 1 drivers
v0x5f5aced95280_0 .net "out", 0 0, L_0x5f5acee0f850;  alias, 1 drivers
S_0x5f5aced958a0 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5aced92f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced95fa0_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced96040_0 .net "out", 0 0, L_0x5f5acee0e700;  alias, 1 drivers
S_0x5f5aced95a70 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced958a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0e700 .functor NAND 1, L_0x5f5acee17da0, L_0x5f5acee17da0, C4<1>, C4<1>;
v0x5f5aced95cc0_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced95d80_0 .net "in_b", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced95e40_0 .net "out", 0 0, L_0x5f5acee0e700;  alias, 1 drivers
S_0x5f5aced96140 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5aced92f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced9bbf0_0 .net "branch1_out", 0 0, L_0x5f5acee0fa60;  1 drivers
v0x5f5aced9bd20_0 .net "branch2_out", 0 0, L_0x5f5acee0fd80;  1 drivers
v0x5f5aced9be70_0 .net "in_a", 0 0, L_0x5f5acee0f6f0;  alias, 1 drivers
v0x5f5aced9bf40_0 .net "in_b", 0 0, L_0x5f5acee0f850;  alias, 1 drivers
v0x5f5aced9bfe0_0 .net "out", 0 0, L_0x5f5acee100a0;  alias, 1 drivers
v0x5f5aced9c080_0 .net "temp1_out", 0 0, L_0x5f5acee0f9b0;  1 drivers
v0x5f5aced9c120_0 .net "temp2_out", 0 0, L_0x5f5acee0fcd0;  1 drivers
v0x5f5aced9c1c0_0 .net "temp3_out", 0 0, L_0x5f5acee0fff0;  1 drivers
S_0x5f5aced96370 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5aced96140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced97430_0 .net "in_a", 0 0, L_0x5f5acee0f6f0;  alias, 1 drivers
v0x5f5aced974d0_0 .net "in_b", 0 0, L_0x5f5acee0f6f0;  alias, 1 drivers
v0x5f5aced97590_0 .net "out", 0 0, L_0x5f5acee0f9b0;  alias, 1 drivers
v0x5f5aced976b0_0 .net "temp_out", 0 0, L_0x5f5acee0f900;  1 drivers
S_0x5f5aced965e0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced96370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0f900 .functor NAND 1, L_0x5f5acee0f6f0, L_0x5f5acee0f6f0, C4<1>, C4<1>;
v0x5f5aced96850_0 .net "in_a", 0 0, L_0x5f5acee0f6f0;  alias, 1 drivers
v0x5f5aced96910_0 .net "in_b", 0 0, L_0x5f5acee0f6f0;  alias, 1 drivers
v0x5f5aced96a60_0 .net "out", 0 0, L_0x5f5acee0f900;  alias, 1 drivers
S_0x5f5aced96b60 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced96370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced97280_0 .net "in_a", 0 0, L_0x5f5acee0f900;  alias, 1 drivers
v0x5f5aced97320_0 .net "out", 0 0, L_0x5f5acee0f9b0;  alias, 1 drivers
S_0x5f5aced96d30 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced96b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0f9b0 .functor NAND 1, L_0x5f5acee0f900, L_0x5f5acee0f900, C4<1>, C4<1>;
v0x5f5aced96fa0_0 .net "in_a", 0 0, L_0x5f5acee0f900;  alias, 1 drivers
v0x5f5aced97090_0 .net "in_b", 0 0, L_0x5f5acee0f900;  alias, 1 drivers
v0x5f5aced97180_0 .net "out", 0 0, L_0x5f5acee0f9b0;  alias, 1 drivers
S_0x5f5aced97820 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5aced96140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced98850_0 .net "in_a", 0 0, L_0x5f5acee0f850;  alias, 1 drivers
v0x5f5aced988f0_0 .net "in_b", 0 0, L_0x5f5acee0f850;  alias, 1 drivers
v0x5f5aced989b0_0 .net "out", 0 0, L_0x5f5acee0fcd0;  alias, 1 drivers
v0x5f5aced98ad0_0 .net "temp_out", 0 0, L_0x5f5acee0fc20;  1 drivers
S_0x5f5aced97a00 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced97820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0fc20 .functor NAND 1, L_0x5f5acee0f850, L_0x5f5acee0f850, C4<1>, C4<1>;
v0x5f5aced97c70_0 .net "in_a", 0 0, L_0x5f5acee0f850;  alias, 1 drivers
v0x5f5aced97d30_0 .net "in_b", 0 0, L_0x5f5acee0f850;  alias, 1 drivers
v0x5f5aced97e80_0 .net "out", 0 0, L_0x5f5acee0fc20;  alias, 1 drivers
S_0x5f5aced97f80 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced97820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced986a0_0 .net "in_a", 0 0, L_0x5f5acee0fc20;  alias, 1 drivers
v0x5f5aced98740_0 .net "out", 0 0, L_0x5f5acee0fcd0;  alias, 1 drivers
S_0x5f5aced98150 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced97f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0fcd0 .functor NAND 1, L_0x5f5acee0fc20, L_0x5f5acee0fc20, C4<1>, C4<1>;
v0x5f5aced983c0_0 .net "in_a", 0 0, L_0x5f5acee0fc20;  alias, 1 drivers
v0x5f5aced984b0_0 .net "in_b", 0 0, L_0x5f5acee0fc20;  alias, 1 drivers
v0x5f5aced985a0_0 .net "out", 0 0, L_0x5f5acee0fcd0;  alias, 1 drivers
S_0x5f5aced98c40 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5aced96140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced99c80_0 .net "in_a", 0 0, L_0x5f5acee0fa60;  alias, 1 drivers
v0x5f5aced99d50_0 .net "in_b", 0 0, L_0x5f5acee0fd80;  alias, 1 drivers
v0x5f5aced99e20_0 .net "out", 0 0, L_0x5f5acee0fff0;  alias, 1 drivers
v0x5f5aced99f40_0 .net "temp_out", 0 0, L_0x5f5acee0ff40;  1 drivers
S_0x5f5aced98e20 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced98c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0ff40 .functor NAND 1, L_0x5f5acee0fa60, L_0x5f5acee0fd80, C4<1>, C4<1>;
v0x5f5aced99070_0 .net "in_a", 0 0, L_0x5f5acee0fa60;  alias, 1 drivers
v0x5f5aced99150_0 .net "in_b", 0 0, L_0x5f5acee0fd80;  alias, 1 drivers
v0x5f5aced99210_0 .net "out", 0 0, L_0x5f5acee0ff40;  alias, 1 drivers
S_0x5f5aced99360 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced98c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced99ad0_0 .net "in_a", 0 0, L_0x5f5acee0ff40;  alias, 1 drivers
v0x5f5aced99b70_0 .net "out", 0 0, L_0x5f5acee0fff0;  alias, 1 drivers
S_0x5f5aced99580 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced99360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0fff0 .functor NAND 1, L_0x5f5acee0ff40, L_0x5f5acee0ff40, C4<1>, C4<1>;
v0x5f5aced997f0_0 .net "in_a", 0 0, L_0x5f5acee0ff40;  alias, 1 drivers
v0x5f5aced998e0_0 .net "in_b", 0 0, L_0x5f5acee0ff40;  alias, 1 drivers
v0x5f5aced999d0_0 .net "out", 0 0, L_0x5f5acee0fff0;  alias, 1 drivers
S_0x5f5aced9a090 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5aced96140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced9a7c0_0 .net "in_a", 0 0, L_0x5f5acee0f9b0;  alias, 1 drivers
v0x5f5aced9a860_0 .net "out", 0 0, L_0x5f5acee0fa60;  alias, 1 drivers
S_0x5f5aced9a260 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced9a090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0fa60 .functor NAND 1, L_0x5f5acee0f9b0, L_0x5f5acee0f9b0, C4<1>, C4<1>;
v0x5f5aced9a4d0_0 .net "in_a", 0 0, L_0x5f5acee0f9b0;  alias, 1 drivers
v0x5f5aced9a590_0 .net "in_b", 0 0, L_0x5f5acee0f9b0;  alias, 1 drivers
v0x5f5aced9a6e0_0 .net "out", 0 0, L_0x5f5acee0fa60;  alias, 1 drivers
S_0x5f5aced9a960 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5aced96140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced9b130_0 .net "in_a", 0 0, L_0x5f5acee0fcd0;  alias, 1 drivers
v0x5f5aced9b1d0_0 .net "out", 0 0, L_0x5f5acee0fd80;  alias, 1 drivers
S_0x5f5aced9abd0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced9a960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee0fd80 .functor NAND 1, L_0x5f5acee0fcd0, L_0x5f5acee0fcd0, C4<1>, C4<1>;
v0x5f5aced9ae40_0 .net "in_a", 0 0, L_0x5f5acee0fcd0;  alias, 1 drivers
v0x5f5aced9af00_0 .net "in_b", 0 0, L_0x5f5acee0fcd0;  alias, 1 drivers
v0x5f5aced9b050_0 .net "out", 0 0, L_0x5f5acee0fd80;  alias, 1 drivers
S_0x5f5aced9b2d0 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5aced96140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced9ba70_0 .net "in_a", 0 0, L_0x5f5acee0fff0;  alias, 1 drivers
v0x5f5aced9bb10_0 .net "out", 0 0, L_0x5f5acee100a0;  alias, 1 drivers
S_0x5f5aced9b4f0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced9b2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee100a0 .functor NAND 1, L_0x5f5acee0fff0, L_0x5f5acee0fff0, C4<1>, C4<1>;
v0x5f5aced9b760_0 .net "in_a", 0 0, L_0x5f5acee0fff0;  alias, 1 drivers
v0x5f5aced9b820_0 .net "in_b", 0 0, L_0x5f5acee0fff0;  alias, 1 drivers
v0x5f5aced9b970_0 .net "out", 0 0, L_0x5f5acee100a0;  alias, 1 drivers
S_0x5f5aced9cab0 .scope module, "mux_gate8" "Mux" 4 15, 5 3 0, S_0x5f5aced13e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5aceda5e10_0 .net "in_a", 0 0, L_0x5f5acee11100;  1 drivers
v0x5f5aceda5eb0_0 .net "in_b", 0 0, L_0x5f5acee111a0;  1 drivers
v0x5f5aceda5fc0_0 .net "out", 0 0, L_0x5f5acee10f40;  1 drivers
v0x5f5aceda6060_0 .net "sel", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aceda6100_0 .net "sel_out", 0 0, L_0x5f5acee10430;  1 drivers
v0x5f5aceda6280_0 .net "temp_a_out", 0 0, L_0x5f5acee10590;  1 drivers
v0x5f5aceda6430_0 .net "temp_b_out", 0 0, L_0x5f5acee106f0;  1 drivers
S_0x5f5aced9ccb0 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5aced9cab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced9dd10_0 .net "in_a", 0 0, L_0x5f5acee11100;  alias, 1 drivers
v0x5f5aced9dde0_0 .net "in_b", 0 0, L_0x5f5acee10430;  alias, 1 drivers
v0x5f5aced9deb0_0 .net "out", 0 0, L_0x5f5acee10590;  alias, 1 drivers
v0x5f5aced9dfd0_0 .net "temp_out", 0 0, L_0x5f5acee104e0;  1 drivers
S_0x5f5aced9cf20 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced9ccb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee104e0 .functor NAND 1, L_0x5f5acee11100, L_0x5f5acee10430, C4<1>, C4<1>;
v0x5f5aced9d190_0 .net "in_a", 0 0, L_0x5f5acee11100;  alias, 1 drivers
v0x5f5aced9d270_0 .net "in_b", 0 0, L_0x5f5acee10430;  alias, 1 drivers
v0x5f5aced9d330_0 .net "out", 0 0, L_0x5f5acee104e0;  alias, 1 drivers
S_0x5f5aced9d450 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced9ccb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced9db90_0 .net "in_a", 0 0, L_0x5f5acee104e0;  alias, 1 drivers
v0x5f5aced9dc30_0 .net "out", 0 0, L_0x5f5acee10590;  alias, 1 drivers
S_0x5f5aced9d670 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced9d450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee10590 .functor NAND 1, L_0x5f5acee104e0, L_0x5f5acee104e0, C4<1>, C4<1>;
v0x5f5aced9d8e0_0 .net "in_a", 0 0, L_0x5f5acee104e0;  alias, 1 drivers
v0x5f5aced9d9a0_0 .net "in_b", 0 0, L_0x5f5acee104e0;  alias, 1 drivers
v0x5f5aced9da90_0 .net "out", 0 0, L_0x5f5acee10590;  alias, 1 drivers
S_0x5f5aced9e090 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5aced9cab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aced9f0a0_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced9f140_0 .net "in_b", 0 0, L_0x5f5acee111a0;  alias, 1 drivers
v0x5f5aced9f230_0 .net "out", 0 0, L_0x5f5acee106f0;  alias, 1 drivers
v0x5f5aced9f350_0 .net "temp_out", 0 0, L_0x5f5acee10640;  1 drivers
S_0x5f5aced9e270 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced9e090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee10640 .functor NAND 1, L_0x5f5acee17da0, L_0x5f5acee111a0, C4<1>, C4<1>;
v0x5f5aced9e4e0_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced9e5a0_0 .net "in_b", 0 0, L_0x5f5acee111a0;  alias, 1 drivers
v0x5f5aced9e660_0 .net "out", 0 0, L_0x5f5acee10640;  alias, 1 drivers
S_0x5f5aced9e780 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced9e090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced9eef0_0 .net "in_a", 0 0, L_0x5f5acee10640;  alias, 1 drivers
v0x5f5aced9ef90_0 .net "out", 0 0, L_0x5f5acee106f0;  alias, 1 drivers
S_0x5f5aced9e9a0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced9e780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee106f0 .functor NAND 1, L_0x5f5acee10640, L_0x5f5acee10640, C4<1>, C4<1>;
v0x5f5aced9ec10_0 .net "in_a", 0 0, L_0x5f5acee10640;  alias, 1 drivers
v0x5f5aced9ed00_0 .net "in_b", 0 0, L_0x5f5acee10640;  alias, 1 drivers
v0x5f5aced9edf0_0 .net "out", 0 0, L_0x5f5acee106f0;  alias, 1 drivers
S_0x5f5aced9f410 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5aced9cab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aced9fb10_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced9fbb0_0 .net "out", 0 0, L_0x5f5acee10430;  alias, 1 drivers
S_0x5f5aced9f5e0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aced9f410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee10430 .functor NAND 1, L_0x5f5acee17da0, L_0x5f5acee17da0, C4<1>, C4<1>;
v0x5f5aced9f830_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced9f8f0_0 .net "in_b", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aced9f9b0_0 .net "out", 0 0, L_0x5f5acee10430;  alias, 1 drivers
S_0x5f5aced9fcb0 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5aced9cab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceda5760_0 .net "branch1_out", 0 0, L_0x5f5acee10900;  1 drivers
v0x5f5aceda5890_0 .net "branch2_out", 0 0, L_0x5f5acee10c20;  1 drivers
v0x5f5aceda59e0_0 .net "in_a", 0 0, L_0x5f5acee10590;  alias, 1 drivers
v0x5f5aceda5ab0_0 .net "in_b", 0 0, L_0x5f5acee106f0;  alias, 1 drivers
v0x5f5aceda5b50_0 .net "out", 0 0, L_0x5f5acee10f40;  alias, 1 drivers
v0x5f5aceda5bf0_0 .net "temp1_out", 0 0, L_0x5f5acee10850;  1 drivers
v0x5f5aceda5c90_0 .net "temp2_out", 0 0, L_0x5f5acee10b70;  1 drivers
v0x5f5aceda5d30_0 .net "temp3_out", 0 0, L_0x5f5acee10e90;  1 drivers
S_0x5f5aced9fee0 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5aced9fcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceda0fa0_0 .net "in_a", 0 0, L_0x5f5acee10590;  alias, 1 drivers
v0x5f5aceda1040_0 .net "in_b", 0 0, L_0x5f5acee10590;  alias, 1 drivers
v0x5f5aceda1100_0 .net "out", 0 0, L_0x5f5acee10850;  alias, 1 drivers
v0x5f5aceda1220_0 .net "temp_out", 0 0, L_0x5f5acee107a0;  1 drivers
S_0x5f5aceda0150 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aced9fee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee107a0 .functor NAND 1, L_0x5f5acee10590, L_0x5f5acee10590, C4<1>, C4<1>;
v0x5f5aceda03c0_0 .net "in_a", 0 0, L_0x5f5acee10590;  alias, 1 drivers
v0x5f5aceda0480_0 .net "in_b", 0 0, L_0x5f5acee10590;  alias, 1 drivers
v0x5f5aceda05d0_0 .net "out", 0 0, L_0x5f5acee107a0;  alias, 1 drivers
S_0x5f5aceda06d0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aced9fee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceda0df0_0 .net "in_a", 0 0, L_0x5f5acee107a0;  alias, 1 drivers
v0x5f5aceda0e90_0 .net "out", 0 0, L_0x5f5acee10850;  alias, 1 drivers
S_0x5f5aceda08a0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceda06d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee10850 .functor NAND 1, L_0x5f5acee107a0, L_0x5f5acee107a0, C4<1>, C4<1>;
v0x5f5aceda0b10_0 .net "in_a", 0 0, L_0x5f5acee107a0;  alias, 1 drivers
v0x5f5aceda0c00_0 .net "in_b", 0 0, L_0x5f5acee107a0;  alias, 1 drivers
v0x5f5aceda0cf0_0 .net "out", 0 0, L_0x5f5acee10850;  alias, 1 drivers
S_0x5f5aceda1390 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5aced9fcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceda23c0_0 .net "in_a", 0 0, L_0x5f5acee106f0;  alias, 1 drivers
v0x5f5aceda2460_0 .net "in_b", 0 0, L_0x5f5acee106f0;  alias, 1 drivers
v0x5f5aceda2520_0 .net "out", 0 0, L_0x5f5acee10b70;  alias, 1 drivers
v0x5f5aceda2640_0 .net "temp_out", 0 0, L_0x5f5acee10ac0;  1 drivers
S_0x5f5aceda1570 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceda1390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee10ac0 .functor NAND 1, L_0x5f5acee106f0, L_0x5f5acee106f0, C4<1>, C4<1>;
v0x5f5aceda17e0_0 .net "in_a", 0 0, L_0x5f5acee106f0;  alias, 1 drivers
v0x5f5aceda18a0_0 .net "in_b", 0 0, L_0x5f5acee106f0;  alias, 1 drivers
v0x5f5aceda19f0_0 .net "out", 0 0, L_0x5f5acee10ac0;  alias, 1 drivers
S_0x5f5aceda1af0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceda1390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceda2210_0 .net "in_a", 0 0, L_0x5f5acee10ac0;  alias, 1 drivers
v0x5f5aceda22b0_0 .net "out", 0 0, L_0x5f5acee10b70;  alias, 1 drivers
S_0x5f5aceda1cc0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceda1af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee10b70 .functor NAND 1, L_0x5f5acee10ac0, L_0x5f5acee10ac0, C4<1>, C4<1>;
v0x5f5aceda1f30_0 .net "in_a", 0 0, L_0x5f5acee10ac0;  alias, 1 drivers
v0x5f5aceda2020_0 .net "in_b", 0 0, L_0x5f5acee10ac0;  alias, 1 drivers
v0x5f5aceda2110_0 .net "out", 0 0, L_0x5f5acee10b70;  alias, 1 drivers
S_0x5f5aceda27b0 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5aced9fcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceda37f0_0 .net "in_a", 0 0, L_0x5f5acee10900;  alias, 1 drivers
v0x5f5aceda38c0_0 .net "in_b", 0 0, L_0x5f5acee10c20;  alias, 1 drivers
v0x5f5aceda3990_0 .net "out", 0 0, L_0x5f5acee10e90;  alias, 1 drivers
v0x5f5aceda3ab0_0 .net "temp_out", 0 0, L_0x5f5acee10de0;  1 drivers
S_0x5f5aceda2990 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceda27b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee10de0 .functor NAND 1, L_0x5f5acee10900, L_0x5f5acee10c20, C4<1>, C4<1>;
v0x5f5aceda2be0_0 .net "in_a", 0 0, L_0x5f5acee10900;  alias, 1 drivers
v0x5f5aceda2cc0_0 .net "in_b", 0 0, L_0x5f5acee10c20;  alias, 1 drivers
v0x5f5aceda2d80_0 .net "out", 0 0, L_0x5f5acee10de0;  alias, 1 drivers
S_0x5f5aceda2ed0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceda27b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceda3640_0 .net "in_a", 0 0, L_0x5f5acee10de0;  alias, 1 drivers
v0x5f5aceda36e0_0 .net "out", 0 0, L_0x5f5acee10e90;  alias, 1 drivers
S_0x5f5aceda30f0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceda2ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee10e90 .functor NAND 1, L_0x5f5acee10de0, L_0x5f5acee10de0, C4<1>, C4<1>;
v0x5f5aceda3360_0 .net "in_a", 0 0, L_0x5f5acee10de0;  alias, 1 drivers
v0x5f5aceda3450_0 .net "in_b", 0 0, L_0x5f5acee10de0;  alias, 1 drivers
v0x5f5aceda3540_0 .net "out", 0 0, L_0x5f5acee10e90;  alias, 1 drivers
S_0x5f5aceda3c00 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5aced9fcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceda4330_0 .net "in_a", 0 0, L_0x5f5acee10850;  alias, 1 drivers
v0x5f5aceda43d0_0 .net "out", 0 0, L_0x5f5acee10900;  alias, 1 drivers
S_0x5f5aceda3dd0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceda3c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee10900 .functor NAND 1, L_0x5f5acee10850, L_0x5f5acee10850, C4<1>, C4<1>;
v0x5f5aceda4040_0 .net "in_a", 0 0, L_0x5f5acee10850;  alias, 1 drivers
v0x5f5aceda4100_0 .net "in_b", 0 0, L_0x5f5acee10850;  alias, 1 drivers
v0x5f5aceda4250_0 .net "out", 0 0, L_0x5f5acee10900;  alias, 1 drivers
S_0x5f5aceda44d0 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5aced9fcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceda4ca0_0 .net "in_a", 0 0, L_0x5f5acee10b70;  alias, 1 drivers
v0x5f5aceda4d40_0 .net "out", 0 0, L_0x5f5acee10c20;  alias, 1 drivers
S_0x5f5aceda4740 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceda44d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee10c20 .functor NAND 1, L_0x5f5acee10b70, L_0x5f5acee10b70, C4<1>, C4<1>;
v0x5f5aceda49b0_0 .net "in_a", 0 0, L_0x5f5acee10b70;  alias, 1 drivers
v0x5f5aceda4a70_0 .net "in_b", 0 0, L_0x5f5acee10b70;  alias, 1 drivers
v0x5f5aceda4bc0_0 .net "out", 0 0, L_0x5f5acee10c20;  alias, 1 drivers
S_0x5f5aceda4e40 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5aced9fcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceda55e0_0 .net "in_a", 0 0, L_0x5f5acee10e90;  alias, 1 drivers
v0x5f5aceda5680_0 .net "out", 0 0, L_0x5f5acee10f40;  alias, 1 drivers
S_0x5f5aceda5060 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceda4e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee10f40 .functor NAND 1, L_0x5f5acee10e90, L_0x5f5acee10e90, C4<1>, C4<1>;
v0x5f5aceda52d0_0 .net "in_a", 0 0, L_0x5f5acee10e90;  alias, 1 drivers
v0x5f5aceda5390_0 .net "in_b", 0 0, L_0x5f5acee10e90;  alias, 1 drivers
v0x5f5aceda54e0_0 .net "out", 0 0, L_0x5f5acee10f40;  alias, 1 drivers
S_0x5f5aceda6620 .scope module, "mux_gate9" "Mux" 4 16, 5 3 0, S_0x5f5aced13e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5f5acedaf980_0 .net "in_a", 0 0, L_0x5f5acee11fb0;  1 drivers
v0x5f5acedafa20_0 .net "in_b", 0 0, L_0x5f5acee12050;  1 drivers
v0x5f5acedafb30_0 .net "out", 0 0, L_0x5f5acee11df0;  1 drivers
v0x5f5acedafbd0_0 .net "sel", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5acedafc70_0 .net "sel_out", 0 0, L_0x5f5acee112e0;  1 drivers
v0x5f5acedafdf0_0 .net "temp_a_out", 0 0, L_0x5f5acee11440;  1 drivers
v0x5f5acedaffa0_0 .net "temp_b_out", 0 0, L_0x5f5acee115a0;  1 drivers
S_0x5f5aceda6820 .scope module, "and_gate" "And" 5 9, 6 3 0, S_0x5f5aceda6620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceda7880_0 .net "in_a", 0 0, L_0x5f5acee11fb0;  alias, 1 drivers
v0x5f5aceda7950_0 .net "in_b", 0 0, L_0x5f5acee112e0;  alias, 1 drivers
v0x5f5aceda7a20_0 .net "out", 0 0, L_0x5f5acee11440;  alias, 1 drivers
v0x5f5aceda7b40_0 .net "temp_out", 0 0, L_0x5f5acee11390;  1 drivers
S_0x5f5aceda6a90 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceda6820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee11390 .functor NAND 1, L_0x5f5acee11fb0, L_0x5f5acee112e0, C4<1>, C4<1>;
v0x5f5aceda6d00_0 .net "in_a", 0 0, L_0x5f5acee11fb0;  alias, 1 drivers
v0x5f5aceda6de0_0 .net "in_b", 0 0, L_0x5f5acee112e0;  alias, 1 drivers
v0x5f5aceda6ea0_0 .net "out", 0 0, L_0x5f5acee11390;  alias, 1 drivers
S_0x5f5aceda6fc0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceda6820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceda7700_0 .net "in_a", 0 0, L_0x5f5acee11390;  alias, 1 drivers
v0x5f5aceda77a0_0 .net "out", 0 0, L_0x5f5acee11440;  alias, 1 drivers
S_0x5f5aceda71e0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceda6fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee11440 .functor NAND 1, L_0x5f5acee11390, L_0x5f5acee11390, C4<1>, C4<1>;
v0x5f5aceda7450_0 .net "in_a", 0 0, L_0x5f5acee11390;  alias, 1 drivers
v0x5f5aceda7510_0 .net "in_b", 0 0, L_0x5f5acee11390;  alias, 1 drivers
v0x5f5aceda7600_0 .net "out", 0 0, L_0x5f5acee11440;  alias, 1 drivers
S_0x5f5aceda7c00 .scope module, "and_gate3" "And" 5 10, 6 3 0, S_0x5f5aceda6620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5aceda8c10_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aceda8cb0_0 .net "in_b", 0 0, L_0x5f5acee12050;  alias, 1 drivers
v0x5f5aceda8da0_0 .net "out", 0 0, L_0x5f5acee115a0;  alias, 1 drivers
v0x5f5aceda8ec0_0 .net "temp_out", 0 0, L_0x5f5acee114f0;  1 drivers
S_0x5f5aceda7de0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceda7c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee114f0 .functor NAND 1, L_0x5f5acee17da0, L_0x5f5acee12050, C4<1>, C4<1>;
v0x5f5aceda8050_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aceda8110_0 .net "in_b", 0 0, L_0x5f5acee12050;  alias, 1 drivers
v0x5f5aceda81d0_0 .net "out", 0 0, L_0x5f5acee114f0;  alias, 1 drivers
S_0x5f5aceda82f0 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceda7c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceda8a60_0 .net "in_a", 0 0, L_0x5f5acee114f0;  alias, 1 drivers
v0x5f5aceda8b00_0 .net "out", 0 0, L_0x5f5acee115a0;  alias, 1 drivers
S_0x5f5aceda8510 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceda82f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee115a0 .functor NAND 1, L_0x5f5acee114f0, L_0x5f5acee114f0, C4<1>, C4<1>;
v0x5f5aceda8780_0 .net "in_a", 0 0, L_0x5f5acee114f0;  alias, 1 drivers
v0x5f5aceda8870_0 .net "in_b", 0 0, L_0x5f5acee114f0;  alias, 1 drivers
v0x5f5aceda8960_0 .net "out", 0 0, L_0x5f5acee115a0;  alias, 1 drivers
S_0x5f5aceda8f80 .scope module, "not_gate2" "Not" 5 8, 8 3 0, S_0x5f5aceda6620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5aceda9680_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aceda9720_0 .net "out", 0 0, L_0x5f5acee112e0;  alias, 1 drivers
S_0x5f5aceda9150 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5aceda8f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee112e0 .functor NAND 1, L_0x5f5acee17da0, L_0x5f5acee17da0, C4<1>, C4<1>;
v0x5f5aceda93a0_0 .net "in_a", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aceda9460_0 .net "in_b", 0 0, L_0x5f5acee17da0;  alias, 1 drivers
v0x5f5aceda9520_0 .net "out", 0 0, L_0x5f5acee112e0;  alias, 1 drivers
S_0x5f5aceda9820 .scope module, "or_gate" "Or" 5 11, 9 3 0, S_0x5f5aceda6620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acedaf2d0_0 .net "branch1_out", 0 0, L_0x5f5acee117b0;  1 drivers
v0x5f5acedaf400_0 .net "branch2_out", 0 0, L_0x5f5acee11ad0;  1 drivers
v0x5f5acedaf550_0 .net "in_a", 0 0, L_0x5f5acee11440;  alias, 1 drivers
v0x5f5acedaf620_0 .net "in_b", 0 0, L_0x5f5acee115a0;  alias, 1 drivers
v0x5f5acedaf6c0_0 .net "out", 0 0, L_0x5f5acee11df0;  alias, 1 drivers
v0x5f5acedaf760_0 .net "temp1_out", 0 0, L_0x5f5acee11700;  1 drivers
v0x5f5acedaf800_0 .net "temp2_out", 0 0, L_0x5f5acee11a20;  1 drivers
v0x5f5acedaf8a0_0 .net "temp3_out", 0 0, L_0x5f5acee11d40;  1 drivers
S_0x5f5aceda9a50 .scope module, "and_gate" "And" 9 9, 6 3 0, S_0x5f5aceda9820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acedaab10_0 .net "in_a", 0 0, L_0x5f5acee11440;  alias, 1 drivers
v0x5f5acedaabb0_0 .net "in_b", 0 0, L_0x5f5acee11440;  alias, 1 drivers
v0x5f5acedaac70_0 .net "out", 0 0, L_0x5f5acee11700;  alias, 1 drivers
v0x5f5acedaad90_0 .net "temp_out", 0 0, L_0x5f5acee11650;  1 drivers
S_0x5f5aceda9cc0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5aceda9a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee11650 .functor NAND 1, L_0x5f5acee11440, L_0x5f5acee11440, C4<1>, C4<1>;
v0x5f5aceda9f30_0 .net "in_a", 0 0, L_0x5f5acee11440;  alias, 1 drivers
v0x5f5aceda9ff0_0 .net "in_b", 0 0, L_0x5f5acee11440;  alias, 1 drivers
v0x5f5acedaa140_0 .net "out", 0 0, L_0x5f5acee11650;  alias, 1 drivers
S_0x5f5acedaa240 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5aceda9a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acedaa960_0 .net "in_a", 0 0, L_0x5f5acee11650;  alias, 1 drivers
v0x5f5acedaaa00_0 .net "out", 0 0, L_0x5f5acee11700;  alias, 1 drivers
S_0x5f5acedaa410 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acedaa240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee11700 .functor NAND 1, L_0x5f5acee11650, L_0x5f5acee11650, C4<1>, C4<1>;
v0x5f5acedaa680_0 .net "in_a", 0 0, L_0x5f5acee11650;  alias, 1 drivers
v0x5f5acedaa770_0 .net "in_b", 0 0, L_0x5f5acee11650;  alias, 1 drivers
v0x5f5acedaa860_0 .net "out", 0 0, L_0x5f5acee11700;  alias, 1 drivers
S_0x5f5acedaaf00 .scope module, "and_gate2" "And" 9 13, 6 3 0, S_0x5f5aceda9820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acedabf30_0 .net "in_a", 0 0, L_0x5f5acee115a0;  alias, 1 drivers
v0x5f5acedabfd0_0 .net "in_b", 0 0, L_0x5f5acee115a0;  alias, 1 drivers
v0x5f5acedac090_0 .net "out", 0 0, L_0x5f5acee11a20;  alias, 1 drivers
v0x5f5acedac1b0_0 .net "temp_out", 0 0, L_0x5f5acee11970;  1 drivers
S_0x5f5acedab0e0 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acedaaf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee11970 .functor NAND 1, L_0x5f5acee115a0, L_0x5f5acee115a0, C4<1>, C4<1>;
v0x5f5acedab350_0 .net "in_a", 0 0, L_0x5f5acee115a0;  alias, 1 drivers
v0x5f5acedab410_0 .net "in_b", 0 0, L_0x5f5acee115a0;  alias, 1 drivers
v0x5f5acedab560_0 .net "out", 0 0, L_0x5f5acee11970;  alias, 1 drivers
S_0x5f5acedab660 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acedaaf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acedabd80_0 .net "in_a", 0 0, L_0x5f5acee11970;  alias, 1 drivers
v0x5f5acedabe20_0 .net "out", 0 0, L_0x5f5acee11a20;  alias, 1 drivers
S_0x5f5acedab830 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acedab660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee11a20 .functor NAND 1, L_0x5f5acee11970, L_0x5f5acee11970, C4<1>, C4<1>;
v0x5f5acedabaa0_0 .net "in_a", 0 0, L_0x5f5acee11970;  alias, 1 drivers
v0x5f5acedabb90_0 .net "in_b", 0 0, L_0x5f5acee11970;  alias, 1 drivers
v0x5f5acedabc80_0 .net "out", 0 0, L_0x5f5acee11a20;  alias, 1 drivers
S_0x5f5acedac320 .scope module, "and_gate3" "And" 9 17, 6 3 0, S_0x5f5aceda9820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5f5acedad360_0 .net "in_a", 0 0, L_0x5f5acee117b0;  alias, 1 drivers
v0x5f5acedad430_0 .net "in_b", 0 0, L_0x5f5acee11ad0;  alias, 1 drivers
v0x5f5acedad500_0 .net "out", 0 0, L_0x5f5acee11d40;  alias, 1 drivers
v0x5f5acedad620_0 .net "temp_out", 0 0, L_0x5f5acee11c90;  1 drivers
S_0x5f5acedac500 .scope module, "nand_gate" "Nand" 6 8, 7 1 0, S_0x5f5acedac320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee11c90 .functor NAND 1, L_0x5f5acee117b0, L_0x5f5acee11ad0, C4<1>, C4<1>;
v0x5f5acedac750_0 .net "in_a", 0 0, L_0x5f5acee117b0;  alias, 1 drivers
v0x5f5acedac830_0 .net "in_b", 0 0, L_0x5f5acee11ad0;  alias, 1 drivers
v0x5f5acedac8f0_0 .net "out", 0 0, L_0x5f5acee11c90;  alias, 1 drivers
S_0x5f5acedaca40 .scope module, "not_gate" "Not" 6 9, 8 3 0, S_0x5f5acedac320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acedad1b0_0 .net "in_a", 0 0, L_0x5f5acee11c90;  alias, 1 drivers
v0x5f5acedad250_0 .net "out", 0 0, L_0x5f5acee11d40;  alias, 1 drivers
S_0x5f5acedacc60 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acedaca40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee11d40 .functor NAND 1, L_0x5f5acee11c90, L_0x5f5acee11c90, C4<1>, C4<1>;
v0x5f5acedaced0_0 .net "in_a", 0 0, L_0x5f5acee11c90;  alias, 1 drivers
v0x5f5acedacfc0_0 .net "in_b", 0 0, L_0x5f5acee11c90;  alias, 1 drivers
v0x5f5acedad0b0_0 .net "out", 0 0, L_0x5f5acee11d40;  alias, 1 drivers
S_0x5f5acedad770 .scope module, "not_gate" "Not" 9 10, 8 3 0, S_0x5f5aceda9820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acedadea0_0 .net "in_a", 0 0, L_0x5f5acee11700;  alias, 1 drivers
v0x5f5acedadf40_0 .net "out", 0 0, L_0x5f5acee117b0;  alias, 1 drivers
S_0x5f5acedad940 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acedad770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee117b0 .functor NAND 1, L_0x5f5acee11700, L_0x5f5acee11700, C4<1>, C4<1>;
v0x5f5acedadbb0_0 .net "in_a", 0 0, L_0x5f5acee11700;  alias, 1 drivers
v0x5f5acedadc70_0 .net "in_b", 0 0, L_0x5f5acee11700;  alias, 1 drivers
v0x5f5acedaddc0_0 .net "out", 0 0, L_0x5f5acee117b0;  alias, 1 drivers
S_0x5f5acedae040 .scope module, "not_gate2" "Not" 9 14, 8 3 0, S_0x5f5aceda9820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acedae810_0 .net "in_a", 0 0, L_0x5f5acee11a20;  alias, 1 drivers
v0x5f5acedae8b0_0 .net "out", 0 0, L_0x5f5acee11ad0;  alias, 1 drivers
S_0x5f5acedae2b0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acedae040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee11ad0 .functor NAND 1, L_0x5f5acee11a20, L_0x5f5acee11a20, C4<1>, C4<1>;
v0x5f5acedae520_0 .net "in_a", 0 0, L_0x5f5acee11a20;  alias, 1 drivers
v0x5f5acedae5e0_0 .net "in_b", 0 0, L_0x5f5acee11a20;  alias, 1 drivers
v0x5f5acedae730_0 .net "out", 0 0, L_0x5f5acee11ad0;  alias, 1 drivers
S_0x5f5acedae9b0 .scope module, "not_gate3" "Not" 9 18, 8 3 0, S_0x5f5aceda9820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5f5acedaf150_0 .net "in_a", 0 0, L_0x5f5acee11d40;  alias, 1 drivers
v0x5f5acedaf1f0_0 .net "out", 0 0, L_0x5f5acee11df0;  alias, 1 drivers
S_0x5f5acedaebd0 .scope module, "nand_gate" "Nand" 8 7, 7 1 0, S_0x5f5acedae9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5f5acee11df0 .functor NAND 1, L_0x5f5acee11d40, L_0x5f5acee11d40, C4<1>, C4<1>;
v0x5f5acedaee40_0 .net "in_a", 0 0, L_0x5f5acee11d40;  alias, 1 drivers
v0x5f5acedaef00_0 .net "in_b", 0 0, L_0x5f5acee11d40;  alias, 1 drivers
v0x5f5acedaf050_0 .net "out", 0 0, L_0x5f5acee11df0;  alias, 1 drivers
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "Mux8Way16/src/Mux8Way16.vh";
    "./Mux4Way16/src/Mux4Way16.vh";
    "./Mux16/src/Mux16.vh";
    "./Mux/src/Mux.vh";
    "./And/src/And.vh";
    "./Nand/src/Nand.vh";
    "./Not/src/Not.vh";
    "./Or/src/Or.vh";
