// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="KeyExpansion,hls_ip_2019_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7vx485t-ffg1157-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.430000,HLS_SYN_LAT=43,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=322,HLS_SYN_LUT=1851,HLS_VERSION=2019_2}" *)

module KeyExpansion (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        RoundKey_0_address0,
        RoundKey_0_ce0,
        RoundKey_0_we0,
        RoundKey_0_d0,
        RoundKey_0_q0,
        RoundKey_1_address0,
        RoundKey_1_ce0,
        RoundKey_1_we0,
        RoundKey_1_d0,
        RoundKey_1_q0,
        RoundKey_2_address0,
        RoundKey_2_ce0,
        RoundKey_2_we0,
        RoundKey_2_d0,
        RoundKey_2_q0,
        RoundKey_3_address0,
        RoundKey_3_ce0,
        RoundKey_3_we0,
        RoundKey_3_d0,
        RoundKey_3_q0,
        RoundKey_4_address0,
        RoundKey_4_ce0,
        RoundKey_4_we0,
        RoundKey_4_d0,
        RoundKey_4_q0,
        RoundKey_5_address0,
        RoundKey_5_ce0,
        RoundKey_5_we0,
        RoundKey_5_d0,
        RoundKey_5_q0,
        RoundKey_6_address0,
        RoundKey_6_ce0,
        RoundKey_6_we0,
        RoundKey_6_d0,
        RoundKey_6_q0,
        RoundKey_7_address0,
        RoundKey_7_ce0,
        RoundKey_7_we0,
        RoundKey_7_d0,
        RoundKey_7_q0,
        RoundKey_8_address0,
        RoundKey_8_ce0,
        RoundKey_8_we0,
        RoundKey_8_d0,
        RoundKey_8_q0,
        RoundKey_9_address0,
        RoundKey_9_ce0,
        RoundKey_9_we0,
        RoundKey_9_d0,
        RoundKey_9_q0,
        RoundKey_10_address0,
        RoundKey_10_ce0,
        RoundKey_10_we0,
        RoundKey_10_d0,
        RoundKey_10_q0,
        RoundKey_11_address0,
        RoundKey_11_ce0,
        RoundKey_11_we0,
        RoundKey_11_d0,
        RoundKey_11_q0,
        RoundKey_12_address0,
        RoundKey_12_ce0,
        RoundKey_12_we0,
        RoundKey_12_d0,
        RoundKey_12_q0,
        RoundKey_13_address0,
        RoundKey_13_ce0,
        RoundKey_13_we0,
        RoundKey_13_d0,
        RoundKey_13_q0,
        RoundKey_14_address0,
        RoundKey_14_ce0,
        RoundKey_14_we0,
        RoundKey_14_d0,
        RoundKey_14_q0,
        RoundKey_15_address0,
        RoundKey_15_ce0,
        RoundKey_15_we0,
        RoundKey_15_d0,
        RoundKey_15_q0,
        Key_0,
        Key_1,
        Key_2,
        Key_3,
        Key_4,
        Key_5,
        Key_6,
        Key_7,
        Key_8,
        Key_9,
        Key_10,
        Key_11,
        Key_12,
        Key_13,
        Key_14,
        Key_15
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_pp0_stage0 = 6'd2;
parameter    ap_ST_fsm_pp0_stage1 = 6'd4;
parameter    ap_ST_fsm_pp0_stage2 = 6'd8;
parameter    ap_ST_fsm_pp0_stage3 = 6'd16;
parameter    ap_ST_fsm_state8 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] RoundKey_0_address0;
output   RoundKey_0_ce0;
output   RoundKey_0_we0;
output  [7:0] RoundKey_0_d0;
input  [7:0] RoundKey_0_q0;
output  [3:0] RoundKey_1_address0;
output   RoundKey_1_ce0;
output   RoundKey_1_we0;
output  [7:0] RoundKey_1_d0;
input  [7:0] RoundKey_1_q0;
output  [3:0] RoundKey_2_address0;
output   RoundKey_2_ce0;
output   RoundKey_2_we0;
output  [7:0] RoundKey_2_d0;
input  [7:0] RoundKey_2_q0;
output  [3:0] RoundKey_3_address0;
output   RoundKey_3_ce0;
output   RoundKey_3_we0;
output  [7:0] RoundKey_3_d0;
input  [7:0] RoundKey_3_q0;
output  [3:0] RoundKey_4_address0;
output   RoundKey_4_ce0;
output   RoundKey_4_we0;
output  [7:0] RoundKey_4_d0;
input  [7:0] RoundKey_4_q0;
output  [3:0] RoundKey_5_address0;
output   RoundKey_5_ce0;
output   RoundKey_5_we0;
output  [7:0] RoundKey_5_d0;
input  [7:0] RoundKey_5_q0;
output  [3:0] RoundKey_6_address0;
output   RoundKey_6_ce0;
output   RoundKey_6_we0;
output  [7:0] RoundKey_6_d0;
input  [7:0] RoundKey_6_q0;
output  [3:0] RoundKey_7_address0;
output   RoundKey_7_ce0;
output   RoundKey_7_we0;
output  [7:0] RoundKey_7_d0;
input  [7:0] RoundKey_7_q0;
output  [3:0] RoundKey_8_address0;
output   RoundKey_8_ce0;
output   RoundKey_8_we0;
output  [7:0] RoundKey_8_d0;
input  [7:0] RoundKey_8_q0;
output  [3:0] RoundKey_9_address0;
output   RoundKey_9_ce0;
output   RoundKey_9_we0;
output  [7:0] RoundKey_9_d0;
input  [7:0] RoundKey_9_q0;
output  [3:0] RoundKey_10_address0;
output   RoundKey_10_ce0;
output   RoundKey_10_we0;
output  [7:0] RoundKey_10_d0;
input  [7:0] RoundKey_10_q0;
output  [3:0] RoundKey_11_address0;
output   RoundKey_11_ce0;
output   RoundKey_11_we0;
output  [7:0] RoundKey_11_d0;
input  [7:0] RoundKey_11_q0;
output  [3:0] RoundKey_12_address0;
output   RoundKey_12_ce0;
output   RoundKey_12_we0;
output  [7:0] RoundKey_12_d0;
input  [7:0] RoundKey_12_q0;
output  [3:0] RoundKey_13_address0;
output   RoundKey_13_ce0;
output   RoundKey_13_we0;
output  [7:0] RoundKey_13_d0;
input  [7:0] RoundKey_13_q0;
output  [3:0] RoundKey_14_address0;
output   RoundKey_14_ce0;
output   RoundKey_14_we0;
output  [7:0] RoundKey_14_d0;
input  [7:0] RoundKey_14_q0;
output  [3:0] RoundKey_15_address0;
output   RoundKey_15_ce0;
output   RoundKey_15_we0;
output  [7:0] RoundKey_15_d0;
input  [7:0] RoundKey_15_q0;
input  [7:0] Key_0;
input  [7:0] Key_1;
input  [7:0] Key_2;
input  [7:0] Key_3;
input  [7:0] Key_4;
input  [7:0] Key_5;
input  [7:0] Key_6;
input  [7:0] Key_7;
input  [7:0] Key_8;
input  [7:0] Key_9;
input  [7:0] Key_10;
input  [7:0] Key_11;
input  [7:0] Key_12;
input  [7:0] Key_13;
input  [7:0] Key_14;
input  [7:0] Key_15;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[3:0] RoundKey_0_address0;
reg RoundKey_0_ce0;
reg RoundKey_0_we0;
reg[7:0] RoundKey_0_d0;
reg[3:0] RoundKey_1_address0;
reg RoundKey_1_ce0;
reg RoundKey_1_we0;
reg[7:0] RoundKey_1_d0;
reg[3:0] RoundKey_2_address0;
reg RoundKey_2_ce0;
reg RoundKey_2_we0;
reg[7:0] RoundKey_2_d0;
reg[3:0] RoundKey_3_address0;
reg RoundKey_3_ce0;
reg RoundKey_3_we0;
reg[7:0] RoundKey_3_d0;
reg[3:0] RoundKey_4_address0;
reg RoundKey_4_ce0;
reg RoundKey_4_we0;
reg[7:0] RoundKey_4_d0;
reg[3:0] RoundKey_5_address0;
reg RoundKey_5_ce0;
reg RoundKey_5_we0;
reg[7:0] RoundKey_5_d0;
reg[3:0] RoundKey_6_address0;
reg RoundKey_6_ce0;
reg RoundKey_6_we0;
reg[7:0] RoundKey_6_d0;
reg[3:0] RoundKey_7_address0;
reg RoundKey_7_ce0;
reg RoundKey_7_we0;
reg[7:0] RoundKey_7_d0;
reg[3:0] RoundKey_8_address0;
reg RoundKey_8_ce0;
reg RoundKey_8_we0;
reg[7:0] RoundKey_8_d0;
reg[3:0] RoundKey_9_address0;
reg RoundKey_9_ce0;
reg RoundKey_9_we0;
reg[7:0] RoundKey_9_d0;
reg[3:0] RoundKey_10_address0;
reg RoundKey_10_ce0;
reg RoundKey_10_we0;
reg[7:0] RoundKey_10_d0;
reg[3:0] RoundKey_11_address0;
reg RoundKey_11_ce0;
reg RoundKey_11_we0;
reg[7:0] RoundKey_11_d0;
reg[3:0] RoundKey_12_address0;
reg RoundKey_12_ce0;
reg RoundKey_12_we0;
reg[7:0] RoundKey_12_d0;
reg[3:0] RoundKey_13_address0;
reg RoundKey_13_ce0;
reg RoundKey_13_we0;
reg[7:0] RoundKey_13_d0;
reg[3:0] RoundKey_14_address0;
reg RoundKey_14_ce0;
reg RoundKey_14_we0;
reg[7:0] RoundKey_14_d0;
reg[3:0] RoundKey_15_address0;
reg RoundKey_15_ce0;
reg RoundKey_15_we0;
reg[7:0] RoundKey_15_d0;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [3:0] sbox_0_address0;
reg    sbox_0_ce0;
wire   [7:0] sbox_0_q0;
reg   [3:0] sbox_1_address0;
reg    sbox_1_ce0;
wire   [7:0] sbox_1_q0;
reg   [3:0] sbox_2_address0;
reg    sbox_2_ce0;
wire   [7:0] sbox_2_q0;
reg   [3:0] sbox_3_address0;
reg    sbox_3_ce0;
wire   [7:0] sbox_3_q0;
reg   [3:0] sbox_4_address0;
reg    sbox_4_ce0;
wire   [7:0] sbox_4_q0;
reg   [3:0] sbox_5_address0;
reg    sbox_5_ce0;
wire   [7:0] sbox_5_q0;
reg   [3:0] sbox_6_address0;
reg    sbox_6_ce0;
wire   [7:0] sbox_6_q0;
reg   [3:0] sbox_7_address0;
reg    sbox_7_ce0;
wire   [7:0] sbox_7_q0;
reg   [3:0] sbox_8_address0;
reg    sbox_8_ce0;
wire   [7:0] sbox_8_q0;
reg   [3:0] sbox_9_address0;
reg    sbox_9_ce0;
wire   [7:0] sbox_9_q0;
reg   [3:0] sbox_10_address0;
reg    sbox_10_ce0;
wire   [7:0] sbox_10_q0;
reg   [3:0] sbox_11_address0;
reg    sbox_11_ce0;
wire   [7:0] sbox_11_q0;
reg   [3:0] sbox_12_address0;
reg    sbox_12_ce0;
wire   [7:0] sbox_12_q0;
reg   [3:0] sbox_13_address0;
reg    sbox_13_ce0;
wire   [7:0] sbox_13_q0;
reg   [3:0] sbox_14_address0;
reg    sbox_14_ce0;
wire   [7:0] sbox_14_q0;
reg   [3:0] sbox_15_address0;
reg    sbox_15_ce0;
wire   [7:0] sbox_15_q0;
wire   [3:0] Rcon_address0;
reg    Rcon_ce0;
wire   [7:0] Rcon_q0;
reg   [7:0] s_0_0_reg_1397;
wire   [0:0] icmp_ln170_fu_1621_p2;
reg   [0:0] icmp_ln170_reg_2219;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state6_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln170_reg_2219_pp0_iter1_reg;
wire   [63:0] zext_ln196_1_fu_1679_p1;
reg   [63:0] zext_ln196_1_reg_2233;
reg   [63:0] zext_ln196_1_reg_2233_pp0_iter1_reg;
reg   [7:0] RoundKey_12_load_reg_2288;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state7_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
reg   [7:0] RoundKey_15_load_reg_2298;
reg   [7:0] Rcon_load_reg_2305;
wire   [3:0] trunc_ln199_fu_1831_p1;
reg   [3:0] trunc_ln199_reg_2310;
reg   [7:0] RoundKey_0_load_reg_2394;
reg   [7:0] RoundKey_3_load_reg_2404;
reg   [7:0] RoundKey_4_load_reg_2409;
reg   [7:0] RoundKey_7_load_reg_2419;
reg   [7:0] RoundKey_8_load_reg_2424;
reg   [7:0] RoundKey_11_load_reg_2434;
reg   [7:0] RoundKey_13_load_reg_2439;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_pp0_stage2_11001;
wire   [3:0] trunc_ln196_fu_1949_p1;
reg   [3:0] trunc_ln196_reg_2449;
reg   [7:0] RoundKey_1_load_reg_2533;
reg   [7:0] RoundKey_5_load_reg_2543;
reg   [7:0] RoundKey_9_load_reg_2553;
reg   [7:0] RoundKey_14_load_reg_2563;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state5_pp0_stage3_iter0;
wire    ap_block_pp0_stage3_11001;
wire   [3:0] trunc_ln197_fu_2070_p1;
reg   [3:0] trunc_ln197_reg_2568;
reg   [7:0] RoundKey_2_load_reg_2652;
reg   [7:0] RoundKey_6_load_reg_2657;
reg   [7:0] RoundKey_10_load_reg_2662;
wire   [7:0] add_ln170_fu_2133_p2;
reg   [7:0] add_ln170_reg_2667;
wire   [3:0] trunc_ln198_fu_2139_p1;
reg   [3:0] trunc_ln198_reg_2672;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage1_subdone;
reg   [7:0] ap_phi_mux_s_0_0_phi_fu_1401_p4;
wire    ap_block_pp0_stage0;
reg   [7:0] ap_phi_mux_UnifiedRetVal_i149_phi_fu_1412_p32;
wire   [7:0] ap_phi_reg_pp0_iter0_UnifiedRetVal_i149_reg_1409;
reg   [7:0] ap_phi_mux_UnifiedRetVal_i_phi_fu_1465_p32;
wire   [7:0] ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_1462;
reg   [7:0] ap_phi_mux_UnifiedRetVal_i49_phi_fu_1518_p32;
wire   [7:0] ap_phi_reg_pp0_iter1_UnifiedRetVal_i49_reg_1515;
reg   [7:0] ap_phi_mux_UnifiedRetVal_i99_phi_fu_1571_p32;
wire   [7:0] ap_phi_reg_pp0_iter1_UnifiedRetVal_i99_reg_1568;
wire   [63:0] zext_ln175_fu_1643_p1;
wire   [63:0] zext_ln178_fu_1664_p1;
wire   [63:0] zext_ln213_fu_1700_p1;
wire   [63:0] zext_ln216_fu_1721_p1;
wire   [63:0] zext_ln213_1_fu_1742_p1;
wire   [63:0] zext_ln216_1_fu_1763_p1;
wire   [63:0] zext_ln213_2_fu_1784_p1;
wire   [63:0] zext_ln216_2_fu_1805_p1;
wire   [63:0] zext_ln176_fu_1826_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln199_fu_1845_p1;
wire   [63:0] zext_ln214_fu_1881_p1;
wire   [63:0] zext_ln214_1_fu_1902_p1;
wire   [63:0] zext_ln214_2_fu_1923_p1;
wire   [63:0] zext_ln177_fu_1944_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln196_fu_1963_p1;
wire   [63:0] zext_ln215_fu_1999_p1;
wire   [63:0] zext_ln215_1_fu_2026_p1;
wire   [63:0] zext_ln215_2_fu_2053_p1;
wire   [63:0] zext_ln197_fu_2084_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln198_fu_2151_p1;
wire   [7:0] xor_ln213_fu_2109_p2;
wire   [7:0] xor_ln214_fu_2171_p2;
wire   [7:0] xor_ln215_fu_2195_p2;
wire   [7:0] xor_ln216_fu_2004_p2;
wire   [7:0] xor_ln213_1_fu_2115_p2;
wire   [7:0] xor_ln214_1_fu_2177_p2;
wire   [7:0] xor_ln215_1_fu_2201_p2;
wire   [7:0] xor_ln216_1_fu_2031_p2;
wire   [7:0] xor_ln213_2_fu_2121_p2;
wire   [7:0] xor_ln214_2_fu_2183_p2;
wire   [7:0] xor_ln215_2_fu_2207_p2;
wire   [7:0] xor_ln216_2_fu_2058_p2;
wire   [7:0] xor_ln213_3_fu_2127_p2;
wire   [7:0] xor_ln214_3_fu_2189_p2;
wire   [7:0] xor_ln215_3_fu_2213_p2;
wire   [7:0] xor_ln216_3_fu_2064_p2;
wire   [7:0] add_ln175_fu_1627_p2;
wire   [3:0] lshr_ln_fu_1633_p4;
wire   [7:0] add_ln178_fu_1648_p2;
wire   [3:0] lshr_ln3_fu_1654_p4;
wire   [3:0] lshr_ln196_1_fu_1669_p4;
wire   [7:0] add_ln213_fu_1684_p2;
wire   [3:0] lshr_ln8_fu_1690_p4;
wire   [7:0] add_ln216_fu_1705_p2;
wire   [3:0] lshr_ln11_fu_1711_p4;
wire   [7:0] add_ln213_1_fu_1726_p2;
wire   [3:0] lshr_ln213_1_fu_1732_p4;
wire   [7:0] add_ln216_1_fu_1747_p2;
wire   [3:0] lshr_ln216_1_fu_1753_p4;
wire   [7:0] add_ln213_2_fu_1768_p2;
wire   [3:0] lshr_ln213_2_fu_1774_p4;
wire   [7:0] add_ln216_2_fu_1789_p2;
wire   [3:0] lshr_ln216_2_fu_1795_p4;
wire   [7:0] add_ln176_fu_1810_p2;
wire   [3:0] lshr_ln1_fu_1816_p4;
wire   [3:0] lshr_ln7_fu_1835_p4;
wire   [7:0] add_ln214_fu_1865_p2;
wire   [3:0] lshr_ln9_fu_1871_p4;
wire   [7:0] add_ln214_1_fu_1886_p2;
wire   [3:0] lshr_ln214_1_fu_1892_p4;
wire   [7:0] add_ln214_2_fu_1907_p2;
wire   [3:0] lshr_ln214_2_fu_1913_p4;
wire   [7:0] add_ln177_fu_1928_p2;
wire   [3:0] lshr_ln2_fu_1934_p4;
wire   [3:0] lshr_ln4_fu_1953_p4;
wire   [7:0] add_ln215_fu_1983_p2;
wire   [3:0] lshr_ln10_fu_1989_p4;
wire   [7:0] add_ln215_1_fu_2010_p2;
wire   [3:0] lshr_ln215_1_fu_2016_p4;
wire   [7:0] add_ln215_2_fu_2037_p2;
wire   [3:0] lshr_ln215_2_fu_2043_p4;
wire   [3:0] lshr_ln5_fu_2074_p4;
wire   [7:0] xor_ln213_4_fu_2104_p2;
wire   [3:0] lshr_ln6_fu_2142_p4;
wire    ap_CS_fsm_state8;
reg   [5:0] ap_NS_fsm;
wire    ap_block_pp0_stage2_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

KeyExpansion_sbox_0 #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
sbox_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sbox_0_address0),
    .ce0(sbox_0_ce0),
    .q0(sbox_0_q0)
);

KeyExpansion_sbox_1 #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
sbox_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sbox_1_address0),
    .ce0(sbox_1_ce0),
    .q0(sbox_1_q0)
);

KeyExpansion_sbox_2 #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
sbox_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sbox_2_address0),
    .ce0(sbox_2_ce0),
    .q0(sbox_2_q0)
);

KeyExpansion_sbox_3 #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
sbox_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sbox_3_address0),
    .ce0(sbox_3_ce0),
    .q0(sbox_3_q0)
);

KeyExpansion_sbox_4 #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
sbox_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sbox_4_address0),
    .ce0(sbox_4_ce0),
    .q0(sbox_4_q0)
);

KeyExpansion_sbox_5 #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
sbox_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sbox_5_address0),
    .ce0(sbox_5_ce0),
    .q0(sbox_5_q0)
);

KeyExpansion_sbox_6 #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
sbox_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sbox_6_address0),
    .ce0(sbox_6_ce0),
    .q0(sbox_6_q0)
);

KeyExpansion_sbox_7 #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
sbox_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sbox_7_address0),
    .ce0(sbox_7_ce0),
    .q0(sbox_7_q0)
);

KeyExpansion_sbox_8 #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
sbox_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sbox_8_address0),
    .ce0(sbox_8_ce0),
    .q0(sbox_8_q0)
);

KeyExpansion_sbox_9 #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
sbox_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sbox_9_address0),
    .ce0(sbox_9_ce0),
    .q0(sbox_9_q0)
);

KeyExpansion_sboxbkb #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
sbox_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sbox_10_address0),
    .ce0(sbox_10_ce0),
    .q0(sbox_10_q0)
);

KeyExpansion_sboxcud #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
sbox_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sbox_11_address0),
    .ce0(sbox_11_ce0),
    .q0(sbox_11_q0)
);

KeyExpansion_sboxdEe #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
sbox_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sbox_12_address0),
    .ce0(sbox_12_ce0),
    .q0(sbox_12_q0)
);

KeyExpansion_sboxeOg #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
sbox_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sbox_13_address0),
    .ce0(sbox_13_ce0),
    .q0(sbox_13_q0)
);

KeyExpansion_sboxfYi #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
sbox_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sbox_14_address0),
    .ce0(sbox_14_ce0),
    .q0(sbox_14_q0)
);

KeyExpansion_sboxg8j #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
sbox_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sbox_15_address0),
    .ce0(sbox_15_ce0),
    .q0(sbox_15_q0)
);

KeyExpansion_Rcon #(
    .DataWidth( 8 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
Rcon_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Rcon_address0),
    .ce0(Rcon_ce0),
    .q0(Rcon_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        s_0_0_reg_1397 <= 8'd16;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln170_reg_2219 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        s_0_0_reg_1397 <= add_ln170_reg_2667;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln170_reg_2219 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Rcon_load_reg_2305 <= Rcon_q0;
        trunc_ln199_reg_2310 <= trunc_ln199_fu_1831_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln170_reg_2219 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        RoundKey_0_load_reg_2394 <= RoundKey_0_q0;
        RoundKey_11_load_reg_2434 <= RoundKey_11_q0;
        RoundKey_12_load_reg_2288 <= RoundKey_12_q0;
        RoundKey_15_load_reg_2298 <= RoundKey_15_q0;
        RoundKey_3_load_reg_2404 <= RoundKey_3_q0;
        RoundKey_4_load_reg_2409 <= RoundKey_4_q0;
        RoundKey_7_load_reg_2419 <= RoundKey_7_q0;
        RoundKey_8_load_reg_2424 <= RoundKey_8_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln170_reg_2219 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        RoundKey_10_load_reg_2662 <= RoundKey_10_q0;
        RoundKey_14_load_reg_2563 <= RoundKey_14_q0;
        RoundKey_2_load_reg_2652 <= RoundKey_2_q0;
        RoundKey_6_load_reg_2657 <= RoundKey_6_q0;
        add_ln170_reg_2667 <= add_ln170_fu_2133_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln170_reg_2219 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        RoundKey_13_load_reg_2439 <= RoundKey_13_q0;
        RoundKey_1_load_reg_2533 <= RoundKey_1_q0;
        RoundKey_5_load_reg_2543 <= RoundKey_5_q0;
        RoundKey_9_load_reg_2553 <= RoundKey_9_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln170_reg_2219 <= icmp_ln170_fu_1621_p2;
        icmp_ln170_reg_2219_pp0_iter1_reg <= icmp_ln170_reg_2219;
        zext_ln196_1_reg_2233_pp0_iter1_reg[3 : 0] <= zext_ln196_1_reg_2233[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln170_reg_2219 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        trunc_ln196_reg_2449 <= trunc_ln196_fu_1949_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln170_reg_2219 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        trunc_ln197_reg_2568 <= trunc_ln197_fu_2070_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln170_reg_2219 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln198_reg_2672 <= trunc_ln198_fu_2139_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln170_fu_1621_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zext_ln196_1_reg_2233[3 : 0] <= zext_ln196_1_fu_1679_p1[3 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Rcon_ce0 = 1'b1;
    end else begin
        Rcon_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        RoundKey_0_address0 = zext_ln196_1_reg_2233;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        RoundKey_0_address0 = zext_ln213_fu_1700_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_0_address0 = 64'd0;
    end else begin
        RoundKey_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        RoundKey_0_ce0 = 1'b1;
    end else begin
        RoundKey_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        RoundKey_0_d0 = xor_ln213_fu_2109_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_0_d0 = Key_0;
    end else begin
        RoundKey_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln170_reg_2219 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        RoundKey_0_we0 = 1'b1;
    end else begin
        RoundKey_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        RoundKey_10_address0 = zext_ln196_1_reg_2233_pp0_iter1_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        RoundKey_10_address0 = zext_ln215_2_fu_2053_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_10_address0 = 64'd0;
    end else begin
        RoundKey_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        RoundKey_10_ce0 = 1'b1;
    end else begin
        RoundKey_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        RoundKey_10_d0 = xor_ln215_2_fu_2207_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_10_d0 = Key_10;
    end else begin
        RoundKey_10_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln170_reg_2219_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        RoundKey_10_we0 = 1'b1;
    end else begin
        RoundKey_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        RoundKey_11_address0 = zext_ln196_1_reg_2233;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        RoundKey_11_address0 = zext_ln216_2_fu_1805_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_11_address0 = 64'd0;
    end else begin
        RoundKey_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        RoundKey_11_ce0 = 1'b1;
    end else begin
        RoundKey_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        RoundKey_11_d0 = xor_ln216_2_fu_2058_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_11_d0 = Key_11;
    end else begin
        RoundKey_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln170_reg_2219 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        RoundKey_11_we0 = 1'b1;
    end else begin
        RoundKey_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        RoundKey_12_address0 = zext_ln196_1_reg_2233;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        RoundKey_12_address0 = zext_ln175_fu_1643_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_12_address0 = 64'd0;
    end else begin
        RoundKey_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        RoundKey_12_ce0 = 1'b1;
    end else begin
        RoundKey_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        RoundKey_12_d0 = xor_ln213_3_fu_2127_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_12_d0 = Key_12;
    end else begin
        RoundKey_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln170_reg_2219 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        RoundKey_12_we0 = 1'b1;
    end else begin
        RoundKey_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        RoundKey_13_address0 = zext_ln196_1_reg_2233;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        RoundKey_13_address0 = zext_ln176_fu_1826_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_13_address0 = 64'd0;
    end else begin
        RoundKey_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        RoundKey_13_ce0 = 1'b1;
    end else begin
        RoundKey_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        RoundKey_13_d0 = xor_ln214_3_fu_2189_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_13_d0 = Key_13;
    end else begin
        RoundKey_13_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln170_reg_2219 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        RoundKey_13_we0 = 1'b1;
    end else begin
        RoundKey_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        RoundKey_14_address0 = zext_ln196_1_reg_2233_pp0_iter1_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        RoundKey_14_address0 = zext_ln177_fu_1944_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_14_address0 = 64'd0;
    end else begin
        RoundKey_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        RoundKey_14_ce0 = 1'b1;
    end else begin
        RoundKey_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        RoundKey_14_d0 = xor_ln215_3_fu_2213_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_14_d0 = Key_14;
    end else begin
        RoundKey_14_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln170_reg_2219_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        RoundKey_14_we0 = 1'b1;
    end else begin
        RoundKey_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        RoundKey_15_address0 = zext_ln196_1_reg_2233;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        RoundKey_15_address0 = zext_ln178_fu_1664_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_15_address0 = 64'd0;
    end else begin
        RoundKey_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        RoundKey_15_ce0 = 1'b1;
    end else begin
        RoundKey_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        RoundKey_15_d0 = xor_ln216_3_fu_2064_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_15_d0 = Key_15;
    end else begin
        RoundKey_15_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln170_reg_2219 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        RoundKey_15_we0 = 1'b1;
    end else begin
        RoundKey_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        RoundKey_1_address0 = zext_ln196_1_reg_2233;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        RoundKey_1_address0 = zext_ln214_fu_1881_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_1_address0 = 64'd0;
    end else begin
        RoundKey_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        RoundKey_1_ce0 = 1'b1;
    end else begin
        RoundKey_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        RoundKey_1_d0 = xor_ln214_fu_2171_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_1_d0 = Key_1;
    end else begin
        RoundKey_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln170_reg_2219 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        RoundKey_1_we0 = 1'b1;
    end else begin
        RoundKey_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        RoundKey_2_address0 = zext_ln196_1_reg_2233_pp0_iter1_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        RoundKey_2_address0 = zext_ln215_fu_1999_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_2_address0 = 64'd0;
    end else begin
        RoundKey_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        RoundKey_2_ce0 = 1'b1;
    end else begin
        RoundKey_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        RoundKey_2_d0 = xor_ln215_fu_2195_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_2_d0 = Key_2;
    end else begin
        RoundKey_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln170_reg_2219_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        RoundKey_2_we0 = 1'b1;
    end else begin
        RoundKey_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        RoundKey_3_address0 = zext_ln196_1_reg_2233;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        RoundKey_3_address0 = zext_ln216_fu_1721_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_3_address0 = 64'd0;
    end else begin
        RoundKey_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        RoundKey_3_ce0 = 1'b1;
    end else begin
        RoundKey_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        RoundKey_3_d0 = xor_ln216_fu_2004_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_3_d0 = Key_3;
    end else begin
        RoundKey_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln170_reg_2219 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        RoundKey_3_we0 = 1'b1;
    end else begin
        RoundKey_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        RoundKey_4_address0 = zext_ln196_1_reg_2233;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        RoundKey_4_address0 = zext_ln213_1_fu_1742_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_4_address0 = 64'd0;
    end else begin
        RoundKey_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        RoundKey_4_ce0 = 1'b1;
    end else begin
        RoundKey_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        RoundKey_4_d0 = xor_ln213_1_fu_2115_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_4_d0 = Key_4;
    end else begin
        RoundKey_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln170_reg_2219 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        RoundKey_4_we0 = 1'b1;
    end else begin
        RoundKey_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        RoundKey_5_address0 = zext_ln196_1_reg_2233;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        RoundKey_5_address0 = zext_ln214_1_fu_1902_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_5_address0 = 64'd0;
    end else begin
        RoundKey_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        RoundKey_5_ce0 = 1'b1;
    end else begin
        RoundKey_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        RoundKey_5_d0 = xor_ln214_1_fu_2177_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_5_d0 = Key_5;
    end else begin
        RoundKey_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln170_reg_2219 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        RoundKey_5_we0 = 1'b1;
    end else begin
        RoundKey_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        RoundKey_6_address0 = zext_ln196_1_reg_2233_pp0_iter1_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        RoundKey_6_address0 = zext_ln215_1_fu_2026_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_6_address0 = 64'd0;
    end else begin
        RoundKey_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        RoundKey_6_ce0 = 1'b1;
    end else begin
        RoundKey_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        RoundKey_6_d0 = xor_ln215_1_fu_2201_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_6_d0 = Key_6;
    end else begin
        RoundKey_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln170_reg_2219_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        RoundKey_6_we0 = 1'b1;
    end else begin
        RoundKey_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        RoundKey_7_address0 = zext_ln196_1_reg_2233;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        RoundKey_7_address0 = zext_ln216_1_fu_1763_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_7_address0 = 64'd0;
    end else begin
        RoundKey_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        RoundKey_7_ce0 = 1'b1;
    end else begin
        RoundKey_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        RoundKey_7_d0 = xor_ln216_1_fu_2031_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_7_d0 = Key_7;
    end else begin
        RoundKey_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln170_reg_2219 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        RoundKey_7_we0 = 1'b1;
    end else begin
        RoundKey_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        RoundKey_8_address0 = zext_ln196_1_reg_2233;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        RoundKey_8_address0 = zext_ln213_2_fu_1784_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_8_address0 = 64'd0;
    end else begin
        RoundKey_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        RoundKey_8_ce0 = 1'b1;
    end else begin
        RoundKey_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        RoundKey_8_d0 = xor_ln213_2_fu_2121_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_8_d0 = Key_8;
    end else begin
        RoundKey_8_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln170_reg_2219 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        RoundKey_8_we0 = 1'b1;
    end else begin
        RoundKey_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        RoundKey_9_address0 = zext_ln196_1_reg_2233;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        RoundKey_9_address0 = zext_ln214_2_fu_1923_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_9_address0 = 64'd0;
    end else begin
        RoundKey_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        RoundKey_9_ce0 = 1'b1;
    end else begin
        RoundKey_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        RoundKey_9_d0 = xor_ln214_2_fu_2183_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        RoundKey_9_d0 = Key_9;
    end else begin
        RoundKey_9_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln170_reg_2219 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        RoundKey_9_we0 = 1'b1;
    end else begin
        RoundKey_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln170_fu_1621_p2 == 1'd0)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln170_reg_2219 == 1'd1)) begin
        if ((trunc_ln199_reg_2310 == 4'd15)) begin
            ap_phi_mux_UnifiedRetVal_i149_phi_fu_1412_p32 = sbox_15_q0;
        end else if ((trunc_ln199_reg_2310 == 4'd14)) begin
            ap_phi_mux_UnifiedRetVal_i149_phi_fu_1412_p32 = sbox_14_q0;
        end else if ((trunc_ln199_reg_2310 == 4'd13)) begin
            ap_phi_mux_UnifiedRetVal_i149_phi_fu_1412_p32 = sbox_13_q0;
        end else if ((trunc_ln199_reg_2310 == 4'd12)) begin
            ap_phi_mux_UnifiedRetVal_i149_phi_fu_1412_p32 = sbox_12_q0;
        end else if ((trunc_ln199_reg_2310 == 4'd11)) begin
            ap_phi_mux_UnifiedRetVal_i149_phi_fu_1412_p32 = sbox_11_q0;
        end else if ((trunc_ln199_reg_2310 == 4'd10)) begin
            ap_phi_mux_UnifiedRetVal_i149_phi_fu_1412_p32 = sbox_10_q0;
        end else if ((trunc_ln199_reg_2310 == 4'd9)) begin
            ap_phi_mux_UnifiedRetVal_i149_phi_fu_1412_p32 = sbox_9_q0;
        end else if ((trunc_ln199_reg_2310 == 4'd8)) begin
            ap_phi_mux_UnifiedRetVal_i149_phi_fu_1412_p32 = sbox_8_q0;
        end else if ((trunc_ln199_reg_2310 == 4'd7)) begin
            ap_phi_mux_UnifiedRetVal_i149_phi_fu_1412_p32 = sbox_7_q0;
        end else if ((trunc_ln199_reg_2310 == 4'd6)) begin
            ap_phi_mux_UnifiedRetVal_i149_phi_fu_1412_p32 = sbox_6_q0;
        end else if ((trunc_ln199_reg_2310 == 4'd5)) begin
            ap_phi_mux_UnifiedRetVal_i149_phi_fu_1412_p32 = sbox_5_q0;
        end else if ((trunc_ln199_reg_2310 == 4'd4)) begin
            ap_phi_mux_UnifiedRetVal_i149_phi_fu_1412_p32 = sbox_4_q0;
        end else if ((trunc_ln199_reg_2310 == 4'd3)) begin
            ap_phi_mux_UnifiedRetVal_i149_phi_fu_1412_p32 = sbox_3_q0;
        end else if ((trunc_ln199_reg_2310 == 4'd2)) begin
            ap_phi_mux_UnifiedRetVal_i149_phi_fu_1412_p32 = sbox_2_q0;
        end else if ((trunc_ln199_reg_2310 == 4'd1)) begin
            ap_phi_mux_UnifiedRetVal_i149_phi_fu_1412_p32 = sbox_1_q0;
        end else if ((trunc_ln199_reg_2310 == 4'd0)) begin
            ap_phi_mux_UnifiedRetVal_i149_phi_fu_1412_p32 = sbox_0_q0;
        end else begin
            ap_phi_mux_UnifiedRetVal_i149_phi_fu_1412_p32 = ap_phi_reg_pp0_iter0_UnifiedRetVal_i149_reg_1409;
        end
    end else begin
        ap_phi_mux_UnifiedRetVal_i149_phi_fu_1412_p32 = ap_phi_reg_pp0_iter0_UnifiedRetVal_i149_reg_1409;
    end
end

always @ (*) begin
    if ((icmp_ln170_reg_2219 == 1'd1)) begin
        if ((trunc_ln197_reg_2568 == 4'd15)) begin
            ap_phi_mux_UnifiedRetVal_i49_phi_fu_1518_p32 = sbox_15_q0;
        end else if ((trunc_ln197_reg_2568 == 4'd14)) begin
            ap_phi_mux_UnifiedRetVal_i49_phi_fu_1518_p32 = sbox_14_q0;
        end else if ((trunc_ln197_reg_2568 == 4'd13)) begin
            ap_phi_mux_UnifiedRetVal_i49_phi_fu_1518_p32 = sbox_13_q0;
        end else if ((trunc_ln197_reg_2568 == 4'd12)) begin
            ap_phi_mux_UnifiedRetVal_i49_phi_fu_1518_p32 = sbox_12_q0;
        end else if ((trunc_ln197_reg_2568 == 4'd11)) begin
            ap_phi_mux_UnifiedRetVal_i49_phi_fu_1518_p32 = sbox_11_q0;
        end else if ((trunc_ln197_reg_2568 == 4'd10)) begin
            ap_phi_mux_UnifiedRetVal_i49_phi_fu_1518_p32 = sbox_10_q0;
        end else if ((trunc_ln197_reg_2568 == 4'd9)) begin
            ap_phi_mux_UnifiedRetVal_i49_phi_fu_1518_p32 = sbox_9_q0;
        end else if ((trunc_ln197_reg_2568 == 4'd8)) begin
            ap_phi_mux_UnifiedRetVal_i49_phi_fu_1518_p32 = sbox_8_q0;
        end else if ((trunc_ln197_reg_2568 == 4'd7)) begin
            ap_phi_mux_UnifiedRetVal_i49_phi_fu_1518_p32 = sbox_7_q0;
        end else if ((trunc_ln197_reg_2568 == 4'd6)) begin
            ap_phi_mux_UnifiedRetVal_i49_phi_fu_1518_p32 = sbox_6_q0;
        end else if ((trunc_ln197_reg_2568 == 4'd5)) begin
            ap_phi_mux_UnifiedRetVal_i49_phi_fu_1518_p32 = sbox_5_q0;
        end else if ((trunc_ln197_reg_2568 == 4'd4)) begin
            ap_phi_mux_UnifiedRetVal_i49_phi_fu_1518_p32 = sbox_4_q0;
        end else if ((trunc_ln197_reg_2568 == 4'd3)) begin
            ap_phi_mux_UnifiedRetVal_i49_phi_fu_1518_p32 = sbox_3_q0;
        end else if ((trunc_ln197_reg_2568 == 4'd2)) begin
            ap_phi_mux_UnifiedRetVal_i49_phi_fu_1518_p32 = sbox_2_q0;
        end else if ((trunc_ln197_reg_2568 == 4'd1)) begin
            ap_phi_mux_UnifiedRetVal_i49_phi_fu_1518_p32 = sbox_1_q0;
        end else if ((trunc_ln197_reg_2568 == 4'd0)) begin
            ap_phi_mux_UnifiedRetVal_i49_phi_fu_1518_p32 = sbox_0_q0;
        end else begin
            ap_phi_mux_UnifiedRetVal_i49_phi_fu_1518_p32 = ap_phi_reg_pp0_iter1_UnifiedRetVal_i49_reg_1515;
        end
    end else begin
        ap_phi_mux_UnifiedRetVal_i49_phi_fu_1518_p32 = ap_phi_reg_pp0_iter1_UnifiedRetVal_i49_reg_1515;
    end
end

always @ (*) begin
    if ((icmp_ln170_reg_2219_pp0_iter1_reg == 1'd1)) begin
        if ((trunc_ln198_reg_2672 == 4'd15)) begin
            ap_phi_mux_UnifiedRetVal_i99_phi_fu_1571_p32 = sbox_15_q0;
        end else if ((trunc_ln198_reg_2672 == 4'd14)) begin
            ap_phi_mux_UnifiedRetVal_i99_phi_fu_1571_p32 = sbox_14_q0;
        end else if ((trunc_ln198_reg_2672 == 4'd13)) begin
            ap_phi_mux_UnifiedRetVal_i99_phi_fu_1571_p32 = sbox_13_q0;
        end else if ((trunc_ln198_reg_2672 == 4'd12)) begin
            ap_phi_mux_UnifiedRetVal_i99_phi_fu_1571_p32 = sbox_12_q0;
        end else if ((trunc_ln198_reg_2672 == 4'd11)) begin
            ap_phi_mux_UnifiedRetVal_i99_phi_fu_1571_p32 = sbox_11_q0;
        end else if ((trunc_ln198_reg_2672 == 4'd10)) begin
            ap_phi_mux_UnifiedRetVal_i99_phi_fu_1571_p32 = sbox_10_q0;
        end else if ((trunc_ln198_reg_2672 == 4'd9)) begin
            ap_phi_mux_UnifiedRetVal_i99_phi_fu_1571_p32 = sbox_9_q0;
        end else if ((trunc_ln198_reg_2672 == 4'd8)) begin
            ap_phi_mux_UnifiedRetVal_i99_phi_fu_1571_p32 = sbox_8_q0;
        end else if ((trunc_ln198_reg_2672 == 4'd7)) begin
            ap_phi_mux_UnifiedRetVal_i99_phi_fu_1571_p32 = sbox_7_q0;
        end else if ((trunc_ln198_reg_2672 == 4'd6)) begin
            ap_phi_mux_UnifiedRetVal_i99_phi_fu_1571_p32 = sbox_6_q0;
        end else if ((trunc_ln198_reg_2672 == 4'd5)) begin
            ap_phi_mux_UnifiedRetVal_i99_phi_fu_1571_p32 = sbox_5_q0;
        end else if ((trunc_ln198_reg_2672 == 4'd4)) begin
            ap_phi_mux_UnifiedRetVal_i99_phi_fu_1571_p32 = sbox_4_q0;
        end else if ((trunc_ln198_reg_2672 == 4'd3)) begin
            ap_phi_mux_UnifiedRetVal_i99_phi_fu_1571_p32 = sbox_3_q0;
        end else if ((trunc_ln198_reg_2672 == 4'd2)) begin
            ap_phi_mux_UnifiedRetVal_i99_phi_fu_1571_p32 = sbox_2_q0;
        end else if ((trunc_ln198_reg_2672 == 4'd1)) begin
            ap_phi_mux_UnifiedRetVal_i99_phi_fu_1571_p32 = sbox_1_q0;
        end else if ((trunc_ln198_reg_2672 == 4'd0)) begin
            ap_phi_mux_UnifiedRetVal_i99_phi_fu_1571_p32 = sbox_0_q0;
        end else begin
            ap_phi_mux_UnifiedRetVal_i99_phi_fu_1571_p32 = ap_phi_reg_pp0_iter1_UnifiedRetVal_i99_reg_1568;
        end
    end else begin
        ap_phi_mux_UnifiedRetVal_i99_phi_fu_1571_p32 = ap_phi_reg_pp0_iter1_UnifiedRetVal_i99_reg_1568;
    end
end

always @ (*) begin
    if ((icmp_ln170_reg_2219 == 1'd1)) begin
        if ((trunc_ln196_reg_2449 == 4'd15)) begin
            ap_phi_mux_UnifiedRetVal_i_phi_fu_1465_p32 = sbox_15_q0;
        end else if ((trunc_ln196_reg_2449 == 4'd14)) begin
            ap_phi_mux_UnifiedRetVal_i_phi_fu_1465_p32 = sbox_14_q0;
        end else if ((trunc_ln196_reg_2449 == 4'd13)) begin
            ap_phi_mux_UnifiedRetVal_i_phi_fu_1465_p32 = sbox_13_q0;
        end else if ((trunc_ln196_reg_2449 == 4'd12)) begin
            ap_phi_mux_UnifiedRetVal_i_phi_fu_1465_p32 = sbox_12_q0;
        end else if ((trunc_ln196_reg_2449 == 4'd11)) begin
            ap_phi_mux_UnifiedRetVal_i_phi_fu_1465_p32 = sbox_11_q0;
        end else if ((trunc_ln196_reg_2449 == 4'd10)) begin
            ap_phi_mux_UnifiedRetVal_i_phi_fu_1465_p32 = sbox_10_q0;
        end else if ((trunc_ln196_reg_2449 == 4'd9)) begin
            ap_phi_mux_UnifiedRetVal_i_phi_fu_1465_p32 = sbox_9_q0;
        end else if ((trunc_ln196_reg_2449 == 4'd8)) begin
            ap_phi_mux_UnifiedRetVal_i_phi_fu_1465_p32 = sbox_8_q0;
        end else if ((trunc_ln196_reg_2449 == 4'd7)) begin
            ap_phi_mux_UnifiedRetVal_i_phi_fu_1465_p32 = sbox_7_q0;
        end else if ((trunc_ln196_reg_2449 == 4'd6)) begin
            ap_phi_mux_UnifiedRetVal_i_phi_fu_1465_p32 = sbox_6_q0;
        end else if ((trunc_ln196_reg_2449 == 4'd5)) begin
            ap_phi_mux_UnifiedRetVal_i_phi_fu_1465_p32 = sbox_5_q0;
        end else if ((trunc_ln196_reg_2449 == 4'd4)) begin
            ap_phi_mux_UnifiedRetVal_i_phi_fu_1465_p32 = sbox_4_q0;
        end else if ((trunc_ln196_reg_2449 == 4'd3)) begin
            ap_phi_mux_UnifiedRetVal_i_phi_fu_1465_p32 = sbox_3_q0;
        end else if ((trunc_ln196_reg_2449 == 4'd2)) begin
            ap_phi_mux_UnifiedRetVal_i_phi_fu_1465_p32 = sbox_2_q0;
        end else if ((trunc_ln196_reg_2449 == 4'd1)) begin
            ap_phi_mux_UnifiedRetVal_i_phi_fu_1465_p32 = sbox_1_q0;
        end else if ((trunc_ln196_reg_2449 == 4'd0)) begin
            ap_phi_mux_UnifiedRetVal_i_phi_fu_1465_p32 = sbox_0_q0;
        end else begin
            ap_phi_mux_UnifiedRetVal_i_phi_fu_1465_p32 = ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_1462;
        end
    end else begin
        ap_phi_mux_UnifiedRetVal_i_phi_fu_1465_p32 = ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_1462;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln170_reg_2219 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_s_0_0_phi_fu_1401_p4 = add_ln170_reg_2667;
    end else begin
        ap_phi_mux_s_0_0_phi_fu_1401_p4 = s_0_0_reg_1397;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sbox_0_address0 = zext_ln198_fu_2151_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        sbox_0_address0 = zext_ln197_fu_2084_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        sbox_0_address0 = zext_ln196_fu_1963_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        sbox_0_address0 = zext_ln199_fu_1845_p1;
    end else begin
        sbox_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sbox_0_ce0 = 1'b1;
    end else begin
        sbox_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sbox_10_address0 = zext_ln198_fu_2151_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        sbox_10_address0 = zext_ln197_fu_2084_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        sbox_10_address0 = zext_ln196_fu_1963_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        sbox_10_address0 = zext_ln199_fu_1845_p1;
    end else begin
        sbox_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sbox_10_ce0 = 1'b1;
    end else begin
        sbox_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sbox_11_address0 = zext_ln198_fu_2151_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        sbox_11_address0 = zext_ln197_fu_2084_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        sbox_11_address0 = zext_ln196_fu_1963_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        sbox_11_address0 = zext_ln199_fu_1845_p1;
    end else begin
        sbox_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sbox_11_ce0 = 1'b1;
    end else begin
        sbox_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sbox_12_address0 = zext_ln198_fu_2151_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        sbox_12_address0 = zext_ln197_fu_2084_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        sbox_12_address0 = zext_ln196_fu_1963_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        sbox_12_address0 = zext_ln199_fu_1845_p1;
    end else begin
        sbox_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sbox_12_ce0 = 1'b1;
    end else begin
        sbox_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sbox_13_address0 = zext_ln198_fu_2151_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        sbox_13_address0 = zext_ln197_fu_2084_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        sbox_13_address0 = zext_ln196_fu_1963_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        sbox_13_address0 = zext_ln199_fu_1845_p1;
    end else begin
        sbox_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sbox_13_ce0 = 1'b1;
    end else begin
        sbox_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sbox_14_address0 = zext_ln198_fu_2151_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        sbox_14_address0 = zext_ln197_fu_2084_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        sbox_14_address0 = zext_ln196_fu_1963_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        sbox_14_address0 = zext_ln199_fu_1845_p1;
    end else begin
        sbox_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sbox_14_ce0 = 1'b1;
    end else begin
        sbox_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sbox_15_address0 = zext_ln198_fu_2151_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        sbox_15_address0 = zext_ln197_fu_2084_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        sbox_15_address0 = zext_ln196_fu_1963_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        sbox_15_address0 = zext_ln199_fu_1845_p1;
    end else begin
        sbox_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sbox_15_ce0 = 1'b1;
    end else begin
        sbox_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sbox_1_address0 = zext_ln198_fu_2151_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        sbox_1_address0 = zext_ln197_fu_2084_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        sbox_1_address0 = zext_ln196_fu_1963_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        sbox_1_address0 = zext_ln199_fu_1845_p1;
    end else begin
        sbox_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sbox_1_ce0 = 1'b1;
    end else begin
        sbox_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sbox_2_address0 = zext_ln198_fu_2151_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        sbox_2_address0 = zext_ln197_fu_2084_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        sbox_2_address0 = zext_ln196_fu_1963_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        sbox_2_address0 = zext_ln199_fu_1845_p1;
    end else begin
        sbox_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sbox_2_ce0 = 1'b1;
    end else begin
        sbox_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sbox_3_address0 = zext_ln198_fu_2151_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        sbox_3_address0 = zext_ln197_fu_2084_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        sbox_3_address0 = zext_ln196_fu_1963_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        sbox_3_address0 = zext_ln199_fu_1845_p1;
    end else begin
        sbox_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sbox_3_ce0 = 1'b1;
    end else begin
        sbox_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sbox_4_address0 = zext_ln198_fu_2151_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        sbox_4_address0 = zext_ln197_fu_2084_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        sbox_4_address0 = zext_ln196_fu_1963_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        sbox_4_address0 = zext_ln199_fu_1845_p1;
    end else begin
        sbox_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sbox_4_ce0 = 1'b1;
    end else begin
        sbox_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sbox_5_address0 = zext_ln198_fu_2151_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        sbox_5_address0 = zext_ln197_fu_2084_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        sbox_5_address0 = zext_ln196_fu_1963_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        sbox_5_address0 = zext_ln199_fu_1845_p1;
    end else begin
        sbox_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sbox_5_ce0 = 1'b1;
    end else begin
        sbox_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sbox_6_address0 = zext_ln198_fu_2151_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        sbox_6_address0 = zext_ln197_fu_2084_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        sbox_6_address0 = zext_ln196_fu_1963_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        sbox_6_address0 = zext_ln199_fu_1845_p1;
    end else begin
        sbox_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sbox_6_ce0 = 1'b1;
    end else begin
        sbox_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sbox_7_address0 = zext_ln198_fu_2151_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        sbox_7_address0 = zext_ln197_fu_2084_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        sbox_7_address0 = zext_ln196_fu_1963_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        sbox_7_address0 = zext_ln199_fu_1845_p1;
    end else begin
        sbox_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sbox_7_ce0 = 1'b1;
    end else begin
        sbox_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sbox_8_address0 = zext_ln198_fu_2151_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        sbox_8_address0 = zext_ln197_fu_2084_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        sbox_8_address0 = zext_ln196_fu_1963_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        sbox_8_address0 = zext_ln199_fu_1845_p1;
    end else begin
        sbox_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sbox_8_ce0 = 1'b1;
    end else begin
        sbox_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sbox_9_address0 = zext_ln198_fu_2151_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        sbox_9_address0 = zext_ln197_fu_2084_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        sbox_9_address0 = zext_ln196_fu_1963_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        sbox_9_address0 = zext_ln199_fu_1845_p1;
    end else begin
        sbox_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sbox_9_ce0 = 1'b1;
    end else begin
        sbox_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln170_fu_1621_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln170_fu_1621_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((~((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Rcon_address0 = zext_ln196_1_fu_1679_p1;

assign add_ln170_fu_2133_p2 = (s_0_0_reg_1397 + 8'd16);

assign add_ln175_fu_1627_p2 = ($signed(8'd252) + $signed(ap_phi_mux_s_0_0_phi_fu_1401_p4));

assign add_ln176_fu_1810_p2 = ($signed(8'd253) + $signed(s_0_0_reg_1397));

assign add_ln177_fu_1928_p2 = ($signed(8'd254) + $signed(s_0_0_reg_1397));

assign add_ln178_fu_1648_p2 = ($signed(8'd255) + $signed(ap_phi_mux_s_0_0_phi_fu_1401_p4));

assign add_ln213_1_fu_1726_p2 = ($signed(ap_phi_mux_s_0_0_phi_fu_1401_p4) + $signed(8'd244));

assign add_ln213_2_fu_1768_p2 = ($signed(ap_phi_mux_s_0_0_phi_fu_1401_p4) + $signed(8'd248));

assign add_ln213_fu_1684_p2 = ($signed(ap_phi_mux_s_0_0_phi_fu_1401_p4) + $signed(8'd240));

assign add_ln214_1_fu_1886_p2 = ($signed(s_0_0_reg_1397) + $signed(8'd245));

assign add_ln214_2_fu_1907_p2 = ($signed(s_0_0_reg_1397) + $signed(8'd249));

assign add_ln214_fu_1865_p2 = ($signed(s_0_0_reg_1397) + $signed(8'd241));

assign add_ln215_1_fu_2010_p2 = ($signed(s_0_0_reg_1397) + $signed(8'd246));

assign add_ln215_2_fu_2037_p2 = ($signed(s_0_0_reg_1397) + $signed(8'd250));

assign add_ln215_fu_1983_p2 = ($signed(s_0_0_reg_1397) + $signed(8'd242));

assign add_ln216_1_fu_1747_p2 = ($signed(ap_phi_mux_s_0_0_phi_fu_1401_p4) + $signed(8'd247));

assign add_ln216_2_fu_1789_p2 = ($signed(ap_phi_mux_s_0_0_phi_fu_1401_p4) + $signed(8'd251));

assign add_ln216_fu_1705_p2 = ($signed(ap_phi_mux_s_0_0_phi_fu_1401_p4) + $signed(8'd243));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd5];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_UnifiedRetVal_i149_reg_1409 = 'bx;

assign ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_1462 = 'bx;

assign ap_phi_reg_pp0_iter1_UnifiedRetVal_i49_reg_1515 = 'bx;

assign ap_phi_reg_pp0_iter1_UnifiedRetVal_i99_reg_1568 = 'bx;

assign icmp_ln170_fu_1621_p2 = ((ap_phi_mux_s_0_0_phi_fu_1401_p4 < 8'd176) ? 1'b1 : 1'b0);

assign lshr_ln10_fu_1989_p4 = {{add_ln215_fu_1983_p2[7:4]}};

assign lshr_ln11_fu_1711_p4 = {{add_ln216_fu_1705_p2[7:4]}};

assign lshr_ln196_1_fu_1669_p4 = {{ap_phi_mux_s_0_0_phi_fu_1401_p4[7:4]}};

assign lshr_ln1_fu_1816_p4 = {{add_ln176_fu_1810_p2[7:4]}};

assign lshr_ln213_1_fu_1732_p4 = {{add_ln213_1_fu_1726_p2[7:4]}};

assign lshr_ln213_2_fu_1774_p4 = {{add_ln213_2_fu_1768_p2[7:4]}};

assign lshr_ln214_1_fu_1892_p4 = {{add_ln214_1_fu_1886_p2[7:4]}};

assign lshr_ln214_2_fu_1913_p4 = {{add_ln214_2_fu_1907_p2[7:4]}};

assign lshr_ln215_1_fu_2016_p4 = {{add_ln215_1_fu_2010_p2[7:4]}};

assign lshr_ln215_2_fu_2043_p4 = {{add_ln215_2_fu_2037_p2[7:4]}};

assign lshr_ln216_1_fu_1753_p4 = {{add_ln216_1_fu_1747_p2[7:4]}};

assign lshr_ln216_2_fu_1795_p4 = {{add_ln216_2_fu_1789_p2[7:4]}};

assign lshr_ln2_fu_1934_p4 = {{add_ln177_fu_1928_p2[7:4]}};

assign lshr_ln3_fu_1654_p4 = {{add_ln178_fu_1648_p2[7:4]}};

assign lshr_ln4_fu_1953_p4 = {{RoundKey_13_q0[7:4]}};

assign lshr_ln5_fu_2074_p4 = {{RoundKey_14_q0[7:4]}};

assign lshr_ln6_fu_2142_p4 = {{RoundKey_15_load_reg_2298[7:4]}};

assign lshr_ln7_fu_1835_p4 = {{RoundKey_12_q0[7:4]}};

assign lshr_ln8_fu_1690_p4 = {{add_ln213_fu_1684_p2[7:4]}};

assign lshr_ln9_fu_1871_p4 = {{add_ln214_fu_1865_p2[7:4]}};

assign lshr_ln_fu_1633_p4 = {{add_ln175_fu_1627_p2[7:4]}};

assign trunc_ln196_fu_1949_p1 = RoundKey_13_q0[3:0];

assign trunc_ln197_fu_2070_p1 = RoundKey_14_q0[3:0];

assign trunc_ln198_fu_2139_p1 = RoundKey_15_load_reg_2298[3:0];

assign trunc_ln199_fu_1831_p1 = RoundKey_12_q0[3:0];

assign xor_ln213_1_fu_2115_p2 = (xor_ln213_fu_2109_p2 ^ RoundKey_4_load_reg_2409);

assign xor_ln213_2_fu_2121_p2 = (xor_ln213_1_fu_2115_p2 ^ RoundKey_8_load_reg_2424);

assign xor_ln213_3_fu_2127_p2 = (xor_ln213_2_fu_2121_p2 ^ RoundKey_12_load_reg_2288);

assign xor_ln213_4_fu_2104_p2 = (ap_phi_mux_UnifiedRetVal_i_phi_fu_1465_p32 ^ RoundKey_0_load_reg_2394);

assign xor_ln213_fu_2109_p2 = (xor_ln213_4_fu_2104_p2 ^ Rcon_load_reg_2305);

assign xor_ln214_1_fu_2177_p2 = (xor_ln214_fu_2171_p2 ^ RoundKey_5_load_reg_2543);

assign xor_ln214_2_fu_2183_p2 = (xor_ln214_1_fu_2177_p2 ^ RoundKey_9_load_reg_2553);

assign xor_ln214_3_fu_2189_p2 = (xor_ln214_2_fu_2183_p2 ^ RoundKey_13_load_reg_2439);

assign xor_ln214_fu_2171_p2 = (ap_phi_mux_UnifiedRetVal_i49_phi_fu_1518_p32 ^ RoundKey_1_load_reg_2533);

assign xor_ln215_1_fu_2201_p2 = (xor_ln215_fu_2195_p2 ^ RoundKey_6_load_reg_2657);

assign xor_ln215_2_fu_2207_p2 = (xor_ln215_1_fu_2201_p2 ^ RoundKey_10_load_reg_2662);

assign xor_ln215_3_fu_2213_p2 = (xor_ln215_2_fu_2207_p2 ^ RoundKey_14_load_reg_2563);

assign xor_ln215_fu_2195_p2 = (ap_phi_mux_UnifiedRetVal_i99_phi_fu_1571_p32 ^ RoundKey_2_load_reg_2652);

assign xor_ln216_1_fu_2031_p2 = (xor_ln216_fu_2004_p2 ^ RoundKey_7_load_reg_2419);

assign xor_ln216_2_fu_2058_p2 = (xor_ln216_1_fu_2031_p2 ^ RoundKey_11_load_reg_2434);

assign xor_ln216_3_fu_2064_p2 = (xor_ln216_2_fu_2058_p2 ^ RoundKey_15_load_reg_2298);

assign xor_ln216_fu_2004_p2 = (ap_phi_mux_UnifiedRetVal_i149_phi_fu_1412_p32 ^ RoundKey_3_load_reg_2404);

assign zext_ln175_fu_1643_p1 = lshr_ln_fu_1633_p4;

assign zext_ln176_fu_1826_p1 = lshr_ln1_fu_1816_p4;

assign zext_ln177_fu_1944_p1 = lshr_ln2_fu_1934_p4;

assign zext_ln178_fu_1664_p1 = lshr_ln3_fu_1654_p4;

assign zext_ln196_1_fu_1679_p1 = lshr_ln196_1_fu_1669_p4;

assign zext_ln196_fu_1963_p1 = lshr_ln4_fu_1953_p4;

assign zext_ln197_fu_2084_p1 = lshr_ln5_fu_2074_p4;

assign zext_ln198_fu_2151_p1 = lshr_ln6_fu_2142_p4;

assign zext_ln199_fu_1845_p1 = lshr_ln7_fu_1835_p4;

assign zext_ln213_1_fu_1742_p1 = lshr_ln213_1_fu_1732_p4;

assign zext_ln213_2_fu_1784_p1 = lshr_ln213_2_fu_1774_p4;

assign zext_ln213_fu_1700_p1 = lshr_ln8_fu_1690_p4;

assign zext_ln214_1_fu_1902_p1 = lshr_ln214_1_fu_1892_p4;

assign zext_ln214_2_fu_1923_p1 = lshr_ln214_2_fu_1913_p4;

assign zext_ln214_fu_1881_p1 = lshr_ln9_fu_1871_p4;

assign zext_ln215_1_fu_2026_p1 = lshr_ln215_1_fu_2016_p4;

assign zext_ln215_2_fu_2053_p1 = lshr_ln215_2_fu_2043_p4;

assign zext_ln215_fu_1999_p1 = lshr_ln10_fu_1989_p4;

assign zext_ln216_1_fu_1763_p1 = lshr_ln216_1_fu_1753_p4;

assign zext_ln216_2_fu_1805_p1 = lshr_ln216_2_fu_1795_p4;

assign zext_ln216_fu_1721_p1 = lshr_ln11_fu_1711_p4;

always @ (posedge ap_clk) begin
    zext_ln196_1_reg_2233[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln196_1_reg_2233_pp0_iter1_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
end

endmodule //KeyExpansion
