// Seed: 1351630901
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    input supply1 id_2,
    input wire id_3,
    output tri0 id_4,
    output supply0 id_5,
    input supply0 id_6,
    input wor id_7
);
  assign id_5 = -1;
  wire id_9;
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_9,
      id_9,
      id_9,
      id_10,
      id_10,
      id_10,
      id_9,
      id_10
  );
  assign id_5 = 1'b0 - 1'b0;
  logic id_11;
  logic id_12;
  assign id_5 = -1;
  wire  id_13;
  wire  id_14;
  logic id_15;
  ;
endmodule
