<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 3.2 Final//EN">

<!--Converted with LaTeX2HTML 2002-2-1 (1.70)
original version by:  Nikos Drakos, CBLU, University of Leeds
* revised and updated by:  Marcus Hennecke, Ross Moore, Herb Swan
* with significant contributions from:
  Jens Lippmann, Marek Rouchal, Martin Wilck and others -->
<HTML>
<HEAD>
<TITLE>PTLsimManual</TITLE>
<META NAME="description" CONTENT="PTLsimManual">
<META NAME="keywords" CONTENT="PTLsimManual">
<META NAME="resource-type" CONTENT="document">
<META NAME="distribution" CONTENT="global">

<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=iso-8859-1">
<META NAME="Generator" CONTENT="LaTeX2HTML v2002-2-1">
<META HTTP-EQUIV="Content-Style-Type" CONTENT="text/css">

<LINK REL="STYLESHEET" HREF="PTLsimManual.css">

<LINK REL="next" HREF="node1.html">
</HEAD>

<BODY >
<!--Navigation Panel-->
<A NAME="tex2html5"
  HREF="node1.html">
<IMG WIDTH="37" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="next" SRC="next.png"></A> 
<IMG WIDTH="26" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="up" SRC="up_g.png"> 
<IMG WIDTH="63" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="previous" SRC="prev_g.png"> 
<A NAME="tex2html3"
  HREF="node1.html">
<IMG WIDTH="65" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="contents" SRC="contents.png"></A>  
<BR>
<B> Next:</B> <A NAME="tex2html6"
  HREF="node1.html">Contents</A>
 &nbsp; <B>  <A NAME="tex2html4"
  HREF="node1.html">Contents</A></B> 
<BR>
<BR>
<!--End of Navigation Panel-->
<DIV ALIGN="CENTER">
<B><FONT SIZE="+3">&nbsp;</FONT></B>
</DIV>
<P>


<P>

<DIV ALIGN="CENTER">
<I><B><FONT SIZE="+4">PTLsim User's Guide
and Reference</FONT></B></I>
</DIV>
<P>


<P>
<DIV ALIGN="CENTER">
<I><FONT SIZE="+3">The Anatomy of an x86-64 Out of
Order Microprocessor</FONT></I>
</DIV>
<P>


<P><P>
<BR>


<P>
<DIV ALIGN="CENTER">
<FONT SIZE="+2">Matt T. Yourst</FONT>
<BR><TT><FONT SIZE="+1">&lt;yourst@yourst.com&gt;</FONT></TT>
</DIV>
<P>


<P>
<DIV ALIGN="CENTER">
Revision 20051010
</DIV>

<P>

<DIV ALIGN="CENTER">
The latest version of PTLsim and this document
are always available at:<I><B></B></I>
<BR><I><B></B></I>
<BR><I><B><FONT SIZE="+2">www.ptlsim.org</FONT></B></I>
</DIV>
<P>


<P>

<P><P>
<BR>

<DIV ALIGN="CENTER">
<IMG
 WIDTH="22" HEIGHT="32" ALIGN="MIDDLE" BORDER="0"
 SRC="img1.png"
 ALT="$\copyright$"> 1999-2005 Matt T. Yourst <TT><FONT SIZE="-1">&lt;yourst@yourst.com&gt;</FONT></TT>.
</DIV>

<P>
<DIV ALIGN="CENTER">
The PTLsim software and manual are free software;
<BR>
they are licensed under the GNU General Public License version 2.
</DIV>

<P>
<BR><HR>
<!--Table of Child-Links-->
<A NAME="CHILD_LINKS"></A>

<UL>
<LI><A NAME="tex2html7"
  HREF="node1.html">Contents</A>
<LI><A NAME="tex2html8"
  HREF="node2.html">PTLsim User's Guide</A>
<UL>
<LI><A NAME="tex2html9"
  HREF="node3.html">Introducing PTLsim</A>
<UL>
<LI><A NAME="tex2html10"
  HREF="node3.html#SECTION02110000000000000000">Introducing PTLsim</A>
<LI><A NAME="tex2html11"
  HREF="node3.html#SECTION02120000000000000000">History</A>
<LI><A NAME="tex2html12"
  HREF="node3.html#SECTION02130000000000000000">Documentation Roadmap</A>
<LI><A NAME="tex2html13"
  HREF="node3.html#SECTION02140000000000000000">Additional Resources</A>
</UL>
<LI><A NAME="tex2html14"
  HREF="node4.html">Getting Started with PTLsim</A>
<UL>
<LI><A NAME="tex2html15"
  HREF="node4.html#SECTION02210000000000000000">Building PTLsim</A>
<LI><A NAME="tex2html16"
  HREF="node4.html#SECTION02220000000000000000">Running PTLsim</A>
<LI><A NAME="tex2html17"
  HREF="node4.html#SECTION02230000000000000000">Configuration Options</A>
</UL>
<LI><A NAME="tex2html18"
  HREF="node5.html">PTLsim Internals</A>
<UL>
<LI><A NAME="tex2html19"
  HREF="node5.html#SECTION02310000000000000000">Overview</A>
<LI><A NAME="tex2html20"
  HREF="node5.html#SECTION02320000000000000000">Common Libraries and Logic Design APIs</A>
<UL>
<LI><A NAME="tex2html21"
  HREF="node5.html#SECTION02321000000000000000">General Purpose Macros</A>
<LI><A NAME="tex2html22"
  HREF="node5.html#SECTION02322000000000000000">Super Standard Template Library (SuperSTL)</A>
<LI><A NAME="tex2html23"
  HREF="node5.html#SECTION02323000000000000000">Logic Standard Template Library (LogicSTL)</A>
<LI><A NAME="tex2html24"
  HREF="node5.html#SECTION02324000000000000000">Miscellaneous Code</A>
</UL>
<LI><A NAME="tex2html25"
  HREF="node5.html#SECTION02330000000000000000">Low Level Startup and Injection</A>
<LI><A NAME="tex2html26"
  HREF="node5.html#SECTION02340000000000000000">Simulator Startup</A>
<LI><A NAME="tex2html27"
  HREF="node5.html#SECTION02350000000000000000">Address Space Simulation</A>
<LI><A NAME="tex2html28"
  HREF="node5.html#SECTION02360000000000000000">Debugging Hints</A>
<LI><A NAME="tex2html29"
  HREF="node5.html#SECTION02370000000000000000">Timing Issues</A>
</UL>
<LI><A NAME="tex2html30"
  HREF="node6.html">Statistics Collection and Control</A>
<UL>
<LI><A NAME="tex2html31"
  HREF="node6.html#SECTION02410000000000000000">Using PTLstats to Analyze Statistics</A>
<LI><A NAME="tex2html32"
  HREF="node6.html#SECTION02420000000000000000">Statistics support in code</A>
<LI><A NAME="tex2html33"
  HREF="node6.html#SECTION02430000000000000000">PTLsim Calls From User Code</A>
<LI><A NAME="tex2html34"
  HREF="node6.html#SECTION02440000000000000000">Notes on Benchmarking Methodology</A>
<LI><A NAME="tex2html35"
  HREF="node6.html#SECTION02450000000000000000">Simulation Warmup Periods</A>
<LI><A NAME="tex2html36"
  HREF="node6.html#SECTION02460000000000000000">Performance and Statistical Counters</A>
</UL>
</UL>
<BR>
<LI><A NAME="tex2html37"
  HREF="node7.html">x86 Instruction Set and PTLsim Micro-Operations</A>
<UL>
<LI><A NAME="tex2html38"
  HREF="node8.html">x86 Instructions and Micro-Ops (uops)</A>
<UL>
<LI><A NAME="tex2html39"
  HREF="node8.html#SECTION03110000000000000000">Micro-Ops (uops) and TransOps</A>
<LI><A NAME="tex2html40"
  HREF="node8.html#SECTION03120000000000000000">Descriptions of uops</A>
<LI><A NAME="tex2html41"
  HREF="node8.html#SECTION03130000000000000000">Simple Fast Path Instructions</A>
<LI><A NAME="tex2html42"
  HREF="node8.html#SECTION03140000000000000000">x86-64</A>
<LI><A NAME="tex2html43"
  HREF="node8.html#SECTION03150000000000000000">Operation Sizes</A>
<LI><A NAME="tex2html44"
  HREF="node8.html#SECTION03160000000000000000">Flags Management and Register Renaming</A>
<LI><A NAME="tex2html45"
  HREF="node8.html#SECTION03170000000000000000">Unaligned Loads and Stores</A>
<LI><A NAME="tex2html46"
  HREF="node8.html#SECTION03180000000000000000">Repeated String Operations</A>
<LI><A NAME="tex2html47"
  HREF="node8.html#SECTION03190000000000000000">Problem Instructions</A>
<LI><A NAME="tex2html48"
  HREF="node8.html#SECTION031100000000000000000">SSE Support</A>
<LI><A NAME="tex2html49"
  HREF="node8.html#SECTION031110000000000000000">x87 Floating Point</A>
<LI><A NAME="tex2html50"
  HREF="node8.html#SECTION031120000000000000000">Assists</A>
</UL>
</UL>
<BR>
<LI><A NAME="tex2html51"
  HREF="node9.html">Out of Order Processor Model</A>
<UL>
<LI><A NAME="tex2html52"
  HREF="node10.html">Introduction</A>
<LI><A NAME="tex2html53"
  HREF="node11.html">Fetch Stage</A>
<UL>
<LI><A NAME="tex2html54"
  HREF="node11.html#SECTION04210000000000000000">Instruction Fetching and the Basic Block Cache</A>
<LI><A NAME="tex2html55"
  HREF="node11.html#SECTION04220000000000000000">Fetch Queue</A>
</UL>
<LI><A NAME="tex2html56"
  HREF="node12.html">Frontend and Key Structures</A>
<UL>
<LI><A NAME="tex2html57"
  HREF="node12.html#SECTION04310000000000000000">Resource Allocation</A>
<LI><A NAME="tex2html58"
  HREF="node12.html#SECTION04320000000000000000">Reorder Buffer Entries</A>
<UL>
<LI><A NAME="tex2html59"
  HREF="node12.html#SECTION04321000000000000000">ROB States</A>
</UL>
<LI><A NAME="tex2html60"
  HREF="node12.html#SECTION04330000000000000000">Physical Registers</A>
<UL>
<LI><A NAME="tex2html61"
  HREF="node12.html#SECTION04331000000000000000">Physical Registers</A>
<LI><A NAME="tex2html62"
  HREF="node12.html#SECTION04332000000000000000">Physical Register File</A>
<LI><A NAME="tex2html63"
  HREF="node12.html#SECTION04333000000000000000">Physical Register States</A>
</UL>
<LI><A NAME="tex2html64"
  HREF="node12.html#SECTION04340000000000000000">Load Store Queue Entries</A>
<UL>
<LI><A NAME="tex2html65"
  HREF="node12.html#SECTION04341000000000000000">Register Renaming</A>
<LI><A NAME="tex2html66"
  HREF="node12.html#SECTION04342000000000000000">External State</A>
</UL>
<LI><A NAME="tex2html67"
  HREF="node12.html#SECTION04350000000000000000">Frontend Stages</A>
</UL>
<LI><A NAME="tex2html68"
  HREF="node13.html">Scheduling, Dispatch and
Issue</A>
<UL>
<LI><A NAME="tex2html69"
  HREF="node13.html#SECTION04410000000000000000">Clustering and Issue Queue Configuration</A>
<LI><A NAME="tex2html70"
  HREF="node13.html#SECTION04420000000000000000">Cluster Selection</A>
<LI><A NAME="tex2html71"
  HREF="node13.html#SECTION04430000000000000000">Issue Queue Structure and Operation</A>
<UL>
<LI><A NAME="tex2html72"
  HREF="node13.html#SECTION04431000000000000000">Implementation</A>
<LI><A NAME="tex2html73"
  HREF="node13.html#SECTION04432000000000000000">Other Designs</A>
</UL>
<LI><A NAME="tex2html74"
  HREF="node13.html#SECTION04440000000000000000">Issue</A>
</UL>
<LI><A NAME="tex2html75"
  HREF="node14.html">Speculation and Recovery</A>
<UL>
<LI><A NAME="tex2html76"
  HREF="node14.html#SECTION04510000000000000000">Misspeculation Cases</A>
<UL>
<LI><A NAME="tex2html77"
  HREF="node14.html#SECTION04511000000000000000">Branch Mispredictions</A>
<LI><A NAME="tex2html78"
  HREF="node14.html#SECTION04512000000000000000">Unaligned Loads and Stores and Aliased Stores</A>
</UL>
<LI><A NAME="tex2html79"
  HREF="node14.html#SECTION04520000000000000000">Recovery</A>
</UL>
<LI><A NAME="tex2html80"
  HREF="node15.html">Load Issue</A>
<UL>
<LI><A NAME="tex2html81"
  HREF="node15.html#SECTION04610000000000000000">Issuing Loads</A>
<LI><A NAME="tex2html82"
  HREF="node15.html#SECTION04620000000000000000">Store Queue Check and Store Dependencies</A>
<LI><A NAME="tex2html83"
  HREF="node15.html#SECTION04630000000000000000">Data Extraction</A>
<LI><A NAME="tex2html84"
  HREF="node15.html#SECTION04640000000000000000">Cache Miss Handling</A>
</UL>
<LI><A NAME="tex2html85"
  HREF="node16.html">Stores</A>
<UL>
<LI><A NAME="tex2html86"
  HREF="node16.html#SECTION04710000000000000000">Store to Store Forwarding and Merging</A>
<LI><A NAME="tex2html87"
  HREF="node16.html#SECTION04720000000000000000">Split Phase Stores</A>
<UL>
<LI><A NAME="tex2html88"
  HREF="node16.html#SECTION04721000000000000000">Load Queue Search (Alias Check)</A>
<LI><A NAME="tex2html89"
  HREF="node16.html#SECTION04722000000000000000">Store Queue Search (Merge Check)</A>
</UL>
</UL>
<LI><A NAME="tex2html90"
  HREF="node17.html">Forwarding, Wakeup and Writeback</A>
<UL>
<LI><A NAME="tex2html91"
  HREF="node17.html#SECTION04810000000000000000">Forwarding and the Clustered Bypass Network</A>
<LI><A NAME="tex2html92"
  HREF="node17.html#SECTION04820000000000000000">Writeback</A>
</UL>
<LI><A NAME="tex2html93"
  HREF="node18.html">Commitment</A>
<UL>
<LI><A NAME="tex2html94"
  HREF="node18.html#SECTION04910000000000000000">Introduction</A>
<LI><A NAME="tex2html95"
  HREF="node18.html#SECTION04920000000000000000">Atomicity of x86 instructions</A>
<LI><A NAME="tex2html96"
  HREF="node18.html#SECTION04930000000000000000">Commitment</A>
<LI><A NAME="tex2html97"
  HREF="node18.html#SECTION04940000000000000000">Physical Register
Recycling Complications</A>
<UL>
<LI><A NAME="tex2html98"
  HREF="node18.html#SECTION04941000000000000000">Problem Scenarios</A>
<LI><A NAME="tex2html99"
  HREF="node18.html#SECTION04942000000000000000">Reference Counting</A>
<LI><A NAME="tex2html100"
  HREF="node18.html#SECTION04943000000000000000">Hardware Implementation</A>
</UL>
</UL>
<LI><A NAME="tex2html101"
  HREF="node19.html">Cache Hierarchy</A>
<UL>
<LI><A NAME="tex2html102"
  HREF="node19.html#SECTION041010000000000000000">General Configurable Parameters</A>
<LI><A NAME="tex2html103"
  HREF="node19.html#SECTION041020000000000000000">Initiating a Cache Miss</A>
<LI><A NAME="tex2html104"
  HREF="node19.html#SECTION041030000000000000000">Filling a Cache Miss</A>
<LI><A NAME="tex2html105"
  HREF="node19.html#SECTION041040000000000000000">Translation Lookaside Buffers</A>
</UL>
<LI><A NAME="tex2html106"
  HREF="node20.html">Branch Prediction</A>
<UL>
<LI><A NAME="tex2html107"
  HREF="node20.html#SECTION041110000000000000000">Introduction</A>
<LI><A NAME="tex2html108"
  HREF="node20.html#SECTION041120000000000000000">Conditional Branch Predictor</A>
<LI><A NAME="tex2html109"
  HREF="node20.html#SECTION041130000000000000000">Branch Target Buffer</A>
<LI><A NAME="tex2html110"
  HREF="node20.html#SECTION041140000000000000000">Return Address Stack</A>
</UL>
</UL>
<BR>
<LI><A NAME="tex2html111"
  HREF="node21.html">Appendices</A>
<UL>
<LI><A NAME="tex2html112"
  HREF="node22.html">PTLsim uop Reference</A>
<LI><A NAME="tex2html113"
  HREF="node23.html">Performance Counters</A>
<UL>
<LI><A NAME="tex2html114"
  HREF="node23.html#SECTION05210000000000000000">General</A>
<LI><A NAME="tex2html115"
  HREF="node23.html#SECTION05220000000000000000">Out of Order Core</A>
<LI><A NAME="tex2html116"
  HREF="node23.html#SECTION05230000000000000000">Cache Subsystem</A>
</UL></UL></UL>
<!--End of Table of Child-Links-->
<BR><HR>
<ADDRESS>
Matt T Yourst
2005-10-26
</ADDRESS>
</BODY>
</HTML>
