Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jun 25 14:54:39 2018
| Host         : DESKTOP-H32TPSL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dilate_hls_timing_summary_routed.rpt -rpx dilate_hls_timing_summary_routed.rpx -warn_on_violation
| Design       : dilate_hls
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 89 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 74 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.014       -0.014                      1                 3285        0.100        0.000                      0                 3285        2.020        0.000                       0                  1602  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
AXI_LITE_clk  {0.000 6.000}        12.000          83.333          
ap_clk        {0.000 3.000}        6.000           166.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
AXI_LITE_clk        8.058        0.000                      0                   69        0.217        0.000                      0                   69        5.500        0.000                       0                    43  
ap_clk             -0.014       -0.014                      1                 3080        0.100        0.000                      0                 3080        2.020        0.000                       0                  1559  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ap_clk        AXI_LITE_clk        3.013        0.000                      0                    5        0.146        0.000                      0                    5  
AXI_LITE_clk  ap_clk              2.175        0.000                      0                  139        0.211        0.000                      0                  139  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  AXI_LITE_clk
  To Clock:  AXI_LITE_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.058ns  (required time - arrival time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.704ns (20.531%)  route 2.725ns (79.469%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X49Y65         FDSE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDSE (Prop_fdse_C_Q)         0.456     1.429 f  dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/Q
                         net (fo=5, routed)           0.694     2.123    dilate_hls_CONTROL_BUS_s_axi_U/rstate[1]
    SLICE_X48Y65         LUT3 (Prop_lut3_I2_O)        0.124     2.247 r  dilate_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=34, routed)          0.990     3.237    dilate_hls_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X42Y68         LUT6 (Prop_lut6_I5_O)        0.124     3.361 r  dilate_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=27, routed)          1.041     4.402    dilate_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X37Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X37Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[10]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X37Y65         FDRE (Setup_fdre_C_R)       -0.429    12.460    dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -4.402    
  -------------------------------------------------------------------
                         slack                                  8.058    

Slack (MET) :             8.058ns  (required time - arrival time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.704ns (20.531%)  route 2.725ns (79.469%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X49Y65         FDSE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDSE (Prop_fdse_C_Q)         0.456     1.429 f  dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/Q
                         net (fo=5, routed)           0.694     2.123    dilate_hls_CONTROL_BUS_s_axi_U/rstate[1]
    SLICE_X48Y65         LUT3 (Prop_lut3_I2_O)        0.124     2.247 r  dilate_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=34, routed)          0.990     3.237    dilate_hls_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X42Y68         LUT6 (Prop_lut6_I5_O)        0.124     3.361 r  dilate_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=27, routed)          1.041     4.402    dilate_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X37Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X37Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[11]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X37Y65         FDRE (Setup_fdre_C_R)       -0.429    12.460    dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -4.402    
  -------------------------------------------------------------------
                         slack                                  8.058    

Slack (MET) :             8.058ns  (required time - arrival time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.704ns (20.531%)  route 2.725ns (79.469%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X49Y65         FDSE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDSE (Prop_fdse_C_Q)         0.456     1.429 f  dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/Q
                         net (fo=5, routed)           0.694     2.123    dilate_hls_CONTROL_BUS_s_axi_U/rstate[1]
    SLICE_X48Y65         LUT3 (Prop_lut3_I2_O)        0.124     2.247 r  dilate_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=34, routed)          0.990     3.237    dilate_hls_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X42Y68         LUT6 (Prop_lut6_I5_O)        0.124     3.361 r  dilate_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=27, routed)          1.041     4.402    dilate_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X37Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X37Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[12]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X37Y65         FDRE (Setup_fdre_C_R)       -0.429    12.460    dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -4.402    
  -------------------------------------------------------------------
                         slack                                  8.058    

Slack (MET) :             8.058ns  (required time - arrival time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.704ns (20.531%)  route 2.725ns (79.469%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X49Y65         FDSE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDSE (Prop_fdse_C_Q)         0.456     1.429 f  dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/Q
                         net (fo=5, routed)           0.694     2.123    dilate_hls_CONTROL_BUS_s_axi_U/rstate[1]
    SLICE_X48Y65         LUT3 (Prop_lut3_I2_O)        0.124     2.247 r  dilate_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=34, routed)          0.990     3.237    dilate_hls_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X42Y68         LUT6 (Prop_lut6_I5_O)        0.124     3.361 r  dilate_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=27, routed)          1.041     4.402    dilate_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X37Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X37Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[14]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X37Y65         FDRE (Setup_fdre_C_R)       -0.429    12.460    dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -4.402    
  -------------------------------------------------------------------
                         slack                                  8.058    

Slack (MET) :             8.190ns  (required time - arrival time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.704ns (21.352%)  route 2.593ns (78.648%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X49Y65         FDSE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDSE (Prop_fdse_C_Q)         0.456     1.429 f  dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/Q
                         net (fo=5, routed)           0.694     2.123    dilate_hls_CONTROL_BUS_s_axi_U/rstate[1]
    SLICE_X48Y65         LUT3 (Prop_lut3_I2_O)        0.124     2.247 r  dilate_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=34, routed)          0.990     3.237    dilate_hls_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X42Y68         LUT6 (Prop_lut6_I5_O)        0.124     3.361 r  dilate_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=27, routed)          0.909     4.270    dilate_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X39Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X39Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[13]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X39Y65         FDRE (Setup_fdre_C_R)       -0.429    12.460    dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -4.270    
  -------------------------------------------------------------------
                         slack                                  8.190    

Slack (MET) :             8.190ns  (required time - arrival time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.704ns (21.352%)  route 2.593ns (78.648%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X49Y65         FDSE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDSE (Prop_fdse_C_Q)         0.456     1.429 f  dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/Q
                         net (fo=5, routed)           0.694     2.123    dilate_hls_CONTROL_BUS_s_axi_U/rstate[1]
    SLICE_X48Y65         LUT3 (Prop_lut3_I2_O)        0.124     2.247 r  dilate_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=34, routed)          0.990     3.237    dilate_hls_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X42Y68         LUT6 (Prop_lut6_I5_O)        0.124     3.361 r  dilate_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=27, routed)          0.909     4.270    dilate_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X39Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X39Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[15]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X39Y65         FDRE (Setup_fdre_C_R)       -0.429    12.460    dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -4.270    
  -------------------------------------------------------------------
                         slack                                  8.190    

Slack (MET) :             8.190ns  (required time - arrival time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.704ns (21.352%)  route 2.593ns (78.648%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X49Y65         FDSE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDSE (Prop_fdse_C_Q)         0.456     1.429 f  dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/Q
                         net (fo=5, routed)           0.694     2.123    dilate_hls_CONTROL_BUS_s_axi_U/rstate[1]
    SLICE_X48Y65         LUT3 (Prop_lut3_I2_O)        0.124     2.247 r  dilate_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=34, routed)          0.990     3.237    dilate_hls_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X42Y68         LUT6 (Prop_lut6_I5_O)        0.124     3.361 r  dilate_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=27, routed)          0.909     4.270    dilate_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X39Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X39Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[6]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X39Y65         FDRE (Setup_fdre_C_R)       -0.429    12.460    dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -4.270    
  -------------------------------------------------------------------
                         slack                                  8.190    

Slack (MET) :             8.342ns  (required time - arrival time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 0.704ns (23.083%)  route 2.346ns (76.917%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X49Y65         FDSE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDSE (Prop_fdse_C_Q)         0.456     1.429 f  dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/Q
                         net (fo=5, routed)           0.694     2.123    dilate_hls_CONTROL_BUS_s_axi_U/rstate[1]
    SLICE_X48Y65         LUT3 (Prop_lut3_I2_O)        0.124     2.247 r  dilate_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=34, routed)          0.990     3.237    dilate_hls_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X42Y68         LUT6 (Prop_lut6_I5_O)        0.124     3.361 r  dilate_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=27, routed)          0.662     4.023    dilate_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X42Y68         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y68         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[26]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X42Y68         FDRE (Setup_fdre_C_R)       -0.524    12.365    dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -4.023    
  -------------------------------------------------------------------
                         slack                                  8.342    

Slack (MET) :             8.408ns  (required time - arrival time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 0.704ns (22.867%)  route 2.375ns (77.133%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X49Y65         FDSE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDSE (Prop_fdse_C_Q)         0.456     1.429 f  dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/Q
                         net (fo=5, routed)           0.694     2.123    dilate_hls_CONTROL_BUS_s_axi_U/rstate[1]
    SLICE_X48Y65         LUT3 (Prop_lut3_I2_O)        0.124     2.247 r  dilate_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=34, routed)          0.990     3.237    dilate_hls_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X42Y68         LUT6 (Prop_lut6_I5_O)        0.124     3.361 r  dilate_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=27, routed)          0.690     4.052    dilate_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X39Y66         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X39Y66         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[16]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X39Y66         FDRE (Setup_fdre_C_R)       -0.429    12.460    dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -4.052    
  -------------------------------------------------------------------
                         slack                                  8.408    

Slack (MET) :             8.408ns  (required time - arrival time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 0.704ns (22.867%)  route 2.375ns (77.133%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X49Y65         FDSE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDSE (Prop_fdse_C_Q)         0.456     1.429 f  dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/Q
                         net (fo=5, routed)           0.694     2.123    dilate_hls_CONTROL_BUS_s_axi_U/rstate[1]
    SLICE_X48Y65         LUT3 (Prop_lut3_I2_O)        0.124     2.247 r  dilate_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=34, routed)          0.990     3.237    dilate_hls_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X42Y68         LUT6 (Prop_lut6_I5_O)        0.124     3.361 r  dilate_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=27, routed)          0.690     4.052    dilate_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X39Y66         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X39Y66         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[17]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X39Y66         FDRE (Setup_fdre_C_R)       -0.429    12.460    dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -4.052    
  -------------------------------------------------------------------
                         slack                                  8.408    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.355%)  route 0.144ns (43.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X48Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=4, routed)           0.144     0.695    dilate_hls_CONTROL_BUS_s_axi_U/out[0]
    SLICE_X48Y65         LUT5 (Prop_lut5_I4_O)        0.045     0.740 r  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate[3]_i_1/O
                         net (fo=1, routed)           0.000     0.740    dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate[3]_i_1_n_0
    SLICE_X48Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X48Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X48Y65         FDRE (Hold_fdre_C_D)         0.091     0.523    dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.842%)  route 0.173ns (48.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X48Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/Q
                         net (fo=2, routed)           0.173     0.724    dilate_hls_CONTROL_BUS_s_axi_U/out[2]
    SLICE_X48Y65         LUT5 (Prop_lut5_I1_O)        0.045     0.769 r  dilate_hls_CONTROL_BUS_s_axi_U//FSM_onehot_wstate[1]_i_1/O
                         net (fo=1, routed)           0.000     0.769    dilate_hls_CONTROL_BUS_s_axi_U//FSM_onehot_wstate[1]_i_1_n_0
    SLICE_X48Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X48Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X48Y65         FDRE (Hold_fdre_C_D)         0.092     0.524    dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.769    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.124%)  route 0.185ns (49.876%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X48Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=5, routed)           0.185     0.736    dilate_hls_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X48Y65         LUT4 (Prop_lut4_I2_O)        0.045     0.781 r  dilate_hls_CONTROL_BUS_s_axi_U/rstate[0]_i_1/O
                         net (fo=1, routed)           0.000     0.781    dilate_hls_CONTROL_BUS_s_axi_U/rstate[0]_i_1_n_0
    SLICE_X48Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X48Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X48Y65         FDRE (Hold_fdre_C_D)         0.092     0.524    dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.165%)  route 0.301ns (61.835%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X48Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=4, routed)           0.301     0.852    dilate_hls_CONTROL_BUS_s_axi_U/out[0]
    SLICE_X48Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.897 r  dilate_hls_CONTROL_BUS_s_axi_U//FSM_onehot_wstate[2]_i_1/O
                         net (fo=1, routed)           0.000     0.897    dilate_hls_CONTROL_BUS_s_axi_U//FSM_onehot_wstate[2]_i_1_n_0
    SLICE_X48Y67         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X48Y67         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X48Y67         FDRE (Hold_fdre_C_D)         0.091     0.523    dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.295%)  route 0.428ns (69.705%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X48Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=5, routed)           0.246     0.797    dilate_hls_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X48Y65         LUT3 (Prop_lut3_I1_O)        0.045     0.842 r  dilate_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=34, routed)          0.182     1.024    dilate_hls_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X47Y66         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X47Y66         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X47Y66         FDRE (Hold_fdre_C_CE)       -0.039     0.393    dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.393    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.010%)  route 0.478ns (71.990%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X48Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=4, routed)           0.305     0.856    dilate_hls_CONTROL_BUS_s_axi_U/out[0]
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.045     0.901 r  dilate_hls_CONTROL_BUS_s_axi_U/waddr[5]_i_1/O
                         net (fo=6, routed)           0.173     1.074    dilate_hls_CONTROL_BUS_s_axi_U/waddr
    SLICE_X47Y67         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X47Y67         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X47Y67         FDRE (Hold_fdre_C_CE)       -0.039     0.393    dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.393    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.010%)  route 0.478ns (71.990%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X48Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=4, routed)           0.305     0.856    dilate_hls_CONTROL_BUS_s_axi_U/out[0]
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.045     0.901 r  dilate_hls_CONTROL_BUS_s_axi_U/waddr[5]_i_1/O
                         net (fo=6, routed)           0.173     1.074    dilate_hls_CONTROL_BUS_s_axi_U/waddr
    SLICE_X47Y67         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X47Y67         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X47Y67         FDRE (Hold_fdre_C_CE)       -0.039     0.393    dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.393    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.010%)  route 0.478ns (71.990%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X48Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=4, routed)           0.305     0.856    dilate_hls_CONTROL_BUS_s_axi_U/out[0]
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.045     0.901 r  dilate_hls_CONTROL_BUS_s_axi_U/waddr[5]_i_1/O
                         net (fo=6, routed)           0.173     1.074    dilate_hls_CONTROL_BUS_s_axi_U/waddr
    SLICE_X47Y67         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X47Y67         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X47Y67         FDRE (Hold_fdre_C_CE)       -0.039     0.393    dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.393    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.010%)  route 0.478ns (71.990%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X48Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=4, routed)           0.305     0.856    dilate_hls_CONTROL_BUS_s_axi_U/out[0]
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.045     0.901 r  dilate_hls_CONTROL_BUS_s_axi_U/waddr[5]_i_1/O
                         net (fo=6, routed)           0.173     1.074    dilate_hls_CONTROL_BUS_s_axi_U/waddr
    SLICE_X47Y67         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X47Y67         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X47Y67         FDRE (Hold_fdre_C_CE)       -0.039     0.393    dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.393    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.010%)  route 0.478ns (71.990%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X48Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=4, routed)           0.305     0.856    dilate_hls_CONTROL_BUS_s_axi_U/out[0]
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.045     0.901 r  dilate_hls_CONTROL_BUS_s_axi_U/waddr[5]_i_1/O
                         net (fo=6, routed)           0.173     1.074    dilate_hls_CONTROL_BUS_s_axi_U/waddr
    SLICE_X47Y67         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X47Y67         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X47Y67         FDRE (Hold_fdre_C_CE)       -0.039     0.393    dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.393    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.681    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AXI_LITE_clk
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { AXI_LITE_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X48Y65  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X48Y67  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X48Y65  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X44Y64  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X37Y65  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X37Y65  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X37Y65  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X39Y65  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X37Y65  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X39Y65  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X48Y65  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X48Y67  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X48Y65  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X44Y64  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X37Y65  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X37Y65  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X37Y65  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X39Y65  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X37Y65  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X39Y65  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X48Y65  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X48Y65  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X48Y67  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X48Y67  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X48Y65  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X48Y65  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X44Y64  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X44Y64  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X37Y65  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X37Y65  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            1  Failing Endpoint ,  Worst Slack       -0.014ns,  Total Violation       -0.014ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.014ns  (required time - arrival time)
  Source:                 Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/buff1_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.480ns  (logic 3.231ns (58.962%)  route 2.249ns (41.038%))
  Logic Levels:           12  (CARRY4=9 LUT1=2 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.973     0.973    Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/ap_clk
    SLICE_X35Y66         FDRE                                         r  Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg[4]/Q
                         net (fo=2, routed)           0.604     2.033    Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg[4]
    SLICE_X35Y67         LUT1 (Prop_lut1_I0_O)        0.124     2.157 r  Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/p_neg_i_fu_114_p2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.157    Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1_n_39
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.689 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.689    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__0_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.803 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.803    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.917 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.917    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__2_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.031 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.031    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__3_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.253 f  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__4/O[0]
                         net (fo=1, routed)           0.721     3.974    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2[20]
    SLICE_X36Y70         LUT1 (Prop_lut1_I0_O)        0.299     4.273 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__3_i_3/O
                         net (fo=1, routed)           0.000     4.273    Block_Mat_exit406734_U0/p_0_in[18]
    SLICE_X36Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.806 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.806    Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.923 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.923    Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__4_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.040 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.040    Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__5_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.197 f  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__6/CO[1]
                         net (fo=1, routed)           0.288     5.485    Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/CO[0]
    SLICE_X39Y73         LUT2 (Prop_lut2_I1_O)        0.332     5.817 r  Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/b_inferred_i_1/O
                         net (fo=6, routed)           0.636     6.453    Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/in[30]
    DSP48_X2Y29          DSP48E1                                      r  Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/buff1_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.924     6.924    Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/ap_clk
    DSP48_X2Y29          DSP48E1                                      r  Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/buff1_reg/CLK
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    DSP48_X2Y29          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.450     6.439    Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          6.439    
                         arrival time                          -6.453    
  -------------------------------------------------------------------
                         slack                                 -0.014    

Slack (MET) :             0.002ns  (required time - arrival time)
  Source:                 Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/buff1_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.464ns  (logic 3.130ns (57.279%)  route 2.334ns (42.721%))
  Logic Levels:           10  (CARRY4=7 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.973     0.973    Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/ap_clk
    SLICE_X35Y66         FDRE                                         r  Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg[4]/Q
                         net (fo=2, routed)           0.604     2.033    Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg[4]
    SLICE_X35Y67         LUT1 (Prop_lut1_I0_O)        0.124     2.157 r  Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/p_neg_i_fu_114_p2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.157    Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1_n_39
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.689 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.689    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__0_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.803 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.803    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.917 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.917    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__2_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.031 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.031    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__3_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.253 f  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__4/O[0]
                         net (fo=1, routed)           0.721     3.974    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2[20]
    SLICE_X36Y70         LUT1 (Prop_lut1_I0_O)        0.299     4.273 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__3_i_3/O
                         net (fo=1, routed)           0.000     4.273    Block_Mat_exit406734_U0/p_0_in[18]
    SLICE_X36Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.806 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.806    Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.121 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__4/O[3]
                         net (fo=1, routed)           0.583     5.703    Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/p_neg_t_i_fu_133_p2[23]
    SLICE_X37Y71         LUT3 (Prop_lut3_I0_O)        0.307     6.010 r  Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/b_inferred_i_7/O
                         net (fo=2, routed)           0.427     6.437    Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/in[24]
    DSP48_X2Y29          DSP48E1                                      r  Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/buff1_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.924     6.924    Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/ap_clk
    DSP48_X2Y29          DSP48E1                                      r  Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/buff1_reg/CLK
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    DSP48_X2Y29          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.450     6.439    Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          6.439    
                         arrival time                          -6.437    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.028ns  (required time - arrival time)
  Source:                 Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/buff1_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 3.231ns (59.411%)  route 2.207ns (40.589%))
  Logic Levels:           12  (CARRY4=9 LUT1=2 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.973     0.973    Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/ap_clk
    SLICE_X35Y66         FDRE                                         r  Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg[4]/Q
                         net (fo=2, routed)           0.604     2.033    Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg[4]
    SLICE_X35Y67         LUT1 (Prop_lut1_I0_O)        0.124     2.157 r  Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/p_neg_i_fu_114_p2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.157    Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1_n_39
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.689 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.689    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__0_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.803 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.803    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.917 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.917    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__2_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.031 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.031    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__3_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.253 f  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__4/O[0]
                         net (fo=1, routed)           0.721     3.974    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2[20]
    SLICE_X36Y70         LUT1 (Prop_lut1_I0_O)        0.299     4.273 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__3_i_3/O
                         net (fo=1, routed)           0.000     4.273    Block_Mat_exit406734_U0/p_0_in[18]
    SLICE_X36Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.806 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.806    Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.923 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.923    Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__4_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.040 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.040    Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__5_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.197 f  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__6/CO[1]
                         net (fo=1, routed)           0.288     5.485    Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/CO[0]
    SLICE_X39Y73         LUT2 (Prop_lut2_I1_O)        0.332     5.817 r  Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/b_inferred_i_1/O
                         net (fo=6, routed)           0.595     6.411    Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/in[30]
    DSP48_X2Y29          DSP48E1                                      r  Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/buff1_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.924     6.924    Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/ap_clk
    DSP48_X2Y29          DSP48E1                                      r  Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/buff1_reg/CLK
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    DSP48_X2Y29          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.450     6.439    Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          6.439    
                         arrival time                          -6.411    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (required time - arrival time)
  Source:                 Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/buff1_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 3.231ns (59.411%)  route 2.207ns (40.589%))
  Logic Levels:           12  (CARRY4=9 LUT1=2 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.973     0.973    Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/ap_clk
    SLICE_X35Y66         FDRE                                         r  Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg[4]/Q
                         net (fo=2, routed)           0.604     2.033    Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg[4]
    SLICE_X35Y67         LUT1 (Prop_lut1_I0_O)        0.124     2.157 r  Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/p_neg_i_fu_114_p2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.157    Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1_n_39
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.689 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.689    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__0_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.803 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.803    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.917 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.917    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__2_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.031 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.031    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__3_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.253 f  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__4/O[0]
                         net (fo=1, routed)           0.721     3.974    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2[20]
    SLICE_X36Y70         LUT1 (Prop_lut1_I0_O)        0.299     4.273 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__3_i_3/O
                         net (fo=1, routed)           0.000     4.273    Block_Mat_exit406734_U0/p_0_in[18]
    SLICE_X36Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.806 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.806    Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.923 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.923    Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__4_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.040 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.040    Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__5_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.197 f  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__6/CO[1]
                         net (fo=1, routed)           0.288     5.485    Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/CO[0]
    SLICE_X39Y73         LUT2 (Prop_lut2_I1_O)        0.332     5.817 r  Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/b_inferred_i_1/O
                         net (fo=6, routed)           0.595     6.411    Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/in[30]
    DSP48_X2Y29          DSP48E1                                      r  Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/buff1_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.924     6.924    Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/ap_clk
    DSP48_X2Y29          DSP48E1                                      r  Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/buff1_reg/CLK
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    DSP48_X2Y29          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.450     6.439    Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          6.439    
                         arrival time                          -6.411    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.055ns  (required time - arrival time)
  Source:                 Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/buff1_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 3.231ns (59.707%)  route 2.180ns (40.293%))
  Logic Levels:           12  (CARRY4=9 LUT1=2 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.973     0.973    Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/ap_clk
    SLICE_X35Y66         FDRE                                         r  Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg[4]/Q
                         net (fo=2, routed)           0.604     2.033    Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg[4]
    SLICE_X35Y67         LUT1 (Prop_lut1_I0_O)        0.124     2.157 r  Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/p_neg_i_fu_114_p2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.157    Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1_n_39
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.689 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.689    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__0_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.803 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.803    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.917 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.917    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__2_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.031 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.031    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__3_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.253 f  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__4/O[0]
                         net (fo=1, routed)           0.721     3.974    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2[20]
    SLICE_X36Y70         LUT1 (Prop_lut1_I0_O)        0.299     4.273 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__3_i_3/O
                         net (fo=1, routed)           0.000     4.273    Block_Mat_exit406734_U0/p_0_in[18]
    SLICE_X36Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.806 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.806    Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.923 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.923    Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__4_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.040 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.040    Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__5_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.197 f  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__6/CO[1]
                         net (fo=1, routed)           0.288     5.485    Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/CO[0]
    SLICE_X39Y73         LUT2 (Prop_lut2_I1_O)        0.332     5.817 r  Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/b_inferred_i_1/O
                         net (fo=6, routed)           0.568     6.384    Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/in[30]
    DSP48_X2Y29          DSP48E1                                      r  Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/buff1_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.924     6.924    Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/ap_clk
    DSP48_X2Y29          DSP48E1                                      r  Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/buff1_reg/CLK
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    DSP48_X2Y29          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450     6.439    Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          6.439    
                         arrival time                          -6.384    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (required time - arrival time)
  Source:                 Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/buff1_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 3.231ns (59.707%)  route 2.180ns (40.293%))
  Logic Levels:           12  (CARRY4=9 LUT1=2 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.973     0.973    Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/ap_clk
    SLICE_X35Y66         FDRE                                         r  Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg[4]/Q
                         net (fo=2, routed)           0.604     2.033    Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg[4]
    SLICE_X35Y67         LUT1 (Prop_lut1_I0_O)        0.124     2.157 r  Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/p_neg_i_fu_114_p2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.157    Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1_n_39
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.689 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.689    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__0_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.803 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.803    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.917 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.917    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__2_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.031 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.031    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__3_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.253 f  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__4/O[0]
                         net (fo=1, routed)           0.721     3.974    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2[20]
    SLICE_X36Y70         LUT1 (Prop_lut1_I0_O)        0.299     4.273 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__3_i_3/O
                         net (fo=1, routed)           0.000     4.273    Block_Mat_exit406734_U0/p_0_in[18]
    SLICE_X36Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.806 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.806    Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.923 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.923    Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__4_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.040 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.040    Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__5_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.197 f  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__6/CO[1]
                         net (fo=1, routed)           0.288     5.485    Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/CO[0]
    SLICE_X39Y73         LUT2 (Prop_lut2_I1_O)        0.332     5.817 r  Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/b_inferred_i_1/O
                         net (fo=6, routed)           0.568     6.384    Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/in[30]
    DSP48_X2Y29          DSP48E1                                      r  Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/buff1_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.924     6.924    Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/ap_clk
    DSP48_X2Y29          DSP48E1                                      r  Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/buff1_reg/CLK
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    DSP48_X2Y29          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.450     6.439    Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          6.439    
                         arrival time                          -6.384    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/buff0_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.394ns  (logic 2.880ns (53.393%)  route 2.514ns (46.607%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.973     0.973    Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/ap_clk
    SLICE_X35Y66         FDRE                                         r  Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg[0]/Q
                         net (fo=1, routed)           0.403     1.832    Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg[0]
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     2.503 f  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry/O[2]
                         net (fo=2, routed)           0.580     3.083    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2[2]
    SLICE_X37Y66         LUT1 (Prop_lut1_I0_O)        0.302     3.385 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry_i_1/O
                         net (fo=1, routed)           0.332     3.717    Block_Mat_exit406734_U0/p_0_in[0]
    SLICE_X36Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.312 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry/CO[3]
                         net (fo=1, routed)           0.000     4.312    Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.429 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.429    Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__0_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.546 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.546    Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__1_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.861 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__2/O[3]
                         net (fo=1, routed)           0.347     5.207    Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/p_neg_t_i_fu_133_p2[15]
    SLICE_X37Y69         LUT3 (Prop_lut3_I0_O)        0.307     5.514 r  Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/b_inferred_i_15/O
                         net (fo=3, routed)           0.853     6.367    Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/in[16]
    DSP48_X2Y28          DSP48E1                                      r  Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/buff0_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.924     6.924    Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/ap_clk
    DSP48_X2Y28          DSP48E1                                      r  Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/buff0_reg/CLK
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    DSP48_X2Y28          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.450     6.439    Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/buff0_reg
  -------------------------------------------------------------------
                         required time                          6.439    
                         arrival time                          -6.367    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/buff0_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 2.887ns (53.926%)  route 2.467ns (46.074%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.973     0.973    Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/ap_clk
    SLICE_X35Y66         FDRE                                         r  Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg[0]/Q
                         net (fo=1, routed)           0.403     1.832    Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg[0]
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     2.503 f  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry/O[2]
                         net (fo=2, routed)           0.580     3.083    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2[2]
    SLICE_X37Y66         LUT1 (Prop_lut1_I0_O)        0.302     3.385 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry_i_1/O
                         net (fo=1, routed)           0.332     3.717    Block_Mat_exit406734_U0/p_0_in[0]
    SLICE_X36Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.312 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry/CO[3]
                         net (fo=1, routed)           0.000     4.312    Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.429 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.429    Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__0_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.546 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.546    Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__1_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.869 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__2/O[1]
                         net (fo=1, routed)           0.300     5.169    Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/p_neg_t_i_fu_133_p2[13]
    SLICE_X37Y69         LUT3 (Prop_lut3_I0_O)        0.306     5.475 r  Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/b_inferred_i_17/O
                         net (fo=3, routed)           0.852     6.327    Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/in[14]
    DSP48_X2Y28          DSP48E1                                      r  Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/buff0_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.924     6.924    Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/ap_clk
    DSP48_X2Y28          DSP48E1                                      r  Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/buff0_reg/CLK
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    DSP48_X2Y28          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.450     6.439    Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/buff0_reg
  -------------------------------------------------------------------
                         required time                          6.439    
                         arrival time                          -6.327    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/buff2_reg/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 2.798ns (51.716%)  route 2.612ns (48.284%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.973     0.973    Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/ap_clk
    SLICE_X35Y66         FDRE                                         r  Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg[0]/Q
                         net (fo=1, routed)           0.403     1.832    Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg[0]
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     2.503 f  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry/O[2]
                         net (fo=2, routed)           0.580     3.083    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2[2]
    SLICE_X37Y66         LUT1 (Prop_lut1_I0_O)        0.302     3.385 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry_i_1/O
                         net (fo=1, routed)           0.332     3.717    Block_Mat_exit406734_U0/p_0_in[0]
    SLICE_X36Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.312 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry/CO[3]
                         net (fo=1, routed)           0.000     4.312    Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.429 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.429    Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__0_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.546 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.546    Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__1_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.785 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__2/O[2]
                         net (fo=1, routed)           0.555     5.340    Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/p_neg_t_i_fu_133_p2[14]
    SLICE_X37Y74         LUT3 (Prop_lut3_I0_O)        0.301     5.641 r  Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/b_inferred_i_16/O
                         net (fo=3, routed)           0.742     6.383    Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/in[15]
    DSP48_X2Y30          DSP48E1                                      r  Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/buff2_reg/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.924     6.924    Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/ap_clk
    DSP48_X2Y30          DSP48E1                                      r  Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/buff2_reg/CLK
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    DSP48_X2Y30          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.362     6.527    Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/buff2_reg
  -------------------------------------------------------------------
                         required time                          6.527    
                         arrival time                          -6.383    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.161ns  (required time - arrival time)
  Source:                 Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/buff1_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.305ns  (logic 3.256ns (61.377%)  route 2.049ns (38.623%))
  Logic Levels:           12  (CARRY4=9 LUT1=2 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.973     0.973    Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/ap_clk
    SLICE_X35Y66         FDRE                                         r  Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg[4]/Q
                         net (fo=2, routed)           0.604     2.033    Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg[4]
    SLICE_X35Y67         LUT1 (Prop_lut1_I0_O)        0.124     2.157 r  Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/p_neg_i_fu_114_p2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.157    Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1_n_39
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.689 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.689    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__0_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.803 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.803    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.917 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.917    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__2_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.031 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.031    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__3_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.253 f  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__4/O[0]
                         net (fo=1, routed)           0.721     3.974    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2[20]
    SLICE_X36Y70         LUT1 (Prop_lut1_I0_O)        0.299     4.273 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__3_i_3/O
                         net (fo=1, routed)           0.000     4.273    Block_Mat_exit406734_U0/p_0_in[18]
    SLICE_X36Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.806 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.806    Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.923 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.923    Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__4_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.040 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.040    Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__5_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.259 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__6/O[0]
                         net (fo=1, routed)           0.299     5.557    Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/p_neg_t_i_fu_133_p2[28]
    SLICE_X37Y74         LUT2 (Prop_lut2_I1_O)        0.295     5.852 r  Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/b_inferred_i_2/O
                         net (fo=2, routed)           0.426     6.278    Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/in[29]
    DSP48_X2Y29          DSP48E1                                      r  Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/buff1_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.924     6.924    Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/ap_clk
    DSP48_X2Y29          DSP48E1                                      r  Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/buff1_reg/CLK
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    DSP48_X2Y29          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450     6.439    Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          6.439    
                         arrival time                          -6.278    
  -------------------------------------------------------------------
                         slack                                  0.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Loop_loop_height_pro_U0/src_kernel_win_0_va_10_reg_1428_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Loop_loop_height_pro_U0/ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.410     0.410    Loop_loop_height_pro_U0/ap_clk
    SLICE_X29Y66         FDRE                                         r  Loop_loop_height_pro_U0/src_kernel_win_0_va_10_reg_1428_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Loop_loop_height_pro_U0/src_kernel_win_0_va_10_reg_1428_reg[1]/Q
                         net (fo=1, routed)           0.056     0.607    Loop_loop_height_pro_U0/src_kernel_win_0_va_10_reg_1428[1]
    SLICE_X29Y66         FDRE                                         r  Loop_loop_height_pro_U0/ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.432     0.432    Loop_loop_height_pro_U0/ap_clk
    SLICE_X29Y66         FDRE                                         r  Loop_loop_height_pro_U0/ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y66         FDRE (Hold_fdre_C_D)         0.075     0.507    Loop_loop_height_pro_U0/ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Loop_loop_height_pro_U0/src_kernel_win_0_va_10_reg_1428_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Loop_loop_height_pro_U0/ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.410     0.410    Loop_loop_height_pro_U0/ap_clk
    SLICE_X28Y65         FDRE                                         r  Loop_loop_height_pro_U0/src_kernel_win_0_va_10_reg_1428_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Loop_loop_height_pro_U0/src_kernel_win_0_va_10_reg_1428_reg[4]/Q
                         net (fo=1, routed)           0.058     0.609    Loop_loop_height_pro_U0/src_kernel_win_0_va_10_reg_1428[4]
    SLICE_X28Y65         FDRE                                         r  Loop_loop_height_pro_U0/ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.432     0.432    Loop_loop_height_pro_U0/ap_clk
    SLICE_X28Y65         FDRE                                         r  Loop_loop_height_pro_U0/ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X28Y65         FDRE (Hold_fdre_C_D)         0.071     0.503    Loop_loop_height_pro_U0/ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.609    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 Loop_loop_height_pro_U0/src_kernel_win_0_va_10_reg_1428_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Loop_loop_height_pro_U0/ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.410     0.410    Loop_loop_height_pro_U0/ap_clk
    SLICE_X28Y66         FDRE                                         r  Loop_loop_height_pro_U0/src_kernel_win_0_va_10_reg_1428_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Loop_loop_height_pro_U0/src_kernel_win_0_va_10_reg_1428_reg[6]/Q
                         net (fo=1, routed)           0.065     0.616    Loop_loop_height_pro_U0/src_kernel_win_0_va_10_reg_1428[6]
    SLICE_X28Y66         FDRE                                         r  Loop_loop_height_pro_U0/ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.432     0.432    Loop_loop_height_pro_U0/ap_clk
    SLICE_X28Y66         FDRE                                         r  Loop_loop_height_pro_U0/ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X28Y66         FDRE (Hold_fdre_C_D)         0.075     0.507    Loop_loop_height_pro_U0/ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 p_neg393_i_loc_c757_U/U_fifo_w11_d1_A_ram/SRL_SIG_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Loop_3_proc_U0/p_neg393_i_loc_read_reg_341_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.410     0.410    p_neg393_i_loc_c757_U/U_fifo_w11_d1_A_ram/ap_clk
    SLICE_X47Y72         FDRE                                         r  p_neg393_i_loc_c757_U/U_fifo_w11_d1_A_ram/SRL_SIG_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  p_neg393_i_loc_c757_U/U_fifo_w11_d1_A_ram/SRL_SIG_reg[1][6]/Q
                         net (fo=1, routed)           0.080     0.631    p_neg393_i_loc_c757_U/U_fifo_w11_d1_A_ram/SRL_SIG_reg[1]_1[6]
    SLICE_X46Y72         LUT4 (Prop_lut4_I3_O)        0.045     0.676 r  p_neg393_i_loc_c757_U/U_fifo_w11_d1_A_ram/p_neg393_i_loc_read_reg_341[6]_i_1/O
                         net (fo=1, routed)           0.000     0.676    Loop_3_proc_U0/SRL_SIG_reg[0][10][6]
    SLICE_X46Y72         FDRE                                         r  Loop_3_proc_U0/p_neg393_i_loc_read_reg_341_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.432     0.432    Loop_3_proc_U0/ap_clk
    SLICE_X46Y72         FDRE                                         r  Loop_3_proc_U0/p_neg393_i_loc_read_reg_341_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y72         FDRE (Hold_fdre_C_D)         0.121     0.553    Loop_3_proc_U0/p_neg393_i_loc_read_reg_341_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Loop_1_proc_U0/in_stream_data_V_0_payload_A_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Loop_1_proc_U0/tmp_12_reg_173_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.190ns (68.075%)  route 0.089ns (31.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.410     0.410    Loop_1_proc_U0/ap_clk
    SLICE_X31Y84         FDRE                                         r  Loop_1_proc_U0/in_stream_data_V_0_payload_A_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Loop_1_proc_U0/in_stream_data_V_0_payload_A_reg[23]/Q
                         net (fo=1, routed)           0.089     0.640    Loop_1_proc_U0/in_stream_data_V_0_payload_A[23]
    SLICE_X30Y84         LUT3 (Prop_lut3_I2_O)        0.049     0.689 r  Loop_1_proc_U0/tmp_12_reg_173[7]_i_1/O
                         net (fo=1, routed)           0.000     0.689    Loop_1_proc_U0/tmp_12_reg_173[7]_i_1_n_0
    SLICE_X30Y84         FDRE                                         r  Loop_1_proc_U0/tmp_12_reg_173_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.432     0.432    Loop_1_proc_U0/ap_clk
    SLICE_X30Y84         FDRE                                         r  Loop_1_proc_U0/tmp_12_reg_173_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y84         FDRE (Hold_fdre_C_D)         0.131     0.563    Loop_1_proc_U0/tmp_12_reg_173_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.689    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 p_neg393_i_loc_c757_U/U_fifo_w11_d1_A_ram/SRL_SIG_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Loop_3_proc_U0/p_neg393_i_loc_read_reg_341_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.410     0.410    p_neg393_i_loc_c757_U/U_fifo_w11_d1_A_ram/ap_clk
    SLICE_X45Y72         FDRE                                         r  p_neg393_i_loc_c757_U/U_fifo_w11_d1_A_ram/SRL_SIG_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y72         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  p_neg393_i_loc_c757_U/U_fifo_w11_d1_A_ram/SRL_SIG_reg[1][9]/Q
                         net (fo=1, routed)           0.058     0.609    p_neg393_i_loc_c757_U/U_fifo_w11_d1_A_ram/SRL_SIG_reg[1]_1[9]
    SLICE_X44Y72         LUT4 (Prop_lut4_I3_O)        0.045     0.654 r  p_neg393_i_loc_c757_U/U_fifo_w11_d1_A_ram/p_neg393_i_loc_read_reg_341[9]_i_1/O
                         net (fo=1, routed)           0.000     0.654    Loop_3_proc_U0/SRL_SIG_reg[0][10][9]
    SLICE_X44Y72         FDRE                                         r  Loop_3_proc_U0/p_neg393_i_loc_read_reg_341_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.432     0.432    Loop_3_proc_U0/ap_clk
    SLICE_X44Y72         FDRE                                         r  Loop_3_proc_U0/p_neg393_i_loc_read_reg_341_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X44Y72         FDRE (Hold_fdre_C_D)         0.092     0.524    Loop_3_proc_U0/p_neg393_i_loc_read_reg_341_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 p_neg393_i_loc_c757_U/U_fifo_w11_d1_A_ram/SRL_SIG_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Loop_3_proc_U0/p_neg393_i_loc_read_reg_341_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.410     0.410    p_neg393_i_loc_c757_U/U_fifo_w11_d1_A_ram/ap_clk
    SLICE_X47Y72         FDRE                                         r  p_neg393_i_loc_c757_U/U_fifo_w11_d1_A_ram/SRL_SIG_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  p_neg393_i_loc_c757_U/U_fifo_w11_d1_A_ram/SRL_SIG_reg[1][2]/Q
                         net (fo=1, routed)           0.087     0.638    p_neg393_i_loc_c757_U/U_fifo_w11_d1_A_ram/SRL_SIG_reg[1]_1[2]
    SLICE_X46Y72         LUT4 (Prop_lut4_I3_O)        0.045     0.683 r  p_neg393_i_loc_c757_U/U_fifo_w11_d1_A_ram/p_neg393_i_loc_read_reg_341[2]_i_1/O
                         net (fo=1, routed)           0.000     0.683    Loop_3_proc_U0/SRL_SIG_reg[0][10][2]
    SLICE_X46Y72         FDRE                                         r  Loop_3_proc_U0/p_neg393_i_loc_read_reg_341_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.432     0.432    Loop_3_proc_U0/ap_clk
    SLICE_X46Y72         FDRE                                         r  Loop_3_proc_U0/p_neg393_i_loc_read_reg_341_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y72         FDRE (Hold_fdre_C_D)         0.120     0.552    Loop_3_proc_U0/p_neg393_i_loc_read_reg_341_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Loop_loop_height_pro_U0/src_kernel_win_0_va_4_fu_266_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Loop_loop_height_pro_U0/src_kernel_win_0_va_5_fu_270_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.141ns (61.419%)  route 0.089ns (38.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.410     0.410    Loop_loop_height_pro_U0/ap_clk
    SLICE_X28Y68         FDRE                                         r  Loop_loop_height_pro_U0/src_kernel_win_0_va_4_fu_266_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Loop_loop_height_pro_U0/src_kernel_win_0_va_4_fu_266_reg[3]/Q
                         net (fo=4, routed)           0.089     0.640    Loop_loop_height_pro_U0/src_kernel_win_0_va_4_fu_266[3]
    SLICE_X28Y68         FDRE                                         r  Loop_loop_height_pro_U0/src_kernel_win_0_va_5_fu_270_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.432     0.432    Loop_loop_height_pro_U0/ap_clk
    SLICE_X28Y68         FDRE                                         r  Loop_loop_height_pro_U0/src_kernel_win_0_va_5_fu_270_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X28Y68         FDRE (Hold_fdre_C_D)         0.075     0.507    Loop_loop_height_pro_U0/src_kernel_win_0_va_5_fu_270_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.640    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Loop_loop_height_pro_U0/src_kernel_win_0_va_2_fu_258_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Loop_loop_height_pro_U0/src_kernel_win_0_va_3_fu_262_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.141ns (61.128%)  route 0.090ns (38.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.410     0.410    Loop_loop_height_pro_U0/ap_clk
    SLICE_X28Y71         FDRE                                         r  Loop_loop_height_pro_U0/src_kernel_win_0_va_2_fu_258_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Loop_loop_height_pro_U0/src_kernel_win_0_va_2_fu_258_reg[2]/Q
                         net (fo=4, routed)           0.090     0.641    Loop_loop_height_pro_U0/src_kernel_win_0_va_2_fu_258[2]
    SLICE_X28Y71         FDRE                                         r  Loop_loop_height_pro_U0/src_kernel_win_0_va_3_fu_262_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.432     0.432    Loop_loop_height_pro_U0/ap_clk
    SLICE_X28Y71         FDRE                                         r  Loop_loop_height_pro_U0/src_kernel_win_0_va_3_fu_262_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X28Y71         FDRE (Hold_fdre_C_D)         0.075     0.507    Loop_loop_height_pro_U0/src_kernel_win_0_va_3_fu_262_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.641    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Loop_1_proc_U0/in_stream_data_V_0_payload_A_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Loop_1_proc_U0/tmp_12_reg_173_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.410     0.410    Loop_1_proc_U0/ap_clk
    SLICE_X31Y84         FDRE                                         r  Loop_1_proc_U0/in_stream_data_V_0_payload_A_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Loop_1_proc_U0/in_stream_data_V_0_payload_A_reg[16]/Q
                         net (fo=1, routed)           0.091     0.642    Loop_1_proc_U0/in_stream_data_V_0_payload_A[16]
    SLICE_X30Y84         LUT3 (Prop_lut3_I2_O)        0.045     0.687 r  Loop_1_proc_U0/tmp_12_reg_173[0]_i_1/O
                         net (fo=1, routed)           0.000     0.687    Loop_1_proc_U0/tmp_12_reg_173[0]_i_1_n_0
    SLICE_X30Y84         FDRE                                         r  Loop_1_proc_U0/tmp_12_reg_173_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.432     0.432    Loop_1_proc_U0/ap_clk
    SLICE_X30Y84         FDRE                                         r  Loop_1_proc_U0/tmp_12_reg_173_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y84         FDRE (Hold_fdre_C_D)         0.121     0.553    Loop_1_proc_U0/tmp_12_reg_173_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.687    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.000       3.056      RAMB18_X2Y26  Loop_loop_height_pro_U0/k_buf_0_val_3_U/Loop_loop_height_dEe_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.000       3.056      RAMB18_X2Y24  Loop_loop_height_pro_U0/k_buf_0_val_4_U/Loop_loop_height_dEe_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.000       3.056      RAMB18_X2Y25  Loop_loop_height_pro_U0/k_buf_0_val_5_U/Loop_loop_height_dEe_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.000       3.424      RAMB18_X2Y26  Loop_loop_height_pro_U0/k_buf_0_val_3_U/Loop_loop_height_dEe_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.000       3.424      RAMB18_X2Y24  Loop_loop_height_pro_U0/k_buf_0_val_4_U/Loop_loop_height_dEe_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.000       3.424      RAMB18_X2Y25  Loop_loop_height_pro_U0/k_buf_0_val_5_U/Loop_loop_height_dEe_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.000       3.846      DSP48_X2Y25   Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/buff1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.000       3.846      DSP48_X2Y29   Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/buff1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.000       3.846      DSP48_X2Y32   Loop_3_proc_U0/dilate_hls_mul_31hbi_U45/dilate_hls_mul_31hbi_MulnS_2_U/buff2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.000       3.846      DSP48_X2Y26   Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X46Y80  Loop_3_proc_U0/ap_CS_fsm_reg[3]_srl3___Loop_3_proc_U0_ap_CS_fsm_reg_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X46Y80  Loop_3_proc_U0/ap_CS_fsm_reg[3]_srl3___Loop_3_proc_U0_ap_CS_fsm_reg_r_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X30Y66  Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X30Y66  Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X30Y66  Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X30Y66  Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X30Y66  Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X30Y66  Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X30Y66  Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X30Y66  Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X46Y80  Loop_3_proc_U0/ap_CS_fsm_reg[3]_srl3___Loop_3_proc_U0_ap_CS_fsm_reg_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X46Y80  Loop_3_proc_U0/ap_CS_fsm_reg[3]_srl3___Loop_3_proc_U0_ap_CS_fsm_reg_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X30Y66  Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X30Y66  Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X30Y66  Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X30Y66  Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X30Y66  Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X30Y66  Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X30Y66  Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X30Y66  Loop_loop_height_pro_U0/ap_reg_pp0_iter5_src_kernel_win_0_va_9_reg_1421_reg[3]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  AXI_LITE_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.013ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.013ns  (required time - arrival time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/int_isr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (AXI_LITE_clk rise@12.000ns - ap_clk rise@6.000ns)
  Data Path Delay:        2.932ns  (logic 0.828ns (28.238%)  route 2.104ns (71.762%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 6.973 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.973     6.973    dilate_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X44Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_isr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y65         FDRE (Prop_fdre_C_Q)         0.456     7.429 r  dilate_hls_CONTROL_BUS_s_axi_U/int_isr_reg[1]/Q
                         net (fo=3, routed)           0.988     8.417    dilate_hls_CONTROL_BUS_s_axi_U/int_isr_reg_n_0_[1]
    SLICE_X42Y63         LUT6 (Prop_lut6_I1_O)        0.124     8.541 f  dilate_hls_CONTROL_BUS_s_axi_U/rdata[1]_i_5/O
                         net (fo=1, routed)           0.810     9.351    dilate_hls_CONTROL_BUS_s_axi_U/rdata[1]_i_5_n_0
    SLICE_X42Y64         LUT5 (Prop_lut5_I1_O)        0.124     9.475 r  dilate_hls_CONTROL_BUS_s_axi_U/rdata[1]_i_3/O
                         net (fo=1, routed)           0.306     9.781    dilate_hls_CONTROL_BUS_s_axi_U/rdata[1]_i_3_n_0
    SLICE_X44Y64         LUT5 (Prop_lut5_I4_O)        0.124     9.905 r  dilate_hls_CONTROL_BUS_s_axi_U/rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     9.905    dilate_hls_CONTROL_BUS_s_axi_U/rdata[1]
    SLICE_X44Y64         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X44Y64         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[1]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X44Y64         FDRE (Setup_fdre_C_D)        0.029    12.918    dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         12.918    
                         arrival time                          -9.905    
  -------------------------------------------------------------------
                         slack                                  3.013    

Slack (MET) :             3.100ns  (required time - arrival time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/int_isr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (AXI_LITE_clk rise@12.000ns - ap_clk rise@6.000ns)
  Data Path Delay:        2.847ns  (logic 0.828ns (29.085%)  route 2.019ns (70.915%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 6.973 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.973     6.973    dilate_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X44Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_isr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y65         FDRE (Prop_fdre_C_Q)         0.456     7.429 r  dilate_hls_CONTROL_BUS_s_axi_U/int_isr_reg[0]/Q
                         net (fo=3, routed)           0.747     8.176    dilate_hls_CONTROL_BUS_s_axi_U/int_isr_reg_n_0_[0]
    SLICE_X43Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.300 f  dilate_hls_CONTROL_BUS_s_axi_U/rdata[0]_i_4/O
                         net (fo=1, routed)           0.845     9.145    dilate_hls_CONTROL_BUS_s_axi_U/rdata[0]_i_4_n_0
    SLICE_X43Y64         LUT5 (Prop_lut5_I1_O)        0.124     9.269 r  dilate_hls_CONTROL_BUS_s_axi_U/rdata[0]_i_2/O
                         net (fo=1, routed)           0.427     9.696    dilate_hls_CONTROL_BUS_s_axi_U/rdata[0]_i_2_n_0
    SLICE_X44Y64         LUT5 (Prop_lut5_I4_O)        0.124     9.820 r  dilate_hls_CONTROL_BUS_s_axi_U/rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     9.820    dilate_hls_CONTROL_BUS_s_axi_U/rdata[0]
    SLICE_X44Y64         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X44Y64         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X44Y64         FDRE (Setup_fdre_C_D)        0.031    12.920    dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.920    
                         arrival time                          -9.820    
  -------------------------------------------------------------------
                         slack                                  3.100    

Slack (MET) :             4.067ns  (required time - arrival time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/int_auto_restart_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (AXI_LITE_clk rise@12.000ns - ap_clk rise@6.000ns)
  Data Path Delay:        1.878ns  (logic 0.704ns (37.485%)  route 1.174ns (62.515%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 6.973 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.973     6.973    dilate_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X47Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_auto_restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.456     7.429 r  dilate_hls_CONTROL_BUS_s_axi_U/int_auto_restart_reg/Q
                         net (fo=3, routed)           0.879     8.308    dilate_hls_CONTROL_BUS_s_axi_U/int_auto_restart
    SLICE_X47Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.432 f  dilate_hls_CONTROL_BUS_s_axi_U/rdata[7]_i_2/O
                         net (fo=1, routed)           0.295     8.727    dilate_hls_CONTROL_BUS_s_axi_U/rdata[7]_i_2_n_0
    SLICE_X47Y66         LUT3 (Prop_lut3_I2_O)        0.124     8.851 r  dilate_hls_CONTROL_BUS_s_axi_U/rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     8.851    dilate_hls_CONTROL_BUS_s_axi_U/rdata[7]
    SLICE_X47Y66         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X47Y66         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[7]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X47Y66         FDRE (Setup_fdre_C_D)        0.029    12.918    dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         12.918    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                  4.067    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/int_ap_idle_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (AXI_LITE_clk rise@12.000ns - ap_clk rise@6.000ns)
  Data Path Delay:        1.778ns  (logic 0.580ns (32.624%)  route 1.198ns (67.376%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 6.973 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.973     6.973    dilate_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X37Y73         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_ap_idle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.456     7.429 r  dilate_hls_CONTROL_BUS_s_axi_U/int_ap_idle_reg/Q
                         net (fo=1, routed)           1.198     8.627    dilate_hls_CONTROL_BUS_s_axi_U/int_ap_idle
    SLICE_X44Y64         LUT4 (Prop_lut4_I3_O)        0.124     8.751 r  dilate_hls_CONTROL_BUS_s_axi_U/rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     8.751    dilate_hls_CONTROL_BUS_s_axi_U/rdata[2]
    SLICE_X44Y64         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X44Y64         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[2]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X44Y64         FDRE (Setup_fdre_C_D)        0.032    12.921    dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         12.921    
                         arrival time                          -8.751    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.555ns  (required time - arrival time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/int_ap_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (AXI_LITE_clk rise@12.000ns - ap_clk rise@6.000ns)
  Data Path Delay:        1.392ns  (logic 0.580ns (41.664%)  route 0.812ns (58.336%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 6.973 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.973     6.973    dilate_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X43Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_ap_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.456     7.429 r  dilate_hls_CONTROL_BUS_s_axi_U/int_ap_ready_reg/Q
                         net (fo=1, routed)           0.812     8.241    dilate_hls_CONTROL_BUS_s_axi_U/int_ap_ready
    SLICE_X44Y64         LUT4 (Prop_lut4_I1_O)        0.124     8.365 r  dilate_hls_CONTROL_BUS_s_axi_U/rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     8.365    dilate_hls_CONTROL_BUS_s_axi_U/rdata[3]
    SLICE_X44Y64         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X44Y64         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[3]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X44Y64         FDRE (Setup_fdre_C_D)        0.031    12.920    dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.920    
                         arrival time                          -8.365    
  -------------------------------------------------------------------
                         slack                                  4.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/int_ap_done_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.410     0.410    dilate_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X45Y64         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_ap_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  dilate_hls_CONTROL_BUS_s_axi_U/int_ap_done_reg/Q
                         net (fo=2, routed)           0.108     0.659    dilate_hls_CONTROL_BUS_s_axi_U/int_ap_done
    SLICE_X44Y64         LUT5 (Prop_lut5_I3_O)        0.045     0.704 r  dilate_hls_CONTROL_BUS_s_axi_U/rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     0.704    dilate_hls_CONTROL_BUS_s_axi_U/rdata[1]
    SLICE_X44Y64         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X44Y64         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[1]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X44Y64         FDRE (Hold_fdre_C_D)         0.091     0.558    dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.558    
                         arrival time                           0.704    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/int_ier_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.750%)  route 0.125ns (40.250%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.410     0.410    dilate_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X45Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_ier_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  dilate_hls_CONTROL_BUS_s_axi_U/int_ier_reg[0]/Q
                         net (fo=3, routed)           0.125     0.676    dilate_hls_CONTROL_BUS_s_axi_U/int_ier_reg_n_0_[0]
    SLICE_X44Y64         LUT5 (Prop_lut5_I1_O)        0.045     0.721 r  dilate_hls_CONTROL_BUS_s_axi_U/rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     0.721    dilate_hls_CONTROL_BUS_s_axi_U/rdata[0]
    SLICE_X44Y64         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X44Y64         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X44Y64         FDRE (Hold_fdre_C_D)         0.092     0.559    dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           0.721    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/int_ap_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.166%)  route 0.277ns (59.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.410     0.410    dilate_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X43Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_ap_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  dilate_hls_CONTROL_BUS_s_axi_U/int_ap_ready_reg/Q
                         net (fo=1, routed)           0.277     0.828    dilate_hls_CONTROL_BUS_s_axi_U/int_ap_ready
    SLICE_X44Y64         LUT4 (Prop_lut4_I1_O)        0.045     0.873 r  dilate_hls_CONTROL_BUS_s_axi_U/rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     0.873    dilate_hls_CONTROL_BUS_s_axi_U/rdata[3]
    SLICE_X44Y64         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X44Y64         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[3]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X44Y64         FDRE (Hold_fdre_C_D)         0.092     0.559    dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/int_ap_idle_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.186ns (29.961%)  route 0.435ns (70.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.410     0.410    dilate_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X37Y73         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_ap_idle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  dilate_hls_CONTROL_BUS_s_axi_U/int_ap_idle_reg/Q
                         net (fo=1, routed)           0.435     0.986    dilate_hls_CONTROL_BUS_s_axi_U/int_ap_idle
    SLICE_X44Y64         LUT4 (Prop_lut4_I3_O)        0.045     1.031 r  dilate_hls_CONTROL_BUS_s_axi_U/rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     1.031    dilate_hls_CONTROL_BUS_s_axi_U/rdata[2]
    SLICE_X44Y64         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X44Y64         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[2]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X44Y64         FDRE (Hold_fdre_C_D)         0.092     0.559    dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/int_auto_restart_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.231ns (35.866%)  route 0.413ns (64.134%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.410     0.410    dilate_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X47Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_auto_restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  dilate_hls_CONTROL_BUS_s_axi_U/int_auto_restart_reg/Q
                         net (fo=3, routed)           0.306     0.857    dilate_hls_CONTROL_BUS_s_axi_U/int_auto_restart
    SLICE_X47Y65         LUT6 (Prop_lut6_I0_O)        0.045     0.902 f  dilate_hls_CONTROL_BUS_s_axi_U/rdata[7]_i_2/O
                         net (fo=1, routed)           0.107     1.009    dilate_hls_CONTROL_BUS_s_axi_U/rdata[7]_i_2_n_0
    SLICE_X47Y66         LUT3 (Prop_lut3_I2_O)        0.045     1.054 r  dilate_hls_CONTROL_BUS_s_axi_U/rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     1.054    dilate_hls_CONTROL_BUS_s_axi_U/rdata[7]
    SLICE_X47Y66         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X47Y66         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[7]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X47Y66         FDRE (Hold_fdre_C_D)         0.091     0.558    dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.558    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.496    





---------------------------------------------------------------------------------------------------
From Clock:  AXI_LITE_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.175ns  (required time - arrival time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/int_mode_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 0.704ns (19.911%)  route 2.832ns (80.089%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X48Y67         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=5, routed)           0.834     2.263    dilate_hls_CONTROL_BUS_s_axi_U/out[1]
    SLICE_X47Y67         LUT4 (Prop_lut4_I0_O)        0.124     2.387 f  dilate_hls_CONTROL_BUS_s_axi_U/int_channels[31]_i_3/O
                         net (fo=2, routed)           0.675     3.062    dilate_hls_CONTROL_BUS_s_axi_U/int_channels[31]_i_3_n_0
    SLICE_X46Y67         LUT5 (Prop_lut5_I4_O)        0.124     3.186 r  dilate_hls_CONTROL_BUS_s_axi_U/int_mode[31]_i_1/O
                         net (fo=32, routed)          1.323     4.509    dilate_hls_CONTROL_BUS_s_axi_U/int_mode[31]_i_1_n_0
    SLICE_X40Y63         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_mode_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.924     6.924    dilate_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X40Y63         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_mode_reg[2]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X40Y63         FDRE (Setup_fdre_C_CE)      -0.205     6.684    dilate_hls_CONTROL_BUS_s_axi_U/int_mode_reg[2]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -4.509    
  -------------------------------------------------------------------
                         slack                                  2.175    

Slack (MET) :             2.175ns  (required time - arrival time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/int_mode_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 0.704ns (19.911%)  route 2.832ns (80.089%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X48Y67         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=5, routed)           0.834     2.263    dilate_hls_CONTROL_BUS_s_axi_U/out[1]
    SLICE_X47Y67         LUT4 (Prop_lut4_I0_O)        0.124     2.387 f  dilate_hls_CONTROL_BUS_s_axi_U/int_channels[31]_i_3/O
                         net (fo=2, routed)           0.675     3.062    dilate_hls_CONTROL_BUS_s_axi_U/int_channels[31]_i_3_n_0
    SLICE_X46Y67         LUT5 (Prop_lut5_I4_O)        0.124     3.186 r  dilate_hls_CONTROL_BUS_s_axi_U/int_mode[31]_i_1/O
                         net (fo=32, routed)          1.323     4.509    dilate_hls_CONTROL_BUS_s_axi_U/int_mode[31]_i_1_n_0
    SLICE_X40Y63         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_mode_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.924     6.924    dilate_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X40Y63         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_mode_reg[3]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X40Y63         FDRE (Setup_fdre_C_CE)      -0.205     6.684    dilate_hls_CONTROL_BUS_s_axi_U/int_mode_reg[3]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -4.509    
  -------------------------------------------------------------------
                         slack                                  2.175    

Slack (MET) :             2.175ns  (required time - arrival time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/int_mode_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 0.704ns (19.911%)  route 2.832ns (80.089%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X48Y67         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=5, routed)           0.834     2.263    dilate_hls_CONTROL_BUS_s_axi_U/out[1]
    SLICE_X47Y67         LUT4 (Prop_lut4_I0_O)        0.124     2.387 f  dilate_hls_CONTROL_BUS_s_axi_U/int_channels[31]_i_3/O
                         net (fo=2, routed)           0.675     3.062    dilate_hls_CONTROL_BUS_s_axi_U/int_channels[31]_i_3_n_0
    SLICE_X46Y67         LUT5 (Prop_lut5_I4_O)        0.124     3.186 r  dilate_hls_CONTROL_BUS_s_axi_U/int_mode[31]_i_1/O
                         net (fo=32, routed)          1.323     4.509    dilate_hls_CONTROL_BUS_s_axi_U/int_mode[31]_i_1_n_0
    SLICE_X40Y63         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_mode_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.924     6.924    dilate_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X40Y63         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_mode_reg[4]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X40Y63         FDRE (Setup_fdre_C_CE)      -0.205     6.684    dilate_hls_CONTROL_BUS_s_axi_U/int_mode_reg[4]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -4.509    
  -------------------------------------------------------------------
                         slack                                  2.175    

Slack (MET) :             2.175ns  (required time - arrival time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/int_mode_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 0.704ns (19.911%)  route 2.832ns (80.089%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X48Y67         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=5, routed)           0.834     2.263    dilate_hls_CONTROL_BUS_s_axi_U/out[1]
    SLICE_X47Y67         LUT4 (Prop_lut4_I0_O)        0.124     2.387 f  dilate_hls_CONTROL_BUS_s_axi_U/int_channels[31]_i_3/O
                         net (fo=2, routed)           0.675     3.062    dilate_hls_CONTROL_BUS_s_axi_U/int_channels[31]_i_3_n_0
    SLICE_X46Y67         LUT5 (Prop_lut5_I4_O)        0.124     3.186 r  dilate_hls_CONTROL_BUS_s_axi_U/int_mode[31]_i_1/O
                         net (fo=32, routed)          1.323     4.509    dilate_hls_CONTROL_BUS_s_axi_U/int_mode[31]_i_1_n_0
    SLICE_X40Y63         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_mode_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.924     6.924    dilate_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X40Y63         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_mode_reg[5]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X40Y63         FDRE (Setup_fdre_C_CE)      -0.205     6.684    dilate_hls_CONTROL_BUS_s_axi_U/int_mode_reg[5]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -4.509    
  -------------------------------------------------------------------
                         slack                                  2.175    

Slack (MET) :             2.252ns  (required time - arrival time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/int_mode_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 0.704ns (20.352%)  route 2.755ns (79.648%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X48Y67         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=5, routed)           0.834     2.263    dilate_hls_CONTROL_BUS_s_axi_U/out[1]
    SLICE_X47Y67         LUT4 (Prop_lut4_I0_O)        0.124     2.387 f  dilate_hls_CONTROL_BUS_s_axi_U/int_channels[31]_i_3/O
                         net (fo=2, routed)           0.675     3.062    dilate_hls_CONTROL_BUS_s_axi_U/int_channels[31]_i_3_n_0
    SLICE_X46Y67         LUT5 (Prop_lut5_I4_O)        0.124     3.186 r  dilate_hls_CONTROL_BUS_s_axi_U/int_mode[31]_i_1/O
                         net (fo=32, routed)          1.246     4.432    dilate_hls_CONTROL_BUS_s_axi_U/int_mode[31]_i_1_n_0
    SLICE_X40Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_mode_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.924     6.924    dilate_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X40Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_mode_reg[14]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X40Y65         FDRE (Setup_fdre_C_CE)      -0.205     6.684    dilate_hls_CONTROL_BUS_s_axi_U/int_mode_reg[14]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -4.432    
  -------------------------------------------------------------------
                         slack                                  2.252    

Slack (MET) :             2.252ns  (required time - arrival time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/int_mode_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 0.704ns (20.352%)  route 2.755ns (79.648%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X48Y67         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=5, routed)           0.834     2.263    dilate_hls_CONTROL_BUS_s_axi_U/out[1]
    SLICE_X47Y67         LUT4 (Prop_lut4_I0_O)        0.124     2.387 f  dilate_hls_CONTROL_BUS_s_axi_U/int_channels[31]_i_3/O
                         net (fo=2, routed)           0.675     3.062    dilate_hls_CONTROL_BUS_s_axi_U/int_channels[31]_i_3_n_0
    SLICE_X46Y67         LUT5 (Prop_lut5_I4_O)        0.124     3.186 r  dilate_hls_CONTROL_BUS_s_axi_U/int_mode[31]_i_1/O
                         net (fo=32, routed)          1.246     4.432    dilate_hls_CONTROL_BUS_s_axi_U/int_mode[31]_i_1_n_0
    SLICE_X40Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_mode_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.924     6.924    dilate_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X40Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_mode_reg[15]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X40Y65         FDRE (Setup_fdre_C_CE)      -0.205     6.684    dilate_hls_CONTROL_BUS_s_axi_U/int_mode_reg[15]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -4.432    
  -------------------------------------------------------------------
                         slack                                  2.252    

Slack (MET) :             2.252ns  (required time - arrival time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/int_mode_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 0.704ns (20.352%)  route 2.755ns (79.648%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X48Y67         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=5, routed)           0.834     2.263    dilate_hls_CONTROL_BUS_s_axi_U/out[1]
    SLICE_X47Y67         LUT4 (Prop_lut4_I0_O)        0.124     2.387 f  dilate_hls_CONTROL_BUS_s_axi_U/int_channels[31]_i_3/O
                         net (fo=2, routed)           0.675     3.062    dilate_hls_CONTROL_BUS_s_axi_U/int_channels[31]_i_3_n_0
    SLICE_X46Y67         LUT5 (Prop_lut5_I4_O)        0.124     3.186 r  dilate_hls_CONTROL_BUS_s_axi_U/int_mode[31]_i_1/O
                         net (fo=32, routed)          1.246     4.432    dilate_hls_CONTROL_BUS_s_axi_U/int_mode[31]_i_1_n_0
    SLICE_X40Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_mode_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.924     6.924    dilate_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X40Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_mode_reg[16]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X40Y65         FDRE (Setup_fdre_C_CE)      -0.205     6.684    dilate_hls_CONTROL_BUS_s_axi_U/int_mode_reg[16]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -4.432    
  -------------------------------------------------------------------
                         slack                                  2.252    

Slack (MET) :             2.252ns  (required time - arrival time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/int_mode_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 0.704ns (20.352%)  route 2.755ns (79.648%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X48Y67         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=5, routed)           0.834     2.263    dilate_hls_CONTROL_BUS_s_axi_U/out[1]
    SLICE_X47Y67         LUT4 (Prop_lut4_I0_O)        0.124     2.387 f  dilate_hls_CONTROL_BUS_s_axi_U/int_channels[31]_i_3/O
                         net (fo=2, routed)           0.675     3.062    dilate_hls_CONTROL_BUS_s_axi_U/int_channels[31]_i_3_n_0
    SLICE_X46Y67         LUT5 (Prop_lut5_I4_O)        0.124     3.186 r  dilate_hls_CONTROL_BUS_s_axi_U/int_mode[31]_i_1/O
                         net (fo=32, routed)          1.246     4.432    dilate_hls_CONTROL_BUS_s_axi_U/int_mode[31]_i_1_n_0
    SLICE_X40Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_mode_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.924     6.924    dilate_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X40Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_mode_reg[19]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X40Y65         FDRE (Setup_fdre_C_CE)      -0.205     6.684    dilate_hls_CONTROL_BUS_s_axi_U/int_mode_reg[19]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -4.432    
  -------------------------------------------------------------------
                         slack                                  2.252    

Slack (MET) :             2.252ns  (required time - arrival time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/int_mode_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 0.704ns (20.352%)  route 2.755ns (79.648%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X48Y67         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=5, routed)           0.834     2.263    dilate_hls_CONTROL_BUS_s_axi_U/out[1]
    SLICE_X47Y67         LUT4 (Prop_lut4_I0_O)        0.124     2.387 f  dilate_hls_CONTROL_BUS_s_axi_U/int_channels[31]_i_3/O
                         net (fo=2, routed)           0.675     3.062    dilate_hls_CONTROL_BUS_s_axi_U/int_channels[31]_i_3_n_0
    SLICE_X46Y67         LUT5 (Prop_lut5_I4_O)        0.124     3.186 r  dilate_hls_CONTROL_BUS_s_axi_U/int_mode[31]_i_1/O
                         net (fo=32, routed)          1.246     4.432    dilate_hls_CONTROL_BUS_s_axi_U/int_mode[31]_i_1_n_0
    SLICE_X40Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_mode_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.924     6.924    dilate_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X40Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_mode_reg[20]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X40Y65         FDRE (Setup_fdre_C_CE)      -0.205     6.684    dilate_hls_CONTROL_BUS_s_axi_U/int_mode_reg[20]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -4.432    
  -------------------------------------------------------------------
                         slack                                  2.252    

Slack (MET) :             2.252ns  (required time - arrival time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/int_mode_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 0.704ns (20.352%)  route 2.755ns (79.648%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X48Y67         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=5, routed)           0.834     2.263    dilate_hls_CONTROL_BUS_s_axi_U/out[1]
    SLICE_X47Y67         LUT4 (Prop_lut4_I0_O)        0.124     2.387 f  dilate_hls_CONTROL_BUS_s_axi_U/int_channels[31]_i_3/O
                         net (fo=2, routed)           0.675     3.062    dilate_hls_CONTROL_BUS_s_axi_U/int_channels[31]_i_3_n_0
    SLICE_X46Y67         LUT5 (Prop_lut5_I4_O)        0.124     3.186 r  dilate_hls_CONTROL_BUS_s_axi_U/int_mode[31]_i_1/O
                         net (fo=32, routed)          1.246     4.432    dilate_hls_CONTROL_BUS_s_axi_U/int_mode[31]_i_1_n_0
    SLICE_X40Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_mode_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.924     6.924    dilate_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X40Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_mode_reg[23]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X40Y65         FDRE (Setup_fdre_C_CE)      -0.205     6.684    dilate_hls_CONTROL_BUS_s_axi_U/int_mode_reg[23]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -4.432    
  -------------------------------------------------------------------
                         slack                                  2.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/ap_done_ext_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.790%)  route 0.173ns (48.210%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X49Y65         FDSE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDSE (Prop_fdse_C_Q)         0.141     0.551 f  dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/Q
                         net (fo=5, routed)           0.173     0.724    dilate_hls_CONTROL_BUS_s_axi_U/rstate[1]
    SLICE_X48Y64         LUT4 (Prop_lut4_I0_O)        0.045     0.769 r  dilate_hls_CONTROL_BUS_s_axi_U/ap_done_ext_i_1/O
                         net (fo=1, routed)           0.000     0.769    dilate_hls_CONTROL_BUS_s_axi_U/ap_done_get
    SLICE_X48Y64         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/ap_done_ext_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.432     0.432    dilate_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X48Y64         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/ap_done_ext_reg/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X48Y64         FDRE (Hold_fdre_C_D)         0.091     0.558    dilate_hls_CONTROL_BUS_s_axi_U/ap_done_ext_reg
  -------------------------------------------------------------------
                         required time                         -0.558    
                         arrival time                           0.769    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/isr_mask_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.711%)  route 0.350ns (65.289%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X47Y67         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/Q
                         net (fo=10, routed)          0.350     0.901    dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[3]
    SLICE_X46Y65         LUT5 (Prop_lut5_I3_O)        0.045     0.946 r  dilate_hls_CONTROL_BUS_s_axi_U/isr_mask_i_1/O
                         net (fo=1, routed)           0.000     0.946    dilate_hls_CONTROL_BUS_s_axi_U/isr_toggle
    SLICE_X46Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/isr_mask_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.432     0.432    dilate_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X46Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/isr_mask_reg/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X46Y65         FDRE (Hold_fdre_C_D)         0.120     0.587    dilate_hls_CONTROL_BUS_s_axi_U/isr_mask_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/ap_start_mask_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.615%)  route 0.308ns (62.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X47Y67         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg[2]/Q
                         net (fo=10, routed)          0.101     0.652    dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[2]
    SLICE_X46Y67         LUT6 (Prop_lut6_I3_O)        0.045     0.697 r  dilate_hls_CONTROL_BUS_s_axi_U/ap_start_mask_i_2/O
                         net (fo=2, routed)           0.208     0.905    dilate_hls_CONTROL_BUS_s_axi_U/ap_start_set
    SLICE_X46Y67         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/ap_start_mask_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.432     0.432    dilate_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X46Y67         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/ap_start_mask_reg/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X46Y67         FDRE (Hold_fdre_C_D)         0.060     0.527    dilate_hls_CONTROL_BUS_s_axi_U/ap_start_mask_reg
  -------------------------------------------------------------------
                         required time                         -0.527    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/int_gie_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.186ns (31.585%)  route 0.403ns (68.415%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X47Y67         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/Q
                         net (fo=10, routed)          0.403     0.954    dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[3]
    SLICE_X46Y64         LUT5 (Prop_lut5_I1_O)        0.045     0.999 r  dilate_hls_CONTROL_BUS_s_axi_U/int_gie_i_1/O
                         net (fo=1, routed)           0.000     0.999    dilate_hls_CONTROL_BUS_s_axi_U/int_gie_i_1_n_0
    SLICE_X46Y64         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_gie_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.432     0.432    dilate_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X46Y64         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_gie_reg/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X46Y64         FDRE (Hold_fdre_C_D)         0.120     0.587    dilate_hls_CONTROL_BUS_s_axi_U/int_gie_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/int_channels_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.645%)  route 0.295ns (61.355%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X47Y67         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/Q
                         net (fo=10, routed)          0.123     0.674    dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[3]
    SLICE_X46Y67         LUT5 (Prop_lut5_I0_O)        0.045     0.719 r  dilate_hls_CONTROL_BUS_s_axi_U/int_channels[31]_i_1/O
                         net (fo=32, routed)          0.172     0.891    dilate_hls_CONTROL_BUS_s_axi_U/int_channels[31]_i_1_n_0
    SLICE_X42Y67         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_channels_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.432     0.432    dilate_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X42Y67         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_channels_reg[24]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X42Y67         FDRE (Hold_fdre_C_CE)       -0.016     0.451    dilate_hls_CONTROL_BUS_s_axi_U/int_channels_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.451    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/int_channels_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.645%)  route 0.295ns (61.355%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X47Y67         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/Q
                         net (fo=10, routed)          0.123     0.674    dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[3]
    SLICE_X46Y67         LUT5 (Prop_lut5_I0_O)        0.045     0.719 r  dilate_hls_CONTROL_BUS_s_axi_U/int_channels[31]_i_1/O
                         net (fo=32, routed)          0.172     0.891    dilate_hls_CONTROL_BUS_s_axi_U/int_channels[31]_i_1_n_0
    SLICE_X42Y67         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_channels_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.432     0.432    dilate_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X42Y67         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_channels_reg[25]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X42Y67         FDRE (Hold_fdre_C_CE)       -0.016     0.451    dilate_hls_CONTROL_BUS_s_axi_U/int_channels_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.451    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/int_channels_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.645%)  route 0.295ns (61.355%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X47Y67         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/Q
                         net (fo=10, routed)          0.123     0.674    dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[3]
    SLICE_X46Y67         LUT5 (Prop_lut5_I0_O)        0.045     0.719 r  dilate_hls_CONTROL_BUS_s_axi_U/int_channels[31]_i_1/O
                         net (fo=32, routed)          0.172     0.891    dilate_hls_CONTROL_BUS_s_axi_U/int_channels[31]_i_1_n_0
    SLICE_X42Y67         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_channels_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.432     0.432    dilate_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X42Y67         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_channels_reg[26]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X42Y67         FDRE (Hold_fdre_C_CE)       -0.016     0.451    dilate_hls_CONTROL_BUS_s_axi_U/int_channels_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.451    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/int_channels_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.645%)  route 0.295ns (61.355%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X47Y67         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/Q
                         net (fo=10, routed)          0.123     0.674    dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[3]
    SLICE_X46Y67         LUT5 (Prop_lut5_I0_O)        0.045     0.719 r  dilate_hls_CONTROL_BUS_s_axi_U/int_channels[31]_i_1/O
                         net (fo=32, routed)          0.172     0.891    dilate_hls_CONTROL_BUS_s_axi_U/int_channels[31]_i_1_n_0
    SLICE_X42Y67         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_channels_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.432     0.432    dilate_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X42Y67         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_channels_reg[27]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X42Y67         FDRE (Hold_fdre_C_CE)       -0.016     0.451    dilate_hls_CONTROL_BUS_s_axi_U/int_channels_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.451    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/int_channels_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.645%)  route 0.295ns (61.355%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X47Y67         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/Q
                         net (fo=10, routed)          0.123     0.674    dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[3]
    SLICE_X46Y67         LUT5 (Prop_lut5_I0_O)        0.045     0.719 r  dilate_hls_CONTROL_BUS_s_axi_U/int_channels[31]_i_1/O
                         net (fo=32, routed)          0.172     0.891    dilate_hls_CONTROL_BUS_s_axi_U/int_channels[31]_i_1_n_0
    SLICE_X42Y67         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_channels_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.432     0.432    dilate_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X42Y67         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_channels_reg[28]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X42Y67         FDRE (Hold_fdre_C_CE)       -0.016     0.451    dilate_hls_CONTROL_BUS_s_axi_U/int_channels_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.451    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/int_channels_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.645%)  route 0.295ns (61.355%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X47Y67         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg[3]/Q
                         net (fo=10, routed)          0.123     0.674    dilate_hls_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[3]
    SLICE_X46Y67         LUT5 (Prop_lut5_I0_O)        0.045     0.719 r  dilate_hls_CONTROL_BUS_s_axi_U/int_channels[31]_i_1/O
                         net (fo=32, routed)          0.172     0.891    dilate_hls_CONTROL_BUS_s_axi_U/int_channels[31]_i_1_n_0
    SLICE_X42Y67         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_channels_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.432     0.432    dilate_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X42Y67         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_channels_reg[29]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X42Y67         FDRE (Hold_fdre_C_CE)       -0.016     0.451    dilate_hls_CONTROL_BUS_s_axi_U/int_channels_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.451    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.440    





