{"name":"cyclone-msm","vers":"0.1.0-pre","deps":[{"name":"argh","req":"^0.1","features":[],"optional":true,"default_features":true,"target":null,"kind":"normal"},{"name":"argh","req":"^0.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"dev"},{"name":"ark-bls12-377","req":"=0.4.0-alpha.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"ark-ec","req":"=0.4.0-alpha.4","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"ark-ff","req":"=0.4.0-alpha.5","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"ark-std","req":"=0.4.0-alpha","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"derivative","req":"^2.2","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"fpga","req":"^0.1.0-pre","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal","package":"cyclone-fpga"},{"name":"hex","req":"^0.4","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"rand","req":"^0.8","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"rand_core","req":"^0.6","features":["getrandom"],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"rayon","req":"^1.5.3","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"seq-macro","req":"^0.3","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"8b718c7991f05f09606ad8625cdd463dd2ee7f6351098cebab60e19f84964726","features":{"default":["hw"],"demo":["argh"],"hw":["fpga/f1"],"timings":[]},"yanked":false,"rust_version":"1.62"}
