var pipelineJSON='{"2842317920":{"nodes":[{"name":"Entry", "id":2845781888, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":2848324048, "start":"1", "end":"1", "details":[{"type":"table", "Exit Start Cycle":"1", "Exit Latency":"0"}], "type":"inst"}], "links":[]}, "2842631296":{"nodes":[{"name":"Loop Orch", "id":2843049280, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":12}]], "type":"inst"}, {"name":"\'k\'", "id":2845022384, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'k\'", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":12}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2845043408, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":13}]], "type":"inst"}, {"name":"ST", "id":2848068000, "start":"3", "end":"4", "details":[{"type":"table", "Instruction":"Store", "Width":"16 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":13}]], "type":"inst"}, {"name":"Entry", "id":2854711824, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":2854821648, "start":"4", "end":"7", "details":[{"type":"table", "Exit Start Cycle":"4", "Exit Latency":"3", "Exit FIFO Depth":"8", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"+", "id":2854887872, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":12}]], "type":"inst"}, {"name":"Feedback", "id":2854888208, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'k\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":12}]], "type":"inst"}, {"name":"Xor", "id":2855194016, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":12}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2858131792, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":14}]], "type":"inst"}, {"name":"ST", "id":2858336960, "start":"3", "end":"4", "details":[{"type":"table", "Instruction":"Store", "Width":"16 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":14}]], "type":"inst"}], "links":[{"from":2843049280, "to":2854821648, "reverse":1, "details":[{"type":"table", "Width":"4"}]}, {"from":2843049280, "to":2854888208, "reverse":1, "details":[{"type":"table", "Width":"4"}]}, {"from":2843049280, "to":2855194016, "reverse":1, "details":[{"type":"table", "Width":"4"}]}, {"from":2845022384, "to":2845043408, "details":[{"type":"table", "Width":"32"}]}, {"from":2845022384, "to":2848068000, "details":[{"type":"table", "Width":"32"}]}, {"from":2845022384, "to":2854887872, "details":[{"type":"table", "Width":"32"}]}, {"from":2845022384, "to":2858131792, "details":[{"type":"table", "Width":"32"}]}, {"from":2845043408, "to":2848068000, "details":[{"type":"table", "Width":"64"}]}, {"from":2854711824, "to":2843049280, "details":[{"type":"table", "Width":"16"}]}, {"from":2854711824, "to":2845022384, "details":[{"type":"table", "Width":"16"}]}, {"from":2854711824, "to":2854821648, "details":[{"type":"table", "Width":"16"}]}, {"from":2854711824, "to":2854888208, "details":[{"type":"table", "Width":"16"}]}, {"from":2854887872, "to":2854888208, "details":[{"type":"table", "Width":"32"}]}, {"from":2854888208, "to":2845022384, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":2855194016, "to":2843049280, "details":[{"type":"table", "Width":"1"}]}, {"from":2855194016, "to":2848068000, "details":[{"type":"table", "Width":"1"}]}, {"from":2855194016, "to":2858336960, "details":[{"type":"table", "Width":"1"}]}, {"from":2858131792, "to":2858336960, "details":[{"type":"table", "Width":"64"}]}]}, "2843162448":{"nodes":[{"name":"Exit", "id":2845172624, "start":"1", "end":"1", "details":[{"type":"table", "Exit Start Cycle":"1", "Exit Latency":"0"}], "type":"inst"}, {"name":"Entry", "id":2851124608, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":2854617440, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":17}]], "type":"inst"}], "links":[{"from":2851124608, "to":2845172624, "details":[{"type":"table", "Width":"16"}]}, {"from":2851124608, "to":2854617440, "details":[{"type":"table", "Width":"16"}]}, {"from":2854617440, "to":2845172624, "details":[{"type":"table", "Width":"1"}]}]}, "2843359200":{"nodes":[{"name":"Entry", "id":2843026272, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":2843971408, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":24}]], "type":"inst"}, {"name":"LD", "id":2844048928, "start":"1", "end":"5", "details":[{"type":"table", "Instruction":"Load", "Width":"16 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"1", "Latency":"4"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":24}]], "type":"inst"}, {"name":"Exit", "id":2846680912, "start":"5", "end":"8", "details":[{"type":"table", "Exit Start Cycle":"5", "Exit Latency":"3", "Exit FIFO Depth":"16", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"FFwd Dest", "id":2848691456, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}], "links":[{"from":2843971408, "to":2844048928, "details":[{"type":"table", "Width":"64"}]}, {"from":2844048928, "to":2846680912, "details":[{"type":"table", "Width":"16"}]}, {"from":2848691456, "to":2843971408, "details":[{"type":"table", "Width":"32"}]}]}, "2843676304":{"nodes":[{"name":"+", "id":2842263056, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":18}]], "type":"inst"}, {"name":"Feedback", "id":2842263392, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'k\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":18}]], "type":"inst"}, {"name":"Entry", "id":2842730208, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":2843262816, "start":"3", "end":"7", "details":[{"type":"table", "Instruction":"Load", "Width":"16 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"3", "Latency":"4"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":19}]], "type":"inst"}, {"name":"Exit", "id":2843741568, "start":"17", "end":"20", "details":[{"type":"table", "Exit Start Cycle":"17", "Exit Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"32", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Loop Orch", "id":2843856448, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":18}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2845251968, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":19}]], "type":"inst"}, {"name":"<<", "id":2845269152, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"16-bit Left Shift", "Constant Operand":"4 (0x4)", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":20}]], "type":"inst"}, {"name":"ST", "id":2846954304, "start":"16", "end":"17", "details":[{"type":"table", "Instruction":"Store", "Width":"16 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":20}]], "type":"inst"}, {"name":"+", "id":2847123392, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"16-bit Integer Add", "Constant Operand":"5 (0x5)", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":20}]], "type":"inst"}, {"name":"*", "id":2847123728, "start":"13", "end":"16", "details":[{"type":"table", "Instruction":"16-bit Integer Multiply", "Start Cycle":"13", "Latency":"3"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":20}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2847124064, "start":"3", "end":"16", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"3", "Latency":"13"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":20}]], "type":"inst"}, {"name":"Xor", "id":2847277744, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":18}]], "type":"inst"}, {"name":"\'k\'", "id":2848025568, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'k\'", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":18}]], "type":"inst"}, {"name":"dot.product", "id":2848697888, "start":"7", "end":"10", "details":[{"type":"table", "Instruction":"dot.product", "Start Cycle":"7", "Latency":"3"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":20}]], "type":"inst"}, {"name":"+", "id":2854619088, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"16-bit Integer Add", "Constant Operand":"-20 (0xFFEC)", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":20}]], "type":"inst"}, {"name":"*", "id":2854619424, "start":"7", "end":"10", "details":[{"type":"table", "Instruction":"16-bit Integer Multiply", "Start Cycle":"7", "Latency":"3"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":20}]], "type":"inst"}, {"name":"dot.product", "id":2854620432, "start":"10", "end":"13", "details":[{"type":"table", "Instruction":"dot.product", "Start Cycle":"10", "Latency":"3"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":20}]], "type":"inst"}], "links":[{"from":2842263056, "to":2842263392, "details":[{"type":"table", "Width":"32"}]}, {"from":2842263392, "to":2848025568, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":2842730208, "to":2842263392, "details":[{"type":"table", "Width":"24"}]}, {"from":2842730208, "to":2843741568, "details":[{"type":"table", "Width":"24"}]}, {"from":2842730208, "to":2843856448, "details":[{"type":"table", "Width":"24"}]}, {"from":2842730208, "to":2848025568, "details":[{"type":"table", "Width":"24"}]}, {"from":2843262816, "to":2845269152, "details":[{"type":"table", "Width":"16"}]}, {"from":2843262816, "to":2847123728, "details":[{"type":"table", "Width":"16"}]}, {"from":2843262816, "to":2848697888, "details":[{"type":"table", "Width":"16"}]}, {"from":2843262816, "to":2854619424, "details":[{"type":"table", "Width":"16"}]}, {"from":2843856448, "to":2842263392, "details":[{"type":"table", "Width":"2"}]}, {"from":2843856448, "to":2843741568, "details":[{"type":"table", "Width":"2"}]}, {"from":2843856448, "to":2847277744, "details":[{"type":"table", "Width":"2"}]}, {"from":2845251968, "to":2843262816, "details":[{"type":"table", "Width":"64"}]}, {"from":2845269152, "to":2848697888, "details":[{"type":"table", "Width":"16"}]}, {"from":2847123392, "to":2847123728, "details":[{"type":"table", "Width":"16"}]}, {"from":2847123728, "to":2846954304, "details":[{"type":"table", "Width":"16"}]}, {"from":2847124064, "to":2846954304, "details":[{"type":"table", "Width":"64"}]}, {"from":2847277744, "to":2843262816, "details":[{"type":"table", "Width":"1"}]}, {"from":2847277744, "to":2843856448, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":2847277744, "to":2846954304, "details":[{"type":"table", "Width":"1"}]}, {"from":2848025568, "to":2842263056, "details":[{"type":"table", "Width":"32"}]}, {"from":2848025568, "to":2845251968, "details":[{"type":"table", "Width":"32"}]}, {"from":2848025568, "to":2847124064, "details":[{"type":"table", "Width":"32"}]}, {"from":2848697888, "to":2854619088, "details":[{"type":"table", "Width":"16"}]}, {"from":2854619088, "to":2854620432, "details":[{"type":"table", "Width":"16"}]}, {"from":2854619424, "to":2854620432, "details":[{"type":"table", "Width":"16"}]}, {"from":2854620432, "to":2847123392, "details":[{"type":"table", "Width":"16"}]}]}}';
var treeJSON='{"nodes":[{"name":"chebyshev", "id":2839178696, "type":"component", "children":[{"name":"chebyshev.B1.start", "id":2839171872, "type":"bb", "children":[{"name":"Cluster 0", "id":2842317920, "type":"cluster"}]}, {"name":"chebyshev.B2", "id":2839171952, "type":"bb"}, {"name":"chebyshev.B0.runOnce", "id":2839240160, "type":"bb"}, {"name":"chebyshev.B4", "id":2839172112, "type":"bb", "children":[{"name":"Cluster 2", "id":2843162448, "type":"cluster"}]}, {"name":"chebyshev.B6", "id":2839172272, "type":"bb"}, {"name":"chebyshev.B3", "id":2839172032, "type":"bb", "children":[{"name":"Cluster 1", "id":2842631296, "type":"cluster"}]}, {"name":"chebyshev.B5", "id":2839172192, "type":"bb", "children":[{"name":"Cluster 3", "id":2843359200, "type":"cluster"}]}, {"name":"chebyshev.B7", "id":2839172352, "type":"bb", "children":[{"name":"Cluster 4", "id":2843676304, "type":"cluster"}]}]}], "links":[]}';
var new_lmvJSON='{"nodes":[{"name":"chebyshev", "id":2839178696, "type":"component", "children":[{"name":"Local Memory", "id":1, "type":"memtype", "children":[{"name":"data_in", "id":2, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":"9"}]}], "Requested size":"2048 bytes", "Implemented size":"2048 bytes", "Number of banks":"1", "Bank width (word size)":"16 bits", "Bank depth":"1024 words", "RAM Mode":"Simple dual-port", "Memory layout information":"In each private copy:\\n  Variable \'data_in\' occupies memory words [0-1023] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr></table>"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":9}]], "type":"memsys", "children":[{"name":"Bank 0", "id":3, "details":[{"type":"table", "Bank width":"16 bits", "Implemented bank depth":"1024 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'data_in\' occupies memory words [0-1023] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr></table>"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":9}]], "type":"bank", "children":[{"name":"Replicate 0", "id":4, "details":[{"type":"table", "Implemented size":"2048 bytes (1024 words deep x 16 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'data_in\' occupies memory words [0-1023] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr></table>"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":9}]], "type":"replicate", "children":[{"name":"R", "id":5, "type":"port"}, {"name":"W", "id":6, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"16 bits", "Depth per copy":"1024 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'data_in\' occupies memory words [0-1023] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr></table>"}]}}]}]}, {"name":"data_out", "id":7, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":"10"}]}], "Requested size":"2048 bytes", "Implemented size":"2048 bytes", "Number of banks":"1", "Bank width (word size)":"16 bits", "Bank depth":"1024 words", "RAM Mode":"Simple dual-port", "Memory layout information":"In each private copy:\\n  Variable \'data_out\' occupies memory words [0-1023] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr></table>"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":10}]], "type":"memsys", "children":[{"name":"Bank 0", "id":8, "details":[{"type":"table", "Bank width":"16 bits", "Implemented bank depth":"1024 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'data_out\' occupies memory words [0-1023] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr></table>"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":10}]], "type":"bank", "children":[{"name":"Replicate 0", "id":9, "details":[{"type":"table", "Implemented size":"2048 bytes (1024 words deep x 16 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'data_out\' occupies memory words [0-1023] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr></table>"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":10}]], "type":"replicate", "children":[{"name":"R", "id":10, "type":"port"}, {"name":"W", "id":11, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"16 bits", "Depth per copy":"1024 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'data_out\' occupies memory words [0-1023] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr></table>"}]}}]}]}]}, {"name":"Load", "id":2839281392, "details":[{"type":"table", "Width":"16 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"data_in", "Start cycle":"3", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":19}]], "type":"inst"}, {"name":"Store", "id":2839288496, "details":[{"type":"table", "Width":"16 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"data_in", "Start cycle":"3", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":13}]], "type":"inst"}, {"name":"Load", "id":2839256576, "details":[{"type":"table", "Width":"16 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"data_out", "Start cycle":"1", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":24}]], "type":"inst"}, {"name":"Store", "id":2839289200, "details":[{"type":"table", "Width":"16 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"data_out", "Start cycle":"3", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":14}]], "type":"inst"}, {"name":"Store", "id":2839320848, "details":[{"type":"table", "Width":"16 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"data_out", "Start cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":20}]], "type":"inst"}, {"name":"SHARE", "id":12, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}]}], "links":[{"from":5, "to":2839281392}, {"from":2839288496, "to":6}, {"from":10, "to":2839256576}, {"from":12, "to":11}, {"from":2839289200, "to":12}, {"from":2839320848, "to":12}]}';
var systemJSON='{"nodes":[{"name":"chebyshev", "id":2839178696, "type":"component", "children":[{"name":"Stream Read", "id":2839282792, "details":[{"type":"table", "Basic Block":"chebyshev.B1.start", "Width":"32 bits", "Depth":"0", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":7}]], "type":"inst"}, {"name":"Stream Write", "id":2839257480, "details":[{"type":"table", "Basic Block":"chebyshev.B5", "Width":"32 bits", "Depth":"0", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":26}]], "type":"inst"}]}, {"name":"return.chebyshev", "id":2839011416, "details":[{"type":"table", "Width":"32 bits", "Depth":"0", "Ready Latency":"0", "Bits per Symbol":"32 bits", "Uses Packets":"No", "Uses Ready":"Yes", "Uses Empty":"No", "First symbol in high order bits":"No"}], "type":"stream"}, {"name":"call.chebyshev", "id":2839174152, "details":[{"type":"table", "Width":"32 bits", "Depth":"0", "Reday Latency":"0", "Bits per Symbol":"32 bits", "Uses Packets":"No", "Uses Valid":"Yes", "Uses Empty":"No", "First symbol in high order bits":"No"}], "type":"stream"}], "links":[{"from":2839257480, "to":2839011416}, {"from":2839174152, "to":2839282792}, {"from":2839282792, "to":2839257480}]}';
var blockJSON='{"2839171872":{"nodes":[{"name":"Cluster 0", "id":2842317920, "start":"1", "end":"1", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_wt_entry_chebyshevs_c0_enter2_chebyshev0", "Cluster Type":"Stall-Enable", "Cluster Start Cycle":"1", "Cluster Latency":"0"}], "type":"bb", "children":[{"name":"Logic", "id":2842324800, "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"0"}], "type":"inst"}]}, {"name":"RD", "id":2844355936, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"32 bits", "Depth":"0", "Stream Name":"call.chebyshev", "Stall-free":"No", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":7}]], "type":"inst"}, {"name":"FFwd Src", "id":2847358528, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}], "links":[{"from":2844355936, "to":2847358528, "details":[{"type":"table", "Width":"32"}]}]}, "2839171952":{"nodes":[], "links":[]}, "2839172032":{"nodes":[{"name":"Cluster 1", "id":2842631296, "start":"1", "end":"7", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_chebyshevs_c0_enter463_chebyshev1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"6"}], "type":"bb", "children":[{"name":"Logic", "id":2842637808, "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"3"}], "type":"inst"}, {"name":"Exit", "id":2843064992, "details":[{"type":"table", "Exit Start Cycle":"4", "Exit Latency":"3", "Exit FIFO Depth":"8", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"Loop Orch", "id":2842618496, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":12}]], "type":"inst"}], "links":[{"from":2842637808, "to":2843064992}, {"from":2842618496, "to":2842637808, "details":[{"type":"table", "Width":"1"}]}]}, "2839172112":{"nodes":[{"name":"Cluster 2", "id":2843162448, "start":"1", "end":"1", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond8_preheader_chebyshevs_c0_enter514_chebyshev1", "Cluster Type":"Stall-Enable", "Cluster Start Cycle":"1", "Cluster Latency":"0"}], "type":"bb", "children":[{"name":"Logic", "id":2843169392, "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"0"}], "type":"inst"}]}, {"name":"Loop Input", "id":2842212704, "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"chebyshev.B6, chebyshev.B2"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":17}]], "type":"inst"}], "links":[{"from":2842212704, "to":2843169392, "details":[{"type":"table", "Width":"1"}]}]}, "2839172192":{"nodes":[{"name":"Cluster 3", "id":2843359200, "start":"0", "end":"8", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond_cleanup5_chebyshevs_c0_enter58_chebyshev0", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"8"}], "type":"bb", "children":[{"name":"Logic", "id":2843366384, "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"5"}], "type":"inst"}, {"name":"Exit", "id":2843462656, "details":[{"type":"table", "Exit Start Cycle":"5", "Exit Latency":"3", "Exit FIFO Depth":"16", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"WR", "id":2847565232, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"32 bits", "Depth":"0", "Stream Name":"return.chebyshev", "Stall-free":"No", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":26}]], "type":"inst"}], "links":[{"from":2843366384, "to":2843462656}, {"from":2843462656, "to":2847565232, "details":[{"type":"table", "Width":"64"}]}]}, "2839172272":{"nodes":[{"name":"Input", "id":2842473696, "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"chebyshev.B7"}], "type":"inst"}], "links":[]}, "2839172352":{"nodes":[{"name":"Cluster 4", "id":2843676304, "start":"1", "end":"20", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body11_chebyshevs_c0_enter635_chebyshev1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"19"}], "type":"bb", "children":[{"name":"Logic", "id":2843682896, "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"16"}], "type":"inst"}, {"name":"Exit", "id":2844135680, "details":[{"type":"table", "Exit Start Cycle":"17", "Exit Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"32", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"Loop Input", "id":2843151520, "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"chebyshev.B7, chebyshev.B4"}], "type":"inst"}], "links":[{"from":2843682896, "to":2844135680}, {"from":2843151520, "to":2843682896, "details":[{"type":"table", "Width":"1"}]}, {"from":2843151520, "to":2843682896, "details":[{"type":"table", "Width":"1"}]}]}, "2839240160":{"nodes":[{"name":"Feedback", "id":2842414816, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":7}]], "type":"inst"}, {"name":"?", "id":2855434224, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[{"from":2842414816, "to":2855434224, "reverse":1, "details":[{"type":"table", "Width":"1"}]}]}}';
var scheduleJSON='{"2839178696":{"nodes":[{"name":"chebyshev.B0.runOnce", "id":2839240160, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"?", "id":2855434224, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"chebyshev.B1.start", "id":2839171872, "start":"2", "end":"4", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 0", "id":2842317920, "start":"3", "end":"3", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_wt_entry_chebyshevs_c0_enter2_chebyshev0", "Cluster Type":"Stall-Enable", "Cluster Start Cycle":"1", "Cluster Latency":"0"}], "type":"cluster", "children":[{"name":"Exit", "id":2848324048, "start":"3", "end":"3", "details":[{"type":"table", "Exit Start Cycle":"1", "Exit Latency":"0"}], "type":"inst"}]}, {"name":"RD", "id":2844355936, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"32 bits", "Depth":"0", "Stream Name":"call.chebyshev", "Stall-free":"No", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":7}]], "type":"inst"}, {"name":"FFwd Src", "id":2847358528, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}]}, {"name":"chebyshev.B3", "id":2839172032, "start":"4", "end":"11", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 1", "id":2842631296, "start":"5", "end":"11", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_chebyshevs_c0_enter463_chebyshev1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"6"}], "type":"cluster", "children":[{"name":"\'k\'", "id":2845022384, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'k\'", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":12}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2858131792, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":14}]], "type":"inst"}, {"name":"+", "id":2854887872, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":12}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2845043408, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":13}]], "type":"inst"}, {"name":"Xor", "id":2855194016, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":12}]], "type":"inst"}, {"name":"ST", "id":2858336960, "start":"7", "end":"8", "details":[{"type":"table", "Instruction":"Store", "Width":"16 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":14}]], "type":"inst"}, {"name":"ST", "id":2848068000, "start":"7", "end":"8", "details":[{"type":"table", "Instruction":"Store", "Width":"16 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":13}]], "type":"inst"}, {"name":"Exit", "id":2854821648, "start":"8", "end":"11", "details":[{"type":"table", "Exit Start Cycle":"4", "Exit Latency":"3", "Exit FIFO Depth":"8", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"chebyshev.B2", "id":2839171952, "start":"11", "end":"11", "details":[{"type":"table"}], "type":"bb"}, {"name":"chebyshev.B4", "id":2839172112, "start":"11", "end":"12", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 2", "id":2843162448, "start":"12", "end":"12", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond8_preheader_chebyshevs_c0_enter514_chebyshev1", "Cluster Type":"Stall-Enable", "Cluster Start Cycle":"1", "Cluster Latency":"0"}], "type":"cluster", "children":[{"name":"Exit", "id":2845172624, "start":"12", "end":"12", "details":[{"type":"table", "Exit Start Cycle":"1", "Exit Latency":"0"}], "type":"inst"}]}]}, {"name":"chebyshev.B7", "id":2839172352, "start":"12", "end":"32", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 4", "id":2843676304, "start":"13", "end":"32", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body11_chebyshevs_c0_enter635_chebyshev1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"19"}], "type":"cluster", "children":[{"name":"\'k\'", "id":2848025568, "start":"14", "end":"14", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'k\'", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":18}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2847124064, "start":"15", "end":"28", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"3", "Latency":"13"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":20}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2845251968, "start":"15", "end":"15", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":19}]], "type":"inst"}, {"name":"+", "id":2842263056, "start":"14", "end":"14", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":18}]], "type":"inst"}, {"name":"Xor", "id":2847277744, "start":"14", "end":"14", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":18}]], "type":"inst"}, {"name":"LD", "id":2843262816, "start":"15", "end":"19", "details":[{"type":"table", "Instruction":"Load", "Width":"16 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"3", "Latency":"4"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":19}]], "type":"inst"}, {"name":"*", "id":2854619424, "start":"19", "end":"22", "details":[{"type":"table", "Instruction":"16-bit Integer Multiply", "Start Cycle":"7", "Latency":"3"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":20}]], "type":"inst"}, {"name":"<<", "id":2845269152, "start":"19", "end":"19", "details":[{"type":"table", "Instruction":"16-bit Left Shift", "Constant Operand":"4 (0x4)", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":20}]], "type":"inst"}, {"name":"dot.product", "id":2848697888, "start":"19", "end":"22", "details":[{"type":"table", "Instruction":"dot.product", "Start Cycle":"7", "Latency":"3"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":20}]], "type":"inst"}, {"name":"+", "id":2854619088, "start":"22", "end":"22", "details":[{"type":"table", "Instruction":"16-bit Integer Add", "Constant Operand":"-20 (0xFFEC)", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":20}]], "type":"inst"}, {"name":"dot.product", "id":2854620432, "start":"22", "end":"25", "details":[{"type":"table", "Instruction":"dot.product", "Start Cycle":"10", "Latency":"3"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":20}]], "type":"inst"}, {"name":"+", "id":2847123392, "start":"25", "end":"25", "details":[{"type":"table", "Instruction":"16-bit Integer Add", "Constant Operand":"5 (0x5)", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":20}]], "type":"inst"}, {"name":"*", "id":2847123728, "start":"25", "end":"28", "details":[{"type":"table", "Instruction":"16-bit Integer Multiply", "Start Cycle":"13", "Latency":"3"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":20}]], "type":"inst"}, {"name":"ST", "id":2846954304, "start":"28", "end":"29", "details":[{"type":"table", "Instruction":"Store", "Width":"16 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":20}]], "type":"inst"}, {"name":"Exit", "id":2843741568, "start":"29", "end":"32", "details":[{"type":"table", "Exit Start Cycle":"17", "Exit Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"32", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"chebyshev.B6", "id":2839172272, "start":"32", "end":"32", "details":[{"type":"table"}], "type":"bb"}, {"name":"chebyshev.B5", "id":2839172192, "start":"32", "end":"40", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 3", "id":2843359200, "start":"32", "end":"40", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond_cleanup5_chebyshevs_c0_enter58_chebyshev0", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"8"}], "type":"cluster", "children":[{"name":"FFwd Dest", "id":2848691456, "start":"33", "end":"33", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":2843971408, "start":"33", "end":"33", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":24}]], "type":"inst"}, {"name":"LD", "id":2844048928, "start":"33", "end":"37", "details":[{"type":"table", "Instruction":"Load", "Width":"16 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"1", "Latency":"4"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":24}]], "type":"inst"}, {"name":"Exit", "id":2846680912, "start":"37", "end":"40", "details":[{"type":"table", "Exit Start Cycle":"5", "Exit Latency":"3", "Exit FIFO Depth":"16", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"WR", "id":2847565232, "start":"40", "end":"40", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"32 bits", "Depth":"0", "Stream Name":"return.chebyshev", "Stall-free":"No", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"bench_ready/Chebyshev/Chebyshev.cpp", "line":26}]], "type":"inst"}]}], "links":[]}}';
