INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 12:51:20 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 buffer8/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.265ns period=6.530ns})
  Destination:            buffer8/dataReg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.265ns period=6.530ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.530ns  (clk rise@6.530ns - clk rise@0.000ns)
  Data Path Delay:        6.286ns  (logic 1.457ns (23.178%)  route 4.829ns (76.822%))
  Logic Levels:           16  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.013 - 6.530 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1191, unset)         0.508     0.508    buffer8/control/clk
    SLICE_X12Y147        FDRE                                         r  buffer8/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y147        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer8/control/fullReg_reg/Q
                         net (fo=138, routed)         0.312     1.074    buffer8/control/fullReg_reg_0
    SLICE_X17Y148        LUT3 (Prop_lut3_I2_O)        0.043     1.117 f  buffer8/control/feature_loadEn_INST_0_i_71/O
                         net (fo=2, routed)           0.418     1.535    cmpi0/buffer8_outs[14]
    SLICE_X15Y148        LUT6 (Prop_lut6_I3_O)        0.043     1.578 r  cmpi0/feature_loadEn_INST_0_i_39/O
                         net (fo=1, routed)           0.366     1.944    cmpi0/feature_loadEn_INST_0_i_39_n_0
    SLICE_X11Y148        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     2.128 r  cmpi0/feature_loadEn_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.128    cmpi0/feature_loadEn_INST_0_i_13_n_0
    SLICE_X11Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.177 r  cmpi0/feature_loadEn_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.001     2.178    cmpi0/feature_loadEn_INST_0_i_4_n_0
    SLICE_X11Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.227 f  cmpi0/feature_loadEn_INST_0_i_2/CO[3]
                         net (fo=55, routed)          0.574     2.800    buffer18/fifo/result[0]
    SLICE_X8Y147         LUT6 (Prop_lut6_I3_O)        0.043     2.843 r  buffer18/fifo/start_ready_INST_0_i_25/O
                         net (fo=26, routed)          0.563     3.406    buffer11/fifo/p_1_in
    SLICE_X16Y149        LUT6 (Prop_lut6_I0_O)        0.043     3.449 r  buffer11/fifo/Memory[2][0]_i_26/O
                         net (fo=1, routed)           0.395     3.844    cmpi2/Memory_reg[2][0]_i_4_10
    SLICE_X10Y152        LUT6 (Prop_lut6_I2_O)        0.043     3.887 r  cmpi2/Memory[2][0]_i_9/O
                         net (fo=1, routed)           0.000     3.887    cmpi2/Memory[2][0]_i_9_n_0
    SLICE_X10Y152        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     4.060 r  cmpi2/Memory_reg[2][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.060    cmpi2/Memory_reg[2][0]_i_4_n_0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.167 r  cmpi2/Memory_reg[2][0]_i_2/CO[2]
                         net (fo=6, routed)           0.225     4.392    buffer11/fifo/result[0]
    SLICE_X10Y154        LUT2 (Prop_lut2_I0_O)        0.122     4.514 f  buffer11/fifo/Head[1]_i_3__2/O
                         net (fo=2, routed)           0.348     4.862    buffer46/fifo/fullReg_reg_0
    SLICE_X11Y157        LUT6 (Prop_lut6_I1_O)        0.043     4.905 r  buffer46/fifo/fullReg_i_3__10/O
                         net (fo=3, routed)           0.261     5.166    buffer30/fifo/fullReg_reg_0
    SLICE_X10Y157        LUT5 (Prop_lut5_I2_O)        0.049     5.215 r  buffer30/fifo/fullReg_i_15/O
                         net (fo=1, routed)           0.391     5.606    buffer36/fifo/fullReg_i_3__0
    SLICE_X13Y153        LUT5 (Prop_lut5_I3_O)        0.126     5.732 r  buffer36/fifo/fullReg_i_10/O
                         net (fo=1, routed)           0.297     6.029    fork6/control/generateBlocks[7].regblock/transmitValue_reg_4
    SLICE_X12Y152        LUT6 (Prop_lut6_I5_O)        0.043     6.072 r  fork6/control/generateBlocks[7].regblock/fullReg_i_3__0/O
                         net (fo=21, routed)          0.183     6.255    buffer7/control/anyBlockStop
    SLICE_X13Y151        LUT6 (Prop_lut6_I2_O)        0.043     6.298 r  buffer7/control/dataReg[31]_i_1/O
                         net (fo=32, routed)          0.496     6.794    buffer8/E[0]
    SLICE_X12Y148        FDRE                                         r  buffer8/dataReg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.530     6.530 r  
                                                      0.000     6.530 r  clk (IN)
                         net (fo=1191, unset)         0.483     7.013    buffer8/clk
    SLICE_X12Y148        FDRE                                         r  buffer8/dataReg_reg[11]/C
                         clock pessimism              0.000     7.013    
                         clock uncertainty           -0.035     6.977    
    SLICE_X12Y148        FDRE (Setup_fdre_C_CE)      -0.169     6.808    buffer8/dataReg_reg[11]
  -------------------------------------------------------------------
                         required time                          6.808    
                         arrival time                          -6.794    
  -------------------------------------------------------------------
                         slack                                  0.014    




