I 000046 55 385           1720184471702 Names
(_unit VHDL(name 0 4(names 0 8))
	(_version vef)
	(_time 1720184471703 2024.07.05 16:31:11)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code 1f1b1e1848481f091a485a454f194b191a194a191e)
	(_ent
		(_time 1720183811506)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000046 55 423           1720185080245 Names
(_unit VHDL(name 0 5(names 0 9))
	(_version vef)
	(_time 1720185080246 2024.07.05 16:41:20)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code 41401243411641574415041b114715474447144740)
	(_ent
		(_time 1720185080239)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_BIT))(ieee(NUMERIC_STD)))
)
I 000046 55 423           1720185655442 Names
(_unit VHDL(name 0 5(names 0 9))
	(_version vef)
	(_time 1720185655443 2024.07.05 16:50:55)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code 15101412114215031041504f451341131013401314)
	(_ent
		(_time 1720185080238)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_BIT))(ieee(NUMERIC_STD)))
)
I 000051 55 1512          1720187552067 Behavioral
(_unit VHDL(memory_unit 0 7(behavioral 0 20))
	(_version vef)
	(_time 1720187552068 2024.07.05 17:22:32)
	(_source(\../src/Memory_Unit.vhd\))
	(_parameters tan)
	(_code c6c2c693c591c6d092c0d49d9ec390c1c3c093c0cf)
	(_ent
		(_time 1720187552058)
	)
	(_object
		(_gen(_int AddrWidth -1 0 8 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 9 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 12(_ent(_in))))
		(_port(_int MemWrite -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 21(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 21(_array 3((_dto c 5 i 0)))))
		(_sig(_int mem 4 0 22(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(6)(5))(_sens(0)(6)(2)(3)(4))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 6 -1)
)
I 000051 55 1489          1720187812927 Behavioral
(_unit VHDL(register_bank 0 7(behavioral 0 20))
	(_version vef)
	(_time 1720187812928 2024.07.05 17:26:52)
	(_source(\../src/Register_Bank.vhd\))
	(_parameters tan)
	(_code c1c4cb94c59692d7cac4d29a94c7c4c6c3c497c7c3)
	(_ent
		(_time 1720187812920)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ReadReg1 0 0 11(_ent(_in))))
		(_port(_int ReadReg2 0 0 12(_ent(_in))))
		(_port(_int WriteReg 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1((_dto i 7 i 0)))))
		(_port(_int WriteData 1 0 14(_ent(_in))))
		(_port(_int ReadData1 1 0 15(_ent(_out))))
		(_port(_int ReadData2 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int reg_array 0 21(_array 2((_to i 0 i 7)))))
		(_sig(_int Registers 3 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__33(_arch 1 0 33(_assignment(_trgt(6))(_sens(8)(2))(_mon))))
			(line__34(_arch 2 0 34(_assignment(_trgt(7))(_sens(8)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000046 55 423           1720187831089 Names
(_unit VHDL(name 0 5(names 0 9))
	(_version vef)
	(_time 1720187831090 2024.07.05 17:27:11)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code bdbdbee9e8eabdabb8e9f8e7edbbe9bbb8bbe8bbbc)
	(_ent
		(_time 1720185080238)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_BIT))(ieee(NUMERIC_STD)))
)
I 000051 55 1512          1720187831144 Behavioral
(_unit VHDL(memory_unit 0 7(behavioral 0 17))
	(_version vef)
	(_time 1720187831145 2024.07.05 17:27:11)
	(_source(\../src/Memory_Unit.vhd\))
	(_parameters tan)
	(_code ececeebfbabbecfab8eafeb7b4e9baebe9eab9eae5)
	(_ent
		(_time 1720187552057)
	)
	(_object
		(_gen(_int AddrWidth -1 0 8 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 9 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 12(_ent(_in))))
		(_port(_int MemWrite -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto c 5 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(6)(5))(_sens(0)(6)(2)(3)(4))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 6 -1)
)
I 000051 55 1489          1720187831271 Behavioral
(_unit VHDL(register_bank 0 7(behavioral 0 20))
	(_version vef)
	(_time 1720187831272 2024.07.05 17:27:11)
	(_source(\../src/Register_Bank.vhd\))
	(_parameters tan)
	(_code 69696b69653e3a7f626c7a323c6f6c6e6b6c3f6f6b)
	(_ent
		(_time 1720187812919)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ReadReg1 0 0 11(_ent(_in))))
		(_port(_int ReadReg2 0 0 12(_ent(_in))))
		(_port(_int WriteReg 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1((_dto i 7 i 0)))))
		(_port(_int WriteData 1 0 14(_ent(_in))))
		(_port(_int ReadData1 1 0 15(_ent(_out))))
		(_port(_int ReadData2 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int reg_array 0 21(_array 2((_to i 0 i 7)))))
		(_sig(_int Registers 3 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__33(_arch 1 0 33(_assignment(_trgt(6))(_sens(8)(2))(_mon))))
			(line__34(_arch 2 0 34(_assignment(_trgt(7))(_sens(8)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000046 55 423           1720189443734 Names
(_unit VHDL(name 0 5(names 0 9))
	(_version vef)
	(_time 1720189443735 2024.07.05 17:54:03)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code 1e1819194a491e081b4a5b444e184a181b184b181f)
	(_ent
		(_time 1720185080238)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_BIT))(ieee(NUMERIC_STD)))
)
I 000051 55 1512          1720189443839 Behavioral
(_unit VHDL(memory_unit 0 7(behavioral 0 17))
	(_version vef)
	(_time 1720189443840 2024.07.05 17:54:03)
	(_source(\../src/Memory_Unit.vhd\))
	(_parameters tan)
	(_code 8b8d8d85dcdc8b9ddf8d99d0d38edd8c8e8dde8d82)
	(_ent
		(_time 1720187552057)
	)
	(_object
		(_gen(_int AddrWidth -1 0 8 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 9 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 12(_ent(_in))))
		(_port(_int MemWrite -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto c 5 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(6)(5))(_sens(0)(6)(2)(3)(4))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 6 -1)
)
I 000051 55 1489          1720189443904 Behavioral
(_unit VHDL(register_bank 0 7(behavioral 0 20))
	(_version vef)
	(_time 1720189443905 2024.07.05 17:54:03)
	(_source(\../src/Register_Bank.vhd\))
	(_parameters tan)
	(_code cacd9a9f9e9d99dcc1cfd9919fcccfcdc8cf9cccc8)
	(_ent
		(_time 1720187812919)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ReadReg1 0 0 11(_ent(_in))))
		(_port(_int ReadReg2 0 0 12(_ent(_in))))
		(_port(_int WriteReg 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1((_dto i 7 i 0)))))
		(_port(_int WriteData 1 0 14(_ent(_in))))
		(_port(_int ReadData1 1 0 15(_ent(_out))))
		(_port(_int ReadData2 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int reg_array 0 21(_array 2((_to i 0 i 7)))))
		(_sig(_int Registers 3 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__33(_arch 1 0 33(_assignment(_trgt(6))(_sens(2)(8))(_mon))))
			(line__34(_arch 2 0 34(_assignment(_trgt(7))(_sens(3)(8))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000046 55 423           1720189519325 Names
(_unit VHDL(name 0 5(names 0 9))
	(_version vef)
	(_time 1720189519326 2024.07.05 17:55:19)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code 686d3f68613f687e6d3c2d32386e3c6e6d6e3d6e69)
	(_ent
		(_time 1720185080238)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_BIT))(ieee(NUMERIC_STD)))
)
I 000051 55 1512          1720189519865 Behavioral
(_unit VHDL(memory_unit 0 7(behavioral 0 17))
	(_version vef)
	(_time 1720189519866 2024.07.05 17:55:19)
	(_source(\../src/Memory_Unit.vhd\))
	(_parameters tan)
	(_code 7b7e2b7a2c2c7b6d2f7d6920237e2d7c7e7d2e7d72)
	(_ent
		(_time 1720187552057)
	)
	(_object
		(_gen(_int AddrWidth -1 0 8 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 9 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 12(_ent(_in))))
		(_port(_int MemWrite -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto c 5 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(6)(5))(_sens(0)(6)(2)(3)(4))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 6 -1)
)
I 000051 55 1489          1720189519924 Behavioral
(_unit VHDL(register_bank 0 7(behavioral 0 20))
	(_version vef)
	(_time 1720189519925 2024.07.05 17:55:19)
	(_source(\../src/Register_Bank.vhd\))
	(_parameters tan)
	(_code b9bdbfedb5eeeaafb2bcaae2ecbfbcbebbbcefbfbb)
	(_ent
		(_time 1720187812919)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ReadReg1 0 0 11(_ent(_in))))
		(_port(_int ReadReg2 0 0 12(_ent(_in))))
		(_port(_int WriteReg 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1((_dto i 7 i 0)))))
		(_port(_int WriteData 1 0 14(_ent(_in))))
		(_port(_int ReadData1 1 0 15(_ent(_out))))
		(_port(_int ReadData2 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int reg_array 0 21(_array 2((_to i 0 i 7)))))
		(_sig(_int Registers 3 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__33(_arch 1 0 33(_assignment(_trgt(6))(_sens(2)(8))(_mon))))
			(line__34(_arch 2 0 34(_assignment(_trgt(7))(_sens(3)(8))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1257          1720189782957 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 18))
	(_version vef)
	(_time 1720189782958 2024.07.05 17:59:42)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 3134383463676027333f726a653730376236343730)
	(_ent
		(_time 1720189771169)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 1 0 9(_ent(_in))))
		(_port(_int Result 0 0 10(_ent(_out))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_port(_int CarryIn -1 0 12(_ent(_in))))
		(_port(_int Zero -1 0 13(_ent(_out))))
		(_port(_int Sign -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 19(_array -1((_dto i 8 i 0)))))
		(_sig(_int Temp_Result 2 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(8)(3)(4)(6)(7))(_sens(0)(1)(2))(_read(8)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(33686018 33686018 2)
		(33686018 33686018 2)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1376          1720195908578 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 20))
	(_version vef)
	(_time 1720195908579 2024.07.05 19:41:48)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 6a3e6b6a683c3b7c683829313e6c6b6c396d6f6c6b)
	(_ent
		(_time 1720195888870)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 1 0 9(_ent(_in))))
		(_port(_int Result 0 0 10(_ent(_out))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_port(_int CarryIn -1 0 12(_ent(_in))))
		(_port(_int ZeroOut -1 0 13(_ent(_out))))
		(_port(_int SignOut -1 0 14(_ent(_out))))
		(_port(_int ZeroIn -1 0 15(_ent(_in))))
		(_port(_int SignIn -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 21(_array -1((_dto i 8 i 0)))))
		(_sig(_int Temp_Result 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(10)(3)(4)(6)(7))(_sens(0)(1)(2))(_read(10(7))(10(d_7_0))(10(8))(5)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(33686018 33686018)
		(33686018 33686018 2)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 423           1720195958181 Names
(_unit VHDL(name 0 5(names 0 9))
	(_version vef)
	(_time 1720195958182 2024.07.05 19:42:38)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code 333264363164332536677669633567353635663532)
	(_ent
		(_time 1720185080238)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_BIT))(ieee(NUMERIC_STD)))
)
I 000051 55 1376          1720195958216 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 20))
	(_version vef)
	(_time 1720195958217 2024.07.05 19:42:38)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 525351510304034450001109065453540155575453)
	(_ent
		(_time 1720195888870)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 1 0 9(_ent(_in))))
		(_port(_int Result 0 0 10(_ent(_out))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_port(_int CarryIn -1 0 12(_ent(_in))))
		(_port(_int ZeroOut -1 0 13(_ent(_out))))
		(_port(_int SignOut -1 0 14(_ent(_out))))
		(_port(_int ZeroIn -1 0 15(_ent(_in))))
		(_port(_int SignIn -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 21(_array -1((_dto i 8 i 0)))))
		(_sig(_int Temp_Result 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(10)(3)(4)(6)(7))(_sens(0)(1)(2))(_read(10(7))(10(d_7_0))(10(8))(5)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(33686018 33686018)
		(33686018 33686018 2)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1512          1720195958391 Behavioral
(_unit VHDL(memory_unit 0 7(behavioral 0 17))
	(_version vef)
	(_time 1720195958392 2024.07.05 19:42:38)
	(_source(\../src/Memory_Unit.vhd\))
	(_parameters tan)
	(_code feffa8aeaea9fee8aaf8eca5a6fba8f9fbf8abf8f7)
	(_ent
		(_time 1720187552057)
	)
	(_object
		(_gen(_int AddrWidth -1 0 8 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 9 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 12(_ent(_in))))
		(_port(_int MemWrite -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto c 5 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(6)(5))(_sens(0)(6)(2)(3)(4))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 6 -1)
)
I 000051 55 1489          1720195958450 Behavioral
(_unit VHDL(register_bank 0 7(behavioral 0 20))
	(_version vef)
	(_time 1720195958451 2024.07.05 19:42:38)
	(_source(\../src/Register_Bank.vhd\))
	(_parameters tan)
	(_code 3d3d3c386c6a6e2b36382e66683b383a3f386b3b3f)
	(_ent
		(_time 1720187812919)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ReadReg1 0 0 11(_ent(_in))))
		(_port(_int ReadReg2 0 0 12(_ent(_in))))
		(_port(_int WriteReg 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1((_dto i 7 i 0)))))
		(_port(_int WriteData 1 0 14(_ent(_in))))
		(_port(_int ReadData1 1 0 15(_ent(_out))))
		(_port(_int ReadData2 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int reg_array 0 21(_array 2((_to i 0 i 7)))))
		(_sig(_int Registers 3 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__33(_arch 1 0 33(_assignment(_trgt(6))(_sens(8)(2))(_mon))))
			(line__34(_arch 2 0 34(_assignment(_trgt(7))(_sens(8)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1368          1720196499045 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 20))
	(_version vef)
	(_time 1720196499046 2024.07.05 19:51:39)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code eebaedbde8b8bff8ecbdadb5bae8efe8bde9ebe8ef)
	(_ent
		(_time 1720195888870)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 1 0 9(_ent(_in))))
		(_port(_int Result 0 0 10(_ent(_out))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_port(_int CarryIn -1 0 12(_ent(_in))))
		(_port(_int ZeroOut -1 0 13(_ent(_out))))
		(_port(_int SignOut -1 0 14(_ent(_out))))
		(_port(_int ZeroIn -1 0 15(_ent(_in))))
		(_port(_int SignIn -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 23(_array -1((_dto i 8 i 0)))))
		(_var(_int Temp_Result 2 0 23(_prcs 0)))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(3)(4)(6)(7))(_sens(0)(1)(2))(_read(5)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 2)
		(33686018 131586)
		(33686018 33686018)
		(33686018 33686018 2)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1119          1720196780174 Behavioral
(_unit VHDL(pc_unit 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720196780175 2024.07.05 19:56:20)
	(_source(\../src/PC_Unit.vhd\))
	(_parameters tan)
	(_code 1342471413471104174356494b1417141315101645)
	(_ent
		(_time 1720196654160)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int offset 0 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~12 0 11(_scalar (_to i 0 i 511))))
		(_port(_int PC 1 0 11(_ent(_inout))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 18(_scalar (_to i 0 i 511))))
		(_var(_int PC_temp 2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_mon)(_read(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1039          1720197082592 Behavioral
(_unit VHDL(control_unit 0 5(behavioral 0 17))
	(_version vef)
	(_time 1720197082593 2024.07.05 20:01:22)
	(_source(\../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code 69663b69363e687e69387b336e6f3a6c3f6e6c6f3c)
	(_ent
		(_time 1720197082585)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 0 0 7(_ent(_in))))
		(_port(_int RegWrite -1 0 8(_ent(_out))))
		(_port(_int MemRead -1 0 9(_ent(_out))))
		(_port(_int MemWrite -1 0 10(_ent(_out))))
		(_port(_int ALUSrc -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int ALUOp 0 0 13(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(1)(2)(3)(4)(5)(6))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1572          1720273649395 Behavioral
(_unit VHDL(instruction_memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720273649396 2024.07.06 17:17:29)
	(_source(\../src/Instruction_Memory_Unit.vhd\))
	(_parameters tan)
	(_code 5e5e025d5e08094958594c050a585d595a58575808)
	(_ent
		(_time 1720273639693)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 6 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto c 5 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(5(d_15_8))(5(d_7_0))(6))(_sens(0)(2)(3)(4(d_15_8))(4(d_7_0))(6))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 6 -1)
)
I 000051 55 1368          1720276970490 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 20))
	(_version vef)
	(_time 1720276970491 2024.07.06 18:12:50)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 64633764333235726637273f306265623763616265)
	(_ent
		(_time 1720195888870)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 1 0 9(_ent(_in))))
		(_port(_int Result 0 0 10(_ent(_out))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_port(_int CarryIn -1 0 12(_ent(_in))))
		(_port(_int ZeroOut -1 0 13(_ent(_out))))
		(_port(_int SignOut -1 0 14(_ent(_out))))
		(_port(_int ZeroIn -1 0 15(_ent(_in))))
		(_port(_int SignIn -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 23(_array -1((_dto i 8 i 0)))))
		(_var(_int Temp_Result 2 0 23(_prcs 0)))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(3)(4)(6)(7))(_sens(0)(1)(2))(_read(5)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 2)
		(33686018 131586)
		(33686018 33686018)
		(33686018 33686018 2)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1119          1720276970549 Behavioral
(_unit VHDL(pc_unit 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720276970550 2024.07.06 18:12:50)
	(_source(\../src/PC_Unit.vhd\))
	(_parameters tan)
	(_code a3a5f1f4a3f7a1b4a7f3e6f9fba4a7a4a3a5a0a6f5)
	(_ent
		(_time 1720196654160)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int offset 0 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~12 0 11(_scalar (_to i 0 i 511))))
		(_port(_int PC 1 0 11(_ent(_inout))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 18(_scalar (_to i 0 i 511))))
		(_var(_int PC_temp 2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_mon)(_read(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1512          1720276970763 Behavioral
(_unit VHDL(memory_unit 0 7(behavioral 0 17))
	(_version vef)
	(_time 1720276970764 2024.07.06 18:12:50)
	(_source(\../src/Memory_Unit.vhd\))
	(_parameters tan)
	(_code 7d7a7a7c2c2a7d6b297b6f2625782b7a787b287b74)
	(_ent
		(_time 1720187552057)
	)
	(_object
		(_gen(_int AddrWidth -1 0 8 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 9 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 12(_ent(_in))))
		(_port(_int MemWrite -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto c 5 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(5)(6))(_sens(0)(2)(3)(4)(6))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 6 -1)
)
I 000051 55 1489          1720276970912 Behavioral
(_unit VHDL(register_bank 0 7(behavioral 0 20))
	(_version vef)
	(_time 1720276970913 2024.07.06 18:12:50)
	(_source(\../src/Register_Bank.vhd\))
	(_parameters tan)
	(_code 0a0c5c0c5e5d591c010f19515f0c0f0d080f5c0c08)
	(_ent
		(_time 1720187812919)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ReadReg1 0 0 11(_ent(_in))))
		(_port(_int ReadReg2 0 0 12(_ent(_in))))
		(_port(_int WriteReg 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1((_dto i 7 i 0)))))
		(_port(_int WriteData 1 0 14(_ent(_in))))
		(_port(_int ReadData1 1 0 15(_ent(_out))))
		(_port(_int ReadData2 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int reg_array 0 21(_array 2((_to i 0 i 7)))))
		(_sig(_int Registers 3 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__33(_arch 1 0 33(_assignment(_trgt(6))(_sens(2)(8))(_mon))))
			(line__34(_arch 2 0 34(_assignment(_trgt(7))(_sens(3)(8))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1039          1720276970967 Behavioral
(_unit VHDL(control_unit 0 5(behavioral 0 18))
	(_version vef)
	(_time 1720276970968 2024.07.06 18:12:50)
	(_source(\../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code 494e1e4b161e485e49185b134e4f1a4c1f4e4c4f1c)
	(_ent
		(_time 1720197082584)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 0 0 7(_ent(_in))))
		(_port(_int RegWrite -1 0 8(_ent(_out))))
		(_port(_int MemRead -1 0 9(_ent(_out))))
		(_port(_int MemWrite -1 0 10(_ent(_out))))
		(_port(_int ALUSrc -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int ALUOp 0 0 13(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(1)(2)(3)(4)(5)(6))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1507          1720276971018 Behavioral
(_unit VHDL(instruction_memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720276971019 2024.07.06 18:12:51)
	(_source(\../src/Instruction_Memory_Unit.vhd\))
	(_parameters tan)
	(_code 77702a76252120607170652c2371747073717e7121)
	(_ent
		(_time 1720276971011)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 6 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~12 0 11(_scalar (_dto c 1 i 0))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto c 5 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(5(d_15_8))(5(d_7_0))(6))(_sens(0)(2)(3)(4(d_15_8))(4(d_7_0))(6))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 6 -1)
)
I 000051 55 1226          1720278745043 Behavioral
(_unit VHDL(control_unit 0 5(behavioral 0 21))
	(_version vef)
	(_time 1720278745044 2024.07.06 18:42:25)
	(_source(\../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code 47431245161046504541551d404114421140424112)
	(_ent
		(_time 1720278720057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 0 0 7(_ent(_in))))
		(_port(_int Z -1 0 8(_ent(_in))))
		(_port(_int S -1 0 9(_ent(_in))))
		(_port(_int RegWrite -1 0 10(_ent(_out))))
		(_port(_int MemRead -1 0 11(_ent(_out))))
		(_port(_int MemWrite -1 0 12(_ent(_out))))
		(_port(_int ALUSrc -1 0 13(_ent(_out))))
		(_port(_int Branch -1 0 14(_ent(_out))))
		(_port(_int ALUOp 0 0 15(_ent(_out))))
		(_port(_int Reg2Loc -1 0 16(_ent(_out))))
		(_port(_int MemToReg -1 0 17(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1282          1720279412975 Behavioral
(_unit VHDL(control_unit 0 5(behavioral 0 21))
	(_version vef)
	(_time 1720279412976 2024.07.06 18:53:32)
	(_source(\../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code 68686b68363f697f6a6a7a326f6e3b6d3e6f6d6e3d)
	(_ent
		(_time 1720278720057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 0 0 7(_ent(_in))))
		(_port(_int Z -1 0 8(_ent(_in))))
		(_port(_int S -1 0 9(_ent(_in))))
		(_port(_int RegWrite -1 0 10(_ent(_out))))
		(_port(_int MemRead -1 0 11(_ent(_out))))
		(_port(_int MemWrite -1 0 12(_ent(_out))))
		(_port(_int ALUSrc -1 0 13(_ent(_out))))
		(_port(_int Branch -1 0 14(_ent(_out))))
		(_port(_int ALUOp 0 0 15(_ent(_out))))
		(_port(_int Reg2Loc -1 0 16(_ent(_out))))
		(_port(_int MemToReg -1 0 17(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1507          1720280195476 Behavioral
(_unit VHDL(instruction_memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720280195477 2024.07.06 19:06:35)
	(_source(\../src/Instruction_Memory_Unit.vhd\))
	(_parameters tan)
	(_code 0c0f040a0a5a5b1b0a0b1e57580a0f0b080a050a5a)
	(_ent
		(_time 1720276971010)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 6 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~12 0 11(_scalar (_dto c 1 i 0))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto c 5 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(6)(5(d_15_8))(5(d_7_0)))(_sens(0)(6)(2)(3)(4(d_15_8))(4(d_7_0)))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 6 -1)
)
I 000051 55 1368          1720280199255 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 20))
	(_version vef)
	(_time 1720280199256 2024.07.06 19:06:39)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code d1d28683838780c7d4d5928a85d7d0d782d6d4d7d0)
	(_ent
		(_time 1720195888870)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 1 0 9(_ent(_in))))
		(_port(_int Result 0 0 10(_ent(_out))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_port(_int CarryIn -1 0 12(_ent(_in))))
		(_port(_int ZeroOut -1 0 13(_ent(_out))))
		(_port(_int SignOut -1 0 14(_ent(_out))))
		(_port(_int ZeroIn -1 0 15(_ent(_in))))
		(_port(_int SignIn -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 23(_array -1((_dto i 8 i 0)))))
		(_var(_int Temp_Result 2 0 23(_prcs 0)))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(3)(4)(6)(7))(_sens(0)(1)(2))(_read(5)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 2)
		(33686018 131586)
		(33686018 33686018)
		(33686018 33686018 2)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1119          1720280199318 Behavioral
(_unit VHDL(pc_unit 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720280199319 2024.07.06 19:06:39)
	(_source(\../src/PC_Unit.vhd\))
	(_parameters tan)
	(_code 10111017134412071440554a481714171016131546)
	(_ent
		(_time 1720196654160)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int offset 0 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~12 0 11(_scalar (_to i 0 i 511))))
		(_port(_int PC 1 0 11(_ent(_inout))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 18(_scalar (_to i 0 i 511))))
		(_var(_int PC_temp 2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_mon)(_read(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1512          1720280199552 Behavioral
(_unit VHDL(memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720280199553 2024.07.06 19:06:39)
	(_source(\../src/Memory_Unit.vhd\))
	(_parameters tan)
	(_code fafaaeaaaeadfaecada8e8a1a2ffacfdfffcaffcf3)
	(_ent
		(_time 1720280199546)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \8\ (_ent gms((i 8)))))
		(_gen(_int DataWidth -1 0 6 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto i 511 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(6)(5))(_sens(0)(6)(2)(3)(4))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1489          1720280199672 Behavioral
(_unit VHDL(register_bank 0 7(behavioral 0 20))
	(_version vef)
	(_time 1720280199673 2024.07.06 19:06:39)
	(_source(\../src/Register_Bank.vhd\))
	(_parameters tan)
	(_code 68696b68653f3b7e636d7b333d6e6d6f6a6d3e6e6a)
	(_ent
		(_time 1720187812919)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ReadReg1 0 0 11(_ent(_in))))
		(_port(_int ReadReg2 0 0 12(_ent(_in))))
		(_port(_int WriteReg 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1((_dto i 7 i 0)))))
		(_port(_int WriteData 1 0 14(_ent(_in))))
		(_port(_int ReadData1 1 0 15(_ent(_out))))
		(_port(_int ReadData2 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int reg_array 0 21(_array 2((_to i 0 i 7)))))
		(_sig(_int Registers 3 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__33(_arch 1 0 33(_assignment(_trgt(6))(_sens(2)(8))(_mon))))
			(line__34(_arch 2 0 34(_assignment(_trgt(7))(_sens(3)(8))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1720280199725 Behavioral
(_unit VHDL(control_unit 0 5(behavioral 0 21))
	(_version vef)
	(_time 1720280199726 2024.07.06 19:06:39)
	(_source(\../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code a6a6a4f1f6f1a7b1a4a4b4fca1a0f5a3f0a1a3a0f3)
	(_ent
		(_time 1720278720057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 0 0 7(_ent(_in))))
		(_port(_int Z -1 0 8(_ent(_in))))
		(_port(_int S -1 0 9(_ent(_in))))
		(_port(_int RegWrite -1 0 10(_ent(_out))))
		(_port(_int MemRead -1 0 11(_ent(_out))))
		(_port(_int MemWrite -1 0 12(_ent(_out))))
		(_port(_int ALUSrc -1 0 13(_ent(_out))))
		(_port(_int Branch -1 0 14(_ent(_out))))
		(_port(_int ALUOp 0 0 15(_ent(_out))))
		(_port(_int Reg2Loc -1 0 16(_ent(_out))))
		(_port(_int MemToReg -1 0 17(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1507          1720280199778 Behavioral
(_unit VHDL(instruction_memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720280199779 2024.07.06 19:06:39)
	(_source(\../src/Instruction_Memory_Unit.vhd\))
	(_parameters tan)
	(_code d5d5dd87858382c2d3d2c78e81d3d6d2d1d3dcd383)
	(_ent
		(_time 1720276971010)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 6 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~12 0 11(_scalar (_dto c 1 i 0))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto c 5 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(6)(5(d_15_8))(5(d_7_0)))(_sens(0)(6)(2)(3)(4(d_15_8))(4(d_7_0)))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 6 -1)
)
I 000051 55 3897          1720280687552 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720280687553 2024.07.06 19:14:47)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code 3a683a3e6b6c6b2c31352a616e3c393d3a3d3f3c39)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((A)(RD_2))
			((B)(RD1))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((CarryOut)(Carry))
			((CarryIn)(Carry))
			((ZeroIn)(Zero))
			((SignIn)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1119          1720281897825 Behavioral
(_unit VHDL(pc_unit 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720281897826 2024.07.06 19:34:57)
	(_source(\../src/PC_Unit.vhd\))
	(_parameters tan)
	(_code e4e7b5b7e3b0e6f3e0b4a1bebce3e0e3e4e2e7e1b2)
	(_ent
		(_time 1720196654160)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int offset 0 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~12 0 11(_scalar (_to i 0 i 511))))
		(_port(_int PC 1 0 11(_ent(_inout))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 18(_scalar (_to i 0 i 511))))
		(_var(_int PC_temp 2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_mon)(_read(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1512          1720281898081 Behavioral
(_unit VHDL(memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720281898082 2024.07.06 19:34:58)
	(_source(\../src/Memory_Unit.vhd\))
	(_parameters tan)
	(_code dedcd88c8e89dec8898ccc8586db88d9dbd88bd8d7)
	(_ent
		(_time 1720280199545)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \8\ (_ent gms((i 8)))))
		(_gen(_int DataWidth -1 0 6 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto i 511 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(5)(6))(_sens(0)(2)(3)(4)(6))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1489          1720281898217 Behavioral
(_unit VHDL(register_bank 0 7(behavioral 0 20))
	(_version vef)
	(_time 1720281898218 2024.07.06 19:34:58)
	(_source(\../src/Register_Bank.vhd\))
	(_parameters tan)
	(_code 6a693b6a3e3d397c616f79313f6c6f6d686f3c6c68)
	(_ent
		(_time 1720187812919)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ReadReg1 0 0 11(_ent(_in))))
		(_port(_int ReadReg2 0 0 12(_ent(_in))))
		(_port(_int WriteReg 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1((_dto i 7 i 0)))))
		(_port(_int WriteData 1 0 14(_ent(_in))))
		(_port(_int ReadData1 1 0 15(_ent(_out))))
		(_port(_int ReadData2 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int reg_array 0 21(_array 2((_to i 0 i 7)))))
		(_sig(_int Registers 3 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__33(_arch 1 0 33(_assignment(_trgt(6))(_sens(2)(8))(_mon))))
			(line__34(_arch 2 0 34(_assignment(_trgt(7))(_sens(3)(8))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1720281898273 Behavioral
(_unit VHDL(control_unit 0 5(behavioral 0 21))
	(_version vef)
	(_time 1720281898274 2024.07.06 19:34:58)
	(_source(\../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code 999bc996c6ce988e9b998bc39e9fca9ccf9e9c9fcc)
	(_ent
		(_time 1720278720057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 0 0 7(_ent(_in))))
		(_port(_int Z -1 0 8(_ent(_in))))
		(_port(_int S -1 0 9(_ent(_in))))
		(_port(_int RegWrite -1 0 10(_ent(_out))))
		(_port(_int MemRead -1 0 11(_ent(_out))))
		(_port(_int MemWrite -1 0 12(_ent(_out))))
		(_port(_int ALUSrc -1 0 13(_ent(_out))))
		(_port(_int Branch -1 0 14(_ent(_out))))
		(_port(_int ALUOp 0 0 15(_ent(_out))))
		(_port(_int Reg2Loc -1 0 16(_ent(_out))))
		(_port(_int MemToReg -1 0 17(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1507          1720281898338 Behavioral
(_unit VHDL(instruction_memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720281898339 2024.07.06 19:34:58)
	(_source(\../src/Instruction_Memory_Unit.vhd\))
	(_parameters tan)
	(_code d8da828a858e8fcfdedfca838cdedbdfdcded1de8e)
	(_ent
		(_time 1720276971010)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 6 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~12 0 11(_scalar (_dto c 1 i 0))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto c 5 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(5(d_15_8))(5(d_7_0))(6))(_sens(0)(2)(3)(4(d_15_8))(4(d_7_0))(6))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 6 -1)
)
I 000051 55 3897          1720281898403 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720281898404 2024.07.06 19:34:58)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code 26247123207077302d29367d722025212621232025)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((CarryOut)(Carry))
			((CarryIn)(Carry))
			((ZeroIn)(Zero))
			((SignIn)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1119          1720281965668 Behavioral
(_unit VHDL(pc_unit 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720281965669 2024.07.06 19:36:05)
	(_source(\../src/PC_Unit.vhd\))
	(_parameters tan)
	(_code d8dadb8ad38cdacfdc889d8280dfdcdfd8dedbdd8e)
	(_ent
		(_time 1720196654160)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int offset 0 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~12 0 11(_scalar (_to i 0 i 511))))
		(_port(_int PC 1 0 11(_ent(_inout))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 18(_scalar (_to i 0 i 511))))
		(_var(_int PC_temp 2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_mon)(_read(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1512          1720281965926 Behavioral
(_unit VHDL(memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720281965927 2024.07.06 19:36:05)
	(_source(\../src/Memory_Unit.vhd\))
	(_parameters tan)
	(_code e1e2b1b2e5b6e1f7b6b3f3bab9e4b7e6e4e7b4e7e8)
	(_ent
		(_time 1720280199545)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \8\ (_ent gms((i 8)))))
		(_gen(_int DataWidth -1 0 6 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto i 511 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(5)(6))(_sens(0)(2)(3)(4)(6))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1489          1720281965978 Behavioral
(_unit VHDL(register_bank 0 7(behavioral 0 20))
	(_version vef)
	(_time 1720281965979 2024.07.06 19:36:05)
	(_source(\../src/Register_Bank.vhd\))
	(_parameters tan)
	(_code 10121717154743061b15034b451615171215461612)
	(_ent
		(_time 1720187812919)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ReadReg1 0 0 11(_ent(_in))))
		(_port(_int ReadReg2 0 0 12(_ent(_in))))
		(_port(_int WriteReg 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1((_dto i 7 i 0)))))
		(_port(_int WriteData 1 0 14(_ent(_in))))
		(_port(_int ReadData1 1 0 15(_ent(_out))))
		(_port(_int ReadData2 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int reg_array 0 21(_array 2((_to i 0 i 7)))))
		(_sig(_int Registers 3 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__33(_arch 1 0 33(_assignment(_trgt(6))(_sens(2)(8))(_mon))))
			(line__34(_arch 2 0 34(_assignment(_trgt(7))(_sens(3)(8))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1720281966030 Behavioral
(_unit VHDL(control_unit 0 5(behavioral 0 21))
	(_version vef)
	(_time 1720281966031 2024.07.06 19:36:06)
	(_source(\../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code 4f4c494d4f184e584d4f5d1548491c4a19484a491a)
	(_ent
		(_time 1720278720057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 0 0 7(_ent(_in))))
		(_port(_int Z -1 0 8(_ent(_in))))
		(_port(_int S -1 0 9(_ent(_in))))
		(_port(_int RegWrite -1 0 10(_ent(_out))))
		(_port(_int MemRead -1 0 11(_ent(_out))))
		(_port(_int MemWrite -1 0 12(_ent(_out))))
		(_port(_int ALUSrc -1 0 13(_ent(_out))))
		(_port(_int Branch -1 0 14(_ent(_out))))
		(_port(_int ALUOp 0 0 15(_ent(_out))))
		(_port(_int Reg2Loc -1 0 16(_ent(_out))))
		(_port(_int MemToReg -1 0 17(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1507          1720281966083 Behavioral
(_unit VHDL(instruction_memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720281966084 2024.07.06 19:36:06)
	(_source(\../src/Instruction_Memory_Unit.vhd\))
	(_parameters tan)
	(_code 7e7d727f7e28296978796c252a787d797a78777828)
	(_ent
		(_time 1720276971010)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 6 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~12 0 11(_scalar (_dto c 1 i 0))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto c 5 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(5(d_15_8))(5(d_7_0))(6))(_sens(0)(2)(3)(4(d_15_8))(4(d_7_0))(6))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 6 -1)
)
I 000051 55 3897          1720281966141 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720281966142 2024.07.06 19:36:06)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code bcbfbae9efeaedaab7b3ace7e8babfbbbcbbb9babf)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((CarryOut)(Carry))
			((CarryIn)(Carry))
			((ZeroIn)(Zero))
			((SignIn)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1119          1720282010663 Behavioral
(_unit VHDL(pc_unit 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720282010664 2024.07.06 19:36:50)
	(_source(\../src/PC_Unit.vhd\))
	(_parameters tan)
	(_code a0a7a3f7a3f4a2b7a4f0e5faf8a7a4a7a0a6a3a5f6)
	(_ent
		(_time 1720196654160)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int offset 0 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~12 0 11(_scalar (_to i 0 i 511))))
		(_port(_int PC 1 0 11(_ent(_inout))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 18(_scalar (_to i 0 i 511))))
		(_var(_int PC_temp 2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_mon)(_read(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1512          1720282010914 Behavioral
(_unit VHDL(memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720282010915 2024.07.06 19:36:50)
	(_source(\../src/Memory_Unit.vhd\))
	(_parameters tan)
	(_code 9a9cca95cecd9a8ccdc888c1c29fcc9d9f9ccf9c93)
	(_ent
		(_time 1720280199545)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \8\ (_ent gms((i 8)))))
		(_gen(_int DataWidth -1 0 6 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto i 511 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(5)(6))(_sens(0)(2)(3)(4)(6))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1489          1720282010965 Behavioral
(_unit VHDL(register_bank 0 7(behavioral 0 20))
	(_version vef)
	(_time 1720282010966 2024.07.06 19:36:50)
	(_source(\../src/Register_Bank.vhd\))
	(_parameters tan)
	(_code c9cecf9cc59e9adfc2ccda929ccfcccecbcc9fcfcb)
	(_ent
		(_time 1720187812919)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ReadReg1 0 0 11(_ent(_in))))
		(_port(_int ReadReg2 0 0 12(_ent(_in))))
		(_port(_int WriteReg 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1((_dto i 7 i 0)))))
		(_port(_int WriteData 1 0 14(_ent(_in))))
		(_port(_int ReadData1 1 0 15(_ent(_out))))
		(_port(_int ReadData2 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int reg_array 0 21(_array 2((_to i 0 i 7)))))
		(_sig(_int Registers 3 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__33(_arch 1 0 33(_assignment(_trgt(6))(_sens(2)(8))(_mon))))
			(line__34(_arch 2 0 34(_assignment(_trgt(7))(_sens(3)(8))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1720282011017 Behavioral
(_unit VHDL(control_unit 0 5(behavioral 0 21))
	(_version vef)
	(_time 1720282011018 2024.07.06 19:36:51)
	(_source(\../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code 07010101565006100507155d000154025100020152)
	(_ent
		(_time 1720278720057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 0 0 7(_ent(_in))))
		(_port(_int Z -1 0 8(_ent(_in))))
		(_port(_int S -1 0 9(_ent(_in))))
		(_port(_int RegWrite -1 0 10(_ent(_out))))
		(_port(_int MemRead -1 0 11(_ent(_out))))
		(_port(_int MemWrite -1 0 12(_ent(_out))))
		(_port(_int ALUSrc -1 0 13(_ent(_out))))
		(_port(_int Branch -1 0 14(_ent(_out))))
		(_port(_int ALUOp 0 0 15(_ent(_out))))
		(_port(_int Reg2Loc -1 0 16(_ent(_out))))
		(_port(_int MemToReg -1 0 17(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1507          1720282011069 Behavioral
(_unit VHDL(instruction_memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720282011070 2024.07.06 19:36:51)
	(_source(\../src/Instruction_Memory_Unit.vhd\))
	(_parameters tan)
	(_code 36303a33656061213031246d6230353132303f3060)
	(_ent
		(_time 1720276971010)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 6 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~12 0 11(_scalar (_dto c 1 i 0))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto c 5 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(5(d_15_8))(5(d_7_0))(6))(_sens(0)(2)(3)(4(d_15_8))(4(d_7_0))(6))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 6 -1)
)
I 000051 55 3897          1720282011125 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720282011126 2024.07.06 19:36:51)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code 74727274702225627f7b642f207277737473717277)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((CarryOut)(Carry))
			((CarryIn)(Carry))
			((ZeroIn)(Zero))
			((SignIn)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1119          1720282149728 Behavioral
(_unit VHDL(pc_unit 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720282149729 2024.07.06 19:39:09)
	(_source(\../src/PC_Unit.vhd\))
	(_parameters tan)
	(_code d6d3d484d382d4c1d286938c8ed1d2d1d6d0d5d380)
	(_ent
		(_time 1720196654160)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int offset 0 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~12 0 11(_scalar (_to i 0 i 511))))
		(_port(_int PC 1 0 11(_ent(_inout))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 18(_scalar (_to i 0 i 511))))
		(_var(_int PC_temp 2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_mon)(_read(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1512          1720282149956 Behavioral
(_unit VHDL(memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720282149957 2024.07.06 19:39:09)
	(_source(\../src/Memory_Unit.vhd\))
	(_parameters tan)
	(_code c1c59694c596c1d79693d39a99c497c6c4c794c7c8)
	(_ent
		(_time 1720280199545)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \8\ (_ent gms((i 8)))))
		(_gen(_int DataWidth -1 0 6 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto i 511 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(5)(6))(_sens(0)(2)(3)(4)(6))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1489          1720282150010 Behavioral
(_unit VHDL(register_bank 0 7(behavioral 0 20))
	(_version vef)
	(_time 1720282150011 2024.07.06 19:39:09)
	(_source(\../src/Register_Bank.vhd\))
	(_parameters tan)
	(_code efeaeebcbcb8bcf9e4eafcb4bae9eae8edeab9e9ed)
	(_ent
		(_time 1720187812919)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ReadReg1 0 0 11(_ent(_in))))
		(_port(_int ReadReg2 0 0 12(_ent(_in))))
		(_port(_int WriteReg 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1((_dto i 7 i 0)))))
		(_port(_int WriteData 1 0 14(_ent(_in))))
		(_port(_int ReadData1 1 0 15(_ent(_out))))
		(_port(_int ReadData2 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int reg_array 0 21(_array 2((_to i 0 i 7)))))
		(_sig(_int Registers 3 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__33(_arch 1 0 33(_assignment(_trgt(6))(_sens(2)(8))(_mon))))
			(line__34(_arch 2 0 34(_assignment(_trgt(7))(_sens(3)(8))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1720282150061 Behavioral
(_unit VHDL(control_unit 0 5(behavioral 0 21))
	(_version vef)
	(_time 1720282150062 2024.07.06 19:39:10)
	(_source(\../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code 2e2a292a2d792f392c2e3c7429287d2b78292b287b)
	(_ent
		(_time 1720278720057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 0 0 7(_ent(_in))))
		(_port(_int Z -1 0 8(_ent(_in))))
		(_port(_int S -1 0 9(_ent(_in))))
		(_port(_int RegWrite -1 0 10(_ent(_out))))
		(_port(_int MemRead -1 0 11(_ent(_out))))
		(_port(_int MemWrite -1 0 12(_ent(_out))))
		(_port(_int ALUSrc -1 0 13(_ent(_out))))
		(_port(_int Branch -1 0 14(_ent(_out))))
		(_port(_int ALUOp 0 0 15(_ent(_out))))
		(_port(_int Reg2Loc -1 0 16(_ent(_out))))
		(_port(_int MemToReg -1 0 17(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1507          1720282150114 Behavioral
(_unit VHDL(instruction_memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720282150115 2024.07.06 19:39:10)
	(_source(\../src/Instruction_Memory_Unit.vhd\))
	(_parameters tan)
	(_code 5d59505e5c0b0a4a5b5a4f06095b5e5a595b545b0b)
	(_ent
		(_time 1720276971010)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 6 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~12 0 11(_scalar (_dto c 1 i 0))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto c 5 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(5(d_15_8))(5(d_7_0))(6))(_sens(0)(2)(3)(4(d_15_8))(4(d_7_0))(6))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 6 -1)
)
I 000051 55 3897          1720282150171 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720282150172 2024.07.06 19:39:10)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code 9b9f9c95c9cdca8d90948bc0cf9d989c9b9c9e9d98)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((CarryOut)(Carry))
			((CarryIn)(Carry))
			((ZeroIn)(Zero))
			((SignIn)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1375          1720283834934 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 20))
	(_version vef)
	(_time 1720283834935 2024.07.06 20:07:14)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code b9ebb1ede3efe8afbcbdfae2edbfb8bfeabebcbfb8)
	(_ent
		(_time 1720195888870)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 1 0 9(_ent(_in))))
		(_port(_int Result 0 0 10(_ent(_out))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_port(_int CarryIn -1 0 12(_ent(_in))))
		(_port(_int ZeroOut -1 0 13(_ent(_out))))
		(_port(_int SignOut -1 0 14(_ent(_out))))
		(_port(_int ZeroIn -1 0 15(_ent(_in))))
		(_port(_int SignIn -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 23(_array -1((_dto i 8 i 0)))))
		(_var(_int Temp_Result 2 0 23(_prcs 0)))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(3)(4)(6)(7))(_sens(0)(1)(2))(_read(5)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 2)
		(33686018 2)
		(33686018 33686018)
		(131586)
		(33686018 33686018 2)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1375          1720284705525 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 20))
	(_version vef)
	(_time 1720284705526 2024.07.06 20:21:45)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 7b7f787a7a2d2a6d7e7f38202f7d7a7d287c7e7d7a)
	(_ent
		(_time 1720195888870)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 1 0 9(_ent(_in))))
		(_port(_int Result 0 0 10(_ent(_out))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_port(_int CarryIn -1 0 12(_ent(_in))))
		(_port(_int ZeroOut -1 0 13(_ent(_out))))
		(_port(_int SignOut -1 0 14(_ent(_out))))
		(_port(_int ZeroIn -1 0 15(_ent(_in))))
		(_port(_int SignIn -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 23(_array -1((_dto i 8 i 0)))))
		(_var(_int Temp_Result 2 0 23(_prcs 0)))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(3)(4)(6)(7))(_sens(0)(1)(2))(_read(5)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 2)
		(33686018 2)
		(33686018 33686018)
		(131586)
		(33686018 33686018 2)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1119          1720284705589 Behavioral
(_unit VHDL(pc_unit 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720284705590 2024.07.06 20:21:45)
	(_source(\../src/PC_Unit.vhd\))
	(_parameters tan)
	(_code b9bcbbedb3edbbaebde9fce3e1bebdbeb9bfbabcef)
	(_ent
		(_time 1720196654160)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int offset 0 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~12 0 11(_scalar (_to i 0 i 511))))
		(_port(_int PC 1 0 11(_ent(_inout))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 18(_scalar (_to i 0 i 511))))
		(_var(_int PC_temp 2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_mon)(_read(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1512          1720284705820 Behavioral
(_unit VHDL(memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720284705821 2024.07.06 20:21:45)
	(_source(\../src/Memory_Unit.vhd\))
	(_parameters tan)
	(_code 9490c39b95c39482c3c686cfcc91c2939192c1929d)
	(_ent
		(_time 1720280199545)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \8\ (_ent gms((i 8)))))
		(_gen(_int DataWidth -1 0 6 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto i 511 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(5)(6))(_sens(0)(2)(3)(4)(6))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1489          1720284705969 Behavioral
(_unit VHDL(register_bank 0 7(behavioral 0 20))
	(_version vef)
	(_time 1720284705970 2024.07.06 20:21:45)
	(_source(\../src/Register_Bank.vhd\))
	(_parameters tan)
	(_code 30353635356763263b35236b653635373235663632)
	(_ent
		(_time 1720187812919)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ReadReg1 0 0 11(_ent(_in))))
		(_port(_int ReadReg2 0 0 12(_ent(_in))))
		(_port(_int WriteReg 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1((_dto i 7 i 0)))))
		(_port(_int WriteData 1 0 14(_ent(_in))))
		(_port(_int ReadData1 1 0 15(_ent(_out))))
		(_port(_int ReadData2 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int reg_array 0 21(_array 2((_to i 0 i 7)))))
		(_sig(_int Registers 3 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__33(_arch 1 0 33(_assignment(_trgt(6))(_sens(2)(8))(_mon))))
			(line__34(_arch 2 0 34(_assignment(_trgt(7))(_sens(3)(8))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1720284706026 Behavioral
(_unit VHDL(control_unit 0 5(behavioral 0 21))
	(_version vef)
	(_time 1720284706027 2024.07.06 20:21:46)
	(_source(\../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code 6f6b686f6f386e786d607d3568693c6a39686a693a)
	(_ent
		(_time 1720278720057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 0 0 7(_ent(_in))))
		(_port(_int Z -1 0 8(_ent(_in))))
		(_port(_int S -1 0 9(_ent(_in))))
		(_port(_int RegWrite -1 0 10(_ent(_out))))
		(_port(_int MemRead -1 0 11(_ent(_out))))
		(_port(_int MemWrite -1 0 12(_ent(_out))))
		(_port(_int ALUSrc -1 0 13(_ent(_out))))
		(_port(_int Branch -1 0 14(_ent(_out))))
		(_port(_int ALUOp 0 0 15(_ent(_out))))
		(_port(_int Reg2Loc -1 0 16(_ent(_out))))
		(_port(_int MemToReg -1 0 17(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1507          1720284706085 Behavioral
(_unit VHDL(instruction_memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720284706086 2024.07.06 20:21:46)
	(_source(\../src/Instruction_Memory_Unit.vhd\))
	(_parameters tan)
	(_code 9e9a93919ec8c98998998cc5ca989d999a989798c8)
	(_ent
		(_time 1720276971010)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 6 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~12 0 11(_scalar (_dto c 1 i 0))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto c 5 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(5(d_15_8))(5(d_7_0))(6))(_sens(0)(2)(3)(4(d_15_8))(4(d_7_0))(6))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 6 -1)
)
I 000051 55 3897          1720284706144 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720284706145 2024.07.06 20:21:46)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code dcd8db8f8f8a8dcad7d3cc8788dadfdbdcdbd9dadf)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((CarryOut)(Carry))
			((CarryIn)(Carry))
			((ZeroIn)(Zero))
			((SignIn)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1375          1720285394868 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 20))
	(_version vef)
	(_time 1720285394869 2024.07.06 20:33:14)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 3a6d3c3f386c6b2c3f3e79616e3c3b3c693d3f3c3b)
	(_ent
		(_time 1720195888870)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 1 0 9(_ent(_in))))
		(_port(_int Result 0 0 10(_ent(_out))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_port(_int CarryIn -1 0 12(_ent(_in))))
		(_port(_int ZeroOut -1 0 13(_ent(_out))))
		(_port(_int SignOut -1 0 14(_ent(_out))))
		(_port(_int ZeroIn -1 0 15(_ent(_in))))
		(_port(_int SignIn -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 23(_array -1((_dto i 8 i 0)))))
		(_var(_int Temp_Result 2 0 23(_prcs 0)))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(3)(4)(6)(7))(_sens(0)(1)(2))(_read(5)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 2)
		(33686018 2)
		(33686018 33686018)
		(131586)
		(33686018 33686018 2)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1119          1720285394932 Behavioral
(_unit VHDL(pc_unit 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720285394933 2024.07.06 20:33:14)
	(_source(\../src/PC_Unit.vhd\))
	(_parameters tan)
	(_code 792f7e78732d7b6e7d293c23217e7d7e797f7a7c2f)
	(_ent
		(_time 1720196654160)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int offset 0 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~12 0 11(_scalar (_to i 0 i 511))))
		(_port(_int PC 1 0 11(_ent(_inout))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 18(_scalar (_to i 0 i 511))))
		(_var(_int PC_temp 2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_mon)(_read(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1512          1720285395150 Behavioral
(_unit VHDL(memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720285395151 2024.07.06 20:33:15)
	(_source(\../src/Memory_Unit.vhd\))
	(_parameters tan)
	(_code 54030857550354420306460f0c510253515201525d)
	(_ent
		(_time 1720280199545)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \8\ (_ent gms((i 8)))))
		(_gen(_int DataWidth -1 0 6 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto i 511 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(5)(6))(_sens(0)(2)(3)(4)(6))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1489          1720285395692 Behavioral
(_unit VHDL(register_bank 0 7(behavioral 0 20))
	(_version vef)
	(_time 1720285395693 2024.07.06 20:33:15)
	(_source(\../src/Register_Bank.vhd\))
	(_parameters tan)
	(_code 67313467653034716c62743c326162606562316165)
	(_ent
		(_time 1720187812919)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ReadReg1 0 0 11(_ent(_in))))
		(_port(_int ReadReg2 0 0 12(_ent(_in))))
		(_port(_int WriteReg 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1((_dto i 7 i 0)))))
		(_port(_int WriteData 1 0 14(_ent(_in))))
		(_port(_int ReadData1 1 0 15(_ent(_out))))
		(_port(_int ReadData2 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int reg_array 0 21(_array 2((_to i 0 i 7)))))
		(_sig(_int Registers 3 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__33(_arch 1 0 33(_assignment(_trgt(6))(_sens(2)(8))(_mon))))
			(line__34(_arch 2 0 34(_assignment(_trgt(7))(_sens(3)(8))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1720285395745 Behavioral
(_unit VHDL(control_unit 0 5(behavioral 0 21))
	(_version vef)
	(_time 1720285395746 2024.07.06 20:33:15)
	(_source(\../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code a5f2f7f2f6f2a4b2a7f0b7ffa2a3f6a0f3a2a0a3f0)
	(_ent
		(_time 1720278720057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 0 0 7(_ent(_in))))
		(_port(_int Z -1 0 8(_ent(_in))))
		(_port(_int S -1 0 9(_ent(_in))))
		(_port(_int RegWrite -1 0 10(_ent(_out))))
		(_port(_int MemRead -1 0 11(_ent(_out))))
		(_port(_int MemWrite -1 0 12(_ent(_out))))
		(_port(_int ALUSrc -1 0 13(_ent(_out))))
		(_port(_int Branch -1 0 14(_ent(_out))))
		(_port(_int ALUOp 0 0 15(_ent(_out))))
		(_port(_int Reg2Loc -1 0 16(_ent(_out))))
		(_port(_int MemToReg -1 0 17(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1507          1720285395799 Behavioral
(_unit VHDL(instruction_memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720285395800 2024.07.06 20:33:15)
	(_source(\../src/Instruction_Memory_Unit.vhd\))
	(_parameters tan)
	(_code d4838c86858283c3d2d3c68f80d2d7d3d0d2ddd282)
	(_ent
		(_time 1720276971010)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 6 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~12 0 11(_scalar (_dto c 1 i 0))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto c 5 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(5(d_15_8))(5(d_7_0))(6))(_sens(0)(2)(3)(4(d_15_8))(4(d_7_0))(6))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 6 -1)
)
I 000051 55 3897          1720285395861 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720285395862 2024.07.06 20:33:15)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code 1344421510454205181c0348471510141314161510)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((CarryOut)(Carry))
			((CarryIn)(Carry))
			((ZeroIn)(Zero))
			((SignIn)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1282          1720285551521 Behavioral
(_unit VHDL(control_unit 0 5(behavioral 0 21))
	(_version vef)
	(_time 1720285551522 2024.07.06 20:35:51)
	(_source(\../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code 1b1d4a1c1f4c1a0c194e09411c1d481e4d1c1e1d4e)
	(_ent
		(_time 1720278720057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 0 0 7(_ent(_in))))
		(_port(_int Z -1 0 8(_ent(_in))))
		(_port(_int S -1 0 9(_ent(_in))))
		(_port(_int RegWrite -1 0 10(_ent(_out))))
		(_port(_int MemRead -1 0 11(_ent(_out))))
		(_port(_int MemWrite -1 0 12(_ent(_out))))
		(_port(_int ALUSrc -1 0 13(_ent(_out))))
		(_port(_int Branch -1 0 14(_ent(_out))))
		(_port(_int ALUOp 0 0 15(_ent(_out))))
		(_port(_int Reg2Loc -1 0 16(_ent(_out))))
		(_port(_int MemToReg -1 0 17(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1375          1720285554156 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 20))
	(_version vef)
	(_time 1720285554157 2024.07.06 20:35:54)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 6c6b686c6c3a3d7a68622f37386a6d6a3f6b696a6d)
	(_ent
		(_time 1720195888870)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 1 0 9(_ent(_in))))
		(_port(_int Result 0 0 10(_ent(_out))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_port(_int CarryIn -1 0 12(_ent(_in))))
		(_port(_int ZeroOut -1 0 13(_ent(_out))))
		(_port(_int SignOut -1 0 14(_ent(_out))))
		(_port(_int ZeroIn -1 0 15(_ent(_in))))
		(_port(_int SignIn -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 23(_array -1((_dto i 8 i 0)))))
		(_var(_int Temp_Result 2 0 23(_prcs 0)))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(3)(4)(6)(7))(_sens(0)(1)(2))(_read(5)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 2)
		(33686018 2)
		(33686018 33686018)
		(131586)
		(33686018 33686018 2)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1119          1720285554226 Behavioral
(_unit VHDL(pc_unit 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720285554227 2024.07.06 20:35:54)
	(_source(\../src/PC_Unit.vhd\))
	(_parameters tan)
	(_code aaacaffdf8fea8bdaefaeff0f2adaeadaaaca9affc)
	(_ent
		(_time 1720196654160)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int offset 0 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~12 0 11(_scalar (_to i 0 i 511))))
		(_port(_int PC 1 0 11(_ent(_inout))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 18(_scalar (_to i 0 i 511))))
		(_var(_int PC_temp 2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_mon)(_read(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1512          1720285554441 Behavioral
(_unit VHDL(memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720285554442 2024.07.06 20:35:54)
	(_source(\../src/Memory_Unit.vhd\))
	(_parameters tan)
	(_code 8582d78b85d28593d2d797dedd80d3828083d0838c)
	(_ent
		(_time 1720280199545)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \8\ (_ent gms((i 8)))))
		(_gen(_int DataWidth -1 0 6 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto i 511 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(5)(6))(_sens(0)(2)(3)(4)(6))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1489          1720285554493 Behavioral
(_unit VHDL(register_bank 0 7(behavioral 0 20))
	(_version vef)
	(_time 1720285554494 2024.07.06 20:35:54)
	(_source(\../src/Register_Bank.vhd\))
	(_parameters tan)
	(_code c3c5c796c59490d5c8c6d09896c5c6c4c1c695c5c1)
	(_ent
		(_time 1720187812919)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ReadReg1 0 0 11(_ent(_in))))
		(_port(_int ReadReg2 0 0 12(_ent(_in))))
		(_port(_int WriteReg 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1((_dto i 7 i 0)))))
		(_port(_int WriteData 1 0 14(_ent(_in))))
		(_port(_int ReadData1 1 0 15(_ent(_out))))
		(_port(_int ReadData2 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int reg_array 0 21(_array 2((_to i 0 i 7)))))
		(_sig(_int Registers 3 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__33(_arch 1 0 33(_assignment(_trgt(6))(_sens(2)(8))(_mon))))
			(line__34(_arch 2 0 34(_assignment(_trgt(7))(_sens(3)(8))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1720285554545 Behavioral
(_unit VHDL(control_unit 0 5(behavioral 0 21))
	(_version vef)
	(_time 1720285554546 2024.07.06 20:35:54)
	(_source(\../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code f2f5f7a2a6a5f3e5f0a7e0a8f5f4a1f7a4f5f7f4a7)
	(_ent
		(_time 1720278720057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 0 0 7(_ent(_in))))
		(_port(_int Z -1 0 8(_ent(_in))))
		(_port(_int S -1 0 9(_ent(_in))))
		(_port(_int RegWrite -1 0 10(_ent(_out))))
		(_port(_int MemRead -1 0 11(_ent(_out))))
		(_port(_int MemWrite -1 0 12(_ent(_out))))
		(_port(_int ALUSrc -1 0 13(_ent(_out))))
		(_port(_int Branch -1 0 14(_ent(_out))))
		(_port(_int ALUOp 0 0 15(_ent(_out))))
		(_port(_int Reg2Loc -1 0 16(_ent(_out))))
		(_port(_int MemToReg -1 0 17(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1507          1720285554600 Behavioral
(_unit VHDL(instruction_memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720285554601 2024.07.06 20:35:54)
	(_source(\../src/Instruction_Memory_Unit.vhd\))
	(_parameters tan)
	(_code 21262f25757776362726337a752722262527282777)
	(_ent
		(_time 1720276971010)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 6 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~12 0 11(_scalar (_dto c 1 i 0))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto c 5 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(5(d_15_8))(5(d_7_0))(6))(_sens(0)(2)(3)(4(d_15_8))(4(d_7_0))(6))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 6 -1)
)
I 000051 55 3897          1720285554655 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720285554656 2024.07.06 20:35:54)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code 60676461603631766b6f703b346663676067656663)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((CarryOut)(Carry))
			((CarryIn)(Carry))
			((ZeroIn)(Zero))
			((SignIn)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1375          1720285928370 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 20))
	(_version vef)
	(_time 1720285928371 2024.07.06 20:42:08)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 36636533636067203238756d623037306531333037)
	(_ent
		(_time 1720195888870)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 1 0 9(_ent(_in))))
		(_port(_int Result 0 0 10(_ent(_out))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_port(_int CarryIn -1 0 12(_ent(_in))))
		(_port(_int ZeroOut -1 0 13(_ent(_out))))
		(_port(_int SignOut -1 0 14(_ent(_out))))
		(_port(_int ZeroIn -1 0 15(_ent(_in))))
		(_port(_int SignIn -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 23(_array -1((_dto i 8 i 0)))))
		(_var(_int Temp_Result 2 0 23(_prcs 0)))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(3)(4)(6)(7))(_sens(0)(1)(2))(_read(5)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 2)
		(33686018 2)
		(33686018 33686018)
		(131586)
		(33686018 33686018 2)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1119          1720285928439 Behavioral
(_unit VHDL(pc_unit 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720285928440 2024.07.06 20:42:08)
	(_source(\../src/PC_Unit.vhd\))
	(_parameters tan)
	(_code 75212774732177627125302f2d7271727573767023)
	(_ent
		(_time 1720196654160)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int offset 0 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~12 0 11(_scalar (_to i 0 i 511))))
		(_port(_int PC 1 0 11(_ent(_inout))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 18(_scalar (_to i 0 i 511))))
		(_var(_int PC_temp 2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_mon)(_read(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1512          1720285928669 Behavioral
(_unit VHDL(memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720285928670 2024.07.06 20:42:08)
	(_source(\../src/Memory_Unit.vhd\))
	(_parameters tan)
	(_code 5f0a585c0c085f49080d4d04075a09585a590a5956)
	(_ent
		(_time 1720280199545)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \8\ (_ent gms((i 8)))))
		(_gen(_int DataWidth -1 0 6 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto i 511 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(6)(5))(_sens(0)(6)(2)(3)(4))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1489          1720285928722 Behavioral
(_unit VHDL(register_bank 0 7(behavioral 0 20))
	(_version vef)
	(_time 1720285928723 2024.07.06 20:42:08)
	(_source(\../src/Register_Bank.vhd\))
	(_parameters tan)
	(_code 8edadf80ded9dd98858b9dd5db888b898c8bd8888c)
	(_ent
		(_time 1720187812919)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ReadReg1 0 0 11(_ent(_in))))
		(_port(_int ReadReg2 0 0 12(_ent(_in))))
		(_port(_int WriteReg 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1((_dto i 7 i 0)))))
		(_port(_int WriteData 1 0 14(_ent(_in))))
		(_port(_int ReadData1 1 0 15(_ent(_out))))
		(_port(_int ReadData2 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int reg_array 0 21(_array 2((_to i 0 i 7)))))
		(_sig(_int Registers 3 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__33(_arch 1 0 33(_assignment(_trgt(6))(_sens(8)(2))(_mon))))
			(line__34(_arch 2 0 34(_assignment(_trgt(7))(_sens(8)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1507          1720285928807 Behavioral
(_unit VHDL(instruction_memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720285928808 2024.07.06 20:42:08)
	(_source(\../src/Instruction_Memory_Unit.vhd\))
	(_parameters tan)
	(_code ecb9b6bfeababbfbeaebfeb7b8eaefebe8eae5eaba)
	(_ent
		(_time 1720276971010)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 6 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~12 0 11(_scalar (_dto c 1 i 0))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto c 5 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(6)(5(d_15_8))(5(d_7_0)))(_sens(0)(6)(2)(3)(4(d_15_8))(4(d_7_0)))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 6 -1)
)
I 000051 55 3897          1720285928865 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720285928866 2024.07.06 20:42:08)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code 1b4e4c1d494d4a0d10140b404f1d181c1b1c1e1d18)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((CarryOut)(Carry))
			((CarryIn)(Carry))
			((ZeroIn)(Zero))
			((SignIn)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1375          1720285942637 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 20))
	(_version vef)
	(_time 1720285942638 2024.07.06 20:42:22)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code f0f6f3a0a3a6a1e6f4feb3aba4f6f1f6a3f7f5f6f1)
	(_ent
		(_time 1720195888870)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 1 0 9(_ent(_in))))
		(_port(_int Result 0 0 10(_ent(_out))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_port(_int CarryIn -1 0 12(_ent(_in))))
		(_port(_int ZeroOut -1 0 13(_ent(_out))))
		(_port(_int SignOut -1 0 14(_ent(_out))))
		(_port(_int ZeroIn -1 0 15(_ent(_in))))
		(_port(_int SignIn -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 23(_array -1((_dto i 8 i 0)))))
		(_var(_int Temp_Result 2 0 23(_prcs 0)))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(3)(4)(6)(7))(_sens(0)(1)(2))(_read(5)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 2)
		(33686018 2)
		(33686018 33686018)
		(131586)
		(33686018 33686018 2)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1119          1720285942707 Behavioral
(_unit VHDL(pc_unit 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720285942708 2024.07.06 20:42:22)
	(_source(\../src/PC_Unit.vhd\))
	(_parameters tan)
	(_code 2f282c2b7a7b2d382b7f6a7577282b282f292c2a79)
	(_ent
		(_time 1720196654160)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int offset 0 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~12 0 11(_scalar (_to i 0 i 511))))
		(_port(_int PC 1 0 11(_ent(_inout))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 18(_scalar (_to i 0 i 511))))
		(_var(_int PC_temp 2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_mon)(_read(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1512          1720285942934 Behavioral
(_unit VHDL(memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720285942935 2024.07.06 20:42:22)
	(_source(\../src/Memory_Unit.vhd\))
	(_parameters tan)
	(_code 191f491e154e190f4e4b0b42411c4f1e1c1f4c1f10)
	(_ent
		(_time 1720280199545)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \8\ (_ent gms((i 8)))))
		(_gen(_int DataWidth -1 0 6 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto i 511 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(6)(5))(_sens(0)(6)(2)(3)(4))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1489          1720285942986 Behavioral
(_unit VHDL(register_bank 0 7(behavioral 0 20))
	(_version vef)
	(_time 1720285942987 2024.07.06 20:42:22)
	(_source(\../src/Register_Bank.vhd\))
	(_parameters tan)
	(_code 484f4e4a451f1b5e434d5b131d4e4d4f4a4d1e4e4a)
	(_ent
		(_time 1720187812919)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ReadReg1 0 0 11(_ent(_in))))
		(_port(_int ReadReg2 0 0 12(_ent(_in))))
		(_port(_int WriteReg 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1((_dto i 7 i 0)))))
		(_port(_int WriteData 1 0 14(_ent(_in))))
		(_port(_int ReadData1 1 0 15(_ent(_out))))
		(_port(_int ReadData2 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int reg_array 0 21(_array 2((_to i 0 i 7)))))
		(_sig(_int Registers 3 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__33(_arch 1 0 33(_assignment(_trgt(6))(_sens(8)(2))(_mon))))
			(line__34(_arch 2 0 34(_assignment(_trgt(7))(_sens(8)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1324          1720285943038 Behavioral
(_unit VHDL(control_unit 0 5(behavioral 0 21))
	(_version vef)
	(_time 1720285943039 2024.07.06 20:42:23)
	(_source(\../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code 77717076262076607525652d707124722170727122)
	(_ent
		(_time 1720278720057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 0 0 7(_ent(_in))))
		(_port(_int Z -1 0 8(_ent(_in))))
		(_port(_int S -1 0 9(_ent(_in))))
		(_port(_int RegWrite -1 0 10(_ent(_out))))
		(_port(_int MemRead -1 0 11(_ent(_out))))
		(_port(_int MemWrite -1 0 12(_ent(_out))))
		(_port(_int ALUSrc -1 0 13(_ent(_out))))
		(_port(_int Branch -1 0 14(_ent(_out))))
		(_port(_int ALUOp 0 0 15(_ent(_out))))
		(_port(_int Reg2Loc -1 0 16(_ent(_out))))
		(_port(_int MemToReg -1 0 17(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1507          1720285943091 Behavioral
(_unit VHDL(instruction_memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720285943092 2024.07.06 20:42:23)
	(_source(\../src/Instruction_Memory_Unit.vhd\))
	(_parameters tan)
	(_code b5b3b8e1e5e3e2a2b3b2a7eee1b3b6b2b1b3bcb3e3)
	(_ent
		(_time 1720276971010)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 6 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~12 0 11(_scalar (_dto c 1 i 0))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto c 5 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(6)(5(d_15_8))(5(d_7_0)))(_sens(0)(6)(2)(3)(4(d_15_8))(4(d_7_0)))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 6 -1)
)
I 000051 55 3897          1720285943151 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720285943152 2024.07.06 20:42:23)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code f4f2f3a5f0a2a5e2fffbe4afa0f2f7f3f4f3f1f2f7)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((CarryOut)(Carry))
			((CarryIn)(Carry))
			((ZeroIn)(Zero))
			((SignIn)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1375          1720285972796 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 20))
	(_version vef)
	(_time 1720285972797 2024.07.06 20:42:52)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code bcbdb5e8bceaedaab8b2ffe7e8babdbaefbbb9babd)
	(_ent
		(_time 1720195888870)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 1 0 9(_ent(_in))))
		(_port(_int Result 0 0 10(_ent(_out))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_port(_int CarryIn -1 0 12(_ent(_in))))
		(_port(_int ZeroOut -1 0 13(_ent(_out))))
		(_port(_int SignOut -1 0 14(_ent(_out))))
		(_port(_int ZeroIn -1 0 15(_ent(_in))))
		(_port(_int SignIn -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 23(_array -1((_dto i 8 i 0)))))
		(_var(_int Temp_Result 2 0 23(_prcs 0)))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(3)(4)(6)(7))(_sens(0)(1)(2))(_read(5)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 2)
		(33686018 2)
		(33686018 33686018)
		(131586)
		(33686018 33686018 2)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1119          1720285972863 Behavioral
(_unit VHDL(pc_unit 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720285972864 2024.07.06 20:42:52)
	(_source(\../src/PC_Unit.vhd\))
	(_parameters tan)
	(_code fbfbf3abaaaff9ecffabbea1a3fcfffcfbfdf8fead)
	(_ent
		(_time 1720196654160)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int offset 0 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~12 0 11(_scalar (_to i 0 i 511))))
		(_port(_int PC 1 0 11(_ent(_inout))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 18(_scalar (_to i 0 i 511))))
		(_var(_int PC_temp 2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_mon)(_read(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1537          1720285973080 Behavioral
(_unit VHDL(memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720285973081 2024.07.06 20:42:53)
	(_source(\../src/Memory_Unit.vhd\))
	(_parameters tan)
	(_code d6d78b84d581d6c08184c48d8ed380d1d3d083d0df)
	(_ent
		(_time 1720280199545)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \8\ (_ent gms((i 8)))))
		(_gen(_int DataWidth -1 0 6 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto i 511 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(5)(6))(_sens(0)(2)(3)(4)(6))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1489          1720285973132 Behavioral
(_unit VHDL(register_bank 0 7(behavioral 0 20))
	(_version vef)
	(_time 1720285973133 2024.07.06 20:42:53)
	(_source(\../src/Register_Bank.vhd\))
	(_parameters tan)
	(_code 04045702055357120f01175f510201030601520206)
	(_ent
		(_time 1720187812919)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ReadReg1 0 0 11(_ent(_in))))
		(_port(_int ReadReg2 0 0 12(_ent(_in))))
		(_port(_int WriteReg 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1((_dto i 7 i 0)))))
		(_port(_int WriteData 1 0 14(_ent(_in))))
		(_port(_int ReadData1 1 0 15(_ent(_out))))
		(_port(_int ReadData2 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int reg_array 0 21(_array 2((_to i 0 i 7)))))
		(_sig(_int Registers 3 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__33(_arch 1 0 33(_assignment(_trgt(6))(_sens(2)(8))(_mon))))
			(line__34(_arch 2 0 34(_assignment(_trgt(7))(_sens(3)(8))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1324          1720285973184 Behavioral
(_unit VHDL(control_unit 0 5(behavioral 0 21))
	(_version vef)
	(_time 1720285973185 2024.07.06 20:42:53)
	(_source(\../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code 434211411614425441115119444510461544464516)
	(_ent
		(_time 1720278720057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 0 0 7(_ent(_in))))
		(_port(_int Z -1 0 8(_ent(_in))))
		(_port(_int S -1 0 9(_ent(_in))))
		(_port(_int RegWrite -1 0 10(_ent(_out))))
		(_port(_int MemRead -1 0 11(_ent(_out))))
		(_port(_int MemWrite -1 0 12(_ent(_out))))
		(_port(_int ALUSrc -1 0 13(_ent(_out))))
		(_port(_int Branch -1 0 14(_ent(_out))))
		(_port(_int ALUOp 0 0 15(_ent(_out))))
		(_port(_int Reg2Loc -1 0 16(_ent(_out))))
		(_port(_int MemToReg -1 0 17(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1507          1720285973239 Behavioral
(_unit VHDL(instruction_memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720285973240 2024.07.06 20:42:53)
	(_source(\../src/Instruction_Memory_Unit.vhd\))
	(_parameters tan)
	(_code 72732a7325242565747560292674717576747b7424)
	(_ent
		(_time 1720276971010)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 6 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~12 0 11(_scalar (_dto c 1 i 0))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto c 5 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(5(d_15_8))(5(d_7_0))(6))(_sens(0)(2)(3)(4(d_15_8))(4(d_7_0))(6))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 6 -1)
)
I 000051 55 3897          1720285973296 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720285973297 2024.07.06 20:42:53)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code b0b1e2e5b0e6e1a6bbbfa0ebe4b6b3b7b0b7b5b6b3)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((CarryOut)(Carry))
			((CarryIn)(Carry))
			((ZeroIn)(Zero))
			((SignIn)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1375          1720286646208 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 20))
	(_version vef)
	(_time 1720286646209 2024.07.06 20:54:06)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 3b6f6c3e3a6d6a2d3f3578606f3d3a3d683c3e3d3a)
	(_ent
		(_time 1720195888870)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 1 0 9(_ent(_in))))
		(_port(_int Result 0 0 10(_ent(_out))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_port(_int CarryIn -1 0 12(_ent(_in))))
		(_port(_int ZeroOut -1 0 13(_ent(_out))))
		(_port(_int SignOut -1 0 14(_ent(_out))))
		(_port(_int ZeroIn -1 0 15(_ent(_in))))
		(_port(_int SignIn -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 23(_array -1((_dto i 8 i 0)))))
		(_var(_int Temp_Result 2 0 23(_prcs 0)))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(3)(4)(6)(7))(_sens(0)(1)(2))(_read(5)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 2)
		(33686018 2)
		(33686018 33686018)
		(131586)
		(33686018 33686018 2)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1119          1720286646277 Behavioral
(_unit VHDL(pc_unit 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720286646278 2024.07.06 20:54:06)
	(_source(\../src/PC_Unit.vhd\))
	(_parameters tan)
	(_code 89dcdf8783dd8b9e8dd9ccd3d18e8d8e898f8a8cdf)
	(_ent
		(_time 1720196654160)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int offset 0 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~12 0 11(_scalar (_to i 0 i 511))))
		(_port(_int PC 1 0 11(_ent(_inout))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 18(_scalar (_to i 0 i 511))))
		(_var(_int PC_temp 2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_mon)(_read(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1537          1720286646511 Behavioral
(_unit VHDL(memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720286646512 2024.07.06 20:54:06)
	(_source(\../src/Memory_Unit.vhd\))
	(_parameters tan)
	(_code 7326277275247365242161282b762574767526757a)
	(_ent
		(_time 1720280199545)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \8\ (_ent gms((i 8)))))
		(_gen(_int DataWidth -1 0 6 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto i 511 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(6)(5))(_sens(0)(6)(2)(3)(4))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1489          1720286646565 Behavioral
(_unit VHDL(register_bank 0 7(behavioral 0 20))
	(_version vef)
	(_time 1720286646566 2024.07.06 20:54:06)
	(_source(\../src/Register_Bank.vhd\))
	(_parameters tan)
	(_code a2f6a0f5a5f5f1b4a9a7b1f9f7a4a7a5a0a7f4a4a0)
	(_ent
		(_time 1720187812919)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ReadReg1 0 0 11(_ent(_in))))
		(_port(_int ReadReg2 0 0 12(_ent(_in))))
		(_port(_int WriteReg 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1((_dto i 7 i 0)))))
		(_port(_int WriteData 1 0 14(_ent(_in))))
		(_port(_int ReadData1 1 0 15(_ent(_out))))
		(_port(_int ReadData2 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int reg_array 0 21(_array 2((_to i 0 i 7)))))
		(_sig(_int Registers 3 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__33(_arch 1 0 33(_assignment(_trgt(6))(_sens(8)(2))(_mon))))
			(line__34(_arch 2 0 34(_assignment(_trgt(7))(_sens(8)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1324          1720286646619 Behavioral
(_unit VHDL(control_unit 0 5(behavioral 0 21))
	(_version vef)
	(_time 1720286646620 2024.07.06 20:54:06)
	(_source(\../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code e0b5e3b3b6b7e1f7e2b2f2bae7e6b3e5b6e7e5e6b5)
	(_ent
		(_time 1720278720057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 0 0 7(_ent(_in))))
		(_port(_int Z -1 0 8(_ent(_in))))
		(_port(_int S -1 0 9(_ent(_in))))
		(_port(_int RegWrite -1 0 10(_ent(_out))))
		(_port(_int MemRead -1 0 11(_ent(_out))))
		(_port(_int MemWrite -1 0 12(_ent(_out))))
		(_port(_int ALUSrc -1 0 13(_ent(_out))))
		(_port(_int Branch -1 0 14(_ent(_out))))
		(_port(_int ALUOp 0 0 15(_ent(_out))))
		(_port(_int Reg2Loc -1 0 16(_ent(_out))))
		(_port(_int MemToReg -1 0 17(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1507          1720286646675 Behavioral
(_unit VHDL(instruction_memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720286646676 2024.07.06 20:54:06)
	(_source(\../src/Instruction_Memory_Unit.vhd\))
	(_parameters tan)
	(_code 0f5a07090c59581809081d545b090c080b09060959)
	(_ent
		(_time 1720276971010)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 6 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~12 0 11(_scalar (_dto c 1 i 0))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto c 5 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(6)(5(d_15_8))(5(d_7_0)))(_sens(0)(6)(2)(3)(4(d_15_8))(4(d_7_0)))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 6 -1)
)
I 000051 55 3897          1720286646734 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720286646735 2024.07.06 20:54:06)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code 4e1b4c4d1b181f5845415e151a484d494e494b484d)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((CarryOut)(Carry))
			((CarryIn)(Carry))
			((ZeroIn)(Zero))
			((SignIn)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1375          1720286733117 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 20))
	(_version vef)
	(_time 1720286733118 2024.07.06 20:55:33)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code c4c3c791939295d2c0ca879f90c2c5c297c3c1c2c5)
	(_ent
		(_time 1720195888870)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 1 0 9(_ent(_in))))
		(_port(_int Result 0 0 10(_ent(_out))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_port(_int CarryIn -1 0 12(_ent(_in))))
		(_port(_int ZeroOut -1 0 13(_ent(_out))))
		(_port(_int SignOut -1 0 14(_ent(_out))))
		(_port(_int ZeroIn -1 0 15(_ent(_in))))
		(_port(_int SignIn -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 23(_array -1((_dto i 8 i 0)))))
		(_var(_int Temp_Result 2 0 23(_prcs 0)))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(3)(4)(6)(7))(_sens(0)(1)(2))(_read(5)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 2)
		(33686018 2)
		(33686018 33686018)
		(131586)
		(33686018 33686018 2)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1119          1720286733186 Behavioral
(_unit VHDL(pc_unit 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720286733187 2024.07.06 20:55:33)
	(_source(\../src/PC_Unit.vhd\))
	(_parameters tan)
	(_code 0305000503570114075346595b0407040305000655)
	(_ent
		(_time 1720196654160)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int offset 0 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~12 0 11(_scalar (_to i 0 i 511))))
		(_port(_int PC 1 0 11(_ent(_inout))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 18(_scalar (_to i 0 i 511))))
		(_var(_int PC_temp 2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_mon)(_read(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1537          1720286733408 Behavioral
(_unit VHDL(memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720286733409 2024.07.06 20:55:33)
	(_source(\../src/Memory_Unit.vhd\))
	(_parameters tan)
	(_code ded9898c8e89dec8898ccc8586db88d9dbd88bd8d7)
	(_ent
		(_time 1720280199545)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \8\ (_ent gms((i 8)))))
		(_gen(_int DataWidth -1 0 6 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto i 511 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(5)(6))(_sens(0)(2)(3)(4)(6))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1489          1720286733460 Behavioral
(_unit VHDL(register_bank 0 7(behavioral 0 20))
	(_version vef)
	(_time 1720286733461 2024.07.06 20:55:33)
	(_source(\../src/Register_Bank.vhd\))
	(_parameters tan)
	(_code 0d0b0b0b5c5a5e1b06081e56580b080a0f085b0b0f)
	(_ent
		(_time 1720187812919)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ReadReg1 0 0 11(_ent(_in))))
		(_port(_int ReadReg2 0 0 12(_ent(_in))))
		(_port(_int WriteReg 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1((_dto i 7 i 0)))))
		(_port(_int WriteData 1 0 14(_ent(_in))))
		(_port(_int ReadData1 1 0 15(_ent(_out))))
		(_port(_int ReadData2 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int reg_array 0 21(_array 2((_to i 0 i 7)))))
		(_sig(_int Registers 3 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__33(_arch 1 0 33(_assignment(_trgt(6))(_sens(2)(8))(_mon))))
			(line__34(_arch 2 0 34(_assignment(_trgt(7))(_sens(3)(8))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1324          1720286733513 Behavioral
(_unit VHDL(control_unit 0 5(behavioral 0 21))
	(_version vef)
	(_time 1720286733514 2024.07.06 20:55:33)
	(_source(\../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code 4b4c4c494f1c4a5c491959114c4d184e1d4c4e4d1e)
	(_ent
		(_time 1720278720057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 0 0 7(_ent(_in))))
		(_port(_int Z -1 0 8(_ent(_in))))
		(_port(_int S -1 0 9(_ent(_in))))
		(_port(_int RegWrite -1 0 10(_ent(_out))))
		(_port(_int MemRead -1 0 11(_ent(_out))))
		(_port(_int MemWrite -1 0 12(_ent(_out))))
		(_port(_int ALUSrc -1 0 13(_ent(_out))))
		(_port(_int Branch -1 0 14(_ent(_out))))
		(_port(_int ALUOp 0 0 15(_ent(_out))))
		(_port(_int Reg2Loc -1 0 16(_ent(_out))))
		(_port(_int MemToReg -1 0 17(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1507          1720286733570 Behavioral
(_unit VHDL(instruction_memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720286733571 2024.07.06 20:55:33)
	(_source(\../src/Instruction_Memory_Unit.vhd\))
	(_parameters tan)
	(_code 7a7d777b7e2c2d6d7c7d68212e7c797d7e7c737c2c)
	(_ent
		(_time 1720276971010)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 6 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~12 0 11(_scalar (_dto c 1 i 0))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto c 5 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(5(d_15_8))(5(d_7_0))(6))(_sens(0)(2)(3)(4(d_15_8))(4(d_7_0))(6))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 6 -1)
)
I 000051 55 3897          1720286733629 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720286733630 2024.07.06 20:55:33)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code b8bfbfedb0eee9aeb3b7a8e3ecbebbbfb8bfbdbebb)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((CarryOut)(Carry))
			((CarryIn)(Carry))
			((ZeroIn)(Zero))
			((SignIn)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 690           1720286733681 Behavioral
(_unit VHDL(cpu 0 5(behavioral 1 7))
	(_version vef)
	(_time 1720286733682 2024.07.06 20:55:33)
	(_source(\../src/CPU.vhd\(\../src/Test_Bench.vhd\)))
	(_parameters tan)
	(_code e7e0e0b5e0b1b6f1e5e1f7bcb3e1e4e0e7e0e2e1e4)
	(_ent
		(_time 1720276394973)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 313           1720286741643 Behavioral
(_unit VHDL(tb 0 5(behavioral 0 7))
	(_version vef)
	(_time 1720286741644 2024.07.06 20:55:41)
	(_source(\../src/Test_Bench.vhd\))
	(_parameters tan)
	(_code 080c080e025e581e0a5e1c525b0f0c0e0a0f0c0e0a)
	(_ent
		(_time 1720286733673)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 1375          1720286820388 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 20))
	(_version vef)
	(_time 1720286820389 2024.07.06 20:57:00)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code a6a6a0f1f3f0f7b0a2a8e5fdf2a0a7a0f5a1a3a0a7)
	(_ent
		(_time 1720195888870)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 1 0 9(_ent(_in))))
		(_port(_int Result 0 0 10(_ent(_out))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_port(_int CarryIn -1 0 12(_ent(_in))))
		(_port(_int ZeroOut -1 0 13(_ent(_out))))
		(_port(_int SignOut -1 0 14(_ent(_out))))
		(_port(_int ZeroIn -1 0 15(_ent(_in))))
		(_port(_int SignIn -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 23(_array -1((_dto i 8 i 0)))))
		(_var(_int Temp_Result 2 0 23(_prcs 0)))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(3)(4)(6)(7))(_sens(0)(1)(2))(_read(5)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 2)
		(33686018 2)
		(33686018 33686018)
		(131586)
		(33686018 33686018 2)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1119          1720286820461 Behavioral
(_unit VHDL(pc_unit 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720286820462 2024.07.06 20:57:00)
	(_source(\../src/PC_Unit.vhd\))
	(_parameters tan)
	(_code e5e4e2b6e3b1e7f2e1b5a0bfbde2e1e2e5e3e6e0b3)
	(_ent
		(_time 1720196654160)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int offset 0 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~12 0 11(_scalar (_to i 0 i 511))))
		(_port(_int PC 1 0 11(_ent(_inout))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 18(_scalar (_to i 0 i 511))))
		(_var(_int PC_temp 2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_mon)(_read(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1537          1720286820703 Behavioral
(_unit VHDL(memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720286820704 2024.07.06 20:57:00)
	(_source(\../src/Memory_Unit.vhd\))
	(_parameters tan)
	(_code dfdf838d8c88dfc9888dcd8487da89d8dad98ad9d6)
	(_ent
		(_time 1720280199545)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \8\ (_ent gms((i 8)))))
		(_gen(_int DataWidth -1 0 6 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto i 511 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(6)(5))(_sens(0)(6)(2)(3)(4))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1489          1720286820920 Behavioral
(_unit VHDL(register_bank 0 7(behavioral 0 20))
	(_version vef)
	(_time 1720286820921 2024.07.06 20:57:00)
	(_source(\../src/Register_Bank.vhd\))
	(_parameters tan)
	(_code b9b8b2edb5eeeaafb2bcaae2ecbfbcbebbbcefbfbb)
	(_ent
		(_time 1720187812919)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ReadReg1 0 0 11(_ent(_in))))
		(_port(_int ReadReg2 0 0 12(_ent(_in))))
		(_port(_int WriteReg 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1((_dto i 7 i 0)))))
		(_port(_int WriteData 1 0 14(_ent(_in))))
		(_port(_int ReadData1 1 0 15(_ent(_out))))
		(_port(_int ReadData2 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int reg_array 0 21(_array 2((_to i 0 i 7)))))
		(_sig(_int Registers 3 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__33(_arch 1 0 33(_assignment(_trgt(6))(_sens(8)(2))(_mon))))
			(line__34(_arch 2 0 34(_assignment(_trgt(7))(_sens(8)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1324          1720286820974 Behavioral
(_unit VHDL(control_unit 0 5(behavioral 0 21))
	(_version vef)
	(_time 1720286820975 2024.07.06 20:57:00)
	(_source(\../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code e8e8e2bbb6bfe9ffeabafab2efeebbedbeefedeebd)
	(_ent
		(_time 1720278720057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 0 0 7(_ent(_in))))
		(_port(_int Z -1 0 8(_ent(_in))))
		(_port(_int S -1 0 9(_ent(_in))))
		(_port(_int RegWrite -1 0 10(_ent(_out))))
		(_port(_int MemRead -1 0 11(_ent(_out))))
		(_port(_int MemWrite -1 0 12(_ent(_out))))
		(_port(_int ALUSrc -1 0 13(_ent(_out))))
		(_port(_int Branch -1 0 14(_ent(_out))))
		(_port(_int ALUOp 0 0 15(_ent(_out))))
		(_port(_int Reg2Loc -1 0 16(_ent(_out))))
		(_port(_int MemToReg -1 0 17(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1507          1720286821029 Behavioral
(_unit VHDL(instruction_memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720286821030 2024.07.06 20:57:01)
	(_source(\../src/Instruction_Memory_Unit.vhd\))
	(_parameters tan)
	(_code 27277f23757170302120357c7321242023212e2171)
	(_ent
		(_time 1720276971010)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 6 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~12 0 11(_scalar (_dto c 1 i 0))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto c 5 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(6)(5(d_15_8))(5(d_7_0)))(_sens(0)(6)(2)(3)(4(d_15_8))(4(d_7_0)))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 6 -1)
)
I 000051 55 3897          1720286821088 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720286821089 2024.07.06 20:57:01)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code 65653764603334736e6a753e316366626562606366)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((CarryOut)(Carry))
			((CarryIn)(Carry))
			((ZeroIn)(Zero))
			((SignIn)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 313           1720286821142 Behavioral
(_unit VHDL(tb 0 5(behavioral 0 7))
	(_version vef)
	(_time 1720286821143 2024.07.06 20:57:01)
	(_source(\../src/Test_Bench.vhd\))
	(_parameters tan)
	(_code 9495c19b92c2c48296c280cec79390929693909296)
	(_ent
		(_time 1720286733673)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 1375          1720293031064 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 20))
	(_version vef)
	(_time 1720293031065 2024.07.06 22:40:31)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 16124411434047001218554d421017104511131017)
	(_ent
		(_time 1720195888870)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 1 0 9(_ent(_in))))
		(_port(_int Result 0 0 10(_ent(_out))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_port(_int CarryIn -1 0 12(_ent(_in))))
		(_port(_int ZeroOut -1 0 13(_ent(_out))))
		(_port(_int SignOut -1 0 14(_ent(_out))))
		(_port(_int ZeroIn -1 0 15(_ent(_in))))
		(_port(_int SignIn -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 23(_array -1((_dto i 8 i 0)))))
		(_var(_int Temp_Result 2 0 23(_prcs 0)))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(3)(4)(6)(7))(_sens(0)(1)(2))(_read(5)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 2)
		(33686018 2)
		(33686018 33686018)
		(131586)
		(33686018 33686018 2)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1119          1720293031132 Behavioral
(_unit VHDL(pc_unit 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720293031133 2024.07.06 22:40:31)
	(_source(\../src/PC_Unit.vhd\))
	(_parameters tan)
	(_code 54510757530056435004110e0c5350535452575102)
	(_ent
		(_time 1720196654160)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int offset 0 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~12 0 11(_scalar (_to i 0 i 511))))
		(_port(_int PC 1 0 11(_ent(_inout))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 18(_scalar (_to i 0 i 511))))
		(_var(_int PC_temp 2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_mon)(_read(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1537          1720293031366 Behavioral
(_unit VHDL(memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720293031367 2024.07.06 22:40:31)
	(_source(\../src/Memory_Unit.vhd\))
	(_parameters tan)
	(_code 3f3b3f3a6c683f29686d2d64673a69383a396a3936)
	(_ent
		(_time 1720280199545)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \8\ (_ent gms((i 8)))))
		(_gen(_int DataWidth -1 0 6 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto i 511 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(5)(6))(_sens(0)(2)(3)(4)(6))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1489          1720293031420 Behavioral
(_unit VHDL(register_bank 0 7(behavioral 0 20))
	(_version vef)
	(_time 1720293031421 2024.07.06 22:40:31)
	(_source(\../src/Register_Bank.vhd\))
	(_parameters tan)
	(_code 7d782b7c2c2a2e6b76786e26287b787a7f782b7b7f)
	(_ent
		(_time 1720187812919)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ReadReg1 0 0 11(_ent(_in))))
		(_port(_int ReadReg2 0 0 12(_ent(_in))))
		(_port(_int WriteReg 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1((_dto i 7 i 0)))))
		(_port(_int WriteData 1 0 14(_ent(_in))))
		(_port(_int ReadData1 1 0 15(_ent(_out))))
		(_port(_int ReadData2 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int reg_array 0 21(_array 2((_to i 0 i 7)))))
		(_sig(_int Registers 3 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__33(_arch 1 0 33(_assignment(_trgt(6))(_sens(2)(8))(_mon))))
			(line__34(_arch 2 0 34(_assignment(_trgt(7))(_sens(3)(8))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1324          1720293031474 Behavioral
(_unit VHDL(control_unit 0 5(behavioral 0 21))
	(_version vef)
	(_time 1720293031475 2024.07.06 22:40:31)
	(_source(\../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code aca8fbfba9fbadbbaefebef6abaaffa9faaba9aaf9)
	(_ent
		(_time 1720278720057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 0 0 7(_ent(_in))))
		(_port(_int Z -1 0 8(_ent(_in))))
		(_port(_int S -1 0 9(_ent(_in))))
		(_port(_int RegWrite -1 0 10(_ent(_out))))
		(_port(_int MemRead -1 0 11(_ent(_out))))
		(_port(_int MemWrite -1 0 12(_ent(_out))))
		(_port(_int ALUSrc -1 0 13(_ent(_out))))
		(_port(_int Branch -1 0 14(_ent(_out))))
		(_port(_int ALUOp 0 0 15(_ent(_out))))
		(_port(_int Reg2Loc -1 0 16(_ent(_out))))
		(_port(_int MemToReg -1 0 17(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1507          1720293031540 Behavioral
(_unit VHDL(instruction_memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720293031541 2024.07.06 22:40:31)
	(_source(\../src/Instruction_Memory_Unit.vhd\))
	(_parameters tan)
	(_code fafea7aafeacadedfcfde8a1aefcf9fdfefcf3fcac)
	(_ent
		(_time 1720276971010)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 6 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~12 0 11(_scalar (_dto c 1 i 0))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto c 5 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(5(d_15_8))(5(d_7_0))(6))(_sens(0)(2)(3)(4(d_15_8))(4(d_7_0))(6))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 6 -1)
)
I 000051 55 3897          1720293031600 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720293031601 2024.07.06 22:40:31)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code 292d7f2c207f783f222639727d2f2a2e292e2c2f2a)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((CarryOut)(Carry))
			((CarryIn)(Carry))
			((ZeroIn)(Zero))
			((SignIn)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1375          1720338137735 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 20))
	(_version vef)
	(_time 1720338137736 2024.07.07 11:12:17)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code a6a5a5f1f3f0f7b0a2a8e5fdf2a0a7a0f5a1a3a0a7)
	(_ent
		(_time 1720195888870)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 1 0 9(_ent(_in))))
		(_port(_int Result 0 0 10(_ent(_out))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_port(_int CarryIn -1 0 12(_ent(_in))))
		(_port(_int ZeroOut -1 0 13(_ent(_out))))
		(_port(_int SignOut -1 0 14(_ent(_out))))
		(_port(_int ZeroIn -1 0 15(_ent(_in))))
		(_port(_int SignIn -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 23(_array -1((_dto i 8 i 0)))))
		(_var(_int Temp_Result 2 0 23(_prcs 0)))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(3)(4)(6)(7))(_sens(0)(1)(2))(_read(5)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 2)
		(33686018 2)
		(33686018 33686018)
		(131586)
		(33686018 33686018 2)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1119          1720338137804 Behavioral
(_unit VHDL(pc_unit 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720338137805 2024.07.07 11:12:17)
	(_source(\../src/PC_Unit.vhd\))
	(_parameters tan)
	(_code e4e6e6b7e3b0e6f3e0b4a1bebce3e0e3e4e2e7e1b2)
	(_ent
		(_time 1720196654160)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int offset 0 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~12 0 11(_scalar (_to i 0 i 511))))
		(_port(_int PC 1 0 11(_ent(_inout))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 18(_scalar (_to i 0 i 511))))
		(_var(_int PC_temp 2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_mon)(_read(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1537          1720338138024 Behavioral
(_unit VHDL(memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720338138025 2024.07.07 11:12:18)
	(_source(\../src/Memory_Unit.vhd\))
	(_parameters tan)
	(_code cfcc989a9c98cfd9989ddd9497ca99c8cac99ac9c6)
	(_ent
		(_time 1720280199545)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \8\ (_ent gms((i 8)))))
		(_gen(_int DataWidth -1 0 6 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto i 511 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(5)(6))(_sens(0)(2)(3)(4)(6))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1489          1720338138080 Behavioral
(_unit VHDL(register_bank 0 7(behavioral 0 20))
	(_version vef)
	(_time 1720338138081 2024.07.07 11:12:18)
	(_source(\../src/Register_Bank.vhd\))
	(_parameters tan)
	(_code fefcffaeaea9ade8f5fbeda5abf8fbf9fcfba8f8fc)
	(_ent
		(_time 1720187812919)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ReadReg1 0 0 11(_ent(_in))))
		(_port(_int ReadReg2 0 0 12(_ent(_in))))
		(_port(_int WriteReg 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1((_dto i 7 i 0)))))
		(_port(_int WriteData 1 0 14(_ent(_in))))
		(_port(_int ReadData1 1 0 15(_ent(_out))))
		(_port(_int ReadData2 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int reg_array 0 21(_array 2((_to i 0 i 7)))))
		(_sig(_int Registers 3 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__33(_arch 1 0 33(_assignment(_trgt(6))(_sens(2)(8))(_mon))))
			(line__34(_arch 2 0 34(_assignment(_trgt(7))(_sens(3)(8))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1324          1720338138210 Behavioral
(_unit VHDL(control_unit 0 5(behavioral 0 21))
	(_version vef)
	(_time 1720338138211 2024.07.07 11:12:18)
	(_source(\../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code 7b787c7a7f2c7a6c792969217c7d287e2d7c7e7d2e)
	(_ent
		(_time 1720278720057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 0 0 7(_ent(_in))))
		(_port(_int Z -1 0 8(_ent(_in))))
		(_port(_int S -1 0 9(_ent(_in))))
		(_port(_int RegWrite -1 0 10(_ent(_out))))
		(_port(_int MemRead -1 0 11(_ent(_out))))
		(_port(_int MemWrite -1 0 12(_ent(_out))))
		(_port(_int ALUSrc -1 0 13(_ent(_out))))
		(_port(_int Branch -1 0 14(_ent(_out))))
		(_port(_int ALUOp 0 0 15(_ent(_out))))
		(_port(_int Reg2Loc -1 0 16(_ent(_out))))
		(_port(_int MemToReg -1 0 17(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3897          1720338138301 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720338138302 2024.07.07 11:12:18)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code d8dbdf8bd08e89ced3d7c8838cdedbdfd8dfdddedb)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((CarryOut)(Carry))
			((CarryIn)(Carry))
			((ZeroIn)(Zero))
			((SignIn)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1375          1720338229732 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 20))
	(_version vef)
	(_time 1720338229733 2024.07.07 11:13:49)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 06525600535057100208455d520007005501030007)
	(_ent
		(_time 1720195888870)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 1 0 9(_ent(_in))))
		(_port(_int Result 0 0 10(_ent(_out))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_port(_int CarryIn -1 0 12(_ent(_in))))
		(_port(_int ZeroOut -1 0 13(_ent(_out))))
		(_port(_int SignOut -1 0 14(_ent(_out))))
		(_port(_int ZeroIn -1 0 15(_ent(_in))))
		(_port(_int SignIn -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 23(_array -1((_dto i 8 i 0)))))
		(_var(_int Temp_Result 2 0 23(_prcs 0)))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(3)(4)(6)(7))(_sens(0)(1)(2))(_read(5)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 2)
		(33686018 2)
		(33686018 33686018)
		(131586)
		(33686018 33686018 2)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1119          1720338229804 Behavioral
(_unit VHDL(pc_unit 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720338229805 2024.07.07 11:13:49)
	(_source(\../src/PC_Unit.vhd\))
	(_parameters tan)
	(_code 44111546431046534014011e1c4340434442474112)
	(_ent
		(_time 1720196654160)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int offset 0 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~12 0 11(_scalar (_to i 0 i 511))))
		(_port(_int PC 1 0 11(_ent(_inout))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 18(_scalar (_to i 0 i 511))))
		(_var(_int PC_temp 2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_mon)(_read(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1537          1720338230022 Behavioral
(_unit VHDL(memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720338230023 2024.07.07 11:13:50)
	(_source(\../src/Memory_Unit.vhd\))
	(_parameters tan)
	(_code 1f4b19184c481f09484d0d44471a49181a194a1916)
	(_ent
		(_time 1720280199545)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \8\ (_ent gms((i 8)))))
		(_gen(_int DataWidth -1 0 6 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto i 511 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(6)(5))(_sens(0)(6)(2)(3)(4))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1489          1720338230543 Behavioral
(_unit VHDL(register_bank 0 7(behavioral 0 20))
	(_version vef)
	(_time 1720338230544 2024.07.07 11:13:50)
	(_source(\../src/Register_Bank.vhd\))
	(_parameters tan)
	(_code 326764373565612439372169673437353037643430)
	(_ent
		(_time 1720187812919)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ReadReg1 0 0 11(_ent(_in))))
		(_port(_int ReadReg2 0 0 12(_ent(_in))))
		(_port(_int WriteReg 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1((_dto i 7 i 0)))))
		(_port(_int WriteData 1 0 14(_ent(_in))))
		(_port(_int ReadData1 1 0 15(_ent(_out))))
		(_port(_int ReadData2 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int reg_array 0 21(_array 2((_to i 0 i 7)))))
		(_sig(_int Registers 3 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__33(_arch 1 0 33(_assignment(_trgt(6))(_sens(8)(2))(_mon))))
			(line__34(_arch 2 0 34(_assignment(_trgt(7))(_sens(8)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1324          1720338230611 Behavioral
(_unit VHDL(control_unit 0 5(behavioral 0 21))
	(_version vef)
	(_time 1720338230612 2024.07.07 11:13:50)
	(_source(\../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code 71252670262670667323632b767722742776747724)
	(_ent
		(_time 1720278720057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 0 0 7(_ent(_in))))
		(_port(_int Z -1 0 8(_ent(_in))))
		(_port(_int S -1 0 9(_ent(_in))))
		(_port(_int RegWrite -1 0 10(_ent(_out))))
		(_port(_int MemRead -1 0 11(_ent(_out))))
		(_port(_int MemWrite -1 0 12(_ent(_out))))
		(_port(_int ALUSrc -1 0 13(_ent(_out))))
		(_port(_int Branch -1 0 14(_ent(_out))))
		(_port(_int ALUOp 0 0 15(_ent(_out))))
		(_port(_int Reg2Loc -1 0 16(_ent(_out))))
		(_port(_int MemToReg -1 0 17(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1705          1720338230666 Behavioral
(_unit VHDL(instruction_memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720338230667 2024.07.07 11:13:50)
	(_source(\../src/Instruction_Memory_Unit.vhd\))
	(_parameters tan)
	(_code affbf2f8acf9f8b8a9aabdf4fba9aca8aba9a6a9f9)
	(_ent
		(_time 1720276971010)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 6 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~12 0 11(_scalar (_dto c 3 i 0))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 6 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto c 7 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(6(1))))))
			(line__22(_arch 1 0 22(_assignment(_trgt(6(0))))))
			(line__23(_arch 2 0 23(_prcs(_trgt(6)(5(d_15_8))(5(d_7_0)))(_sens(0)(6)(2)(3)(4(d_15_8))(4(d_7_0)))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 50463490 2)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 3897          1720338230736 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720338230737 2024.07.07 11:13:50)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code eebab9bcbbb8bff8e5e1feb5bae8ede9eee9ebe8ed)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((CarryOut)(Carry))
			((CarryIn)(Carry))
			((ZeroIn)(Zero))
			((SignIn)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 859           1720338277291 Behavioral
(_unit VHDL(tb 0 5(behavioral 0 7))
	(_version vef)
	(_time 1720338277292 2024.07.07 11:14:37)
	(_source(\../src/Test_Bench.vhd\))
	(_parameters tan)
	(_code d0d0d782d28680c6d3dec48a83d7d4d6d2d7d4d6d2)
	(_ent
		(_time 1720286733673)
	)
	(_inst CPU_Unit 0 17(_ent . CPU)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IMR)(IMR))
			((IMW)(IMW))
			((INST)(INST))
		)
	)
	(_object
		(_sig(_int clk -1 0 8(_arch(_uni))))
		(_sig(_int reset -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int IMR -1 0 10(_arch(_uni((i 3))))))
		(_sig(_int IMW -1 0 11(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int INST 0 0 12(_arch(_uni((_others(i 2)))))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 955           1720339785389 Behavioral
(_unit VHDL(tb 0 5(behavioral 0 7))
	(_version vef)
	(_time 1720339785390 2024.07.07 11:39:45)
	(_source(\../src/Test_Bench.vhd\))
	(_parameters tan)
	(_code cececc9b99989ed8cdc0da949dc9cac8ccc9cac8cc)
	(_ent
		(_time 1720286733673)
	)
	(_inst CPU_Unit 0 17(_ent . CPU)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IMR)(IMR))
			((IMW)(IMW))
			((INST)(INST))
		)
	)
	(_object
		(_sig(_int clk -1 0 8(_arch(_uni))))
		(_sig(_int reset -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int IMR -1 0 10(_arch(_uni((i 3))))))
		(_sig(_int IMW -1 0 11(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int INST 0 0 12(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1695          1720339969816 Behavioral
(_unit VHDL(instruction_memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720339969817 2024.07.07 11:42:49)
	(_source(\../src/Instruction_Memory_Unit.vhd\))
	(_parameters tan)
	(_code 34363a31656263233231266f6032373330323d3262)
	(_ent
		(_time 1720276971010)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 6 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~12 0 11(_scalar (_dto c 3 i 0))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8-1~downto~0}~13 0 18(_array -2((_dto i 7 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto c 6 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(6(1))))))
			(line__22(_arch 1 0 22(_assignment(_trgt(6(0))))))
			(line__23(_arch 2 0 23(_prcs(_trgt(5(d_15_8))(5(d_7_0))(6))(_sens(0)(2)(3)(4(d_15_8))(4(d_7_0))(6))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33751555)
	)
	(_model . Behavioral 7 -1)
)
I 000051 55 1695          1720340866930 Behavioral
(_unit VHDL(instruction_memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720340866931 2024.07.07 11:57:46)
	(_source(\../src/Instruction_Memory_Unit.vhd\))
	(_parameters tan)
	(_code 99c99796c5cfce8e9f9c8bc2cd9f9a9e9d9f909fcf)
	(_ent
		(_time 1720276971010)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 6 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~12 0 11(_scalar (_dto c 3 i 0))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8-1~downto~0}~13 0 18(_array -2((_dto i 7 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto c 6 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(6(1))))))
			(line__22(_arch 1 0 22(_assignment(_trgt(6(0))))))
			(line__23(_arch 2 0 23(_prcs(_trgt(6)(5(d_15_8))(5(d_7_0)))(_sens(0)(6)(2)(3)(4(d_15_8))(4(d_7_0)))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33751555)
	)
	(_model . Behavioral 7 -1)
)
I 000051 55 1695          1720340940430 Behavioral
(_unit VHDL(instruction_memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720340940431 2024.07.07 11:59:00)
	(_source(\../src/Instruction_Memory_Unit.vhd\))
	(_parameters tan)
	(_code b5b2bae1e5e3e2a2b3b0a7eee1b3b6b2b1b3bcb3e3)
	(_ent
		(_time 1720276971010)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 6 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~12 0 11(_scalar (_dto c 3 i 0))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8-1~downto~0}~13 0 18(_array -2((_dto i 7 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto c 6 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(6(1))))))
			(line__22(_arch 1 0 22(_assignment(_trgt(6(0))))))
			(line__23(_arch 2 0 23(_prcs(_trgt(6)(5(d_15_8))(5(d_7_0)))(_sens(0)(6)(2)(3)(4(d_15_8))(4(d_7_0)))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33751554 50528770)
		(33686018 33686019)
	)
	(_model . Behavioral 7 -1)
)
I 000051 55 1375          1720343457041 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 20))
	(_version vef)
	(_time 1720343457042 2024.07.07 12:40:57)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 36376333636067203238756d623037306531333037)
	(_ent
		(_time 1720195888870)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 1 0 9(_ent(_in))))
		(_port(_int Result 0 0 10(_ent(_out))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_port(_int CarryIn -1 0 12(_ent(_in))))
		(_port(_int ZeroOut -1 0 13(_ent(_out))))
		(_port(_int SignOut -1 0 14(_ent(_out))))
		(_port(_int ZeroIn -1 0 15(_ent(_in))))
		(_port(_int SignIn -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 23(_array -1((_dto i 8 i 0)))))
		(_var(_int Temp_Result 2 0 23(_prcs 0)))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(3)(4)(6)(7))(_sens(0)(1)(2))(_read(5)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 2)
		(33686018 2)
		(33686018 33686018)
		(131586)
		(33686018 33686018 2)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1119          1720343457117 Behavioral
(_unit VHDL(pc_unit 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720343457118 2024.07.07 12:40:57)
	(_source(\../src/PC_Unit.vhd\))
	(_parameters tan)
	(_code 75752174732177627125302f2d7271727573767023)
	(_ent
		(_time 1720196654160)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int offset 0 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~12 0 11(_scalar (_to i 0 i 511))))
		(_port(_int PC 1 0 11(_ent(_inout))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 18(_scalar (_to i 0 i 511))))
		(_var(_int PC_temp 2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_mon)(_read(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1537          1720343457336 Behavioral
(_unit VHDL(memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720343457337 2024.07.07 12:40:57)
	(_source(\../src/Memory_Unit.vhd\))
	(_parameters tan)
	(_code 50515153550750460702420b085506575556055659)
	(_ent
		(_time 1720280199545)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \8\ (_ent gms((i 8)))))
		(_gen(_int DataWidth -1 0 6 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto i 511 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(5)(6))(_sens(0)(2)(3)(4)(6))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1489          1720343457391 Behavioral
(_unit VHDL(register_bank 0 7(behavioral 0 20))
	(_version vef)
	(_time 1720343457392 2024.07.07 12:40:57)
	(_source(\../src/Register_Bank.vhd\))
	(_parameters tan)
	(_code 8e8ed980ded9dd98858b9dd5db888b898c8bd8888c)
	(_ent
		(_time 1720187812919)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ReadReg1 0 0 11(_ent(_in))))
		(_port(_int ReadReg2 0 0 12(_ent(_in))))
		(_port(_int WriteReg 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1((_dto i 7 i 0)))))
		(_port(_int WriteData 1 0 14(_ent(_in))))
		(_port(_int ReadData1 1 0 15(_ent(_out))))
		(_port(_int ReadData2 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int reg_array 0 21(_array 2((_to i 0 i 7)))))
		(_sig(_int Registers 3 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__33(_arch 1 0 33(_assignment(_trgt(6))(_sens(2)(8))(_mon))))
			(line__34(_arch 2 0 34(_assignment(_trgt(7))(_sens(3)(8))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1324          1720343457445 Behavioral
(_unit VHDL(control_unit 0 5(behavioral 0 21))
	(_version vef)
	(_time 1720343457446 2024.07.07 12:40:57)
	(_source(\../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code cdcc9b98cf9accdacf9fdf97cacb9ec89bcac8cb98)
	(_ent
		(_time 1720278720057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 0 0 7(_ent(_in))))
		(_port(_int Z -1 0 8(_ent(_in))))
		(_port(_int S -1 0 9(_ent(_in))))
		(_port(_int RegWrite -1 0 10(_ent(_out))))
		(_port(_int MemRead -1 0 11(_ent(_out))))
		(_port(_int MemWrite -1 0 12(_ent(_out))))
		(_port(_int ALUSrc -1 0 13(_ent(_out))))
		(_port(_int Branch -1 0 14(_ent(_out))))
		(_port(_int ALUOp 0 0 15(_ent(_out))))
		(_port(_int Reg2Loc -1 0 16(_ent(_out))))
		(_port(_int MemToReg -1 0 17(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1695          1720343457500 Behavioral
(_unit VHDL(instruction_memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720343457501 2024.07.07 12:40:57)
	(_source(\../src/Instruction_Memory_Unit.vhd\))
	(_parameters tan)
	(_code fbfaa7abfcadacecfdfee9a0affdf8fcfffdf2fdad)
	(_ent
		(_time 1720276971010)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 6 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~12 0 11(_scalar (_dto c 3 i 0))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8-1~downto~0}~13 0 18(_array -2((_dto i 7 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto c 6 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(6(1))))))
			(line__22(_arch 1 0 22(_assignment(_trgt(6(0))))))
			(line__23(_arch 2 0 23(_prcs(_trgt(5(d_15_8))(5(d_7_0))(6))(_sens(0)(2)(3)(4(d_15_8))(4(d_7_0))(6))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33751554 50528770)
		(33686018 33686019)
	)
	(_model . Behavioral 7 -1)
)
I 000051 55 3897          1720343457636 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720343457637 2024.07.07 12:40:57)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code 8889dd8780ded99e838798d3dc8e8b8f888f8d8e8b)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((CarryOut)(Carry))
			((CarryIn)(Carry))
			((ZeroIn)(Zero))
			((SignIn)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 955           1720343457691 Behavioral
(_unit VHDL(tb 0 5(behavioral 0 7))
	(_version vef)
	(_time 1720343457692 2024.07.07 12:40:57)
	(_source(\../src/Test_Bench.vhd\))
	(_parameters tan)
	(_code b7b7e5e3b2e1e7a1b4b9a3ede4b0b3b1b5b0b3b1b5)
	(_ent
		(_time 1720286733673)
	)
	(_inst CPU_Unit 0 17(_ent . CPU)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IMR)(IMR))
			((IMW)(IMW))
			((INST)(INST))
		)
	)
	(_object
		(_sig(_int clk -1 0 8(_arch(_uni))))
		(_sig(_int reset -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int IMR -1 0 10(_arch(_uni((i 3))))))
		(_sig(_int IMW -1 0 11(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int INST 0 0 12(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000056 55 1308          1720343457743 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720343457744 2024.07.07 12:40:57)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code f5f4a0a4f0a3a4e0a1a1e1afa6f3f6f2f5f2f0f0a3)
	(_ent
		(_time 1720343457735)
	)
	(_comp
		(CPU
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int IMR -1 0 16(_ent (_in))))
				(_port(_int IMW -1 0 17(_ent (_in))))
				(_port(_int INST 0 0 18(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp CPU)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IMR)(IMR))
			((IMW)(IMW))
			((INST)(INST))
		)
		(_use(_ent . CPU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int IMR -1 0 24(_arch(_uni))))
		(_sig(_int IMW -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int INST 1 0 26(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 47 (cpu_tb))
	(_version vef)
	(_time 1720343457767 2024.07.07 12:40:57)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 050a0103055352120104175f5103500306030d0053)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CPU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 3897          1720343474402 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720343474403 2024.07.07 12:41:14)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code 06530401005057100d09165d520005010601030005)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((CarryOut)(Carry))
			((CarryIn)(Carry))
			((ZeroIn)(Zero))
			((SignIn)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000056 55 1308          1720343474724 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720343474725 2024.07.07 12:41:14)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 3e6b3f3a6b686f2b6a6a2a646d383d393e393b3b68)
	(_ent
		(_time 1720343457734)
	)
	(_comp
		(CPU
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int IMR -1 0 16(_ent (_in))))
				(_port(_int IMW -1 0 17(_ent (_in))))
				(_port(_int INST 0 0 18(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp CPU)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IMR)(IMR))
			((IMW)(IMW))
			((INST)(INST))
		)
		(_use(_ent . CPU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int IMR -1 0 24(_arch(_uni))))
		(_sig(_int IMW -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int INST 1 0 26(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 47 (cpu_tb))
	(_version vef)
	(_time 1720343474740 2024.07.07 12:41:14)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 4e1a484c1e1819594a4f5c141a481b484d48464b18)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CPU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1375          1720343577418 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 20))
	(_version vef)
	(_time 1720343577419 2024.07.07 12:42:57)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 6d6e6f6d6a3b3c7b69632e36396b6c6b3e6a686b6c)
	(_ent
		(_time 1720195888870)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 1 0 9(_ent(_in))))
		(_port(_int Result 0 0 10(_ent(_out))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_port(_int CarryIn -1 0 12(_ent(_in))))
		(_port(_int ZeroOut -1 0 13(_ent(_out))))
		(_port(_int SignOut -1 0 14(_ent(_out))))
		(_port(_int ZeroIn -1 0 15(_ent(_in))))
		(_port(_int SignIn -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 23(_array -1((_dto i 8 i 0)))))
		(_var(_int Temp_Result 2 0 23(_prcs 0)))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(3)(4)(6)(7))(_sens(0)(1)(2))(_read(5)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 2)
		(33686018 2)
		(33686018 33686018)
		(131586)
		(33686018 33686018 2)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1119          1720343577485 Behavioral
(_unit VHDL(pc_unit 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720343577486 2024.07.07 12:42:57)
	(_source(\../src/PC_Unit.vhd\))
	(_parameters tan)
	(_code acaeaffbfcf8aebba8fce9f6f4aba8abacaaafa9fa)
	(_ent
		(_time 1720196654160)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int branch -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int offset 0 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~12 0 11(_scalar (_to i 0 i 511))))
		(_port(_int PC 1 0 11(_ent(_inout))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 18(_scalar (_to i 0 i 511))))
		(_var(_int PC_temp 2 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_mon)(_read(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1537          1720343577709 Behavioral
(_unit VHDL(memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720343577710 2024.07.07 12:42:57)
	(_source(\../src/Memory_Unit.vhd\))
	(_parameters tan)
	(_code 8784d78985d08791d0d595dcdf82d1808281d2818e)
	(_ent
		(_time 1720280199545)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \8\ (_ent gms((i 8)))))
		(_gen(_int DataWidth -1 0 6 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto i 511 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(5)(6))(_sens(0)(2)(3)(4)(6))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1489          1720343577764 Behavioral
(_unit VHDL(register_bank 0 7(behavioral 0 20))
	(_version vef)
	(_time 1720343577765 2024.07.07 12:42:57)
	(_source(\../src/Register_Bank.vhd\))
	(_parameters tan)
	(_code c5c7c390c59296d3cec0d69e90c3c0c2c7c093c3c7)
	(_ent
		(_time 1720187812919)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ReadReg1 0 0 11(_ent(_in))))
		(_port(_int ReadReg2 0 0 12(_ent(_in))))
		(_port(_int WriteReg 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1((_dto i 7 i 0)))))
		(_port(_int WriteData 1 0 14(_ent(_in))))
		(_port(_int ReadData1 1 0 15(_ent(_out))))
		(_port(_int ReadData2 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int reg_array 0 21(_array 2((_to i 0 i 7)))))
		(_sig(_int Registers 3 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__33(_arch 1 0 33(_assignment(_trgt(6))(_sens(2)(8))(_mon))))
			(line__34(_arch 2 0 34(_assignment(_trgt(7))(_sens(3)(8))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1324          1720343577819 Behavioral
(_unit VHDL(control_unit 0 5(behavioral 0 21))
	(_version vef)
	(_time 1720343577820 2024.07.07 12:42:57)
	(_source(\../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code f4f7f3a4a6a3f5e3f6a6e6aef3f2a7f1a2f3f1f2a1)
	(_ent
		(_time 1720278720057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 0 0 7(_ent(_in))))
		(_port(_int Z -1 0 8(_ent(_in))))
		(_port(_int S -1 0 9(_ent(_in))))
		(_port(_int RegWrite -1 0 10(_ent(_out))))
		(_port(_int MemRead -1 0 11(_ent(_out))))
		(_port(_int MemWrite -1 0 12(_ent(_out))))
		(_port(_int ALUSrc -1 0 13(_ent(_out))))
		(_port(_int Branch -1 0 14(_ent(_out))))
		(_port(_int ALUOp 0 0 15(_ent(_out))))
		(_port(_int Reg2Loc -1 0 16(_ent(_out))))
		(_port(_int MemToReg -1 0 17(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1695          1720343577879 Behavioral
(_unit VHDL(instruction_memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720343577880 2024.07.07 12:42:57)
	(_source(\../src/Instruction_Memory_Unit.vhd\))
	(_parameters tan)
	(_code 32313e3765646525343720696634313536343b3464)
	(_ent
		(_time 1720276971010)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 6 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~12 0 11(_scalar (_dto c 3 i 0))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8-1~downto~0}~13 0 18(_array -2((_dto i 7 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto c 6 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(6(1))))))
			(line__22(_arch 1 0 22(_assignment(_trgt(6(0))))))
			(line__23(_arch 2 0 23(_prcs(_trgt(6)(5(d_15_8))(5(d_7_0)))(_sens(0)(6)(2)(3)(4(d_15_8))(4(d_7_0)))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33751554 50528770)
		(33686018 33686019)
	)
	(_model . Behavioral 7 -1)
)
I 000051 55 3897          1720343577941 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720343577942 2024.07.07 12:42:57)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code 71727771702720677a7e612a257772767176747772)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((CarryOut)(Carry))
			((CarryIn)(Carry))
			((ZeroIn)(Zero))
			((SignIn)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 955           1720343577995 Behavioral
(_unit VHDL(tb 0 5(behavioral 0 7))
	(_version vef)
	(_time 1720343577996 2024.07.07 12:42:57)
	(_source(\../src/Test_Bench.vhd\))
	(_parameters tan)
	(_code afadaef8fbf9ffb9aca1bbf5fca8aba9ada8aba9ad)
	(_ent
		(_time 1720286733673)
	)
	(_inst CPU_Unit 0 17(_ent . CPU)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IMR)(IMR))
			((IMW)(IMW))
			((INST)(INST))
		)
	)
	(_object
		(_sig(_int clk -1 0 8(_arch(_uni))))
		(_sig(_int reset -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int IMR -1 0 10(_arch(_uni((i 3))))))
		(_sig(_int IMW -1 0 11(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int INST 0 0 12(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000056 55 1664          1720343578046 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720343578047 2024.07.07 12:42:58)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code deddd88d8b888fcb8bd9ca848dd8ddd9ded9dbdb88)
	(_ent
		(_time 1720343457734)
	)
	(_comp
		(CPU
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int IMR -1 0 16(_ent (_in))))
				(_port(_int IMW -1 0 17(_ent (_in))))
				(_port(_int INST 0 0 18(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp CPU)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IMR)(IMR))
			((IMW)(IMW))
			((INST)(INST))
		)
		(_use(_ent . CPU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int IMR -1 0 24(_arch(_uni))))
		(_sig(_int IMW -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int INST 1 0 26(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0)))))
			(line__45(_arch 1 0 45(_assignment(_alias((reset)(_string \"0"\)))(_trgt(1)))))
			(line__46(_arch 2 0 46(_assignment(_alias((IMR)(_string \"1"\)))(_trgt(2)))))
			(line__47(_arch 3 0 47(_assignment(_alias((IMW)(_string \"0"\)))(_trgt(3)))))
			(line__48(_arch 4 0 48(_assignment(_trgt(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 51 (cpu_tb))
	(_version vef)
	(_time 1720343578062 2024.07.07 12:42:58)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code eeecefbdbeb8b9f9eaeffcb4bae8bbe8ede8e6ebb8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CPU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 3897          1720343582336 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720343582337 2024.07.07 12:43:02)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code a7a7a2f1a0f1f6b1aca8b7fcf3a1a4a0a7a0a2a1a4)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((CarryOut)(Carry))
			((CarryIn)(Carry))
			((ZeroIn)(Zero))
			((SignIn)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000056 55 1664          1720343582671 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720343582672 2024.07.07 12:43:02)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code efefebbdb9b9befabae8fbb5bce9ece8efe8eaeab9)
	(_ent
		(_time 1720343457734)
	)
	(_comp
		(CPU
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int IMR -1 0 16(_ent (_in))))
				(_port(_int IMW -1 0 17(_ent (_in))))
				(_port(_int INST 0 0 18(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp CPU)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IMR)(IMR))
			((IMW)(IMW))
			((INST)(INST))
		)
		(_use(_ent . CPU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int IMR -1 0 24(_arch(_uni))))
		(_sig(_int IMW -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int INST 1 0 26(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0)))))
			(line__45(_arch 1 0 45(_assignment(_alias((reset)(_string \"0"\)))(_trgt(1)))))
			(line__46(_arch 2 0 46(_assignment(_alias((IMR)(_string \"1"\)))(_trgt(2)))))
			(line__47(_arch 3 0 47(_assignment(_alias((IMW)(_string \"0"\)))(_trgt(3)))))
			(line__48(_arch 4 0 48(_assignment(_trgt(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 51 (cpu_tb))
	(_version vef)
	(_time 1720343582689 2024.07.07 12:43:02)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code fffefcafaca9a8e8fbfeeda5abf9aaf9fcf9f7faa9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CPU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 3897          1720343663798 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720343663799 2024.07.07 12:44:23)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code d483d387d08285c2dfdbc48f80d2d7d3d4d3d1d2d7)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((CarryOut)(Carry))
			((CarryIn)(Carry))
			((ZeroIn)(Zero))
			((SignIn)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000056 55 1664          1720343664125 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720343664126 2024.07.07 12:44:24)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 1c4b191a4f4a4d09491b08464f1a1f1b1c1b19194a)
	(_ent
		(_time 1720343457734)
	)
	(_comp
		(CPU
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int IMR -1 0 16(_ent (_in))))
				(_port(_int IMW -1 0 17(_ent (_in))))
				(_port(_int INST 0 0 18(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp CPU)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IMR)(IMR))
			((IMW)(IMW))
			((INST)(INST))
		)
		(_use(_ent . CPU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int IMR -1 0 24(_arch(_uni))))
		(_sig(_int IMW -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int INST 1 0 26(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0)))))
			(line__45(_arch 1 0 45(_assignment(_alias((reset)(_string \"0"\)))(_trgt(1)))))
			(line__46(_arch 2 0 46(_assignment(_alias((IMR)(_string \"1"\)))(_trgt(2)))))
			(line__47(_arch 3 0 47(_assignment(_alias((IMW)(_string \"0"\)))(_trgt(3)))))
			(line__48(_arch 4 0 48(_assignment(_trgt(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 51 (cpu_tb))
	(_version vef)
	(_time 1720343664142 2024.07.07 12:44:24)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 2c7a2e287a7a7b3b282d3e76782a792a2f2a24297a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CPU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 3897          1720343876387 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720343876388 2024.07.07 12:47:56)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code 46154645401017504d49561d124045414641434045)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((CarryOut)(Carry))
			((CarryIn)(Carry))
			((ZeroIn)(Zero))
			((SignIn)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000056 55 1664          1720343876776 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720343876777 2024.07.07 12:47:56)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code cd9eca99999b9cd898cad9979ecbcecacdcac8c89b)
	(_ent
		(_time 1720343457734)
	)
	(_comp
		(CPU
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int IMR -1 0 16(_ent (_in))))
				(_port(_int IMW -1 0 17(_ent (_in))))
				(_port(_int INST 0 0 18(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp CPU)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IMR)(IMR))
			((IMW)(IMW))
			((INST)(INST))
		)
		(_use(_ent . CPU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int IMR -1 0 24(_arch(_uni))))
		(_sig(_int IMW -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int INST 1 0 26(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0)))))
			(line__45(_arch 1 0 45(_assignment(_alias((reset)(_string \"0"\)))(_trgt(1)))))
			(line__46(_arch 2 0 46(_assignment(_alias((IMR)(_string \"1"\)))(_trgt(2)))))
			(line__47(_arch 3 0 47(_assignment(_alias((IMW)(_string \"0"\)))(_trgt(3)))))
			(line__48(_arch 4 0 48(_assignment(_trgt(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 51 (cpu_tb))
	(_version vef)
	(_time 1720343876794 2024.07.07 12:47:56)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code dc8edc8e8a8a8bcbd8ddce8688da89dadfdad4d98a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CPU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1695          1720343884726 Behavioral
(_unit VHDL(instruction_memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720343884727 2024.07.07 12:48:04)
	(_source(\../src/Instruction_Memory_Unit.vhd\))
	(_parameters tan)
	(_code ded8d48cde8889c9d8dbcc858ad8ddd9dad8d7d888)
	(_ent
		(_time 1720276971010)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 6 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~12 0 11(_scalar (_dto c 3 i 0))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8-1~downto~0}~13 0 18(_array -2((_dto i 7 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto c 6 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(6(1))))))
			(line__22(_arch 1 0 22(_assignment(_trgt(6(0))))))
			(line__23(_arch 2 0 23(_prcs(_trgt(6)(5(d_15_8))(5(d_7_0)))(_sens(0)(6)(2)(3)(4(d_15_8))(4(d_7_0)))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33751554 50528770)
		(33686018 33686019)
	)
	(_model . Behavioral 7 -1)
)
I 000051 55 3897          1720344038569 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720344038570 2024.07.07 12:50:38)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code c2c19296c09493d4c9cdd29996c4c1c5c2c5c7c4c1)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((CarryOut)(Carry))
			((CarryIn)(Carry))
			((ZeroIn)(Zero))
			((SignIn)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000056 55 1664          1720344038898 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720344038899 2024.07.07 12:50:38)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 1a194c1c4b4c4b0f4f1d0e40491c191d1a1d1f1f4c)
	(_ent
		(_time 1720343457734)
	)
	(_comp
		(CPU
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int IMR -1 0 16(_ent (_in))))
				(_port(_int IMW -1 0 17(_ent (_in))))
				(_port(_int INST 0 0 18(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp CPU)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IMR)(IMR))
			((IMW)(IMW))
			((INST)(INST))
		)
		(_use(_ent . CPU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int IMR -1 0 24(_arch(_uni))))
		(_sig(_int IMW -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int INST 1 0 26(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0)))))
			(line__45(_arch 1 0 45(_assignment(_alias((reset)(_string \"0"\)))(_trgt(1)))))
			(line__46(_arch 2 0 46(_assignment(_alias((IMR)(_string \"1"\)))(_trgt(2)))))
			(line__47(_arch 3 0 47(_assignment(_alias((IMW)(_string \"0"\)))(_trgt(3)))))
			(line__48(_arch 4 0 48(_assignment(_trgt(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 51 (cpu_tb))
	(_version vef)
	(_time 1720344038915 2024.07.07 12:50:38)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 1a184b1d4e4c4d0d1e1b08404e1c4f1c191c121f4c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CPU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 3897          1720346114857 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720346114858 2024.07.07 13:25:14)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code 4b4d1a48191d1a5d40445b101f4d484c4b4c4e4d48)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((CarryOut)(Carry))
			((CarryIn)(Carry))
			((ZeroIn)(Zero))
			((SignIn)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000056 55 1664          1720346115232 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720346115233 2024.07.07 13:25:15)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code c2c49296c09493d797c5d69891c4c1c5c2c5c7c794)
	(_ent
		(_time 1720343457734)
	)
	(_comp
		(CPU
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int IMR -1 0 16(_ent (_in))))
				(_port(_int IMW -1 0 17(_ent (_in))))
				(_port(_int INST 0 0 18(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp CPU)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IMR)(IMR))
			((IMW)(IMW))
			((INST)(INST))
		)
		(_use(_ent . CPU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int IMR -1 0 24(_arch(_uni))))
		(_sig(_int IMW -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int INST 1 0 26(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0)))))
			(line__45(_arch 1 0 45(_assignment(_alias((reset)(_string \"0"\)))(_trgt(1)))))
			(line__46(_arch 2 0 46(_assignment(_alias((IMR)(_string \"1"\)))(_trgt(2)))))
			(line__47(_arch 3 0 47(_assignment(_alias((IMW)(_string \"0"\)))(_trgt(3)))))
			(line__48(_arch 4 0 48(_assignment(_trgt(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 51 (cpu_tb))
	(_version vef)
	(_time 1720346115249 2024.07.07 13:25:15)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code d1d68683d58786c6d5d0c38b85d784d7d2d7d9d487)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CPU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1524          1720346119426 Behavioral
(_unit VHDL(instruction_memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720346119427 2024.07.07 13:25:19)
	(_source(\../src/Instruction_Memory_Unit.vhd\))
	(_parameters tan)
	(_code 1d1a401a1c4b4a0a1b180f46491b1e1a191b141b4b)
	(_ent
		(_time 1720276971010)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 6 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~12 0 11(_scalar (_dto c 1 i 0))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8-1~downto~0}~13 0 18(_array -2((_dto i 7 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto c 4 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(6)(5(d_15_8))(5(d_7_0)))(_sens(0)(6)(2)(3)(4(d_15_8))(4(d_7_0)))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000056 55 1564          1720348356505 TB_ARCHITECTURE
(_unit VHDL(pc_unit_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720348356506 2024.07.07 14:02:36)
	(_source(\../src/TestBench/pc_unit_TB.vhd\))
	(_parameters tan)
	(_code b3b7e5e7b3e7b1a4b5b1f6e9ebb4b7b6e5b4b7b5b1)
	(_ent
		(_time 1720348312382)
	)
	(_comp
		(PC_Unit
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int branch -1 0 16(_ent (_in))))
				(_port(_int offset 0 0 17(_ent (_in))))
				(_port(_int PC 1 0 18(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 34(_comp PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(branch))
			((offset)(offset))
			((PC)(PC))
		)
		(_use(_ent . PC_Unit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 18(_scalar (_to i 0 i 511))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int branch -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 25(_array -1((_dto i 7 i 0)))))
		(_sig(_int offset 2 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~511~133 0 26(_scalar (_to i 0 i 511))))
		(_sig(_int PC 3 0 26(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000040 55 398 0 testbench_for_pc_unit
(_configuration VHDL (testbench_for_pc_unit 0 55 (pc_unit_tb))
	(_version vef)
	(_time 1720348356513 2024.07.07 14:02:36)
	(_source(\../src/TestBench/pc_unit_TB.vhd\))
	(_parameters tan)
	(_code c3c79196c59594d4c7c2d19997c596c5c0c5cbc695)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . PC_Unit behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1130          1720348378056 Behavioral
(_unit VHDL(pc_unit 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720348378057 2024.07.07 14:02:58)
	(_source(\../src/PC_Unit.vhd\))
	(_parameters tan)
	(_code eee0edbdb8baecf9eabdabb4b6e9eae9eee8edebb8)
	(_ent
		(_time 1720348378052)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_port(_int branch -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int offset 0 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~12 0 11(_scalar (_to i 0 i 511))))
		(_port(_int PC 1 0 11(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC_next 2 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(5)(4))(_sens(0)(1)(5)(2)(3))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000056 55 1564          1720348378334 TB_ARCHITECTURE
(_unit VHDL(pc_unit_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720348378335 2024.07.07 14:02:58)
	(_source(\../src/TestBench/pc_unit_TB.vhd\))
	(_parameters tan)
	(_code f8f6fca8f3acfaeffefabda2a0fffcfdaefffcfefa)
	(_ent
		(_time 1720348312382)
	)
	(_comp
		(PC_Unit
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int branch -1 0 16(_ent (_in))))
				(_port(_int offset 0 0 17(_ent (_in))))
				(_port(_int PC 1 0 18(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 34(_comp PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(branch))
			((offset)(offset))
			((PC)(PC))
		)
		(_use(_ent . PC_Unit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 18(_scalar (_to i 0 i 511))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int branch -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 25(_array -1((_dto i 7 i 0)))))
		(_sig(_int offset 2 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~511~133 0 26(_scalar (_to i 0 i 511))))
		(_sig(_int PC 3 0 26(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000040 55 398 0 testbench_for_pc_unit
(_configuration VHDL (testbench_for_pc_unit 0 55 (pc_unit_tb))
	(_version vef)
	(_time 1720348378342 2024.07.07 14:02:58)
	(_source(\../src/TestBench/pc_unit_TB.vhd\))
	(_parameters tan)
	(_code 07090601055150100306155d5301520104010f0251)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . PC_Unit behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1571          1720348457055 TB_ARCHITECTURE
(_unit VHDL(pc_unit_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720348457056 2024.07.07 14:04:17)
	(_source(\../src/TestBench/pc_unit_TB.vhd\))
	(_parameters tan)
	(_code 76227e77732274617074332c2e7172732071727074)
	(_ent
		(_time 1720348312382)
	)
	(_comp
		(PC_Unit
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int branch -1 0 16(_ent (_in))))
				(_port(_int offset 0 0 17(_ent (_in))))
				(_port(_int PC 1 0 18(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 34(_comp PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(branch))
			((offset)(offset))
			((PC)(PC))
		)
		(_use(_ent . PC_Unit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 18(_scalar (_to i 0 i 511))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int branch -1 0 24(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 25(_array -1((_dto i 7 i 0)))))
		(_sig(_int offset 2 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~511~133 0 26(_scalar (_to i 0 i 511))))
		(_sig(_int PC 3 0 26(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000040 55 398 0 testbench_for_pc_unit
(_configuration VHDL (testbench_for_pc_unit 0 55 (pc_unit_tb))
	(_version vef)
	(_time 1720348457063 2024.07.07 14:04:17)
	(_source(\../src/TestBench/pc_unit_TB.vhd\))
	(_parameters tan)
	(_code 86d28a8885d0d191828794dcd280d38085808e83d0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . PC_Unit behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1130          1720348466728 Behavioral
(_unit VHDL(pc_unit 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720348466729 2024.07.07 14:04:26)
	(_source(\../src/PC_Unit.vhd\))
	(_parameters tan)
	(_code 4e1c1b4c181a4c594a1d0b1416494a494e484d4b18)
	(_ent
		(_time 1720348378051)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_port(_int branch -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int offset 0 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~12 0 11(_scalar (_to i 0 i 511))))
		(_port(_int PC 1 0 11(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC_next 2 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(5)(4))(_sens(0)(1)(5)(2)(3))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000056 55 1571          1720348467002 TB_ARCHITECTURE
(_unit VHDL(pc_unit_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720348467003 2024.07.07 14:04:27)
	(_source(\../src/TestBench/pc_unit_TB.vhd\))
	(_parameters tan)
	(_code 57050154530355405155120d0f5053520150535155)
	(_ent
		(_time 1720348312382)
	)
	(_comp
		(PC_Unit
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int branch -1 0 16(_ent (_in))))
				(_port(_int offset 0 0 17(_ent (_in))))
				(_port(_int PC 1 0 18(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 34(_comp PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(branch))
			((offset)(offset))
			((PC)(PC))
		)
		(_use(_ent . PC_Unit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 18(_scalar (_to i 0 i 511))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int branch -1 0 24(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 25(_array -1((_dto i 7 i 0)))))
		(_sig(_int offset 2 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~511~133 0 26(_scalar (_to i 0 i 511))))
		(_sig(_int PC 3 0 26(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000040 55 398 0 testbench_for_pc_unit
(_configuration VHDL (testbench_for_pc_unit 0 55 (pc_unit_tb))
	(_version vef)
	(_time 1720348467011 2024.07.07 14:04:27)
	(_source(\../src/TestBench/pc_unit_TB.vhd\))
	(_parameters tan)
	(_code 67353567653130706366753d3361326164616f6231)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . PC_Unit behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1571          1720348499154 TB_ARCHITECTURE
(_unit VHDL(pc_unit_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720348499155 2024.07.07 14:04:59)
	(_source(\../src/TestBench/pc_unit_TB.vhd\))
	(_parameters tan)
	(_code f4f5a7a4f3a0f6e3f2f6b1aeacf3f0f1a2f3f0f2f6)
	(_ent
		(_time 1720348312382)
	)
	(_comp
		(PC_Unit
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int branch -1 0 16(_ent (_in))))
				(_port(_int offset 0 0 17(_ent (_in))))
				(_port(_int PC 1 0 18(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 34(_comp PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(branch))
			((offset)(offset))
			((PC)(PC))
		)
		(_use(_ent . PC_Unit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 18(_scalar (_to i 0 i 511))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int branch -1 0 24(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 25(_array -1((_dto i 7 i 0)))))
		(_sig(_int offset 2 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~511~133 0 26(_scalar (_to i 0 i 511))))
		(_sig(_int PC 3 0 26(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000040 55 398 0 testbench_for_pc_unit
(_configuration VHDL (testbench_for_pc_unit 0 55 (pc_unit_tb))
	(_version vef)
	(_time 1720348499163 2024.07.07 14:04:59)
	(_source(\../src/TestBench/pc_unit_TB.vhd\))
	(_parameters tan)
	(_code f4f5a3a4f5a2a3e3f0f5e6aea0f2a1f2f7f2fcf1a2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . PC_Unit behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1130          1720348503417 Behavioral
(_unit VHDL(pc_unit 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720348503418 2024.07.07 14:05:03)
	(_source(\../src/PC_Unit.vhd\))
	(_parameters tan)
	(_code 9d9dc992cac99f8a99ced8c7c59a999a9d9b9e98cb)
	(_ent
		(_time 1720348378051)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_port(_int branch -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int offset 0 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~12 0 11(_scalar (_to i 0 i 511))))
		(_port(_int PC 1 0 11(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC_next 2 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(5)(4))(_sens(0)(1)(5)(2)(3))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000056 55 1571          1720348503658 TB_ARCHITECTURE
(_unit VHDL(pc_unit_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720348503659 2024.07.07 14:05:03)
	(_source(\../src/TestBench/pc_unit_TB.vhd\))
	(_parameters tan)
	(_code 8888dd8683dc8a9f8e8acdd2d08f8c8dde8f8c8e8a)
	(_ent
		(_time 1720348312382)
	)
	(_comp
		(PC_Unit
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int branch -1 0 16(_ent (_in))))
				(_port(_int offset 0 0 17(_ent (_in))))
				(_port(_int PC 1 0 18(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 34(_comp PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(branch))
			((offset)(offset))
			((PC)(PC))
		)
		(_use(_ent . PC_Unit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 18(_scalar (_to i 0 i 511))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int branch -1 0 24(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 25(_array -1((_dto i 7 i 0)))))
		(_sig(_int offset 2 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~511~133 0 26(_scalar (_to i 0 i 511))))
		(_sig(_int PC 3 0 26(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000040 55 398 0 testbench_for_pc_unit
(_configuration VHDL (testbench_for_pc_unit 0 55 (pc_unit_tb))
	(_version vef)
	(_time 1720348503666 2024.07.07 14:05:03)
	(_source(\../src/TestBench/pc_unit_TB.vhd\))
	(_parameters tan)
	(_code 9797c69895c1c080939685cdc391c29194919f92c1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . PC_Unit behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1615          1720348584275 TB_ARCHITECTURE
(_unit VHDL(pc_unit_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720348584276 2024.07.07 14:06:24)
	(_source(\../src/TestBench/pc_unit_TB.vhd\))
	(_parameters tan)
	(_code 792c7078732d7b6e7f783c23217e7d7c2f7e7d7f7b)
	(_ent
		(_time 1720348312382)
	)
	(_comp
		(PC_Unit
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int branch -1 0 16(_ent (_in))))
				(_port(_int offset 0 0 17(_ent (_in))))
				(_port(_int PC 1 0 18(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 34(_comp PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(branch))
			((offset)(offset))
			((PC)(PC))
		)
		(_use(_ent . PC_Unit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 18(_scalar (_to i 0 i 511))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int branch -1 0 24(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 25(_array -1((_dto i 7 i 0)))))
		(_sig(_int offset 2 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~511~133 0 26(_scalar (_to i 0 i 511))))
		(_sig(_int PC 3 0 26(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463490)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000040 55 398 0 testbench_for_pc_unit
(_configuration VHDL (testbench_for_pc_unit 0 58 (pc_unit_tb))
	(_version vef)
	(_time 1720348584283 2024.07.07 14:06:24)
	(_source(\../src/TestBench/pc_unit_TB.vhd\))
	(_parameters tan)
	(_code 792c7478752f2e6e7d786b232d7f2c7f7a7f717c2f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . PC_Unit behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1130          1720348589220 Behavioral
(_unit VHDL(pc_unit 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720348589221 2024.07.07 14:06:29)
	(_source(\../src/PC_Unit.vhd\))
	(_parameters tan)
	(_code c2969197c396c0d5c69187989ac5c6c5c2c4c1c794)
	(_ent
		(_time 1720348378051)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_port(_int branch -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int offset 0 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~12 0 11(_scalar (_to i 0 i 511))))
		(_port(_int PC 1 0 11(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC_next 2 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(5)(4))(_sens(0)(1)(5)(2)(3))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000056 55 1615          1720348589470 TB_ARCHITECTURE
(_unit VHDL(pc_unit_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720348589471 2024.07.07 14:06:29)
	(_source(\../src/TestBench/pc_unit_TB.vhd\))
	(_parameters tan)
	(_code bce8e8e8ece8beabbabdf9e6e4bbb8b9eabbb8babe)
	(_ent
		(_time 1720348312382)
	)
	(_comp
		(PC_Unit
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int branch -1 0 16(_ent (_in))))
				(_port(_int offset 0 0 17(_ent (_in))))
				(_port(_int PC 1 0 18(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 34(_comp PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(branch))
			((offset)(offset))
			((PC)(PC))
		)
		(_use(_ent . PC_Unit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 18(_scalar (_to i 0 i 511))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int branch -1 0 24(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 25(_array -1((_dto i 7 i 0)))))
		(_sig(_int offset 2 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~511~133 0 26(_scalar (_to i 0 i 511))))
		(_sig(_int PC 3 0 26(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463490)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000040 55 398 0 testbench_for_pc_unit
(_configuration VHDL (testbench_for_pc_unit 0 58 (pc_unit_tb))
	(_version vef)
	(_time 1720348589479 2024.07.07 14:06:29)
	(_source(\../src/TestBench/pc_unit_TB.vhd\))
	(_parameters tan)
	(_code cc989c999a9a9bdbc8cdde9698ca99cacfcac4c99a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . PC_Unit behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1130          1720360656062 Behavioral
(_unit VHDL(pc_unit 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720360656063 2024.07.07 17:27:36)
	(_source(\../src/PC_Unit.vhd\))
	(_parameters tan)
	(_code 8689868883d2849182d5c3dcde81828186808583d0)
	(_ent
		(_time 1720348378051)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_port(_int branch -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int offset 0 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~12 0 11(_scalar (_to i 0 i 511))))
		(_port(_int PC 1 0 11(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC_next 2 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(5)(4))(_sens(0)(1)(5)(2)(3))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1537          1720360656100 Behavioral
(_unit VHDL(memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720360656101 2024.07.07 17:27:36)
	(_source(\../src/Memory_Unit.vhd\))
	(_parameters tan)
	(_code a5abf1f2a5f2a5b3f2f7b7fefda0f3a2a0a3f0a3ac)
	(_ent
		(_time 1720280199545)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \8\ (_ent gms((i 8)))))
		(_gen(_int DataWidth -1 0 6 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto i 511 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(6)(5))(_sens(0)(6)(2)(3)(4))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1489          1720360656147 Behavioral
(_unit VHDL(register_bank 0 7(behavioral 0 20))
	(_version vef)
	(_time 1720360656148 2024.07.07 17:27:36)
	(_source(\../src/Register_Bank.vhd\))
	(_parameters tan)
	(_code d4dbd686d58387c2dfd1c78f81d2d1d3d6d182d2d6)
	(_ent
		(_time 1720187812919)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ReadReg1 0 0 11(_ent(_in))))
		(_port(_int ReadReg2 0 0 12(_ent(_in))))
		(_port(_int WriteReg 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1((_dto i 7 i 0)))))
		(_port(_int WriteData 1 0 14(_ent(_in))))
		(_port(_int ReadData1 1 0 15(_ent(_out))))
		(_port(_int ReadData2 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int reg_array 0 21(_array 2((_to i 0 i 7)))))
		(_sig(_int Registers 3 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__33(_arch 1 0 33(_assignment(_trgt(6))(_sens(2)(8))(_mon))))
			(line__34(_arch 2 0 34(_assignment(_trgt(7))(_sens(3)(8))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1324          1720360656176 Behavioral
(_unit VHDL(control_unit 0 5(behavioral 0 21))
	(_version vef)
	(_time 1720360656177 2024.07.07 17:27:36)
	(_source(\../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code f3fdf0a3a6a4f2e4f1a1e1a9f4f5a0f6a5f4f6f5a6)
	(_ent
		(_time 1720278720057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 0 0 7(_ent(_in))))
		(_port(_int Z -1 0 8(_ent(_in))))
		(_port(_int S -1 0 9(_ent(_in))))
		(_port(_int RegWrite -1 0 10(_ent(_out))))
		(_port(_int MemRead -1 0 11(_ent(_out))))
		(_port(_int MemWrite -1 0 12(_ent(_out))))
		(_port(_int ALUSrc -1 0 13(_ent(_out))))
		(_port(_int Branch -1 0 14(_ent(_out))))
		(_port(_int ALUOp 0 0 15(_ent(_out))))
		(_port(_int Reg2Loc -1 0 16(_ent(_out))))
		(_port(_int MemToReg -1 0 17(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3897          1720360656314 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720360656315 2024.07.07 17:27:36)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code 808e828f80d6d1968b8f90dbd48683878087858683)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((CarryOut)(Carry))
			((CarryIn)(Carry))
			((ZeroIn)(Zero))
			((SignIn)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 955           1720360656352 Behavioral
(_unit VHDL(tb 0 5(behavioral 0 7))
	(_version vef)
	(_time 1720360656353 2024.07.07 17:27:36)
	(_source(\../src/Test_Bench.vhd\))
	(_parameters tan)
	(_code 9f909a90cbc9cf899c918bc5cc989b999d989b999d)
	(_ent
		(_time 1720286733673)
	)
	(_inst CPU_Unit 0 17(_ent . CPU)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IMR)(IMR))
			((IMW)(IMW))
			((INST)(INST))
		)
	)
	(_object
		(_sig(_int clk -1 0 8(_arch(_uni))))
		(_sig(_int reset -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int IMR -1 0 10(_arch(_uni((i 3))))))
		(_sig(_int IMW -1 0 11(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int INST 0 0 12(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000056 55 1664          1720360656384 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720360656385 2024.07.07 17:27:36)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code beb0bcebebe8efabebb9aae4edb8bdb9beb9bbbbe8)
	(_ent
		(_time 1720343457734)
	)
	(_comp
		(CPU
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int IMR -1 0 16(_ent (_in))))
				(_port(_int IMW -1 0 17(_ent (_in))))
				(_port(_int INST 0 0 18(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp CPU)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IMR)(IMR))
			((IMW)(IMW))
			((INST)(INST))
		)
		(_use(_ent . CPU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int IMR -1 0 24(_arch(_uni))))
		(_sig(_int IMW -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int INST 1 0 26(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0)))))
			(line__45(_arch 1 0 45(_assignment(_alias((reset)(_string \"0"\)))(_trgt(1)))))
			(line__46(_arch 2 0 46(_assignment(_alias((IMR)(_string \"1"\)))(_trgt(2)))))
			(line__47(_arch 3 0 47(_assignment(_alias((IMW)(_string \"0"\)))(_trgt(3)))))
			(line__48(_arch 4 0 48(_assignment(_trgt(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 51 (cpu_tb))
	(_version vef)
	(_time 1720360656398 2024.07.07 17:27:36)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code cec1cb9b9e9899d9cacfdc949ac89bc8cdc8c6cb98)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CPU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2497          1720360656429 TB_ARCHITECTURE
(_unit VHDL(instruction_memory_unit_tb 0 7(tb_architecture 0 14))
	(_version vef)
	(_time 1720360656430 2024.07.07 17:27:36)
	(_source(\../src/TestBench/instruction_memory_unit_TB.vhd\))
	(_parameters tan)
	(_code ede3e5beecbbbafaede8ffb6b9ebeeeae9ebe4ebbb)
	(_ent
		(_time 1720360656425)
	)
	(_comp
		(Instruction_Memory_Unit
			(_object
				(_gen(_int AddrWidth -1 0 18(_ent((i 9)))))
				(_gen(_int DataWidth -1 0 19(_ent((i 16)))))
				(_port(_int clk -2 0 21(_ent (_in))))
				(_port(_int MemRead -2 0 22(_ent (_in))))
				(_port(_int MemWrite -2 0 23(_ent (_in))))
				(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~13 0 24(_scalar (_dto c 2 i 0))))
				(_port(_int Address 2 0 24(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 25(_array -2((_dto c 3 i 0)))))
				(_port(_int DataIn 3 0 25(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~132 0 26(_array -2((_dto c 4 i 0)))))
				(_port(_int DataOut 4 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Instruction_Memory_Unit)
		(_gen
			((AddrWidth)(_code 5))
			((DataWidth)(_code 6))
		)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(Address))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use(_ent . Instruction_Memory_Unit)
			(_gen
				((AddrWidth)(_code 7))
				((DataWidth)(_code 8))
			)
			(_port
				((clk)(clk))
				((MemRead)(MemRead))
				((MemWrite)(MemWrite))
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_gen(_int AddrWidth -1 0 10 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 11 \16\ (_ent gms((i 16)))))
		(_sig(_int clk -2 0 30(_arch(_uni))))
		(_sig(_int MemRead -2 0 31(_arch(_uni))))
		(_sig(_int MemWrite -2 0 32(_arch(_uni))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~133 0 33(_scalar (_dto c 9 i 0))))
		(_sig(_int Address 0 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~135 0 34(_array -2((_dto c 10 i 0)))))
		(_sig(_int DataIn 1 0 34(_arch(_uni))))
		(_sig(_int DataOut 1 0 36(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(0))(_sens(0)))))
			(line__60(_arch 1 0 60(_prcs(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 11 -1)
)
I 000056 55 635 0 testbench_for_instruction_memory_unit
(_configuration VHDL (testbench_for_instruction_memory_unit 0 69 (instruction_memory_unit_tb))
	(_version vef)
	(_time 1720360656437 2024.07.07 17:27:36)
	(_source(\../src/TestBench/instruction_memory_unit_TB.vhd\))
	(_parameters tan)
	(_code fdf2f8adacabaaeaf9fcefa7a9fba8fbfefbf5f8ab)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Instruction_Memory_Unit behavioral
				(_port
					((clk)(clk))
					((MemRead)(MemRead))
					((MemWrite)(MemWrite))
					((Address)(Address))
					((DataIn)(DataIn))
					((DataOut)(DataOut))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1615          1720360656480 TB_ARCHITECTURE
(_unit VHDL(pc_unit_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720360656481 2024.07.07 17:27:36)
	(_source(\../src/TestBench/pc_unit_TB.vhd\))
	(_parameters tan)
	(_code 1c131e1b4c481e0b1a1d5946441b18194a1b181a1e)
	(_ent
		(_time 1720348312382)
	)
	(_comp
		(PC_Unit
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int branch -1 0 16(_ent (_in))))
				(_port(_int offset 0 0 17(_ent (_in))))
				(_port(_int PC 1 0 18(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 34(_comp PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(branch))
			((offset)(offset))
			((PC)(PC))
		)
		(_use(_ent . PC_Unit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 18(_scalar (_to i 0 i 511))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int branch -1 0 24(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 25(_array -1((_dto i 7 i 0)))))
		(_sig(_int offset 2 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~511~133 0 26(_scalar (_to i 0 i 511))))
		(_sig(_int PC 3 0 26(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463490)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000040 55 398 0 testbench_for_pc_unit
(_configuration VHDL (testbench_for_pc_unit 0 58 (pc_unit_tb))
	(_version vef)
	(_time 1720360656488 2024.07.07 17:27:36)
	(_source(\../src/TestBench/pc_unit_TB.vhd\))
	(_parameters tan)
	(_code 2c232a287a7a7b3b282d3e76782a792a2f2a24297a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . PC_Unit behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1931          1720360777098 Behavioral
(_unit VHDL(instruction_memory_unit 0 6(behavioral 0 19))
	(_version vef)
	(_time 1720360777099 2024.07.07 17:29:37)
	(_source(\../src/Instruction_Memory_Unit.vhd\))
	(_parameters tan usedpackagebody)
	(_code 4d4e4d4f4c1b1a5a4b1f5f16194b4e4a494b444b1b)
	(_ent
		(_time 1720360777088)
	)
	(_object
		(_gen(_int AddrWidth -1 0 7 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 8 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 11(_ent(_in))))
		(_port(_int MemWrite -2 0 12(_ent(_in))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~12 0 13(_scalar (_dto c 2 i 0))))
		(_port(_int Address 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int DataIn 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 15(_array -2((_dto c 4 i 0)))))
		(_port(_int DataOut 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8-1~downto~0}~13 0 20(_array -2((_dto i 7 i 0)))))
		(_type(_int MyMem 0 20(_array 3((_dto c 5 i 0)))))
		(_sig(_int mem 4 0 33(_arch(_uni(_code 6)))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(6)(5(d_15_8))(5(d_7_0)))(_sens(0)(6)(2)(3)(4(d_15_8))(4(d_7_0)))(_dssslsensitivity 1)(_read(1)))))
		)
		(_subprogram
			(_int InitRamFromFile 1 0 22(_arch(_func 4 -3)))
			(_ext READLINE(2 0))
			(_ext READ(3 6))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1936548210 1952539694 97)
	)
	(_model . Behavioral 7 -1)
)
I 000051 55 1931          1720360791639 Behavioral
(_unit VHDL(instruction_memory_unit 0 6(behavioral 0 19))
	(_version vef)
	(_time 1720360791640 2024.07.07 17:29:51)
	(_source(\../src/Instruction_Memory_Unit.vhd\))
	(_parameters tan usedpackagebody)
	(_code 101f1b17454647071642024b441613171416191646)
	(_ent
		(_time 1720360777087)
	)
	(_object
		(_gen(_int AddrWidth -1 0 7 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 8 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 11(_ent(_in))))
		(_port(_int MemWrite -2 0 12(_ent(_in))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~12 0 13(_scalar (_dto c 2 i 0))))
		(_port(_int Address 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int DataIn 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 15(_array -2((_dto c 4 i 0)))))
		(_port(_int DataOut 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8-1~downto~0}~13 0 20(_array -2((_dto i 7 i 0)))))
		(_type(_int MyMem 0 20(_array 3((_dto c 5 i 0)))))
		(_sig(_int mem 4 0 33(_arch(_uni(_code 6)))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(6)(5(d_15_8))(5(d_7_0)))(_sens(0)(6)(2)(3)(4(d_15_8))(4(d_7_0)))(_dssslsensitivity 1)(_read(1)))))
		)
		(_subprogram
			(_int InitRamFromFile 1 0 22(_arch(_func 4 -3)))
			(_ext READLINE(2 0))
			(_ext READ(3 6))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1936548210 1952539694 97)
	)
	(_model . Behavioral 7 -1)
)
I 000056 55 2497          1720360792014 TB_ARCHITECTURE
(_unit VHDL(instruction_memory_unit_tb 0 7(tb_architecture 0 14))
	(_version vef)
	(_time 1720360792015 2024.07.07 17:29:52)
	(_source(\../src/TestBench/instruction_memory_unit_TB.vhd\))
	(_parameters tan)
	(_code 87888d89d5d1d090878295dcd381848083818e81d1)
	(_ent
		(_time 1720360656424)
	)
	(_comp
		(Instruction_Memory_Unit
			(_object
				(_gen(_int AddrWidth -1 0 18(_ent((i 9)))))
				(_gen(_int DataWidth -1 0 19(_ent((i 16)))))
				(_port(_int clk -2 0 21(_ent (_in))))
				(_port(_int MemRead -2 0 22(_ent (_in))))
				(_port(_int MemWrite -2 0 23(_ent (_in))))
				(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~13 0 24(_scalar (_dto c 2 i 0))))
				(_port(_int Address 2 0 24(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 25(_array -2((_dto c 3 i 0)))))
				(_port(_int DataIn 3 0 25(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~132 0 26(_array -2((_dto c 4 i 0)))))
				(_port(_int DataOut 4 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Instruction_Memory_Unit)
		(_gen
			((AddrWidth)(_code 5))
			((DataWidth)(_code 6))
		)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(Address))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use(_ent . Instruction_Memory_Unit)
			(_gen
				((AddrWidth)(_code 7))
				((DataWidth)(_code 8))
			)
			(_port
				((clk)(clk))
				((MemRead)(MemRead))
				((MemWrite)(MemWrite))
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_gen(_int AddrWidth -1 0 10 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 11 \16\ (_ent gms((i 16)))))
		(_sig(_int clk -2 0 30(_arch(_uni))))
		(_sig(_int MemRead -2 0 31(_arch(_uni))))
		(_sig(_int MemWrite -2 0 32(_arch(_uni))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~133 0 33(_scalar (_dto c 9 i 0))))
		(_sig(_int Address 0 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~135 0 34(_array -2((_dto c 10 i 0)))))
		(_sig(_int DataIn 1 0 34(_arch(_uni))))
		(_sig(_int DataOut 1 0 36(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(0))(_sens(0)))))
			(line__60(_arch 1 0 60(_prcs(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 11 -1)
)
I 000056 55 635 0 testbench_for_instruction_memory_unit
(_configuration VHDL (testbench_for_instruction_memory_unit 0 69 (instruction_memory_unit_tb))
	(_version vef)
	(_time 1720360792035 2024.07.07 17:29:52)
	(_source(\../src/TestBench/instruction_memory_unit_TB.vhd\))
	(_parameters tan)
	(_code a7a9a0f0a5f1f0b0a3a6b5fdf3a1f2a1a4a1afa2f1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Instruction_Memory_Unit behavioral
				(_port
					((clk)(clk))
					((MemRead)(MemRead))
					((MemWrite)(MemWrite))
					((Address)(Address))
					((DataIn)(DataIn))
					((DataOut)(DataOut))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1931          1720360872242 Behavioral
(_unit VHDL(instruction_memory_unit 0 6(behavioral 0 19))
	(_version vef)
	(_time 1720360872243 2024.07.07 17:31:12)
	(_source(\../src/Instruction_Memory_Unit.vhd\))
	(_parameters tan usedpackagebody)
	(_code f2a7a8a2a5a4a5e5f4a0e0a9a6f4f1f5f6f4fbf4a4)
	(_ent
		(_time 1720360777087)
	)
	(_object
		(_gen(_int AddrWidth -1 0 7 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 8 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 11(_ent(_in))))
		(_port(_int MemWrite -2 0 12(_ent(_in))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~12 0 13(_scalar (_dto c 2 i 0))))
		(_port(_int Address 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int DataIn 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 15(_array -2((_dto c 4 i 0)))))
		(_port(_int DataOut 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8-1~downto~0}~13 0 20(_array -2((_dto i 7 i 0)))))
		(_type(_int MyMem 0 20(_array 3((_dto c 5 i 0)))))
		(_sig(_int mem 4 0 33(_arch(_uni(_code 6)))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(6)(5(d_15_8))(5(d_7_0)))(_sens(0)(6)(2)(3)(4(d_15_8))(4(d_7_0)))(_dssslsensitivity 1)(_read(1)))))
		)
		(_subprogram
			(_int InitRamFromFile 1 0 22(_arch(_func 4 -3)))
			(_ext READLINE(2 0))
			(_ext READ(3 6))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1936548210 1952539694 97)
	)
	(_model . Behavioral 7 -1)
)
I 000056 55 2497          1720360872673 TB_ARCHITECTURE
(_unit VHDL(instruction_memory_unit_tb 0 7(tb_architecture 0 14))
	(_version vef)
	(_time 1720360872674 2024.07.07 17:31:12)
	(_source(\../src/TestBench/instruction_memory_unit_TB.vhd\))
	(_parameters tan)
	(_code a7f2fbf0f5f1f0b0a7a2b5fcf3a1a4a0a3a1aea1f1)
	(_ent
		(_time 1720360656424)
	)
	(_comp
		(Instruction_Memory_Unit
			(_object
				(_gen(_int AddrWidth -1 0 18(_ent((i 9)))))
				(_gen(_int DataWidth -1 0 19(_ent((i 16)))))
				(_port(_int clk -2 0 21(_ent (_in))))
				(_port(_int MemRead -2 0 22(_ent (_in))))
				(_port(_int MemWrite -2 0 23(_ent (_in))))
				(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~13 0 24(_scalar (_dto c 2 i 0))))
				(_port(_int Address 2 0 24(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 25(_array -2((_dto c 3 i 0)))))
				(_port(_int DataIn 3 0 25(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~132 0 26(_array -2((_dto c 4 i 0)))))
				(_port(_int DataOut 4 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Instruction_Memory_Unit)
		(_gen
			((AddrWidth)(_code 5))
			((DataWidth)(_code 6))
		)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(Address))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use(_ent . Instruction_Memory_Unit)
			(_gen
				((AddrWidth)(_code 7))
				((DataWidth)(_code 8))
			)
			(_port
				((clk)(clk))
				((MemRead)(MemRead))
				((MemWrite)(MemWrite))
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_gen(_int AddrWidth -1 0 10 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 11 \16\ (_ent gms((i 16)))))
		(_sig(_int clk -2 0 30(_arch(_uni))))
		(_sig(_int MemRead -2 0 31(_arch(_uni))))
		(_sig(_int MemWrite -2 0 32(_arch(_uni))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~133 0 33(_scalar (_dto c 9 i 0))))
		(_sig(_int Address 0 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~135 0 34(_array -2((_dto c 10 i 0)))))
		(_sig(_int DataIn 1 0 34(_arch(_uni))))
		(_sig(_int DataOut 1 0 36(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(0))(_sens(0)))))
			(line__60(_arch 1 0 60(_prcs(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 11 -1)
)
I 000056 55 635 0 testbench_for_instruction_memory_unit
(_configuration VHDL (testbench_for_instruction_memory_unit 0 75 (instruction_memory_unit_tb))
	(_version vef)
	(_time 1720361009006 2024.07.07 17:33:29)
	(_source(\../src/TestBench/instruction_memory_unit_TB.vhd\))
	(_parameters tan)
	(_code 2f7d282b7c7978382b2e3d757b297a292c29272a79)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Instruction_Memory_Unit behavioral
				(_port
					((clk)(clk))
					((MemRead)(MemRead))
					((MemWrite)(MemWrite))
					((Address)(Address))
					((DataIn)(DataIn))
					((DataOut)(DataOut))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1130          1720361085274 Behavioral
(_unit VHDL(pc_unit 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720361085275 2024.07.07 17:34:45)
	(_source(\../src/PC_Unit.vhd\))
	(_parameters tan)
	(_code 191e4d1e134d1b0e1d4a5c43411e1d1e191f1a1c4f)
	(_ent
		(_time 1720348378051)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_port(_int branch -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int offset 0 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~12 0 11(_scalar (_to i 0 i 511))))
		(_port(_int PC 1 0 11(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC_next 2 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(5)(4))(_sens(0)(1)(5)(2)(3))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1537          1720361085316 Behavioral
(_unit VHDL(memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720361085317 2024.07.07 17:34:45)
	(_source(\../src/Memory_Unit.vhd\))
	(_parameters tan)
	(_code 484e484a451f485e1f1a5a13104d1e4f4d4e1d4e41)
	(_ent
		(_time 1720280199545)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \8\ (_ent gms((i 8)))))
		(_gen(_int DataWidth -1 0 6 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto i 511 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(6)(5))(_sens(0)(6)(2)(3)(4))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1489          1720361085351 Behavioral
(_unit VHDL(register_bank 0 7(behavioral 0 20))
	(_version vef)
	(_time 1720361085352 2024.07.07 17:34:45)
	(_source(\../src/Register_Bank.vhd\))
	(_parameters tan)
	(_code 67603167653034716c62743c326162606562316165)
	(_ent
		(_time 1720187812919)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ReadReg1 0 0 11(_ent(_in))))
		(_port(_int ReadReg2 0 0 12(_ent(_in))))
		(_port(_int WriteReg 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1((_dto i 7 i 0)))))
		(_port(_int WriteData 1 0 14(_ent(_in))))
		(_port(_int ReadData1 1 0 15(_ent(_out))))
		(_port(_int ReadData2 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int reg_array 0 21(_array 2((_to i 0 i 7)))))
		(_sig(_int Registers 3 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__33(_arch 1 0 33(_assignment(_trgt(6))(_sens(2)(8))(_mon))))
			(line__34(_arch 2 0 34(_assignment(_trgt(7))(_sens(3)(8))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1324          1720361085393 Behavioral
(_unit VHDL(control_unit 0 5(behavioral 0 21))
	(_version vef)
	(_time 1720361085394 2024.07.07 17:34:45)
	(_source(\../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code 9690c199c6c1978194c484cc9190c593c0919390c3)
	(_ent
		(_time 1720278720057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 0 0 7(_ent(_in))))
		(_port(_int Z -1 0 8(_ent(_in))))
		(_port(_int S -1 0 9(_ent(_in))))
		(_port(_int RegWrite -1 0 10(_ent(_out))))
		(_port(_int MemRead -1 0 11(_ent(_out))))
		(_port(_int MemWrite -1 0 12(_ent(_out))))
		(_port(_int ALUSrc -1 0 13(_ent(_out))))
		(_port(_int Branch -1 0 14(_ent(_out))))
		(_port(_int ALUOp 0 0 15(_ent(_out))))
		(_port(_int Reg2Loc -1 0 16(_ent(_out))))
		(_port(_int MemToReg -1 0 17(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1931          1720361085427 Behavioral
(_unit VHDL(instruction_memory_unit 0 6(behavioral 0 19))
	(_version vef)
	(_time 1720361085428 2024.07.07 17:34:45)
	(_source(\../src/Instruction_Memory_Unit.vhd\))
	(_parameters tan usedpackagebody)
	(_code b5b3e8e1e5e3e2a2b3e7a7eee1b3b6b2b1b3bcb3e3)
	(_ent
		(_time 1720360777087)
	)
	(_object
		(_gen(_int AddrWidth -1 0 7 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 8 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 11(_ent(_in))))
		(_port(_int MemWrite -2 0 12(_ent(_in))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~12 0 13(_scalar (_dto c 2 i 0))))
		(_port(_int Address 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int DataIn 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 15(_array -2((_dto c 4 i 0)))))
		(_port(_int DataOut 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8-1~downto~0}~13 0 20(_array -2((_dto i 7 i 0)))))
		(_type(_int MyMem 0 20(_array 3((_dto c 5 i 0)))))
		(_sig(_int mem 4 0 33(_arch(_uni(_code 6)))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(6)(5(d_15_8))(5(d_7_0)))(_sens(0)(6)(2)(3)(4(d_15_8))(4(d_7_0)))(_dssslsensitivity 1)(_read(1)))))
		)
		(_subprogram
			(_int InitRamFromFile 1 0 22(_arch(_func 4 -3)))
			(_ext READLINE(2 0))
			(_ext READ(3 6))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1936548210 1952539694 97)
	)
	(_model . Behavioral 7 -1)
)
I 000051 55 3897          1720361085459 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720361085460 2024.07.07 17:34:45)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code d5d38286d08384c3dedac58e81d3d6d2d5d2d0d3d6)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((CarryOut)(Carry))
			((CarryIn)(Carry))
			((ZeroIn)(Zero))
			((SignIn)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
V 000051 55 955           1720361085493 Behavioral
(_unit VHDL(tb 0 5(behavioral 0 7))
	(_version vef)
	(_time 1720361085494 2024.07.07 17:34:45)
	(_source(\../src/Test_Bench.vhd\))
	(_parameters tan)
	(_code f4f3a4a4f2a2a4e2f7fae0aea7f3f0f2f6f3f0f2f6)
	(_ent
		(_time 1720286733673)
	)
	(_inst CPU_Unit 0 17(_ent . CPU)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IMR)(IMR))
			((IMW)(IMW))
			((INST)(INST))
		)
	)
	(_object
		(_sig(_int clk -1 0 8(_arch(_uni))))
		(_sig(_int reset -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int IMR -1 0 10(_arch(_uni((i 3))))))
		(_sig(_int IMW -1 0 11(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int INST 0 0 12(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000056 55 1664          1720361085521 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720361085522 2024.07.07 17:34:45)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 131545151045420646140749401510141314161645)
	(_ent
		(_time 1720343457734)
	)
	(_comp
		(CPU
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int IMR -1 0 16(_ent (_in))))
				(_port(_int IMW -1 0 17(_ent (_in))))
				(_port(_int INST 0 0 18(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp CPU)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IMR)(IMR))
			((IMW)(IMW))
			((INST)(INST))
		)
		(_use(_ent . CPU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int IMR -1 0 24(_arch(_uni))))
		(_sig(_int IMW -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int INST 1 0 26(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0)))))
			(line__45(_arch 1 0 45(_assignment(_alias((reset)(_string \"0"\)))(_trgt(1)))))
			(line__46(_arch 2 0 46(_assignment(_alias((IMR)(_string \"1"\)))(_trgt(2)))))
			(line__47(_arch 3 0 47(_assignment(_alias((IMW)(_string \"0"\)))(_trgt(3)))))
			(line__48(_arch 4 0 48(_assignment(_trgt(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 51 (cpu_tb))
	(_version vef)
	(_time 1720361085529 2024.07.07 17:34:45)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 1314421415454404171201494715461510151b1645)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CPU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2567          1720361085560 TB_ARCHITECTURE
(_unit VHDL(instruction_memory_unit_tb 0 7(tb_architecture 0 14))
	(_version vef)
	(_time 1720361085561 2024.07.07 17:34:45)
	(_source(\../src/TestBench/instruction_memory_unit_TB.vhd\))
	(_parameters tan)
	(_code 32346e3765646525323d20696634313536343b3464)
	(_ent
		(_time 1720360656424)
	)
	(_comp
		(Instruction_Memory_Unit
			(_object
				(_gen(_int AddrWidth -1 0 18(_ent((i 9)))))
				(_gen(_int DataWidth -1 0 19(_ent((i 16)))))
				(_port(_int clk -2 0 21(_ent (_in))))
				(_port(_int MemRead -2 0 22(_ent (_in))))
				(_port(_int MemWrite -2 0 23(_ent (_in))))
				(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~13 0 24(_scalar (_dto c 2 i 0))))
				(_port(_int Address 2 0 24(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 25(_array -2((_dto c 3 i 0)))))
				(_port(_int DataIn 3 0 25(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~132 0 26(_array -2((_dto c 4 i 0)))))
				(_port(_int DataOut 4 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Instruction_Memory_Unit)
		(_gen
			((AddrWidth)(_code 5))
			((DataWidth)(_code 6))
		)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(Address))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use(_ent . Instruction_Memory_Unit)
			(_gen
				((AddrWidth)(_code 7))
				((DataWidth)(_code 8))
			)
			(_port
				((clk)(clk))
				((MemRead)(MemRead))
				((MemWrite)(MemWrite))
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_gen(_int AddrWidth -1 0 10 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 11 \16\ (_ent gms((i 16)))))
		(_sig(_int clk -2 0 30(_arch(_uni))))
		(_sig(_int MemRead -2 0 31(_arch(_uni))))
		(_sig(_int MemWrite -2 0 32(_arch(_uni))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~133 0 33(_scalar (_dto c 9 i 0))))
		(_sig(_int Address 0 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~135 0 34(_array -2((_dto c 10 i 0)))))
		(_sig(_int DataIn 1 0 34(_arch(_uni))))
		(_sig(_int DataOut 1 0 36(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(0))(_sens(0)))))
			(line__60(_arch 1 0 60(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50529027 33686018 33686275)
	)
	(_model . TB_ARCHITECTURE 11 -1)
)
I 000056 55 635 0 testbench_for_instruction_memory_unit
(_configuration VHDL (testbench_for_instruction_memory_unit 0 75 (instruction_memory_unit_tb))
	(_version vef)
	(_time 1720361085569 2024.07.07 17:34:45)
	(_source(\../src/TestBench/instruction_memory_unit_TB.vhd\))
	(_parameters tan)
	(_code 4245134045141555464350181644174441444a4714)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Instruction_Memory_Unit behavioral
				(_port
					((clk)(clk))
					((MemRead)(MemRead))
					((MemWrite)(MemWrite))
					((Address)(Address))
					((DataIn)(DataIn))
					((DataOut)(DataOut))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1615          1720361085604 TB_ARCHITECTURE
(_unit VHDL(pc_unit_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720361085605 2024.07.07 17:34:45)
	(_source(\../src/TestBench/pc_unit_TB.vhd\))
	(_parameters tan)
	(_code 61663461633563766760243b396665643766656763)
	(_ent
		(_time 1720348312382)
	)
	(_comp
		(PC_Unit
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int branch -1 0 16(_ent (_in))))
				(_port(_int offset 0 0 17(_ent (_in))))
				(_port(_int PC 1 0 18(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 34(_comp PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(branch))
			((offset)(offset))
			((PC)(PC))
		)
		(_use(_ent . PC_Unit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 18(_scalar (_to i 0 i 511))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int branch -1 0 24(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 25(_array -1((_dto i 7 i 0)))))
		(_sig(_int offset 2 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~511~133 0 26(_scalar (_to i 0 i 511))))
		(_sig(_int PC 3 0 26(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463490)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000040 55 398 0 testbench_for_pc_unit
(_configuration VHDL (testbench_for_pc_unit 0 58 (pc_unit_tb))
	(_version vef)
	(_time 1720361085613 2024.07.07 17:34:45)
	(_source(\../src/TestBench/pc_unit_TB.vhd\))
	(_parameters tan)
	(_code 71762070752726667570632b257724777277797427)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . PC_Unit behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1931          1720361089516 Behavioral
(_unit VHDL(instruction_memory_unit 0 6(behavioral 0 19))
	(_version vef)
	(_time 1720361089517 2024.07.07 17:34:49)
	(_source(\../src/Instruction_Memory_Unit.vhd\))
	(_parameters tan usedpackagebody)
	(_code b3b4eee7e5e5e4a4b5e1a1e8e7b5b0b4b7b5bab5e5)
	(_ent
		(_time 1720360777087)
	)
	(_object
		(_gen(_int AddrWidth -1 0 7 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 8 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 11(_ent(_in))))
		(_port(_int MemWrite -2 0 12(_ent(_in))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~12 0 13(_scalar (_dto c 2 i 0))))
		(_port(_int Address 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int DataIn 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 15(_array -2((_dto c 4 i 0)))))
		(_port(_int DataOut 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8-1~downto~0}~13 0 20(_array -2((_dto i 7 i 0)))))
		(_type(_int MyMem 0 20(_array 3((_dto c 5 i 0)))))
		(_sig(_int mem 4 0 33(_arch(_uni(_code 6)))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(6)(5(d_15_8))(5(d_7_0)))(_sens(0)(6)(2)(3)(4(d_15_8))(4(d_7_0)))(_dssslsensitivity 1)(_read(1)))))
		)
		(_subprogram
			(_int InitRamFromFile 1 0 22(_arch(_func 4 -3)))
			(_ext READLINE(2 0))
			(_ext READ(3 6))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1936548210 1952539694 97)
	)
	(_model . Behavioral 7 -1)
)
I 000056 55 2567          1720361089846 TB_ARCHITECTURE
(_unit VHDL(instruction_memory_unit_tb 0 7(tb_architecture 0 14))
	(_version vef)
	(_time 1720361089847 2024.07.07 17:34:49)
	(_source(\../src/TestBench/instruction_memory_unit_TB.vhd\))
	(_parameters tan)
	(_code fbfca7abfcadacecfbf4e9a0affdf8fcfffdf2fdad)
	(_ent
		(_time 1720360656424)
	)
	(_comp
		(Instruction_Memory_Unit
			(_object
				(_gen(_int AddrWidth -1 0 18(_ent((i 9)))))
				(_gen(_int DataWidth -1 0 19(_ent((i 16)))))
				(_port(_int clk -2 0 21(_ent (_in))))
				(_port(_int MemRead -2 0 22(_ent (_in))))
				(_port(_int MemWrite -2 0 23(_ent (_in))))
				(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~13 0 24(_scalar (_dto c 2 i 0))))
				(_port(_int Address 2 0 24(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 25(_array -2((_dto c 3 i 0)))))
				(_port(_int DataIn 3 0 25(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~132 0 26(_array -2((_dto c 4 i 0)))))
				(_port(_int DataOut 4 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Instruction_Memory_Unit)
		(_gen
			((AddrWidth)(_code 5))
			((DataWidth)(_code 6))
		)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(Address))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use(_ent . Instruction_Memory_Unit)
			(_gen
				((AddrWidth)(_code 7))
				((DataWidth)(_code 8))
			)
			(_port
				((clk)(clk))
				((MemRead)(MemRead))
				((MemWrite)(MemWrite))
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_gen(_int AddrWidth -1 0 10 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 11 \16\ (_ent gms((i 16)))))
		(_sig(_int clk -2 0 30(_arch(_uni))))
		(_sig(_int MemRead -2 0 31(_arch(_uni))))
		(_sig(_int MemWrite -2 0 32(_arch(_uni))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~133 0 33(_scalar (_dto c 9 i 0))))
		(_sig(_int Address 0 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~135 0 34(_array -2((_dto c 10 i 0)))))
		(_sig(_int DataIn 1 0 34(_arch(_uni))))
		(_sig(_int DataOut 1 0 36(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(0))(_sens(0)))))
			(line__60(_arch 1 0 60(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50529027 33686018 33686275)
	)
	(_model . TB_ARCHITECTURE 11 -1)
)
I 000056 55 635 0 testbench_for_instruction_memory_unit
(_configuration VHDL (testbench_for_instruction_memory_unit 0 75 (instruction_memory_unit_tb))
	(_version vef)
	(_time 1720361089862 2024.07.07 17:34:49)
	(_source(\../src/TestBench/instruction_memory_unit_TB.vhd\))
	(_parameters tan)
	(_code 0b0d590d5c5d5c1c0f0a19515f0d5e0d080d030e5d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Instruction_Memory_Unit behavioral
				(_port
					((clk)(clk))
					((MemRead)(MemRead))
					((MemWrite)(MemWrite))
					((Address)(Address))
					((DataIn)(DataIn))
					((DataOut)(DataOut))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2567          1720361264840 TB_ARCHITECTURE
(_unit VHDL(instruction_memory_unit_tb 0 7(tb_architecture 0 14))
	(_version vef)
	(_time 1720361264841 2024.07.07 17:37:44)
	(_source(\../src/TestBench/instruction_memory_unit_TB.vhd\))
	(_parameters tan)
	(_code 84d1dc8ad5d2d393848b96dfd082878380828d82d2)
	(_ent
		(_time 1720360656424)
	)
	(_comp
		(Instruction_Memory_Unit
			(_object
				(_gen(_int AddrWidth -1 0 18(_ent((i 9)))))
				(_gen(_int DataWidth -1 0 19(_ent((i 16)))))
				(_port(_int clk -2 0 21(_ent (_in))))
				(_port(_int MemRead -2 0 22(_ent (_in))))
				(_port(_int MemWrite -2 0 23(_ent (_in))))
				(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~13 0 24(_scalar (_dto c 2 i 0))))
				(_port(_int Address 2 0 24(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 25(_array -2((_dto c 3 i 0)))))
				(_port(_int DataIn 3 0 25(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~132 0 26(_array -2((_dto c 4 i 0)))))
				(_port(_int DataOut 4 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Instruction_Memory_Unit)
		(_gen
			((AddrWidth)(_code 5))
			((DataWidth)(_code 6))
		)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(Address))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use(_ent . Instruction_Memory_Unit)
			(_gen
				((AddrWidth)(_code 7))
				((DataWidth)(_code 8))
			)
			(_port
				((clk)(clk))
				((MemRead)(MemRead))
				((MemWrite)(MemWrite))
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_gen(_int AddrWidth -1 0 10 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 11 \16\ (_ent gms((i 16)))))
		(_sig(_int clk -2 0 30(_arch(_uni))))
		(_sig(_int MemRead -2 0 31(_arch(_uni))))
		(_sig(_int MemWrite -2 0 32(_arch(_uni))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~133 0 33(_scalar (_dto c 9 i 0))))
		(_sig(_int Address 0 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~135 0 34(_array -2((_dto c 10 i 0)))))
		(_sig(_int DataIn 1 0 34(_arch(_uni))))
		(_sig(_int DataOut 1 0 36(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(0))(_sens(0)))))
			(line__60(_arch 1 0 60(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50529027 33686018 33686275)
	)
	(_model . TB_ARCHITECTURE 11 -1)
)
I 000056 55 635 0 testbench_for_instruction_memory_unit
(_configuration VHDL (testbench_for_instruction_memory_unit 0 75 (instruction_memory_unit_tb))
	(_version vef)
	(_time 1720361264859 2024.07.07 17:37:44)
	(_source(\../src/TestBench/instruction_memory_unit_TB.vhd\))
	(_parameters tan)
	(_code a3f7f6f4a5f5f4b4a7a2b1f9f7a5f6a5a0a5aba6f5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Instruction_Memory_Unit behavioral
				(_port
					((clk)(clk))
					((MemRead)(MemRead))
					((MemWrite)(MemWrite))
					((Address)(Address))
					((DataIn)(DataIn))
					((DataOut)(DataOut))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1931          1720361267256 Behavioral
(_unit VHDL(instruction_memory_unit 0 6(behavioral 0 19))
	(_version vef)
	(_time 1720361267257 2024.07.07 17:37:47)
	(_source(\../src/Instruction_Memory_Unit.vhd\))
	(_parameters tan usedpackagebody)
	(_code f9abf3a9a5afaeeeffabeba2adfffafefdfff0ffaf)
	(_ent
		(_time 1720360777087)
	)
	(_object
		(_gen(_int AddrWidth -1 0 7 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 8 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 11(_ent(_in))))
		(_port(_int MemWrite -2 0 12(_ent(_in))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~12 0 13(_scalar (_dto c 2 i 0))))
		(_port(_int Address 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int DataIn 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 15(_array -2((_dto c 4 i 0)))))
		(_port(_int DataOut 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8-1~downto~0}~13 0 20(_array -2((_dto i 7 i 0)))))
		(_type(_int MyMem 0 20(_array 3((_dto c 5 i 0)))))
		(_sig(_int mem 4 0 33(_arch(_uni(_code 6)))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(5(d_15_8))(5(d_7_0))(6))(_sens(0)(2)(3)(4(d_15_8))(4(d_7_0))(6))(_dssslsensitivity 1)(_read(1)))))
		)
		(_subprogram
			(_int InitRamFromFile 1 0 22(_arch(_func 4 -3)))
			(_ext READLINE(2 0))
			(_ext READ(3 6))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1936548210 1952539694 97)
	)
	(_model . Behavioral 7 -1)
)
I 000056 55 2567          1720361267625 TB_ARCHITECTURE
(_unit VHDL(instruction_memory_unit_tb 0 7(tb_architecture 0 14))
	(_version vef)
	(_time 1720361267626 2024.07.07 17:37:47)
	(_source(\../src/TestBench/instruction_memory_unit_TB.vhd\))
	(_parameters tan)
	(_code 70227c7125262767707f622b247673777476797626)
	(_ent
		(_time 1720360656424)
	)
	(_comp
		(Instruction_Memory_Unit
			(_object
				(_gen(_int AddrWidth -1 0 18(_ent((i 9)))))
				(_gen(_int DataWidth -1 0 19(_ent((i 16)))))
				(_port(_int clk -2 0 21(_ent (_in))))
				(_port(_int MemRead -2 0 22(_ent (_in))))
				(_port(_int MemWrite -2 0 23(_ent (_in))))
				(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~13 0 24(_scalar (_dto c 2 i 0))))
				(_port(_int Address 2 0 24(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 25(_array -2((_dto c 3 i 0)))))
				(_port(_int DataIn 3 0 25(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~132 0 26(_array -2((_dto c 4 i 0)))))
				(_port(_int DataOut 4 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Instruction_Memory_Unit)
		(_gen
			((AddrWidth)(_code 5))
			((DataWidth)(_code 6))
		)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(Address))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use(_ent . Instruction_Memory_Unit)
			(_gen
				((AddrWidth)(_code 7))
				((DataWidth)(_code 8))
			)
			(_port
				((clk)(clk))
				((MemRead)(MemRead))
				((MemWrite)(MemWrite))
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_gen(_int AddrWidth -1 0 10 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 11 \16\ (_ent gms((i 16)))))
		(_sig(_int clk -2 0 30(_arch(_uni))))
		(_sig(_int MemRead -2 0 31(_arch(_uni))))
		(_sig(_int MemWrite -2 0 32(_arch(_uni))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~133 0 33(_scalar (_dto c 9 i 0))))
		(_sig(_int Address 0 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~135 0 34(_array -2((_dto c 10 i 0)))))
		(_sig(_int DataIn 1 0 34(_arch(_uni))))
		(_sig(_int DataOut 1 0 36(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(0))(_sens(0)))))
			(line__60(_arch 1 0 60(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50529027 33686018 33686275)
	)
	(_model . TB_ARCHITECTURE 11 -1)
)
I 000056 55 635 0 testbench_for_instruction_memory_unit
(_configuration VHDL (testbench_for_instruction_memory_unit 0 75 (instruction_memory_unit_tb))
	(_version vef)
	(_time 1720361267645 2024.07.07 17:37:47)
	(_source(\../src/TestBench/instruction_memory_unit_TB.vhd\))
	(_parameters tan)
	(_code 80d3818e85d6d797848192dad486d58683868885d6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Instruction_Memory_Unit behavioral
				(_port
					((clk)(clk))
					((MemRead)(MemRead))
					((MemWrite)(MemWrite))
					((Address)(Address))
					((DataIn)(DataIn))
					((DataOut)(DataOut))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1931          1720361342248 Behavioral
(_unit VHDL(instruction_memory_unit 0 6(behavioral 0 19))
	(_version vef)
	(_time 1720361342249 2024.07.07 17:39:02)
	(_source(\../src/Instruction_Memory_Unit.vhd\))
	(_parameters tan usedpackagebody)
	(_code f1a1f0a1a5a7a6e6f7a3e3aaa5f7f2f6f5f7f8f7a7)
	(_ent
		(_time 1720360777087)
	)
	(_object
		(_gen(_int AddrWidth -1 0 7 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 8 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 11(_ent(_in))))
		(_port(_int MemWrite -2 0 12(_ent(_in))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~12 0 13(_scalar (_dto c 2 i 0))))
		(_port(_int Address 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int DataIn 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 15(_array -2((_dto c 4 i 0)))))
		(_port(_int DataOut 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8-1~downto~0}~13 0 20(_array -2((_dto i 7 i 0)))))
		(_type(_int MyMem 0 20(_array 3((_dto c 5 i 0)))))
		(_sig(_int mem 4 0 33(_arch(_uni(_code 6)))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(6)(5(d_15_8))(5(d_7_0)))(_sens(0)(6)(2)(3)(4(d_15_8))(4(d_7_0)))(_dssslsensitivity 1)(_read(1)))))
		)
		(_subprogram
			(_int InitRamFromFile 1 0 22(_arch(_func 4 -3)))
			(_ext READLINE(2 0))
			(_ext READ(3 6))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1936548210 1952539694 97)
	)
	(_model . Behavioral 7 -1)
)
I 000056 55 2574          1720361342678 TB_ARCHITECTURE
(_unit VHDL(instruction_memory_unit_tb 0 7(tb_architecture 0 14))
	(_version vef)
	(_time 1720361342679 2024.07.07 17:39:02)
	(_source(\../src/TestBench/instruction_memory_unit_TB.vhd\))
	(_parameters tan)
	(_code 97c7cf98c5c1c080979885ccc391949093919e91c1)
	(_ent
		(_time 1720360656424)
	)
	(_comp
		(Instruction_Memory_Unit
			(_object
				(_gen(_int AddrWidth -1 0 18(_ent((i 9)))))
				(_gen(_int DataWidth -1 0 19(_ent((i 16)))))
				(_port(_int clk -2 0 21(_ent (_in))))
				(_port(_int MemRead -2 0 22(_ent (_in))))
				(_port(_int MemWrite -2 0 23(_ent (_in))))
				(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~13 0 24(_scalar (_dto c 2 i 0))))
				(_port(_int Address 2 0 24(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 25(_array -2((_dto c 3 i 0)))))
				(_port(_int DataIn 3 0 25(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~132 0 26(_array -2((_dto c 4 i 0)))))
				(_port(_int DataOut 4 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Instruction_Memory_Unit)
		(_gen
			((AddrWidth)(_code 5))
			((DataWidth)(_code 6))
		)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(Address))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use(_ent . Instruction_Memory_Unit)
			(_gen
				((AddrWidth)(_code 7))
				((DataWidth)(_code 8))
			)
			(_port
				((clk)(clk))
				((MemRead)(MemRead))
				((MemWrite)(MemWrite))
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_gen(_int AddrWidth -1 0 10 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 11 \16\ (_ent gms((i 16)))))
		(_sig(_int clk -2 0 30(_arch(_uni((i 2))))))
		(_sig(_int MemRead -2 0 31(_arch(_uni))))
		(_sig(_int MemWrite -2 0 32(_arch(_uni))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~133 0 33(_scalar (_dto c 9 i 0))))
		(_sig(_int Address 0 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~135 0 34(_array -2((_dto c 10 i 0)))))
		(_sig(_int DataIn 1 0 34(_arch(_uni))))
		(_sig(_int DataOut 1 0 36(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(0))(_sens(0)))))
			(line__60(_arch 1 0 60(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50529027 33686018 33686275)
	)
	(_model . TB_ARCHITECTURE 11 -1)
)
I 000056 55 635 0 testbench_for_instruction_memory_unit
(_configuration VHDL (testbench_for_instruction_memory_unit 0 75 (instruction_memory_unit_tb))
	(_version vef)
	(_time 1720361342695 2024.07.07 17:39:02)
	(_source(\../src/TestBench/instruction_memory_unit_TB.vhd\))
	(_parameters tan)
	(_code a7f6f2f0a5f1f0b0a3a6b5fdf3a1f2a1a4a1afa2f1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Instruction_Memory_Unit behavioral
				(_port
					((clk)(clk))
					((MemRead)(MemRead))
					((MemWrite)(MemWrite))
					((Address)(Address))
					((DataIn)(DataIn))
					((DataOut)(DataOut))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1931          1720361365264 Behavioral
(_unit VHDL(instruction_memory_unit 0 6(behavioral 0 19))
	(_version vef)
	(_time 1720361365265 2024.07.07 17:39:25)
	(_source(\../src/Instruction_Memory_Unit.vhd\))
	(_parameters tan usedpackagebody)
	(_code c9cac29c959f9edecf9bdb929dcfcacecdcfc0cf9f)
	(_ent
		(_time 1720360777087)
	)
	(_object
		(_gen(_int AddrWidth -1 0 7 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 8 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 11(_ent(_in))))
		(_port(_int MemWrite -2 0 12(_ent(_in))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~12 0 13(_scalar (_dto c 2 i 0))))
		(_port(_int Address 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int DataIn 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 15(_array -2((_dto c 4 i 0)))))
		(_port(_int DataOut 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8-1~downto~0}~13 0 20(_array -2((_dto i 7 i 0)))))
		(_type(_int MyMem 0 20(_array 3((_dto c 5 i 0)))))
		(_sig(_int mem 4 0 33(_arch(_uni(_code 6)))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(6)(5(d_15_8))(5(d_7_0)))(_sens(0)(6)(2)(3)(4(d_15_8))(4(d_7_0)))(_dssslsensitivity 1)(_read(1)))))
		)
		(_subprogram
			(_int InitRamFromFile 1 0 22(_arch(_func 4 -3)))
			(_ext READLINE(2 0))
			(_ext READ(3 6))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1936548210 1952539694 97)
	)
	(_model . Behavioral 7 -1)
)
I 000056 55 2574          1720361365641 TB_ARCHITECTURE
(_unit VHDL(instruction_memory_unit_tb 0 7(tb_architecture 0 14))
	(_version vef)
	(_time 1720361365642 2024.07.07 17:39:25)
	(_source(\../src/TestBench/instruction_memory_unit_TB.vhd\))
	(_parameters tan)
	(_code 40434d4215161757404f521b144643474446494616)
	(_ent
		(_time 1720360656424)
	)
	(_comp
		(Instruction_Memory_Unit
			(_object
				(_gen(_int AddrWidth -1 0 18(_ent((i 9)))))
				(_gen(_int DataWidth -1 0 19(_ent((i 16)))))
				(_port(_int clk -2 0 21(_ent (_in))))
				(_port(_int MemRead -2 0 22(_ent (_in))))
				(_port(_int MemWrite -2 0 23(_ent (_in))))
				(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~13 0 24(_scalar (_dto c 2 i 0))))
				(_port(_int Address 2 0 24(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 25(_array -2((_dto c 3 i 0)))))
				(_port(_int DataIn 3 0 25(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~132 0 26(_array -2((_dto c 4 i 0)))))
				(_port(_int DataOut 4 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Instruction_Memory_Unit)
		(_gen
			((AddrWidth)(_code 5))
			((DataWidth)(_code 6))
		)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(Address))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use(_ent . Instruction_Memory_Unit)
			(_gen
				((AddrWidth)(_code 7))
				((DataWidth)(_code 8))
			)
			(_port
				((clk)(clk))
				((MemRead)(MemRead))
				((MemWrite)(MemWrite))
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_gen(_int AddrWidth -1 0 10 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 11 \16\ (_ent gms((i 16)))))
		(_sig(_int clk -2 0 30(_arch(_uni((i 2))))))
		(_sig(_int MemRead -2 0 31(_arch(_uni))))
		(_sig(_int MemWrite -2 0 32(_arch(_uni))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~133 0 33(_scalar (_dto c 9 i 0))))
		(_sig(_int Address 0 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~135 0 34(_array -2((_dto c 10 i 0)))))
		(_sig(_int DataIn 1 0 34(_arch(_uni))))
		(_sig(_int DataOut 1 0 36(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(0))(_sens(0)))))
			(line__60(_arch 1 0 60(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50529027 33686018 33686275)
	)
	(_model . TB_ARCHITECTURE 11 -1)
)
I 000056 55 635 0 testbench_for_instruction_memory_unit
(_configuration VHDL (testbench_for_instruction_memory_unit 0 75 (instruction_memory_unit_tb))
	(_version vef)
	(_time 1720361365660 2024.07.07 17:39:25)
	(_source(\../src/TestBench/instruction_memory_unit_TB.vhd\))
	(_parameters tan)
	(_code 50525053550607475451420a045605565356585506)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Instruction_Memory_Unit behavioral
				(_port
					((clk)(clk))
					((MemRead)(MemRead))
					((MemWrite)(MemWrite))
					((Address)(Address))
					((DataIn)(DataIn))
					((DataOut)(DataOut))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1666          1720362233134 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 18))
	(_version vef)
	(_time 1720362233135 2024.07.07 17:53:53)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code ece3edbfecbabdfaebe8afb7b8eaedeabfebe9eaed)
	(_ent
		(_time 1720362128757)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 1 0 10(_ent(_in))))
		(_port(_int Result 0 0 11(_ent(_out))))
		(_port(_int Carry -1 0 12(_ent(_out))))
		(_port(_int Zero -1 0 13(_ent(_out))))
		(_port(_int Sign -1 0 14(_ent(_out))))
		(_sig(_int next_z -1 0 19(_arch(_uni))))
		(_sig(_int next_s -1 0 20(_arch(_uni))))
		(_sig(_int next_c -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22(_array -1((_dto i 8 i 0)))))
		(_sig(_int res 2 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~132 0 43(_array -1((_dto i 8 i 0)))))
		(_var(_int Temp_Result 3 0 43(_prcs 1)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8)(9)(10))(_sens(0)(8)(9)(10)(11(d_7_0))(11(7))(11(8))(3))(_dssslsensitivity 1))))
			(line__42(_arch 1 0 42(_prcs(_simple)(_trgt(11)(4))(_sens(1)(2)(3))(_read(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463490)
		(33686018 33686018)
		(33686018 33686018 2)
		(33686018 2)
		(131586)
		(33686018 33686018 2)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1666          1720362379385 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 18))
	(_version vef)
	(_time 1720362379386 2024.07.07 17:56:19)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 36636433636067203132756d623037306531333037)
	(_ent
		(_time 1720362128757)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 1 0 10(_ent(_in))))
		(_port(_int Result 0 0 11(_ent(_out))))
		(_port(_int Carry -1 0 12(_ent(_out))))
		(_port(_int Zero -1 0 13(_ent(_out))))
		(_port(_int Sign -1 0 14(_ent(_out))))
		(_sig(_int next_z -1 0 19(_arch(_uni))))
		(_sig(_int next_s -1 0 20(_arch(_uni))))
		(_sig(_int next_c -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22(_array -1((_dto i 8 i 0)))))
		(_sig(_int res 2 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~132 0 43(_array -1((_dto i 8 i 0)))))
		(_var(_int Temp_Result 3 0 43(_prcs 1)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8)(9)(10))(_sens(0)(8)(9)(10)(11(d_7_0))(11(7))(11(8))(3))(_dssslsensitivity 1))))
			(line__42(_arch 1 0 42(_prcs(_simple)(_trgt(11)(4))(_sens(1)(2)(3))(_read(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463490)
		(33686018 33686018)
		(33686018 33686018 2)
		(33686018 2)
		(131586)
		(33686018 33686018 2)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1130          1720362379654 Behavioral
(_unit VHDL(pc_unit 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720362379655 2024.07.07 17:56:19)
	(_source(\../src/PC_Unit.vhd\))
	(_parameters tan)
	(_code 40141442431442574413051a184744474046434516)
	(_ent
		(_time 1720348378051)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_port(_int branch -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int offset 0 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~12 0 11(_scalar (_to i 0 i 511))))
		(_port(_int PC 1 0 11(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC_next 2 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(5)(4))(_sens(0)(1)(5)(2)(3))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1537          1720362379706 Behavioral
(_unit VHDL(memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720362379707 2024.07.07 17:56:19)
	(_source(\../src/Memory_Unit.vhd\))
	(_parameters tan)
	(_code 7f2a7f7e2c287f69282d6d24277a29787a792a7976)
	(_ent
		(_time 1720280199545)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \8\ (_ent gms((i 8)))))
		(_gen(_int DataWidth -1 0 6 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto i 511 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(5)(6))(_sens(0)(2)(3)(4)(6))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1489          1720362379761 Behavioral
(_unit VHDL(register_bank 0 7(behavioral 0 20))
	(_version vef)
	(_time 1720362379762 2024.07.07 17:56:19)
	(_source(\../src/Register_Bank.vhd\))
	(_parameters tan)
	(_code adf9fbfafcfafebba6a8bef6f8aba8aaafa8fbabaf)
	(_ent
		(_time 1720187812919)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ReadReg1 0 0 11(_ent(_in))))
		(_port(_int ReadReg2 0 0 12(_ent(_in))))
		(_port(_int WriteReg 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1((_dto i 7 i 0)))))
		(_port(_int WriteData 1 0 14(_ent(_in))))
		(_port(_int ReadData1 1 0 15(_ent(_out))))
		(_port(_int ReadData2 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int reg_array 0 21(_array 2((_to i 0 i 7)))))
		(_sig(_int Registers 3 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__33(_arch 1 0 33(_assignment(_trgt(6))(_sens(2)(8))(_mon))))
			(line__34(_arch 2 0 34(_assignment(_trgt(7))(_sens(3)(8))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1324          1720362379818 Behavioral
(_unit VHDL(control_unit 0 5(behavioral 0 21))
	(_version vef)
	(_time 1720362379819 2024.07.07 17:56:19)
	(_source(\../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code ecb9bbbfe9bbedfbeebefeb6ebeabfe9baebe9eab9)
	(_ent
		(_time 1720278720057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 0 0 7(_ent(_in))))
		(_port(_int Z -1 0 8(_ent(_in))))
		(_port(_int S -1 0 9(_ent(_in))))
		(_port(_int RegWrite -1 0 10(_ent(_out))))
		(_port(_int MemRead -1 0 11(_ent(_out))))
		(_port(_int MemWrite -1 0 12(_ent(_out))))
		(_port(_int ALUSrc -1 0 13(_ent(_out))))
		(_port(_int Branch -1 0 14(_ent(_out))))
		(_port(_int ALUOp 0 0 15(_ent(_out))))
		(_port(_int Reg2Loc -1 0 16(_ent(_out))))
		(_port(_int MemToReg -1 0 17(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1931          1720362379877 Behavioral
(_unit VHDL(instruction_memory_unit 0 6(behavioral 0 19))
	(_version vef)
	(_time 1720362379878 2024.07.07 17:56:19)
	(_source(\../src/Instruction_Memory_Unit.vhd\))
	(_parameters tan usedpackagebody)
	(_code 2a7f762e2e7c7d3d2c7838717e2c292d2e2c232c7c)
	(_ent
		(_time 1720360777087)
	)
	(_object
		(_gen(_int AddrWidth -1 0 7 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 8 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 11(_ent(_in))))
		(_port(_int MemWrite -2 0 12(_ent(_in))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~12 0 13(_scalar (_dto c 2 i 0))))
		(_port(_int Address 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int DataIn 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 15(_array -2((_dto c 4 i 0)))))
		(_port(_int DataOut 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8-1~downto~0}~13 0 20(_array -2((_dto i 7 i 0)))))
		(_type(_int MyMem 0 20(_array 3((_dto c 5 i 0)))))
		(_sig(_int mem 4 0 33(_arch(_uni(_code 6)))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(5(d_15_8))(5(d_7_0))(6))(_sens(0)(2)(3)(4(d_15_8))(4(d_7_0))(6))(_dssslsensitivity 1)(_read(1)))))
		)
		(_subprogram
			(_int InitRamFromFile 1 0 22(_arch(_func 4 -3)))
			(_ext READLINE(2 0))
			(_ext READ(3 6))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1936548210 1952539694 97)
	)
	(_model . Behavioral 7 -1)
)
I 000056 55 1664          1720362379971 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720362379972 2024.07.07 17:56:19)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 88ddde8780ded99ddd8f9cd2db8e8b8f888f8d8dde)
	(_ent
		(_time 1720343457734)
	)
	(_comp
		(CPU
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int IMR -1 0 16(_ent (_in))))
				(_port(_int IMW -1 0 17(_ent (_in))))
				(_port(_int INST 0 0 18(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp CPU)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IMR)(IMR))
			((IMW)(IMW))
			((INST)(INST))
		)
		(_use(_ent . CPU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int IMR -1 0 24(_arch(_uni))))
		(_sig(_int IMW -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int INST 1 0 26(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0)))))
			(line__45(_arch 1 0 45(_assignment(_alias((reset)(_string \"0"\)))(_trgt(1)))))
			(line__46(_arch 2 0 46(_assignment(_alias((IMR)(_string \"1"\)))(_trgt(2)))))
			(line__47(_arch 3 0 47(_assignment(_alias((IMW)(_string \"0"\)))(_trgt(3)))))
			(line__48(_arch 4 0 48(_assignment(_trgt(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 51 (cpu_tb))
	(_version vef)
	(_time 1720362379987 2024.07.07 17:56:19)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 98ccc99795cecf8f9c998ac2cc9ecd9e9b9e909dce)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CPU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2574          1720362380035 TB_ARCHITECTURE
(_unit VHDL(instruction_memory_unit_tb 0 7(tb_architecture 0 14))
	(_version vef)
	(_time 1720362380036 2024.07.07 17:56:20)
	(_source(\../src/TestBench/instruction_memory_unit_TB.vhd\))
	(_parameters tan)
	(_code c7929b92959190d0c7c8d59c93c1c4c0c3c1cec191)
	(_ent
		(_time 1720360656424)
	)
	(_comp
		(Instruction_Memory_Unit
			(_object
				(_gen(_int AddrWidth -1 0 18(_ent((i 9)))))
				(_gen(_int DataWidth -1 0 19(_ent((i 16)))))
				(_port(_int clk -2 0 21(_ent (_in))))
				(_port(_int MemRead -2 0 22(_ent (_in))))
				(_port(_int MemWrite -2 0 23(_ent (_in))))
				(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~13 0 24(_scalar (_dto c 2 i 0))))
				(_port(_int Address 2 0 24(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 25(_array -2((_dto c 3 i 0)))))
				(_port(_int DataIn 3 0 25(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~132 0 26(_array -2((_dto c 4 i 0)))))
				(_port(_int DataOut 4 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Instruction_Memory_Unit)
		(_gen
			((AddrWidth)(_code 5))
			((DataWidth)(_code 6))
		)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(Address))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use(_ent . Instruction_Memory_Unit)
			(_gen
				((AddrWidth)(_code 7))
				((DataWidth)(_code 8))
			)
			(_port
				((clk)(clk))
				((MemRead)(MemRead))
				((MemWrite)(MemWrite))
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_gen(_int AddrWidth -1 0 10 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 11 \16\ (_ent gms((i 16)))))
		(_sig(_int clk -2 0 30(_arch(_uni((i 2))))))
		(_sig(_int MemRead -2 0 31(_arch(_uni))))
		(_sig(_int MemWrite -2 0 32(_arch(_uni))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~133 0 33(_scalar (_dto c 9 i 0))))
		(_sig(_int Address 0 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~135 0 34(_array -2((_dto c 10 i 0)))))
		(_sig(_int DataIn 1 0 34(_arch(_uni))))
		(_sig(_int DataOut 1 0 36(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(0))(_sens(0)))))
			(line__60(_arch 1 0 60(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50529027 33686018 33686275)
	)
	(_model . TB_ARCHITECTURE 11 -1)
)
I 000056 55 635 0 testbench_for_instruction_memory_unit
(_configuration VHDL (testbench_for_instruction_memory_unit 0 75 (instruction_memory_unit_tb))
	(_version vef)
	(_time 1720362380059 2024.07.07 17:56:20)
	(_source(\../src/TestBench/instruction_memory_unit_TB.vhd\))
	(_parameters tan)
	(_code d6828784d58081c1d2d7c48c82d083d0d5d0ded380)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Instruction_Memory_Unit behavioral
				(_port
					((clk)(clk))
					((MemRead)(MemRead))
					((MemWrite)(MemWrite))
					((Address)(Address))
					((DataIn)(DataIn))
					((DataOut)(DataOut))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1615          1720362380112 TB_ARCHITECTURE
(_unit VHDL(pc_unit_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720362380113 2024.07.07 17:56:20)
	(_source(\../src/TestBench/pc_unit_TB.vhd\))
	(_parameters tan)
	(_code 15414312134117021314504f4d1211104312111317)
	(_ent
		(_time 1720348312382)
	)
	(_comp
		(PC_Unit
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int branch -1 0 16(_ent (_in))))
				(_port(_int offset 0 0 17(_ent (_in))))
				(_port(_int PC 1 0 18(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 34(_comp PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(branch))
			((offset)(offset))
			((PC)(PC))
		)
		(_use(_ent . PC_Unit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 18(_scalar (_to i 0 i 511))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int branch -1 0 24(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 25(_array -1((_dto i 7 i 0)))))
		(_sig(_int offset 2 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~511~133 0 26(_scalar (_to i 0 i 511))))
		(_sig(_int PC 3 0 26(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463490)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000040 55 398 0 testbench_for_pc_unit
(_configuration VHDL (testbench_for_pc_unit 0 58 (pc_unit_tb))
	(_version vef)
	(_time 1720362380129 2024.07.07 17:56:20)
	(_source(\../src/TestBench/pc_unit_TB.vhd\))
	(_parameters tan)
	(_code 24707620257273332025367e7022712227222c2172)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . PC_Unit behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1952          1720362380178 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720362380179 2024.07.07 17:56:20)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 530604500305024606014709005552550054565605)
	(_ent
		(_time 1720362380170)
	)
	(_comp
		(ALU
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int A 0 0 16(_ent (_in))))
				(_port(_int B 0 0 17(_ent (_in))))
				(_port(_int OpCode 1 0 18(_ent (_in))))
				(_port(_int Result 0 0 19(_ent (_out))))
				(_port(_int Carry -1 0 20(_ent (_out))))
				(_port(_int Zero -1 0 21(_ent (_out))))
				(_port(_int Sign -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((clk)(clk))
			((A)(A))
			((B)(B))
			((OpCode)(OpCode))
			((Result)(Result))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 2 0 27(_arch(_uni))))
		(_sig(_int B 2 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 29(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 29(_arch(_uni))))
		(_sig(_int Result 2 0 31(_arch(_uni))))
		(_sig(_int Carry -1 0 32(_arch(_uni))))
		(_sig(_int Zero -1 0 33(_arch(_uni))))
		(_sig(_int Sign -1 0 34(_arch(_uni))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_trgt(0))(_sens(0)))))
			(line__55(_arch 1 0 55(_prcs(_trgt(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463490)
		(33686018 50529026)
		(33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000036 55 408 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 65 (alu_tb))
	(_version vef)
	(_time 1720362380194 2024.07.07 17:56:20)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 6337316365353474676271393765366560656b6635)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000051 55 1666          1720362386821 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 18))
	(_version vef)
	(_time 1720362386822 2024.07.07 17:56:26)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 44174c46131215524340071f104245421743414245)
	(_ent
		(_time 1720362128757)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 1 0 10(_ent(_in))))
		(_port(_int Result 0 0 11(_ent(_out))))
		(_port(_int Carry -1 0 12(_ent(_out))))
		(_port(_int Zero -1 0 13(_ent(_out))))
		(_port(_int Sign -1 0 14(_ent(_out))))
		(_sig(_int next_z -1 0 19(_arch(_uni))))
		(_sig(_int next_s -1 0 20(_arch(_uni))))
		(_sig(_int next_c -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22(_array -1((_dto i 8 i 0)))))
		(_sig(_int res 2 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~132 0 43(_array -1((_dto i 8 i 0)))))
		(_var(_int Temp_Result 3 0 43(_prcs 1)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8)(9)(10))(_sens(0)(8)(9)(10)(11(d_7_0))(11(7))(11(8))(3))(_dssslsensitivity 1))))
			(line__42(_arch 1 0 42(_prcs(_simple)(_trgt(11)(4))(_sens(1)(2)(3))(_read(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463490)
		(33686018 33686018)
		(33686018 33686018 2)
		(33686018 2)
		(131586)
		(33686018 33686018 2)
	)
	(_model . Behavioral 2 -1)
)
I 000056 55 1952          1720362387720 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720362387721 2024.07.07 17:56:27)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code ce9d9c9bc8989fdb9b9cda949dc8cfc89dc9cbcb98)
	(_ent
		(_time 1720362380169)
	)
	(_comp
		(ALU
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int A 0 0 16(_ent (_in))))
				(_port(_int B 0 0 17(_ent (_in))))
				(_port(_int OpCode 1 0 18(_ent (_in))))
				(_port(_int Result 0 0 19(_ent (_out))))
				(_port(_int Carry -1 0 20(_ent (_out))))
				(_port(_int Zero -1 0 21(_ent (_out))))
				(_port(_int Sign -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((clk)(clk))
			((A)(A))
			((B)(B))
			((OpCode)(OpCode))
			((Result)(Result))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 2 0 27(_arch(_uni))))
		(_sig(_int B 2 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 29(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 29(_arch(_uni))))
		(_sig(_int Result 2 0 31(_arch(_uni))))
		(_sig(_int Carry -1 0 32(_arch(_uni))))
		(_sig(_int Zero -1 0 33(_arch(_uni))))
		(_sig(_int Sign -1 0 34(_arch(_uni))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_trgt(0))(_sens(0)))))
			(line__55(_arch 1 0 55(_prcs(_trgt(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463490)
		(33686018 50529026)
		(33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000036 55 408 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 65 (alu_tb))
	(_version vef)
	(_time 1720362387737 2024.07.07 17:56:27)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code de8c898c8e8889c9dadfcc848ad88bd8ddd8d6db88)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000051 55 1666          1720362486647 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 18))
	(_version vef)
	(_time 1720362486648 2024.07.07 17:58:06)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 38386f3d636e692e3f3c7b636c3e393e6b3f3d3e39)
	(_ent
		(_time 1720362128757)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 1 0 10(_ent(_in))))
		(_port(_int Result 0 0 11(_ent(_out))))
		(_port(_int Carry -1 0 12(_ent(_out))))
		(_port(_int Zero -1 0 13(_ent(_out))))
		(_port(_int Sign -1 0 14(_ent(_out))))
		(_sig(_int next_z -1 0 19(_arch(_uni))))
		(_sig(_int next_s -1 0 20(_arch(_uni))))
		(_sig(_int next_c -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22(_array -1((_dto i 8 i 0)))))
		(_sig(_int res 2 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~132 0 43(_array -1((_dto i 8 i 0)))))
		(_var(_int Temp_Result 3 0 43(_prcs 1)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8)(9)(10))(_sens(0)(8)(9)(10)(11(d_7_0))(11(7))(11(8))(3))(_dssslsensitivity 1))))
			(line__42(_arch 1 0 42(_prcs(_simple)(_trgt(11)(4))(_sens(1)(2)(3))(_read(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463490)
		(33686018 33686018)
		(33686018 33686018 2)
		(33686018 2)
		(131586)
		(33686018 33686018 2)
	)
	(_model . Behavioral 2 -1)
)
I 000056 55 1952          1720362487354 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720362487355 2024.07.07 17:58:07)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code f7f6f7a7a3a1a6e2a2a5e3ada4f1f6f1a4f0f2f2a1)
	(_ent
		(_time 1720362380169)
	)
	(_comp
		(ALU
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int A 0 0 16(_ent (_in))))
				(_port(_int B 0 0 17(_ent (_in))))
				(_port(_int OpCode 1 0 18(_ent (_in))))
				(_port(_int Result 0 0 19(_ent (_out))))
				(_port(_int Carry -1 0 20(_ent (_out))))
				(_port(_int Zero -1 0 21(_ent (_out))))
				(_port(_int Sign -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((clk)(clk))
			((A)(A))
			((B)(B))
			((OpCode)(OpCode))
			((Result)(Result))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 2 0 27(_arch(_uni))))
		(_sig(_int B 2 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 29(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 29(_arch(_uni))))
		(_sig(_int Result 2 0 31(_arch(_uni))))
		(_sig(_int Carry -1 0 32(_arch(_uni))))
		(_sig(_int Zero -1 0 33(_arch(_uni))))
		(_sig(_int Sign -1 0 34(_arch(_uni))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_trgt(0))(_sens(0)))))
			(line__55(_arch 1 0 55(_prcs(_trgt(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463490)
		(33686018 50529026)
		(33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000036 55 408 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 65 (alu_tb))
	(_version vef)
	(_time 1720362487372 2024.07.07 17:58:07)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 07070101055150100306155d5301520104010f0251)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000051 55 1696          1720362658723 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 18))
	(_version vef)
	(_time 1720362658724 2024.07.07 18:00:58)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 57510054030106415054140c035156510450525156)
	(_ent
		(_time 1720362128757)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 1 0 10(_ent(_in))))
		(_port(_int Result 0 0 11(_ent(_out))))
		(_port(_int Carry -1 0 12(_ent(_out))))
		(_port(_int Zero -1 0 13(_ent(_out))))
		(_port(_int Sign -1 0 14(_ent(_out))))
		(_sig(_int next_z -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int next_s -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int next_c -1 0 21(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22(_array -1((_dto i 8 i 0)))))
		(_sig(_int res 2 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~132 0 46(_array -1((_dto i 8 i 0)))))
		(_var(_int Temp_Result 3 0 46(_prcs 1)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8)(9)(10)(5)(6)(7))(_sens(0)(8)(9)(10)(11(d_7_0))(11(7))(11(8))(3))(_dssslsensitivity 1))))
			(line__45(_arch 1 0 45(_prcs(_simple)(_trgt(11)(4))(_sens(1)(2)(3))(_read(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463490)
		(33686018 33686018)
		(33686018 33686018 2)
		(33686018 2)
		(131586)
		(33686018 33686018 2)
	)
	(_model . Behavioral 2 -1)
)
I 000056 55 1952          1720362659109 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720362659110 2024.07.07 18:00:59)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code dddadc8fda8b8cc8888fc9878edbdcdb8edad8d88b)
	(_ent
		(_time 1720362380169)
	)
	(_comp
		(ALU
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int A 0 0 16(_ent (_in))))
				(_port(_int B 0 0 17(_ent (_in))))
				(_port(_int OpCode 1 0 18(_ent (_in))))
				(_port(_int Result 0 0 19(_ent (_out))))
				(_port(_int Carry -1 0 20(_ent (_out))))
				(_port(_int Zero -1 0 21(_ent (_out))))
				(_port(_int Sign -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((clk)(clk))
			((A)(A))
			((B)(B))
			((OpCode)(OpCode))
			((Result)(Result))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 2 0 27(_arch(_uni))))
		(_sig(_int B 2 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 29(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 29(_arch(_uni))))
		(_sig(_int Result 2 0 31(_arch(_uni))))
		(_sig(_int Carry -1 0 32(_arch(_uni))))
		(_sig(_int Zero -1 0 33(_arch(_uni))))
		(_sig(_int Sign -1 0 34(_arch(_uni))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_trgt(0))(_sens(0)))))
			(line__55(_arch 1 0 55(_prcs(_trgt(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463490)
		(33686018 50529026)
		(33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000036 55 408 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 65 (alu_tb))
	(_version vef)
	(_time 1720362659128 2024.07.07 18:00:59)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code edebe9bebcbbbafae9ecffb7b9ebb8ebeeebe5e8bb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000051 55 1696          1720362716772 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 18))
	(_version vef)
	(_time 1720362716773 2024.07.07 18:01:56)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 25752621737374332226667e712324237622202324)
	(_ent
		(_time 1720362128757)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 1 0 10(_ent(_in))))
		(_port(_int Result 0 0 11(_ent(_out))))
		(_port(_int Carry -1 0 12(_ent(_out))))
		(_port(_int Zero -1 0 13(_ent(_out))))
		(_port(_int Sign -1 0 14(_ent(_out))))
		(_sig(_int next_z -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int next_s -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int next_c -1 0 21(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22(_array -1((_dto i 8 i 0)))))
		(_sig(_int res 2 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~132 0 46(_array -1((_dto i 8 i 0)))))
		(_var(_int Temp_Result 3 0 46(_prcs 1)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8)(9)(10)(5)(6)(7))(_sens(0)(8)(9)(10)(11(d_7_0))(11(7))(11(8))(3))(_dssslsensitivity 1))))
			(line__45(_arch 1 0 45(_prcs(_simple)(_trgt(11)(4))(_sens(1)(2)(3))(_read(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463490)
		(33686018 33686018)
		(33686018 33686018 2)
		(33686018 2)
		(131586)
		(33686018 33686018 2)
	)
	(_model . Behavioral 2 -1)
)
I 000056 55 1952          1720362717115 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720362717116 2024.07.07 18:01:57)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 6d3d6f6d6a3b3c78383f79373e6b6c6b3e6a68683b)
	(_ent
		(_time 1720362380169)
	)
	(_comp
		(ALU
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int A 0 0 16(_ent (_in))))
				(_port(_int B 0 0 17(_ent (_in))))
				(_port(_int OpCode 1 0 18(_ent (_in))))
				(_port(_int Result 0 0 19(_ent (_out))))
				(_port(_int Carry -1 0 20(_ent (_out))))
				(_port(_int Zero -1 0 21(_ent (_out))))
				(_port(_int Sign -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((clk)(clk))
			((A)(A))
			((B)(B))
			((OpCode)(OpCode))
			((Result)(Result))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 2 0 27(_arch(_uni))))
		(_sig(_int B 2 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 29(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 29(_arch(_uni))))
		(_sig(_int Result 2 0 31(_arch(_uni))))
		(_sig(_int Carry -1 0 32(_arch(_uni))))
		(_sig(_int Zero -1 0 33(_arch(_uni))))
		(_sig(_int Sign -1 0 34(_arch(_uni))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_trgt(0))(_sens(0)))))
			(line__55(_arch 1 0 55(_prcs(_trgt(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463490)
		(33686018 50529026)
		(50463490)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000036 55 408 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 65 (alu_tb))
	(_version vef)
	(_time 1720362717123 2024.07.07 18:01:57)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 7d2c7a7c2c2b2a6a797c6f27297b287b7e7b75782b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1942          1720363030206 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720363030207 2024.07.07 18:07:10)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 83d7d38dd3d5d296d6d297d9d0858285d0848686d5)
	(_ent
		(_time 1720362380169)
	)
	(_comp
		(ALU
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int A 0 0 16(_ent (_in))))
				(_port(_int B 0 0 17(_ent (_in))))
				(_port(_int OpCode 1 0 18(_ent (_in))))
				(_port(_int Result 0 0 19(_ent (_out))))
				(_port(_int Carry -1 0 20(_ent (_out))))
				(_port(_int Zero -1 0 21(_ent (_out))))
				(_port(_int Sign -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((clk)(clk))
			((A)(A))
			((B)(B))
			((OpCode)(OpCode))
			((Result)(Result))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 2 0 27(_arch(_uni))))
		(_sig(_int B 2 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 29(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 29(_arch(_uni))))
		(_sig(_int Result 2 0 31(_arch(_uni))))
		(_sig(_int Carry -1 0 32(_arch(_uni))))
		(_sig(_int Zero -1 0 33(_arch(_uni))))
		(_sig(_int Sign -1 0 34(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(0)))))
			(line__56(_arch 1 0 56(_prcs(_trgt(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463490)
		(33686018 50529026)
		(50463490)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000036 55 408 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 66 (alu_tb))
	(_version vef)
	(_time 1720363030223 2024.07.07 18:07:10)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 92c7c79d95c4c585969380c8c694c79491949a97c4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000051 55 1696          1720363035107 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 18))
	(_version vef)
	(_time 1720363035108 2024.07.07 18:07:15)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code adf8f8faaafbfcbbaaaeeef6f9abacabfeaaa8abac)
	(_ent
		(_time 1720362128757)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 1 0 10(_ent(_in))))
		(_port(_int Result 0 0 11(_ent(_out))))
		(_port(_int Carry -1 0 12(_ent(_out))))
		(_port(_int Zero -1 0 13(_ent(_out))))
		(_port(_int Sign -1 0 14(_ent(_out))))
		(_sig(_int next_z -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int next_s -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int next_c -1 0 21(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22(_array -1((_dto i 8 i 0)))))
		(_sig(_int res 2 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~132 0 46(_array -1((_dto i 8 i 0)))))
		(_var(_int Temp_Result 3 0 46(_prcs 1)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8)(9)(10)(5)(6)(7))(_sens(0)(8)(9)(10)(11(d_7_0))(11(7))(11(8))(3))(_dssslsensitivity 1))))
			(line__45(_arch 1 0 45(_prcs(_simple)(_trgt(11)(4))(_sens(1)(2)(3))(_read(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463490)
		(33686018 33686018)
		(33686018 33686018 2)
		(33686018 2)
		(131586)
		(33686018 33686018 2)
	)
	(_model . Behavioral 2 -1)
)
I 000056 55 1942          1720363035537 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720363035538 2024.07.07 18:07:15)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 530604500305024606024709005552550054565605)
	(_ent
		(_time 1720362380169)
	)
	(_comp
		(ALU
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int A 0 0 16(_ent (_in))))
				(_port(_int B 0 0 17(_ent (_in))))
				(_port(_int OpCode 1 0 18(_ent (_in))))
				(_port(_int Result 0 0 19(_ent (_out))))
				(_port(_int Carry -1 0 20(_ent (_out))))
				(_port(_int Zero -1 0 21(_ent (_out))))
				(_port(_int Sign -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((clk)(clk))
			((A)(A))
			((B)(B))
			((OpCode)(OpCode))
			((Result)(Result))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 2 0 27(_arch(_uni))))
		(_sig(_int B 2 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 29(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 29(_arch(_uni))))
		(_sig(_int Result 2 0 31(_arch(_uni))))
		(_sig(_int Carry -1 0 32(_arch(_uni))))
		(_sig(_int Zero -1 0 33(_arch(_uni))))
		(_sig(_int Sign -1 0 34(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(0)))))
			(line__56(_arch 1 0 56(_prcs(_trgt(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463490)
		(33686018 50529026)
		(50463490)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000036 55 408 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 66 (alu_tb))
	(_version vef)
	(_time 1720363035554 2024.07.07 18:07:15)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 6236306265343575666370383664376461646a6734)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000051 55 1696          1720363061301 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 18))
	(_version vef)
	(_time 1720363061302 2024.07.07 18:07:41)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code f8fdfaa8a3aea9eefffbbba3acfef9feabfffdfef9)
	(_ent
		(_time 1720362128757)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 1 0 10(_ent(_in))))
		(_port(_int Result 0 0 11(_ent(_out))))
		(_port(_int Carry -1 0 12(_ent(_out))))
		(_port(_int Zero -1 0 13(_ent(_out))))
		(_port(_int Sign -1 0 14(_ent(_out))))
		(_sig(_int next_z -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int next_s -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int next_c -1 0 21(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22(_array -1((_dto i 8 i 0)))))
		(_sig(_int res 2 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~132 0 46(_array -1((_dto i 8 i 0)))))
		(_var(_int Temp_Result 3 0 46(_prcs 1)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8)(9)(10)(5)(6)(7))(_sens(0)(8)(9)(10)(11(d_7_0))(11(7))(11(8))(3))(_dssslsensitivity 1))))
			(line__45(_arch 1 0 45(_prcs(_simple)(_trgt(11)(4))(_sens(1)(2)(3))(_read(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463490)
		(33686018 33686018)
		(33686018 33686018 2)
		(33686018 2)
		(131586)
		(33686018 33686018 2)
	)
	(_model . Behavioral 2 -1)
)
I 000056 55 1942          1720363061546 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720363061547 2024.07.07 18:07:41)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code f2f7f7a2a3a4a3e7a7a3e6a8a1f4f3f4a1f5f7f7a4)
	(_ent
		(_time 1720362380169)
	)
	(_comp
		(ALU
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int A 0 0 16(_ent (_in))))
				(_port(_int B 0 0 17(_ent (_in))))
				(_port(_int OpCode 1 0 18(_ent (_in))))
				(_port(_int Result 0 0 19(_ent (_out))))
				(_port(_int Carry -1 0 20(_ent (_out))))
				(_port(_int Zero -1 0 21(_ent (_out))))
				(_port(_int Sign -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((clk)(clk))
			((A)(A))
			((B)(B))
			((OpCode)(OpCode))
			((Result)(Result))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 2 0 27(_arch(_uni))))
		(_sig(_int B 2 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 29(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 29(_arch(_uni))))
		(_sig(_int Result 2 0 31(_arch(_uni))))
		(_sig(_int Carry -1 0 32(_arch(_uni))))
		(_sig(_int Zero -1 0 33(_arch(_uni))))
		(_sig(_int Sign -1 0 34(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(0)))))
			(line__56(_arch 1 0 56(_prcs(_trgt(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463490)
		(33686018 50529026)
		(50463490)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000036 55 408 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 66 (alu_tb))
	(_version vef)
	(_time 1720363061555 2024.07.07 18:07:41)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code f2f6f2a2f5a4a5e5f6f3e0a8a6f4a7f4f1f4faf7a4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000051 55 3884          1720365143925 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720365143926 2024.07.07 18:42:23)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code 3969683d306f682f323629626d3f3a3e393e3c3f3a)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((clk)(clk))
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1696          1720365226417 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 18))
	(_version vef)
	(_time 1720365226418 2024.07.07 18:43:46)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 6e6b3b6e68383f78696d2d353a686f683d696b686f)
	(_ent
		(_time 1720362128757)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 1 0 10(_ent(_in))))
		(_port(_int Result 0 0 11(_ent(_out))))
		(_port(_int Carry -1 0 12(_ent(_out))))
		(_port(_int Zero -1 0 13(_ent(_out))))
		(_port(_int Sign -1 0 14(_ent(_out))))
		(_sig(_int next_z -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int next_s -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int next_c -1 0 21(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22(_array -1((_dto i 8 i 0)))))
		(_sig(_int res 2 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~132 0 46(_array -1((_dto i 8 i 0)))))
		(_var(_int Temp_Result 3 0 46(_prcs 1)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8)(9)(10)(5)(6)(7))(_sens(0)(8)(9)(10)(11(d_7_0))(11(7))(11(8))(3))(_dssslsensitivity 1))))
			(line__45(_arch 1 0 45(_prcs(_simple)(_trgt(11)(4))(_sens(1)(2)(3))(_read(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463490)
		(33686018 33686018)
		(33686018 33686018 2)
		(33686018 2)
		(131586)
		(33686018 33686018 2)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1130          1720365226482 Behavioral
(_unit VHDL(pc_unit 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720365226483 2024.07.07 18:43:46)
	(_source(\../src/PC_Unit.vhd\))
	(_parameters tan)
	(_code aca8f8fbfcf8aebba8ffe9f6f4aba8abacaaafa9fa)
	(_ent
		(_time 1720348378051)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_port(_int branch -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int offset 0 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~12 0 11(_scalar (_to i 0 i 511))))
		(_port(_int PC 1 0 11(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC_next 2 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)(5))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1537          1720365226538 Behavioral
(_unit VHDL(memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720365226539 2024.07.07 18:43:46)
	(_source(\../src/Memory_Unit.vhd\))
	(_parameters tan)
	(_code ebeeebb8bcbcebfdbcb9f9b0b3eebdeceeedbeede2)
	(_ent
		(_time 1720280199545)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \8\ (_ent gms((i 8)))))
		(_gen(_int DataWidth -1 0 6 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto i 511 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(5)(6))(_sens(0)(2)(3)(4)(6))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1489          1720365226599 Behavioral
(_unit VHDL(register_bank 0 7(behavioral 0 20))
	(_version vef)
	(_time 1720365226600 2024.07.07 18:43:46)
	(_source(\../src/Register_Bank.vhd\))
	(_parameters tan)
	(_code 292d7e2d257e7a3f222c3a727c2f2c2e2b2c7f2f2b)
	(_ent
		(_time 1720187812919)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ReadReg1 0 0 11(_ent(_in))))
		(_port(_int ReadReg2 0 0 12(_ent(_in))))
		(_port(_int WriteReg 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1((_dto i 7 i 0)))))
		(_port(_int WriteData 1 0 14(_ent(_in))))
		(_port(_int ReadData1 1 0 15(_ent(_out))))
		(_port(_int ReadData2 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int reg_array 0 21(_array 2((_to i 0 i 7)))))
		(_sig(_int Registers 3 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__33(_arch 1 0 33(_assignment(_trgt(6))(_sens(2)(8))(_mon))))
			(line__34(_arch 2 0 34(_assignment(_trgt(7))(_sens(3)(8))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1324          1720365226651 Behavioral
(_unit VHDL(control_unit 0 5(behavioral 0 21))
	(_version vef)
	(_time 1720365226652 2024.07.07 18:43:46)
	(_source(\../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code 585d0e5b060f594f5a0a4a025f5e0b5d0e5f5d5e0d)
	(_ent
		(_time 1720278720057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 0 0 7(_ent(_in))))
		(_port(_int Z -1 0 8(_ent(_in))))
		(_port(_int S -1 0 9(_ent(_in))))
		(_port(_int RegWrite -1 0 10(_ent(_out))))
		(_port(_int MemRead -1 0 11(_ent(_out))))
		(_port(_int MemWrite -1 0 12(_ent(_out))))
		(_port(_int ALUSrc -1 0 13(_ent(_out))))
		(_port(_int Branch -1 0 14(_ent(_out))))
		(_port(_int ALUOp 0 0 15(_ent(_out))))
		(_port(_int Reg2Loc -1 0 16(_ent(_out))))
		(_port(_int MemToReg -1 0 17(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1931          1720365226706 Behavioral
(_unit VHDL(instruction_memory_unit 0 6(behavioral 0 19))
	(_version vef)
	(_time 1720365226707 2024.07.07 18:43:46)
	(_source(\../src/Instruction_Memory_Unit.vhd\))
	(_parameters tan usedpackagebody)
	(_code 9792cb98c5c1c08091c585ccc391949093919e91c1)
	(_ent
		(_time 1720360777087)
	)
	(_object
		(_gen(_int AddrWidth -1 0 7 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 8 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 11(_ent(_in))))
		(_port(_int MemWrite -2 0 12(_ent(_in))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~12 0 13(_scalar (_dto c 2 i 0))))
		(_port(_int Address 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int DataIn 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 15(_array -2((_dto c 4 i 0)))))
		(_port(_int DataOut 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8-1~downto~0}~13 0 20(_array -2((_dto i 7 i 0)))))
		(_type(_int MyMem 0 20(_array 3((_dto c 5 i 0)))))
		(_sig(_int mem 4 0 33(_arch(_uni(_code 6)))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(5(d_15_8))(5(d_7_0))(6))(_sens(0)(2)(3)(4(d_15_8))(4(d_7_0))(6))(_dssslsensitivity 1)(_read(1)))))
		)
		(_subprogram
			(_int InitRamFromFile 1 0 22(_arch(_func 4 -3)))
			(_ext READLINE(2 0))
			(_ext READ(3 6))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1936548210 1952539694 97)
	)
	(_model . Behavioral 7 -1)
)
I 000051 55 3884          1720365226767 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720365226768 2024.07.07 18:43:46)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code c5c09391c09394d3cecad59e91c3c6c2c5c2c0c3c6)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((clk)(clk))
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000056 55 1664          1720365226818 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720365226819 2024.07.07 18:43:46)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 04015103005255115103105e570207030403010152)
	(_ent
		(_time 1720343457734)
	)
	(_comp
		(CPU
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int IMR -1 0 16(_ent (_in))))
				(_port(_int IMW -1 0 17(_ent (_in))))
				(_port(_int INST 0 0 18(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp CPU)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IMR)(IMR))
			((IMW)(IMW))
			((INST)(INST))
		)
		(_use(_ent . CPU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int IMR -1 0 24(_arch(_uni))))
		(_sig(_int IMW -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int INST 1 0 26(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0)))))
			(line__45(_arch 1 0 45(_assignment(_alias((reset)(_string \"0"\)))(_trgt(1)))))
			(line__46(_arch 2 0 46(_assignment(_alias((IMR)(_string \"1"\)))(_trgt(2)))))
			(line__47(_arch 3 0 47(_assignment(_alias((IMW)(_string \"0"\)))(_trgt(3)))))
			(line__48(_arch 4 0 48(_assignment(_trgt(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 51 (cpu_tb))
	(_version vef)
	(_time 1720365226844 2024.07.07 18:43:46)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 14104613154243031015064e4012411217121c1142)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CPU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2574          1720365226891 TB_ARCHITECTURE
(_unit VHDL(instruction_memory_unit_tb 0 7(tb_architecture 0 14))
	(_version vef)
	(_time 1720365226892 2024.07.07 18:43:46)
	(_source(\../src/TestBench/instruction_memory_unit_TB.vhd\))
	(_parameters tan)
	(_code 42471d4015141555424d50191644414546444b4414)
	(_ent
		(_time 1720360656424)
	)
	(_comp
		(Instruction_Memory_Unit
			(_object
				(_gen(_int AddrWidth -1 0 18(_ent((i 9)))))
				(_gen(_int DataWidth -1 0 19(_ent((i 16)))))
				(_port(_int clk -2 0 21(_ent (_in))))
				(_port(_int MemRead -2 0 22(_ent (_in))))
				(_port(_int MemWrite -2 0 23(_ent (_in))))
				(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~13 0 24(_scalar (_dto c 2 i 0))))
				(_port(_int Address 2 0 24(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 25(_array -2((_dto c 3 i 0)))))
				(_port(_int DataIn 3 0 25(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~132 0 26(_array -2((_dto c 4 i 0)))))
				(_port(_int DataOut 4 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Instruction_Memory_Unit)
		(_gen
			((AddrWidth)(_code 5))
			((DataWidth)(_code 6))
		)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(Address))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use(_ent . Instruction_Memory_Unit)
			(_gen
				((AddrWidth)(_code 7))
				((DataWidth)(_code 8))
			)
			(_port
				((clk)(clk))
				((MemRead)(MemRead))
				((MemWrite)(MemWrite))
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_gen(_int AddrWidth -1 0 10 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 11 \16\ (_ent gms((i 16)))))
		(_sig(_int clk -2 0 30(_arch(_uni((i 2))))))
		(_sig(_int MemRead -2 0 31(_arch(_uni))))
		(_sig(_int MemWrite -2 0 32(_arch(_uni))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~133 0 33(_scalar (_dto c 9 i 0))))
		(_sig(_int Address 0 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~135 0 34(_array -2((_dto c 10 i 0)))))
		(_sig(_int DataIn 1 0 34(_arch(_uni))))
		(_sig(_int DataOut 1 0 36(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(0))(_sens(0)))))
			(line__60(_arch 1 0 60(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50529027 33686018 33686275)
	)
	(_model . TB_ARCHITECTURE 11 -1)
)
I 000056 55 635 0 testbench_for_instruction_memory_unit
(_configuration VHDL (testbench_for_instruction_memory_unit 0 75 (instruction_memory_unit_tb))
	(_version vef)
	(_time 1720365226910 2024.07.07 18:43:46)
	(_source(\../src/TestBench/instruction_memory_unit_TB.vhd\))
	(_parameters tan)
	(_code 6266306265343575666370383664376461646a6734)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Instruction_Memory_Unit behavioral
				(_port
					((clk)(clk))
					((MemRead)(MemRead))
					((MemWrite)(MemWrite))
					((Address)(Address))
					((DataIn)(DataIn))
					((DataOut)(DataOut))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1615          1720365226961 TB_ARCHITECTURE
(_unit VHDL(pc_unit_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720365226962 2024.07.07 18:43:46)
	(_source(\../src/TestBench/pc_unit_TB.vhd\))
	(_parameters tan)
	(_code 9195c79e93c593869790d4cbc9969594c796959793)
	(_ent
		(_time 1720348312382)
	)
	(_comp
		(PC_Unit
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int branch -1 0 16(_ent (_in))))
				(_port(_int offset 0 0 17(_ent (_in))))
				(_port(_int PC 1 0 18(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 34(_comp PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(branch))
			((offset)(offset))
			((PC)(PC))
		)
		(_use(_ent . PC_Unit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 18(_scalar (_to i 0 i 511))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int branch -1 0 24(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 25(_array -1((_dto i 7 i 0)))))
		(_sig(_int offset 2 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~511~133 0 26(_scalar (_to i 0 i 511))))
		(_sig(_int PC 3 0 26(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463490)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000040 55 398 0 testbench_for_pc_unit
(_configuration VHDL (testbench_for_pc_unit 0 58 (pc_unit_tb))
	(_version vef)
	(_time 1720365226977 2024.07.07 18:43:46)
	(_source(\../src/TestBench/pc_unit_TB.vhd\))
	(_parameters tan)
	(_code a0a4f2f7a5f6f7b7a4a1b2faf4a6f5a6a3a6a8a5f6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . PC_Unit behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1942          1720365227025 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720365227026 2024.07.07 18:43:47)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code cfca989aca999eda9a9edb959cc9cec99cc8caca99)
	(_ent
		(_time 1720362380169)
	)
	(_comp
		(ALU
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int A 0 0 16(_ent (_in))))
				(_port(_int B 0 0 17(_ent (_in))))
				(_port(_int OpCode 1 0 18(_ent (_in))))
				(_port(_int Result 0 0 19(_ent (_out))))
				(_port(_int Carry -1 0 20(_ent (_out))))
				(_port(_int Zero -1 0 21(_ent (_out))))
				(_port(_int Sign -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((clk)(clk))
			((A)(A))
			((B)(B))
			((OpCode)(OpCode))
			((Result)(Result))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 2 0 27(_arch(_uni))))
		(_sig(_int B 2 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 29(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 29(_arch(_uni))))
		(_sig(_int Result 2 0 31(_arch(_uni))))
		(_sig(_int Carry -1 0 32(_arch(_uni))))
		(_sig(_int Zero -1 0 33(_arch(_uni))))
		(_sig(_int Sign -1 0 34(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(0)))))
			(line__56(_arch 1 0 56(_prcs(_trgt(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463490)
		(33686018 50529026)
		(50463490)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000036 55 408 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 66 (alu_tb))
	(_version vef)
	(_time 1720365227043 2024.07.07 18:43:47)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code dfdb8d8d8c8988c8dbdecd858bd98ad9dcd9d7da89)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000051 55 1696          1720365303829 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 18))
	(_version vef)
	(_time 1720365303830 2024.07.07 18:45:03)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code cccc9f99cc9a9ddacbcf8f9798cacdca9fcbc9cacd)
	(_ent
		(_time 1720362128757)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 1 0 10(_ent(_in))))
		(_port(_int Result 0 0 11(_ent(_out))))
		(_port(_int Carry -1 0 12(_ent(_out))))
		(_port(_int Zero -1 0 13(_ent(_out))))
		(_port(_int Sign -1 0 14(_ent(_out))))
		(_sig(_int next_z -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int next_s -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int next_c -1 0 21(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22(_array -1((_dto i 8 i 0)))))
		(_sig(_int res 2 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~132 0 46(_array -1((_dto i 8 i 0)))))
		(_var(_int Temp_Result 3 0 46(_prcs 1)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8)(9)(10)(5)(6)(7))(_sens(0)(8)(9)(10)(11(d_7_0))(11(7))(11(8))(3))(_dssslsensitivity 1))))
			(line__45(_arch 1 0 45(_prcs(_simple)(_trgt(11)(4))(_sens(1)(2)(3))(_read(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463490)
		(33686018 33686018)
		(33686018 33686018 2)
		(33686018 2)
		(131586)
		(33686018 33686018 2)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1130          1720365303894 Behavioral
(_unit VHDL(pc_unit 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720365303895 2024.07.07 18:45:03)
	(_source(\../src/PC_Unit.vhd\))
	(_parameters tan)
	(_code 1a1b491d484e180d1e495f40421d1e1d1a1c191f4c)
	(_ent
		(_time 1720348378051)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_port(_int branch -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int offset 0 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~12 0 11(_scalar (_to i 0 i 511))))
		(_port(_int PC 1 0 11(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC_next 2 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(5)(4))(_sens(0)(1)(5)(2)(3))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1537          1720365303949 Behavioral
(_unit VHDL(memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720365303950 2024.07.07 18:45:03)
	(_source(\../src/Memory_Unit.vhd\))
	(_parameters tan)
	(_code 49494e4b451e495f1e1b5b12114c1f4e4c4f1c4f40)
	(_ent
		(_time 1720280199545)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \8\ (_ent gms((i 8)))))
		(_gen(_int DataWidth -1 0 6 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto i 511 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(6)(5))(_sens(0)(6)(2)(3)(4))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1489          1720365304013 Behavioral
(_unit VHDL(register_bank 0 7(behavioral 0 20))
	(_version vef)
	(_time 1720365304014 2024.07.07 18:45:04)
	(_source(\../src/Register_Bank.vhd\))
	(_parameters tan)
	(_code 8786d68985d0d4918c8294dcd28182808582d18185)
	(_ent
		(_time 1720187812919)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ReadReg1 0 0 11(_ent(_in))))
		(_port(_int ReadReg2 0 0 12(_ent(_in))))
		(_port(_int WriteReg 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1((_dto i 7 i 0)))))
		(_port(_int WriteData 1 0 14(_ent(_in))))
		(_port(_int ReadData1 1 0 15(_ent(_out))))
		(_port(_int ReadData2 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int reg_array 0 21(_array 2((_to i 0 i 7)))))
		(_sig(_int Registers 3 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__33(_arch 1 0 33(_assignment(_trgt(6))(_sens(8)(2))(_mon))))
			(line__34(_arch 2 0 34(_assignment(_trgt(7))(_sens(8)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1324          1720365304070 Behavioral
(_unit VHDL(control_unit 0 5(behavioral 0 21))
	(_version vef)
	(_time 1720365304071 2024.07.07 18:45:04)
	(_source(\../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code c6c696939691c7d1c494d49cc1c095c390c1c3c093)
	(_ent
		(_time 1720278720057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 0 0 7(_ent(_in))))
		(_port(_int Z -1 0 8(_ent(_in))))
		(_port(_int S -1 0 9(_ent(_in))))
		(_port(_int RegWrite -1 0 10(_ent(_out))))
		(_port(_int MemRead -1 0 11(_ent(_out))))
		(_port(_int MemWrite -1 0 12(_ent(_out))))
		(_port(_int ALUSrc -1 0 13(_ent(_out))))
		(_port(_int Branch -1 0 14(_ent(_out))))
		(_port(_int ALUOp 0 0 15(_ent(_out))))
		(_port(_int Reg2Loc -1 0 16(_ent(_out))))
		(_port(_int MemToReg -1 0 17(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1931          1720365304123 Behavioral
(_unit VHDL(instruction_memory_unit 0 6(behavioral 0 19))
	(_version vef)
	(_time 1720365304124 2024.07.07 18:45:04)
	(_source(\../src/Instruction_Memory_Unit.vhd\))
	(_parameters tan usedpackagebody)
	(_code f5f5afa5a5a3a2e2f3a7e7aea1f3f6f2f1f3fcf3a3)
	(_ent
		(_time 1720360777087)
	)
	(_object
		(_gen(_int AddrWidth -1 0 7 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 8 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 11(_ent(_in))))
		(_port(_int MemWrite -2 0 12(_ent(_in))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~12 0 13(_scalar (_dto c 2 i 0))))
		(_port(_int Address 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int DataIn 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 15(_array -2((_dto c 4 i 0)))))
		(_port(_int DataOut 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8-1~downto~0}~13 0 20(_array -2((_dto i 7 i 0)))))
		(_type(_int MyMem 0 20(_array 3((_dto c 5 i 0)))))
		(_sig(_int mem 4 0 33(_arch(_uni(_code 6)))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(5(d_15_8))(5(d_7_0))(6))(_sens(0)(2)(3)(4(d_15_8))(4(d_7_0))(6))(_dssslsensitivity 1)(_read(1)))))
		)
		(_subprogram
			(_int InitRamFromFile 1 0 22(_arch(_func 4 -3)))
			(_ext READLINE(2 0))
			(_ext READ(3 6))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1936548210 1952539694 97)
	)
	(_model . Behavioral 7 -1)
)
I 000051 55 3884          1720365304182 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720365304183 2024.07.07 18:45:04)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code 3333643730656225383c2368673530343334363530)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((clk)(clk))
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000056 55 1426          1720365304232 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720365304233 2024.07.07 18:45:04)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 626235636034337737607638316461656265676734)
	(_ent
		(_time 1720343457734)
	)
	(_comp
		(CPU
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int IMR -1 0 16(_ent (_in))))
				(_port(_int IMW -1 0 17(_ent (_in))))
				(_port(_int INST 0 0 18(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp CPU)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IMR)(IMR))
			((IMW)(IMW))
			((INST)(INST))
		)
		(_use(_ent . CPU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int IMR -1 0 24(_arch(_uni))))
		(_sig(_int IMW -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int INST 1 0 26(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0)))))
			(line__45(_arch 1 0 45(_prcs(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 56 (cpu_tb))
	(_version vef)
	(_time 1720365304247 2024.07.07 18:45:04)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 7273227375242565767360282674277471747a7724)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CPU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2574          1720365304295 TB_ARCHITECTURE
(_unit VHDL(instruction_memory_unit_tb 0 7(tb_architecture 0 14))
	(_version vef)
	(_time 1720365304296 2024.07.07 18:45:04)
	(_source(\../src/TestBench/instruction_memory_unit_TB.vhd\))
	(_parameters tan)
	(_code a1a1fcf6f5f7f6b6a1aeb3faf5a7a2a6a5a7a8a7f7)
	(_ent
		(_time 1720360656424)
	)
	(_comp
		(Instruction_Memory_Unit
			(_object
				(_gen(_int AddrWidth -1 0 18(_ent((i 9)))))
				(_gen(_int DataWidth -1 0 19(_ent((i 16)))))
				(_port(_int clk -2 0 21(_ent (_in))))
				(_port(_int MemRead -2 0 22(_ent (_in))))
				(_port(_int MemWrite -2 0 23(_ent (_in))))
				(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~13 0 24(_scalar (_dto c 2 i 0))))
				(_port(_int Address 2 0 24(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 25(_array -2((_dto c 3 i 0)))))
				(_port(_int DataIn 3 0 25(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~132 0 26(_array -2((_dto c 4 i 0)))))
				(_port(_int DataOut 4 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Instruction_Memory_Unit)
		(_gen
			((AddrWidth)(_code 5))
			((DataWidth)(_code 6))
		)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(Address))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use(_ent . Instruction_Memory_Unit)
			(_gen
				((AddrWidth)(_code 7))
				((DataWidth)(_code 8))
			)
			(_port
				((clk)(clk))
				((MemRead)(MemRead))
				((MemWrite)(MemWrite))
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_gen(_int AddrWidth -1 0 10 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 11 \16\ (_ent gms((i 16)))))
		(_sig(_int clk -2 0 30(_arch(_uni((i 2))))))
		(_sig(_int MemRead -2 0 31(_arch(_uni))))
		(_sig(_int MemWrite -2 0 32(_arch(_uni))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~133 0 33(_scalar (_dto c 9 i 0))))
		(_sig(_int Address 0 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~135 0 34(_array -2((_dto c 10 i 0)))))
		(_sig(_int DataIn 1 0 34(_arch(_uni))))
		(_sig(_int DataOut 1 0 36(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(0))(_sens(0)))))
			(line__60(_arch 1 0 60(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50529027 33686018 33686275)
	)
	(_model . TB_ARCHITECTURE 11 -1)
)
I 000056 55 635 0 testbench_for_instruction_memory_unit
(_configuration VHDL (testbench_for_instruction_memory_unit 0 75 (instruction_memory_unit_tb))
	(_version vef)
	(_time 1720365304313 2024.07.07 18:45:04)
	(_source(\../src/TestBench/instruction_memory_unit_TB.vhd\))
	(_parameters tan)
	(_code b0b1e0e4b5e6e7a7b4b1a2eae4b6e5b6b3b6b8b5e6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Instruction_Memory_Unit behavioral
				(_port
					((clk)(clk))
					((MemRead)(MemRead))
					((MemWrite)(MemWrite))
					((Address)(Address))
					((DataIn)(DataIn))
					((DataOut)(DataOut))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1615          1720365304363 TB_ARCHITECTURE
(_unit VHDL(pc_unit_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720365304364 2024.07.07 18:45:04)
	(_source(\../src/TestBench/pc_unit_TB.vhd\))
	(_parameters tan)
	(_code efeebbbcbabbedf8e9eeaab5b7e8ebeab9e8ebe9ed)
	(_ent
		(_time 1720348312382)
	)
	(_comp
		(PC_Unit
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int branch -1 0 16(_ent (_in))))
				(_port(_int offset 0 0 17(_ent (_in))))
				(_port(_int PC 1 0 18(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 34(_comp PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(branch))
			((offset)(offset))
			((PC)(PC))
		)
		(_use(_ent . PC_Unit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 18(_scalar (_to i 0 i 511))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int branch -1 0 24(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 25(_array -1((_dto i 7 i 0)))))
		(_sig(_int offset 2 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~511~133 0 26(_scalar (_to i 0 i 511))))
		(_sig(_int PC 3 0 26(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463490)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000040 55 398 0 testbench_for_pc_unit
(_configuration VHDL (testbench_for_pc_unit 0 58 (pc_unit_tb))
	(_version vef)
	(_time 1720365304378 2024.07.07 18:45:04)
	(_source(\../src/TestBench/pc_unit_TB.vhd\))
	(_parameters tan)
	(_code efeebfbcbcb9b8f8ebeefdb5bbe9bae9ece9e7eab9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . PC_Unit behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1942          1720365304434 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720365304435 2024.07.07 18:45:04)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 2d2d79292a7b7c38787c39777e2b2c2b7e2a28287b)
	(_ent
		(_time 1720362380169)
	)
	(_comp
		(ALU
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int A 0 0 16(_ent (_in))))
				(_port(_int B 0 0 17(_ent (_in))))
				(_port(_int OpCode 1 0 18(_ent (_in))))
				(_port(_int Result 0 0 19(_ent (_out))))
				(_port(_int Carry -1 0 20(_ent (_out))))
				(_port(_int Zero -1 0 21(_ent (_out))))
				(_port(_int Sign -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((clk)(clk))
			((A)(A))
			((B)(B))
			((OpCode)(OpCode))
			((Result)(Result))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 2 0 27(_arch(_uni))))
		(_sig(_int B 2 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 29(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 29(_arch(_uni))))
		(_sig(_int Result 2 0 31(_arch(_uni))))
		(_sig(_int Carry -1 0 32(_arch(_uni))))
		(_sig(_int Zero -1 0 33(_arch(_uni))))
		(_sig(_int Sign -1 0 34(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(0)))))
			(line__56(_arch 1 0 56(_prcs(_trgt(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463490)
		(33686018 50529026)
		(50463490)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000036 55 408 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 66 (alu_tb))
	(_version vef)
	(_time 1720365304449 2024.07.07 18:45:04)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 3d3c6c386c6b6a2a393c2f67693b683b3e3b35386b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000051 55 3884          1720365309938 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720365309939 2024.07.07 18:45:09)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code a9a7a9ffa0fff8bfa2a6b9f2fdafaaaea9aeacafaa)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((clk)(clk))
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000056 55 1426          1720365310273 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720365310274 2024.07.07 18:45:10)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 010f0706005750145403155b520702060106040457)
	(_ent
		(_time 1720343457734)
	)
	(_comp
		(CPU
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int IMR -1 0 16(_ent (_in))))
				(_port(_int IMW -1 0 17(_ent (_in))))
				(_port(_int INST 0 0 18(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp CPU)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IMR)(IMR))
			((IMW)(IMW))
			((INST)(INST))
		)
		(_use(_ent . CPU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int IMR -1 0 24(_arch(_uni))))
		(_sig(_int IMW -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int INST 1 0 26(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0)))))
			(line__45(_arch 1 0 45(_prcs(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 56 (cpu_tb))
	(_version vef)
	(_time 1720365310291 2024.07.07 18:45:10)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 111e1016154746061510034b451744171217191447)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CPU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 3884          1720365423380 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720365423381 2024.07.07 18:47:03)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code d6d38085d08087c0ddd9c68d82d0d5d1d6d1d3d0d5)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((clk)(clk))
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000056 55 1426          1720365423703 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720365423704 2024.07.07 18:47:03)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 0f0d0c0859595e1a5a0d1b555c090c080f080a0a59)
	(_ent
		(_time 1720343457734)
	)
	(_comp
		(CPU
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int IMR -1 0 16(_ent (_in))))
				(_port(_int IMW -1 0 17(_ent (_in))))
				(_port(_int INST 0 0 18(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp CPU)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IMR)(IMR))
			((IMW)(IMW))
			((INST)(INST))
		)
		(_use(_ent . CPU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int IMR -1 0 24(_arch(_uni))))
		(_sig(_int IMW -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int INST 1 0 26(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0)))))
			(line__45(_arch 1 0 45(_prcs(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 56 (cpu_tb))
	(_version vef)
	(_time 1720365423720 2024.07.07 18:47:03)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 1f1c1b184c4948081b1e0d454b194a191c19171a49)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CPU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 3884          1720365524541 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720365524542 2024.07.07 18:48:44)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code fbaef1aaa9adaaedf0f4eba0affdf8fcfbfcfefdf8)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((clk)(clk))
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000056 55 1426          1720365524863 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720365524864 2024.07.07 18:48:44)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 431612404015125616415719104540444344464615)
	(_ent
		(_time 1720343457734)
	)
	(_comp
		(CPU
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int IMR -1 0 16(_ent (_in))))
				(_port(_int IMW -1 0 17(_ent (_in))))
				(_port(_int INST 0 0 18(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp CPU)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IMR)(IMR))
			((IMW)(IMW))
			((INST)(INST))
		)
		(_use(_ent . CPU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int IMR -1 0 24(_arch(_uni))))
		(_sig(_int IMW -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int INST 1 0 26(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0)))))
			(line__45(_arch 1 0 45(_prcs(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 56 (cpu_tb))
	(_version vef)
	(_time 1720365524880 2024.07.07 18:48:44)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 5206045155040545565340080654075451545a5704)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CPU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 3884          1720365728993 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720365728994 2024.07.07 18:52:08)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code a0f3abf6a0f6f1b6abafb0fbf4a6a3a7a0a7a5a6a3)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((clk)(clk))
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000056 55 1426          1720365729378 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720365729379 2024.07.07 18:52:09)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 26757423207077337324327c752025212621232370)
	(_ent
		(_time 1720343457734)
	)
	(_comp
		(CPU
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int IMR -1 0 16(_ent (_in))))
				(_port(_int IMW -1 0 17(_ent (_in))))
				(_port(_int INST 0 0 18(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp CPU)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IMR)(IMR))
			((IMW)(IMW))
			((INST)(INST))
		)
		(_use(_ent . CPU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int IMR -1 0 24(_arch(_uni))))
		(_sig(_int IMW -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int INST 1 0 26(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0)))))
			(line__45(_arch 1 0 45(_prcs(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 56 (cpu_tb))
	(_version vef)
	(_time 1720365729394 2024.07.07 18:52:09)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 36646333356061213237246c6230633035303e3360)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CPU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 3884          1720365746991 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720365746992 2024.07.07 18:52:26)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code f0f4a6a1f0a6a1e6fbffe0aba4f6f3f7f0f7f5f6f3)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((clk)(clk))
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000056 55 1426          1720365747612 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720365747613 2024.07.07 18:52:27)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 61646360603730743463753b326762666166646437)
	(_ent
		(_time 1720343457734)
	)
	(_comp
		(CPU
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int IMR -1 0 16(_ent (_in))))
				(_port(_int IMW -1 0 17(_ent (_in))))
				(_port(_int INST 0 0 18(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp CPU)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IMR)(IMR))
			((IMW)(IMW))
			((INST)(INST))
		)
		(_use(_ent . CPU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int IMR -1 0 24(_arch(_uni))))
		(_sig(_int IMW -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int INST 1 0 26(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0)))))
			(line__45(_arch 1 0 45(_prcs(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 56 (cpu_tb))
	(_version vef)
	(_time 1720365747627 2024.07.07 18:52:27)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 70747571752627677471622a247625767376787526)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CPU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 3884          1720365928522 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720365928523 2024.07.07 18:55:28)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code 0b5b0c0c595d5a1d00041b505f0d080c0b0c0e0d08)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((clk)(clk))
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000056 55 1426          1720365928844 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720365928845 2024.07.07 18:55:28)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 530355515005024606514709005550545354565605)
	(_ent
		(_time 1720343457734)
	)
	(_comp
		(CPU
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int IMR -1 0 16(_ent (_in))))
				(_port(_int IMW -1 0 17(_ent (_in))))
				(_port(_int INST 0 0 18(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp CPU)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IMR)(IMR))
			((IMW)(IMW))
			((INST)(INST))
		)
		(_use(_ent . CPU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int IMR -1 0 24(_arch(_uni))))
		(_sig(_int IMW -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int INST 1 0 26(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0)))))
			(line__45(_arch 1 0 45(_prcs(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 56 (cpu_tb))
	(_version vef)
	(_time 1720365928860 2024.07.07 18:55:28)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 5302525055050444575241090755065550555b5605)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CPU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 3884          1720366944710 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720366944711 2024.07.07 19:12:24)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code 8786818880d1d6918c8897dcd38184808780828184)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((clk)(clk))
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000056 55 1426          1720366945147 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720366945148 2024.07.07 19:12:25)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 3c3d38386f6a6d29693e28666f3a3f3b3c3b39396a)
	(_ent
		(_time 1720343457734)
	)
	(_comp
		(CPU
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int IMR -1 0 16(_ent (_in))))
				(_port(_int IMW -1 0 17(_ent (_in))))
				(_port(_int INST 0 0 18(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp CPU)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IMR)(IMR))
			((IMW)(IMW))
			((INST)(INST))
		)
		(_use(_ent . CPU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int IMR -1 0 24(_arch(_uni))))
		(_sig(_int IMW -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int INST 1 0 26(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0)))))
			(line__45(_arch 1 0 45(_prcs(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 56 (cpu_tb))
	(_version vef)
	(_time 1720366945164 2024.07.07 19:12:25)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 4c4c4f4e1a1a1b5b484d5e16184a194a4f4a44491a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CPU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1426          1720367183225 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720367183226 2024.07.07 19:16:23)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 3a3d303e6b6c6b2f6f382e60693c393d3a3d3f3f6c)
	(_ent
		(_time 1720343457734)
	)
	(_comp
		(CPU
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int IMR -1 0 16(_ent (_in))))
				(_port(_int IMW -1 0 17(_ent (_in))))
				(_port(_int INST 0 0 18(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp CPU)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IMR)(IMR))
			((IMW)(IMW))
			((INST)(INST))
		)
		(_use(_ent . CPU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int IMR -1 0 24(_arch(_uni))))
		(_sig(_int IMW -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int INST 1 0 26(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0)))))
			(line__45(_arch 1 0 45(_prcs(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 56 (cpu_tb))
	(_version vef)
	(_time 1720367183243 2024.07.07 19:16:23)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 4a4c47481e1c1d5d4e4b58101e4c1f4c494c424f1c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CPU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 3884          1720367185898 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720367185899 2024.07.07 19:16:25)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code aaaeaafcfbfcfbbca1a5baf1feaca9adaaadafaca9)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((clk)(clk))
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000056 55 1426          1720367186288 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720367186289 2024.07.07 19:16:26)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 31353735306760246433256b623732363136343467)
	(_ent
		(_time 1720343457734)
	)
	(_comp
		(CPU
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int IMR -1 0 16(_ent (_in))))
				(_port(_int IMW -1 0 17(_ent (_in))))
				(_port(_int INST 0 0 18(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp CPU)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IMR)(IMR))
			((IMW)(IMW))
			((INST)(INST))
		)
		(_use(_ent . CPU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int IMR -1 0 24(_arch(_uni))))
		(_sig(_int IMW -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int INST 1 0 26(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0)))))
			(line__45(_arch 1 0 45(_prcs(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 56 (cpu_tb))
	(_version vef)
	(_time 1720367186305 2024.07.07 19:16:26)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 40454142451617574441521a144615464346484516)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CPU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 3884          1720367478658 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720367478659 2024.07.07 19:21:18)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code 4847194b401e195e434758131c4e4b4f484f4d4e4b)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((clk)(clk))
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000056 55 1426          1720367479125 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720367479126 2024.07.07 19:21:19)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 0d025a0a595b5c18580f19575e0b0e0a0d0a08085b)
	(_ent
		(_time 1720343457734)
	)
	(_comp
		(CPU
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int IMR -1 0 16(_ent (_in))))
				(_port(_int IMW -1 0 17(_ent (_in))))
				(_port(_int INST 0 0 18(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp CPU)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IMR)(IMR))
			((IMW)(IMW))
			((INST)(INST))
		)
		(_use(_ent . CPU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int IMR -1 0 24(_arch(_uni))))
		(_sig(_int IMW -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int INST 1 0 26(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0)))))
			(line__45(_arch 1 0 45(_prcs(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 56 (cpu_tb))
	(_version vef)
	(_time 1720367479142 2024.07.07 19:21:19)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 1c124c1b4a4a4b0b181d0e46481a491a1f1a14194a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CPU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1696          1720367928115 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 18))
	(_version vef)
	(_time 1720367928116 2024.07.07 19:28:48)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code f5f4f2a5a3a3a4e3f2f6b6aea1f3f4f3a6f2f0f3f4)
	(_ent
		(_time 1720362128757)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 1 0 10(_ent(_in))))
		(_port(_int Result 0 0 11(_ent(_out))))
		(_port(_int Carry -1 0 12(_ent(_out))))
		(_port(_int Zero -1 0 13(_ent(_out))))
		(_port(_int Sign -1 0 14(_ent(_out))))
		(_sig(_int next_z -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int next_s -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int next_c -1 0 21(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22(_array -1((_dto i 8 i 0)))))
		(_sig(_int res 2 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~132 0 46(_array -1((_dto i 8 i 0)))))
		(_var(_int Temp_Result 3 0 46(_prcs 1)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8)(9)(10)(5)(6)(7))(_sens(0)(8)(9)(10)(11(d_7_0))(11(7))(11(8))(3))(_dssslsensitivity 1))))
			(line__45(_arch 1 0 45(_prcs(_simple)(_trgt(11)(4))(_sens(1)(2)(3))(_read(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463490)
		(33686018 33686018)
		(33686018 33686018 2)
		(33686018 2)
		(131586)
		(33686018 33686018 2)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1130          1720367928183 Behavioral
(_unit VHDL(pc_unit 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720367928184 2024.07.07 19:28:48)
	(_source(\../src/PC_Unit.vhd\))
	(_parameters tan)
	(_code 3333343633673124376076696b3437343335303665)
	(_ent
		(_time 1720348378051)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_port(_int branch -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int offset 0 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~12 0 11(_scalar (_to i 0 i 511))))
		(_port(_int PC 1 0 11(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC_next 2 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)(5))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1537          1720367928240 Behavioral
(_unit VHDL(memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720367928241 2024.07.07 19:28:48)
	(_source(\../src/Memory_Unit.vhd\))
	(_parameters tan)
	(_code 7273217375257264252060292a772475777427747b)
	(_ent
		(_time 1720280199545)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \8\ (_ent gms((i 8)))))
		(_gen(_int DataWidth -1 0 6 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto i 511 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(5)(6))(_sens(0)(2)(3)(4)(6))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1489          1720367928304 Behavioral
(_unit VHDL(register_bank 0 7(behavioral 0 20))
	(_version vef)
	(_time 1720367928305 2024.07.07 19:28:48)
	(_source(\../src/Register_Bank.vhd\))
	(_parameters tan)
	(_code b0b0b5e4b5e7e3a6bbb5a3ebe5b6b5b7b2b5e6b6b2)
	(_ent
		(_time 1720187812919)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ReadReg1 0 0 11(_ent(_in))))
		(_port(_int ReadReg2 0 0 12(_ent(_in))))
		(_port(_int WriteReg 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1((_dto i 7 i 0)))))
		(_port(_int WriteData 1 0 14(_ent(_in))))
		(_port(_int ReadData1 1 0 15(_ent(_out))))
		(_port(_int ReadData2 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int reg_array 0 21(_array 2((_to i 0 i 7)))))
		(_sig(_int Registers 3 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__33(_arch 1 0 33(_assignment(_trgt(6))(_sens(2)(8))(_mon))))
			(line__34(_arch 2 0 34(_assignment(_trgt(7))(_sens(3)(8))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1324          1720367928357 Behavioral
(_unit VHDL(control_unit 0 5(behavioral 0 21))
	(_version vef)
	(_time 1720367928358 2024.07.07 19:28:48)
	(_source(\../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code dfdedb8ddf88dec8dd8dcd85d8d98cda89d8dad98a)
	(_ent
		(_time 1720278720057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 0 0 7(_ent(_in))))
		(_port(_int Z -1 0 8(_ent(_in))))
		(_port(_int S -1 0 9(_ent(_in))))
		(_port(_int RegWrite -1 0 10(_ent(_out))))
		(_port(_int MemRead -1 0 11(_ent(_out))))
		(_port(_int MemWrite -1 0 12(_ent(_out))))
		(_port(_int ALUSrc -1 0 13(_ent(_out))))
		(_port(_int Branch -1 0 14(_ent(_out))))
		(_port(_int ALUOp 0 0 15(_ent(_out))))
		(_port(_int Reg2Loc -1 0 16(_ent(_out))))
		(_port(_int MemToReg -1 0 17(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1931          1720367928413 Behavioral
(_unit VHDL(instruction_memory_unit 0 6(behavioral 0 19))
	(_version vef)
	(_time 1720367928414 2024.07.07 19:28:48)
	(_source(\../src/Instruction_Memory_Unit.vhd\))
	(_parameters tan usedpackagebody)
	(_code 1e1f1f191e484909184c0c454a181d191a18171848)
	(_ent
		(_time 1720360777087)
	)
	(_object
		(_gen(_int AddrWidth -1 0 7 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 8 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 11(_ent(_in))))
		(_port(_int MemWrite -2 0 12(_ent(_in))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~12 0 13(_scalar (_dto c 2 i 0))))
		(_port(_int Address 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int DataIn 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 15(_array -2((_dto c 4 i 0)))))
		(_port(_int DataOut 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8-1~downto~0}~13 0 20(_array -2((_dto i 7 i 0)))))
		(_type(_int MyMem 0 20(_array 3((_dto c 5 i 0)))))
		(_sig(_int mem 4 0 33(_arch(_uni(_code 6)))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(5(d_15_8))(5(d_7_0))(6))(_sens(0)(2)(3)(4(d_15_8))(4(d_7_0))(6))(_dssslsensitivity 1)(_read(1)))))
		)
		(_subprogram
			(_int InitRamFromFile 1 0 22(_arch(_func 4 -3)))
			(_ext READLINE(2 0))
			(_ext READ(3 6))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1936548210 1952539694 97)
	)
	(_model . Behavioral 7 -1)
)
I 000051 55 3884          1720367928474 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720367928475 2024.07.07 19:28:48)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code 5c5d575e0f0a0d4a57534c07085a5f5b5c5b595a5f)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((clk)(clk))
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000056 55 1426          1720367928527 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720367928528 2024.07.07 19:28:48)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 8b8a8084d9ddda9ede899fd1d88d888c8b8c8e8edd)
	(_ent
		(_time 1720343457734)
	)
	(_comp
		(CPU
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int IMR -1 0 16(_ent (_in))))
				(_port(_int IMW -1 0 17(_ent (_in))))
				(_port(_int INST 0 0 18(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp CPU)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IMR)(IMR))
			((IMW)(IMW))
			((INST)(INST))
		)
		(_use(_ent . CPU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int IMR -1 0 24(_arch(_uni))))
		(_sig(_int IMW -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int INST 1 0 26(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0)))))
			(line__45(_arch 1 0 45(_prcs(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 56 (cpu_tb))
	(_version vef)
	(_time 1720367928543 2024.07.07 19:28:48)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 9b9b9794cccdcc8c9f9a89c1cf9dce9d989d939ecd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CPU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2574          1720367928591 TB_ARCHITECTURE
(_unit VHDL(instruction_memory_unit_tb 0 7(tb_architecture 0 14))
	(_version vef)
	(_time 1720367928592 2024.07.07 19:28:48)
	(_source(\../src/TestBench/instruction_memory_unit_TB.vhd\))
	(_parameters tan)
	(_code cacbcb9fce9c9dddcac5d8919eccc9cdceccc3cc9c)
	(_ent
		(_time 1720360656424)
	)
	(_comp
		(Instruction_Memory_Unit
			(_object
				(_gen(_int AddrWidth -1 0 18(_ent((i 9)))))
				(_gen(_int DataWidth -1 0 19(_ent((i 16)))))
				(_port(_int clk -2 0 21(_ent (_in))))
				(_port(_int MemRead -2 0 22(_ent (_in))))
				(_port(_int MemWrite -2 0 23(_ent (_in))))
				(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~13 0 24(_scalar (_dto c 2 i 0))))
				(_port(_int Address 2 0 24(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 25(_array -2((_dto c 3 i 0)))))
				(_port(_int DataIn 3 0 25(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~132 0 26(_array -2((_dto c 4 i 0)))))
				(_port(_int DataOut 4 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Instruction_Memory_Unit)
		(_gen
			((AddrWidth)(_code 5))
			((DataWidth)(_code 6))
		)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(Address))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use(_ent . Instruction_Memory_Unit)
			(_gen
				((AddrWidth)(_code 7))
				((DataWidth)(_code 8))
			)
			(_port
				((clk)(clk))
				((MemRead)(MemRead))
				((MemWrite)(MemWrite))
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_gen(_int AddrWidth -1 0 10 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 11 \16\ (_ent gms((i 16)))))
		(_sig(_int clk -2 0 30(_arch(_uni((i 2))))))
		(_sig(_int MemRead -2 0 31(_arch(_uni))))
		(_sig(_int MemWrite -2 0 32(_arch(_uni))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~133 0 33(_scalar (_dto c 9 i 0))))
		(_sig(_int Address 0 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~135 0 34(_array -2((_dto c 10 i 0)))))
		(_sig(_int DataIn 1 0 34(_arch(_uni))))
		(_sig(_int DataOut 1 0 36(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(0))(_sens(0)))))
			(line__60(_arch 1 0 60(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50529027 33686018 33686275)
	)
	(_model . TB_ARCHITECTURE 11 -1)
)
I 000056 55 635 0 testbench_for_instruction_memory_unit
(_configuration VHDL (testbench_for_instruction_memory_unit 0 75 (instruction_memory_unit_tb))
	(_version vef)
	(_time 1720367928611 2024.07.07 19:28:48)
	(_source(\../src/TestBench/instruction_memory_unit_TB.vhd\))
	(_parameters tan)
	(_code d9d9d58bd58f8eceddd8cb838ddf8cdfdadfd1dc8f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Instruction_Memory_Unit behavioral
				(_port
					((clk)(clk))
					((MemRead)(MemRead))
					((MemWrite)(MemWrite))
					((Address)(Address))
					((DataIn)(DataIn))
					((DataOut)(DataOut))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1615          1720367928671 TB_ARCHITECTURE
(_unit VHDL(pc_unit_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720367928672 2024.07.07 19:28:48)
	(_source(\../src/TestBench/pc_unit_TB.vhd\))
	(_parameters tan)
	(_code 1818111f134c1a0f1e195d42401f1c1d4e1f1c1e1a)
	(_ent
		(_time 1720348312382)
	)
	(_comp
		(PC_Unit
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int branch -1 0 16(_ent (_in))))
				(_port(_int offset 0 0 17(_ent (_in))))
				(_port(_int PC 1 0 18(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 34(_comp PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(branch))
			((offset)(offset))
			((PC)(PC))
		)
		(_use(_ent . PC_Unit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 18(_scalar (_to i 0 i 511))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int branch -1 0 24(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 25(_array -1((_dto i 7 i 0)))))
		(_sig(_int offset 2 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~511~133 0 26(_scalar (_to i 0 i 511))))
		(_sig(_int PC 3 0 26(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463490)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000040 55 398 0 testbench_for_pc_unit
(_configuration VHDL (testbench_for_pc_unit 0 58 (pc_unit_tb))
	(_version vef)
	(_time 1720367928688 2024.07.07 19:28:48)
	(_source(\../src/TestBench/pc_unit_TB.vhd\))
	(_parameters tan)
	(_code 27272a23257170302326357d7321722124212f2271)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . PC_Unit behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1942          1720367928744 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720367928745 2024.07.07 19:28:48)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 66676e66333037733337723c356067603561636330)
	(_ent
		(_time 1720362380169)
	)
	(_comp
		(ALU
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int A 0 0 16(_ent (_in))))
				(_port(_int B 0 0 17(_ent (_in))))
				(_port(_int OpCode 1 0 18(_ent (_in))))
				(_port(_int Result 0 0 19(_ent (_out))))
				(_port(_int Carry -1 0 20(_ent (_out))))
				(_port(_int Zero -1 0 21(_ent (_out))))
				(_port(_int Sign -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((clk)(clk))
			((A)(A))
			((B)(B))
			((OpCode)(OpCode))
			((Result)(Result))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 2 0 27(_arch(_uni))))
		(_sig(_int B 2 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 29(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 29(_arch(_uni))))
		(_sig(_int Result 2 0 31(_arch(_uni))))
		(_sig(_int Carry -1 0 32(_arch(_uni))))
		(_sig(_int Zero -1 0 33(_arch(_uni))))
		(_sig(_int Sign -1 0 34(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(0)))))
			(line__56(_arch 1 0 56(_prcs(_trgt(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463490)
		(33686018 50529026)
		(50463490)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000036 55 408 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 66 (alu_tb))
	(_version vef)
	(_time 1720367928760 2024.07.07 19:28:48)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 75757874752322627174672f2173207376737d7023)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 2524          1720367928806 TB_ARCHITECTURE
(_unit VHDL(memory_unit_tb 0 7(tb_architecture 0 14))
	(_version vef)
	(_time 1720367928807 2024.07.07 19:28:48)
	(_source(\../src/TestBench/memory_unit_TB.vhd\))
	(_parameters tan)
	(_code a4a5f9f3a5f3a4b2f6abb6fffca1f2a3a1a2f1a2ad)
	(_ent
		(_time 1720367928799)
	)
	(_comp
		(Memory_Unit
			(_object
				(_gen(_int AddrWidth -1 0 18(_ent((i 8)))))
				(_gen(_int DataWidth -1 0 19(_ent((i 8)))))
				(_port(_int clk -2 0 21(_ent (_in))))
				(_port(_int MemRead -2 0 22(_ent (_in))))
				(_port(_int MemWrite -2 0 23(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~13 0 24(_array -2((_dto c 2 i 0)))))
				(_port(_int Address 2 0 24(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 25(_array -2((_dto c 3 i 0)))))
				(_port(_int DataIn 3 0 25(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~132 0 26(_array -2((_dto c 4 i 0)))))
				(_port(_int DataOut 4 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Memory_Unit)
		(_gen
			((AddrWidth)(_code 5))
			((DataWidth)(_code 6))
		)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(Address))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use(_ent . Memory_Unit)
			(_gen
				((AddrWidth)(_code 7))
				((DataWidth)(_code 8))
			)
			(_port
				((clk)(clk))
				((MemRead)(MemRead))
				((MemWrite)(MemWrite))
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_gen(_int AddrWidth -1 0 10 \8\ (_ent gms((i 8)))))
		(_gen(_int DataWidth -1 0 11 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 30(_arch(_uni((i 2))))))
		(_sig(_int MemRead -2 0 31(_arch(_uni))))
		(_sig(_int MemWrite -2 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~134 0 33(_array -2((_dto c 9 i 0)))))
		(_sig(_int Address 0 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~136 0 34(_array -2((_dto c 10 i 0)))))
		(_sig(_int DataIn 1 0 34(_arch(_uni))))
		(_sig(_int DataOut 1 0 36(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(0))(_sens(0)))))
			(line__60(_arch 1 0 60(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50529027 50529027)
	)
	(_model . TB_ARCHITECTURE 11 -1)
)
I 000044 55 587 0 testbench_for_memory_unit
(_configuration VHDL (testbench_for_memory_unit 0 75 (memory_unit_tb))
	(_version vef)
	(_time 1720367928828 2024.07.07 19:28:48)
	(_source(\../src/TestBench/memory_unit_TB.vhd\))
	(_parameters tan)
	(_code b4b4b9e0b5e2e3a3b0b5a6eee0b2e1b2b7b2bcb1e2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Memory_Unit behavioral
				(_port
					((clk)(clk))
					((MemRead)(MemRead))
					((MemWrite)(MemWrite))
					((Address)(Address))
					((DataIn)(DataIn))
					((DataOut)(DataOut))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1537          1720367933232 Behavioral
(_unit VHDL(memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720367933233 2024.07.07 19:28:53)
	(_source(\../src/Memory_Unit.vhd\))
	(_parameters tan)
	(_code eae4efb9bebdeafcbdb8f8b1b2efbcedefecbfece3)
	(_ent
		(_time 1720280199545)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \8\ (_ent gms((i 8)))))
		(_gen(_int DataWidth -1 0 6 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto i 511 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(6)(5))(_sens(0)(6)(2)(3)(4))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000056 55 2524          1720367933574 TB_ARCHITECTURE
(_unit VHDL(memory_unit_tb 0 7(tb_architecture 0 14))
	(_version vef)
	(_time 1720367933575 2024.07.07 19:28:53)
	(_source(\../src/TestBench/memory_unit_TB.vhd\))
	(_parameters tan)
	(_code 424c454045154254104d50191a471445474417444b)
	(_ent
		(_time 1720367928798)
	)
	(_comp
		(Memory_Unit
			(_object
				(_gen(_int AddrWidth -1 0 18(_ent((i 8)))))
				(_gen(_int DataWidth -1 0 19(_ent((i 8)))))
				(_port(_int clk -2 0 21(_ent (_in))))
				(_port(_int MemRead -2 0 22(_ent (_in))))
				(_port(_int MemWrite -2 0 23(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~13 0 24(_array -2((_dto c 2 i 0)))))
				(_port(_int Address 2 0 24(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 25(_array -2((_dto c 3 i 0)))))
				(_port(_int DataIn 3 0 25(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~132 0 26(_array -2((_dto c 4 i 0)))))
				(_port(_int DataOut 4 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Memory_Unit)
		(_gen
			((AddrWidth)(_code 5))
			((DataWidth)(_code 6))
		)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(Address))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use(_ent . Memory_Unit)
			(_gen
				((AddrWidth)(_code 7))
				((DataWidth)(_code 8))
			)
			(_port
				((clk)(clk))
				((MemRead)(MemRead))
				((MemWrite)(MemWrite))
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_gen(_int AddrWidth -1 0 10 \8\ (_ent gms((i 8)))))
		(_gen(_int DataWidth -1 0 11 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 30(_arch(_uni((i 2))))))
		(_sig(_int MemRead -2 0 31(_arch(_uni))))
		(_sig(_int MemWrite -2 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~134 0 33(_array -2((_dto c 9 i 0)))))
		(_sig(_int Address 0 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~136 0 34(_array -2((_dto c 10 i 0)))))
		(_sig(_int DataIn 1 0 34(_arch(_uni))))
		(_sig(_int DataOut 1 0 36(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(0))(_sens(0)))))
			(line__60(_arch 1 0 60(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50529027 50529027)
	)
	(_model . TB_ARCHITECTURE 11 -1)
)
I 000044 55 587 0 testbench_for_memory_unit
(_configuration VHDL (testbench_for_memory_unit 0 75 (memory_unit_tb))
	(_version vef)
	(_time 1720367933592 2024.07.07 19:28:53)
	(_source(\../src/TestBench/memory_unit_TB.vhd\))
	(_parameters tan)
	(_code 525d055155040545565340080654075451545a5704)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Memory_Unit behavioral
				(_port
					((clk)(clk))
					((MemRead)(MemRead))
					((MemWrite)(MemWrite))
					((Address)(Address))
					((DataIn)(DataIn))
					((DataOut)(DataOut))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1537          1720368030860 Behavioral
(_unit VHDL(memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720368030861 2024.07.07 19:30:30)
	(_source(\../src/Memory_Unit.vhd\))
	(_parameters tan)
	(_code 53550f5055045345040141080b560554565506555a)
	(_ent
		(_time 1720280199545)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \8\ (_ent gms((i 8)))))
		(_gen(_int DataWidth -1 0 6 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto i 511 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(6)(5))(_sens(0)(6)(2)(3)(4))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000056 55 2524          1720368031510 TB_ARCHITECTURE
(_unit VHDL(memory_unit_tb 0 7(tb_architecture 0 14))
	(_version vef)
	(_time 1720368031511 2024.07.07 19:30:31)
	(_source(\../src/TestBench/memory_unit_TB.vhd\))
	(_parameters tan)
	(_code e3e5e6b0e5b4e3f5b1ecf1b8bbe6b5e4e6e5b6e5ea)
	(_ent
		(_time 1720367928798)
	)
	(_comp
		(Memory_Unit
			(_object
				(_gen(_int AddrWidth -1 0 18(_ent((i 8)))))
				(_gen(_int DataWidth -1 0 19(_ent((i 8)))))
				(_port(_int clk -2 0 21(_ent (_in))))
				(_port(_int MemRead -2 0 22(_ent (_in))))
				(_port(_int MemWrite -2 0 23(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~13 0 24(_array -2((_dto c 2 i 0)))))
				(_port(_int Address 2 0 24(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 25(_array -2((_dto c 3 i 0)))))
				(_port(_int DataIn 3 0 25(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~132 0 26(_array -2((_dto c 4 i 0)))))
				(_port(_int DataOut 4 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Memory_Unit)
		(_gen
			((AddrWidth)(_code 5))
			((DataWidth)(_code 6))
		)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(Address))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use(_ent . Memory_Unit)
			(_gen
				((AddrWidth)(_code 7))
				((DataWidth)(_code 8))
			)
			(_port
				((clk)(clk))
				((MemRead)(MemRead))
				((MemWrite)(MemWrite))
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_gen(_int AddrWidth -1 0 10 \8\ (_ent gms((i 8)))))
		(_gen(_int DataWidth -1 0 11 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 30(_arch(_uni((i 2))))))
		(_sig(_int MemRead -2 0 31(_arch(_uni))))
		(_sig(_int MemWrite -2 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~134 0 33(_array -2((_dto c 9 i 0)))))
		(_sig(_int Address 0 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~136 0 34(_array -2((_dto c 10 i 0)))))
		(_sig(_int DataIn 1 0 34(_arch(_uni))))
		(_sig(_int DataOut 1 0 36(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(0))(_sens(0)))))
			(line__60(_arch 1 0 60(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50529027 50529027)
	)
	(_model . TB_ARCHITECTURE 11 -1)
)
I 000044 55 587 0 testbench_for_memory_unit
(_configuration VHDL (testbench_for_memory_unit 0 75 (memory_unit_tb))
	(_version vef)
	(_time 1720368031527 2024.07.07 19:30:31)
	(_source(\../src/TestBench/memory_unit_TB.vhd\))
	(_parameters tan)
	(_code e3e4b6b0e5b5b4f4e7e2f1b9b7e5b6e5e0e5ebe6b5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Memory_Unit behavioral
				(_port
					((clk)(clk))
					((MemRead)(MemRead))
					((MemWrite)(MemWrite))
					((Address)(Address))
					((DataIn)(DataIn))
					((DataOut)(DataOut))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 3884          1720368342530 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720368342531 2024.07.07 19:35:42)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code bbeeb1eee9edeaadb0b4abe0efbdb8bcbbbcbebdb8)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((clk)(clk))
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000056 55 1426          1720368342851 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720368342852 2024.07.07 19:35:42)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 035652040055521656011759500500040304060655)
	(_ent
		(_time 1720343457734)
	)
	(_comp
		(CPU
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int IMR -1 0 16(_ent (_in))))
				(_port(_int IMW -1 0 17(_ent (_in))))
				(_port(_int INST 0 0 18(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp CPU)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IMR)(IMR))
			((IMW)(IMW))
			((INST)(INST))
		)
		(_use(_ent . CPU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int IMR -1 0 24(_arch(_uni))))
		(_sig(_int IMW -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int INST 1 0 26(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0)))))
			(line__45(_arch 1 0 45(_prcs(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 56 (cpu_tb))
	(_version vef)
	(_time 1720368342867 2024.07.07 19:35:42)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 1347451415454404171201494715461510151b1645)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CPU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1931          1720371019661 Behavioral
(_unit VHDL(instruction_memory_unit 0 6(behavioral 0 19))
	(_version vef)
	(_time 1720371019662 2024.07.07 20:20:19)
	(_source(\../src/Instruction_Memory_Unit.vhd\))
	(_parameters tan usedpackagebody)
	(_code 50075a53050607475602420b045653575456595606)
	(_ent
		(_time 1720360777087)
	)
	(_object
		(_gen(_int AddrWidth -1 0 7 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 8 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 11(_ent(_in))))
		(_port(_int MemWrite -2 0 12(_ent(_in))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~12 0 13(_scalar (_dto c 2 i 0))))
		(_port(_int Address 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int DataIn 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 15(_array -2((_dto c 4 i 0)))))
		(_port(_int DataOut 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8-1~downto~0}~13 0 20(_array -2((_dto i 7 i 0)))))
		(_type(_int MyMem 0 20(_array 3((_dto c 5 i 0)))))
		(_sig(_int mem 4 0 33(_arch(_uni(_code 6)))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(6)(5(d_15_8))(5(d_7_0)))(_sens(0)(6)(2)(3)(4(d_15_8))(4(d_7_0)))(_dssslsensitivity 1)(_read(1)))))
		)
		(_subprogram
			(_int InitRamFromFile 1 0 22(_arch(_func 4 -3)))
			(_ext READLINE(2 0))
			(_ext READ(3 6))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1936548210 1952539694 97)
	)
	(_model . Behavioral 7 -1)
)
I 000056 55 2574          1720371020360 TB_ARCHITECTURE
(_unit VHDL(instruction_memory_unit_tb 0 7(tb_architecture 0 14))
	(_version vef)
	(_time 1720371020361 2024.07.07 20:20:20)
	(_source(\../src/TestBench/instruction_memory_unit_TB.vhd\))
	(_parameters tan)
	(_code 0f5800090c5958180f001d545b090c080b09060959)
	(_ent
		(_time 1720360656424)
	)
	(_comp
		(Instruction_Memory_Unit
			(_object
				(_gen(_int AddrWidth -1 0 18(_ent((i 9)))))
				(_gen(_int DataWidth -1 0 19(_ent((i 16)))))
				(_port(_int clk -2 0 21(_ent (_in))))
				(_port(_int MemRead -2 0 22(_ent (_in))))
				(_port(_int MemWrite -2 0 23(_ent (_in))))
				(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~13 0 24(_scalar (_dto c 2 i 0))))
				(_port(_int Address 2 0 24(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 25(_array -2((_dto c 3 i 0)))))
				(_port(_int DataIn 3 0 25(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~132 0 26(_array -2((_dto c 4 i 0)))))
				(_port(_int DataOut 4 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Instruction_Memory_Unit)
		(_gen
			((AddrWidth)(_code 5))
			((DataWidth)(_code 6))
		)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(Address))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use(_ent . Instruction_Memory_Unit)
			(_gen
				((AddrWidth)(_code 7))
				((DataWidth)(_code 8))
			)
			(_port
				((clk)(clk))
				((MemRead)(MemRead))
				((MemWrite)(MemWrite))
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_gen(_int AddrWidth -1 0 10 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 11 \16\ (_ent gms((i 16)))))
		(_sig(_int clk -2 0 30(_arch(_uni((i 2))))))
		(_sig(_int MemRead -2 0 31(_arch(_uni))))
		(_sig(_int MemWrite -2 0 32(_arch(_uni))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~133 0 33(_scalar (_dto c 9 i 0))))
		(_sig(_int Address 0 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~135 0 34(_array -2((_dto c 10 i 0)))))
		(_sig(_int DataIn 1 0 34(_arch(_uni))))
		(_sig(_int DataOut 1 0 36(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(0))(_sens(0)))))
			(line__60(_arch 1 0 60(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50529027 33686018 33686275)
	)
	(_model . TB_ARCHITECTURE 11 -1)
)
I 000056 55 635 0 testbench_for_instruction_memory_unit
(_configuration VHDL (testbench_for_instruction_memory_unit 0 75 (instruction_memory_unit_tb))
	(_version vef)
	(_time 1720371020379 2024.07.07 20:20:20)
	(_source(\../src/TestBench/instruction_memory_unit_TB.vhd\))
	(_parameters tan)
	(_code 1e481c194e4849091a1f0c444a184b181d18161b48)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Instruction_Memory_Unit behavioral
				(_port
					((clk)(clk))
					((MemRead)(MemRead))
					((MemWrite)(MemWrite))
					((Address)(Address))
					((DataIn)(DataIn))
					((DataOut)(DataOut))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1931          1720371033593 Behavioral
(_unit VHDL(instruction_memory_unit 0 6(behavioral 0 19))
	(_version vef)
	(_time 1720371033594 2024.07.07 20:20:33)
	(_source(\../src/Instruction_Memory_Unit.vhd\))
	(_parameters tan usedpackagebody)
	(_code c193c194959796d6c793d39a95c7c2c6c5c7c8c797)
	(_ent
		(_time 1720360777087)
	)
	(_object
		(_gen(_int AddrWidth -1 0 7 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 8 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 11(_ent(_in))))
		(_port(_int MemWrite -2 0 12(_ent(_in))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~12 0 13(_scalar (_dto c 2 i 0))))
		(_port(_int Address 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int DataIn 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 15(_array -2((_dto c 4 i 0)))))
		(_port(_int DataOut 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8-1~downto~0}~13 0 20(_array -2((_dto i 7 i 0)))))
		(_type(_int MyMem 0 20(_array 3((_dto c 5 i 0)))))
		(_sig(_int mem 4 0 33(_arch(_uni(_code 6)))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(5(d_15_8))(5(d_7_0))(6))(_sens(0)(2)(3)(4(d_15_8))(4(d_7_0))(6))(_dssslsensitivity 1)(_read(1)))))
		)
		(_subprogram
			(_int InitRamFromFile 1 0 22(_arch(_func 4 -3)))
			(_ext READLINE(2 0))
			(_ext READ(3 6))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1936548210 1952539694 97)
	)
	(_model . Behavioral 7 -1)
)
I 000056 55 2574          1720371033963 TB_ARCHITECTURE
(_unit VHDL(instruction_memory_unit_tb 0 7(tb_architecture 0 14))
	(_version vef)
	(_time 1720371033964 2024.07.07 20:20:33)
	(_source(\../src/TestBench/instruction_memory_unit_TB.vhd\))
	(_parameters tan)
	(_code 386a633d656e6f2f38372a636c3e3b3f3c3e313e6e)
	(_ent
		(_time 1720360656424)
	)
	(_comp
		(Instruction_Memory_Unit
			(_object
				(_gen(_int AddrWidth -1 0 18(_ent((i 9)))))
				(_gen(_int DataWidth -1 0 19(_ent((i 16)))))
				(_port(_int clk -2 0 21(_ent (_in))))
				(_port(_int MemRead -2 0 22(_ent (_in))))
				(_port(_int MemWrite -2 0 23(_ent (_in))))
				(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~13 0 24(_scalar (_dto c 2 i 0))))
				(_port(_int Address 2 0 24(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 25(_array -2((_dto c 3 i 0)))))
				(_port(_int DataIn 3 0 25(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~132 0 26(_array -2((_dto c 4 i 0)))))
				(_port(_int DataOut 4 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Instruction_Memory_Unit)
		(_gen
			((AddrWidth)(_code 5))
			((DataWidth)(_code 6))
		)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(Address))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use(_ent . Instruction_Memory_Unit)
			(_gen
				((AddrWidth)(_code 7))
				((DataWidth)(_code 8))
			)
			(_port
				((clk)(clk))
				((MemRead)(MemRead))
				((MemWrite)(MemWrite))
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_gen(_int AddrWidth -1 0 10 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 11 \16\ (_ent gms((i 16)))))
		(_sig(_int clk -2 0 30(_arch(_uni((i 2))))))
		(_sig(_int MemRead -2 0 31(_arch(_uni))))
		(_sig(_int MemWrite -2 0 32(_arch(_uni))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~133 0 33(_scalar (_dto c 9 i 0))))
		(_sig(_int Address 0 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~135 0 34(_array -2((_dto c 10 i 0)))))
		(_sig(_int DataIn 1 0 34(_arch(_uni))))
		(_sig(_int DataOut 1 0 36(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(0))(_sens(0)))))
			(line__60(_arch 1 0 60(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50529027 33686018 33686275)
	)
	(_model . TB_ARCHITECTURE 11 -1)
)
I 000056 55 635 0 testbench_for_instruction_memory_unit
(_configuration VHDL (testbench_for_instruction_memory_unit 0 75 (instruction_memory_unit_tb))
	(_version vef)
	(_time 1720371033981 2024.07.07 20:20:33)
	(_source(\../src/TestBench/instruction_memory_unit_TB.vhd\))
	(_parameters tan)
	(_code 481b1e4a451e1f5f4c495a121c4e1d4e4b4e404d1e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Instruction_Memory_Unit behavioral
				(_port
					((clk)(clk))
					((MemRead)(MemRead))
					((MemWrite)(MemWrite))
					((Address)(Address))
					((DataIn)(DataIn))
					((DataOut)(DataOut))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 3884          1720372140489 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720372140490 2024.07.07 20:39:00)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code 8cd8db83dfdadd9a87839cd7d88a8f8b8c8b898a8f)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((clk)(clk))
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000056 55 1426          1720372140856 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720372140857 2024.07.07 20:39:00)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 035756040055521656011759500500040304060655)
	(_ent
		(_time 1720343457734)
	)
	(_comp
		(CPU
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int IMR -1 0 16(_ent (_in))))
				(_port(_int IMW -1 0 17(_ent (_in))))
				(_port(_int INST 0 0 18(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp CPU)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IMR)(IMR))
			((IMW)(IMW))
			((INST)(INST))
		)
		(_use(_ent . CPU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int IMR -1 0 24(_arch(_uni))))
		(_sig(_int IMW -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int INST 1 0 26(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0)))))
			(line__45(_arch 1 0 45(_prcs(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 56 (cpu_tb))
	(_version vef)
	(_time 1720372140873 2024.07.07 20:39:00)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 1247401515444505161300484614471411141a1744)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CPU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 3884          1720372448736 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720372448737 2024.07.07 20:44:08)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code a6a7a4f0a0f0f7b0ada9b6fdf2a0a5a1a6a1a3a0a5)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((clk)(clk))
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 56 (cpu_tb))
	(_version vef)
	(_time 1720372449134 2024.07.07 20:44:09)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 3c3c3b396a6a6b2b383d2e66683a693a3f3a34396a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CPU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 3884          1720372462669 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720372462670 2024.07.07 20:44:22)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code 17401c11104146011c18074c431114101710121114)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((clk)(clk))
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 56 (cpu_tb))
	(_version vef)
	(_time 1720372463363 2024.07.07 20:44:23)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code c7919292c59190d0c3c6d59d93c192c1c4c1cfc291)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CPU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 3884          1720372515146 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720372515147 2024.07.07 20:45:15)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code 0c0d0a0b5f5a5d1a07031c57580a0f0b0c0b090a0f)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((clk)(clk))
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 56 (cpu_tb))
	(_version vef)
	(_time 1720372515817 2024.07.07 20:45:15)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code acacaffbfafafbbba8adbef6f8aaf9aaafaaa4a9fa)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CPU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 3884          1720372531825 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720372531826 2024.07.07 20:45:31)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code 3c6839386f6a6d2a37332c67683a3f3b3c3b393a3f)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((clk)(clk))
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000056 55 1426          1720372532470 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720372532471 2024.07.07 20:45:32)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code bce8b7e9efeaeda9e9bea8e6efbabfbbbcbbb9b9ea)
	(_ent
		(_time 1720343457734)
	)
	(_comp
		(CPU
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int IMR -1 0 16(_ent (_in))))
				(_port(_int IMW -1 0 17(_ent (_in))))
				(_port(_int INST 0 0 18(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp CPU)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IMR)(IMR))
			((IMW)(IMW))
			((INST)(INST))
		)
		(_use(_ent . CPU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int IMR -1 0 24(_arch(_uni))))
		(_sig(_int IMW -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int INST 1 0 26(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0)))))
			(line__45(_arch 1 0 45(_prcs(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 56 (cpu_tb))
	(_version vef)
	(_time 1720372532490 2024.07.07 20:45:32)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code cc99c0999a9a9bdbc8cdde9698ca99cacfcac4c99a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CPU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 3884          1720372692935 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720372692936 2024.07.07 20:48:12)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code 9195c09f90c7c0879a9e81cac59792969196949792)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((clk)(clk))
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000056 55 1436          1720372693295 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720372693296 2024.07.07 20:48:13)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code f8fca8a9f0aea9edadfaeca2abfefbfff8fffdfdae)
	(_ent
		(_time 1720343457734)
	)
	(_comp
		(CPU
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int IMR -1 0 16(_ent (_in))))
				(_port(_int IMW -1 0 17(_ent (_in))))
				(_port(_int INST 0 0 18(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp CPU)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IMR)(IMR))
			((IMW)(IMW))
			((INST)(INST))
		)
		(_use(_ent . CPU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int IMR -1 0 24(_arch(_uni))))
		(_sig(_int IMW -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int INST 1 0 26(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0))(_sens(0)))))
			(line__45(_arch 1 0 45(_prcs(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 56 (cpu_tb))
	(_version vef)
	(_time 1720372693313 2024.07.07 20:48:13)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 080d580e055e5f1f0c091a525c0e5d0e0b0e000d5e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CPU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1696          1720373670510 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 18))
	(_version vef)
	(_time 1720373670511 2024.07.07 21:04:30)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 3b3c3c3e3a6d6a2d3c3878606f3d3a3d683c3e3d3a)
	(_ent
		(_time 1720362128757)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 1 0 10(_ent(_in))))
		(_port(_int Result 0 0 11(_ent(_out))))
		(_port(_int Carry -1 0 12(_ent(_out))))
		(_port(_int Zero -1 0 13(_ent(_out))))
		(_port(_int Sign -1 0 14(_ent(_out))))
		(_sig(_int next_z -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int next_s -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int next_c -1 0 21(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22(_array -1((_dto i 8 i 0)))))
		(_sig(_int res 2 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~132 0 46(_array -1((_dto i 8 i 0)))))
		(_var(_int Temp_Result 3 0 46(_prcs 1)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8)(9)(10)(5)(6)(7))(_sens(0)(8)(9)(10)(11(d_7_0))(11(7))(11(8))(3))(_dssslsensitivity 1))))
			(line__45(_arch 1 0 45(_prcs(_simple)(_trgt(11)(4))(_sens(1)(2)(3))(_read(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463490)
		(33686018 33686018)
		(33686018 33686018 2)
		(33686018 2)
		(131586)
		(33686018 33686018 2)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1743          1720373816085 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 18))
	(_version vef)
	(_time 1720373816086 2024.07.07 21:06:56)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code d6d48284838087c0d1d5958d82d0d7d085d1d3d0d7)
	(_ent
		(_time 1720362128757)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 1 0 10(_ent(_in))))
		(_port(_int Result 0 0 11(_ent(_out))))
		(_port(_int Carry -1 0 12(_ent(_out))))
		(_port(_int Zero -1 0 13(_ent(_out))))
		(_port(_int Sign -1 0 14(_ent(_out))))
		(_sig(_int next_z -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int next_s -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int next_c -1 0 21(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22(_array -1((_dto i 8 i 0)))))
		(_sig(_int res 2 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~132 0 46(_array -1((_dto i 8 i 0)))))
		(_var(_int Temp_Result 3 0 46(_prcs 1)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8)(9)(10)(5)(6)(7))(_sens(0)(8)(9)(10)(11(d_7_0))(11(7))(11(8))(3))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 1 0 45(_prcs(_simple)(_trgt(11)(4))(_sens(1)(2)(3))(_read(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018 2)
		(33686018 2)
		(131586)
		(33686018 33686018 2)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1743          1720373826216 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 18))
	(_version vef)
	(_time 1720373826217 2024.07.07 21:07:06)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 727375732324236475713129267473742175777473)
	(_ent
		(_time 1720362128757)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 1 0 10(_ent(_in))))
		(_port(_int Result 0 0 11(_ent(_out))))
		(_port(_int Carry -1 0 12(_ent(_out))))
		(_port(_int Zero -1 0 13(_ent(_out))))
		(_port(_int Sign -1 0 14(_ent(_out))))
		(_sig(_int next_z -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int next_s -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int next_c -1 0 21(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22(_array -1((_dto i 8 i 0)))))
		(_sig(_int res 2 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~132 0 46(_array -1((_dto i 8 i 0)))))
		(_var(_int Temp_Result 3 0 46(_prcs 1)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8)(9)(10)(5)(6)(7))(_sens(0)(8)(9)(10)(11(d_7_0))(11(7))(11(8))(3))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 1 0 45(_prcs(_simple)(_trgt(11)(4))(_sens(1)(2)(3))(_read(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018 2)
		(33686018 2)
		(131586)
		(33686018 33686018 2)
	)
	(_model . Behavioral 2 -1)
)
I 000056 55 1942          1720373826696 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720373826697 2024.07.07 21:07:06)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 57565e54030106420206430d045156510450525201)
	(_ent
		(_time 1720362380169)
	)
	(_comp
		(ALU
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int A 0 0 16(_ent (_in))))
				(_port(_int B 0 0 17(_ent (_in))))
				(_port(_int OpCode 1 0 18(_ent (_in))))
				(_port(_int Result 0 0 19(_ent (_out))))
				(_port(_int Carry -1 0 20(_ent (_out))))
				(_port(_int Zero -1 0 21(_ent (_out))))
				(_port(_int Sign -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((clk)(clk))
			((A)(A))
			((B)(B))
			((OpCode)(OpCode))
			((Result)(Result))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 2 0 27(_arch(_uni))))
		(_sig(_int B 2 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 29(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 29(_arch(_uni))))
		(_sig(_int Result 2 0 31(_arch(_uni))))
		(_sig(_int Carry -1 0 32(_arch(_uni))))
		(_sig(_int Zero -1 0 33(_arch(_uni))))
		(_sig(_int Sign -1 0 34(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(0)))))
			(line__56(_arch 1 0 56(_prcs(_trgt(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463490)
		(33686018 50529026)
		(50463490)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000036 55 408 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 66 (alu_tb))
	(_version vef)
	(_time 1720373826712 2024.07.07 21:07:06)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 66666a66653031716267743c3260336065606e6330)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000051 55 1743          1720373919514 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 18))
	(_version vef)
	(_time 1720373919515 2024.07.07 21:08:39)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code e3b0e0b0b3b5b2f5e4e0a0b8b7e5e2e5b0e4e6e5e2)
	(_ent
		(_time 1720362128757)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 1 0 10(_ent(_in))))
		(_port(_int Result 0 0 11(_ent(_out))))
		(_port(_int Carry -1 0 12(_ent(_out))))
		(_port(_int Zero -1 0 13(_ent(_out))))
		(_port(_int Sign -1 0 14(_ent(_out))))
		(_sig(_int next_z -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int next_s -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int next_c -1 0 21(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22(_array -1((_dto i 8 i 0)))))
		(_sig(_int res 2 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~132 0 46(_array -1((_dto i 8 i 0)))))
		(_var(_int Temp_Result 3 0 46(_prcs 1)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(5)(6)(7)(8)(9)(10))(_sens(0)(3)(8)(9)(10)(11(d_7_0))(11(7))(11(8)))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 1 0 45(_prcs(_simple)(_trgt(4)(11))(_sens(1)(2)(3))(_read(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018 2)
		(33686018 2)
		(131586)
		(33686018 33686018 2)
	)
	(_model . Behavioral 2 -1)
)
I 000056 55 1942          1720373919874 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720373919875 2024.07.07 21:08:39)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 4a194f48481c1b5f1f1b5e10194c4b4c194d4f4f1c)
	(_ent
		(_time 1720362380169)
	)
	(_comp
		(ALU
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int A 0 0 16(_ent (_in))))
				(_port(_int B 0 0 17(_ent (_in))))
				(_port(_int OpCode 1 0 18(_ent (_in))))
				(_port(_int Result 0 0 19(_ent (_out))))
				(_port(_int Carry -1 0 20(_ent (_out))))
				(_port(_int Zero -1 0 21(_ent (_out))))
				(_port(_int Sign -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((clk)(clk))
			((A)(A))
			((B)(B))
			((OpCode)(OpCode))
			((Result)(Result))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 2 0 27(_arch(_uni))))
		(_sig(_int B 2 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 29(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 29(_arch(_uni))))
		(_sig(_int Result 2 0 31(_arch(_uni))))
		(_sig(_int Carry -1 0 32(_arch(_uni))))
		(_sig(_int Zero -1 0 33(_arch(_uni))))
		(_sig(_int Sign -1 0 34(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(0)))))
			(line__56(_arch 1 0 56(_prcs(_trgt(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463235)
		(33686018 33686019)
		(33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000036 55 408 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 66 (alu_tb))
	(_version vef)
	(_time 1720373919892 2024.07.07 21:08:39)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 5a085a590e0c0d4d5e5b48000e5c0f5c595c525f0c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000051 55 1743          1720374101102 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 18))
	(_version vef)
	(_time 1720374101103 2024.07.07 21:11:41)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 3d6a34383a6b6c2b3a3e7e66693b3c3b6e3a383b3c)
	(_ent
		(_time 1720362128757)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 1 0 10(_ent(_in))))
		(_port(_int Result 0 0 11(_ent(_out))))
		(_port(_int Carry -1 0 12(_ent(_out))))
		(_port(_int Zero -1 0 13(_ent(_out))))
		(_port(_int Sign -1 0 14(_ent(_out))))
		(_sig(_int next_z -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int next_s -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int next_c -1 0 21(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22(_array -1((_dto i 8 i 0)))))
		(_sig(_int res 2 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~132 0 46(_array -1((_dto i 8 i 0)))))
		(_var(_int Temp_Result 3 0 46(_prcs 1)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8)(9)(10)(5)(6)(7))(_sens(0)(8)(9)(10)(11(d_7_0))(11(7))(11(8))(3))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 1 0 45(_prcs(_simple)(_trgt(11)(4))(_sens(1)(2)(3))(_read(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018 2)
		(33686018 2)
		(131586)
		(33686018 33686018 2)
	)
	(_model . Behavioral 2 -1)
)
I 000056 55 1942          1720374101760 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720374101761 2024.07.07 21:11:41)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code cd9a9d98ca9b9cd8989cd9979ecbcccb9ecac8c89b)
	(_ent
		(_time 1720362380169)
	)
	(_comp
		(ALU
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int A 0 0 16(_ent (_in))))
				(_port(_int B 0 0 17(_ent (_in))))
				(_port(_int OpCode 1 0 18(_ent (_in))))
				(_port(_int Result 0 0 19(_ent (_out))))
				(_port(_int Carry -1 0 20(_ent (_out))))
				(_port(_int Zero -1 0 21(_ent (_out))))
				(_port(_int Sign -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((clk)(clk))
			((A)(A))
			((B)(B))
			((OpCode)(OpCode))
			((Result)(Result))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 2 0 27(_arch(_uni))))
		(_sig(_int B 2 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 29(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 29(_arch(_uni))))
		(_sig(_int Result 2 0 31(_arch(_uni))))
		(_sig(_int Carry -1 0 32(_arch(_uni))))
		(_sig(_int Zero -1 0 33(_arch(_uni))))
		(_sig(_int Sign -1 0 34(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(0)))))
			(line__56(_arch 1 0 56(_prcs(_trgt(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027)
		(33686018 50463234)
		(33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000036 55 408 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 66 (alu_tb))
	(_version vef)
	(_time 1720374101778 2024.07.07 21:11:41)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code dd8b888f8c8b8acad9dccf8789db88dbdedbd5d88b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000051 55 3884          1720374923931 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720374923932 2024.07.07 21:25:23)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code 696c6c68603f387f626679323d6f6a6e696e6c6f6a)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((clk)(clk))
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000056 55 1436          1720374924512 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720374924513 2024.07.07 21:25:24)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code abaea0fdf9fdfabefea9bff1f8ada8acabacaeaefd)
	(_ent
		(_time 1720343457734)
	)
	(_comp
		(CPU
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int IMR -1 0 16(_ent (_in))))
				(_port(_int IMW -1 0 17(_ent (_in))))
				(_port(_int INST 0 0 18(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp CPU)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IMR)(IMR))
			((IMW)(IMW))
			((INST)(INST))
		)
		(_use(_ent . CPU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int IMR -1 0 24(_arch(_uni))))
		(_sig(_int IMW -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int INST 1 0 26(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0))(_sens(0)))))
			(line__45(_arch 1 0 45(_prcs(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 56 (cpu_tb))
	(_version vef)
	(_time 1720374924529 2024.07.07 21:25:24)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code bbbfb7efecedecacbfbaa9e1efbdeebdb8bdb3beed)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CPU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 3884          1720375370234 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720375370235 2024.07.07 21:32:50)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code c2c4c496c09493d4c9cdd29996c4c1c5c2c5c7c4c1)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((clk)(clk))
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000056 55 1447          1720375370952 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720375370953 2024.07.07 21:32:50)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 91979a9f90c7c084c4c785cbc297929691969494c7)
	(_ent
		(_time 1720343457734)
	)
	(_comp
		(CPU
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int IMR -1 0 16(_ent (_in))))
				(_port(_int IMW -1 0 17(_ent (_in))))
				(_port(_int INST 0 0 18(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp CPU)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IMR)(IMR))
			((IMW)(IMW))
			((INST)(INST))
		)
		(_use(_ent . CPU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int IMR -1 0 24(_arch(_uni))))
		(_sig(_int IMW -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int INST 1 0 26(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0))(_sens(0)))))
			(line__45(_arch 1 0 45(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vef)
	(_time 1720375370967 2024.07.07 21:32:50)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code a0a7acf7a5f6f7b7a4a1b2faf4a6f5a6a3a6a8a5f6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CPU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 3884          1720375453198 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720375453199 2024.07.07 21:34:13)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code dbd9d188898d8acdd0d4cb808fddd8dcdbdcdeddd8)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((clk)(clk))
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000056 55 1447          1720375454003 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720375454004 2024.07.07 21:34:14)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code f7f5a7a6f0a1a6e2a2a1e3ada4f1f4f0f7f0f2f2a1)
	(_ent
		(_time 1720343457734)
	)
	(_comp
		(CPU
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int IMR -1 0 16(_ent (_in))))
				(_port(_int IMW -1 0 17(_ent (_in))))
				(_port(_int INST 0 0 18(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp CPU)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IMR)(IMR))
			((IMW)(IMW))
			((INST)(INST))
		)
		(_use(_ent . CPU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 3))))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int IMR -1 0 24(_arch(_uni))))
		(_sig(_int IMW -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int INST 1 0 26(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0))(_sens(0)))))
			(line__45(_arch 1 0 45(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vef)
	(_time 1720375454021 2024.07.07 21:34:14)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 07045701055150100306155d5301520104010f0251)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CPU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 3884          1720375533672 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720375533673 2024.07.07 21:35:33)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code 2f21282a79797e3924203f747b292c282f282a292c)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((clk)(clk))
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
		)
	)
	(_inst Memory_Unit_Unit 0 107(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 117(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 128(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(28)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(29)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000056 55 1436          1720375534376 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720375534377 2024.07.07 21:35:34)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code eee0ebbcbbb8bffbbbb8fab4bde8ede9eee9ebebb8)
	(_ent
		(_time 1720343457734)
	)
	(_comp
		(CPU
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int IMR -1 0 16(_ent (_in))))
				(_port(_int IMW -1 0 17(_ent (_in))))
				(_port(_int INST 0 0 18(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp CPU)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IMR)(IMR))
			((IMW)(IMW))
			((INST)(INST))
		)
		(_use(_ent . CPU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 3))))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int IMR -1 0 24(_arch(_uni))))
		(_sig(_int IMW -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int INST 1 0 26(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0))(_sens(0)))))
			(line__45(_arch 1 0 45(_prcs(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vef)
	(_time 1720375534392 2024.07.07 21:35:34)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code fef1fcaeaea8a9e9faffeca4aaf8abf8fdf8f6fba8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CPU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1177          1720377377031 Behavioral
(_unit VHDL(pc_unit 0 5(behavioral 0 16))
	(_version vef)
	(_time 1720377377032 2024.07.07 22:06:17)
	(_source(\../src/PC_Unit.vhd\))
	(_parameters tan)
	(_code cf99cb9a9a9bcdd8cb9f8a9597c8cbc8cfc9ccca99)
	(_ent
		(_time 1720377377024)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_port(_int branch -1 0 9(_ent(_in))))
		(_port(_int Ubranch -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int offset 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~12 0 12(_scalar (_to i 0 i 511))))
		(_port(_int PC 1 0 12(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 17(_scalar (_to i 0 i 511))))
		(_sig(_int PC_next 2 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5)(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1537          1720377377094 Behavioral
(_unit VHDL(memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720377377095 2024.07.07 22:06:17)
	(_source(\../src/Memory_Unit.vhd\))
	(_parameters tan)
	(_code 0d5a5c0b5c5a0d1b5a5f1f5655085b0a080b580b04)
	(_ent
		(_time 1720280199545)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \8\ (_ent gms((i 8)))))
		(_gen(_int DataWidth -1 0 6 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto i 511 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(5)(6))(_sens(0)(2)(3)(4)(6))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1489          1720377377157 Behavioral
(_unit VHDL(register_bank 0 7(behavioral 0 20))
	(_version vef)
	(_time 1720377377158 2024.07.07 22:06:17)
	(_source(\../src/Register_Bank.vhd\))
	(_parameters tan)
	(_code 4c1a4b4e1a1b1f5a47495f17194a494b4e491a4a4e)
	(_ent
		(_time 1720187812919)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ReadReg1 0 0 11(_ent(_in))))
		(_port(_int ReadReg2 0 0 12(_ent(_in))))
		(_port(_int WriteReg 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1((_dto i 7 i 0)))))
		(_port(_int WriteData 1 0 14(_ent(_in))))
		(_port(_int ReadData1 1 0 15(_ent(_out))))
		(_port(_int ReadData2 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int reg_array 0 21(_array 2((_to i 0 i 7)))))
		(_sig(_int Registers 3 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__33(_arch 1 0 33(_assignment(_trgt(6))(_sens(2)(8))(_mon))))
			(line__34(_arch 2 0 34(_assignment(_trgt(7))(_sens(3)(8))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1311          1720377377222 Behavioral
(_unit VHDL(control_unit 0 5(behavioral 0 21))
	(_version vef)
	(_time 1720377377223 2024.07.07 22:06:17)
	(_source(\../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code 8add8c848ddd8b9d888e98d08d8cd98fdc8d8f8cdf)
	(_ent
		(_time 1720278720057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 0 0 7(_ent(_in))))
		(_port(_int Z -1 0 8(_ent(_in))))
		(_port(_int S -1 0 9(_ent(_in))))
		(_port(_int RegWrite -1 0 10(_ent(_out))))
		(_port(_int MemRead -1 0 11(_ent(_out))))
		(_port(_int MemWrite -1 0 12(_ent(_out))))
		(_port(_int ALUSrc -1 0 13(_ent(_out))))
		(_port(_int Branch -1 0 14(_ent(_out))))
		(_port(_int ALUOp 0 0 15(_ent(_out))))
		(_port(_int Reg2Loc -1 0 16(_ent(_out))))
		(_port(_int MemToReg -1 0 17(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1931          1720377377281 Behavioral
(_unit VHDL(instruction_memory_unit 0 6(behavioral 0 19))
	(_version vef)
	(_time 1720377377282 2024.07.07 22:06:17)
	(_source(\../src/Instruction_Memory_Unit.vhd\))
	(_parameters tan usedpackagebody)
	(_code c99ec59c959f9edecf9bdb929dcfcacecdcfc0cf9f)
	(_ent
		(_time 1720360777087)
	)
	(_object
		(_gen(_int AddrWidth -1 0 7 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 8 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 11(_ent(_in))))
		(_port(_int MemWrite -2 0 12(_ent(_in))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~12 0 13(_scalar (_dto c 2 i 0))))
		(_port(_int Address 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int DataIn 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 15(_array -2((_dto c 4 i 0)))))
		(_port(_int DataOut 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8-1~downto~0}~13 0 20(_array -2((_dto i 7 i 0)))))
		(_type(_int MyMem 0 20(_array 3((_dto c 5 i 0)))))
		(_sig(_int mem 4 0 33(_arch(_uni(_code 6)))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(6)(5(d_15_8))(5(d_7_0)))(_sens(0)(6)(2)(3)(4(d_15_8))(4(d_7_0)))(_dssslsensitivity 1)(_read(1)))))
		)
		(_subprogram
			(_int InitRamFromFile 1 0 22(_arch(_func 4 -3)))
			(_ext READLINE(2 0))
			(_ext READ(3 6))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1936548210 1952539694 97)
	)
	(_model . Behavioral 7 -1)
)
I 000051 55 3963          1720377377350 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720377377351 2024.07.07 22:06:17)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code 07500200005156110c51175c530104000700020104)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((clk)(clk))
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
			((UnB)(UnB))
		)
	)
	(_inst Memory_Unit_Unit 0 108(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 118(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 129(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((Ubranch)(UnB))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int UnB -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(29)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(30)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000056 55 1447          1720377377405 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720377377406 2024.07.07 22:06:17)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 46114345401017531310521c154045414641434310)
	(_ent
		(_time 1720343457734)
	)
	(_comp
		(CPU
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int IMR -1 0 16(_ent (_in))))
				(_port(_int IMW -1 0 17(_ent (_in))))
				(_port(_int INST 0 0 18(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp CPU)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IMR)(IMR))
			((IMW)(IMW))
			((INST)(INST))
		)
		(_use(_ent . CPU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int IMR -1 0 24(_arch(_uni))))
		(_sig(_int IMW -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int INST 1 0 26(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0))(_sens(0)))))
			(line__45(_arch 1 0 45(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vef)
	(_time 1720377377421 2024.07.07 22:06:17)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 55035756550302425154470f0153005356535d5003)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CPU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2574          1720377377472 TB_ARCHITECTURE
(_unit VHDL(instruction_memory_unit_tb 0 7(tb_architecture 0 14))
	(_version vef)
	(_time 1720377377473 2024.07.07 22:06:17)
	(_source(\../src/TestBench/instruction_memory_unit_TB.vhd\))
	(_parameters tan)
	(_code 84d38b8ad5d2d393848b96dfd082878380828d82d2)
	(_ent
		(_time 1720360656424)
	)
	(_comp
		(Instruction_Memory_Unit
			(_object
				(_gen(_int AddrWidth -1 0 18(_ent((i 9)))))
				(_gen(_int DataWidth -1 0 19(_ent((i 16)))))
				(_port(_int clk -2 0 21(_ent (_in))))
				(_port(_int MemRead -2 0 22(_ent (_in))))
				(_port(_int MemWrite -2 0 23(_ent (_in))))
				(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~13 0 24(_scalar (_dto c 2 i 0))))
				(_port(_int Address 2 0 24(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 25(_array -2((_dto c 3 i 0)))))
				(_port(_int DataIn 3 0 25(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~132 0 26(_array -2((_dto c 4 i 0)))))
				(_port(_int DataOut 4 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Instruction_Memory_Unit)
		(_gen
			((AddrWidth)(_code 5))
			((DataWidth)(_code 6))
		)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(Address))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use(_ent . Instruction_Memory_Unit)
			(_gen
				((AddrWidth)(_code 7))
				((DataWidth)(_code 8))
			)
			(_port
				((clk)(clk))
				((MemRead)(MemRead))
				((MemWrite)(MemWrite))
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_gen(_int AddrWidth -1 0 10 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 11 \16\ (_ent gms((i 16)))))
		(_sig(_int clk -2 0 30(_arch(_uni((i 2))))))
		(_sig(_int MemRead -2 0 31(_arch(_uni))))
		(_sig(_int MemWrite -2 0 32(_arch(_uni))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~133 0 33(_scalar (_dto c 9 i 0))))
		(_sig(_int Address 0 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~135 0 34(_array -2((_dto c 10 i 0)))))
		(_sig(_int DataIn 1 0 34(_arch(_uni))))
		(_sig(_int DataOut 1 0 36(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(0))(_sens(0)))))
			(line__60(_arch 1 0 60(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50529027 33686018 33686275)
	)
	(_model . TB_ARCHITECTURE 11 -1)
)
I 000056 55 635 0 testbench_for_instruction_memory_unit
(_configuration VHDL (testbench_for_instruction_memory_unit 0 75 (instruction_memory_unit_tb))
	(_version vef)
	(_time 1720377377498 2024.07.07 22:06:17)
	(_source(\../src/TestBench/instruction_memory_unit_TB.vhd\))
	(_parameters tan)
	(_code a3f5a1f4a5f5f4b4a7a2b1f9f7a5f6a5a0a5aba6f5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Instruction_Memory_Unit behavioral
				(_port
					((clk)(clk))
					((MemRead)(MemRead))
					((MemWrite)(MemWrite))
					((Address)(Address))
					((DataIn)(DataIn))
					((DataOut)(DataOut))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2135          1720377377613 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720377377614 2024.07.07 22:06:17)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 11461716434740044440054b421710174216141447)
	(_ent
		(_time 1720362380169)
	)
	(_comp
		(ALU
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int A 0 0 16(_ent (_in))))
				(_port(_int B 0 0 17(_ent (_in))))
				(_port(_int OpCode 1 0 18(_ent (_in))))
				(_port(_int Result 0 0 19(_ent (_out))))
				(_port(_int Carry -1 0 20(_ent (_out))))
				(_port(_int Zero -1 0 21(_ent (_out))))
				(_port(_int Sign -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((clk)(clk))
			((A)(A))
			((B)(B))
			((OpCode)(OpCode))
			((Result)(Result))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
		)
		(_use(_ent . ALU)
			(_port
				((clk)(clk))
				((A)(A))
				((B)(B))
				((OpCode)(OpCode))
				((Result)(Result))
				((Carry)(Carry))
				((Zero)(Zero))
				((Sign)(Sign))
				((UnB)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 2 0 27(_arch(_uni))))
		(_sig(_int B 2 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 29(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 29(_arch(_uni))))
		(_sig(_int Result 2 0 31(_arch(_uni))))
		(_sig(_int Carry -1 0 32(_arch(_uni))))
		(_sig(_int Zero -1 0 33(_arch(_uni))))
		(_sig(_int Sign -1 0 34(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(0)))))
			(line__56(_arch 1 0 56(_prcs(_trgt(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027)
		(33686018 50463234)
		(33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000036 55 408 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 66 (alu_tb))
	(_version vef)
	(_time 1720377377631 2024.07.07 22:06:17)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 20762324257677372421327a742675262326282576)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 2524          1720377377685 TB_ARCHITECTURE
(_unit VHDL(memory_unit_tb 0 7(tb_architecture 0 14))
	(_version vef)
	(_time 1720377377686 2024.07.07 22:06:17)
	(_source(\../src/TestBench/memory_unit_TB.vhd\))
	(_parameters tan)
	(_code 5f080c5c0c085f490d504d04075a09585a590a5956)
	(_ent
		(_time 1720367928798)
	)
	(_comp
		(Memory_Unit
			(_object
				(_gen(_int AddrWidth -1 0 18(_ent((i 8)))))
				(_gen(_int DataWidth -1 0 19(_ent((i 8)))))
				(_port(_int clk -2 0 21(_ent (_in))))
				(_port(_int MemRead -2 0 22(_ent (_in))))
				(_port(_int MemWrite -2 0 23(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~13 0 24(_array -2((_dto c 2 i 0)))))
				(_port(_int Address 2 0 24(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 25(_array -2((_dto c 3 i 0)))))
				(_port(_int DataIn 3 0 25(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~132 0 26(_array -2((_dto c 4 i 0)))))
				(_port(_int DataOut 4 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Memory_Unit)
		(_gen
			((AddrWidth)(_code 5))
			((DataWidth)(_code 6))
		)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(Address))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use(_ent . Memory_Unit)
			(_gen
				((AddrWidth)(_code 7))
				((DataWidth)(_code 8))
			)
			(_port
				((clk)(clk))
				((MemRead)(MemRead))
				((MemWrite)(MemWrite))
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_gen(_int AddrWidth -1 0 10 \8\ (_ent gms((i 8)))))
		(_gen(_int DataWidth -1 0 11 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 30(_arch(_uni((i 2))))))
		(_sig(_int MemRead -2 0 31(_arch(_uni))))
		(_sig(_int MemWrite -2 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~134 0 33(_array -2((_dto c 9 i 0)))))
		(_sig(_int Address 0 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~136 0 34(_array -2((_dto c 10 i 0)))))
		(_sig(_int DataIn 1 0 34(_arch(_uni))))
		(_sig(_int DataOut 1 0 36(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(0))(_sens(0)))))
			(line__60(_arch 1 0 60(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50529027 50529027)
	)
	(_model . TB_ARCHITECTURE 11 -1)
)
I 000044 55 587 0 testbench_for_memory_unit
(_configuration VHDL (testbench_for_memory_unit 0 75 (memory_unit_tb))
	(_version vef)
	(_time 1720377377702 2024.07.07 22:06:17)
	(_source(\../src/TestBench/memory_unit_TB.vhd\))
	(_parameters tan)
	(_code 6f396c6f3c3938786b6e7d353b693a696c69676a39)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Memory_Unit behavioral
				(_port
					((clk)(clk))
					((MemRead)(MemRead))
					((MemWrite)(MemWrite))
					((Address)(Address))
					((DataIn)(DataIn))
					((DataOut)(DataOut))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1789          1720377452823 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 19))
	(_version vef)
	(_time 1720377452824 2024.07.07 22:07:32)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code e4b1b6b7b3b2b5f2e3e1a7bfb0e2e5e2b7e3e1e2e5)
	(_ent
		(_time 1720377376990)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 1 0 10(_ent(_in))))
		(_port(_int Result 0 0 11(_ent(_out))))
		(_port(_int Carry -1 0 12(_ent(_out))))
		(_port(_int Zero -1 0 13(_ent(_out))))
		(_port(_int Sign -1 0 14(_ent(_out))))
		(_port(_int UnB -1 0 15(_ent(_out))))
		(_sig(_int next_z -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int next_s -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int next_c -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 23(_array -1((_dto i 8 i 0)))))
		(_sig(_int res 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~132 0 47(_array -1((_dto i 8 i 0)))))
		(_var(_int Temp_Result 3 0 47(_prcs 1)))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(9)(10)(11)(5)(6)(7))(_sens(0)(9)(10)(11)(12(d_7_0))(12(7))(12(8))(3))(_dssslsensitivity 1)(_mon))))
			(line__46(_arch 1 0 46(_prcs(_simple)(_trgt(12)(4)(8))(_sens(1)(2)(3))(_read(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018 2)
		(33686018 2)
		(131586)
		(33686018 33686018 2)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1177          1720377452891 Behavioral
(_unit VHDL(pc_unit 0 5(behavioral 0 16))
	(_version vef)
	(_time 1720377452892 2024.07.07 22:07:32)
	(_source(\../src/PC_Unit.vhd\))
	(_parameters tan)
	(_code 2276762623762035267267787a2526252224212774)
	(_ent
		(_time 1720377377023)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_port(_int branch -1 0 9(_ent(_in))))
		(_port(_int Ubranch -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int offset 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~12 0 12(_scalar (_to i 0 i 511))))
		(_port(_int PC 1 0 12(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 17(_scalar (_to i 0 i 511))))
		(_sig(_int PC_next 2 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5)(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1537          1720377452945 Behavioral
(_unit VHDL(memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720377452946 2024.07.07 22:07:32)
	(_source(\../src/Memory_Unit.vhd\))
	(_parameters tan)
	(_code 51045152550651470603430a095407565457045758)
	(_ent
		(_time 1720280199545)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \8\ (_ent gms((i 8)))))
		(_gen(_int DataWidth -1 0 6 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 3 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto i 511 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(5)(6))(_sens(0)(2)(3)(4)(6))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1489          1720377453007 Behavioral
(_unit VHDL(register_bank 0 7(behavioral 0 20))
	(_version vef)
	(_time 1720377453008 2024.07.07 22:07:33)
	(_source(\../src/Register_Bank.vhd\))
	(_parameters tan)
	(_code 8fdbd981dcd8dc99848a9cd4da898a888d8ad9898d)
	(_ent
		(_time 1720187812919)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ReadReg1 0 0 11(_ent(_in))))
		(_port(_int ReadReg2 0 0 12(_ent(_in))))
		(_port(_int WriteReg 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1((_dto i 7 i 0)))))
		(_port(_int WriteData 1 0 14(_ent(_in))))
		(_port(_int ReadData1 1 0 15(_ent(_out))))
		(_port(_int ReadData2 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int reg_array 0 21(_array 2((_to i 0 i 7)))))
		(_sig(_int Registers 3 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__33(_arch 1 0 33(_assignment(_trgt(6))(_sens(2)(8))(_mon))))
			(line__34(_arch 2 0 34(_assignment(_trgt(7))(_sens(3)(8))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1311          1720377453058 Behavioral
(_unit VHDL(control_unit 0 5(behavioral 0 21))
	(_version vef)
	(_time 1720377453059 2024.07.07 22:07:33)
	(_source(\../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code ce9b999bcd99cfd9cccadc94c9c89dcb98c9cbc89b)
	(_ent
		(_time 1720278720057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 0 0 7(_ent(_in))))
		(_port(_int Z -1 0 8(_ent(_in))))
		(_port(_int S -1 0 9(_ent(_in))))
		(_port(_int RegWrite -1 0 10(_ent(_out))))
		(_port(_int MemRead -1 0 11(_ent(_out))))
		(_port(_int MemWrite -1 0 12(_ent(_out))))
		(_port(_int ALUSrc -1 0 13(_ent(_out))))
		(_port(_int Branch -1 0 14(_ent(_out))))
		(_port(_int ALUOp 0 0 15(_ent(_out))))
		(_port(_int Reg2Loc -1 0 16(_ent(_out))))
		(_port(_int MemToReg -1 0 17(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1931          1720377453115 Behavioral
(_unit VHDL(instruction_memory_unit 0 6(behavioral 0 19))
	(_version vef)
	(_time 1720377453116 2024.07.07 22:07:33)
	(_source(\../src/Instruction_Memory_Unit.vhd\))
	(_parameters tan usedpackagebody)
	(_code fda8a0adfcabaaeafbafefa6a9fbfefaf9fbf4fbab)
	(_ent
		(_time 1720360777087)
	)
	(_object
		(_gen(_int AddrWidth -1 0 7 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 8 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 11(_ent(_in))))
		(_port(_int MemWrite -2 0 12(_ent(_in))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~12 0 13(_scalar (_dto c 2 i 0))))
		(_port(_int Address 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int DataIn 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 15(_array -2((_dto c 4 i 0)))))
		(_port(_int DataOut 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8-1~downto~0}~13 0 20(_array -2((_dto i 7 i 0)))))
		(_type(_int MyMem 0 20(_array 3((_dto c 5 i 0)))))
		(_sig(_int mem 4 0 33(_arch(_uni(_code 6)))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(5(d_15_8))(5(d_7_0))(6))(_sens(0)(2)(3)(4(d_15_8))(4(d_7_0))(6))(_dssslsensitivity 1)(_read(1)))))
		)
		(_subprogram
			(_int InitRamFromFile 1 0 22(_arch(_func 4 -3)))
			(_ext READLINE(2 0))
			(_ext READ(3 6))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1936548210 1952539694 97)
	)
	(_model . Behavioral 7 -1)
)
I 000051 55 3963          1720377453180 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720377453181 2024.07.07 22:07:33)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code 3b6e6d3f696d6a2d306d2b606f3d383c3b3c3e3d38)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((clk)(clk))
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
			((UnB)(UnB))
		)
	)
	(_inst Memory_Unit_Unit 0 108(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 118(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 129(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((Ubranch)(UnB))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int UnB -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(29)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(30)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000056 55 1447          1720377453243 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720377453244 2024.07.07 22:07:33)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 89dcdf8680dfd89cdcdf9dd3da8f8a8e898e8c8cdf)
	(_ent
		(_time 1720343457734)
	)
	(_comp
		(CPU
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int IMR -1 0 16(_ent (_in))))
				(_port(_int IMW -1 0 17(_ent (_in))))
				(_port(_int INST 0 0 18(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp CPU)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IMR)(IMR))
			((IMW)(IMW))
			((INST)(INST))
		)
		(_use(_ent . CPU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int IMR -1 0 24(_arch(_uni))))
		(_sig(_int IMW -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int INST 1 0 26(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0))(_sens(0)))))
			(line__45(_arch 1 0 45(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vef)
	(_time 1720377453261 2024.07.07 22:07:33)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 99cdc89695cfce8e9d988bc3cd9fcc9f9a9f919ccf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CPU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2574          1720377453308 TB_ARCHITECTURE
(_unit VHDL(instruction_memory_unit_tb 0 7(tb_architecture 0 14))
	(_version vef)
	(_time 1720377453309 2024.07.07 22:07:33)
	(_source(\../src/TestBench/instruction_memory_unit_TB.vhd\))
	(_parameters tan)
	(_code c89d949d959e9fdfc8c7da939ccecbcfcccec1ce9e)
	(_ent
		(_time 1720360656424)
	)
	(_comp
		(Instruction_Memory_Unit
			(_object
				(_gen(_int AddrWidth -1 0 18(_ent((i 9)))))
				(_gen(_int DataWidth -1 0 19(_ent((i 16)))))
				(_port(_int clk -2 0 21(_ent (_in))))
				(_port(_int MemRead -2 0 22(_ent (_in))))
				(_port(_int MemWrite -2 0 23(_ent (_in))))
				(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~13 0 24(_scalar (_dto c 2 i 0))))
				(_port(_int Address 2 0 24(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 25(_array -2((_dto c 3 i 0)))))
				(_port(_int DataIn 3 0 25(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~132 0 26(_array -2((_dto c 4 i 0)))))
				(_port(_int DataOut 4 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Instruction_Memory_Unit)
		(_gen
			((AddrWidth)(_code 5))
			((DataWidth)(_code 6))
		)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(Address))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use(_ent . Instruction_Memory_Unit)
			(_gen
				((AddrWidth)(_code 7))
				((DataWidth)(_code 8))
			)
			(_port
				((clk)(clk))
				((MemRead)(MemRead))
				((MemWrite)(MemWrite))
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_gen(_int AddrWidth -1 0 10 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 11 \16\ (_ent gms((i 16)))))
		(_sig(_int clk -2 0 30(_arch(_uni((i 2))))))
		(_sig(_int MemRead -2 0 31(_arch(_uni))))
		(_sig(_int MemWrite -2 0 32(_arch(_uni))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~133 0 33(_scalar (_dto c 9 i 0))))
		(_sig(_int Address 0 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~135 0 34(_array -2((_dto c 10 i 0)))))
		(_sig(_int DataIn 1 0 34(_arch(_uni))))
		(_sig(_int DataOut 1 0 36(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(0))(_sens(0)))))
			(line__60(_arch 1 0 60(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50529027 33686018 33686275)
	)
	(_model . TB_ARCHITECTURE 11 -1)
)
I 000056 55 635 0 testbench_for_instruction_memory_unit
(_configuration VHDL (testbench_for_instruction_memory_unit 0 75 (instruction_memory_unit_tb))
	(_version vef)
	(_time 1720377453328 2024.07.07 22:07:33)
	(_source(\../src/TestBench/instruction_memory_unit_TB.vhd\))
	(_parameters tan)
	(_code d88c898ad58e8fcfdcd9ca828cde8ddedbded0dd8e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Instruction_Memory_Unit behavioral
				(_port
					((clk)(clk))
					((MemRead)(MemRead))
					((MemWrite)(MemWrite))
					((Address)(Address))
					((DataIn)(DataIn))
					((DataOut)(DataOut))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2135          1720377453441 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720377453442 2024.07.07 22:07:33)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 45101247131314501014511f164344431642404013)
	(_ent
		(_time 1720362380169)
	)
	(_comp
		(ALU
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int A 0 0 16(_ent (_in))))
				(_port(_int B 0 0 17(_ent (_in))))
				(_port(_int OpCode 1 0 18(_ent (_in))))
				(_port(_int Result 0 0 19(_ent (_out))))
				(_port(_int Carry -1 0 20(_ent (_out))))
				(_port(_int Zero -1 0 21(_ent (_out))))
				(_port(_int Sign -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((clk)(clk))
			((A)(A))
			((B)(B))
			((OpCode)(OpCode))
			((Result)(Result))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
		)
		(_use(_ent . ALU)
			(_port
				((clk)(clk))
				((A)(A))
				((B)(B))
				((OpCode)(OpCode))
				((Result)(Result))
				((Carry)(Carry))
				((Zero)(Zero))
				((Sign)(Sign))
				((UnB)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 2 0 27(_arch(_uni))))
		(_sig(_int B 2 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 29(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 29(_arch(_uni))))
		(_sig(_int Result 2 0 31(_arch(_uni))))
		(_sig(_int Carry -1 0 32(_arch(_uni))))
		(_sig(_int Zero -1 0 33(_arch(_uni))))
		(_sig(_int Sign -1 0 34(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(0)))))
			(line__56(_arch 1 0 56(_prcs(_trgt(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027)
		(33686018 50463234)
		(33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000036 55 408 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 66 (alu_tb))
	(_version vef)
	(_time 1720377453461 2024.07.07 22:07:33)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 55010756550302425154470f0153005356535d5003)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 2524          1720377453521 TB_ARCHITECTURE
(_unit VHDL(memory_unit_tb 0 7(tb_architecture 0 14))
	(_version vef)
	(_time 1720377453522 2024.07.07 22:07:33)
	(_source(\../src/TestBench/memory_unit_TB.vhd\))
	(_parameters tan)
	(_code 93c6919c95c49385c19c81c8cb96c5949695c6959a)
	(_ent
		(_time 1720367928798)
	)
	(_comp
		(Memory_Unit
			(_object
				(_gen(_int AddrWidth -1 0 18(_ent((i 8)))))
				(_gen(_int DataWidth -1 0 19(_ent((i 8)))))
				(_port(_int clk -2 0 21(_ent (_in))))
				(_port(_int MemRead -2 0 22(_ent (_in))))
				(_port(_int MemWrite -2 0 23(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~13 0 24(_array -2((_dto c 2 i 0)))))
				(_port(_int Address 2 0 24(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 25(_array -2((_dto c 3 i 0)))))
				(_port(_int DataIn 3 0 25(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~132 0 26(_array -2((_dto c 4 i 0)))))
				(_port(_int DataOut 4 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Memory_Unit)
		(_gen
			((AddrWidth)(_code 5))
			((DataWidth)(_code 6))
		)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(Address))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use(_ent . Memory_Unit)
			(_gen
				((AddrWidth)(_code 7))
				((DataWidth)(_code 8))
			)
			(_port
				((clk)(clk))
				((MemRead)(MemRead))
				((MemWrite)(MemWrite))
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_gen(_int AddrWidth -1 0 10 \8\ (_ent gms((i 8)))))
		(_gen(_int DataWidth -1 0 11 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 30(_arch(_uni((i 2))))))
		(_sig(_int MemRead -2 0 31(_arch(_uni))))
		(_sig(_int MemWrite -2 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~134 0 33(_array -2((_dto c 9 i 0)))))
		(_sig(_int Address 0 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~136 0 34(_array -2((_dto c 10 i 0)))))
		(_sig(_int DataIn 1 0 34(_arch(_uni))))
		(_sig(_int DataOut 1 0 36(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(0))(_sens(0)))))
			(line__60(_arch 1 0 60(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50529027 50529027)
	)
	(_model . TB_ARCHITECTURE 11 -1)
)
I 000044 55 587 0 testbench_for_memory_unit
(_configuration VHDL (testbench_for_memory_unit 0 75 (memory_unit_tb))
	(_version vef)
	(_time 1720377453539 2024.07.07 22:07:33)
	(_source(\../src/TestBench/memory_unit_TB.vhd\))
	(_parameters tan)
	(_code a3f7f1f4a5f5f4b4a7a2b1f9f7a5f6a5a0a5aba6f5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Memory_Unit behavioral
				(_port
					((clk)(clk))
					((MemRead)(MemRead))
					((MemWrite)(MemWrite))
					((Address)(Address))
					((DataIn)(DataIn))
					((DataOut)(DataOut))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1739          1720377478775 TB_ARCHITECTURE
(_unit VHDL(pc_unit_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720377478776 2024.07.07 22:07:58)
	(_source(\../src/TestBench/pc_unit_TB.vhd\))
	(_parameters tan)
	(_code 4541474743114752434a001f1d4241401342414347)
	(_ent
		(_time 1720348312382)
	)
	(_comp
		(PC_Unit
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int branch -1 0 16(_ent (_in))))
				(_port(_int Ubranch -1 0 17(_ent (_in))))
				(_port(_int offset 0 0 18(_ent (_in))))
				(_port(_int PC 1 0 19(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(branch))
			((Ubranch)(Ubranch))
			((offset)(offset))
			((PC)(PC))
		)
		(_use(_ent . PC_Unit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 19(_scalar (_to i 0 i 511))))
		(_sig(_int clk -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 24(_arch(_uni))))
		(_sig(_int branch -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int Ubranch -1 0 25(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 26(_array -1((_dto i 7 i 0)))))
		(_sig(_int offset 2 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~511~133 0 27(_scalar (_to i 0 i 511))))
		(_sig(_int PC 3 0 27(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0))(_sens(0)))))
			(line__45(_arch 1 0 45(_prcs(_wait_for)(_trgt(1)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463490)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000040 55 398 0 testbench_for_pc_unit
(_configuration VHDL (testbench_for_pc_unit 0 60 (pc_unit_tb))
	(_version vef)
	(_time 1720377478792 2024.07.07 22:07:58)
	(_source(\../src/TestBench/pc_unit_TB.vhd\))
	(_parameters tan)
	(_code 54505257550203435055460e0052015257525c5102)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . PC_Unit behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1177          1720377484175 Behavioral
(_unit VHDL(pc_unit 0 5(behavioral 0 16))
	(_version vef)
	(_time 1720377484176 2024.07.07 22:08:04)
	(_source(\../src/PC_Unit.vhd\))
	(_parameters tan)
	(_code 5350545053075144570316090b5457545355505605)
	(_ent
		(_time 1720377377023)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_port(_int branch -1 0 9(_ent(_in))))
		(_port(_int Ubranch -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int offset 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~12 0 12(_scalar (_to i 0 i 511))))
		(_port(_int PC 1 0 12(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 17(_scalar (_to i 0 i 511))))
		(_sig(_int PC_next 2 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(6)(5))(_sens(0)(1)(6)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000056 55 1739          1720377484601 TB_ARCHITECTURE
(_unit VHDL(pc_unit_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720377484602 2024.07.07 22:08:04)
	(_source(\../src/TestBench/pc_unit_TB.vhd\))
	(_parameters tan)
	(_code f9faf1a9f3adfbeefff6bca3a1fefdfcaffefdfffb)
	(_ent
		(_time 1720348312382)
	)
	(_comp
		(PC_Unit
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int branch -1 0 16(_ent (_in))))
				(_port(_int Ubranch -1 0 17(_ent (_in))))
				(_port(_int offset 0 0 18(_ent (_in))))
				(_port(_int PC 1 0 19(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(branch))
			((Ubranch)(Ubranch))
			((offset)(offset))
			((PC)(PC))
		)
		(_use(_ent . PC_Unit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 19(_scalar (_to i 0 i 511))))
		(_sig(_int clk -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 24(_arch(_uni))))
		(_sig(_int branch -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int Ubranch -1 0 25(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 26(_array -1((_dto i 7 i 0)))))
		(_sig(_int offset 2 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~511~133 0 27(_scalar (_to i 0 i 511))))
		(_sig(_int PC 3 0 27(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0))(_sens(0)))))
			(line__45(_arch 1 0 45(_prcs(_wait_for)(_trgt(1)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463490)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000040 55 398 0 testbench_for_pc_unit
(_configuration VHDL (testbench_for_pc_unit 0 60 (pc_unit_tb))
	(_version vef)
	(_time 1720377484617 2024.07.07 22:08:04)
	(_source(\../src/TestBench/pc_unit_TB.vhd\))
	(_parameters tan)
	(_code 090a040f055f5e1e0d081b535d0f5c0f0a0f010c5f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . PC_Unit behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 3963          1720377746495 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720377746496 2024.07.07 22:12:26)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code 0b09000c595d5a1d005d1b505f0d080c0b0c0e0d08)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((clk)(clk))
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
			((UnB)(UnB))
		)
	)
	(_inst Memory_Unit_Unit 0 108(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 118(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 129(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((Ubranch)(UnB))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int UnB -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(29)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(30)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000056 55 1447          1720377746859 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720377746860 2024.07.07 22:12:26)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 737179737025226626256729207570747374767625)
	(_ent
		(_time 1720343457734)
	)
	(_comp
		(CPU
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int IMR -1 0 16(_ent (_in))))
				(_port(_int IMW -1 0 17(_ent (_in))))
				(_port(_int INST 0 0 18(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp CPU)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IMR)(IMR))
			((IMW)(IMW))
			((INST)(INST))
		)
		(_use(_ent . CPU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int IMR -1 0 24(_arch(_uni))))
		(_sig(_int IMW -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int INST 1 0 26(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0))(_sens(0)))))
			(line__45(_arch 1 0 45(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vef)
	(_time 1720377746877 2024.07.07 22:12:26)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 82818f8c85d4d595868390d8d684d78481848a87d4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CPU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1311          1720378234491 Behavioral
(_unit VHDL(control_unit 0 5(behavioral 0 21))
	(_version vef)
	(_time 1720378234492 2024.07.07 22:20:34)
	(_source(\../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code 3c686e39396b3d2b3e382e663b3a6f396a3b393a69)
	(_ent
		(_time 1720278720057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 0 0 7(_ent(_in))))
		(_port(_int Z -1 0 8(_ent(_in))))
		(_port(_int S -1 0 9(_ent(_in))))
		(_port(_int RegWrite -1 0 10(_ent(_out))))
		(_port(_int MemRead -1 0 11(_ent(_out))))
		(_port(_int MemWrite -1 0 12(_ent(_out))))
		(_port(_int ALUSrc -1 0 13(_ent(_out))))
		(_port(_int Branch -1 0 14(_ent(_out))))
		(_port(_int ALUOp 0 0 15(_ent(_out))))
		(_port(_int Reg2Loc -1 0 16(_ent(_out))))
		(_port(_int MemToReg -1 0 17(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1595          1720381824710 Behavioral
(_unit VHDL(memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720381824711 2024.07.07 23:20:24)
	(_source(\../src/Memory_Unit.vhd\))
	(_parameters tan)
	(_code 8789d18985d08791d0d495dcdf82d1808281d2818e)
	(_ent
		(_time 1720280199545)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \8\ (_ent gms((i 8)))))
		(_gen(_int DataWidth -1 0 6 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~12 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 5 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto i 511 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_assignment(_trgt(5))(_sens(6)(1)(3))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 6 -1)
)
I 000051 55 1595          1720381832347 Behavioral
(_unit VHDL(memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720381832348 2024.07.07 23:20:32)
	(_source(\../src/Memory_Unit.vhd\))
	(_parameters tan)
	(_code 5f080b5c0c085f49080c4d04075a09585a590a5956)
	(_ent
		(_time 1720280199545)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \8\ (_ent gms((i 8)))))
		(_gen(_int DataWidth -1 0 6 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~12 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 5 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto i 511 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_assignment(_trgt(5))(_sens(6)(1)(3))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 6 -1)
)
I 000056 55 2524          1720381832877 TB_ARCHITECTURE
(_unit VHDL(memory_unit_tb 0 7(tb_architecture 0 14))
	(_version vef)
	(_time 1720381832878 2024.07.07 23:20:32)
	(_source(\../src/TestBench/memory_unit_TB.vhd\))
	(_parameters tan)
	(_code 7225247375257264207d60292a772475777427747b)
	(_ent
		(_time 1720367928798)
	)
	(_comp
		(Memory_Unit
			(_object
				(_gen(_int AddrWidth -1 0 18(_ent((i 8)))))
				(_gen(_int DataWidth -1 0 19(_ent((i 8)))))
				(_port(_int clk -2 0 21(_ent (_in))))
				(_port(_int MemRead -2 0 22(_ent (_in))))
				(_port(_int MemWrite -2 0 23(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~13 0 24(_array -2((_dto c 2 i 0)))))
				(_port(_int Address 2 0 24(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 25(_array -2((_dto c 3 i 0)))))
				(_port(_int DataIn 3 0 25(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~132 0 26(_array -2((_dto c 4 i 0)))))
				(_port(_int DataOut 4 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Memory_Unit)
		(_gen
			((AddrWidth)(_code 5))
			((DataWidth)(_code 6))
		)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(Address))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use(_ent . Memory_Unit)
			(_gen
				((AddrWidth)(_code 7))
				((DataWidth)(_code 8))
			)
			(_port
				((clk)(clk))
				((MemRead)(MemRead))
				((MemWrite)(MemWrite))
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_gen(_int AddrWidth -1 0 10 \8\ (_ent gms((i 8)))))
		(_gen(_int DataWidth -1 0 11 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 30(_arch(_uni((i 2))))))
		(_sig(_int MemRead -2 0 31(_arch(_uni))))
		(_sig(_int MemWrite -2 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~134 0 33(_array -2((_dto c 9 i 0)))))
		(_sig(_int Address 0 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~136 0 34(_array -2((_dto c 10 i 0)))))
		(_sig(_int DataIn 1 0 34(_arch(_uni))))
		(_sig(_int DataOut 1 0 36(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(0))(_sens(0)))))
			(line__60(_arch 1 0 60(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50529027 50529027)
	)
	(_model . TB_ARCHITECTURE 11 -1)
)
I 000044 55 587 0 testbench_for_memory_unit
(_configuration VHDL (testbench_for_memory_unit 0 75 (memory_unit_tb))
	(_version vef)
	(_time 1720381832895 2024.07.07 23:20:32)
	(_source(\../src/TestBench/memory_unit_TB.vhd\))
	(_parameters tan)
	(_code 82d4848c85d4d595868390d8d684d78481848a87d4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Memory_Unit behavioral
				(_port
					((clk)(clk))
					((MemRead)(MemRead))
					((MemWrite)(MemWrite))
					((Address)(Address))
					((DataIn)(DataIn))
					((DataOut)(DataOut))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 3963          1720381902719 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720381902720 2024.07.07 23:21:42)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code 46124645401017504d10561d124045414641434045)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((clk)(clk))
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
			((UnB)(UnB))
		)
	)
	(_inst Memory_Unit_Unit 0 108(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 118(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 129(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((Ubranch)(UnB))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int UnB -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(29)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(30)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000056 55 1447          1720381903050 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720381903051 2024.07.07 23:21:43)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 8eda8981dbd8df9bdbd89ad4dd888d898e898b8bd8)
	(_ent
		(_time 1720343457734)
	)
	(_comp
		(CPU
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int IMR -1 0 16(_ent (_in))))
				(_port(_int IMW -1 0 17(_ent (_in))))
				(_port(_int INST 0 0 18(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp CPU)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IMR)(IMR))
			((IMW)(IMW))
			((INST)(INST))
		)
		(_use(_ent . CPU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int IMR -1 0 24(_arch(_uni))))
		(_sig(_int IMW -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int INST 1 0 26(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0))(_sens(0)))))
			(line__45(_arch 1 0 45(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vef)
	(_time 1720381903067 2024.07.07 23:21:43)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 9ecb9e91cec8c9899a9f8cc4ca98cb989d98969bc8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CPU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000051 55 1789          1720382103423 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 19))
	(_version vef)
	(_time 1720382103424 2024.07.07 23:25:03)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 45104747131314534240061e114344431642404344)
	(_ent
		(_time 1720377376990)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 1 0 10(_ent(_in))))
		(_port(_int Result 0 0 11(_ent(_out))))
		(_port(_int Carry -1 0 12(_ent(_out))))
		(_port(_int Zero -1 0 13(_ent(_out))))
		(_port(_int Sign -1 0 14(_ent(_out))))
		(_port(_int UnB -1 0 15(_ent(_out))))
		(_sig(_int next_z -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int next_s -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int next_c -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 23(_array -1((_dto i 8 i 0)))))
		(_sig(_int res 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~132 0 47(_array -1((_dto i 8 i 0)))))
		(_var(_int Temp_Result 3 0 47(_prcs 1)))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(9)(10)(11)(5)(6)(7))(_sens(0)(9)(10)(11)(12(d_7_0))(12(7))(12(8))(3))(_dssslsensitivity 1)(_mon))))
			(line__46(_arch 1 0 46(_prcs(_simple)(_trgt(12)(4)(8))(_sens(1)(2)(3))(_read(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018 2)
		(33686018 2)
		(131586)
		(33686018 33686018 2)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1177          1720382103492 Behavioral
(_unit VHDL(pc_unit 0 5(behavioral 0 16))
	(_version vef)
	(_time 1720382103493 2024.07.07 23:25:03)
	(_source(\../src/PC_Unit.vhd\))
	(_parameters tan)
	(_code 84d0878a83d0869380d4c1dedc83808384828781d2)
	(_ent
		(_time 1720377377023)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_port(_int branch -1 0 9(_ent(_in))))
		(_port(_int Ubranch -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int offset 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~12 0 12(_scalar (_to i 0 i 511))))
		(_port(_int PC 1 0 12(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 17(_scalar (_to i 0 i 511))))
		(_sig(_int PC_next 2 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5)(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
V 000051 55 1595          1720382103545 Behavioral
(_unit VHDL(memory_unit 0 4(behavioral 0 17))
	(_version vef)
	(_time 1720382103546 2024.07.07 23:25:03)
	(_source(\../src/Memory_Unit.vhd\))
	(_parameters tan)
	(_code c2979597c595c2d49591d0999ac794c5c7c497c4cb)
	(_ent
		(_time 1720280199545)
	)
	(_object
		(_gen(_int AddrWidth -1 0 5 \8\ (_ent gms((i 8)))))
		(_gen(_int DataWidth -1 0 6 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 9(_ent(_in))))
		(_port(_int MemWrite -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~12 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int DataIn 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int DataOut 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 18(_array -2((_dto c 5 i 0)))))
		(_type(_int MyMem 0 18(_array 3((_dto i 511 i 0)))))
		(_sig(_int mem 4 0 19(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_assignment(_trgt(5))(_sens(1)(3)(6))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 6 -1)
)
V 000051 55 1489          1720382103607 Behavioral
(_unit VHDL(register_bank 0 7(behavioral 0 20))
	(_version vef)
	(_time 1720382103608 2024.07.07 23:25:03)
	(_source(\../src/Register_Bank.vhd\))
	(_parameters tan)
	(_code 01550707055652170a04125a540704060304570703)
	(_ent
		(_time 1720187812919)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ReadReg1 0 0 11(_ent(_in))))
		(_port(_int ReadReg2 0 0 12(_ent(_in))))
		(_port(_int WriteReg 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1((_dto i 7 i 0)))))
		(_port(_int WriteData 1 0 14(_ent(_in))))
		(_port(_int ReadData1 1 0 15(_ent(_out))))
		(_port(_int ReadData2 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int reg_array 0 21(_array 2((_to i 0 i 7)))))
		(_sig(_int Registers 3 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__33(_arch 1 0 33(_assignment(_trgt(6))(_sens(2)(8))(_mon))))
			(line__34(_arch 2 0 34(_assignment(_trgt(7))(_sens(3)(8))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
V 000051 55 1311          1720382103660 Behavioral
(_unit VHDL(control_unit 0 5(behavioral 0 21))
	(_version vef)
	(_time 1720382103661 2024.07.07 23:25:03)
	(_source(\../src/Control_Unit.vhd\))
	(_parameters tan)
	(_code 30653735666731273234226a373663356637353665)
	(_ent
		(_time 1720278720057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int OpCode 0 0 7(_ent(_in))))
		(_port(_int Z -1 0 8(_ent(_in))))
		(_port(_int S -1 0 9(_ent(_in))))
		(_port(_int RegWrite -1 0 10(_ent(_out))))
		(_port(_int MemRead -1 0 11(_ent(_out))))
		(_port(_int MemWrite -1 0 12(_ent(_out))))
		(_port(_int ALUSrc -1 0 13(_ent(_out))))
		(_port(_int Branch -1 0 14(_ent(_out))))
		(_port(_int ALUOp 0 0 15(_ent(_out))))
		(_port(_int Reg2Loc -1 0 16(_ent(_out))))
		(_port(_int MemToReg -1 0 17(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2094          1720382103715 Behavioral
(_unit VHDL(instruction_memory_unit 0 6(behavioral 0 19))
	(_version vef)
	(_time 1720382103716 2024.07.07 23:25:03)
	(_source(\../src/Instruction_Memory_Unit.vhd\))
	(_parameters tan usedpackagebody)
	(_code 6e3b636e6e383979683c7c353a686d696a68676838)
	(_ent
		(_time 1720360777087)
	)
	(_object
		(_gen(_int AddrWidth -1 0 7 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 8 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 11(_ent(_in))))
		(_port(_int MemWrite -2 0 12(_ent(_in))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~12 0 13(_scalar (_dto c 4 i 0))))
		(_port(_int Address 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 14(_array -2((_dto c 5 i 0)))))
		(_port(_int DataIn 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 15(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8-1~downto~0}~13 0 20(_array -2((_dto i 7 i 0)))))
		(_type(_int MyMem 0 20(_array 3((_dto c 7 i 0)))))
		(_sig(_int mem 4 0 33(_arch(_uni(_code 8)))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(6))(_sens(0)(2)(3)(4(d_15_8))(4(d_7_0)))(_dssslsensitivity 1))))
			(line__45(_arch 1 0 45(_assignment(_trgt(5(d_7_0)))(_sens(1)(3)(6)))))
			(line__46(_arch 2 0 46(_assignment(_trgt(5(d_15_8)))(_sens(1)(3)(6)))))
		)
		(_subprogram
			(_int InitRamFromFile 3 0 22(_arch(_func 4 -3)))
			(_ext READLINE(2 0))
			(_ext READ(3 6))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036)
		(67372036 67372036)
		(1936548210 1952539694 97)
	)
	(_model . Behavioral 9 -1)
)
I 000051 55 3963          1720382103781 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720382103782 2024.07.07 23:25:03)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code adf8aafbf9fbfcbba6fbbdf6f9abaeaaadaaa8abae)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((clk)(clk))
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
			((UnB)(UnB))
		)
	)
	(_inst Memory_Unit_Unit 0 108(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 118(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 129(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((Ubranch)(UnB))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int UnB -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(29)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(30)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000056 55 1447          1720382103832 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720382103833 2024.07.07 23:25:03)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code dc89db8f8f8a8dc9898ac8868fdadfdbdcdbd9d98a)
	(_ent
		(_time 1720343457734)
	)
	(_comp
		(CPU
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int IMR -1 0 16(_ent (_in))))
				(_port(_int IMW -1 0 17(_ent (_in))))
				(_port(_int INST 0 0 18(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp CPU)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IMR)(IMR))
			((IMW)(IMW))
			((INST)(INST))
		)
		(_use(_ent . CPU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int IMR -1 0 24(_arch(_uni))))
		(_sig(_int IMW -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int INST 1 0 26(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0))(_sens(0)))))
			(line__45(_arch 1 0 45(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vef)
	(_time 1720382103881 2024.07.07 23:25:03)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 0a5e0b0c5e5c5d1d0e0b18505e0c5f0c090c020f5c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CPU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2574          1720382103933 TB_ARCHITECTURE
(_unit VHDL(instruction_memory_unit_tb 0 7(tb_architecture 0 14))
	(_version vef)
	(_time 1720382103934 2024.07.07 23:25:03)
	(_source(\../src/TestBench/instruction_memory_unit_TB.vhd\))
	(_parameters tan)
	(_code 491c454b151f1e5e49465b121d4f4a4e4d4f404f1f)
	(_ent
		(_time 1720360656424)
	)
	(_comp
		(Instruction_Memory_Unit
			(_object
				(_gen(_int AddrWidth -1 0 18(_ent((i 9)))))
				(_gen(_int DataWidth -1 0 19(_ent((i 16)))))
				(_port(_int clk -2 0 21(_ent (_in))))
				(_port(_int MemRead -2 0 22(_ent (_in))))
				(_port(_int MemWrite -2 0 23(_ent (_in))))
				(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~13 0 24(_scalar (_dto c 2 i 0))))
				(_port(_int Address 2 0 24(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 25(_array -2((_dto c 3 i 0)))))
				(_port(_int DataIn 3 0 25(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~132 0 26(_array -2((_dto c 4 i 0)))))
				(_port(_int DataOut 4 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Instruction_Memory_Unit)
		(_gen
			((AddrWidth)(_code 5))
			((DataWidth)(_code 6))
		)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(Address))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use(_ent . Instruction_Memory_Unit)
			(_gen
				((AddrWidth)(_code 7))
				((DataWidth)(_code 8))
			)
			(_port
				((clk)(clk))
				((MemRead)(MemRead))
				((MemWrite)(MemWrite))
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_gen(_int AddrWidth -1 0 10 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 11 \16\ (_ent gms((i 16)))))
		(_sig(_int clk -2 0 30(_arch(_uni((i 2))))))
		(_sig(_int MemRead -2 0 31(_arch(_uni))))
		(_sig(_int MemWrite -2 0 32(_arch(_uni))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~133 0 33(_scalar (_dto c 9 i 0))))
		(_sig(_int Address 0 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~135 0 34(_array -2((_dto c 10 i 0)))))
		(_sig(_int DataIn 1 0 34(_arch(_uni))))
		(_sig(_int DataOut 1 0 36(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(0))(_sens(0)))))
			(line__60(_arch 1 0 60(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50529027 33686018 33686275)
	)
	(_model . TB_ARCHITECTURE 11 -1)
)
I 000056 55 635 0 testbench_for_instruction_memory_unit
(_configuration VHDL (testbench_for_instruction_memory_unit 0 75 (instruction_memory_unit_tb))
	(_version vef)
	(_time 1720382103950 2024.07.07 23:25:03)
	(_source(\../src/TestBench/instruction_memory_unit_TB.vhd\))
	(_parameters tan)
	(_code 590d585a550f0e4e5d584b030d5f0c5f5a5f515c0f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Instruction_Memory_Unit behavioral
				(_port
					((clk)(clk))
					((MemRead)(MemRead))
					((MemWrite)(MemWrite))
					((Address)(Address))
					((DataIn)(DataIn))
					((DataOut)(DataOut))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000056 55 1739          1720382104010 TB_ARCHITECTURE
(_unit VHDL(pc_unit_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720382104011 2024.07.07 23:25:04)
	(_source(\../src/TestBench/pc_unit_TB.vhd\))
	(_parameters tan)
	(_code 97c3929893c395809198d2cdcf909392c190939195)
	(_ent
		(_time 1720348312382)
	)
	(_comp
		(PC_Unit
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int branch -1 0 16(_ent (_in))))
				(_port(_int Ubranch -1 0 17(_ent (_in))))
				(_port(_int offset 0 0 18(_ent (_in))))
				(_port(_int PC 1 0 19(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(branch))
			((Ubranch)(Ubranch))
			((offset)(offset))
			((PC)(PC))
		)
		(_use(_ent . PC_Unit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 19(_scalar (_to i 0 i 511))))
		(_sig(_int clk -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 24(_arch(_uni))))
		(_sig(_int branch -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int Ubranch -1 0 25(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 26(_array -1((_dto i 7 i 0)))))
		(_sig(_int offset 2 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~511~133 0 27(_scalar (_to i 0 i 511))))
		(_sig(_int PC 3 0 27(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0))(_sens(0)))))
			(line__45(_arch 1 0 45(_prcs(_wait_for)(_trgt(1)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463490)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000040 55 398 0 testbench_for_pc_unit
(_configuration VHDL (testbench_for_pc_unit 0 60 (pc_unit_tb))
	(_version vef)
	(_time 1720382104028 2024.07.07 23:25:04)
	(_source(\../src/TestBench/pc_unit_TB.vhd\))
	(_parameters tan)
	(_code a7f3a6f0a5f1f0b0a3a6b5fdf3a1f2a1a4a1afa2f1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . PC_Unit behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000056 55 2135          1720382104079 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720382104080 2024.07.07 23:25:04)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code d683d284838087c38387c28c85d0d7d085d1d3d380)
	(_ent
		(_time 1720362380169)
	)
	(_comp
		(ALU
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int A 0 0 16(_ent (_in))))
				(_port(_int B 0 0 17(_ent (_in))))
				(_port(_int OpCode 1 0 18(_ent (_in))))
				(_port(_int Result 0 0 19(_ent (_out))))
				(_port(_int Carry -1 0 20(_ent (_out))))
				(_port(_int Zero -1 0 21(_ent (_out))))
				(_port(_int Sign -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((clk)(clk))
			((A)(A))
			((B)(B))
			((OpCode)(OpCode))
			((Result)(Result))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
		)
		(_use(_ent . ALU)
			(_port
				((clk)(clk))
				((A)(A))
				((B)(B))
				((OpCode)(OpCode))
				((Result)(Result))
				((Carry)(Carry))
				((Zero)(Zero))
				((Sign)(Sign))
				((UnB)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 2 0 27(_arch(_uni))))
		(_sig(_int B 2 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 29(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 29(_arch(_uni))))
		(_sig(_int Result 2 0 31(_arch(_uni))))
		(_sig(_int Carry -1 0 32(_arch(_uni))))
		(_sig(_int Zero -1 0 33(_arch(_uni))))
		(_sig(_int Sign -1 0 34(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(0)))))
			(line__56(_arch 1 0 56(_prcs(_trgt(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027)
		(33686018 50463234)
		(33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000036 55 408 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 66 (alu_tb))
	(_version vef)
	(_time 1720382104095 2024.07.07 23:25:04)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code e5b1e4b6e5b3b2f2e1e4f7bfb1e3b0e3e6e3ede0b3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000056 55 2524          1720382104141 TB_ARCHITECTURE
(_unit VHDL(memory_unit_tb 0 7(tb_architecture 0 14))
	(_version vef)
	(_time 1720382104142 2024.07.07 23:25:04)
	(_source(\../src/TestBench/memory_unit_TB.vhd\))
	(_parameters tan)
	(_code 1441461315431402461b064f4c114213111241121d)
	(_ent
		(_time 1720367928798)
	)
	(_comp
		(Memory_Unit
			(_object
				(_gen(_int AddrWidth -1 0 18(_ent((i 8)))))
				(_gen(_int DataWidth -1 0 19(_ent((i 8)))))
				(_port(_int clk -2 0 21(_ent (_in))))
				(_port(_int MemRead -2 0 22(_ent (_in))))
				(_port(_int MemWrite -2 0 23(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~13 0 24(_array -2((_dto c 2 i 0)))))
				(_port(_int Address 2 0 24(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 25(_array -2((_dto c 3 i 0)))))
				(_port(_int DataIn 3 0 25(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~132 0 26(_array -2((_dto c 4 i 0)))))
				(_port(_int DataOut 4 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Memory_Unit)
		(_gen
			((AddrWidth)(_code 5))
			((DataWidth)(_code 6))
		)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(Address))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use(_ent . Memory_Unit)
			(_gen
				((AddrWidth)(_code 7))
				((DataWidth)(_code 8))
			)
			(_port
				((clk)(clk))
				((MemRead)(MemRead))
				((MemWrite)(MemWrite))
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_gen(_int AddrWidth -1 0 10 \8\ (_ent gms((i 8)))))
		(_gen(_int DataWidth -1 0 11 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 30(_arch(_uni((i 2))))))
		(_sig(_int MemRead -2 0 31(_arch(_uni))))
		(_sig(_int MemWrite -2 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{AddrWidth-1~downto~0}~134 0 33(_array -2((_dto c 9 i 0)))))
		(_sig(_int Address 0 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~136 0 34(_array -2((_dto c 10 i 0)))))
		(_sig(_int DataIn 1 0 34(_arch(_uni))))
		(_sig(_int DataOut 1 0 36(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(0))(_sens(0)))))
			(line__60(_arch 1 0 60(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50529027 50529027)
	)
	(_model . TB_ARCHITECTURE 11 -1)
)
V 000044 55 587 0 testbench_for_memory_unit
(_configuration VHDL (testbench_for_memory_unit 0 75 (memory_unit_tb))
	(_version vef)
	(_time 1720382104162 2024.07.07 23:25:04)
	(_source(\../src/TestBench/memory_unit_TB.vhd\))
	(_parameters tan)
	(_code 24702620257273332025367e7022712227222c2172)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Memory_Unit behavioral
				(_port
					((clk)(clk))
					((MemRead)(MemRead))
					((MemWrite)(MemWrite))
					((Address)(Address))
					((DataIn)(DataIn))
					((DataOut)(DataOut))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000051 55 2094          1720382123632 Behavioral
(_unit VHDL(instruction_memory_unit 0 6(behavioral 0 19))
	(_version vef)
	(_time 1720382123633 2024.07.07 23:25:23)
	(_source(\../src/Instruction_Memory_Unit.vhd\))
	(_parameters tan usedpackagebody)
	(_code 30373b35656667273662226b643633373436393666)
	(_ent
		(_time 1720360777087)
	)
	(_object
		(_gen(_int AddrWidth -1 0 7 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 8 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int MemRead -2 0 11(_ent(_in))))
		(_port(_int MemWrite -2 0 12(_ent(_in))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~12 0 13(_scalar (_dto c 4 i 0))))
		(_port(_int Address 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~12 0 14(_array -2((_dto c 5 i 0)))))
		(_port(_int DataIn 1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~122 0 15(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut 2 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8-1~downto~0}~13 0 20(_array -2((_dto i 7 i 0)))))
		(_type(_int MyMem 0 20(_array 3((_dto c 7 i 0)))))
		(_sig(_int mem 4 0 33(_arch(_uni(_code 8)))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(6))(_sens(0)(2)(3)(4(d_15_8))(4(d_7_0)))(_dssslsensitivity 1))))
			(line__45(_arch 1 0 45(_assignment(_trgt(5(d_7_0)))(_sens(1)(3)(6)))))
			(line__46(_arch 2 0 46(_assignment(_trgt(5(d_15_8)))(_sens(1)(3)(6)))))
		)
		(_subprogram
			(_int InitRamFromFile 3 0 22(_arch(_func 4 -3)))
			(_ext READLINE(2 0))
			(_ext READ(3 6))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036)
		(67372036 67372036)
		(1936548210 1952539694 97)
	)
	(_model . Behavioral 9 -1)
)
V 000056 55 2574          1720382123972 TB_ARCHITECTURE
(_unit VHDL(instruction_memory_unit_tb 0 7(tb_architecture 0 14))
	(_version vef)
	(_time 1720382123973 2024.07.07 23:25:23)
	(_source(\../src/TestBench/instruction_memory_unit_TB.vhd\))
	(_parameters tan)
	(_code 888f8286d5dedf9f88879ad3dc8e8b8f8c8e818ede)
	(_ent
		(_time 1720360656424)
	)
	(_comp
		(Instruction_Memory_Unit
			(_object
				(_gen(_int AddrWidth -1 0 18(_ent((i 9)))))
				(_gen(_int DataWidth -1 0 19(_ent((i 16)))))
				(_port(_int clk -2 0 21(_ent (_in))))
				(_port(_int MemRead -2 0 22(_ent (_in))))
				(_port(_int MemWrite -2 0 23(_ent (_in))))
				(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~13 0 24(_scalar (_dto c 2 i 0))))
				(_port(_int Address 2 0 24(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~13 0 25(_array -2((_dto c 3 i 0)))))
				(_port(_int DataIn 3 0 25(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~132 0 26(_array -2((_dto c 4 i 0)))))
				(_port(_int DataOut 4 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Instruction_Memory_Unit)
		(_gen
			((AddrWidth)(_code 5))
			((DataWidth)(_code 6))
		)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(Address))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use(_ent . Instruction_Memory_Unit)
			(_gen
				((AddrWidth)(_code 7))
				((DataWidth)(_code 8))
			)
			(_port
				((clk)(clk))
				((MemRead)(MemRead))
				((MemWrite)(MemWrite))
				((Address)(Address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_gen(_int AddrWidth -1 0 10 \9\ (_ent gms((i 9)))))
		(_gen(_int DataWidth -1 0 11 \16\ (_ent gms((i 16)))))
		(_sig(_int clk -2 0 30(_arch(_uni((i 2))))))
		(_sig(_int MemRead -2 0 31(_arch(_uni))))
		(_sig(_int MemWrite -2 0 32(_arch(_uni))))
		(_type(_int ~INTEGER~range~2**AddrWidth-1~downto~0~133 0 33(_scalar (_dto c 9 i 0))))
		(_sig(_int Address 0 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{DataWidth-1~downto~0}~135 0 34(_array -2((_dto c 10 i 0)))))
		(_sig(_int DataIn 1 0 34(_arch(_uni))))
		(_sig(_int DataOut 1 0 36(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(0))(_sens(0)))))
			(line__60(_arch 1 0 60(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50529027 33686018 33686275)
	)
	(_model . TB_ARCHITECTURE 11 -1)
)
V 000056 55 635 0 testbench_for_instruction_memory_unit
(_configuration VHDL (testbench_for_instruction_memory_unit 0 75 (instruction_memory_unit_tb))
	(_version vef)
	(_time 1720382123989 2024.07.07 23:25:23)
	(_source(\../src/TestBench/instruction_memory_unit_TB.vhd\))
	(_parameters tan)
	(_code 989e9f9795cecf8f9c998ac2cc9ecd9e9b9e909dce)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Instruction_Memory_Unit behavioral
				(_port
					((clk)(clk))
					((MemRead)(MemRead))
					((MemWrite)(MemWrite))
					((Address)(Address))
					((DataIn)(DataIn))
					((DataOut)(DataOut))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 3963          1720382151828 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720382151829 2024.07.07 23:25:51)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code 5c525f5e0f0a0d4a570a4c07085a5f5b5c5b595a5f)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((clk)(clk))
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
			((UnB)(UnB))
		)
	)
	(_inst Memory_Unit_Unit 0 108(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 118(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 129(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((Ubranch)(UnB))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int UnB -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(29)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(30)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000056 55 1447          1720382152187 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720382152188 2024.07.07 23:25:52)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code c3cdc197c09592d69695d79990c5c0c4c3c4c6c695)
	(_ent
		(_time 1720343457734)
	)
	(_comp
		(CPU
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int IMR -1 0 16(_ent (_in))))
				(_port(_int IMW -1 0 17(_ent (_in))))
				(_port(_int INST 0 0 18(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp CPU)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IMR)(IMR))
			((IMW)(IMW))
			((INST)(INST))
		)
		(_use(_ent . CPU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int IMR -1 0 24(_arch(_uni))))
		(_sig(_int IMW -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int INST 1 0 26(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0))(_sens(0)))))
			(line__45(_arch 1 0 45(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vef)
	(_time 1720382152203 2024.07.07 23:25:52)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code d3dcd681d58584c4d7d2c18987d586d5d0d5dbd685)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CPU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000051 55 3963          1720385298912 Behavioral
(_unit VHDL(cpu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1720385298913 2024.07.08 00:18:18)
	(_source(\../src/CPU.vhd\))
	(_parameters tan)
	(_code a2aca4f4a0f4f3b4a9f4b2f9f6a4a1a5a2a5a7a4a1)
	(_ent
		(_time 1720276394973)
	)
	(_inst Control_Unit_Unit 0 65(_ent . Control_Unit)
		(_port
			((OpCode)(OpCode))
			((Z)(Zero))
			((S)(Sign))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((Branch)(Branch))
			((ALUOp)(ALUOp))
			((Reg2Loc)(Reg2Loc))
			((MemToReg)(MemToReg))
		)
	)
	(_inst Register_Bank_Unit 0 81(_ent . Register_Bank)
		(_port
			((clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(R2))
			((ReadReg2)(Reg_2_Read))
			((WriteReg)(R1))
			((WriteData)(Write_Data))
			((ReadData1)(RD1))
			((ReadData2)(RD2))
		)
	)
	(_inst ALU_Unit 0 94(_ent . ALU)
		(_port
			((clk)(clk))
			((A)(RD1))
			((B)(RD_2))
			((OpCode)(ALUOp))
			((Result)(ALUResult))
			((Carry)(Carry))
			((Zero)(Zero))
			((Sign)(Sign))
			((UnB)(UnB))
		)
	)
	(_inst Memory_Unit_Unit 0 108(_ent . Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((Address)(ALUResult))
			((DataIn)(RD2))
			((DataOut)(MemDataOut))
		)
	)
	(_inst Instruction_Memory_Unit_Unit 0 118(_ent . Instruction_Memory_Unit)
		(_port
			((clk)(clk))
			((MemRead)(IMR))
			((MemWrite)(IMW))
			((Address)(PC))
			((DataIn)(INST))
			((DataOut)(IR))
		)
	)
	(_inst PC_Unit_Unit 0 129(_ent . PC_Unit)
		(_port
			((clk)(clk))
			((reset)(reset))
			((branch)(Branch))
			((Ubranch)(UnB))
			((offset)(xyz))
			((PC)(PC))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IMR -1 0 9(_ent(_in))))
		(_port(_int IMW -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int INST 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 16(_scalar (_to i 0 i 511))))
		(_sig(_int PC 1 0 16(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int IR 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int OpCode 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int R1 4 0 19(_arch(_uni))))
		(_sig(_int R2 4 0 19(_arch(_uni))))
		(_sig(_int R3 4 0 19(_arch(_uni))))
		(_sig(_int Reg_2_Read 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int xyz 5 0 20(_arch(_uni))))
		(_sig(_int RD1 5 0 20(_arch(_uni))))
		(_sig(_int RD2 5 0 20(_arch(_uni))))
		(_sig(_int RD_2 5 0 20(_arch(_uni))))
		(_sig(_int Write_Data 5 0 20(_arch(_uni))))
		(_sig(_int ALUResult 5 0 21(_arch(_uni))))
		(_sig(_int MemDataOut 5 0 21(_arch(_uni))))
		(_sig(_int Carry -1 0 22(_arch(_uni))))
		(_sig(_int Zero -1 0 22(_arch(_uni))))
		(_sig(_int Sign -1 0 22(_arch(_uni))))
		(_sig(_int RegWrite -1 0 23(_arch(_uni))))
		(_sig(_int MemRead -1 0 24(_arch(_uni))))
		(_sig(_int MemWrite -1 0 25(_arch(_uni))))
		(_sig(_int ALUSrc -1 0 26(_arch(_uni))))
		(_sig(_int Branch -1 0 27(_arch(_uni))))
		(_sig(_int UnB -1 0 27(_arch(_uni))))
		(_sig(_int ALUOp 3 0 28(_arch(_uni))))
		(_sig(_int Reg2Loc -1 0 29(_arch(_uni))))
		(_sig(_int MemToReg -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(7)(8)(9)(10)(12))(_sens(6)))))
			(line__40(_arch 1 0 40(_prcs(_simple)(_trgt(11))(_sens(8)(10)(29)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(16))(_sens(17)(18)(30)))))
			(line__56(_arch 3 0 56(_prcs(_simple)(_trgt(15))(_sens(12)(14)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
V 000056 55 1447          1720385299369 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1720385299370 2024.07.08 00:18:19)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 76787276702027632320622c257075717671737320)
	(_ent
		(_time 1720343457734)
	)
	(_comp
		(CPU
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int IMR -1 0 16(_ent (_in))))
				(_port(_int IMW -1 0 17(_ent (_in))))
				(_port(_int INST 0 0 18(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp CPU)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IMR)(IMR))
			((IMW)(IMW))
			((INST)(INST))
		)
		(_use(_ent . CPU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 23(_arch(_uni))))
		(_sig(_int IMR -1 0 24(_arch(_uni))))
		(_sig(_int IMW -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int INST 1 0 26(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(0))(_sens(0)))))
			(line__45(_arch 1 0 45(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vef)
	(_time 1720385299385 2024.07.08 00:18:19)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 8689858885d0d191828794dcd280d38085808e83d0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CPU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000051 55 1259          1720385302596 Behavioral
(_unit VHDL(pc_unit 0 5(behavioral 0 16))
	(_version vef)
	(_time 1720385302597 2024.07.08 00:18:22)
	(_source(\../src/PC_Unit.vhd\))
	(_parameters tan)
	(_code 09070d0f035d0b1e0e0f4c53510e0d0e090f0a0c5f)
	(_ent
		(_time 1720377377023)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_port(_int branch -1 0 9(_ent(_in))))
		(_port(_int Ubranch -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int offset 0 0 11(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~511~12 0 12(_scalar (_to i 0 i 511))))
		(_port(_int PC 1 0 12(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~511~13 0 17(_scalar (_to i 0 i 511))))
		(_sig(_int PC_next 2 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(6))(_sens(0)(1)(6)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__32(_arch 1 0 32(_assignment(_alias((PC)(PC_next)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
