|ahf_mRISC521_brd
CLOCK_50 => CLOCK_50.IN1
Reset => Reset.IN4
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
DISP[0] << ahf4722_RISC521_v:master.Disp_pin
DISP[1] << ahf4722_RISC521_v:master.Disp_pin
DISP[2] << ahf4722_RISC521_v:master.Disp_pin
DISP[3] << ahf4722_RISC521_v:master.Disp_pin
DISP[4] << ahf4722_RISC521_v:master.Disp_pin
DISP[5] << ahf4722_RISC521_v:master.Disp_pin
DISP[6] << ahf4722_RISC521_v:master.Disp_pin
DISP[7] << ahf4722_RISC521_v:master.Disp_pin
R12[0] << ahf4722_RISC521_v:master.R12out
R12[1] << ahf4722_RISC521_v:master.R12out


|ahf_mRISC521_brd|ahf_mainpll:b2v_inst
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk


|ahf_mRISC521_brd|ahf_mainpll:b2v_inst|altpll:altpll_component
inclk[0] => ahf_mainpll_altpll:auto_generated.inclk[0]
inclk[1] => ahf_mainpll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|ahf_mRISC521_brd|ahf_mainpll:b2v_inst|altpll:altpll_component|ahf_mainpll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|ahf_mRISC521_brd|ahf4722_RISC521_v:master
Reset_pin => Reset_pin.IN2
Clk_pin0 => Rj1[0].CLK
Clk_pin0 => Rj1[1].CLK
Clk_pin0 => Rj1[2].CLK
Clk_pin0 => Rj1[3].CLK
Clk_pin0 => Rj1[4].CLK
Clk_pin0 => Rj1[5].CLK
Clk_pin0 => Rj1[6].CLK
Clk_pin0 => Rj1[7].CLK
Clk_pin0 => Rj1[8].CLK
Clk_pin0 => Rj1[9].CLK
Clk_pin0 => Rj1[10].CLK
Clk_pin0 => Rj1[11].CLK
Clk_pin0 => Rj1[12].CLK
Clk_pin0 => Rj1[13].CLK
Clk_pin0 => Rj1[14].CLK
Clk_pin0 => Rj1[15].CLK
Clk_pin0 => Rj1[16].CLK
Clk_pin0 => Rj1[17].CLK
Clk_pin0 => Rj1[18].CLK
Clk_pin0 => Rj1[19].CLK
Clk_pin0 => Rj1[20].CLK
Clk_pin0 => Rj1[21].CLK
Clk_pin0 => Rj1[22].CLK
Clk_pin0 => Rj1[23].CLK
Clk_pin0 => Rj1[24].CLK
Clk_pin0 => Rj1[25].CLK
Clk_pin0 => Rj1[26].CLK
Clk_pin0 => Rj1[27].CLK
Clk_pin0 => Rj1[28].CLK
Clk_pin0 => Rj1[29].CLK
Clk_pin0 => Rj1[30].CLK
Clk_pin0 => Rj1[31].CLK
Clk_pin0 => Rj2[0].CLK
Clk_pin0 => Rj2[1].CLK
Clk_pin0 => Rj2[2].CLK
Clk_pin0 => Rj2[3].CLK
Clk_pin0 => Rj2[4].CLK
Clk_pin0 => Rj2[5].CLK
Clk_pin0 => Rj2[6].CLK
Clk_pin0 => Rj2[7].CLK
Clk_pin0 => Rj2[8].CLK
Clk_pin0 => Rj2[9].CLK
Clk_pin0 => Rj2[10].CLK
Clk_pin0 => Rj2[11].CLK
Clk_pin0 => Rj2[12].CLK
Clk_pin0 => Rj2[13].CLK
Clk_pin0 => Rj2[14].CLK
Clk_pin0 => Rj2[15].CLK
Clk_pin0 => Rj2[16].CLK
Clk_pin0 => Rj2[17].CLK
Clk_pin0 => Rj2[18].CLK
Clk_pin0 => Rj2[19].CLK
Clk_pin0 => Rj2[20].CLK
Clk_pin0 => Rj2[21].CLK
Clk_pin0 => Rj2[22].CLK
Clk_pin0 => Rj2[23].CLK
Clk_pin0 => Rj2[24].CLK
Clk_pin0 => Rj2[25].CLK
Clk_pin0 => Rj2[26].CLK
Clk_pin0 => Rj2[27].CLK
Clk_pin0 => Rj2[28].CLK
Clk_pin0 => Rj2[29].CLK
Clk_pin0 => Rj2[30].CLK
Clk_pin0 => Rj2[31].CLK
Clk_pin0 => Rj3[0].CLK
Clk_pin0 => Rj3[1].CLK
Clk_pin0 => Rj3[2].CLK
Clk_pin0 => Rj3[3].CLK
Clk_pin0 => Rj3[4].CLK
Clk_pin0 => Rj3[5].CLK
Clk_pin0 => Rj3[6].CLK
Clk_pin0 => Rj3[7].CLK
Clk_pin0 => Rj3[8].CLK
Clk_pin0 => Rj3[9].CLK
Clk_pin0 => Rj3[10].CLK
Clk_pin0 => Rj3[11].CLK
Clk_pin0 => Rj3[12].CLK
Clk_pin0 => Rj3[13].CLK
Clk_pin0 => Rj3[14].CLK
Clk_pin0 => Rj3[15].CLK
Clk_pin0 => Rj3[16].CLK
Clk_pin0 => Rj3[17].CLK
Clk_pin0 => Rj3[18].CLK
Clk_pin0 => Rj3[19].CLK
Clk_pin0 => Rj3[20].CLK
Clk_pin0 => Rj3[21].CLK
Clk_pin0 => Rj3[22].CLK
Clk_pin0 => Rj3[23].CLK
Clk_pin0 => Rj3[24].CLK
Clk_pin0 => Rj3[25].CLK
Clk_pin0 => Rj3[26].CLK
Clk_pin0 => Rj3[27].CLK
Clk_pin0 => Rj3[28].CLK
Clk_pin0 => Rj3[29].CLK
Clk_pin0 => Rj3[30].CLK
Clk_pin0 => Rj3[31].CLK
Clk_pin0 => DM_in[0].CLK
Clk_pin0 => DM_in[1].CLK
Clk_pin0 => DM_in[2].CLK
Clk_pin0 => DM_in[3].CLK
Clk_pin0 => DM_in[4].CLK
Clk_pin0 => DM_in[5].CLK
Clk_pin0 => DM_in[6].CLK
Clk_pin0 => DM_in[7].CLK
Clk_pin0 => DM_in[8].CLK
Clk_pin0 => DM_in[9].CLK
Clk_pin0 => DM_in[10].CLK
Clk_pin0 => DM_in[11].CLK
Clk_pin0 => DM_in[12].CLK
Clk_pin0 => DM_in[13].CLK
Clk_pin0 => SP[0].CLK
Clk_pin0 => SP[1].CLK
Clk_pin0 => SP[2].CLK
Clk_pin0 => SP[3].CLK
Clk_pin0 => SP[4].CLK
Clk_pin0 => SP[5].CLK
Clk_pin0 => SP[6].CLK
Clk_pin0 => SP[7].CLK
Clk_pin0 => SP[8].CLK
Clk_pin0 => SP[9].CLK
Clk_pin0 => SP[10].CLK
Clk_pin0 => SP[11].CLK
Clk_pin0 => SP[12].CLK
Clk_pin0 => SP[13].CLK
Clk_pin0 => Done_out[0]~reg0.CLK
Clk_pin0 => Done_out[1]~reg0.CLK
Clk_pin0 => Done_out[2]~reg0.CLK
Clk_pin0 => Write[0]~reg0.CLK
Clk_pin0 => Write[1]~reg0.CLK
Clk_pin0 => Write[2]~reg0.CLK
Clk_pin0 => Data_out[0]~reg0.CLK
Clk_pin0 => Data_out[1]~reg0.CLK
Clk_pin0 => Data_out[2]~reg0.CLK
Clk_pin0 => Data_out[3]~reg0.CLK
Clk_pin0 => Data_out[4]~reg0.CLK
Clk_pin0 => Data_out[5]~reg0.CLK
Clk_pin0 => Data_out[6]~reg0.CLK
Clk_pin0 => Data_out[7]~reg0.CLK
Clk_pin0 => Data_out[8]~reg0.CLK
Clk_pin0 => Data_out[9]~reg0.CLK
Clk_pin0 => Data_out[10]~reg0.CLK
Clk_pin0 => Data_out[11]~reg0.CLK
Clk_pin0 => Data_out[12]~reg0.CLK
Clk_pin0 => Data_out[13]~reg0.CLK
Clk_pin0 => Read[0]~reg0.CLK
Clk_pin0 => Read[1]~reg0.CLK
Clk_pin0 => Read[2]~reg0.CLK
Clk_pin0 => PMeff[0].CLK
Clk_pin0 => PMeff[1].CLK
Clk_pin0 => PMeff[2].CLK
Clk_pin0 => PMeff[3].CLK
Clk_pin0 => PMeff[4].CLK
Clk_pin0 => PMeff[5].CLK
Clk_pin0 => PMeff[6].CLK
Clk_pin0 => PMeff[7].CLK
Clk_pin0 => PMeff[8].CLK
Clk_pin0 => PMeff[9].CLK
Clk_pin0 => PMeff[10].CLK
Clk_pin0 => PMeff[11].CLK
Clk_pin0 => PMeff[12].CLK
Clk_pin0 => PMeff[13].CLK
Clk_pin0 => TALUL[0].CLK
Clk_pin0 => TALUL[1].CLK
Clk_pin0 => TALUL[2].CLK
Clk_pin0 => TALUL[3].CLK
Clk_pin0 => TALUL[4].CLK
Clk_pin0 => TALUL[5].CLK
Clk_pin0 => TALUL[6].CLK
Clk_pin0 => TALUL[7].CLK
Clk_pin0 => TALUL[8].CLK
Clk_pin0 => TALUL[9].CLK
Clk_pin0 => TALUL[10].CLK
Clk_pin0 => TALUL[11].CLK
Clk_pin0 => TALUL[12].CLK
Clk_pin0 => TALUL[13].CLK
Clk_pin0 => MAX[0].CLK
Clk_pin0 => MAX[1].CLK
Clk_pin0 => MAX[2].CLK
Clk_pin0 => MAX[3].CLK
Clk_pin0 => MAX[4].CLK
Clk_pin0 => MAX[5].CLK
Clk_pin0 => MAX[6].CLK
Clk_pin0 => MAX[7].CLK
Clk_pin0 => MAX[8].CLK
Clk_pin0 => MAX[9].CLK
Clk_pin0 => MAX[10].CLK
Clk_pin0 => MAX[11].CLK
Clk_pin0 => MAX[12].CLK
Clk_pin0 => MAX[13].CLK
Clk_pin0 => MAB[0].CLK
Clk_pin0 => MAB[1].CLK
Clk_pin0 => MAB[2].CLK
Clk_pin0 => MAB[3].CLK
Clk_pin0 => MAB[4].CLK
Clk_pin0 => MAB[5].CLK
Clk_pin0 => MAB[6].CLK
Clk_pin0 => MAB[7].CLK
Clk_pin0 => MAB[8].CLK
Clk_pin0 => MAB[9].CLK
Clk_pin0 => MAB[10].CLK
Clk_pin0 => MAB[11].CLK
Clk_pin0 => MAB[12].CLK
Clk_pin0 => MAB[13].CLK
Clk_pin0 => TALUH[0].CLK
Clk_pin0 => TALUH[1].CLK
Clk_pin0 => TALUH[2].CLK
Clk_pin0 => TALUH[3].CLK
Clk_pin0 => TALUH[4].CLK
Clk_pin0 => TALUH[5].CLK
Clk_pin0 => TALUH[6].CLK
Clk_pin0 => TALUH[7].CLK
Clk_pin0 => TALUH[8].CLK
Clk_pin0 => TALUH[9].CLK
Clk_pin0 => TALUH[10].CLK
Clk_pin0 => TALUH[11].CLK
Clk_pin0 => TALUH[12].CLK
Clk_pin0 => TALUH[13].CLK
Clk_pin0 => TB[0].CLK
Clk_pin0 => TB[1].CLK
Clk_pin0 => TB[2].CLK
Clk_pin0 => TB[3].CLK
Clk_pin0 => TB[4].CLK
Clk_pin0 => TB[5].CLK
Clk_pin0 => TB[6].CLK
Clk_pin0 => TB[7].CLK
Clk_pin0 => TB[8].CLK
Clk_pin0 => TB[9].CLK
Clk_pin0 => TB[10].CLK
Clk_pin0 => TB[11].CLK
Clk_pin0 => TB[12].CLK
Clk_pin0 => TB[13].CLK
Clk_pin0 => TA[0].CLK
Clk_pin0 => TA[1].CLK
Clk_pin0 => TA[2].CLK
Clk_pin0 => TA[3].CLK
Clk_pin0 => TA[4].CLK
Clk_pin0 => TA[5].CLK
Clk_pin0 => TA[6].CLK
Clk_pin0 => TA[7].CLK
Clk_pin0 => TA[8].CLK
Clk_pin0 => TA[9].CLK
Clk_pin0 => TA[10].CLK
Clk_pin0 => TA[11].CLK
Clk_pin0 => TA[12].CLK
Clk_pin0 => TA[13].CLK
Clk_pin0 => Ri3[0].CLK
Clk_pin0 => Ri3[1].CLK
Clk_pin0 => Ri3[2].CLK
Clk_pin0 => Ri3[3].CLK
Clk_pin0 => Ri3[4].CLK
Clk_pin0 => Ri3[5].CLK
Clk_pin0 => Ri3[6].CLK
Clk_pin0 => Ri3[7].CLK
Clk_pin0 => Ri3[8].CLK
Clk_pin0 => Ri3[9].CLK
Clk_pin0 => Ri3[10].CLK
Clk_pin0 => Ri3[11].CLK
Clk_pin0 => Ri3[12].CLK
Clk_pin0 => Ri3[13].CLK
Clk_pin0 => Ri3[14].CLK
Clk_pin0 => Ri3[15].CLK
Clk_pin0 => Ri3[16].CLK
Clk_pin0 => Ri3[17].CLK
Clk_pin0 => Ri3[18].CLK
Clk_pin0 => Ri3[19].CLK
Clk_pin0 => Ri3[20].CLK
Clk_pin0 => Ri3[21].CLK
Clk_pin0 => Ri3[22].CLK
Clk_pin0 => Ri3[23].CLK
Clk_pin0 => Ri3[24].CLK
Clk_pin0 => Ri3[25].CLK
Clk_pin0 => Ri3[26].CLK
Clk_pin0 => Ri3[27].CLK
Clk_pin0 => Ri3[28].CLK
Clk_pin0 => Ri3[29].CLK
Clk_pin0 => Ri3[30].CLK
Clk_pin0 => Ri3[31].CLK
Clk_pin0 => Ri2[0].CLK
Clk_pin0 => Ri2[1].CLK
Clk_pin0 => Ri2[2].CLK
Clk_pin0 => Ri2[3].CLK
Clk_pin0 => Ri2[4].CLK
Clk_pin0 => Ri2[5].CLK
Clk_pin0 => Ri2[6].CLK
Clk_pin0 => Ri2[7].CLK
Clk_pin0 => Ri2[8].CLK
Clk_pin0 => Ri2[9].CLK
Clk_pin0 => Ri2[10].CLK
Clk_pin0 => Ri2[11].CLK
Clk_pin0 => Ri2[12].CLK
Clk_pin0 => Ri2[13].CLK
Clk_pin0 => Ri2[14].CLK
Clk_pin0 => Ri2[15].CLK
Clk_pin0 => Ri2[16].CLK
Clk_pin0 => Ri2[17].CLK
Clk_pin0 => Ri2[18].CLK
Clk_pin0 => Ri2[19].CLK
Clk_pin0 => Ri2[20].CLK
Clk_pin0 => Ri2[21].CLK
Clk_pin0 => Ri2[22].CLK
Clk_pin0 => Ri2[23].CLK
Clk_pin0 => Ri2[24].CLK
Clk_pin0 => Ri2[25].CLK
Clk_pin0 => Ri2[26].CLK
Clk_pin0 => Ri2[27].CLK
Clk_pin0 => Ri2[28].CLK
Clk_pin0 => Ri2[29].CLK
Clk_pin0 => Ri2[30].CLK
Clk_pin0 => Ri2[31].CLK
Clk_pin0 => Ri1[0].CLK
Clk_pin0 => Ri1[1].CLK
Clk_pin0 => Ri1[2].CLK
Clk_pin0 => Ri1[3].CLK
Clk_pin0 => Ri1[4].CLK
Clk_pin0 => Ri1[5].CLK
Clk_pin0 => Ri1[6].CLK
Clk_pin0 => Ri1[7].CLK
Clk_pin0 => Ri1[8].CLK
Clk_pin0 => Ri1[9].CLK
Clk_pin0 => Ri1[10].CLK
Clk_pin0 => Ri1[11].CLK
Clk_pin0 => Ri1[12].CLK
Clk_pin0 => Ri1[13].CLK
Clk_pin0 => Ri1[14].CLK
Clk_pin0 => Ri1[15].CLK
Clk_pin0 => Ri1[16].CLK
Clk_pin0 => Ri1[17].CLK
Clk_pin0 => Ri1[18].CLK
Clk_pin0 => Ri1[19].CLK
Clk_pin0 => Ri1[20].CLK
Clk_pin0 => Ri1[21].CLK
Clk_pin0 => Ri1[22].CLK
Clk_pin0 => Ri1[23].CLK
Clk_pin0 => Ri1[24].CLK
Clk_pin0 => Ri1[25].CLK
Clk_pin0 => Ri1[26].CLK
Clk_pin0 => Ri1[27].CLK
Clk_pin0 => Ri1[28].CLK
Clk_pin0 => Ri1[29].CLK
Clk_pin0 => Ri1[30].CLK
Clk_pin0 => Ri1[31].CLK
Clk_pin0 => Disp_pin[0]~reg0.CLK
Clk_pin0 => Disp_pin[1]~reg0.CLK
Clk_pin0 => Disp_pin[2]~reg0.CLK
Clk_pin0 => Disp_pin[3]~reg0.CLK
Clk_pin0 => Disp_pin[4]~reg0.CLK
Clk_pin0 => Disp_pin[5]~reg0.CLK
Clk_pin0 => Disp_pin[6]~reg0.CLK
Clk_pin0 => Disp_pin[7]~reg0.CLK
Clk_pin0 => holdReg[0].CLK
Clk_pin0 => holdReg[1].CLK
Clk_pin0 => holdReg[2].CLK
Clk_pin0 => holdReg[3].CLK
Clk_pin0 => holdReg[4].CLK
Clk_pin0 => holdEff[0].CLK
Clk_pin0 => holdEff[1].CLK
Clk_pin0 => TSR[4].CLK
Clk_pin0 => TSR[5].CLK
Clk_pin0 => TSR[6].CLK
Clk_pin0 => TSR[7].CLK
Clk_pin0 => SR[4].CLK
Clk_pin0 => SR[5].CLK
Clk_pin0 => SR[6].CLK
Clk_pin0 => SR[7].CLK
Clk_pin0 => MAeff[0].CLK
Clk_pin0 => MAeff[1].CLK
Clk_pin0 => MAeff[2].CLK
Clk_pin0 => MAeff[3].CLK
Clk_pin0 => MAeff[4].CLK
Clk_pin0 => MAeff[5].CLK
Clk_pin0 => MAeff[6].CLK
Clk_pin0 => MAeff[7].CLK
Clk_pin0 => MAeff[8].CLK
Clk_pin0 => MAeff[9].CLK
Clk_pin0 => MAeff[10].CLK
Clk_pin0 => MAeff[11].CLK
Clk_pin0 => MAeff[12].CLK
Clk_pin0 => MAeff[13].CLK
Clk_pin0 => WR_DM.CLK
Clk_pin0 => IR3[0].CLK
Clk_pin0 => IR3[1].CLK
Clk_pin0 => IR3[2].CLK
Clk_pin0 => IR3[3].CLK
Clk_pin0 => IR3[4].CLK
Clk_pin0 => IR3[5].CLK
Clk_pin0 => IR3[6].CLK
Clk_pin0 => IR3[7].CLK
Clk_pin0 => IR3[8].CLK
Clk_pin0 => IR3[9].CLK
Clk_pin0 => IR3[10].CLK
Clk_pin0 => IR3[11].CLK
Clk_pin0 => IR3[12].CLK
Clk_pin0 => IR3[13].CLK
Clk_pin0 => IR2[0].CLK
Clk_pin0 => IR2[1].CLK
Clk_pin0 => IR2[2].CLK
Clk_pin0 => IR2[3].CLK
Clk_pin0 => IR2[4].CLK
Clk_pin0 => IR2[5].CLK
Clk_pin0 => IR2[6].CLK
Clk_pin0 => IR2[7].CLK
Clk_pin0 => IR2[8].CLK
Clk_pin0 => IR2[9].CLK
Clk_pin0 => IR2[10].CLK
Clk_pin0 => IR2[11].CLK
Clk_pin0 => IR2[12].CLK
Clk_pin0 => IR2[13].CLK
Clk_pin0 => IR1[0].CLK
Clk_pin0 => IR1[1].CLK
Clk_pin0 => IR1[2].CLK
Clk_pin0 => IR1[3].CLK
Clk_pin0 => IR1[4].CLK
Clk_pin0 => IR1[5].CLK
Clk_pin0 => IR1[6].CLK
Clk_pin0 => IR1[7].CLK
Clk_pin0 => IR1[8].CLK
Clk_pin0 => IR1[9].CLK
Clk_pin0 => IR1[10].CLK
Clk_pin0 => IR1[11].CLK
Clk_pin0 => IR1[12].CLK
Clk_pin0 => IR1[13].CLK
Clk_pin0 => stall_mc3.CLK
Clk_pin0 => stall_mc2.CLK
Clk_pin0 => stall_mc1.CLK
Clk_pin0 => stall_mc0.CLK
Clk_pin0 => R[0][0].CLK
Clk_pin0 => R[0][1].CLK
Clk_pin0 => R[0][2].CLK
Clk_pin0 => R[0][3].CLK
Clk_pin0 => R[0][4].CLK
Clk_pin0 => R[0][5].CLK
Clk_pin0 => R[0][6].CLK
Clk_pin0 => R[0][7].CLK
Clk_pin0 => R[0][8].CLK
Clk_pin0 => R[0][9].CLK
Clk_pin0 => R[0][10].CLK
Clk_pin0 => R[0][11].CLK
Clk_pin0 => R[0][12].CLK
Clk_pin0 => R[0][13].CLK
Clk_pin0 => R[1][0].CLK
Clk_pin0 => R[1][1].CLK
Clk_pin0 => R[1][2].CLK
Clk_pin0 => R[1][3].CLK
Clk_pin0 => R[1][4].CLK
Clk_pin0 => R[1][5].CLK
Clk_pin0 => R[1][6].CLK
Clk_pin0 => R[1][7].CLK
Clk_pin0 => R[1][8].CLK
Clk_pin0 => R[1][9].CLK
Clk_pin0 => R[1][10].CLK
Clk_pin0 => R[1][11].CLK
Clk_pin0 => R[1][12].CLK
Clk_pin0 => R[1][13].CLK
Clk_pin0 => R[2][0].CLK
Clk_pin0 => R[2][1].CLK
Clk_pin0 => R[2][2].CLK
Clk_pin0 => R[2][3].CLK
Clk_pin0 => R[2][4].CLK
Clk_pin0 => R[2][5].CLK
Clk_pin0 => R[2][6].CLK
Clk_pin0 => R[2][7].CLK
Clk_pin0 => R[2][8].CLK
Clk_pin0 => R[2][9].CLK
Clk_pin0 => R[2][10].CLK
Clk_pin0 => R[2][11].CLK
Clk_pin0 => R[2][12].CLK
Clk_pin0 => R[2][13].CLK
Clk_pin0 => R[3][0].CLK
Clk_pin0 => R[3][1].CLK
Clk_pin0 => R[3][2].CLK
Clk_pin0 => R[3][3].CLK
Clk_pin0 => R[3][4].CLK
Clk_pin0 => R[3][5].CLK
Clk_pin0 => R[3][6].CLK
Clk_pin0 => R[3][7].CLK
Clk_pin0 => R[3][8].CLK
Clk_pin0 => R[3][9].CLK
Clk_pin0 => R[3][10].CLK
Clk_pin0 => R[3][11].CLK
Clk_pin0 => R[3][12].CLK
Clk_pin0 => R[3][13].CLK
Clk_pin0 => R[4][0].CLK
Clk_pin0 => R[4][1].CLK
Clk_pin0 => R[4][2].CLK
Clk_pin0 => R[4][3].CLK
Clk_pin0 => R[4][4].CLK
Clk_pin0 => R[4][5].CLK
Clk_pin0 => R[4][6].CLK
Clk_pin0 => R[4][7].CLK
Clk_pin0 => R[4][8].CLK
Clk_pin0 => R[4][9].CLK
Clk_pin0 => R[4][10].CLK
Clk_pin0 => R[4][11].CLK
Clk_pin0 => R[4][12].CLK
Clk_pin0 => R[4][13].CLK
Clk_pin0 => R[5][0].CLK
Clk_pin0 => R[5][1].CLK
Clk_pin0 => R[5][2].CLK
Clk_pin0 => R[5][3].CLK
Clk_pin0 => R[5][4].CLK
Clk_pin0 => R[5][5].CLK
Clk_pin0 => R[5][6].CLK
Clk_pin0 => R[5][7].CLK
Clk_pin0 => R[5][8].CLK
Clk_pin0 => R[5][9].CLK
Clk_pin0 => R[5][10].CLK
Clk_pin0 => R[5][11].CLK
Clk_pin0 => R[5][12].CLK
Clk_pin0 => R[5][13].CLK
Clk_pin0 => R[6][0].CLK
Clk_pin0 => R[6][1].CLK
Clk_pin0 => R[6][2].CLK
Clk_pin0 => R[6][3].CLK
Clk_pin0 => R[6][4].CLK
Clk_pin0 => R[6][5].CLK
Clk_pin0 => R[6][6].CLK
Clk_pin0 => R[6][7].CLK
Clk_pin0 => R[6][8].CLK
Clk_pin0 => R[6][9].CLK
Clk_pin0 => R[6][10].CLK
Clk_pin0 => R[6][11].CLK
Clk_pin0 => R[6][12].CLK
Clk_pin0 => R[6][13].CLK
Clk_pin0 => R[7][0].CLK
Clk_pin0 => R[7][1].CLK
Clk_pin0 => R[7][2].CLK
Clk_pin0 => R[7][3].CLK
Clk_pin0 => R[7][4].CLK
Clk_pin0 => R[7][5].CLK
Clk_pin0 => R[7][6].CLK
Clk_pin0 => R[7][7].CLK
Clk_pin0 => R[7][8].CLK
Clk_pin0 => R[7][9].CLK
Clk_pin0 => R[7][10].CLK
Clk_pin0 => R[7][11].CLK
Clk_pin0 => R[7][12].CLK
Clk_pin0 => R[7][13].CLK
Clk_pin0 => R[8][0].CLK
Clk_pin0 => R[8][1].CLK
Clk_pin0 => R[8][2].CLK
Clk_pin0 => R[8][3].CLK
Clk_pin0 => R[8][4].CLK
Clk_pin0 => R[8][5].CLK
Clk_pin0 => R[8][6].CLK
Clk_pin0 => R[8][7].CLK
Clk_pin0 => R[8][8].CLK
Clk_pin0 => R[8][9].CLK
Clk_pin0 => R[8][10].CLK
Clk_pin0 => R[8][11].CLK
Clk_pin0 => R[8][12].CLK
Clk_pin0 => R[8][13].CLK
Clk_pin0 => R[9][0].CLK
Clk_pin0 => R[9][1].CLK
Clk_pin0 => R[9][2].CLK
Clk_pin0 => R[9][3].CLK
Clk_pin0 => R[9][4].CLK
Clk_pin0 => R[9][5].CLK
Clk_pin0 => R[9][6].CLK
Clk_pin0 => R[9][7].CLK
Clk_pin0 => R[9][8].CLK
Clk_pin0 => R[9][9].CLK
Clk_pin0 => R[9][10].CLK
Clk_pin0 => R[9][11].CLK
Clk_pin0 => R[9][12].CLK
Clk_pin0 => R[9][13].CLK
Clk_pin0 => R[10][0].CLK
Clk_pin0 => R[10][1].CLK
Clk_pin0 => R[10][2].CLK
Clk_pin0 => R[10][3].CLK
Clk_pin0 => R[10][4].CLK
Clk_pin0 => R[10][5].CLK
Clk_pin0 => R[10][6].CLK
Clk_pin0 => R[10][7].CLK
Clk_pin0 => R[10][8].CLK
Clk_pin0 => R[10][9].CLK
Clk_pin0 => R[10][10].CLK
Clk_pin0 => R[10][11].CLK
Clk_pin0 => R[10][12].CLK
Clk_pin0 => R[10][13].CLK
Clk_pin0 => R[11][0].CLK
Clk_pin0 => R[11][1].CLK
Clk_pin0 => R[11][2].CLK
Clk_pin0 => R[11][3].CLK
Clk_pin0 => R[11][4].CLK
Clk_pin0 => R[11][5].CLK
Clk_pin0 => R[11][6].CLK
Clk_pin0 => R[11][7].CLK
Clk_pin0 => R[11][8].CLK
Clk_pin0 => R[11][9].CLK
Clk_pin0 => R[11][10].CLK
Clk_pin0 => R[11][11].CLK
Clk_pin0 => R[11][12].CLK
Clk_pin0 => R[11][13].CLK
Clk_pin0 => R[12][0].CLK
Clk_pin0 => R[12][1].CLK
Clk_pin0 => R[12][2].CLK
Clk_pin0 => R[12][3].CLK
Clk_pin0 => R[12][4].CLK
Clk_pin0 => R[12][5].CLK
Clk_pin0 => R[12][6].CLK
Clk_pin0 => R[12][7].CLK
Clk_pin0 => R[12][8].CLK
Clk_pin0 => R[12][9].CLK
Clk_pin0 => R[12][10].CLK
Clk_pin0 => R[12][11].CLK
Clk_pin0 => R[12][12].CLK
Clk_pin0 => R[12][13].CLK
Clk_pin0 => R[13][0].CLK
Clk_pin0 => R[13][1].CLK
Clk_pin0 => R[13][2].CLK
Clk_pin0 => R[13][3].CLK
Clk_pin0 => R[13][4].CLK
Clk_pin0 => R[13][5].CLK
Clk_pin0 => R[13][6].CLK
Clk_pin0 => R[13][7].CLK
Clk_pin0 => R[13][8].CLK
Clk_pin0 => R[13][9].CLK
Clk_pin0 => R[13][10].CLK
Clk_pin0 => R[13][11].CLK
Clk_pin0 => R[13][12].CLK
Clk_pin0 => R[13][13].CLK
Clk_pin0 => R[14][0].CLK
Clk_pin0 => R[14][1].CLK
Clk_pin0 => R[14][2].CLK
Clk_pin0 => R[14][3].CLK
Clk_pin0 => R[14][4].CLK
Clk_pin0 => R[14][5].CLK
Clk_pin0 => R[14][6].CLK
Clk_pin0 => R[14][7].CLK
Clk_pin0 => R[14][8].CLK
Clk_pin0 => R[14][9].CLK
Clk_pin0 => R[14][10].CLK
Clk_pin0 => R[14][11].CLK
Clk_pin0 => R[14][12].CLK
Clk_pin0 => R[14][13].CLK
Clk_pin0 => R[15][0].CLK
Clk_pin0 => R[15][1].CLK
Clk_pin0 => R[15][2].CLK
Clk_pin0 => R[15][3].CLK
Clk_pin0 => R[15][4].CLK
Clk_pin0 => R[15][5].CLK
Clk_pin0 => R[15][6].CLK
Clk_pin0 => R[15][7].CLK
Clk_pin0 => R[15][8].CLK
Clk_pin0 => R[15][9].CLK
Clk_pin0 => R[15][10].CLK
Clk_pin0 => R[15][11].CLK
Clk_pin0 => R[15][12].CLK
Clk_pin0 => R[15][13].CLK
Clk_pin0 => R[16][0].CLK
Clk_pin0 => R[16][1].CLK
Clk_pin0 => R[16][2].CLK
Clk_pin0 => R[16][3].CLK
Clk_pin0 => R[16][4].CLK
Clk_pin0 => R[16][5].CLK
Clk_pin0 => R[16][6].CLK
Clk_pin0 => R[16][7].CLK
Clk_pin0 => R[16][8].CLK
Clk_pin0 => R[16][9].CLK
Clk_pin0 => R[16][10].CLK
Clk_pin0 => R[16][11].CLK
Clk_pin0 => R[16][12].CLK
Clk_pin0 => R[16][13].CLK
Clk_pin0 => R[17][0].CLK
Clk_pin0 => R[17][1].CLK
Clk_pin0 => R[17][2].CLK
Clk_pin0 => R[17][3].CLK
Clk_pin0 => R[17][4].CLK
Clk_pin0 => R[17][5].CLK
Clk_pin0 => R[17][6].CLK
Clk_pin0 => R[17][7].CLK
Clk_pin0 => R[17][8].CLK
Clk_pin0 => R[17][9].CLK
Clk_pin0 => R[17][10].CLK
Clk_pin0 => R[17][11].CLK
Clk_pin0 => R[17][12].CLK
Clk_pin0 => R[17][13].CLK
Clk_pin0 => R[18][0].CLK
Clk_pin0 => R[18][1].CLK
Clk_pin0 => R[18][2].CLK
Clk_pin0 => R[18][3].CLK
Clk_pin0 => R[18][4].CLK
Clk_pin0 => R[18][5].CLK
Clk_pin0 => R[18][6].CLK
Clk_pin0 => R[18][7].CLK
Clk_pin0 => R[18][8].CLK
Clk_pin0 => R[18][9].CLK
Clk_pin0 => R[18][10].CLK
Clk_pin0 => R[18][11].CLK
Clk_pin0 => R[18][12].CLK
Clk_pin0 => R[18][13].CLK
Clk_pin0 => R[19][0].CLK
Clk_pin0 => R[19][1].CLK
Clk_pin0 => R[19][2].CLK
Clk_pin0 => R[19][3].CLK
Clk_pin0 => R[19][4].CLK
Clk_pin0 => R[19][5].CLK
Clk_pin0 => R[19][6].CLK
Clk_pin0 => R[19][7].CLK
Clk_pin0 => R[19][8].CLK
Clk_pin0 => R[19][9].CLK
Clk_pin0 => R[19][10].CLK
Clk_pin0 => R[19][11].CLK
Clk_pin0 => R[19][12].CLK
Clk_pin0 => R[19][13].CLK
Clk_pin0 => R[20][0].CLK
Clk_pin0 => R[20][1].CLK
Clk_pin0 => R[20][2].CLK
Clk_pin0 => R[20][3].CLK
Clk_pin0 => R[20][4].CLK
Clk_pin0 => R[20][5].CLK
Clk_pin0 => R[20][6].CLK
Clk_pin0 => R[20][7].CLK
Clk_pin0 => R[20][8].CLK
Clk_pin0 => R[20][9].CLK
Clk_pin0 => R[20][10].CLK
Clk_pin0 => R[20][11].CLK
Clk_pin0 => R[20][12].CLK
Clk_pin0 => R[20][13].CLK
Clk_pin0 => R[21][0].CLK
Clk_pin0 => R[21][1].CLK
Clk_pin0 => R[21][2].CLK
Clk_pin0 => R[21][3].CLK
Clk_pin0 => R[21][4].CLK
Clk_pin0 => R[21][5].CLK
Clk_pin0 => R[21][6].CLK
Clk_pin0 => R[21][7].CLK
Clk_pin0 => R[21][8].CLK
Clk_pin0 => R[21][9].CLK
Clk_pin0 => R[21][10].CLK
Clk_pin0 => R[21][11].CLK
Clk_pin0 => R[21][12].CLK
Clk_pin0 => R[21][13].CLK
Clk_pin0 => R[22][0].CLK
Clk_pin0 => R[22][1].CLK
Clk_pin0 => R[22][2].CLK
Clk_pin0 => R[22][3].CLK
Clk_pin0 => R[22][4].CLK
Clk_pin0 => R[22][5].CLK
Clk_pin0 => R[22][6].CLK
Clk_pin0 => R[22][7].CLK
Clk_pin0 => R[22][8].CLK
Clk_pin0 => R[22][9].CLK
Clk_pin0 => R[22][10].CLK
Clk_pin0 => R[22][11].CLK
Clk_pin0 => R[22][12].CLK
Clk_pin0 => R[22][13].CLK
Clk_pin0 => R[23][0].CLK
Clk_pin0 => R[23][1].CLK
Clk_pin0 => R[23][2].CLK
Clk_pin0 => R[23][3].CLK
Clk_pin0 => R[23][4].CLK
Clk_pin0 => R[23][5].CLK
Clk_pin0 => R[23][6].CLK
Clk_pin0 => R[23][7].CLK
Clk_pin0 => R[23][8].CLK
Clk_pin0 => R[23][9].CLK
Clk_pin0 => R[23][10].CLK
Clk_pin0 => R[23][11].CLK
Clk_pin0 => R[23][12].CLK
Clk_pin0 => R[23][13].CLK
Clk_pin0 => R[24][0].CLK
Clk_pin0 => R[24][1].CLK
Clk_pin0 => R[24][2].CLK
Clk_pin0 => R[24][3].CLK
Clk_pin0 => R[24][4].CLK
Clk_pin0 => R[24][5].CLK
Clk_pin0 => R[24][6].CLK
Clk_pin0 => R[24][7].CLK
Clk_pin0 => R[24][8].CLK
Clk_pin0 => R[24][9].CLK
Clk_pin0 => R[24][10].CLK
Clk_pin0 => R[24][11].CLK
Clk_pin0 => R[24][12].CLK
Clk_pin0 => R[24][13].CLK
Clk_pin0 => R[25][0].CLK
Clk_pin0 => R[25][1].CLK
Clk_pin0 => R[25][2].CLK
Clk_pin0 => R[25][3].CLK
Clk_pin0 => R[25][4].CLK
Clk_pin0 => R[25][5].CLK
Clk_pin0 => R[25][6].CLK
Clk_pin0 => R[25][7].CLK
Clk_pin0 => R[25][8].CLK
Clk_pin0 => R[25][9].CLK
Clk_pin0 => R[25][10].CLK
Clk_pin0 => R[25][11].CLK
Clk_pin0 => R[25][12].CLK
Clk_pin0 => R[25][13].CLK
Clk_pin0 => R[26][0].CLK
Clk_pin0 => R[26][1].CLK
Clk_pin0 => R[26][2].CLK
Clk_pin0 => R[26][3].CLK
Clk_pin0 => R[26][4].CLK
Clk_pin0 => R[26][5].CLK
Clk_pin0 => R[26][6].CLK
Clk_pin0 => R[26][7].CLK
Clk_pin0 => R[26][8].CLK
Clk_pin0 => R[26][9].CLK
Clk_pin0 => R[26][10].CLK
Clk_pin0 => R[26][11].CLK
Clk_pin0 => R[26][12].CLK
Clk_pin0 => R[26][13].CLK
Clk_pin0 => R[27][0].CLK
Clk_pin0 => R[27][1].CLK
Clk_pin0 => R[27][2].CLK
Clk_pin0 => R[27][3].CLK
Clk_pin0 => R[27][4].CLK
Clk_pin0 => R[27][5].CLK
Clk_pin0 => R[27][6].CLK
Clk_pin0 => R[27][7].CLK
Clk_pin0 => R[27][8].CLK
Clk_pin0 => R[27][9].CLK
Clk_pin0 => R[27][10].CLK
Clk_pin0 => R[27][11].CLK
Clk_pin0 => R[27][12].CLK
Clk_pin0 => R[27][13].CLK
Clk_pin0 => R[28][0].CLK
Clk_pin0 => R[28][1].CLK
Clk_pin0 => R[28][2].CLK
Clk_pin0 => R[28][3].CLK
Clk_pin0 => R[28][4].CLK
Clk_pin0 => R[28][5].CLK
Clk_pin0 => R[28][6].CLK
Clk_pin0 => R[28][7].CLK
Clk_pin0 => R[28][8].CLK
Clk_pin0 => R[28][9].CLK
Clk_pin0 => R[28][10].CLK
Clk_pin0 => R[28][11].CLK
Clk_pin0 => R[28][12].CLK
Clk_pin0 => R[28][13].CLK
Clk_pin0 => R[29][0].CLK
Clk_pin0 => R[29][1].CLK
Clk_pin0 => R[29][2].CLK
Clk_pin0 => R[29][3].CLK
Clk_pin0 => R[29][4].CLK
Clk_pin0 => R[29][5].CLK
Clk_pin0 => R[29][6].CLK
Clk_pin0 => R[29][7].CLK
Clk_pin0 => R[29][8].CLK
Clk_pin0 => R[29][9].CLK
Clk_pin0 => R[29][10].CLK
Clk_pin0 => R[29][11].CLK
Clk_pin0 => R[29][12].CLK
Clk_pin0 => R[29][13].CLK
Clk_pin0 => R[30][0].CLK
Clk_pin0 => R[30][1].CLK
Clk_pin0 => R[30][2].CLK
Clk_pin0 => R[30][3].CLK
Clk_pin0 => R[30][4].CLK
Clk_pin0 => R[30][5].CLK
Clk_pin0 => R[30][6].CLK
Clk_pin0 => R[30][7].CLK
Clk_pin0 => R[30][8].CLK
Clk_pin0 => R[30][9].CLK
Clk_pin0 => R[30][10].CLK
Clk_pin0 => R[30][11].CLK
Clk_pin0 => R[30][12].CLK
Clk_pin0 => R[30][13].CLK
Clk_pin0 => R[31][0].CLK
Clk_pin0 => R[31][1].CLK
Clk_pin0 => R[31][2].CLK
Clk_pin0 => R[31][3].CLK
Clk_pin0 => R[31][4].CLK
Clk_pin0 => R[31][5].CLK
Clk_pin0 => R[31][6].CLK
Clk_pin0 => R[31][7].CLK
Clk_pin0 => R[31][8].CLK
Clk_pin0 => R[31][9].CLK
Clk_pin0 => R[31][10].CLK
Clk_pin0 => R[31][11].CLK
Clk_pin0 => R[31][12].CLK
Clk_pin0 => R[31][13].CLK
Clk_pin0 => PgCnt[0].CLK
Clk_pin0 => PgCnt[1].CLK
Clk_pin0 => PgCnt[2].CLK
Clk_pin0 => PgCnt[3].CLK
Clk_pin0 => PgCnt[4].CLK
Clk_pin0 => PgCnt[5].CLK
Clk_pin0 => PgCnt[6].CLK
Clk_pin0 => PgCnt[7].CLK
Clk_pin0 => PgCnt[8].CLK
Clk_pin0 => PgCnt[9].CLK
Clk_pin0 => PgCnt[10].CLK
Clk_pin0 => PgCnt[11].CLK
Clk_pin0 => PgCnt[12].CLK
Clk_pin0 => PgCnt[13].CLK
Clk_pin0 => Clk_not0.IN2
Clk_pin1 => Clk_not1.IN2
Clk_pin2 => Clk_not2.IN2
SW_pin[0] => R.DATAB
SW_pin[0] => R.DATAB
SW_pin[0] => R.DATAB
SW_pin[0] => R.DATAB
SW_pin[0] => R.DATAB
SW_pin[0] => R.DATAB
SW_pin[0] => R.DATAB
SW_pin[0] => R.DATAB
SW_pin[0] => R.DATAB
SW_pin[0] => R.DATAB
SW_pin[0] => R.DATAB
SW_pin[0] => R.DATAB
SW_pin[0] => R.DATAB
SW_pin[0] => R.DATAB
SW_pin[0] => R.DATAB
SW_pin[0] => R.DATAB
SW_pin[0] => R.DATAB
SW_pin[0] => R.DATAB
SW_pin[0] => R.DATAB
SW_pin[0] => R.DATAB
SW_pin[0] => R.DATAB
SW_pin[0] => R.DATAB
SW_pin[0] => R.DATAB
SW_pin[0] => R.DATAB
SW_pin[0] => R.DATAB
SW_pin[0] => R.DATAB
SW_pin[0] => R.DATAB
SW_pin[0] => R.DATAB
SW_pin[0] => R.DATAB
SW_pin[0] => R.DATAB
SW_pin[0] => R.DATAB
SW_pin[0] => R.DATAB
SW_pin[1] => R.DATAB
SW_pin[1] => R.DATAB
SW_pin[1] => R.DATAB
SW_pin[1] => R.DATAB
SW_pin[1] => R.DATAB
SW_pin[1] => R.DATAB
SW_pin[1] => R.DATAB
SW_pin[1] => R.DATAB
SW_pin[1] => R.DATAB
SW_pin[1] => R.DATAB
SW_pin[1] => R.DATAB
SW_pin[1] => R.DATAB
SW_pin[1] => R.DATAB
SW_pin[1] => R.DATAB
SW_pin[1] => R.DATAB
SW_pin[1] => R.DATAB
SW_pin[1] => R.DATAB
SW_pin[1] => R.DATAB
SW_pin[1] => R.DATAB
SW_pin[1] => R.DATAB
SW_pin[1] => R.DATAB
SW_pin[1] => R.DATAB
SW_pin[1] => R.DATAB
SW_pin[1] => R.DATAB
SW_pin[1] => R.DATAB
SW_pin[1] => R.DATAB
SW_pin[1] => R.DATAB
SW_pin[1] => R.DATAB
SW_pin[1] => R.DATAB
SW_pin[1] => R.DATAB
SW_pin[1] => R.DATAB
SW_pin[1] => R.DATAB
SW_pin[2] => R.DATAB
SW_pin[2] => R.DATAB
SW_pin[2] => R.DATAB
SW_pin[2] => R.DATAB
SW_pin[2] => R.DATAB
SW_pin[2] => R.DATAB
SW_pin[2] => R.DATAB
SW_pin[2] => R.DATAB
SW_pin[2] => R.DATAB
SW_pin[2] => R.DATAB
SW_pin[2] => R.DATAB
SW_pin[2] => R.DATAB
SW_pin[2] => R.DATAB
SW_pin[2] => R.DATAB
SW_pin[2] => R.DATAB
SW_pin[2] => R.DATAB
SW_pin[2] => R.DATAB
SW_pin[2] => R.DATAB
SW_pin[2] => R.DATAB
SW_pin[2] => R.DATAB
SW_pin[2] => R.DATAB
SW_pin[2] => R.DATAB
SW_pin[2] => R.DATAB
SW_pin[2] => R.DATAB
SW_pin[2] => R.DATAB
SW_pin[2] => R.DATAB
SW_pin[2] => R.DATAB
SW_pin[2] => R.DATAB
SW_pin[2] => R.DATAB
SW_pin[2] => R.DATAB
SW_pin[2] => R.DATAB
SW_pin[2] => R.DATAB
SW_pin[3] => R.DATAB
SW_pin[3] => R.DATAB
SW_pin[3] => R.DATAB
SW_pin[3] => R.DATAB
SW_pin[3] => R.DATAB
SW_pin[3] => R.DATAB
SW_pin[3] => R.DATAB
SW_pin[3] => R.DATAB
SW_pin[3] => R.DATAB
SW_pin[3] => R.DATAB
SW_pin[3] => R.DATAB
SW_pin[3] => R.DATAB
SW_pin[3] => R.DATAB
SW_pin[3] => R.DATAB
SW_pin[3] => R.DATAB
SW_pin[3] => R.DATAB
SW_pin[3] => R.DATAB
SW_pin[3] => R.DATAB
SW_pin[3] => R.DATAB
SW_pin[3] => R.DATAB
SW_pin[3] => R.DATAB
SW_pin[3] => R.DATAB
SW_pin[3] => R.DATAB
SW_pin[3] => R.DATAB
SW_pin[3] => R.DATAB
SW_pin[3] => R.DATAB
SW_pin[3] => R.DATAB
SW_pin[3] => R.DATAB
SW_pin[3] => R.DATAB
SW_pin[3] => R.DATAB
SW_pin[3] => R.DATAB
SW_pin[3] => R.DATAB
SW_pin[4] => R.DATAB
SW_pin[4] => R.DATAB
SW_pin[4] => R.DATAB
SW_pin[4] => R.DATAB
SW_pin[4] => R.DATAB
SW_pin[4] => R.DATAB
SW_pin[4] => R.DATAB
SW_pin[4] => R.DATAB
SW_pin[4] => R.DATAB
SW_pin[4] => R.DATAB
SW_pin[4] => R.DATAB
SW_pin[4] => R.DATAB
SW_pin[4] => R.DATAB
SW_pin[4] => R.DATAB
SW_pin[4] => R.DATAB
SW_pin[4] => R.DATAB
SW_pin[4] => R.DATAB
SW_pin[4] => R.DATAB
SW_pin[4] => R.DATAB
SW_pin[4] => R.DATAB
SW_pin[4] => R.DATAB
SW_pin[4] => R.DATAB
SW_pin[4] => R.DATAB
SW_pin[4] => R.DATAB
SW_pin[4] => R.DATAB
SW_pin[4] => R.DATAB
SW_pin[4] => R.DATAB
SW_pin[4] => R.DATAB
SW_pin[4] => R.DATAB
SW_pin[4] => R.DATAB
SW_pin[4] => R.DATAB
SW_pin[4] => R.DATAB
Data_in[0] => Mux14.IN5
Data_in[0] => Mux28.IN5
Data_in[1] => Mux13.IN5
Data_in[1] => Mux27.IN5
Data_in[2] => Mux12.IN5
Data_in[2] => Mux26.IN5
Data_in[3] => Mux11.IN5
Data_in[3] => Mux25.IN5
Data_in[4] => Mux10.IN5
Data_in[4] => Mux24.IN5
Data_in[5] => Mux9.IN5
Data_in[5] => Mux23.IN5
Data_in[6] => Mux8.IN5
Data_in[6] => Mux22.IN5
Data_in[7] => Mux7.IN5
Data_in[7] => Mux21.IN5
Data_in[8] => Mux6.IN5
Data_in[8] => Mux20.IN5
Data_in[9] => Mux5.IN5
Data_in[9] => Mux19.IN5
Data_in[10] => Mux4.IN5
Data_in[10] => Mux18.IN5
Data_in[11] => Mux3.IN5
Data_in[11] => Mux17.IN5
Data_in[12] => Mux2.IN5
Data_in[12] => Mux16.IN5
Data_in[13] => Mux1.IN5
Data_in[13] => Mux15.IN5
Data_in[14] => Mux14.IN4
Data_in[14] => Mux28.IN4
Data_in[15] => Mux13.IN4
Data_in[15] => Mux27.IN4
Data_in[16] => Mux12.IN4
Data_in[16] => Mux26.IN4
Data_in[17] => Mux11.IN4
Data_in[17] => Mux25.IN4
Data_in[18] => Mux10.IN4
Data_in[18] => Mux24.IN4
Data_in[19] => Mux9.IN4
Data_in[19] => Mux23.IN4
Data_in[20] => Mux8.IN4
Data_in[20] => Mux22.IN4
Data_in[21] => Mux7.IN4
Data_in[21] => Mux21.IN4
Data_in[22] => Mux6.IN4
Data_in[22] => Mux20.IN4
Data_in[23] => Mux5.IN4
Data_in[23] => Mux19.IN4
Data_in[24] => Mux4.IN4
Data_in[24] => Mux18.IN4
Data_in[25] => Mux3.IN4
Data_in[25] => Mux17.IN4
Data_in[26] => Mux2.IN4
Data_in[26] => Mux16.IN4
Data_in[27] => Mux1.IN4
Data_in[27] => Mux15.IN4
Data_in[28] => Mux14.IN3
Data_in[28] => Mux28.IN3
Data_in[29] => Mux13.IN3
Data_in[29] => Mux27.IN3
Data_in[30] => Mux12.IN3
Data_in[30] => Mux26.IN3
Data_in[31] => Mux11.IN3
Data_in[31] => Mux25.IN3
Data_in[32] => Mux10.IN3
Data_in[32] => Mux24.IN3
Data_in[33] => Mux9.IN3
Data_in[33] => Mux23.IN3
Data_in[34] => Mux8.IN3
Data_in[34] => Mux22.IN3
Data_in[35] => Mux7.IN3
Data_in[35] => Mux21.IN3
Data_in[36] => Mux6.IN3
Data_in[36] => Mux20.IN3
Data_in[37] => Mux5.IN3
Data_in[37] => Mux19.IN3
Data_in[38] => Mux4.IN3
Data_in[38] => Mux18.IN3
Data_in[39] => Mux3.IN3
Data_in[39] => Mux17.IN3
Data_in[40] => Mux2.IN3
Data_in[40] => Mux16.IN3
Data_in[41] => Mux1.IN3
Data_in[41] => Mux15.IN3
Data_out[0] <= Data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[1] <= Data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[2] <= Data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[3] <= Data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[4] <= Data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[5] <= Data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[6] <= Data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[7] <= Data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[8] <= Data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[9] <= Data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[10] <= Data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[11] <= Data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[12] <= Data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[13] <= Data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_pin[0] <= Disp_pin[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_pin[1] <= Disp_pin[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_pin[2] <= Disp_pin[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_pin[3] <= Disp_pin[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_pin[4] <= Disp_pin[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_pin[5] <= Disp_pin[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_pin[6] <= Disp_pin[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_pin[7] <= Disp_pin[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read[0] <= Read[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read[1] <= Read[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read[2] <= Read[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write[0] <= Write[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write[1] <= Write[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write[2] <= Write[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Done_in[0] => WideOr2.IN0
Done_in[0] => Mux0.IN3
Done_in[0] => always0.IN1
Done_in[1] => WideOr2.IN1
Done_in[1] => Mux0.IN2
Done_in[1] => always0.IN1
Done_in[2] => WideOr2.IN2
Done_in[2] => Mux0.IN1
Done_in[2] => always0.IN1
Done_out[0] <= Done_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Done_out[1] <= Done_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Done_out[2] <= Done_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R12out[0] <= R[12][0].DB_MAX_OUTPUT_PORT_TYPE
R12out[1] <= R[12][1].DB_MAX_OUTPUT_PORT_TYPE


|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom
PM_address[0] => PMC_address.DATAB
PM_address[1] => PMC_address.DATAB
PM_address[2] => PMC_address.DATAB
PM_address[3] => PMC_address.DATAB
PM_address[4] => PM_address[4].IN1
PM_address[5] => PM_address[5].IN1
PM_address[6] => PM_address[6].IN1
PM_address[7] => PM_address[7].IN1
PM_address[8] => PM_address[8].IN1
PM_address[9] => PM_address[9].IN1
PM_address[10] => PM_address[10].IN1
PM_address[11] => PM_address[11].IN1
PM_address[12] => PM_address[12].IN1
PM_address[13] => PM_address[13].IN1
Clk0 => din[0].CLK
Clk0 => din[1].CLK
Clk0 => din[2].CLK
Clk0 => din[3].CLK
Clk0 => din[4].CLK
Clk0 => din[5].CLK
Clk0 => din[6].CLK
Clk0 => din[7].CLK
Clk0 => din[8].CLK
Clk0 => din[9].CLK
Clk0 => cam_addrs[0].CLK
Clk0 => cam_addrs[1].CLK
Clk0 => cam_addrs[2].CLK
Clk0 => wren.CLK
Clk0 => PMM_address[0].CLK
Clk0 => PMM_address[1].CLK
Clk0 => PMM_address[2].CLK
Clk0 => PMM_address[3].CLK
Clk0 => PMM_address[4].CLK
Clk0 => PMM_address[5].CLK
Clk0 => PMM_address[6].CLK
Clk0 => PMM_address[7].CLK
Clk0 => PMM_address[8].CLK
Clk0 => PMM_address[9].CLK
Clk0 => PMC_address[0].CLK
Clk0 => PMC_address[1].CLK
Clk0 => PMC_address[2].CLK
Clk0 => PMC_address[3].CLK
Clk0 => PMC_address[4].CLK
Clk0 => PMC_address[5].CLK
Clk0 => PMC_address[6].CLK
Clk0 => cache_insert[0].CLK
Clk0 => cache_insert[1].CLK
Clk0 => cache_insert[2].CLK
Clk0 => cache_insert[3].CLK
Clk0 => cache_insert[4].CLK
Clk0 => cache_insert[5].CLK
Clk0 => cache_insert[6].CLK
Clk0 => cache_insert[7].CLK
Clk0 => cache_insert[8].CLK
Clk0 => cache_insert[9].CLK
Clk0 => cache_insert[10].CLK
Clk0 => cache_insert[11].CLK
Clk0 => cache_insert[12].CLK
Clk0 => cache_insert[13].CLK
Clk0 => rd_n.CLK
Clk0 => blockReplace[0].CLK
Clk0 => blockReplace[1].CLK
Clk0 => blockReplace[2].CLK
Clk0 => we_n.CLK
Clk0 => stall~reg0.CLK
Clk0 => transfer_count[0].CLK
Clk0 => transfer_count[1].CLK
Clk0 => transfer_count[2].CLK
Clk0 => transfer_count[3].CLK
Clk0 => transfer_count[4].CLK
Clk0 => miss.CLK
Clk1 => Clk1.IN1
Clk2 => Clk2.IN1
DM_in[0] => ~NO_FANOUT~
DM_in[1] => ~NO_FANOUT~
DM_in[2] => ~NO_FANOUT~
DM_in[3] => ~NO_FANOUT~
DM_in[4] => ~NO_FANOUT~
DM_in[5] => ~NO_FANOUT~
DM_in[6] => ~NO_FANOUT~
DM_in[7] => ~NO_FANOUT~
DM_in[8] => ~NO_FANOUT~
DM_in[9] => ~NO_FANOUT~
DM_in[10] => ~NO_FANOUT~
DM_in[11] => ~NO_FANOUT~
DM_in[12] => ~NO_FANOUT~
DM_in[13] => ~NO_FANOUT~
wren_in => wren_in.IN1
Resetn => miss.OUTPUTSELECT
Resetn => transfer_count.OUTPUTSELECT
Resetn => transfer_count.OUTPUTSELECT
Resetn => transfer_count.OUTPUTSELECT
Resetn => transfer_count.OUTPUTSELECT
Resetn => transfer_count.OUTPUTSELECT
Resetn => stall.OUTPUTSELECT
Resetn => we_n.OUTPUTSELECT
Resetn => blockReplace.OUTPUTSELECT
Resetn => blockReplace.OUTPUTSELECT
Resetn => blockReplace.OUTPUTSELECT
Resetn => rd_n.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => wren.OUTPUTSELECT
Resetn => cam_addrs.OUTPUTSELECT
Resetn => cam_addrs.OUTPUTSELECT
Resetn => cam_addrs.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
stall <= stall~reg0.DB_MAX_OUTPUT_PORT_TYPE
PM_out[0] <= ahf_cache_v:my_rom_cache.port4
PM_out[1] <= ahf_cache_v:my_rom_cache.port4
PM_out[2] <= ahf_cache_v:my_rom_cache.port4
PM_out[3] <= ahf_cache_v:my_rom_cache.port4
PM_out[4] <= ahf_cache_v:my_rom_cache.port4
PM_out[5] <= ahf_cache_v:my_rom_cache.port4
PM_out[6] <= ahf_cache_v:my_rom_cache.port4
PM_out[7] <= ahf_cache_v:my_rom_cache.port4
PM_out[8] <= ahf_cache_v:my_rom_cache.port4
PM_out[9] <= ahf_cache_v:my_rom_cache.port4
PM_out[10] <= ahf_cache_v:my_rom_cache.port4
PM_out[11] <= ahf_cache_v:my_rom_cache.port4
PM_out[12] <= ahf_cache_v:my_rom_cache.port4
PM_out[13] <= ahf_cache_v:my_rom_cache.port4


|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam
WE_n => cam_mem[0][9].IN1
WE_n => cam_mem[1][9].IN1
WE_n => cam_mem[2][9].IN1
WE_n => cam_mem[3][1].IN1
WE_n => cam_mem[4][0].IN1
WE_n => cam_mem[5][0].IN1
WE_n => cam_mem[6][0].IN1
WE_n => cam_mem[7][0].IN1
RD_n => Dout[0].OE
RD_n => Dout[1].OE
RD_n => Dout[2].OE
RD_n => Dout[3].OE
RD_n => Dout[4].OE
RD_n => Dout[5].OE
RD_n => Dout[6].OE
RD_n => Dout[7].OE
RD_n => Dout[8].OE
RD_n => Dout[9].OE
Din[0] => cam_mem[3][0].DATAIN
Din[0] => cam_mem[2][0].DATAIN
Din[0] => cam_mem[1][0].DATAIN
Din[0] => cam_mem[0][0].DATAIN
Din[0] => cam_mem[4][0].DATAIN
Din[0] => cam_mem[5][0].DATAIN
Din[0] => cam_mem[6][0].DATAIN
Din[0] => cam_mem[7][0].DATAIN
Din[1] => cam_mem[2][1].DATAIN
Din[1] => cam_mem[1][1].DATAIN
Din[1] => cam_mem[0][1].DATAIN
Din[1] => cam_mem[3][1].DATAIN
Din[1] => cam_mem[4][1].DATAIN
Din[1] => cam_mem[5][1].DATAIN
Din[1] => cam_mem[6][1].DATAIN
Din[1] => cam_mem[7][1].DATAIN
Din[2] => cam_mem[2][2].DATAIN
Din[2] => cam_mem[1][2].DATAIN
Din[2] => cam_mem[0][2].DATAIN
Din[2] => cam_mem[3][2].DATAIN
Din[2] => cam_mem[4][2].DATAIN
Din[2] => cam_mem[5][2].DATAIN
Din[2] => cam_mem[6][2].DATAIN
Din[2] => cam_mem[7][2].DATAIN
Din[3] => cam_mem[2][3].DATAIN
Din[3] => cam_mem[1][3].DATAIN
Din[3] => cam_mem[0][3].DATAIN
Din[3] => cam_mem[3][3].DATAIN
Din[3] => cam_mem[4][3].DATAIN
Din[3] => cam_mem[5][3].DATAIN
Din[3] => cam_mem[6][3].DATAIN
Din[3] => cam_mem[7][3].DATAIN
Din[4] => cam_mem[2][4].DATAIN
Din[4] => cam_mem[1][4].DATAIN
Din[4] => cam_mem[0][4].DATAIN
Din[4] => cam_mem[3][4].DATAIN
Din[4] => cam_mem[4][4].DATAIN
Din[4] => cam_mem[5][4].DATAIN
Din[4] => cam_mem[6][4].DATAIN
Din[4] => cam_mem[7][4].DATAIN
Din[5] => cam_mem[2][5].DATAIN
Din[5] => cam_mem[1][5].DATAIN
Din[5] => cam_mem[0][5].DATAIN
Din[5] => cam_mem[3][5].DATAIN
Din[5] => cam_mem[4][5].DATAIN
Din[5] => cam_mem[5][5].DATAIN
Din[5] => cam_mem[6][5].DATAIN
Din[5] => cam_mem[7][5].DATAIN
Din[6] => cam_mem[2][6].DATAIN
Din[6] => cam_mem[1][6].DATAIN
Din[6] => cam_mem[0][6].DATAIN
Din[6] => cam_mem[3][6].DATAIN
Din[6] => cam_mem[4][6].DATAIN
Din[6] => cam_mem[5][6].DATAIN
Din[6] => cam_mem[6][6].DATAIN
Din[6] => cam_mem[7][6].DATAIN
Din[7] => cam_mem[2][7].DATAIN
Din[7] => cam_mem[1][7].DATAIN
Din[7] => cam_mem[0][7].DATAIN
Din[7] => cam_mem[3][7].DATAIN
Din[7] => cam_mem[4][7].DATAIN
Din[7] => cam_mem[5][7].DATAIN
Din[7] => cam_mem[6][7].DATAIN
Din[7] => cam_mem[7][7].DATAIN
Din[8] => cam_mem[2][8].DATAIN
Din[8] => cam_mem[1][8].DATAIN
Din[8] => cam_mem[0][8].DATAIN
Din[8] => cam_mem[3][8].DATAIN
Din[8] => cam_mem[4][8].DATAIN
Din[8] => cam_mem[5][8].DATAIN
Din[8] => cam_mem[6][8].DATAIN
Din[8] => cam_mem[7][8].DATAIN
Din[9] => cam_mem[2][9].DATAIN
Din[9] => cam_mem[1][9].DATAIN
Din[9] => cam_mem[0][9].DATAIN
Din[9] => cam_mem[3][9].DATAIN
Din[9] => cam_mem[4][9].DATAIN
Din[9] => cam_mem[5][9].DATAIN
Din[9] => cam_mem[6][9].DATAIN
Din[9] => cam_mem[7][9].DATAIN
Argin[0] => Equal0.IN9
Argin[0] => Equal1.IN9
Argin[0] => Equal2.IN9
Argin[0] => Equal3.IN9
Argin[0] => Equal4.IN9
Argin[0] => Equal5.IN9
Argin[0] => Equal6.IN9
Argin[0] => Equal7.IN9
Argin[1] => Equal0.IN8
Argin[1] => Equal1.IN8
Argin[1] => Equal2.IN8
Argin[1] => Equal3.IN8
Argin[1] => Equal4.IN8
Argin[1] => Equal5.IN8
Argin[1] => Equal6.IN8
Argin[1] => Equal7.IN8
Argin[2] => Equal0.IN7
Argin[2] => Equal1.IN7
Argin[2] => Equal2.IN7
Argin[2] => Equal3.IN7
Argin[2] => Equal4.IN7
Argin[2] => Equal5.IN7
Argin[2] => Equal6.IN7
Argin[2] => Equal7.IN7
Argin[3] => Equal0.IN6
Argin[3] => Equal1.IN6
Argin[3] => Equal2.IN6
Argin[3] => Equal3.IN6
Argin[3] => Equal4.IN6
Argin[3] => Equal5.IN6
Argin[3] => Equal6.IN6
Argin[3] => Equal7.IN6
Argin[4] => Equal0.IN5
Argin[4] => Equal1.IN5
Argin[4] => Equal2.IN5
Argin[4] => Equal3.IN5
Argin[4] => Equal4.IN5
Argin[4] => Equal5.IN5
Argin[4] => Equal6.IN5
Argin[4] => Equal7.IN5
Argin[5] => Equal0.IN4
Argin[5] => Equal1.IN4
Argin[5] => Equal2.IN4
Argin[5] => Equal3.IN4
Argin[5] => Equal4.IN4
Argin[5] => Equal5.IN4
Argin[5] => Equal6.IN4
Argin[5] => Equal7.IN4
Argin[6] => Equal0.IN3
Argin[6] => Equal1.IN3
Argin[6] => Equal2.IN3
Argin[6] => Equal3.IN3
Argin[6] => Equal4.IN3
Argin[6] => Equal5.IN3
Argin[6] => Equal6.IN3
Argin[6] => Equal7.IN3
Argin[7] => Equal0.IN2
Argin[7] => Equal1.IN2
Argin[7] => Equal2.IN2
Argin[7] => Equal3.IN2
Argin[7] => Equal4.IN2
Argin[7] => Equal5.IN2
Argin[7] => Equal6.IN2
Argin[7] => Equal7.IN2
Argin[8] => Equal0.IN1
Argin[8] => Equal1.IN1
Argin[8] => Equal2.IN1
Argin[8] => Equal3.IN1
Argin[8] => Equal4.IN1
Argin[8] => Equal5.IN1
Argin[8] => Equal6.IN1
Argin[8] => Equal7.IN1
Argin[9] => Equal0.IN0
Argin[9] => Equal1.IN0
Argin[9] => Equal2.IN0
Argin[9] => Equal3.IN0
Argin[9] => Equal4.IN0
Argin[9] => Equal5.IN0
Argin[9] => Equal6.IN0
Argin[9] => Equal7.IN0
Addrs[0] => Decoder0.IN3
Addrs[0] => Mux0.IN2
Addrs[0] => Mux1.IN2
Addrs[0] => Mux2.IN2
Addrs[0] => Mux3.IN2
Addrs[0] => Mux4.IN2
Addrs[0] => Mux5.IN2
Addrs[0] => Mux6.IN2
Addrs[0] => Mux7.IN2
Addrs[0] => Mux8.IN2
Addrs[0] => Mux9.IN2
Addrs[1] => Decoder0.IN2
Addrs[1] => Mux0.IN1
Addrs[1] => Mux1.IN1
Addrs[1] => Mux2.IN1
Addrs[1] => Mux3.IN1
Addrs[1] => Mux4.IN1
Addrs[1] => Mux5.IN1
Addrs[1] => Mux6.IN1
Addrs[1] => Mux7.IN1
Addrs[1] => Mux8.IN1
Addrs[1] => Mux9.IN1
Addrs[2] => Decoder0.IN1
Addrs[2] => Mux0.IN0
Addrs[2] => Mux1.IN0
Addrs[2] => Mux2.IN0
Addrs[2] => Mux3.IN0
Addrs[2] => Mux4.IN0
Addrs[2] => Mux5.IN0
Addrs[2] => Mux6.IN0
Addrs[2] => Mux7.IN0
Addrs[2] => Mux8.IN0
Addrs[2] => Mux9.IN0
Dout[0] <= Dout[0].DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1].DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2].DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3].DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4].DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5].DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6].DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7].DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8].DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9].DB_MAX_OUTPUT_PORT_TYPE
Mbits[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
Mbits[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
Mbits[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
Mbits[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
Mbits[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
Mbits[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
Mbits[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
Mbits[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE


|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_rom1:my_rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a


|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_rom1:my_rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_b8a1:auto_generated.address_a[0]
address_a[1] => altsyncram_b8a1:auto_generated.address_a[1]
address_a[2] => altsyncram_b8a1:auto_generated.address_a[2]
address_a[3] => altsyncram_b8a1:auto_generated.address_a[3]
address_a[4] => altsyncram_b8a1:auto_generated.address_a[4]
address_a[5] => altsyncram_b8a1:auto_generated.address_a[5]
address_a[6] => altsyncram_b8a1:auto_generated.address_a[6]
address_a[7] => altsyncram_b8a1:auto_generated.address_a[7]
address_a[8] => altsyncram_b8a1:auto_generated.address_a[8]
address_a[9] => altsyncram_b8a1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_b8a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_b8a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_b8a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_b8a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_b8a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_b8a1:auto_generated.q_a[4]
q_a[5] <= altsyncram_b8a1:auto_generated.q_a[5]
q_a[6] <= altsyncram_b8a1:auto_generated.q_a[6]
q_a[7] <= altsyncram_b8a1:auto_generated.q_a[7]
q_a[8] <= altsyncram_b8a1:auto_generated.q_a[8]
q_a[9] <= altsyncram_b8a1:auto_generated.q_a[9]
q_a[10] <= altsyncram_b8a1:auto_generated.q_a[10]
q_a[11] <= altsyncram_b8a1:auto_generated.q_a[11]
q_a[12] <= altsyncram_b8a1:auto_generated.q_a[12]
q_a[13] <= altsyncram_b8a1:auto_generated.q_a[13]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_rom1:my_rom|altsyncram:altsyncram_component|altsyncram_b8a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT


|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_2to1Mux_v:my_mux
Sel => Decoder0.IN0
Din0[0] => Mux_out.DATAA
Din0[1] => Mux_out.DATAA
Din0[2] => Mux_out.DATAA
Din0[3] => Mux_out.DATAA
Din0[4] => Mux_out.DATAA
Din0[5] => Mux_out.DATAA
Din0[6] => Mux_out.DATAA
Din0[7] => Mux_out.DATAA
Din0[8] => Mux_out.DATAA
Din0[9] => Mux_out.DATAA
Din0[10] => Mux_out.DATAA
Din0[11] => Mux_out.DATAA
Din0[12] => Mux_out.DATAA
Din0[13] => Mux_out.DATAA
Din1[0] => Mux_out.DATAB
Din1[1] => Mux_out.DATAB
Din1[2] => Mux_out.DATAB
Din1[3] => Mux_out.DATAB
Din1[4] => Mux_out.DATAB
Din1[5] => Mux_out.DATAB
Din1[6] => Mux_out.DATAB
Din1[7] => Mux_out.DATAB
Din1[8] => Mux_out.DATAB
Din1[9] => Mux_out.DATAB
Din1[10] => Mux_out.DATAB
Din1[11] => Mux_out.DATAB
Din1[12] => Mux_out.DATAB
Din1[13] => Mux_out.DATAB
Mux_out[0] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[1] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[2] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[3] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[4] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[5] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[6] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[7] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[8] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[9] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[10] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[11] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[12] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[13] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE


|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_cache_v:my_rom_cache
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a


|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_cache_v:my_rom_cache|altsyncram:altsyncram_component
wren_a => altsyncram_h6g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_h6g1:auto_generated.data_a[0]
data_a[1] => altsyncram_h6g1:auto_generated.data_a[1]
data_a[2] => altsyncram_h6g1:auto_generated.data_a[2]
data_a[3] => altsyncram_h6g1:auto_generated.data_a[3]
data_a[4] => altsyncram_h6g1:auto_generated.data_a[4]
data_a[5] => altsyncram_h6g1:auto_generated.data_a[5]
data_a[6] => altsyncram_h6g1:auto_generated.data_a[6]
data_a[7] => altsyncram_h6g1:auto_generated.data_a[7]
data_a[8] => altsyncram_h6g1:auto_generated.data_a[8]
data_a[9] => altsyncram_h6g1:auto_generated.data_a[9]
data_a[10] => altsyncram_h6g1:auto_generated.data_a[10]
data_a[11] => altsyncram_h6g1:auto_generated.data_a[11]
data_a[12] => altsyncram_h6g1:auto_generated.data_a[12]
data_a[13] => altsyncram_h6g1:auto_generated.data_a[13]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_h6g1:auto_generated.address_a[0]
address_a[1] => altsyncram_h6g1:auto_generated.address_a[1]
address_a[2] => altsyncram_h6g1:auto_generated.address_a[2]
address_a[3] => altsyncram_h6g1:auto_generated.address_a[3]
address_a[4] => altsyncram_h6g1:auto_generated.address_a[4]
address_a[5] => altsyncram_h6g1:auto_generated.address_a[5]
address_a[6] => altsyncram_h6g1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_h6g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_h6g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_h6g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_h6g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_h6g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_h6g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_h6g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_h6g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_h6g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_h6g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_h6g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_h6g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_h6g1:auto_generated.q_a[11]
q_a[12] <= altsyncram_h6g1:auto_generated.q_a[12]
q_a[13] <= altsyncram_h6g1:auto_generated.q_a[13]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_cache_v:my_rom_cache|altsyncram:altsyncram_component|altsyncram_h6g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE


|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_8to3_enc:my_enc
x[0] => Decoder0.IN7
x[1] => Decoder0.IN6
x[2] => Decoder0.IN5
x[3] => Decoder0.IN4
x[4] => Decoder0.IN3
x[5] => Decoder0.IN2
x[6] => Decoder0.IN1
x[7] => Decoder0.IN0
y[0] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_cram_v:my_cram
PM_address[0] => PMC_address.DATAB
PM_address[1] => PMC_address.DATAB
PM_address[2] => PMC_address.DATAB
PM_address[3] => PMC_address.DATAB
PM_address[4] => PM_address[4].IN1
PM_address[5] => PM_address[5].IN1
PM_address[6] => PM_address[6].IN1
PM_address[7] => PM_address[7].IN1
PM_address[8] => PM_address[8].IN1
PM_address[9] => PM_address[9].IN1
PM_address[10] => PM_address[10].IN1
PM_address[11] => PM_address[11].IN1
PM_address[12] => PM_address[12].IN1
PM_address[13] => PM_address[13].IN1
Clk0 => din[0].CLK
Clk0 => din[1].CLK
Clk0 => din[2].CLK
Clk0 => din[3].CLK
Clk0 => din[4].CLK
Clk0 => din[5].CLK
Clk0 => din[6].CLK
Clk0 => din[7].CLK
Clk0 => din[8].CLK
Clk0 => din[9].CLK
Clk0 => PMM_address[0].CLK
Clk0 => PMM_address[1].CLK
Clk0 => PMM_address[2].CLK
Clk0 => PMM_address[3].CLK
Clk0 => PMM_address[4].CLK
Clk0 => PMM_address[5].CLK
Clk0 => PMM_address[6].CLK
Clk0 => PMM_address[7].CLK
Clk0 => PMM_address[8].CLK
Clk0 => PMM_address[9].CLK
Clk0 => cam_addrs[0].CLK
Clk0 => cam_addrs[1].CLK
Clk0 => cam_addrs[2].CLK
Clk0 => wren.CLK
Clk0 => PMC_address[0].CLK
Clk0 => PMC_address[1].CLK
Clk0 => PMC_address[2].CLK
Clk0 => PMC_address[3].CLK
Clk0 => PMC_address[4].CLK
Clk0 => PMC_address[5].CLK
Clk0 => PMC_address[6].CLK
Clk0 => cache_insert[0].CLK
Clk0 => cache_insert[1].CLK
Clk0 => cache_insert[2].CLK
Clk0 => cache_insert[3].CLK
Clk0 => cache_insert[4].CLK
Clk0 => cache_insert[5].CLK
Clk0 => cache_insert[6].CLK
Clk0 => cache_insert[7].CLK
Clk0 => cache_insert[8].CLK
Clk0 => cache_insert[9].CLK
Clk0 => cache_insert[10].CLK
Clk0 => cache_insert[11].CLK
Clk0 => cache_insert[12].CLK
Clk0 => cache_insert[13].CLK
Clk0 => rd_n.CLK
Clk0 => blockReplace[0].CLK
Clk0 => blockReplace[1].CLK
Clk0 => blockReplace[2].CLK
Clk0 => dirtyBitCheck[0].CLK
Clk0 => dirtyBitCheck[1].CLK
Clk0 => dirtyBitCheck[2].CLK
Clk0 => dirtyBitCheck[3].CLK
Clk0 => dirtyBitCheck[4].CLK
Clk0 => dirtyBitCheck[5].CLK
Clk0 => dirtyBitCheck[6].CLK
Clk0 => dirtyBitCheck[7].CLK
Clk0 => PM_wren.CLK
Clk0 => stall~reg0.CLK
Clk0 => we_n.CLK
Clk0 => transfer_count[0].CLK
Clk0 => transfer_count[1].CLK
Clk0 => transfer_count[2].CLK
Clk0 => transfer_count[3].CLK
Clk0 => transfer_count[4].CLK
Clk0 => miss.CLK
Clk1 => Clk1.IN1
Clk2 => Clk2.IN1
DM_in[0] => cache_insert.DATAB
DM_in[1] => cache_insert.DATAB
DM_in[2] => cache_insert.DATAB
DM_in[3] => cache_insert.DATAB
DM_in[4] => cache_insert.DATAB
DM_in[5] => cache_insert.DATAB
DM_in[6] => cache_insert.DATAB
DM_in[7] => cache_insert.DATAB
DM_in[8] => cache_insert.DATAB
DM_in[9] => cache_insert.DATAB
DM_in[10] => cache_insert.DATAB
DM_in[11] => cache_insert.DATAB
DM_in[12] => cache_insert.DATAB
DM_in[13] => cache_insert.DATAB
wren_in => wren_in.IN1
Resetn => miss.OUTPUTSELECT
Resetn => transfer_count.OUTPUTSELECT
Resetn => transfer_count.OUTPUTSELECT
Resetn => transfer_count.OUTPUTSELECT
Resetn => transfer_count.OUTPUTSELECT
Resetn => transfer_count.OUTPUTSELECT
Resetn => we_n.OUTPUTSELECT
Resetn => stall.OUTPUTSELECT
Resetn => PM_wren.OUTPUTSELECT
Resetn => dirtyBitCheck.OUTPUTSELECT
Resetn => dirtyBitCheck.OUTPUTSELECT
Resetn => dirtyBitCheck.OUTPUTSELECT
Resetn => dirtyBitCheck.OUTPUTSELECT
Resetn => dirtyBitCheck.OUTPUTSELECT
Resetn => dirtyBitCheck.OUTPUTSELECT
Resetn => dirtyBitCheck.OUTPUTSELECT
Resetn => dirtyBitCheck.OUTPUTSELECT
Resetn => blockReplace.OUTPUTSELECT
Resetn => blockReplace.OUTPUTSELECT
Resetn => blockReplace.OUTPUTSELECT
Resetn => rd_n.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => wren.OUTPUTSELECT
Resetn => cam_addrs.OUTPUTSELECT
Resetn => cam_addrs.OUTPUTSELECT
Resetn => cam_addrs.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
stall <= stall~reg0.DB_MAX_OUTPUT_PORT_TYPE
PM_out[0] <= PM_out[0].DB_MAX_OUTPUT_PORT_TYPE
PM_out[1] <= PM_out[1].DB_MAX_OUTPUT_PORT_TYPE
PM_out[2] <= PM_out[2].DB_MAX_OUTPUT_PORT_TYPE
PM_out[3] <= PM_out[3].DB_MAX_OUTPUT_PORT_TYPE
PM_out[4] <= PM_out[4].DB_MAX_OUTPUT_PORT_TYPE
PM_out[5] <= PM_out[5].DB_MAX_OUTPUT_PORT_TYPE
PM_out[6] <= PM_out[6].DB_MAX_OUTPUT_PORT_TYPE
PM_out[7] <= PM_out[7].DB_MAX_OUTPUT_PORT_TYPE
PM_out[8] <= PM_out[8].DB_MAX_OUTPUT_PORT_TYPE
PM_out[9] <= PM_out[9].DB_MAX_OUTPUT_PORT_TYPE
PM_out[10] <= PM_out[10].DB_MAX_OUTPUT_PORT_TYPE
PM_out[11] <= PM_out[11].DB_MAX_OUTPUT_PORT_TYPE
PM_out[12] <= PM_out[12].DB_MAX_OUTPUT_PORT_TYPE
PM_out[13] <= PM_out[13].DB_MAX_OUTPUT_PORT_TYPE


|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_cram_v:my_cram|ahf_CAM_v:my_cam
WE_n => cam_mem[0][9].IN1
WE_n => cam_mem[1][9].IN1
WE_n => cam_mem[2][9].IN1
WE_n => cam_mem[3][1].IN1
WE_n => cam_mem[4][0].IN1
WE_n => cam_mem[5][0].IN1
WE_n => cam_mem[6][0].IN1
WE_n => cam_mem[7][0].IN1
RD_n => Dout[0].OE
RD_n => Dout[1].OE
RD_n => Dout[2].OE
RD_n => Dout[3].OE
RD_n => Dout[4].OE
RD_n => Dout[5].OE
RD_n => Dout[6].OE
RD_n => Dout[7].OE
RD_n => Dout[8].OE
RD_n => Dout[9].OE
Din[0] => cam_mem[3][0].DATAIN
Din[0] => cam_mem[2][0].DATAIN
Din[0] => cam_mem[1][0].DATAIN
Din[0] => cam_mem[0][0].DATAIN
Din[0] => cam_mem[4][0].DATAIN
Din[0] => cam_mem[5][0].DATAIN
Din[0] => cam_mem[6][0].DATAIN
Din[0] => cam_mem[7][0].DATAIN
Din[1] => cam_mem[2][1].DATAIN
Din[1] => cam_mem[1][1].DATAIN
Din[1] => cam_mem[0][1].DATAIN
Din[1] => cam_mem[3][1].DATAIN
Din[1] => cam_mem[4][1].DATAIN
Din[1] => cam_mem[5][1].DATAIN
Din[1] => cam_mem[6][1].DATAIN
Din[1] => cam_mem[7][1].DATAIN
Din[2] => cam_mem[2][2].DATAIN
Din[2] => cam_mem[1][2].DATAIN
Din[2] => cam_mem[0][2].DATAIN
Din[2] => cam_mem[3][2].DATAIN
Din[2] => cam_mem[4][2].DATAIN
Din[2] => cam_mem[5][2].DATAIN
Din[2] => cam_mem[6][2].DATAIN
Din[2] => cam_mem[7][2].DATAIN
Din[3] => cam_mem[2][3].DATAIN
Din[3] => cam_mem[1][3].DATAIN
Din[3] => cam_mem[0][3].DATAIN
Din[3] => cam_mem[3][3].DATAIN
Din[3] => cam_mem[4][3].DATAIN
Din[3] => cam_mem[5][3].DATAIN
Din[3] => cam_mem[6][3].DATAIN
Din[3] => cam_mem[7][3].DATAIN
Din[4] => cam_mem[2][4].DATAIN
Din[4] => cam_mem[1][4].DATAIN
Din[4] => cam_mem[0][4].DATAIN
Din[4] => cam_mem[3][4].DATAIN
Din[4] => cam_mem[4][4].DATAIN
Din[4] => cam_mem[5][4].DATAIN
Din[4] => cam_mem[6][4].DATAIN
Din[4] => cam_mem[7][4].DATAIN
Din[5] => cam_mem[2][5].DATAIN
Din[5] => cam_mem[1][5].DATAIN
Din[5] => cam_mem[0][5].DATAIN
Din[5] => cam_mem[3][5].DATAIN
Din[5] => cam_mem[4][5].DATAIN
Din[5] => cam_mem[5][5].DATAIN
Din[5] => cam_mem[6][5].DATAIN
Din[5] => cam_mem[7][5].DATAIN
Din[6] => cam_mem[2][6].DATAIN
Din[6] => cam_mem[1][6].DATAIN
Din[6] => cam_mem[0][6].DATAIN
Din[6] => cam_mem[3][6].DATAIN
Din[6] => cam_mem[4][6].DATAIN
Din[6] => cam_mem[5][6].DATAIN
Din[6] => cam_mem[6][6].DATAIN
Din[6] => cam_mem[7][6].DATAIN
Din[7] => cam_mem[2][7].DATAIN
Din[7] => cam_mem[1][7].DATAIN
Din[7] => cam_mem[0][7].DATAIN
Din[7] => cam_mem[3][7].DATAIN
Din[7] => cam_mem[4][7].DATAIN
Din[7] => cam_mem[5][7].DATAIN
Din[7] => cam_mem[6][7].DATAIN
Din[7] => cam_mem[7][7].DATAIN
Din[8] => cam_mem[2][8].DATAIN
Din[8] => cam_mem[1][8].DATAIN
Din[8] => cam_mem[0][8].DATAIN
Din[8] => cam_mem[3][8].DATAIN
Din[8] => cam_mem[4][8].DATAIN
Din[8] => cam_mem[5][8].DATAIN
Din[8] => cam_mem[6][8].DATAIN
Din[8] => cam_mem[7][8].DATAIN
Din[9] => cam_mem[2][9].DATAIN
Din[9] => cam_mem[1][9].DATAIN
Din[9] => cam_mem[0][9].DATAIN
Din[9] => cam_mem[3][9].DATAIN
Din[9] => cam_mem[4][9].DATAIN
Din[9] => cam_mem[5][9].DATAIN
Din[9] => cam_mem[6][9].DATAIN
Din[9] => cam_mem[7][9].DATAIN
Argin[0] => Equal0.IN9
Argin[0] => Equal1.IN9
Argin[0] => Equal2.IN9
Argin[0] => Equal3.IN9
Argin[0] => Equal4.IN9
Argin[0] => Equal5.IN9
Argin[0] => Equal6.IN9
Argin[0] => Equal7.IN9
Argin[1] => Equal0.IN8
Argin[1] => Equal1.IN8
Argin[1] => Equal2.IN8
Argin[1] => Equal3.IN8
Argin[1] => Equal4.IN8
Argin[1] => Equal5.IN8
Argin[1] => Equal6.IN8
Argin[1] => Equal7.IN8
Argin[2] => Equal0.IN7
Argin[2] => Equal1.IN7
Argin[2] => Equal2.IN7
Argin[2] => Equal3.IN7
Argin[2] => Equal4.IN7
Argin[2] => Equal5.IN7
Argin[2] => Equal6.IN7
Argin[2] => Equal7.IN7
Argin[3] => Equal0.IN6
Argin[3] => Equal1.IN6
Argin[3] => Equal2.IN6
Argin[3] => Equal3.IN6
Argin[3] => Equal4.IN6
Argin[3] => Equal5.IN6
Argin[3] => Equal6.IN6
Argin[3] => Equal7.IN6
Argin[4] => Equal0.IN5
Argin[4] => Equal1.IN5
Argin[4] => Equal2.IN5
Argin[4] => Equal3.IN5
Argin[4] => Equal4.IN5
Argin[4] => Equal5.IN5
Argin[4] => Equal6.IN5
Argin[4] => Equal7.IN5
Argin[5] => Equal0.IN4
Argin[5] => Equal1.IN4
Argin[5] => Equal2.IN4
Argin[5] => Equal3.IN4
Argin[5] => Equal4.IN4
Argin[5] => Equal5.IN4
Argin[5] => Equal6.IN4
Argin[5] => Equal7.IN4
Argin[6] => Equal0.IN3
Argin[6] => Equal1.IN3
Argin[6] => Equal2.IN3
Argin[6] => Equal3.IN3
Argin[6] => Equal4.IN3
Argin[6] => Equal5.IN3
Argin[6] => Equal6.IN3
Argin[6] => Equal7.IN3
Argin[7] => Equal0.IN2
Argin[7] => Equal1.IN2
Argin[7] => Equal2.IN2
Argin[7] => Equal3.IN2
Argin[7] => Equal4.IN2
Argin[7] => Equal5.IN2
Argin[7] => Equal6.IN2
Argin[7] => Equal7.IN2
Argin[8] => Equal0.IN1
Argin[8] => Equal1.IN1
Argin[8] => Equal2.IN1
Argin[8] => Equal3.IN1
Argin[8] => Equal4.IN1
Argin[8] => Equal5.IN1
Argin[8] => Equal6.IN1
Argin[8] => Equal7.IN1
Argin[9] => Equal0.IN0
Argin[9] => Equal1.IN0
Argin[9] => Equal2.IN0
Argin[9] => Equal3.IN0
Argin[9] => Equal4.IN0
Argin[9] => Equal5.IN0
Argin[9] => Equal6.IN0
Argin[9] => Equal7.IN0
Addrs[0] => Decoder0.IN3
Addrs[0] => Mux0.IN2
Addrs[0] => Mux1.IN2
Addrs[0] => Mux2.IN2
Addrs[0] => Mux3.IN2
Addrs[0] => Mux4.IN2
Addrs[0] => Mux5.IN2
Addrs[0] => Mux6.IN2
Addrs[0] => Mux7.IN2
Addrs[0] => Mux8.IN2
Addrs[0] => Mux9.IN2
Addrs[1] => Decoder0.IN2
Addrs[1] => Mux0.IN1
Addrs[1] => Mux1.IN1
Addrs[1] => Mux2.IN1
Addrs[1] => Mux3.IN1
Addrs[1] => Mux4.IN1
Addrs[1] => Mux5.IN1
Addrs[1] => Mux6.IN1
Addrs[1] => Mux7.IN1
Addrs[1] => Mux8.IN1
Addrs[1] => Mux9.IN1
Addrs[2] => Decoder0.IN1
Addrs[2] => Mux0.IN0
Addrs[2] => Mux1.IN0
Addrs[2] => Mux2.IN0
Addrs[2] => Mux3.IN0
Addrs[2] => Mux4.IN0
Addrs[2] => Mux5.IN0
Addrs[2] => Mux6.IN0
Addrs[2] => Mux7.IN0
Addrs[2] => Mux8.IN0
Addrs[2] => Mux9.IN0
Dout[0] <= Dout[0].DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1].DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2].DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3].DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4].DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5].DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6].DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7].DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8].DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9].DB_MAX_OUTPUT_PORT_TYPE
Mbits[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
Mbits[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
Mbits[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
Mbits[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
Mbits[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
Mbits[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
Mbits[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
Mbits[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE


|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_cram_v:my_cram|ahf_ram1:my_ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a


|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_cram_v:my_cram|ahf_ram1:my_ram|altsyncram:altsyncram_component
wren_a => altsyncram_hki1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_hki1:auto_generated.data_a[0]
data_a[1] => altsyncram_hki1:auto_generated.data_a[1]
data_a[2] => altsyncram_hki1:auto_generated.data_a[2]
data_a[3] => altsyncram_hki1:auto_generated.data_a[3]
data_a[4] => altsyncram_hki1:auto_generated.data_a[4]
data_a[5] => altsyncram_hki1:auto_generated.data_a[5]
data_a[6] => altsyncram_hki1:auto_generated.data_a[6]
data_a[7] => altsyncram_hki1:auto_generated.data_a[7]
data_a[8] => altsyncram_hki1:auto_generated.data_a[8]
data_a[9] => altsyncram_hki1:auto_generated.data_a[9]
data_a[10] => altsyncram_hki1:auto_generated.data_a[10]
data_a[11] => altsyncram_hki1:auto_generated.data_a[11]
data_a[12] => altsyncram_hki1:auto_generated.data_a[12]
data_a[13] => altsyncram_hki1:auto_generated.data_a[13]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_hki1:auto_generated.address_a[0]
address_a[1] => altsyncram_hki1:auto_generated.address_a[1]
address_a[2] => altsyncram_hki1:auto_generated.address_a[2]
address_a[3] => altsyncram_hki1:auto_generated.address_a[3]
address_a[4] => altsyncram_hki1:auto_generated.address_a[4]
address_a[5] => altsyncram_hki1:auto_generated.address_a[5]
address_a[6] => altsyncram_hki1:auto_generated.address_a[6]
address_a[7] => altsyncram_hki1:auto_generated.address_a[7]
address_a[8] => altsyncram_hki1:auto_generated.address_a[8]
address_a[9] => altsyncram_hki1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hki1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_hki1:auto_generated.q_a[0]
q_a[1] <= altsyncram_hki1:auto_generated.q_a[1]
q_a[2] <= altsyncram_hki1:auto_generated.q_a[2]
q_a[3] <= altsyncram_hki1:auto_generated.q_a[3]
q_a[4] <= altsyncram_hki1:auto_generated.q_a[4]
q_a[5] <= altsyncram_hki1:auto_generated.q_a[5]
q_a[6] <= altsyncram_hki1:auto_generated.q_a[6]
q_a[7] <= altsyncram_hki1:auto_generated.q_a[7]
q_a[8] <= altsyncram_hki1:auto_generated.q_a[8]
q_a[9] <= altsyncram_hki1:auto_generated.q_a[9]
q_a[10] <= altsyncram_hki1:auto_generated.q_a[10]
q_a[11] <= altsyncram_hki1:auto_generated.q_a[11]
q_a[12] <= altsyncram_hki1:auto_generated.q_a[12]
q_a[13] <= altsyncram_hki1:auto_generated.q_a[13]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_cram_v:my_cram|ahf_ram1:my_ram|altsyncram:altsyncram_component|altsyncram_hki1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE


|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_cram_v:my_cram|ahf_2to1Mux_v:my_mux
Sel => Decoder0.IN0
Din0[0] => Mux_out.DATAA
Din0[1] => Mux_out.DATAA
Din0[2] => Mux_out.DATAA
Din0[3] => Mux_out.DATAA
Din0[4] => Mux_out.DATAA
Din0[5] => Mux_out.DATAA
Din0[6] => Mux_out.DATAA
Din0[7] => Mux_out.DATAA
Din0[8] => Mux_out.DATAA
Din0[9] => Mux_out.DATAA
Din0[10] => Mux_out.DATAA
Din0[11] => Mux_out.DATAA
Din0[12] => Mux_out.DATAA
Din0[13] => Mux_out.DATAA
Din1[0] => Mux_out.DATAB
Din1[1] => Mux_out.DATAB
Din1[2] => Mux_out.DATAB
Din1[3] => Mux_out.DATAB
Din1[4] => Mux_out.DATAB
Din1[5] => Mux_out.DATAB
Din1[6] => Mux_out.DATAB
Din1[7] => Mux_out.DATAB
Din1[8] => Mux_out.DATAB
Din1[9] => Mux_out.DATAB
Din1[10] => Mux_out.DATAB
Din1[11] => Mux_out.DATAB
Din1[12] => Mux_out.DATAB
Din1[13] => Mux_out.DATAB
Mux_out[0] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[1] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[2] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[3] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[4] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[5] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[6] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[7] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[8] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[9] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[10] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[11] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[12] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[13] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE


|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_cram_v:my_cram|ahf_cache_v:my_rom_cache
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a


|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_cram_v:my_cram|ahf_cache_v:my_rom_cache|altsyncram:altsyncram_component
wren_a => altsyncram_h6g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_h6g1:auto_generated.data_a[0]
data_a[1] => altsyncram_h6g1:auto_generated.data_a[1]
data_a[2] => altsyncram_h6g1:auto_generated.data_a[2]
data_a[3] => altsyncram_h6g1:auto_generated.data_a[3]
data_a[4] => altsyncram_h6g1:auto_generated.data_a[4]
data_a[5] => altsyncram_h6g1:auto_generated.data_a[5]
data_a[6] => altsyncram_h6g1:auto_generated.data_a[6]
data_a[7] => altsyncram_h6g1:auto_generated.data_a[7]
data_a[8] => altsyncram_h6g1:auto_generated.data_a[8]
data_a[9] => altsyncram_h6g1:auto_generated.data_a[9]
data_a[10] => altsyncram_h6g1:auto_generated.data_a[10]
data_a[11] => altsyncram_h6g1:auto_generated.data_a[11]
data_a[12] => altsyncram_h6g1:auto_generated.data_a[12]
data_a[13] => altsyncram_h6g1:auto_generated.data_a[13]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_h6g1:auto_generated.address_a[0]
address_a[1] => altsyncram_h6g1:auto_generated.address_a[1]
address_a[2] => altsyncram_h6g1:auto_generated.address_a[2]
address_a[3] => altsyncram_h6g1:auto_generated.address_a[3]
address_a[4] => altsyncram_h6g1:auto_generated.address_a[4]
address_a[5] => altsyncram_h6g1:auto_generated.address_a[5]
address_a[6] => altsyncram_h6g1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_h6g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_h6g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_h6g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_h6g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_h6g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_h6g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_h6g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_h6g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_h6g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_h6g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_h6g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_h6g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_h6g1:auto_generated.q_a[11]
q_a[12] <= altsyncram_h6g1:auto_generated.q_a[12]
q_a[13] <= altsyncram_h6g1:auto_generated.q_a[13]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_cram_v:my_cram|ahf_cache_v:my_rom_cache|altsyncram:altsyncram_component|altsyncram_h6g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE


|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_cram_v:my_cram|ahf_8to3_enc:my_enc
x[0] => Decoder0.IN7
x[1] => Decoder0.IN6
x[2] => Decoder0.IN5
x[3] => Decoder0.IN4
x[4] => Decoder0.IN3
x[5] => Decoder0.IN2
x[6] => Decoder0.IN1
x[7] => Decoder0.IN0
y[0] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave0
Reset_pin => Reset_pin.IN2
Clk_pin0 => Rj1[0].CLK
Clk_pin0 => Rj1[1].CLK
Clk_pin0 => Rj1[2].CLK
Clk_pin0 => Rj1[3].CLK
Clk_pin0 => Rj1[4].CLK
Clk_pin0 => Rj1[5].CLK
Clk_pin0 => Rj1[6].CLK
Clk_pin0 => Rj1[7].CLK
Clk_pin0 => Rj1[8].CLK
Clk_pin0 => Rj1[9].CLK
Clk_pin0 => Rj1[10].CLK
Clk_pin0 => Rj1[11].CLK
Clk_pin0 => Rj1[12].CLK
Clk_pin0 => Rj1[13].CLK
Clk_pin0 => Rj1[14].CLK
Clk_pin0 => Rj1[15].CLK
Clk_pin0 => Rj1[16].CLK
Clk_pin0 => Rj1[17].CLK
Clk_pin0 => Rj1[18].CLK
Clk_pin0 => Rj1[19].CLK
Clk_pin0 => Rj1[20].CLK
Clk_pin0 => Rj1[21].CLK
Clk_pin0 => Rj1[22].CLK
Clk_pin0 => Rj1[23].CLK
Clk_pin0 => Rj1[24].CLK
Clk_pin0 => Rj1[25].CLK
Clk_pin0 => Rj1[26].CLK
Clk_pin0 => Rj1[27].CLK
Clk_pin0 => Rj1[28].CLK
Clk_pin0 => Rj1[29].CLK
Clk_pin0 => Rj1[30].CLK
Clk_pin0 => Rj1[31].CLK
Clk_pin0 => Rj2[0].CLK
Clk_pin0 => Rj2[1].CLK
Clk_pin0 => Rj2[2].CLK
Clk_pin0 => Rj2[3].CLK
Clk_pin0 => Rj2[4].CLK
Clk_pin0 => Rj2[5].CLK
Clk_pin0 => Rj2[6].CLK
Clk_pin0 => Rj2[7].CLK
Clk_pin0 => Rj2[8].CLK
Clk_pin0 => Rj2[9].CLK
Clk_pin0 => Rj2[10].CLK
Clk_pin0 => Rj2[11].CLK
Clk_pin0 => Rj2[12].CLK
Clk_pin0 => Rj2[13].CLK
Clk_pin0 => Rj2[14].CLK
Clk_pin0 => Rj2[15].CLK
Clk_pin0 => Rj2[16].CLK
Clk_pin0 => Rj2[17].CLK
Clk_pin0 => Rj2[18].CLK
Clk_pin0 => Rj2[19].CLK
Clk_pin0 => Rj2[20].CLK
Clk_pin0 => Rj2[21].CLK
Clk_pin0 => Rj2[22].CLK
Clk_pin0 => Rj2[23].CLK
Clk_pin0 => Rj2[24].CLK
Clk_pin0 => Rj2[25].CLK
Clk_pin0 => Rj2[26].CLK
Clk_pin0 => Rj2[27].CLK
Clk_pin0 => Rj2[28].CLK
Clk_pin0 => Rj2[29].CLK
Clk_pin0 => Rj2[30].CLK
Clk_pin0 => Rj2[31].CLK
Clk_pin0 => Rj3[0].CLK
Clk_pin0 => Rj3[1].CLK
Clk_pin0 => Rj3[2].CLK
Clk_pin0 => Rj3[3].CLK
Clk_pin0 => Rj3[4].CLK
Clk_pin0 => Rj3[5].CLK
Clk_pin0 => Rj3[6].CLK
Clk_pin0 => Rj3[7].CLK
Clk_pin0 => Rj3[8].CLK
Clk_pin0 => Rj3[9].CLK
Clk_pin0 => Rj3[10].CLK
Clk_pin0 => Rj3[11].CLK
Clk_pin0 => Rj3[12].CLK
Clk_pin0 => Rj3[13].CLK
Clk_pin0 => Rj3[14].CLK
Clk_pin0 => Rj3[15].CLK
Clk_pin0 => Rj3[16].CLK
Clk_pin0 => Rj3[17].CLK
Clk_pin0 => Rj3[18].CLK
Clk_pin0 => Rj3[19].CLK
Clk_pin0 => Rj3[20].CLK
Clk_pin0 => Rj3[21].CLK
Clk_pin0 => Rj3[22].CLK
Clk_pin0 => Rj3[23].CLK
Clk_pin0 => Rj3[24].CLK
Clk_pin0 => Rj3[25].CLK
Clk_pin0 => Rj3[26].CLK
Clk_pin0 => Rj3[27].CLK
Clk_pin0 => Rj3[28].CLK
Clk_pin0 => Rj3[29].CLK
Clk_pin0 => Rj3[30].CLK
Clk_pin0 => Rj3[31].CLK
Clk_pin0 => DM_in[0].CLK
Clk_pin0 => DM_in[1].CLK
Clk_pin0 => DM_in[2].CLK
Clk_pin0 => DM_in[3].CLK
Clk_pin0 => DM_in[4].CLK
Clk_pin0 => DM_in[5].CLK
Clk_pin0 => DM_in[6].CLK
Clk_pin0 => DM_in[7].CLK
Clk_pin0 => DM_in[8].CLK
Clk_pin0 => DM_in[9].CLK
Clk_pin0 => DM_in[10].CLK
Clk_pin0 => DM_in[11].CLK
Clk_pin0 => DM_in[12].CLK
Clk_pin0 => DM_in[13].CLK
Clk_pin0 => SP[0].CLK
Clk_pin0 => SP[1].CLK
Clk_pin0 => SP[2].CLK
Clk_pin0 => SP[3].CLK
Clk_pin0 => SP[4].CLK
Clk_pin0 => SP[5].CLK
Clk_pin0 => SP[6].CLK
Clk_pin0 => SP[7].CLK
Clk_pin0 => SP[8].CLK
Clk_pin0 => SP[9].CLK
Clk_pin0 => SP[10].CLK
Clk_pin0 => SP[11].CLK
Clk_pin0 => SP[12].CLK
Clk_pin0 => SP[13].CLK
Clk_pin0 => Data_out[0]~reg0.CLK
Clk_pin0 => Data_out[1]~reg0.CLK
Clk_pin0 => Data_out[2]~reg0.CLK
Clk_pin0 => Data_out[3]~reg0.CLK
Clk_pin0 => Data_out[4]~reg0.CLK
Clk_pin0 => Data_out[5]~reg0.CLK
Clk_pin0 => Data_out[6]~reg0.CLK
Clk_pin0 => Data_out[7]~reg0.CLK
Clk_pin0 => Data_out[8]~reg0.CLK
Clk_pin0 => Data_out[9]~reg0.CLK
Clk_pin0 => Data_out[10]~reg0.CLK
Clk_pin0 => Data_out[11]~reg0.CLK
Clk_pin0 => Data_out[12]~reg0.CLK
Clk_pin0 => Data_out[13]~reg0.CLK
Clk_pin0 => datastall.CLK
Clk_pin0 => Done_out~reg0.CLK
Clk_pin0 => PMeff[0].CLK
Clk_pin0 => PMeff[1].CLK
Clk_pin0 => PMeff[2].CLK
Clk_pin0 => PMeff[3].CLK
Clk_pin0 => PMeff[4].CLK
Clk_pin0 => PMeff[5].CLK
Clk_pin0 => PMeff[6].CLK
Clk_pin0 => PMeff[7].CLK
Clk_pin0 => PMeff[8].CLK
Clk_pin0 => PMeff[9].CLK
Clk_pin0 => PMeff[10].CLK
Clk_pin0 => PMeff[11].CLK
Clk_pin0 => PMeff[12].CLK
Clk_pin0 => PMeff[13].CLK
Clk_pin0 => TALUL[0].CLK
Clk_pin0 => TALUL[1].CLK
Clk_pin0 => TALUL[2].CLK
Clk_pin0 => TALUL[3].CLK
Clk_pin0 => TALUL[4].CLK
Clk_pin0 => TALUL[5].CLK
Clk_pin0 => TALUL[6].CLK
Clk_pin0 => TALUL[7].CLK
Clk_pin0 => TALUL[8].CLK
Clk_pin0 => TALUL[9].CLK
Clk_pin0 => TALUL[10].CLK
Clk_pin0 => TALUL[11].CLK
Clk_pin0 => TALUL[12].CLK
Clk_pin0 => TALUL[13].CLK
Clk_pin0 => MAX[0].CLK
Clk_pin0 => MAX[1].CLK
Clk_pin0 => MAX[2].CLK
Clk_pin0 => MAX[3].CLK
Clk_pin0 => MAX[4].CLK
Clk_pin0 => MAX[5].CLK
Clk_pin0 => MAX[6].CLK
Clk_pin0 => MAX[7].CLK
Clk_pin0 => MAX[8].CLK
Clk_pin0 => MAX[9].CLK
Clk_pin0 => MAX[10].CLK
Clk_pin0 => MAX[11].CLK
Clk_pin0 => MAX[12].CLK
Clk_pin0 => MAX[13].CLK
Clk_pin0 => MAB[0].CLK
Clk_pin0 => MAB[1].CLK
Clk_pin0 => MAB[2].CLK
Clk_pin0 => MAB[3].CLK
Clk_pin0 => MAB[4].CLK
Clk_pin0 => MAB[5].CLK
Clk_pin0 => MAB[6].CLK
Clk_pin0 => MAB[7].CLK
Clk_pin0 => MAB[8].CLK
Clk_pin0 => MAB[9].CLK
Clk_pin0 => MAB[10].CLK
Clk_pin0 => MAB[11].CLK
Clk_pin0 => MAB[12].CLK
Clk_pin0 => MAB[13].CLK
Clk_pin0 => TALUH[0].CLK
Clk_pin0 => TALUH[1].CLK
Clk_pin0 => TALUH[2].CLK
Clk_pin0 => TALUH[3].CLK
Clk_pin0 => TALUH[4].CLK
Clk_pin0 => TALUH[5].CLK
Clk_pin0 => TALUH[6].CLK
Clk_pin0 => TALUH[7].CLK
Clk_pin0 => TALUH[8].CLK
Clk_pin0 => TALUH[9].CLK
Clk_pin0 => TALUH[10].CLK
Clk_pin0 => TALUH[11].CLK
Clk_pin0 => TALUH[12].CLK
Clk_pin0 => TALUH[13].CLK
Clk_pin0 => TB[0].CLK
Clk_pin0 => TB[1].CLK
Clk_pin0 => TB[2].CLK
Clk_pin0 => TB[3].CLK
Clk_pin0 => TB[4].CLK
Clk_pin0 => TB[5].CLK
Clk_pin0 => TB[6].CLK
Clk_pin0 => TB[7].CLK
Clk_pin0 => TB[8].CLK
Clk_pin0 => TB[9].CLK
Clk_pin0 => TB[10].CLK
Clk_pin0 => TB[11].CLK
Clk_pin0 => TB[12].CLK
Clk_pin0 => TB[13].CLK
Clk_pin0 => TA[0].CLK
Clk_pin0 => TA[1].CLK
Clk_pin0 => TA[2].CLK
Clk_pin0 => TA[3].CLK
Clk_pin0 => TA[4].CLK
Clk_pin0 => TA[5].CLK
Clk_pin0 => TA[6].CLK
Clk_pin0 => TA[7].CLK
Clk_pin0 => TA[8].CLK
Clk_pin0 => TA[9].CLK
Clk_pin0 => TA[10].CLK
Clk_pin0 => TA[11].CLK
Clk_pin0 => TA[12].CLK
Clk_pin0 => TA[13].CLK
Clk_pin0 => Ri3[0].CLK
Clk_pin0 => Ri3[1].CLK
Clk_pin0 => Ri3[2].CLK
Clk_pin0 => Ri3[3].CLK
Clk_pin0 => Ri3[4].CLK
Clk_pin0 => Ri3[5].CLK
Clk_pin0 => Ri3[6].CLK
Clk_pin0 => Ri3[7].CLK
Clk_pin0 => Ri3[8].CLK
Clk_pin0 => Ri3[9].CLK
Clk_pin0 => Ri3[10].CLK
Clk_pin0 => Ri3[11].CLK
Clk_pin0 => Ri3[12].CLK
Clk_pin0 => Ri3[13].CLK
Clk_pin0 => Ri3[14].CLK
Clk_pin0 => Ri3[15].CLK
Clk_pin0 => Ri3[16].CLK
Clk_pin0 => Ri3[17].CLK
Clk_pin0 => Ri3[18].CLK
Clk_pin0 => Ri3[19].CLK
Clk_pin0 => Ri3[20].CLK
Clk_pin0 => Ri3[21].CLK
Clk_pin0 => Ri3[22].CLK
Clk_pin0 => Ri3[23].CLK
Clk_pin0 => Ri3[24].CLK
Clk_pin0 => Ri3[25].CLK
Clk_pin0 => Ri3[26].CLK
Clk_pin0 => Ri3[27].CLK
Clk_pin0 => Ri3[28].CLK
Clk_pin0 => Ri3[29].CLK
Clk_pin0 => Ri3[30].CLK
Clk_pin0 => Ri3[31].CLK
Clk_pin0 => Ri2[0].CLK
Clk_pin0 => Ri2[1].CLK
Clk_pin0 => Ri2[2].CLK
Clk_pin0 => Ri2[3].CLK
Clk_pin0 => Ri2[4].CLK
Clk_pin0 => Ri2[5].CLK
Clk_pin0 => Ri2[6].CLK
Clk_pin0 => Ri2[7].CLK
Clk_pin0 => Ri2[8].CLK
Clk_pin0 => Ri2[9].CLK
Clk_pin0 => Ri2[10].CLK
Clk_pin0 => Ri2[11].CLK
Clk_pin0 => Ri2[12].CLK
Clk_pin0 => Ri2[13].CLK
Clk_pin0 => Ri2[14].CLK
Clk_pin0 => Ri2[15].CLK
Clk_pin0 => Ri2[16].CLK
Clk_pin0 => Ri2[17].CLK
Clk_pin0 => Ri2[18].CLK
Clk_pin0 => Ri2[19].CLK
Clk_pin0 => Ri2[20].CLK
Clk_pin0 => Ri2[21].CLK
Clk_pin0 => Ri2[22].CLK
Clk_pin0 => Ri2[23].CLK
Clk_pin0 => Ri2[24].CLK
Clk_pin0 => Ri2[25].CLK
Clk_pin0 => Ri2[26].CLK
Clk_pin0 => Ri2[27].CLK
Clk_pin0 => Ri2[28].CLK
Clk_pin0 => Ri2[29].CLK
Clk_pin0 => Ri2[30].CLK
Clk_pin0 => Ri2[31].CLK
Clk_pin0 => Ri1[0].CLK
Clk_pin0 => Ri1[1].CLK
Clk_pin0 => Ri1[2].CLK
Clk_pin0 => Ri1[3].CLK
Clk_pin0 => Ri1[4].CLK
Clk_pin0 => Ri1[5].CLK
Clk_pin0 => Ri1[6].CLK
Clk_pin0 => Ri1[7].CLK
Clk_pin0 => Ri1[8].CLK
Clk_pin0 => Ri1[9].CLK
Clk_pin0 => Ri1[10].CLK
Clk_pin0 => Ri1[11].CLK
Clk_pin0 => Ri1[12].CLK
Clk_pin0 => Ri1[13].CLK
Clk_pin0 => Ri1[14].CLK
Clk_pin0 => Ri1[15].CLK
Clk_pin0 => Ri1[16].CLK
Clk_pin0 => Ri1[17].CLK
Clk_pin0 => Ri1[18].CLK
Clk_pin0 => Ri1[19].CLK
Clk_pin0 => Ri1[20].CLK
Clk_pin0 => Ri1[21].CLK
Clk_pin0 => Ri1[22].CLK
Clk_pin0 => Ri1[23].CLK
Clk_pin0 => Ri1[24].CLK
Clk_pin0 => Ri1[25].CLK
Clk_pin0 => Ri1[26].CLK
Clk_pin0 => Ri1[27].CLK
Clk_pin0 => Ri1[28].CLK
Clk_pin0 => Ri1[29].CLK
Clk_pin0 => Ri1[30].CLK
Clk_pin0 => Ri1[31].CLK
Clk_pin0 => TSR[4].CLK
Clk_pin0 => TSR[5].CLK
Clk_pin0 => TSR[6].CLK
Clk_pin0 => TSR[7].CLK
Clk_pin0 => SR[4].CLK
Clk_pin0 => SR[5].CLK
Clk_pin0 => SR[6].CLK
Clk_pin0 => SR[7].CLK
Clk_pin0 => MAeff[0].CLK
Clk_pin0 => MAeff[1].CLK
Clk_pin0 => MAeff[2].CLK
Clk_pin0 => MAeff[3].CLK
Clk_pin0 => MAeff[4].CLK
Clk_pin0 => MAeff[5].CLK
Clk_pin0 => MAeff[6].CLK
Clk_pin0 => MAeff[7].CLK
Clk_pin0 => MAeff[8].CLK
Clk_pin0 => MAeff[9].CLK
Clk_pin0 => MAeff[10].CLK
Clk_pin0 => MAeff[11].CLK
Clk_pin0 => MAeff[12].CLK
Clk_pin0 => MAeff[13].CLK
Clk_pin0 => holdReg[0].CLK
Clk_pin0 => holdReg[1].CLK
Clk_pin0 => holdReg[2].CLK
Clk_pin0 => holdReg[3].CLK
Clk_pin0 => holdReg[4].CLK
Clk_pin0 => WR_DM.CLK
Clk_pin0 => IR3[0].CLK
Clk_pin0 => IR3[1].CLK
Clk_pin0 => IR3[2].CLK
Clk_pin0 => IR3[3].CLK
Clk_pin0 => IR3[4].CLK
Clk_pin0 => IR3[5].CLK
Clk_pin0 => IR3[6].CLK
Clk_pin0 => IR3[7].CLK
Clk_pin0 => IR3[8].CLK
Clk_pin0 => IR3[9].CLK
Clk_pin0 => IR3[10].CLK
Clk_pin0 => IR3[11].CLK
Clk_pin0 => IR3[12].CLK
Clk_pin0 => IR3[13].CLK
Clk_pin0 => IR2[0].CLK
Clk_pin0 => IR2[1].CLK
Clk_pin0 => IR2[2].CLK
Clk_pin0 => IR2[3].CLK
Clk_pin0 => IR2[4].CLK
Clk_pin0 => IR2[5].CLK
Clk_pin0 => IR2[6].CLK
Clk_pin0 => IR2[7].CLK
Clk_pin0 => IR2[8].CLK
Clk_pin0 => IR2[9].CLK
Clk_pin0 => IR2[10].CLK
Clk_pin0 => IR2[11].CLK
Clk_pin0 => IR2[12].CLK
Clk_pin0 => IR2[13].CLK
Clk_pin0 => IR1[0].CLK
Clk_pin0 => IR1[1].CLK
Clk_pin0 => IR1[2].CLK
Clk_pin0 => IR1[3].CLK
Clk_pin0 => IR1[4].CLK
Clk_pin0 => IR1[5].CLK
Clk_pin0 => IR1[6].CLK
Clk_pin0 => IR1[7].CLK
Clk_pin0 => IR1[8].CLK
Clk_pin0 => IR1[9].CLK
Clk_pin0 => IR1[10].CLK
Clk_pin0 => IR1[11].CLK
Clk_pin0 => IR1[12].CLK
Clk_pin0 => IR1[13].CLK
Clk_pin0 => stall_mc3.CLK
Clk_pin0 => stall_mc2.CLK
Clk_pin0 => stall_mc1.CLK
Clk_pin0 => stall_mc0.CLK
Clk_pin0 => R[0][0].CLK
Clk_pin0 => R[0][1].CLK
Clk_pin0 => R[0][2].CLK
Clk_pin0 => R[0][3].CLK
Clk_pin0 => R[0][4].CLK
Clk_pin0 => R[0][5].CLK
Clk_pin0 => R[0][6].CLK
Clk_pin0 => R[0][7].CLK
Clk_pin0 => R[0][8].CLK
Clk_pin0 => R[0][9].CLK
Clk_pin0 => R[0][10].CLK
Clk_pin0 => R[0][11].CLK
Clk_pin0 => R[0][12].CLK
Clk_pin0 => R[0][13].CLK
Clk_pin0 => R[1][0].CLK
Clk_pin0 => R[1][1].CLK
Clk_pin0 => R[1][2].CLK
Clk_pin0 => R[1][3].CLK
Clk_pin0 => R[1][4].CLK
Clk_pin0 => R[1][5].CLK
Clk_pin0 => R[1][6].CLK
Clk_pin0 => R[1][7].CLK
Clk_pin0 => R[1][8].CLK
Clk_pin0 => R[1][9].CLK
Clk_pin0 => R[1][10].CLK
Clk_pin0 => R[1][11].CLK
Clk_pin0 => R[1][12].CLK
Clk_pin0 => R[1][13].CLK
Clk_pin0 => R[2][0].CLK
Clk_pin0 => R[2][1].CLK
Clk_pin0 => R[2][2].CLK
Clk_pin0 => R[2][3].CLK
Clk_pin0 => R[2][4].CLK
Clk_pin0 => R[2][5].CLK
Clk_pin0 => R[2][6].CLK
Clk_pin0 => R[2][7].CLK
Clk_pin0 => R[2][8].CLK
Clk_pin0 => R[2][9].CLK
Clk_pin0 => R[2][10].CLK
Clk_pin0 => R[2][11].CLK
Clk_pin0 => R[2][12].CLK
Clk_pin0 => R[2][13].CLK
Clk_pin0 => R[3][0].CLK
Clk_pin0 => R[3][1].CLK
Clk_pin0 => R[3][2].CLK
Clk_pin0 => R[3][3].CLK
Clk_pin0 => R[3][4].CLK
Clk_pin0 => R[3][5].CLK
Clk_pin0 => R[3][6].CLK
Clk_pin0 => R[3][7].CLK
Clk_pin0 => R[3][8].CLK
Clk_pin0 => R[3][9].CLK
Clk_pin0 => R[3][10].CLK
Clk_pin0 => R[3][11].CLK
Clk_pin0 => R[3][12].CLK
Clk_pin0 => R[3][13].CLK
Clk_pin0 => R[4][0].CLK
Clk_pin0 => R[4][1].CLK
Clk_pin0 => R[4][2].CLK
Clk_pin0 => R[4][3].CLK
Clk_pin0 => R[4][4].CLK
Clk_pin0 => R[4][5].CLK
Clk_pin0 => R[4][6].CLK
Clk_pin0 => R[4][7].CLK
Clk_pin0 => R[4][8].CLK
Clk_pin0 => R[4][9].CLK
Clk_pin0 => R[4][10].CLK
Clk_pin0 => R[4][11].CLK
Clk_pin0 => R[4][12].CLK
Clk_pin0 => R[4][13].CLK
Clk_pin0 => R[5][0].CLK
Clk_pin0 => R[5][1].CLK
Clk_pin0 => R[5][2].CLK
Clk_pin0 => R[5][3].CLK
Clk_pin0 => R[5][4].CLK
Clk_pin0 => R[5][5].CLK
Clk_pin0 => R[5][6].CLK
Clk_pin0 => R[5][7].CLK
Clk_pin0 => R[5][8].CLK
Clk_pin0 => R[5][9].CLK
Clk_pin0 => R[5][10].CLK
Clk_pin0 => R[5][11].CLK
Clk_pin0 => R[5][12].CLK
Clk_pin0 => R[5][13].CLK
Clk_pin0 => R[6][0].CLK
Clk_pin0 => R[6][1].CLK
Clk_pin0 => R[6][2].CLK
Clk_pin0 => R[6][3].CLK
Clk_pin0 => R[6][4].CLK
Clk_pin0 => R[6][5].CLK
Clk_pin0 => R[6][6].CLK
Clk_pin0 => R[6][7].CLK
Clk_pin0 => R[6][8].CLK
Clk_pin0 => R[6][9].CLK
Clk_pin0 => R[6][10].CLK
Clk_pin0 => R[6][11].CLK
Clk_pin0 => R[6][12].CLK
Clk_pin0 => R[6][13].CLK
Clk_pin0 => R[7][0].CLK
Clk_pin0 => R[7][1].CLK
Clk_pin0 => R[7][2].CLK
Clk_pin0 => R[7][3].CLK
Clk_pin0 => R[7][4].CLK
Clk_pin0 => R[7][5].CLK
Clk_pin0 => R[7][6].CLK
Clk_pin0 => R[7][7].CLK
Clk_pin0 => R[7][8].CLK
Clk_pin0 => R[7][9].CLK
Clk_pin0 => R[7][10].CLK
Clk_pin0 => R[7][11].CLK
Clk_pin0 => R[7][12].CLK
Clk_pin0 => R[7][13].CLK
Clk_pin0 => R[8][0].CLK
Clk_pin0 => R[8][1].CLK
Clk_pin0 => R[8][2].CLK
Clk_pin0 => R[8][3].CLK
Clk_pin0 => R[8][4].CLK
Clk_pin0 => R[8][5].CLK
Clk_pin0 => R[8][6].CLK
Clk_pin0 => R[8][7].CLK
Clk_pin0 => R[8][8].CLK
Clk_pin0 => R[8][9].CLK
Clk_pin0 => R[8][10].CLK
Clk_pin0 => R[8][11].CLK
Clk_pin0 => R[8][12].CLK
Clk_pin0 => R[8][13].CLK
Clk_pin0 => R[9][0].CLK
Clk_pin0 => R[9][1].CLK
Clk_pin0 => R[9][2].CLK
Clk_pin0 => R[9][3].CLK
Clk_pin0 => R[9][4].CLK
Clk_pin0 => R[9][5].CLK
Clk_pin0 => R[9][6].CLK
Clk_pin0 => R[9][7].CLK
Clk_pin0 => R[9][8].CLK
Clk_pin0 => R[9][9].CLK
Clk_pin0 => R[9][10].CLK
Clk_pin0 => R[9][11].CLK
Clk_pin0 => R[9][12].CLK
Clk_pin0 => R[9][13].CLK
Clk_pin0 => R[10][0].CLK
Clk_pin0 => R[10][1].CLK
Clk_pin0 => R[10][2].CLK
Clk_pin0 => R[10][3].CLK
Clk_pin0 => R[10][4].CLK
Clk_pin0 => R[10][5].CLK
Clk_pin0 => R[10][6].CLK
Clk_pin0 => R[10][7].CLK
Clk_pin0 => R[10][8].CLK
Clk_pin0 => R[10][9].CLK
Clk_pin0 => R[10][10].CLK
Clk_pin0 => R[10][11].CLK
Clk_pin0 => R[10][12].CLK
Clk_pin0 => R[10][13].CLK
Clk_pin0 => R[11][0].CLK
Clk_pin0 => R[11][1].CLK
Clk_pin0 => R[11][2].CLK
Clk_pin0 => R[11][3].CLK
Clk_pin0 => R[11][4].CLK
Clk_pin0 => R[11][5].CLK
Clk_pin0 => R[11][6].CLK
Clk_pin0 => R[11][7].CLK
Clk_pin0 => R[11][8].CLK
Clk_pin0 => R[11][9].CLK
Clk_pin0 => R[11][10].CLK
Clk_pin0 => R[11][11].CLK
Clk_pin0 => R[11][12].CLK
Clk_pin0 => R[11][13].CLK
Clk_pin0 => R[12][0].CLK
Clk_pin0 => R[12][1].CLK
Clk_pin0 => R[12][2].CLK
Clk_pin0 => R[12][3].CLK
Clk_pin0 => R[12][4].CLK
Clk_pin0 => R[12][5].CLK
Clk_pin0 => R[12][6].CLK
Clk_pin0 => R[12][7].CLK
Clk_pin0 => R[12][8].CLK
Clk_pin0 => R[12][9].CLK
Clk_pin0 => R[12][10].CLK
Clk_pin0 => R[12][11].CLK
Clk_pin0 => R[12][12].CLK
Clk_pin0 => R[12][13].CLK
Clk_pin0 => R[13][0].CLK
Clk_pin0 => R[13][1].CLK
Clk_pin0 => R[13][2].CLK
Clk_pin0 => R[13][3].CLK
Clk_pin0 => R[13][4].CLK
Clk_pin0 => R[13][5].CLK
Clk_pin0 => R[13][6].CLK
Clk_pin0 => R[13][7].CLK
Clk_pin0 => R[13][8].CLK
Clk_pin0 => R[13][9].CLK
Clk_pin0 => R[13][10].CLK
Clk_pin0 => R[13][11].CLK
Clk_pin0 => R[13][12].CLK
Clk_pin0 => R[13][13].CLK
Clk_pin0 => R[14][0].CLK
Clk_pin0 => R[14][1].CLK
Clk_pin0 => R[14][2].CLK
Clk_pin0 => R[14][3].CLK
Clk_pin0 => R[14][4].CLK
Clk_pin0 => R[14][5].CLK
Clk_pin0 => R[14][6].CLK
Clk_pin0 => R[14][7].CLK
Clk_pin0 => R[14][8].CLK
Clk_pin0 => R[14][9].CLK
Clk_pin0 => R[14][10].CLK
Clk_pin0 => R[14][11].CLK
Clk_pin0 => R[14][12].CLK
Clk_pin0 => R[14][13].CLK
Clk_pin0 => R[15][0].CLK
Clk_pin0 => R[15][1].CLK
Clk_pin0 => R[15][2].CLK
Clk_pin0 => R[15][3].CLK
Clk_pin0 => R[15][4].CLK
Clk_pin0 => R[15][5].CLK
Clk_pin0 => R[15][6].CLK
Clk_pin0 => R[15][7].CLK
Clk_pin0 => R[15][8].CLK
Clk_pin0 => R[15][9].CLK
Clk_pin0 => R[15][10].CLK
Clk_pin0 => R[15][11].CLK
Clk_pin0 => R[15][12].CLK
Clk_pin0 => R[15][13].CLK
Clk_pin0 => R[16][0].CLK
Clk_pin0 => R[16][1].CLK
Clk_pin0 => R[16][2].CLK
Clk_pin0 => R[16][3].CLK
Clk_pin0 => R[16][4].CLK
Clk_pin0 => R[16][5].CLK
Clk_pin0 => R[16][6].CLK
Clk_pin0 => R[16][7].CLK
Clk_pin0 => R[16][8].CLK
Clk_pin0 => R[16][9].CLK
Clk_pin0 => R[16][10].CLK
Clk_pin0 => R[16][11].CLK
Clk_pin0 => R[16][12].CLK
Clk_pin0 => R[16][13].CLK
Clk_pin0 => R[17][0].CLK
Clk_pin0 => R[17][1].CLK
Clk_pin0 => R[17][2].CLK
Clk_pin0 => R[17][3].CLK
Clk_pin0 => R[17][4].CLK
Clk_pin0 => R[17][5].CLK
Clk_pin0 => R[17][6].CLK
Clk_pin0 => R[17][7].CLK
Clk_pin0 => R[17][8].CLK
Clk_pin0 => R[17][9].CLK
Clk_pin0 => R[17][10].CLK
Clk_pin0 => R[17][11].CLK
Clk_pin0 => R[17][12].CLK
Clk_pin0 => R[17][13].CLK
Clk_pin0 => R[18][0].CLK
Clk_pin0 => R[18][1].CLK
Clk_pin0 => R[18][2].CLK
Clk_pin0 => R[18][3].CLK
Clk_pin0 => R[18][4].CLK
Clk_pin0 => R[18][5].CLK
Clk_pin0 => R[18][6].CLK
Clk_pin0 => R[18][7].CLK
Clk_pin0 => R[18][8].CLK
Clk_pin0 => R[18][9].CLK
Clk_pin0 => R[18][10].CLK
Clk_pin0 => R[18][11].CLK
Clk_pin0 => R[18][12].CLK
Clk_pin0 => R[18][13].CLK
Clk_pin0 => R[19][0].CLK
Clk_pin0 => R[19][1].CLK
Clk_pin0 => R[19][2].CLK
Clk_pin0 => R[19][3].CLK
Clk_pin0 => R[19][4].CLK
Clk_pin0 => R[19][5].CLK
Clk_pin0 => R[19][6].CLK
Clk_pin0 => R[19][7].CLK
Clk_pin0 => R[19][8].CLK
Clk_pin0 => R[19][9].CLK
Clk_pin0 => R[19][10].CLK
Clk_pin0 => R[19][11].CLK
Clk_pin0 => R[19][12].CLK
Clk_pin0 => R[19][13].CLK
Clk_pin0 => R[20][0].CLK
Clk_pin0 => R[20][1].CLK
Clk_pin0 => R[20][2].CLK
Clk_pin0 => R[20][3].CLK
Clk_pin0 => R[20][4].CLK
Clk_pin0 => R[20][5].CLK
Clk_pin0 => R[20][6].CLK
Clk_pin0 => R[20][7].CLK
Clk_pin0 => R[20][8].CLK
Clk_pin0 => R[20][9].CLK
Clk_pin0 => R[20][10].CLK
Clk_pin0 => R[20][11].CLK
Clk_pin0 => R[20][12].CLK
Clk_pin0 => R[20][13].CLK
Clk_pin0 => R[21][0].CLK
Clk_pin0 => R[21][1].CLK
Clk_pin0 => R[21][2].CLK
Clk_pin0 => R[21][3].CLK
Clk_pin0 => R[21][4].CLK
Clk_pin0 => R[21][5].CLK
Clk_pin0 => R[21][6].CLK
Clk_pin0 => R[21][7].CLK
Clk_pin0 => R[21][8].CLK
Clk_pin0 => R[21][9].CLK
Clk_pin0 => R[21][10].CLK
Clk_pin0 => R[21][11].CLK
Clk_pin0 => R[21][12].CLK
Clk_pin0 => R[21][13].CLK
Clk_pin0 => R[22][0].CLK
Clk_pin0 => R[22][1].CLK
Clk_pin0 => R[22][2].CLK
Clk_pin0 => R[22][3].CLK
Clk_pin0 => R[22][4].CLK
Clk_pin0 => R[22][5].CLK
Clk_pin0 => R[22][6].CLK
Clk_pin0 => R[22][7].CLK
Clk_pin0 => R[22][8].CLK
Clk_pin0 => R[22][9].CLK
Clk_pin0 => R[22][10].CLK
Clk_pin0 => R[22][11].CLK
Clk_pin0 => R[22][12].CLK
Clk_pin0 => R[22][13].CLK
Clk_pin0 => R[23][0].CLK
Clk_pin0 => R[23][1].CLK
Clk_pin0 => R[23][2].CLK
Clk_pin0 => R[23][3].CLK
Clk_pin0 => R[23][4].CLK
Clk_pin0 => R[23][5].CLK
Clk_pin0 => R[23][6].CLK
Clk_pin0 => R[23][7].CLK
Clk_pin0 => R[23][8].CLK
Clk_pin0 => R[23][9].CLK
Clk_pin0 => R[23][10].CLK
Clk_pin0 => R[23][11].CLK
Clk_pin0 => R[23][12].CLK
Clk_pin0 => R[23][13].CLK
Clk_pin0 => R[24][0].CLK
Clk_pin0 => R[24][1].CLK
Clk_pin0 => R[24][2].CLK
Clk_pin0 => R[24][3].CLK
Clk_pin0 => R[24][4].CLK
Clk_pin0 => R[24][5].CLK
Clk_pin0 => R[24][6].CLK
Clk_pin0 => R[24][7].CLK
Clk_pin0 => R[24][8].CLK
Clk_pin0 => R[24][9].CLK
Clk_pin0 => R[24][10].CLK
Clk_pin0 => R[24][11].CLK
Clk_pin0 => R[24][12].CLK
Clk_pin0 => R[24][13].CLK
Clk_pin0 => R[25][0].CLK
Clk_pin0 => R[25][1].CLK
Clk_pin0 => R[25][2].CLK
Clk_pin0 => R[25][3].CLK
Clk_pin0 => R[25][4].CLK
Clk_pin0 => R[25][5].CLK
Clk_pin0 => R[25][6].CLK
Clk_pin0 => R[25][7].CLK
Clk_pin0 => R[25][8].CLK
Clk_pin0 => R[25][9].CLK
Clk_pin0 => R[25][10].CLK
Clk_pin0 => R[25][11].CLK
Clk_pin0 => R[25][12].CLK
Clk_pin0 => R[25][13].CLK
Clk_pin0 => R[26][0].CLK
Clk_pin0 => R[26][1].CLK
Clk_pin0 => R[26][2].CLK
Clk_pin0 => R[26][3].CLK
Clk_pin0 => R[26][4].CLK
Clk_pin0 => R[26][5].CLK
Clk_pin0 => R[26][6].CLK
Clk_pin0 => R[26][7].CLK
Clk_pin0 => R[26][8].CLK
Clk_pin0 => R[26][9].CLK
Clk_pin0 => R[26][10].CLK
Clk_pin0 => R[26][11].CLK
Clk_pin0 => R[26][12].CLK
Clk_pin0 => R[26][13].CLK
Clk_pin0 => R[27][0].CLK
Clk_pin0 => R[27][1].CLK
Clk_pin0 => R[27][2].CLK
Clk_pin0 => R[27][3].CLK
Clk_pin0 => R[27][4].CLK
Clk_pin0 => R[27][5].CLK
Clk_pin0 => R[27][6].CLK
Clk_pin0 => R[27][7].CLK
Clk_pin0 => R[27][8].CLK
Clk_pin0 => R[27][9].CLK
Clk_pin0 => R[27][10].CLK
Clk_pin0 => R[27][11].CLK
Clk_pin0 => R[27][12].CLK
Clk_pin0 => R[27][13].CLK
Clk_pin0 => R[28][0].CLK
Clk_pin0 => R[28][1].CLK
Clk_pin0 => R[28][2].CLK
Clk_pin0 => R[28][3].CLK
Clk_pin0 => R[28][4].CLK
Clk_pin0 => R[28][5].CLK
Clk_pin0 => R[28][6].CLK
Clk_pin0 => R[28][7].CLK
Clk_pin0 => R[28][8].CLK
Clk_pin0 => R[28][9].CLK
Clk_pin0 => R[28][10].CLK
Clk_pin0 => R[28][11].CLK
Clk_pin0 => R[28][12].CLK
Clk_pin0 => R[28][13].CLK
Clk_pin0 => R[29][0].CLK
Clk_pin0 => R[29][1].CLK
Clk_pin0 => R[29][2].CLK
Clk_pin0 => R[29][3].CLK
Clk_pin0 => R[29][4].CLK
Clk_pin0 => R[29][5].CLK
Clk_pin0 => R[29][6].CLK
Clk_pin0 => R[29][7].CLK
Clk_pin0 => R[29][8].CLK
Clk_pin0 => R[29][9].CLK
Clk_pin0 => R[29][10].CLK
Clk_pin0 => R[29][11].CLK
Clk_pin0 => R[29][12].CLK
Clk_pin0 => R[29][13].CLK
Clk_pin0 => R[30][0].CLK
Clk_pin0 => R[30][1].CLK
Clk_pin0 => R[30][2].CLK
Clk_pin0 => R[30][3].CLK
Clk_pin0 => R[30][4].CLK
Clk_pin0 => R[30][5].CLK
Clk_pin0 => R[30][6].CLK
Clk_pin0 => R[30][7].CLK
Clk_pin0 => R[30][8].CLK
Clk_pin0 => R[30][9].CLK
Clk_pin0 => R[30][10].CLK
Clk_pin0 => R[30][11].CLK
Clk_pin0 => R[30][12].CLK
Clk_pin0 => R[30][13].CLK
Clk_pin0 => R[31][0].CLK
Clk_pin0 => R[31][1].CLK
Clk_pin0 => R[31][2].CLK
Clk_pin0 => R[31][3].CLK
Clk_pin0 => R[31][4].CLK
Clk_pin0 => R[31][5].CLK
Clk_pin0 => R[31][6].CLK
Clk_pin0 => R[31][7].CLK
Clk_pin0 => R[31][8].CLK
Clk_pin0 => R[31][9].CLK
Clk_pin0 => R[31][10].CLK
Clk_pin0 => R[31][11].CLK
Clk_pin0 => R[31][12].CLK
Clk_pin0 => R[31][13].CLK
Clk_pin0 => PgCnt[0].CLK
Clk_pin0 => PgCnt[1].CLK
Clk_pin0 => PgCnt[2].CLK
Clk_pin0 => PgCnt[3].CLK
Clk_pin0 => PgCnt[4].CLK
Clk_pin0 => PgCnt[5].CLK
Clk_pin0 => PgCnt[6].CLK
Clk_pin0 => PgCnt[7].CLK
Clk_pin0 => PgCnt[8].CLK
Clk_pin0 => PgCnt[9].CLK
Clk_pin0 => PgCnt[10].CLK
Clk_pin0 => PgCnt[11].CLK
Clk_pin0 => PgCnt[12].CLK
Clk_pin0 => PgCnt[13].CLK
Clk_pin0 => Clk_not0.IN2
Clk_pin1 => Clk_not1.IN2
Clk_pin2 => Clk_not2.IN2
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_out[0] <= Data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[1] <= Data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[2] <= Data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[3] <= Data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[4] <= Data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[5] <= Data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[6] <= Data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[7] <= Data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[8] <= Data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[9] <= Data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[10] <= Data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[11] <= Data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[12] <= Data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[13] <= Data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read => always0.IN1
Read => always0.IN0
Write => always0.IN1
Write => always0.IN1
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => holdReg.OUTPUTSELECT
Write => holdReg.OUTPUTSELECT
Write => holdReg.OUTPUTSELECT
Write => holdReg.OUTPUTSELECT
Write => holdReg.OUTPUTSELECT
Write => datastall.OUTPUTSELECT
Write => Done_out.DATAA
Done_in => ~NO_FANOUT~
Done_out <= Done_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave0|ahf_crom_v:my_crom
PM_address[0] => PMC_address.DATAB
PM_address[1] => PMC_address.DATAB
PM_address[2] => PMC_address.DATAB
PM_address[3] => PMC_address.DATAB
PM_address[4] => PM_address[4].IN1
PM_address[5] => PM_address[5].IN1
PM_address[6] => PM_address[6].IN1
PM_address[7] => PM_address[7].IN1
PM_address[8] => PM_address[8].IN1
PM_address[9] => PM_address[9].IN1
PM_address[10] => PM_address[10].IN1
PM_address[11] => PM_address[11].IN1
PM_address[12] => PM_address[12].IN1
PM_address[13] => PM_address[13].IN1
Clk0 => din[0].CLK
Clk0 => din[1].CLK
Clk0 => din[2].CLK
Clk0 => din[3].CLK
Clk0 => din[4].CLK
Clk0 => din[5].CLK
Clk0 => din[6].CLK
Clk0 => din[7].CLK
Clk0 => din[8].CLK
Clk0 => din[9].CLK
Clk0 => cam_addrs[0].CLK
Clk0 => cam_addrs[1].CLK
Clk0 => cam_addrs[2].CLK
Clk0 => wren.CLK
Clk0 => PMM_address[0].CLK
Clk0 => PMM_address[1].CLK
Clk0 => PMM_address[2].CLK
Clk0 => PMM_address[3].CLK
Clk0 => PMM_address[4].CLK
Clk0 => PMM_address[5].CLK
Clk0 => PMM_address[6].CLK
Clk0 => PMM_address[7].CLK
Clk0 => PMM_address[8].CLK
Clk0 => PMM_address[9].CLK
Clk0 => PMC_address[0].CLK
Clk0 => PMC_address[1].CLK
Clk0 => PMC_address[2].CLK
Clk0 => PMC_address[3].CLK
Clk0 => PMC_address[4].CLK
Clk0 => PMC_address[5].CLK
Clk0 => PMC_address[6].CLK
Clk0 => cache_insert[0].CLK
Clk0 => cache_insert[1].CLK
Clk0 => cache_insert[2].CLK
Clk0 => cache_insert[3].CLK
Clk0 => cache_insert[4].CLK
Clk0 => cache_insert[5].CLK
Clk0 => cache_insert[6].CLK
Clk0 => cache_insert[7].CLK
Clk0 => cache_insert[8].CLK
Clk0 => cache_insert[9].CLK
Clk0 => cache_insert[10].CLK
Clk0 => cache_insert[11].CLK
Clk0 => cache_insert[12].CLK
Clk0 => cache_insert[13].CLK
Clk0 => rd_n.CLK
Clk0 => blockReplace[0].CLK
Clk0 => blockReplace[1].CLK
Clk0 => blockReplace[2].CLK
Clk0 => we_n.CLK
Clk0 => stall~reg0.CLK
Clk0 => transfer_count[0].CLK
Clk0 => transfer_count[1].CLK
Clk0 => transfer_count[2].CLK
Clk0 => transfer_count[3].CLK
Clk0 => transfer_count[4].CLK
Clk0 => miss.CLK
Clk1 => Clk1.IN1
Clk2 => Clk2.IN1
DM_in[0] => ~NO_FANOUT~
DM_in[1] => ~NO_FANOUT~
DM_in[2] => ~NO_FANOUT~
DM_in[3] => ~NO_FANOUT~
DM_in[4] => ~NO_FANOUT~
DM_in[5] => ~NO_FANOUT~
DM_in[6] => ~NO_FANOUT~
DM_in[7] => ~NO_FANOUT~
DM_in[8] => ~NO_FANOUT~
DM_in[9] => ~NO_FANOUT~
DM_in[10] => ~NO_FANOUT~
DM_in[11] => ~NO_FANOUT~
DM_in[12] => ~NO_FANOUT~
DM_in[13] => ~NO_FANOUT~
wren_in => wren_in.IN1
Resetn => miss.OUTPUTSELECT
Resetn => transfer_count.OUTPUTSELECT
Resetn => transfer_count.OUTPUTSELECT
Resetn => transfer_count.OUTPUTSELECT
Resetn => transfer_count.OUTPUTSELECT
Resetn => transfer_count.OUTPUTSELECT
Resetn => stall.OUTPUTSELECT
Resetn => we_n.OUTPUTSELECT
Resetn => blockReplace.OUTPUTSELECT
Resetn => blockReplace.OUTPUTSELECT
Resetn => blockReplace.OUTPUTSELECT
Resetn => rd_n.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => wren.OUTPUTSELECT
Resetn => cam_addrs.OUTPUTSELECT
Resetn => cam_addrs.OUTPUTSELECT
Resetn => cam_addrs.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
stall <= stall~reg0.DB_MAX_OUTPUT_PORT_TYPE
PM_out[0] <= ahf_cache_v:my_rom_cache.port4
PM_out[1] <= ahf_cache_v:my_rom_cache.port4
PM_out[2] <= ahf_cache_v:my_rom_cache.port4
PM_out[3] <= ahf_cache_v:my_rom_cache.port4
PM_out[4] <= ahf_cache_v:my_rom_cache.port4
PM_out[5] <= ahf_cache_v:my_rom_cache.port4
PM_out[6] <= ahf_cache_v:my_rom_cache.port4
PM_out[7] <= ahf_cache_v:my_rom_cache.port4
PM_out[8] <= ahf_cache_v:my_rom_cache.port4
PM_out[9] <= ahf_cache_v:my_rom_cache.port4
PM_out[10] <= ahf_cache_v:my_rom_cache.port4
PM_out[11] <= ahf_cache_v:my_rom_cache.port4
PM_out[12] <= ahf_cache_v:my_rom_cache.port4
PM_out[13] <= ahf_cache_v:my_rom_cache.port4


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave0|ahf_crom_v:my_crom|ahf_CAM_v:my_cam
WE_n => cam_mem[0][9].IN1
WE_n => cam_mem[1][9].IN1
WE_n => cam_mem[2][9].IN1
WE_n => cam_mem[3][1].IN1
WE_n => cam_mem[4][0].IN1
WE_n => cam_mem[5][0].IN1
WE_n => cam_mem[6][0].IN1
WE_n => cam_mem[7][0].IN1
RD_n => Dout[0].OE
RD_n => Dout[1].OE
RD_n => Dout[2].OE
RD_n => Dout[3].OE
RD_n => Dout[4].OE
RD_n => Dout[5].OE
RD_n => Dout[6].OE
RD_n => Dout[7].OE
RD_n => Dout[8].OE
RD_n => Dout[9].OE
Din[0] => cam_mem[3][0].DATAIN
Din[0] => cam_mem[2][0].DATAIN
Din[0] => cam_mem[1][0].DATAIN
Din[0] => cam_mem[0][0].DATAIN
Din[0] => cam_mem[4][0].DATAIN
Din[0] => cam_mem[5][0].DATAIN
Din[0] => cam_mem[6][0].DATAIN
Din[0] => cam_mem[7][0].DATAIN
Din[1] => cam_mem[2][1].DATAIN
Din[1] => cam_mem[1][1].DATAIN
Din[1] => cam_mem[0][1].DATAIN
Din[1] => cam_mem[3][1].DATAIN
Din[1] => cam_mem[4][1].DATAIN
Din[1] => cam_mem[5][1].DATAIN
Din[1] => cam_mem[6][1].DATAIN
Din[1] => cam_mem[7][1].DATAIN
Din[2] => cam_mem[2][2].DATAIN
Din[2] => cam_mem[1][2].DATAIN
Din[2] => cam_mem[0][2].DATAIN
Din[2] => cam_mem[3][2].DATAIN
Din[2] => cam_mem[4][2].DATAIN
Din[2] => cam_mem[5][2].DATAIN
Din[2] => cam_mem[6][2].DATAIN
Din[2] => cam_mem[7][2].DATAIN
Din[3] => cam_mem[2][3].DATAIN
Din[3] => cam_mem[1][3].DATAIN
Din[3] => cam_mem[0][3].DATAIN
Din[3] => cam_mem[3][3].DATAIN
Din[3] => cam_mem[4][3].DATAIN
Din[3] => cam_mem[5][3].DATAIN
Din[3] => cam_mem[6][3].DATAIN
Din[3] => cam_mem[7][3].DATAIN
Din[4] => cam_mem[2][4].DATAIN
Din[4] => cam_mem[1][4].DATAIN
Din[4] => cam_mem[0][4].DATAIN
Din[4] => cam_mem[3][4].DATAIN
Din[4] => cam_mem[4][4].DATAIN
Din[4] => cam_mem[5][4].DATAIN
Din[4] => cam_mem[6][4].DATAIN
Din[4] => cam_mem[7][4].DATAIN
Din[5] => cam_mem[2][5].DATAIN
Din[5] => cam_mem[1][5].DATAIN
Din[5] => cam_mem[0][5].DATAIN
Din[5] => cam_mem[3][5].DATAIN
Din[5] => cam_mem[4][5].DATAIN
Din[5] => cam_mem[5][5].DATAIN
Din[5] => cam_mem[6][5].DATAIN
Din[5] => cam_mem[7][5].DATAIN
Din[6] => cam_mem[2][6].DATAIN
Din[6] => cam_mem[1][6].DATAIN
Din[6] => cam_mem[0][6].DATAIN
Din[6] => cam_mem[3][6].DATAIN
Din[6] => cam_mem[4][6].DATAIN
Din[6] => cam_mem[5][6].DATAIN
Din[6] => cam_mem[6][6].DATAIN
Din[6] => cam_mem[7][6].DATAIN
Din[7] => cam_mem[2][7].DATAIN
Din[7] => cam_mem[1][7].DATAIN
Din[7] => cam_mem[0][7].DATAIN
Din[7] => cam_mem[3][7].DATAIN
Din[7] => cam_mem[4][7].DATAIN
Din[7] => cam_mem[5][7].DATAIN
Din[7] => cam_mem[6][7].DATAIN
Din[7] => cam_mem[7][7].DATAIN
Din[8] => cam_mem[2][8].DATAIN
Din[8] => cam_mem[1][8].DATAIN
Din[8] => cam_mem[0][8].DATAIN
Din[8] => cam_mem[3][8].DATAIN
Din[8] => cam_mem[4][8].DATAIN
Din[8] => cam_mem[5][8].DATAIN
Din[8] => cam_mem[6][8].DATAIN
Din[8] => cam_mem[7][8].DATAIN
Din[9] => cam_mem[2][9].DATAIN
Din[9] => cam_mem[1][9].DATAIN
Din[9] => cam_mem[0][9].DATAIN
Din[9] => cam_mem[3][9].DATAIN
Din[9] => cam_mem[4][9].DATAIN
Din[9] => cam_mem[5][9].DATAIN
Din[9] => cam_mem[6][9].DATAIN
Din[9] => cam_mem[7][9].DATAIN
Argin[0] => Equal0.IN9
Argin[0] => Equal1.IN9
Argin[0] => Equal2.IN9
Argin[0] => Equal3.IN9
Argin[0] => Equal4.IN9
Argin[0] => Equal5.IN9
Argin[0] => Equal6.IN9
Argin[0] => Equal7.IN9
Argin[1] => Equal0.IN8
Argin[1] => Equal1.IN8
Argin[1] => Equal2.IN8
Argin[1] => Equal3.IN8
Argin[1] => Equal4.IN8
Argin[1] => Equal5.IN8
Argin[1] => Equal6.IN8
Argin[1] => Equal7.IN8
Argin[2] => Equal0.IN7
Argin[2] => Equal1.IN7
Argin[2] => Equal2.IN7
Argin[2] => Equal3.IN7
Argin[2] => Equal4.IN7
Argin[2] => Equal5.IN7
Argin[2] => Equal6.IN7
Argin[2] => Equal7.IN7
Argin[3] => Equal0.IN6
Argin[3] => Equal1.IN6
Argin[3] => Equal2.IN6
Argin[3] => Equal3.IN6
Argin[3] => Equal4.IN6
Argin[3] => Equal5.IN6
Argin[3] => Equal6.IN6
Argin[3] => Equal7.IN6
Argin[4] => Equal0.IN5
Argin[4] => Equal1.IN5
Argin[4] => Equal2.IN5
Argin[4] => Equal3.IN5
Argin[4] => Equal4.IN5
Argin[4] => Equal5.IN5
Argin[4] => Equal6.IN5
Argin[4] => Equal7.IN5
Argin[5] => Equal0.IN4
Argin[5] => Equal1.IN4
Argin[5] => Equal2.IN4
Argin[5] => Equal3.IN4
Argin[5] => Equal4.IN4
Argin[5] => Equal5.IN4
Argin[5] => Equal6.IN4
Argin[5] => Equal7.IN4
Argin[6] => Equal0.IN3
Argin[6] => Equal1.IN3
Argin[6] => Equal2.IN3
Argin[6] => Equal3.IN3
Argin[6] => Equal4.IN3
Argin[6] => Equal5.IN3
Argin[6] => Equal6.IN3
Argin[6] => Equal7.IN3
Argin[7] => Equal0.IN2
Argin[7] => Equal1.IN2
Argin[7] => Equal2.IN2
Argin[7] => Equal3.IN2
Argin[7] => Equal4.IN2
Argin[7] => Equal5.IN2
Argin[7] => Equal6.IN2
Argin[7] => Equal7.IN2
Argin[8] => Equal0.IN1
Argin[8] => Equal1.IN1
Argin[8] => Equal2.IN1
Argin[8] => Equal3.IN1
Argin[8] => Equal4.IN1
Argin[8] => Equal5.IN1
Argin[8] => Equal6.IN1
Argin[8] => Equal7.IN1
Argin[9] => Equal0.IN0
Argin[9] => Equal1.IN0
Argin[9] => Equal2.IN0
Argin[9] => Equal3.IN0
Argin[9] => Equal4.IN0
Argin[9] => Equal5.IN0
Argin[9] => Equal6.IN0
Argin[9] => Equal7.IN0
Addrs[0] => Decoder0.IN3
Addrs[0] => Mux0.IN2
Addrs[0] => Mux1.IN2
Addrs[0] => Mux2.IN2
Addrs[0] => Mux3.IN2
Addrs[0] => Mux4.IN2
Addrs[0] => Mux5.IN2
Addrs[0] => Mux6.IN2
Addrs[0] => Mux7.IN2
Addrs[0] => Mux8.IN2
Addrs[0] => Mux9.IN2
Addrs[1] => Decoder0.IN2
Addrs[1] => Mux0.IN1
Addrs[1] => Mux1.IN1
Addrs[1] => Mux2.IN1
Addrs[1] => Mux3.IN1
Addrs[1] => Mux4.IN1
Addrs[1] => Mux5.IN1
Addrs[1] => Mux6.IN1
Addrs[1] => Mux7.IN1
Addrs[1] => Mux8.IN1
Addrs[1] => Mux9.IN1
Addrs[2] => Decoder0.IN1
Addrs[2] => Mux0.IN0
Addrs[2] => Mux1.IN0
Addrs[2] => Mux2.IN0
Addrs[2] => Mux3.IN0
Addrs[2] => Mux4.IN0
Addrs[2] => Mux5.IN0
Addrs[2] => Mux6.IN0
Addrs[2] => Mux7.IN0
Addrs[2] => Mux8.IN0
Addrs[2] => Mux9.IN0
Dout[0] <= Dout[0].DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1].DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2].DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3].DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4].DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5].DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6].DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7].DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8].DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9].DB_MAX_OUTPUT_PORT_TYPE
Mbits[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
Mbits[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
Mbits[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
Mbits[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
Mbits[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
Mbits[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
Mbits[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
Mbits[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave0|ahf_crom_v:my_crom|ahf_rom1:my_rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave0|ahf_crom_v:my_crom|ahf_rom1:my_rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_96a1:auto_generated.address_a[0]
address_a[1] => altsyncram_96a1:auto_generated.address_a[1]
address_a[2] => altsyncram_96a1:auto_generated.address_a[2]
address_a[3] => altsyncram_96a1:auto_generated.address_a[3]
address_a[4] => altsyncram_96a1:auto_generated.address_a[4]
address_a[5] => altsyncram_96a1:auto_generated.address_a[5]
address_a[6] => altsyncram_96a1:auto_generated.address_a[6]
address_a[7] => altsyncram_96a1:auto_generated.address_a[7]
address_a[8] => altsyncram_96a1:auto_generated.address_a[8]
address_a[9] => altsyncram_96a1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_96a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_96a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_96a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_96a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_96a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_96a1:auto_generated.q_a[4]
q_a[5] <= altsyncram_96a1:auto_generated.q_a[5]
q_a[6] <= altsyncram_96a1:auto_generated.q_a[6]
q_a[7] <= altsyncram_96a1:auto_generated.q_a[7]
q_a[8] <= altsyncram_96a1:auto_generated.q_a[8]
q_a[9] <= altsyncram_96a1:auto_generated.q_a[9]
q_a[10] <= altsyncram_96a1:auto_generated.q_a[10]
q_a[11] <= altsyncram_96a1:auto_generated.q_a[11]
q_a[12] <= altsyncram_96a1:auto_generated.q_a[12]
q_a[13] <= altsyncram_96a1:auto_generated.q_a[13]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave0|ahf_crom_v:my_crom|ahf_rom1:my_rom|altsyncram:altsyncram_component|altsyncram_96a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave0|ahf_crom_v:my_crom|ahf_2to1Mux_v:my_mux
Sel => Decoder0.IN0
Din0[0] => Mux_out.DATAA
Din0[1] => Mux_out.DATAA
Din0[2] => Mux_out.DATAA
Din0[3] => Mux_out.DATAA
Din0[4] => Mux_out.DATAA
Din0[5] => Mux_out.DATAA
Din0[6] => Mux_out.DATAA
Din0[7] => Mux_out.DATAA
Din0[8] => Mux_out.DATAA
Din0[9] => Mux_out.DATAA
Din0[10] => Mux_out.DATAA
Din0[11] => Mux_out.DATAA
Din0[12] => Mux_out.DATAA
Din0[13] => Mux_out.DATAA
Din1[0] => Mux_out.DATAB
Din1[1] => Mux_out.DATAB
Din1[2] => Mux_out.DATAB
Din1[3] => Mux_out.DATAB
Din1[4] => Mux_out.DATAB
Din1[5] => Mux_out.DATAB
Din1[6] => Mux_out.DATAB
Din1[7] => Mux_out.DATAB
Din1[8] => Mux_out.DATAB
Din1[9] => Mux_out.DATAB
Din1[10] => Mux_out.DATAB
Din1[11] => Mux_out.DATAB
Din1[12] => Mux_out.DATAB
Din1[13] => Mux_out.DATAB
Mux_out[0] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[1] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[2] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[3] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[4] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[5] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[6] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[7] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[8] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[9] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[10] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[11] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[12] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[13] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave0|ahf_crom_v:my_crom|ahf_cache_v:my_rom_cache
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave0|ahf_crom_v:my_crom|ahf_cache_v:my_rom_cache|altsyncram:altsyncram_component
wren_a => altsyncram_h6g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_h6g1:auto_generated.data_a[0]
data_a[1] => altsyncram_h6g1:auto_generated.data_a[1]
data_a[2] => altsyncram_h6g1:auto_generated.data_a[2]
data_a[3] => altsyncram_h6g1:auto_generated.data_a[3]
data_a[4] => altsyncram_h6g1:auto_generated.data_a[4]
data_a[5] => altsyncram_h6g1:auto_generated.data_a[5]
data_a[6] => altsyncram_h6g1:auto_generated.data_a[6]
data_a[7] => altsyncram_h6g1:auto_generated.data_a[7]
data_a[8] => altsyncram_h6g1:auto_generated.data_a[8]
data_a[9] => altsyncram_h6g1:auto_generated.data_a[9]
data_a[10] => altsyncram_h6g1:auto_generated.data_a[10]
data_a[11] => altsyncram_h6g1:auto_generated.data_a[11]
data_a[12] => altsyncram_h6g1:auto_generated.data_a[12]
data_a[13] => altsyncram_h6g1:auto_generated.data_a[13]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_h6g1:auto_generated.address_a[0]
address_a[1] => altsyncram_h6g1:auto_generated.address_a[1]
address_a[2] => altsyncram_h6g1:auto_generated.address_a[2]
address_a[3] => altsyncram_h6g1:auto_generated.address_a[3]
address_a[4] => altsyncram_h6g1:auto_generated.address_a[4]
address_a[5] => altsyncram_h6g1:auto_generated.address_a[5]
address_a[6] => altsyncram_h6g1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_h6g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_h6g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_h6g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_h6g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_h6g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_h6g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_h6g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_h6g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_h6g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_h6g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_h6g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_h6g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_h6g1:auto_generated.q_a[11]
q_a[12] <= altsyncram_h6g1:auto_generated.q_a[12]
q_a[13] <= altsyncram_h6g1:auto_generated.q_a[13]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave0|ahf_crom_v:my_crom|ahf_cache_v:my_rom_cache|altsyncram:altsyncram_component|altsyncram_h6g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave0|ahf_crom_v:my_crom|ahf_8to3_enc:my_enc
x[0] => Decoder0.IN7
x[1] => Decoder0.IN6
x[2] => Decoder0.IN5
x[3] => Decoder0.IN4
x[4] => Decoder0.IN3
x[5] => Decoder0.IN2
x[6] => Decoder0.IN1
x[7] => Decoder0.IN0
y[0] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave0|ahf_cram_v:my_cram
PM_address[0] => PMC_address.DATAB
PM_address[1] => PMC_address.DATAB
PM_address[2] => PMC_address.DATAB
PM_address[3] => PMC_address.DATAB
PM_address[4] => PM_address[4].IN1
PM_address[5] => PM_address[5].IN1
PM_address[6] => PM_address[6].IN1
PM_address[7] => PM_address[7].IN1
PM_address[8] => PM_address[8].IN1
PM_address[9] => PM_address[9].IN1
PM_address[10] => PM_address[10].IN1
PM_address[11] => PM_address[11].IN1
PM_address[12] => PM_address[12].IN1
PM_address[13] => PM_address[13].IN1
Clk0 => din[0].CLK
Clk0 => din[1].CLK
Clk0 => din[2].CLK
Clk0 => din[3].CLK
Clk0 => din[4].CLK
Clk0 => din[5].CLK
Clk0 => din[6].CLK
Clk0 => din[7].CLK
Clk0 => din[8].CLK
Clk0 => din[9].CLK
Clk0 => PMM_address[0].CLK
Clk0 => PMM_address[1].CLK
Clk0 => PMM_address[2].CLK
Clk0 => PMM_address[3].CLK
Clk0 => PMM_address[4].CLK
Clk0 => PMM_address[5].CLK
Clk0 => PMM_address[6].CLK
Clk0 => PMM_address[7].CLK
Clk0 => PMM_address[8].CLK
Clk0 => PMM_address[9].CLK
Clk0 => cam_addrs[0].CLK
Clk0 => cam_addrs[1].CLK
Clk0 => cam_addrs[2].CLK
Clk0 => wren.CLK
Clk0 => PMC_address[0].CLK
Clk0 => PMC_address[1].CLK
Clk0 => PMC_address[2].CLK
Clk0 => PMC_address[3].CLK
Clk0 => PMC_address[4].CLK
Clk0 => PMC_address[5].CLK
Clk0 => PMC_address[6].CLK
Clk0 => cache_insert[0].CLK
Clk0 => cache_insert[1].CLK
Clk0 => cache_insert[2].CLK
Clk0 => cache_insert[3].CLK
Clk0 => cache_insert[4].CLK
Clk0 => cache_insert[5].CLK
Clk0 => cache_insert[6].CLK
Clk0 => cache_insert[7].CLK
Clk0 => cache_insert[8].CLK
Clk0 => cache_insert[9].CLK
Clk0 => cache_insert[10].CLK
Clk0 => cache_insert[11].CLK
Clk0 => cache_insert[12].CLK
Clk0 => cache_insert[13].CLK
Clk0 => rd_n.CLK
Clk0 => blockReplace[0].CLK
Clk0 => blockReplace[1].CLK
Clk0 => blockReplace[2].CLK
Clk0 => dirtyBitCheck[0].CLK
Clk0 => dirtyBitCheck[1].CLK
Clk0 => dirtyBitCheck[2].CLK
Clk0 => dirtyBitCheck[3].CLK
Clk0 => dirtyBitCheck[4].CLK
Clk0 => dirtyBitCheck[5].CLK
Clk0 => dirtyBitCheck[6].CLK
Clk0 => dirtyBitCheck[7].CLK
Clk0 => PM_wren.CLK
Clk0 => stall~reg0.CLK
Clk0 => we_n.CLK
Clk0 => transfer_count[0].CLK
Clk0 => transfer_count[1].CLK
Clk0 => transfer_count[2].CLK
Clk0 => transfer_count[3].CLK
Clk0 => transfer_count[4].CLK
Clk0 => miss.CLK
Clk1 => Clk1.IN1
Clk2 => Clk2.IN1
DM_in[0] => cache_insert.DATAB
DM_in[1] => cache_insert.DATAB
DM_in[2] => cache_insert.DATAB
DM_in[3] => cache_insert.DATAB
DM_in[4] => cache_insert.DATAB
DM_in[5] => cache_insert.DATAB
DM_in[6] => cache_insert.DATAB
DM_in[7] => cache_insert.DATAB
DM_in[8] => cache_insert.DATAB
DM_in[9] => cache_insert.DATAB
DM_in[10] => cache_insert.DATAB
DM_in[11] => cache_insert.DATAB
DM_in[12] => cache_insert.DATAB
DM_in[13] => cache_insert.DATAB
wren_in => wren_in.IN1
Resetn => miss.OUTPUTSELECT
Resetn => transfer_count.OUTPUTSELECT
Resetn => transfer_count.OUTPUTSELECT
Resetn => transfer_count.OUTPUTSELECT
Resetn => transfer_count.OUTPUTSELECT
Resetn => transfer_count.OUTPUTSELECT
Resetn => we_n.OUTPUTSELECT
Resetn => stall.OUTPUTSELECT
Resetn => PM_wren.OUTPUTSELECT
Resetn => dirtyBitCheck.OUTPUTSELECT
Resetn => dirtyBitCheck.OUTPUTSELECT
Resetn => dirtyBitCheck.OUTPUTSELECT
Resetn => dirtyBitCheck.OUTPUTSELECT
Resetn => dirtyBitCheck.OUTPUTSELECT
Resetn => dirtyBitCheck.OUTPUTSELECT
Resetn => dirtyBitCheck.OUTPUTSELECT
Resetn => dirtyBitCheck.OUTPUTSELECT
Resetn => blockReplace.OUTPUTSELECT
Resetn => blockReplace.OUTPUTSELECT
Resetn => blockReplace.OUTPUTSELECT
Resetn => rd_n.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => wren.OUTPUTSELECT
Resetn => cam_addrs.OUTPUTSELECT
Resetn => cam_addrs.OUTPUTSELECT
Resetn => cam_addrs.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
stall <= stall~reg0.DB_MAX_OUTPUT_PORT_TYPE
PM_out[0] <= PM_out[0].DB_MAX_OUTPUT_PORT_TYPE
PM_out[1] <= PM_out[1].DB_MAX_OUTPUT_PORT_TYPE
PM_out[2] <= PM_out[2].DB_MAX_OUTPUT_PORT_TYPE
PM_out[3] <= PM_out[3].DB_MAX_OUTPUT_PORT_TYPE
PM_out[4] <= PM_out[4].DB_MAX_OUTPUT_PORT_TYPE
PM_out[5] <= PM_out[5].DB_MAX_OUTPUT_PORT_TYPE
PM_out[6] <= PM_out[6].DB_MAX_OUTPUT_PORT_TYPE
PM_out[7] <= PM_out[7].DB_MAX_OUTPUT_PORT_TYPE
PM_out[8] <= PM_out[8].DB_MAX_OUTPUT_PORT_TYPE
PM_out[9] <= PM_out[9].DB_MAX_OUTPUT_PORT_TYPE
PM_out[10] <= PM_out[10].DB_MAX_OUTPUT_PORT_TYPE
PM_out[11] <= PM_out[11].DB_MAX_OUTPUT_PORT_TYPE
PM_out[12] <= PM_out[12].DB_MAX_OUTPUT_PORT_TYPE
PM_out[13] <= PM_out[13].DB_MAX_OUTPUT_PORT_TYPE


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave0|ahf_cram_v:my_cram|ahf_CAM_v:my_cam
WE_n => cam_mem[0][9].IN1
WE_n => cam_mem[1][9].IN1
WE_n => cam_mem[2][9].IN1
WE_n => cam_mem[3][1].IN1
WE_n => cam_mem[4][0].IN1
WE_n => cam_mem[5][0].IN1
WE_n => cam_mem[6][0].IN1
WE_n => cam_mem[7][0].IN1
RD_n => Dout[0].OE
RD_n => Dout[1].OE
RD_n => Dout[2].OE
RD_n => Dout[3].OE
RD_n => Dout[4].OE
RD_n => Dout[5].OE
RD_n => Dout[6].OE
RD_n => Dout[7].OE
RD_n => Dout[8].OE
RD_n => Dout[9].OE
Din[0] => cam_mem[3][0].DATAIN
Din[0] => cam_mem[2][0].DATAIN
Din[0] => cam_mem[1][0].DATAIN
Din[0] => cam_mem[0][0].DATAIN
Din[0] => cam_mem[4][0].DATAIN
Din[0] => cam_mem[5][0].DATAIN
Din[0] => cam_mem[6][0].DATAIN
Din[0] => cam_mem[7][0].DATAIN
Din[1] => cam_mem[2][1].DATAIN
Din[1] => cam_mem[1][1].DATAIN
Din[1] => cam_mem[0][1].DATAIN
Din[1] => cam_mem[3][1].DATAIN
Din[1] => cam_mem[4][1].DATAIN
Din[1] => cam_mem[5][1].DATAIN
Din[1] => cam_mem[6][1].DATAIN
Din[1] => cam_mem[7][1].DATAIN
Din[2] => cam_mem[2][2].DATAIN
Din[2] => cam_mem[1][2].DATAIN
Din[2] => cam_mem[0][2].DATAIN
Din[2] => cam_mem[3][2].DATAIN
Din[2] => cam_mem[4][2].DATAIN
Din[2] => cam_mem[5][2].DATAIN
Din[2] => cam_mem[6][2].DATAIN
Din[2] => cam_mem[7][2].DATAIN
Din[3] => cam_mem[2][3].DATAIN
Din[3] => cam_mem[1][3].DATAIN
Din[3] => cam_mem[0][3].DATAIN
Din[3] => cam_mem[3][3].DATAIN
Din[3] => cam_mem[4][3].DATAIN
Din[3] => cam_mem[5][3].DATAIN
Din[3] => cam_mem[6][3].DATAIN
Din[3] => cam_mem[7][3].DATAIN
Din[4] => cam_mem[2][4].DATAIN
Din[4] => cam_mem[1][4].DATAIN
Din[4] => cam_mem[0][4].DATAIN
Din[4] => cam_mem[3][4].DATAIN
Din[4] => cam_mem[4][4].DATAIN
Din[4] => cam_mem[5][4].DATAIN
Din[4] => cam_mem[6][4].DATAIN
Din[4] => cam_mem[7][4].DATAIN
Din[5] => cam_mem[2][5].DATAIN
Din[5] => cam_mem[1][5].DATAIN
Din[5] => cam_mem[0][5].DATAIN
Din[5] => cam_mem[3][5].DATAIN
Din[5] => cam_mem[4][5].DATAIN
Din[5] => cam_mem[5][5].DATAIN
Din[5] => cam_mem[6][5].DATAIN
Din[5] => cam_mem[7][5].DATAIN
Din[6] => cam_mem[2][6].DATAIN
Din[6] => cam_mem[1][6].DATAIN
Din[6] => cam_mem[0][6].DATAIN
Din[6] => cam_mem[3][6].DATAIN
Din[6] => cam_mem[4][6].DATAIN
Din[6] => cam_mem[5][6].DATAIN
Din[6] => cam_mem[6][6].DATAIN
Din[6] => cam_mem[7][6].DATAIN
Din[7] => cam_mem[2][7].DATAIN
Din[7] => cam_mem[1][7].DATAIN
Din[7] => cam_mem[0][7].DATAIN
Din[7] => cam_mem[3][7].DATAIN
Din[7] => cam_mem[4][7].DATAIN
Din[7] => cam_mem[5][7].DATAIN
Din[7] => cam_mem[6][7].DATAIN
Din[7] => cam_mem[7][7].DATAIN
Din[8] => cam_mem[2][8].DATAIN
Din[8] => cam_mem[1][8].DATAIN
Din[8] => cam_mem[0][8].DATAIN
Din[8] => cam_mem[3][8].DATAIN
Din[8] => cam_mem[4][8].DATAIN
Din[8] => cam_mem[5][8].DATAIN
Din[8] => cam_mem[6][8].DATAIN
Din[8] => cam_mem[7][8].DATAIN
Din[9] => cam_mem[2][9].DATAIN
Din[9] => cam_mem[1][9].DATAIN
Din[9] => cam_mem[0][9].DATAIN
Din[9] => cam_mem[3][9].DATAIN
Din[9] => cam_mem[4][9].DATAIN
Din[9] => cam_mem[5][9].DATAIN
Din[9] => cam_mem[6][9].DATAIN
Din[9] => cam_mem[7][9].DATAIN
Argin[0] => Equal0.IN9
Argin[0] => Equal1.IN9
Argin[0] => Equal2.IN9
Argin[0] => Equal3.IN9
Argin[0] => Equal4.IN9
Argin[0] => Equal5.IN9
Argin[0] => Equal6.IN9
Argin[0] => Equal7.IN9
Argin[1] => Equal0.IN8
Argin[1] => Equal1.IN8
Argin[1] => Equal2.IN8
Argin[1] => Equal3.IN8
Argin[1] => Equal4.IN8
Argin[1] => Equal5.IN8
Argin[1] => Equal6.IN8
Argin[1] => Equal7.IN8
Argin[2] => Equal0.IN7
Argin[2] => Equal1.IN7
Argin[2] => Equal2.IN7
Argin[2] => Equal3.IN7
Argin[2] => Equal4.IN7
Argin[2] => Equal5.IN7
Argin[2] => Equal6.IN7
Argin[2] => Equal7.IN7
Argin[3] => Equal0.IN6
Argin[3] => Equal1.IN6
Argin[3] => Equal2.IN6
Argin[3] => Equal3.IN6
Argin[3] => Equal4.IN6
Argin[3] => Equal5.IN6
Argin[3] => Equal6.IN6
Argin[3] => Equal7.IN6
Argin[4] => Equal0.IN5
Argin[4] => Equal1.IN5
Argin[4] => Equal2.IN5
Argin[4] => Equal3.IN5
Argin[4] => Equal4.IN5
Argin[4] => Equal5.IN5
Argin[4] => Equal6.IN5
Argin[4] => Equal7.IN5
Argin[5] => Equal0.IN4
Argin[5] => Equal1.IN4
Argin[5] => Equal2.IN4
Argin[5] => Equal3.IN4
Argin[5] => Equal4.IN4
Argin[5] => Equal5.IN4
Argin[5] => Equal6.IN4
Argin[5] => Equal7.IN4
Argin[6] => Equal0.IN3
Argin[6] => Equal1.IN3
Argin[6] => Equal2.IN3
Argin[6] => Equal3.IN3
Argin[6] => Equal4.IN3
Argin[6] => Equal5.IN3
Argin[6] => Equal6.IN3
Argin[6] => Equal7.IN3
Argin[7] => Equal0.IN2
Argin[7] => Equal1.IN2
Argin[7] => Equal2.IN2
Argin[7] => Equal3.IN2
Argin[7] => Equal4.IN2
Argin[7] => Equal5.IN2
Argin[7] => Equal6.IN2
Argin[7] => Equal7.IN2
Argin[8] => Equal0.IN1
Argin[8] => Equal1.IN1
Argin[8] => Equal2.IN1
Argin[8] => Equal3.IN1
Argin[8] => Equal4.IN1
Argin[8] => Equal5.IN1
Argin[8] => Equal6.IN1
Argin[8] => Equal7.IN1
Argin[9] => Equal0.IN0
Argin[9] => Equal1.IN0
Argin[9] => Equal2.IN0
Argin[9] => Equal3.IN0
Argin[9] => Equal4.IN0
Argin[9] => Equal5.IN0
Argin[9] => Equal6.IN0
Argin[9] => Equal7.IN0
Addrs[0] => Decoder0.IN3
Addrs[0] => Mux0.IN2
Addrs[0] => Mux1.IN2
Addrs[0] => Mux2.IN2
Addrs[0] => Mux3.IN2
Addrs[0] => Mux4.IN2
Addrs[0] => Mux5.IN2
Addrs[0] => Mux6.IN2
Addrs[0] => Mux7.IN2
Addrs[0] => Mux8.IN2
Addrs[0] => Mux9.IN2
Addrs[1] => Decoder0.IN2
Addrs[1] => Mux0.IN1
Addrs[1] => Mux1.IN1
Addrs[1] => Mux2.IN1
Addrs[1] => Mux3.IN1
Addrs[1] => Mux4.IN1
Addrs[1] => Mux5.IN1
Addrs[1] => Mux6.IN1
Addrs[1] => Mux7.IN1
Addrs[1] => Mux8.IN1
Addrs[1] => Mux9.IN1
Addrs[2] => Decoder0.IN1
Addrs[2] => Mux0.IN0
Addrs[2] => Mux1.IN0
Addrs[2] => Mux2.IN0
Addrs[2] => Mux3.IN0
Addrs[2] => Mux4.IN0
Addrs[2] => Mux5.IN0
Addrs[2] => Mux6.IN0
Addrs[2] => Mux7.IN0
Addrs[2] => Mux8.IN0
Addrs[2] => Mux9.IN0
Dout[0] <= Dout[0].DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1].DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2].DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3].DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4].DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5].DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6].DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7].DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8].DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9].DB_MAX_OUTPUT_PORT_TYPE
Mbits[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
Mbits[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
Mbits[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
Mbits[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
Mbits[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
Mbits[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
Mbits[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
Mbits[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave0|ahf_cram_v:my_cram|ahf_ram1:my_ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave0|ahf_cram_v:my_cram|ahf_ram1:my_ram|altsyncram:altsyncram_component
wren_a => altsyncram_hki1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_hki1:auto_generated.data_a[0]
data_a[1] => altsyncram_hki1:auto_generated.data_a[1]
data_a[2] => altsyncram_hki1:auto_generated.data_a[2]
data_a[3] => altsyncram_hki1:auto_generated.data_a[3]
data_a[4] => altsyncram_hki1:auto_generated.data_a[4]
data_a[5] => altsyncram_hki1:auto_generated.data_a[5]
data_a[6] => altsyncram_hki1:auto_generated.data_a[6]
data_a[7] => altsyncram_hki1:auto_generated.data_a[7]
data_a[8] => altsyncram_hki1:auto_generated.data_a[8]
data_a[9] => altsyncram_hki1:auto_generated.data_a[9]
data_a[10] => altsyncram_hki1:auto_generated.data_a[10]
data_a[11] => altsyncram_hki1:auto_generated.data_a[11]
data_a[12] => altsyncram_hki1:auto_generated.data_a[12]
data_a[13] => altsyncram_hki1:auto_generated.data_a[13]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_hki1:auto_generated.address_a[0]
address_a[1] => altsyncram_hki1:auto_generated.address_a[1]
address_a[2] => altsyncram_hki1:auto_generated.address_a[2]
address_a[3] => altsyncram_hki1:auto_generated.address_a[3]
address_a[4] => altsyncram_hki1:auto_generated.address_a[4]
address_a[5] => altsyncram_hki1:auto_generated.address_a[5]
address_a[6] => altsyncram_hki1:auto_generated.address_a[6]
address_a[7] => altsyncram_hki1:auto_generated.address_a[7]
address_a[8] => altsyncram_hki1:auto_generated.address_a[8]
address_a[9] => altsyncram_hki1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hki1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_hki1:auto_generated.q_a[0]
q_a[1] <= altsyncram_hki1:auto_generated.q_a[1]
q_a[2] <= altsyncram_hki1:auto_generated.q_a[2]
q_a[3] <= altsyncram_hki1:auto_generated.q_a[3]
q_a[4] <= altsyncram_hki1:auto_generated.q_a[4]
q_a[5] <= altsyncram_hki1:auto_generated.q_a[5]
q_a[6] <= altsyncram_hki1:auto_generated.q_a[6]
q_a[7] <= altsyncram_hki1:auto_generated.q_a[7]
q_a[8] <= altsyncram_hki1:auto_generated.q_a[8]
q_a[9] <= altsyncram_hki1:auto_generated.q_a[9]
q_a[10] <= altsyncram_hki1:auto_generated.q_a[10]
q_a[11] <= altsyncram_hki1:auto_generated.q_a[11]
q_a[12] <= altsyncram_hki1:auto_generated.q_a[12]
q_a[13] <= altsyncram_hki1:auto_generated.q_a[13]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave0|ahf_cram_v:my_cram|ahf_ram1:my_ram|altsyncram:altsyncram_component|altsyncram_hki1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave0|ahf_cram_v:my_cram|ahf_2to1Mux_v:my_mux
Sel => Decoder0.IN0
Din0[0] => Mux_out.DATAA
Din0[1] => Mux_out.DATAA
Din0[2] => Mux_out.DATAA
Din0[3] => Mux_out.DATAA
Din0[4] => Mux_out.DATAA
Din0[5] => Mux_out.DATAA
Din0[6] => Mux_out.DATAA
Din0[7] => Mux_out.DATAA
Din0[8] => Mux_out.DATAA
Din0[9] => Mux_out.DATAA
Din0[10] => Mux_out.DATAA
Din0[11] => Mux_out.DATAA
Din0[12] => Mux_out.DATAA
Din0[13] => Mux_out.DATAA
Din1[0] => Mux_out.DATAB
Din1[1] => Mux_out.DATAB
Din1[2] => Mux_out.DATAB
Din1[3] => Mux_out.DATAB
Din1[4] => Mux_out.DATAB
Din1[5] => Mux_out.DATAB
Din1[6] => Mux_out.DATAB
Din1[7] => Mux_out.DATAB
Din1[8] => Mux_out.DATAB
Din1[9] => Mux_out.DATAB
Din1[10] => Mux_out.DATAB
Din1[11] => Mux_out.DATAB
Din1[12] => Mux_out.DATAB
Din1[13] => Mux_out.DATAB
Mux_out[0] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[1] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[2] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[3] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[4] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[5] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[6] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[7] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[8] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[9] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[10] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[11] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[12] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[13] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave0|ahf_cram_v:my_cram|ahf_cache_v:my_rom_cache
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave0|ahf_cram_v:my_cram|ahf_cache_v:my_rom_cache|altsyncram:altsyncram_component
wren_a => altsyncram_h6g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_h6g1:auto_generated.data_a[0]
data_a[1] => altsyncram_h6g1:auto_generated.data_a[1]
data_a[2] => altsyncram_h6g1:auto_generated.data_a[2]
data_a[3] => altsyncram_h6g1:auto_generated.data_a[3]
data_a[4] => altsyncram_h6g1:auto_generated.data_a[4]
data_a[5] => altsyncram_h6g1:auto_generated.data_a[5]
data_a[6] => altsyncram_h6g1:auto_generated.data_a[6]
data_a[7] => altsyncram_h6g1:auto_generated.data_a[7]
data_a[8] => altsyncram_h6g1:auto_generated.data_a[8]
data_a[9] => altsyncram_h6g1:auto_generated.data_a[9]
data_a[10] => altsyncram_h6g1:auto_generated.data_a[10]
data_a[11] => altsyncram_h6g1:auto_generated.data_a[11]
data_a[12] => altsyncram_h6g1:auto_generated.data_a[12]
data_a[13] => altsyncram_h6g1:auto_generated.data_a[13]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_h6g1:auto_generated.address_a[0]
address_a[1] => altsyncram_h6g1:auto_generated.address_a[1]
address_a[2] => altsyncram_h6g1:auto_generated.address_a[2]
address_a[3] => altsyncram_h6g1:auto_generated.address_a[3]
address_a[4] => altsyncram_h6g1:auto_generated.address_a[4]
address_a[5] => altsyncram_h6g1:auto_generated.address_a[5]
address_a[6] => altsyncram_h6g1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_h6g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_h6g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_h6g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_h6g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_h6g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_h6g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_h6g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_h6g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_h6g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_h6g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_h6g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_h6g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_h6g1:auto_generated.q_a[11]
q_a[12] <= altsyncram_h6g1:auto_generated.q_a[12]
q_a[13] <= altsyncram_h6g1:auto_generated.q_a[13]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave0|ahf_cram_v:my_cram|ahf_cache_v:my_rom_cache|altsyncram:altsyncram_component|altsyncram_h6g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave0|ahf_cram_v:my_cram|ahf_8to3_enc:my_enc
x[0] => Decoder0.IN7
x[1] => Decoder0.IN6
x[2] => Decoder0.IN5
x[3] => Decoder0.IN4
x[4] => Decoder0.IN3
x[5] => Decoder0.IN2
x[6] => Decoder0.IN1
x[7] => Decoder0.IN0
y[0] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave1
Reset_pin => Reset_pin.IN2
Clk_pin0 => Rj1[0].CLK
Clk_pin0 => Rj1[1].CLK
Clk_pin0 => Rj1[2].CLK
Clk_pin0 => Rj1[3].CLK
Clk_pin0 => Rj1[4].CLK
Clk_pin0 => Rj1[5].CLK
Clk_pin0 => Rj1[6].CLK
Clk_pin0 => Rj1[7].CLK
Clk_pin0 => Rj1[8].CLK
Clk_pin0 => Rj1[9].CLK
Clk_pin0 => Rj1[10].CLK
Clk_pin0 => Rj1[11].CLK
Clk_pin0 => Rj1[12].CLK
Clk_pin0 => Rj1[13].CLK
Clk_pin0 => Rj1[14].CLK
Clk_pin0 => Rj1[15].CLK
Clk_pin0 => Rj1[16].CLK
Clk_pin0 => Rj1[17].CLK
Clk_pin0 => Rj1[18].CLK
Clk_pin0 => Rj1[19].CLK
Clk_pin0 => Rj1[20].CLK
Clk_pin0 => Rj1[21].CLK
Clk_pin0 => Rj1[22].CLK
Clk_pin0 => Rj1[23].CLK
Clk_pin0 => Rj1[24].CLK
Clk_pin0 => Rj1[25].CLK
Clk_pin0 => Rj1[26].CLK
Clk_pin0 => Rj1[27].CLK
Clk_pin0 => Rj1[28].CLK
Clk_pin0 => Rj1[29].CLK
Clk_pin0 => Rj1[30].CLK
Clk_pin0 => Rj1[31].CLK
Clk_pin0 => Rj2[0].CLK
Clk_pin0 => Rj2[1].CLK
Clk_pin0 => Rj2[2].CLK
Clk_pin0 => Rj2[3].CLK
Clk_pin0 => Rj2[4].CLK
Clk_pin0 => Rj2[5].CLK
Clk_pin0 => Rj2[6].CLK
Clk_pin0 => Rj2[7].CLK
Clk_pin0 => Rj2[8].CLK
Clk_pin0 => Rj2[9].CLK
Clk_pin0 => Rj2[10].CLK
Clk_pin0 => Rj2[11].CLK
Clk_pin0 => Rj2[12].CLK
Clk_pin0 => Rj2[13].CLK
Clk_pin0 => Rj2[14].CLK
Clk_pin0 => Rj2[15].CLK
Clk_pin0 => Rj2[16].CLK
Clk_pin0 => Rj2[17].CLK
Clk_pin0 => Rj2[18].CLK
Clk_pin0 => Rj2[19].CLK
Clk_pin0 => Rj2[20].CLK
Clk_pin0 => Rj2[21].CLK
Clk_pin0 => Rj2[22].CLK
Clk_pin0 => Rj2[23].CLK
Clk_pin0 => Rj2[24].CLK
Clk_pin0 => Rj2[25].CLK
Clk_pin0 => Rj2[26].CLK
Clk_pin0 => Rj2[27].CLK
Clk_pin0 => Rj2[28].CLK
Clk_pin0 => Rj2[29].CLK
Clk_pin0 => Rj2[30].CLK
Clk_pin0 => Rj2[31].CLK
Clk_pin0 => Rj3[0].CLK
Clk_pin0 => Rj3[1].CLK
Clk_pin0 => Rj3[2].CLK
Clk_pin0 => Rj3[3].CLK
Clk_pin0 => Rj3[4].CLK
Clk_pin0 => Rj3[5].CLK
Clk_pin0 => Rj3[6].CLK
Clk_pin0 => Rj3[7].CLK
Clk_pin0 => Rj3[8].CLK
Clk_pin0 => Rj3[9].CLK
Clk_pin0 => Rj3[10].CLK
Clk_pin0 => Rj3[11].CLK
Clk_pin0 => Rj3[12].CLK
Clk_pin0 => Rj3[13].CLK
Clk_pin0 => Rj3[14].CLK
Clk_pin0 => Rj3[15].CLK
Clk_pin0 => Rj3[16].CLK
Clk_pin0 => Rj3[17].CLK
Clk_pin0 => Rj3[18].CLK
Clk_pin0 => Rj3[19].CLK
Clk_pin0 => Rj3[20].CLK
Clk_pin0 => Rj3[21].CLK
Clk_pin0 => Rj3[22].CLK
Clk_pin0 => Rj3[23].CLK
Clk_pin0 => Rj3[24].CLK
Clk_pin0 => Rj3[25].CLK
Clk_pin0 => Rj3[26].CLK
Clk_pin0 => Rj3[27].CLK
Clk_pin0 => Rj3[28].CLK
Clk_pin0 => Rj3[29].CLK
Clk_pin0 => Rj3[30].CLK
Clk_pin0 => Rj3[31].CLK
Clk_pin0 => DM_in[0].CLK
Clk_pin0 => DM_in[1].CLK
Clk_pin0 => DM_in[2].CLK
Clk_pin0 => DM_in[3].CLK
Clk_pin0 => DM_in[4].CLK
Clk_pin0 => DM_in[5].CLK
Clk_pin0 => DM_in[6].CLK
Clk_pin0 => DM_in[7].CLK
Clk_pin0 => DM_in[8].CLK
Clk_pin0 => DM_in[9].CLK
Clk_pin0 => DM_in[10].CLK
Clk_pin0 => DM_in[11].CLK
Clk_pin0 => DM_in[12].CLK
Clk_pin0 => DM_in[13].CLK
Clk_pin0 => SP[0].CLK
Clk_pin0 => SP[1].CLK
Clk_pin0 => SP[2].CLK
Clk_pin0 => SP[3].CLK
Clk_pin0 => SP[4].CLK
Clk_pin0 => SP[5].CLK
Clk_pin0 => SP[6].CLK
Clk_pin0 => SP[7].CLK
Clk_pin0 => SP[8].CLK
Clk_pin0 => SP[9].CLK
Clk_pin0 => SP[10].CLK
Clk_pin0 => SP[11].CLK
Clk_pin0 => SP[12].CLK
Clk_pin0 => SP[13].CLK
Clk_pin0 => Data_out[0]~reg0.CLK
Clk_pin0 => Data_out[1]~reg0.CLK
Clk_pin0 => Data_out[2]~reg0.CLK
Clk_pin0 => Data_out[3]~reg0.CLK
Clk_pin0 => Data_out[4]~reg0.CLK
Clk_pin0 => Data_out[5]~reg0.CLK
Clk_pin0 => Data_out[6]~reg0.CLK
Clk_pin0 => Data_out[7]~reg0.CLK
Clk_pin0 => Data_out[8]~reg0.CLK
Clk_pin0 => Data_out[9]~reg0.CLK
Clk_pin0 => Data_out[10]~reg0.CLK
Clk_pin0 => Data_out[11]~reg0.CLK
Clk_pin0 => Data_out[12]~reg0.CLK
Clk_pin0 => Data_out[13]~reg0.CLK
Clk_pin0 => datastall.CLK
Clk_pin0 => Done_out~reg0.CLK
Clk_pin0 => PMeff[0].CLK
Clk_pin0 => PMeff[1].CLK
Clk_pin0 => PMeff[2].CLK
Clk_pin0 => PMeff[3].CLK
Clk_pin0 => PMeff[4].CLK
Clk_pin0 => PMeff[5].CLK
Clk_pin0 => PMeff[6].CLK
Clk_pin0 => PMeff[7].CLK
Clk_pin0 => PMeff[8].CLK
Clk_pin0 => PMeff[9].CLK
Clk_pin0 => PMeff[10].CLK
Clk_pin0 => PMeff[11].CLK
Clk_pin0 => PMeff[12].CLK
Clk_pin0 => PMeff[13].CLK
Clk_pin0 => TALUL[0].CLK
Clk_pin0 => TALUL[1].CLK
Clk_pin0 => TALUL[2].CLK
Clk_pin0 => TALUL[3].CLK
Clk_pin0 => TALUL[4].CLK
Clk_pin0 => TALUL[5].CLK
Clk_pin0 => TALUL[6].CLK
Clk_pin0 => TALUL[7].CLK
Clk_pin0 => TALUL[8].CLK
Clk_pin0 => TALUL[9].CLK
Clk_pin0 => TALUL[10].CLK
Clk_pin0 => TALUL[11].CLK
Clk_pin0 => TALUL[12].CLK
Clk_pin0 => TALUL[13].CLK
Clk_pin0 => MAX[0].CLK
Clk_pin0 => MAX[1].CLK
Clk_pin0 => MAX[2].CLK
Clk_pin0 => MAX[3].CLK
Clk_pin0 => MAX[4].CLK
Clk_pin0 => MAX[5].CLK
Clk_pin0 => MAX[6].CLK
Clk_pin0 => MAX[7].CLK
Clk_pin0 => MAX[8].CLK
Clk_pin0 => MAX[9].CLK
Clk_pin0 => MAX[10].CLK
Clk_pin0 => MAX[11].CLK
Clk_pin0 => MAX[12].CLK
Clk_pin0 => MAX[13].CLK
Clk_pin0 => MAB[0].CLK
Clk_pin0 => MAB[1].CLK
Clk_pin0 => MAB[2].CLK
Clk_pin0 => MAB[3].CLK
Clk_pin0 => MAB[4].CLK
Clk_pin0 => MAB[5].CLK
Clk_pin0 => MAB[6].CLK
Clk_pin0 => MAB[7].CLK
Clk_pin0 => MAB[8].CLK
Clk_pin0 => MAB[9].CLK
Clk_pin0 => MAB[10].CLK
Clk_pin0 => MAB[11].CLK
Clk_pin0 => MAB[12].CLK
Clk_pin0 => MAB[13].CLK
Clk_pin0 => TALUH[0].CLK
Clk_pin0 => TALUH[1].CLK
Clk_pin0 => TALUH[2].CLK
Clk_pin0 => TALUH[3].CLK
Clk_pin0 => TALUH[4].CLK
Clk_pin0 => TALUH[5].CLK
Clk_pin0 => TALUH[6].CLK
Clk_pin0 => TALUH[7].CLK
Clk_pin0 => TALUH[8].CLK
Clk_pin0 => TALUH[9].CLK
Clk_pin0 => TALUH[10].CLK
Clk_pin0 => TALUH[11].CLK
Clk_pin0 => TALUH[12].CLK
Clk_pin0 => TALUH[13].CLK
Clk_pin0 => TB[0].CLK
Clk_pin0 => TB[1].CLK
Clk_pin0 => TB[2].CLK
Clk_pin0 => TB[3].CLK
Clk_pin0 => TB[4].CLK
Clk_pin0 => TB[5].CLK
Clk_pin0 => TB[6].CLK
Clk_pin0 => TB[7].CLK
Clk_pin0 => TB[8].CLK
Clk_pin0 => TB[9].CLK
Clk_pin0 => TB[10].CLK
Clk_pin0 => TB[11].CLK
Clk_pin0 => TB[12].CLK
Clk_pin0 => TB[13].CLK
Clk_pin0 => TA[0].CLK
Clk_pin0 => TA[1].CLK
Clk_pin0 => TA[2].CLK
Clk_pin0 => TA[3].CLK
Clk_pin0 => TA[4].CLK
Clk_pin0 => TA[5].CLK
Clk_pin0 => TA[6].CLK
Clk_pin0 => TA[7].CLK
Clk_pin0 => TA[8].CLK
Clk_pin0 => TA[9].CLK
Clk_pin0 => TA[10].CLK
Clk_pin0 => TA[11].CLK
Clk_pin0 => TA[12].CLK
Clk_pin0 => TA[13].CLK
Clk_pin0 => Ri3[0].CLK
Clk_pin0 => Ri3[1].CLK
Clk_pin0 => Ri3[2].CLK
Clk_pin0 => Ri3[3].CLK
Clk_pin0 => Ri3[4].CLK
Clk_pin0 => Ri3[5].CLK
Clk_pin0 => Ri3[6].CLK
Clk_pin0 => Ri3[7].CLK
Clk_pin0 => Ri3[8].CLK
Clk_pin0 => Ri3[9].CLK
Clk_pin0 => Ri3[10].CLK
Clk_pin0 => Ri3[11].CLK
Clk_pin0 => Ri3[12].CLK
Clk_pin0 => Ri3[13].CLK
Clk_pin0 => Ri3[14].CLK
Clk_pin0 => Ri3[15].CLK
Clk_pin0 => Ri3[16].CLK
Clk_pin0 => Ri3[17].CLK
Clk_pin0 => Ri3[18].CLK
Clk_pin0 => Ri3[19].CLK
Clk_pin0 => Ri3[20].CLK
Clk_pin0 => Ri3[21].CLK
Clk_pin0 => Ri3[22].CLK
Clk_pin0 => Ri3[23].CLK
Clk_pin0 => Ri3[24].CLK
Clk_pin0 => Ri3[25].CLK
Clk_pin0 => Ri3[26].CLK
Clk_pin0 => Ri3[27].CLK
Clk_pin0 => Ri3[28].CLK
Clk_pin0 => Ri3[29].CLK
Clk_pin0 => Ri3[30].CLK
Clk_pin0 => Ri3[31].CLK
Clk_pin0 => Ri2[0].CLK
Clk_pin0 => Ri2[1].CLK
Clk_pin0 => Ri2[2].CLK
Clk_pin0 => Ri2[3].CLK
Clk_pin0 => Ri2[4].CLK
Clk_pin0 => Ri2[5].CLK
Clk_pin0 => Ri2[6].CLK
Clk_pin0 => Ri2[7].CLK
Clk_pin0 => Ri2[8].CLK
Clk_pin0 => Ri2[9].CLK
Clk_pin0 => Ri2[10].CLK
Clk_pin0 => Ri2[11].CLK
Clk_pin0 => Ri2[12].CLK
Clk_pin0 => Ri2[13].CLK
Clk_pin0 => Ri2[14].CLK
Clk_pin0 => Ri2[15].CLK
Clk_pin0 => Ri2[16].CLK
Clk_pin0 => Ri2[17].CLK
Clk_pin0 => Ri2[18].CLK
Clk_pin0 => Ri2[19].CLK
Clk_pin0 => Ri2[20].CLK
Clk_pin0 => Ri2[21].CLK
Clk_pin0 => Ri2[22].CLK
Clk_pin0 => Ri2[23].CLK
Clk_pin0 => Ri2[24].CLK
Clk_pin0 => Ri2[25].CLK
Clk_pin0 => Ri2[26].CLK
Clk_pin0 => Ri2[27].CLK
Clk_pin0 => Ri2[28].CLK
Clk_pin0 => Ri2[29].CLK
Clk_pin0 => Ri2[30].CLK
Clk_pin0 => Ri2[31].CLK
Clk_pin0 => Ri1[0].CLK
Clk_pin0 => Ri1[1].CLK
Clk_pin0 => Ri1[2].CLK
Clk_pin0 => Ri1[3].CLK
Clk_pin0 => Ri1[4].CLK
Clk_pin0 => Ri1[5].CLK
Clk_pin0 => Ri1[6].CLK
Clk_pin0 => Ri1[7].CLK
Clk_pin0 => Ri1[8].CLK
Clk_pin0 => Ri1[9].CLK
Clk_pin0 => Ri1[10].CLK
Clk_pin0 => Ri1[11].CLK
Clk_pin0 => Ri1[12].CLK
Clk_pin0 => Ri1[13].CLK
Clk_pin0 => Ri1[14].CLK
Clk_pin0 => Ri1[15].CLK
Clk_pin0 => Ri1[16].CLK
Clk_pin0 => Ri1[17].CLK
Clk_pin0 => Ri1[18].CLK
Clk_pin0 => Ri1[19].CLK
Clk_pin0 => Ri1[20].CLK
Clk_pin0 => Ri1[21].CLK
Clk_pin0 => Ri1[22].CLK
Clk_pin0 => Ri1[23].CLK
Clk_pin0 => Ri1[24].CLK
Clk_pin0 => Ri1[25].CLK
Clk_pin0 => Ri1[26].CLK
Clk_pin0 => Ri1[27].CLK
Clk_pin0 => Ri1[28].CLK
Clk_pin0 => Ri1[29].CLK
Clk_pin0 => Ri1[30].CLK
Clk_pin0 => Ri1[31].CLK
Clk_pin0 => TSR[4].CLK
Clk_pin0 => TSR[5].CLK
Clk_pin0 => TSR[6].CLK
Clk_pin0 => TSR[7].CLK
Clk_pin0 => SR[4].CLK
Clk_pin0 => SR[5].CLK
Clk_pin0 => SR[6].CLK
Clk_pin0 => SR[7].CLK
Clk_pin0 => MAeff[0].CLK
Clk_pin0 => MAeff[1].CLK
Clk_pin0 => MAeff[2].CLK
Clk_pin0 => MAeff[3].CLK
Clk_pin0 => MAeff[4].CLK
Clk_pin0 => MAeff[5].CLK
Clk_pin0 => MAeff[6].CLK
Clk_pin0 => MAeff[7].CLK
Clk_pin0 => MAeff[8].CLK
Clk_pin0 => MAeff[9].CLK
Clk_pin0 => MAeff[10].CLK
Clk_pin0 => MAeff[11].CLK
Clk_pin0 => MAeff[12].CLK
Clk_pin0 => MAeff[13].CLK
Clk_pin0 => holdReg[0].CLK
Clk_pin0 => holdReg[1].CLK
Clk_pin0 => holdReg[2].CLK
Clk_pin0 => holdReg[3].CLK
Clk_pin0 => holdReg[4].CLK
Clk_pin0 => WR_DM.CLK
Clk_pin0 => IR3[0].CLK
Clk_pin0 => IR3[1].CLK
Clk_pin0 => IR3[2].CLK
Clk_pin0 => IR3[3].CLK
Clk_pin0 => IR3[4].CLK
Clk_pin0 => IR3[5].CLK
Clk_pin0 => IR3[6].CLK
Clk_pin0 => IR3[7].CLK
Clk_pin0 => IR3[8].CLK
Clk_pin0 => IR3[9].CLK
Clk_pin0 => IR3[10].CLK
Clk_pin0 => IR3[11].CLK
Clk_pin0 => IR3[12].CLK
Clk_pin0 => IR3[13].CLK
Clk_pin0 => IR2[0].CLK
Clk_pin0 => IR2[1].CLK
Clk_pin0 => IR2[2].CLK
Clk_pin0 => IR2[3].CLK
Clk_pin0 => IR2[4].CLK
Clk_pin0 => IR2[5].CLK
Clk_pin0 => IR2[6].CLK
Clk_pin0 => IR2[7].CLK
Clk_pin0 => IR2[8].CLK
Clk_pin0 => IR2[9].CLK
Clk_pin0 => IR2[10].CLK
Clk_pin0 => IR2[11].CLK
Clk_pin0 => IR2[12].CLK
Clk_pin0 => IR2[13].CLK
Clk_pin0 => IR1[0].CLK
Clk_pin0 => IR1[1].CLK
Clk_pin0 => IR1[2].CLK
Clk_pin0 => IR1[3].CLK
Clk_pin0 => IR1[4].CLK
Clk_pin0 => IR1[5].CLK
Clk_pin0 => IR1[6].CLK
Clk_pin0 => IR1[7].CLK
Clk_pin0 => IR1[8].CLK
Clk_pin0 => IR1[9].CLK
Clk_pin0 => IR1[10].CLK
Clk_pin0 => IR1[11].CLK
Clk_pin0 => IR1[12].CLK
Clk_pin0 => IR1[13].CLK
Clk_pin0 => stall_mc3.CLK
Clk_pin0 => stall_mc2.CLK
Clk_pin0 => stall_mc1.CLK
Clk_pin0 => stall_mc0.CLK
Clk_pin0 => R[0][0].CLK
Clk_pin0 => R[0][1].CLK
Clk_pin0 => R[0][2].CLK
Clk_pin0 => R[0][3].CLK
Clk_pin0 => R[0][4].CLK
Clk_pin0 => R[0][5].CLK
Clk_pin0 => R[0][6].CLK
Clk_pin0 => R[0][7].CLK
Clk_pin0 => R[0][8].CLK
Clk_pin0 => R[0][9].CLK
Clk_pin0 => R[0][10].CLK
Clk_pin0 => R[0][11].CLK
Clk_pin0 => R[0][12].CLK
Clk_pin0 => R[0][13].CLK
Clk_pin0 => R[1][0].CLK
Clk_pin0 => R[1][1].CLK
Clk_pin0 => R[1][2].CLK
Clk_pin0 => R[1][3].CLK
Clk_pin0 => R[1][4].CLK
Clk_pin0 => R[1][5].CLK
Clk_pin0 => R[1][6].CLK
Clk_pin0 => R[1][7].CLK
Clk_pin0 => R[1][8].CLK
Clk_pin0 => R[1][9].CLK
Clk_pin0 => R[1][10].CLK
Clk_pin0 => R[1][11].CLK
Clk_pin0 => R[1][12].CLK
Clk_pin0 => R[1][13].CLK
Clk_pin0 => R[2][0].CLK
Clk_pin0 => R[2][1].CLK
Clk_pin0 => R[2][2].CLK
Clk_pin0 => R[2][3].CLK
Clk_pin0 => R[2][4].CLK
Clk_pin0 => R[2][5].CLK
Clk_pin0 => R[2][6].CLK
Clk_pin0 => R[2][7].CLK
Clk_pin0 => R[2][8].CLK
Clk_pin0 => R[2][9].CLK
Clk_pin0 => R[2][10].CLK
Clk_pin0 => R[2][11].CLK
Clk_pin0 => R[2][12].CLK
Clk_pin0 => R[2][13].CLK
Clk_pin0 => R[3][0].CLK
Clk_pin0 => R[3][1].CLK
Clk_pin0 => R[3][2].CLK
Clk_pin0 => R[3][3].CLK
Clk_pin0 => R[3][4].CLK
Clk_pin0 => R[3][5].CLK
Clk_pin0 => R[3][6].CLK
Clk_pin0 => R[3][7].CLK
Clk_pin0 => R[3][8].CLK
Clk_pin0 => R[3][9].CLK
Clk_pin0 => R[3][10].CLK
Clk_pin0 => R[3][11].CLK
Clk_pin0 => R[3][12].CLK
Clk_pin0 => R[3][13].CLK
Clk_pin0 => R[4][0].CLK
Clk_pin0 => R[4][1].CLK
Clk_pin0 => R[4][2].CLK
Clk_pin0 => R[4][3].CLK
Clk_pin0 => R[4][4].CLK
Clk_pin0 => R[4][5].CLK
Clk_pin0 => R[4][6].CLK
Clk_pin0 => R[4][7].CLK
Clk_pin0 => R[4][8].CLK
Clk_pin0 => R[4][9].CLK
Clk_pin0 => R[4][10].CLK
Clk_pin0 => R[4][11].CLK
Clk_pin0 => R[4][12].CLK
Clk_pin0 => R[4][13].CLK
Clk_pin0 => R[5][0].CLK
Clk_pin0 => R[5][1].CLK
Clk_pin0 => R[5][2].CLK
Clk_pin0 => R[5][3].CLK
Clk_pin0 => R[5][4].CLK
Clk_pin0 => R[5][5].CLK
Clk_pin0 => R[5][6].CLK
Clk_pin0 => R[5][7].CLK
Clk_pin0 => R[5][8].CLK
Clk_pin0 => R[5][9].CLK
Clk_pin0 => R[5][10].CLK
Clk_pin0 => R[5][11].CLK
Clk_pin0 => R[5][12].CLK
Clk_pin0 => R[5][13].CLK
Clk_pin0 => R[6][0].CLK
Clk_pin0 => R[6][1].CLK
Clk_pin0 => R[6][2].CLK
Clk_pin0 => R[6][3].CLK
Clk_pin0 => R[6][4].CLK
Clk_pin0 => R[6][5].CLK
Clk_pin0 => R[6][6].CLK
Clk_pin0 => R[6][7].CLK
Clk_pin0 => R[6][8].CLK
Clk_pin0 => R[6][9].CLK
Clk_pin0 => R[6][10].CLK
Clk_pin0 => R[6][11].CLK
Clk_pin0 => R[6][12].CLK
Clk_pin0 => R[6][13].CLK
Clk_pin0 => R[7][0].CLK
Clk_pin0 => R[7][1].CLK
Clk_pin0 => R[7][2].CLK
Clk_pin0 => R[7][3].CLK
Clk_pin0 => R[7][4].CLK
Clk_pin0 => R[7][5].CLK
Clk_pin0 => R[7][6].CLK
Clk_pin0 => R[7][7].CLK
Clk_pin0 => R[7][8].CLK
Clk_pin0 => R[7][9].CLK
Clk_pin0 => R[7][10].CLK
Clk_pin0 => R[7][11].CLK
Clk_pin0 => R[7][12].CLK
Clk_pin0 => R[7][13].CLK
Clk_pin0 => R[8][0].CLK
Clk_pin0 => R[8][1].CLK
Clk_pin0 => R[8][2].CLK
Clk_pin0 => R[8][3].CLK
Clk_pin0 => R[8][4].CLK
Clk_pin0 => R[8][5].CLK
Clk_pin0 => R[8][6].CLK
Clk_pin0 => R[8][7].CLK
Clk_pin0 => R[8][8].CLK
Clk_pin0 => R[8][9].CLK
Clk_pin0 => R[8][10].CLK
Clk_pin0 => R[8][11].CLK
Clk_pin0 => R[8][12].CLK
Clk_pin0 => R[8][13].CLK
Clk_pin0 => R[9][0].CLK
Clk_pin0 => R[9][1].CLK
Clk_pin0 => R[9][2].CLK
Clk_pin0 => R[9][3].CLK
Clk_pin0 => R[9][4].CLK
Clk_pin0 => R[9][5].CLK
Clk_pin0 => R[9][6].CLK
Clk_pin0 => R[9][7].CLK
Clk_pin0 => R[9][8].CLK
Clk_pin0 => R[9][9].CLK
Clk_pin0 => R[9][10].CLK
Clk_pin0 => R[9][11].CLK
Clk_pin0 => R[9][12].CLK
Clk_pin0 => R[9][13].CLK
Clk_pin0 => R[10][0].CLK
Clk_pin0 => R[10][1].CLK
Clk_pin0 => R[10][2].CLK
Clk_pin0 => R[10][3].CLK
Clk_pin0 => R[10][4].CLK
Clk_pin0 => R[10][5].CLK
Clk_pin0 => R[10][6].CLK
Clk_pin0 => R[10][7].CLK
Clk_pin0 => R[10][8].CLK
Clk_pin0 => R[10][9].CLK
Clk_pin0 => R[10][10].CLK
Clk_pin0 => R[10][11].CLK
Clk_pin0 => R[10][12].CLK
Clk_pin0 => R[10][13].CLK
Clk_pin0 => R[11][0].CLK
Clk_pin0 => R[11][1].CLK
Clk_pin0 => R[11][2].CLK
Clk_pin0 => R[11][3].CLK
Clk_pin0 => R[11][4].CLK
Clk_pin0 => R[11][5].CLK
Clk_pin0 => R[11][6].CLK
Clk_pin0 => R[11][7].CLK
Clk_pin0 => R[11][8].CLK
Clk_pin0 => R[11][9].CLK
Clk_pin0 => R[11][10].CLK
Clk_pin0 => R[11][11].CLK
Clk_pin0 => R[11][12].CLK
Clk_pin0 => R[11][13].CLK
Clk_pin0 => R[12][0].CLK
Clk_pin0 => R[12][1].CLK
Clk_pin0 => R[12][2].CLK
Clk_pin0 => R[12][3].CLK
Clk_pin0 => R[12][4].CLK
Clk_pin0 => R[12][5].CLK
Clk_pin0 => R[12][6].CLK
Clk_pin0 => R[12][7].CLK
Clk_pin0 => R[12][8].CLK
Clk_pin0 => R[12][9].CLK
Clk_pin0 => R[12][10].CLK
Clk_pin0 => R[12][11].CLK
Clk_pin0 => R[12][12].CLK
Clk_pin0 => R[12][13].CLK
Clk_pin0 => R[13][0].CLK
Clk_pin0 => R[13][1].CLK
Clk_pin0 => R[13][2].CLK
Clk_pin0 => R[13][3].CLK
Clk_pin0 => R[13][4].CLK
Clk_pin0 => R[13][5].CLK
Clk_pin0 => R[13][6].CLK
Clk_pin0 => R[13][7].CLK
Clk_pin0 => R[13][8].CLK
Clk_pin0 => R[13][9].CLK
Clk_pin0 => R[13][10].CLK
Clk_pin0 => R[13][11].CLK
Clk_pin0 => R[13][12].CLK
Clk_pin0 => R[13][13].CLK
Clk_pin0 => R[14][0].CLK
Clk_pin0 => R[14][1].CLK
Clk_pin0 => R[14][2].CLK
Clk_pin0 => R[14][3].CLK
Clk_pin0 => R[14][4].CLK
Clk_pin0 => R[14][5].CLK
Clk_pin0 => R[14][6].CLK
Clk_pin0 => R[14][7].CLK
Clk_pin0 => R[14][8].CLK
Clk_pin0 => R[14][9].CLK
Clk_pin0 => R[14][10].CLK
Clk_pin0 => R[14][11].CLK
Clk_pin0 => R[14][12].CLK
Clk_pin0 => R[14][13].CLK
Clk_pin0 => R[15][0].CLK
Clk_pin0 => R[15][1].CLK
Clk_pin0 => R[15][2].CLK
Clk_pin0 => R[15][3].CLK
Clk_pin0 => R[15][4].CLK
Clk_pin0 => R[15][5].CLK
Clk_pin0 => R[15][6].CLK
Clk_pin0 => R[15][7].CLK
Clk_pin0 => R[15][8].CLK
Clk_pin0 => R[15][9].CLK
Clk_pin0 => R[15][10].CLK
Clk_pin0 => R[15][11].CLK
Clk_pin0 => R[15][12].CLK
Clk_pin0 => R[15][13].CLK
Clk_pin0 => R[16][0].CLK
Clk_pin0 => R[16][1].CLK
Clk_pin0 => R[16][2].CLK
Clk_pin0 => R[16][3].CLK
Clk_pin0 => R[16][4].CLK
Clk_pin0 => R[16][5].CLK
Clk_pin0 => R[16][6].CLK
Clk_pin0 => R[16][7].CLK
Clk_pin0 => R[16][8].CLK
Clk_pin0 => R[16][9].CLK
Clk_pin0 => R[16][10].CLK
Clk_pin0 => R[16][11].CLK
Clk_pin0 => R[16][12].CLK
Clk_pin0 => R[16][13].CLK
Clk_pin0 => R[17][0].CLK
Clk_pin0 => R[17][1].CLK
Clk_pin0 => R[17][2].CLK
Clk_pin0 => R[17][3].CLK
Clk_pin0 => R[17][4].CLK
Clk_pin0 => R[17][5].CLK
Clk_pin0 => R[17][6].CLK
Clk_pin0 => R[17][7].CLK
Clk_pin0 => R[17][8].CLK
Clk_pin0 => R[17][9].CLK
Clk_pin0 => R[17][10].CLK
Clk_pin0 => R[17][11].CLK
Clk_pin0 => R[17][12].CLK
Clk_pin0 => R[17][13].CLK
Clk_pin0 => R[18][0].CLK
Clk_pin0 => R[18][1].CLK
Clk_pin0 => R[18][2].CLK
Clk_pin0 => R[18][3].CLK
Clk_pin0 => R[18][4].CLK
Clk_pin0 => R[18][5].CLK
Clk_pin0 => R[18][6].CLK
Clk_pin0 => R[18][7].CLK
Clk_pin0 => R[18][8].CLK
Clk_pin0 => R[18][9].CLK
Clk_pin0 => R[18][10].CLK
Clk_pin0 => R[18][11].CLK
Clk_pin0 => R[18][12].CLK
Clk_pin0 => R[18][13].CLK
Clk_pin0 => R[19][0].CLK
Clk_pin0 => R[19][1].CLK
Clk_pin0 => R[19][2].CLK
Clk_pin0 => R[19][3].CLK
Clk_pin0 => R[19][4].CLK
Clk_pin0 => R[19][5].CLK
Clk_pin0 => R[19][6].CLK
Clk_pin0 => R[19][7].CLK
Clk_pin0 => R[19][8].CLK
Clk_pin0 => R[19][9].CLK
Clk_pin0 => R[19][10].CLK
Clk_pin0 => R[19][11].CLK
Clk_pin0 => R[19][12].CLK
Clk_pin0 => R[19][13].CLK
Clk_pin0 => R[20][0].CLK
Clk_pin0 => R[20][1].CLK
Clk_pin0 => R[20][2].CLK
Clk_pin0 => R[20][3].CLK
Clk_pin0 => R[20][4].CLK
Clk_pin0 => R[20][5].CLK
Clk_pin0 => R[20][6].CLK
Clk_pin0 => R[20][7].CLK
Clk_pin0 => R[20][8].CLK
Clk_pin0 => R[20][9].CLK
Clk_pin0 => R[20][10].CLK
Clk_pin0 => R[20][11].CLK
Clk_pin0 => R[20][12].CLK
Clk_pin0 => R[20][13].CLK
Clk_pin0 => R[21][0].CLK
Clk_pin0 => R[21][1].CLK
Clk_pin0 => R[21][2].CLK
Clk_pin0 => R[21][3].CLK
Clk_pin0 => R[21][4].CLK
Clk_pin0 => R[21][5].CLK
Clk_pin0 => R[21][6].CLK
Clk_pin0 => R[21][7].CLK
Clk_pin0 => R[21][8].CLK
Clk_pin0 => R[21][9].CLK
Clk_pin0 => R[21][10].CLK
Clk_pin0 => R[21][11].CLK
Clk_pin0 => R[21][12].CLK
Clk_pin0 => R[21][13].CLK
Clk_pin0 => R[22][0].CLK
Clk_pin0 => R[22][1].CLK
Clk_pin0 => R[22][2].CLK
Clk_pin0 => R[22][3].CLK
Clk_pin0 => R[22][4].CLK
Clk_pin0 => R[22][5].CLK
Clk_pin0 => R[22][6].CLK
Clk_pin0 => R[22][7].CLK
Clk_pin0 => R[22][8].CLK
Clk_pin0 => R[22][9].CLK
Clk_pin0 => R[22][10].CLK
Clk_pin0 => R[22][11].CLK
Clk_pin0 => R[22][12].CLK
Clk_pin0 => R[22][13].CLK
Clk_pin0 => R[23][0].CLK
Clk_pin0 => R[23][1].CLK
Clk_pin0 => R[23][2].CLK
Clk_pin0 => R[23][3].CLK
Clk_pin0 => R[23][4].CLK
Clk_pin0 => R[23][5].CLK
Clk_pin0 => R[23][6].CLK
Clk_pin0 => R[23][7].CLK
Clk_pin0 => R[23][8].CLK
Clk_pin0 => R[23][9].CLK
Clk_pin0 => R[23][10].CLK
Clk_pin0 => R[23][11].CLK
Clk_pin0 => R[23][12].CLK
Clk_pin0 => R[23][13].CLK
Clk_pin0 => R[24][0].CLK
Clk_pin0 => R[24][1].CLK
Clk_pin0 => R[24][2].CLK
Clk_pin0 => R[24][3].CLK
Clk_pin0 => R[24][4].CLK
Clk_pin0 => R[24][5].CLK
Clk_pin0 => R[24][6].CLK
Clk_pin0 => R[24][7].CLK
Clk_pin0 => R[24][8].CLK
Clk_pin0 => R[24][9].CLK
Clk_pin0 => R[24][10].CLK
Clk_pin0 => R[24][11].CLK
Clk_pin0 => R[24][12].CLK
Clk_pin0 => R[24][13].CLK
Clk_pin0 => R[25][0].CLK
Clk_pin0 => R[25][1].CLK
Clk_pin0 => R[25][2].CLK
Clk_pin0 => R[25][3].CLK
Clk_pin0 => R[25][4].CLK
Clk_pin0 => R[25][5].CLK
Clk_pin0 => R[25][6].CLK
Clk_pin0 => R[25][7].CLK
Clk_pin0 => R[25][8].CLK
Clk_pin0 => R[25][9].CLK
Clk_pin0 => R[25][10].CLK
Clk_pin0 => R[25][11].CLK
Clk_pin0 => R[25][12].CLK
Clk_pin0 => R[25][13].CLK
Clk_pin0 => R[26][0].CLK
Clk_pin0 => R[26][1].CLK
Clk_pin0 => R[26][2].CLK
Clk_pin0 => R[26][3].CLK
Clk_pin0 => R[26][4].CLK
Clk_pin0 => R[26][5].CLK
Clk_pin0 => R[26][6].CLK
Clk_pin0 => R[26][7].CLK
Clk_pin0 => R[26][8].CLK
Clk_pin0 => R[26][9].CLK
Clk_pin0 => R[26][10].CLK
Clk_pin0 => R[26][11].CLK
Clk_pin0 => R[26][12].CLK
Clk_pin0 => R[26][13].CLK
Clk_pin0 => R[27][0].CLK
Clk_pin0 => R[27][1].CLK
Clk_pin0 => R[27][2].CLK
Clk_pin0 => R[27][3].CLK
Clk_pin0 => R[27][4].CLK
Clk_pin0 => R[27][5].CLK
Clk_pin0 => R[27][6].CLK
Clk_pin0 => R[27][7].CLK
Clk_pin0 => R[27][8].CLK
Clk_pin0 => R[27][9].CLK
Clk_pin0 => R[27][10].CLK
Clk_pin0 => R[27][11].CLK
Clk_pin0 => R[27][12].CLK
Clk_pin0 => R[27][13].CLK
Clk_pin0 => R[28][0].CLK
Clk_pin0 => R[28][1].CLK
Clk_pin0 => R[28][2].CLK
Clk_pin0 => R[28][3].CLK
Clk_pin0 => R[28][4].CLK
Clk_pin0 => R[28][5].CLK
Clk_pin0 => R[28][6].CLK
Clk_pin0 => R[28][7].CLK
Clk_pin0 => R[28][8].CLK
Clk_pin0 => R[28][9].CLK
Clk_pin0 => R[28][10].CLK
Clk_pin0 => R[28][11].CLK
Clk_pin0 => R[28][12].CLK
Clk_pin0 => R[28][13].CLK
Clk_pin0 => R[29][0].CLK
Clk_pin0 => R[29][1].CLK
Clk_pin0 => R[29][2].CLK
Clk_pin0 => R[29][3].CLK
Clk_pin0 => R[29][4].CLK
Clk_pin0 => R[29][5].CLK
Clk_pin0 => R[29][6].CLK
Clk_pin0 => R[29][7].CLK
Clk_pin0 => R[29][8].CLK
Clk_pin0 => R[29][9].CLK
Clk_pin0 => R[29][10].CLK
Clk_pin0 => R[29][11].CLK
Clk_pin0 => R[29][12].CLK
Clk_pin0 => R[29][13].CLK
Clk_pin0 => R[30][0].CLK
Clk_pin0 => R[30][1].CLK
Clk_pin0 => R[30][2].CLK
Clk_pin0 => R[30][3].CLK
Clk_pin0 => R[30][4].CLK
Clk_pin0 => R[30][5].CLK
Clk_pin0 => R[30][6].CLK
Clk_pin0 => R[30][7].CLK
Clk_pin0 => R[30][8].CLK
Clk_pin0 => R[30][9].CLK
Clk_pin0 => R[30][10].CLK
Clk_pin0 => R[30][11].CLK
Clk_pin0 => R[30][12].CLK
Clk_pin0 => R[30][13].CLK
Clk_pin0 => R[31][0].CLK
Clk_pin0 => R[31][1].CLK
Clk_pin0 => R[31][2].CLK
Clk_pin0 => R[31][3].CLK
Clk_pin0 => R[31][4].CLK
Clk_pin0 => R[31][5].CLK
Clk_pin0 => R[31][6].CLK
Clk_pin0 => R[31][7].CLK
Clk_pin0 => R[31][8].CLK
Clk_pin0 => R[31][9].CLK
Clk_pin0 => R[31][10].CLK
Clk_pin0 => R[31][11].CLK
Clk_pin0 => R[31][12].CLK
Clk_pin0 => R[31][13].CLK
Clk_pin0 => PgCnt[0].CLK
Clk_pin0 => PgCnt[1].CLK
Clk_pin0 => PgCnt[2].CLK
Clk_pin0 => PgCnt[3].CLK
Clk_pin0 => PgCnt[4].CLK
Clk_pin0 => PgCnt[5].CLK
Clk_pin0 => PgCnt[6].CLK
Clk_pin0 => PgCnt[7].CLK
Clk_pin0 => PgCnt[8].CLK
Clk_pin0 => PgCnt[9].CLK
Clk_pin0 => PgCnt[10].CLK
Clk_pin0 => PgCnt[11].CLK
Clk_pin0 => PgCnt[12].CLK
Clk_pin0 => PgCnt[13].CLK
Clk_pin0 => Clk_not0.IN2
Clk_pin1 => Clk_not1.IN2
Clk_pin2 => Clk_not2.IN2
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_out[0] <= Data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[1] <= Data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[2] <= Data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[3] <= Data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[4] <= Data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[5] <= Data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[6] <= Data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[7] <= Data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[8] <= Data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[9] <= Data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[10] <= Data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[11] <= Data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[12] <= Data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[13] <= Data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read => always0.IN1
Read => always0.IN0
Write => always0.IN1
Write => always0.IN1
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => holdReg.OUTPUTSELECT
Write => holdReg.OUTPUTSELECT
Write => holdReg.OUTPUTSELECT
Write => holdReg.OUTPUTSELECT
Write => holdReg.OUTPUTSELECT
Write => datastall.OUTPUTSELECT
Write => Done_out.DATAA
Done_in => ~NO_FANOUT~
Done_out <= Done_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave1|ahf_crom_v:my_crom
PM_address[0] => PMC_address.DATAB
PM_address[1] => PMC_address.DATAB
PM_address[2] => PMC_address.DATAB
PM_address[3] => PMC_address.DATAB
PM_address[4] => PM_address[4].IN1
PM_address[5] => PM_address[5].IN1
PM_address[6] => PM_address[6].IN1
PM_address[7] => PM_address[7].IN1
PM_address[8] => PM_address[8].IN1
PM_address[9] => PM_address[9].IN1
PM_address[10] => PM_address[10].IN1
PM_address[11] => PM_address[11].IN1
PM_address[12] => PM_address[12].IN1
PM_address[13] => PM_address[13].IN1
Clk0 => din[0].CLK
Clk0 => din[1].CLK
Clk0 => din[2].CLK
Clk0 => din[3].CLK
Clk0 => din[4].CLK
Clk0 => din[5].CLK
Clk0 => din[6].CLK
Clk0 => din[7].CLK
Clk0 => din[8].CLK
Clk0 => din[9].CLK
Clk0 => cam_addrs[0].CLK
Clk0 => cam_addrs[1].CLK
Clk0 => cam_addrs[2].CLK
Clk0 => wren.CLK
Clk0 => PMM_address[0].CLK
Clk0 => PMM_address[1].CLK
Clk0 => PMM_address[2].CLK
Clk0 => PMM_address[3].CLK
Clk0 => PMM_address[4].CLK
Clk0 => PMM_address[5].CLK
Clk0 => PMM_address[6].CLK
Clk0 => PMM_address[7].CLK
Clk0 => PMM_address[8].CLK
Clk0 => PMM_address[9].CLK
Clk0 => PMC_address[0].CLK
Clk0 => PMC_address[1].CLK
Clk0 => PMC_address[2].CLK
Clk0 => PMC_address[3].CLK
Clk0 => PMC_address[4].CLK
Clk0 => PMC_address[5].CLK
Clk0 => PMC_address[6].CLK
Clk0 => cache_insert[0].CLK
Clk0 => cache_insert[1].CLK
Clk0 => cache_insert[2].CLK
Clk0 => cache_insert[3].CLK
Clk0 => cache_insert[4].CLK
Clk0 => cache_insert[5].CLK
Clk0 => cache_insert[6].CLK
Clk0 => cache_insert[7].CLK
Clk0 => cache_insert[8].CLK
Clk0 => cache_insert[9].CLK
Clk0 => cache_insert[10].CLK
Clk0 => cache_insert[11].CLK
Clk0 => cache_insert[12].CLK
Clk0 => cache_insert[13].CLK
Clk0 => rd_n.CLK
Clk0 => blockReplace[0].CLK
Clk0 => blockReplace[1].CLK
Clk0 => blockReplace[2].CLK
Clk0 => we_n.CLK
Clk0 => stall~reg0.CLK
Clk0 => transfer_count[0].CLK
Clk0 => transfer_count[1].CLK
Clk0 => transfer_count[2].CLK
Clk0 => transfer_count[3].CLK
Clk0 => transfer_count[4].CLK
Clk0 => miss.CLK
Clk1 => Clk1.IN1
Clk2 => Clk2.IN1
DM_in[0] => ~NO_FANOUT~
DM_in[1] => ~NO_FANOUT~
DM_in[2] => ~NO_FANOUT~
DM_in[3] => ~NO_FANOUT~
DM_in[4] => ~NO_FANOUT~
DM_in[5] => ~NO_FANOUT~
DM_in[6] => ~NO_FANOUT~
DM_in[7] => ~NO_FANOUT~
DM_in[8] => ~NO_FANOUT~
DM_in[9] => ~NO_FANOUT~
DM_in[10] => ~NO_FANOUT~
DM_in[11] => ~NO_FANOUT~
DM_in[12] => ~NO_FANOUT~
DM_in[13] => ~NO_FANOUT~
wren_in => wren_in.IN1
Resetn => miss.OUTPUTSELECT
Resetn => transfer_count.OUTPUTSELECT
Resetn => transfer_count.OUTPUTSELECT
Resetn => transfer_count.OUTPUTSELECT
Resetn => transfer_count.OUTPUTSELECT
Resetn => transfer_count.OUTPUTSELECT
Resetn => stall.OUTPUTSELECT
Resetn => we_n.OUTPUTSELECT
Resetn => blockReplace.OUTPUTSELECT
Resetn => blockReplace.OUTPUTSELECT
Resetn => blockReplace.OUTPUTSELECT
Resetn => rd_n.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => wren.OUTPUTSELECT
Resetn => cam_addrs.OUTPUTSELECT
Resetn => cam_addrs.OUTPUTSELECT
Resetn => cam_addrs.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
stall <= stall~reg0.DB_MAX_OUTPUT_PORT_TYPE
PM_out[0] <= ahf_cache_v:my_rom_cache.port4
PM_out[1] <= ahf_cache_v:my_rom_cache.port4
PM_out[2] <= ahf_cache_v:my_rom_cache.port4
PM_out[3] <= ahf_cache_v:my_rom_cache.port4
PM_out[4] <= ahf_cache_v:my_rom_cache.port4
PM_out[5] <= ahf_cache_v:my_rom_cache.port4
PM_out[6] <= ahf_cache_v:my_rom_cache.port4
PM_out[7] <= ahf_cache_v:my_rom_cache.port4
PM_out[8] <= ahf_cache_v:my_rom_cache.port4
PM_out[9] <= ahf_cache_v:my_rom_cache.port4
PM_out[10] <= ahf_cache_v:my_rom_cache.port4
PM_out[11] <= ahf_cache_v:my_rom_cache.port4
PM_out[12] <= ahf_cache_v:my_rom_cache.port4
PM_out[13] <= ahf_cache_v:my_rom_cache.port4


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam
WE_n => cam_mem[0][9].IN1
WE_n => cam_mem[1][9].IN1
WE_n => cam_mem[2][9].IN1
WE_n => cam_mem[3][1].IN1
WE_n => cam_mem[4][0].IN1
WE_n => cam_mem[5][0].IN1
WE_n => cam_mem[6][0].IN1
WE_n => cam_mem[7][0].IN1
RD_n => Dout[0].OE
RD_n => Dout[1].OE
RD_n => Dout[2].OE
RD_n => Dout[3].OE
RD_n => Dout[4].OE
RD_n => Dout[5].OE
RD_n => Dout[6].OE
RD_n => Dout[7].OE
RD_n => Dout[8].OE
RD_n => Dout[9].OE
Din[0] => cam_mem[3][0].DATAIN
Din[0] => cam_mem[2][0].DATAIN
Din[0] => cam_mem[1][0].DATAIN
Din[0] => cam_mem[0][0].DATAIN
Din[0] => cam_mem[4][0].DATAIN
Din[0] => cam_mem[5][0].DATAIN
Din[0] => cam_mem[6][0].DATAIN
Din[0] => cam_mem[7][0].DATAIN
Din[1] => cam_mem[2][1].DATAIN
Din[1] => cam_mem[1][1].DATAIN
Din[1] => cam_mem[0][1].DATAIN
Din[1] => cam_mem[3][1].DATAIN
Din[1] => cam_mem[4][1].DATAIN
Din[1] => cam_mem[5][1].DATAIN
Din[1] => cam_mem[6][1].DATAIN
Din[1] => cam_mem[7][1].DATAIN
Din[2] => cam_mem[2][2].DATAIN
Din[2] => cam_mem[1][2].DATAIN
Din[2] => cam_mem[0][2].DATAIN
Din[2] => cam_mem[3][2].DATAIN
Din[2] => cam_mem[4][2].DATAIN
Din[2] => cam_mem[5][2].DATAIN
Din[2] => cam_mem[6][2].DATAIN
Din[2] => cam_mem[7][2].DATAIN
Din[3] => cam_mem[2][3].DATAIN
Din[3] => cam_mem[1][3].DATAIN
Din[3] => cam_mem[0][3].DATAIN
Din[3] => cam_mem[3][3].DATAIN
Din[3] => cam_mem[4][3].DATAIN
Din[3] => cam_mem[5][3].DATAIN
Din[3] => cam_mem[6][3].DATAIN
Din[3] => cam_mem[7][3].DATAIN
Din[4] => cam_mem[2][4].DATAIN
Din[4] => cam_mem[1][4].DATAIN
Din[4] => cam_mem[0][4].DATAIN
Din[4] => cam_mem[3][4].DATAIN
Din[4] => cam_mem[4][4].DATAIN
Din[4] => cam_mem[5][4].DATAIN
Din[4] => cam_mem[6][4].DATAIN
Din[4] => cam_mem[7][4].DATAIN
Din[5] => cam_mem[2][5].DATAIN
Din[5] => cam_mem[1][5].DATAIN
Din[5] => cam_mem[0][5].DATAIN
Din[5] => cam_mem[3][5].DATAIN
Din[5] => cam_mem[4][5].DATAIN
Din[5] => cam_mem[5][5].DATAIN
Din[5] => cam_mem[6][5].DATAIN
Din[5] => cam_mem[7][5].DATAIN
Din[6] => cam_mem[2][6].DATAIN
Din[6] => cam_mem[1][6].DATAIN
Din[6] => cam_mem[0][6].DATAIN
Din[6] => cam_mem[3][6].DATAIN
Din[6] => cam_mem[4][6].DATAIN
Din[6] => cam_mem[5][6].DATAIN
Din[6] => cam_mem[6][6].DATAIN
Din[6] => cam_mem[7][6].DATAIN
Din[7] => cam_mem[2][7].DATAIN
Din[7] => cam_mem[1][7].DATAIN
Din[7] => cam_mem[0][7].DATAIN
Din[7] => cam_mem[3][7].DATAIN
Din[7] => cam_mem[4][7].DATAIN
Din[7] => cam_mem[5][7].DATAIN
Din[7] => cam_mem[6][7].DATAIN
Din[7] => cam_mem[7][7].DATAIN
Din[8] => cam_mem[2][8].DATAIN
Din[8] => cam_mem[1][8].DATAIN
Din[8] => cam_mem[0][8].DATAIN
Din[8] => cam_mem[3][8].DATAIN
Din[8] => cam_mem[4][8].DATAIN
Din[8] => cam_mem[5][8].DATAIN
Din[8] => cam_mem[6][8].DATAIN
Din[8] => cam_mem[7][8].DATAIN
Din[9] => cam_mem[2][9].DATAIN
Din[9] => cam_mem[1][9].DATAIN
Din[9] => cam_mem[0][9].DATAIN
Din[9] => cam_mem[3][9].DATAIN
Din[9] => cam_mem[4][9].DATAIN
Din[9] => cam_mem[5][9].DATAIN
Din[9] => cam_mem[6][9].DATAIN
Din[9] => cam_mem[7][9].DATAIN
Argin[0] => Equal0.IN9
Argin[0] => Equal1.IN9
Argin[0] => Equal2.IN9
Argin[0] => Equal3.IN9
Argin[0] => Equal4.IN9
Argin[0] => Equal5.IN9
Argin[0] => Equal6.IN9
Argin[0] => Equal7.IN9
Argin[1] => Equal0.IN8
Argin[1] => Equal1.IN8
Argin[1] => Equal2.IN8
Argin[1] => Equal3.IN8
Argin[1] => Equal4.IN8
Argin[1] => Equal5.IN8
Argin[1] => Equal6.IN8
Argin[1] => Equal7.IN8
Argin[2] => Equal0.IN7
Argin[2] => Equal1.IN7
Argin[2] => Equal2.IN7
Argin[2] => Equal3.IN7
Argin[2] => Equal4.IN7
Argin[2] => Equal5.IN7
Argin[2] => Equal6.IN7
Argin[2] => Equal7.IN7
Argin[3] => Equal0.IN6
Argin[3] => Equal1.IN6
Argin[3] => Equal2.IN6
Argin[3] => Equal3.IN6
Argin[3] => Equal4.IN6
Argin[3] => Equal5.IN6
Argin[3] => Equal6.IN6
Argin[3] => Equal7.IN6
Argin[4] => Equal0.IN5
Argin[4] => Equal1.IN5
Argin[4] => Equal2.IN5
Argin[4] => Equal3.IN5
Argin[4] => Equal4.IN5
Argin[4] => Equal5.IN5
Argin[4] => Equal6.IN5
Argin[4] => Equal7.IN5
Argin[5] => Equal0.IN4
Argin[5] => Equal1.IN4
Argin[5] => Equal2.IN4
Argin[5] => Equal3.IN4
Argin[5] => Equal4.IN4
Argin[5] => Equal5.IN4
Argin[5] => Equal6.IN4
Argin[5] => Equal7.IN4
Argin[6] => Equal0.IN3
Argin[6] => Equal1.IN3
Argin[6] => Equal2.IN3
Argin[6] => Equal3.IN3
Argin[6] => Equal4.IN3
Argin[6] => Equal5.IN3
Argin[6] => Equal6.IN3
Argin[6] => Equal7.IN3
Argin[7] => Equal0.IN2
Argin[7] => Equal1.IN2
Argin[7] => Equal2.IN2
Argin[7] => Equal3.IN2
Argin[7] => Equal4.IN2
Argin[7] => Equal5.IN2
Argin[7] => Equal6.IN2
Argin[7] => Equal7.IN2
Argin[8] => Equal0.IN1
Argin[8] => Equal1.IN1
Argin[8] => Equal2.IN1
Argin[8] => Equal3.IN1
Argin[8] => Equal4.IN1
Argin[8] => Equal5.IN1
Argin[8] => Equal6.IN1
Argin[8] => Equal7.IN1
Argin[9] => Equal0.IN0
Argin[9] => Equal1.IN0
Argin[9] => Equal2.IN0
Argin[9] => Equal3.IN0
Argin[9] => Equal4.IN0
Argin[9] => Equal5.IN0
Argin[9] => Equal6.IN0
Argin[9] => Equal7.IN0
Addrs[0] => Decoder0.IN3
Addrs[0] => Mux0.IN2
Addrs[0] => Mux1.IN2
Addrs[0] => Mux2.IN2
Addrs[0] => Mux3.IN2
Addrs[0] => Mux4.IN2
Addrs[0] => Mux5.IN2
Addrs[0] => Mux6.IN2
Addrs[0] => Mux7.IN2
Addrs[0] => Mux8.IN2
Addrs[0] => Mux9.IN2
Addrs[1] => Decoder0.IN2
Addrs[1] => Mux0.IN1
Addrs[1] => Mux1.IN1
Addrs[1] => Mux2.IN1
Addrs[1] => Mux3.IN1
Addrs[1] => Mux4.IN1
Addrs[1] => Mux5.IN1
Addrs[1] => Mux6.IN1
Addrs[1] => Mux7.IN1
Addrs[1] => Mux8.IN1
Addrs[1] => Mux9.IN1
Addrs[2] => Decoder0.IN1
Addrs[2] => Mux0.IN0
Addrs[2] => Mux1.IN0
Addrs[2] => Mux2.IN0
Addrs[2] => Mux3.IN0
Addrs[2] => Mux4.IN0
Addrs[2] => Mux5.IN0
Addrs[2] => Mux6.IN0
Addrs[2] => Mux7.IN0
Addrs[2] => Mux8.IN0
Addrs[2] => Mux9.IN0
Dout[0] <= Dout[0].DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1].DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2].DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3].DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4].DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5].DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6].DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7].DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8].DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9].DB_MAX_OUTPUT_PORT_TYPE
Mbits[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
Mbits[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
Mbits[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
Mbits[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
Mbits[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
Mbits[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
Mbits[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
Mbits[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave1|ahf_crom_v:my_crom|ahf_rom1:my_rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave1|ahf_crom_v:my_crom|ahf_rom1:my_rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_a6a1:auto_generated.address_a[0]
address_a[1] => altsyncram_a6a1:auto_generated.address_a[1]
address_a[2] => altsyncram_a6a1:auto_generated.address_a[2]
address_a[3] => altsyncram_a6a1:auto_generated.address_a[3]
address_a[4] => altsyncram_a6a1:auto_generated.address_a[4]
address_a[5] => altsyncram_a6a1:auto_generated.address_a[5]
address_a[6] => altsyncram_a6a1:auto_generated.address_a[6]
address_a[7] => altsyncram_a6a1:auto_generated.address_a[7]
address_a[8] => altsyncram_a6a1:auto_generated.address_a[8]
address_a[9] => altsyncram_a6a1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_a6a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_a6a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_a6a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_a6a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_a6a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_a6a1:auto_generated.q_a[4]
q_a[5] <= altsyncram_a6a1:auto_generated.q_a[5]
q_a[6] <= altsyncram_a6a1:auto_generated.q_a[6]
q_a[7] <= altsyncram_a6a1:auto_generated.q_a[7]
q_a[8] <= altsyncram_a6a1:auto_generated.q_a[8]
q_a[9] <= altsyncram_a6a1:auto_generated.q_a[9]
q_a[10] <= altsyncram_a6a1:auto_generated.q_a[10]
q_a[11] <= altsyncram_a6a1:auto_generated.q_a[11]
q_a[12] <= altsyncram_a6a1:auto_generated.q_a[12]
q_a[13] <= altsyncram_a6a1:auto_generated.q_a[13]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave1|ahf_crom_v:my_crom|ahf_rom1:my_rom|altsyncram:altsyncram_component|altsyncram_a6a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave1|ahf_crom_v:my_crom|ahf_2to1Mux_v:my_mux
Sel => Decoder0.IN0
Din0[0] => Mux_out.DATAA
Din0[1] => Mux_out.DATAA
Din0[2] => Mux_out.DATAA
Din0[3] => Mux_out.DATAA
Din0[4] => Mux_out.DATAA
Din0[5] => Mux_out.DATAA
Din0[6] => Mux_out.DATAA
Din0[7] => Mux_out.DATAA
Din0[8] => Mux_out.DATAA
Din0[9] => Mux_out.DATAA
Din0[10] => Mux_out.DATAA
Din0[11] => Mux_out.DATAA
Din0[12] => Mux_out.DATAA
Din0[13] => Mux_out.DATAA
Din1[0] => Mux_out.DATAB
Din1[1] => Mux_out.DATAB
Din1[2] => Mux_out.DATAB
Din1[3] => Mux_out.DATAB
Din1[4] => Mux_out.DATAB
Din1[5] => Mux_out.DATAB
Din1[6] => Mux_out.DATAB
Din1[7] => Mux_out.DATAB
Din1[8] => Mux_out.DATAB
Din1[9] => Mux_out.DATAB
Din1[10] => Mux_out.DATAB
Din1[11] => Mux_out.DATAB
Din1[12] => Mux_out.DATAB
Din1[13] => Mux_out.DATAB
Mux_out[0] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[1] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[2] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[3] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[4] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[5] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[6] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[7] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[8] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[9] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[10] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[11] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[12] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[13] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave1|ahf_crom_v:my_crom|ahf_cache_v:my_rom_cache
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave1|ahf_crom_v:my_crom|ahf_cache_v:my_rom_cache|altsyncram:altsyncram_component
wren_a => altsyncram_h6g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_h6g1:auto_generated.data_a[0]
data_a[1] => altsyncram_h6g1:auto_generated.data_a[1]
data_a[2] => altsyncram_h6g1:auto_generated.data_a[2]
data_a[3] => altsyncram_h6g1:auto_generated.data_a[3]
data_a[4] => altsyncram_h6g1:auto_generated.data_a[4]
data_a[5] => altsyncram_h6g1:auto_generated.data_a[5]
data_a[6] => altsyncram_h6g1:auto_generated.data_a[6]
data_a[7] => altsyncram_h6g1:auto_generated.data_a[7]
data_a[8] => altsyncram_h6g1:auto_generated.data_a[8]
data_a[9] => altsyncram_h6g1:auto_generated.data_a[9]
data_a[10] => altsyncram_h6g1:auto_generated.data_a[10]
data_a[11] => altsyncram_h6g1:auto_generated.data_a[11]
data_a[12] => altsyncram_h6g1:auto_generated.data_a[12]
data_a[13] => altsyncram_h6g1:auto_generated.data_a[13]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_h6g1:auto_generated.address_a[0]
address_a[1] => altsyncram_h6g1:auto_generated.address_a[1]
address_a[2] => altsyncram_h6g1:auto_generated.address_a[2]
address_a[3] => altsyncram_h6g1:auto_generated.address_a[3]
address_a[4] => altsyncram_h6g1:auto_generated.address_a[4]
address_a[5] => altsyncram_h6g1:auto_generated.address_a[5]
address_a[6] => altsyncram_h6g1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_h6g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_h6g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_h6g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_h6g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_h6g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_h6g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_h6g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_h6g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_h6g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_h6g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_h6g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_h6g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_h6g1:auto_generated.q_a[11]
q_a[12] <= altsyncram_h6g1:auto_generated.q_a[12]
q_a[13] <= altsyncram_h6g1:auto_generated.q_a[13]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave1|ahf_crom_v:my_crom|ahf_cache_v:my_rom_cache|altsyncram:altsyncram_component|altsyncram_h6g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave1|ahf_crom_v:my_crom|ahf_8to3_enc:my_enc
x[0] => Decoder0.IN7
x[1] => Decoder0.IN6
x[2] => Decoder0.IN5
x[3] => Decoder0.IN4
x[4] => Decoder0.IN3
x[5] => Decoder0.IN2
x[6] => Decoder0.IN1
x[7] => Decoder0.IN0
y[0] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave1|ahf_cram_v:my_cram
PM_address[0] => PMC_address.DATAB
PM_address[1] => PMC_address.DATAB
PM_address[2] => PMC_address.DATAB
PM_address[3] => PMC_address.DATAB
PM_address[4] => PM_address[4].IN1
PM_address[5] => PM_address[5].IN1
PM_address[6] => PM_address[6].IN1
PM_address[7] => PM_address[7].IN1
PM_address[8] => PM_address[8].IN1
PM_address[9] => PM_address[9].IN1
PM_address[10] => PM_address[10].IN1
PM_address[11] => PM_address[11].IN1
PM_address[12] => PM_address[12].IN1
PM_address[13] => PM_address[13].IN1
Clk0 => din[0].CLK
Clk0 => din[1].CLK
Clk0 => din[2].CLK
Clk0 => din[3].CLK
Clk0 => din[4].CLK
Clk0 => din[5].CLK
Clk0 => din[6].CLK
Clk0 => din[7].CLK
Clk0 => din[8].CLK
Clk0 => din[9].CLK
Clk0 => PMM_address[0].CLK
Clk0 => PMM_address[1].CLK
Clk0 => PMM_address[2].CLK
Clk0 => PMM_address[3].CLK
Clk0 => PMM_address[4].CLK
Clk0 => PMM_address[5].CLK
Clk0 => PMM_address[6].CLK
Clk0 => PMM_address[7].CLK
Clk0 => PMM_address[8].CLK
Clk0 => PMM_address[9].CLK
Clk0 => cam_addrs[0].CLK
Clk0 => cam_addrs[1].CLK
Clk0 => cam_addrs[2].CLK
Clk0 => wren.CLK
Clk0 => PMC_address[0].CLK
Clk0 => PMC_address[1].CLK
Clk0 => PMC_address[2].CLK
Clk0 => PMC_address[3].CLK
Clk0 => PMC_address[4].CLK
Clk0 => PMC_address[5].CLK
Clk0 => PMC_address[6].CLK
Clk0 => cache_insert[0].CLK
Clk0 => cache_insert[1].CLK
Clk0 => cache_insert[2].CLK
Clk0 => cache_insert[3].CLK
Clk0 => cache_insert[4].CLK
Clk0 => cache_insert[5].CLK
Clk0 => cache_insert[6].CLK
Clk0 => cache_insert[7].CLK
Clk0 => cache_insert[8].CLK
Clk0 => cache_insert[9].CLK
Clk0 => cache_insert[10].CLK
Clk0 => cache_insert[11].CLK
Clk0 => cache_insert[12].CLK
Clk0 => cache_insert[13].CLK
Clk0 => rd_n.CLK
Clk0 => blockReplace[0].CLK
Clk0 => blockReplace[1].CLK
Clk0 => blockReplace[2].CLK
Clk0 => dirtyBitCheck[0].CLK
Clk0 => dirtyBitCheck[1].CLK
Clk0 => dirtyBitCheck[2].CLK
Clk0 => dirtyBitCheck[3].CLK
Clk0 => dirtyBitCheck[4].CLK
Clk0 => dirtyBitCheck[5].CLK
Clk0 => dirtyBitCheck[6].CLK
Clk0 => dirtyBitCheck[7].CLK
Clk0 => PM_wren.CLK
Clk0 => stall~reg0.CLK
Clk0 => we_n.CLK
Clk0 => transfer_count[0].CLK
Clk0 => transfer_count[1].CLK
Clk0 => transfer_count[2].CLK
Clk0 => transfer_count[3].CLK
Clk0 => transfer_count[4].CLK
Clk0 => miss.CLK
Clk1 => Clk1.IN1
Clk2 => Clk2.IN1
DM_in[0] => cache_insert.DATAB
DM_in[1] => cache_insert.DATAB
DM_in[2] => cache_insert.DATAB
DM_in[3] => cache_insert.DATAB
DM_in[4] => cache_insert.DATAB
DM_in[5] => cache_insert.DATAB
DM_in[6] => cache_insert.DATAB
DM_in[7] => cache_insert.DATAB
DM_in[8] => cache_insert.DATAB
DM_in[9] => cache_insert.DATAB
DM_in[10] => cache_insert.DATAB
DM_in[11] => cache_insert.DATAB
DM_in[12] => cache_insert.DATAB
DM_in[13] => cache_insert.DATAB
wren_in => wren_in.IN1
Resetn => miss.OUTPUTSELECT
Resetn => transfer_count.OUTPUTSELECT
Resetn => transfer_count.OUTPUTSELECT
Resetn => transfer_count.OUTPUTSELECT
Resetn => transfer_count.OUTPUTSELECT
Resetn => transfer_count.OUTPUTSELECT
Resetn => we_n.OUTPUTSELECT
Resetn => stall.OUTPUTSELECT
Resetn => PM_wren.OUTPUTSELECT
Resetn => dirtyBitCheck.OUTPUTSELECT
Resetn => dirtyBitCheck.OUTPUTSELECT
Resetn => dirtyBitCheck.OUTPUTSELECT
Resetn => dirtyBitCheck.OUTPUTSELECT
Resetn => dirtyBitCheck.OUTPUTSELECT
Resetn => dirtyBitCheck.OUTPUTSELECT
Resetn => dirtyBitCheck.OUTPUTSELECT
Resetn => dirtyBitCheck.OUTPUTSELECT
Resetn => blockReplace.OUTPUTSELECT
Resetn => blockReplace.OUTPUTSELECT
Resetn => blockReplace.OUTPUTSELECT
Resetn => rd_n.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => wren.OUTPUTSELECT
Resetn => cam_addrs.OUTPUTSELECT
Resetn => cam_addrs.OUTPUTSELECT
Resetn => cam_addrs.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
stall <= stall~reg0.DB_MAX_OUTPUT_PORT_TYPE
PM_out[0] <= PM_out[0].DB_MAX_OUTPUT_PORT_TYPE
PM_out[1] <= PM_out[1].DB_MAX_OUTPUT_PORT_TYPE
PM_out[2] <= PM_out[2].DB_MAX_OUTPUT_PORT_TYPE
PM_out[3] <= PM_out[3].DB_MAX_OUTPUT_PORT_TYPE
PM_out[4] <= PM_out[4].DB_MAX_OUTPUT_PORT_TYPE
PM_out[5] <= PM_out[5].DB_MAX_OUTPUT_PORT_TYPE
PM_out[6] <= PM_out[6].DB_MAX_OUTPUT_PORT_TYPE
PM_out[7] <= PM_out[7].DB_MAX_OUTPUT_PORT_TYPE
PM_out[8] <= PM_out[8].DB_MAX_OUTPUT_PORT_TYPE
PM_out[9] <= PM_out[9].DB_MAX_OUTPUT_PORT_TYPE
PM_out[10] <= PM_out[10].DB_MAX_OUTPUT_PORT_TYPE
PM_out[11] <= PM_out[11].DB_MAX_OUTPUT_PORT_TYPE
PM_out[12] <= PM_out[12].DB_MAX_OUTPUT_PORT_TYPE
PM_out[13] <= PM_out[13].DB_MAX_OUTPUT_PORT_TYPE


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam
WE_n => cam_mem[0][9].IN1
WE_n => cam_mem[1][9].IN1
WE_n => cam_mem[2][9].IN1
WE_n => cam_mem[3][1].IN1
WE_n => cam_mem[4][0].IN1
WE_n => cam_mem[5][0].IN1
WE_n => cam_mem[6][0].IN1
WE_n => cam_mem[7][0].IN1
RD_n => Dout[0].OE
RD_n => Dout[1].OE
RD_n => Dout[2].OE
RD_n => Dout[3].OE
RD_n => Dout[4].OE
RD_n => Dout[5].OE
RD_n => Dout[6].OE
RD_n => Dout[7].OE
RD_n => Dout[8].OE
RD_n => Dout[9].OE
Din[0] => cam_mem[3][0].DATAIN
Din[0] => cam_mem[2][0].DATAIN
Din[0] => cam_mem[1][0].DATAIN
Din[0] => cam_mem[0][0].DATAIN
Din[0] => cam_mem[4][0].DATAIN
Din[0] => cam_mem[5][0].DATAIN
Din[0] => cam_mem[6][0].DATAIN
Din[0] => cam_mem[7][0].DATAIN
Din[1] => cam_mem[2][1].DATAIN
Din[1] => cam_mem[1][1].DATAIN
Din[1] => cam_mem[0][1].DATAIN
Din[1] => cam_mem[3][1].DATAIN
Din[1] => cam_mem[4][1].DATAIN
Din[1] => cam_mem[5][1].DATAIN
Din[1] => cam_mem[6][1].DATAIN
Din[1] => cam_mem[7][1].DATAIN
Din[2] => cam_mem[2][2].DATAIN
Din[2] => cam_mem[1][2].DATAIN
Din[2] => cam_mem[0][2].DATAIN
Din[2] => cam_mem[3][2].DATAIN
Din[2] => cam_mem[4][2].DATAIN
Din[2] => cam_mem[5][2].DATAIN
Din[2] => cam_mem[6][2].DATAIN
Din[2] => cam_mem[7][2].DATAIN
Din[3] => cam_mem[2][3].DATAIN
Din[3] => cam_mem[1][3].DATAIN
Din[3] => cam_mem[0][3].DATAIN
Din[3] => cam_mem[3][3].DATAIN
Din[3] => cam_mem[4][3].DATAIN
Din[3] => cam_mem[5][3].DATAIN
Din[3] => cam_mem[6][3].DATAIN
Din[3] => cam_mem[7][3].DATAIN
Din[4] => cam_mem[2][4].DATAIN
Din[4] => cam_mem[1][4].DATAIN
Din[4] => cam_mem[0][4].DATAIN
Din[4] => cam_mem[3][4].DATAIN
Din[4] => cam_mem[4][4].DATAIN
Din[4] => cam_mem[5][4].DATAIN
Din[4] => cam_mem[6][4].DATAIN
Din[4] => cam_mem[7][4].DATAIN
Din[5] => cam_mem[2][5].DATAIN
Din[5] => cam_mem[1][5].DATAIN
Din[5] => cam_mem[0][5].DATAIN
Din[5] => cam_mem[3][5].DATAIN
Din[5] => cam_mem[4][5].DATAIN
Din[5] => cam_mem[5][5].DATAIN
Din[5] => cam_mem[6][5].DATAIN
Din[5] => cam_mem[7][5].DATAIN
Din[6] => cam_mem[2][6].DATAIN
Din[6] => cam_mem[1][6].DATAIN
Din[6] => cam_mem[0][6].DATAIN
Din[6] => cam_mem[3][6].DATAIN
Din[6] => cam_mem[4][6].DATAIN
Din[6] => cam_mem[5][6].DATAIN
Din[6] => cam_mem[6][6].DATAIN
Din[6] => cam_mem[7][6].DATAIN
Din[7] => cam_mem[2][7].DATAIN
Din[7] => cam_mem[1][7].DATAIN
Din[7] => cam_mem[0][7].DATAIN
Din[7] => cam_mem[3][7].DATAIN
Din[7] => cam_mem[4][7].DATAIN
Din[7] => cam_mem[5][7].DATAIN
Din[7] => cam_mem[6][7].DATAIN
Din[7] => cam_mem[7][7].DATAIN
Din[8] => cam_mem[2][8].DATAIN
Din[8] => cam_mem[1][8].DATAIN
Din[8] => cam_mem[0][8].DATAIN
Din[8] => cam_mem[3][8].DATAIN
Din[8] => cam_mem[4][8].DATAIN
Din[8] => cam_mem[5][8].DATAIN
Din[8] => cam_mem[6][8].DATAIN
Din[8] => cam_mem[7][8].DATAIN
Din[9] => cam_mem[2][9].DATAIN
Din[9] => cam_mem[1][9].DATAIN
Din[9] => cam_mem[0][9].DATAIN
Din[9] => cam_mem[3][9].DATAIN
Din[9] => cam_mem[4][9].DATAIN
Din[9] => cam_mem[5][9].DATAIN
Din[9] => cam_mem[6][9].DATAIN
Din[9] => cam_mem[7][9].DATAIN
Argin[0] => Equal0.IN9
Argin[0] => Equal1.IN9
Argin[0] => Equal2.IN9
Argin[0] => Equal3.IN9
Argin[0] => Equal4.IN9
Argin[0] => Equal5.IN9
Argin[0] => Equal6.IN9
Argin[0] => Equal7.IN9
Argin[1] => Equal0.IN8
Argin[1] => Equal1.IN8
Argin[1] => Equal2.IN8
Argin[1] => Equal3.IN8
Argin[1] => Equal4.IN8
Argin[1] => Equal5.IN8
Argin[1] => Equal6.IN8
Argin[1] => Equal7.IN8
Argin[2] => Equal0.IN7
Argin[2] => Equal1.IN7
Argin[2] => Equal2.IN7
Argin[2] => Equal3.IN7
Argin[2] => Equal4.IN7
Argin[2] => Equal5.IN7
Argin[2] => Equal6.IN7
Argin[2] => Equal7.IN7
Argin[3] => Equal0.IN6
Argin[3] => Equal1.IN6
Argin[3] => Equal2.IN6
Argin[3] => Equal3.IN6
Argin[3] => Equal4.IN6
Argin[3] => Equal5.IN6
Argin[3] => Equal6.IN6
Argin[3] => Equal7.IN6
Argin[4] => Equal0.IN5
Argin[4] => Equal1.IN5
Argin[4] => Equal2.IN5
Argin[4] => Equal3.IN5
Argin[4] => Equal4.IN5
Argin[4] => Equal5.IN5
Argin[4] => Equal6.IN5
Argin[4] => Equal7.IN5
Argin[5] => Equal0.IN4
Argin[5] => Equal1.IN4
Argin[5] => Equal2.IN4
Argin[5] => Equal3.IN4
Argin[5] => Equal4.IN4
Argin[5] => Equal5.IN4
Argin[5] => Equal6.IN4
Argin[5] => Equal7.IN4
Argin[6] => Equal0.IN3
Argin[6] => Equal1.IN3
Argin[6] => Equal2.IN3
Argin[6] => Equal3.IN3
Argin[6] => Equal4.IN3
Argin[6] => Equal5.IN3
Argin[6] => Equal6.IN3
Argin[6] => Equal7.IN3
Argin[7] => Equal0.IN2
Argin[7] => Equal1.IN2
Argin[7] => Equal2.IN2
Argin[7] => Equal3.IN2
Argin[7] => Equal4.IN2
Argin[7] => Equal5.IN2
Argin[7] => Equal6.IN2
Argin[7] => Equal7.IN2
Argin[8] => Equal0.IN1
Argin[8] => Equal1.IN1
Argin[8] => Equal2.IN1
Argin[8] => Equal3.IN1
Argin[8] => Equal4.IN1
Argin[8] => Equal5.IN1
Argin[8] => Equal6.IN1
Argin[8] => Equal7.IN1
Argin[9] => Equal0.IN0
Argin[9] => Equal1.IN0
Argin[9] => Equal2.IN0
Argin[9] => Equal3.IN0
Argin[9] => Equal4.IN0
Argin[9] => Equal5.IN0
Argin[9] => Equal6.IN0
Argin[9] => Equal7.IN0
Addrs[0] => Decoder0.IN3
Addrs[0] => Mux0.IN2
Addrs[0] => Mux1.IN2
Addrs[0] => Mux2.IN2
Addrs[0] => Mux3.IN2
Addrs[0] => Mux4.IN2
Addrs[0] => Mux5.IN2
Addrs[0] => Mux6.IN2
Addrs[0] => Mux7.IN2
Addrs[0] => Mux8.IN2
Addrs[0] => Mux9.IN2
Addrs[1] => Decoder0.IN2
Addrs[1] => Mux0.IN1
Addrs[1] => Mux1.IN1
Addrs[1] => Mux2.IN1
Addrs[1] => Mux3.IN1
Addrs[1] => Mux4.IN1
Addrs[1] => Mux5.IN1
Addrs[1] => Mux6.IN1
Addrs[1] => Mux7.IN1
Addrs[1] => Mux8.IN1
Addrs[1] => Mux9.IN1
Addrs[2] => Decoder0.IN1
Addrs[2] => Mux0.IN0
Addrs[2] => Mux1.IN0
Addrs[2] => Mux2.IN0
Addrs[2] => Mux3.IN0
Addrs[2] => Mux4.IN0
Addrs[2] => Mux5.IN0
Addrs[2] => Mux6.IN0
Addrs[2] => Mux7.IN0
Addrs[2] => Mux8.IN0
Addrs[2] => Mux9.IN0
Dout[0] <= Dout[0].DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1].DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2].DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3].DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4].DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5].DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6].DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7].DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8].DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9].DB_MAX_OUTPUT_PORT_TYPE
Mbits[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
Mbits[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
Mbits[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
Mbits[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
Mbits[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
Mbits[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
Mbits[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
Mbits[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave1|ahf_cram_v:my_cram|ahf_ram1:my_ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave1|ahf_cram_v:my_cram|ahf_ram1:my_ram|altsyncram:altsyncram_component
wren_a => altsyncram_hki1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_hki1:auto_generated.data_a[0]
data_a[1] => altsyncram_hki1:auto_generated.data_a[1]
data_a[2] => altsyncram_hki1:auto_generated.data_a[2]
data_a[3] => altsyncram_hki1:auto_generated.data_a[3]
data_a[4] => altsyncram_hki1:auto_generated.data_a[4]
data_a[5] => altsyncram_hki1:auto_generated.data_a[5]
data_a[6] => altsyncram_hki1:auto_generated.data_a[6]
data_a[7] => altsyncram_hki1:auto_generated.data_a[7]
data_a[8] => altsyncram_hki1:auto_generated.data_a[8]
data_a[9] => altsyncram_hki1:auto_generated.data_a[9]
data_a[10] => altsyncram_hki1:auto_generated.data_a[10]
data_a[11] => altsyncram_hki1:auto_generated.data_a[11]
data_a[12] => altsyncram_hki1:auto_generated.data_a[12]
data_a[13] => altsyncram_hki1:auto_generated.data_a[13]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_hki1:auto_generated.address_a[0]
address_a[1] => altsyncram_hki1:auto_generated.address_a[1]
address_a[2] => altsyncram_hki1:auto_generated.address_a[2]
address_a[3] => altsyncram_hki1:auto_generated.address_a[3]
address_a[4] => altsyncram_hki1:auto_generated.address_a[4]
address_a[5] => altsyncram_hki1:auto_generated.address_a[5]
address_a[6] => altsyncram_hki1:auto_generated.address_a[6]
address_a[7] => altsyncram_hki1:auto_generated.address_a[7]
address_a[8] => altsyncram_hki1:auto_generated.address_a[8]
address_a[9] => altsyncram_hki1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hki1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_hki1:auto_generated.q_a[0]
q_a[1] <= altsyncram_hki1:auto_generated.q_a[1]
q_a[2] <= altsyncram_hki1:auto_generated.q_a[2]
q_a[3] <= altsyncram_hki1:auto_generated.q_a[3]
q_a[4] <= altsyncram_hki1:auto_generated.q_a[4]
q_a[5] <= altsyncram_hki1:auto_generated.q_a[5]
q_a[6] <= altsyncram_hki1:auto_generated.q_a[6]
q_a[7] <= altsyncram_hki1:auto_generated.q_a[7]
q_a[8] <= altsyncram_hki1:auto_generated.q_a[8]
q_a[9] <= altsyncram_hki1:auto_generated.q_a[9]
q_a[10] <= altsyncram_hki1:auto_generated.q_a[10]
q_a[11] <= altsyncram_hki1:auto_generated.q_a[11]
q_a[12] <= altsyncram_hki1:auto_generated.q_a[12]
q_a[13] <= altsyncram_hki1:auto_generated.q_a[13]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave1|ahf_cram_v:my_cram|ahf_ram1:my_ram|altsyncram:altsyncram_component|altsyncram_hki1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave1|ahf_cram_v:my_cram|ahf_2to1Mux_v:my_mux
Sel => Decoder0.IN0
Din0[0] => Mux_out.DATAA
Din0[1] => Mux_out.DATAA
Din0[2] => Mux_out.DATAA
Din0[3] => Mux_out.DATAA
Din0[4] => Mux_out.DATAA
Din0[5] => Mux_out.DATAA
Din0[6] => Mux_out.DATAA
Din0[7] => Mux_out.DATAA
Din0[8] => Mux_out.DATAA
Din0[9] => Mux_out.DATAA
Din0[10] => Mux_out.DATAA
Din0[11] => Mux_out.DATAA
Din0[12] => Mux_out.DATAA
Din0[13] => Mux_out.DATAA
Din1[0] => Mux_out.DATAB
Din1[1] => Mux_out.DATAB
Din1[2] => Mux_out.DATAB
Din1[3] => Mux_out.DATAB
Din1[4] => Mux_out.DATAB
Din1[5] => Mux_out.DATAB
Din1[6] => Mux_out.DATAB
Din1[7] => Mux_out.DATAB
Din1[8] => Mux_out.DATAB
Din1[9] => Mux_out.DATAB
Din1[10] => Mux_out.DATAB
Din1[11] => Mux_out.DATAB
Din1[12] => Mux_out.DATAB
Din1[13] => Mux_out.DATAB
Mux_out[0] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[1] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[2] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[3] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[4] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[5] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[6] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[7] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[8] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[9] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[10] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[11] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[12] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[13] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave1|ahf_cram_v:my_cram|ahf_cache_v:my_rom_cache
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave1|ahf_cram_v:my_cram|ahf_cache_v:my_rom_cache|altsyncram:altsyncram_component
wren_a => altsyncram_h6g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_h6g1:auto_generated.data_a[0]
data_a[1] => altsyncram_h6g1:auto_generated.data_a[1]
data_a[2] => altsyncram_h6g1:auto_generated.data_a[2]
data_a[3] => altsyncram_h6g1:auto_generated.data_a[3]
data_a[4] => altsyncram_h6g1:auto_generated.data_a[4]
data_a[5] => altsyncram_h6g1:auto_generated.data_a[5]
data_a[6] => altsyncram_h6g1:auto_generated.data_a[6]
data_a[7] => altsyncram_h6g1:auto_generated.data_a[7]
data_a[8] => altsyncram_h6g1:auto_generated.data_a[8]
data_a[9] => altsyncram_h6g1:auto_generated.data_a[9]
data_a[10] => altsyncram_h6g1:auto_generated.data_a[10]
data_a[11] => altsyncram_h6g1:auto_generated.data_a[11]
data_a[12] => altsyncram_h6g1:auto_generated.data_a[12]
data_a[13] => altsyncram_h6g1:auto_generated.data_a[13]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_h6g1:auto_generated.address_a[0]
address_a[1] => altsyncram_h6g1:auto_generated.address_a[1]
address_a[2] => altsyncram_h6g1:auto_generated.address_a[2]
address_a[3] => altsyncram_h6g1:auto_generated.address_a[3]
address_a[4] => altsyncram_h6g1:auto_generated.address_a[4]
address_a[5] => altsyncram_h6g1:auto_generated.address_a[5]
address_a[6] => altsyncram_h6g1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_h6g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_h6g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_h6g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_h6g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_h6g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_h6g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_h6g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_h6g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_h6g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_h6g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_h6g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_h6g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_h6g1:auto_generated.q_a[11]
q_a[12] <= altsyncram_h6g1:auto_generated.q_a[12]
q_a[13] <= altsyncram_h6g1:auto_generated.q_a[13]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave1|ahf_cram_v:my_cram|ahf_cache_v:my_rom_cache|altsyncram:altsyncram_component|altsyncram_h6g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave1|ahf_cram_v:my_cram|ahf_8to3_enc:my_enc
x[0] => Decoder0.IN7
x[1] => Decoder0.IN6
x[2] => Decoder0.IN5
x[3] => Decoder0.IN4
x[4] => Decoder0.IN3
x[5] => Decoder0.IN2
x[6] => Decoder0.IN1
x[7] => Decoder0.IN0
y[0] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave2
Reset_pin => Reset_pin.IN2
Clk_pin0 => Rj1[0].CLK
Clk_pin0 => Rj1[1].CLK
Clk_pin0 => Rj1[2].CLK
Clk_pin0 => Rj1[3].CLK
Clk_pin0 => Rj1[4].CLK
Clk_pin0 => Rj1[5].CLK
Clk_pin0 => Rj1[6].CLK
Clk_pin0 => Rj1[7].CLK
Clk_pin0 => Rj1[8].CLK
Clk_pin0 => Rj1[9].CLK
Clk_pin0 => Rj1[10].CLK
Clk_pin0 => Rj1[11].CLK
Clk_pin0 => Rj1[12].CLK
Clk_pin0 => Rj1[13].CLK
Clk_pin0 => Rj1[14].CLK
Clk_pin0 => Rj1[15].CLK
Clk_pin0 => Rj1[16].CLK
Clk_pin0 => Rj1[17].CLK
Clk_pin0 => Rj1[18].CLK
Clk_pin0 => Rj1[19].CLK
Clk_pin0 => Rj1[20].CLK
Clk_pin0 => Rj1[21].CLK
Clk_pin0 => Rj1[22].CLK
Clk_pin0 => Rj1[23].CLK
Clk_pin0 => Rj1[24].CLK
Clk_pin0 => Rj1[25].CLK
Clk_pin0 => Rj1[26].CLK
Clk_pin0 => Rj1[27].CLK
Clk_pin0 => Rj1[28].CLK
Clk_pin0 => Rj1[29].CLK
Clk_pin0 => Rj1[30].CLK
Clk_pin0 => Rj1[31].CLK
Clk_pin0 => Rj2[0].CLK
Clk_pin0 => Rj2[1].CLK
Clk_pin0 => Rj2[2].CLK
Clk_pin0 => Rj2[3].CLK
Clk_pin0 => Rj2[4].CLK
Clk_pin0 => Rj2[5].CLK
Clk_pin0 => Rj2[6].CLK
Clk_pin0 => Rj2[7].CLK
Clk_pin0 => Rj2[8].CLK
Clk_pin0 => Rj2[9].CLK
Clk_pin0 => Rj2[10].CLK
Clk_pin0 => Rj2[11].CLK
Clk_pin0 => Rj2[12].CLK
Clk_pin0 => Rj2[13].CLK
Clk_pin0 => Rj2[14].CLK
Clk_pin0 => Rj2[15].CLK
Clk_pin0 => Rj2[16].CLK
Clk_pin0 => Rj2[17].CLK
Clk_pin0 => Rj2[18].CLK
Clk_pin0 => Rj2[19].CLK
Clk_pin0 => Rj2[20].CLK
Clk_pin0 => Rj2[21].CLK
Clk_pin0 => Rj2[22].CLK
Clk_pin0 => Rj2[23].CLK
Clk_pin0 => Rj2[24].CLK
Clk_pin0 => Rj2[25].CLK
Clk_pin0 => Rj2[26].CLK
Clk_pin0 => Rj2[27].CLK
Clk_pin0 => Rj2[28].CLK
Clk_pin0 => Rj2[29].CLK
Clk_pin0 => Rj2[30].CLK
Clk_pin0 => Rj2[31].CLK
Clk_pin0 => Rj3[0].CLK
Clk_pin0 => Rj3[1].CLK
Clk_pin0 => Rj3[2].CLK
Clk_pin0 => Rj3[3].CLK
Clk_pin0 => Rj3[4].CLK
Clk_pin0 => Rj3[5].CLK
Clk_pin0 => Rj3[6].CLK
Clk_pin0 => Rj3[7].CLK
Clk_pin0 => Rj3[8].CLK
Clk_pin0 => Rj3[9].CLK
Clk_pin0 => Rj3[10].CLK
Clk_pin0 => Rj3[11].CLK
Clk_pin0 => Rj3[12].CLK
Clk_pin0 => Rj3[13].CLK
Clk_pin0 => Rj3[14].CLK
Clk_pin0 => Rj3[15].CLK
Clk_pin0 => Rj3[16].CLK
Clk_pin0 => Rj3[17].CLK
Clk_pin0 => Rj3[18].CLK
Clk_pin0 => Rj3[19].CLK
Clk_pin0 => Rj3[20].CLK
Clk_pin0 => Rj3[21].CLK
Clk_pin0 => Rj3[22].CLK
Clk_pin0 => Rj3[23].CLK
Clk_pin0 => Rj3[24].CLK
Clk_pin0 => Rj3[25].CLK
Clk_pin0 => Rj3[26].CLK
Clk_pin0 => Rj3[27].CLK
Clk_pin0 => Rj3[28].CLK
Clk_pin0 => Rj3[29].CLK
Clk_pin0 => Rj3[30].CLK
Clk_pin0 => Rj3[31].CLK
Clk_pin0 => DM_in[0].CLK
Clk_pin0 => DM_in[1].CLK
Clk_pin0 => DM_in[2].CLK
Clk_pin0 => DM_in[3].CLK
Clk_pin0 => DM_in[4].CLK
Clk_pin0 => DM_in[5].CLK
Clk_pin0 => DM_in[6].CLK
Clk_pin0 => DM_in[7].CLK
Clk_pin0 => DM_in[8].CLK
Clk_pin0 => DM_in[9].CLK
Clk_pin0 => DM_in[10].CLK
Clk_pin0 => DM_in[11].CLK
Clk_pin0 => DM_in[12].CLK
Clk_pin0 => DM_in[13].CLK
Clk_pin0 => SP[0].CLK
Clk_pin0 => SP[1].CLK
Clk_pin0 => SP[2].CLK
Clk_pin0 => SP[3].CLK
Clk_pin0 => SP[4].CLK
Clk_pin0 => SP[5].CLK
Clk_pin0 => SP[6].CLK
Clk_pin0 => SP[7].CLK
Clk_pin0 => SP[8].CLK
Clk_pin0 => SP[9].CLK
Clk_pin0 => SP[10].CLK
Clk_pin0 => SP[11].CLK
Clk_pin0 => SP[12].CLK
Clk_pin0 => SP[13].CLK
Clk_pin0 => Data_out[0]~reg0.CLK
Clk_pin0 => Data_out[1]~reg0.CLK
Clk_pin0 => Data_out[2]~reg0.CLK
Clk_pin0 => Data_out[3]~reg0.CLK
Clk_pin0 => Data_out[4]~reg0.CLK
Clk_pin0 => Data_out[5]~reg0.CLK
Clk_pin0 => Data_out[6]~reg0.CLK
Clk_pin0 => Data_out[7]~reg0.CLK
Clk_pin0 => Data_out[8]~reg0.CLK
Clk_pin0 => Data_out[9]~reg0.CLK
Clk_pin0 => Data_out[10]~reg0.CLK
Clk_pin0 => Data_out[11]~reg0.CLK
Clk_pin0 => Data_out[12]~reg0.CLK
Clk_pin0 => Data_out[13]~reg0.CLK
Clk_pin0 => datastall.CLK
Clk_pin0 => Done_out~reg0.CLK
Clk_pin0 => PMeff[0].CLK
Clk_pin0 => PMeff[1].CLK
Clk_pin0 => PMeff[2].CLK
Clk_pin0 => PMeff[3].CLK
Clk_pin0 => PMeff[4].CLK
Clk_pin0 => PMeff[5].CLK
Clk_pin0 => PMeff[6].CLK
Clk_pin0 => PMeff[7].CLK
Clk_pin0 => PMeff[8].CLK
Clk_pin0 => PMeff[9].CLK
Clk_pin0 => PMeff[10].CLK
Clk_pin0 => PMeff[11].CLK
Clk_pin0 => PMeff[12].CLK
Clk_pin0 => PMeff[13].CLK
Clk_pin0 => TALUL[0].CLK
Clk_pin0 => TALUL[1].CLK
Clk_pin0 => TALUL[2].CLK
Clk_pin0 => TALUL[3].CLK
Clk_pin0 => TALUL[4].CLK
Clk_pin0 => TALUL[5].CLK
Clk_pin0 => TALUL[6].CLK
Clk_pin0 => TALUL[7].CLK
Clk_pin0 => TALUL[8].CLK
Clk_pin0 => TALUL[9].CLK
Clk_pin0 => TALUL[10].CLK
Clk_pin0 => TALUL[11].CLK
Clk_pin0 => TALUL[12].CLK
Clk_pin0 => TALUL[13].CLK
Clk_pin0 => MAX[0].CLK
Clk_pin0 => MAX[1].CLK
Clk_pin0 => MAX[2].CLK
Clk_pin0 => MAX[3].CLK
Clk_pin0 => MAX[4].CLK
Clk_pin0 => MAX[5].CLK
Clk_pin0 => MAX[6].CLK
Clk_pin0 => MAX[7].CLK
Clk_pin0 => MAX[8].CLK
Clk_pin0 => MAX[9].CLK
Clk_pin0 => MAX[10].CLK
Clk_pin0 => MAX[11].CLK
Clk_pin0 => MAX[12].CLK
Clk_pin0 => MAX[13].CLK
Clk_pin0 => MAB[0].CLK
Clk_pin0 => MAB[1].CLK
Clk_pin0 => MAB[2].CLK
Clk_pin0 => MAB[3].CLK
Clk_pin0 => MAB[4].CLK
Clk_pin0 => MAB[5].CLK
Clk_pin0 => MAB[6].CLK
Clk_pin0 => MAB[7].CLK
Clk_pin0 => MAB[8].CLK
Clk_pin0 => MAB[9].CLK
Clk_pin0 => MAB[10].CLK
Clk_pin0 => MAB[11].CLK
Clk_pin0 => MAB[12].CLK
Clk_pin0 => MAB[13].CLK
Clk_pin0 => TALUH[0].CLK
Clk_pin0 => TALUH[1].CLK
Clk_pin0 => TALUH[2].CLK
Clk_pin0 => TALUH[3].CLK
Clk_pin0 => TALUH[4].CLK
Clk_pin0 => TALUH[5].CLK
Clk_pin0 => TALUH[6].CLK
Clk_pin0 => TALUH[7].CLK
Clk_pin0 => TALUH[8].CLK
Clk_pin0 => TALUH[9].CLK
Clk_pin0 => TALUH[10].CLK
Clk_pin0 => TALUH[11].CLK
Clk_pin0 => TALUH[12].CLK
Clk_pin0 => TALUH[13].CLK
Clk_pin0 => TB[0].CLK
Clk_pin0 => TB[1].CLK
Clk_pin0 => TB[2].CLK
Clk_pin0 => TB[3].CLK
Clk_pin0 => TB[4].CLK
Clk_pin0 => TB[5].CLK
Clk_pin0 => TB[6].CLK
Clk_pin0 => TB[7].CLK
Clk_pin0 => TB[8].CLK
Clk_pin0 => TB[9].CLK
Clk_pin0 => TB[10].CLK
Clk_pin0 => TB[11].CLK
Clk_pin0 => TB[12].CLK
Clk_pin0 => TB[13].CLK
Clk_pin0 => TA[0].CLK
Clk_pin0 => TA[1].CLK
Clk_pin0 => TA[2].CLK
Clk_pin0 => TA[3].CLK
Clk_pin0 => TA[4].CLK
Clk_pin0 => TA[5].CLK
Clk_pin0 => TA[6].CLK
Clk_pin0 => TA[7].CLK
Clk_pin0 => TA[8].CLK
Clk_pin0 => TA[9].CLK
Clk_pin0 => TA[10].CLK
Clk_pin0 => TA[11].CLK
Clk_pin0 => TA[12].CLK
Clk_pin0 => TA[13].CLK
Clk_pin0 => Ri3[0].CLK
Clk_pin0 => Ri3[1].CLK
Clk_pin0 => Ri3[2].CLK
Clk_pin0 => Ri3[3].CLK
Clk_pin0 => Ri3[4].CLK
Clk_pin0 => Ri3[5].CLK
Clk_pin0 => Ri3[6].CLK
Clk_pin0 => Ri3[7].CLK
Clk_pin0 => Ri3[8].CLK
Clk_pin0 => Ri3[9].CLK
Clk_pin0 => Ri3[10].CLK
Clk_pin0 => Ri3[11].CLK
Clk_pin0 => Ri3[12].CLK
Clk_pin0 => Ri3[13].CLK
Clk_pin0 => Ri3[14].CLK
Clk_pin0 => Ri3[15].CLK
Clk_pin0 => Ri3[16].CLK
Clk_pin0 => Ri3[17].CLK
Clk_pin0 => Ri3[18].CLK
Clk_pin0 => Ri3[19].CLK
Clk_pin0 => Ri3[20].CLK
Clk_pin0 => Ri3[21].CLK
Clk_pin0 => Ri3[22].CLK
Clk_pin0 => Ri3[23].CLK
Clk_pin0 => Ri3[24].CLK
Clk_pin0 => Ri3[25].CLK
Clk_pin0 => Ri3[26].CLK
Clk_pin0 => Ri3[27].CLK
Clk_pin0 => Ri3[28].CLK
Clk_pin0 => Ri3[29].CLK
Clk_pin0 => Ri3[30].CLK
Clk_pin0 => Ri3[31].CLK
Clk_pin0 => Ri2[0].CLK
Clk_pin0 => Ri2[1].CLK
Clk_pin0 => Ri2[2].CLK
Clk_pin0 => Ri2[3].CLK
Clk_pin0 => Ri2[4].CLK
Clk_pin0 => Ri2[5].CLK
Clk_pin0 => Ri2[6].CLK
Clk_pin0 => Ri2[7].CLK
Clk_pin0 => Ri2[8].CLK
Clk_pin0 => Ri2[9].CLK
Clk_pin0 => Ri2[10].CLK
Clk_pin0 => Ri2[11].CLK
Clk_pin0 => Ri2[12].CLK
Clk_pin0 => Ri2[13].CLK
Clk_pin0 => Ri2[14].CLK
Clk_pin0 => Ri2[15].CLK
Clk_pin0 => Ri2[16].CLK
Clk_pin0 => Ri2[17].CLK
Clk_pin0 => Ri2[18].CLK
Clk_pin0 => Ri2[19].CLK
Clk_pin0 => Ri2[20].CLK
Clk_pin0 => Ri2[21].CLK
Clk_pin0 => Ri2[22].CLK
Clk_pin0 => Ri2[23].CLK
Clk_pin0 => Ri2[24].CLK
Clk_pin0 => Ri2[25].CLK
Clk_pin0 => Ri2[26].CLK
Clk_pin0 => Ri2[27].CLK
Clk_pin0 => Ri2[28].CLK
Clk_pin0 => Ri2[29].CLK
Clk_pin0 => Ri2[30].CLK
Clk_pin0 => Ri2[31].CLK
Clk_pin0 => Ri1[0].CLK
Clk_pin0 => Ri1[1].CLK
Clk_pin0 => Ri1[2].CLK
Clk_pin0 => Ri1[3].CLK
Clk_pin0 => Ri1[4].CLK
Clk_pin0 => Ri1[5].CLK
Clk_pin0 => Ri1[6].CLK
Clk_pin0 => Ri1[7].CLK
Clk_pin0 => Ri1[8].CLK
Clk_pin0 => Ri1[9].CLK
Clk_pin0 => Ri1[10].CLK
Clk_pin0 => Ri1[11].CLK
Clk_pin0 => Ri1[12].CLK
Clk_pin0 => Ri1[13].CLK
Clk_pin0 => Ri1[14].CLK
Clk_pin0 => Ri1[15].CLK
Clk_pin0 => Ri1[16].CLK
Clk_pin0 => Ri1[17].CLK
Clk_pin0 => Ri1[18].CLK
Clk_pin0 => Ri1[19].CLK
Clk_pin0 => Ri1[20].CLK
Clk_pin0 => Ri1[21].CLK
Clk_pin0 => Ri1[22].CLK
Clk_pin0 => Ri1[23].CLK
Clk_pin0 => Ri1[24].CLK
Clk_pin0 => Ri1[25].CLK
Clk_pin0 => Ri1[26].CLK
Clk_pin0 => Ri1[27].CLK
Clk_pin0 => Ri1[28].CLK
Clk_pin0 => Ri1[29].CLK
Clk_pin0 => Ri1[30].CLK
Clk_pin0 => Ri1[31].CLK
Clk_pin0 => TSR[4].CLK
Clk_pin0 => TSR[5].CLK
Clk_pin0 => TSR[6].CLK
Clk_pin0 => TSR[7].CLK
Clk_pin0 => SR[4].CLK
Clk_pin0 => SR[5].CLK
Clk_pin0 => SR[6].CLK
Clk_pin0 => SR[7].CLK
Clk_pin0 => MAeff[0].CLK
Clk_pin0 => MAeff[1].CLK
Clk_pin0 => MAeff[2].CLK
Clk_pin0 => MAeff[3].CLK
Clk_pin0 => MAeff[4].CLK
Clk_pin0 => MAeff[5].CLK
Clk_pin0 => MAeff[6].CLK
Clk_pin0 => MAeff[7].CLK
Clk_pin0 => MAeff[8].CLK
Clk_pin0 => MAeff[9].CLK
Clk_pin0 => MAeff[10].CLK
Clk_pin0 => MAeff[11].CLK
Clk_pin0 => MAeff[12].CLK
Clk_pin0 => MAeff[13].CLK
Clk_pin0 => holdReg[0].CLK
Clk_pin0 => holdReg[1].CLK
Clk_pin0 => holdReg[2].CLK
Clk_pin0 => holdReg[3].CLK
Clk_pin0 => holdReg[4].CLK
Clk_pin0 => WR_DM.CLK
Clk_pin0 => IR3[0].CLK
Clk_pin0 => IR3[1].CLK
Clk_pin0 => IR3[2].CLK
Clk_pin0 => IR3[3].CLK
Clk_pin0 => IR3[4].CLK
Clk_pin0 => IR3[5].CLK
Clk_pin0 => IR3[6].CLK
Clk_pin0 => IR3[7].CLK
Clk_pin0 => IR3[8].CLK
Clk_pin0 => IR3[9].CLK
Clk_pin0 => IR3[10].CLK
Clk_pin0 => IR3[11].CLK
Clk_pin0 => IR3[12].CLK
Clk_pin0 => IR3[13].CLK
Clk_pin0 => IR2[0].CLK
Clk_pin0 => IR2[1].CLK
Clk_pin0 => IR2[2].CLK
Clk_pin0 => IR2[3].CLK
Clk_pin0 => IR2[4].CLK
Clk_pin0 => IR2[5].CLK
Clk_pin0 => IR2[6].CLK
Clk_pin0 => IR2[7].CLK
Clk_pin0 => IR2[8].CLK
Clk_pin0 => IR2[9].CLK
Clk_pin0 => IR2[10].CLK
Clk_pin0 => IR2[11].CLK
Clk_pin0 => IR2[12].CLK
Clk_pin0 => IR2[13].CLK
Clk_pin0 => IR1[0].CLK
Clk_pin0 => IR1[1].CLK
Clk_pin0 => IR1[2].CLK
Clk_pin0 => IR1[3].CLK
Clk_pin0 => IR1[4].CLK
Clk_pin0 => IR1[5].CLK
Clk_pin0 => IR1[6].CLK
Clk_pin0 => IR1[7].CLK
Clk_pin0 => IR1[8].CLK
Clk_pin0 => IR1[9].CLK
Clk_pin0 => IR1[10].CLK
Clk_pin0 => IR1[11].CLK
Clk_pin0 => IR1[12].CLK
Clk_pin0 => IR1[13].CLK
Clk_pin0 => stall_mc3.CLK
Clk_pin0 => stall_mc2.CLK
Clk_pin0 => stall_mc1.CLK
Clk_pin0 => stall_mc0.CLK
Clk_pin0 => R[0][0].CLK
Clk_pin0 => R[0][1].CLK
Clk_pin0 => R[0][2].CLK
Clk_pin0 => R[0][3].CLK
Clk_pin0 => R[0][4].CLK
Clk_pin0 => R[0][5].CLK
Clk_pin0 => R[0][6].CLK
Clk_pin0 => R[0][7].CLK
Clk_pin0 => R[0][8].CLK
Clk_pin0 => R[0][9].CLK
Clk_pin0 => R[0][10].CLK
Clk_pin0 => R[0][11].CLK
Clk_pin0 => R[0][12].CLK
Clk_pin0 => R[0][13].CLK
Clk_pin0 => R[1][0].CLK
Clk_pin0 => R[1][1].CLK
Clk_pin0 => R[1][2].CLK
Clk_pin0 => R[1][3].CLK
Clk_pin0 => R[1][4].CLK
Clk_pin0 => R[1][5].CLK
Clk_pin0 => R[1][6].CLK
Clk_pin0 => R[1][7].CLK
Clk_pin0 => R[1][8].CLK
Clk_pin0 => R[1][9].CLK
Clk_pin0 => R[1][10].CLK
Clk_pin0 => R[1][11].CLK
Clk_pin0 => R[1][12].CLK
Clk_pin0 => R[1][13].CLK
Clk_pin0 => R[2][0].CLK
Clk_pin0 => R[2][1].CLK
Clk_pin0 => R[2][2].CLK
Clk_pin0 => R[2][3].CLK
Clk_pin0 => R[2][4].CLK
Clk_pin0 => R[2][5].CLK
Clk_pin0 => R[2][6].CLK
Clk_pin0 => R[2][7].CLK
Clk_pin0 => R[2][8].CLK
Clk_pin0 => R[2][9].CLK
Clk_pin0 => R[2][10].CLK
Clk_pin0 => R[2][11].CLK
Clk_pin0 => R[2][12].CLK
Clk_pin0 => R[2][13].CLK
Clk_pin0 => R[3][0].CLK
Clk_pin0 => R[3][1].CLK
Clk_pin0 => R[3][2].CLK
Clk_pin0 => R[3][3].CLK
Clk_pin0 => R[3][4].CLK
Clk_pin0 => R[3][5].CLK
Clk_pin0 => R[3][6].CLK
Clk_pin0 => R[3][7].CLK
Clk_pin0 => R[3][8].CLK
Clk_pin0 => R[3][9].CLK
Clk_pin0 => R[3][10].CLK
Clk_pin0 => R[3][11].CLK
Clk_pin0 => R[3][12].CLK
Clk_pin0 => R[3][13].CLK
Clk_pin0 => R[4][0].CLK
Clk_pin0 => R[4][1].CLK
Clk_pin0 => R[4][2].CLK
Clk_pin0 => R[4][3].CLK
Clk_pin0 => R[4][4].CLK
Clk_pin0 => R[4][5].CLK
Clk_pin0 => R[4][6].CLK
Clk_pin0 => R[4][7].CLK
Clk_pin0 => R[4][8].CLK
Clk_pin0 => R[4][9].CLK
Clk_pin0 => R[4][10].CLK
Clk_pin0 => R[4][11].CLK
Clk_pin0 => R[4][12].CLK
Clk_pin0 => R[4][13].CLK
Clk_pin0 => R[5][0].CLK
Clk_pin0 => R[5][1].CLK
Clk_pin0 => R[5][2].CLK
Clk_pin0 => R[5][3].CLK
Clk_pin0 => R[5][4].CLK
Clk_pin0 => R[5][5].CLK
Clk_pin0 => R[5][6].CLK
Clk_pin0 => R[5][7].CLK
Clk_pin0 => R[5][8].CLK
Clk_pin0 => R[5][9].CLK
Clk_pin0 => R[5][10].CLK
Clk_pin0 => R[5][11].CLK
Clk_pin0 => R[5][12].CLK
Clk_pin0 => R[5][13].CLK
Clk_pin0 => R[6][0].CLK
Clk_pin0 => R[6][1].CLK
Clk_pin0 => R[6][2].CLK
Clk_pin0 => R[6][3].CLK
Clk_pin0 => R[6][4].CLK
Clk_pin0 => R[6][5].CLK
Clk_pin0 => R[6][6].CLK
Clk_pin0 => R[6][7].CLK
Clk_pin0 => R[6][8].CLK
Clk_pin0 => R[6][9].CLK
Clk_pin0 => R[6][10].CLK
Clk_pin0 => R[6][11].CLK
Clk_pin0 => R[6][12].CLK
Clk_pin0 => R[6][13].CLK
Clk_pin0 => R[7][0].CLK
Clk_pin0 => R[7][1].CLK
Clk_pin0 => R[7][2].CLK
Clk_pin0 => R[7][3].CLK
Clk_pin0 => R[7][4].CLK
Clk_pin0 => R[7][5].CLK
Clk_pin0 => R[7][6].CLK
Clk_pin0 => R[7][7].CLK
Clk_pin0 => R[7][8].CLK
Clk_pin0 => R[7][9].CLK
Clk_pin0 => R[7][10].CLK
Clk_pin0 => R[7][11].CLK
Clk_pin0 => R[7][12].CLK
Clk_pin0 => R[7][13].CLK
Clk_pin0 => R[8][0].CLK
Clk_pin0 => R[8][1].CLK
Clk_pin0 => R[8][2].CLK
Clk_pin0 => R[8][3].CLK
Clk_pin0 => R[8][4].CLK
Clk_pin0 => R[8][5].CLK
Clk_pin0 => R[8][6].CLK
Clk_pin0 => R[8][7].CLK
Clk_pin0 => R[8][8].CLK
Clk_pin0 => R[8][9].CLK
Clk_pin0 => R[8][10].CLK
Clk_pin0 => R[8][11].CLK
Clk_pin0 => R[8][12].CLK
Clk_pin0 => R[8][13].CLK
Clk_pin0 => R[9][0].CLK
Clk_pin0 => R[9][1].CLK
Clk_pin0 => R[9][2].CLK
Clk_pin0 => R[9][3].CLK
Clk_pin0 => R[9][4].CLK
Clk_pin0 => R[9][5].CLK
Clk_pin0 => R[9][6].CLK
Clk_pin0 => R[9][7].CLK
Clk_pin0 => R[9][8].CLK
Clk_pin0 => R[9][9].CLK
Clk_pin0 => R[9][10].CLK
Clk_pin0 => R[9][11].CLK
Clk_pin0 => R[9][12].CLK
Clk_pin0 => R[9][13].CLK
Clk_pin0 => R[10][0].CLK
Clk_pin0 => R[10][1].CLK
Clk_pin0 => R[10][2].CLK
Clk_pin0 => R[10][3].CLK
Clk_pin0 => R[10][4].CLK
Clk_pin0 => R[10][5].CLK
Clk_pin0 => R[10][6].CLK
Clk_pin0 => R[10][7].CLK
Clk_pin0 => R[10][8].CLK
Clk_pin0 => R[10][9].CLK
Clk_pin0 => R[10][10].CLK
Clk_pin0 => R[10][11].CLK
Clk_pin0 => R[10][12].CLK
Clk_pin0 => R[10][13].CLK
Clk_pin0 => R[11][0].CLK
Clk_pin0 => R[11][1].CLK
Clk_pin0 => R[11][2].CLK
Clk_pin0 => R[11][3].CLK
Clk_pin0 => R[11][4].CLK
Clk_pin0 => R[11][5].CLK
Clk_pin0 => R[11][6].CLK
Clk_pin0 => R[11][7].CLK
Clk_pin0 => R[11][8].CLK
Clk_pin0 => R[11][9].CLK
Clk_pin0 => R[11][10].CLK
Clk_pin0 => R[11][11].CLK
Clk_pin0 => R[11][12].CLK
Clk_pin0 => R[11][13].CLK
Clk_pin0 => R[12][0].CLK
Clk_pin0 => R[12][1].CLK
Clk_pin0 => R[12][2].CLK
Clk_pin0 => R[12][3].CLK
Clk_pin0 => R[12][4].CLK
Clk_pin0 => R[12][5].CLK
Clk_pin0 => R[12][6].CLK
Clk_pin0 => R[12][7].CLK
Clk_pin0 => R[12][8].CLK
Clk_pin0 => R[12][9].CLK
Clk_pin0 => R[12][10].CLK
Clk_pin0 => R[12][11].CLK
Clk_pin0 => R[12][12].CLK
Clk_pin0 => R[12][13].CLK
Clk_pin0 => R[13][0].CLK
Clk_pin0 => R[13][1].CLK
Clk_pin0 => R[13][2].CLK
Clk_pin0 => R[13][3].CLK
Clk_pin0 => R[13][4].CLK
Clk_pin0 => R[13][5].CLK
Clk_pin0 => R[13][6].CLK
Clk_pin0 => R[13][7].CLK
Clk_pin0 => R[13][8].CLK
Clk_pin0 => R[13][9].CLK
Clk_pin0 => R[13][10].CLK
Clk_pin0 => R[13][11].CLK
Clk_pin0 => R[13][12].CLK
Clk_pin0 => R[13][13].CLK
Clk_pin0 => R[14][0].CLK
Clk_pin0 => R[14][1].CLK
Clk_pin0 => R[14][2].CLK
Clk_pin0 => R[14][3].CLK
Clk_pin0 => R[14][4].CLK
Clk_pin0 => R[14][5].CLK
Clk_pin0 => R[14][6].CLK
Clk_pin0 => R[14][7].CLK
Clk_pin0 => R[14][8].CLK
Clk_pin0 => R[14][9].CLK
Clk_pin0 => R[14][10].CLK
Clk_pin0 => R[14][11].CLK
Clk_pin0 => R[14][12].CLK
Clk_pin0 => R[14][13].CLK
Clk_pin0 => R[15][0].CLK
Clk_pin0 => R[15][1].CLK
Clk_pin0 => R[15][2].CLK
Clk_pin0 => R[15][3].CLK
Clk_pin0 => R[15][4].CLK
Clk_pin0 => R[15][5].CLK
Clk_pin0 => R[15][6].CLK
Clk_pin0 => R[15][7].CLK
Clk_pin0 => R[15][8].CLK
Clk_pin0 => R[15][9].CLK
Clk_pin0 => R[15][10].CLK
Clk_pin0 => R[15][11].CLK
Clk_pin0 => R[15][12].CLK
Clk_pin0 => R[15][13].CLK
Clk_pin0 => R[16][0].CLK
Clk_pin0 => R[16][1].CLK
Clk_pin0 => R[16][2].CLK
Clk_pin0 => R[16][3].CLK
Clk_pin0 => R[16][4].CLK
Clk_pin0 => R[16][5].CLK
Clk_pin0 => R[16][6].CLK
Clk_pin0 => R[16][7].CLK
Clk_pin0 => R[16][8].CLK
Clk_pin0 => R[16][9].CLK
Clk_pin0 => R[16][10].CLK
Clk_pin0 => R[16][11].CLK
Clk_pin0 => R[16][12].CLK
Clk_pin0 => R[16][13].CLK
Clk_pin0 => R[17][0].CLK
Clk_pin0 => R[17][1].CLK
Clk_pin0 => R[17][2].CLK
Clk_pin0 => R[17][3].CLK
Clk_pin0 => R[17][4].CLK
Clk_pin0 => R[17][5].CLK
Clk_pin0 => R[17][6].CLK
Clk_pin0 => R[17][7].CLK
Clk_pin0 => R[17][8].CLK
Clk_pin0 => R[17][9].CLK
Clk_pin0 => R[17][10].CLK
Clk_pin0 => R[17][11].CLK
Clk_pin0 => R[17][12].CLK
Clk_pin0 => R[17][13].CLK
Clk_pin0 => R[18][0].CLK
Clk_pin0 => R[18][1].CLK
Clk_pin0 => R[18][2].CLK
Clk_pin0 => R[18][3].CLK
Clk_pin0 => R[18][4].CLK
Clk_pin0 => R[18][5].CLK
Clk_pin0 => R[18][6].CLK
Clk_pin0 => R[18][7].CLK
Clk_pin0 => R[18][8].CLK
Clk_pin0 => R[18][9].CLK
Clk_pin0 => R[18][10].CLK
Clk_pin0 => R[18][11].CLK
Clk_pin0 => R[18][12].CLK
Clk_pin0 => R[18][13].CLK
Clk_pin0 => R[19][0].CLK
Clk_pin0 => R[19][1].CLK
Clk_pin0 => R[19][2].CLK
Clk_pin0 => R[19][3].CLK
Clk_pin0 => R[19][4].CLK
Clk_pin0 => R[19][5].CLK
Clk_pin0 => R[19][6].CLK
Clk_pin0 => R[19][7].CLK
Clk_pin0 => R[19][8].CLK
Clk_pin0 => R[19][9].CLK
Clk_pin0 => R[19][10].CLK
Clk_pin0 => R[19][11].CLK
Clk_pin0 => R[19][12].CLK
Clk_pin0 => R[19][13].CLK
Clk_pin0 => R[20][0].CLK
Clk_pin0 => R[20][1].CLK
Clk_pin0 => R[20][2].CLK
Clk_pin0 => R[20][3].CLK
Clk_pin0 => R[20][4].CLK
Clk_pin0 => R[20][5].CLK
Clk_pin0 => R[20][6].CLK
Clk_pin0 => R[20][7].CLK
Clk_pin0 => R[20][8].CLK
Clk_pin0 => R[20][9].CLK
Clk_pin0 => R[20][10].CLK
Clk_pin0 => R[20][11].CLK
Clk_pin0 => R[20][12].CLK
Clk_pin0 => R[20][13].CLK
Clk_pin0 => R[21][0].CLK
Clk_pin0 => R[21][1].CLK
Clk_pin0 => R[21][2].CLK
Clk_pin0 => R[21][3].CLK
Clk_pin0 => R[21][4].CLK
Clk_pin0 => R[21][5].CLK
Clk_pin0 => R[21][6].CLK
Clk_pin0 => R[21][7].CLK
Clk_pin0 => R[21][8].CLK
Clk_pin0 => R[21][9].CLK
Clk_pin0 => R[21][10].CLK
Clk_pin0 => R[21][11].CLK
Clk_pin0 => R[21][12].CLK
Clk_pin0 => R[21][13].CLK
Clk_pin0 => R[22][0].CLK
Clk_pin0 => R[22][1].CLK
Clk_pin0 => R[22][2].CLK
Clk_pin0 => R[22][3].CLK
Clk_pin0 => R[22][4].CLK
Clk_pin0 => R[22][5].CLK
Clk_pin0 => R[22][6].CLK
Clk_pin0 => R[22][7].CLK
Clk_pin0 => R[22][8].CLK
Clk_pin0 => R[22][9].CLK
Clk_pin0 => R[22][10].CLK
Clk_pin0 => R[22][11].CLK
Clk_pin0 => R[22][12].CLK
Clk_pin0 => R[22][13].CLK
Clk_pin0 => R[23][0].CLK
Clk_pin0 => R[23][1].CLK
Clk_pin0 => R[23][2].CLK
Clk_pin0 => R[23][3].CLK
Clk_pin0 => R[23][4].CLK
Clk_pin0 => R[23][5].CLK
Clk_pin0 => R[23][6].CLK
Clk_pin0 => R[23][7].CLK
Clk_pin0 => R[23][8].CLK
Clk_pin0 => R[23][9].CLK
Clk_pin0 => R[23][10].CLK
Clk_pin0 => R[23][11].CLK
Clk_pin0 => R[23][12].CLK
Clk_pin0 => R[23][13].CLK
Clk_pin0 => R[24][0].CLK
Clk_pin0 => R[24][1].CLK
Clk_pin0 => R[24][2].CLK
Clk_pin0 => R[24][3].CLK
Clk_pin0 => R[24][4].CLK
Clk_pin0 => R[24][5].CLK
Clk_pin0 => R[24][6].CLK
Clk_pin0 => R[24][7].CLK
Clk_pin0 => R[24][8].CLK
Clk_pin0 => R[24][9].CLK
Clk_pin0 => R[24][10].CLK
Clk_pin0 => R[24][11].CLK
Clk_pin0 => R[24][12].CLK
Clk_pin0 => R[24][13].CLK
Clk_pin0 => R[25][0].CLK
Clk_pin0 => R[25][1].CLK
Clk_pin0 => R[25][2].CLK
Clk_pin0 => R[25][3].CLK
Clk_pin0 => R[25][4].CLK
Clk_pin0 => R[25][5].CLK
Clk_pin0 => R[25][6].CLK
Clk_pin0 => R[25][7].CLK
Clk_pin0 => R[25][8].CLK
Clk_pin0 => R[25][9].CLK
Clk_pin0 => R[25][10].CLK
Clk_pin0 => R[25][11].CLK
Clk_pin0 => R[25][12].CLK
Clk_pin0 => R[25][13].CLK
Clk_pin0 => R[26][0].CLK
Clk_pin0 => R[26][1].CLK
Clk_pin0 => R[26][2].CLK
Clk_pin0 => R[26][3].CLK
Clk_pin0 => R[26][4].CLK
Clk_pin0 => R[26][5].CLK
Clk_pin0 => R[26][6].CLK
Clk_pin0 => R[26][7].CLK
Clk_pin0 => R[26][8].CLK
Clk_pin0 => R[26][9].CLK
Clk_pin0 => R[26][10].CLK
Clk_pin0 => R[26][11].CLK
Clk_pin0 => R[26][12].CLK
Clk_pin0 => R[26][13].CLK
Clk_pin0 => R[27][0].CLK
Clk_pin0 => R[27][1].CLK
Clk_pin0 => R[27][2].CLK
Clk_pin0 => R[27][3].CLK
Clk_pin0 => R[27][4].CLK
Clk_pin0 => R[27][5].CLK
Clk_pin0 => R[27][6].CLK
Clk_pin0 => R[27][7].CLK
Clk_pin0 => R[27][8].CLK
Clk_pin0 => R[27][9].CLK
Clk_pin0 => R[27][10].CLK
Clk_pin0 => R[27][11].CLK
Clk_pin0 => R[27][12].CLK
Clk_pin0 => R[27][13].CLK
Clk_pin0 => R[28][0].CLK
Clk_pin0 => R[28][1].CLK
Clk_pin0 => R[28][2].CLK
Clk_pin0 => R[28][3].CLK
Clk_pin0 => R[28][4].CLK
Clk_pin0 => R[28][5].CLK
Clk_pin0 => R[28][6].CLK
Clk_pin0 => R[28][7].CLK
Clk_pin0 => R[28][8].CLK
Clk_pin0 => R[28][9].CLK
Clk_pin0 => R[28][10].CLK
Clk_pin0 => R[28][11].CLK
Clk_pin0 => R[28][12].CLK
Clk_pin0 => R[28][13].CLK
Clk_pin0 => R[29][0].CLK
Clk_pin0 => R[29][1].CLK
Clk_pin0 => R[29][2].CLK
Clk_pin0 => R[29][3].CLK
Clk_pin0 => R[29][4].CLK
Clk_pin0 => R[29][5].CLK
Clk_pin0 => R[29][6].CLK
Clk_pin0 => R[29][7].CLK
Clk_pin0 => R[29][8].CLK
Clk_pin0 => R[29][9].CLK
Clk_pin0 => R[29][10].CLK
Clk_pin0 => R[29][11].CLK
Clk_pin0 => R[29][12].CLK
Clk_pin0 => R[29][13].CLK
Clk_pin0 => R[30][0].CLK
Clk_pin0 => R[30][1].CLK
Clk_pin0 => R[30][2].CLK
Clk_pin0 => R[30][3].CLK
Clk_pin0 => R[30][4].CLK
Clk_pin0 => R[30][5].CLK
Clk_pin0 => R[30][6].CLK
Clk_pin0 => R[30][7].CLK
Clk_pin0 => R[30][8].CLK
Clk_pin0 => R[30][9].CLK
Clk_pin0 => R[30][10].CLK
Clk_pin0 => R[30][11].CLK
Clk_pin0 => R[30][12].CLK
Clk_pin0 => R[30][13].CLK
Clk_pin0 => R[31][0].CLK
Clk_pin0 => R[31][1].CLK
Clk_pin0 => R[31][2].CLK
Clk_pin0 => R[31][3].CLK
Clk_pin0 => R[31][4].CLK
Clk_pin0 => R[31][5].CLK
Clk_pin0 => R[31][6].CLK
Clk_pin0 => R[31][7].CLK
Clk_pin0 => R[31][8].CLK
Clk_pin0 => R[31][9].CLK
Clk_pin0 => R[31][10].CLK
Clk_pin0 => R[31][11].CLK
Clk_pin0 => R[31][12].CLK
Clk_pin0 => R[31][13].CLK
Clk_pin0 => PgCnt[0].CLK
Clk_pin0 => PgCnt[1].CLK
Clk_pin0 => PgCnt[2].CLK
Clk_pin0 => PgCnt[3].CLK
Clk_pin0 => PgCnt[4].CLK
Clk_pin0 => PgCnt[5].CLK
Clk_pin0 => PgCnt[6].CLK
Clk_pin0 => PgCnt[7].CLK
Clk_pin0 => PgCnt[8].CLK
Clk_pin0 => PgCnt[9].CLK
Clk_pin0 => PgCnt[10].CLK
Clk_pin0 => PgCnt[11].CLK
Clk_pin0 => PgCnt[12].CLK
Clk_pin0 => PgCnt[13].CLK
Clk_pin0 => Clk_not0.IN2
Clk_pin1 => Clk_not1.IN2
Clk_pin2 => Clk_not2.IN2
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[0] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[1] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[2] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[3] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[4] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[5] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[6] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[7] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[8] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[9] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[10] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[11] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[12] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_in[13] => R.DATAB
Data_out[0] <= Data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[1] <= Data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[2] <= Data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[3] <= Data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[4] <= Data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[5] <= Data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[6] <= Data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[7] <= Data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[8] <= Data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[9] <= Data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[10] <= Data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[11] <= Data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[12] <= Data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_out[13] <= Data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read => always0.IN1
Read => always0.IN0
Write => always0.IN1
Write => always0.IN1
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => R.OUTPUTSELECT
Write => holdReg.OUTPUTSELECT
Write => holdReg.OUTPUTSELECT
Write => holdReg.OUTPUTSELECT
Write => holdReg.OUTPUTSELECT
Write => holdReg.OUTPUTSELECT
Write => datastall.OUTPUTSELECT
Write => Done_out.DATAA
Done_in => ~NO_FANOUT~
Done_out <= Done_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave2|ahf_crom_v:my_crom
PM_address[0] => PMC_address.DATAB
PM_address[1] => PMC_address.DATAB
PM_address[2] => PMC_address.DATAB
PM_address[3] => PMC_address.DATAB
PM_address[4] => PM_address[4].IN1
PM_address[5] => PM_address[5].IN1
PM_address[6] => PM_address[6].IN1
PM_address[7] => PM_address[7].IN1
PM_address[8] => PM_address[8].IN1
PM_address[9] => PM_address[9].IN1
PM_address[10] => PM_address[10].IN1
PM_address[11] => PM_address[11].IN1
PM_address[12] => PM_address[12].IN1
PM_address[13] => PM_address[13].IN1
Clk0 => din[0].CLK
Clk0 => din[1].CLK
Clk0 => din[2].CLK
Clk0 => din[3].CLK
Clk0 => din[4].CLK
Clk0 => din[5].CLK
Clk0 => din[6].CLK
Clk0 => din[7].CLK
Clk0 => din[8].CLK
Clk0 => din[9].CLK
Clk0 => cam_addrs[0].CLK
Clk0 => cam_addrs[1].CLK
Clk0 => cam_addrs[2].CLK
Clk0 => wren.CLK
Clk0 => PMM_address[0].CLK
Clk0 => PMM_address[1].CLK
Clk0 => PMM_address[2].CLK
Clk0 => PMM_address[3].CLK
Clk0 => PMM_address[4].CLK
Clk0 => PMM_address[5].CLK
Clk0 => PMM_address[6].CLK
Clk0 => PMM_address[7].CLK
Clk0 => PMM_address[8].CLK
Clk0 => PMM_address[9].CLK
Clk0 => PMC_address[0].CLK
Clk0 => PMC_address[1].CLK
Clk0 => PMC_address[2].CLK
Clk0 => PMC_address[3].CLK
Clk0 => PMC_address[4].CLK
Clk0 => PMC_address[5].CLK
Clk0 => PMC_address[6].CLK
Clk0 => cache_insert[0].CLK
Clk0 => cache_insert[1].CLK
Clk0 => cache_insert[2].CLK
Clk0 => cache_insert[3].CLK
Clk0 => cache_insert[4].CLK
Clk0 => cache_insert[5].CLK
Clk0 => cache_insert[6].CLK
Clk0 => cache_insert[7].CLK
Clk0 => cache_insert[8].CLK
Clk0 => cache_insert[9].CLK
Clk0 => cache_insert[10].CLK
Clk0 => cache_insert[11].CLK
Clk0 => cache_insert[12].CLK
Clk0 => cache_insert[13].CLK
Clk0 => rd_n.CLK
Clk0 => blockReplace[0].CLK
Clk0 => blockReplace[1].CLK
Clk0 => blockReplace[2].CLK
Clk0 => we_n.CLK
Clk0 => stall~reg0.CLK
Clk0 => transfer_count[0].CLK
Clk0 => transfer_count[1].CLK
Clk0 => transfer_count[2].CLK
Clk0 => transfer_count[3].CLK
Clk0 => transfer_count[4].CLK
Clk0 => miss.CLK
Clk1 => Clk1.IN1
Clk2 => Clk2.IN1
DM_in[0] => ~NO_FANOUT~
DM_in[1] => ~NO_FANOUT~
DM_in[2] => ~NO_FANOUT~
DM_in[3] => ~NO_FANOUT~
DM_in[4] => ~NO_FANOUT~
DM_in[5] => ~NO_FANOUT~
DM_in[6] => ~NO_FANOUT~
DM_in[7] => ~NO_FANOUT~
DM_in[8] => ~NO_FANOUT~
DM_in[9] => ~NO_FANOUT~
DM_in[10] => ~NO_FANOUT~
DM_in[11] => ~NO_FANOUT~
DM_in[12] => ~NO_FANOUT~
DM_in[13] => ~NO_FANOUT~
wren_in => wren_in.IN1
Resetn => miss.OUTPUTSELECT
Resetn => transfer_count.OUTPUTSELECT
Resetn => transfer_count.OUTPUTSELECT
Resetn => transfer_count.OUTPUTSELECT
Resetn => transfer_count.OUTPUTSELECT
Resetn => transfer_count.OUTPUTSELECT
Resetn => stall.OUTPUTSELECT
Resetn => we_n.OUTPUTSELECT
Resetn => blockReplace.OUTPUTSELECT
Resetn => blockReplace.OUTPUTSELECT
Resetn => blockReplace.OUTPUTSELECT
Resetn => rd_n.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => wren.OUTPUTSELECT
Resetn => cam_addrs.OUTPUTSELECT
Resetn => cam_addrs.OUTPUTSELECT
Resetn => cam_addrs.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
stall <= stall~reg0.DB_MAX_OUTPUT_PORT_TYPE
PM_out[0] <= ahf_cache_v:my_rom_cache.port4
PM_out[1] <= ahf_cache_v:my_rom_cache.port4
PM_out[2] <= ahf_cache_v:my_rom_cache.port4
PM_out[3] <= ahf_cache_v:my_rom_cache.port4
PM_out[4] <= ahf_cache_v:my_rom_cache.port4
PM_out[5] <= ahf_cache_v:my_rom_cache.port4
PM_out[6] <= ahf_cache_v:my_rom_cache.port4
PM_out[7] <= ahf_cache_v:my_rom_cache.port4
PM_out[8] <= ahf_cache_v:my_rom_cache.port4
PM_out[9] <= ahf_cache_v:my_rom_cache.port4
PM_out[10] <= ahf_cache_v:my_rom_cache.port4
PM_out[11] <= ahf_cache_v:my_rom_cache.port4
PM_out[12] <= ahf_cache_v:my_rom_cache.port4
PM_out[13] <= ahf_cache_v:my_rom_cache.port4


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave2|ahf_crom_v:my_crom|ahf_CAM_v:my_cam
WE_n => cam_mem[0][9].IN1
WE_n => cam_mem[1][9].IN1
WE_n => cam_mem[2][9].IN1
WE_n => cam_mem[3][1].IN1
WE_n => cam_mem[4][0].IN1
WE_n => cam_mem[5][0].IN1
WE_n => cam_mem[6][0].IN1
WE_n => cam_mem[7][0].IN1
RD_n => Dout[0].OE
RD_n => Dout[1].OE
RD_n => Dout[2].OE
RD_n => Dout[3].OE
RD_n => Dout[4].OE
RD_n => Dout[5].OE
RD_n => Dout[6].OE
RD_n => Dout[7].OE
RD_n => Dout[8].OE
RD_n => Dout[9].OE
Din[0] => cam_mem[3][0].DATAIN
Din[0] => cam_mem[2][0].DATAIN
Din[0] => cam_mem[1][0].DATAIN
Din[0] => cam_mem[0][0].DATAIN
Din[0] => cam_mem[4][0].DATAIN
Din[0] => cam_mem[5][0].DATAIN
Din[0] => cam_mem[6][0].DATAIN
Din[0] => cam_mem[7][0].DATAIN
Din[1] => cam_mem[2][1].DATAIN
Din[1] => cam_mem[1][1].DATAIN
Din[1] => cam_mem[0][1].DATAIN
Din[1] => cam_mem[3][1].DATAIN
Din[1] => cam_mem[4][1].DATAIN
Din[1] => cam_mem[5][1].DATAIN
Din[1] => cam_mem[6][1].DATAIN
Din[1] => cam_mem[7][1].DATAIN
Din[2] => cam_mem[2][2].DATAIN
Din[2] => cam_mem[1][2].DATAIN
Din[2] => cam_mem[0][2].DATAIN
Din[2] => cam_mem[3][2].DATAIN
Din[2] => cam_mem[4][2].DATAIN
Din[2] => cam_mem[5][2].DATAIN
Din[2] => cam_mem[6][2].DATAIN
Din[2] => cam_mem[7][2].DATAIN
Din[3] => cam_mem[2][3].DATAIN
Din[3] => cam_mem[1][3].DATAIN
Din[3] => cam_mem[0][3].DATAIN
Din[3] => cam_mem[3][3].DATAIN
Din[3] => cam_mem[4][3].DATAIN
Din[3] => cam_mem[5][3].DATAIN
Din[3] => cam_mem[6][3].DATAIN
Din[3] => cam_mem[7][3].DATAIN
Din[4] => cam_mem[2][4].DATAIN
Din[4] => cam_mem[1][4].DATAIN
Din[4] => cam_mem[0][4].DATAIN
Din[4] => cam_mem[3][4].DATAIN
Din[4] => cam_mem[4][4].DATAIN
Din[4] => cam_mem[5][4].DATAIN
Din[4] => cam_mem[6][4].DATAIN
Din[4] => cam_mem[7][4].DATAIN
Din[5] => cam_mem[2][5].DATAIN
Din[5] => cam_mem[1][5].DATAIN
Din[5] => cam_mem[0][5].DATAIN
Din[5] => cam_mem[3][5].DATAIN
Din[5] => cam_mem[4][5].DATAIN
Din[5] => cam_mem[5][5].DATAIN
Din[5] => cam_mem[6][5].DATAIN
Din[5] => cam_mem[7][5].DATAIN
Din[6] => cam_mem[2][6].DATAIN
Din[6] => cam_mem[1][6].DATAIN
Din[6] => cam_mem[0][6].DATAIN
Din[6] => cam_mem[3][6].DATAIN
Din[6] => cam_mem[4][6].DATAIN
Din[6] => cam_mem[5][6].DATAIN
Din[6] => cam_mem[6][6].DATAIN
Din[6] => cam_mem[7][6].DATAIN
Din[7] => cam_mem[2][7].DATAIN
Din[7] => cam_mem[1][7].DATAIN
Din[7] => cam_mem[0][7].DATAIN
Din[7] => cam_mem[3][7].DATAIN
Din[7] => cam_mem[4][7].DATAIN
Din[7] => cam_mem[5][7].DATAIN
Din[7] => cam_mem[6][7].DATAIN
Din[7] => cam_mem[7][7].DATAIN
Din[8] => cam_mem[2][8].DATAIN
Din[8] => cam_mem[1][8].DATAIN
Din[8] => cam_mem[0][8].DATAIN
Din[8] => cam_mem[3][8].DATAIN
Din[8] => cam_mem[4][8].DATAIN
Din[8] => cam_mem[5][8].DATAIN
Din[8] => cam_mem[6][8].DATAIN
Din[8] => cam_mem[7][8].DATAIN
Din[9] => cam_mem[2][9].DATAIN
Din[9] => cam_mem[1][9].DATAIN
Din[9] => cam_mem[0][9].DATAIN
Din[9] => cam_mem[3][9].DATAIN
Din[9] => cam_mem[4][9].DATAIN
Din[9] => cam_mem[5][9].DATAIN
Din[9] => cam_mem[6][9].DATAIN
Din[9] => cam_mem[7][9].DATAIN
Argin[0] => Equal0.IN9
Argin[0] => Equal1.IN9
Argin[0] => Equal2.IN9
Argin[0] => Equal3.IN9
Argin[0] => Equal4.IN9
Argin[0] => Equal5.IN9
Argin[0] => Equal6.IN9
Argin[0] => Equal7.IN9
Argin[1] => Equal0.IN8
Argin[1] => Equal1.IN8
Argin[1] => Equal2.IN8
Argin[1] => Equal3.IN8
Argin[1] => Equal4.IN8
Argin[1] => Equal5.IN8
Argin[1] => Equal6.IN8
Argin[1] => Equal7.IN8
Argin[2] => Equal0.IN7
Argin[2] => Equal1.IN7
Argin[2] => Equal2.IN7
Argin[2] => Equal3.IN7
Argin[2] => Equal4.IN7
Argin[2] => Equal5.IN7
Argin[2] => Equal6.IN7
Argin[2] => Equal7.IN7
Argin[3] => Equal0.IN6
Argin[3] => Equal1.IN6
Argin[3] => Equal2.IN6
Argin[3] => Equal3.IN6
Argin[3] => Equal4.IN6
Argin[3] => Equal5.IN6
Argin[3] => Equal6.IN6
Argin[3] => Equal7.IN6
Argin[4] => Equal0.IN5
Argin[4] => Equal1.IN5
Argin[4] => Equal2.IN5
Argin[4] => Equal3.IN5
Argin[4] => Equal4.IN5
Argin[4] => Equal5.IN5
Argin[4] => Equal6.IN5
Argin[4] => Equal7.IN5
Argin[5] => Equal0.IN4
Argin[5] => Equal1.IN4
Argin[5] => Equal2.IN4
Argin[5] => Equal3.IN4
Argin[5] => Equal4.IN4
Argin[5] => Equal5.IN4
Argin[5] => Equal6.IN4
Argin[5] => Equal7.IN4
Argin[6] => Equal0.IN3
Argin[6] => Equal1.IN3
Argin[6] => Equal2.IN3
Argin[6] => Equal3.IN3
Argin[6] => Equal4.IN3
Argin[6] => Equal5.IN3
Argin[6] => Equal6.IN3
Argin[6] => Equal7.IN3
Argin[7] => Equal0.IN2
Argin[7] => Equal1.IN2
Argin[7] => Equal2.IN2
Argin[7] => Equal3.IN2
Argin[7] => Equal4.IN2
Argin[7] => Equal5.IN2
Argin[7] => Equal6.IN2
Argin[7] => Equal7.IN2
Argin[8] => Equal0.IN1
Argin[8] => Equal1.IN1
Argin[8] => Equal2.IN1
Argin[8] => Equal3.IN1
Argin[8] => Equal4.IN1
Argin[8] => Equal5.IN1
Argin[8] => Equal6.IN1
Argin[8] => Equal7.IN1
Argin[9] => Equal0.IN0
Argin[9] => Equal1.IN0
Argin[9] => Equal2.IN0
Argin[9] => Equal3.IN0
Argin[9] => Equal4.IN0
Argin[9] => Equal5.IN0
Argin[9] => Equal6.IN0
Argin[9] => Equal7.IN0
Addrs[0] => Decoder0.IN3
Addrs[0] => Mux0.IN2
Addrs[0] => Mux1.IN2
Addrs[0] => Mux2.IN2
Addrs[0] => Mux3.IN2
Addrs[0] => Mux4.IN2
Addrs[0] => Mux5.IN2
Addrs[0] => Mux6.IN2
Addrs[0] => Mux7.IN2
Addrs[0] => Mux8.IN2
Addrs[0] => Mux9.IN2
Addrs[1] => Decoder0.IN2
Addrs[1] => Mux0.IN1
Addrs[1] => Mux1.IN1
Addrs[1] => Mux2.IN1
Addrs[1] => Mux3.IN1
Addrs[1] => Mux4.IN1
Addrs[1] => Mux5.IN1
Addrs[1] => Mux6.IN1
Addrs[1] => Mux7.IN1
Addrs[1] => Mux8.IN1
Addrs[1] => Mux9.IN1
Addrs[2] => Decoder0.IN1
Addrs[2] => Mux0.IN0
Addrs[2] => Mux1.IN0
Addrs[2] => Mux2.IN0
Addrs[2] => Mux3.IN0
Addrs[2] => Mux4.IN0
Addrs[2] => Mux5.IN0
Addrs[2] => Mux6.IN0
Addrs[2] => Mux7.IN0
Addrs[2] => Mux8.IN0
Addrs[2] => Mux9.IN0
Dout[0] <= Dout[0].DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1].DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2].DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3].DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4].DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5].DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6].DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7].DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8].DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9].DB_MAX_OUTPUT_PORT_TYPE
Mbits[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
Mbits[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
Mbits[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
Mbits[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
Mbits[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
Mbits[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
Mbits[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
Mbits[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave2|ahf_crom_v:my_crom|ahf_rom1:my_rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave2|ahf_crom_v:my_crom|ahf_rom1:my_rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_b6a1:auto_generated.address_a[0]
address_a[1] => altsyncram_b6a1:auto_generated.address_a[1]
address_a[2] => altsyncram_b6a1:auto_generated.address_a[2]
address_a[3] => altsyncram_b6a1:auto_generated.address_a[3]
address_a[4] => altsyncram_b6a1:auto_generated.address_a[4]
address_a[5] => altsyncram_b6a1:auto_generated.address_a[5]
address_a[6] => altsyncram_b6a1:auto_generated.address_a[6]
address_a[7] => altsyncram_b6a1:auto_generated.address_a[7]
address_a[8] => altsyncram_b6a1:auto_generated.address_a[8]
address_a[9] => altsyncram_b6a1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_b6a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_b6a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_b6a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_b6a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_b6a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_b6a1:auto_generated.q_a[4]
q_a[5] <= altsyncram_b6a1:auto_generated.q_a[5]
q_a[6] <= altsyncram_b6a1:auto_generated.q_a[6]
q_a[7] <= altsyncram_b6a1:auto_generated.q_a[7]
q_a[8] <= altsyncram_b6a1:auto_generated.q_a[8]
q_a[9] <= altsyncram_b6a1:auto_generated.q_a[9]
q_a[10] <= altsyncram_b6a1:auto_generated.q_a[10]
q_a[11] <= altsyncram_b6a1:auto_generated.q_a[11]
q_a[12] <= altsyncram_b6a1:auto_generated.q_a[12]
q_a[13] <= altsyncram_b6a1:auto_generated.q_a[13]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave2|ahf_crom_v:my_crom|ahf_rom1:my_rom|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave2|ahf_crom_v:my_crom|ahf_2to1Mux_v:my_mux
Sel => Decoder0.IN0
Din0[0] => Mux_out.DATAA
Din0[1] => Mux_out.DATAA
Din0[2] => Mux_out.DATAA
Din0[3] => Mux_out.DATAA
Din0[4] => Mux_out.DATAA
Din0[5] => Mux_out.DATAA
Din0[6] => Mux_out.DATAA
Din0[7] => Mux_out.DATAA
Din0[8] => Mux_out.DATAA
Din0[9] => Mux_out.DATAA
Din0[10] => Mux_out.DATAA
Din0[11] => Mux_out.DATAA
Din0[12] => Mux_out.DATAA
Din0[13] => Mux_out.DATAA
Din1[0] => Mux_out.DATAB
Din1[1] => Mux_out.DATAB
Din1[2] => Mux_out.DATAB
Din1[3] => Mux_out.DATAB
Din1[4] => Mux_out.DATAB
Din1[5] => Mux_out.DATAB
Din1[6] => Mux_out.DATAB
Din1[7] => Mux_out.DATAB
Din1[8] => Mux_out.DATAB
Din1[9] => Mux_out.DATAB
Din1[10] => Mux_out.DATAB
Din1[11] => Mux_out.DATAB
Din1[12] => Mux_out.DATAB
Din1[13] => Mux_out.DATAB
Mux_out[0] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[1] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[2] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[3] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[4] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[5] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[6] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[7] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[8] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[9] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[10] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[11] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[12] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[13] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave2|ahf_crom_v:my_crom|ahf_cache_v:my_rom_cache
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave2|ahf_crom_v:my_crom|ahf_cache_v:my_rom_cache|altsyncram:altsyncram_component
wren_a => altsyncram_h6g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_h6g1:auto_generated.data_a[0]
data_a[1] => altsyncram_h6g1:auto_generated.data_a[1]
data_a[2] => altsyncram_h6g1:auto_generated.data_a[2]
data_a[3] => altsyncram_h6g1:auto_generated.data_a[3]
data_a[4] => altsyncram_h6g1:auto_generated.data_a[4]
data_a[5] => altsyncram_h6g1:auto_generated.data_a[5]
data_a[6] => altsyncram_h6g1:auto_generated.data_a[6]
data_a[7] => altsyncram_h6g1:auto_generated.data_a[7]
data_a[8] => altsyncram_h6g1:auto_generated.data_a[8]
data_a[9] => altsyncram_h6g1:auto_generated.data_a[9]
data_a[10] => altsyncram_h6g1:auto_generated.data_a[10]
data_a[11] => altsyncram_h6g1:auto_generated.data_a[11]
data_a[12] => altsyncram_h6g1:auto_generated.data_a[12]
data_a[13] => altsyncram_h6g1:auto_generated.data_a[13]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_h6g1:auto_generated.address_a[0]
address_a[1] => altsyncram_h6g1:auto_generated.address_a[1]
address_a[2] => altsyncram_h6g1:auto_generated.address_a[2]
address_a[3] => altsyncram_h6g1:auto_generated.address_a[3]
address_a[4] => altsyncram_h6g1:auto_generated.address_a[4]
address_a[5] => altsyncram_h6g1:auto_generated.address_a[5]
address_a[6] => altsyncram_h6g1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_h6g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_h6g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_h6g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_h6g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_h6g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_h6g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_h6g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_h6g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_h6g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_h6g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_h6g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_h6g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_h6g1:auto_generated.q_a[11]
q_a[12] <= altsyncram_h6g1:auto_generated.q_a[12]
q_a[13] <= altsyncram_h6g1:auto_generated.q_a[13]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave2|ahf_crom_v:my_crom|ahf_cache_v:my_rom_cache|altsyncram:altsyncram_component|altsyncram_h6g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave2|ahf_crom_v:my_crom|ahf_8to3_enc:my_enc
x[0] => Decoder0.IN7
x[1] => Decoder0.IN6
x[2] => Decoder0.IN5
x[3] => Decoder0.IN4
x[4] => Decoder0.IN3
x[5] => Decoder0.IN2
x[6] => Decoder0.IN1
x[7] => Decoder0.IN0
y[0] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave2|ahf_cram_v:my_cram
PM_address[0] => PMC_address.DATAB
PM_address[1] => PMC_address.DATAB
PM_address[2] => PMC_address.DATAB
PM_address[3] => PMC_address.DATAB
PM_address[4] => PM_address[4].IN1
PM_address[5] => PM_address[5].IN1
PM_address[6] => PM_address[6].IN1
PM_address[7] => PM_address[7].IN1
PM_address[8] => PM_address[8].IN1
PM_address[9] => PM_address[9].IN1
PM_address[10] => PM_address[10].IN1
PM_address[11] => PM_address[11].IN1
PM_address[12] => PM_address[12].IN1
PM_address[13] => PM_address[13].IN1
Clk0 => din[0].CLK
Clk0 => din[1].CLK
Clk0 => din[2].CLK
Clk0 => din[3].CLK
Clk0 => din[4].CLK
Clk0 => din[5].CLK
Clk0 => din[6].CLK
Clk0 => din[7].CLK
Clk0 => din[8].CLK
Clk0 => din[9].CLK
Clk0 => PMM_address[0].CLK
Clk0 => PMM_address[1].CLK
Clk0 => PMM_address[2].CLK
Clk0 => PMM_address[3].CLK
Clk0 => PMM_address[4].CLK
Clk0 => PMM_address[5].CLK
Clk0 => PMM_address[6].CLK
Clk0 => PMM_address[7].CLK
Clk0 => PMM_address[8].CLK
Clk0 => PMM_address[9].CLK
Clk0 => cam_addrs[0].CLK
Clk0 => cam_addrs[1].CLK
Clk0 => cam_addrs[2].CLK
Clk0 => wren.CLK
Clk0 => PMC_address[0].CLK
Clk0 => PMC_address[1].CLK
Clk0 => PMC_address[2].CLK
Clk0 => PMC_address[3].CLK
Clk0 => PMC_address[4].CLK
Clk0 => PMC_address[5].CLK
Clk0 => PMC_address[6].CLK
Clk0 => cache_insert[0].CLK
Clk0 => cache_insert[1].CLK
Clk0 => cache_insert[2].CLK
Clk0 => cache_insert[3].CLK
Clk0 => cache_insert[4].CLK
Clk0 => cache_insert[5].CLK
Clk0 => cache_insert[6].CLK
Clk0 => cache_insert[7].CLK
Clk0 => cache_insert[8].CLK
Clk0 => cache_insert[9].CLK
Clk0 => cache_insert[10].CLK
Clk0 => cache_insert[11].CLK
Clk0 => cache_insert[12].CLK
Clk0 => cache_insert[13].CLK
Clk0 => rd_n.CLK
Clk0 => blockReplace[0].CLK
Clk0 => blockReplace[1].CLK
Clk0 => blockReplace[2].CLK
Clk0 => dirtyBitCheck[0].CLK
Clk0 => dirtyBitCheck[1].CLK
Clk0 => dirtyBitCheck[2].CLK
Clk0 => dirtyBitCheck[3].CLK
Clk0 => dirtyBitCheck[4].CLK
Clk0 => dirtyBitCheck[5].CLK
Clk0 => dirtyBitCheck[6].CLK
Clk0 => dirtyBitCheck[7].CLK
Clk0 => PM_wren.CLK
Clk0 => stall~reg0.CLK
Clk0 => we_n.CLK
Clk0 => transfer_count[0].CLK
Clk0 => transfer_count[1].CLK
Clk0 => transfer_count[2].CLK
Clk0 => transfer_count[3].CLK
Clk0 => transfer_count[4].CLK
Clk0 => miss.CLK
Clk1 => Clk1.IN1
Clk2 => Clk2.IN1
DM_in[0] => cache_insert.DATAB
DM_in[1] => cache_insert.DATAB
DM_in[2] => cache_insert.DATAB
DM_in[3] => cache_insert.DATAB
DM_in[4] => cache_insert.DATAB
DM_in[5] => cache_insert.DATAB
DM_in[6] => cache_insert.DATAB
DM_in[7] => cache_insert.DATAB
DM_in[8] => cache_insert.DATAB
DM_in[9] => cache_insert.DATAB
DM_in[10] => cache_insert.DATAB
DM_in[11] => cache_insert.DATAB
DM_in[12] => cache_insert.DATAB
DM_in[13] => cache_insert.DATAB
wren_in => wren_in.IN1
Resetn => miss.OUTPUTSELECT
Resetn => transfer_count.OUTPUTSELECT
Resetn => transfer_count.OUTPUTSELECT
Resetn => transfer_count.OUTPUTSELECT
Resetn => transfer_count.OUTPUTSELECT
Resetn => transfer_count.OUTPUTSELECT
Resetn => we_n.OUTPUTSELECT
Resetn => stall.OUTPUTSELECT
Resetn => PM_wren.OUTPUTSELECT
Resetn => dirtyBitCheck.OUTPUTSELECT
Resetn => dirtyBitCheck.OUTPUTSELECT
Resetn => dirtyBitCheck.OUTPUTSELECT
Resetn => dirtyBitCheck.OUTPUTSELECT
Resetn => dirtyBitCheck.OUTPUTSELECT
Resetn => dirtyBitCheck.OUTPUTSELECT
Resetn => dirtyBitCheck.OUTPUTSELECT
Resetn => dirtyBitCheck.OUTPUTSELECT
Resetn => blockReplace.OUTPUTSELECT
Resetn => blockReplace.OUTPUTSELECT
Resetn => blockReplace.OUTPUTSELECT
Resetn => rd_n.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => cache_insert.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => PMC_address.OUTPUTSELECT
Resetn => wren.OUTPUTSELECT
Resetn => cam_addrs.OUTPUTSELECT
Resetn => cam_addrs.OUTPUTSELECT
Resetn => cam_addrs.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => PMM_address.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
Resetn => din.OUTPUTSELECT
stall <= stall~reg0.DB_MAX_OUTPUT_PORT_TYPE
PM_out[0] <= PM_out[0].DB_MAX_OUTPUT_PORT_TYPE
PM_out[1] <= PM_out[1].DB_MAX_OUTPUT_PORT_TYPE
PM_out[2] <= PM_out[2].DB_MAX_OUTPUT_PORT_TYPE
PM_out[3] <= PM_out[3].DB_MAX_OUTPUT_PORT_TYPE
PM_out[4] <= PM_out[4].DB_MAX_OUTPUT_PORT_TYPE
PM_out[5] <= PM_out[5].DB_MAX_OUTPUT_PORT_TYPE
PM_out[6] <= PM_out[6].DB_MAX_OUTPUT_PORT_TYPE
PM_out[7] <= PM_out[7].DB_MAX_OUTPUT_PORT_TYPE
PM_out[8] <= PM_out[8].DB_MAX_OUTPUT_PORT_TYPE
PM_out[9] <= PM_out[9].DB_MAX_OUTPUT_PORT_TYPE
PM_out[10] <= PM_out[10].DB_MAX_OUTPUT_PORT_TYPE
PM_out[11] <= PM_out[11].DB_MAX_OUTPUT_PORT_TYPE
PM_out[12] <= PM_out[12].DB_MAX_OUTPUT_PORT_TYPE
PM_out[13] <= PM_out[13].DB_MAX_OUTPUT_PORT_TYPE


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave2|ahf_cram_v:my_cram|ahf_CAM_v:my_cam
WE_n => cam_mem[0][9].IN1
WE_n => cam_mem[1][9].IN1
WE_n => cam_mem[2][9].IN1
WE_n => cam_mem[3][1].IN1
WE_n => cam_mem[4][0].IN1
WE_n => cam_mem[5][0].IN1
WE_n => cam_mem[6][0].IN1
WE_n => cam_mem[7][0].IN1
RD_n => Dout[0].OE
RD_n => Dout[1].OE
RD_n => Dout[2].OE
RD_n => Dout[3].OE
RD_n => Dout[4].OE
RD_n => Dout[5].OE
RD_n => Dout[6].OE
RD_n => Dout[7].OE
RD_n => Dout[8].OE
RD_n => Dout[9].OE
Din[0] => cam_mem[3][0].DATAIN
Din[0] => cam_mem[2][0].DATAIN
Din[0] => cam_mem[1][0].DATAIN
Din[0] => cam_mem[0][0].DATAIN
Din[0] => cam_mem[4][0].DATAIN
Din[0] => cam_mem[5][0].DATAIN
Din[0] => cam_mem[6][0].DATAIN
Din[0] => cam_mem[7][0].DATAIN
Din[1] => cam_mem[2][1].DATAIN
Din[1] => cam_mem[1][1].DATAIN
Din[1] => cam_mem[0][1].DATAIN
Din[1] => cam_mem[3][1].DATAIN
Din[1] => cam_mem[4][1].DATAIN
Din[1] => cam_mem[5][1].DATAIN
Din[1] => cam_mem[6][1].DATAIN
Din[1] => cam_mem[7][1].DATAIN
Din[2] => cam_mem[2][2].DATAIN
Din[2] => cam_mem[1][2].DATAIN
Din[2] => cam_mem[0][2].DATAIN
Din[2] => cam_mem[3][2].DATAIN
Din[2] => cam_mem[4][2].DATAIN
Din[2] => cam_mem[5][2].DATAIN
Din[2] => cam_mem[6][2].DATAIN
Din[2] => cam_mem[7][2].DATAIN
Din[3] => cam_mem[2][3].DATAIN
Din[3] => cam_mem[1][3].DATAIN
Din[3] => cam_mem[0][3].DATAIN
Din[3] => cam_mem[3][3].DATAIN
Din[3] => cam_mem[4][3].DATAIN
Din[3] => cam_mem[5][3].DATAIN
Din[3] => cam_mem[6][3].DATAIN
Din[3] => cam_mem[7][3].DATAIN
Din[4] => cam_mem[2][4].DATAIN
Din[4] => cam_mem[1][4].DATAIN
Din[4] => cam_mem[0][4].DATAIN
Din[4] => cam_mem[3][4].DATAIN
Din[4] => cam_mem[4][4].DATAIN
Din[4] => cam_mem[5][4].DATAIN
Din[4] => cam_mem[6][4].DATAIN
Din[4] => cam_mem[7][4].DATAIN
Din[5] => cam_mem[2][5].DATAIN
Din[5] => cam_mem[1][5].DATAIN
Din[5] => cam_mem[0][5].DATAIN
Din[5] => cam_mem[3][5].DATAIN
Din[5] => cam_mem[4][5].DATAIN
Din[5] => cam_mem[5][5].DATAIN
Din[5] => cam_mem[6][5].DATAIN
Din[5] => cam_mem[7][5].DATAIN
Din[6] => cam_mem[2][6].DATAIN
Din[6] => cam_mem[1][6].DATAIN
Din[6] => cam_mem[0][6].DATAIN
Din[6] => cam_mem[3][6].DATAIN
Din[6] => cam_mem[4][6].DATAIN
Din[6] => cam_mem[5][6].DATAIN
Din[6] => cam_mem[6][6].DATAIN
Din[6] => cam_mem[7][6].DATAIN
Din[7] => cam_mem[2][7].DATAIN
Din[7] => cam_mem[1][7].DATAIN
Din[7] => cam_mem[0][7].DATAIN
Din[7] => cam_mem[3][7].DATAIN
Din[7] => cam_mem[4][7].DATAIN
Din[7] => cam_mem[5][7].DATAIN
Din[7] => cam_mem[6][7].DATAIN
Din[7] => cam_mem[7][7].DATAIN
Din[8] => cam_mem[2][8].DATAIN
Din[8] => cam_mem[1][8].DATAIN
Din[8] => cam_mem[0][8].DATAIN
Din[8] => cam_mem[3][8].DATAIN
Din[8] => cam_mem[4][8].DATAIN
Din[8] => cam_mem[5][8].DATAIN
Din[8] => cam_mem[6][8].DATAIN
Din[8] => cam_mem[7][8].DATAIN
Din[9] => cam_mem[2][9].DATAIN
Din[9] => cam_mem[1][9].DATAIN
Din[9] => cam_mem[0][9].DATAIN
Din[9] => cam_mem[3][9].DATAIN
Din[9] => cam_mem[4][9].DATAIN
Din[9] => cam_mem[5][9].DATAIN
Din[9] => cam_mem[6][9].DATAIN
Din[9] => cam_mem[7][9].DATAIN
Argin[0] => Equal0.IN9
Argin[0] => Equal1.IN9
Argin[0] => Equal2.IN9
Argin[0] => Equal3.IN9
Argin[0] => Equal4.IN9
Argin[0] => Equal5.IN9
Argin[0] => Equal6.IN9
Argin[0] => Equal7.IN9
Argin[1] => Equal0.IN8
Argin[1] => Equal1.IN8
Argin[1] => Equal2.IN8
Argin[1] => Equal3.IN8
Argin[1] => Equal4.IN8
Argin[1] => Equal5.IN8
Argin[1] => Equal6.IN8
Argin[1] => Equal7.IN8
Argin[2] => Equal0.IN7
Argin[2] => Equal1.IN7
Argin[2] => Equal2.IN7
Argin[2] => Equal3.IN7
Argin[2] => Equal4.IN7
Argin[2] => Equal5.IN7
Argin[2] => Equal6.IN7
Argin[2] => Equal7.IN7
Argin[3] => Equal0.IN6
Argin[3] => Equal1.IN6
Argin[3] => Equal2.IN6
Argin[3] => Equal3.IN6
Argin[3] => Equal4.IN6
Argin[3] => Equal5.IN6
Argin[3] => Equal6.IN6
Argin[3] => Equal7.IN6
Argin[4] => Equal0.IN5
Argin[4] => Equal1.IN5
Argin[4] => Equal2.IN5
Argin[4] => Equal3.IN5
Argin[4] => Equal4.IN5
Argin[4] => Equal5.IN5
Argin[4] => Equal6.IN5
Argin[4] => Equal7.IN5
Argin[5] => Equal0.IN4
Argin[5] => Equal1.IN4
Argin[5] => Equal2.IN4
Argin[5] => Equal3.IN4
Argin[5] => Equal4.IN4
Argin[5] => Equal5.IN4
Argin[5] => Equal6.IN4
Argin[5] => Equal7.IN4
Argin[6] => Equal0.IN3
Argin[6] => Equal1.IN3
Argin[6] => Equal2.IN3
Argin[6] => Equal3.IN3
Argin[6] => Equal4.IN3
Argin[6] => Equal5.IN3
Argin[6] => Equal6.IN3
Argin[6] => Equal7.IN3
Argin[7] => Equal0.IN2
Argin[7] => Equal1.IN2
Argin[7] => Equal2.IN2
Argin[7] => Equal3.IN2
Argin[7] => Equal4.IN2
Argin[7] => Equal5.IN2
Argin[7] => Equal6.IN2
Argin[7] => Equal7.IN2
Argin[8] => Equal0.IN1
Argin[8] => Equal1.IN1
Argin[8] => Equal2.IN1
Argin[8] => Equal3.IN1
Argin[8] => Equal4.IN1
Argin[8] => Equal5.IN1
Argin[8] => Equal6.IN1
Argin[8] => Equal7.IN1
Argin[9] => Equal0.IN0
Argin[9] => Equal1.IN0
Argin[9] => Equal2.IN0
Argin[9] => Equal3.IN0
Argin[9] => Equal4.IN0
Argin[9] => Equal5.IN0
Argin[9] => Equal6.IN0
Argin[9] => Equal7.IN0
Addrs[0] => Decoder0.IN3
Addrs[0] => Mux0.IN2
Addrs[0] => Mux1.IN2
Addrs[0] => Mux2.IN2
Addrs[0] => Mux3.IN2
Addrs[0] => Mux4.IN2
Addrs[0] => Mux5.IN2
Addrs[0] => Mux6.IN2
Addrs[0] => Mux7.IN2
Addrs[0] => Mux8.IN2
Addrs[0] => Mux9.IN2
Addrs[1] => Decoder0.IN2
Addrs[1] => Mux0.IN1
Addrs[1] => Mux1.IN1
Addrs[1] => Mux2.IN1
Addrs[1] => Mux3.IN1
Addrs[1] => Mux4.IN1
Addrs[1] => Mux5.IN1
Addrs[1] => Mux6.IN1
Addrs[1] => Mux7.IN1
Addrs[1] => Mux8.IN1
Addrs[1] => Mux9.IN1
Addrs[2] => Decoder0.IN1
Addrs[2] => Mux0.IN0
Addrs[2] => Mux1.IN0
Addrs[2] => Mux2.IN0
Addrs[2] => Mux3.IN0
Addrs[2] => Mux4.IN0
Addrs[2] => Mux5.IN0
Addrs[2] => Mux6.IN0
Addrs[2] => Mux7.IN0
Addrs[2] => Mux8.IN0
Addrs[2] => Mux9.IN0
Dout[0] <= Dout[0].DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1].DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2].DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3].DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4].DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5].DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6].DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7].DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout[8].DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout[9].DB_MAX_OUTPUT_PORT_TYPE
Mbits[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
Mbits[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
Mbits[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
Mbits[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
Mbits[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
Mbits[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
Mbits[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
Mbits[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave2|ahf_cram_v:my_cram|ahf_ram1:my_ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave2|ahf_cram_v:my_cram|ahf_ram1:my_ram|altsyncram:altsyncram_component
wren_a => altsyncram_hki1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_hki1:auto_generated.data_a[0]
data_a[1] => altsyncram_hki1:auto_generated.data_a[1]
data_a[2] => altsyncram_hki1:auto_generated.data_a[2]
data_a[3] => altsyncram_hki1:auto_generated.data_a[3]
data_a[4] => altsyncram_hki1:auto_generated.data_a[4]
data_a[5] => altsyncram_hki1:auto_generated.data_a[5]
data_a[6] => altsyncram_hki1:auto_generated.data_a[6]
data_a[7] => altsyncram_hki1:auto_generated.data_a[7]
data_a[8] => altsyncram_hki1:auto_generated.data_a[8]
data_a[9] => altsyncram_hki1:auto_generated.data_a[9]
data_a[10] => altsyncram_hki1:auto_generated.data_a[10]
data_a[11] => altsyncram_hki1:auto_generated.data_a[11]
data_a[12] => altsyncram_hki1:auto_generated.data_a[12]
data_a[13] => altsyncram_hki1:auto_generated.data_a[13]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_hki1:auto_generated.address_a[0]
address_a[1] => altsyncram_hki1:auto_generated.address_a[1]
address_a[2] => altsyncram_hki1:auto_generated.address_a[2]
address_a[3] => altsyncram_hki1:auto_generated.address_a[3]
address_a[4] => altsyncram_hki1:auto_generated.address_a[4]
address_a[5] => altsyncram_hki1:auto_generated.address_a[5]
address_a[6] => altsyncram_hki1:auto_generated.address_a[6]
address_a[7] => altsyncram_hki1:auto_generated.address_a[7]
address_a[8] => altsyncram_hki1:auto_generated.address_a[8]
address_a[9] => altsyncram_hki1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hki1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_hki1:auto_generated.q_a[0]
q_a[1] <= altsyncram_hki1:auto_generated.q_a[1]
q_a[2] <= altsyncram_hki1:auto_generated.q_a[2]
q_a[3] <= altsyncram_hki1:auto_generated.q_a[3]
q_a[4] <= altsyncram_hki1:auto_generated.q_a[4]
q_a[5] <= altsyncram_hki1:auto_generated.q_a[5]
q_a[6] <= altsyncram_hki1:auto_generated.q_a[6]
q_a[7] <= altsyncram_hki1:auto_generated.q_a[7]
q_a[8] <= altsyncram_hki1:auto_generated.q_a[8]
q_a[9] <= altsyncram_hki1:auto_generated.q_a[9]
q_a[10] <= altsyncram_hki1:auto_generated.q_a[10]
q_a[11] <= altsyncram_hki1:auto_generated.q_a[11]
q_a[12] <= altsyncram_hki1:auto_generated.q_a[12]
q_a[13] <= altsyncram_hki1:auto_generated.q_a[13]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave2|ahf_cram_v:my_cram|ahf_ram1:my_ram|altsyncram:altsyncram_component|altsyncram_hki1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave2|ahf_cram_v:my_cram|ahf_2to1Mux_v:my_mux
Sel => Decoder0.IN0
Din0[0] => Mux_out.DATAA
Din0[1] => Mux_out.DATAA
Din0[2] => Mux_out.DATAA
Din0[3] => Mux_out.DATAA
Din0[4] => Mux_out.DATAA
Din0[5] => Mux_out.DATAA
Din0[6] => Mux_out.DATAA
Din0[7] => Mux_out.DATAA
Din0[8] => Mux_out.DATAA
Din0[9] => Mux_out.DATAA
Din0[10] => Mux_out.DATAA
Din0[11] => Mux_out.DATAA
Din0[12] => Mux_out.DATAA
Din0[13] => Mux_out.DATAA
Din1[0] => Mux_out.DATAB
Din1[1] => Mux_out.DATAB
Din1[2] => Mux_out.DATAB
Din1[3] => Mux_out.DATAB
Din1[4] => Mux_out.DATAB
Din1[5] => Mux_out.DATAB
Din1[6] => Mux_out.DATAB
Din1[7] => Mux_out.DATAB
Din1[8] => Mux_out.DATAB
Din1[9] => Mux_out.DATAB
Din1[10] => Mux_out.DATAB
Din1[11] => Mux_out.DATAB
Din1[12] => Mux_out.DATAB
Din1[13] => Mux_out.DATAB
Mux_out[0] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[1] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[2] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[3] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[4] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[5] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[6] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[7] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[8] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[9] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[10] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[11] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[12] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE
Mux_out[13] <= Mux_out.DB_MAX_OUTPUT_PORT_TYPE


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave2|ahf_cram_v:my_cram|ahf_cache_v:my_rom_cache
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave2|ahf_cram_v:my_cram|ahf_cache_v:my_rom_cache|altsyncram:altsyncram_component
wren_a => altsyncram_h6g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_h6g1:auto_generated.data_a[0]
data_a[1] => altsyncram_h6g1:auto_generated.data_a[1]
data_a[2] => altsyncram_h6g1:auto_generated.data_a[2]
data_a[3] => altsyncram_h6g1:auto_generated.data_a[3]
data_a[4] => altsyncram_h6g1:auto_generated.data_a[4]
data_a[5] => altsyncram_h6g1:auto_generated.data_a[5]
data_a[6] => altsyncram_h6g1:auto_generated.data_a[6]
data_a[7] => altsyncram_h6g1:auto_generated.data_a[7]
data_a[8] => altsyncram_h6g1:auto_generated.data_a[8]
data_a[9] => altsyncram_h6g1:auto_generated.data_a[9]
data_a[10] => altsyncram_h6g1:auto_generated.data_a[10]
data_a[11] => altsyncram_h6g1:auto_generated.data_a[11]
data_a[12] => altsyncram_h6g1:auto_generated.data_a[12]
data_a[13] => altsyncram_h6g1:auto_generated.data_a[13]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_h6g1:auto_generated.address_a[0]
address_a[1] => altsyncram_h6g1:auto_generated.address_a[1]
address_a[2] => altsyncram_h6g1:auto_generated.address_a[2]
address_a[3] => altsyncram_h6g1:auto_generated.address_a[3]
address_a[4] => altsyncram_h6g1:auto_generated.address_a[4]
address_a[5] => altsyncram_h6g1:auto_generated.address_a[5]
address_a[6] => altsyncram_h6g1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_h6g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_h6g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_h6g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_h6g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_h6g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_h6g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_h6g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_h6g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_h6g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_h6g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_h6g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_h6g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_h6g1:auto_generated.q_a[11]
q_a[12] <= altsyncram_h6g1:auto_generated.q_a[12]
q_a[13] <= altsyncram_h6g1:auto_generated.q_a[13]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave2|ahf_cram_v:my_cram|ahf_cache_v:my_rom_cache|altsyncram:altsyncram_component|altsyncram_h6g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE


|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave2|ahf_cram_v:my_cram|ahf_8to3_enc:my_enc
x[0] => Decoder0.IN7
x[1] => Decoder0.IN6
x[2] => Decoder0.IN5
x[3] => Decoder0.IN4
x[4] => Decoder0.IN3
x[5] => Decoder0.IN2
x[6] => Decoder0.IN1
x[7] => Decoder0.IN0
y[0] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


