Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Tue Jan 10 19:28:29 2017
| Host         : tyh running 64-bit Ubuntu 16.04 LTS
| Command      : report_control_sets -verbose -file pipeline_control_sets_placed.rpt
| Design       : pipeline
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   419 |
| Unused register locations in slices containing registers |   560 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           13305 |         2803 |
| No           | No                    | Yes                    |              56 |           19 |
| No           | Yes                   | No                     |             589 |          234 |
| Yes          | No                    | No                     |             774 |          330 |
| Yes          | No                    | Yes                    |              11 |            3 |
| Yes          | Yes                   | No                     |            3025 |         1071 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                              Clock Signal                             |                                                                                                                      Enable Signal                                                                                                                     |                                                                                          Set/Reset Signal                                                                                          | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                   | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                1 |              1 |
|  inst_ci/u_cm_0/cache/i_cache/decide/go                               |                                                                                                                                                                                                                                                        |                                                                                                                                                                                                    |                1 |              1 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                   | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              1 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                              | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                1 |              1 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_nxt                                                                                                               | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                1 |              1 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                        | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                1 |              2 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[130]_1                                                                                                                                                                                         |                                                                                                                                                                                                    |                1 |              2 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[130]_0                                                                                                                                                                                         |                                                                                                                                                                                                    |                1 |              2 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/i_cache/cache_way0/mem_reg[0]_0                                                                                                                                                                                                   |                                                                                                                                                                                                    |                1 |              2 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/i_cache/cache_way1/mem_reg[0]_0                                                                                                                                                                                                   |                                                                                                                                                                                                    |                1 |              2 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                     |                                                                                                                                                                                                    |                1 |              2 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                         | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                1 |              3 |
|  cpu/ID_EX/exmem_target_reg[0]_12[0]                                  |                                                                                                                                                                                                                                                        |                                                                                                                                                                                                    |                1 |              3 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                   | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                2 |              3 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                      | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                2 |              4 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in3_in                                                                                                                         | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                        |                3 |              4 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                       | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                         |                1 |              4 |
|  clk_BUFG                                                             | inst_ci/sf0/spi_tr8_inst/count_read[3]_i_1_n_3                                                                                                                                                                                                         |                                                                                                                                                                                                    |                2 |              4 |
|  clk_BUFG                                                             | inst_ci/sf0/spi_tr8_inst/count_dummy[3]_i_2_n_3                                                                                                                                                                                                        | inst_ci/sf0/spi_tr8_inst/count_dummy1                                                                                                                                                              |                2 |              4 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cnt_shift_r_reg[0][0]                                                                                                             | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/cnt_shift_r_reg[0]_0[0]                                                                                                           |                1 |              4 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                     | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                |                1 |              4 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in7_in                                                                                                                         | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                         |                2 |              4 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                      | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                        |                1 |              4 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_2_n_0                                                          | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                2 |              4 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                             | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                |                1 |              4 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/DDRControlModule/state[3]_i_2_n_3                                                                                                                                                                                                   | inst_ci/ddr_ctrl_0/DDRControlModule/state[3]_i_1_n_3                                                                                                                                               |                3 |              4 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                     | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/wait_cnt_r_reg[0][0]                                                                                                              |                1 |              4 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[3]_i_1_n_0                                                   |                1 |              4 |
|  BP_SAMPLER_IBUF_BUFG                                                 | breakpoint/bp_pc[3]_i_1_n_3                                                                                                                                                                                                                            |                                                                                                                                                                                                    |                3 |              4 |
|  BP_SAMPLER_IBUF_BUFG                                                 | breakpoint/bp_pc[15]_i_1_n_3                                                                                                                                                                                                                           |                                                                                                                                                                                                    |                1 |              4 |
|  BP_SAMPLER_IBUF_BUFG                                                 | breakpoint/bp_pc[7]_i_1_n_3                                                                                                                                                                                                                            |                                                                                                                                                                                                    |                1 |              4 |
|  BP_SAMPLER_IBUF_BUFG                                                 | breakpoint/bp_pc[11]_i_1_n_3                                                                                                                                                                                                                           |                                                                                                                                                                                                    |                1 |              4 |
|  BP_SAMPLER_IBUF_BUFG                                                 | breakpoint/bp_pc0[31]                                                                                                                                                                                                                                  |                                                                                                                                                                                                    |                1 |              4 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                              | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              4 |
|  BP_SAMPLER_IBUF_BUFG                                                 | breakpoint/bp_pc0[27]                                                                                                                                                                                                                                  |                                                                                                                                                                                                    |                1 |              4 |
|  BP_SAMPLER_IBUF_BUFG                                                 | breakpoint/bp_pc0[23]                                                                                                                                                                                                                                  |                                                                                                                                                                                                    |                1 |              4 |
|  inst_ci/u_cm_0/cache/d_cache/decide/go                               |                                                                                                                                                                                                                                                        |                                                                                                                                                                                                    |                1 |              4 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/E[0]                                                                                                                                                                       | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              4 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                   |                                                                                                                                                                                                    |                2 |              4 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                        | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_dqs_cnt[0]_i_1_n_0                                     |                1 |              4 |
|  BP_SAMPLER_IBUF_BUFG                                                 | breakpoint/bp_pc0[19]                                                                                                                                                                                                                                  |                                                                                                                                                                                                    |                1 |              4 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                   |                                                                                                                                                                                                    |                2 |              4 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                   |                                                                                                                                                                                                    |                3 |              4 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                        | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                    |                1 |              4 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                        | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |
|  cc0/dcg/inst/clk_out1                                                |                                                                                                                                                                                                                                                        | inst_ci/vga_stall_cnt[3]_i_1_n_3                                                                                                                                                                   |                1 |              4 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                        | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                   |                2 |              4 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                   |                                                                                                                                                                                                    |                2 |              4 |
|  cpu/IF_ID/idex_rd_addr_reg[4][0]                                     |                                                                                                                                                                                                                                                        |                                                                                                                                                                                                    |                2 |              5 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                          | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0      |                1 |              5 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0                                                                                                                                 | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                2 |              5 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                          | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0      |                2 |              5 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                          | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0      |                1 |              5 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                         | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                2 |              5 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                          | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0      |                2 |              5 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                          | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0      |                2 |              5 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                          | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0      |                1 |              5 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                               | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0      |                1 |              5 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                    | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                               |                2 |              5 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                  | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/complex_row0_rd_done1                                                                                                             |                2 |              5 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                          | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0      |                2 |              5 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0        | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              5 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0     | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                1 |              5 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                             | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                1 |              5 |
|  clk_BUFG                                                             | inst_ci/sf0/E[0]                                                                                                                                                                                                                                       | reset_button_IBUF                                                                                                                                                                                  |                2 |              5 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                        | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                 |                2 |              5 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                        | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                 |                1 |              5 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                        | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                  |                1 |              5 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                        | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_data_offset_reg[0]                                          |                2 |              5 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                        | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_controller.maint_wip_r_lcl_reg_0                                                         |                2 |              5 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_dout[15]                                                                                                                                      | inst_ci/ddr_ctrl_0/DDRControlModule/counter[5]_i_1_n_3                                                                                                                                             |                1 |              6 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                  | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                4 |              6 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                   | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                2 |              6 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                             | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                3 |              6 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                        | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                2 |              6 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                        | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                2 |              6 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                 | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0               |                2 |              6 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                     | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                2 |              6 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                    | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                |                2 |              6 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                   |                                                                                                                                                                                                    |                4 |              6 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                         | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                2 |              6 |
|  clk_BUFG                                                             | inst_ci/sf0/spi_tr8_inst/data0                                                                                                                                                                                                                         |                                                                                                                                                                                                    |                2 |              6 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer_r0_0                                                                                                                                 | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                       |                2 |              6 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                        | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                             |                1 |              6 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r0                                                                                                | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r[5]_i_1_n_0                                  |                2 |              6 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                   | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/tap_cnt_cpt_r_reg[0][0]                                                                                                           |                3 |              6 |
|  clk_BUFG                                                             | inst_ci/sf0/instruction[7]_i_1_n_3                                                                                                                                                                                                                     |                                                                                                                                                                                                    |                2 |              6 |
|  clk_BUFG                                                             | inst_ci/sf0/spi_tr8_inst/FSM_sequential_state_reg[0]_0                                                                                                                                                                                                 |                                                                                                                                                                                                    |                4 |              6 |
|  clk_BUFG                                                             | cpu/cp0/p_1_in[31]                                                                                                                                                                                                                                     | reset_button_IBUF                                                                                                                                                                                  |                3 |              6 |
|  cc0/dcg/inst/clk_out1                                                |                                                                                                                                                                                                                                                        |                                                                                                                                                                                                    |                5 |              6 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/cache_way0/mem_vl/dbg_que_end_reg[5]                                                                                                                                                                                      | reset_button_IBUF                                                                                                                                                                                  |                3 |              6 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/cache_way0/mem_vl/E[0]                                                                                                                                                                                                    | reset_button_IBUF                                                                                                                                                                                  |                4 |              6 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_sequential_cal1_state_r[5]_i_2_n_0                                                                          | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                5 |              6 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_1_out[5]                                                                                          |                                                                                                                                                                                                    |                1 |              6 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                   | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                               |                2 |              6 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                         | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                3 |              6 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                    | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                3 |              6 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r0                                                                                                   | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r[5]_i_1_n_0                                     |                2 |              6 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                             | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                1 |              6 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                            | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                1 |              6 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                        | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1_n_0                           |                3 |              7 |
| ~PS2_CLK_IBUF_BUFG                                                    |                                                                                                                                                                                                                                                        | reset_button_IBUF                                                                                                                                                                                  |                2 |              7 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]_i_1_n_0                                                                                                            | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                6 |              7 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                        | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                           |                2 |              7 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[20][7]                                                                                                                                                                                                                         | cpu/MEM_WB/register_reg[20][0]                                                                                                                                                                     |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[23][15]                                                                                                                                                                                                                        | cpu/MEM_WB/register_reg[23][8]                                                                                                                                                                     |                3 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[28][7]                                                                                                                                                                                                                         | cpu/MEM_WB/register_reg[28][0]                                                                                                                                                                     |                4 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[22][7]                                                                                                                                                                                                                         | reset_button_IBUF                                                                                                                                                                                  |                4 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[22][31]                                                                                                                                                                                                                        | reset_button_IBUF                                                                                                                                                                                  |                3 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[22][23]                                                                                                                                                                                                                        | reset_button_IBUF                                                                                                                                                                                  |                5 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[22][15]                                                                                                                                                                                                                        | reset_button_IBUF                                                                                                                                                                                  |                3 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[29][15]                                                                                                                                                                                                                        | cpu/MEM_WB/register_reg[29][8]                                                                                                                                                                     |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[21][7]                                                                                                                                                                                                                         | reset_button_IBUF                                                                                                                                                                                  |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[29][23]                                                                                                                                                                                                                        | cpu/MEM_WB/register_reg[29][16]                                                                                                                                                                    |                5 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[21][15]                                                                                                                                                                                                                        | reset_button_IBUF                                                                                                                                                                                  |                3 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[29][31]                                                                                                                                                                                                                        | reset_button_IBUF                                                                                                                                                                                  |                3 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[2][15]                                                                                                                                                                                                                         | cpu/MEM_WB/register_reg[2][8]                                                                                                                                                                      |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[21][31]                                                                                                                                                                                                                        | reset_button_IBUF                                                                                                                                                                                  |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[21][23]                                                                                                                                                                                                                        | reset_button_IBUF                                                                                                                                                                                  |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[26][23]                                                                                                                                                                                                                        | cpu/MEM_WB/register_reg[26][16]                                                                                                                                                                    |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[29][7]                                                                                                                                                                                                                         | cpu/MEM_WB/register_reg[29][0]                                                                                                                                                                     |                4 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[25][7]                                                                                                                                                                                                                         | reset_button_IBUF                                                                                                                                                                                  |                3 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[27][31]                                                                                                                                                                                                                        | reset_button_IBUF                                                                                                                                                                                  |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[15][31]                                                                                                                                                                                                                        | reset_button_IBUF                                                                                                                                                                                  |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[28][15]                                                                                                                                                                                                                        | cpu/MEM_WB/register_reg[28][8]                                                                                                                                                                     |                5 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[28][23]                                                                                                                                                                                                                        | cpu/MEM_WB/register_reg[28][16]                                                                                                                                                                    |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[27][23]                                                                                                                                                                                                                        | cpu/MEM_WB/register_reg[27][16]                                                                                                                                                                    |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[27][15]                                                                                                                                                                                                                        | cpu/MEM_WB/register_reg[27][8]                                                                                                                                                                     |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[26][7]                                                                                                                                                                                                                         | cpu/MEM_WB/register_reg[26][0]                                                                                                                                                                     |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[26][31]                                                                                                                                                                                                                        | cpu/MEM_WB/register_reg[26][24]                                                                                                                                                                    |                3 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[27][7]                                                                                                                                                                                                                         | cpu/MEM_WB/register_reg[27][0]                                                                                                                                                                     |                3 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[26][15]                                                                                                                                                                                                                        | cpu/MEM_WB/register_reg[26][8]                                                                                                                                                                     |                3 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[23][23]                                                                                                                                                                                                                        | cpu/MEM_WB/register_reg[23][16]                                                                                                                                                                    |                4 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[25][31]                                                                                                                                                                                                                        | reset_button_IBUF                                                                                                                                                                                  |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[25][23]                                                                                                                                                                                                                        | reset_button_IBUF                                                                                                                                                                                  |                3 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[25][15]                                                                                                                                                                                                                        | reset_button_IBUF                                                                                                                                                                                  |                5 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[24][7]                                                                                                                                                                                                                         | cpu/MEM_WB/register_reg[24][0]                                                                                                                                                                     |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[24][31]                                                                                                                                                                                                                        | cpu/MEM_WB/register_reg[24][24]                                                                                                                                                                    |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[28][31]                                                                                                                                                                                                                        | cpu/MEM_WB/register_reg[28][24]                                                                                                                                                                    |                5 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[24][23]                                                                                                                                                                                                                        | cpu/MEM_WB/register_reg[24][16]                                                                                                                                                                    |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[24][15]                                                                                                                                                                                                                        | cpu/MEM_WB/register_reg[24][8]                                                                                                                                                                     |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[23][7]                                                                                                                                                                                                                         | cpu/MEM_WB/register_reg[23][0]                                                                                                                                                                     |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[23][31]                                                                                                                                                                                                                        | reset_button_IBUF                                                                                                                                                                                  |                4 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[9][7]                                                                                                                                                                                                                          | cpu/MEM_WB/register_reg[9][0]                                                                                                                                                                      |                3 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[16][31]                                                                                                                                                                                                                        | cpu/MEM_WB/register_reg[16][24]                                                                                                                                                                    |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[16][23]                                                                                                                                                                                                                        | cpu/MEM_WB/register_reg[16][16]                                                                                                                                                                    |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[16][15]                                                                                                                                                                                                                        | cpu/MEM_WB/register_reg[16][8]                                                                                                                                                                     |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[15][7]                                                                                                                                                                                                                         | cpu/MEM_WB/register_reg[15][0]                                                                                                                                                                     |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[5][31]_0                                                                                                                                                                                                                       | reset_button_IBUF                                                                                                                                                                                  |                3 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[15][23]                                                                                                                                                                                                                        | cpu/MEM_WB/register_reg[15][16]                                                                                                                                                                    |                3 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[15][15]                                                                                                                                                                                                                        | cpu/MEM_WB/register_reg[15][8]                                                                                                                                                                     |                3 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[14][7]                                                                                                                                                                                                                         | cpu/MEM_WB/register_reg[14][0]                                                                                                                                                                     |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[14][31]                                                                                                                                                                                                                        | cpu/MEM_WB/register_reg[14][24]                                                                                                                                                                    |                1 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[16][7]                                                                                                                                                                                                                         | cpu/MEM_WB/register_reg[16][0]                                                                                                                                                                     |                1 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[9][31]_0                                                                                                                                                                                                                       | reset_button_IBUF                                                                                                                                                                                  |                4 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[9][23]                                                                                                                                                                                                                         | cpu/MEM_WB/register_reg[9][16]                                                                                                                                                                     |                3 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[9][15]                                                                                                                                                                                                                         | cpu/MEM_WB/register_reg[9][8]                                                                                                                                                                      |                7 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[8][7]                                                                                                                                                                                                                          | cpu/MEM_WB/register_reg[8][0]                                                                                                                                                                      |                6 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[8][31]                                                                                                                                                                                                                         | cpu/MEM_WB/register_reg[8][24]                                                                                                                                                                     |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[8][23]                                                                                                                                                                                                                         | cpu/MEM_WB/register_reg[8][16]                                                                                                                                                                     |                6 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[8][15]                                                                                                                                                                                                                         | cpu/MEM_WB/register_reg[8][8]                                                                                                                                                                      |                3 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[7][7]                                                                                                                                                                                                                          | cpu/MEM_WB/register_reg[7][0]                                                                                                                                                                      |                4 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[19][15]_0                                                                                                                                                                                                                      | reset_button_IBUF                                                                                                                                                                                  |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[20][23]                                                                                                                                                                                                                        | cpu/MEM_WB/register_reg[20][16]                                                                                                                                                                    |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[20][15]                                                                                                                                                                                                                        | cpu/MEM_WB/register_reg[20][8]                                                                                                                                                                     |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[1][7]                                                                                                                                                                                                                          | cpu/MEM_WB/register_reg[1][0]                                                                                                                                                                      |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[1][31]                                                                                                                                                                                                                         | cpu/MEM_WB/register_reg[1][24]                                                                                                                                                                     |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[1][23]                                                                                                                                                                                                                         | cpu/MEM_WB/register_reg[1][16]                                                                                                                                                                     |                1 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[1][15]                                                                                                                                                                                                                         | cpu/MEM_WB/register_reg[1][8]                                                                                                                                                                      |                3 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[19][7]_0                                                                                                                                                                                                                       | reset_button_IBUF                                                                                                                                                                                  |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[19][31]                                                                                                                                                                                                                        | reset_button_IBUF                                                                                                                                                                                  |                1 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[19][23]_0                                                                                                                                                                                                                      | reset_button_IBUF                                                                                                                                                                                  |                3 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[20][31]                                                                                                                                                                                                                        | cpu/MEM_WB/register_reg[20][24]                                                                                                                                                                    |                3 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[18][7]                                                                                                                                                                                                                         | cpu/MEM_WB/register_reg[18][0]                                                                                                                                                                     |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[18][31]                                                                                                                                                                                                                        | cpu/MEM_WB/register_reg[18][24]                                                                                                                                                                    |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[18][23]                                                                                                                                                                                                                        | cpu/MEM_WB/register_reg[18][16]                                                                                                                                                                    |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[18][15]                                                                                                                                                                                                                        | cpu/MEM_WB/register_reg[18][8]                                                                                                                                                                     |                3 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[17][7]                                                                                                                                                                                                                         | cpu/MEM_WB/register_reg[17][0]                                                                                                                                                                     |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[17][31]_0                                                                                                                                                                                                                      | reset_button_IBUF                                                                                                                                                                                  |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[17][23]                                                                                                                                                                                                                        | cpu/MEM_WB/register_reg[17][16]                                                                                                                                                                    |                3 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[17][15]                                                                                                                                                                                                                        | cpu/MEM_WB/register_reg[17][8]                                                                                                                                                                     |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[6][31]                                                                                                                                                                                                                         | cpu/MEM_WB/register_reg[6][24]                                                                                                                                                                     |                3 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[4][31]                                                                                                                                                                                                                         | cpu/MEM_WB/register_reg[4][24]                                                                                                                                                                     |                5 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[4][7]                                                                                                                                                                                                                          | cpu/MEM_WB/register_reg[4][0]                                                                                                                                                                      |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[5][15]                                                                                                                                                                                                                         | reset_button_IBUF                                                                                                                                                                                  |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[5][23]                                                                                                                                                                                                                         | reset_button_IBUF                                                                                                                                                                                  |                1 |              8 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                 |                                                                                                                                                                                                    |                4 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[5][7]                                                                                                                                                                                                                          | reset_button_IBUF                                                                                                                                                                                  |                3 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[6][15]                                                                                                                                                                                                                         | reset_button_IBUF                                                                                                                                                                                  |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[6][23]                                                                                                                                                                                                                         | reset_button_IBUF                                                                                                                                                                                  |                5 |              8 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0    | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                3 |              8 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wr_data_addr_le                                                                                                                                                      | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[6][7]                                                                                                                                                                                                                          | reset_button_IBUF                                                                                                                                                                                  |                4 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[7][15]                                                                                                                                                                                                                         | cpu/MEM_WB/register_reg[7][8]                                                                                                                                                                      |                3 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[7][23]                                                                                                                                                                                                                         | cpu/MEM_WB/register_reg[7][16]                                                                                                                                                                     |                4 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[7][31]                                                                                                                                                                                                                         | cpu/MEM_WB/register_reg[7][24]                                                                                                                                                                     |                4 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[14][23]                                                                                                                                                                                                                        | cpu/MEM_WB/register_reg[14][16]                                                                                                                                                                    |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[14][15]                                                                                                                                                                                                                        | cpu/MEM_WB/register_reg[14][8]                                                                                                                                                                     |                2 |              8 |
|  clk_BUFG                                                             | inst_ci/sf0/spi_tr8_inst/dload_in                                                                                                                                                                                                                      |                                                                                                                                                                                                    |                4 |              8 |
|  cc0/dcg/inst/clk_out2                                                | inst_ci/vga0/view/E[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                    |                2 |              8 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                            |                                                                                                                                                                                                    |                1 |              8 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                            |                                                                                                                                                                                                    |                2 |              8 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                               | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                          |                4 |              8 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                             | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                              |                3 |              8 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                     | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0 | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                  | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[2][23]                                                                                                                                                                                                                         | cpu/MEM_WB/register_reg[2][16]                                                                                                                                                                     |                2 |              8 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0 | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                3 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[3][7]_0                                                                                                                                                                                                                        | reset_button_IBUF                                                                                                                                                                                  |                3 |              8 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                     | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[4][15]                                                                                                                                                                                                                         | cpu/MEM_WB/register_reg[4][8]                                                                                                                                                                      |                3 |              8 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0 | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                3 |              8 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                  | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                3 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[4][23]                                                                                                                                                                                                                         | cpu/MEM_WB/register_reg[4][16]                                                                                                                                                                     |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[31][23]                                                                                                                                                                                                                        | cpu/MEM_WB/register_reg[31][16]                                                                                                                                                                    |                6 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[0][31]                                                                                                                                                                                                                         | cpu/MEM_WB/register_reg[0][24]                                                                                                                                                                     |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[0][23]                                                                                                                                                                                                                         | cpu/MEM_WB/register_reg[0][16]                                                                                                                                                                     |                1 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[0][15]                                                                                                                                                                                                                         | cpu/MEM_WB/register_reg[0][8]                                                                                                                                                                      |                1 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[3][31]_0                                                                                                                                                                                                                       | reset_button_IBUF                                                                                                                                                                                  |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[3][23]_0                                                                                                                                                                                                                       | reset_button_IBUF                                                                                                                                                                                  |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[3][15]_0                                                                                                                                                                                                                       | reset_button_IBUF                                                                                                                                                                                  |                1 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[31][7]                                                                                                                                                                                                                         | cpu/MEM_WB/register_reg[31][0]                                                                                                                                                                     |                3 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[31][31]                                                                                                                                                                                                                        | reset_button_IBUF                                                                                                                                                                                  |                5 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[13][7]                                                                                                                                                                                                                         | cpu/MEM_WB/register_reg[13][0]                                                                                                                                                                     |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[31][15]                                                                                                                                                                                                                        | cpu/MEM_WB/register_reg[31][8]                                                                                                                                                                     |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[30][7]                                                                                                                                                                                                                         | cpu/MEM_WB/register_reg[30][0]                                                                                                                                                                     |                5 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[30][31]                                                                                                                                                                                                                        | cpu/MEM_WB/register_reg[30][24]                                                                                                                                                                    |                3 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[30][23]                                                                                                                                                                                                                        | cpu/MEM_WB/register_reg[30][16]                                                                                                                                                                    |                3 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[30][15]                                                                                                                                                                                                                        | cpu/MEM_WB/register_reg[30][8]                                                                                                                                                                     |                4 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[2][7]                                                                                                                                                                                                                          | cpu/MEM_WB/register_reg[2][0]                                                                                                                                                                      |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[2][31]                                                                                                                                                                                                                         | cpu/MEM_WB/register_reg[2][24]                                                                                                                                                                     |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[0][7]                                                                                                                                                                                                                          | cpu/MEM_WB/register_reg[0][0]                                                                                                                                                                      |                3 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[13][31]                                                                                                                                                                                                                        | cpu/MEM_WB/register_reg[13][24]                                                                                                                                                                    |                3 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[13][23]                                                                                                                                                                                                                        | cpu/MEM_WB/register_reg[13][16]                                                                                                                                                                    |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[13][15]                                                                                                                                                                                                                        | cpu/MEM_WB/register_reg[13][8]                                                                                                                                                                     |                1 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[12][7]                                                                                                                                                                                                                         | cpu/MEM_WB/register_reg[12][0]                                                                                                                                                                     |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[12][31]                                                                                                                                                                                                                        | cpu/MEM_WB/register_reg[12][24]                                                                                                                                                                    |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[12][23]                                                                                                                                                                                                                        | cpu/MEM_WB/register_reg[12][16]                                                                                                                                                                    |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[12][15]                                                                                                                                                                                                                        | cpu/MEM_WB/register_reg[12][8]                                                                                                                                                                     |                3 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[11][7]_0                                                                                                                                                                                                                       | cpu/MEM_WB/register_reg[11][0]_0                                                                                                                                                                   |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[11][23]_0                                                                                                                                                                                                                      | cpu/MEM_WB/register_reg[11][16]_0                                                                                                                                                                  |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[10][15]                                                                                                                                                                                                                        | cpu/MEM_WB/register_reg[10][8]                                                                                                                                                                     |                6 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[11][15]_0                                                                                                                                                                                                                      | cpu/MEM_WB/register_reg[11][8]_0                                                                                                                                                                   |                1 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[10][7]                                                                                                                                                                                                                         | cpu/MEM_WB/register_reg[10][0]                                                                                                                                                                     |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[10][31]                                                                                                                                                                                                                        | cpu/MEM_WB/register_reg[10][24]                                                                                                                                                                    |                3 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[10][23]                                                                                                                                                                                                                        | cpu/MEM_WB/register_reg[10][16]                                                                                                                                                                    |                2 |              8 |
| ~cpun_0_2940_BUFG                                                     | cpu/MEM_WB/register_reg[11][31]                                                                                                                                                                                                                        | cpu/MEM_WB/register_reg[11][24]                                                                                                                                                                    |                2 |              8 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                          |                                                                                                                                                                                                    |                5 |              9 |
|  cc0/dcg/inst/clk_out2                                                |                                                                                                                                                                                                                                                        |                                                                                                                                                                                                    |                5 |              9 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                        | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                              |                2 |              9 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                        | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                          |                3 |              9 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                   | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                4 |             10 |
| ~PS2_CLK_IBUF_BUFG                                                    |                                                                                                                                                                                                                                                        |                                                                                                                                                                                                    |                3 |             10 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_nxt                                                                                                               | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                5 |             10 |
|  cc0/dcg/inst/clk_out2                                                |                                                                                                                                                                                                                                                        | reset_button_IBUF                                                                                                                                                                                  |                6 |             11 |
|  cc0/dcg/inst/clk_out1                                                | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sample_timer_en                                                                                                                                                                  | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sample_timer0                                                                                                                |                3 |             11 |
|  cc0/dcg/inst/clk_out2                                                | inst_ci/vga0/view/sel                                                                                                                                                                                                                                  | reset_button_IBUF                                                                                                                                                                                  |                3 |             11 |
|  cc0/dcg/inst/clk_out1                                                | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature[11]_i_1_n_0                                                                                                                                | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                       |                3 |             12 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                              | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                4 |             12 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                    |               12 |             12 |
|  clk_BUFG                                                             | inst_ci/sf0/spi_tr8_inst/dreg_out[7]_i_1_n_3                                                                                                                                                                                                           |                                                                                                                                                                                                    |                3 |             12 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                     | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/clear                                                                                                                             |                3 |             12 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                             | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/clear                                                                                                                             |                3 |             12 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                        | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                5 |             14 |
|  clk_BUFG                                                             |                                                                                                                                                                                                                                                        | inst_ci/sf0/spi_tr8_inst/count_c0                                                                                                                                                                  |                4 |             14 |
|  cc0/dcg/inst/clk_out1                                                |                                                                                                                                                                                                                                                        | reset_button_IBUF                                                                                                                                                                                  |                4 |             15 |
|  cc0/dcg/inst/clk_out2                                                | inst_ci/vga0/view/addr_read_reg[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                    |                4 |             15 |
|  cc0/dcg/inst/clk_out1                                                |                                                                                                                                                                                                                                                        | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                       |                6 |             15 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[183]                                                                                                                                                                                           |                                                                                                                                                                                                    |                5 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[199]_0                                                                                                                                                                                         |                                                                                                                                                                                                    |                5 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[199]                                                                                                                                                                                           |                                                                                                                                                                                                    |                6 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[191]_0                                                                                                                                                                                         |                                                                                                                                                                                                    |                5 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[191]                                                                                                                                                                                           |                                                                                                                                                                                                    |                5 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[183]_0                                                                                                                                                                                         |                                                                                                                                                                                                    |                7 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[15]_0                                                                                                                                                                                          |                                                                                                                                                                                                    |                6 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[175]_0                                                                                                                                                                                         |                                                                                                                                                                                                    |                7 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[175]                                                                                                                                                                                           |                                                                                                                                                                                                    |                6 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[167]_0                                                                                                                                                                                         |                                                                                                                                                                                                    |                5 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[167]                                                                                                                                                                                           |                                                                                                                                                                                                    |                6 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[143]                                                                                                                                                                                           |                                                                                                                                                                                                    |                6 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[207]                                                                                                                                                                                           |                                                                                                                                                                                                    |                6 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[207]_0                                                                                                                                                                                         |                                                                                                                                                                                                    |                7 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[215]                                                                                                                                                                                           |                                                                                                                                                                                                    |                5 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[215]_0                                                                                                                                                                                         |                                                                                                                                                                                                    |                7 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[223]_0                                                                                                                                                                                         |                                                                                                                                                                                                    |                5 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[231]                                                                                                                                                                                           |                                                                                                                                                                                                    |                6 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[231]_0                                                                                                                                                                                         |                                                                                                                                                                                                    |                5 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[239]                                                                                                                                                                                           |                                                                                                                                                                                                    |                6 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[239]_0                                                                                                                                                                                         |                                                                                                                                                                                                    |                6 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[23]                                                                                                                                                                                            |                                                                                                                                                                                                    |                6 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[23]_0                                                                                                                                                                                          |                                                                                                                                                                                                    |                6 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[247]                                                                                                                                                                                           |                                                                                                                                                                                                    |                6 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[247]_0                                                                                                                                                                                         |                                                                                                                                                                                                    |                7 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[119]                                                                                                                                                                                           |                                                                                                                                                                                                    |                6 |             16 |
| ~PS2_CLK_IBUF_BUFG                                                    | inst_ci/kb/fifo_reg_0_7_6_7_i_2_n_3                                                                                                                                                                                                                    |                                                                                                                                                                                                    |                2 |             16 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                        | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 |               10 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[7]                                                                                                                                                                                             |                                                                                                                                                                                                    |                5 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[7]_0                                                                                                                                                                                           |                                                                                                                                                                                                    |                5 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[87]                                                                                                                                                                                            |                                                                                                                                                                                                    |                6 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[87]_0                                                                                                                                                                                          |                                                                                                                                                                                                    |                6 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[95]                                                                                                                                                                                            |                                                                                                                                                                                                    |                6 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[95]_0                                                                                                                                                                                          |                                                                                                                                                                                                    |                5 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[103]                                                                                                                                                                                           |                                                                                                                                                                                                    |                4 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[103]_0                                                                                                                                                                                         |                                                                                                                                                                                                    |                6 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[111]                                                                                                                                                                                           |                                                                                                                                                                                                    |                6 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[111]_0                                                                                                                                                                                         |                                                                                                                                                                                                    |                6 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[15]                                                                                                                                                                                            |                                                                                                                                                                                                    |                6 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[119]_0                                                                                                                                                                                         |                                                                                                                                                                                                    |                6 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[127]                                                                                                                                                                                           |                                                                                                                                                                                                    |                6 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[127]_0                                                                                                                                                                                         |                                                                                                                                                                                                    |                5 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[135]                                                                                                                                                                                           |                                                                                                                                                                                                    |                6 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[135]_0                                                                                                                                                                                         |                                                                                                                                                                                                    |                5 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[223]                                                                                                                                                                                           |                                                                                                                                                                                                    |                5 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[143]_0                                                                                                                                                                                         |                                                                                                                                                                                                    |                6 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[151]                                                                                                                                                                                           |                                                                                                                                                                                                    |                5 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[151]_0                                                                                                                                                                                         |                                                                                                                                                                                                    |                7 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[159]                                                                                                                                                                                           |                                                                                                                                                                                                    |                4 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[159]_0                                                                                                                                                                                         |                                                                                                                                                                                                    |                6 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[63]                                                                                                                                                                                            |                                                                                                                                                                                                    |                6 |             16 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/pointer_we                                                                                                                                                                 |                                                                                                                                                                                                    |                2 |             16 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                 | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                5 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[255]_0                                                                                                                                                                                         |                                                                                                                                                                                                    |                6 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[79]_0                                                                                                                                                                                          |                                                                                                                                                                                                    |                6 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[79]                                                                                                                                                                                            |                                                                                                                                                                                                    |                6 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[71]_0                                                                                                                                                                                          |                                                                                                                                                                                                    |                6 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[71]                                                                                                                                                                                            |                                                                                                                                                                                                    |                4 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[63]_0                                                                                                                                                                                          |                                                                                                                                                                                                    |                6 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[55]_0                                                                                                                                                                                          |                                                                                                                                                                                                    |                6 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[55]                                                                                                                                                                                            |                                                                                                                                                                                                    |                6 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[47]_0                                                                                                                                                                                          |                                                                                                                                                                                                    |                6 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[47]                                                                                                                                                                                            |                                                                                                                                                                                                    |                6 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[39]_0                                                                                                                                                                                          |                                                                                                                                                                                                    |                6 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[39]                                                                                                                                                                                            |                                                                                                                                                                                                    |                5 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[31]_1                                                                                                                                                                                          |                                                                                                                                                                                                    |                6 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[31]_0                                                                                                                                                                                          |                                                                                                                                                                                                    |                6 |             16 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/wb_buffer_local_reg[255]_1                                                                                                                                                                                         |                                                                                                                                                                                                    |                5 |             16 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                        | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                4 |             17 |
|  clk_in1_IBUF                                                         |                                                                                                                                                                                                                                                        |                                                                                                                                                                                                    |                5 |             17 |
|  clk_BUFG                                                             | inst_ci/sf0/spi_tr8_inst/address_reg[23]_P                                                                                                                                                                                                             |                                                                                                                                                                                                    |                8 |             22 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r10                                                                                                                                                             | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |               10 |             22 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/DDRControlModule/T226                                                                                                                                                                                                               | reset_button_IBUF                                                                                                                                                                                  |                8 |             23 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                     | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                8 |             24 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                        | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                8 |             24 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                            |                                                                                                                                                                                                    |                6 |             25 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                            |                                                                                                                                                                                                    |               10 |             25 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                            |                                                                                                                                                                                                    |                9 |             25 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                            |                                                                                                                                                                                                    |               10 |             25 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                        | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_detect_edge_setup                                        |               13 |             25 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                        | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |               13 |             25 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                        | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |               17 |             26 |
|  clk_BUFG                                                             | cpu/MEM_WB/cp0_mem_reg[3][0][0]                                                                                                                                                                                                                        | reset_button_IBUF                                                                                                                                                                                  |               10 |             26 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                        | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |               17 |             27 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                        | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_iodelay_ctrl/rst_sync_r1_reg                                                                                                                          |                8 |             29 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                        | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |               12 |             29 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                        | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               14 |             31 |
|  clk_BUFG                                                             | cpu/MEM_WB/cp0_mem_reg[2][0][0]                                                                                                                                                                                                                        | reset_button_IBUF                                                                                                                                                                                  |                9 |             31 |
|  clk_BUFG                                                             | inst_ci/sf0/spi_tr8_inst/history_buffer[31]_i_1_n_3                                                                                                                                                                                                    |                                                                                                                                                                                                    |               24 |             32 |
|  n_1_0_BUFG                                                           |                                                                                                                                                                                                                                                        |                                                                                                                                                                                                    |               15 |             32 |
| ~clk_BUFG                                                             | cpu/ID_EX/E[0]                                                                                                                                                                                                                                         | reset_button_IBUF                                                                                                                                                                                  |               17 |             32 |
|  n_2_2654_BUFG                                                        |                                                                                                                                                                                                                                                        |                                                                                                                                                                                                    |               32 |             32 |
|  clk_BUFG                                                             | cpu/MEM_WB/E[0]                                                                                                                                                                                                                                        | reset_button_IBUF                                                                                                                                                                                  |                9 |             32 |
|  clk_BUFG                                                             | cpu/MEM_WB/cp0_mem_reg[1][31][0]                                                                                                                                                                                                                       | reset_button_IBUF                                                                                                                                                                                  |               10 |             32 |
|  clk_BUFG                                                             | cpu/ID_EX/Lo_reg[31]_0[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                    |               12 |             32 |
|  clk_BUFG                                                             | cpu/ID_EX/Hi_reg[31]_2[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                    |               11 |             32 |
|  clk_BUFG                                                             | inst_ci/sf0/spi_tr8_inst/E[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                    |               11 |             32 |
|  clk_BUFG                                                             | cpu/ID_EX/temp_out_reg[31]_1                                                                                                                                                                                                                           | cpu/ID_EX/temp_out_reg[0]                                                                                                                                                                          |               11 |             32 |
|  clk_BUFG                                                             | inst_ci/sf0/delay_count[31]_i_2_n_3                                                                                                                                                                                                                    | inst_ci/sf0/delay_count[31]_i_1_n_3                                                                                                                                                                |                6 |             32 |
|  clk_BUFG                                                             | cpu/cp0/data_o_reg[31]_0[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                    |               10 |             32 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                        | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |               11 |             33 |
|  clk_BUFG                                                             |                                                                                                                                                                                                                                                        | reset_button_IBUF                                                                                                                                                                                  |               12 |             33 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                        | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |               16 |             33 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/ram_addr_old_reg[21]                                                                                                                                                                                               |                                                                                                                                                                                                    |               11 |             40 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/i_cache/decide/p_0_in                                                                                                                                                                                                             |                                                                                                                                                                                                    |               10 |             40 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/i_cache/decide/ram_addr_old_reg[21]                                                                                                                                                                                               |                                                                                                                                                                                                    |               10 |             40 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/decide/ram_addr_old_reg[21]_0                                                                                                                                                                                             |                                                                                                                                                                                                    |               10 |             40 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                        | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |               15 |             44 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                        | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |               16 |             45 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                        | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |               14 |             47 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/i_cache/decide/ifid_instr_reg[8]_10                                                                                                                                                                                               |                                                                                                                                                                                                    |               16 |             64 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/i_cache/decide/ifid_instr_reg[8]_9                                                                                                                                                                                                |                                                                                                                                                                                                    |               16 |             64 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                     |                                                                                                                                                                                                    |               22 |             64 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                              |                                                                                                                                                                                                    |               20 |             64 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/rd_active_r                                                                                                                       |                                                                                                                                                                                                    |               18 |             64 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/i_cache/decide/ifid_instr_reg[8]                                                                                                                                                                                                  |                                                                                                                                                                                                    |               16 |             64 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/i_cache/decide/ifid_instr_reg[8]_0                                                                                                                                                                                                |                                                                                                                                                                                                    |               16 |             64 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/i_cache/decide/ifid_instr_reg[8]_1                                                                                                                                                                                                |                                                                                                                                                                                                    |               16 |             64 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/i_cache/decide/ifid_instr_reg[8]_8                                                                                                                                                                                                |                                                                                                                                                                                                    |               16 |             64 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/i_cache/decide/ifid_instr_reg[8]_13                                                                                                                                                                                               |                                                                                                                                                                                                    |               16 |             64 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/i_cache/decide/ifid_instr_reg[8]_11                                                                                                                                                                                               |                                                                                                                                                                                                    |               16 |             64 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/i_cache/decide/ifid_instr_reg[8]_12                                                                                                                                                                                               |                                                                                                                                                                                                    |               16 |             64 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/i_cache/decide/ifid_instr_reg[8]_14                                                                                                                                                                                               |                                                                                                                                                                                                    |               16 |             64 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/i_cache/decide/ifid_instr_reg[8]_2                                                                                                                                                                                                |                                                                                                                                                                                                    |               16 |             64 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/i_cache/decide/ifid_instr_reg[8]_3                                                                                                                                                                                                |                                                                                                                                                                                                    |               16 |             64 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/i_cache/decide/ifid_instr_reg[8]_4                                                                                                                                                                                                |                                                                                                                                                                                                    |               16 |             64 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/i_cache/decide/ifid_instr_reg[8]_5                                                                                                                                                                                                |                                                                                                                                                                                                    |               16 |             64 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/i_cache/decide/ifid_instr_reg[8]_6                                                                                                                                                                                                |                                                                                                                                                                                                    |               16 |             64 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/i_cache/decide/ifid_instr_reg[8]_7                                                                                                                                                                                                |                                                                                                                                                                                                    |               16 |             64 |
|  n_0_2411_BUFG                                                        |                                                                                                                                                                                                                                                        |                                                                                                                                                                                                    |               27 |             66 |
| ~clk_BUFG                                                             | cpu/cp0/memwb_cp0_w_en_reg                                                                                                                                                                                                                             | reset_button_IBUF                                                                                                                                                                                  |               32 |             83 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en           |                                                                                                                                                                                                    |               11 |             88 |
| ~clk_BUFG                                                             | cpu/ID_EX/E[0]                                                                                                                                                                                                                                         | cpu/EX_MEM/ifid_pc_4_reg[0]_0[0]                                                                                                                                                                   |               29 |             94 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in1_in      |                                                                                                                                                                                                    |               12 |             96 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                                                    |               12 |             96 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_2                     |                                                                                                                                                                                                    |               14 |            112 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                     |                                                                                                                                                                                                    |               14 |            112 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                     |                                                                                                                                                                                                    |               14 |            112 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/DDRControlModule/buffer_old[127]_i_1_n_3                                                                                                                                                                                            | reset_button_IBUF                                                                                                                                                                                  |               23 |            128 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/DDRControlModule/buffer_reg[128]_0                                                                                                                                                                                                  | reset_button_IBUF                                                                                                                                                                                  |               77 |            128 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/DDRControlModule/p_36_in                                                                                                                                                                                                            | reset_button_IBUF                                                                                                                                                                                  |               69 |            128 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                          |                                                                                                                                                                                                    |               87 |            128 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/d_cache/cache_way0/mem_vl/memwb_memdata_reg[20]                                                                                                                                                                                   |                                                                                                                                                                                                    |               36 |            144 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                           |                                                                                                                                                                                                    |               24 |            192 |
| ~clk_BUFG                                                             | cpu/cp0/memwb_cp0_w_en_reg                                                                                                                                                                                                                             | cpu/cp0/SR[0]                                                                                                                                                                                      |               64 |            196 |
| ~clk_BUFG                                                             | cpu/cp0/memwb_cp0_w_en_reg                                                                                                                                                                                                                             | cpu/ID_EX/ex_jmp_i_1_n_3                                                                                                                                                                           |               70 |            224 |
| ~clk_BUFG                                                             | inst_ci/u_cm_0/cache/ram_write_old_reg                                                                                                                                                                                                                 | reset_button_IBUF                                                                                                                                                                                  |               83 |            256 |
| ~clk_BUFG                                                             |                                                                                                                                                                                                                                                        |                                                                                                                                                                                                    |              171 |            520 |
|  inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                        |                                                                                                                                                                                                    |              482 |           1622 |
|  clk_BUFG                                                             |                                                                                                                                                                                                                                                        |                                                                                                                                                                                                    |             2062 |          11005 |
+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


