Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Sep  8 12:06:44 2019
| Host         : DESKTOP-HIS8ABG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CPU_control_sets_placed.rpt
| Design       : CPU
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    41 |
|    Minimum number of control sets                        |    41 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    41 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    41 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             210 |           86 |
| No           | No                    | Yes                    |              32 |           19 |
| No           | Yes                   | No                     |             159 |           65 |
| Yes          | No                    | No                     |              31 |            8 |
| Yes          | No                    | Yes                    |             992 |          594 |
| Yes          | Yes                   | No                     |             138 |           79 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------+---------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal         |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------+-------------------------------+---------------------+------------------+----------------+
|  clk_IBUF_BUFG | EX_MEM/MEM_ALUOut_reg[4]_2[0] | reset_IBUF          |                6 |             16 |
|  clk_IBUF_BUFG | EX_MEM/MEM_MemWrite_reg_0[0]  | reset_IBUF          |               10 |             23 |
|  clk_IBUF_BUFG | IF_ID/PC[30]_i_1__0_n_0       |                     |                8 |             31 |
|  clk_IBUF_BUFG | MEM_WB/WB_RegWrite_reg_21[0]  | reset_IBUF          |               24 |             32 |
|  clk_IBUF_BUFG | MEM_WB/WB_RegWrite_reg_7[0]   | reset_IBUF          |               20 |             32 |
|  clk_IBUF_BUFG |                               | Systick0            |                8 |             32 |
|  clk_IBUF_BUFG |                               | reset_IBUF          |               19 |             32 |
|  clk_IBUF_BUFG | MEM_WB/WB_RegWrite_reg_12[0]  | reset_IBUF          |               14 |             32 |
|  clk_IBUF_BUFG | EX_MEM/E[0]                   | reset_IBUF          |               12 |             32 |
|  clk_IBUF_BUFG | MEMs/TL[31]_i_2_n_0           | MEMs/TL[31]_i_1_n_0 |               21 |             32 |
|  clk_IBUF_BUFG | MEM_WB/E[0]                   | reset_IBUF          |               26 |             32 |
|  clk_IBUF_BUFG | MEM_WB/WB_RegWrite_reg_8[0]   | reset_IBUF          |               15 |             32 |
|  clk_IBUF_BUFG | MEM_WB/WB_RegWrite_reg_1[0]   | reset_IBUF          |               23 |             32 |
|  clk_IBUF_BUFG | MEM_WB/WB_RegWrite_reg_24[0]  | reset_IBUF          |               19 |             32 |
|  clk_IBUF_BUFG | MEM_WB/WB_RegWrite_reg_22[0]  | reset_IBUF          |               22 |             32 |
|  clk_IBUF_BUFG | MEM_WB/WB_RegWrite_reg_26[0]  | reset_IBUF          |               23 |             32 |
|  clk_IBUF_BUFG | MEM_WB/WB_RegWrite_reg_9[0]   | reset_IBUF          |               18 |             32 |
|  clk_IBUF_BUFG | MEM_WB/WB_RegWrite_reg_29[0]  | reset_IBUF          |               22 |             32 |
|  clk_IBUF_BUFG | MEM_WB/WB_RegWrite_reg_14[0]  | reset_IBUF          |               17 |             32 |
|  clk_IBUF_BUFG | MEM_WB/WB_RegWrite_reg_2[0]   | reset_IBUF          |               12 |             32 |
|  clk_IBUF_BUFG | MEM_WB/WB_RegWrite_reg_3[0]   | reset_IBUF          |               18 |             32 |
|  clk_IBUF_BUFG | MEM_WB/WB_RegWrite_reg_16[0]  | reset_IBUF          |               20 |             32 |
|  clk_IBUF_BUFG | MEM_WB/WB_RegWrite_reg_6[0]   | reset_IBUF          |               18 |             32 |
|  clk_IBUF_BUFG | MEM_WB/WB_RegWrite_reg_11[0]  | reset_IBUF          |               12 |             32 |
|  clk_IBUF_BUFG | MEM_WB/WB_RegWrite_reg_15[0]  | reset_IBUF          |               23 |             32 |
|  clk_IBUF_BUFG | MEM_WB/WB_RegWrite_reg_27[0]  | reset_IBUF          |               23 |             32 |
|  clk_IBUF_BUFG | MEM_WB/WB_RegWrite_reg_10[0]  | reset_IBUF          |               16 |             32 |
|  clk_IBUF_BUFG | MEM_WB/WB_RegWrite_reg_18[0]  | reset_IBUF          |               23 |             32 |
|  clk_IBUF_BUFG | MEM_WB/WB_RegWrite_reg_25[0]  | reset_IBUF          |               20 |             32 |
|  clk_IBUF_BUFG | MEM_WB/WB_RegWrite_reg_23[0]  | reset_IBUF          |               21 |             32 |
|  clk_IBUF_BUFG | MEM_WB/WB_RegWrite_reg_4[0]   | reset_IBUF          |               22 |             32 |
|  clk_IBUF_BUFG | MEM_WB/WB_RegWrite_reg_5[0]   | reset_IBUF          |               15 |             32 |
|  clk_IBUF_BUFG | MEM_WB/WB_RegWrite_reg_17[0]  | reset_IBUF          |               15 |             32 |
|  clk_IBUF_BUFG | MEM_WB/WB_RegWrite_reg_19[0]  | reset_IBUF          |               18 |             32 |
|  clk_IBUF_BUFG | MEM_WB/WB_RegWrite_reg_20[0]  | reset_IBUF          |               18 |             32 |
|  clk_IBUF_BUFG | MEM_WB/WB_RegWrite_reg_0[0]   | reset_IBUF          |               22 |             32 |
|  clk_IBUF_BUFG | MEM_WB/WB_RegWrite_reg_28[0]  | reset_IBUF          |               20 |             32 |
|  clk_IBUF_BUFG | MEM_WB/WB_RegWrite_reg_13[0]  | reset_IBUF          |               15 |             32 |
|  clk_IBUF_BUFG | EX_MEM/MEM_MemRead_reg_0      | IF_ID/IFIDFlush_in  |               30 |             35 |
|  clk_IBUF_BUFG |                               | EX_MEM/stall        |               57 |            127 |
|  clk_IBUF_BUFG |                               |                     |               86 |            210 |
+----------------+-------------------------------+---------------------+------------------+----------------+


