INFO: [VRFC 10-163] Analyzing VHDL file "F:/นคื๗/sola/sola/isa_test_0828/project_1.ip_user_files/bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_proc_sys_reset_0_0'
