[
{"bit_blasted_port_style":"%s_%d",
"boundary_optimize_invert_hier_pins":"false",
"boundary_optimize_invert_hier_pins_renaming_extension":"_BAR",
"delete_unloaded_insts":"true",
"delete_unloaded_seqs":"true",
"dpopt_retain_datapath_connections":"false",
"driver_for_unloaded_hier_pins":"Z",
"fv_retain_carrysave_connections":"false",
"has_resized_timing_model":"false",
"hdl_allow_inout_const_port_connect":"false",
"hdl_allow_instance_name_conflict":"false",
"hdl_append_generic_ports":"true",
"hdl_array_naming_style":"%s[%d]",
"hdl_async_set_reset":"",
"hdl_auto_async_set_reset":"false",
"hdl_auto_exec_sdc_scripts":"true",
"hdl_auto_sync_set_reset":"true",
"hdl_bidirectional_assign":"false",
"hdl_bidirectional_wand_wor_assign":"false",
"hdl_bus_wire_naming_style":"%s[%d]",
"hdl_case_mux_threshold":"2",
"hdl_case_sensitive_instances":"none",
"hdl_convert_onebit_vector_to_scalar":"false",
"hdl_create_label_for_unlabeled_generate":"true",
"hdl_cse_for_registers":"false",
"hdl_decimal_parameter_name":"false",
"hdl_delete_transparent_latch":"true",
"hdl_enable_proc_name":"false",
"hdl_ff_keep_explicit_feedback":"true",
"hdl_ff_keep_feedback":"false",
"hdl_flatten_complex_port":"false",
"hdl_generate_index_style":"%s[%d]",
"hdl_generate_separator":".",
"hdl_ignore_pragma_names":"coverage",
"hdl_index_mux_threshold":"8",
"hdl_infer_unresolved_from_logic_abstract":"true",
"hdl_instance_array_naming_style":"%s[%d]",
"hdl_interface_separator":"_",
"hdl_keep_first_module_definition":"false",
"hdl_language":"v2001",
"hdl_latch_keep_feedback":"false",
"hdl_link_from_any_lib":"true",
"hdl_max_loop_limit":"1024",
"hdl_max_map_to_mux_control_width":"10",
"hdl_max_memory_address_range":"16384",
"hdl_max_recursion_limit":"1024",
"hdl_nc_compatible_module_linking":"true",
"hdl_overwrite_command_line_macros":"true",
"hdl_parameter_naming_style":"_%s%d",
"hdl_preserve_async_sr_priority_logic":"false",
"hdl_preserve_dangling_output_nets":"true",
"hdl_preserve_supply_nets":"true",
"hdl_preserve_sync_ctrl_logic":"false",
"hdl_preserve_sync_set_reset":"false",
"hdl_preserve_unused_flop":"false",
"hdl_preserve_unused_latch":"false",
"hdl_preserve_unused_registers":"false",
"hdl_primitive_input_multibit":"false",
"hdl_record_naming_style":"%s[%s]",
"hdl_reg_naming_style":"%s_reg%s",
"hdl_rename_cdn_flop_pins":"",
"hdl_report_case_info":"false",
"hdl_resolve_instance_with_libcell":"false",
"hdl_resolve_parameterized_instance_with_structural_module":"false",
"hdl_sv_module_wrapper":"false",
"hdl_sync_set_reset":"",
"hdl_track_filename_row_col":"false",
"hdl_track_module_elab_memory_and_runtime":"false",
"hdl_unconnected_input_port_value":"0",
"hdl_unconnected_marking_done":"true",
"hdl_unconnected_value":"0",
"hdl_unconnected_value":"0",
"hdl_undriven_output_port_value":"0",
"hdl_undriven_signal_value":"0",
"hdl_use_block_prefix":"true",
"hdl_use_current_dir_before_hdl_search_path":"false",
"hdl_use_cw_first":"false",
"hdl_use_default_parameter_values_in_design_name":"false",
"hdl_use_default_parameter_values_in_name":"false",
"hdl_use_for_generate_prefix":"true",
"hdl_use_if_generate_prefix":"true",
"hdl_use_parameterized_module_by_name":"false",
"hdl_use_params_in_cell_search":"true",
"hdl_use_port_default_value":"true",
"hdl_verilog_defines":"SYNTHESIS",
"hdl_vhdl_assign_width_mismatch":"false",
"hdl_vhdl_case":"original",
"hdl_vhdl_environment":"common",
"hdl_vhdl_lrm_compliance":"false",
"hdl_vhdl_preferred_architecture":"",
"hdl_vhdl_range_opto":"false",
"hdl_vhdl_read_version":"1993",
"hdl_vname_hier_separator":"/",
"hdl_zero_replicate_is_null":"true",
"init_hdl_search_path":"/cipuser/fphys/kw283/dev/neorv32-impl/rtl/ /cipuser/fphys/kw283/dev/neorv32-impl/rtl/neorv32/rtl/core/",
"init_lib_search_path":"/cipuser/fphys/kw283/dev/neorv32-impl/skywater-pdk/libraries/sky130_fd_sc_hd/latest/timing",
"iopt_sequential_duplication":"false",
"iopt_sequential_resynthesis":"true",
"iopt_sequential_resynthesis_min_effort":"high",
"lbr_seq_in_out_phase_opto":"false",
"lef_library":"/cipuser/fphys/kw283/dev/neorv32-impl/skywater-pdk/libraries/sky130_fd_sc_hd/latest/tech/sky130_fd_sc_hd.tlef",
"lib_search_path":"/cipuser/fphys/kw283/dev/neorv32-impl/skywater-pdk/libraries/sky130_fd_sc_hd/latest/timing",
"lp_clock_gating_auto_control":"none",
"lp_insert_clock_gating":"false",
"multibit_allow_unused_bits":"true",
"multibit_auto_exclude_registers_with_exceptions":"false",
"multibit_cells_from_different_busses":"true",
"multibit_predefined_allow_unused_bits":"false",
"multibit_prefix_string":"CDN_MBIT_",
"multibit_preserve_inferred_instances":"false",
"multibit_preserved_net_check":"false",
"multibit_seqs_instance_naming_style":"concat",
"multibit_seqs_members_naming_style":"%s%d %s%d_reg %s_%d_ %s_%d_reg {%s[%d]} {%s[%d]_reg}",
"multibit_seqs_name_concat_string":"_MB_",
"multibit_short_prefix_string":"_CDN_CPX_",
"multibit_split_string":"_split_",
"multibit_unused_input_value":"0",
"one_pass_formal_verification":"false",
"optimize_constant_0_flops":"true",
"optimize_constant_1_flops":"true",
"optimize_constant_feedback_seqs":"true",
"optimize_constant_latches":"true",
"optimize_merge_flops":"true",
"optimize_merge_latches":"true",
"optimize_seq_x_to":"0",
"program_name":"Genus(TM) Synthesis Solution",
"program_version":"19.16-s111_1",
"ungroup_separator":"_",
"use_abstract_models":"false",
"wlec_add_golden_driver_info":"true",
"wlec_add_noblack_box_retime_subdesign":"true",
"wlec_alias_flow":"true",
"wlec_analyze_abort":"false",
"wlec_analyze_dp_flowgraph":"true",
"wlec_analyze_module_partial_sum":"false",
"wlec_analyze_setup":"false",
"wlec_auto_analyze":"true",
"wlec_cg_declone_hier_compare":"true",
"wlec_checkpoint":"",
"wlec_checkpoint_equations_only":"false",
"wlec_compare_threads":"4",
"wlec_composite_compare":"true",
"wlec_cut_point":"none",
"wlec_dft_constraint_file":"",
"wlec_flatten_model_lib_latch_fold":"false",
"wlec_flatten_model_lib_seq_redundant":"false",
"wlec_g1_has_iso_inserted":"false",
"wlec_gzip_fv_json":"false",
"wlec_hier_comp_threshold":"50",
"wlec_ignore_ovf":"false",
"wlec_keep_top_level_constraints":"false",
"wlec_lib_statetable":"true",
"wlec_low_power_analysis":"false",
"wlec_mapping_file_flow":"true",
"wlec_multithread_license_list":"",
"wlec_name_for_alias_flow":"original_name",
"wlec_ncprotect_keydb":"true",
"wlec_no_exit":"false",
"wlec_old_lp_ec_flow":"false",
"wlec_one_hot_mux":"false",
"wlec_parallel_threads":"4",
"wlec_post_add_notranslate_modules":"",
"wlec_pre_compare":"",
"wlec_pre_design_read":"",
"wlec_pre_exit":"",
"wlec_pre_read":"",
"wlec_retime_module_uniquify":"true",
"wlec_rtl_name_mapping_flow":"false",
"wlec_rtl_names_flow":"false",
"wlec_rtl_top":"",
"wlec_run_hier_check_noneq":"false",
"wlec_set_cdn_synth_root":"false",
"wlec_skip_iso_check_hier_compare":"false",
"wlec_skip_lvl_check_hier_compare":"false",
"wlec_stop_after_syn_eqn_mismatch":"false",
"wlec_uniquify":"true",
"wlec_use_analyze_results":"true",
"wlec_use_check_equation":"false",
"wlec_use_constant_function_timing_model":"true",
"wlec_use_cpf_for_library":"true",
"wlec_use_extconst":"false",
"wlec_use_io_pad":"true",
"wlec_use_lec_model":"true",
"wlec_use_smart_lec":"false",
"wlec_verbose":"false",
"wlec_write_cpf_lp_ec_flow":"true",
"wlec_write_lec_flow_auto_submit":"false",
"wlec_write_name_mapping_file":"false",
"write_vlog_bit_blast_mapped_ports":"false",
"write_vlog_convert_onebit_vector_to_scalar":"false",
"write_vlog_empty_module_for_black_box":"false",
"write_vlog_no_negative_index":"false",
"object":"/",
"type":"root"},
{"commit_cpf_done":"false",
"hdl_filelist":"{neorv32 -vhdl1993 {SYNTHESIS} {/cipuser/fphys/kw283/dev/neorv32-impl/rtl/neorv32/rtl/core/neorv32_package.vhd /cipuser/fphys/kw283/dev/neorv32-impl/rtl/neorv32/rtl/core/neorv32_bus_keeper.vhd /cipuser/fphys/kw283/dev/neorv32-impl/rtl/neorv32/rtl/core/neorv32_busswitch.vhd /cipuser/fphys/kw283/dev/neorv32-impl/rtl/neorv32/rtl/core/neorv32_cpu_alu.vhd /cipuser/fphys/kw283/dev/neorv32-impl/rtl/neorv32/rtl/core/neorv32_cpu_bus.vhd /cipuser/fphys/kw283/dev/neorv32-impl/rtl/neorv32/rtl/core/neorv32_cpu_control.vhd /cipuser/fphys/kw283/dev/neorv32-impl/rtl/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd /cipuser/fphys/kw283/dev/neorv32-impl/rtl/neorv32/rtl/core/neorv32_cpu_decompressor.vhd /cipuser/fphys/kw283/dev/neorv32-impl/rtl/neorv32/rtl/core/neorv32_cpu_regfile.vhd /cipuser/fphys/kw283/dev/neorv32-impl/rtl/neorv32/rtl/core/neorv32_cpu.vhd /cipuser/fphys/kw283/dev/neorv32-impl/rtl/neorv32/rtl/core/neorv32_fifo.vhd /cipuser/fphys/kw283/dev/neorv32-impl/rtl/neorv32/rtl/core/neorv32_sysinfo.vhd /cipuser/fphys/kw283/dev/neorv32-impl/rtl/neorv32/rtl/core/neorv32_top.vhd /cipuser/fphys/kw283/dev/neorv32-impl/rtl/neorv32/rtl/core/neorv32_wishbone.vhd} {/cipuser/fphys/kw283/dev/neorv32-impl/rtl/ /cipuser/fphys/kw283/dev/neorv32-impl/rtl/neorv32/rtl/core/} {}} {default -vhdl1993 {SYNTHESIS} {/cipuser/fphys/kw283/dev/neorv32-impl/rtl/top.vhd} {/cipuser/fphys/kw283/dev/neorv32-impl/rtl/ /cipuser/fphys/kw283/dev/neorv32-impl/rtl/neorv32/rtl/core/} {}}",
"hdl_parameters":"{CLOCK_FREQUENCY 100000000 0 1} {HW_THREAD_ID 0 0 1} {CPU_EXTENSION_RISCV_C 1'h1 0 1} {CPU_EXTENSION_RISCV_E 1'h0 0 1} {CPU_EXTENSION_RISCV_M 1'h0 0 1} {CPU_EXTENSION_RISCV_U 1'h0 0 1} {CPU_EXTENSION_RISCV_Zfinx 1'h0 0 1} {CPU_EXTENSION_RISCV_Zicsr 1'h1 0 1} {CPU_EXTENSION_RISCV_Zifencei 1'h0 0 1} {FAST_MUL_EN 1'h0 0 1} {FAST_SHIFT_EN 1'h0 0 1} {CPU_CNT_WIDTH 34 0 1} {PMP_NUM_REGIONS 1 0 1} {PMP_MIN_GRANULARITY 4 0 1} {HPM_NUM_CNTS 1 0 1} {HPM_CNT_WIDTH 40 0 1} {MEM_INT_IMEM_EN 1'h0 0 1} {MEM_INT_IMEM_SIZE 0 0 1} {MEM_INT_DMEM_EN 1'h0 0 1} {MEM_INT_DMEM_SIZE 0 0 1} {ICACHE_EN 1'h0 0 1} {ICACHE_NUM_BLOCKS 4 0 1} {ICACHE_BLOCK_SIZE 64 0 1} {ICACHE_ASSOCIATIVITY 1 0 1} {MEM_EXT_EN 1'h1 0 1} {IO_MTIME_EN 1'h0 0 1} {IO_PWM_NUM_CH 0 0 1} {IO_WDT_EN 1'h0 0 1}",
"hdl_user_name":"top",
"is_retimed":"false",
"lp_clock_gating_style":"latch",
"pi_commit_done":"false",
"seq_reason_deleted":"{{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[minstreth][2]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[minstreth][3]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[minstreth][4]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[minstreth][5]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[minstreth][6]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[minstreth][7]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[minstreth][8]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[minstreth][9]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[minstreth][10]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[minstreth][11]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[minstreth][12]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[minstreth][13]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[minstreth][14]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[minstreth][15]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[minstreth][16]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[minstreth][17]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[minstreth][18]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[minstreth][19]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[minstreth][20]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[minstreth][21]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[minstreth][22]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[minstreth][23]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[minstreth][24]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[minstreth][25]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[minstreth][26]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[minstreth][27]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[minstreth][28]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[minstreth][29]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[minstreth][30]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[minstreth][31]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcycleh][2]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcycleh][3]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcycleh][4]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcycleh][5]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcycleh][6]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcycleh][7]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcycleh][8]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcycleh][9]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcycleh][10]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcycleh][11]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcycleh][12]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcycleh][13]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcycleh][14]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcycleh][15]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcycleh][16]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcycleh][17]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcycleh][18]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcycleh][19]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcycleh][20]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcycleh][21]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcycleh][22]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcycleh][23]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcycleh][24]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcycleh][25]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcycleh][26]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcycleh][27]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcycleh][28]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcycleh][29]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcycleh][30]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcycleh][31]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc_last][0]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][0]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[1]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[2]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[3]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[4]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[5]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[6]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[7]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[8]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[9]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[10]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[11]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[12]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[13]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[14]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[15]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[25]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[26]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[27]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[39]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[40]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[41]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[42]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[43]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[44]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[45]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[46]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[47]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[48]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[49]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[50]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[51]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[52]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[53]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[54]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[55]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[56]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[57]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[58]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[59]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[60]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[61]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[62]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[63]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[64]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[65]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtvec][0]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtvec][1]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc][0]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mhpmcounterh][0]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mhpmcounter_ovfl][0]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mhpmcounter][0]} unloaded} {neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/hpmcnt_trigger unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[tdata2]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[tdata1_exe]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[dscratch0]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[dpc]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[dcsr_cause]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[dcsr_prv]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[dcsr_step]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[dcsr_ebreaku]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[dcsr_ebreakm]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[fflags]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mhpmevent][0]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mcountinhibit_hpm]} unloaded} {{neorv32_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl[timeout]} unloaded} {{neorv32_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl[state_ff]} unloaded} {neorv32_inst/rstn_ext_sreg unloaded} {neorv32_inst/rstn_ext unloaded} {neorv32_inst/clk_div unloaded} {neorv32_inst/clk_div_ff unloaded} {neorv32_inst/clk_gen_en_ff unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[state_prev][0]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[state_prev][1]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[state_prev2][0]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[state_prev2][1]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[state_prev2][2]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[state_prev2][3]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[state_prev][0]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[state_prev][1]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[state_prev][2]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[state_prev][3]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[29]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[30]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[31]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[32]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[33]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[37]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[38]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl_reg[cause][5]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[frm][0]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[frm][1]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[frm][2]} unloaded} {{neorv32_inst/mtime_o_reg[0]} unloaded} {{neorv32_inst/mtime_o_reg[1]} unloaded} {{neorv32_inst/mtime_o_reg[2]} unloaded} {{neorv32_inst/mtime_o_reg[3]} unloaded} {{neorv32_inst/mtime_o_reg[4]} unloaded} {{neorv32_inst/mtime_o_reg[5]} unloaded} {{neorv32_inst/mtime_o_reg[6]} unloaded} {{neorv32_inst/mtime_o_reg[7]} unloaded} {{neorv32_inst/mtime_o_reg[8]} unloaded} {{neorv32_inst/mtime_o_reg[9]} unloaded} {{neorv32_inst/mtime_o_reg[10]} unloaded} {{neorv32_inst/mtime_o_reg[11]} unloaded} {{neorv32_inst/mtime_o_reg[12]} unloaded} {{neorv32_inst/mtime_o_reg[13]} unloaded} {{neorv32_inst/mtime_o_reg[14]} unloaded} {{neorv32_inst/mtime_o_reg[15]} unloaded} {{neorv32_inst/mtime_o_reg[16]} unloaded} {{neorv32_inst/mtime_o_reg[17]} unloaded} {{neorv32_inst/mtime_o_reg[18]} unloaded} {{neorv32_inst/mtime_o_reg[19]} unloaded} {{neorv32_inst/mtime_o_reg[20]} unloaded} {{neorv32_inst/mtime_o_reg[21]} unloaded} {{neorv32_inst/mtime_o_reg[22]} unloaded} {{neorv32_inst/mtime_o_reg[23]} unloaded} {{neorv32_inst/mtime_o_reg[24]} unloaded} {{neorv32_inst/mtime_o_reg[25]} unloaded} {{neorv32_inst/mtime_o_reg[26]} unloaded} {{neorv32_inst/mtime_o_reg[27]} unloaded} {{neorv32_inst/mtime_o_reg[28]} unloaded} {{neorv32_inst/mtime_o_reg[29]} unloaded} {{neorv32_inst/mtime_o_reg[30]} unloaded} {{neorv32_inst/mtime_o_reg[31]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][0]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl_reg[irq_buf][0]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl_reg[irq_buf][1]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl_reg[irq_buf][2]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl_reg[irq_buf][19]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl_reg[irq_buf][20]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl_reg[exc_buf][10]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl_reg[exc_buf][11]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[pmpcfg][0][4]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[pmpcfg][0][5]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[pmpcfg][0][6]} {{constant 0}}} {neorv32_inst/neorv32_busswitch_inst/cb_wr_req_buf_reg {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o_reg[1]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o_reg[2]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o_reg[3]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o_reg[4]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o_reg[5]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o_reg[6]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o_reg[7]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o_reg[8]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o_reg[9]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o_reg[10]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o_reg[11]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o_reg[12]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o_reg[13]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o_reg[14]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o_reg[15]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o_reg[16]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o_reg[17]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o_reg[18]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o_reg[19]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o_reg[20]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o_reg[21]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o_reg[22]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o_reg[23]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o_reg[24]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o_reg[25]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o_reg[26]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o_reg[27]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o_reg[28]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o_reg[29]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o_reg[30]} {{constant 0}}} {{neorv32_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[tmo]} {{constant 0}}} {{neorv32_inst/neorv32_sysinfo_inst/data_o_reg[0]} {{constant 0}}} {{neorv32_inst/neorv32_sysinfo_inst/data_o_reg[2]} {{constant 0}}} {{neorv32_inst/neorv32_sysinfo_inst/data_o_reg[3]} {{constant 0}}} {{neorv32_inst/neorv32_sysinfo_inst/data_o_reg[4]} {{constant 0}}} {{neorv32_inst/neorv32_sysinfo_inst/data_o_reg[5]} {{constant 0}}} {{neorv32_inst/neorv32_sysinfo_inst/data_o_reg[6]} {{constant 0}}} {{neorv32_inst/neorv32_sysinfo_inst/data_o_reg[7]} {{constant 0}}} {{neorv32_inst/neorv32_sysinfo_inst/data_o_reg[9]} {{constant 0}}} {{neorv32_inst/neorv32_sysinfo_inst/data_o_reg[10]} {{constant 0}}} {{neorv32_inst/neorv32_sysinfo_inst/data_o_reg[11]} {{constant 0}}} {{neorv32_inst/neorv32_sysinfo_inst/data_o_reg[12]} {{constant 0}}} {{neorv32_inst/neorv32_sysinfo_inst/data_o_reg[17]} {{constant 0}}} {{neorv32_inst/neorv32_sysinfo_inst/data_o_reg[19]} {{constant 0}}} {{neorv32_inst/neorv32_sysinfo_inst/data_o_reg[25]} {{constant 0}}} {{neorv32_inst/neorv32_sysinfo_inst/data_o_reg[27]} {{constant 0}}} {{neorv32_inst/neorv32_sysinfo_inst/data_o_reg[28]} {{constant 0}}} {{neorv32_inst/neorv32_sysinfo_inst/data_o_reg[29]} {{constant 0}}} {{neorv32_inst/neorv32_sysinfo_inst/data_o_reg[30]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/fifo_reg[data][1][16]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_reg[data][1][16]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/fifo_reg[data][0][16]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_reg[data][0][16]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/arbiter_reg[pmp_w_err]} {{merged with neorv32_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/arbiter_reg[pmp_r_err]}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcounteren_ir]} {{merged with neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcounteren_cy]}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcounteren_tm]} {{merged with neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcounteren_cy]}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mstatus_mpp]} {{merged with neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcounteren_cy]}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mstatus_mprv]} {{merged with neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcounteren_cy]}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mstatus_tw]} {{merged with neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcounteren_cy]}}} {{neorv32_inst/neorv32_cpu_inst_neorv32_cpu_control_inst/csr_reg[mcounteren_cy]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst_neorv32_cpu_control_inst/csr_reg[privilege]} {{constant 1}}} {{neorv32_inst/neorv32_cpu_inst_neorv32_cpu_control_inst/fetch_engine_reg[pc][0]} unloaded} {{neorv32_inst/neorv32_cpu_inst_neorv32_cpu_control_inst/fetch_engine_reg[pc][1]} unloaded} {{neorv32_inst/neorv32_cpu_inst_neorv32_cpu_control_inst/fetch_engine_reg[pmp_err]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst_neorv32_cpu_control_inst/trap_ctrl_reg[exc_buf][4]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst_neorv32_cpu_control_inst/trap_ctrl_reg[exc_buf][2]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst_neorv32_cpu_control_inst/trap_ctrl_reg[cause][4]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst_neorv32_cpu_control_inst/trap_ctrl_reg[irq_buf][16]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst_neorv32_cpu_control_inst/trap_ctrl_reg[irq_buf][15]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst_neorv32_cpu_control_inst/trap_ctrl_reg[irq_buf][12]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst_neorv32_cpu_control_inst/trap_ctrl_reg[irq_buf][9]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst_neorv32_cpu_control_inst/trap_ctrl_reg[irq_buf][8]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst_neorv32_cpu_control_inst/trap_ctrl_reg[irq_buf][7]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst_neorv32_cpu_control_inst/trap_ctrl_reg[irq_buf][11]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst_neorv32_cpu_control_inst/trap_ctrl_reg[irq_buf][5]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst_neorv32_cpu_control_inst/trap_ctrl_reg[irq_buf][4]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst_neorv32_cpu_control_inst/trap_ctrl_reg[irq_buf][3]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst_neorv32_cpu_control_inst/trap_ctrl_reg[irq_buf][18]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst_neorv32_cpu_control_inst/trap_ctrl_reg[irq_buf][17]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst_neorv32_cpu_control_inst/trap_ctrl_reg[irq_buf][14]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst_neorv32_cpu_control_inst/trap_ctrl_reg[irq_buf][13]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst_neorv32_cpu_control_inst/trap_ctrl_reg[irq_buf][6]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst_neorv32_cpu_control_inst/trap_ctrl_reg[irq_buf][10]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst_neorv32_cpu_bus_inst/arbiter_reg[pmp_r_err]} {{constant 0(*)}}} {{neorv32_inst/neorv32_cpu_inst_neorv32_cpu_control_inst/csr_reg[mip_firq_nclr][0]} unloaded} {{neorv32_inst/neorv32_cpu_inst_neorv32_cpu_control_inst/csr_reg[mip_firq_nclr][1]} unloaded} {{neorv32_inst/neorv32_cpu_inst_neorv32_cpu_control_inst/csr_reg[mip_firq_nclr][2]} unloaded} {{neorv32_inst/neorv32_cpu_inst_neorv32_cpu_control_inst/csr_reg[mip_firq_nclr][3]} unloaded} {{neorv32_inst/neorv32_cpu_inst_neorv32_cpu_control_inst/csr_reg[mip_firq_nclr][4]} unloaded} {{neorv32_inst/neorv32_cpu_inst_neorv32_cpu_control_inst/csr_reg[mip_firq_nclr][5]} unloaded} {{neorv32_inst/neorv32_cpu_inst_neorv32_cpu_control_inst/csr_reg[mip_firq_nclr][6]} unloaded} {{neorv32_inst/neorv32_cpu_inst_neorv32_cpu_control_inst/csr_reg[mip_firq_nclr][7]} unloaded} {{neorv32_inst/neorv32_cpu_inst_neorv32_cpu_control_inst/csr_reg[mip_firq_nclr][8]} unloaded} {{neorv32_inst/neorv32_cpu_inst_neorv32_cpu_control_inst/csr_reg[mip_firq_nclr][9]} unloaded} {{neorv32_inst/neorv32_cpu_inst_neorv32_cpu_control_inst/csr_reg[mip_firq_nclr][10]} unloaded} {{neorv32_inst/neorv32_cpu_inst_neorv32_cpu_control_inst/csr_reg[mip_firq_nclr][11]} unloaded} {{neorv32_inst/neorv32_cpu_inst_neorv32_cpu_control_inst/csr_reg[mip_firq_nclr][12]} unloaded} {{neorv32_inst/neorv32_cpu_inst_neorv32_cpu_control_inst/csr_reg[mip_firq_nclr][13]} unloaded} {{neorv32_inst/neorv32_cpu_inst_neorv32_cpu_control_inst/csr_reg[mip_firq_nclr][14]} unloaded} {{neorv32_inst/neorv32_cpu_inst_neorv32_cpu_control_inst/csr_reg[mip_firq_nclr][15]} unloaded} {{neorv32_inst/neorv32_cpu_inst_neorv32_cpu_bus_inst_arbiter_reg[pmp_r_err]} unloaded} {{neorv32_inst/neorv32_cpu_inst_neorv32_cpu_control_inst/execute_engine_reg[i_reg][0]} {{constant 1}}} {{neorv32_inst/neorv32_cpu_inst_neorv32_cpu_control_inst/execute_engine_reg[i_reg][1]} {{constant 1}}} {{neorv32_inst/neorv32_cpu_inst_neorv32_cpu_control_inst/execute_engine_reg[i_reg_last][0]} {{constant 1}}} {{neorv32_inst/neorv32_cpu_inst_neorv32_cpu_control_inst/execute_engine_reg[i_reg_last][1]} {{constant 1}}} {{neorv32_inst/neorv32_sysinfo_inst_data_o_reg[13]} {{merged with neorv32_inst/neorv32_sysinfo_inst_data_o_reg[8]}}} {{neorv32_inst/neorv32_sysinfo_inst_data_o_reg[14]} {{merged with neorv32_inst/neorv32_sysinfo_inst_data_o_reg[8]}}} {{neorv32_inst/neorv32_sysinfo_inst_data_o_reg[15]} {{merged with neorv32_inst/neorv32_sysinfo_inst_data_o_reg[8]}}} {{neorv32_inst/neorv32_sysinfo_inst_data_o_reg[16]} {{merged with neorv32_inst/neorv32_sysinfo_inst_data_o_reg[8]}}} {{neorv32_inst/neorv32_sysinfo_inst_data_o_reg[18]} {{merged with neorv32_inst/neorv32_sysinfo_inst_data_o_reg[8]}}} {{neorv32_inst/neorv32_sysinfo_inst_data_o_reg[20]} {{merged with neorv32_inst/neorv32_sysinfo_inst_data_o_reg[8]}}} {{neorv32_inst/neorv32_sysinfo_inst_data_o_reg[21]} {{merged with neorv32_inst/neorv32_sysinfo_inst_data_o_reg[8]}}} {{neorv32_inst/neorv32_sysinfo_inst_data_o_reg[22]} {{merged with neorv32_inst/neorv32_sysinfo_inst_data_o_reg[8]}}} {{neorv32_inst/neorv32_sysinfo_inst_data_o_reg[23]} {{merged with neorv32_inst/neorv32_sysinfo_inst_data_o_reg[8]}}} {{neorv32_inst/neorv32_sysinfo_inst_data_o_reg[24]} {{merged with neorv32_inst/neorv32_sysinfo_inst_data_o_reg[8]}}} {{neorv32_inst/neorv32_sysinfo_inst_data_o_reg[26]} {{merged with neorv32_inst/neorv32_sysinfo_inst_data_o_reg[8]}}}",
"seq_reason_deleted_rtl":"{{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.minstreth[2]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.minstreth[3]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.minstreth[4]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.minstreth[5]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.minstreth[6]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.minstreth[7]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.minstreth[8]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.minstreth[9]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.minstreth[10]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.minstreth[11]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.minstreth[12]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.minstreth[13]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.minstreth[14]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.minstreth[15]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.minstreth[16]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.minstreth[17]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.minstreth[18]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.minstreth[19]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.minstreth[20]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.minstreth[21]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.minstreth[22]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.minstreth[23]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.minstreth[24]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.minstreth[25]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.minstreth[26]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.minstreth[27]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.minstreth[28]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.minstreth[29]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.minstreth[30]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.minstreth[31]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mcycleh[2]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mcycleh[3]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mcycleh[4]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mcycleh[5]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mcycleh[6]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mcycleh[7]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mcycleh[8]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mcycleh[9]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mcycleh[10]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mcycleh[11]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mcycleh[12]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mcycleh[13]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mcycleh[14]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mcycleh[15]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mcycleh[16]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mcycleh[17]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mcycleh[18]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mcycleh[19]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mcycleh[20]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mcycleh[21]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mcycleh[22]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mcycleh[23]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mcycleh[24]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mcycleh[25]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mcycleh[26]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mcycleh[27]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mcycleh[28]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mcycleh[29]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mcycleh[30]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mcycleh[31]} redundant} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine.pc_last[0]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine.next_pc[0]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[1]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[2]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[3]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[4]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[5]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[6]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[7]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[8]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[9]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[10]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[11]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[12]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[13]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[14]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[15]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[25]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[26]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[27]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[39]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[40]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[41]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[42]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[43]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[44]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[45]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[46]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[47]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[48]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[49]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[50]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[51]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[52]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[53]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[54]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[55]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[56]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[57]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[58]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[59]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[60]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[61]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[62]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[63]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[64]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[65]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mtvec[0]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mtvec[1]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mepc[0]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mhpmcounterh][0]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mhpmcounter_ovfl][0]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mhpmcounter][0]} unloaded} {neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/hpmcnt_trigger unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[tdata2]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[tdata1_exe]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[dscratch0]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[dpc]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[dcsr_cause]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[dcsr_prv]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[dcsr_step]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[dcsr_ebreaku]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[dcsr_ebreakm]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[fflags]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mhpmevent][0]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mcountinhibit_hpm]} unloaded} {{neorv32_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl[timeout]} unloaded} {{neorv32_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl[state_ff]} unloaded} {neorv32_inst/rstn_ext_sreg unloaded} {neorv32_inst/rstn_ext unloaded} {neorv32_inst/clk_div unloaded} {neorv32_inst/clk_div_ff unloaded} {neorv32_inst/clk_gen_en_ff unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine.state_prev[0]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine.state_prev[1]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine.state_prev2[0]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine.state_prev2[1]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine.state_prev2[2]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine.state_prev2[3]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine.state_prev[0]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine.state_prev[1]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine.state_prev[2]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine.state_prev[3]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[29]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[30]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[31]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[32]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[33]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[37]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl[38]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.cause[5]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.frm[0]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.frm[1]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.frm[2]} unloaded} {{neorv32_inst/mtime_o[0]} unloaded} {{neorv32_inst/mtime_o[1]} unloaded} {{neorv32_inst/mtime_o[2]} unloaded} {{neorv32_inst/mtime_o[3]} unloaded} {{neorv32_inst/mtime_o[4]} unloaded} {{neorv32_inst/mtime_o[5]} unloaded} {{neorv32_inst/mtime_o[6]} unloaded} {{neorv32_inst/mtime_o[7]} unloaded} {{neorv32_inst/mtime_o[8]} unloaded} {{neorv32_inst/mtime_o[9]} unloaded} {{neorv32_inst/mtime_o[10]} unloaded} {{neorv32_inst/mtime_o[11]} unloaded} {{neorv32_inst/mtime_o[12]} unloaded} {{neorv32_inst/mtime_o[13]} unloaded} {{neorv32_inst/mtime_o[14]} unloaded} {{neorv32_inst/mtime_o[15]} unloaded} {{neorv32_inst/mtime_o[16]} unloaded} {{neorv32_inst/mtime_o[17]} unloaded} {{neorv32_inst/mtime_o[18]} unloaded} {{neorv32_inst/mtime_o[19]} unloaded} {{neorv32_inst/mtime_o[20]} unloaded} {{neorv32_inst/mtime_o[21]} unloaded} {{neorv32_inst/mtime_o[22]} unloaded} {{neorv32_inst/mtime_o[23]} unloaded} {{neorv32_inst/mtime_o[24]} unloaded} {{neorv32_inst/mtime_o[25]} unloaded} {{neorv32_inst/mtime_o[26]} unloaded} {{neorv32_inst/mtime_o[27]} unloaded} {{neorv32_inst/mtime_o[28]} unloaded} {{neorv32_inst/mtime_o[29]} unloaded} {{neorv32_inst/mtime_o[30]} unloaded} {{neorv32_inst/mtime_o[31]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine.pc[0]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf[0]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf[1]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf[2]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf[19]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf[20]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf[10]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf[11]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.pmpcfg[0][4]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.pmpcfg[0][5]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.pmpcfg[0][6]} {{constant 0}}} {neorv32_inst/neorv32_busswitch_inst/cb_wr_req_buf {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o[1]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o[2]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o[3]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o[4]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o[5]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o[6]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o[7]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o[8]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o[9]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o[10]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o[11]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o[12]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o[13]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o[14]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o[15]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o[16]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o[17]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o[18]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o[19]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o[20]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o[21]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o[22]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o[23]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o[24]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o[25]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o[26]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o[27]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o[28]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o[29]} {{constant 0}}} {{neorv32_inst/neorv32_bus_keeper_inst/data_o[30]} {{constant 0}}} {neorv32_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl.tmo {{constant 0}}} {{neorv32_inst/neorv32_sysinfo_inst/data_o[0]} {{constant 0}}} {{neorv32_inst/neorv32_sysinfo_inst/data_o[2]} {{constant 0}}} {{neorv32_inst/neorv32_sysinfo_inst/data_o[3]} {{constant 0}}} {{neorv32_inst/neorv32_sysinfo_inst/data_o[4]} {{constant 0}}} {{neorv32_inst/neorv32_sysinfo_inst/data_o[5]} {{constant 0}}} {{neorv32_inst/neorv32_sysinfo_inst/data_o[6]} {{constant 0}}} {{neorv32_inst/neorv32_sysinfo_inst/data_o[7]} {{constant 0}}} {{neorv32_inst/neorv32_sysinfo_inst/data_o[9]} {{constant 0}}} {{neorv32_inst/neorv32_sysinfo_inst/data_o[10]} {{constant 0}}} {{neorv32_inst/neorv32_sysinfo_inst/data_o[11]} {{constant 0}}} {{neorv32_inst/neorv32_sysinfo_inst/data_o[12]} {{constant 0}}} {{neorv32_inst/neorv32_sysinfo_inst/data_o[17]} {{constant 0}}} {{neorv32_inst/neorv32_sysinfo_inst/data_o[19]} {{constant 0}}} {{neorv32_inst/neorv32_sysinfo_inst/data_o[25]} {{constant 0}}} {{neorv32_inst/neorv32_sysinfo_inst/data_o[27]} {{constant 0}}} {{neorv32_inst/neorv32_sysinfo_inst/data_o[28]} {{constant 0}}} {{neorv32_inst/neorv32_sysinfo_inst/data_o[29]} {{constant 0}}} {{neorv32_inst/neorv32_sysinfo_inst/data_o[30]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/fifo.data[1][16]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo.data[1][16]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/fifo.data[0][16]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo.data[0][16]} {{constant 0}}} {neorv32_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/arbiter.pmp_w_err {{merged with neorv32_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/arbiter.pmp_r_err}}} {neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mcounteren_ir {{merged with neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mcounteren_cy}}} {neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mcounteren_tm {{merged with neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mcounteren_cy}}} {neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mstatus_mpp {{merged with neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mcounteren_cy}}} {neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mstatus_mprv {{merged with neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mcounteren_cy}}} {neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mstatus_tw {{merged with neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mcounteren_cy}}} {neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mcounteren_cy {{constant 0}}} {neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.privilege {{constant 1}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine.pc[0]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine.pc[1]} unloaded} {neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine.pmp_err {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf[4]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.exc_buf[2]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.cause[4]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf[16]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf[15]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf[12]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf[9]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf[8]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf[7]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf[11]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf[5]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf[4]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf[3]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf[18]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf[17]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf[14]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf[13]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf[6]} {{constant 0}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.irq_buf[10]} {{constant 0}}} {neorv32_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/arbiter.pmp_r_err {{constant 0(*)}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mip_firq_nclr[0]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mip_firq_nclr[1]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mip_firq_nclr[2]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mip_firq_nclr[3]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mip_firq_nclr[4]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mip_firq_nclr[5]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mip_firq_nclr[6]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mip_firq_nclr[7]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mip_firq_nclr[8]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mip_firq_nclr[9]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mip_firq_nclr[10]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mip_firq_nclr[11]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mip_firq_nclr[12]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mip_firq_nclr[13]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mip_firq_nclr[14]} unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr.mip_firq_nclr[15]} unloaded} {neorv32_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/arbiter.pmp_r_err unloaded} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine.i_reg[0]} {{constant 1}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine.i_reg[1]} {{constant 1}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine.i_reg_last[0]} {{constant 1}}} {{neorv32_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine.i_reg_last[1]} {{constant 1}}} {{neorv32_inst/neorv32_sysinfo_inst/data_o[13]} {{merged with neorv32_inst/neorv32_sysinfo_inst/data_o[8]}}} {{neorv32_inst/neorv32_sysinfo_inst/data_o[14]} {{merged with neorv32_inst/neorv32_sysinfo_inst/data_o[8]}}} {{neorv32_inst/neorv32_sysinfo_inst/data_o[15]} {{merged with neorv32_inst/neorv32_sysinfo_inst/data_o[8]}}} {{neorv32_inst/neorv32_sysinfo_inst/data_o[16]} {{merged with neorv32_inst/neorv32_sysinfo_inst/data_o[8]}}} {{neorv32_inst/neorv32_sysinfo_inst/data_o[18]} {{merged with neorv32_inst/neorv32_sysinfo_inst/data_o[8]}}} {{neorv32_inst/neorv32_sysinfo_inst/data_o[20]} {{merged with neorv32_inst/neorv32_sysinfo_inst/data_o[8]}}} {{neorv32_inst/neorv32_sysinfo_inst/data_o[21]} {{merged with neorv32_inst/neorv32_sysinfo_inst/data_o[8]}}} {{neorv32_inst/neorv32_sysinfo_inst/data_o[22]} {{merged with neorv32_inst/neorv32_sysinfo_inst/data_o[8]}}} {{neorv32_inst/neorv32_sysinfo_inst/data_o[23]} {{merged with neorv32_inst/neorv32_sysinfo_inst/data_o[8]}}} {{neorv32_inst/neorv32_sysinfo_inst/data_o[24]} {{merged with neorv32_inst/neorv32_sysinfo_inst/data_o[8]}}} {{neorv32_inst/neorv32_sysinfo_inst/data_o[26]} {{merged with neorv32_inst/neorv32_sysinfo_inst/data_o[8]}}}",
"state":"mapped",
"obsolete_state":"mapped",
"verification_directory":"fv/top",
"has_dp_shared_gint":"false",
"has_dp_rewrite_gint":"false",
"object":"/designs/top",
"type":"design"},
{"checkpoint_equation":"\"assign Z = $signed(A)<$signed(B); \"",
"logical_hier":"false",
"instances":"/designs/top/instances_hier/neorv32_inst/instances_hier/neorv32_cpu_inst_neorv32_cpu_alu_inst_lt_104_49",
"has_dp_shared_gint":"false",
"has_dp_rewrite_gint":"false",
"object":"/designs/top/subdesigns/lt_signed_rtlopto_model_390",
"type":"subdesign"},
{"logical_hier":"true",
"instances":"/designs/top/instances_hier/neorv32_inst",
"has_dp_shared_gint":"false",
"has_dp_rewrite_gint":"false",
"object":"/designs/top/subdesigns/neorv32_top_CLOCK_FREQUENCY100000000_HW_THREAD_ID0_CUSTOM_ID0_INT_BOOTLOADER_EN0_ON_CHIP_DEBUGGER_EN0_CPU_EXTENSION_RISCV_B0_CPU_EXTENSION_RISCV_C1_CPU_EXTENSION_RISCV_E0_CPU_EXTENSION_RISCV_M0_CPU_EXTENSION_RISCV_U0_CPU_EXTENSION_RISCV_Zfinx0_CPU_EXTENSION_RISCV_Zicsr1_CPU_EXTENSION_RISCV_Zicntr1_CPU_EXTENSION_RISCV_Zihpm0_CPU_EXTENSION_RISCV_Zifencei0_CPU_EXTENSION_RISCV_Zmmul0_CPU_EXTENSION_RISCV_Zxcfu0_FAST_MUL_EN0_FAST_SHIFT_EN0_CPU_CNT_WIDTH34_CPU_IPB_ENTRIES2_PMP_NUM_REGIONS1_PMP_MIN_GRANULARITY4_HPM_NUM_CNTS1_HPM_CNT_WIDTH40_MEM_INT_IMEM_EN0_MEM_INT_IMEM_SIZE0_MEM_INT_DMEM_EN0_MEM_INT_DMEM_SIZE0_ICACHE_EN0_ICACHE_NUM_BLOCKS4_ICACHE_BLOCK_SIZE64_ICACHE_ASSOCIATIVITY1_MEM_EXT_EN1_MEM_EXT_TIMEOUT0_MEM_EXT_PIPE_MODE0_MEM_EXT_BIG_ENDIAN0_MEM_EXT_ASYNC_RX0_MEM_EXT_ASYNC_TX0_SLINK_NUM_TX0_SLINK_NUM_RX0_SLINK_TX_FIFO1_SLINK_RX_FIFO1_XIRQ_NUM_CH0_XIRQ_TRIGGER_TYPEn1_XIRQ_TRIGGER_POLARITYn1_IO_GPIO_EN0_IO_MTIME_EN0_IO_UART0_EN0_IO_UART0_RX_FIFO1_IO_UART0_TX_FIFO1_IO_UART1_EN0_IO_UART1_RX_FIFO1_IO_UART1_TX_FIFO1_IO_SPI_EN0_IO_TWI_EN0_IO_PWM_NUM_CH0_IO_WDT_EN0_IO_TRNG_EN0_IO_TRNG_FIFO1_IO_CFS_EN0_IO_CFS_CONFIG0_IO_CFS_IN_SIZE32_IO_CFS_OUT_SIZE32_IO_NEOLED_EN0_IO_NEOLED_TX_FIFO1_IO_GPTMR_EN0_IO_XIP_EN0",
"type":"subdesign"},
{"files":"/cipuser/fphys/kw283/dev/neorv32-impl/skywater-pdk/libraries/sky130_fd_sc_hd/latest/timing/sky130_fd_sc_hd__ss_100C_1v60.lib",
"object":"/libraries/sky130_fd_sc_hd__ss_100C_1v60",
"type":"library"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/jtag_trst_i",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/jtag_tck_i",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/jtag_tdi_i",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/jtag_tms_i",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/xip_sdi_i",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_tx_rdy_i[7]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_tx_rdy_i[6]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_tx_rdy_i[5]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_tx_rdy_i[4]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_tx_rdy_i[3]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_tx_rdy_i[2]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_tx_rdy_i[1]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_tx_rdy_i[0]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[7][31]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[7][30]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[7][29]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[7][28]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[7][27]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[7][26]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[7][25]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[7][24]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[7][23]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[7][22]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[7][21]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[7][20]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[7][19]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[7][18]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[7][17]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[7][16]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[7][15]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[7][14]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[7][13]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[7][12]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[7][11]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[7][10]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[7][9]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[7][8]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[7][7]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[7][6]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[7][5]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[7][4]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[7][3]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[7][2]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[7][1]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[7][0]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[6][31]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[6][30]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[6][29]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[6][28]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[6][27]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[6][26]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[6][25]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[6][24]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[6][23]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[6][22]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[6][21]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[6][20]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[6][19]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[6][18]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[6][17]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[6][16]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[6][15]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[6][14]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[6][13]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[6][12]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[6][11]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[6][10]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[6][9]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[6][8]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[6][7]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[6][6]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[6][5]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[6][4]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[6][3]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[6][2]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[6][1]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[6][0]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[5][31]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[5][30]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[5][29]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[5][28]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[5][27]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[5][26]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[5][25]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[5][24]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[5][23]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[5][22]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[5][21]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[5][20]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[5][19]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[5][18]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[5][17]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[5][16]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[5][15]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[5][14]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[5][13]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[5][12]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[5][11]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[5][10]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[5][9]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[5][8]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[5][7]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[5][6]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[5][5]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[5][4]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[5][3]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[5][2]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[5][1]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[5][0]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[4][31]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[4][30]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[4][29]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[4][28]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[4][27]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[4][26]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[4][25]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[4][24]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[4][23]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[4][22]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[4][21]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[4][20]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[4][19]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[4][18]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[4][17]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[4][16]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[4][15]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[4][14]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[4][13]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[4][12]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[4][11]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[4][10]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[4][9]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[4][8]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[4][7]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[4][6]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[4][5]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[4][4]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[4][3]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[4][2]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[4][1]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[4][0]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[3][31]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[3][30]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[3][29]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[3][28]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[3][27]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[3][26]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[3][25]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[3][24]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[3][23]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[3][22]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[3][21]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[3][20]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[3][19]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[3][18]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[3][17]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[3][16]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[3][15]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[3][14]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[3][13]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[3][12]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[3][11]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[3][10]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[3][9]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[3][8]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[3][7]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[3][6]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[3][5]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[3][4]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[3][3]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[3][2]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[3][1]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[3][0]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[2][31]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[2][30]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[2][29]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[2][28]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[2][27]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[2][26]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[2][25]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[2][24]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[2][23]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[2][22]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[2][21]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[2][20]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[2][19]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[2][18]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[2][17]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[2][16]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[2][15]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[2][14]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[2][13]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[2][12]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[2][11]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[2][10]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[2][9]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[2][8]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[2][7]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[2][6]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[2][5]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[2][4]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[2][3]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[2][2]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[2][1]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[2][0]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[1][31]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[1][30]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[1][29]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[1][28]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[1][27]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[1][26]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[1][25]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[1][24]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[1][23]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[1][22]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[1][21]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[1][20]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[1][19]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[1][18]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[1][17]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[1][16]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[1][15]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[1][14]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[1][13]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[1][12]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[1][11]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[1][10]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[1][9]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[1][8]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[1][7]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[1][6]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[1][5]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[1][4]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[1][3]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[1][2]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[1][1]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[1][0]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[0][31]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[0][30]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[0][29]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[0][28]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[0][27]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[0][26]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[0][25]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[0][24]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[0][23]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[0][22]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[0][21]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[0][20]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[0][19]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[0][18]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[0][17]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[0][16]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[0][15]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[0][14]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[0][13]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[0][12]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[0][11]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[0][10]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[0][9]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[0][8]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[0][7]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[0][6]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[0][5]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[0][4]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[0][3]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[0][2]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[0][1]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_dat_i[0][0]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_val_i[7]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_val_i[6]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_val_i[5]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_val_i[4]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_val_i[3]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_val_i[2]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_val_i[1]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_val_i[0]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_lst_i[7]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_lst_i[6]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_lst_i[5]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_lst_i[4]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_lst_i[3]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_lst_i[2]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_lst_i[1]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/slink_rx_lst_i[0]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[63]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[62]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[61]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[60]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[59]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[58]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[57]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[56]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[55]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[54]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[53]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[52]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[51]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[50]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[49]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[48]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[47]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[46]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[45]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[44]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[43]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[42]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[41]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[40]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[39]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[38]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[37]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[36]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[35]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[34]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[33]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[32]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[31]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[30]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[29]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[28]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[27]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[26]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[25]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[24]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[23]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[22]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[21]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[20]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[19]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[18]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[17]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[16]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[15]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[14]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[13]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[12]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[11]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[10]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[9]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[8]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[7]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[6]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[5]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[4]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[3]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[2]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[1]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/gpio_i[0]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/uart0_rxd_i",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/uart0_cts_i",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/uart1_rxd_i",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/uart1_cts_i",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/spi_sdi_i",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/cfs_in_i[31]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/cfs_in_i[30]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/cfs_in_i[29]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/cfs_in_i[28]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/cfs_in_i[27]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/cfs_in_i[26]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/cfs_in_i[25]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/cfs_in_i[24]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/cfs_in_i[23]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/cfs_in_i[22]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/cfs_in_i[21]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/cfs_in_i[20]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/cfs_in_i[19]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/cfs_in_i[18]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/cfs_in_i[17]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/cfs_in_i[16]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/cfs_in_i[15]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/cfs_in_i[14]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/cfs_in_i[13]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/cfs_in_i[12]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/cfs_in_i[11]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/cfs_in_i[10]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/cfs_in_i[9]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/cfs_in_i[8]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/cfs_in_i[7]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/cfs_in_i[6]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/cfs_in_i[5]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/cfs_in_i[4]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/cfs_in_i[3]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/cfs_in_i[2]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/cfs_in_i[1]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/cfs_in_i[0]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[63]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[62]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[61]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[60]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[59]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[58]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[57]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[56]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[55]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[54]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[53]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[52]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[51]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[50]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[49]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[48]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[47]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[46]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[45]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[44]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[43]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[42]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[41]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[40]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[39]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[38]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[37]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[36]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[35]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[34]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[33]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[32]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[31]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[30]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[29]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[28]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[27]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[26]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[25]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[24]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[23]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[22]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[21]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[20]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[19]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[18]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[17]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[16]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[15]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[14]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[13]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[12]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[11]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[10]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[9]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[8]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[7]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[6]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[5]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[4]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[3]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[2]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[1]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_i[0]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/xirq_i[31]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/xirq_i[30]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/xirq_i[29]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/xirq_i[28]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/xirq_i[27]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/xirq_i[26]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/xirq_i[25]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/xirq_i[24]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/xirq_i[23]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/xirq_i[22]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/xirq_i[21]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/xirq_i[20]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/xirq_i[19]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/xirq_i[18]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/xirq_i[17]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/xirq_i[16]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/xirq_i[15]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/xirq_i[14]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/xirq_i[13]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/xirq_i[12]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/xirq_i[11]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/xirq_i[10]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/xirq_i[9]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/xirq_i[8]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/xirq_i[7]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/xirq_i[6]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/xirq_i[5]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/xirq_i[4]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/xirq_i[3]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/xirq_i[2]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/xirq_i[1]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/xirq_i[0]",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mtime_irq_i",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/msw_irq_i",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/mext_irq_i",
"type":"pin"},
{"boundary_change":"gobbled",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/twi_sda_io",
"type":"pin"},
{"boundary_change":"gobbled",
"object":"/designs/top/instances_hier/neorv32_inst/pins_in/twi_scl_io",
"type":"pin"},
{"boundary_change":"gobbled",
"object":"/designs/top/instances_hier/neorv32_inst/pins_out/jtag_tdo_o",
"type":"pin"},
{"boundary_change":"constant 0 propagated",
"object":"/designs/top/instances_hier/neorv32_inst/pins_out/wb_tag_o[1]",
"type":"pin"},
{"boundary_change":"pushed equal signal through 'neorv32_inst/wb_stb_o'",
"object":"/designs/top/instances_hier/neorv32_inst/pins_out/wb_cyc_o",
"type":"pin"},
{"boundary_change":"gobbled",
"object":"/designs/top/instances_hier/neorv32_inst/pins_out/fence_o",
"type":"pin"},
{"boundary_change":"gobbled",
"object":"/designs/top/instances_hier/neorv32_inst/pins_out/fencei_o",
"type":"pin"},
{"boundary_change":"gobbled",
"object":"/designs/top/instances_hier/neorv32_inst/pins_out/mtime_o[31]",
"type":"pin"},
{"boundary_change":"gobbled",
"object":"/designs/top/instances_hier/neorv32_inst/pins_out/mtime_o[30]",
"type":"pin"},
{"boundary_change":"gobbled",
"object":"/designs/top/instances_hier/neorv32_inst/pins_out/mtime_o[29]",
"type":"pin"},
{"boundary_change":"gobbled",
"object":"/designs/top/instances_hier/neorv32_inst/pins_out/mtime_o[28]",
"type":"pin"},
{"boundary_change":"gobbled",
"object":"/designs/top/instances_hier/neorv32_inst/pins_out/mtime_o[27]",
"type":"pin"},
{"boundary_change":"gobbled",
"object":"/designs/top/instances_hier/neorv32_inst/pins_out/mtime_o[26]",
"type":"pin"},
{"boundary_change":"gobbled",
"object":"/designs/top/instances_hier/neorv32_inst/pins_out/mtime_o[25]",
"type":"pin"},
{"boundary_change":"gobbled",
"object":"/designs/top/instances_hier/neorv32_inst/pins_out/mtime_o[24]",
"type":"pin"},
{"boundary_change":"gobbled",
"object":"/designs/top/instances_hier/neorv32_inst/pins_out/mtime_o[23]",
"type":"pin"},
{"boundary_change":"gobbled",
"object":"/designs/top/instances_hier/neorv32_inst/pins_out/mtime_o[22]",
"type":"pin"},
{"boundary_change":"gobbled",
"object":"/designs/top/instances_hier/neorv32_inst/pins_out/mtime_o[21]",
"type":"pin"},
{"boundary_change":"gobbled",
"object":"/designs/top/instances_hier/neorv32_inst/pins_out/mtime_o[20]",
"type":"pin"},
{"boundary_change":"gobbled",
"object":"/designs/top/instances_hier/neorv32_inst/pins_out/mtime_o[19]",
"type":"pin"},
{"boundary_change":"gobbled",
"object":"/designs/top/instances_hier/neorv32_inst/pins_out/mtime_o[18]",
"type":"pin"},
{"boundary_change":"gobbled",
"object":"/designs/top/instances_hier/neorv32_inst/pins_out/mtime_o[17]",
"type":"pin"},
{"boundary_change":"gobbled",
"object":"/designs/top/instances_hier/neorv32_inst/pins_out/mtime_o[16]",
"type":"pin"},
{"boundary_change":"gobbled",
"object":"/designs/top/instances_hier/neorv32_inst/pins_out/mtime_o[15]",
"type":"pin"},
{"boundary_change":"gobbled",
"object":"/designs/top/instances_hier/neorv32_inst/pins_out/mtime_o[14]",
"type":"pin"},
{"boundary_change":"gobbled",
"object":"/designs/top/instances_hier/neorv32_inst/pins_out/mtime_o[13]",
"type":"pin"},
{"boundary_change":"gobbled",
"object":"/designs/top/instances_hier/neorv32_inst/pins_out/mtime_o[12]",
"type":"pin"},
{"boundary_change":"gobbled",
"object":"/designs/top/instances_hier/neorv32_inst/pins_out/mtime_o[11]",
"type":"pin"},
{"boundary_change":"gobbled",
"object":"/designs/top/instances_hier/neorv32_inst/pins_out/mtime_o[10]",
"type":"pin"},
{"boundary_change":"gobbled",
"object":"/designs/top/instances_hier/neorv32_inst/pins_out/mtime_o[9]",
"type":"pin"},
{"boundary_change":"gobbled",
"object":"/designs/top/instances_hier/neorv32_inst/pins_out/mtime_o[8]",
"type":"pin"},
{"boundary_change":"gobbled",
"object":"/designs/top/instances_hier/neorv32_inst/pins_out/mtime_o[7]",
"type":"pin"},
{"boundary_change":"gobbled",
"object":"/designs/top/instances_hier/neorv32_inst/pins_out/mtime_o[6]",
"type":"pin"},
{"boundary_change":"gobbled",
"object":"/designs/top/instances_hier/neorv32_inst/pins_out/mtime_o[5]",
"type":"pin"},
{"boundary_change":"gobbled",
"object":"/designs/top/instances_hier/neorv32_inst/pins_out/mtime_o[4]",
"type":"pin"},
{"boundary_change":"gobbled",
"object":"/designs/top/instances_hier/neorv32_inst/pins_out/mtime_o[3]",
"type":"pin"},
{"boundary_change":"gobbled",
"object":"/designs/top/instances_hier/neorv32_inst/pins_out/mtime_o[2]",
"type":"pin"},
{"boundary_change":"gobbled",
"object":"/designs/top/instances_hier/neorv32_inst/pins_out/mtime_o[1]",
"type":"pin"},
{"boundary_change":"gobbled",
"object":"/designs/top/instances_hier/neorv32_inst/pins_out/mtime_o[0]",
"type":"pin"},
{"boundary_change":"gobbled",
"object":"/designs/top/instances_hier/neorv32_inst/pins_out/twi_sda_io",
"type":"pin"},
{"boundary_change":"gobbled",
"object":"/designs/top/instances_hier/neorv32_inst/pins_out/twi_scl_io",
"type":"pin"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_alu_inst_neorv32_cpu_cp_shifter_inst_shifter_reg[busy_ff]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_rdata_o_reg[0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_rdata_o_reg[1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_rdata_o_reg[2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_rdata_o_reg[3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_rdata_o_reg[4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_rdata_o_reg[5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_rdata_o_reg[6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_rdata_o_reg[7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_rdata_o_reg[8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_rdata_o_reg[9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_rdata_o_reg[10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_rdata_o_reg[11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_rdata_o_reg[12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_rdata_o_reg[13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_rdata_o_reg[14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_rdata_o_reg[15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_rdata_o_reg[16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_rdata_o_reg[17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_rdata_o_reg[18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_rdata_o_reg[19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_rdata_o_reg[20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_rdata_o_reg[21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_rdata_o_reg[22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_rdata_o_reg[23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_rdata_o_reg[24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_rdata_o_reg[25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_rdata_o_reg[26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_rdata_o_reg[27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_rdata_o_reg[28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_rdata_o_reg[29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_rdata_o_reg[30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_rdata_o_reg[31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mcycle_ovfl][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[minstret_ovfl][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[re]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[we]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_ctrl_reg[16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_ctrl_reg[17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_ctrl_reg[18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_ctrl_reg[19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_ctrl_reg[20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_ctrl_reg[21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_ctrl_reg[22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_ctrl_reg[23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_ctrl_reg[24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[is_ici]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_imm_o_reg[0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_imm_o_reg[1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_imm_o_reg[2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_imm_o_reg[3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_imm_o_reg[4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_imm_o_reg[5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_imm_o_reg[6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_imm_o_reg[7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_imm_o_reg[8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_imm_o_reg[9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_imm_o_reg[10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_imm_o_reg[11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_imm_o_reg[12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_imm_o_reg[13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_imm_o_reg[14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_imm_o_reg[15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_imm_o_reg[16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_imm_o_reg[17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_imm_o_reg[18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_imm_o_reg[19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_imm_o_reg[20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_imm_o_reg[21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_imm_o_reg[22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_imm_o_reg[23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_imm_o_reg[24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_imm_o_reg[25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_imm_o_reg[26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_imm_o_reg[27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_imm_o_reg[28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_imm_o_reg[29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_imm_o_reg[30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_imm_o_reg[31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_sysinfo_inst_err_o_reg",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[err]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[rdat][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[rdat][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[rdat][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[rdat][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[rdat][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[rdat][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[rdat][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[rdat][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[rdat][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[rdat][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[rdat][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[rdat][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[rdat][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[rdat][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[rdat][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[rdat][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[rdat][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[rdat][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[rdat][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[rdat][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[rdat][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[rdat][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[rdat][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[rdat][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[rdat][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[rdat][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[rdat][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[rdat][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[rdat][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[rdat][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[rdat][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[rdat][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/rstn_int_reg",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/rstn_int_sreg_reg[0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/rstn_int_sreg_reg[1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/rstn_int_sreg_reg[2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/rstn_int_sreg_reg[3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_bus_keeper_inst_ack_o_reg",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_bus_keeper_inst_control_reg[err_type]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_bus_keeper_inst_control_reg[ignore]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_bus_keeper_inst_control_reg[timeout][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_bus_keeper_inst_control_reg[timeout][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_bus_keeper_inst_data_o_reg[0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_bus_keeper_inst_data_o_reg[31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_bus_keeper_inst_err_flag_reg",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_bus_keeper_inst_err_type_reg",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_busswitch_inst_arbiter_reg[state][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_busswitch_inst_arbiter_reg[state][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_busswitch_inst_ca_rd_req_buf_reg",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_busswitch_inst_ca_wr_req_buf_reg",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_busswitch_inst_cb_rd_req_buf_reg",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_alu_inst_neorv32_cpu_cp_shifter_inst_shifter_reg[busy]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_alu_inst_neorv32_cpu_cp_shifter_inst_shifter_reg[cnt][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_alu_inst_neorv32_cpu_cp_shifter_inst_shifter_reg[cnt][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_alu_inst_neorv32_cpu_cp_shifter_inst_shifter_reg[cnt][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_alu_inst_neorv32_cpu_cp_shifter_inst_shifter_reg[cnt][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_alu_inst_neorv32_cpu_cp_shifter_inst_shifter_reg[cnt][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_alu_inst_neorv32_cpu_cp_shifter_inst_shifter_reg[sreg][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_alu_inst_neorv32_cpu_cp_shifter_inst_shifter_reg[sreg][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_alu_inst_neorv32_cpu_cp_shifter_inst_shifter_reg[sreg][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_alu_inst_neorv32_cpu_cp_shifter_inst_shifter_reg[sreg][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_alu_inst_neorv32_cpu_cp_shifter_inst_shifter_reg[sreg][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_alu_inst_neorv32_cpu_cp_shifter_inst_shifter_reg[sreg][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_alu_inst_neorv32_cpu_cp_shifter_inst_shifter_reg[sreg][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_alu_inst_neorv32_cpu_cp_shifter_inst_shifter_reg[sreg][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_alu_inst_neorv32_cpu_cp_shifter_inst_shifter_reg[sreg][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_alu_inst_neorv32_cpu_cp_shifter_inst_shifter_reg[sreg][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_alu_inst_neorv32_cpu_cp_shifter_inst_shifter_reg[sreg][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_alu_inst_neorv32_cpu_cp_shifter_inst_shifter_reg[sreg][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_alu_inst_neorv32_cpu_cp_shifter_inst_shifter_reg[sreg][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_alu_inst_neorv32_cpu_cp_shifter_inst_shifter_reg[sreg][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_alu_inst_neorv32_cpu_cp_shifter_inst_shifter_reg[sreg][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_alu_inst_neorv32_cpu_cp_shifter_inst_shifter_reg[sreg][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_alu_inst_neorv32_cpu_cp_shifter_inst_shifter_reg[sreg][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_alu_inst_neorv32_cpu_cp_shifter_inst_shifter_reg[sreg][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_alu_inst_neorv32_cpu_cp_shifter_inst_shifter_reg[sreg][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_alu_inst_neorv32_cpu_cp_shifter_inst_shifter_reg[sreg][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_alu_inst_neorv32_cpu_cp_shifter_inst_shifter_reg[sreg][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_alu_inst_neorv32_cpu_cp_shifter_inst_shifter_reg[sreg][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_alu_inst_neorv32_cpu_cp_shifter_inst_shifter_reg[sreg][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_alu_inst_neorv32_cpu_cp_shifter_inst_shifter_reg[sreg][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_alu_inst_neorv32_cpu_cp_shifter_inst_shifter_reg[sreg][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_alu_inst_neorv32_cpu_cp_shifter_inst_shifter_reg[sreg][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_alu_inst_neorv32_cpu_cp_shifter_inst_shifter_reg[sreg][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_alu_inst_neorv32_cpu_cp_shifter_inst_shifter_reg[sreg][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_alu_inst_neorv32_cpu_cp_shifter_inst_shifter_reg[sreg][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_alu_inst_neorv32_cpu_cp_shifter_inst_shifter_reg[sreg][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_alu_inst_neorv32_cpu_cp_shifter_inst_shifter_reg[sreg][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_alu_inst_neorv32_cpu_cp_shifter_inst_shifter_reg[sreg][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_arbiter_reg[err]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_arbiter_reg[pend]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_d_bus_ben_o_reg[0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_d_bus_ben_o_reg[1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_d_bus_ben_o_reg[2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_d_bus_ben_o_reg[3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_d_bus_wdata_o_reg[0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_d_bus_wdata_o_reg[1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_d_bus_wdata_o_reg[2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_d_bus_wdata_o_reg[3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_d_bus_wdata_o_reg[4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_d_bus_wdata_o_reg[5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_d_bus_wdata_o_reg[6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_d_bus_wdata_o_reg[7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_d_bus_wdata_o_reg[8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_d_bus_wdata_o_reg[9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_d_bus_wdata_o_reg[10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_d_bus_wdata_o_reg[11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_d_bus_wdata_o_reg[12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_d_bus_wdata_o_reg[13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_d_bus_wdata_o_reg[14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_d_bus_wdata_o_reg[15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_d_bus_wdata_o_reg[16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_d_bus_wdata_o_reg[17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_d_bus_wdata_o_reg[18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_d_bus_wdata_o_reg[19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_d_bus_wdata_o_reg[20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_d_bus_wdata_o_reg[21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_d_bus_wdata_o_reg[22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_d_bus_wdata_o_reg[23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_d_bus_wdata_o_reg[24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_d_bus_wdata_o_reg[25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_d_bus_wdata_o_reg[26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_d_bus_wdata_o_reg[27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_d_bus_wdata_o_reg[28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_d_bus_wdata_o_reg[29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_d_bus_wdata_o_reg[30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_d_bus_wdata_o_reg[31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_mar_reg[0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_mar_reg[1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_mar_reg[2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_mar_reg[3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_mar_reg[4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_mar_reg[5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_mar_reg[6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_mar_reg[7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_mar_reg[8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_mar_reg[9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_mar_reg[10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_mar_reg[11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_mar_reg[12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_mar_reg[13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_mar_reg[14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_mar_reg[15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_mar_reg[16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_mar_reg[17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_mar_reg[18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_mar_reg[19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_mar_reg[20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_mar_reg[21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_mar_reg[22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_mar_reg[23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_mar_reg[24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_mar_reg[25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_mar_reg[26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_mar_reg[27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_mar_reg[28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_mar_reg[29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_mar_reg[30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_mar_reg[31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_bus_inst_misaligned_reg",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mcause][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mcause][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mcause][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mcause][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mcause][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mcause][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mcountinhibit_cy]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mcountinhibit_ir]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mcycle][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mcycle][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mcycle][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mcycle][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mcycle][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mcycle][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mcycle][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mcycle][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mcycle][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mcycle][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mcycle][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mcycle][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mcycle][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mcycle][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mcycle][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mcycle][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mcycle][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mcycle][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mcycle][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mcycle][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mcycle][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mcycle][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mcycle][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mcycle][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mcycle][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mcycle][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mcycle][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mcycle][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mcycle][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mcycle][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mcycle][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mcycle][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mcycleh][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mcycleh][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mepc][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mepc][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mepc][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mepc][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mepc][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mepc][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mepc][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mepc][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mepc][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mepc][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mepc][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mepc][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mepc][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mepc][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mepc][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mepc][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mepc][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mepc][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mepc][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mepc][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mepc][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mepc][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mepc][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mepc][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mepc][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mepc][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mepc][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mepc][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mepc][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mepc][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mepc][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mie_firqe][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mie_firqe][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mie_firqe][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mie_firqe][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mie_firqe][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mie_firqe][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mie_firqe][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mie_firqe][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mie_firqe][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mie_firqe][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mie_firqe][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mie_firqe][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mie_firqe][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mie_firqe][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mie_firqe][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mie_firqe][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mie_meie]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mie_msie]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mie_mtie]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[minstret][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[minstret][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[minstret][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[minstret][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[minstret][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[minstret][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[minstret][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[minstret][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[minstret][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[minstret][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[minstret][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[minstret][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[minstret][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[minstret][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[minstret][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[minstret][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[minstret][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[minstret][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[minstret][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[minstret][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[minstret][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[minstret][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[minstret][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[minstret][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[minstret][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[minstret][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[minstret][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[minstret][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[minstret][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[minstret][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[minstret][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[minstret][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[minstreth][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[minstreth][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mscratch][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mscratch][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mscratch][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mscratch][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mscratch][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mscratch][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mscratch][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mscratch][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mscratch][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mscratch][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mscratch][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mscratch][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mscratch][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mscratch][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mscratch][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mscratch][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mscratch][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mscratch][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mscratch][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mscratch][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mscratch][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mscratch][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mscratch][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mscratch][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mscratch][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mscratch][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mscratch][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mscratch][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mscratch][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mscratch][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mscratch][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mscratch][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mstatus_mie]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mstatus_mpie]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtval][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtval][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtval][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtval][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtval][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtval][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtval][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtval][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtval][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtval][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtval][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtval][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtval][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtval][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtval][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtval][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtval][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtval][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtval][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtval][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtval][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtval][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtval][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtval][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtval][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtval][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtval][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtval][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtval][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtval][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtval][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtval][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtvec][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtvec][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtvec][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtvec][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtvec][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtvec][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtvec][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtvec][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtvec][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtvec][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtvec][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtvec][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtvec][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtvec][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtvec][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtvec][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtvec][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtvec][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtvec][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtvec][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtvec][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtvec][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtvec][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtvec][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtvec][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtvec][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtvec][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtvec][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtvec][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[mtvec][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[pmpaddr][0][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[pmpaddr][0][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[pmpaddr][0][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[pmpaddr][0][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[pmpaddr][0][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[pmpaddr][0][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[pmpaddr][0][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[pmpaddr][0][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[pmpaddr][0][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[pmpaddr][0][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[pmpaddr][0][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[pmpaddr][0][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[pmpaddr][0][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[pmpaddr][0][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[pmpaddr][0][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[pmpaddr][0][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[pmpaddr][0][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[pmpaddr][0][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[pmpaddr][0][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[pmpaddr][0][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[pmpaddr][0][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[pmpaddr][0][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[pmpaddr][0][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[pmpaddr][0][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[pmpaddr][0][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[pmpaddr][0][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[pmpaddr][0][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[pmpaddr][0][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[pmpaddr][0][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[pmpaddr][0][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[pmpcfg][0][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[pmpcfg][0][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[pmpcfg][0][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[pmpcfg][0][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[pmpcfg][0][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[rdata][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[rdata][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[rdata][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[rdata][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[rdata][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[rdata][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[rdata][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[rdata][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[rdata][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[rdata][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[rdata][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[rdata][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[rdata][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[rdata][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[rdata][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[rdata][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[rdata][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[rdata][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[rdata][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[rdata][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[rdata][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[rdata][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[rdata][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[rdata][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[rdata][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[rdata][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[rdata][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[rdata][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[rdata][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[rdata][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[rdata][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_csr_reg[rdata][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_ctrl_reg[0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_ctrl_reg[34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_ctrl_reg[35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_ctrl_reg[36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[branched]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg_last][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg_last][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg_last][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg_last][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg_last][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg_last][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg_last][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg_last][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg_last][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg_last][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg_last][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg_last][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg_last][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg_last][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg_last][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg_last][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg_last][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg_last][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg_last][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg_last][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg_last][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg_last][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg_last][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg_last][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg_last][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg_last][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg_last][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg_last][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg_last][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg_last][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[is_ci]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[next_pc][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[next_pc][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[next_pc][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[next_pc][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[next_pc][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[next_pc][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[next_pc][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[next_pc][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[next_pc][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[next_pc][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[next_pc][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[next_pc][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[next_pc][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[next_pc][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[next_pc][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[next_pc][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[next_pc][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[next_pc][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[next_pc][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[next_pc][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[next_pc][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[next_pc][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[next_pc][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[next_pc][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[next_pc][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[next_pc][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[next_pc][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[next_pc][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[next_pc][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[next_pc][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[next_pc][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc_last][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc_last][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc_last][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc_last][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc_last][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc_last][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc_last][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc_last][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc_last][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc_last][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc_last][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc_last][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc_last][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc_last][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc_last][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc_last][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc_last][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc_last][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc_last][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc_last][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc_last][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc_last][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc_last][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc_last][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc_last][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc_last][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc_last][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc_last][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc_last][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc_last][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc_last][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[sleep]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[state][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[state][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[state][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[state][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_fetch_engine_reg[pc][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_fetch_engine_reg[pc][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_fetch_engine_reg[pc][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_fetch_engine_reg[pc][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_fetch_engine_reg[pc][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_fetch_engine_reg[pc][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_fetch_engine_reg[pc][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_fetch_engine_reg[pc][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_fetch_engine_reg[pc][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_fetch_engine_reg[pc][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_fetch_engine_reg[pc][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_fetch_engine_reg[pc][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_fetch_engine_reg[pc][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_fetch_engine_reg[pc][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_fetch_engine_reg[pc][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_fetch_engine_reg[pc][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_fetch_engine_reg[pc][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_fetch_engine_reg[pc][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_fetch_engine_reg[pc][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_fetch_engine_reg[pc][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_fetch_engine_reg[pc][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_fetch_engine_reg[pc][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_fetch_engine_reg[pc][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_fetch_engine_reg[pc][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_fetch_engine_reg[pc][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_fetch_engine_reg[pc][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_fetch_engine_reg[pc][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_fetch_engine_reg[pc][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_fetch_engine_reg[pc][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_fetch_engine_reg[pc][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_fetch_engine_reg[restart]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_fetch_engine_reg[state][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_fetch_engine_reg[unaligned]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_issue_engine_reg[align]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[0].prefetch_buffer_inst_fifo_reg[data][0][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[0].prefetch_buffer_inst_fifo_reg[data][0][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[0].prefetch_buffer_inst_fifo_reg[data][0][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[0].prefetch_buffer_inst_fifo_reg[data][0][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[0].prefetch_buffer_inst_fifo_reg[data][0][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[0].prefetch_buffer_inst_fifo_reg[data][0][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[0].prefetch_buffer_inst_fifo_reg[data][0][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[0].prefetch_buffer_inst_fifo_reg[data][0][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[0].prefetch_buffer_inst_fifo_reg[data][0][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[0].prefetch_buffer_inst_fifo_reg[data][0][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[0].prefetch_buffer_inst_fifo_reg[data][0][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[0].prefetch_buffer_inst_fifo_reg[data][0][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[0].prefetch_buffer_inst_fifo_reg[data][0][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[0].prefetch_buffer_inst_fifo_reg[data][0][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[0].prefetch_buffer_inst_fifo_reg[data][0][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[0].prefetch_buffer_inst_fifo_reg[data][0][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[0].prefetch_buffer_inst_fifo_reg[data][0][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[0].prefetch_buffer_inst_fifo_reg[data][1][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[0].prefetch_buffer_inst_fifo_reg[data][1][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[0].prefetch_buffer_inst_fifo_reg[data][1][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[0].prefetch_buffer_inst_fifo_reg[data][1][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[0].prefetch_buffer_inst_fifo_reg[data][1][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[0].prefetch_buffer_inst_fifo_reg[data][1][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[0].prefetch_buffer_inst_fifo_reg[data][1][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[0].prefetch_buffer_inst_fifo_reg[data][1][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[0].prefetch_buffer_inst_fifo_reg[data][1][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[0].prefetch_buffer_inst_fifo_reg[data][1][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[0].prefetch_buffer_inst_fifo_reg[data][1][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[0].prefetch_buffer_inst_fifo_reg[data][1][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[0].prefetch_buffer_inst_fifo_reg[data][1][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[0].prefetch_buffer_inst_fifo_reg[data][1][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[0].prefetch_buffer_inst_fifo_reg[data][1][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[0].prefetch_buffer_inst_fifo_reg[data][1][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[0].prefetch_buffer_inst_fifo_reg[data][1][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[0].prefetch_buffer_inst_fifo_reg[r_pnt][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[0].prefetch_buffer_inst_fifo_reg[r_pnt][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[0].prefetch_buffer_inst_fifo_reg[w_pnt][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[0].prefetch_buffer_inst_fifo_reg[w_pnt][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[1].prefetch_buffer_inst_fifo_reg[data][0][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[1].prefetch_buffer_inst_fifo_reg[data][0][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[1].prefetch_buffer_inst_fifo_reg[data][0][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[1].prefetch_buffer_inst_fifo_reg[data][0][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[1].prefetch_buffer_inst_fifo_reg[data][0][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[1].prefetch_buffer_inst_fifo_reg[data][0][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[1].prefetch_buffer_inst_fifo_reg[data][0][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[1].prefetch_buffer_inst_fifo_reg[data][0][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[1].prefetch_buffer_inst_fifo_reg[data][0][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[1].prefetch_buffer_inst_fifo_reg[data][0][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[1].prefetch_buffer_inst_fifo_reg[data][0][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[1].prefetch_buffer_inst_fifo_reg[data][0][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[1].prefetch_buffer_inst_fifo_reg[data][0][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[1].prefetch_buffer_inst_fifo_reg[data][0][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[1].prefetch_buffer_inst_fifo_reg[data][0][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[1].prefetch_buffer_inst_fifo_reg[data][0][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[1].prefetch_buffer_inst_fifo_reg[data][0][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[1].prefetch_buffer_inst_fifo_reg[data][1][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[1].prefetch_buffer_inst_fifo_reg[data][1][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[1].prefetch_buffer_inst_fifo_reg[data][1][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[1].prefetch_buffer_inst_fifo_reg[data][1][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[1].prefetch_buffer_inst_fifo_reg[data][1][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[1].prefetch_buffer_inst_fifo_reg[data][1][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[1].prefetch_buffer_inst_fifo_reg[data][1][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[1].prefetch_buffer_inst_fifo_reg[data][1][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[1].prefetch_buffer_inst_fifo_reg[data][1][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[1].prefetch_buffer_inst_fifo_reg[data][1][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[1].prefetch_buffer_inst_fifo_reg[data][1][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[1].prefetch_buffer_inst_fifo_reg[data][1][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[1].prefetch_buffer_inst_fifo_reg[data][1][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[1].prefetch_buffer_inst_fifo_reg[data][1][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[1].prefetch_buffer_inst_fifo_reg[data][1][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[1].prefetch_buffer_inst_fifo_reg[data][1][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[1].prefetch_buffer_inst_fifo_reg[data][1][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[1].prefetch_buffer_inst_fifo_reg[r_pnt][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[1].prefetch_buffer_inst_fifo_reg[r_pnt][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[1].prefetch_buffer_inst_fifo_reg[w_pnt][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_prefetch_buffer[1].prefetch_buffer_inst_fifo_reg[w_pnt][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_trap_ctrl_reg[cause][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_trap_ctrl_reg[cause][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_trap_ctrl_reg[cause][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_trap_ctrl_reg[cause][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_trap_ctrl_reg[cause][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_trap_ctrl_reg[env_start]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_trap_ctrl_reg[exc_buf][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_trap_ctrl_reg[exc_buf][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_trap_ctrl_reg[exc_buf][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_trap_ctrl_reg[exc_buf][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_trap_ctrl_reg[exc_buf][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_trap_ctrl_reg[exc_buf][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[0][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[0][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[0][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[0][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[0][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[0][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[0][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[0][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[0][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[0][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[0][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[0][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[0][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[0][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[0][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[0][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[0][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[0][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[0][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[0][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[0][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[0][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[0][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[0][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[0][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[0][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[0][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[0][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[0][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[0][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[0][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[0][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[1][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[1][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[1][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[1][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[1][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[1][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[1][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[1][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[1][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[1][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[1][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[1][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[1][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[1][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[1][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[1][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[1][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[1][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[1][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[1][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[1][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[1][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[1][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[1][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[1][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[1][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[1][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[1][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[1][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[1][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[1][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[1][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[2][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[2][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[2][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[2][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[2][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[2][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[2][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[2][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[2][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[2][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[2][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[2][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[2][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[2][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[2][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[2][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[2][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[2][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[2][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[2][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[2][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[2][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[2][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[2][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[2][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[2][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[2][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[2][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[2][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[2][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[2][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[2][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[3][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[3][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[3][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[3][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[3][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[3][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[3][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[3][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[3][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[3][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[3][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[3][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[3][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[3][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[3][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[3][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[3][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[3][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[3][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[3][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[3][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[3][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[3][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[3][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[3][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[3][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[3][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[3][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[3][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[3][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[3][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[3][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[4][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[4][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[4][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[4][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[4][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[4][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[4][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[4][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[4][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[4][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[4][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[4][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[4][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[4][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[4][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[4][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[4][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[4][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[4][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[4][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[4][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[4][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[4][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[4][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[4][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[4][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[4][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[4][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[4][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[4][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[4][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[4][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[5][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[5][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[5][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[5][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[5][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[5][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[5][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[5][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[5][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[5][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[5][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[5][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[5][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[5][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[5][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[5][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[5][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[5][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[5][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[5][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[5][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[5][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[5][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[5][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[5][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[5][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[5][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[5][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[5][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[5][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[5][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[5][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[6][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[6][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[6][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[6][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[6][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[6][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[6][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[6][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[6][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[6][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[6][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[6][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[6][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[6][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[6][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[6][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[6][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[6][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[6][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[6][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[6][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[6][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[6][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[6][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[6][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[6][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[6][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[6][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[6][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[6][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[6][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[6][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[7][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[7][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[7][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[7][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[7][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[7][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[7][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[7][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[7][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[7][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[7][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[7][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[7][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[7][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[7][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[7][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[7][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[7][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[7][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[7][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[7][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[7][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[7][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[7][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[7][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[7][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[7][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[7][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[7][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[7][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[7][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[7][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[8][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[8][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[8][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[8][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[8][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[8][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[8][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[8][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[8][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[8][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[8][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[8][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[8][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[8][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[8][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[8][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[8][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[8][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[8][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[8][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[8][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[8][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[8][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[8][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[8][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[8][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[8][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[8][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[8][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[8][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[8][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[8][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[9][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[9][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[9][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[9][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[9][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[9][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[9][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[9][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[9][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[9][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[9][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[9][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[9][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[9][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[9][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[9][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[9][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[9][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[9][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[9][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[9][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[9][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[9][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[9][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[9][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[9][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[9][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[9][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[9][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[9][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[9][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[9][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[10][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[10][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[10][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[10][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[10][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[10][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[10][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[10][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[10][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[10][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[10][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[10][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[10][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[10][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[10][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[10][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[10][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[10][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[10][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[10][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[10][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[10][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[10][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[10][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[10][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[10][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[10][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[10][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[10][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[10][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[10][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[10][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[11][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[11][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[11][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[11][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[11][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[11][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[11][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[11][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[11][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[11][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[11][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[11][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[11][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[11][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[11][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[11][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[11][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[11][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[11][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[11][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[11][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[11][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[11][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[11][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[11][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[11][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[11][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[11][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[11][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[11][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[11][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[11][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[12][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[12][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[12][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[12][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[12][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[12][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[12][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[12][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[12][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[12][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[12][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[12][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[12][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[12][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[12][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[12][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[12][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[12][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[12][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[12][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[12][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[12][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[12][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[12][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[12][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[12][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[12][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[12][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[12][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[12][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[12][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[12][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[13][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[13][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[13][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[13][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[13][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[13][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[13][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[13][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[13][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[13][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[13][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[13][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[13][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[13][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[13][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[13][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[13][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[13][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[13][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[13][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[13][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[13][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[13][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[13][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[13][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[13][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[13][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[13][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[13][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[13][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[13][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[13][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[14][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[14][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[14][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[14][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[14][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[14][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[14][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[14][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[14][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[14][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[14][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[14][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[14][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[14][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[14][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[14][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[14][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[14][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[14][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[14][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[14][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[14][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[14][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[14][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[14][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[14][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[14][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[14][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[14][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[14][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[14][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[14][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[15][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[15][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[15][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[15][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[15][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[15][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[15][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[15][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[15][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[15][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[15][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[15][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[15][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[15][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[15][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[15][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[15][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[15][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[15][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[15][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[15][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[15][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[15][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[15][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[15][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[15][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[15][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[15][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[15][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[15][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[15][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[15][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[16][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[16][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[16][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[16][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[16][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[16][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[16][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[16][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[16][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[16][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[16][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[16][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[16][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[16][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[16][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[16][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[16][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[16][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[16][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[16][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[16][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[16][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[16][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[16][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[16][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[16][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[16][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[16][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[16][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[16][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[16][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[16][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[17][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[17][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[17][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[17][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[17][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[17][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[17][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[17][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[17][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[17][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[17][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[17][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[17][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[17][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[17][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[17][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[17][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[17][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[17][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[17][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[17][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[17][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[17][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[17][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[17][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[17][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[17][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[17][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[17][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[17][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[17][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[17][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[18][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[18][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[18][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[18][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[18][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[18][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[18][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[18][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[18][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[18][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[18][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[18][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[18][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[18][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[18][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[18][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[18][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[18][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[18][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[18][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[18][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[18][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[18][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[18][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[18][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[18][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[18][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[18][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[18][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[18][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[18][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[18][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[19][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[19][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[19][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[19][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[19][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[19][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[19][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[19][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[19][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[19][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[19][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[19][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[19][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[19][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[19][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[19][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[19][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[19][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[19][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[19][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[19][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[19][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[19][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[19][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[19][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[19][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[19][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[19][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[19][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[19][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[19][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[19][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[20][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[20][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[20][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[20][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[20][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[20][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[20][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[20][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[20][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[20][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[20][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[20][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[20][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[20][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[20][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[20][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[20][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[20][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[20][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[20][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[20][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[20][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[20][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[20][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[20][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[20][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[20][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[20][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[20][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[20][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[20][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[20][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[21][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[21][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[21][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[21][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[21][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[21][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[21][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[21][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[21][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[21][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[21][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[21][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[21][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[21][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[21][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[21][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[21][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[21][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[21][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[21][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[21][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[21][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[21][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[21][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[21][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[21][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[21][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[21][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[21][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[21][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[21][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[21][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[22][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[22][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[22][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[22][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[22][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[22][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[22][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[22][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[22][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[22][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[22][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[22][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[22][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[22][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[22][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[22][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[22][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[22][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[22][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[22][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[22][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[22][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[22][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[22][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[22][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[22][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[22][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[22][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[22][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[22][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[22][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[22][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[23][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[23][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[23][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[23][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[23][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[23][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[23][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[23][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[23][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[23][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[23][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[23][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[23][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[23][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[23][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[23][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[23][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[23][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[23][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[23][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[23][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[23][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[23][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[23][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[23][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[23][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[23][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[23][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[23][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[23][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[23][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[23][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[24][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[24][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[24][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[24][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[24][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[24][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[24][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[24][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[24][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[24][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[24][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[24][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[24][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[24][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[24][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[24][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[24][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[24][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[24][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[24][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[24][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[24][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[24][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[24][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[24][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[24][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[24][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[24][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[24][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[24][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[24][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[24][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[25][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[25][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[25][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[25][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[25][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[25][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[25][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[25][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[25][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[25][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[25][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[25][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[25][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[25][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[25][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[25][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[25][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[25][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[25][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[25][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[25][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[25][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[25][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[25][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[25][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[25][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[25][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[25][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[25][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[25][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[25][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[25][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[26][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[26][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[26][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[26][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[26][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[26][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[26][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[26][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[26][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[26][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[26][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[26][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[26][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[26][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[26][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[26][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[26][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[26][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[26][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[26][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[26][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[26][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[26][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[26][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[26][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[26][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[26][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[26][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[26][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[26][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[26][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[26][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[27][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[27][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[27][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[27][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[27][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[27][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[27][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[27][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[27][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[27][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[27][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[27][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[27][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[27][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[27][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[27][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[27][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[27][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[27][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[27][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[27][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[27][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[27][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[27][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[27][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[27][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[27][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[27][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[27][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[27][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[27][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[27][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[28][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[28][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[28][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[28][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[28][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[28][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[28][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[28][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[28][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[28][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[28][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[28][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[28][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[28][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[28][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[28][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[28][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[28][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[28][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[28][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[28][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[28][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[28][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[28][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[28][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[28][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[28][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[28][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[28][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[28][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[28][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[28][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[29][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[29][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[29][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[29][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[29][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[29][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[29][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[29][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[29][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[29][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[29][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[29][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[29][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[29][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[29][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[29][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[29][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[29][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[29][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[29][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[29][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[29][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[29][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[29][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[29][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[29][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[29][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[29][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[29][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[29][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[29][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[29][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[30][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[30][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[30][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[30][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[30][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[30][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[30][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[30][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[30][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[30][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[30][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[30][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[30][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[30][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[30][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[30][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[30][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[30][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[30][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[30][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[30][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[30][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[30][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[30][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[30][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[30][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[30][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[30][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[30][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[30][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[30][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[30][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[31][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[31][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[31][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[31][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[31][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[31][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[31][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[31][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[31][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[31][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[31][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[31][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[31][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[31][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[31][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[31][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[31][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[31][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[31][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[31][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[31][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[31][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[31][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[31][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[31][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[31][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[31][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[31][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[31][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[31][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[31][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_reg_file_reg[31][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs1_o_reg[0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs1_o_reg[1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs1_o_reg[2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs1_o_reg[3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs1_o_reg[4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs1_o_reg[5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs1_o_reg[6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs1_o_reg[7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs1_o_reg[11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs1_o_reg[16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs1_o_reg[17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs1_o_reg[18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs1_o_reg[19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs1_o_reg[22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs1_o_reg[23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs1_o_reg[25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs1_o_reg[26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs1_o_reg[27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs1_o_reg[28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs1_o_reg[29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs1_o_reg[30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs1_o_reg[31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs2_o_reg[0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs2_o_reg[1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs2_o_reg[2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs2_o_reg[3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs2_o_reg[4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs2_o_reg[5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs2_o_reg[6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs2_o_reg[7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs2_o_reg[8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs2_o_reg[9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs2_o_reg[10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs2_o_reg[11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs2_o_reg[12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs2_o_reg[13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs2_o_reg[14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs2_o_reg[15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs2_o_reg[16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs2_o_reg[17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs2_o_reg[18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs2_o_reg[19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs2_o_reg[20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs2_o_reg[21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs2_o_reg[22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs2_o_reg[23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs2_o_reg[24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs2_o_reg[25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs2_o_reg[26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs2_o_reg[28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs2_o_reg[30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs2_o_reg[31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_sysinfo_inst_ack_o_reg",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_sysinfo_inst_data_o_reg[1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_sysinfo_inst_data_o_reg[8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_sysinfo_inst_data_o_reg[31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[ack]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[adr][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[adr][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[adr][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[adr][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[adr][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[adr][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[adr][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[adr][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[adr][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[adr][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[adr][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[adr][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[adr][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[adr][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[adr][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[adr][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[adr][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[adr][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[adr][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[adr][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[adr][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[adr][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[adr][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[adr][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[adr][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[adr][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[adr][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[adr][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[adr][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[adr][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[adr][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[adr][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[priv]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[sel][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[sel][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[sel][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[sel][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[src]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[wdat][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[wdat][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[wdat][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[wdat][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[wdat][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[wdat][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[wdat][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[wdat][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[wdat][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[wdat][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[wdat][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[wdat][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[wdat][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[wdat][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[wdat][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[wdat][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[wdat][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[wdat][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[wdat][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[wdat][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[wdat][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[wdat][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[wdat][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[wdat][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[wdat][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[wdat][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[wdat][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[wdat][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[wdat][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[wdat][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[wdat][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[wdat][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[we]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_bus_keeper_inst_control_reg[bus_err]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_bus_keeper_inst_control_reg[pending]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_bus_keeper_inst_control_reg[timeout][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_bus_keeper_inst_control_reg[timeout][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_busswitch_inst_arbiter_reg[state][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_ctrl_reg[28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[i_reg][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_execute_engine_reg[pc][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_fetch_engine_reg[state][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_trap_ctrl_reg[exc_buf][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_control_inst_trap_ctrl_reg[exc_buf][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs1_o_reg[8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs1_o_reg[9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs1_o_reg[10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs1_o_reg[12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs1_o_reg[13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs1_o_reg[14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs1_o_reg[15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs1_o_reg[20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs1_o_reg[21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs1_o_reg[24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs2_o_reg[27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_cpu_inst_neorv32_cpu_regfile_inst_rs2_o_reg[29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/top/instances_hier/neorv32_inst/instances_seq/neorv32_wishbone_inst_true.neorv32_wishbone_inst_ctrl_reg[state]",
"type":"instance"},
{"index": "1", 
 "date": "Tue Aug 02 15:11:32 UTC 2022",
 "seconds": 1659453092.208238,
 "netlist": "fv/top/fv_map.v.gz", 
 "netlist_exists": "1", 
 "netlist_normalize": "/cipuser/fphys/kw283/dev/neorv32-impl/1_synth/fv/top/fv_map.v.gz", 
 "netlist_mtime": "1659453083", 
 "netlist_timestamp": "Tue Aug 02 15:11:23 UTC 2022", 
 "netlist_size": "125919", 
 "netlist_cksum": "3526742376", 
 "design_name": "top", 
 "synth_workdir": "/cipuser/fphys/kw283/dev/neorv32-impl/1_synth", 
 "synthesis_command":"",
 "current_label": "fv_map", 
 "previous_label": "rtl", 
 "write_verif_file_runtime": 8.291458 
 }
]
