
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.119860                       # Number of seconds simulated
sim_ticks                                119859759075                       # Number of ticks simulated
final_tick                               689691052209                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 141706                       # Simulator instruction rate (inst/s)
host_op_rate                                   184076                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7379194                       # Simulator tick rate (ticks/s)
host_mem_usage                               16891064                       # Number of bytes of host memory used
host_seconds                                 16242.93                       # Real time elapsed on the host
sim_insts                                  2301715912                       # Number of instructions simulated
sim_ops                                    2989939000                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      5732992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2304                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      4546944                       # Number of bytes read from this memory
system.physmem.bytes_read::total             10284160                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2304                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1446656                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1446656                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        44789                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           18                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        35523                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 80345                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11302                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11302                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16019                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     47830832                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        19222                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     37935534                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                85801607                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16019                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        19222                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              35241                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12069572                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12069572                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12069572                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16019                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     47830832                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        19222                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     37935534                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               97871180                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               287433476                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21156689                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18793424                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1829795                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11124262                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10836491                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1340428                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52711                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    228355739                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119804575                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21156689                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12176919                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24213221                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5620392                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2961018                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13973401                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1822583                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    259311111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.520325                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.769022                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       235097890     90.66%     90.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1097575      0.42%     91.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2036923      0.79%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1765147      0.68%     92.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3591271      1.38%     93.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4343483      1.68%     95.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1043732      0.40%     96.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          566327      0.22%     96.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9768763      3.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    259311111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.073606                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.416808                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226312879                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5020564                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24176426                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24964                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3776277                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2061095                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4833                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134853211                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1342                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3776277                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226601248                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2765615                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1302820                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23906954                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       958195                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134701643                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          148                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         90190                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       644081                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177782584                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    609009418                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    609009418                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        31071385                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18465                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9245                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2784328                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23500845                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4143820                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        74599                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       929301                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         134201679                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18465                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127428854                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        80129                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20500031                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42728752                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           25                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    259311111                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.491413                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.174157                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    204727857     78.95%     78.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22920181      8.84%     87.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11753487      4.53%     92.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6724411      2.59%     94.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7503683      2.89%     97.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3757927      1.45%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1507543      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       349335      0.13%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66687      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    259311111                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233463     47.36%     47.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        184787     37.49%     84.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        74657     15.15%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    100005998     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1005722      0.79%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22285701     17.49%     96.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4122213      3.23%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127428854                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.443333                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             492907                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003868                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    514741855                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154720476                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124475578                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127921761                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       224576                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3975036                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          210                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          301                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       114912                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3776277                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1958413                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        76554                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    134220145                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6493                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23500845                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4143820                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9245                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         37290                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          719                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          301                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       821706                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1105689                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1927395                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126309774                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22011100                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1119080                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26133273                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19525102                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4122173                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.439440                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124510228                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124475578                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71159580                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        164136129                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.433059                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433540                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21575402                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1834218                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    255534834                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.440837                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.290505                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    213333505     83.49%     83.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15990776      6.26%     89.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12499912      4.89%     94.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2470283      0.97%     95.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3113782      1.22%     96.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1056621      0.41%     97.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4521993      1.77%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1006124      0.39%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1541838      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    255534834                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1541838                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           388217610                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          272225568                       # The number of ROB writes
system.switch_cpus0.timesIdled                6086564                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               28122365                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.874335                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.874335                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.347907                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.347907                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       584952509                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162313571                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142697430                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               287433476                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24990996                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20508401                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2340145                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10548868                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9845927                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2496315                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       109924                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    224275500                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             137145665                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24990996                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12342242                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29575654                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6473421                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       9739462                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13564222                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2329617                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    267703500                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.628442                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.986624                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       238127846     88.95%     88.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2201565      0.82%     89.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3998021      1.49%     91.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2353182      0.88%     92.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1937523      0.72%     92.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1722428      0.64%     93.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          952415      0.36%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2381843      0.89%     94.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14028677      5.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    267703500                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.086945                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.477139                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       222431236                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     11598251                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29487357                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        74195                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4112457                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4103103                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          428                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     168161722                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2414                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4112457                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       222760983                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         895391                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      9692128                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         29212540                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1029996                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     168109163                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        112500                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       596396                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    236814574                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    780185670                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    780185670                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    201337461                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        35477101                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40025                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20044                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2978515                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15612539                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8426030                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        87782                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1971826                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         166835219                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40026                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        159167768                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        76616                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     19612164                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     40417437                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           62                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    267703500                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.594567                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.282569                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    201404452     75.23%     75.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26351437      9.84%     85.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13885677      5.19%     90.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9710445      3.63%     93.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9706448      3.63%     97.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3485386      1.30%     98.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2652157      0.99%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       312006      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       195492      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    267703500                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          58437     13.69%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             8      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        191033     44.74%     58.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       177491     41.57%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    134282390     84.37%     84.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2182616      1.37%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        19981      0.01%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14280261      8.97%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8402520      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     159167768                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.553755                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             426969                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002683                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    586542619                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    186487892                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    156458244                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     159594737                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       325662                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2514011                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           25                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          490                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       102363                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            7                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4112457                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         661469                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        63727                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    166875245                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        18400                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15612539                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8426030                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20044                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         52461                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          490                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1349920                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1218927                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2568847                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    157353734                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14170078                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1814032                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22572501                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22290935                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8402423                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.547444                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             156458389                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            156458244                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         91560988                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        249240779                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.544329                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367360                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    117089921                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    144326723                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22548837                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        39964                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2359762                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    263591043                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.547540                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.398855                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    204688451     77.65%     77.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     28719192     10.90%     88.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11023279      4.18%     92.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5808747      2.20%     94.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4926014      1.87%     96.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2343417      0.89%     97.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1105500      0.42%     98.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1730953      0.66%     98.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3245490      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    263591043                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    117089921                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     144326723                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21422195                       # Number of memory references committed
system.switch_cpus1.commit.loads             13098528                       # Number of loads committed
system.switch_cpus1.commit.membars              19982                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          20934118                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        129931877                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2982731                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3245490                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           427221113                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          337863596                       # The number of ROB writes
system.switch_cpus1.timesIdled                3307377                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               19729976                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          117089921                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            144326723                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    117089921                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.454810                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.454810                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.407364                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.407364                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       707609989                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      218507193                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      155760375                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         39964                       # number of misc regfile writes
system.l2.replacements                          83804                       # number of replacements
system.l2.tagsinuse                        511.989802                       # Cycle average of tags in use
system.l2.total_refs                            18900                       # Total number of references to valid blocks.
system.l2.sampled_refs                          84316                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.224157                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            21.376292                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.081224                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    274.132484                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.097355                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    214.749903                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data              0.914116                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data              0.638429                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.041751                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000159                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.535415                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000190                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.419433                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.001785                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.001247                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999980                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         6417                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2986                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    9404                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            12837                       # number of Writeback hits
system.l2.Writeback_hits::total                 12837                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         6417                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2986                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9404                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         6417                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2986                       # number of overall hits
system.l2.overall_hits::total                    9404                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        44789                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        35503                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 80325                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           20                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  20                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        44789                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        35523                       # number of demand (read+write) misses
system.l2.demand_misses::total                  80345                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        44789                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        35523                       # number of overall misses
system.l2.overall_misses::total                 80345                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2564975                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   7541070620                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2802230                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   6063206101                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     13609643926                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data      3306695                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       3306695                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2564975                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   7541070620                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2802230                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   6066512796                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13612950621                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2564975                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   7541070620                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2802230                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   6066512796                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13612950621                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        51206                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           19                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        38489                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               89729                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        12837                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             12837                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           20                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                20                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        51206                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           19                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        38509                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                89749                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        51206                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           19                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        38509                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               89749                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.874683                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.947368                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.922419                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.895196                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.874683                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.947368                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.922460                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.895219                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.874683                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.947368                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.922460                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.895219                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 170998.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 168368.809752                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 155679.444444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 170780.105935                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 169432.230638                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 165334.750000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 165334.750000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 170998.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 168368.809752                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 155679.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 170777.040115                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 169431.210667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 170998.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 168368.809752                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 155679.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 170777.040115                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 169431.210667                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11302                       # number of writebacks
system.l2.writebacks::total                     11302                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        44789                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           18                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        35503                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            80325                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data           20                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             20                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        44789                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        35523                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             80345                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        44789                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        35523                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            80345                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1693202                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   4931510505                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1752372                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   3994487696                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   8929443775                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data      2140320                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      2140320                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1693202                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   4931510505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1752372                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   3996628016                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8931584095                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1693202                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   4931510505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1752372                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   3996628016                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8931584095                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.874683                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.947368                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.922419                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.895196                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.874683                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.947368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.922460                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.895219                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.874683                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.947368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.922460                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.895219                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 112880.133333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 110105.394293                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        97354                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 112511.272174                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 111166.433551                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       107016                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       107016                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 112880.133333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 110105.394293                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst        97354                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 112508.178251                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 111165.400398                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 112880.133333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 110105.394293                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst        97354                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 112508.178251                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 111165.400398                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.983995                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1014005501                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1870858.857934                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.983995                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024013                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868564                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13973385                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13973385                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13973385                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13973385                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13973385                       # number of overall hits
system.cpu0.icache.overall_hits::total       13973385                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2983892                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2983892                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2983892                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2983892                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2983892                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2983892                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13973401                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13973401                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13973401                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13973401                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13973401                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13973401                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 186493.250000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 186493.250000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 186493.250000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 186493.250000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 186493.250000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 186493.250000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2689875                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2689875                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2689875                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2689875                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2689875                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2689875                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       179325                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total       179325                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst       179325                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total       179325                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst       179325                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total       179325                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51206                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246993021                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51462                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4799.522385                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   207.977129                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    48.022871                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.812411                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.187589                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20083717                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20083717                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9250                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9250                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24094151                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24094151                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24094151                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24094151                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       206628                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       206628                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       206628                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        206628                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       206628                       # number of overall misses
system.cpu0.dcache.overall_misses::total       206628                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  31695344316                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  31695344316                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  31695344316                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  31695344316                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  31695344316                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  31695344316                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20290345                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20290345                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9250                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9250                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24300779                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24300779                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24300779                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24300779                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010184                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010184                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008503                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008503                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008503                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008503                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 153393.268657                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 153393.268657                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 153393.268657                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 153393.268657                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 153393.268657                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 153393.268657                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         4555                       # number of writebacks
system.cpu0.dcache.writebacks::total             4555                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       155422                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       155422                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       155422                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       155422                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       155422                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       155422                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51206                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51206                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51206                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51206                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51206                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51206                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8330067794                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8330067794                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8330067794                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8330067794                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8330067794                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8330067794                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002524                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002524                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002107                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002107                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002107                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002107                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 162677.572823                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 162677.572823                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 162677.572823                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 162677.572823                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 162677.572823                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 162677.572823                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.125716                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1098197837                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   465                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2361715.778495                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    17.125716                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.027445                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.742189                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13564200                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13564200                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13564200                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13564200                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13564200                       # number of overall hits
system.cpu1.icache.overall_hits::total       13564200                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           22                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           22                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            22                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           22                       # number of overall misses
system.cpu1.icache.overall_misses::total           22                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3421723                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3421723                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3421723                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3421723                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3421723                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3421723                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13564222                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13564222                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13564222                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13564222                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13564222                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13564222                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 155532.863636                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 155532.863636                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 155532.863636                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 155532.863636                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 155532.863636                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 155532.863636                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           19                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           19                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           19                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           19                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           19                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           19                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3017066                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3017066                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3017066                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3017066                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3017066                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3017066                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 158792.947368                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 158792.947368                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 158792.947368                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 158792.947368                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 158792.947368                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 158792.947368                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 38509                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               178042257                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 38765                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4592.861009                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.679778                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.320222                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901093                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098907                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10563340                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10563340                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8283272                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8283272                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20018                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20018                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        19982                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        19982                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18846612                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18846612                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18846612                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18846612                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        98687                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        98687                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          162                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          162                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        98849                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         98849                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        98849                       # number of overall misses
system.cpu1.dcache.overall_misses::total        98849                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  17860384526                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  17860384526                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     28759744                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     28759744                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  17889144270                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  17889144270                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  17889144270                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  17889144270                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10662027                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10662027                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8283434                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8283434                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20018                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20018                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        19982                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        19982                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18945461                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18945461                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18945461                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18945461                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009256                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009256                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000020                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000020                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005218                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005218                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005218                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005218                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 180980.114159                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 180980.114159                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 177529.283951                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 177529.283951                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 180974.458720                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 180974.458720                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 180974.458720                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 180974.458720                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       209288                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets       209288                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8282                       # number of writebacks
system.cpu1.dcache.writebacks::total             8282                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        60198                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        60198                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          142                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        60340                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        60340                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        60340                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        60340                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        38489                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        38489                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           20                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           20                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        38509                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        38509                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        38509                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        38509                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6568028069                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6568028069                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      3478274                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      3478274                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6571506343                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6571506343                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6571506343                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6571506343                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003610                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003610                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002033                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002033                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002033                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002033                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 170646.887916                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 170646.887916                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 173913.700000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 173913.700000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 170648.584565                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 170648.584565                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 170648.584565                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 170648.584565                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
