
5. Printing statistics.

=== $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram ===

   Number of wires:                  9
   Number of wire bits:            836
   Number of public wires:           5
   Number of public wire bits:     338
   Number of memories:               1
   Number of memory bits:         1944
   Number of processes:              0
   Number of cells:                  6
     $dffe_162                       1
     $memrd                          1
     $memwr_v2                       1
     $mux_1                          1
     $mux_12                         1
     $mux_162                        1

=== counter_41_1 ===

   Number of wires:                  7
   Number of wire bits:             64
   Number of public wires:           4
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add_32                         1
     $le_32                          1
     $mux_14                         1
     $sdffe_14                       1

=== counter_63_2 ===

   Number of wires:                  7
   Number of wire bits:             64
   Number of public wires:           4
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add_32                         1
     $le_32                          1
     $mux_14                         1
     $sdffe_14                       1

=== stage1_parameter_buffer_18_2_16_42_2688 ===

   Number of wires:                154
   Number of wire bits:           2703
   Number of public wires:         152
   Number of public wire bits:    2639
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $add_32                         1
     $and_1                          1
     $eq_14                          1
     $mul_31                         1
     counter_41_1                    1
     counter_63_2                    1
     weight_buffer_18_9_42_2_2688Wcxr_imag_half_0      1
     weight_buffer_18_9_42_2_2688Wcxr_real_half_0      1
     weight_buffer_18_9_42_2_2688Wfxr_imag_half_0      1
     weight_buffer_18_9_42_2_2688Wfxr_real_half_0      1
     weight_buffer_18_9_42_2_2688Wixr_imag_half_0      1
     weight_buffer_18_9_42_2_2688Wixr_real_half_0      1
     weight_buffer_18_9_42_2_2688Woxr_imag_half_0      1
     weight_buffer_18_9_42_2_2688Woxr_real_half_0      1

=== weight_buffer_18_9_42_2_2688Wcxr_imag_half_0 ===

   Number of wires:                 28
   Number of wire bits:            722
   Number of public wires:          27
   Number of public wire bits:     710
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add_12                         1
     $dff_12                         2
     $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      2

=== weight_buffer_18_9_42_2_2688Wcxr_real_half_0 ===

   Number of wires:                 28
   Number of wire bits:            722
   Number of public wires:          27
   Number of public wire bits:     710
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add_12                         1
     $dff_12                         2
     $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      2

=== weight_buffer_18_9_42_2_2688Wfxr_imag_half_0 ===

   Number of wires:                 28
   Number of wire bits:            722
   Number of public wires:          27
   Number of public wire bits:     710
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add_12                         1
     $dff_12                         2
     $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      2

=== weight_buffer_18_9_42_2_2688Wfxr_real_half_0 ===

   Number of wires:                 28
   Number of wire bits:            722
   Number of public wires:          27
   Number of public wire bits:     710
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add_12                         1
     $dff_12                         2
     $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      2

=== weight_buffer_18_9_42_2_2688Wixr_imag_half_0 ===

   Number of wires:                 28
   Number of wire bits:            722
   Number of public wires:          27
   Number of public wire bits:     710
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add_12                         1
     $dff_12                         2
     $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      2

=== weight_buffer_18_9_42_2_2688Wixr_real_half_0 ===

   Number of wires:                 28
   Number of wire bits:            722
   Number of public wires:          27
   Number of public wire bits:     710
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add_12                         1
     $dff_12                         2
     $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      2

=== weight_buffer_18_9_42_2_2688Woxr_imag_half_0 ===

   Number of wires:                 28
   Number of wire bits:            722
   Number of public wires:          27
   Number of public wire bits:     710
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add_12                         1
     $dff_12                         2
     $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      2

=== weight_buffer_18_9_42_2_2688Woxr_real_half_0 ===

   Number of wires:                 28
   Number of wire bits:            722
   Number of public wires:          27
   Number of public wire bits:     710
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add_12                         1
     $dff_12                         2
     $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      2

=== design hierarchy ===

   stage1_parameter_buffer_18_2_16_42_2688      1
     counter_41_1                    1
     counter_63_2                    1
     weight_buffer_18_9_42_2_2688Wcxr_imag_half_0      1
       $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      2
     weight_buffer_18_9_42_2_2688Wcxr_real_half_0      1
       $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      2
     weight_buffer_18_9_42_2_2688Wfxr_imag_half_0      1
       $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      2
     weight_buffer_18_9_42_2_2688Wfxr_real_half_0      1
       $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      2
     weight_buffer_18_9_42_2_2688Wixr_imag_half_0      1
       $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      2
     weight_buffer_18_9_42_2_2688Wixr_real_half_0      1
       $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      2
     weight_buffer_18_9_42_2_2688Woxr_imag_half_0      1
       $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      2
     weight_buffer_18_9_42_2_2688Woxr_real_half_0      1
       $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      2

   Number of wires:                536
   Number of wire bits:          21983
   Number of public wires:         456
   Number of public wire bits:   13761
   Number of memories:              16
   Number of memory bits:        31104
   Number of processes:              0
   Number of cells:                132
     $add_12                         8
     $add_32                         3
     $and_1                          1
     $dff_12                        16
     $dffe_162                      16
     $eq_14                          1
     $le_32                          2
     $memrd                         16
     $memwr_v2                      16
     $mul_31                         1
     $mux_1                         16
     $mux_12                        16
     $mux_14                         2
     $mux_162                       16
     $sdffe_14                       2

