// SPDX-License-Identifier: (GPL-2.0-or-later)
/*
 * Copyright (C) 2018 DH electronics GmbH
 * Copyright (C) 2021 Consolinno Energy GmbH
 */

/dts-v1/;

#include "imx6ull-dhcor.dtsi"
/* Special configurations */
//#include "imx6ull-dhcor-cfg-bootflash.dtsi"

#include <dt-bindings/pwm/pwm.h>

/ {
	model = "DHCOR i.MX6ULL on Consolinno Energy Grundmodul board";
	compatible = "dh,imx6ull-dhcor-consolinno", "fsl,imx6ull";

	aliases {
		rtc0 = &rtc_i2c;
		rtc1 = &snvs_rtc;
		mmc2 = &usdhc2; /* eMMC (on module) should be mmc2 */
		spi0 = &ecspi2;
		spi1 = &ecspi1;
		/delete-property/ spi2; /* Avoid double definitions */
		/delete-property/ spi3;
	};

	reg_ext_24v: regulator-ext-24v {
		compatible = "regulator-fixed";
		regulator-name = "24V_EXT";
		regulator-min-microvolt = <24000000>;
		regulator-max-microvolt = <24000000>;
		regulator-always-on;
	};

	reg_ext_3v3: regulator-ext-3v3 {
		compatible = "regulator-fixed";
		regulator-name = "3V3_EXT";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		regulator-always-on;
	};

	reg_ext_3v3_ref: regulator-ext-3v3-ref {
		compatible = "regulator-fixed";
		regulator-name = "VCC_3V3_REF";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		regulator-always-on;
	};

	reg_usb_otg1_vbus: regulator-usb-otg1-vbus {
		compatible = "regulator-fixed";
		regulator-name = "usb-otg1-vbus";
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
	};

	reg_usb_otg2_vbus: regulator-usb-otg2-vbus {
		compatible = "regulator-fixed";
		regulator-name = "usb-otg2-vbus";
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		gpio = <&gpio1 5 GPIO_ACTIVE_LOW>;
	};

	/* fixed crystal dedicated to mcp2515 */
	// clk20m: clk20m {
	// 	compatible = "fixed-clock";
	// 	#clock-cells = <0>;
	// 	clock-frequency = <20000000>;
	// };

};

&can1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1>;
	status = "okay";
};

#ifndef CFG_BOOTFLASH
&ecspi1 { /* DHCOM SPI1 */
	cs-gpios = <&gpio3 26 GPIO_ACTIVE_LOW>, <&gpio3 10 GPIO_ACTIVE_LOW>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1>;
	power-supply = <&reg_spi_bus>;
	status = "okay";

	// enc28j60: ethernet@0 {
	// 	pinctrl-names = "default";
	// 	pinctrl-0 = <&pinctrl_ecspi1_eth>;
	// 	compatible = "microchip,enc28j60";
	// 	spi-max-frequency = <4000000>;
	// 	// intr-gpio = <&gpio1 2 0>;
	// 	interrupt-parent = <&gpio1>;
	// 	interrupts = <2 IRQ_TYPE_LEVEL_LOW>;
	// 	reg = <0>; //cs0
	// 	status = "okay";
	// };

	slb9670: slb9670@0 {
		pinctrl-names = "default";
		//pinctrl-0 = <&pinctrl_ecspi1_tpm>;
		compatible = "infineon,slb9670";
		spi-max-frequency = <3200000>;
		// TODO: Debug reason for not working interrupt mode
		interrupt-parent = <&gpio1>;
		interrupts = <1 IRQ_TYPE_EDGE_FALLING>;
		reg = <1>; //cs1
		status = "okay";
	};
};
#endif

&ecspi2 {
	//compatible = "spi-gpio";
	cs-gpios = <&gpio4 22 GPIO_ACTIVE_LOW>, <&gpio3 2 GPIO_ACTIVE_LOW>, <&gpio3 3 GPIO_ACTIVE_LOW>, <&gpio3 4 GPIO_ACTIVE_LOW>/*, 
		<&gpiointrel 13 GPIO_ACTIVE_LOW>, <&gpiointrel 12 GPIO_ACTIVE_LOW>, <&gpiointrel 11 GPIO_ACTIVE_LOW>, <&gpiointrel 10 GPIO_ACTIVE_LOW>*/;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi2>;
	power-supply = <&reg_spi_bus>;
	status = "okay";

	// can3: can@3 {
	// 	compatible = "microchip,mcp2515";
	// 	pinctl-names = "default";
	// 	pinctrl-0 = <&pinctrl_ecspi2_devirq>;
	// 	reg = <2>;
	// 	clocks = <&clk20m>;
	// 	interrupt-parent = <&gpio1>;
	// 	interrupts = <8 0x2>;
	// 	spi-max-frequency = <10000000>;
    // };

	spidev@0{
		compatible = "dh,dhcom-board";
		reg = <0>;      /* CE0 */
		spi-max-frequency = <10000000>;
    };

	spidev@1{
		compatible = "dh,dhcom-board";
		reg = <1>;      /* CE1 */
		spi-max-frequency = <10000000>;
    };

	spidev@2{
		compatible = "dh,dhcom-board";
		reg = <2>;      /* CE2 */
		spi-max-frequency = <10000000>;
    };

	spidev@3{
		compatible = "dh,dhcom-board";
		reg = <3>;      /* CE3 */
		spi-max-frequency = <10000000>;
    };

	// Spi cs lines from gpio expander, should be improved to prevent errors
	// spidev@4{
	// 	compatible = "dh,dhcom-board";
	// 	reg = <4>;      /* CE4 */
	// 	spi-max-frequency = <4000000>;
    // };
	// spidev@5{
	// 	compatible = "dh,dhcom-board";
	// 	reg = <5>;      /* CE5 */
	// 	spi-max-frequency = <4000000>;
    // };
	
	// spidev@6{
	// 	compatible = "dh,dhcom-board";
	// 	reg = <6>;      /* CE6 */
	// 	spi-max-frequency = <4000000>;
    // };

	// spidev@7{
	// 	compatible = "dh,dhcom-board";
	// 	reg = <7>;      /* CE7 */
	// 	spi-max-frequency = <4000000>;
    // };
	
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet1>;
	phy-mode = "rmii";
	phy-reset-gpios = <&gpio3 23 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <1>;
	phy-reset-post-delay = <10>;
	phy-handle = <&eth_phy0>;
	status = "okay";
};

&fec2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet2>;
	phy-mode = "rmii";
	phy-reset-gpios = <&gpio3 24 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <1>;
	phy-reset-post-delay = <10>;
	phy-reset-additional-enet-iface = <&fec1>;
	phy-handle = <&eth_phy1>;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		eth_phy0: ethernet-phy@0 { /* SMSC LAN8710Ai */
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_snvs_eth_phy0>;
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <0>;
		/* TODO: If this is active SMSC phy isn't accessible
			reset-gpios = <&gpio3 23 GPIO_ACTIVE_LOW>;
			reset-assert-us = <1000>;
			reset-deassert-us = <10000>; */
			clocks = <&clks IMX6UL_CLK_ENET_REF>;
			clock-names = "rmii-ref";
			interrupt-parent = <&gpio5>;
			interrupts = <5 IRQ_TYPE_LEVEL_LOW>;
			smsc,disable-energy-detect; /* Make plugin detection reliable */
			max-speed = <100>;
		};

		eth_phy1: ethernet-phy@1 { /* SMSC LAN8710Ai */
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_snvs_eth_phy1>;
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <1>;
		/* TODO: If this is active SMSC phy isn't accessible
			reset-gpios = <&gpio3 24 GPIO_ACTIVE_LOW>;
			reset-assert-us = <1000>;
			reset-deassert-us = <10000>; */
			clocks = <&clks IMX6UL_CLK_ENET2_REF>;
			clock-names = "rmii-ref";
			interrupt-parent = <&gpio5>;
			interrupts = <6 IRQ_TYPE_LEVEL_LOW>;
			smsc,disable-energy-detect; /* Make plugin detection reliable */
			max-speed = <100>;
		};
	};
};

&gpio1 {		/* 0      1      2      3      4      5      6      7  */
	gpio-line-names =  ""   , ""   , ""   , ""   , ""   , ""   , ""   , ""   ,
			/* 8      9      10     11     12     13     14     15 */
			   ""   , ""   , ""   , "INT", ""   , ""   , ""   , ""   ,
			/* 16     17     18     19     20     21     22     23 */
			   ""   , ""   , "I"  , ""   , ""   , ""   , ""   , ""   ,
			/* 24     25     26     27     28     29     30     31 */
			   ""   , ""   , ""   , ""   , ""   , ""   , ""   , ""   ;
	
	tpm_reset {
        gpio-hog;
        gpios = <4 GPIO_ACTIVE_HIGH>;
        output-high;
        line-name = "tpm_reset";
    };

	tpm_interrupt {
        gpio-hog;
        gpios = <1 GPIO_ACTIVE_LOW>;
        input;
        line-name = "tpm_reset";
    };

	eth3_reset {
        gpio-hog;
        gpios = <23 GPIO_ACTIVE_HIGH>;
        output-high;
        line-name = "eth3_reset";
    };

	eth3_interrupt {
        gpio-hog;
        gpios = <2 GPIO_ACTIVE_LOW>;
        input;
        line-name = "eth3_interrupt";
    };

	can3_interrupt {
        gpio-hog;
        gpios = <8 GPIO_ACTIVE_LOW>;
        input;
        line-name = "can3_interrupt";
    };
};

&gpio2 {		/* 0      1      2      3      4      5      6      7  */
	gpio-line-names =  ""   , ""   , ""   , ""   , ""   , ""   , ""   , ""   ,
			/* 8      9      10     11     12     13     14     15 */
			   ""   , ""   , ""   , ""   , ""   , ""   , ""   , ""   ,
			/* 16     17     18     19     20     21     22     23 */
			   ""   , ""   , ""   , ""   , ""   , ""   , ""   , ""   ,
			/* 24     25     26     27     28     29     30     31 */
			   ""   , ""   , ""   , ""   , ""   , ""   , ""   , ""   ;
};

&gpio3 {		/* 0      1      2      3      4      5      6      7  */
	gpio-line-names =  ""   , ""   , ""   , ""   , ""   , ""   , ""   , ""   ,
			/* 8      9      10     11     12     13     14     15 */
			   ""   , ""   , ""   , ""   , ""   , ""   , ""   , ""   ,
			/* 16     17     18     19     20     21     22     23 */
			   ""   , ""   , ""   , ""   , ""   , ""   , ""   , ""   ,
			/* 24     25     26     27     28     29     30     31 */
			   ""   , ""   , ""   , ""   , ""   , ""   , ""   , ""   ;
};

&gpio4 {		/* 0      1      2      3      4      5      6      7  */
	gpio-line-names =  ""   , ""   , ""   , ""   , ""   , ""   , "",    ""   ,
			/* 8      9      10     11     12     13     14     15 */
			   ""   , ""   , ""   , ""   , ""   , ""   , ""   , ""   ,
			/* 16     17     18     19     20     21     22     23 */
			   ""   , "L"  , "K"  , "M"  , "J"  , "U"  , "T"  , "S"  ,
			/* 24     25     26     27     28     29     30     31 */
			   "R"  , "Q"  , "P"  , "O"  , "N"  , ""   , ""   , ""   ;
};

&gpio5 {		/* 0      1      2      3      4      5      6      7  */
	gpio-line-names =  "A"  , "B"  , "C"  , "D"  , "E"  , ""   , ""   , "F"  ,
			/* 8      9      10     11     12     13     14     15 */
			   "G"  , "H"  , ""   , ""   , ""   , ""   , ""   , ""   ,
			/* 16     17     18     19     20     21     22     23 */
			   ""   , ""   , ""   , ""   , ""   , ""   , ""   , ""   ,
			/* 24     25     26     27     28     29     30     31 */
			   ""   , ""   , ""   , ""   , ""   , ""   , ""   , ""   ;
};

&i2c1 { /* DHCOM I2C2 */
	// TODO, complete rtc setup
	rtc_i2c: rtc@52 {
		compatible = "microcrystal,rv3028";
		reg = <0x52>;
	};

	// TODO: original eeprom was 0x50, so in that case we have to customize uboot src for mac loading of enet1
	// https://github.com/dh-electronics/u-boot-imx6qdl
	// https://github.com/dh-electronics/u-boot-imx6qdl/blob/dev/2018.05_dhcom/board/dhelectronics/dh_imx6ull/dh_imx6ull.c#L68
	// replace 0x50 -> 0x51

	mac-eeprom@50 { /* Microchip 24AA025E48T-I/OT containing MAC for enet1 */
		compatible = "atmel,24c02";
		reg = <0x50>;
		pagesize = <16>;
	};

	mac-eeprom@53 { /* Microchip 24AA025E48T-I/OT containing MAC for enet2 */
		compatible = "atmel,24c02";
		reg = <0x53>;
		pagesize = <16>;
	};

	mac-eeprom@50 { /* eeprom for  */
		compatible = "eeprom,24c32";
		reg = <0x50>;
		pagesize = <32>;
	};

	mac-eeprom@54 { /* eeprom for  */
		compatible = "eeprom,24c32";
		reg = <0x54>;
		pagesize = <32>;
	};

	// GPIO Expander for internal relais
	gpiointrel: gpio-intrel@21 {
		compatible = "nxp,pca9555";
		gpio-controller;
		#gpio-cells = <2>;
		reg = <0x21>;
	};

	pwm0: pca-mod0@43 {
		compatible = "nxp,pca9685-pwm";
		gpio-controller;
		#gpio-cells = <2>;
		reg = <0x43>;
		invert;
		open-drain;
	};


};


&usdhc1 { //Disable wifi
	//status = "disabled";
	status = "okay";
};

&uart2 { // disable bluetooth
	//status = "disabled";
	status = "okay";
};

&uart3 { /* Consolinno CLS RS485 pin header */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	uart-has-rtscts;
	linux,rs485-enabled-at-boot-time;
	status = "okay";
};

&uart4 { /* Consolinno CLS wmbus */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	status = "okay";
};

&uart5 { /* Consolinno CLS H-BUS */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5>;
	status = "okay";
};

&uart6 { /* Consolinno CLS RS485-2 */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart6>;
	uart-has-rtscts;
	linux,rs485-enabled-at-boot-time;
	status = "okay";
};

&uart7 { /* Consolinno CLS RS232 */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart7>;
	status = "okay";
};

&usbotg1 {
	vbus-supply = <&reg_usb_otg1_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg1>;
	disable-over-current;
	dr_mode = "otg";
	srp-disable;
	hnp-disable;
	adp-disable;
	status = "okay";
};

&usbotg2 {
	vbus-supply = <&reg_usb_otg2_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg2>;
	disable-over-current;
	dr_mode = "host";
	tpl-support;
	status = "okay";
};

&usbphy1 {
	fsl,tx-d-cal = <106>;
};

&usbphy2 {
	fsl,tx-d-cal = <106>;
};

&usdhc2 { /* eMMC (on module) */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2>;
	non-removable;
	bus-width = <8>;
	no-1-8-v;
	keep-power-in-suspend;
	status = "okay";
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_pdk2>;

	pinctrl_hog_pdk2: hog-pdk2-grp {
		fsl,pins = <
			MX6UL_PAD_UART1_CTS_B__GPIO1_IO18	0x400120b0 /* GPIO I -> BT_REG_ON (BT on LGA) */

#ifndef CFG_BOOTFLASH
			MX6UL_PAD_CSI_DATA07__GPIO4_IO28	0x400120b0 /* GPIO N */
			MX6UL_PAD_CSI_DATA06__GPIO4_IO27	0x400120b0 /* GPIO O */
			MX6UL_PAD_CSI_DATA05__GPIO4_IO26	0x400120b0 /* GPIO P */
			MX6UL_PAD_CSI_DATA04__GPIO4_IO25	0x400120b0 /* GPIO Q */
#endif

			MX6UL_PAD_JTAG_TMS__GPIO1_IO11		0x400120b0 /* INT_HIGHEST_PRIORITY */
			MX6UL_PAD_UART2_RTS_B__GPIO1_IO23 	0x400120b0 /* reset enc28j60*/
			MX6UL_PAD_UART2_CTS_B__GPIO1_IO22	0x400120b0 /* status led3 */
		>;
	};

	pinctrl_ecspi1: ecspi1-grp {
		fsl,pins = <
			MX6UL_PAD_LCD_DATA23__ECSPI1_MISO	0x100b1
			MX6UL_PAD_LCD_DATA22__ECSPI1_MOSI	0x100b1
			MX6UL_PAD_LCD_DATA20__ECSPI1_SCLK	0x100b1
			MX6UL_PAD_LCD_DATA21__GPIO3_IO26	0x1b0b0 	/* SS0 */
			MX6UL_PAD_LCD_DATA05__GPIO3_IO10  	0x1b0b0 	/* SS1 */	
		>;
	};

	pinctrl_ecspi2: ecspi2-grp {
		fsl,pins = <
			MX6UL_PAD_CSI_DATA03__ECSPI2_MISO	0x100b1
			MX6UL_PAD_CSI_DATA02__ECSPI2_MOSI	0x100b1
			MX6UL_PAD_CSI_DATA00__ECSPI2_SCLK	0x100b1
			MX6UL_PAD_CSI_DATA01__GPIO4_IO22 	0x1b0b0		/* SS0 */
			MX6UL_PAD_LCD_HSYNC__GPIO3_IO02  	0x1b0b0 	/* SS1 */
			MX6UL_PAD_LCD_VSYNC__GPIO3_IO03  	0x1b0b0 	/* SS2 */	
			MX6UL_PAD_LCD_RESET__GPIO3_IO04  	0x1b0b0 	/* SS3 */
		>;
	};

	pinctrl_ecspi1_eth: ecspi1-eth-grp {
		fsl,pins = <
			MX6UL_PAD_GPIO1_IO02__GPIO1_IO02	0x1b0b0 /* SMSC phy INT */
		>;

	};


	pinctrl_ecspi1_tpm: ecspi1-tpm-grp {
		fsl,pins = <
			MX6UL_PAD_GPIO1_IO01__GPIO1_IO01	0x1b0b0 /* irq */
		>;
	};

	pinctrl_ecspi2_devirq: ecspi2-devirq-grp {
		fsl,pins = <
			MX6UL_PAD_GPIO1_IO08__GPIO1_IO08	0x1b0b0 /* irq from pwm/adc input for testing purpose*/
		>;
	};

	pinctrl_enet1: enet1-grp {
		fsl,pins = <
			/* enet1 uses MDIO bus from enet2 */
			MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN	0x1b0b0
			MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER	0x1b0b0
			MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x1b0b0
			MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x1b0b0
			MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN	0x1b010
			MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x1b010
			MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x1b010
			MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	0x4001b010
			MX6UL_PAD_LCD_DATA18__GPIO3_IO23	0xb0 /* SMSC phy reset */
		>;
	};

	pinctrl_enet2: enet2-grp {
		fsl,pins = <
			MX6UL_PAD_GPIO1_IO07__ENET2_MDC		0x1b0b0
			MX6UL_PAD_GPIO1_IO06__ENET2_MDIO	0x1b0b0
			MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN	0x1b0b0
			MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER	0x1b0b0
			MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00	0x1b0b0
			MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01	0x1b0b0
			MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN	0x1b010
			MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00	0x1b010
			MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01	0x1b010
			MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2	0x4001b010
			MX6UL_PAD_LCD_DATA19__GPIO3_IO24	0xb0 /* SMSC phy reset */
		>;
	};

	pinctrl_flexcan1: flexcan1-grp{
		fsl,pins = <
			MX6UL_PAD_UART3_RTS_B__FLEXCAN1_RX	0x1b020
			MX6UL_PAD_UART3_CTS_B__FLEXCAN1_TX	0x1b020
		>;
	};

	pinctrl_sai2: sai2-grp {
		fsl,pins = <
			MX6UL_PAD_JTAG_TCK__SAI2_RX_DATA	0x130b0
			MX6UL_PAD_JTAG_TDI__SAI2_TX_BCLK	0x17088
			MX6UL_PAD_JTAG_TDO__SAI2_TX_SYNC	0x17088
			MX6UL_PAD_JTAG_TRST_B__SAI2_TX_DATA	0x120b0
		>;
	};

	pinctrl_uart3: uart3-grp{
		fsl,pins = <
			MX6UL_PAD_NAND_READY_B__UART3_DCE_TX	0x1b0b1
			MX6UL_PAD_NAND_CE0_B__UART3_DCE_RX	0x1b0b1
			MX6UL_PAD_NAND_CLE__UART3_DCE_RTS	0x1b0b1
			MX6UL_PAD_NAND_CE1_B__UART3_DCE_CTS	0x1b0b1
		>;
	};

	pinctrl_uart4: uart4-grp{
		fsl,pins = <
			MX6UL_PAD_LCD_CLK__UART4_DCE_TX		0x1b0b1
			MX6UL_PAD_LCD_ENABLE__UART4_DCE_RX	0x1b0b1
		>;
	};

	pinctrl_uart5: uart5-grp{
		fsl,pins = <
			MX6UL_PAD_UART5_TX_DATA__UART5_DCE_TX	0x1b0b1
			MX6UL_PAD_UART5_RX_DATA__UART5_DCE_RX	0x1b0b1
		>;
	};

	pinctrl_uart6: uart6-grp {
		fsl,pins = <
			MX6UL_PAD_CSI_MCLK__UART6_DCE_TX	0x1b0b1
			MX6UL_PAD_CSI_PIXCLK__UART6_DCE_RX	0x1b0b1
			MX6UL_PAD_CSI_VSYNC__UART6_DCE_RTS	0x1b0b1
			MX6UL_PAD_CSI_HSYNC__UART6_DCE_CTS	0x1b0b1
		>;
	};

	pinctrl_uart7: uart7-grp {
		fsl,pins = <
			MX6UL_PAD_LCD_DATA16__UART7_DCE_TX	0x1b0b1
			MX6UL_PAD_LCD_DATA17__UART7_DCE_RX	0x1b0b1
			MX6UL_PAD_LCD_DATA07__UART7_DCE_RTS	0x1b0b1
			MX6UL_PAD_LCD_DATA06__UART7_DCE_CTS	0x1b0b1
		>;
	};

	pinctrl_usbotg1: usbotg1-grp {
		fsl,pins = <
			MX6UL_PAD_GPIO1_IO00__ANATOP_OTG1_ID	0x17059
		>;
	};

	pinctrl_usbotg2: usbotg2-grp {
		fsl,pins = <
			MX6UL_PAD_GPIO1_IO05__GPIO1_IO05	0x120b0
		>;
	};

	pinctrl_usdhc2: usdhc2-grp {
		fsl,pins = <
			MX6UL_PAD_NAND_RE_B__USDHC2_CLK		0x10069
			MX6UL_PAD_NAND_WE_B__USDHC2_CMD		0x17059
			MX6UL_PAD_NAND_DATA00__USDHC2_DATA0	0x17059
			MX6UL_PAD_NAND_DATA01__USDHC2_DATA1	0x17059
			MX6UL_PAD_NAND_DATA02__USDHC2_DATA2	0x17059
			MX6UL_PAD_NAND_DATA03__USDHC2_DATA3	0x17059
			MX6UL_PAD_NAND_DATA04__USDHC2_DATA4	0x17059
			MX6UL_PAD_NAND_DATA05__USDHC2_DATA5	0x17059
			MX6UL_PAD_NAND_DATA06__USDHC2_DATA6	0x17059
			MX6UL_PAD_NAND_DATA07__USDHC2_DATA7	0x17059
			MX6UL_PAD_NAND_ALE__USDHC2_RESET_B	0x17059 /* SD2 RESET */
		>;
	};
};

&iomuxc_snvs {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_snvs_hog_pdk2>;

	pinctrl_snvs_hog_pdk2: snvs-hog-pdk2-grp {
		fsl,pins = <
			MX6ULL_PAD_SNVS_TAMPER0__GPIO5_IO00	0x400120b0 /* GPIO A, Potential Free Input IN 2 */
			MX6ULL_PAD_SNVS_TAMPER1__GPIO5_IO01	0x400120b0 /* GPIO B, Potential Free Input IN 1 */
			MX6ULL_PAD_SNVS_TAMPER2__GPIO5_IO02	0x400120b0 /* GPIO C */
			MX6ULL_PAD_SNVS_TAMPER3__GPIO5_IO03	0x400120b0 /* GPIO D, Potential Free Input IN 3 */
			MX6ULL_PAD_SNVS_TAMPER4__GPIO5_IO04	0x120b0    /* GPIO E, Potential Free Input IN 4 */
			MX6ULL_PAD_SNVS_TAMPER7__GPIO5_IO07	0x400120b0 /* GPIO F */
			MX6ULL_PAD_SNVS_TAMPER8__GPIO5_IO08	0x120b0    /* GPIO G -> Backlight enable */
			/*MX6ULL_PAD_SNVS_TAMPER9__GPIO5_IO09	0x1b0b0*/    /* GPIO H -> WL_REG_ON (WiFi on LGA) */
		>;
	};

	pinctrl_snvs_eth_phy0: snvs-eth-phy0-grp {
		fsl,pins = <
			MX6ULL_PAD_SNVS_TAMPER5__GPIO5_IO05	0xb0 /* SMSC phy INT */
		>;
	};

	pinctrl_snvs_eth_phy1: snvs-eth-phy1-grp {
		fsl,pins = <
			MX6ULL_PAD_SNVS_TAMPER6__GPIO5_IO06	0xb0 /* SMSC phy INT */
		>;
	};
};