Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: counter/Q_reg[0]/Q
    (Clocked by sysclk R)
Endpoint: counter/Q_reg[1]/D
    (Clocked by sysclk R)
Path Group: default
Data required time: 918.3
    (Clock shift: 950.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 31.7)
Data arrival time: 370.6
Slack: 547.7
Logic depth: 4
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      4    73,   35                       
counter/Q_reg[0]/CK->Q   DFF_X1*                 rr    157.6    157.6    157.6      0.0      0.0      2.8     56.4      8    39,   39  /PD_TOP        (1.10)
counter/i_0_1_0/B->S     HA_X1                   rr    321.0    163.4    163.4      0.0      0.0      0.6     26.1      1    39,   39  /PD_TOP        (1.10)
counter/i_0_1_9/A->ZN    INV_X8                  rf    320.7     -0.3     -0.3      0.0    134.9      0.6      4.8      1    39,   39  /PD_TOP        (1.10)
counter/i_0_1_3/A1->ZN   NOR2_X2                 fr    338.1     17.4     17.4      0.0      3.5      0.7      2.0      1    39,   39  /PD_TOP        (1.10)
counter/i_0_0_1/B->Z     MUX2_X2                 rr    370.6     32.5     32.5      0.0     12.5      0.7      1.9      1    39,   39  /PD_TOP        (1.10)
counter/Q_reg[1]/D       DFF_X1                   r    370.6      0.0               0.0      9.4                             39,   39  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: SRD
    (Clocked by rtDefaultClock R)
Endpoint: counter/Q_reg[1]/D
    (Clocked by sysclk R)
Path Group: I2R
Data required time: 918.3
    (Clock shift: 950.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 31.7)
Data arrival time: 504.9
Slack: 413.4
Logic depth: 7
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
SRD                      {set_input_delay}        f    200.0    200.0    200.0                        5.2     40.2      4    36,    0                       
i_0_0_0/A4->ZN           OR4_X4                  ff    328.6    128.6    128.2      0.4    100.0      0.7      2.9      1    36,   36  /PD_TOP        (1.10)
i_0_0_1/A1->ZN           OR2_X4                  ff    373.7     45.1     45.1      0.0     15.3      1.5      7.5      2    36,   36  /PD_TOP        (1.10)
counter/i_0_1_8/A1->ZN   NAND2_X4                fr    388.3     14.6     14.6      0.0      9.2      0.7      4.8      1    39,   39  /PD_TOP        (1.10)
counter/i_0_1_7/A1->ZN   NOR3_X4                 rf    397.1      8.8      8.8      0.0      9.8      0.7      2.9      1    39,   39  /PD_TOP        (1.10)
counter/i_0_1_6/A2->ZN   OR2_X4                  ff    447.1     50.0     50.0      0.0      6.3      1.8     14.4      3    39,   39  /PD_TOP        (1.10)
counter/i_0_1_3/A2->ZN   NOR2_X2                 fr    472.4     25.3     25.3      0.0     11.0      0.7      2.0      1    39,   39  /PD_TOP        (1.10)
counter/i_0_0_1/B->Z     MUX2_X2                 rr    504.9     32.5     32.5      0.0     12.5      0.7      1.9      1    39,   39  /PD_TOP        (1.10)
counter/Q_reg[1]/D       DFF_X1                   r    504.9      0.0               0.0      9.4                             39,   39  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: state_holder/Q_reg[2]/Q
    (Clocked by sysclk F)
Endpoint: heater
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: -55.0
    (Clock shift: 25.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 80.0)
Data arrival time: 206.1
Slack: -261.1
Logic depth: 2
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           f      0.0      0.0      0.0                        0.0      0.0      4    73,   35                       
state_holder/i_0_4/A->ZN INV_X1                  fr      0.0      0.0      0.0      0.0      0.0      0.0      0.0      3    36,   36  /PD_TOP        (1.10)
state_holder/Q_reg[2]/CK->Q
                         DFF_X2#*                rr    154.0    154.0    154.0      0.0      0.0      3.7     63.8      7    36,   36  /PD_TOP        (1.10)
output_decoder/i_4_0/A2->ZN
                         NAND2_X4                rf    169.6     15.6     15.5      0.1     15.3      0.6      4.8      1    36,   36  /PD_TOP        (1.10)
output_decoder/i_4_1/A1->ZN
                         NOR2_X4                 fr    205.7     36.1     36.1      0.0      7.2      5.0     15.0      1    36,   36  /PD_TOP        (1.10)
heater                                            r    206.1      0.4               0.4     27.7                             73,   35                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
