<module HW_revision="" XML_version="1" description="Port F" id="Port F">
<register acronym="PFIN" description="Port F Input" id="PFIN" offset=" 0x02A0" width="16">
<bitfield begin="0" description="PFIN0" end="0" id="PFIN0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PFIN1" end="1" id="PFIN1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PFIN2" end="2" id="PFIN2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PFIN3" end="3" id="PFIN3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PFIN4" end="4" id="PFIN4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PFIN5" end="5" id="PFIN5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PFIN6" end="6" id="PFIN6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PFIN7" end="7" id="PFIN7" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="8" description="PFIN8" end="8" id="PFIN8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="9" description="PFIN9" end="9" id="PFIN9" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="10" description="PFIN10" end="10" id="PFIN10" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="PFIN11" end="11" id="PFIN11" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="12" description="PFIN12" end="12" id="PFIN12" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="13" description="PFIN13" end="13" id="PFIN13" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="14" description="PFIN14" end="14" id="PFIN14" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="PFIN15" end="15" id="PFIN15" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="PFOUT" description="Port F Output" id="PFOUT" offset=" 0x02A2" width="16">
<bitfield begin="0" description="PFOUT0" end="0" id="PFOUT0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PFOUT1" end="1" id="PFOUT1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PFOUT2" end="2" id="PFOUT2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PFOUT3" end="3" id="PFOUT3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PFOUT4" end="4" id="PFOUT4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PFOUT5" end="5" id="PFOUT5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PFOUT6" end="6" id="PFOUT6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PFOUT7" end="7" id="PFOUT7" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="8" description="PFOUT8" end="8" id="PFOUT8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="9" description="PFOUT9" end="9" id="PFOUT9" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="10" description="PFOUT10" end="10" id="PFOUT10" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="PFOUT11" end="11" id="PFOUT11" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="12" description="PFOUT12" end="12" id="PFOUT12" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="13" description="PFOUT13" end="13" id="PFOUT13" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="14" description="PFOUT14" end="14" id="PFOUT14" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="PFOUT15" end="15" id="PFOUT15" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="PFDIR" description="Port F Direction" id="PFDIR" offset=" 0x02A4" width="16">
<bitfield begin="0" description="PFDIR0" end="0" id="PFDIR0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PFDIR1" end="1" id="PFDIR1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PFDIR2" end="2" id="PFDIR2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PFDIR3" end="3" id="PFDIR3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PFDIR4" end="4" id="PFDIR4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PFDIR5" end="5" id="PFDIR5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PFDIR6" end="6" id="PFDIR6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PFDIR7" end="7" id="PFDIR7" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="8" description="PFDIR8" end="8" id="PFDIR8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="9" description="PFDIR9" end="9" id="PFDIR9" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="10" description="PFDIR10" end="10" id="PFDIR10" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="PFDIR11" end="11" id="PFDIR11" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="12" description="PFDIR12" end="12" id="PFDIR12" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="13" description="PFDIR13" end="13" id="PFDIR13" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="14" description="PFDIR14" end="14" id="PFDIR14" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="PFDIR15" end="15" id="PFDIR15" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="PFREN" description="Port F Resistor Enable" id="PFREN" offset=" 0x02A6" width="16">
<bitfield begin="0" description="PFREN0" end="0" id="PFREN0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PFREN1" end="1" id="PFREN1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PFREN2" end="2" id="PFREN2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PFREN3" end="3" id="PFREN3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PFREN4" end="4" id="PFREN4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PFREN5" end="5" id="PFREN5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PFREN6" end="6" id="PFREN6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PFREN7" end="7" id="PFREN7" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="8" description="PFREN8" end="8" id="PFREN8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="9" description="PFREN9" end="9" id="PFREN9" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="10" description="PFREN10" end="10" id="PFREN10" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="PFREN11" end="11" id="PFREN11" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="12" description="PFREN12" end="12" id="PFREN12" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="13" description="PFREN13" end="13" id="PFREN13" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="14" description="PFREN14" end="14" id="PFREN14" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="PFREN15" end="15" id="PFREN15" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="PFDS" description="Port F Drive Strenght" id="PFDS" offset=" 0x02A8" width="16">
<bitfield begin="0" description="PFDS0" end="0" id="PFDS0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PFDS1" end="1" id="PFDS1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PFDS2" end="2" id="PFDS2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PFDS3" end="3" id="PFDS3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PFDS4" end="4" id="PFDS4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PFDS5" end="5" id="PFDS5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PFDS6" end="6" id="PFDS6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PFDS7" end="7" id="PFDS7" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="8" description="PFDS8" end="8" id="PFDS8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="9" description="PFDS9" end="9" id="PFDS9" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="10" description="PFDS10" end="10" id="PFDS10" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="PFDS11" end="11" id="PFDS11" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="12" description="PFDS12" end="12" id="PFDS12" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="13" description="PFDS13" end="13" id="PFDS13" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="14" description="PFDS14" end="14" id="PFDS14" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="PFDS15" end="15" id="PFDS15" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="PFSEL" description="Port F Selection" id="PFSEL" offset=" 0x02AA" width="16">
<bitfield begin="0" description="PFSEL0" end="0" id="PFSEL0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PFSEL1" end="1" id="PFSEL1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PFSEL2" end="2" id="PFSEL2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PFSEL3" end="3" id="PFSEL3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PFSEL4" end="4" id="PFSEL4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PFSEL5" end="5" id="PFSEL5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PFSEL6" end="6" id="PFSEL6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PFSEL7" end="7" id="PFSEL7" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="8" description="PFSEL8" end="8" id="PFSEL8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="9" description="PFSEL9" end="9" id="PFSEL9" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="10" description="PFSEL10" end="10" id="PFSEL10" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="PFSEL11" end="11" id="PFSEL11" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="12" description="PFSEL12" end="12" id="PFSEL12" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="13" description="PFSEL13" end="13" id="PFSEL13" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="14" description="PFSEL14" end="14" id="PFSEL14" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="PFSEL15" end="15" id="PFSEL15" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
</module>