// Seed: 2553701260
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input wire id_4,
    output uwire id_5,
    input wire id_6
);
  assign id_5 = id_0;
  wor id_8;
  string id_9 = ("");
  assign id_8 = 1 | id_2;
  initial id_8 = 1;
  wire id_10;
  wire id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18;
  wand id_19, id_20, id_21, id_22;
  static reg id_23;
  assign id_22 = id_2;
  wire id_24;
  wire id_25;
  always id_23 <= 1;
  wire module_0 = id_20;
endmodule
module module_1 (
    input  wor   id_0,
    input  logic id_1,
    output wire  id_2,
    output tri0  id_3
);
  assign id_3 = {1{1 / id_1}};
  module_0(
      id_0, id_0, id_0, id_0, id_0, id_3, id_0
  );
  reg  id_5;
  wire id_6;
  final begin
    id_5 = #1 id_1;
  end
  wire id_7;
  wire id_8;
  wire id_9;
endmodule
