TimeQuest Timing Analyzer report for uniciclo
Tue Feb 07 17:43:18 2017
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'clk_mem'
 13. Slow Model Setup: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'
 14. Slow Model Hold: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'
 15. Slow Model Hold: 'clk_mem'
 16. Slow Model Hold: 'clk'
 17. Slow Model Minimum Pulse Width: 'clk_mem'
 18. Slow Model Minimum Pulse Width: 'clk'
 19. Slow Model Minimum Pulse Width: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Fast Model Setup Summary
 23. Fast Model Hold Summary
 24. Fast Model Recovery Summary
 25. Fast Model Removal Summary
 26. Fast Model Minimum Pulse Width Summary
 27. Fast Model Setup: 'clk'
 28. Fast Model Setup: 'clk_mem'
 29. Fast Model Setup: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'
 30. Fast Model Hold: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'
 31. Fast Model Hold: 'clk_mem'
 32. Fast Model Hold: 'clk'
 33. Fast Model Minimum Pulse Width: 'clk_mem'
 34. Fast Model Minimum Pulse Width: 'clk'
 35. Fast Model Minimum Pulse Width: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Multicorner Timing Analysis Summary
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; uniciclo                                                          ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C70F896C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                           ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------------------------+
; clk                                                                                                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                                                                                  ;
; clk_mem                                                                                                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_mem }                                                                                                              ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 } ;
+----------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                                       ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                           ; Note                    ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------------------+-------------------------+
; 64.98 MHz  ; 64.98 MHz       ; clk_mem                                                                                                              ;                         ;
; 65.55 MHz  ; 65.55 MHz       ; clk                                                                                                                  ;                         ;
; 2645.5 MHz ; 175.19 MHz      ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; limit due to hold check ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                                ; Slack   ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; clk                                                                                                                  ; -17.566 ; -16560.020    ;
; clk_mem                                                                                                              ; -14.389 ; -611.358      ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -3.101  ; -3.101        ;
+----------------------------------------------------------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -2.854 ; -2.854        ;
; clk_mem                                                                                                              ; 1.002  ; 0.000         ;
; clk                                                                                                                  ; 1.956  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk_mem                                                                                                              ; -2.000 ; -397.684      ;
; clk                                                                                                                  ; -1.380 ; -1033.380     ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.633 ; -13.166       ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                     ;
+---------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -17.566 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[9]               ; clk_mem      ; clk         ; 1.000        ; -0.040     ; 18.562     ;
; -17.566 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[9]               ; clk_mem      ; clk         ; 1.000        ; -0.040     ; 18.562     ;
; -17.566 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[9]               ; clk_mem      ; clk         ; 1.000        ; -0.040     ; 18.562     ;
; -17.566 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[9]               ; clk_mem      ; clk         ; 1.000        ; -0.040     ; 18.562     ;
; -17.566 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; pc:PC_P|address_out[9]               ; clk_mem      ; clk         ; 1.000        ; -0.040     ; 18.562     ;
; -17.566 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; pc:PC_P|address_out[9]               ; clk_mem      ; clk         ; 1.000        ; -0.040     ; 18.562     ;
; -17.566 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; pc:PC_P|address_out[9]               ; clk_mem      ; clk         ; 1.000        ; -0.040     ; 18.562     ;
; -17.566 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; pc:PC_P|address_out[9]               ; clk_mem      ; clk         ; 1.000        ; -0.040     ; 18.562     ;
; -17.565 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[8]               ; clk_mem      ; clk         ; 1.000        ; -0.040     ; 18.561     ;
; -17.565 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[8]               ; clk_mem      ; clk         ; 1.000        ; -0.040     ; 18.561     ;
; -17.565 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[8]               ; clk_mem      ; clk         ; 1.000        ; -0.040     ; 18.561     ;
; -17.565 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[8]               ; clk_mem      ; clk         ; 1.000        ; -0.040     ; 18.561     ;
; -17.565 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; pc:PC_P|address_out[8]               ; clk_mem      ; clk         ; 1.000        ; -0.040     ; 18.561     ;
; -17.565 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; pc:PC_P|address_out[8]               ; clk_mem      ; clk         ; 1.000        ; -0.040     ; 18.561     ;
; -17.565 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; pc:PC_P|address_out[8]               ; clk_mem      ; clk         ; 1.000        ; -0.040     ; 18.561     ;
; -17.565 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; pc:PC_P|address_out[8]               ; clk_mem      ; clk         ; 1.000        ; -0.040     ; 18.561     ;
; -17.481 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[4]               ; clk_mem      ; clk         ; 1.000        ; -0.038     ; 18.479     ;
; -17.481 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[4]               ; clk_mem      ; clk         ; 1.000        ; -0.038     ; 18.479     ;
; -17.481 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[4]               ; clk_mem      ; clk         ; 1.000        ; -0.038     ; 18.479     ;
; -17.481 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[4]               ; clk_mem      ; clk         ; 1.000        ; -0.038     ; 18.479     ;
; -17.481 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; pc:PC_P|address_out[4]               ; clk_mem      ; clk         ; 1.000        ; -0.038     ; 18.479     ;
; -17.481 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; pc:PC_P|address_out[4]               ; clk_mem      ; clk         ; 1.000        ; -0.038     ; 18.479     ;
; -17.481 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; pc:PC_P|address_out[4]               ; clk_mem      ; clk         ; 1.000        ; -0.038     ; 18.479     ;
; -17.481 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; pc:PC_P|address_out[4]               ; clk_mem      ; clk         ; 1.000        ; -0.038     ; 18.479     ;
; -17.479 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~229  ; clk_mem      ; clk         ; 1.000        ; -0.064     ; 18.451     ;
; -17.479 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~229  ; clk_mem      ; clk         ; 1.000        ; -0.064     ; 18.451     ;
; -17.479 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~229  ; clk_mem      ; clk         ; 1.000        ; -0.064     ; 18.451     ;
; -17.479 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~229  ; clk_mem      ; clk         ; 1.000        ; -0.064     ; 18.451     ;
; -17.479 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; breg_ula:bregula|breg:breg|breg~229  ; clk_mem      ; clk         ; 1.000        ; -0.064     ; 18.451     ;
; -17.479 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; breg_ula:bregula|breg:breg|breg~229  ; clk_mem      ; clk         ; 1.000        ; -0.064     ; 18.451     ;
; -17.479 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; breg_ula:bregula|breg:breg|breg~229  ; clk_mem      ; clk         ; 1.000        ; -0.064     ; 18.451     ;
; -17.479 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; breg_ula:bregula|breg:breg|breg~229  ; clk_mem      ; clk         ; 1.000        ; -0.064     ; 18.451     ;
; -17.473 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~677  ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.460     ;
; -17.473 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~933  ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.460     ;
; -17.473 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~677  ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.460     ;
; -17.473 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~677  ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.460     ;
; -17.473 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~677  ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.460     ;
; -17.473 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; breg_ula:bregula|breg:breg|breg~677  ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.460     ;
; -17.473 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; breg_ula:bregula|breg:breg|breg~677  ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.460     ;
; -17.473 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; breg_ula:bregula|breg:breg|breg~677  ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.460     ;
; -17.473 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; breg_ula:bregula|breg:breg|breg~677  ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.460     ;
; -17.473 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~933  ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.460     ;
; -17.473 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~933  ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.460     ;
; -17.473 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~933  ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.460     ;
; -17.473 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; breg_ula:bregula|breg:breg|breg~933  ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.460     ;
; -17.473 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; breg_ula:bregula|breg:breg|breg~933  ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.460     ;
; -17.473 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; breg_ula:bregula|breg:breg|breg~933  ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.460     ;
; -17.473 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; breg_ula:bregula|breg:breg|breg~933  ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.460     ;
; -17.471 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[5]               ; clk_mem      ; clk         ; 1.000        ; -0.038     ; 18.469     ;
; -17.471 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[5]               ; clk_mem      ; clk         ; 1.000        ; -0.038     ; 18.469     ;
; -17.471 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[5]               ; clk_mem      ; clk         ; 1.000        ; -0.038     ; 18.469     ;
; -17.471 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[5]               ; clk_mem      ; clk         ; 1.000        ; -0.038     ; 18.469     ;
; -17.471 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; pc:PC_P|address_out[5]               ; clk_mem      ; clk         ; 1.000        ; -0.038     ; 18.469     ;
; -17.471 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; pc:PC_P|address_out[5]               ; clk_mem      ; clk         ; 1.000        ; -0.038     ; 18.469     ;
; -17.471 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; pc:PC_P|address_out[5]               ; clk_mem      ; clk         ; 1.000        ; -0.038     ; 18.469     ;
; -17.471 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; pc:PC_P|address_out[5]               ; clk_mem      ; clk         ; 1.000        ; -0.038     ; 18.469     ;
; -17.463 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[6]               ; clk_mem      ; clk         ; 1.000        ; -0.038     ; 18.461     ;
; -17.463 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[7]               ; clk_mem      ; clk         ; 1.000        ; -0.038     ; 18.461     ;
; -17.463 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[6]               ; clk_mem      ; clk         ; 1.000        ; -0.038     ; 18.461     ;
; -17.463 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[6]               ; clk_mem      ; clk         ; 1.000        ; -0.038     ; 18.461     ;
; -17.463 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[6]               ; clk_mem      ; clk         ; 1.000        ; -0.038     ; 18.461     ;
; -17.463 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; pc:PC_P|address_out[6]               ; clk_mem      ; clk         ; 1.000        ; -0.038     ; 18.461     ;
; -17.463 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; pc:PC_P|address_out[6]               ; clk_mem      ; clk         ; 1.000        ; -0.038     ; 18.461     ;
; -17.463 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; pc:PC_P|address_out[6]               ; clk_mem      ; clk         ; 1.000        ; -0.038     ; 18.461     ;
; -17.463 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; pc:PC_P|address_out[6]               ; clk_mem      ; clk         ; 1.000        ; -0.038     ; 18.461     ;
; -17.463 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[7]               ; clk_mem      ; clk         ; 1.000        ; -0.038     ; 18.461     ;
; -17.463 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[7]               ; clk_mem      ; clk         ; 1.000        ; -0.038     ; 18.461     ;
; -17.463 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[7]               ; clk_mem      ; clk         ; 1.000        ; -0.038     ; 18.461     ;
; -17.463 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; pc:PC_P|address_out[7]               ; clk_mem      ; clk         ; 1.000        ; -0.038     ; 18.461     ;
; -17.463 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; pc:PC_P|address_out[7]               ; clk_mem      ; clk         ; 1.000        ; -0.038     ; 18.461     ;
; -17.463 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; pc:PC_P|address_out[7]               ; clk_mem      ; clk         ; 1.000        ; -0.038     ; 18.461     ;
; -17.463 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; pc:PC_P|address_out[7]               ; clk_mem      ; clk         ; 1.000        ; -0.038     ; 18.461     ;
; -17.450 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~291  ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 18.442     ;
; -17.450 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~291  ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 18.442     ;
; -17.450 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~291  ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 18.442     ;
; -17.450 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~291  ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 18.442     ;
; -17.450 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; breg_ula:bregula|breg:breg|breg~291  ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 18.442     ;
; -17.450 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; breg_ula:bregula|breg:breg|breg~291  ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 18.442     ;
; -17.450 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; breg_ula:bregula|breg:breg|breg~291  ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 18.442     ;
; -17.450 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; breg_ula:bregula|breg:breg|breg~291  ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 18.442     ;
; -17.445 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~899  ; clk_mem      ; clk         ; 1.000        ; -0.048     ; 18.433     ;
; -17.445 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~899  ; clk_mem      ; clk         ; 1.000        ; -0.048     ; 18.433     ;
; -17.445 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~899  ; clk_mem      ; clk         ; 1.000        ; -0.048     ; 18.433     ;
; -17.445 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~899  ; clk_mem      ; clk         ; 1.000        ; -0.048     ; 18.433     ;
; -17.445 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; breg_ula:bregula|breg:breg|breg~899  ; clk_mem      ; clk         ; 1.000        ; -0.048     ; 18.433     ;
; -17.445 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; breg_ula:bregula|breg:breg|breg~899  ; clk_mem      ; clk         ; 1.000        ; -0.048     ; 18.433     ;
; -17.445 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; breg_ula:bregula|breg:breg|breg~899  ; clk_mem      ; clk         ; 1.000        ; -0.048     ; 18.433     ;
; -17.445 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; breg_ula:bregula|breg:breg|breg~899  ; clk_mem      ; clk         ; 1.000        ; -0.048     ; 18.433     ;
; -17.443 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~771  ; clk_mem      ; clk         ; 1.000        ; -0.048     ; 18.431     ;
; -17.443 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~771  ; clk_mem      ; clk         ; 1.000        ; -0.048     ; 18.431     ;
; -17.443 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~771  ; clk_mem      ; clk         ; 1.000        ; -0.048     ; 18.431     ;
; -17.443 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~771  ; clk_mem      ; clk         ; 1.000        ; -0.048     ; 18.431     ;
; -17.443 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; breg_ula:bregula|breg:breg|breg~771  ; clk_mem      ; clk         ; 1.000        ; -0.048     ; 18.431     ;
; -17.443 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; breg_ula:bregula|breg:breg|breg~771  ; clk_mem      ; clk         ; 1.000        ; -0.048     ; 18.431     ;
; -17.443 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; breg_ula:bregula|breg:breg|breg~771  ; clk_mem      ; clk         ; 1.000        ; -0.048     ; 18.431     ;
; -17.443 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; breg_ula:bregula|breg:breg|breg~771  ; clk_mem      ; clk         ; 1.000        ; -0.048     ; 18.431     ;
; -17.438 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~1061 ; clk_mem      ; clk         ; 1.000        ; -0.052     ; 18.422     ;
; -17.438 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~1061 ; clk_mem      ; clk         ; 1.000        ; -0.052     ; 18.422     ;
; -17.438 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~1061 ; clk_mem      ; clk         ; 1.000        ; -0.052     ; 18.422     ;
; -17.438 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~1061 ; clk_mem      ; clk         ; 1.000        ; -0.052     ; 18.422     ;
+---------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_mem'                                                                                                                                                                                                                                                                                           ;
+---------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                            ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -14.389 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.368     ;
; -14.389 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.368     ;
; -14.389 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.368     ;
; -14.389 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.368     ;
; -14.389 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.368     ;
; -14.389 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.368     ;
; -14.389 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.368     ;
; -14.389 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.368     ;
; -14.112 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 15.089     ;
; -14.112 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 15.089     ;
; -14.112 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 15.089     ;
; -14.112 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 15.089     ;
; -14.112 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 15.089     ;
; -14.112 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 15.089     ;
; -14.112 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 15.089     ;
; -14.112 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 15.089     ;
; -13.879 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.856     ;
; -13.879 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.856     ;
; -13.879 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.856     ;
; -13.879 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.856     ;
; -13.879 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.856     ;
; -13.879 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.856     ;
; -13.879 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.856     ;
; -13.879 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.856     ;
; -13.778 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 14.757     ;
; -13.778 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 14.757     ;
; -13.778 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 14.757     ;
; -13.778 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 14.757     ;
; -13.778 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 14.757     ;
; -13.778 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 14.757     ;
; -13.778 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 14.757     ;
; -13.778 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 14.757     ;
; -13.747 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.724     ;
; -13.747 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.724     ;
; -13.747 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.724     ;
; -13.747 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.724     ;
; -13.747 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.724     ;
; -13.747 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.724     ;
; -13.747 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.724     ;
; -13.747 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.724     ;
; -13.720 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.697     ;
; -13.720 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.697     ;
; -13.720 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.697     ;
; -13.720 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.697     ;
; -13.720 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.697     ;
; -13.720 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.697     ;
; -13.720 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.697     ;
; -13.720 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.697     ;
; -13.712 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.689     ;
; -13.712 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.689     ;
; -13.712 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.689     ;
; -13.712 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.689     ;
; -13.712 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.689     ;
; -13.712 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.689     ;
; -13.712 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.689     ;
; -13.712 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.689     ;
; -13.654 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.631     ;
; -13.654 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.631     ;
; -13.654 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.631     ;
; -13.654 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.631     ;
; -13.654 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.631     ;
; -13.654 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.631     ;
; -13.654 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.631     ;
; -13.654 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.631     ;
; -13.653 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 14.632     ;
; -13.653 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 14.632     ;
; -13.653 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 14.632     ;
; -13.653 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 14.632     ;
; -13.653 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 14.632     ;
; -13.653 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 14.632     ;
; -13.653 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 14.632     ;
; -13.653 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 14.632     ;
; -13.631 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 14.610     ;
; -13.631 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 14.610     ;
; -13.631 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 14.610     ;
; -13.631 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 14.610     ;
; -13.631 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 14.610     ;
; -13.631 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 14.610     ;
; -13.631 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 14.610     ;
; -13.631 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 14.610     ;
; -13.624 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.601     ;
; -13.624 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.601     ;
; -13.624 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.601     ;
; -13.624 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.601     ;
; -13.624 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.601     ;
; -13.624 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.601     ;
; -13.624 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.601     ;
; -13.624 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.601     ;
; -13.549 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 14.528     ;
; -13.549 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 14.528     ;
; -13.549 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 14.528     ;
; -13.549 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 14.528     ;
; -13.549 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 14.528     ;
; -13.549 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 14.528     ;
; -13.549 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 14.528     ;
; -13.549 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 14.528     ;
; -13.500 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg4  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.477     ;
; -13.500 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg4  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.477     ;
; -13.500 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg4  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.477     ;
; -13.500 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg4  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 14.477     ;
+---------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                            ; Launch Clock                                                                                                         ; Latch Clock                                                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.101 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.880      ; 5.496      ;
; -3.101 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.880      ; 5.496      ;
; -3.101 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.880      ; 5.496      ;
; -3.101 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.880      ; 5.496      ;
; -3.101 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.880      ; 5.496      ;
; -3.101 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.880      ; 5.496      ;
; -3.101 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.880      ; 5.496      ;
; -2.555 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.926      ; 5.496      ;
; -2.555 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.926      ; 5.496      ;
; -2.555 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.926      ; 5.496      ;
; -2.555 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.926      ; 5.496      ;
; -2.555 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.926      ; 5.496      ;
; -2.555 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.926      ; 5.496      ;
; -2.555 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.926      ; 5.496      ;
; 0.311  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.083      ; 5.496      ;
; 0.357  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.129      ; 5.496      ;
; 0.811  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.083      ; 5.496      ;
; 0.857  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.129      ; 5.496      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                            ; Launch Clock                                                                                                         ; Latch Clock                                                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.854 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.216      ; 4.571      ;
; -2.735 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.097      ; 4.571      ;
; -2.354 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.216      ; 4.571      ;
; -2.235 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.097      ; 4.571      ;
; 0.677  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.894      ; 4.571      ;
; 0.677  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.894      ; 4.571      ;
; 0.677  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.894      ; 4.571      ;
; 0.677  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.894      ; 4.571      ;
; 0.677  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.894      ; 4.571      ;
; 0.677  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.894      ; 4.571      ;
; 0.677  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.894      ; 4.571      ;
; 1.058  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.013      ; 4.571      ;
; 1.058  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.013      ; 4.571      ;
; 1.058  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.013      ; 4.571      ;
; 1.058  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.013      ; 4.571      ;
; 1.058  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.013      ; 4.571      ;
; 1.058  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.013      ; 4.571      ;
; 1.058  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.013      ; 4.571      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_mem'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                                               ; Launch Clock                                                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.002 ; pc:PC_P|address_out[7]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.304      ; 1.540      ;
; 1.008 ; pc:PC_P|address_out[3]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.305      ; 1.547      ;
; 1.017 ; pc:PC_P|address_out[2]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.305      ; 1.556      ;
; 1.034 ; pc:PC_P|address_out[6]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.304      ; 1.572      ;
; 1.040 ; pc:PC_P|address_out[4]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.304      ; 1.578      ;
; 1.265 ; pc:PC_P|address_out[5]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.304      ; 1.803      ;
; 1.273 ; pc:PC_P|address_out[8]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.306      ; 1.813      ;
; 1.282 ; pc:PC_P|address_out[2]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.049      ; 1.565      ;
; 1.283 ; pc:PC_P|address_out[7]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.048      ; 1.565      ;
; 1.294 ; pc:PC_P|address_out[6]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.048      ; 1.576      ;
; 1.295 ; pc:PC_P|address_out[3]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.049      ; 1.578      ;
; 1.309 ; pc:PC_P|address_out[4]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.048      ; 1.591      ;
; 1.314 ; pc:PC_P|address_out[9]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.306      ; 1.854      ;
; 1.530 ; pc:PC_P|address_out[8]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.050      ; 1.814      ;
; 1.534 ; pc:PC_P|address_out[5]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.048      ; 1.816      ;
; 1.581 ; pc:PC_P|address_out[9]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.050      ; 1.865      ;
; 1.800 ; pc:PC_P|address_out[8]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.040      ; 2.074      ;
; 1.955 ; pc:PC_P|address_out[2]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.039      ; 2.228      ;
; 1.962 ; pc:PC_P|address_out[6]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.038      ; 2.234      ;
; 1.963 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_we_reg              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 2.951      ; 5.357      ;
; 1.977 ; pc:PC_P|address_out[4]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.038      ; 2.249      ;
; 1.980 ; pc:PC_P|address_out[3]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.039      ; 2.253      ;
; 1.987 ; pc:PC_P|address_out[5]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.038      ; 2.259      ;
; 1.990 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_we_reg               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 2.949      ; 5.382      ;
; 1.993 ; pc:PC_P|address_out[7]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.038      ; 2.265      ;
; 2.020 ; pc:PC_P|address_out[9]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.040      ; 2.294      ;
; 2.463 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_we_reg              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; -0.500       ; 2.951      ; 5.357      ;
; 2.490 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_we_reg               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; -0.500       ; 2.949      ; 5.382      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg0         ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_memory_reg0          ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg1         ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a1~porta_memory_reg0          ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg2         ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a2~porta_memory_reg0          ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg3         ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a3~porta_memory_reg0          ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg4         ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a4~porta_memory_reg0          ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg5         ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a5~porta_memory_reg0          ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg6         ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a6~porta_memory_reg0          ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg7         ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a7~porta_memory_reg0          ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8         ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a8~porta_memory_reg0          ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg9         ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a9~porta_memory_reg0          ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg10        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a10~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg11        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a11~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg12        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a12~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg13        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a13~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg14        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a14~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg15        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a15~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg16        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a16~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg17        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a17~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg0        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg1        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a19~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg2        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a20~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg3        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a21~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg4        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a22~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg5        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a23~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg6        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a24~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg7        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a25~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg8        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a26~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg9        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a27~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg10       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a28~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg11       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a29~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg12       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a30~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg13       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a31~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.801 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1        ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 2.951      ; 6.195      ;
; 2.827 ; breg_ula:bregula|breg:breg|breg~734                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg6         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.064      ; 3.125      ;
; 2.992 ; breg_ula:bregula|breg:breg|breg~455                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg1          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.056      ; 3.282      ;
; 3.054 ; breg_ula:bregula|breg:breg|breg~490                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg4          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.050      ; 3.338      ;
; 3.114 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 2.949      ; 6.506      ;
; 3.115 ; breg_ula:bregula|breg:breg|breg~732                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg4         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.055      ; 3.404      ;
; 3.266 ; breg_ula:bregula|breg:breg|breg~1003                                                                                 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg5          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.056      ; 3.556      ;
; 3.301 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1        ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; -0.500       ; 2.951      ; 6.195      ;
; 3.385 ; breg_ula:bregula|breg:breg|breg~423                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg1          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.056      ; 3.675      ;
; 3.435 ; breg_ula:bregula|breg:breg|breg~1012                                                                                 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg14         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.076      ; 3.745      ;
; 3.442 ; breg_ula:bregula|breg:breg|breg~716                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg6          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.053      ; 3.729      ;
; 3.442 ; breg_ula:bregula|breg:breg|breg~291                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg11        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.057      ; 3.733      ;
; 3.465 ; breg_ula:bregula|breg:breg|breg~514                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg10        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.047      ; 3.746      ;
; 3.473 ; breg_ula:bregula|breg:breg|breg~865                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg9         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.057      ; 3.764      ;
; 3.581 ; breg_ula:bregula|breg:breg|breg~541                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg5         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.082      ; 3.897      ;
; 3.597 ; breg_ula:bregula|breg:breg|breg~948                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg14         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.043      ; 3.874      ;
; 3.610 ; breg_ula:bregula|breg:breg|breg~718                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.046      ; 3.890      ;
; 3.614 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; -0.500       ; 2.949      ; 6.506      ;
; 3.618 ; breg_ula:bregula|breg:breg|breg~859                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg3         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.060      ; 3.912      ;
; 3.662 ; breg_ula:bregula|breg:breg|breg~483                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg11        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.086      ; 3.982      ;
; 3.662 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0        ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 2.951      ; 7.056      ;
; 3.702 ; breg_ula:bregula|breg:breg|breg~1033                                                                                 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg3          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.077      ; 4.013      ;
; 3.712 ; breg_ula:bregula|breg:breg|breg~934                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg0          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.055      ; 4.001      ;
; 3.728 ; breg_ula:bregula|breg:breg|breg~988                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg4         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.056      ; 4.018      ;
; 3.733 ; breg_ula:bregula|breg:breg|breg~940                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg6          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.048      ; 4.015      ;
; 3.749 ; breg_ula:bregula|breg:breg|breg~1002                                                                                 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg4          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.076      ; 4.059      ;
; 3.771 ; breg_ula:bregula|breg:breg|breg~387                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg11        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.080      ; 4.085      ;
; 3.785 ; breg_ula:bregula|breg:breg|breg~946                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg12         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.048      ; 4.067      ;
; 3.799 ; breg_ula:bregula|breg:breg|breg~867                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg11        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.052      ; 4.085      ;
; 3.805 ; breg_ula:bregula|breg:breg|breg~703                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg7         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.046      ; 4.085      ;
; 3.815 ; breg_ula:bregula|breg:breg|breg~330                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg4          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.074      ; 4.123      ;
; 3.829 ; breg_ula:bregula|breg:breg|breg~522                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg4          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.076      ; 4.139      ;
; 3.829 ; breg_ula:bregula|breg:breg|breg~756                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg14         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.076      ; 4.139      ;
; 3.836 ; breg_ula:bregula|breg:breg|breg~395                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg5          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.085      ; 4.155      ;
; 3.844 ; breg_ula:bregula|breg:breg|breg~606                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg6         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.064      ; 4.142      ;
; 3.849 ; breg_ula:bregula|breg:breg|breg~806                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg0          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.057      ; 4.140      ;
; 3.875 ; breg_ula:bregula|breg:breg|breg~843                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg5          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.048      ; 4.157      ;
; 3.875 ; breg_ula:bregula|breg:breg|breg~457                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg3          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.078      ; 4.187      ;
; 3.880 ; breg_ula:bregula|breg:breg|breg~502                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg16         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.077      ; 4.191      ;
; 3.888 ; breg_ula:bregula|breg:breg|breg~381                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg5         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.080      ; 4.202      ;
+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                              ; Launch Clock                                                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.956 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[6]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.899      ; 5.330      ;
; 1.966 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[2]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.898      ; 5.339      ;
; 1.982 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[7]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.899      ; 5.356      ;
; 2.111 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~988  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.894      ; 5.480      ;
; 2.196 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[4]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.899      ; 5.570      ;
; 2.247 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[5]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.899      ; 5.621      ;
; 2.312 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[8]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.897      ; 5.684      ;
; 2.312 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[9]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.897      ; 5.684      ;
; 2.340 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~250  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.895      ; 5.710      ;
; 2.340 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~1018 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.895      ; 5.710      ;
; 2.350 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~710  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.898      ; 5.723      ;
; 2.410 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[3]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.898      ; 5.783      ;
; 2.456 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[6]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.899      ; 5.330      ;
; 2.466 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[2]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.898      ; 5.339      ;
; 2.482 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[7]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.899      ; 5.356      ;
; 2.490 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~120  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.893      ; 5.858      ;
; 2.515 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~828  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.894      ; 5.884      ;
; 2.578 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~938  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.900      ; 5.953      ;
; 2.580 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~379  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.898      ; 5.953      ;
; 2.611 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~988  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.894      ; 5.480      ;
; 2.641 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~866  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.899      ; 6.015      ;
; 2.696 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[4]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.899      ; 5.570      ;
; 2.747 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[5]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.899      ; 5.621      ;
; 2.796 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~519  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.892      ; 6.163      ;
; 2.812 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[8]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.897      ; 5.684      ;
; 2.812 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[9]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.897      ; 5.684      ;
; 2.814 ; pc:PC_P|address_out[9]                                                                                               ; pc:PC_P|address_out[9]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 3.080      ;
; 2.840 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~250  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.895      ; 5.710      ;
; 2.840 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~1018 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.895      ; 5.710      ;
; 2.850 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~710  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.898      ; 5.723      ;
; 2.910 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[3]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.898      ; 5.783      ;
; 2.990 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~120  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.893      ; 5.858      ;
; 3.015 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~828  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.894      ; 5.884      ;
; 3.034 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~953  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.905      ; 6.414      ;
; 3.065 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~603  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.886      ; 6.426      ;
; 3.078 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~938  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.900      ; 5.953      ;
; 3.080 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~379  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.898      ; 5.953      ;
; 3.088 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~955  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.889      ; 6.452      ;
; 3.088 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~699  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.889      ; 6.452      ;
; 3.134 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~989  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.904      ; 6.513      ;
; 3.134 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~861  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.904      ; 6.513      ;
; 3.141 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~866  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.899      ; 6.015      ;
; 3.149 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~108  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.891      ; 6.515      ;
; 3.160 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~733  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.904      ; 6.539      ;
; 3.161 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~136  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.874      ; 6.510      ;
; 3.167 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~548  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.897      ; 6.539      ;
; 3.195 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~411  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.899      ; 6.569      ;
; 3.215 ; pc:PC_P|address_out[8]                                                                                               ; pc:PC_P|address_out[8]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 3.481      ;
; 3.238 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~1035 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.900      ; 6.613      ;
; 3.240 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~843  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.900      ; 6.615      ;
; 3.243 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~315  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.904      ; 6.622      ;
; 3.246 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~59   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.904      ; 6.625      ;
; 3.267 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~987  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.890      ; 6.632      ;
; 3.277 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~918  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.894      ; 6.646      ;
; 3.279 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~662  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.894      ; 6.648      ;
; 3.296 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~519  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.892      ; 6.163      ;
; 3.315 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~986  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.890      ; 6.680      ;
; 3.326 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~1009 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.898      ; 6.699      ;
; 3.326 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~401  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.898      ; 6.699      ;
; 3.333 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~1054 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.893      ; 6.701      ;
; 3.333 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~444  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.885      ; 6.693      ;
; 3.334 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~702  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.893      ; 6.702      ;
; 3.371 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~224  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.896      ; 6.742      ;
; 3.372 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~704  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.896      ; 6.743      ;
; 3.381 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~860  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.895      ; 6.751      ;
; 3.383 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~604  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.890      ; 6.748      ;
; 3.386 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~101  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.899      ; 6.760      ;
; 3.444 ; pc:PC_P|address_out[8]                                                                                               ; pc:PC_P|address_out[9]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 3.710      ;
; 3.448 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~142  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.872      ; 6.795      ;
; 3.449 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~750  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.872      ; 6.796      ;
; 3.476 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~952  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.905      ; 6.856      ;
; 3.477 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~696  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.905      ; 6.857      ;
; 3.481 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~731  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.905      ; 6.861      ;
; 3.482 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~571  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.905      ; 6.862      ;
; 3.504 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~827  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.890      ; 6.869      ;
; 3.504 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~859  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.890      ; 6.869      ;
; 3.508 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~509  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.905      ; 6.888      ;
; 3.510 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~554  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.891      ; 6.876      ;
; 3.511 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~714  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.891      ; 6.877      ;
; 3.514 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~545  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.897      ; 6.886      ;
; 3.514 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~993  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.897      ; 6.886      ;
; 3.530 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~543  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.868      ; 6.873      ;
; 3.534 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~953  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.905      ; 6.414      ;
; 3.547 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~56   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.899      ; 6.921      ;
; 3.549 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~376  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.899      ; 6.923      ;
; 3.565 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~603  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.886      ; 6.426      ;
; 3.588 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~378  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.878      ; 6.941      ;
; 3.588 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~955  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.889      ; 6.452      ;
; 3.588 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~699  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.889      ; 6.452      ;
; 3.591 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~506  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.897      ; 6.963      ;
; 3.592 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~956  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.897      ; 6.964      ;
; 3.599 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~922  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.890      ; 6.964      ;
; 3.615 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~581  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.905      ; 6.995      ;
; 3.617 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~741  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.905      ; 6.997      ;
; 3.622 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~600  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.899      ; 6.996      ;
; 3.625 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~856  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.899      ; 6.999      ;
; 3.628 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~346  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.882      ; 6.985      ;
; 3.634 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~989  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.904      ; 6.513      ;
; 3.634 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~861  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.904      ; 6.513      ;
; 3.640 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~1003 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.892      ; 7.007      ;
+-------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_mem'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg13 ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~100  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~100  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1000 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1000 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1001 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1001 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1002 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1002 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1003 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1003 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1004 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1004 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1005 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1005 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1006 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1006 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1007 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1007 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1008 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1008 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1009 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1009 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~101  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~101  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1010 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1010 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1011 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1011 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1012 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1012 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1013 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1013 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1014 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1014 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1015 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1015 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1016 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1016 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1017 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1017 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1018 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1018 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1019 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1019 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~102  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~102  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1020 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1020 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1021 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1021 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1022 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1022 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1023 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1023 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1024 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1024 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1025 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1025 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1026 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1026 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1027 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1027 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1028 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1028 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1029 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1029 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~103  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~103  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1030 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1030 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1031 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1031 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1032 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1032 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1033 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1033 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1034 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1034 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1035 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1035 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1036 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1036 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1037 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1037 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1038 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1038 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1039 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1039 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~104  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~104  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1040 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1040 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1041 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1041 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1042 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1042 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1043 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1043 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1044 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'                                                                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+------------------------------------+
; -0.633 ; -0.633       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; breg_ula:bregula|c_ula:c_ula|c4[2] ;
; -0.633 ; -0.633       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; breg_ula:bregula|c_ula:c_ula|c4[2] ;
; -0.633 ; -0.633       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|combout       ;
; -0.633 ; -0.633       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|combout       ;
; -0.633 ; -0.633       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[2]|datac          ;
; -0.633 ; -0.633       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[2]|datac          ;
; -0.547 ; -0.547       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datad         ;
; -0.547 ; -0.547       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datad         ;
; -0.547 ; -0.547       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~3|combout      ;
; -0.547 ; -0.547       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~3|combout      ;
; -0.468 ; -0.468       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; breg_ula:bregula|c_ula:c_ula|c4[2] ;
; -0.468 ; -0.468       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; breg_ula:bregula|c_ula:c_ula|c4[2] ;
; -0.468 ; -0.468       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|combout       ;
; -0.468 ; -0.468       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|combout       ;
; -0.468 ; -0.468       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|datad         ;
; -0.468 ; -0.468       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|datad         ;
; -0.468 ; -0.468       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[2]|datac          ;
; -0.468 ; -0.468       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[2]|datac          ;
; -0.468 ; -0.468       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|combout      ;
; -0.468 ; -0.468       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|combout      ;
; -0.308 ; -0.308       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~0|combout      ;
; -0.308 ; -0.308       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~0|combout      ;
; -0.308 ; -0.308       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|datac        ;
; -0.308 ; -0.308       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|datac        ;
; -0.184 ; -0.184       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~0|combout      ;
; -0.184 ; -0.184       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~0|combout      ;
; -0.184 ; -0.184       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~3|datac        ;
; -0.184 ; -0.184       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~3|datac        ;
; -0.116 ; -0.116       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~1|combout     ;
; -0.116 ; -0.116       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~1|combout     ;
; -0.116 ; -0.116       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~0|datab        ;
; -0.116 ; -0.116       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~0|datab        ;
; -0.017 ; -0.017       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal5~0|combout     ;
; -0.017 ; -0.017       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal5~0|combout     ;
; -0.017 ; -0.017       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|dataa        ;
; -0.017 ; -0.017       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|dataa        ;
; 0.030  ; 0.030        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal3~0|combout     ;
; 0.030  ; 0.030        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal3~0|combout     ;
; 0.030  ; 0.030        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~3|datad        ;
; 0.030  ; 0.030        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~3|datad        ;
; 0.038  ; 0.038        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal6~0|combout     ;
; 0.038  ; 0.038        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal6~0|combout     ;
; 0.038  ; 0.038        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~0|dataa        ;
; 0.038  ; 0.038        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~0|dataa        ;
; 0.079  ; 0.079        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~1|combout     ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~1|combout     ;
; 0.079  ; 0.079        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~0|datad        ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~0|datad        ;
; 0.133  ; 0.133        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~0|combout     ;
; 0.133  ; 0.133        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~0|combout     ;
; 0.133  ; 0.133        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~1|datac       ;
; 0.133  ; 0.133        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~1|datac       ;
; 0.133  ; 0.133        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal5~0|datad       ;
; 0.133  ; 0.133        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal5~0|datad       ;
; 0.133  ; 0.133        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal6~0|datac       ;
; 0.133  ; 0.133        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal6~0|datac       ;
; 0.175  ; 0.175        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal4~0|combout     ;
; 0.175  ; 0.175        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal4~0|combout     ;
; 0.175  ; 0.175        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~3|datab        ;
; 0.175  ; 0.175        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~3|datab        ;
; 0.176  ; 0.176        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal1~0|combout     ;
; 0.176  ; 0.176        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal1~0|combout     ;
; 0.176  ; 0.176        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal1~1|combout     ;
; 0.176  ; 0.176        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal1~1|combout     ;
; 0.176  ; 0.176        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal1~1|datad       ;
; 0.176  ; 0.176        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal1~1|datad       ;
; 0.176  ; 0.176        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal4~0|combout     ;
; 0.176  ; 0.176        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal4~0|combout     ;
; 0.176  ; 0.176        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal4~0|datac       ;
; 0.176  ; 0.176        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal4~0|datac       ;
; 0.176  ; 0.176        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~0|datac        ;
; 0.176  ; 0.176        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~0|datac        ;
; 0.176  ; 0.176        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|datab        ;
; 0.176  ; 0.176        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|datab        ;
; 0.356  ; 0.356        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|combout     ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|combout     ;
; 0.356  ; 0.356        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~1|datad       ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~1|datad       ;
; 0.356  ; 0.356        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal3~0|datad       ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal3~0|datad       ;
; 0.366  ; 0.366        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal1~1|combout     ;
; 0.366  ; 0.366        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal1~1|combout     ;
; 0.366  ; 0.366        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~0|datac        ;
; 0.366  ; 0.366        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~0|datac        ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~0|combout     ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~0|combout     ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~1|combout     ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~1|combout     ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~1|datad       ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~1|datad       ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal3~0|combout     ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal3~0|combout     ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal3~0|datad       ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal3~0|datad       ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~0|datab        ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~0|datab        ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|datad        ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|datad        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|dataa       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|dataa       ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+------------------------------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; display0[*]  ; clk        ; 17.200 ; 17.200 ; Rise       ; clk             ;
;  display0[0] ; clk        ; 17.200 ; 17.200 ; Rise       ; clk             ;
;  display0[1] ; clk        ; 15.702 ; 15.702 ; Rise       ; clk             ;
;  display0[2] ; clk        ; 14.385 ; 14.385 ; Rise       ; clk             ;
;  display0[3] ; clk        ; 15.509 ; 15.509 ; Rise       ; clk             ;
;  display0[4] ; clk        ; 15.509 ; 15.509 ; Rise       ; clk             ;
;  display0[5] ; clk        ; 15.732 ; 15.732 ; Rise       ; clk             ;
;  display0[6] ; clk        ; 15.636 ; 15.636 ; Rise       ; clk             ;
; display1[*]  ; clk        ; 14.905 ; 14.905 ; Rise       ; clk             ;
;  display1[0] ; clk        ; 14.645 ; 14.645 ; Rise       ; clk             ;
;  display1[1] ; clk        ; 14.872 ; 14.872 ; Rise       ; clk             ;
;  display1[2] ; clk        ; 14.610 ; 14.610 ; Rise       ; clk             ;
;  display1[3] ; clk        ; 14.877 ; 14.877 ; Rise       ; clk             ;
;  display1[4] ; clk        ; 14.866 ; 14.866 ; Rise       ; clk             ;
;  display1[5] ; clk        ; 14.890 ; 14.890 ; Rise       ; clk             ;
;  display1[6] ; clk        ; 14.905 ; 14.905 ; Rise       ; clk             ;
; display2[*]  ; clk        ; 15.117 ; 15.117 ; Rise       ; clk             ;
;  display2[0] ; clk        ; 15.096 ; 15.096 ; Rise       ; clk             ;
;  display2[1] ; clk        ; 14.821 ; 14.821 ; Rise       ; clk             ;
;  display2[2] ; clk        ; 14.778 ; 14.778 ; Rise       ; clk             ;
;  display2[3] ; clk        ; 15.117 ; 15.117 ; Rise       ; clk             ;
;  display2[4] ; clk        ; 14.818 ; 14.818 ; Rise       ; clk             ;
;  display2[5] ; clk        ; 14.785 ; 14.785 ; Rise       ; clk             ;
;  display2[6] ; clk        ; 15.005 ; 15.005 ; Rise       ; clk             ;
; display3[*]  ; clk        ; 14.935 ; 14.935 ; Rise       ; clk             ;
;  display3[0] ; clk        ; 14.641 ; 14.641 ; Rise       ; clk             ;
;  display3[1] ; clk        ; 14.879 ; 14.879 ; Rise       ; clk             ;
;  display3[2] ; clk        ; 14.688 ; 14.688 ; Rise       ; clk             ;
;  display3[3] ; clk        ; 14.878 ; 14.878 ; Rise       ; clk             ;
;  display3[4] ; clk        ; 14.921 ; 14.921 ; Rise       ; clk             ;
;  display3[5] ; clk        ; 14.935 ; 14.935 ; Rise       ; clk             ;
;  display3[6] ; clk        ; 14.698 ; 14.698 ; Rise       ; clk             ;
; display4[*]  ; clk        ; 15.724 ; 15.724 ; Rise       ; clk             ;
;  display4[0] ; clk        ; 15.724 ; 15.724 ; Rise       ; clk             ;
;  display4[1] ; clk        ; 15.660 ; 15.660 ; Rise       ; clk             ;
;  display4[2] ; clk        ; 14.614 ; 14.614 ; Rise       ; clk             ;
;  display4[3] ; clk        ; 15.415 ; 15.415 ; Rise       ; clk             ;
;  display4[4] ; clk        ; 15.409 ; 15.409 ; Rise       ; clk             ;
;  display4[5] ; clk        ; 15.666 ; 15.666 ; Rise       ; clk             ;
;  display4[6] ; clk        ; 15.400 ; 15.400 ; Rise       ; clk             ;
; display5[*]  ; clk        ; 16.267 ; 16.267 ; Rise       ; clk             ;
;  display5[0] ; clk        ; 16.267 ; 16.267 ; Rise       ; clk             ;
;  display5[1] ; clk        ; 16.022 ; 16.022 ; Rise       ; clk             ;
;  display5[2] ; clk        ; 16.236 ; 16.236 ; Rise       ; clk             ;
;  display5[3] ; clk        ; 16.256 ; 16.256 ; Rise       ; clk             ;
;  display5[4] ; clk        ; 16.046 ; 16.046 ; Rise       ; clk             ;
;  display5[5] ; clk        ; 16.031 ; 16.031 ; Rise       ; clk             ;
;  display5[6] ; clk        ; 16.012 ; 16.012 ; Rise       ; clk             ;
; display6[*]  ; clk        ; 15.065 ; 15.065 ; Rise       ; clk             ;
;  display6[0] ; clk        ; 15.058 ; 15.058 ; Rise       ; clk             ;
;  display6[1] ; clk        ; 15.062 ; 15.062 ; Rise       ; clk             ;
;  display6[2] ; clk        ; 14.848 ; 14.848 ; Rise       ; clk             ;
;  display6[3] ; clk        ; 15.065 ; 15.065 ; Rise       ; clk             ;
;  display6[4] ; clk        ; 14.845 ; 14.845 ; Rise       ; clk             ;
;  display6[5] ; clk        ; 14.834 ; 14.834 ; Rise       ; clk             ;
;  display6[6] ; clk        ; 14.826 ; 14.826 ; Rise       ; clk             ;
; display7[*]  ; clk        ; 17.276 ; 17.276 ; Rise       ; clk             ;
;  display7[0] ; clk        ; 16.809 ; 16.809 ; Rise       ; clk             ;
;  display7[1] ; clk        ; 17.276 ; 17.276 ; Rise       ; clk             ;
;  display7[2] ; clk        ; 16.680 ; 16.680 ; Rise       ; clk             ;
;  display7[3] ; clk        ; 16.797 ; 16.797 ; Rise       ; clk             ;
;  display7[4] ; clk        ; 16.036 ; 16.036 ; Rise       ; clk             ;
;  display7[5] ; clk        ; 15.977 ; 15.977 ; Rise       ; clk             ;
;  display7[6] ; clk        ; 17.158 ; 17.158 ; Rise       ; clk             ;
; display0[*]  ; clk_mem    ; 20.741 ; 20.741 ; Rise       ; clk_mem         ;
;  display0[0] ; clk_mem    ; 20.741 ; 20.741 ; Rise       ; clk_mem         ;
;  display0[1] ; clk_mem    ; 19.243 ; 19.243 ; Rise       ; clk_mem         ;
;  display0[2] ; clk_mem    ; 17.926 ; 17.926 ; Rise       ; clk_mem         ;
;  display0[3] ; clk_mem    ; 19.050 ; 19.050 ; Rise       ; clk_mem         ;
;  display0[4] ; clk_mem    ; 19.050 ; 19.050 ; Rise       ; clk_mem         ;
;  display0[5] ; clk_mem    ; 19.273 ; 19.273 ; Rise       ; clk_mem         ;
;  display0[6] ; clk_mem    ; 19.177 ; 19.177 ; Rise       ; clk_mem         ;
; display1[*]  ; clk_mem    ; 18.038 ; 18.038 ; Rise       ; clk_mem         ;
;  display1[0] ; clk_mem    ; 17.778 ; 17.778 ; Rise       ; clk_mem         ;
;  display1[1] ; clk_mem    ; 18.006 ; 18.006 ; Rise       ; clk_mem         ;
;  display1[2] ; clk_mem    ; 17.746 ; 17.746 ; Rise       ; clk_mem         ;
;  display1[3] ; clk_mem    ; 18.007 ; 18.007 ; Rise       ; clk_mem         ;
;  display1[4] ; clk_mem    ; 17.995 ; 17.995 ; Rise       ; clk_mem         ;
;  display1[5] ; clk_mem    ; 18.024 ; 18.024 ; Rise       ; clk_mem         ;
;  display1[6] ; clk_mem    ; 18.038 ; 18.038 ; Rise       ; clk_mem         ;
; display2[*]  ; clk_mem    ; 18.303 ; 18.303 ; Rise       ; clk_mem         ;
;  display2[0] ; clk_mem    ; 18.282 ; 18.282 ; Rise       ; clk_mem         ;
;  display2[1] ; clk_mem    ; 18.007 ; 18.007 ; Rise       ; clk_mem         ;
;  display2[2] ; clk_mem    ; 17.964 ; 17.964 ; Rise       ; clk_mem         ;
;  display2[3] ; clk_mem    ; 18.303 ; 18.303 ; Rise       ; clk_mem         ;
;  display2[4] ; clk_mem    ; 18.004 ; 18.004 ; Rise       ; clk_mem         ;
;  display2[5] ; clk_mem    ; 17.971 ; 17.971 ; Rise       ; clk_mem         ;
;  display2[6] ; clk_mem    ; 18.191 ; 18.191 ; Rise       ; clk_mem         ;
; display3[*]  ; clk_mem    ; 18.197 ; 18.197 ; Rise       ; clk_mem         ;
;  display3[0] ; clk_mem    ; 17.904 ; 17.904 ; Rise       ; clk_mem         ;
;  display3[1] ; clk_mem    ; 18.140 ; 18.140 ; Rise       ; clk_mem         ;
;  display3[2] ; clk_mem    ; 17.950 ; 17.950 ; Rise       ; clk_mem         ;
;  display3[3] ; clk_mem    ; 18.139 ; 18.139 ; Rise       ; clk_mem         ;
;  display3[4] ; clk_mem    ; 18.182 ; 18.182 ; Rise       ; clk_mem         ;
;  display3[5] ; clk_mem    ; 18.197 ; 18.197 ; Rise       ; clk_mem         ;
;  display3[6] ; clk_mem    ; 17.960 ; 17.960 ; Rise       ; clk_mem         ;
; display4[*]  ; clk_mem    ; 19.339 ; 19.339 ; Rise       ; clk_mem         ;
;  display4[0] ; clk_mem    ; 19.339 ; 19.339 ; Rise       ; clk_mem         ;
;  display4[1] ; clk_mem    ; 19.277 ; 19.277 ; Rise       ; clk_mem         ;
;  display4[2] ; clk_mem    ; 18.230 ; 18.230 ; Rise       ; clk_mem         ;
;  display4[3] ; clk_mem    ; 19.026 ; 19.026 ; Rise       ; clk_mem         ;
;  display4[4] ; clk_mem    ; 19.019 ; 19.019 ; Rise       ; clk_mem         ;
;  display4[5] ; clk_mem    ; 19.285 ; 19.285 ; Rise       ; clk_mem         ;
;  display4[6] ; clk_mem    ; 19.005 ; 19.005 ; Rise       ; clk_mem         ;
; display5[*]  ; clk_mem    ; 19.348 ; 19.348 ; Rise       ; clk_mem         ;
;  display5[0] ; clk_mem    ; 19.348 ; 19.348 ; Rise       ; clk_mem         ;
;  display5[1] ; clk_mem    ; 19.103 ; 19.103 ; Rise       ; clk_mem         ;
;  display5[2] ; clk_mem    ; 19.317 ; 19.317 ; Rise       ; clk_mem         ;
;  display5[3] ; clk_mem    ; 19.337 ; 19.337 ; Rise       ; clk_mem         ;
;  display5[4] ; clk_mem    ; 19.127 ; 19.127 ; Rise       ; clk_mem         ;
;  display5[5] ; clk_mem    ; 19.112 ; 19.112 ; Rise       ; clk_mem         ;
;  display5[6] ; clk_mem    ; 19.093 ; 19.093 ; Rise       ; clk_mem         ;
; display6[*]  ; clk_mem    ; 18.299 ; 18.299 ; Rise       ; clk_mem         ;
;  display6[0] ; clk_mem    ; 18.282 ; 18.282 ; Rise       ; clk_mem         ;
;  display6[1] ; clk_mem    ; 18.299 ; 18.299 ; Rise       ; clk_mem         ;
;  display6[2] ; clk_mem    ; 18.077 ; 18.077 ; Rise       ; clk_mem         ;
;  display6[3] ; clk_mem    ; 18.295 ; 18.295 ; Rise       ; clk_mem         ;
;  display6[4] ; clk_mem    ; 18.082 ; 18.082 ; Rise       ; clk_mem         ;
;  display6[5] ; clk_mem    ; 18.062 ; 18.062 ; Rise       ; clk_mem         ;
;  display6[6] ; clk_mem    ; 18.057 ; 18.057 ; Rise       ; clk_mem         ;
; display7[*]  ; clk_mem    ; 20.356 ; 20.356 ; Rise       ; clk_mem         ;
;  display7[0] ; clk_mem    ; 19.889 ; 19.889 ; Rise       ; clk_mem         ;
;  display7[1] ; clk_mem    ; 20.356 ; 20.356 ; Rise       ; clk_mem         ;
;  display7[2] ; clk_mem    ; 19.760 ; 19.760 ; Rise       ; clk_mem         ;
;  display7[3] ; clk_mem    ; 19.877 ; 19.877 ; Rise       ; clk_mem         ;
;  display7[4] ; clk_mem    ; 19.116 ; 19.116 ; Rise       ; clk_mem         ;
;  display7[5] ; clk_mem    ; 19.057 ; 19.057 ; Rise       ; clk_mem         ;
;  display7[6] ; clk_mem    ; 20.238 ; 20.238 ; Rise       ; clk_mem         ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; display0[*]  ; clk        ; 9.450  ; 9.450  ; Rise       ; clk             ;
;  display0[0] ; clk        ; 11.404 ; 11.404 ; Rise       ; clk             ;
;  display0[1] ; clk        ; 9.903  ; 9.903  ; Rise       ; clk             ;
;  display0[2] ; clk        ; 9.450  ; 9.450  ; Rise       ; clk             ;
;  display0[3] ; clk        ; 9.715  ; 9.715  ; Rise       ; clk             ;
;  display0[4] ; clk        ; 10.580 ; 10.580 ; Rise       ; clk             ;
;  display0[5] ; clk        ; 9.932  ; 9.932  ; Rise       ; clk             ;
;  display0[6] ; clk        ; 9.834  ; 9.834  ; Rise       ; clk             ;
; display1[*]  ; clk        ; 10.567 ; 10.567 ; Rise       ; clk             ;
;  display1[0] ; clk        ; 10.596 ; 10.596 ; Rise       ; clk             ;
;  display1[1] ; clk        ; 10.828 ; 10.828 ; Rise       ; clk             ;
;  display1[2] ; clk        ; 10.567 ; 10.567 ; Rise       ; clk             ;
;  display1[3] ; clk        ; 10.823 ; 10.823 ; Rise       ; clk             ;
;  display1[4] ; clk        ; 10.810 ; 10.810 ; Rise       ; clk             ;
;  display1[5] ; clk        ; 10.846 ; 10.846 ; Rise       ; clk             ;
;  display1[6] ; clk        ; 10.860 ; 10.860 ; Rise       ; clk             ;
; display2[*]  ; clk        ; 10.661 ; 10.661 ; Rise       ; clk             ;
;  display2[0] ; clk        ; 10.986 ; 10.986 ; Rise       ; clk             ;
;  display2[1] ; clk        ; 10.706 ; 10.706 ; Rise       ; clk             ;
;  display2[2] ; clk        ; 10.661 ; 10.661 ; Rise       ; clk             ;
;  display2[3] ; clk        ; 11.003 ; 11.003 ; Rise       ; clk             ;
;  display2[4] ; clk        ; 10.703 ; 10.703 ; Rise       ; clk             ;
;  display2[5] ; clk        ; 10.679 ; 10.679 ; Rise       ; clk             ;
;  display2[6] ; clk        ; 10.891 ; 10.891 ; Rise       ; clk             ;
; display3[*]  ; clk        ; 10.889 ; 10.889 ; Rise       ; clk             ;
;  display3[0] ; clk        ; 10.889 ; 10.889 ; Rise       ; clk             ;
;  display3[1] ; clk        ; 11.126 ; 11.126 ; Rise       ; clk             ;
;  display3[2] ; clk        ; 10.934 ; 10.934 ; Rise       ; clk             ;
;  display3[3] ; clk        ; 11.119 ; 11.119 ; Rise       ; clk             ;
;  display3[4] ; clk        ; 11.162 ; 11.162 ; Rise       ; clk             ;
;  display3[5] ; clk        ; 11.179 ; 11.179 ; Rise       ; clk             ;
;  display3[6] ; clk        ; 10.940 ; 10.940 ; Rise       ; clk             ;
; display4[*]  ; clk        ; 9.486  ; 9.486  ; Rise       ; clk             ;
;  display4[0] ; clk        ; 10.591 ; 10.591 ; Rise       ; clk             ;
;  display4[1] ; clk        ; 10.524 ; 10.524 ; Rise       ; clk             ;
;  display4[2] ; clk        ; 9.486  ; 9.486  ; Rise       ; clk             ;
;  display4[3] ; clk        ; 10.287 ; 10.287 ; Rise       ; clk             ;
;  display4[4] ; clk        ; 10.281 ; 10.281 ; Rise       ; clk             ;
;  display4[5] ; clk        ; 10.537 ; 10.537 ; Rise       ; clk             ;
;  display4[6] ; clk        ; 10.271 ; 10.271 ; Rise       ; clk             ;
; display5[*]  ; clk        ; 11.196 ; 11.196 ; Rise       ; clk             ;
;  display5[0] ; clk        ; 11.446 ; 11.446 ; Rise       ; clk             ;
;  display5[1] ; clk        ; 11.209 ; 11.209 ; Rise       ; clk             ;
;  display5[2] ; clk        ; 11.410 ; 11.410 ; Rise       ; clk             ;
;  display5[3] ; clk        ; 11.445 ; 11.445 ; Rise       ; clk             ;
;  display5[4] ; clk        ; 11.237 ; 11.237 ; Rise       ; clk             ;
;  display5[5] ; clk        ; 11.216 ; 11.216 ; Rise       ; clk             ;
;  display5[6] ; clk        ; 11.196 ; 11.196 ; Rise       ; clk             ;
; display6[*]  ; clk        ; 10.360 ; 10.360 ; Rise       ; clk             ;
;  display6[0] ; clk        ; 10.585 ; 10.585 ; Rise       ; clk             ;
;  display6[1] ; clk        ; 10.602 ; 10.602 ; Rise       ; clk             ;
;  display6[2] ; clk        ; 10.380 ; 10.380 ; Rise       ; clk             ;
;  display6[3] ; clk        ; 10.598 ; 10.598 ; Rise       ; clk             ;
;  display6[4] ; clk        ; 10.385 ; 10.385 ; Rise       ; clk             ;
;  display6[5] ; clk        ; 10.365 ; 10.365 ; Rise       ; clk             ;
;  display6[6] ; clk        ; 10.360 ; 10.360 ; Rise       ; clk             ;
; display7[*]  ; clk        ; 10.714 ; 10.714 ; Rise       ; clk             ;
;  display7[0] ; clk        ; 10.725 ; 10.725 ; Rise       ; clk             ;
;  display7[1] ; clk        ; 11.192 ; 11.192 ; Rise       ; clk             ;
;  display7[2] ; clk        ; 11.966 ; 11.966 ; Rise       ; clk             ;
;  display7[3] ; clk        ; 10.714 ; 10.714 ; Rise       ; clk             ;
;  display7[4] ; clk        ; 11.328 ; 11.328 ; Rise       ; clk             ;
;  display7[5] ; clk        ; 11.270 ; 11.270 ; Rise       ; clk             ;
;  display7[6] ; clk        ; 11.075 ; 11.075 ; Rise       ; clk             ;
; display0[*]  ; clk_mem    ; 13.724 ; 13.724 ; Rise       ; clk_mem         ;
;  display0[0] ; clk_mem    ; 15.678 ; 15.678 ; Rise       ; clk_mem         ;
;  display0[1] ; clk_mem    ; 14.177 ; 14.177 ; Rise       ; clk_mem         ;
;  display0[2] ; clk_mem    ; 13.724 ; 13.724 ; Rise       ; clk_mem         ;
;  display0[3] ; clk_mem    ; 13.989 ; 13.989 ; Rise       ; clk_mem         ;
;  display0[4] ; clk_mem    ; 14.854 ; 14.854 ; Rise       ; clk_mem         ;
;  display0[5] ; clk_mem    ; 14.206 ; 14.206 ; Rise       ; clk_mem         ;
;  display0[6] ; clk_mem    ; 14.108 ; 14.108 ; Rise       ; clk_mem         ;
; display1[*]  ; clk_mem    ; 14.140 ; 14.140 ; Rise       ; clk_mem         ;
;  display1[0] ; clk_mem    ; 14.169 ; 14.169 ; Rise       ; clk_mem         ;
;  display1[1] ; clk_mem    ; 14.401 ; 14.401 ; Rise       ; clk_mem         ;
;  display1[2] ; clk_mem    ; 14.140 ; 14.140 ; Rise       ; clk_mem         ;
;  display1[3] ; clk_mem    ; 14.396 ; 14.396 ; Rise       ; clk_mem         ;
;  display1[4] ; clk_mem    ; 14.383 ; 14.383 ; Rise       ; clk_mem         ;
;  display1[5] ; clk_mem    ; 14.419 ; 14.419 ; Rise       ; clk_mem         ;
;  display1[6] ; clk_mem    ; 14.433 ; 14.433 ; Rise       ; clk_mem         ;
; display2[*]  ; clk_mem    ; 13.193 ; 13.193 ; Rise       ; clk_mem         ;
;  display2[0] ; clk_mem    ; 13.518 ; 13.518 ; Rise       ; clk_mem         ;
;  display2[1] ; clk_mem    ; 13.238 ; 13.238 ; Rise       ; clk_mem         ;
;  display2[2] ; clk_mem    ; 13.193 ; 13.193 ; Rise       ; clk_mem         ;
;  display2[3] ; clk_mem    ; 13.535 ; 13.535 ; Rise       ; clk_mem         ;
;  display2[4] ; clk_mem    ; 13.235 ; 13.235 ; Rise       ; clk_mem         ;
;  display2[5] ; clk_mem    ; 13.211 ; 13.211 ; Rise       ; clk_mem         ;
;  display2[6] ; clk_mem    ; 13.423 ; 13.423 ; Rise       ; clk_mem         ;
; display3[*]  ; clk_mem    ; 13.711 ; 13.711 ; Rise       ; clk_mem         ;
;  display3[0] ; clk_mem    ; 13.711 ; 13.711 ; Rise       ; clk_mem         ;
;  display3[1] ; clk_mem    ; 13.949 ; 13.949 ; Rise       ; clk_mem         ;
;  display3[2] ; clk_mem    ; 13.758 ; 13.758 ; Rise       ; clk_mem         ;
;  display3[3] ; clk_mem    ; 13.948 ; 13.948 ; Rise       ; clk_mem         ;
;  display3[4] ; clk_mem    ; 13.991 ; 13.991 ; Rise       ; clk_mem         ;
;  display3[5] ; clk_mem    ; 14.005 ; 14.005 ; Rise       ; clk_mem         ;
;  display3[6] ; clk_mem    ; 13.768 ; 13.768 ; Rise       ; clk_mem         ;
; display4[*]  ; clk_mem    ; 12.448 ; 12.448 ; Rise       ; clk_mem         ;
;  display4[0] ; clk_mem    ; 13.553 ; 13.553 ; Rise       ; clk_mem         ;
;  display4[1] ; clk_mem    ; 13.486 ; 13.486 ; Rise       ; clk_mem         ;
;  display4[2] ; clk_mem    ; 12.448 ; 12.448 ; Rise       ; clk_mem         ;
;  display4[3] ; clk_mem    ; 13.249 ; 13.249 ; Rise       ; clk_mem         ;
;  display4[4] ; clk_mem    ; 13.243 ; 13.243 ; Rise       ; clk_mem         ;
;  display4[5] ; clk_mem    ; 13.499 ; 13.499 ; Rise       ; clk_mem         ;
;  display4[6] ; clk_mem    ; 13.233 ; 13.233 ; Rise       ; clk_mem         ;
; display5[*]  ; clk_mem    ; 14.675 ; 14.675 ; Rise       ; clk_mem         ;
;  display5[0] ; clk_mem    ; 14.925 ; 14.925 ; Rise       ; clk_mem         ;
;  display5[1] ; clk_mem    ; 14.688 ; 14.688 ; Rise       ; clk_mem         ;
;  display5[2] ; clk_mem    ; 14.889 ; 14.889 ; Rise       ; clk_mem         ;
;  display5[3] ; clk_mem    ; 14.924 ; 14.924 ; Rise       ; clk_mem         ;
;  display5[4] ; clk_mem    ; 14.716 ; 14.716 ; Rise       ; clk_mem         ;
;  display5[5] ; clk_mem    ; 14.695 ; 14.695 ; Rise       ; clk_mem         ;
;  display5[6] ; clk_mem    ; 14.675 ; 14.675 ; Rise       ; clk_mem         ;
; display6[*]  ; clk_mem    ; 13.635 ; 13.635 ; Rise       ; clk_mem         ;
;  display6[0] ; clk_mem    ; 13.867 ; 13.867 ; Rise       ; clk_mem         ;
;  display6[1] ; clk_mem    ; 13.870 ; 13.870 ; Rise       ; clk_mem         ;
;  display6[2] ; clk_mem    ; 13.656 ; 13.656 ; Rise       ; clk_mem         ;
;  display6[3] ; clk_mem    ; 13.873 ; 13.873 ; Rise       ; clk_mem         ;
;  display6[4] ; clk_mem    ; 13.649 ; 13.649 ; Rise       ; clk_mem         ;
;  display6[5] ; clk_mem    ; 13.643 ; 13.643 ; Rise       ; clk_mem         ;
;  display6[6] ; clk_mem    ; 13.635 ; 13.635 ; Rise       ; clk_mem         ;
; display7[*]  ; clk_mem    ; 14.168 ; 14.168 ; Rise       ; clk_mem         ;
;  display7[0] ; clk_mem    ; 14.179 ; 14.179 ; Rise       ; clk_mem         ;
;  display7[1] ; clk_mem    ; 14.646 ; 14.646 ; Rise       ; clk_mem         ;
;  display7[2] ; clk_mem    ; 15.420 ; 15.420 ; Rise       ; clk_mem         ;
;  display7[3] ; clk_mem    ; 14.168 ; 14.168 ; Rise       ; clk_mem         ;
;  display7[4] ; clk_mem    ; 14.782 ; 14.782 ; Rise       ; clk_mem         ;
;  display7[5] ; clk_mem    ; 14.724 ; 14.724 ; Rise       ; clk_mem         ;
;  display7[6] ; clk_mem    ; 14.529 ; 14.529 ; Rise       ; clk_mem         ;
+--------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                                                  ; -8.014 ; -7525.800     ;
; clk_mem                                                                                                              ; -6.439 ; -288.410      ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -1.366 ; -1.366        ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -1.242 ; -1.242        ;
; clk_mem                                                                                                              ; 0.583  ; 0.000         ;
; clk                                                                                                                  ; 0.947  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk_mem                                                                                                              ; -2.000 ; -397.684      ;
; clk                                                                                                                  ; -1.380 ; -1033.380     ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.051  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.014 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~677  ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.993      ;
; -8.014 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~677  ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.993      ;
; -8.014 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~677  ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.993      ;
; -8.014 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~677  ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.993      ;
; -8.014 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; breg_ula:bregula|breg:breg|breg~677  ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.993      ;
; -8.014 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; breg_ula:bregula|breg:breg|breg~677  ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.993      ;
; -8.014 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; breg_ula:bregula|breg:breg|breg~677  ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.993      ;
; -8.014 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; breg_ula:bregula|breg:breg|breg~677  ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.993      ;
; -8.013 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~933  ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.992      ;
; -8.013 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~933  ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.992      ;
; -8.013 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~933  ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.992      ;
; -8.013 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~933  ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.992      ;
; -8.013 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; breg_ula:bregula|breg:breg|breg~933  ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.992      ;
; -8.013 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; breg_ula:bregula|breg:breg|breg~933  ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.992      ;
; -8.013 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; breg_ula:bregula|breg:breg|breg~933  ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.992      ;
; -8.013 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; breg_ula:bregula|breg:breg|breg~933  ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.992      ;
; -7.991 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~1061 ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 8.969      ;
; -7.991 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~1061 ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 8.969      ;
; -7.991 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~1061 ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 8.969      ;
; -7.991 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~1061 ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 8.969      ;
; -7.991 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; breg_ula:bregula|breg:breg|breg~1061 ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 8.969      ;
; -7.991 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; breg_ula:bregula|breg:breg|breg~1061 ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 8.969      ;
; -7.991 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; breg_ula:bregula|breg:breg|breg~1061 ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 8.969      ;
; -7.991 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; breg_ula:bregula|breg:breg|breg~1061 ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 8.969      ;
; -7.983 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~229  ; clk_mem      ; clk         ; 1.000        ; -0.068     ; 8.947      ;
; -7.983 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~229  ; clk_mem      ; clk         ; 1.000        ; -0.068     ; 8.947      ;
; -7.983 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~229  ; clk_mem      ; clk         ; 1.000        ; -0.068     ; 8.947      ;
; -7.983 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~229  ; clk_mem      ; clk         ; 1.000        ; -0.068     ; 8.947      ;
; -7.983 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; breg_ula:bregula|breg:breg|breg~229  ; clk_mem      ; clk         ; 1.000        ; -0.068     ; 8.947      ;
; -7.983 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; breg_ula:bregula|breg:breg|breg~229  ; clk_mem      ; clk         ; 1.000        ; -0.068     ; 8.947      ;
; -7.983 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; breg_ula:bregula|breg:breg|breg~229  ; clk_mem      ; clk         ; 1.000        ; -0.068     ; 8.947      ;
; -7.983 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; breg_ula:bregula|breg:breg|breg~229  ; clk_mem      ; clk         ; 1.000        ; -0.068     ; 8.947      ;
; -7.982 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~899  ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 8.963      ;
; -7.982 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~899  ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 8.963      ;
; -7.982 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~899  ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 8.963      ;
; -7.982 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~899  ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 8.963      ;
; -7.982 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; breg_ula:bregula|breg:breg|breg~899  ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 8.963      ;
; -7.982 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; breg_ula:bregula|breg:breg|breg~899  ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 8.963      ;
; -7.982 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; breg_ula:bregula|breg:breg|breg~899  ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 8.963      ;
; -7.982 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; breg_ula:bregula|breg:breg|breg~899  ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 8.963      ;
; -7.980 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~291  ; clk_mem      ; clk         ; 1.000        ; -0.045     ; 8.967      ;
; -7.980 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~291  ; clk_mem      ; clk         ; 1.000        ; -0.045     ; 8.967      ;
; -7.980 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~291  ; clk_mem      ; clk         ; 1.000        ; -0.045     ; 8.967      ;
; -7.980 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~291  ; clk_mem      ; clk         ; 1.000        ; -0.045     ; 8.967      ;
; -7.980 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; breg_ula:bregula|breg:breg|breg~291  ; clk_mem      ; clk         ; 1.000        ; -0.045     ; 8.967      ;
; -7.980 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; breg_ula:bregula|breg:breg|breg~291  ; clk_mem      ; clk         ; 1.000        ; -0.045     ; 8.967      ;
; -7.980 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; breg_ula:bregula|breg:breg|breg~291  ; clk_mem      ; clk         ; 1.000        ; -0.045     ; 8.967      ;
; -7.980 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; breg_ula:bregula|breg:breg|breg~291  ; clk_mem      ; clk         ; 1.000        ; -0.045     ; 8.967      ;
; -7.979 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~771  ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 8.960      ;
; -7.979 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~771  ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 8.960      ;
; -7.979 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~771  ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 8.960      ;
; -7.979 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~771  ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 8.960      ;
; -7.979 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; breg_ula:bregula|breg:breg|breg~771  ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 8.960      ;
; -7.979 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; breg_ula:bregula|breg:breg|breg~771  ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 8.960      ;
; -7.979 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; breg_ula:bregula|breg:breg|breg~771  ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 8.960      ;
; -7.979 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; breg_ula:bregula|breg:breg|breg~771  ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 8.960      ;
; -7.970 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~805  ; clk_mem      ; clk         ; 1.000        ; -0.048     ; 8.954      ;
; -7.970 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~675  ; clk_mem      ; clk         ; 1.000        ; -0.050     ; 8.952      ;
; -7.970 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~643  ; clk_mem      ; clk         ; 1.000        ; -0.050     ; 8.952      ;
; -7.970 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~805  ; clk_mem      ; clk         ; 1.000        ; -0.048     ; 8.954      ;
; -7.970 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~805  ; clk_mem      ; clk         ; 1.000        ; -0.048     ; 8.954      ;
; -7.970 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~805  ; clk_mem      ; clk         ; 1.000        ; -0.048     ; 8.954      ;
; -7.970 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; breg_ula:bregula|breg:breg|breg~805  ; clk_mem      ; clk         ; 1.000        ; -0.048     ; 8.954      ;
; -7.970 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; breg_ula:bregula|breg:breg|breg~805  ; clk_mem      ; clk         ; 1.000        ; -0.048     ; 8.954      ;
; -7.970 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; breg_ula:bregula|breg:breg|breg~805  ; clk_mem      ; clk         ; 1.000        ; -0.048     ; 8.954      ;
; -7.970 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; breg_ula:bregula|breg:breg|breg~805  ; clk_mem      ; clk         ; 1.000        ; -0.048     ; 8.954      ;
; -7.970 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~675  ; clk_mem      ; clk         ; 1.000        ; -0.050     ; 8.952      ;
; -7.970 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~675  ; clk_mem      ; clk         ; 1.000        ; -0.050     ; 8.952      ;
; -7.970 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~675  ; clk_mem      ; clk         ; 1.000        ; -0.050     ; 8.952      ;
; -7.970 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; breg_ula:bregula|breg:breg|breg~675  ; clk_mem      ; clk         ; 1.000        ; -0.050     ; 8.952      ;
; -7.970 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; breg_ula:bregula|breg:breg|breg~675  ; clk_mem      ; clk         ; 1.000        ; -0.050     ; 8.952      ;
; -7.970 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; breg_ula:bregula|breg:breg|breg~675  ; clk_mem      ; clk         ; 1.000        ; -0.050     ; 8.952      ;
; -7.970 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; breg_ula:bregula|breg:breg|breg~675  ; clk_mem      ; clk         ; 1.000        ; -0.050     ; 8.952      ;
; -7.970 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~643  ; clk_mem      ; clk         ; 1.000        ; -0.050     ; 8.952      ;
; -7.970 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~643  ; clk_mem      ; clk         ; 1.000        ; -0.050     ; 8.952      ;
; -7.970 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~643  ; clk_mem      ; clk         ; 1.000        ; -0.050     ; 8.952      ;
; -7.970 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; breg_ula:bregula|breg:breg|breg~643  ; clk_mem      ; clk         ; 1.000        ; -0.050     ; 8.952      ;
; -7.970 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; breg_ula:bregula|breg:breg|breg~643  ; clk_mem      ; clk         ; 1.000        ; -0.050     ; 8.952      ;
; -7.970 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; breg_ula:bregula|breg:breg|breg~643  ; clk_mem      ; clk         ; 1.000        ; -0.050     ; 8.952      ;
; -7.970 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; breg_ula:bregula|breg:breg|breg~643  ; clk_mem      ; clk         ; 1.000        ; -0.050     ; 8.952      ;
; -7.954 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[8]               ; clk_mem      ; clk         ; 1.000        ; -0.040     ; 8.946      ;
; -7.954 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[9]               ; clk_mem      ; clk         ; 1.000        ; -0.040     ; 8.946      ;
; -7.954 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[8]               ; clk_mem      ; clk         ; 1.000        ; -0.040     ; 8.946      ;
; -7.954 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[8]               ; clk_mem      ; clk         ; 1.000        ; -0.040     ; 8.946      ;
; -7.954 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[8]               ; clk_mem      ; clk         ; 1.000        ; -0.040     ; 8.946      ;
; -7.954 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; pc:PC_P|address_out[8]               ; clk_mem      ; clk         ; 1.000        ; -0.040     ; 8.946      ;
; -7.954 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; pc:PC_P|address_out[8]               ; clk_mem      ; clk         ; 1.000        ; -0.040     ; 8.946      ;
; -7.954 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; pc:PC_P|address_out[8]               ; clk_mem      ; clk         ; 1.000        ; -0.040     ; 8.946      ;
; -7.954 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; pc:PC_P|address_out[8]               ; clk_mem      ; clk         ; 1.000        ; -0.040     ; 8.946      ;
; -7.954 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[9]               ; clk_mem      ; clk         ; 1.000        ; -0.040     ; 8.946      ;
; -7.954 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[9]               ; clk_mem      ; clk         ; 1.000        ; -0.040     ; 8.946      ;
; -7.954 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[9]               ; clk_mem      ; clk         ; 1.000        ; -0.040     ; 8.946      ;
; -7.954 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; pc:PC_P|address_out[9]               ; clk_mem      ; clk         ; 1.000        ; -0.040     ; 8.946      ;
; -7.954 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; pc:PC_P|address_out[9]               ; clk_mem      ; clk         ; 1.000        ; -0.040     ; 8.946      ;
; -7.954 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; pc:PC_P|address_out[9]               ; clk_mem      ; clk         ; 1.000        ; -0.040     ; 8.946      ;
; -7.954 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; pc:PC_P|address_out[9]               ; clk_mem      ; clk         ; 1.000        ; -0.040     ; 8.946      ;
; -7.941 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~995  ; clk_mem      ; clk         ; 1.000        ; -0.035     ; 8.938      ;
; -7.941 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~995  ; clk_mem      ; clk         ; 1.000        ; -0.035     ; 8.938      ;
; -7.941 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~995  ; clk_mem      ; clk         ; 1.000        ; -0.035     ; 8.938      ;
; -7.941 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~995  ; clk_mem      ; clk         ; 1.000        ; -0.035     ; 8.938      ;
+--------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_mem'                                                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.439 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.452      ;
; -6.439 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.452      ;
; -6.439 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.452      ;
; -6.439 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.452      ;
; -6.439 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.452      ;
; -6.439 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.452      ;
; -6.439 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.452      ;
; -6.439 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.452      ;
; -6.320 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.333      ;
; -6.320 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.333      ;
; -6.320 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.333      ;
; -6.320 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.333      ;
; -6.320 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.333      ;
; -6.320 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.333      ;
; -6.320 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.333      ;
; -6.320 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.333      ;
; -6.249 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.262      ;
; -6.249 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.262      ;
; -6.249 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.262      ;
; -6.249 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.262      ;
; -6.249 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.262      ;
; -6.249 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.262      ;
; -6.249 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.262      ;
; -6.249 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.262      ;
; -6.204 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.217      ;
; -6.204 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.217      ;
; -6.204 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.217      ;
; -6.204 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.217      ;
; -6.204 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.217      ;
; -6.204 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.217      ;
; -6.204 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.217      ;
; -6.204 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.217      ;
; -6.179 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.192      ;
; -6.179 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.192      ;
; -6.179 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.192      ;
; -6.179 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.192      ;
; -6.179 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.192      ;
; -6.179 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.192      ;
; -6.179 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.192      ;
; -6.179 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.192      ;
; -6.161 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.174      ;
; -6.161 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.174      ;
; -6.161 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.174      ;
; -6.161 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.174      ;
; -6.161 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.174      ;
; -6.161 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.174      ;
; -6.161 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.174      ;
; -6.161 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.174      ;
; -6.156 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.169      ;
; -6.156 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.169      ;
; -6.156 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.169      ;
; -6.156 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.169      ;
; -6.156 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.169      ;
; -6.156 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.169      ;
; -6.156 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.169      ;
; -6.156 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.169      ;
; -6.134 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.147      ;
; -6.134 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.147      ;
; -6.134 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.147      ;
; -6.134 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.147      ;
; -6.134 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.147      ;
; -6.134 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.147      ;
; -6.134 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.147      ;
; -6.134 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.147      ;
; -6.095 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.108      ;
; -6.095 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.108      ;
; -6.095 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.108      ;
; -6.095 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.108      ;
; -6.095 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.108      ;
; -6.095 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.108      ;
; -6.095 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.108      ;
; -6.095 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.108      ;
; -6.095 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.108      ;
; -6.095 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.108      ;
; -6.095 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.108      ;
; -6.095 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.108      ;
; -6.095 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.108      ;
; -6.095 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.108      ;
; -6.095 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.108      ;
; -6.095 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.108      ;
; -6.087 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.100      ;
; -6.087 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.100      ;
; -6.087 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.100      ;
; -6.087 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.100      ;
; -6.087 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.100      ;
; -6.087 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.100      ;
; -6.087 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.100      ;
; -6.087 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.100      ;
; -6.077 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg4  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.090      ;
; -6.077 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg4  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.090      ;
; -6.077 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg4  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.090      ;
; -6.077 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg4  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.090      ;
; -6.077 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg4  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.090      ;
; -6.077 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg4  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.090      ;
; -6.077 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg4  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.090      ;
; -6.077 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg4  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.090      ;
; -6.071 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.084      ;
; -6.071 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.084      ;
; -6.071 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.084      ;
; -6.071 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 7.084      ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                            ; Launch Clock                                                                                                         ; Latch Clock                                                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.366 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.576      ; 3.030      ;
; -1.366 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.576      ; 3.030      ;
; -1.366 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.576      ; 3.030      ;
; -1.366 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.576      ; 3.030      ;
; -1.366 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.576      ; 3.030      ;
; -1.366 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.576      ; 3.030      ;
; -1.366 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.576      ; 3.030      ;
; -0.889 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.553      ; 3.030      ;
; -0.889 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.553      ; 3.030      ;
; -0.889 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.553      ; 3.030      ;
; -0.889 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.553      ; 3.030      ;
; -0.889 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.553      ; 3.030      ;
; -0.889 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.553      ; 3.030      ;
; -0.889 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.553      ; 3.030      ;
; 0.467  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.287      ; 3.030      ;
; 0.490  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.310      ; 3.030      ;
; 0.967  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.287      ; 3.030      ;
; 0.990  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.310      ; 3.030      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                            ; Launch Clock                                                                                                         ; Latch Clock                                                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.242 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.759      ; 2.639      ;
; -1.204 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.721      ; 2.639      ;
; -0.742 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.759      ; 2.639      ;
; -0.704 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.721      ; 2.639      ;
; 0.652  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.987      ; 2.639      ;
; 0.652  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.987      ; 2.639      ;
; 0.652  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.987      ; 2.639      ;
; 0.652  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.987      ; 2.639      ;
; 0.652  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.987      ; 2.639      ;
; 0.652  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.987      ; 2.639      ;
; 0.652  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.987      ; 2.639      ;
; 1.114  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.025      ; 2.639      ;
; 1.114  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.025      ; 2.639      ;
; 1.114  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.025      ; 2.639      ;
; 1.114  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.025      ; 2.639      ;
; 1.114  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.025      ; 2.639      ;
; 1.114  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.025      ; 2.639      ;
; 1.114  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.025      ; 2.639      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_mem'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                                               ; Launch Clock                                                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.583 ; pc:PC_P|address_out[2]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.050      ; 0.771      ;
; 0.586 ; pc:PC_P|address_out[7]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.050      ; 0.774      ;
; 0.589 ; pc:PC_P|address_out[6]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.050      ; 0.777      ;
; 0.593 ; pc:PC_P|address_out[3]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.050      ; 0.781      ;
; 0.602 ; pc:PC_P|address_out[4]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.050      ; 0.790      ;
; 0.693 ; pc:PC_P|address_out[7]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; -0.080     ; 0.751      ;
; 0.699 ; pc:PC_P|address_out[3]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; -0.080     ; 0.757      ;
; 0.699 ; pc:PC_P|address_out[8]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.051      ; 0.888      ;
; 0.703 ; pc:PC_P|address_out[5]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.050      ; 0.891      ;
; 0.704 ; pc:PC_P|address_out[2]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; -0.080     ; 0.762      ;
; 0.713 ; pc:PC_P|address_out[6]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; -0.080     ; 0.771      ;
; 0.723 ; pc:PC_P|address_out[4]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; -0.080     ; 0.781      ;
; 0.733 ; pc:PC_P|address_out[9]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.051      ; 0.922      ;
; 0.823 ; pc:PC_P|address_out[5]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; -0.080     ; 0.881      ;
; 0.829 ; pc:PC_P|address_out[8]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; -0.079     ; 0.888      ;
; 0.854 ; pc:PC_P|address_out[8]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.040      ; 1.032      ;
; 0.858 ; pc:PC_P|address_out[9]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; -0.079     ; 0.917      ;
; 0.878 ; pc:PC_P|address_out[2]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.039      ; 1.055      ;
; 0.887 ; pc:PC_P|address_out[6]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.039      ; 1.064      ;
; 0.895 ; pc:PC_P|address_out[4]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.039      ; 1.072      ;
; 0.901 ; pc:PC_P|address_out[5]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.039      ; 1.078      ;
; 0.901 ; pc:PC_P|address_out[3]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.039      ; 1.078      ;
; 0.901 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_we_reg              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 1.867      ; 3.028      ;
; 0.906 ; pc:PC_P|address_out[7]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.039      ; 1.083      ;
; 0.920 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_we_reg               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 1.867      ; 3.047      ;
; 0.955 ; pc:PC_P|address_out[9]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.040      ; 1.133      ;
; 1.231 ; breg_ula:bregula|breg:breg|breg~734                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg6         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.065      ; 1.434      ;
; 1.255 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1        ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 1.867      ; 3.382      ;
; 1.307 ; breg_ula:bregula|breg:breg|breg~490                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg4          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.054      ; 1.499      ;
; 1.326 ; breg_ula:bregula|breg:breg|breg~455                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg1          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.060      ; 1.524      ;
; 1.329 ; breg_ula:bregula|breg:breg|breg~732                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg4         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.058      ; 1.525      ;
; 1.400 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 1.867      ; 3.527      ;
; 1.401 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_we_reg              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; -0.500       ; 1.867      ; 3.028      ;
; 1.410 ; breg_ula:bregula|breg:breg|breg~1003                                                                                 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg5          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.058      ; 1.606      ;
; 1.420 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_we_reg               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; -0.500       ; 1.867      ; 3.047      ;
; 1.475 ; breg_ula:bregula|breg:breg|breg~716                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg6          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.056      ; 1.669      ;
; 1.478 ; breg_ula:bregula|breg:breg|breg~291                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg11        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.058      ; 1.674      ;
; 1.485 ; breg_ula:bregula|breg:breg|breg~865                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg9         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.057      ; 1.680      ;
; 1.488 ; breg_ula:bregula|breg:breg|breg~423                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg1          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.060      ; 1.686      ;
; 1.503 ; breg_ula:bregula|breg:breg|breg~514                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg10        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.049      ; 1.690      ;
; 1.521 ; breg_ula:bregula|breg:breg|breg~1012                                                                                 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg14         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.083      ; 1.742      ;
; 1.550 ; breg_ula:bregula|breg:breg|breg~718                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.051      ; 1.739      ;
; 1.574 ; breg_ula:bregula|breg:breg|breg~541                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg5         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.086      ; 1.798      ;
; 1.574 ; breg_ula:bregula|breg:breg|breg~483                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg11        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.089      ; 1.801      ;
; 1.593 ; breg_ula:bregula|breg:breg|breg~934                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg0          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.059      ; 1.790      ;
; 1.598 ; breg_ula:bregula|breg:breg|breg~859                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg3         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.063      ; 1.799      ;
; 1.610 ; breg_ula:bregula|breg:breg|breg~988                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg4         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.057      ; 1.805      ;
; 1.624 ; breg_ula:bregula|breg:breg|breg~948                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg14         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.048      ; 1.810      ;
; 1.627 ; breg_ula:bregula|breg:breg|breg~703                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg7         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.049      ; 1.814      ;
; 1.627 ; breg_ula:bregula|breg:breg|breg~387                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg11        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.084      ; 1.849      ;
; 1.629 ; breg_ula:bregula|breg:breg|breg~606                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg6         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.064      ; 1.831      ;
; 1.636 ; breg_ula:bregula|breg:breg|breg~1033                                                                                 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg3          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.083      ; 1.857      ;
; 1.640 ; breg_ula:bregula|breg:breg|breg~940                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg6          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.053      ; 1.831      ;
; 1.643 ; breg_ula:bregula|breg:breg|breg~1002                                                                                 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg4          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.083      ; 1.864      ;
; 1.644 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0        ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 1.867      ; 3.771      ;
; 1.647 ; breg_ula:bregula|breg:breg|breg~522                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg4          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.083      ; 1.868      ;
; 1.657 ; breg_ula:bregula|breg:breg|breg~806                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg0          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.060      ; 1.855      ;
; 1.667 ; breg_ula:bregula|breg:breg|breg~867                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg11        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.054      ; 1.859      ;
; 1.682 ; breg_ula:bregula|breg:breg|breg~395                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg5          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.092      ; 1.912      ;
; 1.685 ; breg_ula:bregula|breg:breg|breg~756                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg14         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.083      ; 1.906      ;
; 1.694 ; breg_ula:bregula|breg:breg|breg~843                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg5          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.051      ; 1.883      ;
; 1.698 ; breg_ula:bregula|breg:breg|breg~959                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg7         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.049      ; 1.885      ;
; 1.699 ; breg_ula:bregula|breg:breg|breg~457                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg3          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.084      ; 1.921      ;
; 1.700 ; breg_ula:bregula|breg:breg|breg~946                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg12         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.053      ; 1.891      ;
; 1.704 ; breg_ula:bregula|breg:breg|breg~993                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg9         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.054      ; 1.896      ;
; 1.712 ; breg_ula:bregula|breg:breg|breg~330                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg4          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.082      ; 1.932      ;
; 1.713 ; breg_ula:bregula|breg:breg|breg~234                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg4          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.056      ; 1.907      ;
; 1.722 ; breg_ula:bregula|breg:breg|breg~745                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg3          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.092      ; 1.952      ;
; 1.724 ; breg_ula:bregula|breg:breg|breg~381                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg5         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.084      ; 1.946      ;
; 1.735 ; breg_ula:bregula|breg:breg|breg~502                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg16         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.083      ; 1.956      ;
; 1.738 ; breg_ula:bregula|breg:breg|breg~842                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg4          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.082      ; 1.958      ;
; 1.744 ; breg_ula:bregula|breg:breg|breg~994                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg10        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.054      ; 1.936      ;
; 1.744 ; breg_ula:bregula|breg:breg|breg~966                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg0          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.053      ; 1.935      ;
; 1.747 ; breg_ula:bregula|breg:breg|breg~710                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg0          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.053      ; 1.938      ;
; 1.751 ; breg_ula:bregula|breg:breg|breg~293                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg13        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.054      ; 1.943      ;
; 1.751 ; breg_ula:bregula|breg:breg|breg~340                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg14         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.072      ; 1.961      ;
; 1.752 ; breg_ula:bregula|breg:breg|breg~485                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg13        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.086      ; 1.976      ;
; 1.755 ; breg_ula:bregula|breg:breg|breg~550                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg0          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.059      ; 1.952      ;
; 1.755 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1        ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; -0.500       ; 1.867      ; 3.382      ;
; 1.760 ; breg_ula:bregula|breg:breg|breg~396                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg6          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.077      ; 1.975      ;
; 1.760 ; breg_ula:bregula|breg:breg|breg~1059                                                                                 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg11        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.067      ; 1.965      ;
; 1.766 ; breg_ula:bregula|breg:breg|breg~107                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg5          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.057      ; 1.961      ;
; 1.768 ; breg_ula:bregula|breg:breg|breg~903                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg1          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.057      ; 1.963      ;
; 1.768 ; breg_ula:bregula|breg:breg|breg~412                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg4         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.080      ; 1.986      ;
; 1.769 ; breg_ula:bregula|breg:breg|breg~546                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg10        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.086      ; 1.993      ;
; 1.769 ; breg_ula:bregula|breg:breg|breg~942                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.050      ; 1.957      ;
; 1.771 ; breg_ula:bregula|breg:breg|breg~955                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg3         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.064      ; 1.973      ;
; 1.775 ; breg_ula:bregula|breg:breg|breg~905                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg3          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.083      ; 1.996      ;
; 1.786 ; breg_ula:bregula|breg:breg|breg~477                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg5         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.086      ; 2.010      ;
; 1.789 ; breg_ula:bregula|breg:breg|breg~777                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.062      ; 1.989      ;
; 1.796 ; breg_ula:bregula|breg:breg|breg~265                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg3          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.077      ; 2.011      ;
; 1.797 ; breg_ula:bregula|breg:breg|breg~348                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg4         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.080      ; 2.015      ;
; 1.798 ; breg_ula:bregula|breg:breg|breg~138                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg4          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.082      ; 2.018      ;
; 1.798 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 1.867      ; 3.925      ;
; 1.801 ; breg_ula:bregula|breg:breg|breg~684                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg6          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.053      ; 1.992      ;
; 1.805 ; breg_ula:bregula|breg:breg|breg~385                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg9         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.060      ; 2.003      ;
; 1.813 ; breg_ula:bregula|breg:breg|breg~282                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg2         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.075      ; 2.026      ;
; 1.814 ; breg_ula:bregula|breg:breg|breg~743                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg1          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.092      ; 2.044      ;
; 1.816 ; breg_ula:bregula|breg:breg|breg~500                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg14         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.048      ; 2.002      ;
; 1.817 ; breg_ula:bregula|breg:breg|breg~683                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg5          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.088      ; 2.043      ;
+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                              ; Launch Clock                                                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.947 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[6]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.814      ; 3.035      ;
; 0.951 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[2]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.814      ; 3.039      ;
; 0.962 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~988  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.809      ; 3.045      ;
; 0.967 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[7]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.814      ; 3.055      ;
; 1.047 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~250  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.811      ; 3.132      ;
; 1.047 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~1018 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.811      ; 3.132      ;
; 1.067 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[4]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.814      ; 3.155      ;
; 1.068 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~710  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.813      ; 3.155      ;
; 1.090 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[5]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.814      ; 3.178      ;
; 1.126 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[8]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.813      ; 3.213      ;
; 1.126 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[9]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.813      ; 3.213      ;
; 1.131 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~828  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.809      ; 3.214      ;
; 1.143 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~120  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.809      ; 3.226      ;
; 1.148 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[3]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.814      ; 3.236      ;
; 1.162 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~379  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.811      ; 3.247      ;
; 1.183 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~938  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.813      ; 3.270      ;
; 1.213 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~866  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.814      ; 3.301      ;
; 1.258 ; pc:PC_P|address_out[9]                                                                                               ; pc:PC_P|address_out[9]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.410      ;
; 1.293 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~519  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.808      ; 3.375      ;
; 1.396 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~603  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.802      ; 3.472      ;
; 1.397 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~953  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.818      ; 3.489      ;
; 1.413 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~955  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.802      ; 3.489      ;
; 1.413 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~699  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.802      ; 3.489      ;
; 1.418 ; pc:PC_P|address_out[8]                                                                                               ; pc:PC_P|address_out[8]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.570      ;
; 1.445 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~108  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.806      ; 3.525      ;
; 1.446 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~733  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.817      ; 3.537      ;
; 1.447 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[6]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.814      ; 3.035      ;
; 1.449 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~861  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.817      ; 3.540      ;
; 1.450 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~989  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.817      ; 3.541      ;
; 1.451 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[2]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.814      ; 3.039      ;
; 1.459 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~548  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.812      ; 3.545      ;
; 1.462 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~988  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.809      ; 3.045      ;
; 1.465 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~411  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.812      ; 3.551      ;
; 1.467 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[7]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.814      ; 3.055      ;
; 1.482 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~136  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.784      ; 3.540      ;
; 1.492 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~315  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.816      ; 3.582      ;
; 1.494 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~59   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.816      ; 3.584      ;
; 1.496 ; pc:PC_P|address_out[8]                                                                                               ; pc:PC_P|address_out[9]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.648      ;
; 1.497 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~986  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.803      ; 3.574      ;
; 1.501 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~1035 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.815      ; 3.590      ;
; 1.502 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~843  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.815      ; 3.591      ;
; 1.509 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~987  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.803      ; 3.586      ;
; 1.519 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~918  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.811      ; 3.604      ;
; 1.520 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~444  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.800      ; 3.594      ;
; 1.522 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~662  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.811      ; 3.607      ;
; 1.525 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~1054 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.810      ; 3.609      ;
; 1.526 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~702  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.810      ; 3.610      ;
; 1.533 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~1009 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.813      ; 3.620      ;
; 1.533 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~401  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.813      ; 3.620      ;
; 1.540 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~101  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.813      ; 3.627      ;
; 1.547 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~860  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.808      ; 3.629      ;
; 1.547 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~250  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.811      ; 3.132      ;
; 1.547 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~1018 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.811      ; 3.132      ;
; 1.552 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~604  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.803      ; 3.629      ;
; 1.566 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~224  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.811      ; 3.651      ;
; 1.566 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~704  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.811      ; 3.651      ;
; 1.567 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[4]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.814      ; 3.155      ;
; 1.568 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~710  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.813      ; 3.155      ;
; 1.572 ; pc:PC_P|address_out[3]                                                                                               ; pc:PC_P|address_out[4]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.724      ;
; 1.590 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~750  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.783      ; 3.647      ;
; 1.590 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~142  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.783      ; 3.647      ;
; 1.590 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[5]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.814      ; 3.178      ;
; 1.595 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~952  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.818      ; 3.687      ;
; 1.596 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~696  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.818      ; 3.688      ;
; 1.599 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~571  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.817      ; 3.690      ;
; 1.599 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~731  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.817      ; 3.690      ;
; 1.601 ; pc:PC_P|address_out[2]                                                                                               ; pc:PC_P|address_out[4]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.753      ;
; 1.602 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~714  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.804      ; 3.680      ;
; 1.603 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~554  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.804      ; 3.681      ;
; 1.608 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~545  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.812      ; 3.694      ;
; 1.609 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~993  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.812      ; 3.695      ;
; 1.610 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~509  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.818      ; 3.702      ;
; 1.618 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~827  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.803      ; 3.695      ;
; 1.618 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~859  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.803      ; 3.695      ;
; 1.626 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[8]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.813      ; 3.213      ;
; 1.626 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[9]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.813      ; 3.213      ;
; 1.631 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~828  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.809      ; 3.214      ;
; 1.638 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~56   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.813      ; 3.725      ;
; 1.639 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~956  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.811      ; 3.724      ;
; 1.640 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~506  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.811      ; 3.725      ;
; 1.641 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~376  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.813      ; 3.728      ;
; 1.642 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~581  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.817      ; 3.733      ;
; 1.643 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~120  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.809      ; 3.226      ;
; 1.644 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~741  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.817      ; 3.735      ;
; 1.648 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[3]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.814      ; 3.236      ;
; 1.662 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~379  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.811      ; 3.247      ;
; 1.669 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~543  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.780      ; 3.723      ;
; 1.671 ; pc:PC_P|address_out[3]                                                                                               ; pc:PC_P|address_out[9]               ; clk                                                                                                                  ; clk         ; 0.000        ; -0.001     ; 1.822      ;
; 1.676 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~1003 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.808      ; 3.758      ;
; 1.678 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~732  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.808      ; 3.760      ;
; 1.678 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~666  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.818      ; 3.770      ;
; 1.679 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~634  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.818      ; 3.771      ;
; 1.682 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~738  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.817      ; 3.773      ;
; 1.683 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~938  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.813      ; 3.270      ;
; 1.684 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~572  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.808      ; 3.766      ;
; 1.685 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~107  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.809      ; 3.768      ;
; 1.686 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~578  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.817      ; 3.777      ;
; 1.686 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~378  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.789      ; 3.749      ;
; 1.689 ; pc:PC_P|address_out[5]                                                                                               ; pc:PC_P|address_out[9]               ; clk                                                                                                                  ; clk         ; 0.000        ; -0.001     ; 1.840      ;
; 1.689 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~922  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.803      ; 3.766      ;
+-------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_mem'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg13 ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~100  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~100  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1000 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1000 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1001 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1001 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1002 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1002 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1003 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1003 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1004 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1004 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1005 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1005 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1006 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1006 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1007 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1007 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1008 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1008 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1009 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1009 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~101  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~101  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1010 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1010 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1011 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1011 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1012 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1012 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1013 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1013 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1014 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1014 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1015 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1015 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1016 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1016 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1017 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1017 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1018 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1018 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1019 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1019 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~102  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~102  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1020 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1020 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1021 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1021 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1022 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1022 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1023 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1023 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1024 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1024 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1025 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1025 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1026 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1026 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1027 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1027 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1028 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1028 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1029 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1029 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~103  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~103  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1030 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1030 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1031 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1031 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1032 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1032 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1033 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1033 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1034 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1034 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1035 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1035 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1036 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1036 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1037 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1037 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1038 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1038 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1039 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1039 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~104  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~104  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1040 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1040 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1041 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1041 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1042 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1042 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1043 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1043 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1044 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'                                                                            ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                ; Clock Edge ; Target                             ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+------------------------------------+
; 0.051 ; 0.051        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; breg_ula:bregula|c_ula:c_ula|c4[2] ;
; 0.051 ; 0.051        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; breg_ula:bregula|c_ula:c_ula|c4[2] ;
; 0.051 ; 0.051        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|combout       ;
; 0.051 ; 0.051        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|combout       ;
; 0.051 ; 0.051        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[2]|datac          ;
; 0.051 ; 0.051        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[2]|datac          ;
; 0.066 ; 0.066        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; breg_ula:bregula|c_ula:c_ula|c4[2] ;
; 0.066 ; 0.066        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; breg_ula:bregula|c_ula:c_ula|c4[2] ;
; 0.066 ; 0.066        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|combout       ;
; 0.066 ; 0.066        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|combout       ;
; 0.066 ; 0.066        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|datad         ;
; 0.066 ; 0.066        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|datad         ;
; 0.066 ; 0.066        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[2]|datac          ;
; 0.066 ; 0.066        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[2]|datac          ;
; 0.066 ; 0.066        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|combout      ;
; 0.066 ; 0.066        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|combout      ;
; 0.071 ; 0.071        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datad         ;
; 0.071 ; 0.071        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datad         ;
; 0.071 ; 0.071        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~3|combout      ;
; 0.071 ; 0.071        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~3|combout      ;
; 0.131 ; 0.131        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~0|combout      ;
; 0.131 ; 0.131        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~0|combout      ;
; 0.131 ; 0.131        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|datac        ;
; 0.131 ; 0.131        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|datac        ;
; 0.168 ; 0.168        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~0|combout      ;
; 0.168 ; 0.168        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~0|combout      ;
; 0.168 ; 0.168        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~3|datac        ;
; 0.168 ; 0.168        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~3|datac        ;
; 0.271 ; 0.271        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~1|combout     ;
; 0.271 ; 0.271        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~1|combout     ;
; 0.271 ; 0.271        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~0|datab        ;
; 0.271 ; 0.271        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~0|datab        ;
; 0.298 ; 0.298        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal5~0|combout     ;
; 0.298 ; 0.298        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal5~0|combout     ;
; 0.298 ; 0.298        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|dataa        ;
; 0.298 ; 0.298        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|dataa        ;
; 0.301 ; 0.301        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal6~0|combout     ;
; 0.301 ; 0.301        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal6~0|combout     ;
; 0.301 ; 0.301        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~0|dataa        ;
; 0.301 ; 0.301        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~0|dataa        ;
; 0.313 ; 0.313        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~1|combout     ;
; 0.313 ; 0.313        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~1|combout     ;
; 0.313 ; 0.313        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~0|datad        ;
; 0.313 ; 0.313        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~0|datad        ;
; 0.333 ; 0.333        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal3~0|combout     ;
; 0.333 ; 0.333        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal3~0|combout     ;
; 0.333 ; 0.333        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~3|datad        ;
; 0.333 ; 0.333        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~3|datad        ;
; 0.340 ; 0.340        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~0|combout     ;
; 0.340 ; 0.340        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~0|combout     ;
; 0.340 ; 0.340        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~1|datac       ;
; 0.340 ; 0.340        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~1|datac       ;
; 0.340 ; 0.340        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal5~0|datad       ;
; 0.340 ; 0.340        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal5~0|datad       ;
; 0.340 ; 0.340        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal6~0|datac       ;
; 0.340 ; 0.340        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal6~0|datac       ;
; 0.359 ; 0.359        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal4~0|combout     ;
; 0.359 ; 0.359        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal4~0|combout     ;
; 0.359 ; 0.359        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~3|datab        ;
; 0.359 ; 0.359        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~3|datab        ;
; 0.367 ; 0.367        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal1~0|combout     ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal1~0|combout     ;
; 0.367 ; 0.367        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal1~1|combout     ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal1~1|combout     ;
; 0.367 ; 0.367        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal1~1|datad       ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal1~1|datad       ;
; 0.367 ; 0.367        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal4~0|combout     ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal4~0|combout     ;
; 0.367 ; 0.367        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal4~0|datac       ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal4~0|datac       ;
; 0.367 ; 0.367        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~0|datac        ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~0|datac        ;
; 0.367 ; 0.367        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|datab        ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|datab        ;
; 0.452 ; 0.452        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|combout     ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|combout     ;
; 0.452 ; 0.452        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~1|datad       ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~1|datad       ;
; 0.452 ; 0.452        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal3~0|datad       ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal3~0|datad       ;
; 0.453 ; 0.453        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~0|combout     ;
; 0.453 ; 0.453        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~0|combout     ;
; 0.453 ; 0.453        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~1|combout     ;
; 0.453 ; 0.453        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~1|combout     ;
; 0.453 ; 0.453        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~1|datad       ;
; 0.453 ; 0.453        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~1|datad       ;
; 0.453 ; 0.453        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal3~0|combout     ;
; 0.453 ; 0.453        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal3~0|combout     ;
; 0.453 ; 0.453        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal3~0|datad       ;
; 0.453 ; 0.453        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal3~0|datad       ;
; 0.453 ; 0.453        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~0|datab        ;
; 0.453 ; 0.453        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~0|datab        ;
; 0.453 ; 0.453        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|datad        ;
; 0.453 ; 0.453        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|datad        ;
; 0.472 ; 0.472        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal1~1|combout     ;
; 0.472 ; 0.472        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal1~1|combout     ;
; 0.472 ; 0.472        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~0|datac        ;
; 0.472 ; 0.472        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~0|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|dataa       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|dataa       ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+------------------------------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; display0[*]  ; clk        ; 8.587  ; 8.587  ; Rise       ; clk             ;
;  display0[0] ; clk        ; 8.587  ; 8.587  ; Rise       ; clk             ;
;  display0[1] ; clk        ; 7.881  ; 7.881  ; Rise       ; clk             ;
;  display0[2] ; clk        ; 7.316  ; 7.316  ; Rise       ; clk             ;
;  display0[3] ; clk        ; 7.798  ; 7.798  ; Rise       ; clk             ;
;  display0[4] ; clk        ; 7.699  ; 7.699  ; Rise       ; clk             ;
;  display0[5] ; clk        ; 7.988  ; 7.988  ; Rise       ; clk             ;
;  display0[6] ; clk        ; 7.859  ; 7.859  ; Rise       ; clk             ;
; display1[*]  ; clk        ; 7.629  ; 7.629  ; Rise       ; clk             ;
;  display1[0] ; clk        ; 7.512  ; 7.512  ; Rise       ; clk             ;
;  display1[1] ; clk        ; 7.600  ; 7.600  ; Rise       ; clk             ;
;  display1[2] ; clk        ; 7.472  ; 7.472  ; Rise       ; clk             ;
;  display1[3] ; clk        ; 7.604  ; 7.604  ; Rise       ; clk             ;
;  display1[4] ; clk        ; 7.595  ; 7.595  ; Rise       ; clk             ;
;  display1[5] ; clk        ; 7.621  ; 7.621  ; Rise       ; clk             ;
;  display1[6] ; clk        ; 7.629  ; 7.629  ; Rise       ; clk             ;
; display2[*]  ; clk        ; 7.588  ; 7.588  ; Rise       ; clk             ;
;  display2[0] ; clk        ; 7.570  ; 7.570  ; Rise       ; clk             ;
;  display2[1] ; clk        ; 7.447  ; 7.447  ; Rise       ; clk             ;
;  display2[2] ; clk        ; 7.408  ; 7.408  ; Rise       ; clk             ;
;  display2[3] ; clk        ; 7.588  ; 7.588  ; Rise       ; clk             ;
;  display2[4] ; clk        ; 7.449  ; 7.449  ; Rise       ; clk             ;
;  display2[5] ; clk        ; 7.412  ; 7.412  ; Rise       ; clk             ;
;  display2[6] ; clk        ; 7.540  ; 7.540  ; Rise       ; clk             ;
; display3[*]  ; clk        ; 7.658  ; 7.658  ; Rise       ; clk             ;
;  display3[0] ; clk        ; 7.498  ; 7.498  ; Rise       ; clk             ;
;  display3[1] ; clk        ; 7.612  ; 7.612  ; Rise       ; clk             ;
;  display3[2] ; clk        ; 7.538  ; 7.538  ; Rise       ; clk             ;
;  display3[3] ; clk        ; 7.607  ; 7.607  ; Rise       ; clk             ;
;  display3[4] ; clk        ; 7.652  ; 7.652  ; Rise       ; clk             ;
;  display3[5] ; clk        ; 7.658  ; 7.658  ; Rise       ; clk             ;
;  display3[6] ; clk        ; 7.541  ; 7.541  ; Rise       ; clk             ;
; display4[*]  ; clk        ; 7.909  ; 7.909  ; Rise       ; clk             ;
;  display4[0] ; clk        ; 7.909  ; 7.909  ; Rise       ; clk             ;
;  display4[1] ; clk        ; 7.878  ; 7.878  ; Rise       ; clk             ;
;  display4[2] ; clk        ; 7.384  ; 7.384  ; Rise       ; clk             ;
;  display4[3] ; clk        ; 7.773  ; 7.773  ; Rise       ; clk             ;
;  display4[4] ; clk        ; 7.770  ; 7.770  ; Rise       ; clk             ;
;  display4[5] ; clk        ; 7.894  ; 7.894  ; Rise       ; clk             ;
;  display4[6] ; clk        ; 7.777  ; 7.777  ; Rise       ; clk             ;
; display5[*]  ; clk        ; 8.247  ; 8.247  ; Rise       ; clk             ;
;  display5[0] ; clk        ; 8.247  ; 8.247  ; Rise       ; clk             ;
;  display5[1] ; clk        ; 8.124  ; 8.124  ; Rise       ; clk             ;
;  display5[2] ; clk        ; 8.215  ; 8.215  ; Rise       ; clk             ;
;  display5[3] ; clk        ; 8.239  ; 8.239  ; Rise       ; clk             ;
;  display5[4] ; clk        ; 8.151  ; 8.151  ; Rise       ; clk             ;
;  display5[5] ; clk        ; 8.134  ; 8.134  ; Rise       ; clk             ;
;  display5[6] ; clk        ; 8.114  ; 8.114  ; Rise       ; clk             ;
; display6[*]  ; clk        ; 7.678  ; 7.678  ; Rise       ; clk             ;
;  display6[0] ; clk        ; 7.665  ; 7.665  ; Rise       ; clk             ;
;  display6[1] ; clk        ; 7.678  ; 7.678  ; Rise       ; clk             ;
;  display6[2] ; clk        ; 7.583  ; 7.583  ; Rise       ; clk             ;
;  display6[3] ; clk        ; 7.675  ; 7.675  ; Rise       ; clk             ;
;  display6[4] ; clk        ; 7.588  ; 7.588  ; Rise       ; clk             ;
;  display6[5] ; clk        ; 7.563  ; 7.563  ; Rise       ; clk             ;
;  display6[6] ; clk        ; 7.564  ; 7.564  ; Rise       ; clk             ;
; display7[*]  ; clk        ; 8.786  ; 8.786  ; Rise       ; clk             ;
;  display7[0] ; clk        ; 8.577  ; 8.577  ; Rise       ; clk             ;
;  display7[1] ; clk        ; 8.786  ; 8.786  ; Rise       ; clk             ;
;  display7[2] ; clk        ; 8.507  ; 8.507  ; Rise       ; clk             ;
;  display7[3] ; clk        ; 8.568  ; 8.568  ; Rise       ; clk             ;
;  display7[4] ; clk        ; 8.222  ; 8.222  ; Rise       ; clk             ;
;  display7[5] ; clk        ; 8.175  ; 8.175  ; Rise       ; clk             ;
;  display7[6] ; clk        ; 8.754  ; 8.754  ; Rise       ; clk             ;
; display0[*]  ; clk_mem    ; 10.843 ; 10.843 ; Rise       ; clk_mem         ;
;  display0[0] ; clk_mem    ; 10.843 ; 10.843 ; Rise       ; clk_mem         ;
;  display0[1] ; clk_mem    ; 10.137 ; 10.137 ; Rise       ; clk_mem         ;
;  display0[2] ; clk_mem    ; 9.572  ; 9.572  ; Rise       ; clk_mem         ;
;  display0[3] ; clk_mem    ; 10.054 ; 10.054 ; Rise       ; clk_mem         ;
;  display0[4] ; clk_mem    ; 9.955  ; 9.955  ; Rise       ; clk_mem         ;
;  display0[5] ; clk_mem    ; 10.244 ; 10.244 ; Rise       ; clk_mem         ;
;  display0[6] ; clk_mem    ; 10.115 ; 10.115 ; Rise       ; clk_mem         ;
; display1[*]  ; clk_mem    ; 9.681  ; 9.681  ; Rise       ; clk_mem         ;
;  display1[0] ; clk_mem    ; 9.564  ; 9.564  ; Rise       ; clk_mem         ;
;  display1[1] ; clk_mem    ; 9.652  ; 9.652  ; Rise       ; clk_mem         ;
;  display1[2] ; clk_mem    ; 9.524  ; 9.524  ; Rise       ; clk_mem         ;
;  display1[3] ; clk_mem    ; 9.656  ; 9.656  ; Rise       ; clk_mem         ;
;  display1[4] ; clk_mem    ; 9.647  ; 9.647  ; Rise       ; clk_mem         ;
;  display1[5] ; clk_mem    ; 9.673  ; 9.673  ; Rise       ; clk_mem         ;
;  display1[6] ; clk_mem    ; 9.681  ; 9.681  ; Rise       ; clk_mem         ;
; display2[*]  ; clk_mem    ; 9.658  ; 9.658  ; Rise       ; clk_mem         ;
;  display2[0] ; clk_mem    ; 9.640  ; 9.640  ; Rise       ; clk_mem         ;
;  display2[1] ; clk_mem    ; 9.517  ; 9.517  ; Rise       ; clk_mem         ;
;  display2[2] ; clk_mem    ; 9.478  ; 9.478  ; Rise       ; clk_mem         ;
;  display2[3] ; clk_mem    ; 9.658  ; 9.658  ; Rise       ; clk_mem         ;
;  display2[4] ; clk_mem    ; 9.519  ; 9.519  ; Rise       ; clk_mem         ;
;  display2[5] ; clk_mem    ; 9.482  ; 9.482  ; Rise       ; clk_mem         ;
;  display2[6] ; clk_mem    ; 9.610  ; 9.610  ; Rise       ; clk_mem         ;
; display3[*]  ; clk_mem    ; 9.689  ; 9.689  ; Rise       ; clk_mem         ;
;  display3[0] ; clk_mem    ; 9.529  ; 9.529  ; Rise       ; clk_mem         ;
;  display3[1] ; clk_mem    ; 9.643  ; 9.643  ; Rise       ; clk_mem         ;
;  display3[2] ; clk_mem    ; 9.572  ; 9.572  ; Rise       ; clk_mem         ;
;  display3[3] ; clk_mem    ; 9.641  ; 9.641  ; Rise       ; clk_mem         ;
;  display3[4] ; clk_mem    ; 9.683  ; 9.683  ; Rise       ; clk_mem         ;
;  display3[5] ; clk_mem    ; 9.689  ; 9.689  ; Rise       ; clk_mem         ;
;  display3[6] ; clk_mem    ; 9.575  ; 9.575  ; Rise       ; clk_mem         ;
; display4[*]  ; clk_mem    ; 10.214 ; 10.214 ; Rise       ; clk_mem         ;
;  display4[0] ; clk_mem    ; 10.214 ; 10.214 ; Rise       ; clk_mem         ;
;  display4[1] ; clk_mem    ; 10.186 ; 10.186 ; Rise       ; clk_mem         ;
;  display4[2] ; clk_mem    ; 9.689  ; 9.689  ; Rise       ; clk_mem         ;
;  display4[3] ; clk_mem    ; 10.074 ; 10.074 ; Rise       ; clk_mem         ;
;  display4[4] ; clk_mem    ; 10.071 ; 10.071 ; Rise       ; clk_mem         ;
;  display4[5] ; clk_mem    ; 10.200 ; 10.200 ; Rise       ; clk_mem         ;
;  display4[6] ; clk_mem    ; 10.071 ; 10.071 ; Rise       ; clk_mem         ;
; display5[*]  ; clk_mem    ; 10.256 ; 10.256 ; Rise       ; clk_mem         ;
;  display5[0] ; clk_mem    ; 10.256 ; 10.256 ; Rise       ; clk_mem         ;
;  display5[1] ; clk_mem    ; 10.133 ; 10.133 ; Rise       ; clk_mem         ;
;  display5[2] ; clk_mem    ; 10.224 ; 10.224 ; Rise       ; clk_mem         ;
;  display5[3] ; clk_mem    ; 10.248 ; 10.248 ; Rise       ; clk_mem         ;
;  display5[4] ; clk_mem    ; 10.160 ; 10.160 ; Rise       ; clk_mem         ;
;  display5[5] ; clk_mem    ; 10.143 ; 10.143 ; Rise       ; clk_mem         ;
;  display5[6] ; clk_mem    ; 10.123 ; 10.123 ; Rise       ; clk_mem         ;
; display6[*]  ; clk_mem    ; 9.794  ; 9.794  ; Rise       ; clk_mem         ;
;  display6[0] ; clk_mem    ; 9.781  ; 9.781  ; Rise       ; clk_mem         ;
;  display6[1] ; clk_mem    ; 9.794  ; 9.794  ; Rise       ; clk_mem         ;
;  display6[2] ; clk_mem    ; 9.699  ; 9.699  ; Rise       ; clk_mem         ;
;  display6[3] ; clk_mem    ; 9.791  ; 9.791  ; Rise       ; clk_mem         ;
;  display6[4] ; clk_mem    ; 9.704  ; 9.704  ; Rise       ; clk_mem         ;
;  display6[5] ; clk_mem    ; 9.679  ; 9.679  ; Rise       ; clk_mem         ;
;  display6[6] ; clk_mem    ; 9.680  ; 9.680  ; Rise       ; clk_mem         ;
; display7[*]  ; clk_mem    ; 10.745 ; 10.745 ; Rise       ; clk_mem         ;
;  display7[0] ; clk_mem    ; 10.536 ; 10.536 ; Rise       ; clk_mem         ;
;  display7[1] ; clk_mem    ; 10.745 ; 10.745 ; Rise       ; clk_mem         ;
;  display7[2] ; clk_mem    ; 10.466 ; 10.466 ; Rise       ; clk_mem         ;
;  display7[3] ; clk_mem    ; 10.527 ; 10.527 ; Rise       ; clk_mem         ;
;  display7[4] ; clk_mem    ; 10.181 ; 10.181 ; Rise       ; clk_mem         ;
;  display7[5] ; clk_mem    ; 10.134 ; 10.134 ; Rise       ; clk_mem         ;
;  display7[6] ; clk_mem    ; 10.713 ; 10.713 ; Rise       ; clk_mem         ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; display0[*]  ; clk        ; 5.120 ; 5.120 ; Rise       ; clk             ;
;  display0[0] ; clk        ; 6.009 ; 6.009 ; Rise       ; clk             ;
;  display0[1] ; clk        ; 5.304 ; 5.304 ; Rise       ; clk             ;
;  display0[2] ; clk        ; 5.120 ; 5.120 ; Rise       ; clk             ;
;  display0[3] ; clk        ; 5.222 ; 5.222 ; Rise       ; clk             ;
;  display0[4] ; clk        ; 5.510 ; 5.510 ; Rise       ; clk             ;
;  display0[5] ; clk        ; 5.408 ; 5.408 ; Rise       ; clk             ;
;  display0[6] ; clk        ; 5.275 ; 5.275 ; Rise       ; clk             ;
; display1[*]  ; clk        ; 5.575 ; 5.575 ; Rise       ; clk             ;
;  display1[0] ; clk        ; 5.609 ; 5.609 ; Rise       ; clk             ;
;  display1[1] ; clk        ; 5.703 ; 5.703 ; Rise       ; clk             ;
;  display1[2] ; clk        ; 5.575 ; 5.575 ; Rise       ; clk             ;
;  display1[3] ; clk        ; 5.698 ; 5.698 ; Rise       ; clk             ;
;  display1[4] ; clk        ; 5.686 ; 5.686 ; Rise       ; clk             ;
;  display1[5] ; clk        ; 5.723 ; 5.723 ; Rise       ; clk             ;
;  display1[6] ; clk        ; 5.730 ; 5.730 ; Rise       ; clk             ;
; display2[*]  ; clk        ; 5.623 ; 5.623 ; Rise       ; clk             ;
;  display2[0] ; clk        ; 5.786 ; 5.786 ; Rise       ; clk             ;
;  display2[1] ; clk        ; 5.662 ; 5.662 ; Rise       ; clk             ;
;  display2[2] ; clk        ; 5.623 ; 5.623 ; Rise       ; clk             ;
;  display2[3] ; clk        ; 5.804 ; 5.804 ; Rise       ; clk             ;
;  display2[4] ; clk        ; 5.661 ; 5.661 ; Rise       ; clk             ;
;  display2[5] ; clk        ; 5.635 ; 5.635 ; Rise       ; clk             ;
;  display2[6] ; clk        ; 5.755 ; 5.755 ; Rise       ; clk             ;
; display3[*]  ; clk        ; 5.784 ; 5.784 ; Rise       ; clk             ;
;  display3[0] ; clk        ; 5.784 ; 5.784 ; Rise       ; clk             ;
;  display3[1] ; clk        ; 5.896 ; 5.896 ; Rise       ; clk             ;
;  display3[2] ; clk        ; 5.822 ; 5.822 ; Rise       ; clk             ;
;  display3[3] ; clk        ; 5.888 ; 5.888 ; Rise       ; clk             ;
;  display3[4] ; clk        ; 5.933 ; 5.933 ; Rise       ; clk             ;
;  display3[5] ; clk        ; 5.939 ; 5.939 ; Rise       ; clk             ;
;  display3[6] ; clk        ; 5.822 ; 5.822 ; Rise       ; clk             ;
; display4[*]  ; clk        ; 5.090 ; 5.090 ; Rise       ; clk             ;
;  display4[0] ; clk        ; 5.613 ; 5.613 ; Rise       ; clk             ;
;  display4[1] ; clk        ; 5.577 ; 5.577 ; Rise       ; clk             ;
;  display4[2] ; clk        ; 5.090 ; 5.090 ; Rise       ; clk             ;
;  display4[3] ; clk        ; 5.480 ; 5.480 ; Rise       ; clk             ;
;  display4[4] ; clk        ; 5.477 ; 5.477 ; Rise       ; clk             ;
;  display4[5] ; clk        ; 5.599 ; 5.599 ; Rise       ; clk             ;
;  display4[6] ; clk        ; 5.481 ; 5.481 ; Rise       ; clk             ;
; display5[*]  ; clk        ; 5.897 ; 5.897 ; Rise       ; clk             ;
;  display5[0] ; clk        ; 6.025 ; 6.025 ; Rise       ; clk             ;
;  display5[1] ; clk        ; 5.912 ; 5.912 ; Rise       ; clk             ;
;  display5[2] ; clk        ; 5.989 ; 5.989 ; Rise       ; clk             ;
;  display5[3] ; clk        ; 6.026 ; 6.026 ; Rise       ; clk             ;
;  display5[4] ; clk        ; 5.943 ; 5.943 ; Rise       ; clk             ;
;  display5[5] ; clk        ; 5.917 ; 5.917 ; Rise       ; clk             ;
;  display5[6] ; clk        ; 5.897 ; 5.897 ; Rise       ; clk             ;
; display6[*]  ; clk        ; 5.577 ; 5.577 ; Rise       ; clk             ;
;  display6[0] ; clk        ; 5.679 ; 5.679 ; Rise       ; clk             ;
;  display6[1] ; clk        ; 5.692 ; 5.692 ; Rise       ; clk             ;
;  display6[2] ; clk        ; 5.597 ; 5.597 ; Rise       ; clk             ;
;  display6[3] ; clk        ; 5.689 ; 5.689 ; Rise       ; clk             ;
;  display6[4] ; clk        ; 5.602 ; 5.602 ; Rise       ; clk             ;
;  display6[5] ; clk        ; 5.577 ; 5.577 ; Rise       ; clk             ;
;  display6[6] ; clk        ; 5.578 ; 5.578 ; Rise       ; clk             ;
; display7[*]  ; clk        ; 5.623 ; 5.623 ; Rise       ; clk             ;
;  display7[0] ; clk        ; 5.632 ; 5.632 ; Rise       ; clk             ;
;  display7[1] ; clk        ; 5.842 ; 5.842 ; Rise       ; clk             ;
;  display7[2] ; clk        ; 6.181 ; 6.181 ; Rise       ; clk             ;
;  display7[3] ; clk        ; 5.623 ; 5.623 ; Rise       ; clk             ;
;  display7[4] ; clk        ; 5.896 ; 5.896 ; Rise       ; clk             ;
;  display7[5] ; clk        ; 5.852 ; 5.852 ; Rise       ; clk             ;
;  display7[6] ; clk        ; 5.809 ; 5.809 ; Rise       ; clk             ;
; display0[*]  ; clk_mem    ; 7.671 ; 7.671 ; Rise       ; clk_mem         ;
;  display0[0] ; clk_mem    ; 8.560 ; 8.560 ; Rise       ; clk_mem         ;
;  display0[1] ; clk_mem    ; 7.855 ; 7.855 ; Rise       ; clk_mem         ;
;  display0[2] ; clk_mem    ; 7.671 ; 7.671 ; Rise       ; clk_mem         ;
;  display0[3] ; clk_mem    ; 7.773 ; 7.773 ; Rise       ; clk_mem         ;
;  display0[4] ; clk_mem    ; 8.061 ; 8.061 ; Rise       ; clk_mem         ;
;  display0[5] ; clk_mem    ; 7.959 ; 7.959 ; Rise       ; clk_mem         ;
;  display0[6] ; clk_mem    ; 7.826 ; 7.826 ; Rise       ; clk_mem         ;
; display1[*]  ; clk_mem    ; 7.850 ; 7.850 ; Rise       ; clk_mem         ;
;  display1[0] ; clk_mem    ; 7.884 ; 7.884 ; Rise       ; clk_mem         ;
;  display1[1] ; clk_mem    ; 7.978 ; 7.978 ; Rise       ; clk_mem         ;
;  display1[2] ; clk_mem    ; 7.850 ; 7.850 ; Rise       ; clk_mem         ;
;  display1[3] ; clk_mem    ; 7.973 ; 7.973 ; Rise       ; clk_mem         ;
;  display1[4] ; clk_mem    ; 7.961 ; 7.961 ; Rise       ; clk_mem         ;
;  display1[5] ; clk_mem    ; 7.998 ; 7.998 ; Rise       ; clk_mem         ;
;  display1[6] ; clk_mem    ; 8.005 ; 8.005 ; Rise       ; clk_mem         ;
; display2[*]  ; clk_mem    ; 7.384 ; 7.384 ; Rise       ; clk_mem         ;
;  display2[0] ; clk_mem    ; 7.547 ; 7.547 ; Rise       ; clk_mem         ;
;  display2[1] ; clk_mem    ; 7.423 ; 7.423 ; Rise       ; clk_mem         ;
;  display2[2] ; clk_mem    ; 7.384 ; 7.384 ; Rise       ; clk_mem         ;
;  display2[3] ; clk_mem    ; 7.565 ; 7.565 ; Rise       ; clk_mem         ;
;  display2[4] ; clk_mem    ; 7.422 ; 7.422 ; Rise       ; clk_mem         ;
;  display2[5] ; clk_mem    ; 7.396 ; 7.396 ; Rise       ; clk_mem         ;
;  display2[6] ; clk_mem    ; 7.516 ; 7.516 ; Rise       ; clk_mem         ;
; display3[*]  ; clk_mem    ; 7.689 ; 7.689 ; Rise       ; clk_mem         ;
;  display3[0] ; clk_mem    ; 7.689 ; 7.689 ; Rise       ; clk_mem         ;
;  display3[1] ; clk_mem    ; 7.803 ; 7.803 ; Rise       ; clk_mem         ;
;  display3[2] ; clk_mem    ; 7.729 ; 7.729 ; Rise       ; clk_mem         ;
;  display3[3] ; clk_mem    ; 7.798 ; 7.798 ; Rise       ; clk_mem         ;
;  display3[4] ; clk_mem    ; 7.843 ; 7.843 ; Rise       ; clk_mem         ;
;  display3[5] ; clk_mem    ; 7.849 ; 7.849 ; Rise       ; clk_mem         ;
;  display3[6] ; clk_mem    ; 7.732 ; 7.732 ; Rise       ; clk_mem         ;
; display4[*]  ; clk_mem    ; 7.017 ; 7.017 ; Rise       ; clk_mem         ;
;  display4[0] ; clk_mem    ; 7.540 ; 7.540 ; Rise       ; clk_mem         ;
;  display4[1] ; clk_mem    ; 7.504 ; 7.504 ; Rise       ; clk_mem         ;
;  display4[2] ; clk_mem    ; 7.017 ; 7.017 ; Rise       ; clk_mem         ;
;  display4[3] ; clk_mem    ; 7.407 ; 7.407 ; Rise       ; clk_mem         ;
;  display4[4] ; clk_mem    ; 7.404 ; 7.404 ; Rise       ; clk_mem         ;
;  display4[5] ; clk_mem    ; 7.526 ; 7.526 ; Rise       ; clk_mem         ;
;  display4[6] ; clk_mem    ; 7.408 ; 7.408 ; Rise       ; clk_mem         ;
; display5[*]  ; clk_mem    ; 8.108 ; 8.108 ; Rise       ; clk_mem         ;
;  display5[0] ; clk_mem    ; 8.236 ; 8.236 ; Rise       ; clk_mem         ;
;  display5[1] ; clk_mem    ; 8.123 ; 8.123 ; Rise       ; clk_mem         ;
;  display5[2] ; clk_mem    ; 8.200 ; 8.200 ; Rise       ; clk_mem         ;
;  display5[3] ; clk_mem    ; 8.237 ; 8.237 ; Rise       ; clk_mem         ;
;  display5[4] ; clk_mem    ; 8.154 ; 8.154 ; Rise       ; clk_mem         ;
;  display5[5] ; clk_mem    ; 8.128 ; 8.128 ; Rise       ; clk_mem         ;
;  display5[6] ; clk_mem    ; 8.108 ; 8.108 ; Rise       ; clk_mem         ;
; display6[*]  ; clk_mem    ; 7.659 ; 7.659 ; Rise       ; clk_mem         ;
;  display6[0] ; clk_mem    ; 7.766 ; 7.766 ; Rise       ; clk_mem         ;
;  display6[1] ; clk_mem    ; 7.766 ; 7.766 ; Rise       ; clk_mem         ;
;  display6[2] ; clk_mem    ; 7.679 ; 7.679 ; Rise       ; clk_mem         ;
;  display6[3] ; clk_mem    ; 7.771 ; 7.771 ; Rise       ; clk_mem         ;
;  display6[4] ; clk_mem    ; 7.674 ; 7.674 ; Rise       ; clk_mem         ;
;  display6[5] ; clk_mem    ; 7.661 ; 7.661 ; Rise       ; clk_mem         ;
;  display6[6] ; clk_mem    ; 7.659 ; 7.659 ; Rise       ; clk_mem         ;
; display7[*]  ; clk_mem    ; 7.838 ; 7.838 ; Rise       ; clk_mem         ;
;  display7[0] ; clk_mem    ; 7.847 ; 7.847 ; Rise       ; clk_mem         ;
;  display7[1] ; clk_mem    ; 8.057 ; 8.057 ; Rise       ; clk_mem         ;
;  display7[2] ; clk_mem    ; 8.396 ; 8.396 ; Rise       ; clk_mem         ;
;  display7[3] ; clk_mem    ; 7.838 ; 7.838 ; Rise       ; clk_mem         ;
;  display7[4] ; clk_mem    ; 8.111 ; 8.111 ; Rise       ; clk_mem         ;
;  display7[5] ; clk_mem    ; 8.067 ; 8.067 ; Rise       ; clk_mem         ;
;  display7[6] ; clk_mem    ; 8.024 ; 8.024 ; Rise       ; clk_mem         ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------+------------+--------+----------+---------+---------------------+
; Clock                                                                                                                 ; Setup      ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------------------------------------------------+------------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                                      ; -17.566    ; -2.854 ; N/A      ; N/A     ; -2.000              ;
;  clk                                                                                                                  ; -17.566    ; 0.947  ; N/A      ; N/A     ; -1.380              ;
;  clk_mem                                                                                                              ; -14.389    ; 0.583  ; N/A      ; N/A     ; -2.000              ;
;  memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -3.101     ; -2.854 ; N/A      ; N/A     ; -0.633              ;
; Design-wide TNS                                                                                                       ; -17174.479 ; -2.854 ; 0.0      ; 0.0     ; -1444.23            ;
;  clk                                                                                                                  ; -16560.020 ; 0.000  ; N/A      ; N/A     ; -1033.380           ;
;  clk_mem                                                                                                              ; -611.358   ; 0.000  ; N/A      ; N/A     ; -397.684            ;
;  memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -3.101     ; -2.854 ; N/A      ; N/A     ; -13.166             ;
+-----------------------------------------------------------------------------------------------------------------------+------------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; display0[*]  ; clk        ; 17.200 ; 17.200 ; Rise       ; clk             ;
;  display0[0] ; clk        ; 17.200 ; 17.200 ; Rise       ; clk             ;
;  display0[1] ; clk        ; 15.702 ; 15.702 ; Rise       ; clk             ;
;  display0[2] ; clk        ; 14.385 ; 14.385 ; Rise       ; clk             ;
;  display0[3] ; clk        ; 15.509 ; 15.509 ; Rise       ; clk             ;
;  display0[4] ; clk        ; 15.509 ; 15.509 ; Rise       ; clk             ;
;  display0[5] ; clk        ; 15.732 ; 15.732 ; Rise       ; clk             ;
;  display0[6] ; clk        ; 15.636 ; 15.636 ; Rise       ; clk             ;
; display1[*]  ; clk        ; 14.905 ; 14.905 ; Rise       ; clk             ;
;  display1[0] ; clk        ; 14.645 ; 14.645 ; Rise       ; clk             ;
;  display1[1] ; clk        ; 14.872 ; 14.872 ; Rise       ; clk             ;
;  display1[2] ; clk        ; 14.610 ; 14.610 ; Rise       ; clk             ;
;  display1[3] ; clk        ; 14.877 ; 14.877 ; Rise       ; clk             ;
;  display1[4] ; clk        ; 14.866 ; 14.866 ; Rise       ; clk             ;
;  display1[5] ; clk        ; 14.890 ; 14.890 ; Rise       ; clk             ;
;  display1[6] ; clk        ; 14.905 ; 14.905 ; Rise       ; clk             ;
; display2[*]  ; clk        ; 15.117 ; 15.117 ; Rise       ; clk             ;
;  display2[0] ; clk        ; 15.096 ; 15.096 ; Rise       ; clk             ;
;  display2[1] ; clk        ; 14.821 ; 14.821 ; Rise       ; clk             ;
;  display2[2] ; clk        ; 14.778 ; 14.778 ; Rise       ; clk             ;
;  display2[3] ; clk        ; 15.117 ; 15.117 ; Rise       ; clk             ;
;  display2[4] ; clk        ; 14.818 ; 14.818 ; Rise       ; clk             ;
;  display2[5] ; clk        ; 14.785 ; 14.785 ; Rise       ; clk             ;
;  display2[6] ; clk        ; 15.005 ; 15.005 ; Rise       ; clk             ;
; display3[*]  ; clk        ; 14.935 ; 14.935 ; Rise       ; clk             ;
;  display3[0] ; clk        ; 14.641 ; 14.641 ; Rise       ; clk             ;
;  display3[1] ; clk        ; 14.879 ; 14.879 ; Rise       ; clk             ;
;  display3[2] ; clk        ; 14.688 ; 14.688 ; Rise       ; clk             ;
;  display3[3] ; clk        ; 14.878 ; 14.878 ; Rise       ; clk             ;
;  display3[4] ; clk        ; 14.921 ; 14.921 ; Rise       ; clk             ;
;  display3[5] ; clk        ; 14.935 ; 14.935 ; Rise       ; clk             ;
;  display3[6] ; clk        ; 14.698 ; 14.698 ; Rise       ; clk             ;
; display4[*]  ; clk        ; 15.724 ; 15.724 ; Rise       ; clk             ;
;  display4[0] ; clk        ; 15.724 ; 15.724 ; Rise       ; clk             ;
;  display4[1] ; clk        ; 15.660 ; 15.660 ; Rise       ; clk             ;
;  display4[2] ; clk        ; 14.614 ; 14.614 ; Rise       ; clk             ;
;  display4[3] ; clk        ; 15.415 ; 15.415 ; Rise       ; clk             ;
;  display4[4] ; clk        ; 15.409 ; 15.409 ; Rise       ; clk             ;
;  display4[5] ; clk        ; 15.666 ; 15.666 ; Rise       ; clk             ;
;  display4[6] ; clk        ; 15.400 ; 15.400 ; Rise       ; clk             ;
; display5[*]  ; clk        ; 16.267 ; 16.267 ; Rise       ; clk             ;
;  display5[0] ; clk        ; 16.267 ; 16.267 ; Rise       ; clk             ;
;  display5[1] ; clk        ; 16.022 ; 16.022 ; Rise       ; clk             ;
;  display5[2] ; clk        ; 16.236 ; 16.236 ; Rise       ; clk             ;
;  display5[3] ; clk        ; 16.256 ; 16.256 ; Rise       ; clk             ;
;  display5[4] ; clk        ; 16.046 ; 16.046 ; Rise       ; clk             ;
;  display5[5] ; clk        ; 16.031 ; 16.031 ; Rise       ; clk             ;
;  display5[6] ; clk        ; 16.012 ; 16.012 ; Rise       ; clk             ;
; display6[*]  ; clk        ; 15.065 ; 15.065 ; Rise       ; clk             ;
;  display6[0] ; clk        ; 15.058 ; 15.058 ; Rise       ; clk             ;
;  display6[1] ; clk        ; 15.062 ; 15.062 ; Rise       ; clk             ;
;  display6[2] ; clk        ; 14.848 ; 14.848 ; Rise       ; clk             ;
;  display6[3] ; clk        ; 15.065 ; 15.065 ; Rise       ; clk             ;
;  display6[4] ; clk        ; 14.845 ; 14.845 ; Rise       ; clk             ;
;  display6[5] ; clk        ; 14.834 ; 14.834 ; Rise       ; clk             ;
;  display6[6] ; clk        ; 14.826 ; 14.826 ; Rise       ; clk             ;
; display7[*]  ; clk        ; 17.276 ; 17.276 ; Rise       ; clk             ;
;  display7[0] ; clk        ; 16.809 ; 16.809 ; Rise       ; clk             ;
;  display7[1] ; clk        ; 17.276 ; 17.276 ; Rise       ; clk             ;
;  display7[2] ; clk        ; 16.680 ; 16.680 ; Rise       ; clk             ;
;  display7[3] ; clk        ; 16.797 ; 16.797 ; Rise       ; clk             ;
;  display7[4] ; clk        ; 16.036 ; 16.036 ; Rise       ; clk             ;
;  display7[5] ; clk        ; 15.977 ; 15.977 ; Rise       ; clk             ;
;  display7[6] ; clk        ; 17.158 ; 17.158 ; Rise       ; clk             ;
; display0[*]  ; clk_mem    ; 20.741 ; 20.741 ; Rise       ; clk_mem         ;
;  display0[0] ; clk_mem    ; 20.741 ; 20.741 ; Rise       ; clk_mem         ;
;  display0[1] ; clk_mem    ; 19.243 ; 19.243 ; Rise       ; clk_mem         ;
;  display0[2] ; clk_mem    ; 17.926 ; 17.926 ; Rise       ; clk_mem         ;
;  display0[3] ; clk_mem    ; 19.050 ; 19.050 ; Rise       ; clk_mem         ;
;  display0[4] ; clk_mem    ; 19.050 ; 19.050 ; Rise       ; clk_mem         ;
;  display0[5] ; clk_mem    ; 19.273 ; 19.273 ; Rise       ; clk_mem         ;
;  display0[6] ; clk_mem    ; 19.177 ; 19.177 ; Rise       ; clk_mem         ;
; display1[*]  ; clk_mem    ; 18.038 ; 18.038 ; Rise       ; clk_mem         ;
;  display1[0] ; clk_mem    ; 17.778 ; 17.778 ; Rise       ; clk_mem         ;
;  display1[1] ; clk_mem    ; 18.006 ; 18.006 ; Rise       ; clk_mem         ;
;  display1[2] ; clk_mem    ; 17.746 ; 17.746 ; Rise       ; clk_mem         ;
;  display1[3] ; clk_mem    ; 18.007 ; 18.007 ; Rise       ; clk_mem         ;
;  display1[4] ; clk_mem    ; 17.995 ; 17.995 ; Rise       ; clk_mem         ;
;  display1[5] ; clk_mem    ; 18.024 ; 18.024 ; Rise       ; clk_mem         ;
;  display1[6] ; clk_mem    ; 18.038 ; 18.038 ; Rise       ; clk_mem         ;
; display2[*]  ; clk_mem    ; 18.303 ; 18.303 ; Rise       ; clk_mem         ;
;  display2[0] ; clk_mem    ; 18.282 ; 18.282 ; Rise       ; clk_mem         ;
;  display2[1] ; clk_mem    ; 18.007 ; 18.007 ; Rise       ; clk_mem         ;
;  display2[2] ; clk_mem    ; 17.964 ; 17.964 ; Rise       ; clk_mem         ;
;  display2[3] ; clk_mem    ; 18.303 ; 18.303 ; Rise       ; clk_mem         ;
;  display2[4] ; clk_mem    ; 18.004 ; 18.004 ; Rise       ; clk_mem         ;
;  display2[5] ; clk_mem    ; 17.971 ; 17.971 ; Rise       ; clk_mem         ;
;  display2[6] ; clk_mem    ; 18.191 ; 18.191 ; Rise       ; clk_mem         ;
; display3[*]  ; clk_mem    ; 18.197 ; 18.197 ; Rise       ; clk_mem         ;
;  display3[0] ; clk_mem    ; 17.904 ; 17.904 ; Rise       ; clk_mem         ;
;  display3[1] ; clk_mem    ; 18.140 ; 18.140 ; Rise       ; clk_mem         ;
;  display3[2] ; clk_mem    ; 17.950 ; 17.950 ; Rise       ; clk_mem         ;
;  display3[3] ; clk_mem    ; 18.139 ; 18.139 ; Rise       ; clk_mem         ;
;  display3[4] ; clk_mem    ; 18.182 ; 18.182 ; Rise       ; clk_mem         ;
;  display3[5] ; clk_mem    ; 18.197 ; 18.197 ; Rise       ; clk_mem         ;
;  display3[6] ; clk_mem    ; 17.960 ; 17.960 ; Rise       ; clk_mem         ;
; display4[*]  ; clk_mem    ; 19.339 ; 19.339 ; Rise       ; clk_mem         ;
;  display4[0] ; clk_mem    ; 19.339 ; 19.339 ; Rise       ; clk_mem         ;
;  display4[1] ; clk_mem    ; 19.277 ; 19.277 ; Rise       ; clk_mem         ;
;  display4[2] ; clk_mem    ; 18.230 ; 18.230 ; Rise       ; clk_mem         ;
;  display4[3] ; clk_mem    ; 19.026 ; 19.026 ; Rise       ; clk_mem         ;
;  display4[4] ; clk_mem    ; 19.019 ; 19.019 ; Rise       ; clk_mem         ;
;  display4[5] ; clk_mem    ; 19.285 ; 19.285 ; Rise       ; clk_mem         ;
;  display4[6] ; clk_mem    ; 19.005 ; 19.005 ; Rise       ; clk_mem         ;
; display5[*]  ; clk_mem    ; 19.348 ; 19.348 ; Rise       ; clk_mem         ;
;  display5[0] ; clk_mem    ; 19.348 ; 19.348 ; Rise       ; clk_mem         ;
;  display5[1] ; clk_mem    ; 19.103 ; 19.103 ; Rise       ; clk_mem         ;
;  display5[2] ; clk_mem    ; 19.317 ; 19.317 ; Rise       ; clk_mem         ;
;  display5[3] ; clk_mem    ; 19.337 ; 19.337 ; Rise       ; clk_mem         ;
;  display5[4] ; clk_mem    ; 19.127 ; 19.127 ; Rise       ; clk_mem         ;
;  display5[5] ; clk_mem    ; 19.112 ; 19.112 ; Rise       ; clk_mem         ;
;  display5[6] ; clk_mem    ; 19.093 ; 19.093 ; Rise       ; clk_mem         ;
; display6[*]  ; clk_mem    ; 18.299 ; 18.299 ; Rise       ; clk_mem         ;
;  display6[0] ; clk_mem    ; 18.282 ; 18.282 ; Rise       ; clk_mem         ;
;  display6[1] ; clk_mem    ; 18.299 ; 18.299 ; Rise       ; clk_mem         ;
;  display6[2] ; clk_mem    ; 18.077 ; 18.077 ; Rise       ; clk_mem         ;
;  display6[3] ; clk_mem    ; 18.295 ; 18.295 ; Rise       ; clk_mem         ;
;  display6[4] ; clk_mem    ; 18.082 ; 18.082 ; Rise       ; clk_mem         ;
;  display6[5] ; clk_mem    ; 18.062 ; 18.062 ; Rise       ; clk_mem         ;
;  display6[6] ; clk_mem    ; 18.057 ; 18.057 ; Rise       ; clk_mem         ;
; display7[*]  ; clk_mem    ; 20.356 ; 20.356 ; Rise       ; clk_mem         ;
;  display7[0] ; clk_mem    ; 19.889 ; 19.889 ; Rise       ; clk_mem         ;
;  display7[1] ; clk_mem    ; 20.356 ; 20.356 ; Rise       ; clk_mem         ;
;  display7[2] ; clk_mem    ; 19.760 ; 19.760 ; Rise       ; clk_mem         ;
;  display7[3] ; clk_mem    ; 19.877 ; 19.877 ; Rise       ; clk_mem         ;
;  display7[4] ; clk_mem    ; 19.116 ; 19.116 ; Rise       ; clk_mem         ;
;  display7[5] ; clk_mem    ; 19.057 ; 19.057 ; Rise       ; clk_mem         ;
;  display7[6] ; clk_mem    ; 20.238 ; 20.238 ; Rise       ; clk_mem         ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; display0[*]  ; clk        ; 5.120 ; 5.120 ; Rise       ; clk             ;
;  display0[0] ; clk        ; 6.009 ; 6.009 ; Rise       ; clk             ;
;  display0[1] ; clk        ; 5.304 ; 5.304 ; Rise       ; clk             ;
;  display0[2] ; clk        ; 5.120 ; 5.120 ; Rise       ; clk             ;
;  display0[3] ; clk        ; 5.222 ; 5.222 ; Rise       ; clk             ;
;  display0[4] ; clk        ; 5.510 ; 5.510 ; Rise       ; clk             ;
;  display0[5] ; clk        ; 5.408 ; 5.408 ; Rise       ; clk             ;
;  display0[6] ; clk        ; 5.275 ; 5.275 ; Rise       ; clk             ;
; display1[*]  ; clk        ; 5.575 ; 5.575 ; Rise       ; clk             ;
;  display1[0] ; clk        ; 5.609 ; 5.609 ; Rise       ; clk             ;
;  display1[1] ; clk        ; 5.703 ; 5.703 ; Rise       ; clk             ;
;  display1[2] ; clk        ; 5.575 ; 5.575 ; Rise       ; clk             ;
;  display1[3] ; clk        ; 5.698 ; 5.698 ; Rise       ; clk             ;
;  display1[4] ; clk        ; 5.686 ; 5.686 ; Rise       ; clk             ;
;  display1[5] ; clk        ; 5.723 ; 5.723 ; Rise       ; clk             ;
;  display1[6] ; clk        ; 5.730 ; 5.730 ; Rise       ; clk             ;
; display2[*]  ; clk        ; 5.623 ; 5.623 ; Rise       ; clk             ;
;  display2[0] ; clk        ; 5.786 ; 5.786 ; Rise       ; clk             ;
;  display2[1] ; clk        ; 5.662 ; 5.662 ; Rise       ; clk             ;
;  display2[2] ; clk        ; 5.623 ; 5.623 ; Rise       ; clk             ;
;  display2[3] ; clk        ; 5.804 ; 5.804 ; Rise       ; clk             ;
;  display2[4] ; clk        ; 5.661 ; 5.661 ; Rise       ; clk             ;
;  display2[5] ; clk        ; 5.635 ; 5.635 ; Rise       ; clk             ;
;  display2[6] ; clk        ; 5.755 ; 5.755 ; Rise       ; clk             ;
; display3[*]  ; clk        ; 5.784 ; 5.784 ; Rise       ; clk             ;
;  display3[0] ; clk        ; 5.784 ; 5.784 ; Rise       ; clk             ;
;  display3[1] ; clk        ; 5.896 ; 5.896 ; Rise       ; clk             ;
;  display3[2] ; clk        ; 5.822 ; 5.822 ; Rise       ; clk             ;
;  display3[3] ; clk        ; 5.888 ; 5.888 ; Rise       ; clk             ;
;  display3[4] ; clk        ; 5.933 ; 5.933 ; Rise       ; clk             ;
;  display3[5] ; clk        ; 5.939 ; 5.939 ; Rise       ; clk             ;
;  display3[6] ; clk        ; 5.822 ; 5.822 ; Rise       ; clk             ;
; display4[*]  ; clk        ; 5.090 ; 5.090 ; Rise       ; clk             ;
;  display4[0] ; clk        ; 5.613 ; 5.613 ; Rise       ; clk             ;
;  display4[1] ; clk        ; 5.577 ; 5.577 ; Rise       ; clk             ;
;  display4[2] ; clk        ; 5.090 ; 5.090 ; Rise       ; clk             ;
;  display4[3] ; clk        ; 5.480 ; 5.480 ; Rise       ; clk             ;
;  display4[4] ; clk        ; 5.477 ; 5.477 ; Rise       ; clk             ;
;  display4[5] ; clk        ; 5.599 ; 5.599 ; Rise       ; clk             ;
;  display4[6] ; clk        ; 5.481 ; 5.481 ; Rise       ; clk             ;
; display5[*]  ; clk        ; 5.897 ; 5.897 ; Rise       ; clk             ;
;  display5[0] ; clk        ; 6.025 ; 6.025 ; Rise       ; clk             ;
;  display5[1] ; clk        ; 5.912 ; 5.912 ; Rise       ; clk             ;
;  display5[2] ; clk        ; 5.989 ; 5.989 ; Rise       ; clk             ;
;  display5[3] ; clk        ; 6.026 ; 6.026 ; Rise       ; clk             ;
;  display5[4] ; clk        ; 5.943 ; 5.943 ; Rise       ; clk             ;
;  display5[5] ; clk        ; 5.917 ; 5.917 ; Rise       ; clk             ;
;  display5[6] ; clk        ; 5.897 ; 5.897 ; Rise       ; clk             ;
; display6[*]  ; clk        ; 5.577 ; 5.577 ; Rise       ; clk             ;
;  display6[0] ; clk        ; 5.679 ; 5.679 ; Rise       ; clk             ;
;  display6[1] ; clk        ; 5.692 ; 5.692 ; Rise       ; clk             ;
;  display6[2] ; clk        ; 5.597 ; 5.597 ; Rise       ; clk             ;
;  display6[3] ; clk        ; 5.689 ; 5.689 ; Rise       ; clk             ;
;  display6[4] ; clk        ; 5.602 ; 5.602 ; Rise       ; clk             ;
;  display6[5] ; clk        ; 5.577 ; 5.577 ; Rise       ; clk             ;
;  display6[6] ; clk        ; 5.578 ; 5.578 ; Rise       ; clk             ;
; display7[*]  ; clk        ; 5.623 ; 5.623 ; Rise       ; clk             ;
;  display7[0] ; clk        ; 5.632 ; 5.632 ; Rise       ; clk             ;
;  display7[1] ; clk        ; 5.842 ; 5.842 ; Rise       ; clk             ;
;  display7[2] ; clk        ; 6.181 ; 6.181 ; Rise       ; clk             ;
;  display7[3] ; clk        ; 5.623 ; 5.623 ; Rise       ; clk             ;
;  display7[4] ; clk        ; 5.896 ; 5.896 ; Rise       ; clk             ;
;  display7[5] ; clk        ; 5.852 ; 5.852 ; Rise       ; clk             ;
;  display7[6] ; clk        ; 5.809 ; 5.809 ; Rise       ; clk             ;
; display0[*]  ; clk_mem    ; 7.671 ; 7.671 ; Rise       ; clk_mem         ;
;  display0[0] ; clk_mem    ; 8.560 ; 8.560 ; Rise       ; clk_mem         ;
;  display0[1] ; clk_mem    ; 7.855 ; 7.855 ; Rise       ; clk_mem         ;
;  display0[2] ; clk_mem    ; 7.671 ; 7.671 ; Rise       ; clk_mem         ;
;  display0[3] ; clk_mem    ; 7.773 ; 7.773 ; Rise       ; clk_mem         ;
;  display0[4] ; clk_mem    ; 8.061 ; 8.061 ; Rise       ; clk_mem         ;
;  display0[5] ; clk_mem    ; 7.959 ; 7.959 ; Rise       ; clk_mem         ;
;  display0[6] ; clk_mem    ; 7.826 ; 7.826 ; Rise       ; clk_mem         ;
; display1[*]  ; clk_mem    ; 7.850 ; 7.850 ; Rise       ; clk_mem         ;
;  display1[0] ; clk_mem    ; 7.884 ; 7.884 ; Rise       ; clk_mem         ;
;  display1[1] ; clk_mem    ; 7.978 ; 7.978 ; Rise       ; clk_mem         ;
;  display1[2] ; clk_mem    ; 7.850 ; 7.850 ; Rise       ; clk_mem         ;
;  display1[3] ; clk_mem    ; 7.973 ; 7.973 ; Rise       ; clk_mem         ;
;  display1[4] ; clk_mem    ; 7.961 ; 7.961 ; Rise       ; clk_mem         ;
;  display1[5] ; clk_mem    ; 7.998 ; 7.998 ; Rise       ; clk_mem         ;
;  display1[6] ; clk_mem    ; 8.005 ; 8.005 ; Rise       ; clk_mem         ;
; display2[*]  ; clk_mem    ; 7.384 ; 7.384 ; Rise       ; clk_mem         ;
;  display2[0] ; clk_mem    ; 7.547 ; 7.547 ; Rise       ; clk_mem         ;
;  display2[1] ; clk_mem    ; 7.423 ; 7.423 ; Rise       ; clk_mem         ;
;  display2[2] ; clk_mem    ; 7.384 ; 7.384 ; Rise       ; clk_mem         ;
;  display2[3] ; clk_mem    ; 7.565 ; 7.565 ; Rise       ; clk_mem         ;
;  display2[4] ; clk_mem    ; 7.422 ; 7.422 ; Rise       ; clk_mem         ;
;  display2[5] ; clk_mem    ; 7.396 ; 7.396 ; Rise       ; clk_mem         ;
;  display2[6] ; clk_mem    ; 7.516 ; 7.516 ; Rise       ; clk_mem         ;
; display3[*]  ; clk_mem    ; 7.689 ; 7.689 ; Rise       ; clk_mem         ;
;  display3[0] ; clk_mem    ; 7.689 ; 7.689 ; Rise       ; clk_mem         ;
;  display3[1] ; clk_mem    ; 7.803 ; 7.803 ; Rise       ; clk_mem         ;
;  display3[2] ; clk_mem    ; 7.729 ; 7.729 ; Rise       ; clk_mem         ;
;  display3[3] ; clk_mem    ; 7.798 ; 7.798 ; Rise       ; clk_mem         ;
;  display3[4] ; clk_mem    ; 7.843 ; 7.843 ; Rise       ; clk_mem         ;
;  display3[5] ; clk_mem    ; 7.849 ; 7.849 ; Rise       ; clk_mem         ;
;  display3[6] ; clk_mem    ; 7.732 ; 7.732 ; Rise       ; clk_mem         ;
; display4[*]  ; clk_mem    ; 7.017 ; 7.017 ; Rise       ; clk_mem         ;
;  display4[0] ; clk_mem    ; 7.540 ; 7.540 ; Rise       ; clk_mem         ;
;  display4[1] ; clk_mem    ; 7.504 ; 7.504 ; Rise       ; clk_mem         ;
;  display4[2] ; clk_mem    ; 7.017 ; 7.017 ; Rise       ; clk_mem         ;
;  display4[3] ; clk_mem    ; 7.407 ; 7.407 ; Rise       ; clk_mem         ;
;  display4[4] ; clk_mem    ; 7.404 ; 7.404 ; Rise       ; clk_mem         ;
;  display4[5] ; clk_mem    ; 7.526 ; 7.526 ; Rise       ; clk_mem         ;
;  display4[6] ; clk_mem    ; 7.408 ; 7.408 ; Rise       ; clk_mem         ;
; display5[*]  ; clk_mem    ; 8.108 ; 8.108 ; Rise       ; clk_mem         ;
;  display5[0] ; clk_mem    ; 8.236 ; 8.236 ; Rise       ; clk_mem         ;
;  display5[1] ; clk_mem    ; 8.123 ; 8.123 ; Rise       ; clk_mem         ;
;  display5[2] ; clk_mem    ; 8.200 ; 8.200 ; Rise       ; clk_mem         ;
;  display5[3] ; clk_mem    ; 8.237 ; 8.237 ; Rise       ; clk_mem         ;
;  display5[4] ; clk_mem    ; 8.154 ; 8.154 ; Rise       ; clk_mem         ;
;  display5[5] ; clk_mem    ; 8.128 ; 8.128 ; Rise       ; clk_mem         ;
;  display5[6] ; clk_mem    ; 8.108 ; 8.108 ; Rise       ; clk_mem         ;
; display6[*]  ; clk_mem    ; 7.659 ; 7.659 ; Rise       ; clk_mem         ;
;  display6[0] ; clk_mem    ; 7.766 ; 7.766 ; Rise       ; clk_mem         ;
;  display6[1] ; clk_mem    ; 7.766 ; 7.766 ; Rise       ; clk_mem         ;
;  display6[2] ; clk_mem    ; 7.679 ; 7.679 ; Rise       ; clk_mem         ;
;  display6[3] ; clk_mem    ; 7.771 ; 7.771 ; Rise       ; clk_mem         ;
;  display6[4] ; clk_mem    ; 7.674 ; 7.674 ; Rise       ; clk_mem         ;
;  display6[5] ; clk_mem    ; 7.661 ; 7.661 ; Rise       ; clk_mem         ;
;  display6[6] ; clk_mem    ; 7.659 ; 7.659 ; Rise       ; clk_mem         ;
; display7[*]  ; clk_mem    ; 7.838 ; 7.838 ; Rise       ; clk_mem         ;
;  display7[0] ; clk_mem    ; 7.847 ; 7.847 ; Rise       ; clk_mem         ;
;  display7[1] ; clk_mem    ; 8.057 ; 8.057 ; Rise       ; clk_mem         ;
;  display7[2] ; clk_mem    ; 8.396 ; 8.396 ; Rise       ; clk_mem         ;
;  display7[3] ; clk_mem    ; 7.838 ; 7.838 ; Rise       ; clk_mem         ;
;  display7[4] ; clk_mem    ; 8.111 ; 8.111 ; Rise       ; clk_mem         ;
;  display7[5] ; clk_mem    ; 8.067 ; 8.067 ; Rise       ; clk_mem         ;
;  display7[6] ; clk_mem    ; 8.024 ; 8.024 ; Rise       ; clk_mem         ;
+--------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                           ; To Clock                                                                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                                                                  ; clk                                                                                                                  ; 4520504  ; 0        ; 0        ; 0        ;
; clk_mem                                                                                                              ; clk                                                                                                                  ; 44466432 ; 0        ; 0        ; 0        ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                                                                                                  ; 337696   ; 337696   ; 0        ; 0        ;
; clk                                                                                                                  ; clk_mem                                                                                                              ; 33304    ; 0        ; 0        ; 0        ;
; clk_mem                                                                                                              ; clk_mem                                                                                                              ; 311904   ; 0        ; 0        ; 0        ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem                                                                                                              ; 1670     ; 1670     ; 0        ; 0        ;
; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 144      ; 0        ; 144      ; 0        ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18       ; 18       ; 18       ; 18       ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                           ; To Clock                                                                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                                                                  ; clk                                                                                                                  ; 4520504  ; 0        ; 0        ; 0        ;
; clk_mem                                                                                                              ; clk                                                                                                                  ; 44466432 ; 0        ; 0        ; 0        ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                                                                                                  ; 337696   ; 337696   ; 0        ; 0        ;
; clk                                                                                                                  ; clk_mem                                                                                                              ; 33304    ; 0        ; 0        ; 0        ;
; clk_mem                                                                                                              ; clk_mem                                                                                                              ; 311904   ; 0        ; 0        ; 0        ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem                                                                                                              ; 1670     ; 1670     ; 0        ; 0        ;
; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 144      ; 0        ; 144      ; 0        ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18       ; 18       ; 18       ; 18       ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 8     ; 8    ;
; Unconstrained Output Ports      ; 56    ; 56   ;
; Unconstrained Output Port Paths ; 7616  ; 7616 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Feb 07 17:43:14 2017
Info: Command: quartus_sta uniciclo -c uniciclo
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uniciclo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_mem clk_mem
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  to: mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[8]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -17.566
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -17.566    -16560.020 clk 
    Info (332119):   -14.389      -611.358 clk_mem 
    Info (332119):    -3.101        -3.101 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332146): Worst-case hold slack is -2.854
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.854        -2.854 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     1.002         0.000 clk_mem 
    Info (332119):     1.956         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -397.684 clk_mem 
    Info (332119):    -1.380     -1033.380 clk 
    Info (332119):    -0.633       -13.166 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  to: mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[8]
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -8.014
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.014     -7525.800 clk 
    Info (332119):    -6.439      -288.410 clk_mem 
    Info (332119):    -1.366        -1.366 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332146): Worst-case hold slack is -1.242
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.242        -1.242 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     0.583         0.000 clk_mem 
    Info (332119):     0.947         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -397.684 clk_mem 
    Info (332119):    -1.380     -1033.380 clk 
    Info (332119):     0.051         0.000 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 331 megabytes
    Info: Processing ended: Tue Feb 07 17:43:18 2017
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


