[36m[INFO]: 
	___   ____   ___  ____   _       ____  ____     ___
	/   \ |    \ /  _]|    \ | |     /    ||    \   /  _]
	|     ||  o  )  [_ |  _  || |    |  o  ||  _  | /  [_
	|  O  ||   _/    _]|  |  || |___ |     ||  |  ||    _]
	|     ||  | |   [_ |  |  ||     ||  _  ||  |  ||   [_
	\___/ |__| |_____||__|__||_____||__|__||__|__||_____|

[37m
[36m[INFO]: Version: v0.12-4-g3f66c6e[37m
[36m[INFO]: Running non-interactively[37m
[36m[INFO]: Using design configuration at /openLANE_flow/designs/i3c_slow_counters/config.tcl[37m
[36m[INFO]: Sourcing Configurations from /openLANE_flow/designs/i3c_slow_counters/config.tcl[37m
[36m[INFO]: PDKs root directory: /home/ubuntu/openlane/pdks[37m
[36m[INFO]: PDK: sky130A[37m
[36m[INFO]: Setting PDKPATH to /home/ubuntu/openlane/pdks/sky130A[37m
[36m[INFO]: Standard Cell Library: sky130_fd_sc_hd[37m
[36m[INFO]: Sourcing Configurations from /openLANE_flow/designs/i3c_slow_counters/config.tcl[37m
[36m[INFO]: Current run directory is /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC[37m
[36m[INFO]: Preparing LEF Files[37m
[36m[INFO]: Extracting the number of available metal layers from /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd.tlef[37m
[36m[INFO]: The number of available metal layers is 6[37m
[36m[INFO]: The available metal layers are li1 met1 met2 met3 met4 met5[37m
[36m[INFO]: Merging LEF Files...[37m
mergeLef.py : Merging LEFs
sky130_ef_sc_hd__fill_12.lef: SITEs matched found: 0
sky130_ef_sc_hd__fill_12.lef: MACROs matched found: 1
sky130_ef_sc_hd__decap_12.lef: SITEs matched found: 0
sky130_ef_sc_hd__decap_12.lef: MACROs matched found: 1
sky130_fd_sc_hd.lef: SITEs matched found: 0
sky130_fd_sc_hd.lef: MACROs matched found: 437
sky130_ef_sc_hd__fakediode_2.lef: SITEs matched found: 0
sky130_ef_sc_hd__fakediode_2.lef: MACROs matched found: 1
mergeLef.py : Merging LEFs complete
[36m[INFO]: Trimming Liberty...[37m
[36m[INFO]: Generating Exclude List...[37m
[36m[INFO]: Storing configs into config.tcl ...[37m
[36m[INFO]: Preparation complete[37m
[36m[INFO]: Running Synthesis...[37m
[36m[INFO]: current step index: 1[37m

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+3621 (git sha1 84e9fa7, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /openLANE_flow/designs/i3c_slow_counters/src/sync_autonomous.v
Parsing SystemVerilog input from `/openLANE_flow/designs/i3c_slow_counters/src/sync_autonomous.v' to AST representation.
Generating RTLIL representation for module `\SYNC_AClr_S2C'.
Generating RTLIL representation for module `\SYNC_ASelfClr_LVL_S2C_Seq2'.
Generating RTLIL representation for module `\SYNC_ASelfClr_S2C_Seq2'.
Generating RTLIL representation for module `\SYNC_ASelfClr_C2S_Seq2'.
Generating RTLIL representation for module `\SYNC_S2B'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v
Parsing SystemVerilog input from `/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v' to AST representation.
Generating RTLIL representation for module `\i3c_slow_counters'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /openLANE_flow/designs/i3c_slow_counters/src/sync_support.v
Parsing SystemVerilog input from `/openLANE_flow/designs/i3c_slow_counters/src/sync_support.v' to AST representation.
Generating RTLIL representation for module `\SYNC_2PH_S2C_STATE'.
Generating RTLIL representation for module `\SYNC_2PH_LVL_S2C_STATE'.
Generating RTLIL representation for module `\SYNC_2PH_LVLH_S2C_STATE'.
Generating RTLIL representation for module `\SYNC_Pulse_S2C'.
Generating RTLIL representation for module `\SYNC_ASet_Seq2'.
Generating RTLIL representation for module `\SYNC_AClr_Seq2'.
Generating RTLIL representation for module `\SYNC_S2C'.
Generating RTLIL representation for module `\SYNC_C2S'.
Generating RTLIL representation for module `\SYNC_AClr_C2S'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /openLANE_flow/designs/i3c_slow_counters/src/i3c_params.v
Parsing SystemVerilog input from `/openLANE_flow/designs/i3c_slow_counters/src/i3c_params.v' to AST representation.
Successfully finished Verilog frontend.

5. Generating Graphviz representation of design.
Writing dot description to `/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/tmp/synthesis/hierarchy.dot'.
Dumping module i3c_slow_counters to page 1.

6. Executing HIERARCHY pass (managing design hierarchy).

6.1. Analyzing design hierarchy..
Top module:  \i3c_slow_counters
Used module:     \SYNC_S2C
Parameter \WIDTH = 1

6.2. Executing AST frontend in derive mode using pre-parsed AST for module `\SYNC_S2C'.
Parameter \WIDTH = 1
Generating RTLIL representation for module `$paramod\SYNC_S2C\WIDTH=1'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\SYNC_S2C\WIDTH=1'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\SYNC_S2C\WIDTH=1'.

6.3. Analyzing design hierarchy..
Top module:  \i3c_slow_counters
Used module:     $paramod\SYNC_S2C\WIDTH=1

6.4. Analyzing design hierarchy..
Top module:  \i3c_slow_counters
Used module:     $paramod\SYNC_S2C\WIDTH=1
Removing unused module `\SYNC_AClr_C2S'.
Removing unused module `\SYNC_C2S'.
Removing unused module `\SYNC_S2C'.
Removing unused module `\SYNC_AClr_Seq2'.
Removing unused module `\SYNC_ASet_Seq2'.
Removing unused module `\SYNC_Pulse_S2C'.
Removing unused module `\SYNC_2PH_LVLH_S2C_STATE'.
Removing unused module `\SYNC_2PH_LVL_S2C_STATE'.
Removing unused module `\SYNC_2PH_S2C_STATE'.
Removing unused module `\SYNC_S2B'.
Removing unused module `\SYNC_ASelfClr_C2S_Seq2'.
Removing unused module `\SYNC_ASelfClr_S2C_Seq2'.
Removing unused module `\SYNC_ASelfClr_LVL_S2C_Seq2'.
Removing unused module `\SYNC_AClr_S2C'.
Removed 14 unused modules.

7. Executing TRIBUF pass.

8. Executing SYNTH pass.

8.1. Executing HIERARCHY pass (managing design hierarchy).

8.1.1. Analyzing design hierarchy..
Top module:  \i3c_slow_counters
Used module:     $paramod\SYNC_S2C\WIDTH=1

8.1.2. Analyzing design hierarchy..
Top module:  \i3c_slow_counters
Used module:     $paramod\SYNC_S2C\WIDTH=1
Removed 0 unused modules.

8.2. Executing PROC pass (convert processes to netlists).

8.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 3 switch rules as full_case in process $proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:278$104 in module i3c_slow_counters.
Marked 5 switch rules as full_case in process $proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:253$87 in module i3c_slow_counters.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:232$82 in module i3c_slow_counters.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:227$78 in module i3c_slow_counters.
Marked 3 switch rules as full_case in process $proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:194$68 in module i3c_slow_counters.
Marked 3 switch rules as full_case in process $proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:182$56 in module i3c_slow_counters.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/i3c_slow_counters/src/sync_support.v:322$179 in module $paramod\SYNC_S2C\WIDTH=1.
Removed a total of 0 dead cases.

8.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 0 assignments to connections.

8.2.4. Executing PROC_INIT pass (extract init attributes).

8.2.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \RSTn in `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:278$104'.
Found async reset \RSTn in `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:253$87'.
Found async reset \RSTn in `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:232$82'.
Found async reset \RSTn in `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:227$78'.
Found async reset \RSTn in `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:194$68'.
Found async reset \RSTn in `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:182$56'.
Found async reset \rst_n in `$paramod\SYNC_S2C\WIDTH=1.$proc$/openLANE_flow/designs/i3c_slow_counters/src/sync_support.v:322$179'.

8.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:278$104'.
     1/2: $0\hj_done[0:0]
     2/2: $0\hj_cnt[1:0]
Creating decoders for process `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:253$87'.
     1/1: $0\mid_cnt[6:0]
Creating decoders for process `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:232$82'.
     1/1: $0\scl_check_idle_n[0:0]
Creating decoders for process `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:227$78'.
     1/1: $0\scl_check_idle[0:0]
Creating decoders for process `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:194$68'.
     1/3: $0\check_idle[0:0]
     2/3: $0\check_idle_n[0:0]
     3/3: $0\request_start[0:0]
Creating decoders for process `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:182$56'.
     1/1: $0\microsec_cnt[5:0]
Creating decoders for process `$paramod\SYNC_S2C\WIDTH=1.$proc$/openLANE_flow/designs/i3c_slow_counters/src/sync_support.v:322$179'.
     1/1: $0\clk_copy[0:0]

8.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).

8.2.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\i3c_slow_counters.\hj_cnt' using process `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:278$104'.
  created $adff cell `$procdff$265' with positive edge clock and negative level reset.
Creating register for signal `\i3c_slow_counters.\hj_done' using process `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:278$104'.
  created $adff cell `$procdff$266' with positive edge clock and negative level reset.
Creating register for signal `\i3c_slow_counters.\mid_cnt' using process `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:253$87'.
  created $adff cell `$procdff$267' with positive edge clock and negative level reset.
Creating register for signal `\i3c_slow_counters.\scl_check_idle_n' using process `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:232$82'.
  created $adff cell `$procdff$268' with positive edge clock and negative level reset.
Creating register for signal `\i3c_slow_counters.\scl_check_idle' using process `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:227$78'.
  created $adff cell `$procdff$269' with positive edge clock and negative level reset.
Creating register for signal `\i3c_slow_counters.\request_start' using process `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:194$68'.
  created $adff cell `$procdff$270' with positive edge clock and negative level reset.
Creating register for signal `\i3c_slow_counters.\check_idle_n' using process `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:194$68'.
  created $adff cell `$procdff$271' with positive edge clock and negative level reset.
Creating register for signal `\i3c_slow_counters.\check_idle' using process `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:194$68'.
  created $adff cell `$procdff$272' with positive edge clock and negative level reset.
Creating register for signal `\i3c_slow_counters.\microsec_cnt' using process `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:182$56'.
  created $adff cell `$procdff$273' with positive edge clock and negative level reset.
Creating register for signal `$paramod\SYNC_S2C\WIDTH=1.\clk_copy' using process `$paramod\SYNC_S2C\WIDTH=1.$proc$/openLANE_flow/designs/i3c_slow_counters/src/sync_support.v:322$179'.
  created $adff cell `$procdff$274' with positive edge clock and negative level reset.

8.2.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 7 empty switches in `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:278$104'.
Removing empty process `i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:278$104'.
Found and cleaned up 8 empty switches in `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:253$87'.
Removing empty process `i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:253$87'.
Found and cleaned up 1 empty switch in `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:232$82'.
Removing empty process `i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:232$82'.
Found and cleaned up 1 empty switch in `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:227$78'.
Removing empty process `i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:227$78'.
Found and cleaned up 3 empty switches in `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:194$68'.
Removing empty process `i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:194$68'.
Found and cleaned up 4 empty switches in `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:182$56'.
Removing empty process `i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:182$56'.
Removing empty process `$paramod\SYNC_S2C\WIDTH=1.$proc$/openLANE_flow/designs/i3c_slow_counters/src/sync_support.v:322$179'.
Cleaned up 24 empty switches.

8.3. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\SYNC_S2C\WIDTH=1.
<suppressed ~3 debug messages>

8.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_slow_counters.
<suppressed ~21 debug messages>

8.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_slow_counters..
Removed 36 unused cells and 105 unused wires.
<suppressed ~39 debug messages>

8.6. Executing CHECK pass (checking for obvious problems).
checking module i3c_slow_counters..
found and reported 0 problems.

8.7. Executing OPT pass (performing simple optimizations).

8.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_slow_counters.

8.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_slow_counters'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

8.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i3c_slow_counters..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $procmux$248: \request_start -> 1'1
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

8.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i3c_slow_counters.
    New ctrl vector for $mux cell $procmux$248: { }
  Optimizing cells in module \i3c_slow_counters.
Performed a total of 1 changes.

8.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_slow_counters'.
Removed a total of 0 cells.

8.7.6. Executing OPT_DFF pass (perform DFF optimizations).

8.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_slow_counters..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

8.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_slow_counters.

8.7.9. Rerunning OPT passes. (Maybe there is more to do..)

8.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i3c_slow_counters..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

8.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i3c_slow_counters.
Performed a total of 0 changes.

8.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_slow_counters'.
Removed a total of 0 cells.

8.7.13. Executing OPT_DFF pass (perform DFF optimizations).

8.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_slow_counters..

8.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_slow_counters.

8.7.16. Finished OPT passes. (There is nothing left to do.)

8.8. Executing FSM pass (extract and optimize FSM).

8.8.1. Executing FSM_DETECT pass (finding FSMs in design).

8.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).

8.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).

8.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_slow_counters..

8.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).

8.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

8.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

8.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

8.9. Executing OPT pass (performing simple optimizations).

8.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_slow_counters.

8.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_slow_counters'.
Removed a total of 0 cells.

8.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i3c_slow_counters..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

8.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i3c_slow_counters.
Performed a total of 0 changes.

8.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_slow_counters'.
Removed a total of 0 cells.

8.9.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$273 ($adff) from module i3c_slow_counters (D = $0\microsec_cnt[5:0], Q = \microsec_cnt).
Adding EN signal on $procdff$272 ($adff) from module i3c_slow_counters (D = $0\check_idle[0:0], Q = \check_idle).
Adding EN signal on $procdff$271 ($adff) from module i3c_slow_counters (D = $0\check_idle_n[0:0], Q = \check_idle_n).
Adding EN signal on $procdff$269 ($adff) from module i3c_slow_counters (D = $not$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:231$81_Y, Q = \scl_check_idle).
Adding EN signal on $procdff$268 ($adff) from module i3c_slow_counters (D = $not$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:236$85_Y, Q = \scl_check_idle_n).
Adding EN signal on $procdff$267 ($adff) from module i3c_slow_counters (D = $0\mid_cnt[6:0], Q = \mid_cnt).

8.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_slow_counters..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

8.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_slow_counters.
<suppressed ~1 debug messages>

8.9.9. Rerunning OPT passes. (Maybe there is more to do..)

8.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i3c_slow_counters..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

8.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i3c_slow_counters.
Performed a total of 0 changes.

8.9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_slow_counters'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

8.9.13. Executing OPT_DFF pass (perform DFF optimizations).

8.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_slow_counters..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

8.9.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_slow_counters.

8.9.16. Rerunning OPT passes. (Maybe there is more to do..)

8.9.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i3c_slow_counters..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

8.9.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i3c_slow_counters.
Performed a total of 0 changes.

8.9.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_slow_counters'.
Removed a total of 0 cells.

8.9.20. Executing OPT_DFF pass (perform DFF optimizations).

8.9.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_slow_counters..

8.9.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_slow_counters.

8.9.23. Finished OPT passes. (There is nothing left to do.)

8.10. Executing WREDUCE pass (reducing word size of cells).
Removed cell i3c_slow_counters.$procmux$214 ($mux).
Removed cell i3c_slow_counters.$procmux$227 ($mux).
Removed cell i3c_slow_counters.$procmux$221 ($mux).
Removed cell i3c_slow_counters.$procmux$217 ($mux).
Removed top 5 bits (of 6) from port B of cell i3c_slow_counters.$add$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:189$63 ($add).
Removed top 1 bits (of 2) from port B of cell i3c_slow_counters.$auto$opt_dff.cc:218:make_patterns_logic$283 ($ne).
Removed top 1 bits (of 7) from port B of cell i3c_slow_counters.$ne$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:265$96 ($ne).
Removed top 6 bits (of 7) from port B of cell i3c_slow_counters.$add$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:266$97 ($add).
Removed top 1 bits (of 7) from port B of cell i3c_slow_counters.$eq$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:275$102 ($eq).
Removed cell i3c_slow_counters.$procmux$243 ($mux).
Removed cell i3c_slow_counters.$procmux$255 ($mux).
Removed cell i3c_slow_counters.$procmux$237 ($mux).
Removed top 2 bits (of 4) from port B of cell i3c_slow_counters.$auto$opt_dff.cc:218:make_patterns_logic$276 ($ne).
Removed cell i3c_slow_counters.$procmux$260 ($mux).
Removed top 2 bits (of 5) from port B of cell i3c_slow_counters.$auto$opt_dff.cc:218:make_patterns_logic$295 ($ne).
Removed top 2 bits (of 5) from port B of cell i3c_slow_counters.$auto$opt_dff.cc:218:make_patterns_logic$293 ($ne).
Removed top 1 bits (of 3) from port B of cell i3c_slow_counters.$auto$opt_dff.cc:218:make_patterns_logic$297 ($ne).

8.11. Executing PEEPOPT pass (run peephole optimizers).

8.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_slow_counters..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

8.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module i3c_slow_counters:
  creating $macc model for $add$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:189$63 ($add).
  creating $macc model for $add$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:266$97 ($add).
  creating $alu model for $macc $add$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:266$97.
  creating $alu model for $macc $add$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:189$63.
  creating $alu cell for $add$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:189$63: $auto$alumacc.cc:485:replace_alu$301
  creating $alu cell for $add$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:266$97: $auto$alumacc.cc:485:replace_alu$304
  created 2 $alu and 0 $macc cells.

8.14. Executing SHARE pass (SAT-based resource sharing).

8.15. Executing OPT pass (performing simple optimizations).

8.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_slow_counters.
<suppressed ~1 debug messages>

8.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_slow_counters'.
Removed a total of 0 cells.

8.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i3c_slow_counters..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

8.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i3c_slow_counters.
Performed a total of 0 changes.

8.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_slow_counters'.
Removed a total of 0 cells.

8.15.6. Executing OPT_DFF pass (perform DFF optimizations).

8.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_slow_counters..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

8.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_slow_counters.

8.15.9. Rerunning OPT passes. (Maybe there is more to do..)

8.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i3c_slow_counters..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

8.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i3c_slow_counters.
Performed a total of 0 changes.

8.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_slow_counters'.
Removed a total of 0 cells.

8.15.13. Executing OPT_DFF pass (perform DFF optimizations).

8.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_slow_counters..

8.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_slow_counters.

8.15.16. Finished OPT passes. (There is nothing left to do.)

8.16. Executing MEMORY pass.

8.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

8.16.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

8.16.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_slow_counters..

8.16.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

8.16.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_slow_counters..

8.16.6. Executing MEMORY_COLLECT pass (generating $mem cells).

8.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_slow_counters..

8.18. Executing OPT pass (performing simple optimizations).

8.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_slow_counters.
<suppressed ~2 debug messages>

8.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_slow_counters'.
Removed a total of 0 cells.

8.18.3. Executing OPT_DFF pass (perform DFF optimizations).

8.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_slow_counters..

8.18.5. Finished fast OPT passes.

8.19. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

8.20. Executing OPT pass (performing simple optimizations).

8.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_slow_counters.

8.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_slow_counters'.
Removed a total of 0 cells.

8.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i3c_slow_counters..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

8.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i3c_slow_counters.
Performed a total of 0 changes.

8.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_slow_counters'.
Removed a total of 0 cells.

8.20.6. Executing OPT_SHARE pass.

8.20.7. Executing OPT_DFF pass (perform DFF optimizations).

8.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_slow_counters..

8.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_slow_counters.

8.20.10. Finished OPT passes. (There is nothing left to do.)

8.21. Executing TECHMAP pass (map to technology primitives).

8.21.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

8.21.2. Continuing TECHMAP pass.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=6\Y_WIDTH=6 for cells of type $alu.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=7\Y_WIDTH=7 for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=6 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=7 for cells of type $lcu.
No more expansions possible.
<suppressed ~428 debug messages>

8.22. Executing OPT pass (performing simple optimizations).

8.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_slow_counters.
<suppressed ~130 debug messages>

8.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_slow_counters'.
<suppressed ~132 debug messages>
Removed a total of 44 cells.

8.22.3. Executing OPT_DFF pass (perform DFF optimizations).

8.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_slow_counters..
Removed 4 unused cells and 132 unused wires.
<suppressed ~5 debug messages>

8.22.5. Finished fast OPT passes.

8.23. Executing ABC pass (technology mapping using ABC).

8.23.1. Extracting gate netlist of module `\i3c_slow_counters' to `<abc-temp-dir>/input.blif'..
Extracted 156 gates and 186 wires to a netlist network with 29 inputs and 28 outputs.

8.23.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

8.23.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        2
ABC RESULTS:            ANDNOT cells:       41
ABC RESULTS:               MUX cells:        1
ABC RESULTS:              NAND cells:       15
ABC RESULTS:               NOR cells:        6
ABC RESULTS:               NOT cells:        6
ABC RESULTS:                OR cells:       23
ABC RESULTS:             ORNOT cells:        9
ABC RESULTS:              XNOR cells:       10
ABC RESULTS:               XOR cells:        8
ABC RESULTS:        internal signals:      129
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:       28
Removing temp directory.

8.24. Executing OPT pass (performing simple optimizations).

8.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_slow_counters.
<suppressed ~1 debug messages>

8.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_slow_counters'.
Removed a total of 0 cells.

8.24.3. Executing OPT_DFF pass (perform DFF optimizations).

8.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_slow_counters..
Removed 0 unused cells and 143 unused wires.
<suppressed ~5 debug messages>

8.24.5. Finished fast OPT passes.

8.25. Executing HIERARCHY pass (managing design hierarchy).

8.25.1. Analyzing design hierarchy..
Top module:  \i3c_slow_counters

8.25.2. Analyzing design hierarchy..
Top module:  \i3c_slow_counters
Removed 0 unused modules.

8.26. Printing statistics.

=== i3c_slow_counters ===

   Number of wires:                150
   Number of wire bits:            181
   Number of public wires:          45
   Number of public wire bits:      65
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                142
     $_ANDNOT_                      41
     $_AND_                          2
     $_DFFE_PN0P_                   17
     $_DFF_PN0_                      4
     $_MUX_                          1
     $_NAND_                        15
     $_NOR_                          6
     $_NOT_                          6
     $_ORNOT_                        9
     $_OR_                          23
     $_XNOR_                        10
     $_XOR_                          8

8.27. Executing CHECK pass (checking for obvious problems).
checking module i3c_slow_counters..
found and reported 0 problems.

9. Executing SHARE pass (SAT-based resource sharing).

10. Executing OPT pass (performing simple optimizations).

10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_slow_counters.

10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_slow_counters'.
Removed a total of 0 cells.

10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i3c_slow_counters..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i3c_slow_counters.
Performed a total of 0 changes.

10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_slow_counters'.
Removed a total of 0 cells.

10.6. Executing OPT_DFF pass (perform DFF optimizations).

10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_slow_counters..

10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_slow_counters.

10.9. Finished OPT passes. (There is nothing left to do.)

11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_slow_counters..
Removed 0 unused cells and 17 unused wires.
<suppressed ~17 debug messages>

12. Printing statistics.

=== i3c_slow_counters ===

   Number of wires:                133
   Number of wire bits:            164
   Number of public wires:          28
   Number of public wire bits:      48
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                142
     $_ANDNOT_                      41
     $_AND_                          2
     $_DFFE_PN0P_                   17
     $_DFF_PN0_                      4
     $_MUX_                          1
     $_NAND_                        15
     $_NOR_                          6
     $_NOT_                          6
     $_ORNOT_                        9
     $_OR_                          23
     $_XNOR_                        10
     $_XOR_                          8

mapping tbuf

13. Executing TECHMAP pass (map to technology primitives).

13.1. Executing Verilog-2005 frontend: /home/ubuntu/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/ubuntu/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

13.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

14. Executing SIMPLEMAP pass (map simple cells to gate primitives).

15. Executing MUXCOVER pass (mapping to wider MUXes).
Covering MUX trees in module i3c_slow_counters..
  Treeifying 1 MUXes:
    Found tree with 1 MUXes at root $abc$938$new_n102_.
    Finished treeification: Found 1 trees.
  Covering trees:
    Replaced tree at $abc$938$new_n102_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
  Added a total of 0 decoder MUXes.
<suppressed ~18 debug messages>

16. Executing TECHMAP pass (map to technology primitives).

16.1. Executing Verilog-2005 frontend: /home/ubuntu/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/mux4_map.v
Parsing Verilog input from `/home/ubuntu/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/mux4_map.v' to AST representation.
Generating RTLIL representation for module `\$_MUX4_'.
Successfully finished Verilog frontend.

16.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

17. Executing SIMPLEMAP pass (map simple cells to gate primitives).

18. Executing TECHMAP pass (map to technology primitives).

18.1. Executing Verilog-2005 frontend: /home/ubuntu/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/mux2_map.v
Parsing Verilog input from `/home/ubuntu/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/mux2_map.v' to AST representation.
Generating RTLIL representation for module `\$_MUX_'.
Successfully finished Verilog frontend.

18.2. Continuing TECHMAP pass.
Using template \$_MUX_ for cells of type $_MUX_.
No more expansions possible.
<suppressed ~4 debug messages>

19. Executing SIMPLEMAP pass (map simple cells to gate primitives).

20. Executing TECHMAP pass (map to technology primitives).

20.1. Executing Verilog-2005 frontend: /home/ubuntu/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/ubuntu/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

20.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

21. Executing SIMPLEMAP pass (map simple cells to gate primitives).

22. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

22.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\i3c_slow_counters':
  mapped 21 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_2 cells.

23. Printing statistics.

=== i3c_slow_counters ===

   Number of wires:                154
   Number of wire bits:            185
   Number of public wires:          28
   Number of public wire bits:      48
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                159
     $_ANDNOT_                      41
     $_AND_                          2
     $_MUX_                         17
     $_NAND_                        15
     $_NOR_                          6
     $_NOT_                          6
     $_ORNOT_                        9
     $_OR_                          23
     $_XNOR_                        10
     $_XOR_                          8
     sky130_fd_sc_hd__dfrtp_2       21
     sky130_fd_sc_hd__mux2_1         1

[INFO]: ABC: WireLoad : S_4

24. Executing ABC pass (technology mapping using ABC).

24.1. Extracting gate netlist of module `\i3c_slow_counters' to `/tmp/yosys-abc-sJZgHf/input.blif'..
Extracted 137 gates and 167 wires to a netlist network with 30 inputs and 26 outputs.

24.1.1. Executing ABC.
Running ABC command: /build/bin/yosys-abc -s -f /tmp/yosys-abc-sJZgHf/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-sJZgHf/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-sJZgHf/input.blif 
ABC: + read_lib -w /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/tmp/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.08 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/tmp/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.12 sec
ABC: Memory =    7.77 MB. Time =     0.12 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/tmp/synthesis/yosys.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_8".
ABC: Setting output load to be 17.650000.
ABC: + read_constr /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/tmp/synthesis/yosys.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 10000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 10000 
ABC: + buffer -N 5 -S 1000.0 
ABC: Node 109 has dup fanin 63.
ABC: Node 109 has dup fanin 63.
ABC: Node 130 has dup fanin 74.
ABC: Node 130 has dup fanin 74.
ABC: Node 141 has dup fanin 15.
ABC: Node 141 has dup fanin 70.
ABC: Node 141 has dup fanin 15.
ABC: Node 141 has dup fanin 70.
ABC: Node 142 has dup fanin 16.
ABC: Node 142 has dup fanin 69.
ABC: Node 142 has dup fanin 16.
ABC: Node 142 has dup fanin 69.
ABC: + upsize -D 10000 
ABC: Current delay (2424.84 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =     91 ( 36.3 %)   Cap =  8.8 ff (  5.1 %)   Area =      656.88 ( 63.7 %)   Delay =  2200.23 ps  ( 27.5 %)               
ABC: Path  0 --      13 : 0    5 pi                      A =   0.00  Df =  15.3  -10.0 ps  S =  29.3 ps  Cin =  0.0 ff  Cout =  12.6 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      74 : 1    2 sky130_fd_sc_hd__inv_2  A =   3.75  Df =  38.9   -3.6 ps  S =  25.8 ps  Cin =  4.5 ff  Cout =   4.0 ff  Cmax = 331.4 ff  G =   85  
ABC: Path  2 --      77 : 4    3 sky130_fd_sc_hd__or4b_2 A =  10.01  Df = 747.0 -527.7 ps  S = 136.0 ps  Cin =  1.5 ff  Cout =  11.9 ff  Cmax = 265.5 ff  G =  767  
ABC: Path  3 --      78 : 1    3 sky130_fd_sc_hd__inv_2  A =   3.75  Df = 842.1 -577.1 ps  S =  61.1 ps  Cin =  4.5 ff  Cout =   8.5 ff  Cmax = 331.4 ff  G =  184  
ABC: Path  4 --      79 : 3    4 sky130_fd_sc_hd__and3_2 A =   7.51  Df =1052.8 -565.4 ps  S =  82.1 ps  Cin =  1.5 ff  Cout =  11.2 ff  Cmax = 309.5 ff  G =  719  
ABC: Path  5 --     111 : 2    3 sky130_fd_sc_hd__nor2_2 A =   6.26  Df =1128.1 -426.5 ps  S = 252.5 ps  Cin =  4.4 ff  Cout =  21.5 ff  Cmax = 141.9 ff  G =  483  
ABC: Path  6 --     115 : 2    5 sky130_fd_sc_hd__or2_2  A =   6.26  Df =1442.6 -541.8 ps  S =  84.0 ps  Cin =  1.5 ff  Cout =  13.8 ff  Cmax = 299.4 ff  G =  898  
ABC: Path  7 --     121 : 5    1 sky130_fd_sc_hd__a32o_2 A =  11.26  Df =2200.2 -308.5 ps  S = 123.3 ps  Cin =  2.3 ff  Cout =  17.6 ff  Cmax = 264.6 ff  G =  755  
ABC: Start-point = pi12 (\microsec_cnt [1]).  End-point = po10 ($auto$rtlil.cc:2290:MuxGate$1073).
ABC: + print_stats -m 
ABC: netlist                       : i/o =   30/   26  lat =    0  nd =    91  edge =    234  area =656.83  delay =10.00  lev = 10
ABC: + write_blif /tmp/yosys-abc-sJZgHf/output.blif 

24.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       29
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        1
ABC RESULTS:        internal signals:      111
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       26
Removing temp directory.

25. Executing SETUNDEF pass (replace undef values with defined constants).

26. Executing HILOMAP pass (mapping to constant drivers).

27. Executing SPLITNETS pass (splitting up multi-bit signals).

28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_slow_counters..
Removed 0 unused cells and 172 unused wires.
<suppressed ~1 debug messages>

29. Executing INSBUF pass (insert buffer cells for connected wires).

30. Executing CHECK pass (checking for obvious problems).
checking module i3c_slow_counters..
Warning: Wire i3c_slow_counters.\slow_gate is used but has no driver.
Warning: Wire i3c_slow_counters.\hold_engine is used but has no driver.
Warning: Wire i3c_slow_counters.\force_sda is used but has no driver.
Warning: Wire i3c_slow_counters.\done_60 is used but has no driver.
Warning: Wire i3c_slow_counters.\done_100 is used but has no driver.
found and reported 5 problems.

31. Printing statistics.

=== i3c_slow_counters ===

   Number of wires:                126
   Number of wire bits:            135
   Number of public wires:          39
   Number of public wire bits:      48
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                114
     sky130_fd_sc_hd__a21oi_2        1
     sky130_fd_sc_hd__a22o_2         3
     sky130_fd_sc_hd__a2bb2o_2       1
     sky130_fd_sc_hd__a31o_2         1
     sky130_fd_sc_hd__a32o_2         2
     sky130_fd_sc_hd__a41o_2         1
     sky130_fd_sc_hd__and2_2         2
     sky130_fd_sc_hd__and2b_2        1
     sky130_fd_sc_hd__and3_2         4
     sky130_fd_sc_hd__and4b_2        1
     sky130_fd_sc_hd__buf_1          4
     sky130_fd_sc_hd__conb_1         1
     sky130_fd_sc_hd__dfrtp_2       21
     sky130_fd_sc_hd__inv_2         29
     sky130_fd_sc_hd__mux2_1         1
     sky130_fd_sc_hd__nor2_2         3
     sky130_fd_sc_hd__nor3_2         2
     sky130_fd_sc_hd__o2111a_2       1
     sky130_fd_sc_hd__o211a_2        1
     sky130_fd_sc_hd__o211ai_2       1
     sky130_fd_sc_hd__o21a_2         3
     sky130_fd_sc_hd__o221a_2        2
     sky130_fd_sc_hd__o22a_2         5
     sky130_fd_sc_hd__o22ai_2        2
     sky130_fd_sc_hd__o2bb2a_2       3
     sky130_fd_sc_hd__o32a_2         3
     sky130_fd_sc_hd__or2_2          7
     sky130_fd_sc_hd__or3_2          4
     sky130_fd_sc_hd__or4_2          3
     sky130_fd_sc_hd__or4b_2         1

   Chip area for module '\i3c_slow_counters': 1223.673600

32. Executing Verilog backend.
Dumping module `\i3c_slow_counters'.

Warnings: 5 unique messages, 5 total
End of script. Logfile hash: a539fa669d, CPU: user 0.71s system 0.03s, MEM: 44.60 MB peak
Yosys 0.9+3621 (git sha1 84e9fa7, gcc 8.3.1 -fPIC -Os)
Time spent: 37% 2x abc (0 sec), 24% 4x stat (0 sec), ...
[36m[INFO]: Changing netlist from 0 to /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis.v[37m
[36m[INFO]: Running Static Timing Analysis...[37m
[36m[INFO]: current step index: 2[37m
OpenSTA 2.3.0 38b40303a8 Copyright (c) 2019, Parallax Software, Inc.
License GPLv3: GNU GPL version 3 <http://gnu.org/licenses/gpl.html>

This is free software, and you are free to change and redistribute it
under certain conditions; type `show_copying' for details. 
This program comes with ABSOLUTELY NO WARRANTY; for details type `show_warranty'.
Warning: /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib line 31, default_operating_condition ff_n40C_1v95 not found.
Warning: /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib line 32, default_operating_condition ss_100C_1v60 not found.
set_units -time ns
set clk_period_scl 20
set clk_period_slow 50
create_clock [get_ports clk_SCL_n]  -name core_clock_1  -period ${clk_period_scl}
set input_delay_value [expr ${clk_period_scl} * 0.4]
set output_delay_value [expr ${clk_period_scl} * 0.6]
create_clock [get_ports clk_SCL]  -name core_clock_2  -period ${clk_period_scl}
set input_delay_value [expr ${clk_period_scl} * 0.4]
set output_delay_value [expr ${clk_period_scl} * 0.6]
create_clock [get_ports CLK_SLOW]  -name slow_clock  -period ${clk_period_slow}
set input_delay_value [expr ${clk_period_slow} * 0.4]
set output_delay_value [expr ${clk_period_slow} * 0.6]
tns 0.00
wns 0.00
[36m[INFO]: Synthesis was successful[37m
[36m[INFO]: Running Floorplanning...[37m
[36m[INFO]: Running Initial Floorplanning...[37m
[36m[INFO]: current step index: 3[37m
OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Warning: /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib line 31, default_operating_condition tt_025C_1v80 not found.
Notice 0: Reading LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/tmp/merged_unpadded.lef
[INFO IFP-0001] Added 20 rows of 120 sites.
[INFO] Extracting DIE_AREA and CORE_AREA from the floorplan
[INFO] Floorplanned on a die area of 0.0 0.0 66.35 77.07 (microns). Saving to /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/reports/floorplan/3-verilog2def.die_area.rpt.
[INFO] Floorplanned on a core area of 5.52 10.88 60.72 65.28 (microns). Saving to /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/reports/floorplan/3-verilog2def.core_area.rpt.
[36m[INFO]: Core area width: 55.2[37m
[36m[INFO]: Core area height: 54.4[37m
[33m[WARNING]: Current core area is too small for a power grid[37m
[33m[WARNING]: Minimizing the power grid!!!![37m
[36m[INFO]: Changing layout from 0 to /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/tmp/floorplan/3-verilog2def_openroad.def[37m
[36m[INFO]: Running IO Placement...[37m
[36m[INFO]: current step index: 4[37m
OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/tmp/merged.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/tmp/merged.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/tmp/floorplan/3-verilog2def_openroad.def
Notice 0: Design: i3c_slow_counters
Notice 0:     Created 26 pins.
Notice 0:     Created 114 components and 871 component-terminals.
Notice 0:     Created 135 nets and 414 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/tmp/floorplan/3-verilog2def_openroad.def
#Macro blocks found: 0
Using 5u default boundaries offset
Random pin placement
RandomMode Even
[36m[INFO]: Changing layout from /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/tmp/floorplan/3-verilog2def_openroad.def to /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/tmp/floorplan/4-ioPlacer.def[37m
[36m[INFO]: Running Tap/Decap Insertion...[37m
[36m[INFO]: current step index: 5[37m
OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/tmp/floorplan/4-ioPlacer.def
Notice 0: Design: i3c_slow_counters
Notice 0:     Created 26 pins.
Notice 0:     Created 114 components and 871 component-terminals.
Notice 0:     Created 135 nets and 414 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/tmp/floorplan/4-ioPlacer.def
Step 1: Cut rows...
[INFO TAP-0001] Macro blocks found: 0
[INFO TAP-0002] #Original rows: 20
[INFO TAP-0003] #Cut rows: 0
Step 2: Insert endcaps...
[INFO TAP-0004] #Endcaps inserted: 40
Step 3: Insert tapcells...
[INFO TAP-0005] #Tapcells inserted: 44
[36m[INFO]: Changing layout from /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/tmp/floorplan/4-ioPlacer.def to /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/floorplan/i3c_slow_counters.floorplan.def[37m
[36m[INFO]: Taking a Screenshot of the Layout Using Klayout...[37m
[36m[INFO]: current step index: 6[37m
Using Techfile: /home/ubuntu/openlane/pdks/sky130A/libs.tech/klayout/sky130A.lyt
Using layout file: /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/floorplan/i3c_slow_counters.floorplan.def
[INFO] Reading tech file: /home/ubuntu/openlane/pdks/sky130A/libs.tech/klayout/sky130A.lyt
[INFO] Reading Layout file: /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/floorplan/i3c_slow_counters.floorplan.def
[INFO] Writing out PNG screenshot '/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/floorplan/i3c_slow_counters.floorplan.def.png'
Done
[36m[INFO]: Screenshot taken.[37m
[36m[INFO]: Power planning the following nets[37m
[36m[INFO]: Power: VPWR[37m
[36m[INFO]: Ground: VGND[37m
[36m[INFO]: Generating PDN...[37m
[36m[INFO]: current step index: 7[37m
OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Warning: /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib line 31, default_operating_condition tt_025C_1v80 not found.
Notice 0: Reading LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/floorplan/i3c_slow_counters.floorplan.def
Notice 0: Design: i3c_slow_counters
Notice 0:     Created 26 pins.
Notice 0:     Created 198 components and 1119 component-terminals.
Notice 0:     Created 135 nets and 414 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/floorplan/i3c_slow_counters.floorplan.def
[INFO] [PDNG-0016] Power Delivery Network Generator: Generating PDN
[INFO] [PDNG-0016]   config: /home/ubuntu/openlane/pdks/sky130A/libs.tech/openlane/common_pdn.tcl
[INFO] [PDNG-0008] Design Name is i3c_slow_counters
[INFO] [PDNG-0009] Reading technology data
[INFO] [PDNG-0011] ****** INFO ******
Type: stdcell, grid
    Stdcell Rails
      Layer: met1 -  width: 0.480  pitch: 2.720  offset: 0.000 
    Straps
      Layer: met4 -  width: 1.600  pitch: 18.400  offset: 9.200 
      Layer: met5 -  width: 1.600  pitch: 18.133  offset: 9.067 
    Connect: {met4 met5} {met1 met4}
Type: macro, macro_1
    Macro orientation: R0 R180 MX MY R90 R270 MXR90 MYR90
    Straps
    Connect: {met4_PIN_ver met5}
[INFO] [PDNG-0012] **** END INFO ****
[INFO] [PDNG-0013] Inserting stdcell grid - grid
[INFO] [PDNG-0015] Writing to database
[WARNING PSM-0016] Voltage pad location (vsrc) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0019] Voltage on net VPWR is not explicitly set.
[WARNING PSM-0022] Using voltage 0.000V for VDD network.
[INFO PSM-0026] Creating G matrix.
[INFO PSM-0028] Extracting power stripes on net VPWR.
[WARNING PSM-0030] Vsrc location at (5.520um, 10.880um) and size =10.000um, is not located on a power stripe. Moving to closest stripe at (5.400um, 19.707um).
[INFO PSM-0031] Number of nodes on net VPWR = 475.
[INFO PSM-0037] G matrix created sucessfully.
[INFO PSM-0040] Connection between all PDN nodes established in net VPWR.
[WARNING PSM-0016] Voltage pad location (vsrc) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0019] Voltage on net VGND is not explicitly set.
[WARNING PSM-0021] Using voltage 0.000V for ground network.
[INFO PSM-0026] Creating G matrix.
[INFO PSM-0028] Extracting power stripes on net VGND.
[WARNING PSM-0030] Vsrc location at (5.520um, 10.880um) and size =10.000um, is not located on a power stripe. Moving to closest stripe at (5.400um, 28.773um).
[INFO PSM-0031] Number of nodes on net VGND = 328.
[INFO PSM-0037] G matrix created sucessfully.
[INFO PSM-0040] Connection between all PDN nodes established in net VGND.
[36m[INFO]: PDN generation was successful.[37m
[36m[INFO]: Changing layout from /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/floorplan/i3c_slow_counters.floorplan.def to /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/tmp/floorplan/7-pdn.def[37m
[36m[INFO]: Running Placement...[37m
[36m[INFO]: Running Global Placement...[37m
[36m[INFO]: current step index: 8[37m
OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/tmp/floorplan/7-pdn.def
Notice 0: Design: i3c_slow_counters
Notice 0:     Created 28 pins.
Notice 0:     Created 198 components and 1119 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 135 nets and 414 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/tmp/floorplan/7-pdn.def
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: 460 2720
[INFO GPL-0004] CoreAreaLxLy: 5520 10880
[INFO GPL-0005] CoreAreaUxUy: 60720 65280
[INFO GPL-0006] NumInstances: 198
[INFO GPL-0007] NumPlaceInstances: 114
[INFO GPL-0008] NumFixedInstances: 84
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 135
[INFO GPL-0011] NumPins: 440
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 66350 77070
[INFO GPL-0014] CoreAreaLxLy: 5520 10880
[INFO GPL-0015] CoreAreaUxUy: 60720 65280
[INFO GPL-0016] CoreArea: 3002880000
[INFO GPL-0017] NonPlaceInstsArea: 205196800
[INFO GPL-0018] PlaceInstsArea: 1223673600
[INFO GPL-0019] Util(%): 43.74
[INFO GPL-0020] StdInstsArea: 1223673600
[INFO GPL-0021] MacroInstsArea: 0
Begin InitialPlace
[InitialPlace]  Iter: 1 CG Error: 0.00000003 HPWL: 2261440
[InitialPlace]  Iter: 2 CG Error: 0.00000008 HPWL: 1977508
[InitialPlace]  Iter: 3 CG Error: 0.00000009 HPWL: 1966113
[InitialPlace]  Iter: 4 CG Error: 0.00000009 HPWL: 1960288
[InitialPlace]  Iter: 5 CG Error: 0.00000009 HPWL: 1956840
End InitialPlace
[INFO GPL-0031] FillerInit: NumGCells: 117
[INFO GPL-0032] FillerInit: NumGNets: 135
[INFO GPL-0033] FillerInit: NumGPins: 440
[INFO GPL-0023] TargetDensity: 0.45
[INFO GPL-0024] AveragePlaceInstArea: 10733978
[INFO GPL-0025] IdealBinArea: 23853286
[INFO GPL-0026] IdealBinCnt: 125
[INFO GPL-0027] TotalBinArea: 3002880000
[INFO GPL-0028] BinCnt: 8 8
[INFO GPL-0029] BinSize: 6900 6800
[INFO GPL-0030] NumBins: 64
Begin NesterovInit
End NesterovInit
[NesterovSolve] Iter: 1 overflow: 0.802426 HPWL: 1167352
[NesterovSolve] Iter: 10 overflow: 0.721814 HPWL: 1297500
[NesterovSolve] Iter: 20 overflow: 0.722796 HPWL: 1296433
[NesterovSolve] Iter: 30 overflow: 0.725212 HPWL: 1296643
[NesterovSolve] Iter: 40 overflow: 0.725577 HPWL: 1296326
[NesterovSolve] Iter: 50 overflow: 0.725375 HPWL: 1296440
[NesterovSolve] Iter: 60 overflow: 0.725276 HPWL: 1296302
[NesterovSolve] Iter: 70 overflow: 0.72525 HPWL: 1296090
[NesterovSolve] Iter: 80 overflow: 0.725093 HPWL: 1296199
[NesterovSolve] Iter: 90 overflow: 0.724728 HPWL: 1296603
[NesterovSolve] Iter: 100 overflow: 0.724222 HPWL: 1296999
[NesterovSolve] Iter: 110 overflow: 0.723307 HPWL: 1297519
[NesterovSolve] Iter: 120 overflow: 0.721242 HPWL: 1298381
[NesterovSolve] Iter: 130 overflow: 0.717584 HPWL: 1299753
[NesterovSolve] Iter: 140 overflow: 0.71141 HPWL: 1301792
[NesterovSolve] Iter: 150 overflow: 0.699867 HPWL: 1305788
[NesterovSolve] Iter: 160 overflow: 0.687652 HPWL: 1312832
[NesterovSolve] Iter: 170 overflow: 0.670233 HPWL: 1326866
[NesterovSolve] Iter: 180 overflow: 0.659679 HPWL: 1345850
[NesterovSolve] Iter: 190 overflow: 0.646694 HPWL: 1373157
[NesterovSolve] Iter: 200 overflow: 0.605922 HPWL: 1396501
[NesterovSolve] Iter: 210 overflow: 0.570438 HPWL: 1427069
[NesterovSolve] Iter: 220 overflow: 0.533939 HPWL: 1472041
[NesterovSolve] Iter: 230 overflow: 0.491407 HPWL: 1506145
[NesterovSolve] Iter: 240 overflow: 0.468087 HPWL: 1562367
[NesterovSolve] Iter: 250 overflow: 0.428066 HPWL: 1599591
[NesterovSolve] Iter: 260 overflow: 0.395725 HPWL: 1643126
[NesterovSolve] Iter: 270 overflow: 0.361005 HPWL: 1685306
[NesterovSolve] Iter: 280 overflow: 0.317448 HPWL: 1719366
[NesterovSolve] Iter: 290 overflow: 0.277508 HPWL: 1758570
[NesterovSolve] Iter: 300 overflow: 0.238435 HPWL: 1791935
[NesterovSolve] Iter: 310 overflow: 0.200826 HPWL: 1832182
[NesterovSolve] Iter: 320 overflow: 0.166627 HPWL: 1869618
[NesterovSolve] Iter: 330 overflow: 0.139465 HPWL: 1894197
[NesterovSolve] Iter: 340 overflow: 0.116562 HPWL: 1922082
[NesterovSolve] Finished with Overflow: 0.099623
Warning: /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib line 32, default_operating_condition ss_100C_1v60 not found.
Warning: /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib line 31, default_operating_condition ff_n40C_1v95 not found.
set_units -time ns
set clk_period_scl 20
set clk_period_slow 50
create_clock [get_ports clk_SCL_n]  -name core_clock_1  -period ${clk_period_scl}
set input_delay_value [expr ${clk_period_scl} * 0.4]
set output_delay_value [expr ${clk_period_scl} * 0.6]
create_clock [get_ports clk_SCL]  -name core_clock_2  -period ${clk_period_scl}
set input_delay_value [expr ${clk_period_scl} * 0.4]
set output_delay_value [expr ${clk_period_scl} * 0.6]
create_clock [get_ports CLK_SLOW]  -name slow_clock  -period ${clk_period_slow}
set input_delay_value [expr ${clk_period_slow} * 0.4]
set output_delay_value [expr ${clk_period_slow} * 0.6]
No paths found.
Startpoint: _184_ (rising edge-triggered flip-flop clocked by slow_clock)
Endpoint: _192_ (rising edge-triggered flip-flop clocked by core_clock_1)
Path Group: core_clock_1
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock slow_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _184_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.04    0.21    0.21 ^ _184_/Q (sky130_fd_sc_hd__dfrtp_2)
     3    0.01                           check_idle_n (net)
                  0.04    0.00    0.21 ^ _137_/A (sky130_fd_sc_hd__buf_1)
                  0.03    0.05    0.26 ^ _137_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _013_ (net)
                  0.03    0.00    0.26 ^ _192_/D (sky130_fd_sc_hd__dfrtp_2)
                                  0.26   data arrival time

                  0.00    0.00    0.00   clock core_clock_1 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _192_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.26   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: _185_ (rising edge-triggered flip-flop clocked by slow_clock)
Endpoint: _200_ (rising edge-triggered flip-flop clocked by core_clock_2)
Path Group: core_clock_2
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock slow_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _185_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.04    0.21    0.21 ^ _185_/Q (sky130_fd_sc_hd__dfrtp_2)
     3    0.01                           check_idle (net)
                  0.04    0.00    0.21 ^ _177_/A (sky130_fd_sc_hd__buf_1)
                  0.03    0.05    0.26 ^ _177_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _021_ (net)
                  0.03    0.00    0.26 ^ _200_/D (sky130_fd_sc_hd__dfrtp_2)
                                  0.26   data arrival time

                  0.00    0.00    0.00   clock core_clock_2 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _200_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.26   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: _200_ (rising edge-triggered flip-flop clocked by core_clock_2)
Endpoint: _181_ (rising edge-triggered flip-flop clocked by slow_clock)
Path Group: slow_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock_2 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _200_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.02    0.20    0.20 ^ _200_/Q (sky130_fd_sc_hd__dfrtp_2)
     1    0.00                           sync_idle_check.scl_data (net)
                  0.02    0.00    0.20 ^ _181_/D (sky130_fd_sc_hd__dfrtp_2)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock slow_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _181_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.22   slack (MET)


Startpoint: _184_ (rising edge-triggered flip-flop clocked by slow_clock)
Endpoint: _192_ (rising edge-triggered flip-flop clocked by core_clock_1)
Path Group: core_clock_1
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00   50.00   50.00   clock slow_clock (rise edge)
                          0.00   50.00   clock network delay (ideal)
                  0.00    0.00   50.00 ^ _184_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.09    0.79   50.79 v _184_/Q (sky130_fd_sc_hd__dfrtp_2)
     3    0.01                           check_idle_n (net)
                  0.09    0.00   50.79 v _137_/A (sky130_fd_sc_hd__buf_1)
                  0.05    0.17   50.96 v _137_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _013_ (net)
                  0.05    0.00   50.96 v _192_/D (sky130_fd_sc_hd__dfrtp_2)
                                 50.96   data arrival time

                  0.00   60.00   60.00   clock core_clock_1 (rise edge)
                          0.00   60.00   clock network delay (ideal)
                          0.00   60.00   clock reconvergence pessimism
                                 60.00 ^ _192_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.29   59.71   library setup time
                                 59.71   data required time
-----------------------------------------------------------------------------
                                 59.71   data required time
                                -50.96   data arrival time
-----------------------------------------------------------------------------
                                  8.75   slack (MET)


Startpoint: _185_ (rising edge-triggered flip-flop clocked by slow_clock)
Endpoint: _200_ (rising edge-triggered flip-flop clocked by core_clock_2)
Path Group: core_clock_2
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00   50.00   50.00   clock slow_clock (rise edge)
                          0.00   50.00   clock network delay (ideal)
                  0.00    0.00   50.00 ^ _185_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.09    0.79   50.79 v _185_/Q (sky130_fd_sc_hd__dfrtp_2)
     3    0.01                           check_idle (net)
                  0.09    0.00   50.79 v _177_/A (sky130_fd_sc_hd__buf_1)
                  0.05    0.17   50.96 v _177_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _021_ (net)
                  0.05    0.00   50.96 v _200_/D (sky130_fd_sc_hd__dfrtp_2)
                                 50.96   data arrival time

                  0.00   60.00   60.00   clock core_clock_2 (rise edge)
                          0.00   60.00   clock network delay (ideal)
                          0.00   60.00   clock reconvergence pessimism
                                 60.00 ^ _200_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.29   59.71   library setup time
                                 59.71   data required time
-----------------------------------------------------------------------------
                                 59.71   data required time
                                -50.96   data arrival time
-----------------------------------------------------------------------------
                                  8.75   slack (MET)


Startpoint: _192_ (rising edge-triggered flip-flop clocked by core_clock_1)
Endpoint: _182_ (rising edge-triggered flip-flop clocked by slow_clock)
Path Group: slow_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00   40.00   40.00   clock core_clock_1 (rise edge)
                          0.00   40.00   clock network delay (ideal)
                  0.00    0.00   40.00 ^ _192_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.07    0.75   40.75 v _192_/Q (sky130_fd_sc_hd__dfrtp_2)
     1    0.00                           sync_idle_check_n.scl_data (net)
                  0.07    0.00   40.75 v _182_/D (sky130_fd_sc_hd__dfrtp_2)
                                 40.75   data arrival time

                  0.00   50.00   50.00   clock slow_clock (rise edge)
                          0.00   50.00   clock network delay (ideal)
                          0.00   50.00   clock reconvergence pessimism
                                 50.00 ^ _182_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.30   49.70   library setup time
                                 49.70   data required time
-----------------------------------------------------------------------------
                                 49.70   data required time
                                -40.75   data arrival time
-----------------------------------------------------------------------------
                                  8.95   slack (MET)


No paths found.
wns 0.00
tns 0.00
[36m[INFO]: Global placement was successful[37m
[36m[INFO]: Changing layout from /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/tmp/floorplan/7-pdn.def to /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/tmp/placement/8-replace.def[37m
[36m[INFO]: Skipping OpenPhySyn Timing Optimizations.[37m
[36m[INFO]: Running Resizer Design Optimizations...[37m
[36m[INFO]: Generating Exclude List...[37m
[36m[INFO]: Creating ::env(DONT_USE_CELLS)...[37m
OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Warning: /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/tmp/resizer.lib line 32, default_operating_condition ss_100C_1v60 not found.
Notice 0: Reading LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/tmp/placement/8-replace.def
Notice 0: Design: i3c_slow_counters
Notice 0:     Created 28 pins.
Notice 0:     Created 198 components and 1119 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 135 nets and 414 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/tmp/placement/8-replace.def
set_units -time ns
set clk_period_scl 20
set clk_period_slow 50
create_clock [get_ports clk_SCL_n]  -name core_clock_1  -period ${clk_period_scl}
set input_delay_value [expr ${clk_period_scl} * 0.4]
set output_delay_value [expr ${clk_period_scl} * 0.6]
create_clock [get_ports clk_SCL]  -name core_clock_2  -period ${clk_period_scl}
set input_delay_value [expr ${clk_period_scl} * 0.4]
set output_delay_value [expr ${clk_period_scl} * 0.6]
create_clock [get_ports CLK_SLOW]  -name slow_clock  -period ${clk_period_slow}
set input_delay_value [expr ${clk_period_slow} * 0.4]
set output_delay_value [expr ${clk_period_slow} * 0.6]
[INFO RSZ-0027] Inserted 18 input buffers.
[INFO RSZ-0028] Inserted 5 output buffers.
[INFO RSZ-0034] Found 1 slew violations.
[INFO RSZ-0036] Found 1 capacitance violations.
[INFO RSZ-0038] Inserted 1 buffers in 1 nets.
[INFO RSZ-0039] Resized 80 instances.
Design Stats
--------------------------------
total instances           222
multi row instances         0
fixed instances            84
nets                      161
design area            3002.9 u^2
fixed area              205.2 u^2
movable area           1258.7 u^2
utilization                45 %
utilization padded         76 %
rows                       20
row height                2.7 u

Placement Analysis
--------------------------------
total displacement      637.3 u
average displacement      2.9 u
max displacement         28.1 u
original HPWL          2048.4 u
legalized HPWL         2488.7 u
delta HPWL                 21 %

[INFO DPL-0020] Mirrored 58 instances
[INFO DPL-0021] HPWL before            2488.7 u
[INFO DPL-0022] HPWL after             2416.3 u
[INFO DPL-0023] HPWL delta               -2.9 %
[WARNING DPL-0005] Overlap check failed (11).
 PHY_43 overlaps PHY_1
 PHY_45 overlaps PHY_3
 PHY_49 overlaps PHY_7
 PHY_53 overlaps PHY_11
 PHY_57 overlaps PHY_15
 PHY_61 overlaps PHY_19
 PHY_65 overlaps PHY_23
 PHY_69 overlaps PHY_27
 PHY_73 overlaps PHY_31
 PHY_77 overlaps PHY_35
 PHY_83 overlaps PHY_39
[36m[INFO]: Changing layout from /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/tmp/placement/8-replace.def to /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/tmp/placement/8-resizer.def[37m
[36m[INFO]: Writing Verilog...[37m
[36m[INFO]: current step index: 9[37m
OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/tmp/placement/8-resizer.def
Notice 0: Design: i3c_slow_counters
Notice 0:     Created 28 pins.
Notice 0:     Created 222 components and 1263 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 159 nets and 462 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/tmp/placement/8-resizer.def
[36m[INFO]: Changing netlist from /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis.v to /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v[37m
[36m[INFO]: Running LEC: /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v Vs. /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis.v[37m
[36m[INFO]: current step index: 10[37m

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+3621 (git sha1 84e9fa7, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Liberty frontend.
Imported 428 cell types from liberty file.

2. Executing Verilog-2005 frontend: /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v
Parsing Verilog input from `/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v' to AST representation.
Generating RTLIL representation for module `\i3c_slow_counters'.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:40: Warning: Identifier `\request_start' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:41: Warning: Identifier `\_048_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:42: Warning: Identifier `\net17' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:43: Warning: Identifier `\net18' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:44: Warning: Identifier `\_049_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:46: Warning: Identifier `\_003_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:49: Warning: Identifier `\_050_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:50: Warning: Identifier `\mid_cnt[6]' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:51: Warning: Identifier `\_051_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:52: Warning: Identifier `\mid_cnt[5]' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:53: Warning: Identifier `\_052_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:54: Warning: Identifier `\mid_cnt[4]' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:55: Warning: Identifier `\_053_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:56: Warning: Identifier `\mid_cnt[3]' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:57: Warning: Identifier `\_054_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:58: Warning: Identifier `\mid_cnt[1]' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:59: Warning: Identifier `\_055_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:60: Warning: Identifier `\mid_cnt[0]' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:61: Warning: Identifier `\_056_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:62: Warning: Identifier `\mid_cnt[2]' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:63: Warning: Identifier `\_057_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:67: Warning: Identifier `\_058_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:70: Warning: Identifier `\_059_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:74: Warning: Identifier `\_060_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:76: Warning: Identifier `\_061_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:78: Warning: Identifier `\_062_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:79: Warning: Identifier `\microsec_cnt[4]' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:80: Warning: Identifier `\_063_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:81: Warning: Identifier `\microsec_cnt[1]' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:82: Warning: Identifier `\_064_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:83: Warning: Identifier `\microsec_cnt[0]' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:84: Warning: Identifier `\_065_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:85: Warning: Identifier `\microsec_cnt[3]' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:86: Warning: Identifier `\_066_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:90: Warning: Identifier `\microsec_cnt[2]' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:91: Warning: Identifier `\_067_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:93: Warning: Identifier `\_068_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:94: Warning: Identifier `\microsec_cnt[5]' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:97: Warning: Identifier `\_069_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:101: Warning: Identifier `\_070_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:103: Warning: Identifier `\_071_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:108: Warning: Identifier `\_072_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:113: Warning: Identifier `\_073_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:118: Warning: Identifier `\_002_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:119: Warning: Identifier `\_074_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:124: Warning: Identifier `\_075_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:127: Warning: Identifier `\_076_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:129: Warning: Identifier `\_077_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:134: Warning: Identifier `\_078_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:139: Warning: Identifier `\_020_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:143: Warning: Identifier `\_079_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:145: Warning: Identifier `\_080_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:151: Warning: Identifier `\_081_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:153: Warning: Identifier `\_019_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:155: Warning: Identifier `\_082_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:160: Warning: Identifier `\_083_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:165: Warning: Identifier `\_018_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:167: Warning: Identifier `\_084_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:170: Warning: Identifier `\_085_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:176: Warning: Identifier `\_086_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:178: Warning: Identifier `\_017_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:182: Warning: Identifier `\_022_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:188: Warning: Identifier `\_023_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:190: Warning: Identifier `\_016_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:195: Warning: Identifier `\_024_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:200: Warning: Identifier `\_015_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:205: Warning: Identifier `\_014_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:206: Warning: Identifier `\check_idle_n' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:207: Warning: Identifier `\_013_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:210: Warning: Identifier `\_025_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:215: Warning: Identifier `\_026_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:220: Warning: Identifier `\_012_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:223: Warning: Identifier `\_004_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:229: Warning: Identifier `\_011_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:231: Warning: Identifier `\_027_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:235: Warning: Identifier `\_028_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:238: Warning: Identifier `\_029_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:243: Warning: Identifier `\_030_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:247: Warning: Identifier `\_031_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:251: Warning: Identifier `\_032_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:254: Warning: Identifier `\_033_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:257: Warning: Identifier `\_034_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:263: Warning: Identifier `\_010_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:269: Warning: Identifier `\_009_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:274: Warning: Identifier `\_035_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:279: Warning: Identifier `\_008_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:284: Warning: Identifier `\_007_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:285: Warning: Identifier `\net12' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:286: Warning: Identifier `\net11' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:287: Warning: Identifier `\_036_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:289: Warning: Identifier `\_037_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:291: Warning: Identifier `\_038_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:297: Warning: Identifier `\net21' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:298: Warning: Identifier `\sync_sclsda_state.clk_copy' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:300: Warning: Identifier `\net14' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:301: Warning: Identifier `\_039_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:306: Warning: Identifier `\net10' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:307: Warning: Identifier `\_040_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:308: Warning: Identifier `\sync_idle_check.clk_copy' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:309: Warning: Identifier `\_041_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:311: Warning: Identifier `\_042_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:316: Warning: Identifier `\_006_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:317: Warning: Identifier `\sync_idle_check_n.clk_copy' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:318: Warning: Identifier `\_043_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:323: Warning: Identifier `\_005_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:328: Warning: Identifier `\_044_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:330: Warning: Identifier `\_001_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:334: Warning: Identifier `\_045_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:338: Warning: Identifier `\net23' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:339: Warning: Identifier `\net16' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:340: Warning: Identifier `\net15' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:341: Warning: Identifier `\sync_sclsda_state.scl_data' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:344: Warning: Identifier `\net19' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:348: Warning: Identifier `\net20' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:349: Warning: Identifier `\check_idle' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:353: Warning: Identifier `\_046_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:358: Warning: Identifier `\_047_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:362: Warning: Identifier `\_000_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:364: Warning: Identifier `\_021_' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:365: Warning: Identifier `\net22' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:372: Warning: Identifier `\net24' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:374: Warning: Identifier `\sync_idle_check.scl_data' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:376: Warning: Identifier `\net1' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:378: Warning: Identifier `\sync_idle_check_n.scl_data' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:541: Warning: Identifier `\net2' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:543: Warning: Identifier `\net3' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:545: Warning: Identifier `\net4' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:547: Warning: Identifier `\net5' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:549: Warning: Identifier `\net6' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:551: Warning: Identifier `\net7' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:553: Warning: Identifier `\net8' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:555: Warning: Identifier `\net9' is implicitly declared.
/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v:563: Warning: Identifier `\net13' is implicitly declared.
Successfully finished Verilog frontend.

3. Executing RMPORTS pass (remove ports with no connections).
Finding unconnected ports in module \i3c_slow_counters
  removing unused port \VGND
  removing unused port \VPWR
Removed 2 unused ports.
Removing now-unused cell ports in module \i3c_slow_counters

4. Executing HIERARCHY pass (managing design hierarchy).
Entering generate mode.
Celltype: sky130_fd_sc_hd__tapvpwrvgnd_1
Generate module for cell type \sky130_fd_sc_hd__tapvpwrvgnd_1:
  module sky130_fd_sc_hd__tapvpwrvgnd_1 created.

5. Executing HIERARCHY pass (managing design hierarchy).
Entering generate mode.
Celltype: sky130_fd_sc_hd__decap_*

6. Executing HIERARCHY pass (managing design hierarchy).
Entering generate mode.
Celltype: sky130_fd_sc_hd__fill_*

7. Executing SPLITNETS pass (splitting up multi-bit signals).

8. Executing HIERARCHY pass (managing design hierarchy).

8.1. Finding top of design hierarchy..
root of   1 design levels: i3c_slow_counters   
Automatically selected i3c_slow_counters as design top module.

8.2. Analyzing design hierarchy..
Top module:  \i3c_slow_counters

8.3. Analyzing design hierarchy..
Top module:  \i3c_slow_counters
Removed 0 unused modules.

9. Executing FLATTEN pass (flatten design).

10. Printing statistics.

=== i3c_slow_counters ===

   Number of wires:                161
   Number of wire bits:            161
   Number of public wires:         161
   Number of public wire bits:     161
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                222
     sky130_fd_sc_hd__a21oi_2        1
     sky130_fd_sc_hd__a22o_1         3
     sky130_fd_sc_hd__a2bb2o_1       1
     sky130_fd_sc_hd__a31o_1         1
     sky130_fd_sc_hd__a32o_1         2
     sky130_fd_sc_hd__a41o_1         1
     sky130_fd_sc_hd__and2_1         2
     sky130_fd_sc_hd__and2b_1        1
     sky130_fd_sc_hd__and3_1         4
     sky130_fd_sc_hd__and4b_1        1
     sky130_fd_sc_hd__buf_1         20
     sky130_fd_sc_hd__buf_8          1
     sky130_fd_sc_hd__clkbuf_1       6
     sky130_fd_sc_hd__clkbuf_2       1
     sky130_fd_sc_hd__conb_1         1
     sky130_fd_sc_hd__decap_3       40
     sky130_fd_sc_hd__dfrtp_1       17
     sky130_fd_sc_hd__dfrtp_4        4
     sky130_fd_sc_hd__inv_2         29
     sky130_fd_sc_hd__mux2_1         1
     sky130_fd_sc_hd__nor2_1         3
     sky130_fd_sc_hd__nor3_1         1
     sky130_fd_sc_hd__nor3_2         1
     sky130_fd_sc_hd__o2111a_1       1
     sky130_fd_sc_hd__o211a_1        1
     sky130_fd_sc_hd__o211ai_1       1
     sky130_fd_sc_hd__o21a_1         3
     sky130_fd_sc_hd__o221a_1        1
     sky130_fd_sc_hd__o221a_2        1
     sky130_fd_sc_hd__o22a_1         5
     sky130_fd_sc_hd__o22ai_1        2
     sky130_fd_sc_hd__o2bb2a_1       3
     sky130_fd_sc_hd__o32a_1         3
     sky130_fd_sc_hd__or2_1          4
     sky130_fd_sc_hd__or2_2          3
     sky130_fd_sc_hd__or3_1          3
     sky130_fd_sc_hd__or3_4          1
     sky130_fd_sc_hd__or4_4          3
     sky130_fd_sc_hd__or4b_4         1
     sky130_fd_sc_hd__tapvpwrvgnd_1     44

Renaming module i3c_slow_counters to gold.

11. Executing Liberty frontend.
Imported 428 cell types from liberty file.

12. Executing Verilog-2005 frontend: /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis.v
Parsing Verilog input from `/openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis.v' to AST representation.
Generating RTLIL representation for module `\i3c_slow_counters'.
Successfully finished Verilog frontend.

13. Executing RMPORTS pass (remove ports with no connections).
Finding unconnected ports in module \i3c_slow_counters
  removing unused port \cf_BAMatch
Removed 1 unused ports.
Removing now-unused cell ports in module \i3c_slow_counters

14. Executing HIERARCHY pass (managing design hierarchy).
Entering generate mode.
Celltype: sky130_fd_sc_hd__tapvpwrvgnd_1

15. Executing HIERARCHY pass (managing design hierarchy).
Entering generate mode.
Celltype: sky130_fd_sc_hd__decap_*

16. Executing HIERARCHY pass (managing design hierarchy).
Entering generate mode.
Celltype: sky130_fd_sc_hd__fill_*

17. Executing SPLITNETS pass (splitting up multi-bit signals).

18. Executing HIERARCHY pass (managing design hierarchy).

18.1. Finding top of design hierarchy..
root of   1 design levels: i3c_slow_counters   
Automatically selected i3c_slow_counters as design top module.

18.2. Analyzing design hierarchy..
Top module:  \i3c_slow_counters

18.3. Analyzing design hierarchy..
Top module:  \i3c_slow_counters
Removed 0 unused modules.

19. Executing FLATTEN pass (flatten design).

20. Printing statistics.

=== i3c_slow_counters ===

   Number of wires:                135
   Number of wire bits:            135
   Number of public wires:         135
   Number of public wire bits:     135
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                114
     sky130_fd_sc_hd__a21oi_2        1
     sky130_fd_sc_hd__a22o_2         3
     sky130_fd_sc_hd__a2bb2o_2       1
     sky130_fd_sc_hd__a31o_2         1
     sky130_fd_sc_hd__a32o_2         2
     sky130_fd_sc_hd__a41o_2         1
     sky130_fd_sc_hd__and2_2         2
     sky130_fd_sc_hd__and2b_2        1
     sky130_fd_sc_hd__and3_2         4
     sky130_fd_sc_hd__and4b_2        1
     sky130_fd_sc_hd__buf_1          4
     sky130_fd_sc_hd__conb_1         1
     sky130_fd_sc_hd__dfrtp_2       21
     sky130_fd_sc_hd__inv_2         29
     sky130_fd_sc_hd__mux2_1         1
     sky130_fd_sc_hd__nor2_2         3
     sky130_fd_sc_hd__nor3_2         2
     sky130_fd_sc_hd__o2111a_2       1
     sky130_fd_sc_hd__o211a_2        1
     sky130_fd_sc_hd__o211ai_2       1
     sky130_fd_sc_hd__o21a_2         3
     sky130_fd_sc_hd__o221a_2        2
     sky130_fd_sc_hd__o22a_2         5
     sky130_fd_sc_hd__o22ai_2        2
     sky130_fd_sc_hd__o2bb2a_2       3
     sky130_fd_sc_hd__o32a_2         3
     sky130_fd_sc_hd__or2_2          7
     sky130_fd_sc_hd__or3_2          4
     sky130_fd_sc_hd__or4_2          3
     sky130_fd_sc_hd__or4b_2         1

Renaming module i3c_slow_counters to gate.

21. Executing Liberty frontend.
Imported 428 cell types from liberty file.

22. Executing EQUIV_MAKE pass (creating equiv checking module).
Presumably equivalent wires: event_pending[0]_gold (\event_pending[0]_gold), event_pending[0]_gate (\event_pending[0]_gate) -> event_pending[0]
Presumably equivalent wires: cf_BAMatch[7]_gold (\cf_BAMatch[7]_gold), cf_BAMatch[7]_gate (\cf_BAMatch[7]_gate) -> cf_BAMatch[7]
Presumably equivalent wires: cf_BAMatch[6]_gold (\cf_BAMatch[6]_gold), cf_BAMatch[6]_gate (\cf_BAMatch[6]_gate) -> cf_BAMatch[6]
Presumably equivalent wires: cf_BAMatch[5]_gold (\cf_BAMatch[5]_gold), cf_BAMatch[5]_gate (\cf_BAMatch[5]_gate) -> cf_BAMatch[5]
Presumably equivalent wires: cf_BAMatch[4]_gold (\cf_BAMatch[4]_gold), cf_BAMatch[4]_gate (\cf_BAMatch[4]_gate) -> cf_BAMatch[4]
Presumably equivalent wires: cf_BAMatch[3]_gold (\cf_BAMatch[3]_gold), cf_BAMatch[3]_gate (\cf_BAMatch[3]_gate) -> cf_BAMatch[3]
Presumably equivalent wires: cf_BAMatch[2]_gold (\cf_BAMatch[2]_gold), cf_BAMatch[2]_gate (\cf_BAMatch[2]_gate) -> cf_BAMatch[2]
Presumably equivalent wires: cf_BAMatch[1]_gold (\cf_BAMatch[1]_gold), cf_BAMatch[1]_gate (\cf_BAMatch[1]_gate) -> cf_BAMatch[1]
Presumably equivalent wires: cf_BAMatch[0]_gold (\cf_BAMatch[0]_gold), cf_BAMatch[0]_gate (\cf_BAMatch[0]_gate) -> cf_BAMatch[0]
Presumably equivalent wires: sync_idle_check_n.scl_data_gold (\sync_idle_check_n.scl_data_gold), sync_idle_check_n.scl_data_gate (\sync_idle_check_n.scl_data_gate) -> sync_idle_check_n.scl_data
Presumably equivalent wires: sync_idle_check.scl_data_gold (\sync_idle_check.scl_data_gold), sync_idle_check.scl_data_gate (\sync_idle_check.scl_data_gate) -> sync_idle_check.scl_data
Presumably equivalent wires: _021__gold (\_021__gold), _021__gate (\_021__gate) -> _021_
Presumably equivalent wires: _000__gold (\_000__gold), _000__gate (\_000__gate) -> _000_
Presumably equivalent wires: _047__gold (\_047__gold), _047__gate (\_047__gate) -> _047_
Presumably equivalent wires: _046__gold (\_046__gold), _046__gate (\_046__gate) -> _046_
Presumably equivalent wires: check_idle_gold (\check_idle_gold), check_idle_gate (\check_idle_gate) -> check_idle
Presumably equivalent wires: sync_sclsda_state.scl_data_gold (\sync_sclsda_state.scl_data_gold), sync_sclsda_state.scl_data_gate (\sync_sclsda_state.scl_data_gate) -> sync_sclsda_state.scl_data
Presumably equivalent wires: _045__gold (\_045__gold), _045__gate (\_045__gate) -> _045_
Presumably equivalent wires: _001__gold (\_001__gold), _001__gate (\_001__gate) -> _001_
Presumably equivalent wires: _044__gold (\_044__gold), _044__gate (\_044__gate) -> _044_
Presumably equivalent wires: _005__gold (\_005__gold), _005__gate (\_005__gate) -> _005_
Presumably equivalent wires: _043__gold (\_043__gold), _043__gate (\_043__gate) -> _043_
Presumably equivalent wires: sync_idle_check_n.clk_copy_gold (\sync_idle_check_n.clk_copy_gold), sync_idle_check_n.clk_copy_gate (\sync_idle_check_n.clk_copy_gate) -> sync_idle_check_n.clk_copy
Presumably equivalent wires: _006__gold (\_006__gold), _006__gate (\_006__gate) -> _006_
Presumably equivalent wires: _042__gold (\_042__gold), _042__gate (\_042__gate) -> _042_
Presumably equivalent wires: _041__gold (\_041__gold), _041__gate (\_041__gate) -> _041_
Presumably equivalent wires: sync_idle_check.clk_copy_gold (\sync_idle_check.clk_copy_gold), sync_idle_check.clk_copy_gate (\sync_idle_check.clk_copy_gate) -> sync_idle_check.clk_copy
Presumably equivalent wires: _040__gold (\_040__gold), _040__gate (\_040__gate) -> _040_
Presumably equivalent wires: _039__gold (\_039__gold), _039__gate (\_039__gate) -> _039_
Presumably equivalent wires: sync_sclsda_state.clk_copy_gold (\sync_sclsda_state.clk_copy_gold), sync_sclsda_state.clk_copy_gate (\sync_sclsda_state.clk_copy_gate) -> sync_sclsda_state.clk_copy
Presumably equivalent wires: _038__gold (\_038__gold), _038__gate (\_038__gate) -> _038_
Presumably equivalent wires: _037__gold (\_037__gold), _037__gate (\_037__gate) -> _037_
Presumably equivalent wires: _036__gold (\_036__gold), _036__gate (\_036__gate) -> _036_
Presumably equivalent wires: _007__gold (\_007__gold), _007__gate (\_007__gate) -> _007_
Presumably equivalent wires: _008__gold (\_008__gold), _008__gate (\_008__gate) -> _008_
Presumably equivalent wires: _035__gold (\_035__gold), _035__gate (\_035__gate) -> _035_
Presumably equivalent wires: _009__gold (\_009__gold), _009__gate (\_009__gate) -> _009_
Presumably equivalent wires: _010__gold (\_010__gold), _010__gate (\_010__gate) -> _010_
Presumably equivalent wires: _034__gold (\_034__gold), _034__gate (\_034__gate) -> _034_
Presumably equivalent wires: _033__gold (\_033__gold), _033__gate (\_033__gate) -> _033_
Presumably equivalent wires: _032__gold (\_032__gold), _032__gate (\_032__gate) -> _032_
Presumably equivalent wires: _031__gold (\_031__gold), _031__gate (\_031__gate) -> _031_
Presumably equivalent wires: _030__gold (\_030__gold), _030__gate (\_030__gate) -> _030_
Presumably equivalent wires: _029__gold (\_029__gold), _029__gate (\_029__gate) -> _029_
Presumably equivalent wires: _028__gold (\_028__gold), _028__gate (\_028__gate) -> _028_
Presumably equivalent wires: _027__gold (\_027__gold), _027__gate (\_027__gate) -> _027_
Presumably equivalent wires: _011__gold (\_011__gold), _011__gate (\_011__gate) -> _011_
Presumably equivalent wires: _004__gold (\_004__gold), _004__gate (\_004__gate) -> _004_
Presumably equivalent wires: _012__gold (\_012__gold), _012__gate (\_012__gate) -> _012_
Presumably equivalent wires: _026__gold (\_026__gold), _026__gate (\_026__gate) -> _026_
Presumably equivalent wires: _025__gold (\_025__gold), _025__gate (\_025__gate) -> _025_
Presumably equivalent wires: _013__gold (\_013__gold), _013__gate (\_013__gate) -> _013_
Presumably equivalent wires: check_idle_n_gold (\check_idle_n_gold), check_idle_n_gate (\check_idle_n_gate) -> check_idle_n
Presumably equivalent wires: _014__gold (\_014__gold), _014__gate (\_014__gate) -> _014_
Presumably equivalent wires: _015__gold (\_015__gold), _015__gate (\_015__gate) -> _015_
Presumably equivalent wires: _024__gold (\_024__gold), _024__gate (\_024__gate) -> _024_
Presumably equivalent wires: _016__gold (\_016__gold), _016__gate (\_016__gate) -> _016_
Presumably equivalent wires: _023__gold (\_023__gold), _023__gate (\_023__gate) -> _023_
Presumably equivalent wires: _022__gold (\_022__gold), _022__gate (\_022__gate) -> _022_
Presumably equivalent wires: _017__gold (\_017__gold), _017__gate (\_017__gate) -> _017_
Presumably equivalent wires: _086__gold (\_086__gold), _086__gate (\_086__gate) -> _086_
Presumably equivalent wires: _085__gold (\_085__gold), _085__gate (\_085__gate) -> _085_
Presumably equivalent wires: _084__gold (\_084__gold), _084__gate (\_084__gate) -> _084_
Presumably equivalent wires: _018__gold (\_018__gold), _018__gate (\_018__gate) -> _018_
Presumably equivalent wires: _083__gold (\_083__gold), _083__gate (\_083__gate) -> _083_
Presumably equivalent wires: _082__gold (\_082__gold), _082__gate (\_082__gate) -> _082_
Presumably equivalent wires: _019__gold (\_019__gold), _019__gate (\_019__gate) -> _019_
Presumably equivalent wires: _081__gold (\_081__gold), _081__gate (\_081__gate) -> _081_
Presumably equivalent wires: _080__gold (\_080__gold), _080__gate (\_080__gate) -> _080_
Presumably equivalent wires: _079__gold (\_079__gold), _079__gate (\_079__gate) -> _079_
Presumably equivalent wires: _020__gold (\_020__gold), _020__gate (\_020__gate) -> _020_
Presumably equivalent wires: _078__gold (\_078__gold), _078__gate (\_078__gate) -> _078_
Presumably equivalent wires: _077__gold (\_077__gold), _077__gate (\_077__gate) -> _077_
Presumably equivalent wires: _076__gold (\_076__gold), _076__gate (\_076__gate) -> _076_
Presumably equivalent wires: _075__gold (\_075__gold), _075__gate (\_075__gate) -> _075_
Presumably equivalent wires: _074__gold (\_074__gold), _074__gate (\_074__gate) -> _074_
Presumably equivalent wires: _002__gold (\_002__gold), _002__gate (\_002__gate) -> _002_
Presumably equivalent wires: _073__gold (\_073__gold), _073__gate (\_073__gate) -> _073_
Presumably equivalent wires: _072__gold (\_072__gold), _072__gate (\_072__gate) -> _072_
Presumably equivalent wires: _071__gold (\_071__gold), _071__gate (\_071__gate) -> _071_
Presumably equivalent wires: _070__gold (\_070__gold), _070__gate (\_070__gate) -> _070_
Presumably equivalent wires: _069__gold (\_069__gold), _069__gate (\_069__gate) -> _069_
Presumably equivalent wires: microsec_cnt[5]_gold (\microsec_cnt[5]_gold), microsec_cnt[5]_gate (\microsec_cnt[5]_gate) -> microsec_cnt[5]
Presumably equivalent wires: _068__gold (\_068__gold), _068__gate (\_068__gate) -> _068_
Presumably equivalent wires: _067__gold (\_067__gold), _067__gate (\_067__gate) -> _067_
Presumably equivalent wires: microsec_cnt[2]_gold (\microsec_cnt[2]_gold), microsec_cnt[2]_gate (\microsec_cnt[2]_gate) -> microsec_cnt[2]
Presumably equivalent wires: _066__gold (\_066__gold), _066__gate (\_066__gate) -> _066_
Presumably equivalent wires: microsec_cnt[3]_gold (\microsec_cnt[3]_gold), microsec_cnt[3]_gate (\microsec_cnt[3]_gate) -> microsec_cnt[3]
Presumably equivalent wires: _065__gold (\_065__gold), _065__gate (\_065__gate) -> _065_
Presumably equivalent wires: microsec_cnt[0]_gold (\microsec_cnt[0]_gold), microsec_cnt[0]_gate (\microsec_cnt[0]_gate) -> microsec_cnt[0]
Presumably equivalent wires: _064__gold (\_064__gold), _064__gate (\_064__gate) -> _064_
Presumably equivalent wires: microsec_cnt[1]_gold (\microsec_cnt[1]_gold), microsec_cnt[1]_gate (\microsec_cnt[1]_gate) -> microsec_cnt[1]
Presumably equivalent wires: _063__gold (\_063__gold), _063__gate (\_063__gate) -> _063_
Presumably equivalent wires: microsec_cnt[4]_gold (\microsec_cnt[4]_gold), microsec_cnt[4]_gate (\microsec_cnt[4]_gate) -> microsec_cnt[4]
Presumably equivalent wires: _062__gold (\_062__gold), _062__gate (\_062__gate) -> _062_
Presumably equivalent wires: _061__gold (\_061__gold), _061__gate (\_061__gate) -> _061_
Presumably equivalent wires: _060__gold (\_060__gold), _060__gate (\_060__gate) -> _060_
Presumably equivalent wires: _059__gold (\_059__gold), _059__gate (\_059__gate) -> _059_
Presumably equivalent wires: _058__gold (\_058__gold), _058__gate (\_058__gate) -> _058_
Presumably equivalent wires: _057__gold (\_057__gold), _057__gate (\_057__gate) -> _057_
Presumably equivalent wires: mid_cnt[2]_gold (\mid_cnt[2]_gold), mid_cnt[2]_gate (\mid_cnt[2]_gate) -> mid_cnt[2]
Presumably equivalent wires: _056__gold (\_056__gold), _056__gate (\_056__gate) -> _056_
Presumably equivalent wires: mid_cnt[0]_gold (\mid_cnt[0]_gold), mid_cnt[0]_gate (\mid_cnt[0]_gate) -> mid_cnt[0]
Presumably equivalent wires: _055__gold (\_055__gold), _055__gate (\_055__gate) -> _055_
Presumably equivalent wires: mid_cnt[1]_gold (\mid_cnt[1]_gold), mid_cnt[1]_gate (\mid_cnt[1]_gate) -> mid_cnt[1]
Presumably equivalent wires: _054__gold (\_054__gold), _054__gate (\_054__gate) -> _054_
Presumably equivalent wires: mid_cnt[3]_gold (\mid_cnt[3]_gold), mid_cnt[3]_gate (\mid_cnt[3]_gate) -> mid_cnt[3]
Presumably equivalent wires: _053__gold (\_053__gold), _053__gate (\_053__gate) -> _053_
Presumably equivalent wires: mid_cnt[4]_gold (\mid_cnt[4]_gold), mid_cnt[4]_gate (\mid_cnt[4]_gate) -> mid_cnt[4]
Presumably equivalent wires: _052__gold (\_052__gold), _052__gate (\_052__gate) -> _052_
Presumably equivalent wires: mid_cnt[5]_gold (\mid_cnt[5]_gold), mid_cnt[5]_gate (\mid_cnt[5]_gate) -> mid_cnt[5]
Presumably equivalent wires: _051__gold (\_051__gold), _051__gate (\_051__gate) -> _051_
Presumably equivalent wires: mid_cnt[6]_gold (\mid_cnt[6]_gold), mid_cnt[6]_gate (\mid_cnt[6]_gate) -> mid_cnt[6]
Presumably equivalent wires: _050__gold (\_050__gold), _050__gate (\_050__gate) -> _050_
Presumably equivalent wires: _003__gold (\_003__gold), _003__gate (\_003__gate) -> _003_
Presumably equivalent wires: _049__gold (\_049__gold), _049__gate (\_049__gate) -> _049_
Presumably equivalent wires: _048__gold (\_048__gold), _048__gate (\_048__gate) -> _048_
Presumably equivalent wires: request_start_gold (\request_start_gold), request_start_gate (\request_start_gate) -> request_start
Presumably equivalent wires: event_pending[2]_gold (\event_pending[2]_gold), event_pending[2]_gate (\event_pending[2]_gate) -> event_pending[2]
Presumably equivalent wires: event_pending[1]_gold (\event_pending[1]_gold), event_pending[1]_gate (\event_pending[1]_gate) -> event_pending[1]
Presumably equivalent wires: slow_gate_gold (\slow_gate_gold), slow_gate_gate (\slow_gate_gate) -> slow_gate
Presumably equivalent wires: run_60_gold (\run_60_gold), run_60_gate (\run_60_gate) -> run_60
Presumably equivalent wires: run_100_gold (\run_100_gold), run_100_gate (\run_100_gate) -> run_100
Presumably equivalent wires: pin_SDA_in_gold (\pin_SDA_in_gold), pin_SDA_in_gate (\pin_SDA_in_gate) -> pin_SDA_in
Presumably equivalent wires: pin_SCL_in_gold (\pin_SCL_in_gold), pin_SCL_in_gate (\pin_SCL_in_gate) -> pin_SCL_in
Presumably equivalent wires: int_in_STOP_gold (\int_in_STOP_gold), int_in_STOP_gate (\int_in_STOP_gate) -> int_in_STOP
Presumably equivalent wires: hold_engine_gold (\hold_engine_gold), hold_engine_gate (\hold_engine_gate) -> hold_engine
Presumably equivalent wires: force_sda_gold (\force_sda_gold), force_sda_gate (\force_sda_gate) -> force_sda
Presumably equivalent wires: done_60_gold (\done_60_gold), done_60_gate (\done_60_gate) -> done_60
Presumably equivalent wires: done_100_gold (\done_100_gold), done_100_gate (\done_100_gate) -> done_100
Presumably equivalent wires: clk_SCL_n_gold (\clk_SCL_n_gold), clk_SCL_n_gate (\clk_SCL_n_gate) -> clk_SCL_n
Presumably equivalent wires: clk_SCL_gold (\clk_SCL_gold), clk_SCL_gate (\clk_SCL_gate) -> clk_SCL
Presumably equivalent wires: cf_SlvEna_gold (\cf_SlvEna_gold), cf_SlvEna_gate (\cf_SlvEna_gate) -> cf_SlvEna
Presumably equivalent wires: RSTn_gold (\RSTn_gold), RSTn_gate (\RSTn_gate) -> RSTn
Presumably equivalent wires: CLK_SLOW_gold (\CLK_SLOW_gold), CLK_SLOW_gate (\CLK_SLOW_gate) -> CLK_SLOW
Presumably equivalent cells: _179__gold _179__gate (sky130_fd_sc_hd__mux2_1) -> _179_
Presumably equivalent cells: _178__gold _178__gate (sky130_fd_sc_hd__conb_1) -> _178_
Presumably equivalent cells: _170__gold _170__gate (sky130_fd_sc_hd__nor3_2) -> _170_
Presumably equivalent cells: _168__gold _168__gate (sky130_fd_sc_hd__inv_2) -> _168_
Presumably equivalent cells: _165__gold _165__gate (sky130_fd_sc_hd__inv_2) -> _165_
Presumably equivalent cells: _163__gold _163__gate (sky130_fd_sc_hd__inv_2) -> _163_
Presumably equivalent cells: _162__gold _162__gate (sky130_fd_sc_hd__inv_2) -> _162_
Presumably equivalent cells: _161__gold _161__gate (sky130_fd_sc_hd__o221a_2) -> _161_
Presumably equivalent cells: _158__gold _158__gate (sky130_fd_sc_hd__inv_2) -> _158_
Presumably equivalent cells: _157__gold _157__gate (sky130_fd_sc_hd__inv_2) -> _157_
Presumably equivalent cells: _148__gold _148__gate (sky130_fd_sc_hd__a21oi_2) -> _148_
Presumably equivalent cells: _145__gold _145__gate (sky130_fd_sc_hd__or2_2) -> _145_
Presumably equivalent cells: _143__gold _143__gate (sky130_fd_sc_hd__buf_1) -> _143_
Presumably equivalent cells: _133__gold _133__gate (sky130_fd_sc_hd__inv_2) -> _133_
Presumably equivalent cells: _130__gold _130__gate (sky130_fd_sc_hd__inv_2) -> _130_
Presumably equivalent cells: _127__gold _127__gate (sky130_fd_sc_hd__inv_2) -> _127_
Presumably equivalent cells: _124__gold _124__gate (sky130_fd_sc_hd__inv_2) -> _124_
Presumably equivalent cells: _123__gold _123__gate (sky130_fd_sc_hd__inv_2) -> _123_
Presumably equivalent cells: _121__gold _121__gate (sky130_fd_sc_hd__inv_2) -> _121_
Presumably equivalent cells: _117__gold _117__gate (sky130_fd_sc_hd__buf_1) -> _117_
Presumably equivalent cells: _111__gold _111__gate (sky130_fd_sc_hd__inv_2) -> _111_
Presumably equivalent cells: _108__gold _108__gate (sky130_fd_sc_hd__inv_2) -> _108_
Presumably equivalent cells: _106__gold _106__gate (sky130_fd_sc_hd__inv_2) -> _106_
Presumably equivalent cells: _105__gold _105__gate (sky130_fd_sc_hd__inv_2) -> _105_
Presumably equivalent cells: _104__gold _104__gate (sky130_fd_sc_hd__inv_2) -> _104_
Presumably equivalent cells: _103__gold _103__gate (sky130_fd_sc_hd__inv_2) -> _103_
Presumably equivalent cells: _102__gold _102__gate (sky130_fd_sc_hd__inv_2) -> _102_
Presumably equivalent cells: _101__gold _101__gate (sky130_fd_sc_hd__inv_2) -> _101_
Presumably equivalent cells: _099__gold _099__gate (sky130_fd_sc_hd__or2_2) -> _099_
Presumably equivalent cells: _097__gold _097__gate (sky130_fd_sc_hd__inv_2) -> _097_
Presumably equivalent cells: _096__gold _096__gate (sky130_fd_sc_hd__inv_2) -> _096_
Presumably equivalent cells: _095__gold _095__gate (sky130_fd_sc_hd__inv_2) -> _095_
Presumably equivalent cells: _094__gold _094__gate (sky130_fd_sc_hd__inv_2) -> _094_
Presumably equivalent cells: _093__gold _093__gate (sky130_fd_sc_hd__inv_2) -> _093_
Presumably equivalent cells: _092__gold _092__gate (sky130_fd_sc_hd__inv_2) -> _092_
Presumably equivalent cells: _091__gold _091__gate (sky130_fd_sc_hd__inv_2) -> _091_
Presumably equivalent cells: _089__gold _089__gate (sky130_fd_sc_hd__inv_2) -> _089_
Presumably equivalent cells: _088__gold _088__gate (sky130_fd_sc_hd__or2_2) -> _088_
Presumably equivalent cells: _087__gold _087__gate (sky130_fd_sc_hd__inv_2) -> _087_
Setting undriven nets to undef: \VPWR_gold
Setting undriven nets to undef: \VGND_gold

23. Executing HIERARCHY pass (managing design hierarchy).
Entering generate mode.
Celltype: sky130_fd_sc_hd__tapvpwrvgnd_1
Generate module for cell type \sky130_fd_sc_hd__tapvpwrvgnd_1:
  module sky130_fd_sc_hd__tapvpwrvgnd_1 created.

24. Executing HIERARCHY pass (managing design hierarchy).
Entering generate mode.
Celltype: sky130_fd_sc_hd__decap_*

25. Executing HIERARCHY pass (managing design hierarchy).
Entering generate mode.
Celltype: sky130_fd_sc_hd__fill_*

26. Executing PREP pass.

26.1. Executing HIERARCHY pass (managing design hierarchy).

26.1.1. Analyzing design hierarchy..
Top module:  \equiv

26.1.2. Analyzing design hierarchy..
Top module:  \equiv
Removing unused module `\gate'.
Removing unused module `\gold'.
Removed 2 unused modules.

26.2. Executing PROC pass (convert processes to netlists).

26.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

26.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

26.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

26.2.4. Executing PROC_INIT pass (extract init attributes).

26.2.5. Executing PROC_ARST pass (detect async resets in processes).

26.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

26.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).

26.2.8. Executing PROC_DFF pass (convert process syncs to FFs).

26.2.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

26.3. Executing FLATTEN pass (flatten design).

26.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module equiv.

26.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \equiv..

26.6. Executing CHECK pass (checking for obvious problems).
checking module equiv..
found and reported 0 problems.

26.7. Executing OPT pass (performing simple optimizations).

26.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module equiv.

26.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\equiv'.
Removed a total of 0 cells.

26.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \equiv..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

26.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \equiv.
Performed a total of 0 changes.

26.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\equiv'.
Removed a total of 0 cells.

26.7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \equiv..

26.7.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module equiv.

26.7.8. Finished OPT passes. (There is nothing left to do.)

26.8. Executing WREDUCE pass (reducing word size of cells).

26.9. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

26.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \equiv..

26.11. Executing MEMORY_COLLECT pass (generating $mem cells).

26.12. Executing OPT pass (performing simple optimizations).

26.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module equiv.

26.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\equiv'.
Removed a total of 0 cells.

26.12.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \equiv..

26.12.4. Finished fast OPT passes.

26.13. Printing statistics.

=== equiv ===

   Number of wires:                482
   Number of wire bits:            482
   Number of public wires:         431
   Number of public wire bits:     431
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                462
     $equiv                        165
     sky130_fd_sc_hd__a21oi_2        1
     sky130_fd_sc_hd__a22o_1         3
     sky130_fd_sc_hd__a22o_2         3
     sky130_fd_sc_hd__a2bb2o_1       1
     sky130_fd_sc_hd__a2bb2o_2       1
     sky130_fd_sc_hd__a31o_1         1
     sky130_fd_sc_hd__a31o_2         1
     sky130_fd_sc_hd__a32o_1         2
     sky130_fd_sc_hd__a32o_2         2
     sky130_fd_sc_hd__a41o_1         1
     sky130_fd_sc_hd__a41o_2         1
     sky130_fd_sc_hd__and2_1         2
     sky130_fd_sc_hd__and2_2         2
     sky130_fd_sc_hd__and2b_1        1
     sky130_fd_sc_hd__and2b_2        1
     sky130_fd_sc_hd__and3_1         4
     sky130_fd_sc_hd__and3_2         4
     sky130_fd_sc_hd__and4b_1        1
     sky130_fd_sc_hd__and4b_2        1
     sky130_fd_sc_hd__buf_1         22
     sky130_fd_sc_hd__buf_8          1
     sky130_fd_sc_hd__clkbuf_1       6
     sky130_fd_sc_hd__clkbuf_2       1
     sky130_fd_sc_hd__conb_1         1
     sky130_fd_sc_hd__decap_3       40
     sky130_fd_sc_hd__dfrtp_1       17
     sky130_fd_sc_hd__dfrtp_2       21
     sky130_fd_sc_hd__dfrtp_4        4
     sky130_fd_sc_hd__inv_2         29
     sky130_fd_sc_hd__mux2_1         1
     sky130_fd_sc_hd__nor2_1         3
     sky130_fd_sc_hd__nor2_2         3
     sky130_fd_sc_hd__nor3_1         1
     sky130_fd_sc_hd__nor3_2         2
     sky130_fd_sc_hd__o2111a_1       1
     sky130_fd_sc_hd__o2111a_2       1
     sky130_fd_sc_hd__o211a_1        1
     sky130_fd_sc_hd__o211a_2        1
     sky130_fd_sc_hd__o211ai_1       1
     sky130_fd_sc_hd__o211ai_2       1
     sky130_fd_sc_hd__o21a_1         3
     sky130_fd_sc_hd__o21a_2         3
     sky130_fd_sc_hd__o221a_1        1
     sky130_fd_sc_hd__o221a_2        2
     sky130_fd_sc_hd__o22a_1         5
     sky130_fd_sc_hd__o22a_2         5
     sky130_fd_sc_hd__o22ai_1        2
     sky130_fd_sc_hd__o22ai_2        2
     sky130_fd_sc_hd__o2bb2a_1       3
     sky130_fd_sc_hd__o2bb2a_2       3
     sky130_fd_sc_hd__o32a_1         3
     sky130_fd_sc_hd__o32a_2         3
     sky130_fd_sc_hd__or2_1          4
     sky130_fd_sc_hd__or2_2          7
     sky130_fd_sc_hd__or3_1          3
     sky130_fd_sc_hd__or3_2          4
     sky130_fd_sc_hd__or3_4          1
     sky130_fd_sc_hd__or4_2          3
     sky130_fd_sc_hd__or4_4          3
     sky130_fd_sc_hd__or4b_2         1
     sky130_fd_sc_hd__or4b_4         1
     sky130_fd_sc_hd__tapvpwrvgnd_1     44

26.14. Executing CHECK pass (checking for obvious problems).
checking module equiv..
found and reported 0 problems.

27. Executing EQUIV_SIMPLE pass.
Found 117 unproven $equiv cells (117 groups) in equiv:
  Trying to prove $equiv cell $auto$equiv_make.cc:251:find_same_wires$114:
    A = \done_100_gold, B = \done_100_gate, Y = \done_100
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:251:find_same_wires$113:
    A = \done_60_gold, B = \done_60_gate, Y = \done_60
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:251:find_same_wires$112:
    A = \force_sda_gold, B = \force_sda_gate, Y = \force_sda
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:251:find_same_wires$111:
    A = \hold_engine_gold, B = \hold_engine_gate, Y = \hold_engine
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:251:find_same_wires$110:
    A = \slow_gate_gold, B = \net23_gold, Y = \slow_gate
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$109:
    A = \request_start_gold, B = \request_start_gate, Y = \request_start
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$105:
    A = \_050__gold, B = \_050__gate, Y = \_050_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$104:
    A = \mid_cnt[6]_gold, B = \mid_cnt[6]_gate, Y = \mid_cnt[6]
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$102:
    A = \mid_cnt[5]_gold, B = \mid_cnt[5]_gate, Y = \mid_cnt[5]
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$100:
    A = \mid_cnt[4]_gold, B = \mid_cnt[4]_gate, Y = \mid_cnt[4]
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$98:
    A = \mid_cnt[3]_gold, B = \mid_cnt[3]_gate, Y = \mid_cnt[3]
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$96:
    A = \mid_cnt[1]_gold, B = \mid_cnt[1]_gate, Y = \mid_cnt[1]
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$94:
    A = \mid_cnt[0]_gold, B = \mid_cnt[0]_gate, Y = \mid_cnt[0]
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$92:
    A = \mid_cnt[2]_gold, B = \mid_cnt[2]_gate, Y = \mid_cnt[2]
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$90:
    A = \_058__gold, B = \_058__gate, Y = \_058_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$88:
    A = \_060__gold, B = \_060__gate, Y = \_060_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$85:
    A = \microsec_cnt[4]_gold, B = \microsec_cnt[4]_gate, Y = \microsec_cnt[4]
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$83:
    A = \microsec_cnt[1]_gold, B = \microsec_cnt[1]_gate, Y = \microsec_cnt[1]
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$81:
    A = \microsec_cnt[0]_gold, B = \microsec_cnt[0]_gate, Y = \microsec_cnt[0]
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$79:
    A = \microsec_cnt[3]_gold, B = \microsec_cnt[3]_gate, Y = \microsec_cnt[3]
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$77:
    A = \microsec_cnt[2]_gold, B = \microsec_cnt[2]_gate, Y = \microsec_cnt[2]
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$76:
    A = \_067__gold, B = \_067__gate, Y = \_067_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$74:
    A = \microsec_cnt[5]_gold, B = \microsec_cnt[5]_gate, Y = \microsec_cnt[5]
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$73:
    A = \_069__gold, B = \_069__gate, Y = \_069_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$72:
    A = \_070__gold, B = \_070__gate, Y = \_070_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$70:
    A = \_072__gold, B = \_072__gate, Y = \_072_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$69:
    A = \_073__gold, B = \_073__gate, Y = \_073_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$67:
    A = \_074__gold, B = \_074__gate, Y = \_074_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$66:
    A = \_075__gold, B = \_075__gate, Y = \_075_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$65:
    A = \_076__gold, B = \_076__gate, Y = \_076_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$63:
    A = \_078__gold, B = \_078__gate, Y = \_078_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$62:
    A = \_020__gold, B = \_020__gate, Y = \_020_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$61:
    A = \_079__gold, B = \_079__gate, Y = \_079_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$59:
    A = \_081__gold, B = \_081__gate, Y = \_081_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$56:
    A = \_083__gold, B = \_083__gate, Y = \_083_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$55:
    A = \_018__gold, B = \_018__gate, Y = \_018_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$53:
    A = \_085__gold, B = \_085__gate, Y = \_085_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$52:
    A = \_086__gold, B = \_086__gate, Y = \_086_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$50:
    A = \_022__gold, B = \_022__gate, Y = \_022_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$49:
    A = \_023__gold, B = \_023__gate, Y = \_023_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$47:
    A = \_024__gold, B = \_024__gate, Y = \_024_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$46:
    A = \_015__gold, B = \_015__gate, Y = \_015_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$45:
    A = \_014__gold, B = \_014__gate, Y = \_014_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$44:
    A = \check_idle_n_gold, B = \check_idle_n_gate, Y = \check_idle_n
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$43:
    A = \_013__gold, B = \_013__gate, Y = \_013_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$42:
    A = \_025__gold, B = \_025__gate, Y = \_025_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$41:
    A = \_026__gold, B = \_026__gate, Y = \_026_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$40:
    A = \_012__gold, B = \_012__gate, Y = \_012_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$39:
    A = \_004__gold, B = \_004__gate, Y = \_004_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$38:
    A = \_011__gold, B = \_011__gate, Y = \_011_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$36:
    A = \_028__gold, B = \_028__gate, Y = \_028_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$34:
    A = \_030__gold, B = \_030__gate, Y = \_030_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$33:
    A = \_031__gold, B = \_031__gate, Y = \_031_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$31:
    A = \_033__gold, B = \_033__gate, Y = \_033_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$30:
    A = \_034__gold, B = \_034__gate, Y = \_034_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$29:
    A = \_010__gold, B = \_010__gate, Y = \_010_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$28:
    A = \_009__gold, B = \_009__gate, Y = \_009_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$27:
    A = \_035__gold, B = \_035__gate, Y = \_035_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$26:
    A = \_008__gold, B = \_008__gate, Y = \_008_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$25:
    A = \_007__gold, B = \_007__gate, Y = \_007_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$24:
    A = \_036__gold, B = \_036__gate, Y = \_036_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$21:
    A = \sync_sclsda_state.clk_copy_gold, B = \sync_sclsda_state.clk_copy_gate, Y = \sync_sclsda_state.clk_copy
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$20:
    A = \_039__gold, B = \_039__gate, Y = \_039_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$18:
    A = \sync_idle_check.clk_copy_gold, B = \sync_idle_check.clk_copy_gate, Y = \sync_idle_check.clk_copy
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$15:
    A = \_006__gold, B = \_006__gate, Y = \_006_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$14:
    A = \sync_idle_check_n.clk_copy_gold, B = \sync_idle_check_n.clk_copy_gate, Y = \sync_idle_check_n.clk_copy
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$12:
    A = \_005__gold, B = \_005__gate, Y = \_005_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$11:
    A = \_044__gold, B = \_044__gate, Y = \_044_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$9:
    A = \_045__gold, B = \_045__gate, Y = \_045_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$8:
    A = \sync_sclsda_state.scl_data_gold, B = \sync_sclsda_state.scl_data_gate, Y = \sync_sclsda_state.scl_data
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$7:
    A = \check_idle_gold, B = \check_idle_gate, Y = \check_idle
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$6:
    A = \_046__gold, B = \_046__gate, Y = \_046_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$5:
    A = \_047__gold, B = \_047__gate, Y = \_047_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$4:
    A = \_000__gold, B = \_000__gate, Y = \_000_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$3:
    A = \_021__gold, B = \_021__gate, Y = \_021_
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$2:
    A = \sync_idle_check.scl_data_gold, B = \sync_idle_check.scl_data_gate, Y = \sync_idle_check.scl_data
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:280:find_same_wires$1:
    A = \sync_idle_check_n.scl_data_gold, B = \sync_idle_check_n.scl_data_gate, Y = \sync_idle_check_n.scl_data
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:359:find_same_cells$216:
    A = \request_start_gold, B = \request_start_gate, Y = $auto$equiv_make.cc:358:find_same_cells$215
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:359:find_same_cells$212:
    A = \net18_gold, B = \run_60, Y = $auto$equiv_make.cc:358:find_same_cells$211
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:359:find_same_cells$208:
    A = \mid_cnt[6]_gold, B = \mid_cnt[6]_gate, Y = $auto$equiv_make.cc:358:find_same_cells$207
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:359:find_same_cells$206:
    A = \mid_cnt[5]_gold, B = \mid_cnt[5]_gate, Y = $auto$equiv_make.cc:358:find_same_cells$205
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:359:find_same_cells$204:
    A = \mid_cnt[4]_gold, B = \mid_cnt[4]_gate, Y = $auto$equiv_make.cc:358:find_same_cells$203
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:359:find_same_cells$202:
    A = \mid_cnt[3]_gold, B = \mid_cnt[3]_gate, Y = $auto$equiv_make.cc:358:find_same_cells$201
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:359:find_same_cells$200:
    A = \mid_cnt[1]_gold, B = \mid_cnt[1]_gate, Y = $auto$equiv_make.cc:358:find_same_cells$199
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:359:find_same_cells$198:
    A = \mid_cnt[0]_gold, B = \mid_cnt[0]_gate, Y = $auto$equiv_make.cc:358:find_same_cells$197
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:359:find_same_cells$196:
    A = \mid_cnt[2]_gold, B = \mid_cnt[2]_gate, Y = $auto$equiv_make.cc:358:find_same_cells$195
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:359:find_same_cells$192:
    A = \_058__gold, B = \_058__gate, Y = $auto$equiv_make.cc:358:find_same_cells$191
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:359:find_same_cells$190:
    A = \_060__gold, B = \_060__gate, Y = $auto$equiv_make.cc:358:find_same_cells$189
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:359:find_same_cells$188:
    A = \_050__gold, B = \_050__gate, Y = $auto$equiv_make.cc:358:find_same_cells$187
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:359:find_same_cells$186:
    A = \microsec_cnt[4]_gold, B = \microsec_cnt[4]_gate, Y = $auto$equiv_make.cc:358:find_same_cells$185
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:359:find_same_cells$184:
    A = \microsec_cnt[1]_gold, B = \microsec_cnt[1]_gate, Y = $auto$equiv_make.cc:358:find_same_cells$183
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:359:find_same_cells$182:
    A = \microsec_cnt[0]_gold, B = \microsec_cnt[0]_gate, Y = $auto$equiv_make.cc:358:find_same_cells$181
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:359:find_same_cells$180:
    A = \microsec_cnt[3]_gold, B = \microsec_cnt[3]_gate, Y = $auto$equiv_make.cc:358:find_same_cells$179
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:359:find_same_cells$178:
    A = \_067__gold, B = \_067__gate, Y = $auto$equiv_make.cc:358:find_same_cells$177
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:359:find_same_cells$176:
    A = \net18_gold, B = \run_60, Y = $auto$equiv_make.cc:358:find_same_cells$175
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:359:find_same_cells$174:
    A = \_076__gold, B = \_076__gate, Y = $auto$equiv_make.cc:358:find_same_cells$173
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:359:find_same_cells$172:
    A = \_075__gold, B = \_075__gate, Y = $auto$equiv_make.cc:358:find_same_cells$171
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:359:find_same_cells$170:
    A = \_081__gold, B = \_081__gate, Y = $auto$equiv_make.cc:358:find_same_cells$169
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:359:find_same_cells$166:
    A = \_058__gold, B = \_058__gate, Y = $auto$equiv_make.cc:358:find_same_cells$165
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:359:find_same_cells$164:
    A = \_086__gold, B = \_086__gate, Y = $auto$equiv_make.cc:358:find_same_cells$163
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:359:find_same_cells$162:
    A = \_023__gold, B = \_023__gate, Y = $auto$equiv_make.cc:358:find_same_cells$161
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:359:find_same_cells$160:
    A = \microsec_cnt[0]_gold, B = \microsec_cnt[0]_gate, Y = $auto$equiv_make.cc:358:find_same_cells$159
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:359:find_same_cells$156:
    A = \_004__gold, B = \_004__gate, Y = $auto$equiv_make.cc:358:find_same_cells$155
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:359:find_same_cells$148:
    A = \net12_gold, B = \event_pending[1], Y = $auto$equiv_make.cc:358:find_same_cells$147
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:359:find_same_cells$146:
    A = \net11_gold, B = \event_pending[0], Y = $auto$equiv_make.cc:358:find_same_cells$145
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:359:find_same_cells$136:
    A = \net10_gold, B = \cf_SlvEna, Y = $auto$equiv_make.cc:358:find_same_cells$135
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:359:find_same_cells$134:
    A = \sync_idle_check.clk_copy_gold, B = \sync_idle_check.clk_copy_gate, Y = $auto$equiv_make.cc:358:find_same_cells$133
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:359:find_same_cells$130:
    A = \sync_idle_check_n.clk_copy_gold, B = \sync_idle_check_n.clk_copy_gate, Y = $auto$equiv_make.cc:358:find_same_cells$129
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:359:find_same_cells$128:
    A = \_044__gold, B = \_044__gate, Y = $auto$equiv_make.cc:358:find_same_cells$127
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:359:find_same_cells$122:
    A = \_044__gold, B = \_044__gate, Y = $auto$equiv_make.cc:358:find_same_cells$121
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:359:find_same_cells$124:
    A = \_045__gold, B = \_045__gate, Y = $auto$equiv_make.cc:358:find_same_cells$123
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:359:find_same_cells$120:
    A = \_004__gold, B = \_004__gate, Y = $auto$equiv_make.cc:358:find_same_cells$119
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:359:find_same_cells$126:
    A = \_031__gold, B = \_031__gate, Y = $auto$equiv_make.cc:358:find_same_cells$125
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:359:find_same_cells$138:
    A = \_039__gold, B = \_039__gate, Y = $auto$equiv_make.cc:358:find_same_cells$137
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:359:find_same_cells$142:
    A = \_036__gold, B = \_036__gate, Y = $auto$equiv_make.cc:358:find_same_cells$141
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:359:find_same_cells$152:
    A = \_031__gold, B = \_031__gate, Y = $auto$equiv_make.cc:358:find_same_cells$151
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
  Trying to prove $equiv cell $auto$equiv_make.cc:359:find_same_cells$214:
    A = \net17_gold, B = \run_100, Y = $auto$equiv_make.cc:358:find_same_cells$213
    Adding 0 new cells to the problem (0 A, 0 B, 0 shared).
    Problem size at t=10: 8 literals, 12 clauses
    Failed to prove equivalence with sequence length 0.
    No nets to continue in previous time step.
Proved 0 previously unproven $equiv cells.

28. Executing EQUIV_STATUS pass.
Found 165 $equiv cells in equiv:
  Of those cells 48 are proven and 117 are unproven.
  Unproven $equiv $auto$equiv_make.cc:251:find_same_wires$110: \slow_gate_gold \net23_gold
  Unproven $equiv $auto$equiv_make.cc:251:find_same_wires$111: \hold_engine_gold \hold_engine_gate
  Unproven $equiv $auto$equiv_make.cc:251:find_same_wires$112: \force_sda_gold \force_sda_gate
  Unproven $equiv $auto$equiv_make.cc:251:find_same_wires$113: \done_60_gold \done_60_gate
  Unproven $equiv $auto$equiv_make.cc:251:find_same_wires$114: \done_100_gold \done_100_gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$1: \sync_idle_check_n.scl_data_gold \sync_idle_check_n.scl_data_gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$100: \mid_cnt[4]_gold \mid_cnt[4]_gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$102: \mid_cnt[5]_gold \mid_cnt[5]_gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$104: \mid_cnt[6]_gold \mid_cnt[6]_gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$105: \_050__gold \_050__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$109: \request_start_gold \request_start_gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$11: \_044__gold \_044__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$12: \_005__gold \_005__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$14: \sync_idle_check_n.clk_copy_gold \sync_idle_check_n.clk_copy_gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$15: \_006__gold \_006__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$18: \sync_idle_check.clk_copy_gold \sync_idle_check.clk_copy_gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$2: \sync_idle_check.scl_data_gold \sync_idle_check.scl_data_gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$20: \_039__gold \_039__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$21: \sync_sclsda_state.clk_copy_gold \sync_sclsda_state.clk_copy_gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$24: \_036__gold \_036__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$25: \_007__gold \_007__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$26: \_008__gold \_008__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$27: \_035__gold \_035__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$28: \_009__gold \_009__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$29: \_010__gold \_010__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$3: \_021__gold \_021__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$30: \_034__gold \_034__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$31: \_033__gold \_033__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$33: \_031__gold \_031__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$34: \_030__gold \_030__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$36: \_028__gold \_028__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$38: \_011__gold \_011__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$39: \_004__gold \_004__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$4: \_000__gold \_000__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$40: \_012__gold \_012__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$41: \_026__gold \_026__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$42: \_025__gold \_025__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$43: \_013__gold \_013__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$44: \check_idle_n_gold \check_idle_n_gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$45: \_014__gold \_014__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$46: \_015__gold \_015__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$47: \_024__gold \_024__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$49: \_023__gold \_023__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$5: \_047__gold \_047__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$50: \_022__gold \_022__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$52: \_086__gold \_086__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$53: \_085__gold \_085__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$55: \_018__gold \_018__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$56: \_083__gold \_083__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$59: \_081__gold \_081__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$6: \_046__gold \_046__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$61: \_079__gold \_079__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$62: \_020__gold \_020__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$63: \_078__gold \_078__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$65: \_076__gold \_076__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$66: \_075__gold \_075__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$67: \_074__gold \_074__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$69: \_073__gold \_073__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$7: \check_idle_gold \check_idle_gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$70: \_072__gold \_072__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$72: \_070__gold \_070__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$73: \_069__gold \_069__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$74: \microsec_cnt[5]_gold \microsec_cnt[5]_gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$76: \_067__gold \_067__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$77: \microsec_cnt[2]_gold \microsec_cnt[2]_gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$79: \microsec_cnt[3]_gold \microsec_cnt[3]_gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$8: \sync_sclsda_state.scl_data_gold \sync_sclsda_state.scl_data_gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$81: \microsec_cnt[0]_gold \microsec_cnt[0]_gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$83: \microsec_cnt[1]_gold \microsec_cnt[1]_gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$85: \microsec_cnt[4]_gold \microsec_cnt[4]_gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$88: \_060__gold \_060__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$9: \_045__gold \_045__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$90: \_058__gold \_058__gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$92: \mid_cnt[2]_gold \mid_cnt[2]_gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$94: \mid_cnt[0]_gold \mid_cnt[0]_gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$96: \mid_cnt[1]_gold \mid_cnt[1]_gate
  Unproven $equiv $auto$equiv_make.cc:280:find_same_wires$98: \mid_cnt[3]_gold \mid_cnt[3]_gate
  Unproven $equiv $auto$equiv_make.cc:359:find_same_cells$120: \_004__gold \_004__gate
  Unproven $equiv $auto$equiv_make.cc:359:find_same_cells$122: \_044__gold \_044__gate
  Unproven $equiv $auto$equiv_make.cc:359:find_same_cells$124: \_045__gold \_045__gate
  Unproven $equiv $auto$equiv_make.cc:359:find_same_cells$126: \_031__gold \_031__gate
  Unproven $equiv $auto$equiv_make.cc:359:find_same_cells$128: \_044__gold \_044__gate
  Unproven $equiv $auto$equiv_make.cc:359:find_same_cells$130: \sync_idle_check_n.clk_copy_gold \sync_idle_check_n.clk_copy_gate
  Unproven $equiv $auto$equiv_make.cc:359:find_same_cells$134: \sync_idle_check.clk_copy_gold \sync_idle_check.clk_copy_gate
  Unproven $equiv $auto$equiv_make.cc:359:find_same_cells$136: \net10_gold \cf_SlvEna
  Unproven $equiv $auto$equiv_make.cc:359:find_same_cells$138: \_039__gold \_039__gate
  Unproven $equiv $auto$equiv_make.cc:359:find_same_cells$142: \_036__gold \_036__gate
  Unproven $equiv $auto$eqERROR: Found 117 unproven $equiv cells in 'equiv_status -assert'.
[31m[ERROR]: /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v.without_power_pins.v is not logically equivalent to /openLANE_flow/designs/i3c_slow_counters/runs/2nd_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_withLEC/results/synthesis/i3c_slow_counters.synthesis.v[37m
