
*** Running vivado
    with args -log bubble_sort_ip_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bubble_sort_ip_v1_0.tcl


****** Vivado v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bubble_sort_ip_v1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/college/masters/winter_2019-20/ecec661/hw4/ip_repo/edit_bubble_sort_ip_v1_0.cache/ip 
Command: synth_design -top bubble_sort_ip_v1_0 -part xc7z007sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3856 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 592.840 ; gain = 186.801
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bubble_sort_ip_v1_0' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/hdl/bubble_sort_ip_v1_0.vhd:49]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'bubble_sort_ip_v1_0_S_AXI' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/hdl/bubble_sort_ip_v1_0_S_AXI.vhd:5' bound to instance 'bubble_sort_ip_v1_0_S_AXI_inst' of component 'bubble_sort_ip_v1_0_S_AXI' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/hdl/bubble_sort_ip_v1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'bubble_sort_ip_v1_0_S_AXI' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/hdl/bubble_sort_ip_v1_0_S_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter P bound to: 50 - type: integer 
INFO: [Synth 8-3491] module 'bubble_logic' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:19' bound to instance 'B1' of component 'bubble_logic' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/hdl/bubble_sort_ip_v1_0_S_AXI.vhd:141]
INFO: [Synth 8-638] synthesizing module 'bubble_logic' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:34]
	Parameter N bound to: 32 - type: integer 
	Parameter P bound to: 50 - type: integer 
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U2' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:64]
INFO: [Synth 8-638] synthesizing module 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:27]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pe' (1#1) [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:27]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U4' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:78]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U3' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:71]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U4' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:78]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U3' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:71]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U4' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:78]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U3' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:71]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U4' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:78]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U3' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:71]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U4' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:78]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U3' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:71]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U4' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:78]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U3' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:71]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U4' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:78]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U3' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:71]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U4' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:78]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U3' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:71]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U4' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:78]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U3' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:71]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U4' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:78]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U3' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:71]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U4' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:78]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U3' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:71]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U4' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:78]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U3' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:71]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U4' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:78]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U3' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:71]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U4' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:78]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U3' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:71]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U4' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:78]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U3' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:71]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U4' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:78]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U3' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:71]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U4' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:78]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U3' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:71]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U4' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:78]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U3' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:71]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U4' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:78]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U3' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:71]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U4' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:78]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U3' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:71]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U4' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:78]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U3' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:71]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U4' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:78]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U3' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:71]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U4' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:78]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U3' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:71]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U4' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:78]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U3' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:71]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/pe.vhd:15' bound to instance 'U5' of component 'pe' [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element upload_reg was removed.  [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'bubble_logic' (2#1) [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/src/bubble_logic.vhd:34]
INFO: [Synth 8-226] default block is never used [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/hdl/bubble_sort_ip_v1_0_S_AXI.vhd:251]
INFO: [Synth 8-226] default block is never used [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/hdl/bubble_sort_ip_v1_0_S_AXI.vhd:417]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/hdl/bubble_sort_ip_v1_0_S_AXI.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'bubble_sort_ip_v1_0_S_AXI' (3#1) [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/hdl/bubble_sort_ip_v1_0_S_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'bubble_sort_ip_v1_0' (4#1) [d:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0/hdl/bubble_sort_ip_v1_0.vhd:49]
WARNING: [Synth 8-3331] design bubble_sort_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design bubble_sort_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design bubble_sort_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design bubble_sort_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design bubble_sort_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design bubble_sort_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 658.836 ; gain = 252.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 658.836 ; gain = 252.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 658.836 ; gain = 252.797
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Synth 8-802] inferred FSM for state register 'n_s_reg' in module 'pe'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               10
*
                    left |                               01 |                               00
                   right |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'n_s_reg' using encoding 'sequential' in module 'pe'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 658.836 ; gain = 252.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 60    
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 50    
	   2 Input     32 Bit        Muxes := 106   
	   5 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 50    
	   2 Input      2 Bit        Muxes := 50    
	   3 Input      1 Bit        Muxes := 50    
	   2 Input      1 Bit        Muxes := 114   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pe 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module bubble_logic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module bubble_sort_ip_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   8 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design bubble_sort_ip_v1_0 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design bubble_sort_ip_v1_0 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design bubble_sort_ip_v1_0 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design bubble_sort_ip_v1_0 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design bubble_sort_ip_v1_0 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design bubble_sort_ip_v1_0 has unconnected port s_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][0]' (FDSE) to 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][1]'
INFO: [Synth 8-3886] merging instance 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][1]' (FDSE) to 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][2]'
INFO: [Synth 8-3886] merging instance 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][2]' (FDSE) to 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][3]'
INFO: [Synth 8-3886] merging instance 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][3]' (FDSE) to 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][4]'
INFO: [Synth 8-3886] merging instance 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][4]' (FDSE) to 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][5]'
INFO: [Synth 8-3886] merging instance 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][5]' (FDSE) to 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][6]'
INFO: [Synth 8-3886] merging instance 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][6]' (FDSE) to 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][7]'
INFO: [Synth 8-3886] merging instance 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][7]' (FDSE) to 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][8]'
INFO: [Synth 8-3886] merging instance 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][8]' (FDSE) to 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][9]'
INFO: [Synth 8-3886] merging instance 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][9]' (FDSE) to 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][10]'
INFO: [Synth 8-3886] merging instance 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][10]' (FDSE) to 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][11]'
INFO: [Synth 8-3886] merging instance 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][11]' (FDSE) to 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][12]'
INFO: [Synth 8-3886] merging instance 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][12]' (FDSE) to 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][13]'
INFO: [Synth 8-3886] merging instance 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][13]' (FDSE) to 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][14]'
INFO: [Synth 8-3886] merging instance 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][14]' (FDSE) to 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][15]'
INFO: [Synth 8-3886] merging instance 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][15]' (FDSE) to 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][16]'
INFO: [Synth 8-3886] merging instance 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][16]' (FDSE) to 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][17]'
INFO: [Synth 8-3886] merging instance 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][17]' (FDSE) to 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][18]'
INFO: [Synth 8-3886] merging instance 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][18]' (FDSE) to 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][19]'
INFO: [Synth 8-3886] merging instance 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][19]' (FDSE) to 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][20]'
INFO: [Synth 8-3886] merging instance 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][20]' (FDSE) to 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][21]'
INFO: [Synth 8-3886] merging instance 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][21]' (FDSE) to 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][22]'
INFO: [Synth 8-3886] merging instance 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][22]' (FDSE) to 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][23]'
INFO: [Synth 8-3886] merging instance 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][23]' (FDSE) to 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][24]'
INFO: [Synth 8-3886] merging instance 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][24]' (FDSE) to 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][25]'
INFO: [Synth 8-3886] merging instance 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][25]' (FDSE) to 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][26]'
INFO: [Synth 8-3886] merging instance 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][26]' (FDSE) to 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][27]'
INFO: [Synth 8-3886] merging instance 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][27]' (FDSE) to 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][28]'
INFO: [Synth 8-3886] merging instance 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][28]' (FDSE) to 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][29]'
INFO: [Synth 8-3886] merging instance 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][29]' (FDSE) to 'bubble_sort_ip_v1_0_S_AXI_inst/B1/wL_reg[51][30]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\bubble_sort_ip_v1_0_S_AXI_inst/B1 /\wL_reg[51][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bubble_sort_ip_v1_0_S_AXI_inst/B1 /\wL_reg[51][31] )
INFO: [Synth 8-3886] merging instance 'bubble_sort_ip_v1_0_S_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'bubble_sort_ip_v1_0_S_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bubble_sort_ip_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'bubble_sort_ip_v1_0_S_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'bubble_sort_ip_v1_0_S_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bubble_sort_ip_v1_0_S_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 822.395 ; gain = 416.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 828.469 ; gain = 422.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 831.664 ; gain = 425.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 837.395 ; gain = 431.355
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 837.395 ; gain = 431.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 837.395 ; gain = 431.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 837.395 ; gain = 431.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 837.395 ; gain = 431.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 837.395 ; gain = 431.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   404|
|3     |LUT1   |    33|
|4     |LUT2   |   150|
|5     |LUT3   |     5|
|6     |LUT4   |  3215|
|7     |LUT5   |  1598|
|8     |LUT6   |   119|
|9     |MUXF7  |     1|
|10    |FDRE   |  1999|
|11    |FDSE   |     4|
|12    |IBUF   |    49|
|13    |OBUF   |    41|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------+--------------------------+------+
|      |Instance                         |Module                    |Cells |
+------+---------------------------------+--------------------------+------+
|1     |top                              |                          |  7619|
|2     |  bubble_sort_ip_v1_0_S_AXI_inst |bubble_sort_ip_v1_0_S_AXI |  7528|
|3     |    B1                           |bubble_logic              |  4090|
|4     |      \P1[0].P2.U2               |pe                        |   114|
|5     |      \P1[10].P3.U3              |pe_0                      |    78|
|6     |      \P1[11].P4.U4              |pe_1                      |    78|
|7     |      \P1[12].P3.U3              |pe_2                      |    78|
|8     |      \P1[13].P4.U4              |pe_3                      |    78|
|9     |      \P1[14].P3.U3              |pe_4                      |    78|
|10    |      \P1[15].P4.U4              |pe_5                      |    78|
|11    |      \P1[16].P3.U3              |pe_6                      |    78|
|12    |      \P1[17].P4.U4              |pe_7                      |    78|
|13    |      \P1[18].P3.U3              |pe_8                      |    78|
|14    |      \P1[19].P4.U4              |pe_9                      |    78|
|15    |      \P1[1].P4.U4               |pe_10                     |    78|
|16    |      \P1[20].P3.U3              |pe_11                     |    78|
|17    |      \P1[21].P4.U4              |pe_12                     |    78|
|18    |      \P1[22].P3.U3              |pe_13                     |    78|
|19    |      \P1[23].P4.U4              |pe_14                     |    78|
|20    |      \P1[24].P3.U3              |pe_15                     |    78|
|21    |      \P1[25].P4.U4              |pe_16                     |    78|
|22    |      \P1[26].P3.U3              |pe_17                     |    78|
|23    |      \P1[27].P4.U4              |pe_18                     |    78|
|24    |      \P1[28].P3.U3              |pe_19                     |    78|
|25    |      \P1[29].P4.U4              |pe_20                     |    78|
|26    |      \P1[2].P3.U3               |pe_21                     |    78|
|27    |      \P1[30].P3.U3              |pe_22                     |    78|
|28    |      \P1[31].P4.U4              |pe_23                     |    78|
|29    |      \P1[32].P3.U3              |pe_24                     |    78|
|30    |      \P1[33].P4.U4              |pe_25                     |    78|
|31    |      \P1[34].P3.U3              |pe_26                     |    78|
|32    |      \P1[35].P4.U4              |pe_27                     |    78|
|33    |      \P1[36].P3.U3              |pe_28                     |    78|
|34    |      \P1[37].P4.U4              |pe_29                     |    78|
|35    |      \P1[38].P3.U3              |pe_30                     |    78|
|36    |      \P1[39].P4.U4              |pe_31                     |    78|
|37    |      \P1[3].P4.U4               |pe_32                     |    78|
|38    |      \P1[40].P3.U3              |pe_33                     |    78|
|39    |      \P1[41].P4.U4              |pe_34                     |    78|
|40    |      \P1[42].P3.U3              |pe_35                     |    78|
|41    |      \P1[43].P4.U4              |pe_36                     |    78|
|42    |      \P1[44].P3.U3              |pe_37                     |    78|
|43    |      \P1[45].P4.U4              |pe_38                     |    78|
|44    |      \P1[46].P3.U3              |pe_39                     |    78|
|45    |      \P1[47].P4.U4              |pe_40                     |    78|
|46    |      \P1[48].P3.U3              |pe_41                     |    78|
|47    |      \P1[49].P5.U5              |pe_42                     |    70|
|48    |      \P1[4].P3.U3               |pe_43                     |    78|
|49    |      \P1[5].P4.U4               |pe_44                     |    78|
|50    |      \P1[6].P3.U3               |pe_45                     |    78|
|51    |      \P1[7].P4.U4               |pe_46                     |    78|
|52    |      \P1[8].P3.U3               |pe_47                     |    78|
|53    |      \P1[9].P4.U4               |pe_48                     |    78|
+------+---------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 837.395 ; gain = 431.355
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 837.395 ; gain = 431.355
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 837.395 ; gain = 431.355
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 405 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 945.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
133 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 945.480 ; gain = 543.820
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 945.480 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/edit_bubble_sort_ip_v1_0.runs/synth_1/bubble_sort_ip_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bubble_sort_ip_v1_0_utilization_synth.rpt -pb bubble_sort_ip_v1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb 15 15:36:11 2020...
