{"vcs1":{"timestamp_begin":1683250042.207871908, "rt":1.39, "ut":0.28, "st":0.23}}
{"vcselab":{"timestamp_begin":1683250043.670899029, "rt":0.56, "ut":0.23, "st":0.14}}
{"link":{"timestamp_begin":1683250044.296472873, "rt":0.25, "ut":0.08, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683250041.824787039}
{"VCS_COMP_START_TIME": 1683250041.824787039}
{"VCS_COMP_END_TIME": 1683250044.618494328}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug TuringMachine_test1.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 341352}}
{"stitch_vcselab": {"peak_mem": 238996}}
