module count_v_sync(
    input wire clk,
    input wire reset,
    input wire h_sync,
    output wire [8:0] count
);

reg [8:0] counter;


always @(posedge clk or posedge reset) begin
    if (reset) begin
        counter <= 0;
    end else begin
        if (v_sync) begin
            if (counter >= 33) begin
                counter <= counter + 1;
            end
        end else if (counter > 0) begin
            counter <= counter - 1;
        end
    end
end


assign count = (counter >= 33) ? counter - 33 : 0;

endmodule
