<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<script src="errors.js"></script><link rel="stylesheet" type="text/css" href="style.css">
</head>
<body class="pgBgnd" id="XCR3256XL">
<span id="error" class="pgRef"><h3 align="center">Errors and Warnings</h3>
<b>There are 0 error(s), 146 warning(s), and 0 information.</b><br><br><table width="90%" border="1" cellpadding="0" cellspacing="0">
<tr><td>[Warning]:Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'fsm_xp_top.ise'.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;7&gt;_MLTSRCEDGE\$WA1' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;6&gt;_MLTSRCEDGE\$WA1' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;5&gt;_MLTSRCEDGE\$WA1' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;4&gt;_MLTSRCEDGE\$WA1' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;3&gt;_MLTSRCEDGE\$WA1' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;2&gt;_MLTSRCEDGE\$WA1' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;1&gt;_MLTSRCEDGE\$WA1' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;0&gt;_MLTSRCEDGE\$WA1' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;8&gt;_MLTSRCEDGE\$WA1' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;7&gt;_MLTSRCEDGE\$WA0' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;6&gt;_MLTSRCEDGE\$WA0' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;5&gt;_MLTSRCEDGE\$WA0' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;4&gt;_MLTSRCEDGE\$WA0' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;3&gt;_MLTSRCEDGE\$WA0' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;2&gt;_MLTSRCEDGE\$WA0' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;1&gt;_MLTSRCEDGE\$WA0' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;0&gt;_MLTSRCEDGE\$WA0' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;7&gt;_MLTSRCEDGE\$WA10' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;6&gt;_MLTSRCEDGE\$WA10' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;7&gt;_MLTSRCEDGE\$WA3' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;7&gt;_MLTSRCEDGE\$WA4' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;6&gt;_MLTSRCEDGE\$WA3' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;6&gt;_MLTSRCEDGE\$WA4' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;5&gt;_MLTSRCEDGE\$WA3' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;5&gt;_MLTSRCEDGE\$WA4' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;4&gt;_MLTSRCEDGE\$WA3' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;4&gt;_MLTSRCEDGE\$WA4' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;3&gt;_MLTSRCEDGE\$WA3' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;3&gt;_MLTSRCEDGE\$WA4' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;2&gt;_MLTSRCEDGE\$WA3' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;2&gt;_MLTSRCEDGE\$WA4' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;1&gt;_MLTSRCEDGE\$WA3' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;1&gt;_MLTSRCEDGE\$WA4' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;0&gt;_MLTSRCEDGE\$WA3' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;0&gt;_MLTSRCEDGE\$WA4' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;0&gt;_MLTSRCEDGE\$WA8' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;2&gt;_MLTSRCEDGE\$WA2' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;1&gt;_MLTSRCEDGE\$WA2' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;9&gt;_MLTSRCEDGE\$WA1' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;8&gt;_MLTSRCEDGE\$WA2' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;7&gt;_MLTSRCEDGE\$WA9' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;6&gt;_MLTSRCEDGE\$WA9' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;5&gt;_MLTSRCEDGE\$WA9' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;4&gt;_MLTSRCEDGE\$WA9' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;3&gt;_MLTSRCEDGE\$WA9' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;2&gt;_MLTSRCEDGE\$WA9' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;1&gt;_MLTSRCEDGE\$WA9' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;15&gt;_MLTSRCEDGE\$WA1' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;14&gt;_MLTSRCEDGE\$WA1' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;13&gt;_MLTSRCEDGE\$WA1' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;12&gt;_MLTSRCEDGE\$WA1' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;11&gt;_MLTSRCEDGE\$WA1' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;10&gt;_MLTSRCEDGE\$WA1' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;0&gt;_MLTSRCEDGE\$WA9' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;0&gt;_MLTSRCEDGE\$WA10' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;10&gt;_MLTSRCEDGE\$WA2' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;11&gt;_MLTSRCEDGE\$WA2' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;12&gt;_MLTSRCEDGE\$WA2' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;13&gt;_MLTSRCEDGE\$WA2' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;14&gt;_MLTSRCEDGE\$WA2' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;15&gt;_MLTSRCEDGE\$WA2' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;1&gt;_MLTSRCEDGE\$WA10' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;2&gt;_MLTSRCEDGE\$WA10' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;3&gt;_MLTSRCEDGE\$WA10' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;4&gt;_MLTSRCEDGE\$WA10' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;5&gt;_MLTSRCEDGE\$WA10' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;8&gt;_MLTSRCEDGE\$WA3' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;9&gt;_MLTSRCEDGE\$WA2' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;0&gt;_MLTSRCEDGE\$WA7' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;1&gt;_MLTSRCEDGE\$WA7' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;2&gt;_MLTSRCEDGE\$WA7' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;3&gt;_MLTSRCEDGE\$WA7' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;4&gt;_MLTSRCEDGE\$WA7' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;5&gt;_MLTSRCEDGE\$WA7' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;6&gt;_MLTSRCEDGE\$WA7' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;7&gt;_MLTSRCEDGE\$WA7' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;0&gt;_MLTSRCEDGE\$WA6' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;1&gt;_MLTSRCEDGE\$WA6' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;2&gt;_MLTSRCEDGE\$WA6' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;3&gt;_MLTSRCEDGE\$WA6' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;4&gt;_MLTSRCEDGE\$WA6' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;5&gt;_MLTSRCEDGE\$WA6' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;6&gt;_MLTSRCEDGE\$WA6' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;7&gt;_MLTSRCEDGE\$WA6' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;0&gt;_MLTSRCEDGE\$WA2' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;3&gt;_MLTSRCEDGE\$WA2' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;4&gt;_MLTSRCEDGE\$WA2' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;5&gt;_MLTSRCEDGE\$WA2' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;6&gt;_MLTSRCEDGE\$WA2' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;7&gt;_MLTSRCEDGE\$WA2' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;0&gt;_MLTSRCEDGE\$WA5' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;1&gt;_MLTSRCEDGE\$WA5' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;2&gt;_MLTSRCEDGE\$WA5' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;3&gt;_MLTSRCEDGE\$WA5' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;4&gt;_MLTSRCEDGE\$WA5' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;5&gt;_MLTSRCEDGE\$WA5' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;6&gt;_MLTSRCEDGE\$WA5' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;7&gt;_MLTSRCEDGE\$WA5' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;0&gt;_MLTSRCEDGE\$WA12' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;10&gt;_MLTSRCEDGE\$WA0' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;11&gt;_MLTSRCEDGE\$WA0' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;12&gt;_MLTSRCEDGE\$WA0' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;13&gt;_MLTSRCEDGE\$WA0' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;14&gt;_MLTSRCEDGE\$WA0' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;15&gt;_MLTSRCEDGE\$WA0' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;1&gt;_MLTSRCEDGE\$WA12' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;2&gt;_MLTSRCEDGE\$WA12' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;3&gt;_MLTSRCEDGE\$WA12' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;4&gt;_MLTSRCEDGE\$WA12' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;5&gt;_MLTSRCEDGE\$WA12' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;6&gt;_MLTSRCEDGE\$WA12' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;7&gt;_MLTSRCEDGE\$WA12' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;8&gt;_MLTSRCEDGE\$WA0' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;9&gt;_MLTSRCEDGE\$WA0' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;0&gt;_MLTSRCEDGE\$WA11' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;10&gt;_MLTSRCEDGE\$WA3' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;11&gt;_MLTSRCEDGE\$WA3' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;12&gt;_MLTSRCEDGE\$WA3' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;13&gt;_MLTSRCEDGE\$WA3' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;14&gt;_MLTSRCEDGE\$WA3' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;15&gt;_MLTSRCEDGE\$WA3' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;1&gt;_MLTSRCEDGE\$WA11' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;2&gt;_MLTSRCEDGE\$WA11' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;3&gt;_MLTSRCEDGE\$WA11' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;4&gt;_MLTSRCEDGE\$WA11' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;5&gt;_MLTSRCEDGE\$WA11' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;6&gt;_MLTSRCEDGE\$WA11' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;7&gt;_MLTSRCEDGE\$WA11' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;8&gt;_MLTSRCEDGE\$WA4' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;9&gt;_MLTSRCEDGE\$WA3' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;1&gt;_MLTSRCEDGE\$WA8' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;2&gt;_MLTSRCEDGE\$WA8' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;3&gt;_MLTSRCEDGE\$WA8' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;4&gt;_MLTSRCEDGE\$WA8' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;5&gt;_MLTSRCEDGE\$WA8' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;6&gt;_MLTSRCEDGE\$WA8' is   detected.  The logic is being translated to a mux implementation.</td></tr>
<tr><td>[Warning]:Cpld:987 - An internal tristate buffer 'data_isa&lt;7&gt;_MLTSRCEDGE\$WA8' is   detected.  The logic is being translated to a mux implementation.INFO:Cpld:994 - Exhaustive fitting is trying pterm limit: 28 and input limit: 31</td></tr>
<tr><td>[Warning]:Cpld - Unable to map all desired signals into function block, FB5.   Buffering output signal data_isa&lt;0&gt; to allow all signals assigned to this   function block to be placed.</td></tr>
<tr><td>[Warning]:Cpld - Unable to map all desired signals into function block, FB5.   Buffering output signal data_isa&lt;3&gt; to allow all signals assigned to this   function block to be placed.</td></tr>
<tr><td>[Warning]:Cpld - Unable to map all desired signals into function block, FB5.   Buffering output signal data_isa&lt;1&gt; to allow all signals assigned to this   function block to be placed.</td></tr>
<tr><td>[Warning]:Cpld - Unable to map all desired signals into function block, FB5.   Buffering output signal data_isa&lt;7&gt; to allow all signals assigned to this   function block to be placed.</td></tr>
<tr><td>[Warning]:Cpld - Unable to map all desired signals into function block, FB5.   Buffering output signal data_isa&lt;6&gt; to allow all signals assigned to this   function block to be placed.</td></tr>
<tr><td>[Warning]:Cpld - Unable to map all desired signals into function block, FB5.   Buffering output signal data_isa&lt;4&gt; to allow all signals assigned to this   function block to be placed.</td></tr>
<tr><td>[Warning]:Cpld - Unable to map all desired signals into function block, FB12.   Buffering output signal nvram_we to allow all signals assigned to this   function block to be placed.</td></tr>
<tr><td>[Warning]:Cpld - Unable to map all desired signals into function block, FB12.   Buffering output signal nvram_oe to allow all signals assigned to this   function block to be placed.</td></tr>
</table></span><form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body>
</html>
