TimeQuest Timing Analyzer report for Topo
Tue Jun 25 17:41:07 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock_50'
 13. Slow 1200mV 85C Model Setup: 'Controle:U1_FSM|state.play_FPGA'
 14. Slow 1200mV 85C Model Setup: 'Controle:U1_FSM|state.play_user'
 15. Slow 1200mV 85C Model Setup: 'Controle:U1_FSM|state.init'
 16. Slow 1200mV 85C Model Hold: 'clock_50'
 17. Slow 1200mV 85C Model Hold: 'Controle:U1_FSM|state.play_user'
 18. Slow 1200mV 85C Model Hold: 'Controle:U1_FSM|state.init'
 19. Slow 1200mV 85C Model Hold: 'Controle:U1_FSM|state.play_FPGA'
 20. Slow 1200mV 85C Model Recovery: 'Controle:U1_FSM|state.play_FPGA'
 21. Slow 1200mV 85C Model Recovery: 'Controle:U1_FSM|state.play_user'
 22. Slow 1200mV 85C Model Recovery: 'clock_50'
 23. Slow 1200mV 85C Model Removal: 'Controle:U1_FSM|state.play_user'
 24. Slow 1200mV 85C Model Removal: 'Controle:U1_FSM|state.play_FPGA'
 25. Slow 1200mV 85C Model Removal: 'clock_50'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_50'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'Controle:U1_FSM|state.play_FPGA'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'Controle:U1_FSM|state.play_user'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'Controle:U1_FSM|state.init'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Propagation Delay
 35. Minimum Propagation Delay
 36. Slow 1200mV 85C Model Metastability Report
 37. Slow 1200mV 0C Model Fmax Summary
 38. Slow 1200mV 0C Model Setup Summary
 39. Slow 1200mV 0C Model Hold Summary
 40. Slow 1200mV 0C Model Recovery Summary
 41. Slow 1200mV 0C Model Removal Summary
 42. Slow 1200mV 0C Model Minimum Pulse Width Summary
 43. Slow 1200mV 0C Model Setup: 'clock_50'
 44. Slow 1200mV 0C Model Setup: 'Controle:U1_FSM|state.play_FPGA'
 45. Slow 1200mV 0C Model Setup: 'Controle:U1_FSM|state.play_user'
 46. Slow 1200mV 0C Model Setup: 'Controle:U1_FSM|state.init'
 47. Slow 1200mV 0C Model Hold: 'clock_50'
 48. Slow 1200mV 0C Model Hold: 'Controle:U1_FSM|state.play_user'
 49. Slow 1200mV 0C Model Hold: 'Controle:U1_FSM|state.play_FPGA'
 50. Slow 1200mV 0C Model Hold: 'Controle:U1_FSM|state.init'
 51. Slow 1200mV 0C Model Recovery: 'Controle:U1_FSM|state.play_FPGA'
 52. Slow 1200mV 0C Model Recovery: 'Controle:U1_FSM|state.play_user'
 53. Slow 1200mV 0C Model Recovery: 'clock_50'
 54. Slow 1200mV 0C Model Removal: 'Controle:U1_FSM|state.play_user'
 55. Slow 1200mV 0C Model Removal: 'Controle:U1_FSM|state.play_FPGA'
 56. Slow 1200mV 0C Model Removal: 'clock_50'
 57. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_50'
 58. Slow 1200mV 0C Model Minimum Pulse Width: 'Controle:U1_FSM|state.init'
 59. Slow 1200mV 0C Model Minimum Pulse Width: 'Controle:U1_FSM|state.play_FPGA'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'Controle:U1_FSM|state.play_user'
 61. Setup Times
 62. Hold Times
 63. Clock to Output Times
 64. Minimum Clock to Output Times
 65. Propagation Delay
 66. Minimum Propagation Delay
 67. Slow 1200mV 0C Model Metastability Report
 68. Fast 1200mV 0C Model Setup Summary
 69. Fast 1200mV 0C Model Hold Summary
 70. Fast 1200mV 0C Model Recovery Summary
 71. Fast 1200mV 0C Model Removal Summary
 72. Fast 1200mV 0C Model Minimum Pulse Width Summary
 73. Fast 1200mV 0C Model Setup: 'clock_50'
 74. Fast 1200mV 0C Model Setup: 'Controle:U1_FSM|state.play_FPGA'
 75. Fast 1200mV 0C Model Setup: 'Controle:U1_FSM|state.play_user'
 76. Fast 1200mV 0C Model Setup: 'Controle:U1_FSM|state.init'
 77. Fast 1200mV 0C Model Hold: 'clock_50'
 78. Fast 1200mV 0C Model Hold: 'Controle:U1_FSM|state.init'
 79. Fast 1200mV 0C Model Hold: 'Controle:U1_FSM|state.play_user'
 80. Fast 1200mV 0C Model Hold: 'Controle:U1_FSM|state.play_FPGA'
 81. Fast 1200mV 0C Model Recovery: 'Controle:U1_FSM|state.play_FPGA'
 82. Fast 1200mV 0C Model Recovery: 'Controle:U1_FSM|state.play_user'
 83. Fast 1200mV 0C Model Recovery: 'clock_50'
 84. Fast 1200mV 0C Model Removal: 'Controle:U1_FSM|state.play_user'
 85. Fast 1200mV 0C Model Removal: 'Controle:U1_FSM|state.play_FPGA'
 86. Fast 1200mV 0C Model Removal: 'clock_50'
 87. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_50'
 88. Fast 1200mV 0C Model Minimum Pulse Width: 'Controle:U1_FSM|state.play_user'
 89. Fast 1200mV 0C Model Minimum Pulse Width: 'Controle:U1_FSM|state.play_FPGA'
 90. Fast 1200mV 0C Model Minimum Pulse Width: 'Controle:U1_FSM|state.init'
 91. Setup Times
 92. Hold Times
 93. Clock to Output Times
 94. Minimum Clock to Output Times
 95. Propagation Delay
 96. Minimum Propagation Delay
 97. Fast 1200mV 0C Model Metastability Report
 98. Multicorner Timing Analysis Summary
 99. Setup Times
100. Hold Times
101. Clock to Output Times
102. Minimum Clock to Output Times
103. Propagation Delay
104. Minimum Propagation Delay
105. Board Trace Model Assignments
106. Input Transition Times
107. Slow Corner Signal Integrity Metrics
108. Fast Corner Signal Integrity Metrics
109. Setup Transfers
110. Hold Transfers
111. Recovery Transfers
112. Removal Transfers
113. Report TCCS
114. Report RSKM
115. Unconstrained Paths
116. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; Topo                                               ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                           ;
+---------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------+
; Clock Name                      ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                             ;
+---------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------+
; clock_50                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_50 }                        ;
; Controle:U1_FSM|state.init      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Controle:U1_FSM|state.init }      ;
; Controle:U1_FSM|state.play_FPGA ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Controle:U1_FSM|state.play_FPGA } ;
; Controle:U1_FSM|state.play_user ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Controle:U1_FSM|state.play_user } ;
+---------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                             ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                      ; Note                                                          ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
; 292.83 MHz ; 292.83 MHz      ; Controle:U1_FSM|state.play_FPGA ;                                                               ;
; 323.62 MHz ; 250.0 MHz       ; clock_50                        ; limit due to minimum period restriction (max I/O toggle rate) ;
; 471.7 MHz  ; 471.7 MHz       ; Controle:U1_FSM|state.play_user ;                                                               ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                      ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clock_50                        ; -3.486 ; -33.044       ;
; Controle:U1_FSM|state.play_FPGA ; -2.621 ; -52.722       ;
; Controle:U1_FSM|state.play_user ; -1.120 ; -32.983       ;
; Controle:U1_FSM|state.init      ; -0.929 ; -6.837        ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                       ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clock_50                        ; -0.247 ; -1.129        ;
; Controle:U1_FSM|state.play_user ; 0.029  ; 0.000         ;
; Controle:U1_FSM|state.init      ; 0.187  ; 0.000         ;
; Controle:U1_FSM|state.play_FPGA ; 0.242  ; 0.000         ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; Controle:U1_FSM|state.play_FPGA ; -1.963 ; -6.445        ;
; Controle:U1_FSM|state.play_user ; -1.460 ; -72.480       ;
; clock_50                        ; -1.110 ; -10.026       ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                    ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; Controle:U1_FSM|state.play_user ; -1.577 ; -90.013       ;
; Controle:U1_FSM|state.play_FPGA ; -1.237 ; -4.298        ;
; clock_50                        ; -0.360 ; -2.288        ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary        ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clock_50                        ; -3.000 ; -33.000       ;
; Controle:U1_FSM|state.play_FPGA ; 0.347  ; 0.000         ;
; Controle:U1_FSM|state.play_user ; 0.347  ; 0.000         ;
; Controle:U1_FSM|state.init      ; 0.421  ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_50'                                                                                                                                   ;
+--------+--------------------------------------+----------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                          ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -3.486 ; Datapath:U0_DP|Reg_user:R_USER|q[50] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.391     ; 2.580      ;
; -3.485 ; Datapath:U0_DP|Reg_user:R_USER|q[50] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.391     ; 2.579      ;
; -3.474 ; Datapath:U0_DP|Reg_user:R_USER|q[21] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.158     ; 2.801      ;
; -3.473 ; Datapath:U0_DP|Reg_user:R_USER|q[21] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.158     ; 2.800      ;
; -3.468 ; Datapath:U0_DP|Reg_user:R_USER|q[53] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.135     ; 2.818      ;
; -3.467 ; Datapath:U0_DP|Reg_user:R_USER|q[53] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.135     ; 2.817      ;
; -3.462 ; Datapath:U0_DP|Reg_user:R_USER|q[51] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.394     ; 2.553      ;
; -3.461 ; Datapath:U0_DP|Reg_user:R_USER|q[51] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.394     ; 2.552      ;
; -3.431 ; Datapath:U0_DP|Reg_user:R_USER|q[28] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.291     ; 2.625      ;
; -3.430 ; Datapath:U0_DP|Reg_user:R_USER|q[28] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.291     ; 2.624      ;
; -3.415 ; Datapath:U0_DP|Reg_user:R_USER|q[29] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.291     ; 2.609      ;
; -3.414 ; Datapath:U0_DP|Reg_user:R_USER|q[29] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.291     ; 2.608      ;
; -3.402 ; Datapath:U0_DP|Reg_user:R_USER|q[61] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.273     ; 2.614      ;
; -3.401 ; Datapath:U0_DP|Reg_user:R_USER|q[61] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.273     ; 2.613      ;
; -3.387 ; Datapath:U0_DP|Reg_user:R_USER|q[60] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.272     ; 2.600      ;
; -3.386 ; Datapath:U0_DP|Reg_user:R_USER|q[60] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.272     ; 2.599      ;
; -3.384 ; Datapath:U0_DP|Reg_user:R_USER|q[11] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.161     ; 2.708      ;
; -3.383 ; Datapath:U0_DP|Reg_user:R_USER|q[11] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.161     ; 2.707      ;
; -3.370 ; Datapath:U0_DP|Reg_user:R_USER|q[34] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.135     ; 2.720      ;
; -3.369 ; Datapath:U0_DP|Reg_user:R_USER|q[34] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.135     ; 2.719      ;
; -3.349 ; Datapath:U0_DP|Reg_user:R_USER|q[57] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.134     ; 2.700      ;
; -3.348 ; Datapath:U0_DP|Reg_user:R_USER|q[57] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.134     ; 2.699      ;
; -3.344 ; Datapath:U0_DP|Reg_user:R_USER|q[58] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.160     ; 2.669      ;
; -3.343 ; Datapath:U0_DP|Reg_user:R_USER|q[20] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.157     ; 2.671      ;
; -3.343 ; Datapath:U0_DP|Reg_user:R_USER|q[58] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.160     ; 2.668      ;
; -3.342 ; Datapath:U0_DP|Reg_user:R_USER|q[20] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.157     ; 2.670      ;
; -3.335 ; Datapath:U0_DP|Reg_user:R_USER|q[59] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.161     ; 2.659      ;
; -3.334 ; Datapath:U0_DP|Reg_user:R_USER|q[59] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.161     ; 2.658      ;
; -3.321 ; Datapath:U0_DP|Reg_user:R_USER|q[8]  ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.159     ; 2.647      ;
; -3.320 ; Datapath:U0_DP|Reg_user:R_USER|q[8]  ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.159     ; 2.646      ;
; -3.315 ; Datapath:U0_DP|Reg_user:R_USER|q[12] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.159     ; 2.641      ;
; -3.314 ; Datapath:U0_DP|Reg_user:R_USER|q[12] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.159     ; 2.640      ;
; -3.297 ; Datapath:U0_DP|Reg_user:R_USER|q[42] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.275     ; 2.507      ;
; -3.296 ; Datapath:U0_DP|Reg_user:R_USER|q[42] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.275     ; 2.506      ;
; -3.288 ; Datapath:U0_DP|Reg_user:R_USER|q[24] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.150     ; 2.623      ;
; -3.287 ; Datapath:U0_DP|Reg_user:R_USER|q[24] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.150     ; 2.622      ;
; -3.283 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[54] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_FPGA ; clock_50    ; 0.500        ; -0.313     ; 3.455      ;
; -3.282 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[54] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_FPGA ; clock_50    ; 0.500        ; -0.313     ; 3.454      ;
; -3.274 ; Datapath:U0_DP|Reg_user:R_USER|q[7]  ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.268     ; 2.491      ;
; -3.273 ; Datapath:U0_DP|Reg_user:R_USER|q[7]  ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.268     ; 2.490      ;
; -3.271 ; Datapath:U0_DP|Reg_user:R_USER|q[63] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.280     ; 2.476      ;
; -3.270 ; Datapath:U0_DP|Reg_user:R_USER|q[63] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.280     ; 2.475      ;
; -3.264 ; Datapath:U0_DP|Reg_user:R_USER|q[55] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.158     ; 2.591      ;
; -3.263 ; Datapath:U0_DP|Reg_user:R_USER|q[55] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.158     ; 2.590      ;
; -3.259 ; Datapath:U0_DP|Reg_user:R_USER|q[44] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.165     ; 2.579      ;
; -3.258 ; Datapath:U0_DP|Reg_user:R_USER|q[44] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.165     ; 2.578      ;
; -3.246 ; Datapath:U0_DP|Reg_user:R_USER|q[31] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.367     ; 2.364      ;
; -3.245 ; Datapath:U0_DP|Reg_user:R_USER|q[31] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.367     ; 2.363      ;
; -3.234 ; Datapath:U0_DP|Reg_user:R_USER|q[16] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.273     ; 2.446      ;
; -3.233 ; Datapath:U0_DP|Reg_user:R_USER|q[16] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.273     ; 2.445      ;
; -3.233 ; Datapath:U0_DP|Reg_user:R_USER|q[48] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.290     ; 2.428      ;
; -3.232 ; Datapath:U0_DP|Reg_user:R_USER|q[48] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.290     ; 2.427      ;
; -3.231 ; Datapath:U0_DP|Reg_user:R_USER|q[35] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.134     ; 2.582      ;
; -3.230 ; Datapath:U0_DP|Reg_user:R_USER|q[35] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.134     ; 2.581      ;
; -3.230 ; Datapath:U0_DP|Reg_user:R_USER|q[45] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.164     ; 2.551      ;
; -3.229 ; Datapath:U0_DP|Reg_user:R_USER|q[45] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.164     ; 2.550      ;
; -3.226 ; Datapath:U0_DP|Reg_user:R_USER|q[14] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.162     ; 2.549      ;
; -3.226 ; Datapath:U0_DP|Reg_user:R_USER|q[47] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.395     ; 2.316      ;
; -3.225 ; Datapath:U0_DP|Reg_user:R_USER|q[14] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.162     ; 2.548      ;
; -3.225 ; Datapath:U0_DP|Reg_user:R_USER|q[39] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.132     ; 2.578      ;
; -3.225 ; Datapath:U0_DP|Reg_user:R_USER|q[47] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.395     ; 2.315      ;
; -3.224 ; Datapath:U0_DP|Reg_user:R_USER|q[39] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.132     ; 2.577      ;
; -3.222 ; Datapath:U0_DP|Reg_user:R_USER|q[15] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.159     ; 2.548      ;
; -3.221 ; Datapath:U0_DP|Reg_user:R_USER|q[15] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.159     ; 2.547      ;
; -3.217 ; Datapath:U0_DP|Reg_user:R_USER|q[38] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.136     ; 2.566      ;
; -3.216 ; Datapath:U0_DP|Reg_user:R_USER|q[38] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.136     ; 2.565      ;
; -3.213 ; Datapath:U0_DP|Reg_user:R_USER|q[56] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.136     ; 2.562      ;
; -3.212 ; Datapath:U0_DP|Reg_user:R_USER|q[56] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.136     ; 2.561      ;
; -3.193 ; Datapath:U0_DP|Reg_user:R_USER|q[37] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.289     ; 2.389      ;
; -3.192 ; Datapath:U0_DP|Reg_user:R_USER|q[37] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.289     ; 2.388      ;
; -3.185 ; Datapath:U0_DP|Reg_user:R_USER|q[52] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.273     ; 2.397      ;
; -3.184 ; Datapath:U0_DP|Reg_user:R_USER|q[52] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.273     ; 2.396      ;
; -3.182 ; Datapath:U0_DP|Reg_user:R_USER|q[33] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.152     ; 2.515      ;
; -3.181 ; Datapath:U0_DP|Reg_user:R_USER|q[33] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.152     ; 2.514      ;
; -3.173 ; Datapath:U0_DP|Reg_user:R_USER|q[6]  ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.151     ; 2.507      ;
; -3.172 ; Datapath:U0_DP|Reg_user:R_USER|q[6]  ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.151     ; 2.506      ;
; -3.171 ; Datapath:U0_DP|Reg_user:R_USER|q[32] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.289     ; 2.367      ;
; -3.170 ; Datapath:U0_DP|Reg_user:R_USER|q[32] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.289     ; 2.366      ;
; -3.162 ; Datapath:U0_DP|Reg_user:R_USER|q[13] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.156     ; 2.491      ;
; -3.161 ; Datapath:U0_DP|Reg_user:R_USER|q[13] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.156     ; 2.490      ;
; -3.158 ; Datapath:U0_DP|Reg_user:R_USER|q[3]  ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.148     ; 2.495      ;
; -3.157 ; Datapath:U0_DP|Reg_user:R_USER|q[3]  ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.148     ; 2.494      ;
; -3.150 ; Datapath:U0_DP|Reg_user:R_USER|q[43] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.277     ; 2.358      ;
; -3.149 ; Datapath:U0_DP|Reg_user:R_USER|q[43] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.277     ; 2.357      ;
; -3.147 ; Datapath:U0_DP|Reg_user:R_USER|q[25] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.149     ; 2.483      ;
; -3.146 ; Datapath:U0_DP|Reg_user:R_USER|q[25] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.149     ; 2.482      ;
; -3.120 ; Datapath:U0_DP|Reg_user:R_USER|q[62] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.278     ; 2.327      ;
; -3.119 ; Datapath:U0_DP|Reg_user:R_USER|q[62] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.278     ; 2.326      ;
; -3.116 ; Datapath:U0_DP|Reg_user:R_USER|q[49] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.166     ; 2.435      ;
; -3.115 ; Datapath:U0_DP|Reg_user:R_USER|q[49] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.166     ; 2.434      ;
; -3.107 ; Datapath:U0_DP|Reg_user:R_USER|q[19] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.280     ; 2.312      ;
; -3.107 ; Datapath:U0_DP|Reg_user:R_USER|q[0]  ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.271     ; 2.321      ;
; -3.106 ; Datapath:U0_DP|Reg_user:R_USER|q[19] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.280     ; 2.311      ;
; -3.106 ; Datapath:U0_DP|Reg_user:R_USER|q[0]  ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.271     ; 2.320      ;
; -3.106 ; Datapath:U0_DP|Reg_user:R_USER|q[17] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.157     ; 2.434      ;
; -3.105 ; Datapath:U0_DP|Reg_user:R_USER|q[17] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.157     ; 2.433      ;
; -3.103 ; Datapath:U0_DP|Reg_user:R_USER|q[40] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.167     ; 2.421      ;
; -3.102 ; Datapath:U0_DP|Reg_user:R_USER|q[40] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.167     ; 2.420      ;
; -3.099 ; Datapath:U0_DP|Reg_user:R_USER|q[18] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.281     ; 2.303      ;
; -3.098 ; Datapath:U0_DP|Reg_user:R_USER|q[18] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.281     ; 2.302      ;
+--------+--------------------------------------+----------------------------------+---------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Controle:U1_FSM|state.play_FPGA'                                                                                                                                                ;
+--------+--------------------------------------------+--------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -2.621 ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[4]  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[63]       ; Controle:U1_FSM|state.init      ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; -0.663     ; 1.417      ;
; -2.587 ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[4]  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[62]       ; Controle:U1_FSM|state.init      ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; -0.681     ; 1.394      ;
; -2.542 ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[4]  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[60]       ; Controle:U1_FSM|state.init      ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; -0.593     ; 1.410      ;
; -2.490 ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[5]  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[63]       ; Controle:U1_FSM|state.init      ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; -0.663     ; 1.286      ;
; -2.462 ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[5]  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[62]       ; Controle:U1_FSM|state.init      ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; -0.681     ; 1.269      ;
; -2.415 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[63]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.168     ; 2.206      ;
; -2.411 ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[5]  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[60]       ; Controle:U1_FSM|state.init      ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; -0.593     ; 1.279      ;
; -2.344 ; Datapath:U0_DP|Counter_round:CR|round[1]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.280      ; 1.839      ;
; -2.317 ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[4]  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[61]       ; Controle:U1_FSM|state.init      ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; -0.661     ; 1.246      ;
; -2.309 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[60]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.098     ; 2.172      ;
; -2.292 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[62]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.077     ; 2.203      ;
; -2.279 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[62]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.078     ; 2.189      ;
; -2.265 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[60]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.098     ; 2.128      ;
; -2.264 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[62]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.186     ; 2.066      ;
; -2.236 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[63]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.060     ; 2.135      ;
; -2.224 ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[5]  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[61]       ; Controle:U1_FSM|state.init      ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; -0.661     ; 1.153      ;
; -2.209 ; Datapath:U0_DP|Counter_round:CR|round[1]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.385      ; 1.911      ;
; -2.197 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[60]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 0.010      ; 2.168      ;
; -2.186 ; Datapath:U0_DP|Counter_round:CR|round[3]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.280      ; 1.681      ;
; -2.168 ; Datapath:U0_DP|Counter_round:CR|round[1]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.385      ; 1.943      ;
; -2.159 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[60]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 0.011      ; 2.131      ;
; -2.152 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[61]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.166     ; 2.076      ;
; -2.122 ; Datapath:U0_DP|Counter_round:CR|round[3]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.385      ; 1.824      ;
; -2.120 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[63]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.059     ; 2.020      ;
; -2.104 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[63]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.168     ; 1.895      ;
; -2.089 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[62]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.186     ; 1.891      ;
; -2.082 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.158     ; 1.649      ;
; -2.047 ; Datapath:U0_DP|Counter_round:CR|round[3]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.385      ; 1.822      ;
; -2.000 ; Datapath:U0_DP|Counter_round:CR|round[0]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.280      ; 1.495      ;
; -1.996 ; Datapath:U0_DP|Counter_round:CR|round[1]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.282      ; 1.836      ;
; -1.972 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[61]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.058     ; 2.004      ;
; -1.949 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.053     ; 1.723      ;
; -1.930 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[61]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.166     ; 1.854      ;
; -1.915 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[61]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.057     ; 1.948      ;
; -1.906 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.053     ; 1.753      ;
; -1.868 ; Datapath:U0_DP|Counter_round:CR|round[0]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.385      ; 1.570      ;
; -1.847 ; Datapath:U0_DP|Counter_round:CR|round[3]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.282      ; 1.687      ;
; -1.828 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.053     ; 1.602      ;
; -1.824 ; Datapath:U0_DP|Counter_round:CR|round[0]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.385      ; 1.599      ;
; -1.778 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.158     ; 1.345      ;
; -1.763 ; Datapath:U0_DP|Counter_round:CR|round[2]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.280      ; 1.258      ;
; -1.734 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.156     ; 1.646      ;
; -1.661 ; Datapath:U0_DP|Counter_round:CR|round[2]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.385      ; 1.363      ;
; -1.653 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.049     ; 1.329      ;
; -1.652 ; Datapath:U0_DP|Counter_round:CR|round[0]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.282      ; 1.492      ;
; -1.622 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.053     ; 1.469      ;
; -1.596 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[23]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[19]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.198     ; 1.505      ;
; -1.586 ; Datapath:U0_DP|Counter_round:CR|round[2]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.385      ; 1.361      ;
; -1.582 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 0.056      ; 1.465      ;
; -1.504 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[45]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[41]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.210     ; 1.516      ;
; -1.477 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 0.056      ; 1.433      ;
; -1.430 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.156     ; 1.342      ;
; -1.424 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.048     ; 1.444      ;
; -1.415 ; Datapath:U0_DP|Counter_round:CR|round[2]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.282      ; 1.255      ;
; -1.402 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.050     ; 1.077      ;
; -1.308 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 0.055      ; 1.190      ;
; -1.305 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.047     ; 1.326      ;
; -1.233 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 0.055      ; 1.188      ;
; -1.172 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[62]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[58]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.178     ; 1.203      ;
; -1.138 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[11]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[7]        ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.230     ; 1.280      ;
; -1.070 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[60]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[56]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.118     ; 1.052      ;
; -0.974 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[61]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[57]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.010     ; 1.065      ;
; -0.973 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[22]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[18]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.036     ; 1.037      ;
; -0.858 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[10]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[6]        ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.231     ; 1.003      ;
; -0.848 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[48]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[44]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.207     ; 1.022      ;
; -0.840 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[63]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[59]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.194     ; 1.019      ;
; -0.795 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[34]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[30]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 0.095      ; 0.997      ;
; -0.767 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[35]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[31]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 0.093      ; 0.960      ;
; -0.764 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[54]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[50]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.015     ; 0.993      ;
; -0.692 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[27]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[23]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.066     ; 0.630      ;
; -0.672 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[36]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[32]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.024     ; 0.861      ;
; -0.666 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[25]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[21]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.051     ; 0.820      ;
; -0.640 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[37]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[33]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.022     ; 0.995      ;
; -0.617 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[55]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[51]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.016     ; 0.978      ;
; -0.593 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[43]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[39]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.044     ; 0.926      ;
; -0.593 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[41]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[37]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.068     ; 0.731      ;
; -0.587 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[24]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[20]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.049     ; 0.915      ;
; -0.586 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[32]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[28]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.042     ; 0.764      ;
; -0.584 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[26]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[22]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.214     ; 0.463      ;
; -0.564 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[19]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[15]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.056     ; 0.603      ;
; -0.558 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[15]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[11]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.047     ; 0.613      ;
; -0.556 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[42]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[38]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.039     ; 0.896      ;
; -0.537 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[52]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[48]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.161     ; 0.464      ;
; -0.524 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[14]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[10]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.160     ; 0.478      ;
; -0.518 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[53]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[49]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.151     ; 0.466      ;
; -0.480 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[56]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[52]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 0.019      ; 0.469      ;
; -0.467 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[18]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[14]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 0.019      ; 0.469      ;
; -0.458 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[31]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[27]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 0.025      ; 0.469      ;
; -0.448 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[30]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[26]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 0.050      ; 0.632      ;
; -0.446 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[29]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[25]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.048     ; 0.473      ;
; -0.432 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[17]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[13]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.028     ; 0.609      ;
; -0.431 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[50]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[46]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.044     ; 0.605      ;
; -0.428 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[7]        ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[3]        ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.040     ; 0.481      ;
; -0.412 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[5]        ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[1]        ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.045     ; 0.594      ;
; -0.411 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[21]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[17]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.042     ; 0.584      ;
; -0.402 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[28]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[24]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.047     ; 0.574      ;
; -0.401 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[44]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[40]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.072     ; 0.708      ;
; -0.397 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[12]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[8]        ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.024     ; 0.750      ;
; -0.388 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[58]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[54]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.040     ; 0.574      ;
; -0.379 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[46]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[42]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.045     ; 0.572      ;
+--------+--------------------------------------------+--------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Controle:U1_FSM|state.play_user'                                                                                                                                                  ;
+--------+----------------------------------------------------+--------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                              ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+--------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.120 ; Datapath:U0_DP|Reg_user:R_USER|q[23]               ; Datapath:U0_DP|Reg_user:R_USER|q[19] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.048     ; 0.806      ;
; -0.998 ; Datapath:U0_DP|Reg_user:R_USER|q[53]               ; Datapath:U0_DP|Reg_user:R_USER|q[49] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.013     ; 0.859      ;
; -0.934 ; Datapath:U0_DP|Reg_user:R_USER|q[24]               ; Datapath:U0_DP|Reg_user:R_USER|q[20] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.036     ; 0.779      ;
; -0.912 ; Datapath:U0_DP|Reg_user:R_USER|q[25]               ; Datapath:U0_DP|Reg_user:R_USER|q[21] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.035     ; 0.794      ;
; -0.884 ; Datapath:U0_DP|Reg_user:R_USER|q[10]               ; Datapath:U0_DP|Reg_user:R_USER|q[6]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.050     ; 0.899      ;
; -0.848 ; Datapath:U0_DP|Reg_user:R_USER|q[37]               ; Datapath:U0_DP|Reg_user:R_USER|q[33] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.180     ; 0.896      ;
; -0.834 ; Datapath:U0_DP|Reg_user:R_USER|q[54]               ; Datapath:U0_DP|Reg_user:R_USER|q[50] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; 0.180      ; 0.877      ;
; -0.831 ; Datapath:U0_DP|Reg_user:R_USER|q[42]               ; Datapath:U0_DP|Reg_user:R_USER|q[38] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.182     ; 0.871      ;
; -0.829 ; Datapath:U0_DP|Reg_user:R_USER|q[4]                ; Datapath:U0_DP|Reg_user:R_USER|q[0]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.050     ; 0.485      ;
; -0.811 ; Datapath:U0_DP|Reg_user:R_USER|q[26]               ; Datapath:U0_DP|Reg_user:R_USER|q[22] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.045     ; 0.582      ;
; -0.784 ; Datapath:U0_DP|Reg_user:R_USER|q[46]               ; Datapath:U0_DP|Reg_user:R_USER|q[42] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.138     ; 0.614      ;
; -0.723 ; Datapath:U0_DP|Reg_user:R_USER|q[43]               ; Datapath:U0_DP|Reg_user:R_USER|q[39] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.188     ; 0.767      ;
; -0.712 ; Datapath:U0_DP|Reg_user:R_USER|q[22]               ; Datapath:U0_DP|Reg_user:R_USER|q[18] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; 0.087      ; 0.783      ;
; -0.707 ; Datapath:U0_DP|Reg_user:R_USER|q[13]               ; Datapath:U0_DP|Reg_user:R_USER|q[9]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.076     ; 0.854      ;
; -0.694 ; Datapath:U0_DP|Reg_user:R_USER|q[55]               ; Datapath:U0_DP|Reg_user:R_USER|q[51] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; 0.183      ; 0.857      ;
; -0.681 ; Datapath:U0_DP|Reg_user:R_USER|q[30]               ; Datapath:U0_DP|Reg_user:R_USER|q[26] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.030     ; 0.739      ;
; -0.675 ; Datapath:U0_DP|Reg_user:R_USER|q[47]               ; Datapath:U0_DP|Reg_user:R_USER|q[43] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.166     ; 0.603      ;
; -0.669 ; Datapath:U0_DP|Reg_user:R_USER|q[61]               ; Datapath:U0_DP|Reg_user:R_USER|q[57] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.182     ; 0.703      ;
; -0.641 ; Datapath:U0_DP|Reg_user:R_USER|q[52]               ; Datapath:U0_DP|Reg_user:R_USER|q[48] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.032     ; 0.729      ;
; -0.638 ; Datapath:U0_DP|Reg_user:R_USER|q[44]               ; Datapath:U0_DP|Reg_user:R_USER|q[40] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.042     ; 0.471      ;
; -0.636 ; Datapath:U0_DP|Reg_user:R_USER|q[17]               ; Datapath:U0_DP|Reg_user:R_USER|q[13] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.045     ; 0.481      ;
; -0.606 ; Datapath:U0_DP|Reg_user:R_USER|q[11]               ; Datapath:U0_DP|Reg_user:R_USER|q[7]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; 0.059      ; 0.775      ;
; -0.584 ; Datapath:U0_DP|Reg_user:R_USER|q[50]               ; Datapath:U0_DP|Reg_user:R_USER|q[46] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.077     ; 0.480      ;
; -0.559 ; Datapath:U0_DP|Reg_user:R_USER|q[5]                ; Datapath:U0_DP|Reg_user:R_USER|q[1]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.196     ; 0.470      ;
; -0.541 ; Datapath:U0_DP|Reg_user:R_USER|q[51]               ; Datapath:U0_DP|Reg_user:R_USER|q[47] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.052     ; 0.476      ;
; -0.536 ; Datapath:U0_DP|Reg_user:R_USER|q[36]               ; Datapath:U0_DP|Reg_user:R_USER|q[32] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; 0.073      ; 0.729      ;
; -0.535 ; Datapath:U0_DP|Reg_user:R_USER|q[60]               ; Datapath:U0_DP|Reg_user:R_USER|q[56] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.179     ; 0.579      ;
; -0.532 ; Datapath:U0_DP|Reg_user:R_USER|q[18]               ; Datapath:U0_DP|Reg_user:R_USER|q[14] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.162     ; 0.466      ;
; -0.531 ; Datapath:U0_DP|Reg_user:R_USER|q[9]                ; Datapath:U0_DP|Reg_user:R_USER|q[5]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; 0.104      ; 0.751      ;
; -0.518 ; Datapath:U0_DP|Reg_user:R_USER|q[16]               ; Datapath:U0_DP|Reg_user:R_USER|q[12] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.157     ; 0.467      ;
; -0.498 ; Datapath:U0_DP|Reg_user:R_USER|q[31]               ; Datapath:U0_DP|Reg_user:R_USER|q[27] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.262     ; 0.466      ;
; -0.468 ; Datapath:U0_DP|Reg_user:R_USER|q[27]               ; Datapath:U0_DP|Reg_user:R_USER|q[23] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; 0.084      ; 0.332      ;
; -0.445 ; Datapath:U0_DP|Reg_user:R_USER|q[6]                ; Datapath:U0_DP|Reg_user:R_USER|q[2]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.043     ; 0.477      ;
; -0.440 ; Datapath:U0_DP|Reg_user:R_USER|q[29]               ; Datapath:U0_DP|Reg_user:R_USER|q[25] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.185     ; 0.481      ;
; -0.431 ; Datapath:U0_DP|Reg_user:R_USER|q[49]               ; Datapath:U0_DP|Reg_user:R_USER|q[45] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.046     ; 0.482      ;
; -0.431 ; Datapath:U0_DP|Reg_user:R_USER|q[28]               ; Datapath:U0_DP|Reg_user:R_USER|q[24] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.184     ; 0.470      ;
; -0.422 ; Datapath:U0_DP|Reg_user:R_USER|q[14]               ; Datapath:U0_DP|Reg_user:R_USER|q[10] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.047     ; 0.470      ;
; -0.416 ; Datapath:U0_DP|Reg_user:R_USER|q[19]               ; Datapath:U0_DP|Reg_user:R_USER|q[15] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.164     ; 0.480      ;
; -0.416 ; Datapath:U0_DP|Reg_user:R_USER|q[57]               ; Datapath:U0_DP|Reg_user:R_USER|q[53] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.042     ; 0.572      ;
; -0.413 ; Datapath:U0_DP|Reg_user:R_USER|q[39]               ; Datapath:U0_DP|Reg_user:R_USER|q[35] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.041     ; 0.469      ;
; -0.411 ; Datapath:U0_DP|Reg_user:R_USER|q[62]               ; Datapath:U0_DP|Reg_user:R_USER|q[58] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.162     ; 0.479      ;
; -0.406 ; Datapath:U0_DP|ButtonSync:BTN|btn2state.SaidaAtiva ; Datapath:U0_DP|Reg_user:R_USER|q[62] ; clock_50                        ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.156      ; 1.050      ;
; -0.406 ; Datapath:U0_DP|Reg_user:R_USER|q[45]               ; Datapath:U0_DP|Reg_user:R_USER|q[41] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.043     ; 0.600      ;
; -0.404 ; Datapath:U0_DP|Reg_user:R_USER|q[63]               ; Datapath:U0_DP|Reg_user:R_USER|q[59] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.163     ; 0.467      ;
; -0.402 ; Datapath:U0_DP|Reg_user:R_USER|q[7]                ; Datapath:U0_DP|Reg_user:R_USER|q[3]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.163     ; 0.478      ;
; -0.402 ; Datapath:U0_DP|Reg_user:R_USER|q[48]               ; Datapath:U0_DP|Reg_user:R_USER|q[44] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.169     ; 0.466      ;
; -0.325 ; Datapath:U0_DP|ButtonSync:BTN|btn0state.SaidaAtiva ; Datapath:U0_DP|Reg_user:R_USER|q[60] ; clock_50                        ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.150      ; 1.078      ;
; -0.302 ; Datapath:U0_DP|Reg_user:R_USER|q[21]               ; Datapath:U0_DP|Reg_user:R_USER|q[17] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.045     ; 0.478      ;
; -0.297 ; Datapath:U0_DP|Reg_user:R_USER|q[12]               ; Datapath:U0_DP|Reg_user:R_USER|q[8]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.043     ; 0.477      ;
; -0.296 ; Datapath:U0_DP|Reg_user:R_USER|q[20]               ; Datapath:U0_DP|Reg_user:R_USER|q[16] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; 0.068      ; 0.485      ;
; -0.294 ; Datapath:U0_DP|Reg_user:R_USER|q[38]               ; Datapath:U0_DP|Reg_user:R_USER|q[34] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.043     ; 0.478      ;
; -0.294 ; Datapath:U0_DP|Reg_user:R_USER|q[15]               ; Datapath:U0_DP|Reg_user:R_USER|q[11] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.041     ; 0.471      ;
; -0.291 ; Datapath:U0_DP|Reg_user:R_USER|q[40]               ; Datapath:U0_DP|Reg_user:R_USER|q[36] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.044     ; 0.476      ;
; -0.290 ; Datapath:U0_DP|Reg_user:R_USER|q[59]               ; Datapath:U0_DP|Reg_user:R_USER|q[55] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.046     ; 0.480      ;
; -0.285 ; Datapath:U0_DP|Reg_user:R_USER|q[58]               ; Datapath:U0_DP|Reg_user:R_USER|q[54] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.045     ; 0.467      ;
; -0.284 ; Datapath:U0_DP|ButtonSync:BTN|btn1state.SaidaAtiva ; Datapath:U0_DP|Reg_user:R_USER|q[61] ; clock_50                        ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.151      ; 1.039      ;
; -0.272 ; Datapath:U0_DP|Reg_user:R_USER|q[34]               ; Datapath:U0_DP|Reg_user:R_USER|q[30] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.042     ; 0.468      ;
; -0.260 ; Datapath:U0_DP|ButtonSync:BTN|btn3state.SaidaAtiva ; Datapath:U0_DP|Reg_user:R_USER|q[63] ; clock_50                        ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.158      ; 1.028      ;
; -0.260 ; Datapath:U0_DP|Reg_user:R_USER|q[32]               ; Datapath:U0_DP|Reg_user:R_USER|q[28] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.047     ; 0.331      ;
; -0.257 ; Datapath:U0_DP|Reg_user:R_USER|q[56]               ; Datapath:U0_DP|Reg_user:R_USER|q[52] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; 0.089      ; 0.330      ;
; -0.254 ; Datapath:U0_DP|Reg_user:R_USER|q[33]               ; Datapath:U0_DP|Reg_user:R_USER|q[29] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; 0.091      ; 0.460      ;
; -0.148 ; Datapath:U0_DP|Reg_user:R_USER|q[8]                ; Datapath:U0_DP|Reg_user:R_USER|q[4]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; 0.066      ; 0.341      ;
; -0.142 ; Datapath:U0_DP|Reg_user:R_USER|q[41]               ; Datapath:U0_DP|Reg_user:R_USER|q[37] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; 0.075      ; 0.330      ;
; -0.118 ; Datapath:U0_DP|Reg_user:R_USER|q[35]               ; Datapath:U0_DP|Reg_user:R_USER|q[31] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; 0.182      ; 0.471      ;
+--------+----------------------------------------------------+--------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Controle:U1_FSM|state.init'                                                                                                             ;
+--------+-----------------------------+-------------------------------------------+--------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                   ; Launch Clock ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-------------------------------------------+--------------+----------------------------+--------------+------------+------------+
; -0.929 ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[5] ; clock_50     ; Controle:U1_FSM|state.init ; 1.000        ; 0.687      ; 1.357      ;
; -0.869 ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[3] ; clock_50     ; Controle:U1_FSM|state.init ; 1.000        ; 0.556      ; 1.644      ;
; -0.867 ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[2] ; clock_50     ; Controle:U1_FSM|state.init ; 1.000        ; 0.554      ; 1.639      ;
; -0.861 ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[0] ; clock_50     ; Controle:U1_FSM|state.init ; 1.000        ; 0.556      ; 1.633      ;
; -0.857 ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[4] ; clock_50     ; Controle:U1_FSM|state.init ; 1.000        ; 0.687      ; 1.251      ;
; -0.851 ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[1] ; clock_50     ; Controle:U1_FSM|state.init ; 1.000        ; 0.669      ; 1.629      ;
; -0.834 ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[7] ; clock_50     ; Controle:U1_FSM|state.init ; 1.000        ; 0.666      ; 1.548      ;
; -0.769 ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[6] ; clock_50     ; Controle:U1_FSM|state.init ; 1.000        ; 0.688      ; 1.556      ;
+--------+-----------------------------+-------------------------------------------+--------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_50'                                                                                                                                                                       ;
+--------+-------------------------------------------------------+----------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                            ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+----------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -0.247 ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_user:C_USER|total[3]        ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.000        ; 2.414      ; 2.553      ;
; -0.247 ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_user:C_USER|total[1]        ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.000        ; 2.414      ; 2.553      ;
; -0.247 ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_user:C_USER|total[0]        ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.000        ; 2.414      ; 2.553      ;
; -0.247 ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_user:C_USER|total[2]        ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.000        ; 2.414      ; 2.553      ;
; -0.141 ; Controle:U1_FSM|state.init                            ; Controle:U1_FSM|state.setup                        ; Controle:U1_FSM|state.init      ; clock_50    ; 0.000        ; 2.523      ; 2.768      ;
; 0.223  ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_time:CT|tempo[2]            ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.000        ; 2.413      ; 3.022      ;
; 0.290  ; Controle:U1_FSM|state.play_user                       ; Controle:U1_FSM|state.result                       ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.000        ; 2.413      ; 3.089      ;
; 0.300  ; Controle:U1_FSM|state.play_FPGA                       ; Controle:U1_FSM|state.check                        ; Controle:U1_FSM|state.play_FPGA ; clock_50    ; 0.000        ; 2.408      ; 3.094      ;
; 0.310  ; Controle:U1_FSM|state.play_user                       ; Controle:U1_FSM|state.play_user                    ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.000        ; 2.414      ; 3.110      ;
; 0.310  ; Controle:U1_FSM|state.play_user                       ; Controle:U1_FSM|state.check                        ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.000        ; 2.408      ; 3.104      ;
; 0.328  ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_time:CT|tempo[0]            ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.000        ; 2.412      ; 3.126      ;
; 0.331  ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_user:C_USER|total[3]        ; Controle:U1_FSM|state.play_user ; clock_50    ; -0.500       ; 2.414      ; 2.631      ;
; 0.331  ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_user:C_USER|total[1]        ; Controle:U1_FSM|state.play_user ; clock_50    ; -0.500       ; 2.414      ; 2.631      ;
; 0.331  ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_user:C_USER|total[0]        ; Controle:U1_FSM|state.play_user ; clock_50    ; -0.500       ; 2.414      ; 2.631      ;
; 0.331  ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_user:C_USER|total[2]        ; Controle:U1_FSM|state.play_user ; clock_50    ; -0.500       ; 2.414      ; 2.631      ;
; 0.359  ; Datapath:U0_DP|Counter_time:CT|tempo[1]               ; Datapath:U0_DP|Counter_time:CT|tempo[1]            ; clock_50                        ; clock_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; Datapath:U0_DP|Counter_time:CT|tempo[3]               ; Datapath:U0_DP|Counter_time:CT|tempo[3]            ; clock_50                        ; clock_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; Datapath:U0_DP|Counter_user:C_USER|tc                 ; Datapath:U0_DP|Counter_user:C_USER|tc              ; clock_50                        ; clock_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; Datapath:U0_DP|Counter_user:C_USER|total[3]           ; Datapath:U0_DP|Counter_user:C_USER|total[3]        ; clock_50                        ; clock_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; Datapath:U0_DP|Counter_user:C_USER|total[1]           ; Datapath:U0_DP|Counter_user:C_USER|total[1]        ; clock_50                        ; clock_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; Datapath:U0_DP|Counter_user:C_USER|total[2]           ; Datapath:U0_DP|Counter_user:C_USER|total[2]        ; clock_50                        ; clock_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; Datapath:U0_DP|Counter_round:CR|tc                    ; Datapath:U0_DP|Counter_round:CR|tc                 ; clock_50                        ; clock_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; Datapath:U0_DP|Counter_round:CR|round[3]              ; Datapath:U0_DP|Counter_round:CR|round[3]           ; clock_50                        ; clock_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.362  ; Datapath:U0_DP|Counter_time:CT|tempo[0]               ; Datapath:U0_DP|Counter_time:CT|tempo[0]            ; clock_50                        ; clock_50    ; 0.000        ; 0.061      ; 0.580      ;
; 0.362  ; Datapath:U0_DP|Counter_user:C_USER|total[0]           ; Datapath:U0_DP|Counter_user:C_USER|total[0]        ; clock_50                        ; clock_50    ; 0.000        ; 0.061      ; 0.580      ;
; 0.385  ; Controle:U1_FSM|state.play_FPGA                       ; Controle:U1_FSM|state.play_FPGA                    ; Controle:U1_FSM|state.play_FPGA ; clock_50    ; 0.000        ; 2.414      ; 3.185      ;
; 0.392  ; Datapath:U0_DP|Counter_time:CT|tempo[3]               ; Datapath:U0_DP|Counter_time:CT|tempo[1]            ; clock_50                        ; clock_50    ; 0.000        ; 0.061      ; 0.610      ;
; 0.420  ; Controle:U1_FSM|state.play_FPGA                       ; Controle:U1_FSM|state.play_user                    ; Controle:U1_FSM|state.play_FPGA ; clock_50    ; 0.000        ; 2.414      ; 3.220      ;
; 0.438  ; Controle:U1_FSM|state.init                            ; Controle:U1_FSM|state.setup                        ; Controle:U1_FSM|state.init      ; clock_50    ; -0.500       ; 2.523      ; 2.847      ;
; 0.457  ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_user:C_USER|tc              ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.000        ; 2.414      ; 3.257      ;
; 0.458  ; Datapath:U0_DP|ButtonSync:BTN|btn1state.EsperaApertar ; Datapath:U0_DP|ButtonSync:BTN|btn1state.SaidaAtiva ; clock_50                        ; clock_50    ; 0.000        ; -0.025     ; 0.590      ;
; 0.490  ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_time:CT|tempo[1]            ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.000        ; 2.413      ; 3.289      ;
; 0.490  ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_time:CT|tempo[3]            ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.000        ; 2.413      ; 3.289      ;
; 0.490  ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_time:CT|end_time            ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.000        ; 2.413      ; 3.289      ;
; 0.494  ; Controle:U1_FSM|state.result                          ; Controle:U1_FSM|state.init                         ; clock_50                        ; clock_50    ; 0.000        ; 0.062      ; 0.713      ;
; 0.583  ; Datapath:U0_DP|Counter_user:C_USER|total[0]           ; Datapath:U0_DP|Counter_user:C_USER|total[1]        ; clock_50                        ; clock_50    ; 0.000        ; 0.061      ; 0.801      ;
; 0.592  ; Datapath:U0_DP|ButtonSync:BTN|btn0state.EsperaApertar ; Datapath:U0_DP|ButtonSync:BTN|btn0state.SaidaAtiva ; clock_50                        ; clock_50    ; 0.000        ; -0.025     ; 0.724      ;
; 0.596  ; Datapath:U0_DP|ButtonSync:BTN|btn2state.EsperaApertar ; Datapath:U0_DP|ButtonSync:BTN|btn2state.SaidaAtiva ; clock_50                        ; clock_50    ; 0.000        ; -0.025     ; 0.728      ;
; 0.694  ; Datapath:U0_DP|ButtonSync:BTN|btn3state.EsperaApertar ; Datapath:U0_DP|ButtonSync:BTN|btn3state.SaidaAtiva ; clock_50                        ; clock_50    ; 0.000        ; -0.025     ; 0.826      ;
; 0.719  ; Datapath:U0_DP|Counter_time:CT|tempo[1]               ; Datapath:U0_DP|Counter_time:CT|tempo[3]            ; clock_50                        ; clock_50    ; 0.000        ; 0.061      ; 0.937      ;
; 0.732  ; Datapath:U0_DP|Counter_time:CT|tempo[0]               ; Datapath:U0_DP|Counter_time:CT|tempo[3]            ; clock_50                        ; clock_50    ; 0.000        ; 0.062      ; 0.951      ;
; 0.745  ; Datapath:U0_DP|Counter_user:C_USER|total[2]           ; Datapath:U0_DP|Counter_user:C_USER|total[3]        ; clock_50                        ; clock_50    ; 0.000        ; 0.061      ; 0.963      ;
; 0.844  ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_time:CT|tempo[2]            ; Controle:U1_FSM|state.play_user ; clock_50    ; -0.500       ; 2.413      ; 3.143      ;
; 0.864  ; Datapath:U0_DP|Counter_user:C_USER|total[3]           ; Datapath:U0_DP|Counter_user:C_USER|total[1]        ; clock_50                        ; clock_50    ; 0.000        ; 0.061      ; 1.082      ;
; 0.864  ; Datapath:U0_DP|Counter_user:C_USER|total[3]           ; Datapath:U0_DP|Counter_user:C_USER|total[0]        ; clock_50                        ; clock_50    ; 0.000        ; 0.061      ; 1.082      ;
; 0.865  ; Datapath:U0_DP|Counter_user:C_USER|total[3]           ; Datapath:U0_DP|Counter_user:C_USER|total[2]        ; clock_50                        ; clock_50    ; 0.000        ; 0.061      ; 1.083      ;
; 0.910  ; Datapath:U0_DP|Counter_user:C_USER|tc                 ; Controle:U1_FSM|state.play_user                    ; clock_50                        ; clock_50    ; 0.000        ; 0.061      ; 1.128      ;
; 0.913  ; Datapath:U0_DP|Counter_time:CT|tempo[0]               ; Datapath:U0_DP|Counter_time:CT|tempo[1]            ; clock_50                        ; clock_50    ; 0.000        ; 0.062      ; 1.132      ;
; 0.923  ; Datapath:U0_DP|ButtonSync:BTN|btn3state.SaidaAtiva    ; Datapath:U0_DP|Counter_user:C_USER|tc              ; clock_50                        ; clock_50    ; 0.000        ; 0.187      ; 1.267      ;
; 0.928  ; Controle:U1_FSM|state.check                           ; Controle:U1_FSM|state.check                        ; clock_50                        ; clock_50    ; 0.000        ; 0.061      ; 1.146      ;
; 0.928  ; Controle:U1_FSM|state.play_FPGA                       ; Controle:U1_FSM|state.check                        ; Controle:U1_FSM|state.play_FPGA ; clock_50    ; -0.500       ; 2.408      ; 3.222      ;
; 0.943  ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_time:CT|tempo[0]            ; Controle:U1_FSM|state.play_user ; clock_50    ; -0.500       ; 2.412      ; 3.241      ;
; 0.970  ; Controle:U1_FSM|state.play_user                       ; Controle:U1_FSM|state.play_user                    ; Controle:U1_FSM|state.play_user ; clock_50    ; -0.500       ; 2.414      ; 3.270      ;
; 0.978  ; Datapath:U0_DP|Counter_user:C_USER|total[1]           ; Datapath:U0_DP|Counter_user:C_USER|total[2]        ; clock_50                        ; clock_50    ; 0.000        ; 0.061      ; 1.196      ;
; 0.984  ; Controle:U1_FSM|state.play_user                       ; Controle:U1_FSM|state.check                        ; Controle:U1_FSM|state.play_user ; clock_50    ; -0.500       ; 2.408      ; 3.278      ;
; 1.003  ; Datapath:U0_DP|Counter_user:C_USER|total[2]           ; Datapath:U0_DP|Counter_user:C_USER|total[1]        ; clock_50                        ; clock_50    ; 0.000        ; 0.061      ; 1.221      ;
; 1.003  ; Datapath:U0_DP|Counter_user:C_USER|total[2]           ; Datapath:U0_DP|Counter_user:C_USER|total[0]        ; clock_50                        ; clock_50    ; 0.000        ; 0.061      ; 1.221      ;
; 1.015  ; Datapath:U0_DP|Counter_user:C_USER|total[1]           ; Datapath:U0_DP|Counter_user:C_USER|total[3]        ; clock_50                        ; clock_50    ; 0.000        ; 0.061      ; 1.233      ;
; 1.017  ; Datapath:U0_DP|Counter_time:CT|end_time               ; Controle:U1_FSM|state.check                        ; clock_50                        ; clock_50    ; 0.000        ; 0.056      ; 1.230      ;
; 1.028  ; Controle:U1_FSM|state.play_user                       ; Controle:U1_FSM|state.result                       ; Controle:U1_FSM|state.play_user ; clock_50    ; -0.500       ; 2.413      ; 3.327      ;
; 1.040  ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_user:C_USER|tc              ; Controle:U1_FSM|state.play_user ; clock_50    ; -0.500       ; 2.414      ; 3.340      ;
; 1.048  ; Controle:U1_FSM|state.play_FPGA                       ; Controle:U1_FSM|state.play_user                    ; Controle:U1_FSM|state.play_FPGA ; clock_50    ; -0.500       ; 2.414      ; 3.348      ;
; 1.048  ; Controle:U1_FSM|state.play_FPGA                       ; Controle:U1_FSM|state.play_FPGA                    ; Controle:U1_FSM|state.play_FPGA ; clock_50    ; -0.500       ; 2.414      ; 3.348      ;
; 1.067  ; Datapath:U0_DP|Counter_user:C_USER|total[0]           ; Datapath:U0_DP|Counter_user:C_USER|total[2]        ; clock_50                        ; clock_50    ; 0.000        ; 0.061      ; 1.285      ;
; 1.078  ; Datapath:U0_DP|Counter_user:C_USER|total[1]           ; Datapath:U0_DP|Counter_user:C_USER|total[0]        ; clock_50                        ; clock_50    ; 0.000        ; 0.061      ; 1.296      ;
; 1.078  ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_time:CT|tempo[1]            ; Controle:U1_FSM|state.play_user ; clock_50    ; -0.500       ; 2.413      ; 3.377      ;
; 1.078  ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_time:CT|tempo[3]            ; Controle:U1_FSM|state.play_user ; clock_50    ; -0.500       ; 2.413      ; 3.377      ;
; 1.078  ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_time:CT|end_time            ; Controle:U1_FSM|state.play_user ; clock_50    ; -0.500       ; 2.413      ; 3.377      ;
; 1.104  ; Datapath:U0_DP|Counter_user:C_USER|total[0]           ; Datapath:U0_DP|Counter_user:C_USER|total[3]        ; clock_50                        ; clock_50    ; 0.000        ; 0.061      ; 1.322      ;
; 1.120  ; Datapath:U0_DP|Counter_round:CR|round[1]              ; Datapath:U0_DP|Counter_round:CR|round[2]           ; clock_50                        ; clock_50    ; 0.000        ; 0.061      ; 1.338      ;
; 1.131  ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[3]             ; Datapath:U0_DP|Counter_round:CR|tc                 ; Controle:U1_FSM|state.init      ; clock_50    ; 0.000        ; -0.667     ; 0.651      ;
; 1.152  ; Datapath:U0_DP|ButtonSync:BTN|btn0state.SaidaAtiva    ; Datapath:U0_DP|Counter_user:C_USER|tc              ; clock_50                        ; clock_50    ; 0.000        ; 0.187      ; 1.496      ;
; 1.161  ; Datapath:U0_DP|ButtonSync:BTN|btn1state.SaidaAtiva    ; Datapath:U0_DP|Counter_user:C_USER|tc              ; clock_50                        ; clock_50    ; 0.000        ; 0.187      ; 1.505      ;
; 1.196  ; Datapath:U0_DP|Counter_time:CT|end_time               ; Controle:U1_FSM|state.play_user                    ; clock_50                        ; clock_50    ; 0.000        ; 0.062      ; 1.415      ;
; 1.215  ; Datapath:U0_DP|Counter_round:CR|round[2]              ; Datapath:U0_DP|Counter_user:C_USER|total[1]        ; clock_50                        ; clock_50    ; 0.000        ; 0.063      ; 1.435      ;
; 1.215  ; Datapath:U0_DP|Counter_round:CR|round[2]              ; Datapath:U0_DP|Counter_user:C_USER|total[0]        ; clock_50                        ; clock_50    ; 0.000        ; 0.063      ; 1.435      ;
; 1.216  ; Datapath:U0_DP|Counter_round:CR|round[2]              ; Datapath:U0_DP|Counter_user:C_USER|total[2]        ; clock_50                        ; clock_50    ; 0.000        ; 0.063      ; 1.436      ;
; 1.233  ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[2]             ; Datapath:U0_DP|Counter_round:CR|tc                 ; Controle:U1_FSM|state.init      ; clock_50    ; 0.000        ; -0.665     ; 0.755      ;
; 1.239  ; Datapath:U0_DP|Counter_round:CR|round[0]              ; Datapath:U0_DP|Counter_round:CR|round[3]           ; clock_50                        ; clock_50    ; 0.000        ; 0.061      ; 1.457      ;
; 1.267  ; Datapath:U0_DP|Counter_round:CR|round[3]              ; Datapath:U0_DP|Counter_round:CR|tc                 ; clock_50                        ; clock_50    ; 0.000        ; 0.061      ; 1.485      ;
; 1.270  ; Datapath:U0_DP|Counter_round:CR|round[2]              ; Datapath:U0_DP|Counter_round:CR|round[3]           ; clock_50                        ; clock_50    ; 0.000        ; 0.061      ; 1.488      ;
; 1.270  ; Datapath:U0_DP|Counter_round:CR|round[2]              ; Datapath:U0_DP|Counter_round:CR|tc                 ; clock_50                        ; clock_50    ; 0.000        ; 0.061      ; 1.488      ;
; 1.290  ; Datapath:U0_DP|ButtonSync:BTN|btn2state.SaidaAtiva    ; Datapath:U0_DP|Counter_user:C_USER|tc              ; clock_50                        ; clock_50    ; 0.000        ; 0.187      ; 1.634      ;
; 1.295  ; Datapath:U0_DP|Counter_round:CR|round[1]              ; Datapath:U0_DP|Counter_round:CR|round[3]           ; clock_50                        ; clock_50    ; 0.000        ; 0.061      ; 1.513      ;
; 1.338  ; Datapath:U0_DP|Counter_round:CR|round[0]              ; Datapath:U0_DP|Counter_user:C_USER|total[1]        ; clock_50                        ; clock_50    ; 0.000        ; 0.063      ; 1.558      ;
; 1.340  ; Datapath:U0_DP|Counter_round:CR|round[0]              ; Datapath:U0_DP|Counter_user:C_USER|total[2]        ; clock_50                        ; clock_50    ; 0.000        ; 0.063      ; 1.560      ;
; 1.341  ; Controle:U1_FSM|state.check                           ; Datapath:U0_DP|Counter_round:CR|round[3]           ; clock_50                        ; clock_50    ; 0.000        ; 0.065      ; 1.563      ;
; 1.345  ; Datapath:U0_DP|Counter_round:CR|round[0]              ; Datapath:U0_DP|Counter_user:C_USER|total[0]        ; clock_50                        ; clock_50    ; 0.000        ; 0.063      ; 1.565      ;
; 1.348  ; Datapath:U0_DP|Counter_user:C_USER|total[3]           ; Datapath:U0_DP|Counter_user:C_USER|tc              ; clock_50                        ; clock_50    ; 0.000        ; 0.061      ; 1.566      ;
; 1.349  ; Datapath:U0_DP|Counter_round:CR|round[0]              ; Datapath:U0_DP|Counter_round:CR|round[0]           ; clock_50                        ; clock_50    ; 0.000        ; 0.061      ; 1.567      ;
; 1.351  ; Datapath:U0_DP|Counter_user:C_USER|tc                 ; Controle:U1_FSM|state.check                        ; clock_50                        ; clock_50    ; 0.000        ; 0.055      ; 1.563      ;
; 1.412  ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[0]             ; Datapath:U0_DP|Counter_round:CR|tc                 ; Controle:U1_FSM|state.init      ; clock_50    ; 0.000        ; -0.667     ; 0.932      ;
; 1.421  ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[1]             ; Datapath:U0_DP|Counter_round:CR|tc                 ; Controle:U1_FSM|state.init      ; clock_50    ; 0.000        ; -0.780     ; 0.828      ;
; 1.425  ; Datapath:U0_DP|Counter_round:CR|round[1]              ; Datapath:U0_DP|Counter_user:C_USER|total[1]        ; clock_50                        ; clock_50    ; 0.000        ; 0.063      ; 1.645      ;
; 1.427  ; Datapath:U0_DP|Counter_round:CR|round[1]              ; Datapath:U0_DP|Counter_user:C_USER|total[2]        ; clock_50                        ; clock_50    ; 0.000        ; 0.063      ; 1.647      ;
; 1.432  ; Datapath:U0_DP|Counter_round:CR|round[1]              ; Datapath:U0_DP|Counter_user:C_USER|total[0]        ; clock_50                        ; clock_50    ; 0.000        ; 0.063      ; 1.652      ;
; 1.459  ; Datapath:U0_DP|Counter_user:C_USER|total[1]           ; Datapath:U0_DP|Counter_user:C_USER|tc              ; clock_50                        ; clock_50    ; 0.000        ; 0.061      ; 1.677      ;
; 1.473  ; Datapath:U0_DP|Counter_round:CR|round[1]              ; Datapath:U0_DP|Counter_round:CR|tc                 ; clock_50                        ; clock_50    ; 0.000        ; 0.061      ; 1.691      ;
; 1.474  ; Datapath:U0_DP|Counter_user:C_USER|total[0]           ; Datapath:U0_DP|Counter_user:C_USER|tc              ; clock_50                        ; clock_50    ; 0.000        ; 0.061      ; 1.692      ;
; 1.480  ; Datapath:U0_DP|Counter_time:CT|tempo[2]               ; Datapath:U0_DP|Counter_time:CT|tempo[3]            ; clock_50                        ; clock_50    ; 0.000        ; 0.061      ; 1.698      ;
+--------+-------------------------------------------------------+----------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Controle:U1_FSM|state.play_user'                                                                                                                                                  ;
+-------+----------------------------------------------------+--------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                              ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+--------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.029 ; Datapath:U0_DP|ButtonSync:BTN|btn1state.SaidaAtiva ; Datapath:U0_DP|Reg_user:R_USER|q[61] ; clock_50                        ; Controle:U1_FSM|state.play_user ; -0.500       ; 1.375      ; 0.934      ;
; 0.029 ; Datapath:U0_DP|ButtonSync:BTN|btn3state.SaidaAtiva ; Datapath:U0_DP|Reg_user:R_USER|q[63] ; clock_50                        ; Controle:U1_FSM|state.play_user ; -0.500       ; 1.382      ; 0.941      ;
; 0.051 ; Datapath:U0_DP|ButtonSync:BTN|btn2state.SaidaAtiva ; Datapath:U0_DP|Reg_user:R_USER|q[62] ; clock_50                        ; Controle:U1_FSM|state.play_user ; -0.500       ; 1.380      ; 0.961      ;
; 0.054 ; Datapath:U0_DP|ButtonSync:BTN|btn0state.SaidaAtiva ; Datapath:U0_DP|Reg_user:R_USER|q[60] ; clock_50                        ; Controle:U1_FSM|state.play_user ; -0.500       ; 1.374      ; 0.958      ;
; 0.126 ; Datapath:U0_DP|Reg_user:R_USER|q[56]               ; Datapath:U0_DP|Reg_user:R_USER|q[52] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.180      ; 0.306      ;
; 0.131 ; Datapath:U0_DP|Reg_user:R_USER|q[27]               ; Datapath:U0_DP|Reg_user:R_USER|q[23] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.175      ; 0.306      ;
; 0.138 ; Datapath:U0_DP|Reg_user:R_USER|q[41]               ; Datapath:U0_DP|Reg_user:R_USER|q[37] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.168      ; 0.306      ;
; 0.162 ; Datapath:U0_DP|Reg_user:R_USER|q[8]                ; Datapath:U0_DP|Reg_user:R_USER|q[4]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.157      ; 0.319      ;
; 0.175 ; Datapath:U0_DP|Reg_user:R_USER|q[35]               ; Datapath:U0_DP|Reg_user:R_USER|q[31] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.276      ; 0.451      ;
; 0.255 ; Datapath:U0_DP|Reg_user:R_USER|q[33]               ; Datapath:U0_DP|Reg_user:R_USER|q[29] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.182      ; 0.437      ;
; 0.255 ; Datapath:U0_DP|Reg_user:R_USER|q[32]               ; Datapath:U0_DP|Reg_user:R_USER|q[28] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.051      ; 0.306      ;
; 0.300 ; Datapath:U0_DP|Reg_user:R_USER|q[20]               ; Datapath:U0_DP|Reg_user:R_USER|q[16] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.159      ; 0.459      ;
; 0.366 ; Datapath:U0_DP|Reg_user:R_USER|q[39]               ; Datapath:U0_DP|Reg_user:R_USER|q[35] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.045      ; 0.411      ;
; 0.366 ; Datapath:U0_DP|Reg_user:R_USER|q[44]               ; Datapath:U0_DP|Reg_user:R_USER|q[40] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.046      ; 0.412      ;
; 0.367 ; Datapath:U0_DP|Reg_user:R_USER|q[58]               ; Datapath:U0_DP|Reg_user:R_USER|q[54] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.043      ; 0.410      ;
; 0.367 ; Datapath:U0_DP|Reg_user:R_USER|q[34]               ; Datapath:U0_DP|Reg_user:R_USER|q[30] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.042      ; 0.409      ;
; 0.367 ; Datapath:U0_DP|Reg_user:R_USER|q[15]               ; Datapath:U0_DP|Reg_user:R_USER|q[11] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.045      ; 0.412      ;
; 0.371 ; Datapath:U0_DP|Reg_user:R_USER|q[51]               ; Datapath:U0_DP|Reg_user:R_USER|q[47] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.054      ; 0.425      ;
; 0.378 ; Datapath:U0_DP|Reg_user:R_USER|q[14]               ; Datapath:U0_DP|Reg_user:R_USER|q[10] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.039      ; 0.417      ;
; 0.378 ; Datapath:U0_DP|Reg_user:R_USER|q[40]               ; Datapath:U0_DP|Reg_user:R_USER|q[36] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.044      ; 0.422      ;
; 0.379 ; Datapath:U0_DP|Reg_user:R_USER|q[12]               ; Datapath:U0_DP|Reg_user:R_USER|q[8]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.043      ; 0.422      ;
; 0.380 ; Datapath:U0_DP|Reg_user:R_USER|q[38]               ; Datapath:U0_DP|Reg_user:R_USER|q[34] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.042      ; 0.422      ;
; 0.380 ; Datapath:U0_DP|Reg_user:R_USER|q[6]                ; Datapath:U0_DP|Reg_user:R_USER|q[2]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.043      ; 0.423      ;
; 0.380 ; Datapath:U0_DP|Reg_user:R_USER|q[17]               ; Datapath:U0_DP|Reg_user:R_USER|q[13] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.043      ; 0.423      ;
; 0.381 ; Datapath:U0_DP|Reg_user:R_USER|q[21]               ; Datapath:U0_DP|Reg_user:R_USER|q[17] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.043      ; 0.424      ;
; 0.382 ; Datapath:U0_DP|Reg_user:R_USER|q[49]               ; Datapath:U0_DP|Reg_user:R_USER|q[45] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.042      ; 0.424      ;
; 0.384 ; Datapath:U0_DP|Reg_user:R_USER|q[59]               ; Datapath:U0_DP|Reg_user:R_USER|q[55] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.041      ; 0.425      ;
; 0.400 ; Datapath:U0_DP|Reg_user:R_USER|q[50]               ; Datapath:U0_DP|Reg_user:R_USER|q[46] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.027      ; 0.427      ;
; 0.415 ; Datapath:U0_DP|Reg_user:R_USER|q[4]                ; Datapath:U0_DP|Reg_user:R_USER|q[0]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.046      ; 0.461      ;
; 0.443 ; Datapath:U0_DP|Reg_user:R_USER|q[57]               ; Datapath:U0_DP|Reg_user:R_USER|q[53] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.044      ; 0.487      ;
; 0.458 ; Datapath:U0_DP|Reg_user:R_USER|q[26]               ; Datapath:U0_DP|Reg_user:R_USER|q[22] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.041      ; 0.499      ;
; 0.476 ; Datapath:U0_DP|Reg_user:R_USER|q[16]               ; Datapath:U0_DP|Reg_user:R_USER|q[12] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.066     ; 0.410      ;
; 0.481 ; Datapath:U0_DP|Reg_user:R_USER|q[63]               ; Datapath:U0_DP|Reg_user:R_USER|q[59] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.071     ; 0.410      ;
; 0.485 ; Datapath:U0_DP|Reg_user:R_USER|q[48]               ; Datapath:U0_DP|Reg_user:R_USER|q[44] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.076     ; 0.409      ;
; 0.486 ; Datapath:U0_DP|Reg_user:R_USER|q[18]               ; Datapath:U0_DP|Reg_user:R_USER|q[14] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.071     ; 0.415      ;
; 0.494 ; Datapath:U0_DP|Reg_user:R_USER|q[62]               ; Datapath:U0_DP|Reg_user:R_USER|q[58] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.070     ; 0.424      ;
; 0.494 ; Datapath:U0_DP|Reg_user:R_USER|q[7]                ; Datapath:U0_DP|Reg_user:R_USER|q[3]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.072     ; 0.422      ;
; 0.497 ; Datapath:U0_DP|Reg_user:R_USER|q[19]               ; Datapath:U0_DP|Reg_user:R_USER|q[15] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.073     ; 0.424      ;
; 0.503 ; Datapath:U0_DP|Reg_user:R_USER|q[28]               ; Datapath:U0_DP|Reg_user:R_USER|q[24] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.092     ; 0.411      ;
; 0.506 ; Datapath:U0_DP|Reg_user:R_USER|q[45]               ; Datapath:U0_DP|Reg_user:R_USER|q[41] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.045      ; 0.551      ;
; 0.516 ; Datapath:U0_DP|Reg_user:R_USER|q[5]                ; Datapath:U0_DP|Reg_user:R_USER|q[1]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.106     ; 0.410      ;
; 0.519 ; Datapath:U0_DP|Reg_user:R_USER|q[29]               ; Datapath:U0_DP|Reg_user:R_USER|q[25] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.094     ; 0.425      ;
; 0.524 ; Datapath:U0_DP|Reg_user:R_USER|q[9]                ; Datapath:U0_DP|Reg_user:R_USER|q[5]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.194      ; 0.718      ;
; 0.532 ; Datapath:U0_DP|Reg_user:R_USER|q[55]               ; Datapath:U0_DP|Reg_user:R_USER|q[51] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.279      ; 0.811      ;
; 0.533 ; Datapath:U0_DP|Reg_user:R_USER|q[36]               ; Datapath:U0_DP|Reg_user:R_USER|q[32] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.166      ; 0.699      ;
; 0.559 ; Datapath:U0_DP|Reg_user:R_USER|q[54]               ; Datapath:U0_DP|Reg_user:R_USER|q[50] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.276      ; 0.835      ;
; 0.561 ; Datapath:U0_DP|Reg_user:R_USER|q[46]               ; Datapath:U0_DP|Reg_user:R_USER|q[42] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.039     ; 0.522      ;
; 0.571 ; Datapath:U0_DP|Reg_user:R_USER|q[22]               ; Datapath:U0_DP|Reg_user:R_USER|q[18] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.178      ; 0.749      ;
; 0.574 ; Datapath:U0_DP|Reg_user:R_USER|q[60]               ; Datapath:U0_DP|Reg_user:R_USER|q[56] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.088     ; 0.486      ;
; 0.577 ; Datapath:U0_DP|Reg_user:R_USER|q[31]               ; Datapath:U0_DP|Reg_user:R_USER|q[27] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.168     ; 0.409      ;
; 0.584 ; Datapath:U0_DP|Reg_user:R_USER|q[11]               ; Datapath:U0_DP|Reg_user:R_USER|q[7]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.150      ; 0.734      ;
; 0.589 ; Datapath:U0_DP|Reg_user:R_USER|q[47]               ; Datapath:U0_DP|Reg_user:R_USER|q[43] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.065     ; 0.524      ;
; 0.613 ; Datapath:U0_DP|Reg_user:R_USER|q[30]               ; Datapath:U0_DP|Reg_user:R_USER|q[26] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.055      ; 0.668      ;
; 0.626 ; Datapath:U0_DP|Reg_user:R_USER|q[52]               ; Datapath:U0_DP|Reg_user:R_USER|q[48] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.065      ; 0.691      ;
; 0.689 ; Datapath:U0_DP|Reg_user:R_USER|q[24]               ; Datapath:U0_DP|Reg_user:R_USER|q[20] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.050      ; 0.739      ;
; 0.690 ; Datapath:U0_DP|Reg_user:R_USER|q[25]               ; Datapath:U0_DP|Reg_user:R_USER|q[21] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.052      ; 0.742      ;
; 0.712 ; Datapath:U0_DP|Reg_user:R_USER|q[61]               ; Datapath:U0_DP|Reg_user:R_USER|q[57] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.091     ; 0.621      ;
; 0.721 ; Datapath:U0_DP|Reg_user:R_USER|q[23]               ; Datapath:U0_DP|Reg_user:R_USER|q[19] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.048      ; 0.769      ;
; 0.743 ; Datapath:U0_DP|Reg_user:R_USER|q[53]               ; Datapath:U0_DP|Reg_user:R_USER|q[49] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.074      ; 0.817      ;
; 0.794 ; Datapath:U0_DP|Reg_user:R_USER|q[13]               ; Datapath:U0_DP|Reg_user:R_USER|q[9]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.010      ; 0.804      ;
; 0.797 ; Datapath:U0_DP|Reg_user:R_USER|q[10]               ; Datapath:U0_DP|Reg_user:R_USER|q[6]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.036      ; 0.833      ;
; 0.828 ; Datapath:U0_DP|Reg_user:R_USER|q[43]               ; Datapath:U0_DP|Reg_user:R_USER|q[39] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.097     ; 0.731      ;
; 0.920 ; Datapath:U0_DP|Reg_user:R_USER|q[42]               ; Datapath:U0_DP|Reg_user:R_USER|q[38] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.092     ; 0.828      ;
; 0.933 ; Datapath:U0_DP|Reg_user:R_USER|q[37]               ; Datapath:U0_DP|Reg_user:R_USER|q[33] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.088     ; 0.845      ;
+-------+----------------------------------------------------+--------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Controle:U1_FSM|state.init'                                                                                                             ;
+-------+-----------------------------+-------------------------------------------+--------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                   ; Launch Clock ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-------------------------------------------+--------------+----------------------------+--------------+------------+------------+
; 0.187 ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[4] ; clock_50     ; Controle:U1_FSM|state.init ; 0.000        ; 0.910      ; 1.127      ;
; 0.260 ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[5] ; clock_50     ; Controle:U1_FSM|state.init ; 0.000        ; 0.910      ; 1.200      ;
; 0.309 ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[6] ; clock_50     ; Controle:U1_FSM|state.init ; 0.000        ; 0.912      ; 1.251      ;
; 0.480 ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[7] ; clock_50     ; Controle:U1_FSM|state.init ; 0.000        ; 0.889      ; 1.399      ;
; 0.594 ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[1] ; clock_50     ; Controle:U1_FSM|state.init ; 0.000        ; 0.892      ; 1.516      ;
; 0.682 ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[0] ; clock_50     ; Controle:U1_FSM|state.init ; 0.000        ; 0.774      ; 1.486      ;
; 0.683 ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[2] ; clock_50     ; Controle:U1_FSM|state.init ; 0.000        ; 0.772      ; 1.485      ;
; 0.689 ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[3] ; clock_50     ; Controle:U1_FSM|state.init ; 0.000        ; 0.774      ; 1.493      ;
+-------+-----------------------------+-------------------------------------------+--------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Controle:U1_FSM|state.play_FPGA'                                                                                                                                                ;
+-------+--------------------------------------------+--------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.242 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[31]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[27]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.166      ; 0.408      ;
; 0.249 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[18]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[14]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.160      ; 0.409      ;
; 0.250 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[56]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[52]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.159      ; 0.409      ;
; 0.275 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[30]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[26]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.213      ; 0.488      ;
; 0.290 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[57]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[53]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.150      ; 0.440      ;
; 0.349 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[27]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[23]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.137      ; 0.486      ;
; 0.363 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[9]        ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[5]        ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.047      ; 0.410      ;
; 0.364 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[39]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[35]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.047      ; 0.411      ;
; 0.365 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[4]        ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[0]        ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.044      ; 0.409      ;
; 0.366 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[51]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[47]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.044      ; 0.410      ;
; 0.366 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[6]        ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[2]        ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.045      ; 0.411      ;
; 0.366 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[20]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[16]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.044      ; 0.410      ;
; 0.366 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[33]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[29]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.044      ; 0.410      ;
; 0.367 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[40]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[36]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.045      ; 0.412      ;
; 0.367 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[8]        ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[4]        ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.043      ; 0.410      ;
; 0.368 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[38]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[34]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.042      ; 0.410      ;
; 0.369 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[16]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[12]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.041      ; 0.410      ;
; 0.373 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[29]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[25]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.038      ; 0.411      ;
; 0.380 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[7]        ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[3]        ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.045      ; 0.425      ;
; 0.381 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[47]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[43]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.043      ; 0.424      ;
; 0.384 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[59]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[55]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.042      ; 0.426      ;
; 0.431 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[15]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[11]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.053      ; 0.484      ;
; 0.438 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[58]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[54]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.045      ; 0.483      ;
; 0.444 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[46]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[42]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.042      ; 0.486      ;
; 0.445 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[19]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[15]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.045      ; 0.490      ;
; 0.450 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[28]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[24]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.039      ; 0.489      ;
; 0.450 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[13]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[9]        ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.045      ; 0.495      ;
; 0.452 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[21]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[17]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.044      ; 0.496      ;
; 0.453 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[49]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[45]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.049      ; 0.502      ;
; 0.463 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[52]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[48]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.021     ; 0.442      ;
; 0.468 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[53]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[49]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.023     ; 0.445      ;
; 0.479 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[14]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[10]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.021     ; 0.458      ;
; 0.494 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[26]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[22]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.052     ; 0.442      ;
; 0.509 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[17]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[13]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.058      ; 0.567      ;
; 0.511 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[5]        ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[1]        ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.041      ; 0.552      ;
; 0.517 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[50]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[46]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.043      ; 0.560      ;
; 0.614 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[44]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[40]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.014      ; 0.628      ;
; 0.616 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[12]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[8]        ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.062      ; 0.678      ;
; 0.643 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[41]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[37]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.018      ; 0.661      ;
; 0.668 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[35]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[31]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.187      ; 0.855      ;
; 0.678 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[32]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[28]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.044      ; 0.722      ;
; 0.686 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[34]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[30]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.189      ; 0.875      ;
; 0.743 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[25]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[21]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.035      ; 0.778      ;
; 0.744 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[36]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[32]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.062      ; 0.806      ;
; 0.783 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[42]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[38]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.048      ; 0.831      ;
; 0.790 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[24]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[20]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.037      ; 0.827      ;
; 0.818 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[43]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[39]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.043      ; 0.861      ;
; 0.833 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[55]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[51]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.070      ; 0.903      ;
; 0.844 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[54]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[50]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.070      ; 0.914      ;
; 0.848 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[61]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[57]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.089      ; 0.937      ;
; 0.848 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[37]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[33]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.063      ; 0.911      ;
; 0.857 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[22]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[18]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.064      ; 0.921      ;
; 0.911 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.053      ; 0.964      ;
; 0.918 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.047      ; 0.965      ;
; 0.922 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.048      ; 0.970      ;
; 0.924 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[60]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[56]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.020      ; 0.944      ;
; 0.943 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.156      ; 1.099      ;
; 0.946 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.156      ; 1.102      ;
; 1.005 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.050      ; 1.055      ;
; 1.039 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[10]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[6]        ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.139     ; 0.900      ;
; 1.041 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.049      ; 1.090      ;
; 1.043 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[63]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[59]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.104     ; 0.939      ;
; 1.045 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.158      ; 1.203      ;
; 1.059 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[48]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[44]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.113     ; 0.946      ;
; 1.087 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.158      ; 1.245      ;
; 1.089 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[63]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.067     ; 1.022      ;
; 1.127 ; Datapath:U0_DP|Counter_round:CR|round[2]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 0.476      ; 1.133      ;
; 1.131 ; Datapath:U0_DP|Counter_round:CR|round[2]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 0.477      ; 1.138      ;
; 1.152 ; Datapath:U0_DP|Counter_round:CR|round[2]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 0.585      ; 1.267      ;
; 1.155 ; Datapath:U0_DP|Counter_round:CR|round[2]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 0.585      ; 1.270      ;
; 1.159 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[60]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.043      ; 1.202      ;
; 1.201 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[62]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[58]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.088     ; 1.113      ;
; 1.209 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[60]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.148      ; 1.357      ;
; 1.212 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.055     ; 1.157      ;
; 1.224 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.056     ; 1.168      ;
; 1.249 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.053      ; 1.302      ;
; 1.252 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.053      ; 1.305      ;
; 1.305 ; Datapath:U0_DP|Counter_round:CR|round[0]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 0.476      ; 1.311      ;
; 1.330 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[11]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[7]        ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.137     ; 1.193      ;
; 1.332 ; Datapath:U0_DP|Counter_round:CR|round[0]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 0.477      ; 1.339      ;
; 1.343 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[61]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.038      ; 1.381      ;
; 1.352 ; Datapath:U0_DP|Counter_round:CR|round[0]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 0.585      ; 1.467      ;
; 1.354 ; Datapath:U0_DP|Counter_round:CR|round[0]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 0.585      ; 1.469      ;
; 1.354 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[63]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.067     ; 1.287      ;
; 1.371 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.053      ; 1.424      ;
; 1.385 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[23]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[19]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.035     ; 1.350      ;
; 1.395 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[61]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.065     ; 1.330      ;
; 1.402 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.056     ; 1.346      ;
; 1.423 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.055     ; 1.368      ;
; 1.441 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[62]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.086     ; 1.355      ;
; 1.457 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[63]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.038      ; 1.495      ;
; 1.484 ; Datapath:U0_DP|Counter_round:CR|round[3]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 0.476      ; 1.490      ;
; 1.488 ; Datapath:U0_DP|Counter_round:CR|round[3]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 0.477      ; 1.495      ;
; 1.509 ; Datapath:U0_DP|Counter_round:CR|round[3]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 0.585      ; 1.624      ;
; 1.512 ; Datapath:U0_DP|Counter_round:CR|round[3]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 0.585      ; 1.627      ;
; 1.519 ; Datapath:U0_DP|Counter_round:CR|round[1]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 0.476      ; 1.525      ;
; 1.537 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[60]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.146      ; 1.683      ;
; 1.541 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[45]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[41]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.116     ; 1.425      ;
; 1.546 ; Datapath:U0_DP|Counter_round:CR|round[1]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 0.477      ; 1.553      ;
; 1.566 ; Datapath:U0_DP|Counter_round:CR|round[1]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 0.585      ; 1.681      ;
+-------+--------------------------------------------+--------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Controle:U1_FSM|state.play_FPGA'                                                                                                                              ;
+--------+----------------------------------+--------------------------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                    ; Launch Clock               ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; -1.963 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; clock_50                   ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.279      ; 1.457      ;
; -1.618 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; clock_50                   ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.281      ; 1.457      ;
; -1.467 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; clock_50                   ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.384      ; 1.168      ;
; -1.397 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; clock_50                   ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.384      ; 1.171      ;
; -0.168 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 2.692      ; 2.284      ;
; 0.177  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 2.694      ; 2.284      ;
; 0.328  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 2.797      ; 1.995      ;
; 0.328  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 2.692      ; 2.288      ;
; 0.398  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 2.797      ; 1.998      ;
; 0.671  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 2.694      ; 2.290      ;
; 0.819  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 2.797      ; 2.004      ;
; 0.894  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 2.797      ; 2.002      ;
+--------+----------------------------------+--------------------------------------------+----------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Controle:U1_FSM|state.play_user'                                                                                                                        ;
+--------+----------------------------------+--------------------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                              ; Launch Clock               ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; -1.460 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[19] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.050      ; 1.734      ;
; -1.452 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[49] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.940      ; 1.756      ;
; -1.445 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[40] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.941      ; 1.751      ;
; -1.428 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[23] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.050      ; 1.748      ;
; -1.422 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[0]  ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.041      ; 1.659      ;
; -1.375 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[20] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.932      ; 1.678      ;
; -1.367 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[13] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.930      ; 1.677      ;
; -1.336 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[21] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.932      ; 1.675      ;
; -1.328 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[22] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.921      ; 1.555      ;
; -1.252 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[6]  ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.926      ; 1.733      ;
; -1.243 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[2]  ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.926      ; 1.734      ;
; -1.238 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[52] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.043      ; 1.755      ;
; -1.238 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[45] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.938      ; 1.763      ;
; -1.221 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[35] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.909      ; 1.717      ;
; -1.219 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[10] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.933      ; 1.737      ;
; -1.206 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[14] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.937      ; 1.729      ;
; -1.206 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[18] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.051      ; 1.731      ;
; -1.164 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[1]  ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.896      ; 1.657      ;
; -1.158 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[62] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.048      ; 1.694      ;
; -1.144 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[42] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.046      ; 1.648      ;
; -1.142 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[12] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.934      ; 1.672      ;
; -1.138 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[50] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.157      ; 1.648      ;
; -1.130 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[3]  ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.923      ; 1.782      ;
; -1.117 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[60] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.042      ; 1.762      ;
; -1.107 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[61] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.043      ; 1.754      ;
; -1.106 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[44] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.939      ; 1.768      ;
; -1.103 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[27] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.923      ; 1.746      ;
; -1.100 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[41] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.939      ; 1.766      ;
; -1.100 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[37] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.058      ; 1.761      ;
; -1.100 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[7]  ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.038      ; 1.738      ;
; -1.098 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[48] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.059      ; 1.767      ;
; -1.097 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[39] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.907      ; 1.726      ;
; -1.094 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[38] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.911      ; 1.717      ;
; -1.092 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[34] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.911      ; 1.720      ;
; -1.090 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[36] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.941      ; 1.750      ;
; -1.089 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[11] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.936      ; 1.733      ;
; -1.086 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[15] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.934      ; 1.738      ;
; -1.085 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[30] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.911      ; 1.724      ;
; -1.084 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[25] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.924      ; 1.724      ;
; -1.073 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[33] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.927      ; 1.718      ;
; -1.059 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[46] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.132      ; 1.654      ;
; -1.056 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[32] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.058      ; 1.724      ;
; -1.054 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[28] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.060      ; 1.722      ;
; -1.053 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[29] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.061      ; 1.719      ;
; -1.051 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[26] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.923      ; 1.552      ;
; -1.050 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[54] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.933      ; 1.700      ;
; -1.045 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[16] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.043      ; 1.699      ;
; -1.044 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[9]  ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.898      ; 1.655      ;
; -1.043 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[59] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.935      ; 1.694      ;
; -1.042 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[58] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.934      ; 1.696      ;
; -1.040 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[55] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.933      ; 1.699      ;
; -1.039 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[4]  ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.043      ; 1.699      ;
; -1.036 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[17] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.931      ; 1.678      ;
; -1.033 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[63] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.050      ; 1.693      ;
; -1.025 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[8]  ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.934      ; 1.672      ;
; -1.023 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[43] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.047      ; 1.654      ;
; -1.021 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[24] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.925      ; 1.659      ;
; -1.020 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[51] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.159      ; 1.649      ;
; -1.012 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[47] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.160      ; 1.649      ;
; -1.011 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[5]  ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.044      ; 1.661      ;
; -0.976 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[53] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.910      ; 1.574      ;
; -0.960 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[57] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.909      ; 1.575      ;
; -0.948 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[56] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.911      ; 1.572      ;
; -0.906 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[31] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.134      ; 1.701      ;
; 0.335  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[19] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.463      ; 2.561      ;
; 0.343  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[49] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.353      ; 2.583      ;
; 0.350  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[40] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.354      ; 2.578      ;
; 0.367  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[23] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.463      ; 2.575      ;
; 0.373  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[0]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.454      ; 2.486      ;
; 0.420  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[20] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.345      ; 2.505      ;
; 0.428  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[13] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.343      ; 2.504      ;
; 0.459  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[21] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.345      ; 2.502      ;
; 0.467  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[22] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.334      ; 2.382      ;
; 0.543  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[6]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.339      ; 2.560      ;
; 0.552  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[2]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.339      ; 2.561      ;
; 0.557  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[52] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.456      ; 2.582      ;
; 0.557  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[45] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.351      ; 2.590      ;
; 0.574  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[35] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.322      ; 2.544      ;
; 0.576  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[10] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.346      ; 2.564      ;
; 0.589  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[18] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.464      ; 2.558      ;
; 0.589  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[14] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.350      ; 2.556      ;
; 0.631  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[1]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.309      ; 2.484      ;
; 0.637  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[62] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.461      ; 2.521      ;
; 0.651  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[42] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.459      ; 2.475      ;
; 0.653  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[12] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.347      ; 2.499      ;
; 0.657  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[50] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.570      ; 2.475      ;
; 0.665  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[3]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.336      ; 2.609      ;
; 0.678  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[60] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.455      ; 2.589      ;
; 0.688  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[61] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.456      ; 2.581      ;
; 0.689  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[44] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.352      ; 2.595      ;
; 0.692  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[27] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.336      ; 2.573      ;
; 0.695  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[41] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.352      ; 2.593      ;
; 0.695  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[37] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.471      ; 2.588      ;
; 0.695  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[7]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.451      ; 2.565      ;
; 0.697  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[48] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.472      ; 2.594      ;
; 0.698  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[39] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.320      ; 2.553      ;
; 0.701  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[38] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.324      ; 2.544      ;
; 0.703  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[34] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.324      ; 2.547      ;
; 0.705  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[36] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.354      ; 2.577      ;
; 0.706  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[11] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.349      ; 2.560      ;
+--------+----------------------------------+--------------------------------------+----------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clock_50'                                                                                                                                  ;
+--------+----------------------------------+---------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                     ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+---------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -1.110 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_time:CT|tempo[0]     ; clock_50                   ; clock_50    ; 1.000        ; -0.062     ; 2.043      ;
; -1.037 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_user:C_USER|tc       ; clock_50                   ; clock_50    ; 1.000        ; -0.060     ; 1.972      ;
; -1.037 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_user:C_USER|total[3] ; clock_50                   ; clock_50    ; 1.000        ; -0.060     ; 1.972      ;
; -1.037 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_user:C_USER|total[1] ; clock_50                   ; clock_50    ; 1.000        ; -0.060     ; 1.972      ;
; -1.037 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_user:C_USER|total[0] ; clock_50                   ; clock_50    ; 1.000        ; -0.060     ; 1.972      ;
; -1.037 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_user:C_USER|total[2] ; clock_50                   ; clock_50    ; 1.000        ; -0.060     ; 1.972      ;
; -0.821 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_time:CT|tempo[2]     ; clock_50                   ; clock_50    ; 1.000        ; -0.061     ; 1.755      ;
; -0.821 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_time:CT|tempo[1]     ; clock_50                   ; clock_50    ; 1.000        ; -0.061     ; 1.755      ;
; -0.821 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_time:CT|tempo[3]     ; clock_50                   ; clock_50    ; 1.000        ; -0.061     ; 1.755      ;
; -0.821 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_time:CT|end_time     ; clock_50                   ; clock_50    ; 1.000        ; -0.061     ; 1.755      ;
; -0.095 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[2]    ; Controle:U1_FSM|state.init ; clock_50    ; 0.500        ; 2.329      ; 3.108      ;
; -0.095 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[1]    ; Controle:U1_FSM|state.init ; clock_50    ; 0.500        ; 2.329      ; 3.108      ;
; -0.095 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[0]    ; Controle:U1_FSM|state.init ; clock_50    ; 0.500        ; 2.329      ; 3.108      ;
; -0.081 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|tc          ; Controle:U1_FSM|state.init ; clock_50    ; 0.500        ; 2.329      ; 3.094      ;
; -0.081 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[3]    ; Controle:U1_FSM|state.init ; clock_50    ; 0.500        ; 2.329      ; 3.094      ;
; 0.148  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[0]     ; Controle:U1_FSM|state.init ; clock_50    ; 0.500        ; 2.329      ; 2.865      ;
; 0.184  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[0] ; Controle:U1_FSM|state.init ; clock_50    ; 0.500        ; 2.331      ; 2.831      ;
; 0.184  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[1] ; Controle:U1_FSM|state.init ; clock_50    ; 0.500        ; 2.331      ; 2.831      ;
; 0.184  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[2] ; Controle:U1_FSM|state.init ; clock_50    ; 0.500        ; 2.331      ; 2.831      ;
; 0.184  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[3] ; Controle:U1_FSM|state.init ; clock_50    ; 0.500        ; 2.331      ; 2.831      ;
; 0.184  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|tc       ; Controle:U1_FSM|state.init ; clock_50    ; 0.500        ; 2.331      ; 2.831      ;
; 0.431  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[1]     ; Controle:U1_FSM|state.init ; clock_50    ; 0.500        ; 2.330      ; 2.583      ;
; 0.431  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[2]     ; Controle:U1_FSM|state.init ; clock_50    ; 0.500        ; 2.330      ; 2.583      ;
; 0.431  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[3]     ; Controle:U1_FSM|state.init ; clock_50    ; 0.500        ; 2.330      ; 2.583      ;
; 0.431  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|end_time     ; Controle:U1_FSM|state.init ; clock_50    ; 0.500        ; 2.330      ; 2.583      ;
; 0.505  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[2]    ; Controle:U1_FSM|state.init ; clock_50    ; 1.000        ; 2.329      ; 3.008      ;
; 0.505  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[1]    ; Controle:U1_FSM|state.init ; clock_50    ; 1.000        ; 2.329      ; 3.008      ;
; 0.505  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[0]    ; Controle:U1_FSM|state.init ; clock_50    ; 1.000        ; 2.329      ; 3.008      ;
; 0.545  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|tc          ; Controle:U1_FSM|state.init ; clock_50    ; 1.000        ; 2.329      ; 2.968      ;
; 0.545  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[3]    ; Controle:U1_FSM|state.init ; clock_50    ; 1.000        ; 2.329      ; 2.968      ;
; 0.643  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[0]     ; Controle:U1_FSM|state.init ; clock_50    ; 1.000        ; 2.329      ; 2.870      ;
; 0.716  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[0] ; Controle:U1_FSM|state.init ; clock_50    ; 1.000        ; 2.331      ; 2.799      ;
; 0.716  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[1] ; Controle:U1_FSM|state.init ; clock_50    ; 1.000        ; 2.331      ; 2.799      ;
; 0.716  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[2] ; Controle:U1_FSM|state.init ; clock_50    ; 1.000        ; 2.331      ; 2.799      ;
; 0.716  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[3] ; Controle:U1_FSM|state.init ; clock_50    ; 1.000        ; 2.331      ; 2.799      ;
; 0.716  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|tc       ; Controle:U1_FSM|state.init ; clock_50    ; 1.000        ; 2.331      ; 2.799      ;
; 0.932  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[1]     ; Controle:U1_FSM|state.init ; clock_50    ; 1.000        ; 2.330      ; 2.582      ;
; 0.932  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[2]     ; Controle:U1_FSM|state.init ; clock_50    ; 1.000        ; 2.330      ; 2.582      ;
; 0.932  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[3]     ; Controle:U1_FSM|state.init ; clock_50    ; 1.000        ; 2.330      ; 2.582      ;
; 0.932  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|end_time     ; Controle:U1_FSM|state.init ; clock_50    ; 1.000        ; 2.330      ; 2.582      ;
+--------+----------------------------------+---------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Controle:U1_FSM|state.play_user'                                                                                                                   ;
+--------+----------------------------+--------------------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                              ; Launch Clock               ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+--------------------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; -1.577 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[51] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.723      ; 2.365      ;
; -1.575 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[47] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.724      ; 2.368      ;
; -1.574 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[50] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.720      ; 2.365      ;
; -1.550 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[46] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.695      ; 2.364      ;
; -1.544 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[31] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.696      ; 2.371      ;
; -1.514 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[5]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.603      ; 2.308      ;
; -1.514 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[0]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.600      ; 2.305      ;
; -1.486 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[63] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.609      ; 2.342      ;
; -1.480 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[62] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.607      ; 2.346      ;
; -1.470 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[18] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.610      ; 2.359      ;
; -1.469 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[29] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.620      ; 2.370      ;
; -1.468 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[28] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.620      ; 2.371      ;
; -1.467 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[16] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.602      ; 2.354      ;
; -1.467 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[4]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.602      ; 2.354      ;
; -1.467 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[19] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.609      ; 2.361      ;
; -1.465 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[32] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.618      ; 2.372      ;
; -1.461 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[43] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.606      ; 2.364      ;
; -1.459 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[23] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.609      ; 2.369      ;
; -1.458 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[42] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.604      ; 2.365      ;
; -1.456 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[37] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.618      ; 2.381      ;
; -1.455 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[48] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.619      ; 2.383      ;
; -1.446 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[7]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.597      ; 2.370      ;
; -1.441 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[52] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.602      ; 2.380      ;
; -1.431 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[26] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.477      ; 2.265      ;
; -1.429 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[22] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.475      ; 2.265      ;
; -1.423 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[61] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.602      ; 2.398      ;
; -1.411 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[60] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.601      ; 2.409      ;
; -1.405 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[56] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.465      ; 2.279      ;
; -1.402 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[53] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.464      ; 2.281      ;
; -1.400 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[57] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.463      ; 2.282      ;
; -1.385 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[59] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.490      ; 2.324      ;
; -1.383 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[12] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.488      ; 2.324      ;
; -1.383 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[8]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.488      ; 2.324      ;
; -1.383 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[58] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.489      ; 2.325      ;
; -1.381 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[21] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.487      ; 2.325      ;
; -1.380 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[24] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.479      ; 2.318      ;
; -1.380 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[54] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.488      ; 2.327      ;
; -1.379 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[55] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.487      ; 2.327      ;
; -1.377 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[20] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.486      ; 2.328      ;
; -1.377 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[17] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.486      ; 2.328      ;
; -1.376 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[13] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.485      ; 2.328      ;
; -1.367 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[9]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.451      ; 2.303      ;
; -1.364 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[1]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.449      ; 2.304      ;
; -1.352 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[14] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.491      ; 2.358      ;
; -1.349 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[11] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.490      ; 2.360      ;
; -1.342 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[15] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.488      ; 2.365      ;
; -1.342 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[10] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.487      ; 2.364      ;
; -1.341 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[36] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.496      ; 2.374      ;
; -1.341 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[49] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.495      ; 2.373      ;
; -1.339 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[40] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.496      ; 2.376      ;
; -1.333 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[6]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.480      ; 2.366      ;
; -1.332 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[2]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.480      ; 2.367      ;
; -1.331 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[33] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.481      ; 2.369      ;
; -1.330 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[45] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.493      ; 2.382      ;
; -1.329 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[44] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.494      ; 2.384      ;
; -1.329 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[38] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.465      ; 2.355      ;
; -1.329 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[34] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.464      ; 2.354      ;
; -1.328 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[41] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.494      ; 2.385      ;
; -1.328 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[35] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.463      ; 2.354      ;
; -1.326 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[27] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.477      ; 2.370      ;
; -1.325 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[25] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.478      ; 2.372      ;
; -1.316 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[30] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.464      ; 2.367      ;
; -1.311 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[39] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.461      ; 2.369      ;
; -1.281 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[3]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.477      ; 2.415      ;
; -1.095 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[47] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.724      ; 2.348      ;
; -1.095 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[51] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.723      ; 2.347      ;
; -1.092 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[50] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.720      ; 2.347      ;
; -1.062 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[46] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.695      ; 2.352      ;
; -1.052 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[31] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.696      ; 2.363      ;
; -1.039 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[5]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.603      ; 2.283      ;
; -1.039 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[0]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.600      ; 2.280      ;
; -0.992 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[4]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.602      ; 2.329      ;
; -0.991 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[16] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.602      ; 2.330      ;
; -0.990 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[29] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.620      ; 2.349      ;
; -0.987 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[28] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.620      ; 2.352      ;
; -0.984 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[32] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.618      ; 2.353      ;
; -0.983 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[63] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.609      ; 2.345      ;
; -0.980 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[18] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.610      ; 2.349      ;
; -0.979 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[62] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.607      ; 2.347      ;
; -0.976 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[42] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.604      ; 2.347      ;
; -0.975 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[19] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.609      ; 2.353      ;
; -0.973 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[43] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.606      ; 2.352      ;
; -0.962 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[23] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.609      ; 2.366      ;
; -0.960 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[7]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.597      ; 2.356      ;
; -0.948 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[37] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.618      ; 2.389      ;
; -0.943 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[48] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.619      ; 2.395      ;
; -0.942 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[26] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.477      ; 2.254      ;
; -0.938 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[52] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.602      ; 2.383      ;
; -0.938 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[22] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.475      ; 2.256      ;
; -0.918 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[24] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.479      ; 2.280      ;
; -0.917 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[61] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.602      ; 2.404      ;
; -0.914 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[12] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.488      ; 2.293      ;
; -0.914 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[8]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.488      ; 2.293      ;
; -0.912 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[56] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.465      ; 2.272      ;
; -0.910 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[21] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.487      ; 2.296      ;
; -0.908 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[53] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.464      ; 2.275      ;
; -0.907 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[60] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.601      ; 2.413      ;
; -0.907 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[57] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.463      ; 2.275      ;
; -0.906 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[20] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.486      ; 2.299      ;
; -0.906 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[17] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.486      ; 2.299      ;
+--------+----------------------------+--------------------------------------+----------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Controle:U1_FSM|state.play_FPGA'                                                                                                                               ;
+--------+----------------------------------+--------------------------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                    ; Launch Clock               ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; -1.237 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 2.914      ; 1.896      ;
; -1.234 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 2.914      ; 1.899      ;
; -0.921 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 2.806      ; 2.104      ;
; -0.906 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 2.805      ; 2.118      ;
; -0.747 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 2.914      ; 1.886      ;
; -0.744 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 2.914      ; 1.889      ;
; -0.439 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 2.806      ; 2.086      ;
; -0.404 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 2.805      ; 2.120      ;
; 0.925  ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; clock_50                   ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 0.585      ; 1.040      ;
; 0.928  ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; clock_50                   ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 0.585      ; 1.043      ;
; 1.241  ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; clock_50                   ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 0.477      ; 1.248      ;
; 1.256  ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; clock_50                   ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 0.476      ; 1.262      ;
+--------+----------------------------------+--------------------------------------------+----------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clock_50'                                                                                                                                   ;
+--------+----------------------------------+---------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                     ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+---------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -0.360 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[1]     ; Controle:U1_FSM|state.init ; clock_50    ; 0.000        ; 2.413      ; 2.439      ;
; -0.360 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[2]     ; Controle:U1_FSM|state.init ; clock_50    ; 0.000        ; 2.413      ; 2.439      ;
; -0.360 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[3]     ; Controle:U1_FSM|state.init ; clock_50    ; 0.000        ; 2.413      ; 2.439      ;
; -0.360 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|end_time     ; Controle:U1_FSM|state.init ; clock_50    ; 0.000        ; 2.413      ; 2.439      ;
; -0.153 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[0] ; Controle:U1_FSM|state.init ; clock_50    ; 0.000        ; 2.414      ; 2.647      ;
; -0.153 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[1] ; Controle:U1_FSM|state.init ; clock_50    ; 0.000        ; 2.414      ; 2.647      ;
; -0.153 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[2] ; Controle:U1_FSM|state.init ; clock_50    ; 0.000        ; 2.414      ; 2.647      ;
; -0.153 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[3] ; Controle:U1_FSM|state.init ; clock_50    ; 0.000        ; 2.414      ; 2.647      ;
; -0.153 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|tc       ; Controle:U1_FSM|state.init ; clock_50    ; 0.000        ; 2.414      ; 2.647      ;
; -0.083 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[0]     ; Controle:U1_FSM|state.init ; clock_50    ; 0.000        ; 2.412      ; 2.715      ;
; 0.014  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|tc          ; Controle:U1_FSM|state.init ; clock_50    ; 0.000        ; 2.412      ; 2.812      ;
; 0.014  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[3]    ; Controle:U1_FSM|state.init ; clock_50    ; 0.000        ; 2.412      ; 2.812      ;
; 0.051  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[2]    ; Controle:U1_FSM|state.init ; clock_50    ; 0.000        ; 2.412      ; 2.849      ;
; 0.051  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[1]    ; Controle:U1_FSM|state.init ; clock_50    ; 0.000        ; 2.412      ; 2.849      ;
; 0.051  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[0]    ; Controle:U1_FSM|state.init ; clock_50    ; 0.000        ; 2.412      ; 2.849      ;
; 0.149  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[1]     ; Controle:U1_FSM|state.init ; clock_50    ; -0.500       ; 2.413      ; 2.448      ;
; 0.149  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[2]     ; Controle:U1_FSM|state.init ; clock_50    ; -0.500       ; 2.413      ; 2.448      ;
; 0.149  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[3]     ; Controle:U1_FSM|state.init ; clock_50    ; -0.500       ; 2.413      ; 2.448      ;
; 0.149  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|end_time     ; Controle:U1_FSM|state.init ; clock_50    ; -0.500       ; 2.413      ; 2.448      ;
; 0.386  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[0] ; Controle:U1_FSM|state.init ; clock_50    ; -0.500       ; 2.414      ; 2.686      ;
; 0.386  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[1] ; Controle:U1_FSM|state.init ; clock_50    ; -0.500       ; 2.414      ; 2.686      ;
; 0.386  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[2] ; Controle:U1_FSM|state.init ; clock_50    ; -0.500       ; 2.414      ; 2.686      ;
; 0.386  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[3] ; Controle:U1_FSM|state.init ; clock_50    ; -0.500       ; 2.414      ; 2.686      ;
; 0.386  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|tc       ; Controle:U1_FSM|state.init ; clock_50    ; -0.500       ; 2.414      ; 2.686      ;
; 0.421  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[0]     ; Controle:U1_FSM|state.init ; clock_50    ; -0.500       ; 2.412      ; 2.719      ;
; 0.638  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|tc          ; Controle:U1_FSM|state.init ; clock_50    ; -0.500       ; 2.412      ; 2.936      ;
; 0.638  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[3]    ; Controle:U1_FSM|state.init ; clock_50    ; -0.500       ; 2.412      ; 2.936      ;
; 0.653  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[2]    ; Controle:U1_FSM|state.init ; clock_50    ; -0.500       ; 2.412      ; 2.951      ;
; 0.653  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[1]    ; Controle:U1_FSM|state.init ; clock_50    ; -0.500       ; 2.412      ; 2.951      ;
; 0.653  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[0]    ; Controle:U1_FSM|state.init ; clock_50    ; -0.500       ; 2.412      ; 2.951      ;
; 1.373  ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_time:CT|tempo[2]     ; clock_50                   ; clock_50    ; 0.000        ; 0.062      ; 1.592      ;
; 1.373  ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_time:CT|tempo[1]     ; clock_50                   ; clock_50    ; 0.000        ; 0.062      ; 1.592      ;
; 1.373  ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_time:CT|tempo[3]     ; clock_50                   ; clock_50    ; 0.000        ; 0.062      ; 1.592      ;
; 1.373  ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_time:CT|end_time     ; clock_50                   ; clock_50    ; 0.000        ; 0.062      ; 1.592      ;
; 1.610  ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_user:C_USER|tc       ; clock_50                   ; clock_50    ; 0.000        ; 0.063      ; 1.830      ;
; 1.610  ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_user:C_USER|total[3] ; clock_50                   ; clock_50    ; 0.000        ; 0.063      ; 1.830      ;
; 1.610  ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_user:C_USER|total[1] ; clock_50                   ; clock_50    ; 0.000        ; 0.063      ; 1.830      ;
; 1.610  ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_user:C_USER|total[0] ; clock_50                   ; clock_50    ; 0.000        ; 0.063      ; 1.830      ;
; 1.610  ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_user:C_USER|total[2] ; clock_50                   ; clock_50    ; 0.000        ; 0.063      ; 1.830      ;
; 1.645  ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_time:CT|tempo[0]     ; clock_50                   ; clock_50    ; 0.000        ; 0.061      ; 1.863      ;
+--------+----------------------------------+---------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_50'                                                                                     ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clock_50 ; Rise       ; clock_50                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Controle:U1_FSM|state.check                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Controle:U1_FSM|state.init                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Controle:U1_FSM|state.next_round                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Controle:U1_FSM|state.play_FPGA                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Controle:U1_FSM|state.play_user                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Controle:U1_FSM|state.result                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Controle:U1_FSM|state.setup                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn0state.EsperaApertar ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn0state.SaidaAtiva    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn1state.EsperaApertar ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn1state.SaidaAtiva    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn2state.EsperaApertar ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn2state.SaidaAtiva    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn3state.EsperaApertar ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn3state.SaidaAtiva    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_round:CR|round[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_round:CR|round[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_round:CR|round[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_round:CR|round[3]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_round:CR|tc                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_time:CT|end_time               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_time:CT|tempo[0]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_time:CT|tempo[1]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_time:CT|tempo[2]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_time:CT|tempo[3]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_user:C_USER|tc                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_user:C_USER|total[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_user:C_USER|total[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_user:C_USER|total[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_user:C_USER|total[3]           ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Controle:U1_FSM|state.check                           ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_round:CR|round[0]              ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_round:CR|round[1]              ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_round:CR|round[2]              ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Controle:U1_FSM|state.init                            ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Controle:U1_FSM|state.next_round                      ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Controle:U1_FSM|state.play_FPGA                       ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Controle:U1_FSM|state.play_user                       ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Controle:U1_FSM|state.result                          ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn0state.EsperaApertar ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn1state.EsperaApertar ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn2state.EsperaApertar ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn3state.EsperaApertar ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_round:CR|round[3]              ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_round:CR|tc                    ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_time:CT|end_time               ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_time:CT|tempo[0]               ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_time:CT|tempo[1]               ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_time:CT|tempo[2]               ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_time:CT|tempo[3]               ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_user:C_USER|tc                 ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_user:C_USER|total[0]           ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_user:C_USER|total[1]           ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_user:C_USER|total[2]           ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_user:C_USER|total[3]           ;
; 0.198  ; 0.382        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Controle:U1_FSM|state.setup                           ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn0state.SaidaAtiva    ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn1state.SaidaAtiva    ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn2state.SaidaAtiva    ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn3state.SaidaAtiva    ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~input|o                                      ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|BTN|btn0state.EsperaApertar|clk                 ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|BTN|btn1state.EsperaApertar|clk                 ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|BTN|btn2state.EsperaApertar|clk                 ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|BTN|btn3state.EsperaApertar|clk                 ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|CR|round[0]|clk                                 ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|CR|round[1]|clk                                 ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|CR|round[2]|clk                                 ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|CR|round[3]|clk                                 ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|CR|tc|clk                                       ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|CT|tempo[0]|clk                                 ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U1_FSM|state.check|clk                                ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U1_FSM|state.init|clk                                 ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U1_FSM|state.next_round|clk                           ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U1_FSM|state.result|clk                               ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|CT|end_time|clk                                 ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|CT|tempo[1]|clk                                 ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|CT|tempo[2]|clk                                 ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|CT|tempo[3]|clk                                 ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|C_USER|tc|clk                                   ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|C_USER|total[0]|clk                             ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|C_USER|total[1]|clk                             ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|C_USER|total[2]|clk                             ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|C_USER|total[3]|clk                             ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U1_FSM|state.play_FPGA|clk                            ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U1_FSM|state.play_user|clk                            ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~inputclkctrl|inclk[0]                        ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~inputclkctrl|outclk                          ;
; 0.358  ; 0.358        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U1_FSM|state.setup|clk                                ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|BTN|btn0state.SaidaAtiva|clk                    ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|BTN|btn1state.SaidaAtiva|clk                    ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|BTN|btn2state.SaidaAtiva|clk                    ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|BTN|btn3state.SaidaAtiva|clk                    ;
; 0.384  ; 0.600        ; 0.216          ; High Pulse Width ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn0state.SaidaAtiva    ;
; 0.384  ; 0.600        ; 0.216          ; High Pulse Width ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn1state.SaidaAtiva    ;
; 0.384  ; 0.600        ; 0.216          ; High Pulse Width ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn2state.SaidaAtiva    ;
; 0.384  ; 0.600        ; 0.216          ; High Pulse Width ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn3state.SaidaAtiva    ;
; 0.402  ; 0.618        ; 0.216          ; High Pulse Width ; clock_50 ; Rise       ; Controle:U1_FSM|state.setup                           ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; clock_50 ; Rise       ; Controle:U1_FSM|state.play_FPGA                       ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Controle:U1_FSM|state.play_FPGA'                                                                         ;
+-------+--------------+----------------+------------------+---------------------------------+------------+--------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                     ;
+-------+--------------+----------------+------------------+---------------------------------+------------+--------------------------------------------+
; 0.347 ; 0.347        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[26]       ;
; 0.348 ; 0.348        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[23]       ;
; 0.375 ; 0.375        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[26]|dataa                   ;
; 0.375 ; 0.375        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[27]|dataa                   ;
; 0.376 ; 0.376        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[23]|dataa                   ;
; 0.380 ; 0.380        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[53]       ;
; 0.383 ; 0.383        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[22]       ;
; 0.383 ; 0.383        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[31]|datac                   ;
; 0.384 ; 0.384        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[31]       ;
; 0.384 ; 0.384        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[48]       ;
; 0.384 ; 0.384        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[49]       ;
; 0.384 ; 0.384        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[22]|datac                   ;
; 0.384 ; 0.384        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[30]|datac                   ;
; 0.385 ; 0.385        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[30]       ;
; 0.385 ; 0.385        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[45]|datac                   ;
; 0.385 ; 0.385        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[48]|datac                   ;
; 0.385 ; 0.385        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[49]|datac                   ;
; 0.385 ; 0.385        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[56]|datac                   ;
; 0.385 ; 0.385        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[57]|datac                   ;
; 0.386 ; 0.386        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[56]       ;
; 0.386 ; 0.386        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[57]       ;
; 0.386 ; 0.386        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[52]|datab                   ;
; 0.387 ; 0.387        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[10]       ;
; 0.387 ; 0.387        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[45]       ;
; 0.387 ; 0.387        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[18]|datac                   ;
; 0.387 ; 0.387        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[19]|datac                   ;
; 0.387 ; 0.387        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[53]|datab                   ;
; 0.388 ; 0.388        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[18]       ;
; 0.388 ; 0.388        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[19]       ;
; 0.388 ; 0.388        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[10]|datac                   ;
; 0.388 ; 0.388        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[11]|datac                   ;
; 0.388 ; 0.388        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[14]|datab                   ;
; 0.388 ; 0.388        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[15]|datac                   ;
; 0.389 ; 0.389        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[11]       ;
; 0.389 ; 0.389        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[15]       ;
; 0.394 ; 0.394        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ;
; 0.394 ; 0.394        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|CFPGA|total[0]|datac                 ;
; 0.394 ; 0.394        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[38]|datad                   ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|CFPGA|total[1]|datab                 ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|CFPGA|total[2]|datab                 ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|CFPGA|total[3]|datac                 ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[34]|datad                   ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[35]|datad                   ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[41]|datad                   ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[43]|datad                   ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[44]|datad                   ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[46]|datad                   ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[47]|datad                   ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[51]|datad                   ;
; 0.396 ; 0.396        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ;
; 0.396 ; 0.396        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[61]       ;
; 0.396 ; 0.396        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[39]|datad                   ;
; 0.396 ; 0.396        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[42]|datad                   ;
; 0.396 ; 0.396        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[50]|datad                   ;
; 0.397 ; 0.397        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[27]       ;
; 0.397 ; 0.397        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[63]       ;
; 0.397 ; 0.397        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[0]|datad                    ;
; 0.397 ; 0.397        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[24]|datad                   ;
; 0.397 ; 0.397        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[25]|datad                   ;
; 0.397 ; 0.397        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[28]|datad                   ;
; 0.397 ; 0.397        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[29]|datad                   ;
; 0.397 ; 0.397        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[32]|datad                   ;
; 0.397 ; 0.397        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[33]|datad                   ;
; 0.397 ; 0.397        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[61]|datac                   ;
; 0.397 ; 0.397        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[9]|datad                    ;
; 0.398 ; 0.398        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[13]|datad                   ;
; 0.398 ; 0.398        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[16]|datad                   ;
; 0.398 ; 0.398        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[1]|datad                    ;
; 0.398 ; 0.398        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[4]|datad                    ;
; 0.398 ; 0.398        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[5]|datad                    ;
; 0.398 ; 0.398        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[60]|datab                   ;
; 0.398 ; 0.398        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[63]|datac                   ;
; 0.398 ; 0.398        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[8]|datad                    ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[12]|datad                   ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[17]|datad                   ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[20]|datad                   ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[21]|datad                   ;
; 0.400 ; 0.400        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[36]|datad                   ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[2]|datad                    ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[37]|datad                   ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[3]|datad                    ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[40]|datad                   ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[54]|datad                   ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[55]|datad                   ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[58]|datad                   ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[59]|datad                   ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[6]|datad                    ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[7]|datad                    ;
; 0.403 ; 0.403        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[62]       ;
; 0.404 ; 0.404        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[62]|datac                   ;
; 0.410 ; 0.410        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[52]       ;
; 0.412 ; 0.412        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[14]       ;
; 0.414 ; 0.414        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[38]       ;
; 0.415 ; 0.415        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[34]       ;
; 0.415 ; 0.415        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[35]       ;
; 0.415 ; 0.415        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[41]       ;
; 0.415 ; 0.415        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[43]       ;
; 0.415 ; 0.415        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[44]       ;
; 0.415 ; 0.415        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[46]       ;
; 0.415 ; 0.415        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[47]       ;
+-------+--------------+----------------+------------------+---------------------------------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Controle:U1_FSM|state.play_user'                                                                   ;
+-------+--------------+----------------+------------------+---------------------------------+------------+--------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                               ;
+-------+--------------+----------------+------------------+---------------------------------+------------+--------------------------------------+
; 0.347 ; 0.347        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[47]|dataa             ;
; 0.348 ; 0.348        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[51]|dataa             ;
; 0.349 ; 0.349        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[50]|dataa             ;
; 0.353 ; 0.353        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[31]|dataa             ;
; 0.355 ; 0.355        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[42]|datac             ;
; 0.355 ; 0.355        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[43]|datac             ;
; 0.357 ; 0.357        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[42] ;
; 0.357 ; 0.357        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[43] ;
; 0.361 ; 0.361        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[28] ;
; 0.361 ; 0.361        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[32] ;
; 0.362 ; 0.362        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[18] ;
; 0.362 ; 0.362        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[29] ;
; 0.362 ; 0.362        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[28]|datac             ;
; 0.362 ; 0.362        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[32]|datac             ;
; 0.363 ; 0.363        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[19] ;
; 0.363 ; 0.363        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[52] ;
; 0.363 ; 0.363        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[13]|datad             ;
; 0.363 ; 0.363        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[18]|datac             ;
; 0.363 ; 0.363        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[29]|datac             ;
; 0.363 ; 0.363        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[62]|datac             ;
; 0.364 ; 0.364        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[12]|datad             ;
; 0.364 ; 0.364        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[17]|datad             ;
; 0.364 ; 0.364        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[19]|datac             ;
; 0.364 ; 0.364        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[20]|datad             ;
; 0.364 ; 0.364        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[21]|datad             ;
; 0.364 ; 0.364        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[52]|datac             ;
; 0.364 ; 0.364        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[60]|datac             ;
; 0.364 ; 0.364        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[61]|datac             ;
; 0.364 ; 0.364        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[63]|datac             ;
; 0.364 ; 0.364        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[8]|datad              ;
; 0.365 ; 0.365        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[62] ;
; 0.365 ; 0.365        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[7]  ;
; 0.365 ; 0.365        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[36]|datad             ;
; 0.365 ; 0.365        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[40]|datad             ;
; 0.365 ; 0.365        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[41]|datad             ;
; 0.365 ; 0.365        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[44]|datad             ;
; 0.365 ; 0.365        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[45]|datad             ;
; 0.366 ; 0.366        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[60] ;
; 0.366 ; 0.366        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[61] ;
; 0.366 ; 0.366        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[63] ;
; 0.366 ; 0.366        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[35]|datad             ;
; 0.366 ; 0.366        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[38]|datad             ;
; 0.366 ; 0.366        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[49]|datad             ;
; 0.366 ; 0.366        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[7]|datac              ;
; 0.367 ; 0.367        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[48] ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[30]|datad             ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[34]|datad             ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[39]|datad             ;
; 0.368 ; 0.368        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[0]  ;
; 0.368 ; 0.368        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[16] ;
; 0.368 ; 0.368        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[37] ;
; 0.368 ; 0.368        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[4]  ;
; 0.368 ; 0.368        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[5]  ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[10]|datad             ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[11]|datad             ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[14]|datad             ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[15]|datad             ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[22]|datad             ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[26]|datad             ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[27]|datad             ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[48]|datac             ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[54]|datad             ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[55]|datad             ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[58]|datad             ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[59]|datad             ;
; 0.369 ; 0.369        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[47] ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[0]|datac              ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[16]|datac             ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[37]|datac             ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[3]|datad              ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[4]|datac              ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[5]|datac              ;
; 0.370 ; 0.370        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[23] ;
; 0.370 ; 0.370        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[31] ;
; 0.370 ; 0.370        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[51] ;
; 0.370 ; 0.370        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[1]|datad              ;
; 0.370 ; 0.370        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[24]|datad             ;
; 0.370 ; 0.370        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[25]|datad             ;
; 0.370 ; 0.370        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[2]|datad              ;
; 0.370 ; 0.370        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[33]|datad             ;
; 0.370 ; 0.370        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[46]|datab             ;
; 0.370 ; 0.370        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[6]|datad              ;
; 0.370 ; 0.370        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[9]|datad              ;
; 0.371 ; 0.371        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[50] ;
; 0.371 ; 0.371        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[23]|datac             ;
; 0.371 ; 0.371        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[56]|datad             ;
; 0.371 ; 0.371        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[57]|datad             ;
; 0.372 ; 0.372        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[53]|datad             ;
; 0.383 ; 0.383        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[13] ;
; 0.384 ; 0.384        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[12] ;
; 0.384 ; 0.384        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[17] ;
; 0.384 ; 0.384        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[20] ;
; 0.384 ; 0.384        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[21] ;
; 0.384 ; 0.384        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[8]  ;
; 0.385 ; 0.385        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[36] ;
; 0.385 ; 0.385        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[40] ;
; 0.385 ; 0.385        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[41] ;
; 0.385 ; 0.385        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[44] ;
; 0.385 ; 0.385        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[45] ;
; 0.386 ; 0.386        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[35] ;
+-------+--------------+----------------+------------------+---------------------------------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Controle:U1_FSM|state.init'                                                                        ;
+-------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                                    ;
+-------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------------+
; 0.421 ; 0.421        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[0] ;
; 0.422 ; 0.422        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[2] ;
; 0.422 ; 0.422        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[3] ;
; 0.422 ; 0.422        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[7]~1clkctrl|inclk[0]  ;
; 0.422 ; 0.422        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[7]~1clkctrl|outclk    ;
; 0.423 ; 0.423        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[7]~1|combout          ;
; 0.432 ; 0.432        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Rise       ; U0_DP|R_SETUP|setup[7]~1|datad            ;
; 0.441 ; 0.441        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[0]|datad              ;
; 0.442 ; 0.442        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[2]|datad              ;
; 0.442 ; 0.442        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[3]|datad              ;
; 0.446 ; 0.446        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[1]|datac              ;
; 0.446 ; 0.446        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[7]|datac              ;
; 0.447 ; 0.447        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[1] ;
; 0.447 ; 0.447        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[7] ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[6] ;
; 0.449 ; 0.449        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[4]|datac              ;
; 0.449 ; 0.449        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[5]|datac              ;
; 0.449 ; 0.449        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[6]|datac              ;
; 0.450 ; 0.450        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[4] ;
; 0.450 ; 0.450        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[5] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Rise       ; U1_FSM|state.init|q                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Rise       ; U1_FSM|state.init|q                       ;
; 0.549 ; 0.549        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[4] ;
; 0.549 ; 0.549        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[5] ;
; 0.550 ; 0.550        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[6] ;
; 0.550 ; 0.550        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[4]|datac              ;
; 0.550 ; 0.550        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[5]|datac              ;
; 0.550 ; 0.550        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[6]|datac              ;
; 0.553 ; 0.553        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[1] ;
; 0.553 ; 0.553        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[7] ;
; 0.554 ; 0.554        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[1]|datac              ;
; 0.554 ; 0.554        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[7]|datac              ;
; 0.557 ; 0.557        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[2]|datad              ;
; 0.557 ; 0.557        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[3]|datad              ;
; 0.558 ; 0.558        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[0]|datad              ;
; 0.566 ; 0.566        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Rise       ; U0_DP|R_SETUP|setup[7]~1|datad            ;
; 0.575 ; 0.575        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[7]~1|combout          ;
; 0.576 ; 0.576        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[7]~1clkctrl|inclk[0]  ;
; 0.576 ; 0.576        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[7]~1clkctrl|outclk    ;
; 0.577 ; 0.577        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[2] ;
; 0.577 ; 0.577        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[3] ;
; 0.578 ; 0.578        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[0] ;
+-------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Setup Times                                                                                      ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; Data Port ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; sw[*]     ; Controle:U1_FSM|state.init ; 2.738 ; 3.218 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[2]    ; Controle:U1_FSM|state.init ; 2.017 ; 2.464 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[3]    ; Controle:U1_FSM|state.init ; 1.994 ; 2.449 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[4]    ; Controle:U1_FSM|state.init ; 2.010 ; 2.473 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[5]    ; Controle:U1_FSM|state.init ; 2.210 ; 2.722 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[6]    ; Controle:U1_FSM|state.init ; 2.738 ; 3.218 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[7]    ; Controle:U1_FSM|state.init ; 2.364 ; 2.792 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[8]    ; Controle:U1_FSM|state.init ; 2.490 ; 3.009 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[9]    ; Controle:U1_FSM|state.init ; 1.802 ; 2.231 ; Rise       ; Controle:U1_FSM|state.init ;
; key[*]    ; clock_50                   ; 2.351 ; 2.817 ; Rise       ; clock_50                   ;
;  key[0]   ; clock_50                   ; 2.191 ; 2.702 ; Rise       ; clock_50                   ;
;  key[1]   ; clock_50                   ; 1.849 ; 2.306 ; Rise       ; clock_50                   ;
;  key[2]   ; clock_50                   ; 2.351 ; 2.817 ; Rise       ; clock_50                   ;
;  key[3]   ; clock_50                   ; 1.931 ; 2.399 ; Rise       ; clock_50                   ;
; sw[*]     ; clock_50                   ; 3.314 ; 3.706 ; Rise       ; clock_50                   ;
;  sw[0]    ; clock_50                   ; 3.314 ; 3.706 ; Rise       ; clock_50                   ;
;  sw[1]    ; clock_50                   ; 3.290 ; 3.701 ; Rise       ; clock_50                   ;
+-----------+----------------------------+-------+-------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Hold Times                                                                                         ;
+-----------+----------------------------+--------+--------+------------+----------------------------+
; Data Port ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+-----------+----------------------------+--------+--------+------------+----------------------------+
; sw[*]     ; Controle:U1_FSM|state.init ; -0.602 ; -1.020 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[2]    ; Controle:U1_FSM|state.init ; -0.983 ; -1.416 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[3]    ; Controle:U1_FSM|state.init ; -0.844 ; -1.288 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[4]    ; Controle:U1_FSM|state.init ; -0.978 ; -1.427 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[5]    ; Controle:U1_FSM|state.init ; -1.166 ; -1.664 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[6]    ; Controle:U1_FSM|state.init ; -1.173 ; -1.640 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[7]    ; Controle:U1_FSM|state.init ; -0.851 ; -1.265 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[8]    ; Controle:U1_FSM|state.init ; -1.256 ; -1.751 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[9]    ; Controle:U1_FSM|state.init ; -0.602 ; -1.020 ; Rise       ; Controle:U1_FSM|state.init ;
; key[*]    ; clock_50                   ; -1.355 ; -1.809 ; Rise       ; clock_50                   ;
;  key[0]   ; clock_50                   ; -1.395 ; -1.908 ; Rise       ; clock_50                   ;
;  key[1]   ; clock_50                   ; -1.355 ; -1.809 ; Rise       ; clock_50                   ;
;  key[2]   ; clock_50                   ; -1.836 ; -2.296 ; Rise       ; clock_50                   ;
;  key[3]   ; clock_50                   ; -1.433 ; -1.902 ; Rise       ; clock_50                   ;
; sw[*]     ; clock_50                   ; -1.698 ; -2.135 ; Rise       ; clock_50                   ;
;  sw[0]    ; clock_50                   ; -2.508 ; -2.931 ; Rise       ; clock_50                   ;
;  sw[1]    ; clock_50                   ; -1.698 ; -2.135 ; Rise       ; clock_50                   ;
+-----------+----------------------------+--------+--------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+
; hex4[*]   ; Controle:U1_FSM|state.init      ; 7.979  ; 7.965  ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[0]  ; Controle:U1_FSM|state.init      ; 7.658  ; 7.683  ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[2]  ; Controle:U1_FSM|state.init      ; 7.889  ; 7.803  ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[3]  ; Controle:U1_FSM|state.init      ; 7.544  ; 7.596  ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[4]  ; Controle:U1_FSM|state.init      ; 7.979  ; 7.965  ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[5]  ; Controle:U1_FSM|state.init      ; 7.545  ; 7.548  ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[6]  ; Controle:U1_FSM|state.init      ; 7.549  ; 7.529  ; Rise       ; Controle:U1_FSM|state.init      ;
; ledr[*]   ; Controle:U1_FSM|state.play_FPGA ; 6.833  ; 6.743  ; Fall       ; Controle:U1_FSM|state.play_FPGA ;
;  ledr[4]  ; Controle:U1_FSM|state.play_FPGA ; 6.114  ; 6.114  ; Fall       ; Controle:U1_FSM|state.play_FPGA ;
;  ledr[5]  ; Controle:U1_FSM|state.play_FPGA ; 6.833  ; 6.743  ; Fall       ; Controle:U1_FSM|state.play_FPGA ;
;  ledr[6]  ; Controle:U1_FSM|state.play_FPGA ; 6.725  ; 6.703  ; Fall       ; Controle:U1_FSM|state.play_FPGA ;
;  ledr[7]  ; Controle:U1_FSM|state.play_FPGA ; 5.965  ; 5.948  ; Fall       ; Controle:U1_FSM|state.play_FPGA ;
; hex0[*]   ; clock_50                        ; 10.244 ; 10.548 ; Rise       ; clock_50                        ;
;  hex0[0]  ; clock_50                        ; 10.244 ; 10.548 ; Rise       ; clock_50                        ;
;  hex0[1]  ; clock_50                        ; 8.992  ; 9.188  ; Rise       ; clock_50                        ;
;  hex0[2]  ; clock_50                        ; 8.691  ; 8.876  ; Rise       ; clock_50                        ;
;  hex0[3]  ; clock_50                        ; 8.999  ; 9.192  ; Rise       ; clock_50                        ;
;  hex0[4]  ; clock_50                        ; 8.626  ; 8.794  ; Rise       ; clock_50                        ;
;  hex0[5]  ; clock_50                        ; 8.899  ; 9.138  ; Rise       ; clock_50                        ;
;  hex0[6]  ; clock_50                        ; 8.873  ; 8.620  ; Rise       ; clock_50                        ;
; hex1[*]   ; clock_50                        ; 7.511  ; 7.630  ; Rise       ; clock_50                        ;
;  hex1[0]  ; clock_50                        ; 7.511  ; 7.630  ; Rise       ; clock_50                        ;
;  hex1[1]  ; clock_50                        ; 7.001  ; 7.094  ; Rise       ; clock_50                        ;
;  hex1[3]  ; clock_50                        ; 6.911  ; 6.980  ; Rise       ; clock_50                        ;
;  hex1[4]  ; clock_50                        ; 6.770  ; 6.872  ; Rise       ; clock_50                        ;
; hex2[*]   ; clock_50                        ; 10.704 ; 10.772 ; Rise       ; clock_50                        ;
;  hex2[0]  ; clock_50                        ; 8.884  ; 8.632  ; Rise       ; clock_50                        ;
;  hex2[1]  ; clock_50                        ; 9.220  ; 8.950  ; Rise       ; clock_50                        ;
;  hex2[2]  ; clock_50                        ; 9.553  ; 9.459  ; Rise       ; clock_50                        ;
;  hex2[3]  ; clock_50                        ; 9.101  ; 8.988  ; Rise       ; clock_50                        ;
;  hex2[4]  ; clock_50                        ; 9.649  ; 9.546  ; Rise       ; clock_50                        ;
;  hex2[5]  ; clock_50                        ; 10.704 ; 10.772 ; Rise       ; clock_50                        ;
;  hex2[6]  ; clock_50                        ; 9.198  ; 9.194  ; Rise       ; clock_50                        ;
; hex3[*]   ; clock_50                        ; 10.038 ; 9.848  ; Rise       ; clock_50                        ;
;  hex3[2]  ; clock_50                        ; 9.626  ; 9.817  ; Rise       ; clock_50                        ;
;  hex3[4]  ; clock_50                        ; 9.831  ; 9.638  ; Rise       ; clock_50                        ;
;  hex3[5]  ; clock_50                        ; 10.038 ; 9.848  ; Rise       ; clock_50                        ;
;  hex3[6]  ; clock_50                        ; 7.114  ; 7.021  ; Rise       ; clock_50                        ;
; hex4[*]   ; clock_50                        ; 9.597  ; 9.570  ; Rise       ; clock_50                        ;
;  hex4[0]  ; clock_50                        ; 9.036  ; 8.815  ; Rise       ; clock_50                        ;
;  hex4[1]  ; clock_50                        ; 6.629  ; 6.594  ; Rise       ; clock_50                        ;
;  hex4[2]  ; clock_50                        ; 9.597  ; 9.570  ; Rise       ; clock_50                        ;
;  hex4[3]  ; clock_50                        ; 9.318  ; 9.238  ; Rise       ; clock_50                        ;
;  hex4[4]  ; clock_50                        ; 9.346  ; 9.284  ; Rise       ; clock_50                        ;
;  hex4[5]  ; clock_50                        ; 9.237  ; 9.280  ; Rise       ; clock_50                        ;
;  hex4[6]  ; clock_50                        ; 8.953  ; 8.759  ; Rise       ; clock_50                        ;
; hex5[*]   ; clock_50                        ; 9.765  ; 9.874  ; Rise       ; clock_50                        ;
;  hex5[0]  ; clock_50                        ; 6.728  ; 6.663  ; Rise       ; clock_50                        ;
;  hex5[2]  ; clock_50                        ; 9.441  ; 9.646  ; Rise       ; clock_50                        ;
;  hex5[3]  ; clock_50                        ; 9.679  ; 9.874  ; Rise       ; clock_50                        ;
;  hex5[4]  ; clock_50                        ; 9.765  ; 9.530  ; Rise       ; clock_50                        ;
;  hex5[6]  ; clock_50                        ; 7.144  ; 7.075  ; Rise       ; clock_50                        ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+
; Data Port ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+
; hex4[*]   ; Controle:U1_FSM|state.init      ; 6.758 ; 6.807 ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[0]  ; Controle:U1_FSM|state.init      ; 6.875 ; 6.824 ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[2]  ; Controle:U1_FSM|state.init      ; 7.078 ; 7.093 ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[3]  ; Controle:U1_FSM|state.init      ; 6.854 ; 6.823 ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[4]  ; Controle:U1_FSM|state.init      ; 7.726 ; 7.696 ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[5]  ; Controle:U1_FSM|state.init      ; 6.758 ; 6.807 ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[6]  ; Controle:U1_FSM|state.init      ; 7.304 ; 7.301 ; Rise       ; Controle:U1_FSM|state.init      ;
; ledr[*]   ; Controle:U1_FSM|state.play_FPGA ; 5.809 ; 5.791 ; Fall       ; Controle:U1_FSM|state.play_FPGA ;
;  ledr[4]  ; Controle:U1_FSM|state.play_FPGA ; 5.916 ; 5.915 ; Fall       ; Controle:U1_FSM|state.play_FPGA ;
;  ledr[5]  ; Controle:U1_FSM|state.play_FPGA ; 6.645 ; 6.557 ; Fall       ; Controle:U1_FSM|state.play_FPGA ;
;  ledr[6]  ; Controle:U1_FSM|state.play_FPGA ; 6.545 ; 6.523 ; Fall       ; Controle:U1_FSM|state.play_FPGA ;
;  ledr[7]  ; Controle:U1_FSM|state.play_FPGA ; 5.809 ; 5.791 ; Fall       ; Controle:U1_FSM|state.play_FPGA ;
; hex0[*]   ; clock_50                        ; 6.821 ; 6.704 ; Rise       ; clock_50                        ;
;  hex0[0]  ; clock_50                        ; 8.550 ; 8.644 ; Rise       ; clock_50                        ;
;  hex0[1]  ; clock_50                        ; 7.113 ; 7.075 ; Rise       ; clock_50                        ;
;  hex0[2]  ; clock_50                        ; 7.008 ; 7.088 ; Rise       ; clock_50                        ;
;  hex0[3]  ; clock_50                        ; 7.122 ; 7.080 ; Rise       ; clock_50                        ;
;  hex0[4]  ; clock_50                        ; 6.847 ; 6.704 ; Rise       ; clock_50                        ;
;  hex0[5]  ; clock_50                        ; 7.035 ; 7.040 ; Rise       ; clock_50                        ;
;  hex0[6]  ; clock_50                        ; 6.821 ; 6.759 ; Rise       ; clock_50                        ;
; hex1[*]   ; clock_50                        ; 6.609 ; 6.706 ; Rise       ; clock_50                        ;
;  hex1[0]  ; clock_50                        ; 7.321 ; 7.434 ; Rise       ; clock_50                        ;
;  hex1[1]  ; clock_50                        ; 6.830 ; 6.919 ; Rise       ; clock_50                        ;
;  hex1[3]  ; clock_50                        ; 6.739 ; 6.803 ; Rise       ; clock_50                        ;
;  hex1[4]  ; clock_50                        ; 6.609 ; 6.706 ; Rise       ; clock_50                        ;
; hex2[*]   ; clock_50                        ; 6.545 ; 6.434 ; Rise       ; clock_50                        ;
;  hex2[0]  ; clock_50                        ; 6.951 ; 6.921 ; Rise       ; clock_50                        ;
;  hex2[1]  ; clock_50                        ; 7.284 ; 7.345 ; Rise       ; clock_50                        ;
;  hex2[2]  ; clock_50                        ; 6.937 ; 6.976 ; Rise       ; clock_50                        ;
;  hex2[3]  ; clock_50                        ; 6.545 ; 6.434 ; Rise       ; clock_50                        ;
;  hex2[4]  ; clock_50                        ; 7.076 ; 6.977 ; Rise       ; clock_50                        ;
;  hex2[5]  ; clock_50                        ; 8.042 ; 8.224 ; Rise       ; clock_50                        ;
;  hex2[6]  ; clock_50                        ; 8.637 ; 8.646 ; Rise       ; clock_50                        ;
; hex3[*]   ; clock_50                        ; 6.939 ; 6.850 ; Rise       ; clock_50                        ;
;  hex3[2]  ; clock_50                        ; 7.252 ; 7.123 ; Rise       ; clock_50                        ;
;  hex3[4]  ; clock_50                        ; 7.136 ; 7.265 ; Rise       ; clock_50                        ;
;  hex3[5]  ; clock_50                        ; 7.337 ; 7.467 ; Rise       ; clock_50                        ;
;  hex3[6]  ; clock_50                        ; 6.939 ; 6.850 ; Rise       ; clock_50                        ;
; hex4[*]   ; clock_50                        ; 6.468 ; 6.437 ; Rise       ; clock_50                        ;
;  hex4[0]  ; clock_50                        ; 8.784 ; 8.570 ; Rise       ; clock_50                        ;
;  hex4[1]  ; clock_50                        ; 6.468 ; 6.437 ; Rise       ; clock_50                        ;
;  hex4[2]  ; clock_50                        ; 6.901 ; 6.898 ; Rise       ; clock_50                        ;
;  hex4[3]  ; clock_50                        ; 6.665 ; 6.595 ; Rise       ; clock_50                        ;
;  hex4[4]  ; clock_50                        ; 7.213 ; 7.085 ; Rise       ; clock_50                        ;
;  hex4[5]  ; clock_50                        ; 6.581 ; 6.613 ; Rise       ; clock_50                        ;
;  hex4[6]  ; clock_50                        ; 8.703 ; 8.519 ; Rise       ; clock_50                        ;
; hex5[*]   ; clock_50                        ; 6.567 ; 6.506 ; Rise       ; clock_50                        ;
;  hex5[0]  ; clock_50                        ; 6.567 ; 6.506 ; Rise       ; clock_50                        ;
;  hex5[2]  ; clock_50                        ; 6.956 ; 6.975 ; Rise       ; clock_50                        ;
;  hex5[3]  ; clock_50                        ; 7.305 ; 7.179 ; Rise       ; clock_50                        ;
;  hex5[4]  ; clock_50                        ; 7.094 ; 7.045 ; Rise       ; clock_50                        ;
;  hex5[6]  ; clock_50                        ; 6.960 ; 6.895 ; Rise       ; clock_50                        ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; key[0]     ; ledr[0]     ; 5.906 ;    ;    ; 6.227 ;
; key[1]     ; ledr[1]     ; 5.728 ;    ;    ; 6.127 ;
; key[2]     ; ledr[2]     ; 5.812 ;    ;    ; 6.132 ;
; key[3]     ; ledr[3]     ; 5.872 ;    ;    ; 6.193 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; key[0]     ; ledr[0]     ; 5.773 ;    ;    ; 6.087 ;
; key[1]     ; ledr[1]     ; 5.600 ;    ;    ; 5.990 ;
; key[2]     ; ledr[2]     ; 5.681 ;    ;    ; 5.994 ;
; key[3]     ; ledr[3]     ; 5.737 ;    ;    ; 6.051 ;
+------------+-------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                              ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                      ; Note                                                          ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
; 328.52 MHz ; 328.52 MHz      ; Controle:U1_FSM|state.play_FPGA ;                                                               ;
; 352.98 MHz ; 250.0 MHz       ; clock_50                        ; limit due to minimum period restriction (max I/O toggle rate) ;
; 519.48 MHz ; 519.48 MHz      ; Controle:U1_FSM|state.play_user ;                                                               ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                       ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clock_50                        ; -2.982 ; -27.487       ;
; Controle:U1_FSM|state.play_FPGA ; -2.287 ; -41.197       ;
; Controle:U1_FSM|state.play_user ; -0.925 ; -24.101       ;
; Controle:U1_FSM|state.init      ; -0.837 ; -6.205        ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                        ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clock_50                        ; -0.225 ; -1.096        ;
; Controle:U1_FSM|state.play_user ; 0.117  ; 0.000         ;
; Controle:U1_FSM|state.play_FPGA ; 0.232  ; 0.000         ;
; Controle:U1_FSM|state.init      ; 0.307  ; 0.000         ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                    ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; Controle:U1_FSM|state.play_FPGA ; -1.797 ; -5.961        ;
; Controle:U1_FSM|state.play_user ; -1.382 ; -68.376       ;
; clock_50                        ; -0.887 ; -7.531        ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                     ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; Controle:U1_FSM|state.play_user ; -1.345 ; -77.656       ;
; Controle:U1_FSM|state.play_FPGA ; -1.072 ; -3.715        ;
; clock_50                        ; -0.360 ; -2.436        ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary         ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clock_50                        ; -3.000 ; -33.000       ;
; Controle:U1_FSM|state.init      ; 0.370  ; 0.000         ;
; Controle:U1_FSM|state.play_FPGA ; 0.409  ; 0.000         ;
; Controle:U1_FSM|state.play_user ; 0.432  ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_50'                                                                                                                                    ;
+--------+--------------------------------------+----------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                          ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -2.982 ; Datapath:U0_DP|Reg_user:R_USER|q[50] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.139     ; 2.328      ;
; -2.975 ; Datapath:U0_DP|Reg_user:R_USER|q[50] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.139     ; 2.321      ;
; -2.969 ; Datapath:U0_DP|Reg_user:R_USER|q[51] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.141     ; 2.313      ;
; -2.963 ; Datapath:U0_DP|Reg_user:R_USER|q[53] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.913     ; 2.535      ;
; -2.962 ; Datapath:U0_DP|Reg_user:R_USER|q[51] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.141     ; 2.306      ;
; -2.956 ; Datapath:U0_DP|Reg_user:R_USER|q[53] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.913     ; 2.528      ;
; -2.945 ; Datapath:U0_DP|Reg_user:R_USER|q[21] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.934     ; 2.496      ;
; -2.938 ; Datapath:U0_DP|Reg_user:R_USER|q[21] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.934     ; 2.489      ;
; -2.925 ; Datapath:U0_DP|Reg_user:R_USER|q[28] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.058     ; 2.352      ;
; -2.920 ; Datapath:U0_DP|Reg_user:R_USER|q[29] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.058     ; 2.347      ;
; -2.918 ; Datapath:U0_DP|Reg_user:R_USER|q[28] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.058     ; 2.345      ;
; -2.913 ; Datapath:U0_DP|Reg_user:R_USER|q[29] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.058     ; 2.340      ;
; -2.891 ; Datapath:U0_DP|Reg_user:R_USER|q[61] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.039     ; 2.337      ;
; -2.888 ; Datapath:U0_DP|Reg_user:R_USER|q[61] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.039     ; 2.334      ;
; -2.873 ; Datapath:U0_DP|Reg_user:R_USER|q[60] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.038     ; 2.320      ;
; -2.871 ; Datapath:U0_DP|Reg_user:R_USER|q[11] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.939     ; 2.417      ;
; -2.870 ; Datapath:U0_DP|Reg_user:R_USER|q[60] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.038     ; 2.317      ;
; -2.864 ; Datapath:U0_DP|Reg_user:R_USER|q[11] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.939     ; 2.410      ;
; -2.854 ; Datapath:U0_DP|Reg_user:R_USER|q[34] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.910     ; 2.429      ;
; -2.847 ; Datapath:U0_DP|Reg_user:R_USER|q[34] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.910     ; 2.422      ;
; -2.831 ; Datapath:U0_DP|Reg_user:R_USER|q[58] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.938     ; 2.378      ;
; -2.826 ; Datapath:U0_DP|Reg_user:R_USER|q[20] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.934     ; 2.377      ;
; -2.825 ; Datapath:U0_DP|Reg_user:R_USER|q[57] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.912     ; 2.398      ;
; -2.824 ; Datapath:U0_DP|Reg_user:R_USER|q[58] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.938     ; 2.371      ;
; -2.822 ; Datapath:U0_DP|Reg_user:R_USER|q[59] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.939     ; 2.368      ;
; -2.820 ; Datapath:U0_DP|Reg_user:R_USER|q[12] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.936     ; 2.369      ;
; -2.819 ; Datapath:U0_DP|Reg_user:R_USER|q[20] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.934     ; 2.370      ;
; -2.818 ; Datapath:U0_DP|Reg_user:R_USER|q[57] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.912     ; 2.391      ;
; -2.815 ; Datapath:U0_DP|Reg_user:R_USER|q[59] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.939     ; 2.361      ;
; -2.813 ; Datapath:U0_DP|Reg_user:R_USER|q[12] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.936     ; 2.362      ;
; -2.805 ; Datapath:U0_DP|Reg_user:R_USER|q[8]  ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.936     ; 2.354      ;
; -2.802 ; Datapath:U0_DP|Reg_user:R_USER|q[42] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.043     ; 2.244      ;
; -2.798 ; Datapath:U0_DP|Reg_user:R_USER|q[8]  ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.936     ; 2.347      ;
; -2.795 ; Datapath:U0_DP|Reg_user:R_USER|q[42] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.043     ; 2.237      ;
; -2.795 ; Datapath:U0_DP|Reg_user:R_USER|q[24] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.929     ; 2.351      ;
; -2.792 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[54] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_FPGA ; clock_50    ; 0.500        ; -0.177     ; 3.100      ;
; -2.788 ; Datapath:U0_DP|Reg_user:R_USER|q[24] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.929     ; 2.344      ;
; -2.785 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[54] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_FPGA ; clock_50    ; 0.500        ; -0.177     ; 3.093      ;
; -2.772 ; Datapath:U0_DP|Reg_user:R_USER|q[7]  ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.039     ; 2.218      ;
; -2.769 ; Datapath:U0_DP|Reg_user:R_USER|q[55] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.936     ; 2.318      ;
; -2.767 ; Datapath:U0_DP|Reg_user:R_USER|q[63] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.049     ; 2.203      ;
; -2.765 ; Datapath:U0_DP|Reg_user:R_USER|q[7]  ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.039     ; 2.211      ;
; -2.762 ; Datapath:U0_DP|Reg_user:R_USER|q[55] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.936     ; 2.311      ;
; -2.760 ; Datapath:U0_DP|Reg_user:R_USER|q[63] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.049     ; 2.196      ;
; -2.753 ; Datapath:U0_DP|Reg_user:R_USER|q[44] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.939     ; 2.299      ;
; -2.752 ; Datapath:U0_DP|Reg_user:R_USER|q[31] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.116     ; 2.121      ;
; -2.746 ; Datapath:U0_DP|Reg_user:R_USER|q[44] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.939     ; 2.292      ;
; -2.745 ; Datapath:U0_DP|Reg_user:R_USER|q[31] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.116     ; 2.114      ;
; -2.744 ; Datapath:U0_DP|Reg_user:R_USER|q[48] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.054     ; 2.175      ;
; -2.741 ; Datapath:U0_DP|Reg_user:R_USER|q[16] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.038     ; 2.188      ;
; -2.739 ; Datapath:U0_DP|Reg_user:R_USER|q[14] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.939     ; 2.285      ;
; -2.737 ; Datapath:U0_DP|Reg_user:R_USER|q[48] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.054     ; 2.168      ;
; -2.735 ; Datapath:U0_DP|Reg_user:R_USER|q[39] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.907     ; 2.313      ;
; -2.734 ; Datapath:U0_DP|Reg_user:R_USER|q[16] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.038     ; 2.181      ;
; -2.732 ; Datapath:U0_DP|Reg_user:R_USER|q[14] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.939     ; 2.278      ;
; -2.730 ; Datapath:U0_DP|Reg_user:R_USER|q[45] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.938     ; 2.277      ;
; -2.730 ; Datapath:U0_DP|Reg_user:R_USER|q[15] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.937     ; 2.278      ;
; -2.730 ; Datapath:U0_DP|Reg_user:R_USER|q[38] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.911     ; 2.304      ;
; -2.728 ; Datapath:U0_DP|Reg_user:R_USER|q[39] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.907     ; 2.306      ;
; -2.727 ; Datapath:U0_DP|Reg_user:R_USER|q[47] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.142     ; 2.070      ;
; -2.725 ; Datapath:U0_DP|Reg_user:R_USER|q[35] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.909     ; 2.301      ;
; -2.723 ; Datapath:U0_DP|Reg_user:R_USER|q[45] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.938     ; 2.270      ;
; -2.723 ; Datapath:U0_DP|Reg_user:R_USER|q[15] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.937     ; 2.271      ;
; -2.723 ; Datapath:U0_DP|Reg_user:R_USER|q[38] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.911     ; 2.297      ;
; -2.720 ; Datapath:U0_DP|Reg_user:R_USER|q[47] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.142     ; 2.063      ;
; -2.719 ; Datapath:U0_DP|Reg_user:R_USER|q[35] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.909     ; 2.295      ;
; -2.718 ; Datapath:U0_DP|Reg_user:R_USER|q[37] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.053     ; 2.150      ;
; -2.713 ; Datapath:U0_DP|Reg_user:R_USER|q[52] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.039     ; 2.159      ;
; -2.711 ; Datapath:U0_DP|Reg_user:R_USER|q[37] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.053     ; 2.143      ;
; -2.710 ; Datapath:U0_DP|Reg_user:R_USER|q[52] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.039     ; 2.156      ;
; -2.699 ; Datapath:U0_DP|Reg_user:R_USER|q[56] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.914     ; 2.270      ;
; -2.696 ; Datapath:U0_DP|Reg_user:R_USER|q[33] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.931     ; 2.250      ;
; -2.692 ; Datapath:U0_DP|Reg_user:R_USER|q[56] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.914     ; 2.263      ;
; -2.689 ; Datapath:U0_DP|Reg_user:R_USER|q[33] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.931     ; 2.243      ;
; -2.684 ; Datapath:U0_DP|Reg_user:R_USER|q[32] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.056     ; 2.113      ;
; -2.679 ; Datapath:U0_DP|Reg_user:R_USER|q[13] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.932     ; 2.232      ;
; -2.677 ; Datapath:U0_DP|Reg_user:R_USER|q[32] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.056     ; 2.106      ;
; -2.676 ; Datapath:U0_DP|Reg_user:R_USER|q[6]  ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.930     ; 2.231      ;
; -2.672 ; Datapath:U0_DP|Reg_user:R_USER|q[13] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.932     ; 2.225      ;
; -2.669 ; Datapath:U0_DP|Reg_user:R_USER|q[6]  ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.930     ; 2.224      ;
; -2.666 ; Datapath:U0_DP|Reg_user:R_USER|q[43] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.044     ; 2.107      ;
; -2.664 ; Datapath:U0_DP|Reg_user:R_USER|q[25] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.928     ; 2.221      ;
; -2.663 ; Datapath:U0_DP|Reg_user:R_USER|q[3]  ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.926     ; 2.222      ;
; -2.659 ; Datapath:U0_DP|Reg_user:R_USER|q[43] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.044     ; 2.100      ;
; -2.657 ; Datapath:U0_DP|Reg_user:R_USER|q[25] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.928     ; 2.214      ;
; -2.656 ; Datapath:U0_DP|Reg_user:R_USER|q[3]  ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.926     ; 2.215      ;
; -2.639 ; Datapath:U0_DP|Reg_user:R_USER|q[62] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.047     ; 2.077      ;
; -2.637 ; Datapath:U0_DP|Reg_user:R_USER|q[49] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.940     ; 2.182      ;
; -2.635 ; Datapath:U0_DP|Reg_user:R_USER|q[0]  ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.037     ; 2.083      ;
; -2.632 ; Datapath:U0_DP|Reg_user:R_USER|q[19] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.049     ; 2.068      ;
; -2.632 ; Datapath:U0_DP|Reg_user:R_USER|q[62] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.047     ; 2.070      ;
; -2.631 ; Datapath:U0_DP|Reg_user:R_USER|q[18] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.050     ; 2.066      ;
; -2.630 ; Datapath:U0_DP|Reg_user:R_USER|q[49] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.940     ; 2.175      ;
; -2.628 ; Datapath:U0_DP|Reg_user:R_USER|q[0]  ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.037     ; 2.076      ;
; -2.626 ; Datapath:U0_DP|Reg_user:R_USER|q[17] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.933     ; 2.178      ;
; -2.625 ; Datapath:U0_DP|Reg_user:R_USER|q[19] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.049     ; 2.061      ;
; -2.624 ; Datapath:U0_DP|Reg_user:R_USER|q[18] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -1.050     ; 2.059      ;
; -2.621 ; Datapath:U0_DP|Reg_user:R_USER|q[40] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.941     ; 2.165      ;
; -2.619 ; Datapath:U0_DP|Reg_user:R_USER|q[17] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.933     ; 2.171      ;
; -2.614 ; Datapath:U0_DP|Reg_user:R_USER|q[40] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.941     ; 2.158      ;
+--------+--------------------------------------+----------------------------------+---------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Controle:U1_FSM|state.play_FPGA'                                                                                                                                                 ;
+--------+--------------------------------------------+--------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -2.287 ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[4]  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[63]       ; Controle:U1_FSM|state.init      ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; -0.595     ; 1.263      ;
; -2.274 ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[4]  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[62]       ; Controle:U1_FSM|state.init      ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; -0.610     ; 1.263      ;
; -2.225 ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[4]  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[60]       ; Controle:U1_FSM|state.init      ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; -0.538     ; 1.256      ;
; -2.175 ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[5]  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[63]       ; Controle:U1_FSM|state.init      ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; -0.595     ; 1.151      ;
; -2.154 ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[5]  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[62]       ; Controle:U1_FSM|state.init      ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; -0.610     ; 1.143      ;
; -2.135 ; Datapath:U0_DP|Counter_round:CR|round[1]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.154      ; 1.638      ;
; -2.112 ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[5]  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[60]       ; Controle:U1_FSM|state.init      ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; -0.538     ; 1.143      ;
; -2.044 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[63]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.145     ; 1.970      ;
; -2.035 ; Datapath:U0_DP|Counter_round:CR|round[1]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.244      ; 1.720      ;
; -2.033 ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[4]  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[61]       ; Controle:U1_FSM|state.init      ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; -0.593     ; 1.126      ;
; -2.010 ; Datapath:U0_DP|Counter_round:CR|round[3]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.154      ; 1.513      ;
; -1.991 ; Datapath:U0_DP|Counter_round:CR|round[1]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.244      ; 1.734      ;
; -1.968 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[60]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.088     ; 1.949      ;
; -1.957 ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[5]  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[61]       ; Controle:U1_FSM|state.init      ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; -0.593     ; 1.050      ;
; -1.951 ; Datapath:U0_DP|Counter_round:CR|round[3]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.244      ; 1.636      ;
; -1.940 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[62]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.068     ; 1.971      ;
; -1.937 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[60]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.088     ; 1.918      ;
; -1.928 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[62]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.067     ; 1.960      ;
; -1.901 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[63]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.053     ; 1.919      ;
; -1.901 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[62]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.160     ; 1.840      ;
; -1.890 ; Datapath:U0_DP|Counter_round:CR|round[3]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.244      ; 1.633      ;
; -1.876 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[60]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 0.004      ; 1.949      ;
; -1.841 ; Datapath:U0_DP|Counter_round:CR|round[1]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.155      ; 1.644      ;
; -1.836 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[60]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 0.005      ; 1.910      ;
; -1.829 ; Datapath:U0_DP|Counter_round:CR|round[0]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.154      ; 1.332      ;
; -1.800 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[61]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.143     ; 1.843      ;
; -1.787 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[63]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.052     ; 1.806      ;
; -1.768 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[63]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.145     ; 1.694      ;
; -1.765 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[62]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.160     ; 1.704      ;
; -1.752 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.136     ; 1.475      ;
; -1.731 ; Datapath:U0_DP|Counter_round:CR|round[0]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.244      ; 1.416      ;
; -1.716 ; Datapath:U0_DP|Counter_round:CR|round[3]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.155      ; 1.519      ;
; -1.685 ; Datapath:U0_DP|Counter_round:CR|round[0]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.244      ; 1.428      ;
; -1.658 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[61]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.051     ; 1.793      ;
; -1.653 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.046     ; 1.558      ;
; -1.637 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[61]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.050     ; 1.773      ;
; -1.620 ; Datapath:U0_DP|Counter_round:CR|round[2]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.154      ; 1.123      ;
; -1.610 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[61]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.143     ; 1.653      ;
; -1.608 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.046     ; 1.571      ;
; -1.539 ; Datapath:U0_DP|Counter_round:CR|round[2]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.244      ; 1.224      ;
; -1.535 ; Datapath:U0_DP|Counter_round:CR|round[0]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.155      ; 1.338      ;
; -1.528 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.046     ; 1.433      ;
; -1.478 ; Datapath:U0_DP|Counter_round:CR|round[2]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.244      ; 1.221      ;
; -1.477 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.136     ; 1.200      ;
; -1.458 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.135     ; 1.481      ;
; -1.370 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.043     ; 1.186      ;
; -1.351 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.046     ; 1.314      ;
; -1.326 ; Datapath:U0_DP|Counter_round:CR|round[2]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.155      ; 1.129      ;
; -1.324 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[23]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[19]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.174     ; 1.351      ;
; -1.311 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 0.047      ; 1.309      ;
; -1.258 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[45]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[41]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.183     ; 1.378      ;
; -1.226 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 0.047      ; 1.282      ;
; -1.183 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.135     ; 1.206      ;
; -1.175 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.043     ; 1.290      ;
; -1.151 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.044     ; 0.966      ;
; -1.079 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 0.046      ; 1.076      ;
; -1.076 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.042     ; 1.192      ;
; -1.018 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 0.046      ; 1.073      ;
; -0.954 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[62]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[58]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.161     ; 1.082      ;
; -0.934 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[11]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[7]        ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.205     ; 1.157      ;
; -0.857 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[60]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[56]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.104     ; 0.947      ;
; -0.776 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[22]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[18]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.038     ; 0.932      ;
; -0.775 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[61]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[57]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.011     ; 0.959      ;
; -0.675 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[10]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[6]        ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.206     ; 0.901      ;
; -0.659 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[48]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[44]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.180     ; 0.914      ;
; -0.652 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[63]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[59]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.175     ; 0.906      ;
; -0.589 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[34]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[30]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 0.091      ; 0.881      ;
; -0.588 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[35]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[31]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 0.089      ; 0.871      ;
; -0.583 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[54]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[50]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.009     ; 0.893      ;
; -0.511 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[27]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[23]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.060     ; 0.559      ;
; -0.510 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[36]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[32]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.021     ; 0.784      ;
; -0.506 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[25]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[21]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.044     ; 0.748      ;
; -0.484 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[37]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[33]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.020     ; 0.896      ;
; -0.459 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[55]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[51]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.010     ; 0.881      ;
; -0.448 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[43]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[39]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.037     ; 0.843      ;
; -0.436 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[32]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[28]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.035     ; 0.702      ;
; -0.429 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[26]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[22]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.181     ; 0.435      ;
; -0.420 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[24]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[20]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.042     ; 0.810      ;
; -0.420 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[41]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[37]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.058     ; 0.649      ;
; -0.415 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[42]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[38]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.033     ; 0.817      ;
; -0.397 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[19]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[15]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.049     ; 0.536      ;
; -0.393 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[15]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[11]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.042     ; 0.547      ;
; -0.390 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[52]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[48]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.138     ; 0.436      ;
; -0.371 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[14]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[10]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.139     ; 0.439      ;
; -0.370 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[53]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[49]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.126     ; 0.438      ;
; -0.336 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[56]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[52]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 0.011      ; 0.424      ;
; -0.322 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[18]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[14]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 0.013      ; 0.424      ;
; -0.319 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[31]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[27]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 0.013      ; 0.424      ;
; -0.304 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[30]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[26]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 0.035      ; 0.561      ;
; -0.292 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[29]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[25]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.040     ; 0.427      ;
; -0.283 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[17]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[13]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.021     ; 0.548      ;
; -0.276 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[50]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[46]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.038     ; 0.538      ;
; -0.273 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[7]        ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[3]        ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.033     ; 0.432      ;
; -0.260 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[5]        ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[1]        ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.038     ; 0.530      ;
; -0.259 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[44]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[40]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.062     ; 0.631      ;
; -0.257 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[21]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[17]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.035     ; 0.519      ;
; -0.254 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[12]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[8]        ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.018     ; 0.668      ;
; -0.253 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[28]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[24]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.040     ; 0.508      ;
; -0.238 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[58]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[54]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.034     ; 0.510      ;
; -0.232 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[46]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[42]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.038     ; 0.506      ;
+--------+--------------------------------------------+--------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Controle:U1_FSM|state.play_user'                                                                                                                                                   ;
+--------+----------------------------------------------------+--------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                              ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+--------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.925 ; Datapath:U0_DP|Reg_user:R_USER|q[23]               ; Datapath:U0_DP|Reg_user:R_USER|q[19] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.039     ; 0.742      ;
; -0.822 ; Datapath:U0_DP|Reg_user:R_USER|q[53]               ; Datapath:U0_DP|Reg_user:R_USER|q[49] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.010     ; 0.784      ;
; -0.760 ; Datapath:U0_DP|Reg_user:R_USER|q[24]               ; Datapath:U0_DP|Reg_user:R_USER|q[20] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.032     ; 0.710      ;
; -0.728 ; Datapath:U0_DP|Reg_user:R_USER|q[25]               ; Datapath:U0_DP|Reg_user:R_USER|q[21] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.030     ; 0.716      ;
; -0.699 ; Datapath:U0_DP|Reg_user:R_USER|q[10]               ; Datapath:U0_DP|Reg_user:R_USER|q[6]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.043     ; 0.814      ;
; -0.675 ; Datapath:U0_DP|Reg_user:R_USER|q[37]               ; Datapath:U0_DP|Reg_user:R_USER|q[33] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.159     ; 0.818      ;
; -0.662 ; Datapath:U0_DP|Reg_user:R_USER|q[4]                ; Datapath:U0_DP|Reg_user:R_USER|q[0]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.043     ; 0.449      ;
; -0.661 ; Datapath:U0_DP|Reg_user:R_USER|q[42]               ; Datapath:U0_DP|Reg_user:R_USER|q[38] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.168     ; 0.790      ;
; -0.658 ; Datapath:U0_DP|Reg_user:R_USER|q[54]               ; Datapath:U0_DP|Reg_user:R_USER|q[50] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; 0.156      ; 0.800      ;
; -0.618 ; Datapath:U0_DP|Reg_user:R_USER|q[26]               ; Datapath:U0_DP|Reg_user:R_USER|q[22] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.037     ; 0.515      ;
; -0.587 ; Datapath:U0_DP|Reg_user:R_USER|q[46]               ; Datapath:U0_DP|Reg_user:R_USER|q[42] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.115     ; 0.547      ;
; -0.576 ; Datapath:U0_DP|Reg_user:R_USER|q[43]               ; Datapath:U0_DP|Reg_user:R_USER|q[39] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.173     ; 0.710      ;
; -0.545 ; Datapath:U0_DP|Reg_user:R_USER|q[22]               ; Datapath:U0_DP|Reg_user:R_USER|q[18] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; 0.084      ; 0.716      ;
; -0.540 ; Datapath:U0_DP|Reg_user:R_USER|q[13]               ; Datapath:U0_DP|Reg_user:R_USER|q[9]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.066     ; 0.772      ;
; -0.535 ; Datapath:U0_DP|Reg_user:R_USER|q[55]               ; Datapath:U0_DP|Reg_user:R_USER|q[51] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; 0.159      ; 0.781      ;
; -0.496 ; Datapath:U0_DP|Reg_user:R_USER|q[52]               ; Datapath:U0_DP|Reg_user:R_USER|q[48] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.028     ; 0.675      ;
; -0.490 ; Datapath:U0_DP|Reg_user:R_USER|q[30]               ; Datapath:U0_DP|Reg_user:R_USER|q[26] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.022     ; 0.653      ;
; -0.487 ; Datapath:U0_DP|Reg_user:R_USER|q[47]               ; Datapath:U0_DP|Reg_user:R_USER|q[43] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.140     ; 0.535      ;
; -0.485 ; Datapath:U0_DP|Reg_user:R_USER|q[61]               ; Datapath:U0_DP|Reg_user:R_USER|q[57] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.163     ; 0.621      ;
; -0.477 ; Datapath:U0_DP|Reg_user:R_USER|q[17]               ; Datapath:U0_DP|Reg_user:R_USER|q[13] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.038     ; 0.434      ;
; -0.476 ; Datapath:U0_DP|Reg_user:R_USER|q[44]               ; Datapath:U0_DP|Reg_user:R_USER|q[40] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.035     ; 0.424      ;
; -0.454 ; Datapath:U0_DP|Reg_user:R_USER|q[11]               ; Datapath:U0_DP|Reg_user:R_USER|q[7]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; 0.058      ; 0.710      ;
; -0.435 ; Datapath:U0_DP|ButtonSync:BTN|btn2state.SaidaAtiva ; Datapath:U0_DP|Reg_user:R_USER|q[62] ; clock_50                        ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.917      ; 0.940      ;
; -0.420 ; Datapath:U0_DP|Reg_user:R_USER|q[50]               ; Datapath:U0_DP|Reg_user:R_USER|q[46] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.068     ; 0.432      ;
; -0.402 ; Datapath:U0_DP|Reg_user:R_USER|q[36]               ; Datapath:U0_DP|Reg_user:R_USER|q[32] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; 0.072      ; 0.680      ;
; -0.400 ; Datapath:U0_DP|Reg_user:R_USER|q[5]                ; Datapath:U0_DP|Reg_user:R_USER|q[1]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.175     ; 0.423      ;
; -0.397 ; Datapath:U0_DP|Reg_user:R_USER|q[9]                ; Datapath:U0_DP|Reg_user:R_USER|q[5]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; 0.095      ; 0.697      ;
; -0.381 ; Datapath:U0_DP|Reg_user:R_USER|q[18]               ; Datapath:U0_DP|Reg_user:R_USER|q[14] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.147     ; 0.420      ;
; -0.380 ; Datapath:U0_DP|Reg_user:R_USER|q[51]               ; Datapath:U0_DP|Reg_user:R_USER|q[47] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.045     ; 0.429      ;
; -0.372 ; Datapath:U0_DP|Reg_user:R_USER|q[60]               ; Datapath:U0_DP|Reg_user:R_USER|q[56] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.160     ; 0.516      ;
; -0.365 ; Datapath:U0_DP|Reg_user:R_USER|q[16]               ; Datapath:U0_DP|Reg_user:R_USER|q[12] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.139     ; 0.420      ;
; -0.359 ; Datapath:U0_DP|ButtonSync:BTN|btn0state.SaidaAtiva ; Datapath:U0_DP|Reg_user:R_USER|q[60] ; clock_50                        ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.909      ; 0.956      ;
; -0.342 ; Datapath:U0_DP|Reg_user:R_USER|q[31]               ; Datapath:U0_DP|Reg_user:R_USER|q[27] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.228     ; 0.418      ;
; -0.320 ; Datapath:U0_DP|ButtonSync:BTN|btn1state.SaidaAtiva ; Datapath:U0_DP|Reg_user:R_USER|q[61] ; clock_50                        ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.910      ; 0.919      ;
; -0.320 ; Datapath:U0_DP|Reg_user:R_USER|q[27]               ; Datapath:U0_DP|Reg_user:R_USER|q[23] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; 0.078      ; 0.296      ;
; -0.305 ; Datapath:U0_DP|ButtonSync:BTN|btn3state.SaidaAtiva ; Datapath:U0_DP|Reg_user:R_USER|q[63] ; clock_50                        ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.920      ; 0.921      ;
; -0.300 ; Datapath:U0_DP|Reg_user:R_USER|q[29]               ; Datapath:U0_DP|Reg_user:R_USER|q[25] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.166     ; 0.433      ;
; -0.298 ; Datapath:U0_DP|Reg_user:R_USER|q[6]                ; Datapath:U0_DP|Reg_user:R_USER|q[2]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.037     ; 0.429      ;
; -0.290 ; Datapath:U0_DP|Reg_user:R_USER|q[28]               ; Datapath:U0_DP|Reg_user:R_USER|q[24] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.166     ; 0.422      ;
; -0.284 ; Datapath:U0_DP|Reg_user:R_USER|q[49]               ; Datapath:U0_DP|Reg_user:R_USER|q[45] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.039     ; 0.435      ;
; -0.276 ; Datapath:U0_DP|Reg_user:R_USER|q[19]               ; Datapath:U0_DP|Reg_user:R_USER|q[15] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.149     ; 0.431      ;
; -0.274 ; Datapath:U0_DP|Reg_user:R_USER|q[14]               ; Datapath:U0_DP|Reg_user:R_USER|q[10] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.040     ; 0.423      ;
; -0.272 ; Datapath:U0_DP|Reg_user:R_USER|q[62]               ; Datapath:U0_DP|Reg_user:R_USER|q[58] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.146     ; 0.431      ;
; -0.268 ; Datapath:U0_DP|Reg_user:R_USER|q[7]                ; Datapath:U0_DP|Reg_user:R_USER|q[3]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.149     ; 0.432      ;
; -0.268 ; Datapath:U0_DP|Reg_user:R_USER|q[63]               ; Datapath:U0_DP|Reg_user:R_USER|q[59] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.147     ; 0.421      ;
; -0.267 ; Datapath:U0_DP|Reg_user:R_USER|q[39]               ; Datapath:U0_DP|Reg_user:R_USER|q[35] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.034     ; 0.422      ;
; -0.265 ; Datapath:U0_DP|Reg_user:R_USER|q[48]               ; Datapath:U0_DP|Reg_user:R_USER|q[44] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.152     ; 0.420      ;
; -0.261 ; Datapath:U0_DP|Reg_user:R_USER|q[57]               ; Datapath:U0_DP|Reg_user:R_USER|q[53] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.035     ; 0.506      ;
; -0.261 ; Datapath:U0_DP|Reg_user:R_USER|q[45]               ; Datapath:U0_DP|Reg_user:R_USER|q[41] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.036     ; 0.534      ;
; -0.175 ; Datapath:U0_DP|Reg_user:R_USER|q[20]               ; Datapath:U0_DP|Reg_user:R_USER|q[16] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; 0.062      ; 0.446      ;
; -0.172 ; Datapath:U0_DP|Reg_user:R_USER|q[21]               ; Datapath:U0_DP|Reg_user:R_USER|q[17] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.038     ; 0.430      ;
; -0.169 ; Datapath:U0_DP|Reg_user:R_USER|q[12]               ; Datapath:U0_DP|Reg_user:R_USER|q[8]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.037     ; 0.429      ;
; -0.168 ; Datapath:U0_DP|Reg_user:R_USER|q[15]               ; Datapath:U0_DP|Reg_user:R_USER|q[11] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.035     ; 0.425      ;
; -0.166 ; Datapath:U0_DP|Reg_user:R_USER|q[38]               ; Datapath:U0_DP|Reg_user:R_USER|q[34] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.037     ; 0.432      ;
; -0.165 ; Datapath:U0_DP|Reg_user:R_USER|q[59]               ; Datapath:U0_DP|Reg_user:R_USER|q[55] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.040     ; 0.433      ;
; -0.163 ; Datapath:U0_DP|Reg_user:R_USER|q[40]               ; Datapath:U0_DP|Reg_user:R_USER|q[36] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.037     ; 0.428      ;
; -0.158 ; Datapath:U0_DP|Reg_user:R_USER|q[58]               ; Datapath:U0_DP|Reg_user:R_USER|q[54] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.038     ; 0.420      ;
; -0.147 ; Datapath:U0_DP|Reg_user:R_USER|q[34]               ; Datapath:U0_DP|Reg_user:R_USER|q[30] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.036     ; 0.421      ;
; -0.145 ; Datapath:U0_DP|Reg_user:R_USER|q[33]               ; Datapath:U0_DP|Reg_user:R_USER|q[29] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; 0.085      ; 0.432      ;
; -0.129 ; Datapath:U0_DP|Reg_user:R_USER|q[32]               ; Datapath:U0_DP|Reg_user:R_USER|q[28] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.041     ; 0.294      ;
; -0.125 ; Datapath:U0_DP|Reg_user:R_USER|q[56]               ; Datapath:U0_DP|Reg_user:R_USER|q[52] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; 0.083      ; 0.294      ;
; -0.033 ; Datapath:U0_DP|Reg_user:R_USER|q[8]                ; Datapath:U0_DP|Reg_user:R_USER|q[4]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; 0.060      ; 0.305      ;
; -0.025 ; Datapath:U0_DP|Reg_user:R_USER|q[35]               ; Datapath:U0_DP|Reg_user:R_USER|q[31] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; 0.163      ; 0.439      ;
; -0.023 ; Datapath:U0_DP|Reg_user:R_USER|q[41]               ; Datapath:U0_DP|Reg_user:R_USER|q[37] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; 0.071      ; 0.294      ;
+--------+----------------------------------------------------+--------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Controle:U1_FSM|state.init'                                                                                                              ;
+--------+-----------------------------+-------------------------------------------+--------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                   ; Launch Clock ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-------------------------------------------+--------------+----------------------------+--------------+------------+------------+
; -0.837 ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[5] ; clock_50     ; Controle:U1_FSM|state.init ; 1.000        ; 0.490      ; 1.204      ;
; -0.789 ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[3] ; clock_50     ; Controle:U1_FSM|state.init ; 1.000        ; 0.371      ; 1.459      ;
; -0.788 ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[2] ; clock_50     ; Controle:U1_FSM|state.init ; 1.000        ; 0.370      ; 1.457      ;
; -0.784 ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[4] ; clock_50     ; Controle:U1_FSM|state.init ; 1.000        ; 0.490      ; 1.116      ;
; -0.784 ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[0] ; clock_50     ; Controle:U1_FSM|state.init ; 1.000        ; 0.372      ; 1.454      ;
; -0.764 ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[1] ; clock_50     ; Controle:U1_FSM|state.init ; 1.000        ; 0.476      ; 1.443      ;
; -0.758 ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[7] ; clock_50     ; Controle:U1_FSM|state.init ; 1.000        ; 0.473      ; 1.375      ;
; -0.701 ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[6] ; clock_50     ; Controle:U1_FSM|state.init ; 1.000        ; 0.491      ; 1.384      ;
+--------+-----------------------------+-------------------------------------------+--------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_50'                                                                                                                                                                        ;
+--------+-------------------------------------------------------+----------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                            ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+----------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -0.225 ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_user:C_USER|total[3]        ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.000        ; 2.225      ; 2.354      ;
; -0.225 ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_user:C_USER|total[1]        ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.000        ; 2.225      ; 2.354      ;
; -0.225 ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_user:C_USER|total[0]        ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.000        ; 2.225      ; 2.354      ;
; -0.225 ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_user:C_USER|total[2]        ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.000        ; 2.225      ; 2.354      ;
; -0.196 ; Controle:U1_FSM|state.init                            ; Controle:U1_FSM|state.setup                        ; Controle:U1_FSM|state.init      ; clock_50    ; 0.000        ; 2.353      ; 2.511      ;
; 0.192  ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_time:CT|tempo[2]            ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.000        ; 2.224      ; 2.770      ;
; 0.255  ; Controle:U1_FSM|state.play_FPGA                       ; Controle:U1_FSM|state.check                        ; Controle:U1_FSM|state.play_FPGA ; clock_50    ; 0.000        ; 2.218      ; 2.827      ;
; 0.257  ; Controle:U1_FSM|state.play_user                       ; Controle:U1_FSM|state.result                       ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.000        ; 2.224      ; 2.835      ;
; 0.264  ; Controle:U1_FSM|state.play_user                       ; Controle:U1_FSM|state.check                        ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.000        ; 2.218      ; 2.836      ;
; 0.278  ; Controle:U1_FSM|state.play_user                       ; Controle:U1_FSM|state.play_user                    ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.000        ; 2.225      ; 2.857      ;
; 0.294  ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_time:CT|tempo[0]            ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.000        ; 2.224      ; 2.872      ;
; 0.298  ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_user:C_USER|total[3]        ; Controle:U1_FSM|state.play_user ; clock_50    ; -0.500       ; 2.225      ; 2.377      ;
; 0.298  ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_user:C_USER|total[1]        ; Controle:U1_FSM|state.play_user ; clock_50    ; -0.500       ; 2.225      ; 2.377      ;
; 0.298  ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_user:C_USER|total[0]        ; Controle:U1_FSM|state.play_user ; clock_50    ; -0.500       ; 2.225      ; 2.377      ;
; 0.298  ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_user:C_USER|total[2]        ; Controle:U1_FSM|state.play_user ; clock_50    ; -0.500       ; 2.225      ; 2.377      ;
; 0.312  ; Datapath:U0_DP|Counter_user:C_USER|tc                 ; Datapath:U0_DP|Counter_user:C_USER|tc              ; clock_50                        ; clock_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; Datapath:U0_DP|Counter_user:C_USER|total[3]           ; Datapath:U0_DP|Counter_user:C_USER|total[3]        ; clock_50                        ; clock_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; Datapath:U0_DP|Counter_user:C_USER|total[1]           ; Datapath:U0_DP|Counter_user:C_USER|total[1]        ; clock_50                        ; clock_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; Datapath:U0_DP|Counter_user:C_USER|total[2]           ; Datapath:U0_DP|Counter_user:C_USER|total[2]        ; clock_50                        ; clock_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; Datapath:U0_DP|Counter_round:CR|tc                    ; Datapath:U0_DP|Counter_round:CR|tc                 ; clock_50                        ; clock_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; Datapath:U0_DP|Counter_round:CR|round[3]              ; Datapath:U0_DP|Counter_round:CR|round[3]           ; clock_50                        ; clock_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.313  ; Datapath:U0_DP|Counter_time:CT|tempo[1]               ; Datapath:U0_DP|Counter_time:CT|tempo[1]            ; clock_50                        ; clock_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; Datapath:U0_DP|Counter_time:CT|tempo[3]               ; Datapath:U0_DP|Counter_time:CT|tempo[3]            ; clock_50                        ; clock_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.320  ; Datapath:U0_DP|Counter_time:CT|tempo[0]               ; Datapath:U0_DP|Counter_time:CT|tempo[0]            ; clock_50                        ; clock_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.320  ; Datapath:U0_DP|Counter_user:C_USER|total[0]           ; Datapath:U0_DP|Counter_user:C_USER|total[0]        ; clock_50                        ; clock_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.337  ; Controle:U1_FSM|state.play_FPGA                       ; Controle:U1_FSM|state.play_FPGA                    ; Controle:U1_FSM|state.play_FPGA ; clock_50    ; 0.000        ; 2.225      ; 2.916      ;
; 0.349  ; Datapath:U0_DP|Counter_time:CT|tempo[3]               ; Datapath:U0_DP|Counter_time:CT|tempo[1]            ; clock_50                        ; clock_50    ; 0.000        ; 0.054      ; 0.547      ;
; 0.368  ; Controle:U1_FSM|state.init                            ; Controle:U1_FSM|state.setup                        ; Controle:U1_FSM|state.init      ; clock_50    ; -0.500       ; 2.353      ; 2.575      ;
; 0.383  ; Controle:U1_FSM|state.play_FPGA                       ; Controle:U1_FSM|state.play_user                    ; Controle:U1_FSM|state.play_FPGA ; clock_50    ; 0.000        ; 2.225      ; 2.962      ;
; 0.387  ; Datapath:U0_DP|ButtonSync:BTN|btn1state.EsperaApertar ; Datapath:U0_DP|ButtonSync:BTN|btn1state.SaidaAtiva ; clock_50                        ; clock_50    ; 0.000        ; -0.002     ; 0.529      ;
; 0.420  ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_user:C_USER|tc              ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.000        ; 2.225      ; 2.999      ;
; 0.435  ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_time:CT|tempo[1]            ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.000        ; 2.224      ; 3.013      ;
; 0.435  ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_time:CT|tempo[3]            ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.000        ; 2.224      ; 3.013      ;
; 0.435  ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_time:CT|end_time            ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.000        ; 2.224      ; 3.013      ;
; 0.440  ; Controle:U1_FSM|state.result                          ; Controle:U1_FSM|state.init                         ; clock_50                        ; clock_50    ; 0.000        ; 0.055      ; 0.639      ;
; 0.512  ; Datapath:U0_DP|ButtonSync:BTN|btn0state.EsperaApertar ; Datapath:U0_DP|ButtonSync:BTN|btn0state.SaidaAtiva ; clock_50                        ; clock_50    ; 0.000        ; -0.002     ; 0.654      ;
; 0.523  ; Datapath:U0_DP|Counter_user:C_USER|total[0]           ; Datapath:U0_DP|Counter_user:C_USER|total[1]        ; clock_50                        ; clock_50    ; 0.000        ; 0.055      ; 0.722      ;
; 0.524  ; Datapath:U0_DP|ButtonSync:BTN|btn2state.EsperaApertar ; Datapath:U0_DP|ButtonSync:BTN|btn2state.SaidaAtiva ; clock_50                        ; clock_50    ; 0.000        ; -0.002     ; 0.666      ;
; 0.602  ; Datapath:U0_DP|ButtonSync:BTN|btn3state.EsperaApertar ; Datapath:U0_DP|ButtonSync:BTN|btn3state.SaidaAtiva ; clock_50                        ; clock_50    ; 0.000        ; -0.002     ; 0.744      ;
; 0.655  ; Datapath:U0_DP|Counter_time:CT|tempo[1]               ; Datapath:U0_DP|Counter_time:CT|tempo[3]            ; clock_50                        ; clock_50    ; 0.000        ; 0.054      ; 0.853      ;
; 0.672  ; Datapath:U0_DP|Counter_time:CT|tempo[0]               ; Datapath:U0_DP|Counter_time:CT|tempo[3]            ; clock_50                        ; clock_50    ; 0.000        ; 0.055      ; 0.871      ;
; 0.681  ; Datapath:U0_DP|Counter_user:C_USER|total[2]           ; Datapath:U0_DP|Counter_user:C_USER|total[3]        ; clock_50                        ; clock_50    ; 0.000        ; 0.055      ; 0.880      ;
; 0.729  ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_time:CT|tempo[2]            ; Controle:U1_FSM|state.play_user ; clock_50    ; -0.500       ; 2.224      ; 2.807      ;
; 0.775  ; Datapath:U0_DP|Counter_user:C_USER|total[3]           ; Datapath:U0_DP|Counter_user:C_USER|total[1]        ; clock_50                        ; clock_50    ; 0.000        ; 0.055      ; 0.974      ;
; 0.775  ; Datapath:U0_DP|Counter_user:C_USER|total[3]           ; Datapath:U0_DP|Counter_user:C_USER|total[0]        ; clock_50                        ; clock_50    ; 0.000        ; 0.055      ; 0.974      ;
; 0.776  ; Datapath:U0_DP|Counter_user:C_USER|total[3]           ; Datapath:U0_DP|Counter_user:C_USER|total[2]        ; clock_50                        ; clock_50    ; 0.000        ; 0.055      ; 0.975      ;
; 0.810  ; Datapath:U0_DP|Counter_user:C_USER|tc                 ; Controle:U1_FSM|state.play_user                    ; clock_50                        ; clock_50    ; 0.000        ; 0.055      ; 1.009      ;
; 0.813  ; Controle:U1_FSM|state.play_FPGA                       ; Controle:U1_FSM|state.check                        ; Controle:U1_FSM|state.play_FPGA ; clock_50    ; -0.500       ; 2.218      ; 2.885      ;
; 0.821  ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_time:CT|tempo[0]            ; Controle:U1_FSM|state.play_user ; clock_50    ; -0.500       ; 2.224      ; 2.899      ;
; 0.823  ; Controle:U1_FSM|state.play_user                       ; Controle:U1_FSM|state.play_user                    ; Controle:U1_FSM|state.play_user ; clock_50    ; -0.500       ; 2.225      ; 2.902      ;
; 0.838  ; Datapath:U0_DP|Counter_time:CT|tempo[0]               ; Datapath:U0_DP|Counter_time:CT|tempo[1]            ; clock_50                        ; clock_50    ; 0.000        ; 0.055      ; 1.037      ;
; 0.842  ; Datapath:U0_DP|ButtonSync:BTN|btn3state.SaidaAtiva    ; Datapath:U0_DP|Counter_user:C_USER|tc              ; clock_50                        ; clock_50    ; 0.000        ; 0.146      ; 1.132      ;
; 0.845  ; Controle:U1_FSM|state.check                           ; Controle:U1_FSM|state.check                        ; clock_50                        ; clock_50    ; 0.000        ; 0.055      ; 1.044      ;
; 0.851  ; Controle:U1_FSM|state.play_user                       ; Controle:U1_FSM|state.check                        ; Controle:U1_FSM|state.play_user ; clock_50    ; -0.500       ; 2.218      ; 2.923      ;
; 0.865  ; Controle:U1_FSM|state.play_user                       ; Controle:U1_FSM|state.result                       ; Controle:U1_FSM|state.play_user ; clock_50    ; -0.500       ; 2.224      ; 2.943      ;
; 0.883  ; Datapath:U0_DP|Counter_user:C_USER|total[1]           ; Datapath:U0_DP|Counter_user:C_USER|total[2]        ; clock_50                        ; clock_50    ; 0.000        ; 0.055      ; 1.082      ;
; 0.892  ; Controle:U1_FSM|state.play_FPGA                       ; Controle:U1_FSM|state.play_user                    ; Controle:U1_FSM|state.play_FPGA ; clock_50    ; -0.500       ; 2.225      ; 2.971      ;
; 0.894  ; Controle:U1_FSM|state.play_FPGA                       ; Controle:U1_FSM|state.play_FPGA                    ; Controle:U1_FSM|state.play_FPGA ; clock_50    ; -0.500       ; 2.225      ; 2.973      ;
; 0.911  ; Datapath:U0_DP|Counter_user:C_USER|total[2]           ; Datapath:U0_DP|Counter_user:C_USER|total[1]        ; clock_50                        ; clock_50    ; 0.000        ; 0.055      ; 1.110      ;
; 0.911  ; Datapath:U0_DP|Counter_user:C_USER|total[2]           ; Datapath:U0_DP|Counter_user:C_USER|total[0]        ; clock_50                        ; clock_50    ; 0.000        ; 0.055      ; 1.110      ;
; 0.912  ; Datapath:U0_DP|Counter_user:C_USER|total[1]           ; Datapath:U0_DP|Counter_user:C_USER|total[3]        ; clock_50                        ; clock_50    ; 0.000        ; 0.055      ; 1.111      ;
; 0.912  ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[3]             ; Datapath:U0_DP|Counter_round:CR|tc                 ; Controle:U1_FSM|state.init      ; clock_50    ; 0.000        ; -0.503     ; 0.583      ;
; 0.926  ; Datapath:U0_DP|Counter_time:CT|end_time               ; Controle:U1_FSM|state.check                        ; clock_50                        ; clock_50    ; 0.000        ; 0.048      ; 1.118      ;
; 0.926  ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_user:C_USER|tc              ; Controle:U1_FSM|state.play_user ; clock_50    ; -0.500       ; 2.225      ; 3.005      ;
; 0.935  ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_time:CT|tempo[1]            ; Controle:U1_FSM|state.play_user ; clock_50    ; -0.500       ; 2.224      ; 3.013      ;
; 0.935  ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_time:CT|tempo[3]            ; Controle:U1_FSM|state.play_user ; clock_50    ; -0.500       ; 2.224      ; 3.013      ;
; 0.935  ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_time:CT|end_time            ; Controle:U1_FSM|state.play_user ; clock_50    ; -0.500       ; 2.224      ; 3.013      ;
; 0.959  ; Datapath:U0_DP|Counter_user:C_USER|total[0]           ; Datapath:U0_DP|Counter_user:C_USER|total[2]        ; clock_50                        ; clock_50    ; 0.000        ; 0.055      ; 1.158      ;
; 0.964  ; Datapath:U0_DP|Counter_user:C_USER|total[1]           ; Datapath:U0_DP|Counter_user:C_USER|total[0]        ; clock_50                        ; clock_50    ; 0.000        ; 0.055      ; 1.163      ;
; 0.988  ; Datapath:U0_DP|Counter_user:C_USER|total[0]           ; Datapath:U0_DP|Counter_user:C_USER|total[3]        ; clock_50                        ; clock_50    ; 0.000        ; 0.055      ; 1.187      ;
; 1.001  ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[2]             ; Datapath:U0_DP|Counter_round:CR|tc                 ; Controle:U1_FSM|state.init      ; clock_50    ; 0.000        ; -0.502     ; 0.673      ;
; 1.003  ; Datapath:U0_DP|Counter_round:CR|round[1]              ; Datapath:U0_DP|Counter_round:CR|round[2]           ; clock_50                        ; clock_50    ; 0.000        ; 0.054      ; 1.201      ;
; 1.047  ; Datapath:U0_DP|ButtonSync:BTN|btn0state.SaidaAtiva    ; Datapath:U0_DP|Counter_user:C_USER|tc              ; clock_50                        ; clock_50    ; 0.000        ; 0.146      ; 1.337      ;
; 1.065  ; Datapath:U0_DP|ButtonSync:BTN|btn1state.SaidaAtiva    ; Datapath:U0_DP|Counter_user:C_USER|tc              ; clock_50                        ; clock_50    ; 0.000        ; 0.146      ; 1.355      ;
; 1.088  ; Datapath:U0_DP|Counter_time:CT|end_time               ; Controle:U1_FSM|state.play_user                    ; clock_50                        ; clock_50    ; 0.000        ; 0.055      ; 1.287      ;
; 1.103  ; Datapath:U0_DP|Counter_round:CR|round[2]              ; Datapath:U0_DP|Counter_user:C_USER|total[1]        ; clock_50                        ; clock_50    ; 0.000        ; 0.058      ; 1.305      ;
; 1.103  ; Datapath:U0_DP|Counter_round:CR|round[2]              ; Datapath:U0_DP|Counter_user:C_USER|total[0]        ; clock_50                        ; clock_50    ; 0.000        ; 0.058      ; 1.305      ;
; 1.104  ; Datapath:U0_DP|Counter_round:CR|round[2]              ; Datapath:U0_DP|Counter_user:C_USER|total[2]        ; clock_50                        ; clock_50    ; 0.000        ; 0.058      ; 1.306      ;
; 1.129  ; Datapath:U0_DP|Counter_round:CR|round[0]              ; Datapath:U0_DP|Counter_round:CR|round[3]           ; clock_50                        ; clock_50    ; 0.000        ; 0.054      ; 1.327      ;
; 1.155  ; Datapath:U0_DP|Counter_round:CR|round[3]              ; Datapath:U0_DP|Counter_round:CR|tc                 ; clock_50                        ; clock_50    ; 0.000        ; 0.055      ; 1.354      ;
; 1.158  ; Datapath:U0_DP|Counter_round:CR|round[2]              ; Datapath:U0_DP|Counter_round:CR|round[3]           ; clock_50                        ; clock_50    ; 0.000        ; 0.054      ; 1.356      ;
; 1.166  ; Datapath:U0_DP|Counter_round:CR|round[2]              ; Datapath:U0_DP|Counter_round:CR|tc                 ; clock_50                        ; clock_50    ; 0.000        ; 0.054      ; 1.364      ;
; 1.173  ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[0]             ; Datapath:U0_DP|Counter_round:CR|tc                 ; Controle:U1_FSM|state.init      ; clock_50    ; 0.000        ; -0.504     ; 0.843      ;
; 1.177  ; Datapath:U0_DP|ButtonSync:BTN|btn2state.SaidaAtiva    ; Datapath:U0_DP|Counter_user:C_USER|tc              ; clock_50                        ; clock_50    ; 0.000        ; 0.146      ; 1.467      ;
; 1.179  ; Datapath:U0_DP|Counter_round:CR|round[1]              ; Datapath:U0_DP|Counter_round:CR|round[3]           ; clock_50                        ; clock_50    ; 0.000        ; 0.054      ; 1.377      ;
; 1.183  ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[1]             ; Datapath:U0_DP|Counter_round:CR|tc                 ; Controle:U1_FSM|state.init      ; clock_50    ; 0.000        ; -0.608     ; 0.749      ;
; 1.212  ; Datapath:U0_DP|Counter_round:CR|round[0]              ; Datapath:U0_DP|Counter_user:C_USER|total[1]        ; clock_50                        ; clock_50    ; 0.000        ; 0.058      ; 1.414      ;
; 1.214  ; Datapath:U0_DP|Counter_round:CR|round[0]              ; Datapath:U0_DP|Counter_user:C_USER|total[2]        ; clock_50                        ; clock_50    ; 0.000        ; 0.058      ; 1.416      ;
; 1.216  ; Controle:U1_FSM|state.check                           ; Datapath:U0_DP|Counter_round:CR|round[3]           ; clock_50                        ; clock_50    ; 0.000        ; 0.058      ; 1.418      ;
; 1.217  ; Datapath:U0_DP|Counter_round:CR|round[0]              ; Datapath:U0_DP|Counter_user:C_USER|total[0]        ; clock_50                        ; clock_50    ; 0.000        ; 0.058      ; 1.419      ;
; 1.218  ; Datapath:U0_DP|Counter_user:C_USER|total[3]           ; Datapath:U0_DP|Counter_user:C_USER|tc              ; clock_50                        ; clock_50    ; 0.000        ; 0.055      ; 1.417      ;
; 1.235  ; Datapath:U0_DP|Counter_round:CR|round[0]              ; Datapath:U0_DP|Counter_round:CR|round[0]           ; clock_50                        ; clock_50    ; 0.000        ; 0.054      ; 1.433      ;
; 1.236  ; Datapath:U0_DP|Counter_user:C_USER|tc                 ; Controle:U1_FSM|state.check                        ; clock_50                        ; clock_50    ; 0.000        ; 0.048      ; 1.428      ;
; 1.296  ; Datapath:U0_DP|Counter_round:CR|round[1]              ; Datapath:U0_DP|Counter_user:C_USER|total[1]        ; clock_50                        ; clock_50    ; 0.000        ; 0.058      ; 1.498      ;
; 1.298  ; Datapath:U0_DP|Counter_round:CR|round[1]              ; Datapath:U0_DP|Counter_user:C_USER|total[2]        ; clock_50                        ; clock_50    ; 0.000        ; 0.058      ; 1.500      ;
; 1.301  ; Datapath:U0_DP|Counter_round:CR|round[1]              ; Datapath:U0_DP|Counter_user:C_USER|total[0]        ; clock_50                        ; clock_50    ; 0.000        ; 0.058      ; 1.503      ;
; 1.314  ; Datapath:U0_DP|Counter_user:C_USER|total[1]           ; Datapath:U0_DP|Counter_user:C_USER|tc              ; clock_50                        ; clock_50    ; 0.000        ; 0.055      ; 1.513      ;
; 1.326  ; Datapath:U0_DP|Counter_user:C_USER|total[0]           ; Datapath:U0_DP|Counter_user:C_USER|tc              ; clock_50                        ; clock_50    ; 0.000        ; 0.055      ; 1.525      ;
; 1.342  ; Datapath:U0_DP|Counter_round:CR|round[1]              ; Datapath:U0_DP|Counter_round:CR|tc                 ; clock_50                        ; clock_50    ; 0.000        ; 0.054      ; 1.540      ;
; 1.354  ; Datapath:U0_DP|Counter_user:C_USER|total[2]           ; Datapath:U0_DP|Counter_user:C_USER|tc              ; clock_50                        ; clock_50    ; 0.000        ; 0.055      ; 1.553      ;
+--------+-------------------------------------------------------+----------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Controle:U1_FSM|state.play_user'                                                                                                                                                   ;
+-------+----------------------------------------------------+--------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                              ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+--------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.117 ; Datapath:U0_DP|Reg_user:R_USER|q[56]               ; Datapath:U0_DP|Reg_user:R_USER|q[52] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.161      ; 0.278      ;
; 0.122 ; Datapath:U0_DP|Reg_user:R_USER|q[27]               ; Datapath:U0_DP|Reg_user:R_USER|q[23] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.158      ; 0.280      ;
; 0.127 ; Datapath:U0_DP|Reg_user:R_USER|q[41]               ; Datapath:U0_DP|Reg_user:R_USER|q[37] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.151      ; 0.278      ;
; 0.152 ; Datapath:U0_DP|Reg_user:R_USER|q[8]                ; Datapath:U0_DP|Reg_user:R_USER|q[4]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.139      ; 0.291      ;
; 0.155 ; Datapath:U0_DP|Reg_user:R_USER|q[35]               ; Datapath:U0_DP|Reg_user:R_USER|q[31] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.243      ; 0.398      ;
; 0.209 ; Datapath:U0_DP|ButtonSync:BTN|btn3state.SaidaAtiva ; Datapath:U0_DP|Reg_user:R_USER|q[63] ; clock_50                        ; Controle:U1_FSM|state.play_user ; -0.500       ; 1.120      ; 0.859      ;
; 0.216 ; Datapath:U0_DP|ButtonSync:BTN|btn1state.SaidaAtiva ; Datapath:U0_DP|Reg_user:R_USER|q[61] ; clock_50                        ; Controle:U1_FSM|state.play_user ; -0.500       ; 1.110      ; 0.856      ;
; 0.225 ; Datapath:U0_DP|Reg_user:R_USER|q[33]               ; Datapath:U0_DP|Reg_user:R_USER|q[29] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.164      ; 0.389      ;
; 0.227 ; Datapath:U0_DP|ButtonSync:BTN|btn2state.SaidaAtiva ; Datapath:U0_DP|Reg_user:R_USER|q[62] ; clock_50                        ; Controle:U1_FSM|state.play_user ; -0.500       ; 1.118      ; 0.875      ;
; 0.233 ; Datapath:U0_DP|Reg_user:R_USER|q[32]               ; Datapath:U0_DP|Reg_user:R_USER|q[28] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.045      ; 0.278      ;
; 0.242 ; Datapath:U0_DP|ButtonSync:BTN|btn0state.SaidaAtiva ; Datapath:U0_DP|Reg_user:R_USER|q[60] ; clock_50                        ; Controle:U1_FSM|state.play_user ; -0.500       ; 1.109      ; 0.881      ;
; 0.267 ; Datapath:U0_DP|Reg_user:R_USER|q[20]               ; Datapath:U0_DP|Reg_user:R_USER|q[16] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.141      ; 0.408      ;
; 0.332 ; Datapath:U0_DP|Reg_user:R_USER|q[39]               ; Datapath:U0_DP|Reg_user:R_USER|q[35] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.038      ; 0.370      ;
; 0.332 ; Datapath:U0_DP|Reg_user:R_USER|q[44]               ; Datapath:U0_DP|Reg_user:R_USER|q[40] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.039      ; 0.371      ;
; 0.333 ; Datapath:U0_DP|Reg_user:R_USER|q[58]               ; Datapath:U0_DP|Reg_user:R_USER|q[54] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.036      ; 0.369      ;
; 0.333 ; Datapath:U0_DP|Reg_user:R_USER|q[15]               ; Datapath:U0_DP|Reg_user:R_USER|q[11] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.039      ; 0.372      ;
; 0.334 ; Datapath:U0_DP|Reg_user:R_USER|q[34]               ; Datapath:U0_DP|Reg_user:R_USER|q[30] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.036      ; 0.370      ;
; 0.336 ; Datapath:U0_DP|Reg_user:R_USER|q[51]               ; Datapath:U0_DP|Reg_user:R_USER|q[47] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.047      ; 0.383      ;
; 0.344 ; Datapath:U0_DP|Reg_user:R_USER|q[6]                ; Datapath:U0_DP|Reg_user:R_USER|q[2]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.037      ; 0.381      ;
; 0.344 ; Datapath:U0_DP|Reg_user:R_USER|q[40]               ; Datapath:U0_DP|Reg_user:R_USER|q[36] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.037      ; 0.381      ;
; 0.344 ; Datapath:U0_DP|Reg_user:R_USER|q[12]               ; Datapath:U0_DP|Reg_user:R_USER|q[8]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.037      ; 0.381      ;
; 0.345 ; Datapath:U0_DP|Reg_user:R_USER|q[14]               ; Datapath:U0_DP|Reg_user:R_USER|q[10] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.033      ; 0.378      ;
; 0.347 ; Datapath:U0_DP|Reg_user:R_USER|q[38]               ; Datapath:U0_DP|Reg_user:R_USER|q[34] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.035      ; 0.382      ;
; 0.347 ; Datapath:U0_DP|Reg_user:R_USER|q[17]               ; Datapath:U0_DP|Reg_user:R_USER|q[13] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.036      ; 0.383      ;
; 0.348 ; Datapath:U0_DP|Reg_user:R_USER|q[21]               ; Datapath:U0_DP|Reg_user:R_USER|q[17] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.035      ; 0.383      ;
; 0.349 ; Datapath:U0_DP|Reg_user:R_USER|q[59]               ; Datapath:U0_DP|Reg_user:R_USER|q[55] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.034      ; 0.383      ;
; 0.349 ; Datapath:U0_DP|Reg_user:R_USER|q[49]               ; Datapath:U0_DP|Reg_user:R_USER|q[45] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.035      ; 0.384      ;
; 0.363 ; Datapath:U0_DP|Reg_user:R_USER|q[50]               ; Datapath:U0_DP|Reg_user:R_USER|q[46] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.023      ; 0.386      ;
; 0.373 ; Datapath:U0_DP|Reg_user:R_USER|q[4]                ; Datapath:U0_DP|Reg_user:R_USER|q[0]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.041      ; 0.414      ;
; 0.400 ; Datapath:U0_DP|Reg_user:R_USER|q[57]               ; Datapath:U0_DP|Reg_user:R_USER|q[53] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.037      ; 0.437      ;
; 0.414 ; Datapath:U0_DP|Reg_user:R_USER|q[26]               ; Datapath:U0_DP|Reg_user:R_USER|q[22] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.035      ; 0.449      ;
; 0.429 ; Datapath:U0_DP|Reg_user:R_USER|q[16]               ; Datapath:U0_DP|Reg_user:R_USER|q[12] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.060     ; 0.369      ;
; 0.437 ; Datapath:U0_DP|Reg_user:R_USER|q[63]               ; Datapath:U0_DP|Reg_user:R_USER|q[59] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.068     ; 0.369      ;
; 0.440 ; Datapath:U0_DP|Reg_user:R_USER|q[48]               ; Datapath:U0_DP|Reg_user:R_USER|q[44] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.072     ; 0.368      ;
; 0.443 ; Datapath:U0_DP|Reg_user:R_USER|q[18]               ; Datapath:U0_DP|Reg_user:R_USER|q[14] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.068     ; 0.375      ;
; 0.449 ; Datapath:U0_DP|Reg_user:R_USER|q[62]               ; Datapath:U0_DP|Reg_user:R_USER|q[58] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.066     ; 0.383      ;
; 0.453 ; Datapath:U0_DP|Reg_user:R_USER|q[7]                ; Datapath:U0_DP|Reg_user:R_USER|q[3]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.071     ; 0.382      ;
; 0.453 ; Datapath:U0_DP|Reg_user:R_USER|q[19]               ; Datapath:U0_DP|Reg_user:R_USER|q[15] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.070     ; 0.383      ;
; 0.456 ; Datapath:U0_DP|Reg_user:R_USER|q[28]               ; Datapath:U0_DP|Reg_user:R_USER|q[24] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.086     ; 0.370      ;
; 0.465 ; Datapath:U0_DP|Reg_user:R_USER|q[45]               ; Datapath:U0_DP|Reg_user:R_USER|q[41] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.038      ; 0.503      ;
; 0.468 ; Datapath:U0_DP|Reg_user:R_USER|q[5]                ; Datapath:U0_DP|Reg_user:R_USER|q[1]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.097     ; 0.371      ;
; 0.468 ; Datapath:U0_DP|Reg_user:R_USER|q[9]                ; Datapath:U0_DP|Reg_user:R_USER|q[5]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.173      ; 0.641      ;
; 0.471 ; Datapath:U0_DP|Reg_user:R_USER|q[29]               ; Datapath:U0_DP|Reg_user:R_USER|q[25] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.088     ; 0.383      ;
; 0.485 ; Datapath:U0_DP|Reg_user:R_USER|q[36]               ; Datapath:U0_DP|Reg_user:R_USER|q[32] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.152      ; 0.637      ;
; 0.497 ; Datapath:U0_DP|Reg_user:R_USER|q[46]               ; Datapath:U0_DP|Reg_user:R_USER|q[42] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.028     ; 0.469      ;
; 0.506 ; Datapath:U0_DP|Reg_user:R_USER|q[55]               ; Datapath:U0_DP|Reg_user:R_USER|q[51] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.242      ; 0.748      ;
; 0.516 ; Datapath:U0_DP|Reg_user:R_USER|q[22]               ; Datapath:U0_DP|Reg_user:R_USER|q[18] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.163      ; 0.679      ;
; 0.516 ; Datapath:U0_DP|Reg_user:R_USER|q[31]               ; Datapath:U0_DP|Reg_user:R_USER|q[27] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.147     ; 0.369      ;
; 0.520 ; Datapath:U0_DP|Reg_user:R_USER|q[60]               ; Datapath:U0_DP|Reg_user:R_USER|q[56] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.082     ; 0.438      ;
; 0.522 ; Datapath:U0_DP|Reg_user:R_USER|q[47]               ; Datapath:U0_DP|Reg_user:R_USER|q[43] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.052     ; 0.470      ;
; 0.527 ; Datapath:U0_DP|Reg_user:R_USER|q[54]               ; Datapath:U0_DP|Reg_user:R_USER|q[50] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.239      ; 0.766      ;
; 0.538 ; Datapath:U0_DP|Reg_user:R_USER|q[11]               ; Datapath:U0_DP|Reg_user:R_USER|q[7]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.137      ; 0.675      ;
; 0.553 ; Datapath:U0_DP|Reg_user:R_USER|q[30]               ; Datapath:U0_DP|Reg_user:R_USER|q[26] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.050      ; 0.603      ;
; 0.561 ; Datapath:U0_DP|Reg_user:R_USER|q[52]               ; Datapath:U0_DP|Reg_user:R_USER|q[48] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.057      ; 0.618      ;
; 0.623 ; Datapath:U0_DP|Reg_user:R_USER|q[24]               ; Datapath:U0_DP|Reg_user:R_USER|q[20] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.042      ; 0.665      ;
; 0.636 ; Datapath:U0_DP|Reg_user:R_USER|q[25]               ; Datapath:U0_DP|Reg_user:R_USER|q[21] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.042      ; 0.678      ;
; 0.649 ; Datapath:U0_DP|Reg_user:R_USER|q[61]               ; Datapath:U0_DP|Reg_user:R_USER|q[57] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.085     ; 0.564      ;
; 0.656 ; Datapath:U0_DP|Reg_user:R_USER|q[23]               ; Datapath:U0_DP|Reg_user:R_USER|q[19] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.046      ; 0.702      ;
; 0.677 ; Datapath:U0_DP|Reg_user:R_USER|q[53]               ; Datapath:U0_DP|Reg_user:R_USER|q[49] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.063      ; 0.740      ;
; 0.727 ; Datapath:U0_DP|Reg_user:R_USER|q[13]               ; Datapath:U0_DP|Reg_user:R_USER|q[9]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.007      ; 0.734      ;
; 0.743 ; Datapath:U0_DP|Reg_user:R_USER|q[10]               ; Datapath:U0_DP|Reg_user:R_USER|q[6]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.031      ; 0.774      ;
; 0.755 ; Datapath:U0_DP|Reg_user:R_USER|q[43]               ; Datapath:U0_DP|Reg_user:R_USER|q[39] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.095     ; 0.660      ;
; 0.834 ; Datapath:U0_DP|Reg_user:R_USER|q[42]               ; Datapath:U0_DP|Reg_user:R_USER|q[38] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.090     ; 0.744      ;
; 0.856 ; Datapath:U0_DP|Reg_user:R_USER|q[37]               ; Datapath:U0_DP|Reg_user:R_USER|q[33] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.079     ; 0.777      ;
+-------+----------------------------------------------------+--------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Controle:U1_FSM|state.play_FPGA'                                                                                                                                                 ;
+-------+--------------------------------------------+--------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.232 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[31]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[27]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.139      ; 0.371      ;
; 0.233 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[18]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[14]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.138      ; 0.371      ;
; 0.234 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[56]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[52]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.137      ; 0.371      ;
; 0.257 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[30]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[26]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.181      ; 0.438      ;
; 0.266 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[57]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[53]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.125      ; 0.391      ;
; 0.313 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[27]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[23]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.122      ; 0.435      ;
; 0.329 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[9]        ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[5]        ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.040      ; 0.369      ;
; 0.332 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[39]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[35]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.040      ; 0.372      ;
; 0.333 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[6]        ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[2]        ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.037      ; 0.370      ;
; 0.333 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[20]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[16]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.037      ; 0.370      ;
; 0.334 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[51]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[47]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.037      ; 0.371      ;
; 0.334 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[38]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[34]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.035      ; 0.369      ;
; 0.334 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[8]        ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[4]        ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.037      ; 0.371      ;
; 0.334 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[4]        ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[0]        ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.037      ; 0.371      ;
; 0.334 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[33]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[29]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.037      ; 0.371      ;
; 0.335 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[40]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[36]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.038      ; 0.373      ;
; 0.337 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[16]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[12]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.035      ; 0.372      ;
; 0.341 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[29]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[25]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.032      ; 0.373      ;
; 0.346 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[47]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[43]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.036      ; 0.382      ;
; 0.347 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[7]        ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[3]        ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.037      ; 0.384      ;
; 0.349 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[59]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[55]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.036      ; 0.385      ;
; 0.390 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[15]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[11]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.047      ; 0.437      ;
; 0.398 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[58]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[54]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.038      ; 0.436      ;
; 0.399 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[19]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[15]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.040      ; 0.439      ;
; 0.400 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[46]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[42]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.036      ; 0.436      ;
; 0.405 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[28]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[24]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.033      ; 0.438      ;
; 0.408 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[13]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[9]        ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.038      ; 0.446      ;
; 0.409 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[52]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[48]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.014     ; 0.395      ;
; 0.409 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[49]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[45]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.042      ; 0.451      ;
; 0.410 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[21]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[17]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.037      ; 0.447      ;
; 0.412 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[53]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[49]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.016     ; 0.396      ;
; 0.420 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[14]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[10]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.014     ; 0.406      ;
; 0.432 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[26]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[22]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.037     ; 0.395      ;
; 0.472 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[17]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[13]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.051      ; 0.523      ;
; 0.473 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[5]        ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[1]        ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.035      ; 0.508      ;
; 0.478 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[50]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[46]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.036      ; 0.514      ;
; 0.563 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[44]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[40]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.010      ; 0.573      ;
; 0.563 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[12]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[8]        ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.055      ; 0.618      ;
; 0.584 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[41]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[37]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.015      ; 0.599      ;
; 0.600 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[35]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[31]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.171      ; 0.771      ;
; 0.614 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[34]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[30]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.173      ; 0.787      ;
; 0.619 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[32]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[28]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.037      ; 0.656      ;
; 0.679 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[25]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[21]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.028      ; 0.707      ;
; 0.694 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[36]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[32]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.051      ; 0.745      ;
; 0.699 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[42]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[38]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.041      ; 0.740      ;
; 0.721 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[24]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[20]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.031      ; 0.752      ;
; 0.728 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[43]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[39]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.037      ; 0.765      ;
; 0.759 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[55]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[51]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.063      ; 0.822      ;
; 0.770 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[54]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[50]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.064      ; 0.834      ;
; 0.777 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[61]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[57]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.077      ; 0.854      ;
; 0.785 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[37]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[33]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.052      ; 0.837      ;
; 0.794 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[22]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[18]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.049      ; 0.843      ;
; 0.827 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.046      ; 0.873      ;
; 0.829 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[60]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[56]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.021      ; 0.850      ;
; 0.832 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.043      ; 0.875      ;
; 0.835 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.042      ; 0.877      ;
; 0.858 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.135      ; 0.993      ;
; 0.861 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.135      ; 0.996      ;
; 0.914 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.044      ; 0.958      ;
; 0.936 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[63]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[59]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.096     ; 0.840      ;
; 0.946 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[48]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[44]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.100     ; 0.846      ;
; 0.947 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.136      ; 1.083      ;
; 0.949 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.043      ; 0.992      ;
; 0.956 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[10]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[6]        ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.127     ; 0.829      ;
; 0.975 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[63]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.056     ; 0.919      ;
; 0.992 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.136      ; 1.128      ;
; 1.039 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[60]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.038      ; 1.077      ;
; 1.082 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[62]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[58]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.083     ; 0.999      ;
; 1.086 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[60]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.128      ; 1.214      ;
; 1.091 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.046     ; 1.045      ;
; 1.099 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.047     ; 1.052      ;
; 1.123 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.046      ; 1.169      ;
; 1.126 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.046      ; 1.172      ;
; 1.163 ; Datapath:U0_DP|Counter_round:CR|round[2]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 0.328      ; 1.021      ;
; 1.166 ; Datapath:U0_DP|Counter_round:CR|round[2]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 0.327      ; 1.023      ;
; 1.190 ; Datapath:U0_DP|Counter_round:CR|round[2]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 0.420      ; 1.140      ;
; 1.193 ; Datapath:U0_DP|Counter_round:CR|round[2]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 0.420      ; 1.143      ;
; 1.201 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[11]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[7]        ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.125     ; 1.076      ;
; 1.221 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[61]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.035      ; 1.256      ;
; 1.231 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[63]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.056     ; 1.175      ;
; 1.233 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[23]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[19]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.028     ; 1.205      ;
; 1.242 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.046      ; 1.288      ;
; 1.250 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[61]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.054     ; 1.196      ;
; 1.257 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.047     ; 1.210      ;
; 1.280 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.046     ; 1.234      ;
; 1.296 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[62]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.072     ; 1.224      ;
; 1.306 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[63]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.034      ; 1.340      ;
; 1.319 ; Datapath:U0_DP|Counter_round:CR|round[0]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 0.327      ; 1.176      ;
; 1.342 ; Datapath:U0_DP|Counter_round:CR|round[0]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 0.328      ; 1.200      ;
; 1.364 ; Datapath:U0_DP|Counter_round:CR|round[0]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 0.420      ; 1.314      ;
; 1.368 ; Datapath:U0_DP|Counter_round:CR|round[0]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 0.420      ; 1.318      ;
; 1.390 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[60]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.127      ; 1.517      ;
; 1.402 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[45]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[41]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.103     ; 1.299      ;
; 1.425 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[62]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.018      ; 1.443      ;
; 1.439 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[61]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.054     ; 1.385      ;
; 1.497 ; Datapath:U0_DP|Counter_round:CR|round[3]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 0.329      ; 1.356      ;
; 1.500 ; Datapath:U0_DP|Counter_round:CR|round[3]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 0.328      ; 1.358      ;
; 1.510 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[61]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.036      ; 1.546      ;
; 1.513 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[62]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.072     ; 1.441      ;
; 1.515 ; Datapath:U0_DP|Counter_round:CR|round[1]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 0.327      ; 1.372      ;
+-------+--------------------------------------------+--------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Controle:U1_FSM|state.init'                                                                                                              ;
+-------+-----------------------------+-------------------------------------------+--------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                   ; Launch Clock ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-------------------------------------------+--------------+----------------------------+--------------+------------+------------+
; 0.307 ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[4] ; clock_50     ; Controle:U1_FSM|state.init ; 0.000        ; 0.686      ; 1.023      ;
; 0.379 ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[5] ; clock_50     ; Controle:U1_FSM|state.init ; 0.000        ; 0.686      ; 1.095      ;
; 0.407 ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[6] ; clock_50     ; Controle:U1_FSM|state.init ; 0.000        ; 0.688      ; 1.125      ;
; 0.593 ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[7] ; clock_50     ; Controle:U1_FSM|state.init ; 0.000        ; 0.668      ; 1.291      ;
; 0.688 ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[1] ; clock_50     ; Controle:U1_FSM|state.init ; 0.000        ; 0.672      ; 1.390      ;
; 0.764 ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[0] ; clock_50     ; Controle:U1_FSM|state.init ; 0.000        ; 0.563      ; 1.357      ;
; 0.767 ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[2] ; clock_50     ; Controle:U1_FSM|state.init ; 0.000        ; 0.560      ; 1.357      ;
; 0.772 ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[3] ; clock_50     ; Controle:U1_FSM|state.init ; 0.000        ; 0.562      ; 1.364      ;
+-------+-----------------------------+-------------------------------------------+--------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Controle:U1_FSM|state.play_FPGA'                                                                                                                               ;
+--------+----------------------------------+--------------------------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                    ; Launch Clock               ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; -1.797 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; clock_50                   ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.151      ; 1.297      ;
; -1.497 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; clock_50                   ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.152      ; 1.297      ;
; -1.362 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; clock_50                   ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.241      ; 1.044      ;
; -1.305 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; clock_50                   ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.241      ; 1.045      ;
; -0.154 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 2.375      ; 2.068      ;
; 0.146  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 2.376      ; 2.068      ;
; 0.281  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 2.465      ; 1.815      ;
; 0.338  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 2.465      ; 1.816      ;
; 0.369  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 2.375      ; 2.045      ;
; 0.667  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 2.376      ; 2.047      ;
; 0.804  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 2.465      ; 1.792      ;
; 0.865  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 2.465      ; 1.789      ;
+--------+----------------------------------+--------------------------------------------+----------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Controle:U1_FSM|state.play_user'                                                                                                                         ;
+--------+----------------------------------+--------------------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                              ; Launch Clock               ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; -1.382 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[49] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.741      ; 1.585      ;
; -1.362 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[40] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.742      ; 1.577      ;
; -1.352 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[19] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.845      ; 1.543      ;
; -1.337 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[23] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.841      ; 1.566      ;
; -1.331 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[0]  ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.833      ; 1.484      ;
; -1.294 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[20] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.735      ; 1.501      ;
; -1.281 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[13] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.733      ; 1.499      ;
; -1.256 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[22] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.725      ; 1.405      ;
; -1.253 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[21] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.736      ; 1.497      ;
; -1.174 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[45] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.739      ; 1.593      ;
; -1.170 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[6]  ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.731      ; 1.549      ;
; -1.161 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[2]  ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.731      ; 1.550      ;
; -1.152 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[35] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.711      ; 1.542      ;
; -1.149 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[52] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.835      ; 1.560      ;
; -1.130 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[10] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.737      ; 1.546      ;
; -1.121 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[14] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.741      ; 1.538      ;
; -1.118 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[18] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.845      ; 1.540      ;
; -1.094 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[1]  ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.702      ; 1.484      ;
; -1.084 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[42] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.839      ; 1.488      ;
; -1.081 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[62] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.842      ; 1.511      ;
; -1.081 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[50] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.931      ; 1.488      ;
; -1.073 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[12] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.737      ; 1.494      ;
; -1.063 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[3]  ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.728      ; 1.594      ;
; -1.062 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[44] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.740      ; 1.599      ;
; -1.057 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[41] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.740      ; 1.596      ;
; -1.053 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[37] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.848      ; 1.591      ;
; -1.052 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[48] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.849      ; 1.598      ;
; -1.046 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[60] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.834      ; 1.568      ;
; -1.046 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[39] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.709      ; 1.552      ;
; -1.043 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[36] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.742      ; 1.577      ;
; -1.043 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[27] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.726      ; 1.563      ;
; -1.042 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[38] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.713      ; 1.542      ;
; -1.040 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[34] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.712      ; 1.545      ;
; -1.038 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[30] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.712      ; 1.550      ;
; -1.035 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[61] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.835      ; 1.559      ;
; -1.031 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[7]  ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.835      ; 1.554      ;
; -1.020 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[25] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.730      ; 1.539      ;
; -1.019 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[11] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.740      ; 1.541      ;
; -1.015 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[15] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.738      ; 1.547      ;
; -1.015 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[46] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.909      ; 1.494      ;
; -1.009 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[33] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.732      ; 1.533      ;
; -1.001 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[26] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.726      ; 1.402      ;
; -0.991 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[32] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.851      ; 1.538      ;
; -0.990 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[16] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.834      ; 1.523      ;
; -0.989 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[9]  ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.704      ; 1.481      ;
; -0.989 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[54] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.738      ; 1.517      ;
; -0.988 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[28] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.853      ; 1.537      ;
; -0.988 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[29] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.854      ; 1.534      ;
; -0.986 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[4]  ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.834      ; 1.522      ;
; -0.981 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[17] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.734      ; 1.501      ;
; -0.981 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[55] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.737      ; 1.516      ;
; -0.981 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[58] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.739      ; 1.515      ;
; -0.980 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[59] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.740      ; 1.510      ;
; -0.979 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[51] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.933      ; 1.489      ;
; -0.974 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[43] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.840      ; 1.492      ;
; -0.971 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[47] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.934      ; 1.489      ;
; -0.970 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[8]  ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.737      ; 1.494      ;
; -0.968 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[63] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.845      ; 1.509      ;
; -0.958 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[24] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.730      ; 1.476      ;
; -0.957 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[5]  ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.835      ; 1.487      ;
; -0.919 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[53] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.715      ; 1.404      ;
; -0.902 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[57] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.714      ; 1.405      ;
; -0.892 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[56] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.716      ; 1.402      ;
; -0.876 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[31] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.910      ; 1.527      ;
; 0.261  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[49] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 2.965      ; 2.356      ;
; 0.281  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[40] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 2.966      ; 2.348      ;
; 0.291  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[19] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.069      ; 2.314      ;
; 0.306  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[23] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.065      ; 2.337      ;
; 0.312  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[0]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.057      ; 2.255      ;
; 0.349  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[20] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 2.959      ; 2.272      ;
; 0.362  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[13] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 2.957      ; 2.270      ;
; 0.387  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[22] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 2.949      ; 2.176      ;
; 0.390  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[21] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 2.960      ; 2.268      ;
; 0.469  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[45] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 2.963      ; 2.364      ;
; 0.473  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[6]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 2.955      ; 2.320      ;
; 0.482  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[2]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 2.955      ; 2.321      ;
; 0.491  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[35] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 2.935      ; 2.313      ;
; 0.494  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[52] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.059      ; 2.331      ;
; 0.513  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[10] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 2.961      ; 2.317      ;
; 0.522  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[14] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 2.965      ; 2.309      ;
; 0.525  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[18] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.069      ; 2.311      ;
; 0.549  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[1]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 2.926      ; 2.255      ;
; 0.559  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[42] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.063      ; 2.259      ;
; 0.562  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[50] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.155      ; 2.259      ;
; 0.562  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[62] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.066      ; 2.282      ;
; 0.570  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[12] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 2.961      ; 2.265      ;
; 0.580  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[3]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 2.952      ; 2.365      ;
; 0.581  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[44] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 2.964      ; 2.370      ;
; 0.586  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[41] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 2.964      ; 2.367      ;
; 0.590  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[37] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.072      ; 2.362      ;
; 0.591  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[48] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.073      ; 2.369      ;
; 0.597  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[60] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.058      ; 2.339      ;
; 0.597  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[39] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 2.933      ; 2.323      ;
; 0.600  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[36] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 2.966      ; 2.348      ;
; 0.600  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[27] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 2.950      ; 2.334      ;
; 0.601  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[38] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 2.937      ; 2.313      ;
; 0.603  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[34] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 2.936      ; 2.316      ;
; 0.605  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[30] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 2.936      ; 2.321      ;
; 0.608  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[61] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.059      ; 2.330      ;
; 0.612  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[7]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 3.059      ; 2.325      ;
+--------+----------------------------------+--------------------------------------+----------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clock_50'                                                                                                                                   ;
+--------+----------------------------------+---------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                     ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+---------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -0.887 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_time:CT|tempo[0]     ; clock_50                   ; clock_50    ; 1.000        ; -0.055     ; 1.827      ;
; -0.824 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_user:C_USER|tc       ; clock_50                   ; clock_50    ; 1.000        ; -0.054     ; 1.765      ;
; -0.824 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_user:C_USER|total[3] ; clock_50                   ; clock_50    ; 1.000        ; -0.054     ; 1.765      ;
; -0.824 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_user:C_USER|total[1] ; clock_50                   ; clock_50    ; 1.000        ; -0.054     ; 1.765      ;
; -0.824 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_user:C_USER|total[0] ; clock_50                   ; clock_50    ; 1.000        ; -0.054     ; 1.765      ;
; -0.824 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_user:C_USER|total[2] ; clock_50                   ; clock_50    ; 1.000        ; -0.054     ; 1.765      ;
; -0.631 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_time:CT|tempo[2]     ; clock_50                   ; clock_50    ; 1.000        ; -0.054     ; 1.572      ;
; -0.631 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_time:CT|tempo[1]     ; clock_50                   ; clock_50    ; 1.000        ; -0.054     ; 1.572      ;
; -0.631 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_time:CT|tempo[3]     ; clock_50                   ; clock_50    ; 1.000        ; -0.054     ; 1.572      ;
; -0.631 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_time:CT|end_time     ; clock_50                   ; clock_50    ; 1.000        ; -0.054     ; 1.572      ;
; 0.032  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[2]    ; Controle:U1_FSM|state.init ; clock_50    ; 0.500        ; 2.148      ; 2.781      ;
; 0.032  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[1]    ; Controle:U1_FSM|state.init ; clock_50    ; 0.500        ; 2.148      ; 2.781      ;
; 0.032  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[0]    ; Controle:U1_FSM|state.init ; clock_50    ; 0.500        ; 2.148      ; 2.781      ;
; 0.067  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|tc          ; Controle:U1_FSM|state.init ; clock_50    ; 0.500        ; 2.147      ; 2.745      ;
; 0.067  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[3]    ; Controle:U1_FSM|state.init ; clock_50    ; 0.500        ; 2.147      ; 2.745      ;
; 0.246  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[0]     ; Controle:U1_FSM|state.init ; clock_50    ; 0.500        ; 2.150      ; 2.569      ;
; 0.277  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[0] ; Controle:U1_FSM|state.init ; clock_50    ; 0.500        ; 2.151      ; 2.539      ;
; 0.277  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[1] ; Controle:U1_FSM|state.init ; clock_50    ; 0.500        ; 2.151      ; 2.539      ;
; 0.277  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[2] ; Controle:U1_FSM|state.init ; clock_50    ; 0.500        ; 2.151      ; 2.539      ;
; 0.277  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[3] ; Controle:U1_FSM|state.init ; clock_50    ; 0.500        ; 2.151      ; 2.539      ;
; 0.277  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|tc       ; Controle:U1_FSM|state.init ; clock_50    ; 0.500        ; 2.151      ; 2.539      ;
; 0.499  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[1]     ; Controle:U1_FSM|state.init ; clock_50    ; 0.500        ; 2.151      ; 2.317      ;
; 0.499  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[2]     ; Controle:U1_FSM|state.init ; clock_50    ; 0.500        ; 2.151      ; 2.317      ;
; 0.499  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[3]     ; Controle:U1_FSM|state.init ; clock_50    ; 0.500        ; 2.151      ; 2.317      ;
; 0.499  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|end_time     ; Controle:U1_FSM|state.init ; clock_50    ; 0.500        ; 2.151      ; 2.317      ;
; 0.553  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[2]    ; Controle:U1_FSM|state.init ; clock_50    ; 1.000        ; 2.148      ; 2.760      ;
; 0.553  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[1]    ; Controle:U1_FSM|state.init ; clock_50    ; 1.000        ; 2.148      ; 2.760      ;
; 0.553  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[0]    ; Controle:U1_FSM|state.init ; clock_50    ; 1.000        ; 2.148      ; 2.760      ;
; 0.585  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|tc          ; Controle:U1_FSM|state.init ; clock_50    ; 1.000        ; 2.147      ; 2.727      ;
; 0.585  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[3]    ; Controle:U1_FSM|state.init ; clock_50    ; 1.000        ; 2.147      ; 2.727      ;
; 0.717  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[0]     ; Controle:U1_FSM|state.init ; clock_50    ; 1.000        ; 2.150      ; 2.598      ;
; 0.780  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[0] ; Controle:U1_FSM|state.init ; clock_50    ; 1.000        ; 2.151      ; 2.536      ;
; 0.780  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[1] ; Controle:U1_FSM|state.init ; clock_50    ; 1.000        ; 2.151      ; 2.536      ;
; 0.780  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[2] ; Controle:U1_FSM|state.init ; clock_50    ; 1.000        ; 2.151      ; 2.536      ;
; 0.780  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[3] ; Controle:U1_FSM|state.init ; clock_50    ; 1.000        ; 2.151      ; 2.536      ;
; 0.780  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|tc       ; Controle:U1_FSM|state.init ; clock_50    ; 1.000        ; 2.151      ; 2.536      ;
; 0.973  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[1]     ; Controle:U1_FSM|state.init ; clock_50    ; 1.000        ; 2.151      ; 2.343      ;
; 0.973  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[2]     ; Controle:U1_FSM|state.init ; clock_50    ; 1.000        ; 2.151      ; 2.343      ;
; 0.973  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[3]     ; Controle:U1_FSM|state.init ; clock_50    ; 1.000        ; 2.151      ; 2.343      ;
; 0.973  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|end_time     ; Controle:U1_FSM|state.init ; clock_50    ; 1.000        ; 2.151      ; 2.343      ;
+--------+----------------------------------+---------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Controle:U1_FSM|state.play_user'                                                                                                                    ;
+--------+----------------------------+--------------------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                              ; Launch Clock               ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+--------------------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; -1.345 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[47] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.292      ; 2.147      ;
; -1.345 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[51] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.291      ; 2.146      ;
; -1.345 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[50] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.289      ; 2.144      ;
; -1.329 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[31] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.266      ; 2.137      ;
; -1.320 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[46] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.266      ; 2.146      ;
; -1.316 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[5]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.189      ; 2.073      ;
; -1.316 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[0]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.187      ; 2.071      ;
; -1.290 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[63] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.199      ; 2.109      ;
; -1.284 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[62] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.197      ; 2.113      ;
; -1.282 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[29] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.208      ; 2.126      ;
; -1.281 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[28] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.208      ; 2.127      ;
; -1.278 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[32] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.206      ; 2.128      ;
; -1.278 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[18] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.200      ; 2.122      ;
; -1.275 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[19] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.199      ; 2.124      ;
; -1.273 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[16] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.188      ; 2.115      ;
; -1.273 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[4]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.188      ; 2.115      ;
; -1.260 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[23] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.196      ; 2.136      ;
; -1.254 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[48] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.204      ; 2.150      ;
; -1.252 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[37] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.203      ; 2.151      ;
; -1.251 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[7]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.189      ; 2.138      ;
; -1.249 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[43] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.194      ; 2.145      ;
; -1.249 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[42] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.193      ; 2.144      ;
; -1.247 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[52] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.189      ; 2.142      ;
; -1.237 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[61] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.189      ; 2.152      ;
; -1.235 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[26] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.074      ; 2.039      ;
; -1.234 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[22] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.073      ; 2.039      ;
; -1.221 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[60] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.188      ; 2.167      ;
; -1.219 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[56] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.064      ; 2.045      ;
; -1.216 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[53] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.063      ; 2.047      ;
; -1.214 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[57] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.062      ; 2.048      ;
; -1.198 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[12] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.086      ; 2.088      ;
; -1.198 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[8]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.086      ; 2.088      ;
; -1.195 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[21] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.084      ; 2.089      ;
; -1.192 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[24] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.079      ; 2.087      ;
; -1.192 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[20] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.084      ; 2.092      ;
; -1.191 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[17] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.083      ; 2.092      ;
; -1.191 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[13] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.082      ; 2.091      ;
; -1.190 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[59] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.089      ; 2.099      ;
; -1.188 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[58] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.088      ; 2.100      ;
; -1.185 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[54] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.087      ; 2.102      ;
; -1.184 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[55] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.086      ; 2.102      ;
; -1.183 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[9]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.052      ; 2.069      ;
; -1.180 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[1]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.050      ; 2.070      ;
; -1.168 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[14] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.089      ; 2.121      ;
; -1.166 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[11] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.089      ; 2.123      ;
; -1.160 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[15] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.087      ; 2.127      ;
; -1.160 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[10] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.086      ; 2.126      ;
; -1.156 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[33] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.081      ; 2.125      ;
; -1.154 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[49] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.090      ; 2.136      ;
; -1.153 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[40] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.091      ; 2.138      ;
; -1.153 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[36] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.091      ; 2.138      ;
; -1.150 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[25] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.078      ; 2.128      ;
; -1.146 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[6]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.080      ; 2.134      ;
; -1.145 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[2]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.080      ; 2.135      ;
; -1.139 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[35] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.059      ; 2.120      ;
; -1.139 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[38] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.061      ; 2.122      ;
; -1.139 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[34] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.060      ; 2.121      ;
; -1.138 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[27] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.075      ; 2.137      ;
; -1.137 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[44] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.089      ; 2.152      ;
; -1.136 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[41] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.089      ; 2.153      ;
; -1.135 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[45] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.088      ; 2.153      ;
; -1.132 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[30] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.060      ; 2.128      ;
; -1.126 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[39] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.057      ; 2.131      ;
; -1.089 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[3]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 3.076      ; 2.187      ;
; -0.843 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[47] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.292      ; 2.149      ;
; -0.842 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[51] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.291      ; 2.149      ;
; -0.841 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[50] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.289      ; 2.148      ;
; -0.812 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[46] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.266      ; 2.154      ;
; -0.811 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[31] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.266      ; 2.155      ;
; -0.808 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[0]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.187      ; 2.079      ;
; -0.807 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[5]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.189      ; 2.082      ;
; -0.774 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[29] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.208      ; 2.134      ;
; -0.772 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[28] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.208      ; 2.136      ;
; -0.770 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[63] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.199      ; 2.129      ;
; -0.768 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[32] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.206      ; 2.138      ;
; -0.767 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[18] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.200      ; 2.133      ;
; -0.766 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[62] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.197      ; 2.131      ;
; -0.765 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[16] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.188      ; 2.123      ;
; -0.765 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[4]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.188      ; 2.123      ;
; -0.763 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[19] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.199      ; 2.136      ;
; -0.745 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[42] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.193      ; 2.148      ;
; -0.743 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[7]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.189      ; 2.146      ;
; -0.742 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[43] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.194      ; 2.152      ;
; -0.738 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[23] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.196      ; 2.158      ;
; -0.731 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[52] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.189      ; 2.158      ;
; -0.714 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[37] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.203      ; 2.189      ;
; -0.712 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[61] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.189      ; 2.177      ;
; -0.709 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[48] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.204      ; 2.195      ;
; -0.709 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[26] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.074      ; 2.065      ;
; -0.708 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[24] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.079      ; 2.071      ;
; -0.705 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[22] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.073      ; 2.068      ;
; -0.701 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[60] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.188      ; 2.187      ;
; -0.700 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[56] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.064      ; 2.064      ;
; -0.698 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[8]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.086      ; 2.088      ;
; -0.697 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[12] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.086      ; 2.089      ;
; -0.696 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[53] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.063      ; 2.067      ;
; -0.694 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[57] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.062      ; 2.068      ;
; -0.692 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[21] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.084      ; 2.092      ;
; -0.689 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[20] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.084      ; 2.095      ;
; -0.688 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[17] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 3.083      ; 2.095      ;
+--------+----------------------------+--------------------------------------+----------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Controle:U1_FSM|state.play_FPGA'                                                                                                                                ;
+--------+----------------------------------+--------------------------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                    ; Launch Clock               ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; -1.072 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 2.568      ; 1.696      ;
; -1.070 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 2.568      ; 1.698      ;
; -0.791 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 2.476      ; 1.885      ;
; -0.782 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 2.475      ; 1.893      ;
; -0.546 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 2.568      ; 1.722      ;
; -0.545 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 2.568      ; 1.723      ;
; -0.277 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 2.476      ; 1.899      ;
; -0.248 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 2.475      ; 1.927      ;
; 0.993  ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; clock_50                   ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 0.418      ; 0.941      ;
; 0.995  ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; clock_50                   ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 0.418      ; 0.943      ;
; 1.274  ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; clock_50                   ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 0.326      ; 1.130      ;
; 1.283  ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; clock_50                   ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 0.325      ; 1.138      ;
+--------+----------------------------------+--------------------------------------------+----------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clock_50'                                                                                                                                    ;
+--------+----------------------------------+---------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                     ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+---------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -0.360 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[1]     ; Controle:U1_FSM|state.init ; clock_50    ; 0.000        ; 2.224      ; 2.218      ;
; -0.360 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[2]     ; Controle:U1_FSM|state.init ; clock_50    ; 0.000        ; 2.224      ; 2.218      ;
; -0.360 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[3]     ; Controle:U1_FSM|state.init ; clock_50    ; 0.000        ; 2.224      ; 2.218      ;
; -0.360 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|end_time     ; Controle:U1_FSM|state.init ; clock_50    ; 0.000        ; 2.224      ; 2.218      ;
; -0.176 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[0] ; Controle:U1_FSM|state.init ; clock_50    ; 0.000        ; 2.225      ; 2.403      ;
; -0.176 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[1] ; Controle:U1_FSM|state.init ; clock_50    ; 0.000        ; 2.225      ; 2.403      ;
; -0.176 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[2] ; Controle:U1_FSM|state.init ; clock_50    ; 0.000        ; 2.225      ; 2.403      ;
; -0.176 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[3] ; Controle:U1_FSM|state.init ; clock_50    ; 0.000        ; 2.225      ; 2.403      ;
; -0.176 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|tc       ; Controle:U1_FSM|state.init ; clock_50    ; 0.000        ; 2.225      ; 2.403      ;
; -0.116 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[0]     ; Controle:U1_FSM|state.init ; clock_50    ; 0.000        ; 2.224      ; 2.462      ;
; 0.008  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|tc          ; Controle:U1_FSM|state.init ; clock_50    ; 0.000        ; 2.221      ; 2.583      ;
; 0.008  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[3]    ; Controle:U1_FSM|state.init ; clock_50    ; 0.000        ; 2.221      ; 2.583      ;
; 0.040  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[2]    ; Controle:U1_FSM|state.init ; clock_50    ; 0.000        ; 2.221      ; 2.615      ;
; 0.040  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[1]    ; Controle:U1_FSM|state.init ; clock_50    ; 0.000        ; 2.221      ; 2.615      ;
; 0.040  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[0]    ; Controle:U1_FSM|state.init ; clock_50    ; 0.000        ; 2.221      ; 2.615      ;
; 0.119  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[1]     ; Controle:U1_FSM|state.init ; clock_50    ; -0.500       ; 2.224      ; 2.197      ;
; 0.119  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[2]     ; Controle:U1_FSM|state.init ; clock_50    ; -0.500       ; 2.224      ; 2.197      ;
; 0.119  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[3]     ; Controle:U1_FSM|state.init ; clock_50    ; -0.500       ; 2.224      ; 2.197      ;
; 0.119  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|end_time     ; Controle:U1_FSM|state.init ; clock_50    ; -0.500       ; 2.224      ; 2.197      ;
; 0.331  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[0] ; Controle:U1_FSM|state.init ; clock_50    ; -0.500       ; 2.225      ; 2.410      ;
; 0.331  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[1] ; Controle:U1_FSM|state.init ; clock_50    ; -0.500       ; 2.225      ; 2.410      ;
; 0.331  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[2] ; Controle:U1_FSM|state.init ; clock_50    ; -0.500       ; 2.225      ; 2.410      ;
; 0.331  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[3] ; Controle:U1_FSM|state.init ; clock_50    ; -0.500       ; 2.225      ; 2.410      ;
; 0.331  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|tc       ; Controle:U1_FSM|state.init ; clock_50    ; -0.500       ; 2.225      ; 2.410      ;
; 0.360  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[0]     ; Controle:U1_FSM|state.init ; clock_50    ; -0.500       ; 2.224      ; 2.438      ;
; 0.533  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|tc          ; Controle:U1_FSM|state.init ; clock_50    ; -0.500       ; 2.221      ; 2.608      ;
; 0.533  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[3]    ; Controle:U1_FSM|state.init ; clock_50    ; -0.500       ; 2.221      ; 2.608      ;
; 0.568  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[2]    ; Controle:U1_FSM|state.init ; clock_50    ; -0.500       ; 2.221      ; 2.643      ;
; 0.568  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[1]    ; Controle:U1_FSM|state.init ; clock_50    ; -0.500       ; 2.221      ; 2.643      ;
; 0.568  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[0]    ; Controle:U1_FSM|state.init ; clock_50    ; -0.500       ; 2.221      ; 2.643      ;
; 1.243  ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_time:CT|tempo[2]     ; clock_50                   ; clock_50    ; 0.000        ; 0.055      ; 1.442      ;
; 1.243  ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_time:CT|tempo[1]     ; clock_50                   ; clock_50    ; 0.000        ; 0.055      ; 1.442      ;
; 1.243  ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_time:CT|tempo[3]     ; clock_50                   ; clock_50    ; 0.000        ; 0.055      ; 1.442      ;
; 1.243  ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_time:CT|end_time     ; clock_50                   ; clock_50    ; 0.000        ; 0.055      ; 1.442      ;
; 1.455  ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_user:C_USER|tc       ; clock_50                   ; clock_50    ; 0.000        ; 0.056      ; 1.655      ;
; 1.455  ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_user:C_USER|total[3] ; clock_50                   ; clock_50    ; 0.000        ; 0.056      ; 1.655      ;
; 1.455  ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_user:C_USER|total[1] ; clock_50                   ; clock_50    ; 0.000        ; 0.056      ; 1.655      ;
; 1.455  ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_user:C_USER|total[0] ; clock_50                   ; clock_50    ; 0.000        ; 0.056      ; 1.655      ;
; 1.455  ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_user:C_USER|total[2] ; clock_50                   ; clock_50    ; 0.000        ; 0.056      ; 1.655      ;
; 1.484  ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_time:CT|tempo[0]     ; clock_50                   ; clock_50    ; 0.000        ; 0.055      ; 1.683      ;
+--------+----------------------------------+---------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_50'                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clock_50 ; Rise       ; clock_50                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Controle:U1_FSM|state.check                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Controle:U1_FSM|state.init                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Controle:U1_FSM|state.next_round                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Controle:U1_FSM|state.play_FPGA                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Controle:U1_FSM|state.play_user                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Controle:U1_FSM|state.result                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Controle:U1_FSM|state.setup                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn0state.EsperaApertar ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn0state.SaidaAtiva    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn1state.EsperaApertar ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn1state.SaidaAtiva    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn2state.EsperaApertar ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn2state.SaidaAtiva    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn3state.EsperaApertar ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn3state.SaidaAtiva    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_round:CR|round[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_round:CR|round[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_round:CR|round[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_round:CR|round[3]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_round:CR|tc                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_time:CT|end_time               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_time:CT|tempo[0]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_time:CT|tempo[1]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_time:CT|tempo[2]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_time:CT|tempo[3]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_user:C_USER|tc                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_user:C_USER|total[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_user:C_USER|total[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_user:C_USER|total[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_user:C_USER|total[3]           ;
; 0.161  ; 0.345        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Controle:U1_FSM|state.setup                           ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Controle:U1_FSM|state.check                           ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Controle:U1_FSM|state.init                            ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Controle:U1_FSM|state.next_round                      ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Controle:U1_FSM|state.play_FPGA                       ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Controle:U1_FSM|state.play_user                       ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Controle:U1_FSM|state.result                          ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn0state.EsperaApertar ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn0state.SaidaAtiva    ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn1state.EsperaApertar ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn1state.SaidaAtiva    ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn2state.EsperaApertar ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn2state.SaidaAtiva    ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn3state.EsperaApertar ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn3state.SaidaAtiva    ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_round:CR|round[0]              ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_round:CR|round[1]              ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_round:CR|round[2]              ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_round:CR|round[3]              ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_round:CR|tc                    ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_time:CT|tempo[0]               ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_user:C_USER|tc                 ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_user:C_USER|total[0]           ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_user:C_USER|total[1]           ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_user:C_USER|total[2]           ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_user:C_USER|total[3]           ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_time:CT|end_time               ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_time:CT|tempo[1]               ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_time:CT|tempo[2]               ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_time:CT|tempo[3]               ;
; 0.321  ; 0.321        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U1_FSM|state.setup|clk                                ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~input|o                                      ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U1_FSM|state.check|clk                                ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|BTN|btn0state.EsperaApertar|clk                 ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|BTN|btn0state.SaidaAtiva|clk                    ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|BTN|btn1state.EsperaApertar|clk                 ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|BTN|btn1state.SaidaAtiva|clk                    ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|BTN|btn2state.EsperaApertar|clk                 ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|BTN|btn2state.SaidaAtiva|clk                    ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|BTN|btn3state.EsperaApertar|clk                 ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|BTN|btn3state.SaidaAtiva|clk                    ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|CR|round[0]|clk                                 ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|CR|round[1]|clk                                 ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|CR|round[2]|clk                                 ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|CR|round[3]|clk                                 ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|CR|tc|clk                                       ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|CT|tempo[0]|clk                                 ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|C_USER|tc|clk                                   ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|C_USER|total[0]|clk                             ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|C_USER|total[1]|clk                             ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|C_USER|total[2]|clk                             ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|C_USER|total[3]|clk                             ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U1_FSM|state.init|clk                                 ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U1_FSM|state.next_round|clk                           ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U1_FSM|state.play_FPGA|clk                            ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U1_FSM|state.play_user|clk                            ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U1_FSM|state.result|clk                               ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|CT|end_time|clk                                 ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|CT|tempo[1]|clk                                 ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|CT|tempo[2]|clk                                 ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|CT|tempo[3]|clk                                 ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~inputclkctrl|inclk[0]                        ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~inputclkctrl|outclk                          ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn0state.EsperaApertar ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn1state.EsperaApertar ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn2state.EsperaApertar ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn3state.EsperaApertar ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_time:CT|tempo[0]               ;
; 0.415  ; 0.631        ; 0.216          ; High Pulse Width ; clock_50 ; Rise       ; Controle:U1_FSM|state.check                           ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Controle:U1_FSM|state.init'                                                                         ;
+-------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                                    ;
+-------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------------+
; 0.370 ; 0.370        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[0] ;
; 0.370 ; 0.370        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[2] ;
; 0.370 ; 0.370        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[3] ;
; 0.389 ; 0.389        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[7]~1clkctrl|inclk[0]  ;
; 0.389 ; 0.389        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[7]~1clkctrl|outclk    ;
; 0.394 ; 0.394        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[0]|datad              ;
; 0.394 ; 0.394        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[2]|datad              ;
; 0.394 ; 0.394        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[3]|datad              ;
; 0.398 ; 0.398        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[7] ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[1] ;
; 0.400 ; 0.400        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[6] ;
; 0.400 ; 0.400        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[7]|datac              ;
; 0.401 ; 0.401        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[1]|datac              ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[4] ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[5] ;
; 0.404 ; 0.404        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[4]|datac              ;
; 0.404 ; 0.404        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[5]|datac              ;
; 0.404 ; 0.404        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[6]|datac              ;
; 0.433 ; 0.433        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[7]~1|combout          ;
; 0.443 ; 0.443        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Rise       ; U0_DP|R_SETUP|setup[7]~1|datad            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Rise       ; U1_FSM|state.init|q                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Rise       ; U1_FSM|state.init|q                       ;
; 0.555 ; 0.555        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Rise       ; U0_DP|R_SETUP|setup[7]~1|datad            ;
; 0.565 ; 0.565        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[7]~1|combout          ;
; 0.592 ; 0.592        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[4]|datac              ;
; 0.592 ; 0.592        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[5]|datac              ;
; 0.592 ; 0.592        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[6]|datac              ;
; 0.594 ; 0.594        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[4] ;
; 0.594 ; 0.594        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[5] ;
; 0.595 ; 0.595        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[6] ;
; 0.595 ; 0.595        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[7]|datac              ;
; 0.596 ; 0.596        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[1]|datac              ;
; 0.597 ; 0.597        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[7] ;
; 0.598 ; 0.598        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[1] ;
; 0.602 ; 0.602        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[2]|datad              ;
; 0.603 ; 0.603        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[0]|datad              ;
; 0.603 ; 0.603        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[3]|datad              ;
; 0.607 ; 0.607        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[7]~1clkctrl|inclk[0]  ;
; 0.607 ; 0.607        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[7]~1clkctrl|outclk    ;
; 0.624 ; 0.624        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[2] ;
; 0.625 ; 0.625        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[0] ;
; 0.625 ; 0.625        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[3] ;
+-------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Controle:U1_FSM|state.play_FPGA'                                                                          ;
+-------+--------------+----------------+------------------+---------------------------------+------------+--------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                     ;
+-------+--------------+----------------+------------------+---------------------------------+------------+--------------------------------------------+
; 0.409 ; 0.409        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[26]       ;
; 0.410 ; 0.410        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[23]       ;
; 0.432 ; 0.432        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[26]|dataa                   ;
; 0.432 ; 0.432        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[27]|dataa                   ;
; 0.433 ; 0.433        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[23]|dataa                   ;
; 0.435 ; 0.435        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[30]|datac                   ;
; 0.435 ; 0.435        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[31]|datac                   ;
; 0.436 ; 0.436        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[22]|datac                   ;
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[57]|datac                   ;
; 0.438 ; 0.438        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[22]       ;
; 0.438 ; 0.438        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[56]|datac                   ;
; 0.439 ; 0.439        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[30]       ;
; 0.439 ; 0.439        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[31]       ;
; 0.439 ; 0.439        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[45]|datac                   ;
; 0.439 ; 0.439        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[48]|datac                   ;
; 0.439 ; 0.439        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[49]|datac                   ;
; 0.440 ; 0.440        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[10]|datac                   ;
; 0.440 ; 0.440        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[11]|datac                   ;
; 0.440 ; 0.440        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[19]|datac                   ;
; 0.440 ; 0.440        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[53]|datab                   ;
; 0.441 ; 0.441        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[48]       ;
; 0.441 ; 0.441        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[49]       ;
; 0.441 ; 0.441        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[57]       ;
; 0.441 ; 0.441        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[18]|datac                   ;
; 0.441 ; 0.441        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[52]|datab                   ;
; 0.442 ; 0.442        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[10]       ;
; 0.442 ; 0.442        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[53]       ;
; 0.442 ; 0.442        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[56]       ;
; 0.442 ; 0.442        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[14]|datab                   ;
; 0.442 ; 0.442        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[15]|datac                   ;
; 0.444 ; 0.444        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[11]       ;
; 0.444 ; 0.444        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[19]       ;
; 0.444 ; 0.444        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[45]       ;
; 0.445 ; 0.445        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[18]       ;
; 0.446 ; 0.446        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[15]       ;
; 0.449 ; 0.449        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|CFPGA|total[0]|datac                 ;
; 0.449 ; 0.449        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|CFPGA|total[3]|datac                 ;
; 0.451 ; 0.451        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ;
; 0.451 ; 0.451        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|CFPGA|total[1]|datab                 ;
; 0.451 ; 0.451        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|CFPGA|total[2]|datab                 ;
; 0.451 ; 0.451        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[61]|datac                   ;
; 0.451 ; 0.451        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[9]|datad                    ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[0]|datad                    ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[13]|datad                   ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[1]|datad                    ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[24]|datad                   ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[34]|datad                   ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[35]|datad                   ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[38]|datad                   ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[39]|datad                   ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[41]|datad                   ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[42]|datad                   ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[43]|datad                   ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[44]|datad                   ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[4]|datad                    ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[50]|datad                   ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[5]|datad                    ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[63]|datac                   ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[8]|datad                    ;
; 0.453 ; 0.453        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[61]       ;
; 0.453 ; 0.453        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[25]|datad                   ;
; 0.453 ; 0.453        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[28]|datad                   ;
; 0.453 ; 0.453        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[29]|datad                   ;
; 0.453 ; 0.453        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[32]|datad                   ;
; 0.453 ; 0.453        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[33]|datad                   ;
; 0.453 ; 0.453        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[46]|datad                   ;
; 0.453 ; 0.453        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[47]|datad                   ;
; 0.453 ; 0.453        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[51]|datad                   ;
; 0.453 ; 0.453        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[60]|datab                   ;
; 0.454 ; 0.454        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ;
; 0.454 ; 0.454        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[63]       ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[12]|datad                   ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[16]|datad                   ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[17]|datad                   ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[20]|datad                   ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[21]|datad                   ;
; 0.456 ; 0.456        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[37]|datad                   ;
; 0.456 ; 0.456        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[54]|datad                   ;
; 0.456 ; 0.456        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[55]|datad                   ;
; 0.456 ; 0.456        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[58]|datad                   ;
; 0.457 ; 0.457        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[2]|datad                    ;
; 0.457 ; 0.457        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[36]|datad                   ;
; 0.457 ; 0.457        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[3]|datad                    ;
; 0.457 ; 0.457        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[40]|datad                   ;
; 0.457 ; 0.457        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[59]|datad                   ;
; 0.457 ; 0.457        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[6]|datad                    ;
; 0.457 ; 0.457        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[7]|datad                    ;
; 0.458 ; 0.458        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[62]|datac                   ;
; 0.459 ; 0.459        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[27]       ;
; 0.460 ; 0.460        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[62]       ;
; 0.461 ; 0.461        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U1_FSM|state.play_FPGA~clkctrl|inclk[0]    ;
; 0.461 ; 0.461        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U1_FSM|state.play_FPGA~clkctrl|outclk      ;
; 0.468 ; 0.468        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[52]       ;
; 0.469 ; 0.469        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[14]       ;
; 0.475 ; 0.475        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[1]        ;
; 0.475 ; 0.475        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[9]        ;
; 0.476 ; 0.476        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[0]        ;
; 0.476 ; 0.476        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[13]       ;
; 0.476 ; 0.476        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[24]       ;
; 0.476 ; 0.476        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[28]       ;
+-------+--------------+----------------+------------------+---------------------------------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Controle:U1_FSM|state.play_user'                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------+------------+--------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                               ;
+-------+--------------+----------------+------------------+---------------------------------+------------+--------------------------------------+
; 0.432 ; 0.432        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[47]|dataa             ;
; 0.432 ; 0.432        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[50]|dataa             ;
; 0.432 ; 0.432        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[51]|dataa             ;
; 0.435 ; 0.435        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[31]|dataa             ;
; 0.435 ; 0.435        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[42]|datac             ;
; 0.435 ; 0.435        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[43]|datac             ;
; 0.439 ; 0.439        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[28]|datac             ;
; 0.439 ; 0.439        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[32]|datac             ;
; 0.440 ; 0.440        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[42] ;
; 0.440 ; 0.440        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[43] ;
; 0.440 ; 0.440        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[18]|datac             ;
; 0.440 ; 0.440        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[29]|datac             ;
; 0.440 ; 0.440        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[52]|datac             ;
; 0.440 ; 0.440        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[60]|datac             ;
; 0.440 ; 0.440        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[61]|datac             ;
; 0.440 ; 0.440        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[62]|datac             ;
; 0.441 ; 0.441        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[28] ;
; 0.441 ; 0.441        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[32] ;
; 0.441 ; 0.441        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[19]|datac             ;
; 0.441 ; 0.441        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[63]|datac             ;
; 0.442 ; 0.442        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[18] ;
; 0.442 ; 0.442        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[29] ;
; 0.442 ; 0.442        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[52] ;
; 0.443 ; 0.443        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[19] ;
; 0.443 ; 0.443        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[7]|datac              ;
; 0.445 ; 0.445        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[60] ;
; 0.445 ; 0.445        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[61] ;
; 0.445 ; 0.445        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[62] ;
; 0.445 ; 0.445        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[7]  ;
; 0.446 ; 0.446        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[63] ;
; 0.446 ; 0.446        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[36]|datad             ;
; 0.446 ; 0.446        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[40]|datad             ;
; 0.446 ; 0.446        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[41]|datad             ;
; 0.446 ; 0.446        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[44]|datad             ;
; 0.446 ; 0.446        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[45]|datad             ;
; 0.446 ; 0.446        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[49]|datad             ;
; 0.447 ; 0.447        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[22]|datad             ;
; 0.447 ; 0.447        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[27]|datad             ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[10]|datad             ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[11]|datad             ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[14]|datad             ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[15]|datad             ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[26]|datad             ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[37]|datac             ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[48]|datac             ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[54]|datad             ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[55]|datad             ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[58]|datad             ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[59]|datad             ;
; 0.449 ; 0.449        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[12]|datad             ;
; 0.449 ; 0.449        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[2]|datad              ;
; 0.449 ; 0.449        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[6]|datad              ;
; 0.449 ; 0.449        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[8]|datad              ;
; 0.450 ; 0.450        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[37] ;
; 0.450 ; 0.450        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[48] ;
; 0.450 ; 0.450        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[13]|datad             ;
; 0.450 ; 0.450        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[17]|datad             ;
; 0.450 ; 0.450        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[20]|datad             ;
; 0.450 ; 0.450        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[21]|datad             ;
; 0.450 ; 0.450        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[24]|datad             ;
; 0.450 ; 0.450        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[25]|datad             ;
; 0.450 ; 0.450        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[33]|datad             ;
; 0.450 ; 0.450        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[3]|datad              ;
; 0.450 ; 0.450        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[53]|datad             ;
; 0.450 ; 0.450        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[56]|datad             ;
; 0.450 ; 0.450        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[57]|datad             ;
; 0.451 ; 0.451        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[23]|datac             ;
; 0.451 ; 0.451        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|e2_and_ntnb~1|datac            ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[35]|datad             ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[38]|datad             ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[39]|datad             ;
; 0.453 ; 0.453        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[23] ;
; 0.453 ; 0.453        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[30]|datad             ;
; 0.453 ; 0.453        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[34]|datad             ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[0]|datac              ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[16]|datac             ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[4]|datac              ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[5]|datac              ;
; 0.455 ; 0.455        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[1]|datad              ;
; 0.455 ; 0.455        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|e2_and_ntnb~1|combout          ;
; 0.456 ; 0.456        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[0]  ;
; 0.456 ; 0.456        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[16] ;
; 0.456 ; 0.456        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[4]  ;
; 0.456 ; 0.456        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[5]  ;
; 0.456 ; 0.456        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[9]|datad              ;
; 0.457 ; 0.457        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[31] ;
; 0.458 ; 0.458        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[46]|datab             ;
; 0.459 ; 0.459        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[47] ;
; 0.459 ; 0.459        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[50] ;
; 0.459 ; 0.459        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[51] ;
; 0.460 ; 0.460        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|e2_and_ntnb~1clkctrl|inclk[0]  ;
; 0.460 ; 0.460        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|e2_and_ntnb~1clkctrl|outclk    ;
; 0.470 ; 0.470        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[22] ;
; 0.470 ; 0.470        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[36] ;
; 0.470 ; 0.470        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[40] ;
; 0.470 ; 0.470        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[41] ;
; 0.470 ; 0.470        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[44] ;
; 0.470 ; 0.470        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[45] ;
; 0.470 ; 0.470        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[49] ;
; 0.471 ; 0.471        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[11] ;
+-------+--------------+----------------+------------------+---------------------------------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Setup Times                                                                                      ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; Data Port ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; sw[*]     ; Controle:U1_FSM|state.init ; 2.489 ; 2.862 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[2]    ; Controle:U1_FSM|state.init ; 1.828 ; 2.188 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[3]    ; Controle:U1_FSM|state.init ; 1.802 ; 2.163 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[4]    ; Controle:U1_FSM|state.init ; 1.823 ; 2.197 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[5]    ; Controle:U1_FSM|state.init ; 2.008 ; 2.421 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[6]    ; Controle:U1_FSM|state.init ; 2.489 ; 2.862 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[7]    ; Controle:U1_FSM|state.init ; 2.152 ; 2.471 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[8]    ; Controle:U1_FSM|state.init ; 2.266 ; 2.683 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[9]    ; Controle:U1_FSM|state.init ; 1.635 ; 1.968 ; Rise       ; Controle:U1_FSM|state.init ;
; key[*]    ; clock_50                   ; 2.008 ; 2.399 ; Rise       ; clock_50                   ;
;  key[0]   ; clock_50                   ; 1.864 ; 2.295 ; Rise       ; clock_50                   ;
;  key[1]   ; clock_50                   ; 1.553 ; 1.954 ; Rise       ; clock_50                   ;
;  key[2]   ; clock_50                   ; 2.008 ; 2.399 ; Rise       ; clock_50                   ;
;  key[3]   ; clock_50                   ; 1.633 ; 2.022 ; Rise       ; clock_50                   ;
; sw[*]     ; clock_50                   ; 2.872 ; 3.260 ; Rise       ; clock_50                   ;
;  sw[0]    ; clock_50                   ; 2.872 ; 3.260 ; Rise       ; clock_50                   ;
;  sw[1]    ; clock_50                   ; 2.826 ; 3.193 ; Rise       ; clock_50                   ;
+-----------+----------------------------+-------+-------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Hold Times                                                                                         ;
+-----------+----------------------------+--------+--------+------------+----------------------------+
; Data Port ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+-----------+----------------------------+--------+--------+------------+----------------------------+
; sw[*]     ; Controle:U1_FSM|state.init ; -0.569 ; -0.898 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[2]    ; Controle:U1_FSM|state.init ; -0.914 ; -1.266 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[3]    ; Controle:U1_FSM|state.init ; -0.786 ; -1.140 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[4]    ; Controle:U1_FSM|state.init ; -0.912 ; -1.276 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[5]    ; Controle:U1_FSM|state.init ; -1.084 ; -1.488 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[6]    ; Controle:U1_FSM|state.init ; -1.097 ; -1.465 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[7]    ; Controle:U1_FSM|state.init ; -0.811 ; -1.124 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[8]    ; Controle:U1_FSM|state.init ; -1.169 ; -1.565 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[9]    ; Controle:U1_FSM|state.init ; -0.569 ; -0.898 ; Rise       ; Controle:U1_FSM|state.init ;
; key[*]    ; clock_50                   ; -1.137 ; -1.532 ; Rise       ; clock_50                   ;
;  key[0]   ; clock_50                   ; -1.175 ; -1.616 ; Rise       ; clock_50                   ;
;  key[1]   ; clock_50                   ; -1.137 ; -1.532 ; Rise       ; clock_50                   ;
;  key[2]   ; clock_50                   ; -1.573 ; -1.958 ; Rise       ; clock_50                   ;
;  key[3]   ; clock_50                   ; -1.213 ; -1.601 ; Rise       ; clock_50                   ;
; sw[*]     ; clock_50                   ; -1.454 ; -1.797 ; Rise       ; clock_50                   ;
;  sw[0]    ; clock_50                   ; -2.121 ; -2.511 ; Rise       ; clock_50                   ;
;  sw[1]    ; clock_50                   ; -1.454 ; -1.797 ; Rise       ; clock_50                   ;
+-----------+----------------------------+--------+--------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+
; hex4[*]   ; Controle:U1_FSM|state.init      ; 7.415  ; 7.317  ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[0]  ; Controle:U1_FSM|state.init      ; 7.132  ; 7.077  ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[2]  ; Controle:U1_FSM|state.init      ; 7.296  ; 7.198  ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[3]  ; Controle:U1_FSM|state.init      ; 7.028  ; 6.999  ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[4]  ; Controle:U1_FSM|state.init      ; 7.415  ; 7.317  ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[5]  ; Controle:U1_FSM|state.init      ; 7.017  ; 6.926  ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[6]  ; Controle:U1_FSM|state.init      ; 6.942  ; 7.004  ; Rise       ; Controle:U1_FSM|state.init      ;
; ledr[*]   ; Controle:U1_FSM|state.play_FPGA ; 6.365  ; 6.246  ; Fall       ; Controle:U1_FSM|state.play_FPGA ;
;  ledr[4]  ; Controle:U1_FSM|state.play_FPGA ; 5.681  ; 5.630  ; Fall       ; Controle:U1_FSM|state.play_FPGA ;
;  ledr[5]  ; Controle:U1_FSM|state.play_FPGA ; 6.365  ; 6.246  ; Fall       ; Controle:U1_FSM|state.play_FPGA ;
;  ledr[6]  ; Controle:U1_FSM|state.play_FPGA ; 6.287  ; 6.212  ; Fall       ; Controle:U1_FSM|state.play_FPGA ;
;  ledr[7]  ; Controle:U1_FSM|state.play_FPGA ; 5.556  ; 5.495  ; Fall       ; Controle:U1_FSM|state.play_FPGA ;
; hex0[*]   ; clock_50                        ; 9.721  ; 9.865  ; Rise       ; clock_50                        ;
;  hex0[0]  ; clock_50                        ; 9.721  ; 9.865  ; Rise       ; clock_50                        ;
;  hex0[1]  ; clock_50                        ; 8.460  ; 8.499  ; Rise       ; clock_50                        ;
;  hex0[2]  ; clock_50                        ; 8.178  ; 8.217  ; Rise       ; clock_50                        ;
;  hex0[3]  ; clock_50                        ; 8.475  ; 8.509  ; Rise       ; clock_50                        ;
;  hex0[4]  ; clock_50                        ; 8.123  ; 8.161  ; Rise       ; clock_50                        ;
;  hex0[5]  ; clock_50                        ; 8.391  ; 8.460  ; Rise       ; clock_50                        ;
;  hex0[6]  ; clock_50                        ; 8.239  ; 8.091  ; Rise       ; clock_50                        ;
; hex1[*]   ; clock_50                        ; 7.119  ; 7.113  ; Rise       ; clock_50                        ;
;  hex1[0]  ; clock_50                        ; 7.119  ; 7.113  ; Rise       ; clock_50                        ;
;  hex1[1]  ; clock_50                        ; 6.634  ; 6.635  ; Rise       ; clock_50                        ;
;  hex1[3]  ; clock_50                        ; 6.542  ; 6.508  ; Rise       ; clock_50                        ;
;  hex1[4]  ; clock_50                        ; 6.423  ; 6.429  ; Rise       ; clock_50                        ;
; hex2[*]   ; clock_50                        ; 10.012 ; 10.052 ; Rise       ; clock_50                        ;
;  hex2[0]  ; clock_50                        ; 8.250  ; 8.100  ; Rise       ; clock_50                        ;
;  hex2[1]  ; clock_50                        ; 8.560  ; 8.408  ; Rise       ; clock_50                        ;
;  hex2[2]  ; clock_50                        ; 8.857  ; 8.706  ; Rise       ; clock_50                        ;
;  hex2[3]  ; clock_50                        ; 8.430  ; 8.299  ; Rise       ; clock_50                        ;
;  hex2[4]  ; clock_50                        ; 8.957  ; 8.815  ; Rise       ; clock_50                        ;
;  hex2[5]  ; clock_50                        ; 10.012 ; 10.052 ; Rise       ; clock_50                        ;
;  hex2[6]  ; clock_50                        ; 8.670  ; 8.705  ; Rise       ; clock_50                        ;
; hex3[*]   ; clock_50                        ; 9.243  ; 9.243  ; Rise       ; clock_50                        ;
;  hex3[2]  ; clock_50                        ; 9.037  ; 9.033  ; Rise       ; clock_50                        ;
;  hex3[4]  ; clock_50                        ; 9.046  ; 9.048  ; Rise       ; clock_50                        ;
;  hex3[5]  ; clock_50                        ; 9.243  ; 9.243  ; Rise       ; clock_50                        ;
;  hex3[6]  ; clock_50                        ; 6.655  ; 6.654  ; Rise       ; clock_50                        ;
; hex4[*]   ; clock_50                        ; 8.886  ; 8.805  ; Rise       ; clock_50                        ;
;  hex4[0]  ; clock_50                        ; 8.394  ; 8.274  ; Rise       ; clock_50                        ;
;  hex4[1]  ; clock_50                        ; 6.213  ; 6.257  ; Rise       ; clock_50                        ;
;  hex4[2]  ; clock_50                        ; 8.886  ; 8.805  ; Rise       ; clock_50                        ;
;  hex4[3]  ; clock_50                        ; 8.638  ; 8.533  ; Rise       ; clock_50                        ;
;  hex4[4]  ; clock_50                        ; 8.670  ; 8.573  ; Rise       ; clock_50                        ;
;  hex4[5]  ; clock_50                        ; 8.556  ; 8.539  ; Rise       ; clock_50                        ;
;  hex4[6]  ; clock_50                        ; 8.274  ; 8.276  ; Rise       ; clock_50                        ;
; hex5[*]   ; clock_50                        ; 9.087  ; 9.087  ; Rise       ; clock_50                        ;
;  hex5[0]  ; clock_50                        ; 6.312  ; 6.326  ; Rise       ; clock_50                        ;
;  hex5[2]  ; clock_50                        ; 8.874  ; 8.883  ; Rise       ; clock_50                        ;
;  hex5[3]  ; clock_50                        ; 9.087  ; 9.087  ; Rise       ; clock_50                        ;
;  hex5[4]  ; clock_50                        ; 9.002  ; 8.963  ; Rise       ; clock_50                        ;
;  hex5[6]  ; clock_50                        ; 6.648  ; 6.696  ; Rise       ; clock_50                        ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+
; Data Port ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+
; hex4[*]   ; Controle:U1_FSM|state.init      ; 6.270 ; 6.260 ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[0]  ; Controle:U1_FSM|state.init      ; 6.392 ; 6.311 ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[2]  ; Controle:U1_FSM|state.init      ; 6.565 ; 6.524 ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[3]  ; Controle:U1_FSM|state.init      ; 6.369 ; 6.303 ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[4]  ; Controle:U1_FSM|state.init      ; 7.187 ; 7.081 ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[5]  ; Controle:U1_FSM|state.init      ; 6.270 ; 6.260 ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[6]  ; Controle:U1_FSM|state.init      ; 6.729 ; 6.800 ; Rise       ; Controle:U1_FSM|state.init      ;
; ledr[*]   ; Controle:U1_FSM|state.play_FPGA ; 5.416 ; 5.355 ; Fall       ; Controle:U1_FSM|state.play_FPGA ;
;  ledr[4]  ; Controle:U1_FSM|state.play_FPGA ; 5.502 ; 5.451 ; Fall       ; Controle:U1_FSM|state.play_FPGA ;
;  ledr[5]  ; Controle:U1_FSM|state.play_FPGA ; 6.195 ; 6.078 ; Fall       ; Controle:U1_FSM|state.play_FPGA ;
;  ledr[6]  ; Controle:U1_FSM|state.play_FPGA ; 6.124 ; 6.051 ; Fall       ; Controle:U1_FSM|state.play_FPGA ;
;  ledr[7]  ; Controle:U1_FSM|state.play_FPGA ; 5.416 ; 5.355 ; Fall       ; Controle:U1_FSM|state.play_FPGA ;
; hex0[*]   ; clock_50                        ; 6.426 ; 6.319 ; Rise       ; clock_50                        ;
;  hex0[0]  ; clock_50                        ; 8.133 ; 8.186 ; Rise       ; clock_50                        ;
;  hex0[1]  ; clock_50                        ; 6.709 ; 6.636 ; Rise       ; clock_50                        ;
;  hex0[2]  ; clock_50                        ; 6.602 ; 6.608 ; Rise       ; clock_50                        ;
;  hex0[3]  ; clock_50                        ; 6.726 ; 6.648 ; Rise       ; clock_50                        ;
;  hex0[4]  ; clock_50                        ; 6.426 ; 6.319 ; Rise       ; clock_50                        ;
;  hex0[5]  ; clock_50                        ; 6.654 ; 6.611 ; Rise       ; clock_50                        ;
;  hex0[6]  ; clock_50                        ; 6.431 ; 6.358 ; Rise       ; clock_50                        ;
; hex1[*]   ; clock_50                        ; 6.277 ; 6.283 ; Rise       ; clock_50                        ;
;  hex1[0]  ; clock_50                        ; 6.945 ; 6.940 ; Rise       ; clock_50                        ;
;  hex1[1]  ; clock_50                        ; 6.479 ; 6.480 ; Rise       ; clock_50                        ;
;  hex1[3]  ; clock_50                        ; 6.386 ; 6.351 ; Rise       ; clock_50                        ;
;  hex1[4]  ; clock_50                        ; 6.277 ; 6.283 ; Rise       ; clock_50                        ;
; hex2[*]   ; clock_50                        ; 6.160 ; 6.054 ; Rise       ; clock_50                        ;
;  hex2[0]  ; clock_50                        ; 6.562 ; 6.470 ; Rise       ; clock_50                        ;
;  hex2[1]  ; clock_50                        ; 6.868 ; 6.852 ; Rise       ; clock_50                        ;
;  hex2[2]  ; clock_50                        ; 6.557 ; 6.502 ; Rise       ; clock_50                        ;
;  hex2[3]  ; clock_50                        ; 6.160 ; 6.054 ; Rise       ; clock_50                        ;
;  hex2[4]  ; clock_50                        ; 6.673 ; 6.561 ; Rise       ; clock_50                        ;
;  hex2[5]  ; clock_50                        ; 7.673 ; 7.779 ; Rise       ; clock_50                        ;
;  hex2[6]  ; clock_50                        ; 8.155 ; 8.236 ; Rise       ; clock_50                        ;
; hex3[*]   ; clock_50                        ; 6.500 ; 6.499 ; Rise       ; clock_50                        ;
;  hex3[2]  ; clock_50                        ; 6.808 ; 6.667 ; Rise       ; clock_50                        ;
;  hex3[4]  ; clock_50                        ; 6.679 ; 6.819 ; Rise       ; clock_50                        ;
;  hex3[5]  ; clock_50                        ; 6.870 ; 7.007 ; Rise       ; clock_50                        ;
;  hex3[6]  ; clock_50                        ; 6.500 ; 6.499 ; Rise       ; clock_50                        ;
; hex4[*]   ; clock_50                        ; 6.070 ; 6.115 ; Rise       ; clock_50                        ;
;  hex4[0]  ; clock_50                        ; 8.170 ; 8.053 ; Rise       ; clock_50                        ;
;  hex4[1]  ; clock_50                        ; 6.070 ; 6.115 ; Rise       ; clock_50                        ;
;  hex4[2]  ; clock_50                        ; 6.518 ; 6.429 ; Rise       ; clock_50                        ;
;  hex4[3]  ; clock_50                        ; 6.279 ; 6.212 ; Rise       ; clock_50                        ;
;  hex4[4]  ; clock_50                        ; 6.765 ; 6.646 ; Rise       ; clock_50                        ;
;  hex4[5]  ; clock_50                        ; 6.224 ; 6.167 ; Rise       ; clock_50                        ;
;  hex4[6]  ; clock_50                        ; 8.054 ; 8.057 ; Rise       ; clock_50                        ;
; hex5[*]   ; clock_50                        ; 6.169 ; 6.184 ; Rise       ; clock_50                        ;
;  hex5[0]  ; clock_50                        ; 6.169 ; 6.184 ; Rise       ; clock_50                        ;
;  hex5[2]  ; clock_50                        ; 6.576 ; 6.511 ; Rise       ; clock_50                        ;
;  hex5[3]  ; clock_50                        ; 6.858 ; 6.721 ; Rise       ; clock_50                        ;
;  hex5[4]  ; clock_50                        ; 6.630 ; 6.665 ; Rise       ; clock_50                        ;
;  hex5[6]  ; clock_50                        ; 6.485 ; 6.533 ; Rise       ; clock_50                        ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; key[0]     ; ledr[0]     ; 5.493 ;    ;    ; 5.736 ;
; key[1]     ; ledr[1]     ; 5.321 ;    ;    ; 5.665 ;
; key[2]     ; ledr[2]     ; 5.406 ;    ;    ; 5.651 ;
; key[3]     ; ledr[3]     ; 5.457 ;    ;    ; 5.710 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; key[0]     ; ledr[0]     ; 5.380 ;    ;    ; 5.618 ;
; key[1]     ; ledr[1]     ; 5.214 ;    ;    ; 5.549 ;
; key[2]     ; ledr[2]     ; 5.295 ;    ;    ; 5.535 ;
; key[3]     ; ledr[3]     ; 5.343 ;    ;    ; 5.590 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                       ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clock_50                        ; -1.831 ; -10.841       ;
; Controle:U1_FSM|state.play_FPGA ; -1.261 ; -10.744       ;
; Controle:U1_FSM|state.play_user ; -0.224 ; -0.918        ;
; Controle:U1_FSM|state.init      ; -0.077 ; -0.304        ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                        ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clock_50                        ; -0.221 ; -1.039        ;
; Controle:U1_FSM|state.init      ; 0.038  ; 0.000         ;
; Controle:U1_FSM|state.play_user ; 0.063  ; 0.000         ;
; Controle:U1_FSM|state.play_FPGA ; 0.123  ; 0.000         ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                    ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; Controle:U1_FSM|state.play_FPGA ; -0.854 ; -2.612        ;
; Controle:U1_FSM|state.play_user ; -0.604 ; -25.940       ;
; clock_50                        ; -0.208 ; -1.223        ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                     ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; Controle:U1_FSM|state.play_user ; -0.984 ; -57.055       ;
; Controle:U1_FSM|state.play_FPGA ; -0.795 ; -2.823        ;
; clock_50                        ; -0.288 ; -2.173        ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary         ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clock_50                        ; -3.000 ; -34.395       ;
; Controle:U1_FSM|state.play_user ; 0.328  ; 0.000         ;
; Controle:U1_FSM|state.play_FPGA ; 0.344  ; 0.000         ;
; Controle:U1_FSM|state.init      ; 0.428  ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_50'                                                                                                                                    ;
+--------+--------------------------------------+----------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                          ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -1.831 ; Datapath:U0_DP|Reg_user:R_USER|q[50] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.829     ; 1.479      ;
; -1.829 ; Datapath:U0_DP|Reg_user:R_USER|q[53] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.682     ; 1.624      ;
; -1.827 ; Datapath:U0_DP|Reg_user:R_USER|q[51] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.831     ; 1.473      ;
; -1.825 ; Datapath:U0_DP|Reg_user:R_USER|q[50] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.829     ; 1.473      ;
; -1.823 ; Datapath:U0_DP|Reg_user:R_USER|q[53] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.682     ; 1.618      ;
; -1.821 ; Datapath:U0_DP|Reg_user:R_USER|q[51] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.831     ; 1.467      ;
; -1.790 ; Datapath:U0_DP|Reg_user:R_USER|q[21] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.698     ; 1.569      ;
; -1.784 ; Datapath:U0_DP|Reg_user:R_USER|q[21] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.698     ; 1.563      ;
; -1.759 ; Datapath:U0_DP|Reg_user:R_USER|q[29] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.772     ; 1.464      ;
; -1.757 ; Datapath:U0_DP|Reg_user:R_USER|q[28] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.771     ; 1.463      ;
; -1.753 ; Datapath:U0_DP|Reg_user:R_USER|q[29] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.772     ; 1.458      ;
; -1.751 ; Datapath:U0_DP|Reg_user:R_USER|q[60] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.755     ; 1.473      ;
; -1.751 ; Datapath:U0_DP|Reg_user:R_USER|q[28] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.771     ; 1.457      ;
; -1.749 ; Datapath:U0_DP|Reg_user:R_USER|q[61] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.756     ; 1.470      ;
; -1.747 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[54] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_FPGA ; clock_50    ; 0.500        ; -0.223     ; 2.001      ;
; -1.745 ; Datapath:U0_DP|Reg_user:R_USER|q[60] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.755     ; 1.467      ;
; -1.743 ; Datapath:U0_DP|Reg_user:R_USER|q[61] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.756     ; 1.464      ;
; -1.741 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[54] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_FPGA ; clock_50    ; 0.500        ; -0.223     ; 1.995      ;
; -1.734 ; Datapath:U0_DP|Reg_user:R_USER|q[11] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.702     ; 1.509      ;
; -1.732 ; Datapath:U0_DP|Reg_user:R_USER|q[34] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.682     ; 1.527      ;
; -1.729 ; Datapath:U0_DP|Reg_user:R_USER|q[57] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.681     ; 1.525      ;
; -1.728 ; Datapath:U0_DP|Reg_user:R_USER|q[11] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.702     ; 1.503      ;
; -1.726 ; Datapath:U0_DP|Reg_user:R_USER|q[34] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.682     ; 1.521      ;
; -1.724 ; Datapath:U0_DP|Reg_user:R_USER|q[20] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.698     ; 1.503      ;
; -1.723 ; Datapath:U0_DP|Reg_user:R_USER|q[57] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.681     ; 1.519      ;
; -1.721 ; Datapath:U0_DP|Reg_user:R_USER|q[59] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.702     ; 1.496      ;
; -1.718 ; Datapath:U0_DP|Reg_user:R_USER|q[20] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.698     ; 1.497      ;
; -1.715 ; Datapath:U0_DP|Reg_user:R_USER|q[59] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.702     ; 1.490      ;
; -1.715 ; Datapath:U0_DP|Reg_user:R_USER|q[58] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.701     ; 1.491      ;
; -1.711 ; Datapath:U0_DP|Reg_user:R_USER|q[42] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.758     ; 1.430      ;
; -1.709 ; Datapath:U0_DP|Reg_user:R_USER|q[58] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.701     ; 1.485      ;
; -1.708 ; Datapath:U0_DP|Reg_user:R_USER|q[8]  ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.699     ; 1.486      ;
; -1.705 ; Datapath:U0_DP|Reg_user:R_USER|q[42] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.758     ; 1.424      ;
; -1.702 ; Datapath:U0_DP|Reg_user:R_USER|q[8]  ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.699     ; 1.480      ;
; -1.697 ; Datapath:U0_DP|Reg_user:R_USER|q[7]  ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.756     ; 1.418      ;
; -1.696 ; Datapath:U0_DP|Reg_user:R_USER|q[12] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.699     ; 1.474      ;
; -1.694 ; Datapath:U0_DP|Reg_user:R_USER|q[44] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.700     ; 1.471      ;
; -1.691 ; Datapath:U0_DP|Reg_user:R_USER|q[7]  ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.756     ; 1.412      ;
; -1.690 ; Datapath:U0_DP|Reg_user:R_USER|q[12] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.699     ; 1.468      ;
; -1.688 ; Datapath:U0_DP|Reg_user:R_USER|q[44] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.700     ; 1.465      ;
; -1.685 ; Datapath:U0_DP|Reg_user:R_USER|q[31] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.813     ; 1.349      ;
; -1.684 ; Datapath:U0_DP|Reg_user:R_USER|q[24] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.695     ; 1.466      ;
; -1.679 ; Datapath:U0_DP|Reg_user:R_USER|q[52] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.756     ; 1.400      ;
; -1.679 ; Datapath:U0_DP|Reg_user:R_USER|q[31] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.813     ; 1.343      ;
; -1.678 ; Datapath:U0_DP|Reg_user:R_USER|q[24] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.695     ; 1.460      ;
; -1.678 ; Datapath:U0_DP|Reg_user:R_USER|q[45] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.699     ; 1.456      ;
; -1.677 ; Datapath:U0_DP|Reg_user:R_USER|q[47] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.832     ; 1.322      ;
; -1.673 ; Datapath:U0_DP|Reg_user:R_USER|q[52] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.756     ; 1.394      ;
; -1.672 ; Datapath:U0_DP|Reg_user:R_USER|q[45] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.699     ; 1.450      ;
; -1.671 ; Datapath:U0_DP|Reg_user:R_USER|q[47] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.832     ; 1.316      ;
; -1.666 ; Datapath:U0_DP|Reg_user:R_USER|q[38] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.682     ; 1.461      ;
; -1.665 ; Datapath:U0_DP|Reg_user:R_USER|q[63] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.765     ; 1.377      ;
; -1.663 ; Datapath:U0_DP|Reg_user:R_USER|q[48] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.768     ; 1.372      ;
; -1.663 ; Datapath:U0_DP|Reg_user:R_USER|q[39] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.679     ; 1.461      ;
; -1.662 ; Datapath:U0_DP|Reg_user:R_USER|q[55] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.699     ; 1.440      ;
; -1.660 ; Datapath:U0_DP|Reg_user:R_USER|q[38] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.682     ; 1.455      ;
; -1.659 ; Datapath:U0_DP|Reg_user:R_USER|q[63] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.765     ; 1.371      ;
; -1.659 ; Datapath:U0_DP|Reg_user:R_USER|q[56] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.682     ; 1.454      ;
; -1.657 ; Datapath:U0_DP|Reg_user:R_USER|q[48] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.768     ; 1.366      ;
; -1.657 ; Datapath:U0_DP|Reg_user:R_USER|q[35] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.681     ; 1.453      ;
; -1.657 ; Datapath:U0_DP|Reg_user:R_USER|q[39] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.679     ; 1.455      ;
; -1.656 ; Datapath:U0_DP|Reg_user:R_USER|q[55] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.699     ; 1.434      ;
; -1.653 ; Datapath:U0_DP|Reg_user:R_USER|q[56] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.682     ; 1.448      ;
; -1.651 ; Datapath:U0_DP|Reg_user:R_USER|q[14] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.702     ; 1.426      ;
; -1.651 ; Datapath:U0_DP|Reg_user:R_USER|q[35] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.681     ; 1.447      ;
; -1.645 ; Datapath:U0_DP|Reg_user:R_USER|q[14] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.702     ; 1.420      ;
; -1.643 ; Datapath:U0_DP|Reg_user:R_USER|q[16] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.759     ; 1.361      ;
; -1.639 ; Datapath:U0_DP|Reg_user:R_USER|q[37] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.767     ; 1.349      ;
; -1.638 ; Datapath:U0_DP|Reg_user:R_USER|q[15] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.700     ; 1.415      ;
; -1.637 ; Datapath:U0_DP|Reg_user:R_USER|q[16] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.759     ; 1.355      ;
; -1.637 ; Datapath:U0_DP|Reg_user:R_USER|q[6]  ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.696     ; 1.418      ;
; -1.633 ; Datapath:U0_DP|Reg_user:R_USER|q[37] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.767     ; 1.343      ;
; -1.632 ; Datapath:U0_DP|Reg_user:R_USER|q[43] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.760     ; 1.349      ;
; -1.632 ; Datapath:U0_DP|Reg_user:R_USER|q[15] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.700     ; 1.409      ;
; -1.631 ; Datapath:U0_DP|Reg_user:R_USER|q[6]  ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.696     ; 1.412      ;
; -1.627 ; Datapath:U0_DP|Reg_user:R_USER|q[33] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.697     ; 1.407      ;
; -1.626 ; Datapath:U0_DP|Reg_user:R_USER|q[43] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.760     ; 1.343      ;
; -1.624 ; Datapath:U0_DP|Reg_user:R_USER|q[3]  ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.693     ; 1.408      ;
; -1.621 ; Datapath:U0_DP|Reg_user:R_USER|q[33] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.697     ; 1.401      ;
; -1.619 ; Datapath:U0_DP|Reg_user:R_USER|q[32] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.769     ; 1.327      ;
; -1.618 ; Datapath:U0_DP|Reg_user:R_USER|q[3]  ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.693     ; 1.402      ;
; -1.613 ; Datapath:U0_DP|Reg_user:R_USER|q[32] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.769     ; 1.321      ;
; -1.611 ; Datapath:U0_DP|Reg_user:R_USER|q[13] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.696     ; 1.392      ;
; -1.608 ; Datapath:U0_DP|Reg_user:R_USER|q[25] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.694     ; 1.391      ;
; -1.608 ; Datapath:U0_DP|Reg_user:R_USER|q[49] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.701     ; 1.384      ;
; -1.605 ; Datapath:U0_DP|Reg_user:R_USER|q[40] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.702     ; 1.380      ;
; -1.605 ; Datapath:U0_DP|Reg_user:R_USER|q[13] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.696     ; 1.386      ;
; -1.602 ; Datapath:U0_DP|Reg_user:R_USER|q[25] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.694     ; 1.385      ;
; -1.602 ; Datapath:U0_DP|Reg_user:R_USER|q[49] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.701     ; 1.378      ;
; -1.599 ; Datapath:U0_DP|Reg_user:R_USER|q[40] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.702     ; 1.374      ;
; -1.584 ; Datapath:U0_DP|Reg_user:R_USER|q[17] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.697     ; 1.364      ;
; -1.584 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[60] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_FPGA ; clock_50    ; 0.500        ; -0.372     ; 1.689      ;
; -1.582 ; Datapath:U0_DP|Reg_user:R_USER|q[46] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.810     ; 1.249      ;
; -1.578 ; Datapath:U0_DP|Reg_user:R_USER|q[30] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.682     ; 1.373      ;
; -1.578 ; Datapath:U0_DP|Reg_user:R_USER|q[17] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.697     ; 1.358      ;
; -1.578 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[60] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_FPGA ; clock_50    ; 0.500        ; -0.372     ; 1.683      ;
; -1.576 ; Datapath:U0_DP|Reg_user:R_USER|q[46] ; Controle:U1_FSM|state.result     ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.810     ; 1.243      ;
; -1.575 ; Datapath:U0_DP|Reg_user:R_USER|q[18] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.765     ; 1.287      ;
; -1.574 ; Datapath:U0_DP|Reg_user:R_USER|q[62] ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.763     ; 1.288      ;
; -1.573 ; Datapath:U0_DP|Reg_user:R_USER|q[0]  ; Controle:U1_FSM|state.next_round ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.500        ; -0.757     ; 1.293      ;
+--------+--------------------------------------+----------------------------------+---------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Controle:U1_FSM|state.play_FPGA'                                                                                                                                                 ;
+--------+--------------------------------------------+--------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.261 ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[4]  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[63]       ; Controle:U1_FSM|state.init      ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; -0.381     ; 0.789      ;
; -1.225 ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[4]  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[62]       ; Controle:U1_FSM|state.init      ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; -0.392     ; 0.759      ;
; -1.211 ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[4]  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[60]       ; Controle:U1_FSM|state.init      ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; -0.337     ; 0.783      ;
; -1.189 ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[5]  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[63]       ; Controle:U1_FSM|state.init      ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; -0.381     ; 0.717      ;
; -1.182 ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[5]  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[62]       ; Controle:U1_FSM|state.init      ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; -0.392     ; 0.716      ;
; -1.137 ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[5]  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[60]       ; Controle:U1_FSM|state.init      ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; -0.337     ; 0.709      ;
; -1.085 ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[4]  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[61]       ; Controle:U1_FSM|state.init      ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; -0.379     ; 0.692      ;
; -1.046 ; Datapath:U0_DP|Counter_round:CR|round[1]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.199      ; 1.012      ;
; -1.043 ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[5]  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[61]       ; Controle:U1_FSM|state.init      ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; -0.379     ; 0.650      ;
; -0.965 ; Datapath:U0_DP|Counter_round:CR|round[1]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.260      ; 1.043      ;
; -0.965 ; Datapath:U0_DP|Counter_round:CR|round[3]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.199      ; 0.931      ;
; -0.944 ; Datapath:U0_DP|Counter_round:CR|round[1]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.260      ; 1.065      ;
; -0.931 ; Datapath:U0_DP|Counter_round:CR|round[3]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.260      ; 1.009      ;
; -0.913 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[63]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.099     ; 1.223      ;
; -0.885 ; Datapath:U0_DP|Counter_round:CR|round[3]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.260      ; 1.006      ;
; -0.856 ; Datapath:U0_DP|Counter_round:CR|round[0]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.199      ; 0.822      ;
; -0.851 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[62]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.046     ; 1.231      ;
; -0.846 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[60]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.055     ; 1.200      ;
; -0.842 ; Datapath:U0_DP|Counter_round:CR|round[1]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.199      ; 1.007      ;
; -0.837 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[62]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.110     ; 1.153      ;
; -0.824 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[60]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.055     ; 1.178      ;
; -0.809 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[62]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.046     ; 1.189      ;
; -0.806 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[63]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.035     ; 1.180      ;
; -0.782 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[60]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 0.009      ; 1.200      ;
; -0.775 ; Datapath:U0_DP|Counter_round:CR|round[0]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.260      ; 0.853      ;
; -0.769 ; Datapath:U0_DP|Counter_round:CR|round[3]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.199      ; 0.934      ;
; -0.769 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[61]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.097     ; 1.158      ;
; -0.760 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[60]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 0.009      ; 1.178      ;
; -0.754 ; Datapath:U0_DP|Counter_round:CR|round[0]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.260      ; 0.875      ;
; -0.750 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[63]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.035     ; 1.124      ;
; -0.748 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[63]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.099     ; 1.058      ;
; -0.739 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[62]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.110     ; 1.055      ;
; -0.732 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.091     ; 0.918      ;
; -0.723 ; Datapath:U0_DP|Counter_round:CR|round[2]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.199      ; 0.689      ;
; -0.666 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[61]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.033     ; 1.119      ;
; -0.662 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.030     ; 0.960      ;
; -0.659 ; Datapath:U0_DP|Counter_round:CR|round[2]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.260      ; 0.737      ;
; -0.652 ; Datapath:U0_DP|Counter_round:CR|round[0]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.199      ; 0.817      ;
; -0.647 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[61]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.097     ; 1.036      ;
; -0.634 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[61]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.033     ; 1.087      ;
; -0.630 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.030     ; 0.971      ;
; -0.616 ; Datapath:U0_DP|Counter_round:CR|round[2]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.260      ; 0.737      ;
; -0.592 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.030     ; 0.890      ;
; -0.566 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.091     ; 0.752      ;
; -0.528 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.091     ; 0.913      ;
; -0.513 ; Datapath:U0_DP|Counter_round:CR|round[2]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.199      ; 0.678      ;
; -0.488 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[23]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[19]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.110     ; 0.874      ;
; -0.487 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.027     ; 0.737      ;
; -0.473 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.030     ; 0.814      ;
; -0.467 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[45]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[41]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.120     ; 0.906      ;
; -0.456 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 0.034      ; 0.818      ;
; -0.385 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 0.034      ; 0.790      ;
; -0.357 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.091     ; 0.742      ;
; -0.351 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.027     ; 0.601      ;
; -0.347 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.027     ; 0.796      ;
; -0.294 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 0.034      ; 0.656      ;
; -0.283 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.027     ; 0.732      ;
; -0.255 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[11]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[7]        ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.132     ; 0.771      ;
; -0.251 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[62]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[58]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.097     ; 0.707      ;
; -0.248 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 0.034      ; 0.653      ;
; -0.195 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[60]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[56]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.065     ; 0.624      ;
; -0.138 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[22]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[18]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.018     ; 0.614      ;
; -0.136 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[61]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[57]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 0.000      ; 0.628      ;
; -0.075 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[10]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[6]        ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.133     ; 0.593      ;
; -0.058 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[63]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[59]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.107     ; 0.599      ;
; -0.058 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[48]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[44]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.115     ; 0.597      ;
; -0.026 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[54]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[50]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.006     ; 0.591      ;
; -0.013 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[34]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[30]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 0.053      ; 0.562      ;
; -0.005 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[35]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[31]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 0.051      ; 0.550      ;
; 0.030  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[36]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[32]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.015     ; 0.508      ;
; 0.046  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[37]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[33]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.014     ; 0.591      ;
; 0.047  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[27]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[23]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.039     ; 0.352      ;
; 0.052  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[25]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[21]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.029     ; 0.469      ;
; 0.065  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[55]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[51]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.007     ; 0.580      ;
; 0.093  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[43]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[39]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.024     ; 0.535      ;
; 0.097  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[41]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[37]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.037     ; 0.416      ;
; 0.099  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[24]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[20]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.026     ; 0.526      ;
; 0.102  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[32]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[28]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.023     ; 0.432      ;
; 0.104  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[26]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[22]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.123     ; 0.262      ;
; 0.109  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[42]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[38]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.021     ; 0.522      ;
; 0.119  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[19]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[15]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.033     ; 0.340      ;
; 0.125  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[15]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[11]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.026     ; 0.342      ;
; 0.129  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[52]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[48]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.095     ; 0.262      ;
; 0.133  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[14]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[10]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.094     ; 0.272      ;
; 0.135  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[53]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[49]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.092     ; 0.264      ;
; 0.171  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[56]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[52]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 0.013      ; 0.256      ;
; 0.179  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[18]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[14]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 0.014      ; 0.256      ;
; 0.182  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[29]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[25]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.028     ; 0.261      ;
; 0.187  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[31]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[27]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 0.017      ; 0.256      ;
; 0.191  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[30]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[26]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 0.031      ; 0.355      ;
; 0.192  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[17]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[13]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.016     ; 0.342      ;
; 0.195  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[50]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[46]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.025     ; 0.337      ;
; 0.197  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[7]        ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[3]        ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.021     ; 0.265      ;
; 0.205  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[28]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[24]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.027     ; 0.324      ;
; 0.205  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[21]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[17]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.022     ; 0.327      ;
; 0.205  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[5]        ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[1]        ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.027     ; 0.329      ;
; 0.207  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[44]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[40]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.041     ; 0.403      ;
; 0.215  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[12]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[8]        ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.012     ; 0.424      ;
; 0.217  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[58]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[54]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.022     ; 0.321      ;
; 0.224  ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[46]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[42]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; -0.026     ; 0.319      ;
+--------+--------------------------------------------+--------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Controle:U1_FSM|state.play_user'                                                                                                                                                   ;
+--------+----------------------------------------------------+--------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                              ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+--------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.224 ; Datapath:U0_DP|Reg_user:R_USER|q[23]               ; Datapath:U0_DP|Reg_user:R_USER|q[19] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.025     ; 0.481      ;
; -0.154 ; Datapath:U0_DP|Reg_user:R_USER|q[53]               ; Datapath:U0_DP|Reg_user:R_USER|q[49] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.006     ; 0.502      ;
; -0.103 ; Datapath:U0_DP|Reg_user:R_USER|q[24]               ; Datapath:U0_DP|Reg_user:R_USER|q[20] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.023     ; 0.440      ;
; -0.092 ; Datapath:U0_DP|Reg_user:R_USER|q[25]               ; Datapath:U0_DP|Reg_user:R_USER|q[21] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.021     ; 0.450      ;
; -0.090 ; Datapath:U0_DP|Reg_user:R_USER|q[10]               ; Datapath:U0_DP|Reg_user:R_USER|q[6]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.028     ; 0.526      ;
; -0.067 ; Datapath:U0_DP|Reg_user:R_USER|q[54]               ; Datapath:U0_DP|Reg_user:R_USER|q[50] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; 0.098      ; 0.517      ;
; -0.061 ; Datapath:U0_DP|Reg_user:R_USER|q[37]               ; Datapath:U0_DP|Reg_user:R_USER|q[33] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.095     ; 0.530      ;
; -0.061 ; Datapath:U0_DP|Reg_user:R_USER|q[4]                ; Datapath:U0_DP|Reg_user:R_USER|q[0]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.030     ; 0.274      ;
; -0.029 ; Datapath:U0_DP|Reg_user:R_USER|q[42]               ; Datapath:U0_DP|Reg_user:R_USER|q[38] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.100     ; 0.490      ;
; -0.027 ; Datapath:U0_DP|Reg_user:R_USER|q[26]               ; Datapath:U0_DP|Reg_user:R_USER|q[22] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.027     ; 0.325      ;
; -0.010 ; Datapath:U0_DP|Reg_user:R_USER|q[46]               ; Datapath:U0_DP|Reg_user:R_USER|q[42] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.080     ; 0.343      ;
; 0.000  ; Datapath:U0_DP|Reg_user:R_USER|q[22]               ; Datapath:U0_DP|Reg_user:R_USER|q[18] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; 0.048      ; 0.472      ;
; 0.004  ; Datapath:U0_DP|ButtonSync:BTN|btn2state.SaidaAtiva ; Datapath:U0_DP|Reg_user:R_USER|q[62] ; clock_50                        ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.684      ; 0.603      ;
; 0.017  ; Datapath:U0_DP|Reg_user:R_USER|q[55]               ; Datapath:U0_DP|Reg_user:R_USER|q[51] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; 0.101      ; 0.506      ;
; 0.019  ; Datapath:U0_DP|Reg_user:R_USER|q[43]               ; Datapath:U0_DP|Reg_user:R_USER|q[39] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.106     ; 0.442      ;
; 0.039  ; Datapath:U0_DP|Reg_user:R_USER|q[13]               ; Datapath:U0_DP|Reg_user:R_USER|q[9]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.043     ; 0.481      ;
; 0.043  ; Datapath:U0_DP|Reg_user:R_USER|q[30]               ; Datapath:U0_DP|Reg_user:R_USER|q[26] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.016     ; 0.420      ;
; 0.053  ; Datapath:U0_DP|ButtonSync:BTN|btn0state.SaidaAtiva ; Datapath:U0_DP|Reg_user:R_USER|q[60] ; clock_50                        ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.676      ; 0.616      ;
; 0.053  ; Datapath:U0_DP|Reg_user:R_USER|q[47]               ; Datapath:U0_DP|Reg_user:R_USER|q[43] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.100     ; 0.338      ;
; 0.057  ; Datapath:U0_DP|Reg_user:R_USER|q[52]               ; Datapath:U0_DP|Reg_user:R_USER|q[48] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.016     ; 0.433      ;
; 0.060  ; Datapath:U0_DP|Reg_user:R_USER|q[61]               ; Datapath:U0_DP|Reg_user:R_USER|q[57] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.100     ; 0.396      ;
; 0.062  ; Datapath:U0_DP|Reg_user:R_USER|q[11]               ; Datapath:U0_DP|Reg_user:R_USER|q[7]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; 0.026      ; 0.464      ;
; 0.076  ; Datapath:U0_DP|Reg_user:R_USER|q[17]               ; Datapath:U0_DP|Reg_user:R_USER|q[13] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.026     ; 0.263      ;
; 0.076  ; Datapath:U0_DP|Reg_user:R_USER|q[44]               ; Datapath:U0_DP|Reg_user:R_USER|q[40] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.023     ; 0.260      ;
; 0.081  ; Datapath:U0_DP|ButtonSync:BTN|btn1state.SaidaAtiva ; Datapath:U0_DP|Reg_user:R_USER|q[61] ; clock_50                        ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.678      ; 0.590      ;
; 0.090  ; Datapath:U0_DP|ButtonSync:BTN|btn3state.SaidaAtiva ; Datapath:U0_DP|Reg_user:R_USER|q[63] ; clock_50                        ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.686      ; 0.592      ;
; 0.103  ; Datapath:U0_DP|Reg_user:R_USER|q[50]               ; Datapath:U0_DP|Reg_user:R_USER|q[46] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.049     ; 0.265      ;
; 0.104  ; Datapath:U0_DP|Reg_user:R_USER|q[36]               ; Datapath:U0_DP|Reg_user:R_USER|q[32] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; 0.039      ; 0.441      ;
; 0.107  ; Datapath:U0_DP|Reg_user:R_USER|q[9]                ; Datapath:U0_DP|Reg_user:R_USER|q[5]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; 0.054      ; 0.451      ;
; 0.128  ; Datapath:U0_DP|Reg_user:R_USER|q[5]                ; Datapath:U0_DP|Reg_user:R_USER|q[1]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.109     ; 0.257      ;
; 0.135  ; Datapath:U0_DP|Reg_user:R_USER|q[51]               ; Datapath:U0_DP|Reg_user:R_USER|q[47] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.030     ; 0.261      ;
; 0.135  ; Datapath:U0_DP|Reg_user:R_USER|q[60]               ; Datapath:U0_DP|Reg_user:R_USER|q[56] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.097     ; 0.327      ;
; 0.143  ; Datapath:U0_DP|Reg_user:R_USER|q[18]               ; Datapath:U0_DP|Reg_user:R_USER|q[14] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.088     ; 0.254      ;
; 0.150  ; Datapath:U0_DP|Reg_user:R_USER|q[16]               ; Datapath:U0_DP|Reg_user:R_USER|q[12] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.085     ; 0.256      ;
; 0.166  ; Datapath:U0_DP|Reg_user:R_USER|q[31]               ; Datapath:U0_DP|Reg_user:R_USER|q[27] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.147     ; 0.254      ;
; 0.169  ; Datapath:U0_DP|Reg_user:R_USER|q[27]               ; Datapath:U0_DP|Reg_user:R_USER|q[23] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; 0.042      ; 0.183      ;
; 0.190  ; Datapath:U0_DP|Reg_user:R_USER|q[6]                ; Datapath:U0_DP|Reg_user:R_USER|q[2]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.025     ; 0.261      ;
; 0.195  ; Datapath:U0_DP|Reg_user:R_USER|q[49]               ; Datapath:U0_DP|Reg_user:R_USER|q[45] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.027     ; 0.263      ;
; 0.197  ; Datapath:U0_DP|Reg_user:R_USER|q[29]               ; Datapath:U0_DP|Reg_user:R_USER|q[25] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.103     ; 0.264      ;
; 0.201  ; Datapath:U0_DP|Reg_user:R_USER|q[28]               ; Datapath:U0_DP|Reg_user:R_USER|q[24] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.101     ; 0.259      ;
; 0.203  ; Datapath:U0_DP|Reg_user:R_USER|q[14]               ; Datapath:U0_DP|Reg_user:R_USER|q[10] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.028     ; 0.256      ;
; 0.203  ; Datapath:U0_DP|Reg_user:R_USER|q[57]               ; Datapath:U0_DP|Reg_user:R_USER|q[53] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.024     ; 0.319      ;
; 0.209  ; Datapath:U0_DP|Reg_user:R_USER|q[39]               ; Datapath:U0_DP|Reg_user:R_USER|q[35] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.023     ; 0.256      ;
; 0.211  ; Datapath:U0_DP|Reg_user:R_USER|q[19]               ; Datapath:U0_DP|Reg_user:R_USER|q[15] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.090     ; 0.264      ;
; 0.211  ; Datapath:U0_DP|Reg_user:R_USER|q[45]               ; Datapath:U0_DP|Reg_user:R_USER|q[41] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.024     ; 0.335      ;
; 0.217  ; Datapath:U0_DP|Reg_user:R_USER|q[62]               ; Datapath:U0_DP|Reg_user:R_USER|q[58] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.088     ; 0.262      ;
; 0.219  ; Datapath:U0_DP|Reg_user:R_USER|q[63]               ; Datapath:U0_DP|Reg_user:R_USER|q[59] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.089     ; 0.255      ;
; 0.220  ; Datapath:U0_DP|Reg_user:R_USER|q[48]               ; Datapath:U0_DP|Reg_user:R_USER|q[44] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.093     ; 0.254      ;
; 0.221  ; Datapath:U0_DP|Reg_user:R_USER|q[7]                ; Datapath:U0_DP|Reg_user:R_USER|q[3]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.088     ; 0.262      ;
; 0.268  ; Datapath:U0_DP|Reg_user:R_USER|q[20]               ; Datapath:U0_DP|Reg_user:R_USER|q[16] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; 0.033      ; 0.271      ;
; 0.274  ; Datapath:U0_DP|Reg_user:R_USER|q[21]               ; Datapath:U0_DP|Reg_user:R_USER|q[17] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.026     ; 0.262      ;
; 0.276  ; Datapath:U0_DP|Reg_user:R_USER|q[15]               ; Datapath:U0_DP|Reg_user:R_USER|q[11] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.024     ; 0.260      ;
; 0.277  ; Datapath:U0_DP|Reg_user:R_USER|q[12]               ; Datapath:U0_DP|Reg_user:R_USER|q[8]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.025     ; 0.260      ;
; 0.278  ; Datapath:U0_DP|Reg_user:R_USER|q[38]               ; Datapath:U0_DP|Reg_user:R_USER|q[34] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.025     ; 0.261      ;
; 0.278  ; Datapath:U0_DP|Reg_user:R_USER|q[59]               ; Datapath:U0_DP|Reg_user:R_USER|q[55] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.028     ; 0.263      ;
; 0.280  ; Datapath:U0_DP|Reg_user:R_USER|q[40]               ; Datapath:U0_DP|Reg_user:R_USER|q[36] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.025     ; 0.260      ;
; 0.281  ; Datapath:U0_DP|Reg_user:R_USER|q[58]               ; Datapath:U0_DP|Reg_user:R_USER|q[54] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.027     ; 0.256      ;
; 0.288  ; Datapath:U0_DP|Reg_user:R_USER|q[56]               ; Datapath:U0_DP|Reg_user:R_USER|q[52] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; 0.046      ; 0.183      ;
; 0.290  ; Datapath:U0_DP|Reg_user:R_USER|q[34]               ; Datapath:U0_DP|Reg_user:R_USER|q[30] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.025     ; 0.256      ;
; 0.291  ; Datapath:U0_DP|Reg_user:R_USER|q[33]               ; Datapath:U0_DP|Reg_user:R_USER|q[29] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; 0.047      ; 0.258      ;
; 0.298  ; Datapath:U0_DP|Reg_user:R_USER|q[32]               ; Datapath:U0_DP|Reg_user:R_USER|q[28] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; -0.026     ; 0.182      ;
; 0.354  ; Datapath:U0_DP|Reg_user:R_USER|q[8]                ; Datapath:U0_DP|Reg_user:R_USER|q[4]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; 0.032      ; 0.188      ;
; 0.358  ; Datapath:U0_DP|Reg_user:R_USER|q[41]               ; Datapath:U0_DP|Reg_user:R_USER|q[37] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; 0.039      ; 0.183      ;
; 0.368  ; Datapath:U0_DP|Reg_user:R_USER|q[35]               ; Datapath:U0_DP|Reg_user:R_USER|q[31] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 1.000        ; 0.102      ; 0.266      ;
+--------+----------------------------------------------------+--------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Controle:U1_FSM|state.init'                                                                                                              ;
+--------+-----------------------------+-------------------------------------------+--------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                   ; Launch Clock ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-------------------------------------------+--------------+----------------------------+--------------+------------+------------+
; -0.077 ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[5] ; clock_50     ; Controle:U1_FSM|state.init ; 1.000        ; 0.398      ; 0.755      ;
; -0.043 ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[1] ; clock_50     ; Controle:U1_FSM|state.init ; 1.000        ; 0.386      ; 0.922      ;
; -0.043 ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[3] ; clock_50     ; Controle:U1_FSM|state.init ; 1.000        ; 0.328      ; 0.924      ;
; -0.040 ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[2] ; clock_50     ; Controle:U1_FSM|state.init ; 1.000        ; 0.327      ; 0.919      ;
; -0.036 ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[7] ; clock_50     ; Controle:U1_FSM|state.init ; 1.000        ; 0.385      ; 0.878      ;
; -0.034 ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[0] ; clock_50     ; Controle:U1_FSM|state.init ; 1.000        ; 0.329      ; 0.916      ;
; -0.031 ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[4] ; clock_50     ; Controle:U1_FSM|state.init ; 1.000        ; 0.398      ; 0.689      ;
; 0.025  ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[6] ; clock_50     ; Controle:U1_FSM|state.init ; 1.000        ; 0.399      ; 0.862      ;
+--------+-----------------------------+-------------------------------------------+--------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_50'                                                                                                                                                                        ;
+--------+-------------------------------------------------------+----------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                            ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+----------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -0.221 ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_user:C_USER|total[3]        ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.000        ; 1.406      ; 1.404      ;
; -0.221 ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_user:C_USER|total[1]        ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.000        ; 1.406      ; 1.404      ;
; -0.221 ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_user:C_USER|total[0]        ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.000        ; 1.406      ; 1.404      ;
; -0.221 ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_user:C_USER|total[2]        ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.000        ; 1.406      ; 1.404      ;
; -0.155 ; Controle:U1_FSM|state.init                            ; Controle:U1_FSM|state.setup                        ; Controle:U1_FSM|state.init      ; clock_50    ; 0.000        ; 1.499      ; 1.563      ;
; 0.034  ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_time:CT|tempo[2]            ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.000        ; 1.406      ; 1.659      ;
; 0.095  ; Controle:U1_FSM|state.play_FPGA                       ; Controle:U1_FSM|state.check                        ; Controle:U1_FSM|state.play_FPGA ; clock_50    ; 0.000        ; 1.400      ; 1.714      ;
; 0.114  ; Controle:U1_FSM|state.play_user                       ; Controle:U1_FSM|state.check                        ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.000        ; 1.400      ; 1.733      ;
; 0.118  ; Controle:U1_FSM|state.play_user                       ; Controle:U1_FSM|state.result                       ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.000        ; 1.405      ; 1.742      ;
; 0.128  ; Controle:U1_FSM|state.play_user                       ; Controle:U1_FSM|state.play_user                    ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.000        ; 1.406      ; 1.753      ;
; 0.146  ; Controle:U1_FSM|state.play_FPGA                       ; Controle:U1_FSM|state.play_FPGA                    ; Controle:U1_FSM|state.play_FPGA ; clock_50    ; 0.000        ; 1.406      ; 1.771      ;
; 0.152  ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_time:CT|tempo[0]            ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.000        ; 1.405      ; 1.776      ;
; 0.153  ; Controle:U1_FSM|state.play_FPGA                       ; Controle:U1_FSM|state.play_user                    ; Controle:U1_FSM|state.play_FPGA ; clock_50    ; 0.000        ; 1.406      ; 1.778      ;
; 0.187  ; Datapath:U0_DP|Counter_time:CT|tempo[1]               ; Datapath:U0_DP|Counter_time:CT|tempo[1]            ; clock_50                        ; clock_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Datapath:U0_DP|Counter_time:CT|tempo[3]               ; Datapath:U0_DP|Counter_time:CT|tempo[3]            ; clock_50                        ; clock_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.188  ; Datapath:U0_DP|Counter_user:C_USER|tc                 ; Datapath:U0_DP|Counter_user:C_USER|tc              ; clock_50                        ; clock_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; Datapath:U0_DP|Counter_user:C_USER|total[3]           ; Datapath:U0_DP|Counter_user:C_USER|total[3]        ; clock_50                        ; clock_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; Datapath:U0_DP|Counter_user:C_USER|total[1]           ; Datapath:U0_DP|Counter_user:C_USER|total[1]        ; clock_50                        ; clock_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; Datapath:U0_DP|Counter_user:C_USER|total[2]           ; Datapath:U0_DP|Counter_user:C_USER|total[2]        ; clock_50                        ; clock_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; Datapath:U0_DP|Counter_round:CR|tc                    ; Datapath:U0_DP|Counter_round:CR|tc                 ; clock_50                        ; clock_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; Datapath:U0_DP|Counter_round:CR|round[3]              ; Datapath:U0_DP|Counter_round:CR|round[3]           ; clock_50                        ; clock_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.195  ; Datapath:U0_DP|Counter_time:CT|tempo[0]               ; Datapath:U0_DP|Counter_time:CT|tempo[0]            ; clock_50                        ; clock_50    ; 0.000        ; 0.035      ; 0.314      ;
; 0.195  ; Datapath:U0_DP|Counter_user:C_USER|total[0]           ; Datapath:U0_DP|Counter_user:C_USER|total[0]        ; clock_50                        ; clock_50    ; 0.000        ; 0.035      ; 0.314      ;
; 0.210  ; Datapath:U0_DP|Counter_time:CT|tempo[3]               ; Datapath:U0_DP|Counter_time:CT|tempo[1]            ; clock_50                        ; clock_50    ; 0.000        ; 0.036      ; 0.330      ;
; 0.234  ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_user:C_USER|tc              ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.000        ; 1.406      ; 1.859      ;
; 0.237  ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_time:CT|tempo[1]            ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.000        ; 1.406      ; 1.862      ;
; 0.237  ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_time:CT|tempo[3]            ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.000        ; 1.406      ; 1.862      ;
; 0.237  ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_time:CT|end_time            ; Controle:U1_FSM|state.play_user ; clock_50    ; 0.000        ; 1.406      ; 1.862      ;
; 0.240  ; Datapath:U0_DP|ButtonSync:BTN|btn1state.EsperaApertar ; Datapath:U0_DP|ButtonSync:BTN|btn1state.SaidaAtiva ; clock_50                        ; clock_50    ; 0.000        ; -0.006     ; 0.318      ;
; 0.267  ; Controle:U1_FSM|state.result                          ; Controle:U1_FSM|state.init                         ; clock_50                        ; clock_50    ; 0.000        ; 0.035      ; 0.386      ;
; 0.306  ; Datapath:U0_DP|ButtonSync:BTN|btn0state.EsperaApertar ; Datapath:U0_DP|ButtonSync:BTN|btn0state.SaidaAtiva ; clock_50                        ; clock_50    ; 0.000        ; -0.006     ; 0.384      ;
; 0.307  ; Datapath:U0_DP|ButtonSync:BTN|btn2state.EsperaApertar ; Datapath:U0_DP|ButtonSync:BTN|btn2state.SaidaAtiva ; clock_50                        ; clock_50    ; 0.000        ; -0.006     ; 0.385      ;
; 0.315  ; Datapath:U0_DP|Counter_user:C_USER|total[0]           ; Datapath:U0_DP|Counter_user:C_USER|total[1]        ; clock_50                        ; clock_50    ; 0.000        ; 0.035      ; 0.434      ;
; 0.366  ; Datapath:U0_DP|ButtonSync:BTN|btn3state.EsperaApertar ; Datapath:U0_DP|ButtonSync:BTN|btn3state.SaidaAtiva ; clock_50                        ; clock_50    ; 0.000        ; -0.006     ; 0.444      ;
; 0.379  ; Datapath:U0_DP|Counter_time:CT|tempo[1]               ; Datapath:U0_DP|Counter_time:CT|tempo[3]            ; clock_50                        ; clock_50    ; 0.000        ; 0.036      ; 0.499      ;
; 0.383  ; Datapath:U0_DP|Counter_time:CT|tempo[0]               ; Datapath:U0_DP|Counter_time:CT|tempo[3]            ; clock_50                        ; clock_50    ; 0.000        ; 0.036      ; 0.503      ;
; 0.394  ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_user:C_USER|total[3]        ; Controle:U1_FSM|state.play_user ; clock_50    ; -0.500       ; 1.406      ; 1.519      ;
; 0.394  ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_user:C_USER|total[1]        ; Controle:U1_FSM|state.play_user ; clock_50    ; -0.500       ; 1.406      ; 1.519      ;
; 0.394  ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_user:C_USER|total[0]        ; Controle:U1_FSM|state.play_user ; clock_50    ; -0.500       ; 1.406      ; 1.519      ;
; 0.394  ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_user:C_USER|total[2]        ; Controle:U1_FSM|state.play_user ; clock_50    ; -0.500       ; 1.406      ; 1.519      ;
; 0.397  ; Datapath:U0_DP|Counter_user:C_USER|total[2]           ; Datapath:U0_DP|Counter_user:C_USER|total[3]        ; clock_50                        ; clock_50    ; 0.000        ; 0.035      ; 0.516      ;
; 0.401  ; Controle:U1_FSM|state.init                            ; Controle:U1_FSM|state.setup                        ; Controle:U1_FSM|state.init      ; clock_50    ; -0.500       ; 1.499      ; 1.619      ;
; 0.464  ; Datapath:U0_DP|Counter_user:C_USER|total[3]           ; Datapath:U0_DP|Counter_user:C_USER|total[1]        ; clock_50                        ; clock_50    ; 0.000        ; 0.035      ; 0.583      ;
; 0.464  ; Datapath:U0_DP|Counter_user:C_USER|total[3]           ; Datapath:U0_DP|Counter_user:C_USER|total[2]        ; clock_50                        ; clock_50    ; 0.000        ; 0.035      ; 0.583      ;
; 0.467  ; Datapath:U0_DP|Counter_user:C_USER|total[3]           ; Datapath:U0_DP|Counter_user:C_USER|total[0]        ; clock_50                        ; clock_50    ; 0.000        ; 0.035      ; 0.586      ;
; 0.485  ; Datapath:U0_DP|Counter_time:CT|tempo[0]               ; Datapath:U0_DP|Counter_time:CT|tempo[1]            ; clock_50                        ; clock_50    ; 0.000        ; 0.036      ; 0.605      ;
; 0.487  ; Controle:U1_FSM|state.check                           ; Controle:U1_FSM|state.check                        ; clock_50                        ; clock_50    ; 0.000        ; 0.035      ; 0.606      ;
; 0.493  ; Datapath:U0_DP|Counter_user:C_USER|tc                 ; Controle:U1_FSM|state.play_user                    ; clock_50                        ; clock_50    ; 0.000        ; 0.035      ; 0.612      ;
; 0.503  ; Datapath:U0_DP|ButtonSync:BTN|btn3state.SaidaAtiva    ; Datapath:U0_DP|Counter_user:C_USER|tc              ; clock_50                        ; clock_50    ; 0.000        ; 0.102      ; 0.689      ;
; 0.526  ; Datapath:U0_DP|Counter_user:C_USER|total[1]           ; Datapath:U0_DP|Counter_user:C_USER|total[2]        ; clock_50                        ; clock_50    ; 0.000        ; 0.035      ; 0.645      ;
; 0.536  ; Datapath:U0_DP|Counter_user:C_USER|total[2]           ; Datapath:U0_DP|Counter_user:C_USER|total[1]        ; clock_50                        ; clock_50    ; 0.000        ; 0.035      ; 0.655      ;
; 0.539  ; Datapath:U0_DP|Counter_user:C_USER|total[2]           ; Datapath:U0_DP|Counter_user:C_USER|total[0]        ; clock_50                        ; clock_50    ; 0.000        ; 0.035      ; 0.658      ;
; 0.546  ; Datapath:U0_DP|Counter_user:C_USER|total[1]           ; Datapath:U0_DP|Counter_user:C_USER|total[3]        ; clock_50                        ; clock_50    ; 0.000        ; 0.035      ; 0.665      ;
; 0.556  ; Datapath:U0_DP|Counter_time:CT|end_time               ; Controle:U1_FSM|state.check                        ; clock_50                        ; clock_50    ; 0.000        ; 0.030      ; 0.670      ;
; 0.578  ; Datapath:U0_DP|Counter_user:C_USER|total[0]           ; Datapath:U0_DP|Counter_user:C_USER|total[2]        ; clock_50                        ; clock_50    ; 0.000        ; 0.035      ; 0.697      ;
; 0.584  ; Datapath:U0_DP|Counter_round:CR|round[1]              ; Datapath:U0_DP|Counter_round:CR|round[2]           ; clock_50                        ; clock_50    ; 0.000        ; 0.035      ; 0.703      ;
; 0.584  ; Datapath:U0_DP|Counter_user:C_USER|total[1]           ; Datapath:U0_DP|Counter_user:C_USER|total[0]        ; clock_50                        ; clock_50    ; 0.000        ; 0.035      ; 0.703      ;
; 0.598  ; Datapath:U0_DP|Counter_user:C_USER|total[0]           ; Datapath:U0_DP|Counter_user:C_USER|total[3]        ; clock_50                        ; clock_50    ; 0.000        ; 0.035      ; 0.717      ;
; 0.625  ; Datapath:U0_DP|ButtonSync:BTN|btn1state.SaidaAtiva    ; Datapath:U0_DP|Counter_user:C_USER|tc              ; clock_50                        ; clock_50    ; 0.000        ; 0.102      ; 0.811      ;
; 0.639  ; Datapath:U0_DP|ButtonSync:BTN|btn0state.SaidaAtiva    ; Datapath:U0_DP|Counter_user:C_USER|tc              ; clock_50                        ; clock_50    ; 0.000        ; 0.102      ; 0.825      ;
; 0.645  ; Datapath:U0_DP|Counter_time:CT|end_time               ; Controle:U1_FSM|state.play_user                    ; clock_50                        ; clock_50    ; 0.000        ; 0.036      ; 0.765      ;
; 0.648  ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[3]             ; Datapath:U0_DP|Counter_round:CR|tc                 ; Controle:U1_FSM|state.init      ; clock_50    ; 0.000        ; -0.423     ; 0.339      ;
; 0.653  ; Datapath:U0_DP|Counter_round:CR|round[0]              ; Datapath:U0_DP|Counter_round:CR|round[3]           ; clock_50                        ; clock_50    ; 0.000        ; 0.035      ; 0.772      ;
; 0.659  ; Datapath:U0_DP|Counter_round:CR|round[2]              ; Datapath:U0_DP|Counter_user:C_USER|total[1]        ; clock_50                        ; clock_50    ; 0.000        ; 0.037      ; 0.780      ;
; 0.659  ; Datapath:U0_DP|Counter_round:CR|round[2]              ; Datapath:U0_DP|Counter_user:C_USER|total[2]        ; clock_50                        ; clock_50    ; 0.000        ; 0.037      ; 0.780      ;
; 0.662  ; Datapath:U0_DP|Counter_round:CR|round[3]              ; Datapath:U0_DP|Counter_round:CR|tc                 ; clock_50                        ; clock_50    ; 0.000        ; 0.035      ; 0.781      ;
; 0.662  ; Datapath:U0_DP|Counter_round:CR|round[2]              ; Datapath:U0_DP|Counter_user:C_USER|total[0]        ; clock_50                        ; clock_50    ; 0.000        ; 0.037      ; 0.783      ;
; 0.671  ; Datapath:U0_DP|Counter_round:CR|round[2]              ; Datapath:U0_DP|Counter_round:CR|tc                 ; clock_50                        ; clock_50    ; 0.000        ; 0.035      ; 0.790      ;
; 0.672  ; Datapath:U0_DP|Counter_round:CR|round[2]              ; Datapath:U0_DP|Counter_round:CR|round[3]           ; clock_50                        ; clock_50    ; 0.000        ; 0.035      ; 0.791      ;
; 0.682  ; Datapath:U0_DP|Counter_round:CR|round[1]              ; Datapath:U0_DP|Counter_round:CR|round[3]           ; clock_50                        ; clock_50    ; 0.000        ; 0.035      ; 0.801      ;
; 0.698  ; Controle:U1_FSM|state.play_user                       ; Datapath:U0_DP|Counter_time:CT|tempo[2]            ; Controle:U1_FSM|state.play_user ; clock_50    ; -0.500       ; 1.406      ; 1.823      ;
; 0.701  ; Datapath:U0_DP|Counter_round:CR|round[0]              ; Datapath:U0_DP|Counter_round:CR|round[0]           ; clock_50                        ; clock_50    ; 0.000        ; 0.035      ; 0.820      ;
; 0.706  ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[2]             ; Datapath:U0_DP|Counter_round:CR|tc                 ; Controle:U1_FSM|state.init      ; clock_50    ; 0.000        ; -0.422     ; 0.398      ;
; 0.708  ; Controle:U1_FSM|state.play_FPGA                       ; Controle:U1_FSM|state.check                        ; Controle:U1_FSM|state.play_FPGA ; clock_50    ; -0.500       ; 1.400      ; 1.827      ;
; 0.709  ; Datapath:U0_DP|ButtonSync:BTN|btn2state.SaidaAtiva    ; Datapath:U0_DP|Counter_user:C_USER|tc              ; clock_50                        ; clock_50    ; 0.000        ; 0.102      ; 0.895      ;
; 0.712  ; Controle:U1_FSM|state.check                           ; Datapath:U0_DP|Counter_round:CR|round[3]           ; clock_50                        ; clock_50    ; 0.000        ; 0.039      ; 0.835      ;
; 0.720  ; Datapath:U0_DP|Counter_user:C_USER|total[3]           ; Datapath:U0_DP|Counter_user:C_USER|tc              ; clock_50                        ; clock_50    ; 0.000        ; 0.035      ; 0.839      ;
; 0.724  ; Datapath:U0_DP|Counter_round:CR|round[0]              ; Datapath:U0_DP|Counter_user:C_USER|total[1]        ; clock_50                        ; clock_50    ; 0.000        ; 0.037      ; 0.845      ;
; 0.728  ; Datapath:U0_DP|Counter_round:CR|round[0]              ; Datapath:U0_DP|Counter_user:C_USER|total[2]        ; clock_50                        ; clock_50    ; 0.000        ; 0.037      ; 0.849      ;
; 0.730  ; Datapath:U0_DP|Counter_user:C_USER|tc                 ; Controle:U1_FSM|state.check                        ; clock_50                        ; clock_50    ; 0.000        ; 0.029      ; 0.843      ;
; 0.730  ; Datapath:U0_DP|Counter_round:CR|round[0]              ; Datapath:U0_DP|Counter_user:C_USER|total[0]        ; clock_50                        ; clock_50    ; 0.000        ; 0.037      ; 0.851      ;
; 0.772  ; Controle:U1_FSM|state.play_FPGA                       ; Controle:U1_FSM|state.play_user                    ; Controle:U1_FSM|state.play_FPGA ; clock_50    ; -0.500       ; 1.406      ; 1.897      ;
; 0.780  ; Datapath:U0_DP|Counter_round:CR|round[1]              ; Datapath:U0_DP|Counter_round:CR|tc                 ; clock_50                        ; clock_50    ; 0.000        ; 0.035      ; 0.899      ;
; 0.780  ; Datapath:U0_DP|Counter_round:CR|round[1]              ; Datapath:U0_DP|Counter_user:C_USER|total[1]        ; clock_50                        ; clock_50    ; 0.000        ; 0.037      ; 0.901      ;
; 0.784  ; Datapath:U0_DP|Counter_round:CR|round[1]              ; Datapath:U0_DP|Counter_user:C_USER|total[2]        ; clock_50                        ; clock_50    ; 0.000        ; 0.037      ; 0.905      ;
; 0.786  ; Datapath:U0_DP|Counter_round:CR|round[1]              ; Datapath:U0_DP|Counter_user:C_USER|total[0]        ; clock_50                        ; clock_50    ; 0.000        ; 0.037      ; 0.907      ;
; 0.787  ; Datapath:U0_DP|Counter_user:C_USER|total[1]           ; Datapath:U0_DP|Counter_user:C_USER|tc              ; clock_50                        ; clock_50    ; 0.000        ; 0.035      ; 0.906      ;
; 0.792  ; Datapath:U0_DP|Counter_user:C_USER|total[2]           ; Datapath:U0_DP|Counter_user:C_USER|tc              ; clock_50                        ; clock_50    ; 0.000        ; 0.035      ; 0.911      ;
; 0.796  ; Datapath:U0_DP|Counter_user:C_USER|total[0]           ; Datapath:U0_DP|Counter_user:C_USER|tc              ; clock_50                        ; clock_50    ; 0.000        ; 0.035      ; 0.915      ;
; 0.797  ; Datapath:U0_DP|Counter_round:CR|round[0]              ; Datapath:U0_DP|Counter_round:CR|tc                 ; clock_50                        ; clock_50    ; 0.000        ; 0.035      ; 0.916      ;
; 0.802  ; Datapath:U0_DP|Counter_round:CR|round[0]              ; Datapath:U0_DP|Counter_round:CR|round[1]           ; clock_50                        ; clock_50    ; 0.000        ; 0.035      ; 0.921      ;
; 0.806  ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[1]             ; Datapath:U0_DP|Counter_round:CR|tc                 ; Controle:U1_FSM|state.init      ; clock_50    ; 0.000        ; -0.481     ; 0.439      ;
; 0.808  ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[0]             ; Datapath:U0_DP|Counter_round:CR|tc                 ; Controle:U1_FSM|state.init      ; clock_50    ; 0.000        ; -0.424     ; 0.498      ;
; 0.812  ; Controle:U1_FSM|state.check                           ; Datapath:U0_DP|Counter_round:CR|round[0]           ; clock_50                        ; clock_50    ; 0.000        ; 0.039      ; 0.935      ;
; 0.813  ; Datapath:U0_DP|Counter_round:CR|round[1]              ; Datapath:U0_DP|Counter_round:CR|round[1]           ; clock_50                        ; clock_50    ; 0.000        ; 0.035      ; 0.932      ;
; 0.816  ; Datapath:U0_DP|Counter_round:CR|round[2]              ; Datapath:U0_DP|Counter_user:C_USER|total[3]        ; clock_50                        ; clock_50    ; 0.000        ; 0.037      ; 0.937      ;
; 0.824  ; Datapath:U0_DP|Counter_time:CT|tempo[2]               ; Datapath:U0_DP|Counter_time:CT|tempo[3]            ; clock_50                        ; clock_50    ; 0.000        ; 0.036      ; 0.944      ;
; 0.825  ; Datapath:U0_DP|Counter_time:CT|tempo[2]               ; Datapath:U0_DP|Counter_time:CT|tempo[1]            ; clock_50                        ; clock_50    ; 0.000        ; 0.036      ; 0.945      ;
; 0.826  ; Controle:U1_FSM|state.play_user                       ; Controle:U1_FSM|state.check                        ; Controle:U1_FSM|state.play_user ; clock_50    ; -0.500       ; 1.400      ; 1.945      ;
; 0.829  ; Controle:U1_FSM|state.setup                           ; Controle:U1_FSM|state.setup                        ; clock_50                        ; clock_50    ; 0.000        ; 0.052      ; 0.965      ;
+--------+-------------------------------------------------------+----------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Controle:U1_FSM|state.init'                                                                                                              ;
+-------+-----------------------------+-------------------------------------------+--------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                   ; Launch Clock ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-------------------------------------------+--------------+----------------------------+--------------+------------+------------+
; 0.038 ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[4] ; clock_50     ; Controle:U1_FSM|state.init ; 0.000        ; 0.530      ; 0.598      ;
; 0.078 ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[5] ; clock_50     ; Controle:U1_FSM|state.init ; 0.000        ; 0.530      ; 0.638      ;
; 0.115 ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[6] ; clock_50     ; Controle:U1_FSM|state.init ; 0.000        ; 0.532      ; 0.677      ;
; 0.214 ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[7] ; clock_50     ; Controle:U1_FSM|state.init ; 0.000        ; 0.517      ; 0.761      ;
; 0.253 ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[1] ; clock_50     ; Controle:U1_FSM|state.init ; 0.000        ; 0.519      ; 0.802      ;
; 0.305 ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[0] ; clock_50     ; Controle:U1_FSM|state.init ; 0.000        ; 0.458      ; 0.793      ;
; 0.310 ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[2] ; clock_50     ; Controle:U1_FSM|state.init ; 0.000        ; 0.456      ; 0.796      ;
; 0.311 ; Controle:U1_FSM|state.setup ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[3] ; clock_50     ; Controle:U1_FSM|state.init ; 0.000        ; 0.458      ; 0.799      ;
+-------+-----------------------------+-------------------------------------------+--------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Controle:U1_FSM|state.play_user'                                                                                                                                                   ;
+-------+----------------------------------------------------+--------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                              ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+--------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.063 ; Datapath:U0_DP|Reg_user:R_USER|q[56]               ; Datapath:U0_DP|Reg_user:R_USER|q[52] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.098      ; 0.161      ;
; 0.065 ; Datapath:U0_DP|Reg_user:R_USER|q[27]               ; Datapath:U0_DP|Reg_user:R_USER|q[23] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.095      ; 0.160      ;
; 0.069 ; Datapath:U0_DP|Reg_user:R_USER|q[41]               ; Datapath:U0_DP|Reg_user:R_USER|q[37] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.092      ; 0.161      ;
; 0.078 ; Datapath:U0_DP|Reg_user:R_USER|q[35]               ; Datapath:U0_DP|Reg_user:R_USER|q[31] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.157      ; 0.235      ;
; 0.083 ; Datapath:U0_DP|Reg_user:R_USER|q[8]                ; Datapath:U0_DP|Reg_user:R_USER|q[4]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.085      ; 0.168      ;
; 0.128 ; Datapath:U0_DP|Reg_user:R_USER|q[33]               ; Datapath:U0_DP|Reg_user:R_USER|q[29] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.100      ; 0.228      ;
; 0.129 ; Datapath:U0_DP|Reg_user:R_USER|q[32]               ; Datapath:U0_DP|Reg_user:R_USER|q[28] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.030      ; 0.159      ;
; 0.156 ; Datapath:U0_DP|Reg_user:R_USER|q[20]               ; Datapath:U0_DP|Reg_user:R_USER|q[16] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.087      ; 0.243      ;
; 0.158 ; Datapath:U0_DP|ButtonSync:BTN|btn3state.SaidaAtiva ; Datapath:U0_DP|Reg_user:R_USER|q[63] ; clock_50                        ; Controle:U1_FSM|state.play_user ; -0.500       ; 0.817      ; 0.505      ;
; 0.169 ; Datapath:U0_DP|ButtonSync:BTN|btn2state.SaidaAtiva ; Datapath:U0_DP|Reg_user:R_USER|q[62] ; clock_50                        ; Controle:U1_FSM|state.play_user ; -0.500       ; 0.815      ; 0.514      ;
; 0.177 ; Datapath:U0_DP|ButtonSync:BTN|btn1state.SaidaAtiva ; Datapath:U0_DP|Reg_user:R_USER|q[61] ; clock_50                        ; Controle:U1_FSM|state.play_user ; -0.500       ; 0.808      ; 0.515      ;
; 0.192 ; Datapath:U0_DP|Reg_user:R_USER|q[39]               ; Datapath:U0_DP|Reg_user:R_USER|q[35] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.027      ; 0.219      ;
; 0.192 ; Datapath:U0_DP|Reg_user:R_USER|q[15]               ; Datapath:U0_DP|Reg_user:R_USER|q[11] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.028      ; 0.220      ;
; 0.194 ; Datapath:U0_DP|Reg_user:R_USER|q[34]               ; Datapath:U0_DP|Reg_user:R_USER|q[30] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.025      ; 0.219      ;
; 0.194 ; Datapath:U0_DP|Reg_user:R_USER|q[51]               ; Datapath:U0_DP|Reg_user:R_USER|q[47] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.032      ; 0.226      ;
; 0.195 ; Datapath:U0_DP|ButtonSync:BTN|btn0state.SaidaAtiva ; Datapath:U0_DP|Reg_user:R_USER|q[60] ; clock_50                        ; Controle:U1_FSM|state.play_user ; -0.500       ; 0.807      ; 0.532      ;
; 0.195 ; Datapath:U0_DP|Reg_user:R_USER|q[44]               ; Datapath:U0_DP|Reg_user:R_USER|q[40] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.027      ; 0.222      ;
; 0.196 ; Datapath:U0_DP|Reg_user:R_USER|q[58]               ; Datapath:U0_DP|Reg_user:R_USER|q[54] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.025      ; 0.221      ;
; 0.200 ; Datapath:U0_DP|Reg_user:R_USER|q[40]               ; Datapath:U0_DP|Reg_user:R_USER|q[36] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.025      ; 0.225      ;
; 0.201 ; Datapath:U0_DP|Reg_user:R_USER|q[6]                ; Datapath:U0_DP|Reg_user:R_USER|q[2]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.025      ; 0.226      ;
; 0.201 ; Datapath:U0_DP|Reg_user:R_USER|q[12]               ; Datapath:U0_DP|Reg_user:R_USER|q[8]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.025      ; 0.226      ;
; 0.202 ; Datapath:U0_DP|Reg_user:R_USER|q[38]               ; Datapath:U0_DP|Reg_user:R_USER|q[34] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.024      ; 0.226      ;
; 0.202 ; Datapath:U0_DP|Reg_user:R_USER|q[14]               ; Datapath:U0_DP|Reg_user:R_USER|q[10] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.022      ; 0.224      ;
; 0.203 ; Datapath:U0_DP|Reg_user:R_USER|q[17]               ; Datapath:U0_DP|Reg_user:R_USER|q[13] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.024      ; 0.227      ;
; 0.204 ; Datapath:U0_DP|Reg_user:R_USER|q[59]               ; Datapath:U0_DP|Reg_user:R_USER|q[55] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.023      ; 0.227      ;
; 0.204 ; Datapath:U0_DP|Reg_user:R_USER|q[21]               ; Datapath:U0_DP|Reg_user:R_USER|q[17] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.024      ; 0.228      ;
; 0.205 ; Datapath:U0_DP|Reg_user:R_USER|q[49]               ; Datapath:U0_DP|Reg_user:R_USER|q[45] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.023      ; 0.228      ;
; 0.215 ; Datapath:U0_DP|Reg_user:R_USER|q[4]                ; Datapath:U0_DP|Reg_user:R_USER|q[0]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.026      ; 0.241      ;
; 0.216 ; Datapath:U0_DP|Reg_user:R_USER|q[50]               ; Datapath:U0_DP|Reg_user:R_USER|q[46] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.012      ; 0.228      ;
; 0.235 ; Datapath:U0_DP|Reg_user:R_USER|q[57]               ; Datapath:U0_DP|Reg_user:R_USER|q[53] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.026      ; 0.261      ;
; 0.246 ; Datapath:U0_DP|Reg_user:R_USER|q[26]               ; Datapath:U0_DP|Reg_user:R_USER|q[22] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.023      ; 0.269      ;
; 0.251 ; Datapath:U0_DP|Reg_user:R_USER|q[16]               ; Datapath:U0_DP|Reg_user:R_USER|q[12] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.032     ; 0.219      ;
; 0.254 ; Datapath:U0_DP|Reg_user:R_USER|q[63]               ; Datapath:U0_DP|Reg_user:R_USER|q[59] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.035     ; 0.219      ;
; 0.257 ; Datapath:U0_DP|Reg_user:R_USER|q[18]               ; Datapath:U0_DP|Reg_user:R_USER|q[14] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.035     ; 0.222      ;
; 0.258 ; Datapath:U0_DP|Reg_user:R_USER|q[48]               ; Datapath:U0_DP|Reg_user:R_USER|q[44] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.040     ; 0.218      ;
; 0.261 ; Datapath:U0_DP|Reg_user:R_USER|q[7]                ; Datapath:U0_DP|Reg_user:R_USER|q[3]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.035     ; 0.226      ;
; 0.262 ; Datapath:U0_DP|Reg_user:R_USER|q[62]               ; Datapath:U0_DP|Reg_user:R_USER|q[58] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.034     ; 0.228      ;
; 0.263 ; Datapath:U0_DP|Reg_user:R_USER|q[45]               ; Datapath:U0_DP|Reg_user:R_USER|q[41] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.026      ; 0.289      ;
; 0.264 ; Datapath:U0_DP|Reg_user:R_USER|q[19]               ; Datapath:U0_DP|Reg_user:R_USER|q[15] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.036     ; 0.228      ;
; 0.269 ; Datapath:U0_DP|Reg_user:R_USER|q[28]               ; Datapath:U0_DP|Reg_user:R_USER|q[24] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.048     ; 0.221      ;
; 0.277 ; Datapath:U0_DP|Reg_user:R_USER|q[5]                ; Datapath:U0_DP|Reg_user:R_USER|q[1]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.056     ; 0.221      ;
; 0.277 ; Datapath:U0_DP|Reg_user:R_USER|q[29]               ; Datapath:U0_DP|Reg_user:R_USER|q[25] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.050     ; 0.227      ;
; 0.279 ; Datapath:U0_DP|Reg_user:R_USER|q[9]                ; Datapath:U0_DP|Reg_user:R_USER|q[5]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.107      ; 0.386      ;
; 0.288 ; Datapath:U0_DP|Reg_user:R_USER|q[55]               ; Datapath:U0_DP|Reg_user:R_USER|q[51] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.157      ; 0.445      ;
; 0.293 ; Datapath:U0_DP|Reg_user:R_USER|q[36]               ; Datapath:U0_DP|Reg_user:R_USER|q[32] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.092      ; 0.385      ;
; 0.299 ; Datapath:U0_DP|Reg_user:R_USER|q[54]               ; Datapath:U0_DP|Reg_user:R_USER|q[50] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.155      ; 0.454      ;
; 0.304 ; Datapath:U0_DP|Reg_user:R_USER|q[46]               ; Datapath:U0_DP|Reg_user:R_USER|q[42] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.022     ; 0.282      ;
; 0.309 ; Datapath:U0_DP|Reg_user:R_USER|q[22]               ; Datapath:U0_DP|Reg_user:R_USER|q[18] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.101      ; 0.410      ;
; 0.310 ; Datapath:U0_DP|Reg_user:R_USER|q[60]               ; Datapath:U0_DP|Reg_user:R_USER|q[56] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.045     ; 0.265      ;
; 0.311 ; Datapath:U0_DP|Reg_user:R_USER|q[31]               ; Datapath:U0_DP|Reg_user:R_USER|q[27] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.092     ; 0.219      ;
; 0.318 ; Datapath:U0_DP|Reg_user:R_USER|q[30]               ; Datapath:U0_DP|Reg_user:R_USER|q[26] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.034      ; 0.352      ;
; 0.322 ; Datapath:U0_DP|Reg_user:R_USER|q[11]               ; Datapath:U0_DP|Reg_user:R_USER|q[7]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.080      ; 0.402      ;
; 0.324 ; Datapath:U0_DP|Reg_user:R_USER|q[47]               ; Datapath:U0_DP|Reg_user:R_USER|q[43] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.041     ; 0.283      ;
; 0.338 ; Datapath:U0_DP|Reg_user:R_USER|q[52]               ; Datapath:U0_DP|Reg_user:R_USER|q[48] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.040      ; 0.378      ;
; 0.362 ; Datapath:U0_DP|Reg_user:R_USER|q[24]               ; Datapath:U0_DP|Reg_user:R_USER|q[20] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.028      ; 0.390      ;
; 0.367 ; Datapath:U0_DP|Reg_user:R_USER|q[25]               ; Datapath:U0_DP|Reg_user:R_USER|q[21] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.029      ; 0.396      ;
; 0.377 ; Datapath:U0_DP|Reg_user:R_USER|q[61]               ; Datapath:U0_DP|Reg_user:R_USER|q[57] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.048     ; 0.329      ;
; 0.387 ; Datapath:U0_DP|Reg_user:R_USER|q[23]               ; Datapath:U0_DP|Reg_user:R_USER|q[19] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.031      ; 0.418      ;
; 0.399 ; Datapath:U0_DP|Reg_user:R_USER|q[53]               ; Datapath:U0_DP|Reg_user:R_USER|q[49] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.044      ; 0.443      ;
; 0.408 ; Datapath:U0_DP|Reg_user:R_USER|q[13]               ; Datapath:U0_DP|Reg_user:R_USER|q[9]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.007      ; 0.415      ;
; 0.439 ; Datapath:U0_DP|Reg_user:R_USER|q[10]               ; Datapath:U0_DP|Reg_user:R_USER|q[6]  ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; 0.022      ; 0.461      ;
; 0.444 ; Datapath:U0_DP|Reg_user:R_USER|q[43]               ; Datapath:U0_DP|Reg_user:R_USER|q[39] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.053     ; 0.391      ;
; 0.482 ; Datapath:U0_DP|Reg_user:R_USER|q[42]               ; Datapath:U0_DP|Reg_user:R_USER|q[38] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.048     ; 0.434      ;
; 0.507 ; Datapath:U0_DP|Reg_user:R_USER|q[37]               ; Datapath:U0_DP|Reg_user:R_USER|q[33] ; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0.000        ; -0.042     ; 0.465      ;
+-------+----------------------------------------------------+--------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Controle:U1_FSM|state.play_FPGA'                                                                                                                                                 ;
+-------+--------------------------------------------+--------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.123 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[31]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[27]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.097      ; 0.220      ;
; 0.127 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[18]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[14]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.093      ; 0.220      ;
; 0.128 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[56]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[52]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.092      ; 0.220      ;
; 0.142 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[57]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[53]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.090      ; 0.232      ;
; 0.144 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[30]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[26]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.121      ; 0.265      ;
; 0.186 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[27]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[23]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.075      ; 0.261      ;
; 0.193 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[6]        ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[2]        ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.025      ; 0.218      ;
; 0.194 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[39]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[35]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.027      ; 0.221      ;
; 0.194 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[8]        ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[4]        ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.025      ; 0.219      ;
; 0.194 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[4]        ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[0]        ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.025      ; 0.219      ;
; 0.194 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[33]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[29]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.025      ; 0.219      ;
; 0.194 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[9]        ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[5]        ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.028      ; 0.222      ;
; 0.195 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[20]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[16]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.024      ; 0.219      ;
; 0.196 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[51]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[47]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.025      ; 0.221      ;
; 0.196 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[38]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[34]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.023      ; 0.219      ;
; 0.196 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[40]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[36]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.026      ; 0.222      ;
; 0.198 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[16]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[12]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.023      ; 0.221      ;
; 0.200 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[29]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[25]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.020      ; 0.220      ;
; 0.203 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[47]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[43]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.023      ; 0.226      ;
; 0.204 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[7]        ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[3]        ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.025      ; 0.229      ;
; 0.206 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[59]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[55]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.024      ; 0.230      ;
; 0.231 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[15]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[11]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.031      ; 0.262      ;
; 0.235 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[58]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[54]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.026      ; 0.261      ;
; 0.238 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[46]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[42]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.023      ; 0.261      ;
; 0.240 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[19]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[15]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.023      ; 0.263      ;
; 0.241 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[13]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[9]        ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.026      ; 0.267      ;
; 0.242 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[21]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[17]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.026      ; 0.268      ;
; 0.243 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[49]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[45]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.029      ; 0.272      ;
; 0.244 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[28]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[24]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.021      ; 0.265      ;
; 0.247 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[52]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[48]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.016     ; 0.231      ;
; 0.247 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[53]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[49]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.014     ; 0.233      ;
; 0.255 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[14]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[10]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.015     ; 0.240      ;
; 0.263 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[26]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[22]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.033     ; 0.230      ;
; 0.264 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[17]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[13]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.033      ; 0.297      ;
; 0.267 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[5]        ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[1]        ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.023      ; 0.290      ;
; 0.271 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[50]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[46]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.024      ; 0.295      ;
; 0.323 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[12]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[8]        ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.036      ; 0.359      ;
; 0.328 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[44]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[40]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.007      ; 0.335      ;
; 0.338 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[41]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[37]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.011      ; 0.349      ;
; 0.353 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[34]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[30]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.105      ; 0.458      ;
; 0.354 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[35]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[31]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.103      ; 0.457      ;
; 0.356 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[32]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[28]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.025      ; 0.381      ;
; 0.395 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[25]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[21]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.019      ; 0.414      ;
; 0.414 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[36]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[32]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.033      ; 0.447      ;
; 0.416 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[42]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[38]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.028      ; 0.444      ;
; 0.420 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[24]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[20]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.022      ; 0.442      ;
; 0.431 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[43]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[39]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.024      ; 0.455      ;
; 0.451 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[55]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[51]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.042      ; 0.493      ;
; 0.455 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[61]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[57]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.056      ; 0.511      ;
; 0.458 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[54]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[50]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.042      ; 0.500      ;
; 0.468 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[37]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[33]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.034      ; 0.502      ;
; 0.470 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[22]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[18]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.038      ; 0.508      ;
; 0.487 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.027      ; 0.514      ;
; 0.492 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.030      ; 0.522      ;
; 0.501 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.027      ; 0.528      ;
; 0.504 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[60]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[56]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.013      ; 0.517      ;
; 0.506 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.091      ; 0.597      ;
; 0.507 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.091      ; 0.598      ;
; 0.535 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.027      ; 0.562      ;
; 0.543 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.091      ; 0.634      ;
; 0.550 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.027      ; 0.577      ;
; 0.556 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[63]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[59]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.055     ; 0.501      ;
; 0.568 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[48]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[44]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.063     ; 0.505      ;
; 0.575 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[63]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.041     ; 0.534      ;
; 0.578 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.091      ; 0.669      ;
; 0.579 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[10]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[6]        ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.081     ; 0.498      ;
; 0.617 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[60]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.025      ; 0.642      ;
; 0.639 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[62]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[58]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.046     ; 0.593      ;
; 0.652 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.034     ; 0.618      ;
; 0.652 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[60]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.086      ; 0.738      ;
; 0.663 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.034     ; 0.629      ;
; 0.682 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.030      ; 0.712      ;
; 0.683 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.030      ; 0.713      ;
; 0.712 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[61]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.021      ; 0.733      ;
; 0.724 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[63]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.041     ; 0.683      ;
; 0.735 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[11]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[7]        ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.080     ; 0.655      ;
; 0.735 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[61]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.040     ; 0.695      ;
; 0.741 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.030      ; 0.771      ;
; 0.747 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[23]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[19]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.020     ; 0.727      ;
; 0.757 ; Datapath:U0_DP|Counter_round:CR|round[2]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 0.314      ; 0.601      ;
; 0.758 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.034     ; 0.724      ;
; 0.762 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.034     ; 0.728      ;
; 0.764 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[62]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.053     ; 0.711      ;
; 0.770 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[63]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.020      ; 0.790      ;
; 0.771 ; Datapath:U0_DP|Counter_round:CR|round[2]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 0.314      ; 0.615      ;
; 0.776 ; Datapath:U0_DP|Counter_round:CR|round[2]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 0.378      ; 0.684      ;
; 0.777 ; Datapath:U0_DP|Counter_round:CR|round[2]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 0.378      ; 0.685      ;
; 0.834 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[60]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.086      ; 0.920      ;
; 0.842 ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[45]       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[41]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.067     ; 0.775      ;
; 0.842 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[62]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.008      ; 0.850      ;
; 0.857 ; Datapath:U0_DP|Counter_round:CR|round[0]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 0.314      ; 0.701      ;
; 0.859 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[61]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.040     ; 0.819      ;
; 0.878 ; Datapath:U0_DP|Counter_round:CR|round[0]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 0.314      ; 0.722      ;
; 0.879 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[61]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.021      ; 0.900      ;
; 0.882 ; Datapath:U0_DP|Counter_round:CR|round[0]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 0.378      ; 0.790      ;
; 0.886 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[62]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.008      ; 0.894      ;
; 0.892 ; Datapath:U0_DP|Counter_round:CR|round[0]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 0.378      ; 0.800      ;
; 0.897 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[62]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; -0.053     ; 0.844      ;
; 0.948 ; Datapath:U0_DP|Counter_round:CR|round[3]   ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 0.314      ; 0.792      ;
; 0.957 ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[63]       ; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 0.020      ; 0.977      ;
+-------+--------------------------------------------+--------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Controle:U1_FSM|state.play_FPGA'                                                                                                                               ;
+--------+----------------------------------+--------------------------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                    ; Launch Clock               ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; -0.854 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; clock_50                   ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.198      ; 0.819      ;
; -0.655 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; clock_50                   ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.198      ; 0.819      ;
; -0.572 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; clock_50                   ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.259      ; 0.649      ;
; -0.531 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; clock_50                   ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 0.259      ; 0.651      ;
; 0.232  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 1.603      ; 1.253      ;
; 0.431  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 1.603      ; 1.253      ;
; 0.514  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 1.664      ; 1.083      ;
; 0.555  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; 0.500        ; 1.664      ; 1.085      ;
; 0.707  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 1.603      ; 1.278      ;
; 0.904  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 1.603      ; 1.280      ;
; 0.973  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 1.664      ; 1.124      ;
; 1.015  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; 1.000        ; 1.664      ; 1.125      ;
+--------+----------------------------------+--------------------------------------------+----------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Controle:U1_FSM|state.play_user'                                                                                                                         ;
+--------+----------------------------------+--------------------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                              ; Launch Clock               ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; -0.604 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[49] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.571      ; 1.019      ;
; -0.597 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[0]  ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.624      ; 0.954      ;
; -0.592 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[40] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.572      ; 1.013      ;
; -0.584 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[23] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.628      ; 1.012      ;
; -0.581 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[19] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.631      ; 0.984      ;
; -0.552 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[20] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.567      ; 0.969      ;
; -0.547 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[13] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.566      ; 0.968      ;
; -0.528 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[21] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.568      ; 0.965      ;
; -0.520 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[22] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.559      ; 0.894      ;
; -0.482 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[45] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.569      ; 1.026      ;
; -0.479 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[6]  ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.566      ; 0.999      ;
; -0.470 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[52] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.623      ; 1.008      ;
; -0.468 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[2]  ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.566      ; 1.000      ;
; -0.461 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[35] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.551      ; 0.990      ;
; -0.440 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[10] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.569      ; 0.986      ;
; -0.435 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[18] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.632      ; 0.981      ;
; -0.432 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[14] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.572      ; 0.979      ;
; -0.431 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[42] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.625      ; 0.959      ;
; -0.424 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[50] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.693      ; 0.959      ;
; -0.422 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[1]  ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.546      ; 0.952      ;
; -0.412 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[12] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.569      ; 0.962      ;
; -0.410 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[62] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.630      ; 0.963      ;
; -0.409 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[3]  ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.563      ; 1.033      ;
; -0.404 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[44] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.570      ; 1.031      ;
; -0.399 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[48] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.635      ; 1.030      ;
; -0.399 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[41] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.570      ; 1.029      ;
; -0.397 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[60] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.622      ; 1.012      ;
; -0.397 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[37] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.634      ; 1.023      ;
; -0.396 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[27] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.561      ; 1.014      ;
; -0.390 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[61] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.624      ; 1.007      ;
; -0.390 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[7]  ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.623      ; 1.003      ;
; -0.389 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[39] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.549      ; 0.995      ;
; -0.389 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[34] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.552      ; 0.995      ;
; -0.388 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[38] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.553      ; 0.992      ;
; -0.386 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[36] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.572      ; 1.013      ;
; -0.381 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[46] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.675      ; 0.963      ;
; -0.380 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[30] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.552      ; 0.993      ;
; -0.364 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[25] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.564      ; 0.982      ;
; -0.363 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[15] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.569      ; 0.987      ;
; -0.363 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[26] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.561      ; 0.893      ;
; -0.362 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[11] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.571      ; 0.983      ;
; -0.355 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[33] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.567      ; 0.976      ;
; -0.355 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[43] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.627      ; 0.963      ;
; -0.353 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[51] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.695      ; 0.960      ;
; -0.349 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[32] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.636      ; 0.981      ;
; -0.349 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[17] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.567      ; 0.968      ;
; -0.348 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[9]  ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.548      ; 0.949      ;
; -0.348 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[47] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.696      ; 0.960      ;
; -0.346 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[29] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.639      ; 0.977      ;
; -0.346 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[54] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.569      ; 0.969      ;
; -0.345 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[28] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.638      ; 0.979      ;
; -0.345 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[16] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.626      ; 0.967      ;
; -0.341 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[8]  ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.569      ; 0.962      ;
; -0.341 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[4]  ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.626      ; 0.967      ;
; -0.340 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[55] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.569      ; 0.968      ;
; -0.338 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[59] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.571      ; 0.962      ;
; -0.338 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[58] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.570      ; 0.965      ;
; -0.336 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[5]  ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.627      ; 0.957      ;
; -0.333 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[63] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.632      ; 0.961      ;
; -0.324 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[24] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.565      ; 0.940      ;
; -0.311 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[53] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.552      ; 0.899      ;
; -0.302 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[57] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.551      ; 0.899      ;
; -0.294 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[56] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.553      ; 0.896      ;
; -0.286 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Reg_user:R_USER|q[31] ; clock_50                   ; Controle:U1_FSM|state.play_user ; 0.500        ; 0.678      ; 0.986      ;
; 0.482  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[49] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.976      ; 1.453      ;
; 0.489  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[0]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 2.029      ; 1.388      ;
; 0.494  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[40] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.977      ; 1.447      ;
; 0.502  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[23] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 2.033      ; 1.446      ;
; 0.505  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[19] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 2.036      ; 1.418      ;
; 0.534  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[20] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.972      ; 1.403      ;
; 0.539  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[13] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.971      ; 1.402      ;
; 0.558  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[21] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.973      ; 1.399      ;
; 0.566  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[22] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.964      ; 1.328      ;
; 0.604  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[45] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.974      ; 1.460      ;
; 0.607  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[6]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.971      ; 1.433      ;
; 0.616  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[52] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 2.028      ; 1.442      ;
; 0.618  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[2]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.971      ; 1.434      ;
; 0.625  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[35] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.956      ; 1.424      ;
; 0.646  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[10] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.974      ; 1.420      ;
; 0.651  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[18] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 2.037      ; 1.415      ;
; 0.654  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[14] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.977      ; 1.413      ;
; 0.655  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[42] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 2.030      ; 1.393      ;
; 0.662  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[50] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 2.098      ; 1.393      ;
; 0.664  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[1]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.951      ; 1.386      ;
; 0.674  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[12] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.974      ; 1.396      ;
; 0.676  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[62] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 2.035      ; 1.397      ;
; 0.677  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[3]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.968      ; 1.467      ;
; 0.682  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[44] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.975      ; 1.465      ;
; 0.687  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[48] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 2.040      ; 1.464      ;
; 0.687  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[41] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.975      ; 1.463      ;
; 0.689  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[60] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 2.027      ; 1.446      ;
; 0.689  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[37] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 2.039      ; 1.457      ;
; 0.690  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[27] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.966      ; 1.448      ;
; 0.696  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[61] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 2.029      ; 1.441      ;
; 0.696  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[7]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 2.028      ; 1.437      ;
; 0.697  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[39] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.954      ; 1.429      ;
; 0.697  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[34] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.957      ; 1.429      ;
; 0.698  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[38] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.958      ; 1.426      ;
; 0.700  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[36] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 1.977      ; 1.447      ;
; 0.705  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Reg_user:R_USER|q[46] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.500        ; 2.080      ; 1.397      ;
+--------+----------------------------------+--------------------------------------+----------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clock_50'                                                                                                                                   ;
+--------+----------------------------------+---------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                     ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+---------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -0.208 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_time:CT|tempo[0]     ; clock_50                   ; clock_50    ; 1.000        ; -0.035     ; 1.160      ;
; -0.175 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_user:C_USER|tc       ; clock_50                   ; clock_50    ; 1.000        ; -0.034     ; 1.128      ;
; -0.175 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_user:C_USER|total[3] ; clock_50                   ; clock_50    ; 1.000        ; -0.034     ; 1.128      ;
; -0.175 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_user:C_USER|total[1] ; clock_50                   ; clock_50    ; 1.000        ; -0.034     ; 1.128      ;
; -0.175 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_user:C_USER|total[0] ; clock_50                   ; clock_50    ; 1.000        ; -0.034     ; 1.128      ;
; -0.175 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_user:C_USER|total[2] ; clock_50                   ; clock_50    ; 1.000        ; -0.034     ; 1.128      ;
; -0.035 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_time:CT|tempo[2]     ; clock_50                   ; clock_50    ; 1.000        ; -0.035     ; 0.987      ;
; -0.035 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_time:CT|tempo[1]     ; clock_50                   ; clock_50    ; 1.000        ; -0.035     ; 0.987      ;
; -0.035 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_time:CT|tempo[3]     ; clock_50                   ; clock_50    ; 1.000        ; -0.035     ; 0.987      ;
; -0.035 ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_time:CT|end_time     ; clock_50                   ; clock_50    ; 1.000        ; -0.035     ; 0.987      ;
; 0.056  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[2]    ; Controle:U1_FSM|state.init ; clock_50    ; 0.500        ; 1.355      ; 1.881      ;
; 0.056  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[1]    ; Controle:U1_FSM|state.init ; clock_50    ; 0.500        ; 1.355      ; 1.881      ;
; 0.056  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[0]    ; Controle:U1_FSM|state.init ; clock_50    ; 0.500        ; 1.355      ; 1.881      ;
; 0.069  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|tc          ; Controle:U1_FSM|state.init ; clock_50    ; 0.500        ; 1.355      ; 1.868      ;
; 0.069  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[3]    ; Controle:U1_FSM|state.init ; clock_50    ; 0.500        ; 1.355      ; 1.868      ;
; 0.325  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[0]     ; Controle:U1_FSM|state.init ; clock_50    ; 0.500        ; 1.356      ; 1.613      ;
; 0.346  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[0] ; Controle:U1_FSM|state.init ; clock_50    ; 0.500        ; 1.357      ; 1.593      ;
; 0.346  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[1] ; Controle:U1_FSM|state.init ; clock_50    ; 0.500        ; 1.357      ; 1.593      ;
; 0.346  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[2] ; Controle:U1_FSM|state.init ; clock_50    ; 0.500        ; 1.357      ; 1.593      ;
; 0.346  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[3] ; Controle:U1_FSM|state.init ; clock_50    ; 0.500        ; 1.357      ; 1.593      ;
; 0.346  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|tc       ; Controle:U1_FSM|state.init ; clock_50    ; 0.500        ; 1.357      ; 1.593      ;
; 0.484  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[1]     ; Controle:U1_FSM|state.init ; clock_50    ; 0.500        ; 1.356      ; 1.454      ;
; 0.484  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[2]     ; Controle:U1_FSM|state.init ; clock_50    ; 0.500        ; 1.356      ; 1.454      ;
; 0.484  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[3]     ; Controle:U1_FSM|state.init ; clock_50    ; 0.500        ; 1.356      ; 1.454      ;
; 0.484  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|end_time     ; Controle:U1_FSM|state.init ; clock_50    ; 0.500        ; 1.356      ; 1.454      ;
; 0.743  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[2]    ; Controle:U1_FSM|state.init ; clock_50    ; 1.000        ; 1.355      ; 1.694      ;
; 0.743  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[1]    ; Controle:U1_FSM|state.init ; clock_50    ; 1.000        ; 1.355      ; 1.694      ;
; 0.743  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[0]    ; Controle:U1_FSM|state.init ; clock_50    ; 1.000        ; 1.355      ; 1.694      ;
; 0.752  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|tc          ; Controle:U1_FSM|state.init ; clock_50    ; 1.000        ; 1.355      ; 1.685      ;
; 0.752  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[3]    ; Controle:U1_FSM|state.init ; clock_50    ; 1.000        ; 1.355      ; 1.685      ;
; 0.844  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[0]     ; Controle:U1_FSM|state.init ; clock_50    ; 1.000        ; 1.356      ; 1.594      ;
; 0.877  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[0] ; Controle:U1_FSM|state.init ; clock_50    ; 1.000        ; 1.357      ; 1.562      ;
; 0.877  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[1] ; Controle:U1_FSM|state.init ; clock_50    ; 1.000        ; 1.357      ; 1.562      ;
; 0.877  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[2] ; Controle:U1_FSM|state.init ; clock_50    ; 1.000        ; 1.357      ; 1.562      ;
; 0.877  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[3] ; Controle:U1_FSM|state.init ; clock_50    ; 1.000        ; 1.357      ; 1.562      ;
; 0.877  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|tc       ; Controle:U1_FSM|state.init ; clock_50    ; 1.000        ; 1.357      ; 1.562      ;
; 1.017  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[1]     ; Controle:U1_FSM|state.init ; clock_50    ; 1.000        ; 1.356      ; 1.421      ;
; 1.017  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[2]     ; Controle:U1_FSM|state.init ; clock_50    ; 1.000        ; 1.356      ; 1.421      ;
; 1.017  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[3]     ; Controle:U1_FSM|state.init ; clock_50    ; 1.000        ; 1.356      ; 1.421      ;
; 1.017  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|end_time     ; Controle:U1_FSM|state.init ; clock_50    ; 1.000        ; 1.356      ; 1.421      ;
+--------+----------------------------------+---------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Controle:U1_FSM|state.play_user'                                                                                                                    ;
+--------+----------------------------+--------------------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                              ; Launch Clock               ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+--------------------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; -0.984 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[47] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.188      ; 1.329      ;
; -0.983 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[51] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.187      ; 1.329      ;
; -0.982 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[50] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.185      ; 1.328      ;
; -0.961 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[46] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.166      ; 1.330      ;
; -0.960 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[31] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.169      ; 1.334      ;
; -0.954 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[29] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.128      ; 1.299      ;
; -0.954 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[5]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.116      ; 1.287      ;
; -0.954 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[0]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.113      ; 1.284      ;
; -0.951 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[28] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.127      ; 1.301      ;
; -0.948 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[32] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.125      ; 1.302      ;
; -0.942 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[63] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.121      ; 1.304      ;
; -0.936 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[62] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.119      ; 1.308      ;
; -0.935 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[16] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.115      ; 1.305      ;
; -0.935 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[4]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.115      ; 1.305      ;
; -0.934 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[18] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.121      ; 1.312      ;
; -0.931 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[19] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.120      ; 1.314      ;
; -0.911 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[43] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.116      ; 1.330      ;
; -0.911 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[42] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.114      ; 1.328      ;
; -0.908 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[23] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.117      ; 1.334      ;
; -0.904 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[52] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.112      ; 1.333      ;
; -0.904 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[7]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.112      ; 1.333      ;
; -0.900 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[48] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.124      ; 1.349      ;
; -0.900 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[37] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.123      ; 1.348      ;
; -0.894 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[61] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.112      ; 1.343      ;
; -0.894 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[26] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.047      ; 1.278      ;
; -0.892 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[22] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.045      ; 1.278      ;
; -0.890 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[60] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.111      ; 1.346      ;
; -0.889 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[24] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.051      ; 1.287      ;
; -0.889 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[59] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.058      ; 1.294      ;
; -0.888 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[12] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.055      ; 1.292      ;
; -0.888 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[8]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.055      ; 1.292      ;
; -0.885 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[58] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.057      ; 1.297      ;
; -0.884 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[21] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.054      ; 1.295      ;
; -0.881 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[20] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.054      ; 1.298      ;
; -0.881 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[55] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.055      ; 1.299      ;
; -0.881 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[54] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.056      ; 1.300      ;
; -0.880 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[56] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.038      ; 1.283      ;
; -0.880 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[33] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.053      ; 1.298      ;
; -0.880 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[17] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.053      ; 1.298      ;
; -0.880 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[13] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.052      ; 1.297      ;
; -0.878 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[53] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.038      ; 1.285      ;
; -0.877 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[9]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.034      ; 1.282      ;
; -0.876 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[57] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.037      ; 1.286      ;
; -0.874 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[1]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.032      ; 1.283      ;
; -0.873 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[25] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.050      ; 1.302      ;
; -0.873 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[14] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.058      ; 1.310      ;
; -0.870 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[11] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.058      ; 1.313      ;
; -0.864 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[15] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.056      ; 1.317      ;
; -0.863 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[10] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.055      ; 1.317      ;
; -0.848 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[40] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.058      ; 1.335      ;
; -0.848 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[36] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.058      ; 1.335      ;
; -0.848 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[6]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.052      ; 1.329      ;
; -0.848 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[2]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.052      ; 1.329      ;
; -0.841 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[49] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.057      ; 1.341      ;
; -0.838 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[35] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.037      ; 1.324      ;
; -0.838 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[27] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.047      ; 1.334      ;
; -0.837 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[38] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.038      ; 1.326      ;
; -0.837 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[30] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.038      ; 1.326      ;
; -0.835 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[34] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.038      ; 1.328      ;
; -0.833 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[45] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.055      ; 1.347      ;
; -0.832 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[41] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.056      ; 1.349      ;
; -0.832 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[39] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.035      ; 1.328      ;
; -0.831 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[44] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.056      ; 1.350      ;
; -0.823 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[3]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0.000        ; 2.049      ; 1.351      ;
; -0.493 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[47] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 2.188      ; 1.320      ;
; -0.493 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[51] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 2.187      ; 1.319      ;
; -0.491 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[50] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 2.185      ; 1.319      ;
; -0.472 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[5]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 2.116      ; 1.269      ;
; -0.472 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[0]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 2.113      ; 1.266      ;
; -0.471 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[31] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 2.169      ; 1.323      ;
; -0.468 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[46] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 2.166      ; 1.323      ;
; -0.456 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[29] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 2.128      ; 1.297      ;
; -0.455 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[18] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 2.121      ; 1.291      ;
; -0.453 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[28] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 2.127      ; 1.299      ;
; -0.453 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[16] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 2.115      ; 1.287      ;
; -0.453 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[4]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 2.115      ; 1.287      ;
; -0.450 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[63] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 2.121      ; 1.296      ;
; -0.450 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[19] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 2.120      ; 1.295      ;
; -0.449 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[32] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 2.125      ; 1.301      ;
; -0.446 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[62] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 2.119      ; 1.298      ;
; -0.424 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[24] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 2.051      ; 1.252      ;
; -0.424 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[7]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 2.112      ; 1.313      ;
; -0.420 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[23] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 2.117      ; 1.322      ;
; -0.420 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[42] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 2.114      ; 1.319      ;
; -0.418 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[43] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 2.116      ; 1.323      ;
; -0.417 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[26] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 2.047      ; 1.255      ;
; -0.415 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[22] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 2.045      ; 1.255      ;
; -0.410 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[52] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 2.112      ; 1.327      ;
; -0.407 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[8]  ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 2.055      ; 1.273      ;
; -0.407 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[37] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 2.123      ; 1.341      ;
; -0.406 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[56] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 2.038      ; 1.257      ;
; -0.406 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[12] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 2.055      ; 1.274      ;
; -0.403 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[53] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 2.038      ; 1.260      ;
; -0.402 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[48] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 2.124      ; 1.347      ;
; -0.402 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[21] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 2.054      ; 1.277      ;
; -0.401 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[57] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 2.037      ; 1.261      ;
; -0.400 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[59] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 2.058      ; 1.283      ;
; -0.399 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[20] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 2.054      ; 1.280      ;
; -0.398 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[17] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 2.053      ; 1.280      ;
; -0.398 ; Controle:U1_FSM|state.init ; Datapath:U0_DP|Reg_user:R_USER|q[13] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; -0.500       ; 2.052      ; 1.279      ;
+--------+----------------------------+--------------------------------------+----------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Controle:U1_FSM|state.play_FPGA'                                                                                                                                ;
+--------+----------------------------------+--------------------------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                    ; Launch Clock               ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; -0.795 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 1.733      ; 1.063      ;
; -0.794 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 1.733      ; 1.064      ;
; -0.621 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 1.669      ; 1.173      ;
; -0.613 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; 0.000        ; 1.669      ; 1.181      ;
; -0.337 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 1.733      ; 1.021      ;
; -0.335 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 1.733      ; 1.023      ;
; -0.158 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 1.669      ; 1.136      ;
; -0.135 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 1.669      ; 1.159      ;
; 0.651  ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ; clock_50                   ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 0.377      ; 0.558      ;
; 0.652  ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ; clock_50                   ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 0.377      ; 0.559      ;
; 0.825  ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ; clock_50                   ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 0.313      ; 0.668      ;
; 0.833  ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ; clock_50                   ; Controle:U1_FSM|state.play_FPGA ; -0.500       ; 0.313      ; 0.676      ;
+--------+----------------------------------+--------------------------------------------+----------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clock_50'                                                                                                                                    ;
+--------+----------------------------------+---------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                     ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+---------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -0.288 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[1]     ; Controle:U1_FSM|state.init ; clock_50    ; 0.000        ; 1.406      ; 1.337      ;
; -0.288 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[2]     ; Controle:U1_FSM|state.init ; clock_50    ; 0.000        ; 1.406      ; 1.337      ;
; -0.288 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[3]     ; Controle:U1_FSM|state.init ; clock_50    ; 0.000        ; 1.406      ; 1.337      ;
; -0.288 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|end_time     ; Controle:U1_FSM|state.init ; clock_50    ; 0.000        ; 1.406      ; 1.337      ;
; -0.153 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[0] ; Controle:U1_FSM|state.init ; clock_50    ; 0.000        ; 1.406      ; 1.472      ;
; -0.153 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[1] ; Controle:U1_FSM|state.init ; clock_50    ; 0.000        ; 1.406      ; 1.472      ;
; -0.153 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[2] ; Controle:U1_FSM|state.init ; clock_50    ; 0.000        ; 1.406      ; 1.472      ;
; -0.153 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[3] ; Controle:U1_FSM|state.init ; clock_50    ; 0.000        ; 1.406      ; 1.472      ;
; -0.153 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|tc       ; Controle:U1_FSM|state.init ; clock_50    ; 0.000        ; 1.406      ; 1.472      ;
; -0.121 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[0]     ; Controle:U1_FSM|state.init ; clock_50    ; 0.000        ; 1.405      ; 1.503      ;
; -0.033 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|tc          ; Controle:U1_FSM|state.init ; clock_50    ; 0.000        ; 1.404      ; 1.590      ;
; -0.033 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[3]    ; Controle:U1_FSM|state.init ; clock_50    ; 0.000        ; 1.404      ; 1.590      ;
; -0.023 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[2]    ; Controle:U1_FSM|state.init ; clock_50    ; 0.000        ; 1.404      ; 1.600      ;
; -0.023 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[1]    ; Controle:U1_FSM|state.init ; clock_50    ; 0.000        ; 1.404      ; 1.600      ;
; -0.023 ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[0]    ; Controle:U1_FSM|state.init ; clock_50    ; 0.000        ; 1.404      ; 1.600      ;
; 0.251  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[1]     ; Controle:U1_FSM|state.init ; clock_50    ; -0.500       ; 1.406      ; 1.376      ;
; 0.251  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[2]     ; Controle:U1_FSM|state.init ; clock_50    ; -0.500       ; 1.406      ; 1.376      ;
; 0.251  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[3]     ; Controle:U1_FSM|state.init ; clock_50    ; -0.500       ; 1.406      ; 1.376      ;
; 0.251  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|end_time     ; Controle:U1_FSM|state.init ; clock_50    ; -0.500       ; 1.406      ; 1.376      ;
; 0.383  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[0] ; Controle:U1_FSM|state.init ; clock_50    ; -0.500       ; 1.406      ; 1.508      ;
; 0.383  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[1] ; Controle:U1_FSM|state.init ; clock_50    ; -0.500       ; 1.406      ; 1.508      ;
; 0.383  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[2] ; Controle:U1_FSM|state.init ; clock_50    ; -0.500       ; 1.406      ; 1.508      ;
; 0.383  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|total[3] ; Controle:U1_FSM|state.init ; clock_50    ; -0.500       ; 1.406      ; 1.508      ;
; 0.383  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_user:C_USER|tc       ; Controle:U1_FSM|state.init ; clock_50    ; -0.500       ; 1.406      ; 1.508      ;
; 0.404  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_time:CT|tempo[0]     ; Controle:U1_FSM|state.init ; clock_50    ; -0.500       ; 1.405      ; 1.528      ;
; 0.649  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|tc          ; Controle:U1_FSM|state.init ; clock_50    ; -0.500       ; 1.404      ; 1.772      ;
; 0.649  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[3]    ; Controle:U1_FSM|state.init ; clock_50    ; -0.500       ; 1.404      ; 1.772      ;
; 0.661  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[2]    ; Controle:U1_FSM|state.init ; clock_50    ; -0.500       ; 1.404      ; 1.784      ;
; 0.661  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[1]    ; Controle:U1_FSM|state.init ; clock_50    ; -0.500       ; 1.404      ; 1.784      ;
; 0.661  ; Controle:U1_FSM|state.init       ; Datapath:U0_DP|Counter_round:CR|round[0]    ; Controle:U1_FSM|state.init ; clock_50    ; -0.500       ; 1.404      ; 1.784      ;
; 0.751  ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_time:CT|tempo[2]     ; clock_50                   ; clock_50    ; 0.000        ; 0.036      ; 0.871      ;
; 0.751  ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_time:CT|tempo[1]     ; clock_50                   ; clock_50    ; 0.000        ; 0.036      ; 0.871      ;
; 0.751  ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_time:CT|tempo[3]     ; clock_50                   ; clock_50    ; 0.000        ; 0.036      ; 0.871      ;
; 0.751  ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_time:CT|end_time     ; clock_50                   ; clock_50    ; 0.000        ; 0.036      ; 0.871      ;
; 0.883  ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_user:C_USER|tc       ; clock_50                   ; clock_50    ; 0.000        ; 0.036      ; 1.003      ;
; 0.883  ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_user:C_USER|total[3] ; clock_50                   ; clock_50    ; 0.000        ; 0.036      ; 1.003      ;
; 0.883  ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_user:C_USER|total[1] ; clock_50                   ; clock_50    ; 0.000        ; 0.036      ; 1.003      ;
; 0.883  ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_user:C_USER|total[0] ; clock_50                   ; clock_50    ; 0.000        ; 0.036      ; 1.003      ;
; 0.883  ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_user:C_USER|total[2] ; clock_50                   ; clock_50    ; 0.000        ; 0.036      ; 1.003      ;
; 0.904  ; Controle:U1_FSM|state.next_round ; Datapath:U0_DP|Counter_time:CT|tempo[0]     ; clock_50                   ; clock_50    ; 0.000        ; 0.035      ; 1.023      ;
+--------+----------------------------------+---------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_50'                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clock_50 ; Rise       ; clock_50                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Controle:U1_FSM|state.check                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Controle:U1_FSM|state.init                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Controle:U1_FSM|state.next_round                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Controle:U1_FSM|state.play_FPGA                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Controle:U1_FSM|state.play_user                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Controle:U1_FSM|state.result                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Controle:U1_FSM|state.setup                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn0state.EsperaApertar ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn0state.SaidaAtiva    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn1state.EsperaApertar ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn1state.SaidaAtiva    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn2state.EsperaApertar ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn2state.SaidaAtiva    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn3state.EsperaApertar ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn3state.SaidaAtiva    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_round:CR|round[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_round:CR|round[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_round:CR|round[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_round:CR|round[3]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_round:CR|tc                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_time:CT|end_time               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_time:CT|tempo[0]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_time:CT|tempo[1]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_time:CT|tempo[2]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_time:CT|tempo[3]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_user:C_USER|tc                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_user:C_USER|total[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_user:C_USER|total[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_user:C_USER|total[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_user:C_USER|total[3]           ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Controle:U1_FSM|state.init                            ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Controle:U1_FSM|state.next_round                      ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Controle:U1_FSM|state.play_FPGA                       ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Controle:U1_FSM|state.play_user                       ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Controle:U1_FSM|state.result                          ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn0state.EsperaApertar ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn1state.EsperaApertar ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn2state.EsperaApertar ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn3state.EsperaApertar ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_round:CR|round[0]              ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_round:CR|round[1]              ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_round:CR|round[2]              ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_round:CR|round[3]              ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_round:CR|tc                    ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_time:CT|tempo[0]               ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_user:C_USER|tc                 ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_user:C_USER|total[0]           ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_user:C_USER|total[1]           ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_user:C_USER|total[2]           ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_user:C_USER|total[3]           ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Controle:U1_FSM|state.check                           ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_time:CT|end_time               ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_time:CT|tempo[1]               ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_time:CT|tempo[2]               ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|Counter_time:CT|tempo[3]               ;
; 0.014  ; 0.198        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn0state.SaidaAtiva    ;
; 0.014  ; 0.198        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn1state.SaidaAtiva    ;
; 0.014  ; 0.198        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn2state.SaidaAtiva    ;
; 0.014  ; 0.198        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn3state.SaidaAtiva    ;
; 0.021  ; 0.205        ; 0.184          ; Low Pulse Width  ; clock_50 ; Rise       ; Controle:U1_FSM|state.setup                           ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~input|o                                      ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|CT|end_time|clk                                 ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|CT|tempo[1]|clk                                 ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|CT|tempo[2]|clk                                 ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|CT|tempo[3]|clk                                 ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|C_USER|tc|clk                                   ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|C_USER|total[0]|clk                             ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|C_USER|total[1]|clk                             ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|C_USER|total[2]|clk                             ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|C_USER|total[3]|clk                             ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U1_FSM|state.init|clk                                 ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U1_FSM|state.next_round|clk                           ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U1_FSM|state.play_FPGA|clk                            ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U1_FSM|state.play_user|clk                            ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U1_FSM|state.result|clk                               ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|BTN|btn0state.EsperaApertar|clk                 ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|BTN|btn1state.EsperaApertar|clk                 ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|BTN|btn2state.EsperaApertar|clk                 ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|BTN|btn3state.EsperaApertar|clk                 ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|CR|round[0]|clk                                 ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|CR|round[1]|clk                                 ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|CR|round[2]|clk                                 ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|CR|round[3]|clk                                 ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|CR|tc|clk                                       ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|CT|tempo[0]|clk                                 ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U1_FSM|state.check|clk                                ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~inputclkctrl|inclk[0]                        ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~inputclkctrl|outclk                          ;
; 0.192  ; 0.192        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|BTN|btn0state.SaidaAtiva|clk                    ;
; 0.192  ; 0.192        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|BTN|btn1state.SaidaAtiva|clk                    ;
; 0.192  ; 0.192        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|BTN|btn2state.SaidaAtiva|clk                    ;
; 0.192  ; 0.192        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U0_DP|BTN|btn3state.SaidaAtiva|clk                    ;
; 0.199  ; 0.199        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; U1_FSM|state.setup|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50~input|i                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~input|i                                      ;
; 0.577  ; 0.793        ; 0.216          ; High Pulse Width ; clock_50 ; Rise       ; Controle:U1_FSM|state.setup                           ;
; 0.585  ; 0.801        ; 0.216          ; High Pulse Width ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn0state.SaidaAtiva    ;
; 0.585  ; 0.801        ; 0.216          ; High Pulse Width ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn1state.SaidaAtiva    ;
; 0.585  ; 0.801        ; 0.216          ; High Pulse Width ; clock_50 ; Rise       ; Datapath:U0_DP|ButtonSync:BTN|btn2state.SaidaAtiva    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Controle:U1_FSM|state.play_user'                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------+------------+--------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                               ;
+-------+--------------+----------------+------------------+---------------------------------+------------+--------------------------------------+
; 0.328 ; 0.328        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[47]|dataa             ;
; 0.329 ; 0.329        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[50]|dataa             ;
; 0.329 ; 0.329        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[51]|dataa             ;
; 0.330 ; 0.330        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[31]|dataa             ;
; 0.334 ; 0.334        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[28] ;
; 0.334 ; 0.334        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[29] ;
; 0.334 ; 0.334        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[32] ;
; 0.334 ; 0.334        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[43] ;
; 0.335 ; 0.335        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[18] ;
; 0.335 ; 0.335        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[42] ;
; 0.336 ; 0.336        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[19] ;
; 0.336 ; 0.336        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[31] ;
; 0.336 ; 0.336        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[37] ;
; 0.336 ; 0.336        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[48] ;
; 0.336 ; 0.336        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[62] ;
; 0.336 ; 0.336        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[63] ;
; 0.337 ; 0.337        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[0]  ;
; 0.337 ; 0.337        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[16] ;
; 0.337 ; 0.337        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[47] ;
; 0.337 ; 0.337        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[4]  ;
; 0.337 ; 0.337        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[52] ;
; 0.337 ; 0.337        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[5]  ;
; 0.337 ; 0.337        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[60] ;
; 0.337 ; 0.337        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[28]|datac             ;
; 0.337 ; 0.337        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[29]|datac             ;
; 0.337 ; 0.337        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[32]|datac             ;
; 0.337 ; 0.337        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[43]|datac             ;
; 0.338 ; 0.338        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[23] ;
; 0.338 ; 0.338        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[50] ;
; 0.338 ; 0.338        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[51] ;
; 0.338 ; 0.338        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[61] ;
; 0.338 ; 0.338        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[7]  ;
; 0.338 ; 0.338        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[18]|datac             ;
; 0.338 ; 0.338        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[42]|datac             ;
; 0.338 ; 0.338        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[46]|datab             ;
; 0.339 ; 0.339        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[19]|datac             ;
; 0.339 ; 0.339        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[37]|datac             ;
; 0.339 ; 0.339        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[48]|datac             ;
; 0.339 ; 0.339        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[62]|datac             ;
; 0.339 ; 0.339        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[63]|datac             ;
; 0.340 ; 0.340        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[0]|datac              ;
; 0.340 ; 0.340        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[10]|datad             ;
; 0.340 ; 0.340        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[11]|datad             ;
; 0.340 ; 0.340        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[15]|datad             ;
; 0.340 ; 0.340        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[16]|datac             ;
; 0.340 ; 0.340        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[20]|datad             ;
; 0.340 ; 0.340        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[4]|datac              ;
; 0.340 ; 0.340        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[52]|datac             ;
; 0.340 ; 0.340        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[54]|datad             ;
; 0.340 ; 0.340        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[58]|datad             ;
; 0.340 ; 0.340        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[59]|datad             ;
; 0.340 ; 0.340        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[5]|datac              ;
; 0.340 ; 0.340        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[60]|datac             ;
; 0.341 ; 0.341        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[12]|datad             ;
; 0.341 ; 0.341        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[13]|datad             ;
; 0.341 ; 0.341        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[14]|datad             ;
; 0.341 ; 0.341        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[17]|datad             ;
; 0.341 ; 0.341        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[21]|datad             ;
; 0.341 ; 0.341        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[23]|datac             ;
; 0.341 ; 0.341        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[2]|datad              ;
; 0.341 ; 0.341        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[36]|datad             ;
; 0.341 ; 0.341        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[3]|datad              ;
; 0.341 ; 0.341        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[40]|datad             ;
; 0.341 ; 0.341        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[41]|datad             ;
; 0.341 ; 0.341        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[44]|datad             ;
; 0.341 ; 0.341        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[49]|datad             ;
; 0.341 ; 0.341        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[55]|datad             ;
; 0.341 ; 0.341        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[61]|datac             ;
; 0.341 ; 0.341        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[6]|datad              ;
; 0.341 ; 0.341        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[7]|datac              ;
; 0.341 ; 0.341        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[8]|datad              ;
; 0.342 ; 0.342        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[24]|datad             ;
; 0.342 ; 0.342        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[25]|datad             ;
; 0.342 ; 0.342        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[33]|datad             ;
; 0.342 ; 0.342        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[45]|datad             ;
; 0.343 ; 0.343        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[22]|datad             ;
; 0.343 ; 0.343        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[26]|datad             ;
; 0.343 ; 0.343        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[27]|datad             ;
; 0.343 ; 0.343        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[35]|datad             ;
; 0.344 ; 0.344        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[1]|datad              ;
; 0.344 ; 0.344        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[30]|datad             ;
; 0.344 ; 0.344        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[34]|datad             ;
; 0.344 ; 0.344        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[38]|datad             ;
; 0.344 ; 0.344        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[39]|datad             ;
; 0.345 ; 0.345        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[10] ;
; 0.345 ; 0.345        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[11] ;
; 0.345 ; 0.345        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[15] ;
; 0.345 ; 0.345        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[20] ;
; 0.345 ; 0.345        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[54] ;
; 0.345 ; 0.345        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[58] ;
; 0.345 ; 0.345        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[59] ;
; 0.345 ; 0.345        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[53]|datad             ;
; 0.345 ; 0.345        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[56]|datad             ;
; 0.345 ; 0.345        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[57]|datad             ;
; 0.345 ; 0.345        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_user ; Rise       ; U0_DP|R_USER|q[9]|datad              ;
; 0.346 ; 0.346        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[12] ;
; 0.346 ; 0.346        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[13] ;
; 0.346 ; 0.346        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[14] ;
; 0.346 ; 0.346        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[17] ;
; 0.346 ; 0.346        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_user ; Fall       ; Datapath:U0_DP|Reg_user:R_USER|q[21] ;
+-------+--------------+----------------+------------------+---------------------------------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Controle:U1_FSM|state.play_FPGA'                                                                          ;
+-------+--------------+----------------+------------------+---------------------------------+------------+--------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                     ;
+-------+--------------+----------------+------------------+---------------------------------+------------+--------------------------------------------+
; 0.344 ; 0.344        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[23]       ;
; 0.344 ; 0.344        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[26]       ;
; 0.352 ; 0.352        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[53]       ;
; 0.360 ; 0.360        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[45]       ;
; 0.360 ; 0.360        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[49]       ;
; 0.360 ; 0.360        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[57]       ;
; 0.360 ; 0.360        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[23]|dataa                   ;
; 0.360 ; 0.360        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[26]|dataa                   ;
; 0.360 ; 0.360        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[27]|dataa                   ;
; 0.361 ; 0.361        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[48]       ;
; 0.361 ; 0.361        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[56]       ;
; 0.362 ; 0.362        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[53]|datab                   ;
; 0.363 ; 0.363        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[19]       ;
; 0.363 ; 0.363        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[45]|datac                   ;
; 0.363 ; 0.363        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[49]|datac                   ;
; 0.363 ; 0.363        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[52]|datab                   ;
; 0.363 ; 0.363        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[57]|datac                   ;
; 0.364 ; 0.364        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[10]       ;
; 0.364 ; 0.364        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[11]       ;
; 0.364 ; 0.364        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[18]       ;
; 0.364 ; 0.364        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[31]       ;
; 0.364 ; 0.364        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[48]|datac                   ;
; 0.364 ; 0.364        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[56]|datac                   ;
; 0.365 ; 0.365        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[15]       ;
; 0.365 ; 0.365        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[22]       ;
; 0.365 ; 0.365        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[30]       ;
; 0.365 ; 0.365        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[14]|datab                   ;
; 0.366 ; 0.366        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[19]|datac                   ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[10]|datac                   ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[11]|datac                   ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[18]|datac                   ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[31]|datac                   ;
; 0.368 ; 0.368        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0] ;
; 0.368 ; 0.368        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3] ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|CFPGA|total[1]|datab                 ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|CFPGA|total[2]|datab                 ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[15]|datac                   ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[22]|datac                   ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[30]|datac                   ;
; 0.369 ; 0.369        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[27]       ;
; 0.369 ; 0.369        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[63]       ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[60]|datab                   ;
; 0.370 ; 0.370        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[61]       ;
; 0.371 ; 0.371        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|CFPGA|total[0]|datac                 ;
; 0.371 ; 0.371        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|CFPGA|total[3]|datac                 ;
; 0.372 ; 0.372        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[63]|datac                   ;
; 0.373 ; 0.373        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[62]       ;
; 0.373 ; 0.373        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[61]|datac                   ;
; 0.374 ; 0.374        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[52]       ;
; 0.375 ; 0.375        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[0]|datad                    ;
; 0.375 ; 0.375        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[34]|datad                   ;
; 0.375 ; 0.375        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[35]|datad                   ;
; 0.375 ; 0.375        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[38]|datad                   ;
; 0.375 ; 0.375        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[39]|datad                   ;
; 0.375 ; 0.375        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[44]|datad                   ;
; 0.375 ; 0.375        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[46]|datad                   ;
; 0.375 ; 0.375        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[47]|datad                   ;
; 0.375 ; 0.375        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[4]|datad                    ;
; 0.375 ; 0.375        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[51]|datad                   ;
; 0.375 ; 0.375        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[5]|datad                    ;
; 0.376 ; 0.376        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[14]       ;
; 0.376 ; 0.376        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[13]|datad                   ;
; 0.376 ; 0.376        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[1]|datad                    ;
; 0.376 ; 0.376        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[41]|datad                   ;
; 0.376 ; 0.376        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[42]|datad                   ;
; 0.376 ; 0.376        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[43]|datad                   ;
; 0.376 ; 0.376        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[50]|datad                   ;
; 0.376 ; 0.376        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[62]|datac                   ;
; 0.376 ; 0.376        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[8]|datad                    ;
; 0.376 ; 0.376        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[9]|datad                    ;
; 0.377 ; 0.377        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[24]|datad                   ;
; 0.377 ; 0.377        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[25]|datad                   ;
; 0.377 ; 0.377        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[28]|datad                   ;
; 0.377 ; 0.377        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[29]|datad                   ;
; 0.377 ; 0.377        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[32]|datad                   ;
; 0.377 ; 0.377        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[33]|datad                   ;
; 0.378 ; 0.378        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[12]|datad                   ;
; 0.378 ; 0.378        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[16]|datad                   ;
; 0.378 ; 0.378        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[17]|datad                   ;
; 0.378 ; 0.378        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[20]|datad                   ;
; 0.378 ; 0.378        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[21]|datad                   ;
; 0.378 ; 0.378        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[37]|datad                   ;
; 0.378 ; 0.378        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[40]|datad                   ;
; 0.379 ; 0.379        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1] ;
; 0.379 ; 0.379        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2] ;
; 0.379 ; 0.379        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[2]|datad                    ;
; 0.379 ; 0.379        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[36]|datad                   ;
; 0.379 ; 0.379        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[54]|datad                   ;
; 0.379 ; 0.379        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[55]|datad                   ;
; 0.379 ; 0.379        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[58]|datad                   ;
; 0.379 ; 0.379        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[59]|datad                   ;
; 0.379 ; 0.379        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.play_FPGA ; Rise       ; U0_DP|R_FPGA|q[6]|datad                    ;
; 0.380 ; 0.380        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[0]        ;
; 0.380 ; 0.380        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[34]       ;
; 0.380 ; 0.380        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[35]       ;
; 0.380 ; 0.380        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[38]       ;
; 0.380 ; 0.380        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[39]       ;
; 0.380 ; 0.380        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[44]       ;
; 0.380 ; 0.380        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[46]       ;
; 0.380 ; 0.380        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.play_FPGA ; Fall       ; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[47]       ;
+-------+--------------+----------------+------------------+---------------------------------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Controle:U1_FSM|state.init'                                                                         ;
+-------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                                    ;
+-------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------------+
; 0.428 ; 0.428        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[4] ;
; 0.428 ; 0.428        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[5] ;
; 0.428 ; 0.428        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[6] ;
; 0.430 ; 0.430        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[7] ;
; 0.431 ; 0.431        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[1] ;
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[4]|datac              ;
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[5]|datac              ;
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[6]|datac              ;
; 0.433 ; 0.433        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[7]|datac              ;
; 0.434 ; 0.434        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[1]|datac              ;
; 0.435 ; 0.435        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[3]|datad              ;
; 0.436 ; 0.436        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[0]|datad              ;
; 0.436 ; 0.436        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[2]|datad              ;
; 0.440 ; 0.440        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[3] ;
; 0.441 ; 0.441        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[0] ;
; 0.441 ; 0.441        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[2] ;
; 0.458 ; 0.458        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[7]~1|combout          ;
; 0.464 ; 0.464        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Rise       ; U0_DP|R_SETUP|setup[7]~1|datad            ;
; 0.465 ; 0.465        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[7]~1clkctrl|inclk[0]  ;
; 0.465 ; 0.465        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[7]~1clkctrl|outclk    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Rise       ; U1_FSM|state.init|q                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Rise       ; U1_FSM|state.init|q                       ;
; 0.533 ; 0.533        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[7]~1clkctrl|inclk[0]  ;
; 0.533 ; 0.533        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[7]~1clkctrl|outclk    ;
; 0.535 ; 0.535        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Rise       ; U0_DP|R_SETUP|setup[7]~1|datad            ;
; 0.540 ; 0.540        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[7]~1|combout          ;
; 0.557 ; 0.557        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[0] ;
; 0.557 ; 0.557        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[3] ;
; 0.558 ; 0.558        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[2] ;
; 0.561 ; 0.561        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[0]|datad              ;
; 0.561 ; 0.561        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[3]|datad              ;
; 0.562 ; 0.562        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[1]|datac              ;
; 0.562 ; 0.562        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[2]|datad              ;
; 0.564 ; 0.564        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[7]|datac              ;
; 0.565 ; 0.565        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[1] ;
; 0.566 ; 0.566        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[4]|datac              ;
; 0.566 ; 0.566        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[5]|datac              ;
; 0.566 ; 0.566        ; 0.000          ; High Pulse Width ; Controle:U1_FSM|state.init ; Fall       ; U0_DP|R_SETUP|setup[6]|datac              ;
; 0.567 ; 0.567        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[7] ;
; 0.569 ; 0.569        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[4] ;
; 0.569 ; 0.569        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[5] ;
; 0.569 ; 0.569        ; 0.000          ; Low Pulse Width  ; Controle:U1_FSM|state.init ; Rise       ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[6] ;
+-------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Setup Times                                                                                      ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; Data Port ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; sw[*]     ; Controle:U1_FSM|state.init ; 1.469 ; 2.160 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[2]    ; Controle:U1_FSM|state.init ; 1.050 ; 1.660 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[3]    ; Controle:U1_FSM|state.init ; 1.055 ; 1.681 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[4]    ; Controle:U1_FSM|state.init ; 1.062 ; 1.669 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[5]    ; Controle:U1_FSM|state.init ; 1.195 ; 1.842 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[6]    ; Controle:U1_FSM|state.init ; 1.469 ; 2.160 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[7]    ; Controle:U1_FSM|state.init ; 1.268 ; 1.869 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[8]    ; Controle:U1_FSM|state.init ; 1.325 ; 2.032 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[9]    ; Controle:U1_FSM|state.init ; 0.953 ; 1.536 ; Rise       ; Controle:U1_FSM|state.init ;
; key[*]    ; clock_50                   ; 1.321 ; 1.980 ; Rise       ; clock_50                   ;
;  key[0]   ; clock_50                   ; 1.260 ; 1.926 ; Rise       ; clock_50                   ;
;  key[1]   ; clock_50                   ; 1.054 ; 1.661 ; Rise       ; clock_50                   ;
;  key[2]   ; clock_50                   ; 1.321 ; 1.980 ; Rise       ; clock_50                   ;
;  key[3]   ; clock_50                   ; 1.071 ; 1.722 ; Rise       ; clock_50                   ;
; sw[*]     ; clock_50                   ; 1.866 ; 2.402 ; Rise       ; clock_50                   ;
;  sw[0]    ; clock_50                   ; 1.866 ; 2.402 ; Rise       ; clock_50                   ;
;  sw[1]    ; clock_50                   ; 1.839 ; 2.374 ; Rise       ; clock_50                   ;
+-----------+----------------------------+-------+-------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Hold Times                                                                                         ;
+-----------+----------------------------+--------+--------+------------+----------------------------+
; Data Port ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+-----------+----------------------------+--------+--------+------------+----------------------------+
; sw[*]     ; Controle:U1_FSM|state.init ; -0.280 ; -0.856 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[2]    ; Controle:U1_FSM|state.init ; -0.470 ; -1.071 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[3]    ; Controle:U1_FSM|state.init ; -0.412 ; -1.028 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[4]    ; Controle:U1_FSM|state.init ; -0.479 ; -1.080 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[5]    ; Controle:U1_FSM|state.init ; -0.609 ; -1.244 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[6]    ; Controle:U1_FSM|state.init ; -0.585 ; -1.266 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[7]    ; Controle:U1_FSM|state.init ; -0.410 ; -1.006 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[8]    ; Controle:U1_FSM|state.init ; -0.638 ; -1.324 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[9]    ; Controle:U1_FSM|state.init ; -0.280 ; -0.856 ; Rise       ; Controle:U1_FSM|state.init ;
; key[*]    ; clock_50                   ; -0.781 ; -1.384 ; Rise       ; clock_50                   ;
;  key[0]   ; clock_50                   ; -0.825 ; -1.474 ; Rise       ; clock_50                   ;
;  key[1]   ; clock_50                   ; -0.781 ; -1.384 ; Rise       ; clock_50                   ;
;  key[2]   ; clock_50                   ; -1.036 ; -1.690 ; Rise       ; clock_50                   ;
;  key[3]   ; clock_50                   ; -0.798 ; -1.445 ; Rise       ; clock_50                   ;
; sw[*]     ; clock_50                   ; -0.940 ; -1.550 ; Rise       ; clock_50                   ;
;  sw[0]    ; clock_50                   ; -1.383 ; -1.922 ; Rise       ; clock_50                   ;
;  sw[1]    ; clock_50                   ; -0.940 ; -1.550 ; Rise       ; clock_50                   ;
+-----------+----------------------------+--------+--------+------------+----------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+
; Data Port ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+
; hex4[*]   ; Controle:U1_FSM|state.init      ; 4.708 ; 4.871 ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[0]  ; Controle:U1_FSM|state.init      ; 4.590 ; 4.706 ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[2]  ; Controle:U1_FSM|state.init      ; 4.675 ; 4.687 ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[3]  ; Controle:U1_FSM|state.init      ; 4.516 ; 4.647 ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[4]  ; Controle:U1_FSM|state.init      ; 4.708 ; 4.871 ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[5]  ; Controle:U1_FSM|state.init      ; 4.452 ; 4.579 ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[6]  ; Controle:U1_FSM|state.init      ; 4.600 ; 4.495 ; Rise       ; Controle:U1_FSM|state.init      ;
; ledr[*]   ; Controle:U1_FSM|state.play_FPGA ; 4.062 ; 4.186 ; Fall       ; Controle:U1_FSM|state.play_FPGA ;
;  ledr[4]  ; Controle:U1_FSM|state.play_FPGA ; 3.692 ; 3.754 ; Fall       ; Controle:U1_FSM|state.play_FPGA ;
;  ledr[5]  ; Controle:U1_FSM|state.play_FPGA ; 4.062 ; 4.186 ; Fall       ; Controle:U1_FSM|state.play_FPGA ;
;  ledr[6]  ; Controle:U1_FSM|state.play_FPGA ; 4.058 ; 4.160 ; Fall       ; Controle:U1_FSM|state.play_FPGA ;
;  ledr[7]  ; Controle:U1_FSM|state.play_FPGA ; 3.575 ; 3.639 ; Fall       ; Controle:U1_FSM|state.play_FPGA ;
; hex0[*]   ; clock_50                        ; 6.221 ; 6.647 ; Rise       ; clock_50                        ;
;  hex0[0]  ; clock_50                        ; 6.221 ; 6.647 ; Rise       ; clock_50                        ;
;  hex0[1]  ; clock_50                        ; 5.316 ; 5.650 ; Rise       ; clock_50                        ;
;  hex0[2]  ; clock_50                        ; 5.137 ; 5.450 ; Rise       ; clock_50                        ;
;  hex0[3]  ; clock_50                        ; 5.329 ; 5.660 ; Rise       ; clock_50                        ;
;  hex0[4]  ; clock_50                        ; 5.081 ; 5.388 ; Rise       ; clock_50                        ;
;  hex0[5]  ; clock_50                        ; 5.290 ; 5.593 ; Rise       ; clock_50                        ;
;  hex0[6]  ; clock_50                        ; 5.371 ; 5.161 ; Rise       ; clock_50                        ;
; hex1[*]   ; clock_50                        ; 4.519 ; 4.701 ; Rise       ; clock_50                        ;
;  hex1[0]  ; clock_50                        ; 4.519 ; 4.701 ; Rise       ; clock_50                        ;
;  hex1[1]  ; clock_50                        ; 4.212 ; 4.349 ; Rise       ; clock_50                        ;
;  hex1[3]  ; clock_50                        ; 4.120 ; 4.282 ; Rise       ; clock_50                        ;
;  hex1[4]  ; clock_50                        ; 4.090 ; 4.214 ; Rise       ; clock_50                        ;
; hex2[*]   ; clock_50                        ; 6.612 ; 6.755 ; Rise       ; clock_50                        ;
;  hex2[0]  ; clock_50                        ; 5.376 ; 5.168 ; Rise       ; clock_50                        ;
;  hex2[1]  ; clock_50                        ; 5.560 ; 5.384 ; Rise       ; clock_50                        ;
;  hex2[2]  ; clock_50                        ; 5.738 ; 5.769 ; Rise       ; clock_50                        ;
;  hex2[3]  ; clock_50                        ; 5.481 ; 5.478 ; Rise       ; clock_50                        ;
;  hex2[4]  ; clock_50                        ; 5.851 ; 5.861 ; Rise       ; clock_50                        ;
;  hex2[5]  ; clock_50                        ; 6.612 ; 6.755 ; Rise       ; clock_50                        ;
;  hex2[6]  ; clock_50                        ; 5.650 ; 5.654 ; Rise       ; clock_50                        ;
; hex3[*]   ; clock_50                        ; 6.160 ; 6.011 ; Rise       ; clock_50                        ;
;  hex3[2]  ; clock_50                        ; 5.620 ; 6.011 ; Rise       ; clock_50                        ;
;  hex3[4]  ; clock_50                        ; 6.021 ; 5.630 ; Rise       ; clock_50                        ;
;  hex3[5]  ; clock_50                        ; 6.160 ; 5.756 ; Rise       ; clock_50                        ;
;  hex3[6]  ; clock_50                        ; 4.369 ; 4.232 ; Rise       ; clock_50                        ;
; hex4[*]   ; clock_50                        ; 5.733 ; 5.832 ; Rise       ; clock_50                        ;
;  hex4[0]  ; clock_50                        ; 5.511 ; 5.287 ; Rise       ; clock_50                        ;
;  hex4[1]  ; clock_50                        ; 4.058 ; 3.907 ; Rise       ; clock_50                        ;
;  hex4[2]  ; clock_50                        ; 5.733 ; 5.832 ; Rise       ; clock_50                        ;
;  hex4[3]  ; clock_50                        ; 5.668 ; 5.660 ; Rise       ; clock_50                        ;
;  hex4[4]  ; clock_50                        ; 5.634 ; 5.704 ; Rise       ; clock_50                        ;
;  hex4[5]  ; clock_50                        ; 5.551 ; 5.641 ; Rise       ; clock_50                        ;
;  hex4[6]  ; clock_50                        ; 5.480 ; 5.195 ; Rise       ; clock_50                        ;
; hex5[*]   ; clock_50                        ; 5.990 ; 6.062 ; Rise       ; clock_50                        ;
;  hex5[0]  ; clock_50                        ; 4.120 ; 4.005 ; Rise       ; clock_50                        ;
;  hex5[2]  ; clock_50                        ; 5.505 ; 5.908 ; Rise       ; clock_50                        ;
;  hex5[3]  ; clock_50                        ; 5.670 ; 6.062 ; Rise       ; clock_50                        ;
;  hex5[4]  ; clock_50                        ; 5.990 ; 5.623 ; Rise       ; clock_50                        ;
;  hex5[6]  ; clock_50                        ; 4.359 ; 4.206 ; Rise       ; clock_50                        ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+
; Data Port ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+
; hex4[*]   ; Controle:U1_FSM|state.init      ; 4.022 ; 4.123 ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[0]  ; Controle:U1_FSM|state.init      ; 4.170 ; 4.165 ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[2]  ; Controle:U1_FSM|state.init      ; 4.171 ; 4.303 ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[3]  ; Controle:U1_FSM|state.init      ; 4.154 ; 4.160 ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[4]  ; Controle:U1_FSM|state.init      ; 4.565 ; 4.710 ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[5]  ; Controle:U1_FSM|state.init      ; 4.022 ; 4.123 ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[6]  ; Controle:U1_FSM|state.init      ; 4.454 ; 4.367 ; Rise       ; Controle:U1_FSM|state.init      ;
; ledr[*]   ; Controle:U1_FSM|state.play_FPGA ; 3.485 ; 3.545 ; Fall       ; Controle:U1_FSM|state.play_FPGA ;
;  ledr[4]  ; Controle:U1_FSM|state.play_FPGA ; 3.577 ; 3.636 ; Fall       ; Controle:U1_FSM|state.play_FPGA ;
;  ledr[5]  ; Controle:U1_FSM|state.play_FPGA ; 3.954 ; 4.074 ; Fall       ; Controle:U1_FSM|state.play_FPGA ;
;  ledr[6]  ; Controle:U1_FSM|state.play_FPGA ; 3.954 ; 4.051 ; Fall       ; Controle:U1_FSM|state.play_FPGA ;
;  ledr[7]  ; Controle:U1_FSM|state.play_FPGA ; 3.485 ; 3.545 ; Fall       ; Controle:U1_FSM|state.play_FPGA ;
; hex0[*]   ; clock_50                        ; 4.015 ; 4.007 ; Rise       ; clock_50                        ;
;  hex0[0]  ; clock_50                        ; 5.191 ; 5.368 ; Rise       ; clock_50                        ;
;  hex0[1]  ; clock_50                        ; 4.176 ; 4.252 ; Rise       ; clock_50                        ;
;  hex0[2]  ; clock_50                        ; 4.110 ; 4.222 ; Rise       ; clock_50                        ;
;  hex0[3]  ; clock_50                        ; 4.194 ; 4.266 ; Rise       ; clock_50                        ;
;  hex0[4]  ; clock_50                        ; 4.044 ; 4.007 ; Rise       ; clock_50                        ;
;  hex0[5]  ; clock_50                        ; 4.158 ; 4.204 ; Rise       ; clock_50                        ;
;  hex0[6]  ; clock_50                        ; 4.015 ; 4.041 ; Rise       ; clock_50                        ;
; hex1[*]   ; clock_50                        ; 3.996 ; 4.115 ; Rise       ; clock_50                        ;
;  hex1[0]  ; clock_50                        ; 4.408 ; 4.583 ; Rise       ; clock_50                        ;
;  hex1[1]  ; clock_50                        ; 4.113 ; 4.244 ; Rise       ; clock_50                        ;
;  hex1[3]  ; clock_50                        ; 4.020 ; 4.175 ; Rise       ; clock_50                        ;
;  hex1[4]  ; clock_50                        ; 3.996 ; 4.115 ; Rise       ; clock_50                        ;
; hex2[*]   ; clock_50                        ; 3.871 ; 3.845 ; Rise       ; clock_50                        ;
;  hex2[0]  ; clock_50                        ; 4.084 ; 4.160 ; Rise       ; clock_50                        ;
;  hex2[1]  ; clock_50                        ; 4.259 ; 4.425 ; Rise       ; clock_50                        ;
;  hex2[2]  ; clock_50                        ; 4.066 ; 4.202 ; Rise       ; clock_50                        ;
;  hex2[3]  ; clock_50                        ; 3.871 ; 3.845 ; Rise       ; clock_50                        ;
;  hex2[4]  ; clock_50                        ; 4.229 ; 4.215 ; Rise       ; clock_50                        ;
;  hex2[5]  ; clock_50                        ; 4.898 ; 5.154 ; Rise       ; clock_50                        ;
;  hex2[6]  ; clock_50                        ; 5.333 ; 5.340 ; Rise       ; clock_50                        ;
; hex3[*]   ; clock_50                        ; 4.264 ; 4.133 ; Rise       ; clock_50                        ;
;  hex3[2]  ; clock_50                        ; 4.271 ; 4.299 ; Rise       ; clock_50                        ;
;  hex3[4]  ; clock_50                        ; 4.308 ; 4.281 ; Rise       ; clock_50                        ;
;  hex3[5]  ; clock_50                        ; 4.444 ; 4.404 ; Rise       ; clock_50                        ;
;  hex3[6]  ; clock_50                        ; 4.264 ; 4.133 ; Rise       ; clock_50                        ;
; hex4[*]   ; clock_50                        ; 3.870 ; 3.816 ; Rise       ; clock_50                        ;
;  hex4[0]  ; clock_50                        ; 5.360 ; 5.146 ; Rise       ; clock_50                        ;
;  hex4[1]  ; clock_50                        ; 3.962 ; 3.816 ; Rise       ; clock_50                        ;
;  hex4[2]  ; clock_50                        ; 4.019 ; 4.168 ; Rise       ; clock_50                        ;
;  hex4[3]  ; clock_50                        ; 4.017 ; 3.988 ; Rise       ; clock_50                        ;
;  hex4[4]  ; clock_50                        ; 4.274 ; 4.263 ; Rise       ; clock_50                        ;
;  hex4[5]  ; clock_50                        ; 3.870 ; 3.989 ; Rise       ; clock_50                        ;
;  hex4[6]  ; clock_50                        ; 5.331 ; 5.056 ; Rise       ; clock_50                        ;
; hex5[*]   ; clock_50                        ; 4.024 ; 3.914 ; Rise       ; clock_50                        ;
;  hex5[0]  ; clock_50                        ; 4.024 ; 3.914 ; Rise       ; clock_50                        ;
;  hex5[2]  ; clock_50                        ; 4.060 ; 4.246 ; Rise       ; clock_50                        ;
;  hex5[3]  ; clock_50                        ; 4.321 ; 4.349 ; Rise       ; clock_50                        ;
;  hex5[4]  ; clock_50                        ; 4.328 ; 4.178 ; Rise       ; clock_50                        ;
;  hex5[6]  ; clock_50                        ; 4.249 ; 4.102 ; Rise       ; clock_50                        ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; key[0]     ; ledr[0]     ; 3.494 ;    ;    ; 4.054 ;
; key[1]     ; ledr[1]     ; 3.419 ;    ;    ; 4.014 ;
; key[2]     ; ledr[2]     ; 3.431 ;    ;    ; 3.990 ;
; key[3]     ; ledr[3]     ; 3.446 ;    ;    ; 4.013 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; key[0]     ; ledr[0]     ; 3.419 ;    ;    ; 3.972 ;
; key[1]     ; ledr[1]     ; 3.346 ;    ;    ; 3.932 ;
; key[2]     ; ledr[2]     ; 3.357 ;    ;    ; 3.908 ;
; key[3]     ; ledr[3]     ; 3.370 ;    ;    ; 3.929 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                             ;
+----------------------------------+----------+--------+----------+---------+---------------------+
; Clock                            ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                 ; -3.486   ; -0.247 ; -1.963   ; -1.577  ; -3.000              ;
;  Controle:U1_FSM|state.init      ; -0.929   ; 0.038  ; N/A      ; N/A     ; 0.370               ;
;  Controle:U1_FSM|state.play_FPGA ; -2.621   ; 0.123  ; -1.963   ; -1.237  ; 0.344               ;
;  Controle:U1_FSM|state.play_user ; -1.120   ; 0.029  ; -1.460   ; -1.577  ; 0.328               ;
;  clock_50                        ; -3.486   ; -0.247 ; -1.110   ; -0.360  ; -3.000              ;
; Design-wide TNS                  ; -125.586 ; -1.129 ; -88.951  ; -96.599 ; -34.395             ;
;  Controle:U1_FSM|state.init      ; -6.837   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  Controle:U1_FSM|state.play_FPGA ; -52.722  ; 0.000  ; -6.445   ; -4.298  ; 0.000               ;
;  Controle:U1_FSM|state.play_user ; -32.983  ; 0.000  ; -72.480  ; -90.013 ; 0.000               ;
;  clock_50                        ; -33.044  ; -1.129 ; -10.026  ; -2.436  ; -34.395             ;
+----------------------------------+----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------+
; Setup Times                                                                                      ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; Data Port ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; sw[*]     ; Controle:U1_FSM|state.init ; 2.738 ; 3.218 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[2]    ; Controle:U1_FSM|state.init ; 2.017 ; 2.464 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[3]    ; Controle:U1_FSM|state.init ; 1.994 ; 2.449 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[4]    ; Controle:U1_FSM|state.init ; 2.010 ; 2.473 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[5]    ; Controle:U1_FSM|state.init ; 2.210 ; 2.722 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[6]    ; Controle:U1_FSM|state.init ; 2.738 ; 3.218 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[7]    ; Controle:U1_FSM|state.init ; 2.364 ; 2.792 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[8]    ; Controle:U1_FSM|state.init ; 2.490 ; 3.009 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[9]    ; Controle:U1_FSM|state.init ; 1.802 ; 2.231 ; Rise       ; Controle:U1_FSM|state.init ;
; key[*]    ; clock_50                   ; 2.351 ; 2.817 ; Rise       ; clock_50                   ;
;  key[0]   ; clock_50                   ; 2.191 ; 2.702 ; Rise       ; clock_50                   ;
;  key[1]   ; clock_50                   ; 1.849 ; 2.306 ; Rise       ; clock_50                   ;
;  key[2]   ; clock_50                   ; 2.351 ; 2.817 ; Rise       ; clock_50                   ;
;  key[3]   ; clock_50                   ; 1.931 ; 2.399 ; Rise       ; clock_50                   ;
; sw[*]     ; clock_50                   ; 3.314 ; 3.706 ; Rise       ; clock_50                   ;
;  sw[0]    ; clock_50                   ; 3.314 ; 3.706 ; Rise       ; clock_50                   ;
;  sw[1]    ; clock_50                   ; 3.290 ; 3.701 ; Rise       ; clock_50                   ;
+-----------+----------------------------+-------+-------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Hold Times                                                                                         ;
+-----------+----------------------------+--------+--------+------------+----------------------------+
; Data Port ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+-----------+----------------------------+--------+--------+------------+----------------------------+
; sw[*]     ; Controle:U1_FSM|state.init ; -0.280 ; -0.856 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[2]    ; Controle:U1_FSM|state.init ; -0.470 ; -1.071 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[3]    ; Controle:U1_FSM|state.init ; -0.412 ; -1.028 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[4]    ; Controle:U1_FSM|state.init ; -0.479 ; -1.080 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[5]    ; Controle:U1_FSM|state.init ; -0.609 ; -1.244 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[6]    ; Controle:U1_FSM|state.init ; -0.585 ; -1.266 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[7]    ; Controle:U1_FSM|state.init ; -0.410 ; -1.006 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[8]    ; Controle:U1_FSM|state.init ; -0.638 ; -1.324 ; Rise       ; Controle:U1_FSM|state.init ;
;  sw[9]    ; Controle:U1_FSM|state.init ; -0.280 ; -0.856 ; Rise       ; Controle:U1_FSM|state.init ;
; key[*]    ; clock_50                   ; -0.781 ; -1.384 ; Rise       ; clock_50                   ;
;  key[0]   ; clock_50                   ; -0.825 ; -1.474 ; Rise       ; clock_50                   ;
;  key[1]   ; clock_50                   ; -0.781 ; -1.384 ; Rise       ; clock_50                   ;
;  key[2]   ; clock_50                   ; -1.036 ; -1.690 ; Rise       ; clock_50                   ;
;  key[3]   ; clock_50                   ; -0.798 ; -1.445 ; Rise       ; clock_50                   ;
; sw[*]     ; clock_50                   ; -0.940 ; -1.550 ; Rise       ; clock_50                   ;
;  sw[0]    ; clock_50                   ; -1.383 ; -1.922 ; Rise       ; clock_50                   ;
;  sw[1]    ; clock_50                   ; -0.940 ; -1.550 ; Rise       ; clock_50                   ;
+-----------+----------------------------+--------+--------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+
; hex4[*]   ; Controle:U1_FSM|state.init      ; 7.979  ; 7.965  ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[0]  ; Controle:U1_FSM|state.init      ; 7.658  ; 7.683  ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[2]  ; Controle:U1_FSM|state.init      ; 7.889  ; 7.803  ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[3]  ; Controle:U1_FSM|state.init      ; 7.544  ; 7.596  ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[4]  ; Controle:U1_FSM|state.init      ; 7.979  ; 7.965  ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[5]  ; Controle:U1_FSM|state.init      ; 7.545  ; 7.548  ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[6]  ; Controle:U1_FSM|state.init      ; 7.549  ; 7.529  ; Rise       ; Controle:U1_FSM|state.init      ;
; ledr[*]   ; Controle:U1_FSM|state.play_FPGA ; 6.833  ; 6.743  ; Fall       ; Controle:U1_FSM|state.play_FPGA ;
;  ledr[4]  ; Controle:U1_FSM|state.play_FPGA ; 6.114  ; 6.114  ; Fall       ; Controle:U1_FSM|state.play_FPGA ;
;  ledr[5]  ; Controle:U1_FSM|state.play_FPGA ; 6.833  ; 6.743  ; Fall       ; Controle:U1_FSM|state.play_FPGA ;
;  ledr[6]  ; Controle:U1_FSM|state.play_FPGA ; 6.725  ; 6.703  ; Fall       ; Controle:U1_FSM|state.play_FPGA ;
;  ledr[7]  ; Controle:U1_FSM|state.play_FPGA ; 5.965  ; 5.948  ; Fall       ; Controle:U1_FSM|state.play_FPGA ;
; hex0[*]   ; clock_50                        ; 10.244 ; 10.548 ; Rise       ; clock_50                        ;
;  hex0[0]  ; clock_50                        ; 10.244 ; 10.548 ; Rise       ; clock_50                        ;
;  hex0[1]  ; clock_50                        ; 8.992  ; 9.188  ; Rise       ; clock_50                        ;
;  hex0[2]  ; clock_50                        ; 8.691  ; 8.876  ; Rise       ; clock_50                        ;
;  hex0[3]  ; clock_50                        ; 8.999  ; 9.192  ; Rise       ; clock_50                        ;
;  hex0[4]  ; clock_50                        ; 8.626  ; 8.794  ; Rise       ; clock_50                        ;
;  hex0[5]  ; clock_50                        ; 8.899  ; 9.138  ; Rise       ; clock_50                        ;
;  hex0[6]  ; clock_50                        ; 8.873  ; 8.620  ; Rise       ; clock_50                        ;
; hex1[*]   ; clock_50                        ; 7.511  ; 7.630  ; Rise       ; clock_50                        ;
;  hex1[0]  ; clock_50                        ; 7.511  ; 7.630  ; Rise       ; clock_50                        ;
;  hex1[1]  ; clock_50                        ; 7.001  ; 7.094  ; Rise       ; clock_50                        ;
;  hex1[3]  ; clock_50                        ; 6.911  ; 6.980  ; Rise       ; clock_50                        ;
;  hex1[4]  ; clock_50                        ; 6.770  ; 6.872  ; Rise       ; clock_50                        ;
; hex2[*]   ; clock_50                        ; 10.704 ; 10.772 ; Rise       ; clock_50                        ;
;  hex2[0]  ; clock_50                        ; 8.884  ; 8.632  ; Rise       ; clock_50                        ;
;  hex2[1]  ; clock_50                        ; 9.220  ; 8.950  ; Rise       ; clock_50                        ;
;  hex2[2]  ; clock_50                        ; 9.553  ; 9.459  ; Rise       ; clock_50                        ;
;  hex2[3]  ; clock_50                        ; 9.101  ; 8.988  ; Rise       ; clock_50                        ;
;  hex2[4]  ; clock_50                        ; 9.649  ; 9.546  ; Rise       ; clock_50                        ;
;  hex2[5]  ; clock_50                        ; 10.704 ; 10.772 ; Rise       ; clock_50                        ;
;  hex2[6]  ; clock_50                        ; 9.198  ; 9.194  ; Rise       ; clock_50                        ;
; hex3[*]   ; clock_50                        ; 10.038 ; 9.848  ; Rise       ; clock_50                        ;
;  hex3[2]  ; clock_50                        ; 9.626  ; 9.817  ; Rise       ; clock_50                        ;
;  hex3[4]  ; clock_50                        ; 9.831  ; 9.638  ; Rise       ; clock_50                        ;
;  hex3[5]  ; clock_50                        ; 10.038 ; 9.848  ; Rise       ; clock_50                        ;
;  hex3[6]  ; clock_50                        ; 7.114  ; 7.021  ; Rise       ; clock_50                        ;
; hex4[*]   ; clock_50                        ; 9.597  ; 9.570  ; Rise       ; clock_50                        ;
;  hex4[0]  ; clock_50                        ; 9.036  ; 8.815  ; Rise       ; clock_50                        ;
;  hex4[1]  ; clock_50                        ; 6.629  ; 6.594  ; Rise       ; clock_50                        ;
;  hex4[2]  ; clock_50                        ; 9.597  ; 9.570  ; Rise       ; clock_50                        ;
;  hex4[3]  ; clock_50                        ; 9.318  ; 9.238  ; Rise       ; clock_50                        ;
;  hex4[4]  ; clock_50                        ; 9.346  ; 9.284  ; Rise       ; clock_50                        ;
;  hex4[5]  ; clock_50                        ; 9.237  ; 9.280  ; Rise       ; clock_50                        ;
;  hex4[6]  ; clock_50                        ; 8.953  ; 8.759  ; Rise       ; clock_50                        ;
; hex5[*]   ; clock_50                        ; 9.765  ; 9.874  ; Rise       ; clock_50                        ;
;  hex5[0]  ; clock_50                        ; 6.728  ; 6.663  ; Rise       ; clock_50                        ;
;  hex5[2]  ; clock_50                        ; 9.441  ; 9.646  ; Rise       ; clock_50                        ;
;  hex5[3]  ; clock_50                        ; 9.679  ; 9.874  ; Rise       ; clock_50                        ;
;  hex5[4]  ; clock_50                        ; 9.765  ; 9.530  ; Rise       ; clock_50                        ;
;  hex5[6]  ; clock_50                        ; 7.144  ; 7.075  ; Rise       ; clock_50                        ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+
; Data Port ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+
; hex4[*]   ; Controle:U1_FSM|state.init      ; 4.022 ; 4.123 ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[0]  ; Controle:U1_FSM|state.init      ; 4.170 ; 4.165 ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[2]  ; Controle:U1_FSM|state.init      ; 4.171 ; 4.303 ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[3]  ; Controle:U1_FSM|state.init      ; 4.154 ; 4.160 ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[4]  ; Controle:U1_FSM|state.init      ; 4.565 ; 4.710 ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[5]  ; Controle:U1_FSM|state.init      ; 4.022 ; 4.123 ; Rise       ; Controle:U1_FSM|state.init      ;
;  hex4[6]  ; Controle:U1_FSM|state.init      ; 4.454 ; 4.367 ; Rise       ; Controle:U1_FSM|state.init      ;
; ledr[*]   ; Controle:U1_FSM|state.play_FPGA ; 3.485 ; 3.545 ; Fall       ; Controle:U1_FSM|state.play_FPGA ;
;  ledr[4]  ; Controle:U1_FSM|state.play_FPGA ; 3.577 ; 3.636 ; Fall       ; Controle:U1_FSM|state.play_FPGA ;
;  ledr[5]  ; Controle:U1_FSM|state.play_FPGA ; 3.954 ; 4.074 ; Fall       ; Controle:U1_FSM|state.play_FPGA ;
;  ledr[6]  ; Controle:U1_FSM|state.play_FPGA ; 3.954 ; 4.051 ; Fall       ; Controle:U1_FSM|state.play_FPGA ;
;  ledr[7]  ; Controle:U1_FSM|state.play_FPGA ; 3.485 ; 3.545 ; Fall       ; Controle:U1_FSM|state.play_FPGA ;
; hex0[*]   ; clock_50                        ; 4.015 ; 4.007 ; Rise       ; clock_50                        ;
;  hex0[0]  ; clock_50                        ; 5.191 ; 5.368 ; Rise       ; clock_50                        ;
;  hex0[1]  ; clock_50                        ; 4.176 ; 4.252 ; Rise       ; clock_50                        ;
;  hex0[2]  ; clock_50                        ; 4.110 ; 4.222 ; Rise       ; clock_50                        ;
;  hex0[3]  ; clock_50                        ; 4.194 ; 4.266 ; Rise       ; clock_50                        ;
;  hex0[4]  ; clock_50                        ; 4.044 ; 4.007 ; Rise       ; clock_50                        ;
;  hex0[5]  ; clock_50                        ; 4.158 ; 4.204 ; Rise       ; clock_50                        ;
;  hex0[6]  ; clock_50                        ; 4.015 ; 4.041 ; Rise       ; clock_50                        ;
; hex1[*]   ; clock_50                        ; 3.996 ; 4.115 ; Rise       ; clock_50                        ;
;  hex1[0]  ; clock_50                        ; 4.408 ; 4.583 ; Rise       ; clock_50                        ;
;  hex1[1]  ; clock_50                        ; 4.113 ; 4.244 ; Rise       ; clock_50                        ;
;  hex1[3]  ; clock_50                        ; 4.020 ; 4.175 ; Rise       ; clock_50                        ;
;  hex1[4]  ; clock_50                        ; 3.996 ; 4.115 ; Rise       ; clock_50                        ;
; hex2[*]   ; clock_50                        ; 3.871 ; 3.845 ; Rise       ; clock_50                        ;
;  hex2[0]  ; clock_50                        ; 4.084 ; 4.160 ; Rise       ; clock_50                        ;
;  hex2[1]  ; clock_50                        ; 4.259 ; 4.425 ; Rise       ; clock_50                        ;
;  hex2[2]  ; clock_50                        ; 4.066 ; 4.202 ; Rise       ; clock_50                        ;
;  hex2[3]  ; clock_50                        ; 3.871 ; 3.845 ; Rise       ; clock_50                        ;
;  hex2[4]  ; clock_50                        ; 4.229 ; 4.215 ; Rise       ; clock_50                        ;
;  hex2[5]  ; clock_50                        ; 4.898 ; 5.154 ; Rise       ; clock_50                        ;
;  hex2[6]  ; clock_50                        ; 5.333 ; 5.340 ; Rise       ; clock_50                        ;
; hex3[*]   ; clock_50                        ; 4.264 ; 4.133 ; Rise       ; clock_50                        ;
;  hex3[2]  ; clock_50                        ; 4.271 ; 4.299 ; Rise       ; clock_50                        ;
;  hex3[4]  ; clock_50                        ; 4.308 ; 4.281 ; Rise       ; clock_50                        ;
;  hex3[5]  ; clock_50                        ; 4.444 ; 4.404 ; Rise       ; clock_50                        ;
;  hex3[6]  ; clock_50                        ; 4.264 ; 4.133 ; Rise       ; clock_50                        ;
; hex4[*]   ; clock_50                        ; 3.870 ; 3.816 ; Rise       ; clock_50                        ;
;  hex4[0]  ; clock_50                        ; 5.360 ; 5.146 ; Rise       ; clock_50                        ;
;  hex4[1]  ; clock_50                        ; 3.962 ; 3.816 ; Rise       ; clock_50                        ;
;  hex4[2]  ; clock_50                        ; 4.019 ; 4.168 ; Rise       ; clock_50                        ;
;  hex4[3]  ; clock_50                        ; 4.017 ; 3.988 ; Rise       ; clock_50                        ;
;  hex4[4]  ; clock_50                        ; 4.274 ; 4.263 ; Rise       ; clock_50                        ;
;  hex4[5]  ; clock_50                        ; 3.870 ; 3.989 ; Rise       ; clock_50                        ;
;  hex4[6]  ; clock_50                        ; 5.331 ; 5.056 ; Rise       ; clock_50                        ;
; hex5[*]   ; clock_50                        ; 4.024 ; 3.914 ; Rise       ; clock_50                        ;
;  hex5[0]  ; clock_50                        ; 4.024 ; 3.914 ; Rise       ; clock_50                        ;
;  hex5[2]  ; clock_50                        ; 4.060 ; 4.246 ; Rise       ; clock_50                        ;
;  hex5[3]  ; clock_50                        ; 4.321 ; 4.349 ; Rise       ; clock_50                        ;
;  hex5[4]  ; clock_50                        ; 4.328 ; 4.178 ; Rise       ; clock_50                        ;
;  hex5[6]  ; clock_50                        ; 4.249 ; 4.102 ; Rise       ; clock_50                        ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; key[0]     ; ledr[0]     ; 5.906 ;    ;    ; 6.227 ;
; key[1]     ; ledr[1]     ; 5.728 ;    ;    ; 6.127 ;
; key[2]     ; ledr[2]     ; 5.812 ;    ;    ; 6.132 ;
; key[3]     ; ledr[3]     ; 5.872 ;    ;    ; 6.193 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; key[0]     ; ledr[0]     ; 3.419 ;    ;    ; 3.972 ;
; key[1]     ; ledr[1]     ; 3.346 ;    ;    ; 3.932 ;
; key[2]     ; ledr[2]     ; 3.357 ;    ;    ; 3.908 ;
; key[3]     ; ledr[3]     ; 3.370 ;    ;    ; 3.929 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ledr[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledr[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledr[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledr[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledr[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledr[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledr[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledr[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex0[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex0[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex0[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex0[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex0[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex0[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex0[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex3[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex3[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex3[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex3[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex3[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex3[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex3[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex4[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex4[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex4[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex4[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex4[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex4[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex4[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex5[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex5[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex5[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex5[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex5[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex5[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex5[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; key[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ledr[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ledr[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ledr[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ledr[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ledr[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ledr[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.36 V              ; -0.00946 V          ; 0.111 V                              ; 0.027 V                              ; 6.46e-10 s                  ; 6.2e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.36 V             ; -0.00946 V         ; 0.111 V                             ; 0.027 V                             ; 6.46e-10 s                 ; 6.2e-10 s                  ; Yes                       ; Yes                       ;
; ledr[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ledr[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; hex0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.33 V              ; -0.00341 V          ; 0.17 V                               ; 0.084 V                              ; 3.33e-09 s                  ; 3.24e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.33 V             ; -0.00341 V         ; 0.17 V                              ; 0.084 V                             ; 3.33e-09 s                 ; 3.24e-09 s                 ; Yes                       ; Yes                       ;
; hex0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; hex0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; hex0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; hex0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; hex0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; hex0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; hex1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; hex1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; hex1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; hex1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; hex1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; hex1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; hex1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.36 V              ; -0.00946 V          ; 0.111 V                              ; 0.027 V                              ; 6.46e-10 s                  ; 6.2e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.36 V             ; -0.00946 V         ; 0.111 V                             ; 0.027 V                             ; 6.46e-10 s                 ; 6.2e-10 s                  ; Yes                       ; Yes                       ;
; hex2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; hex2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; hex2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; hex2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; hex2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; hex2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.33 V              ; -0.00341 V          ; 0.17 V                               ; 0.084 V                              ; 3.33e-09 s                  ; 3.24e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.33 V             ; -0.00341 V         ; 0.17 V                              ; 0.084 V                             ; 3.33e-09 s                 ; 3.24e-09 s                 ; Yes                       ; Yes                       ;
; hex2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-09 s                  ; 3.41e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-09 s                 ; 3.41e-09 s                 ; Yes                       ; Yes                       ;
; hex3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; hex3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; hex3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; hex3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; hex3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; hex3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; hex3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; hex4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; hex4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.36 V              ; -0.00946 V          ; 0.111 V                              ; 0.027 V                              ; 6.46e-10 s                  ; 6.2e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.36 V             ; -0.00946 V         ; 0.111 V                             ; 0.027 V                             ; 6.46e-10 s                 ; 6.2e-10 s                  ; Yes                       ; Yes                       ;
; hex4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; hex4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; hex4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; hex4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; hex4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; hex5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; hex5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; hex5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.36 V              ; -0.00946 V          ; 0.111 V                              ; 0.027 V                              ; 6.46e-10 s                  ; 6.2e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.36 V             ; -0.00946 V         ; 0.111 V                             ; 0.027 V                             ; 6.46e-10 s                 ; 6.2e-10 s                  ; Yes                       ; Yes                       ;
; hex5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; hex5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; hex5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; hex5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ledr[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ledr[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ledr[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ledr[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ledr[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ledr[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; ledr[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ledr[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hex0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; hex0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hex0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hex0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hex0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hex0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; hex0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hex1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; hex1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; hex1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; hex1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hex1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; hex1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; hex1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; hex2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hex2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hex2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hex2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hex2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; hex2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; hex2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; hex3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hex3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; hex3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hex3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; hex3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hex3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hex3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; hex4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; hex4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; hex4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hex4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; hex4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hex4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hex4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; hex5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; hex5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hex5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; hex5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hex5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; hex5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; hex5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                               ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; clock_50                        ; clock_50                        ; 131      ; 0        ; 0        ; 0        ;
; Controle:U1_FSM|state.init      ; clock_50                        ; 5        ; 1        ; 0        ; 0        ;
; Controle:U1_FSM|state.play_FPGA ; clock_50                        ; 6        ; 134      ; 0        ; 0        ;
; Controle:U1_FSM|state.play_user ; clock_50                        ; 16       ; 144      ; 0        ; 0        ;
; clock_50                        ; Controle:U1_FSM|state.init      ; 8        ; 0        ; 0        ; 0        ;
; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0        ; 0        ; 16       ; 0        ;
; Controle:U1_FSM|state.init      ; Controle:U1_FSM|state.play_FPGA ; 0        ; 0        ; 15       ; 0        ;
; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0        ; 0        ; 0        ; 131      ;
; clock_50                        ; Controle:U1_FSM|state.play_user ; 0        ; 0        ; 4        ; 0        ;
; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0        ; 0        ; 0        ; 60       ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; clock_50                        ; clock_50                        ; 131      ; 0        ; 0        ; 0        ;
; Controle:U1_FSM|state.init      ; clock_50                        ; 5        ; 1        ; 0        ; 0        ;
; Controle:U1_FSM|state.play_FPGA ; clock_50                        ; 6        ; 134      ; 0        ; 0        ;
; Controle:U1_FSM|state.play_user ; clock_50                        ; 16       ; 144      ; 0        ; 0        ;
; clock_50                        ; Controle:U1_FSM|state.init      ; 8        ; 0        ; 0        ; 0        ;
; clock_50                        ; Controle:U1_FSM|state.play_FPGA ; 0        ; 0        ; 16       ; 0        ;
; Controle:U1_FSM|state.init      ; Controle:U1_FSM|state.play_FPGA ; 0        ; 0        ; 15       ; 0        ;
; Controle:U1_FSM|state.play_FPGA ; Controle:U1_FSM|state.play_FPGA ; 0        ; 0        ; 0        ; 131      ;
; clock_50                        ; Controle:U1_FSM|state.play_user ; 0        ; 0        ; 4        ; 0        ;
; Controle:U1_FSM|state.play_user ; Controle:U1_FSM|state.play_user ; 0        ; 0        ; 0        ; 60       ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                       ;
+----------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+---------------------------------+----------+----------+----------+----------+
; clock_50                   ; clock_50                        ; 10       ; 0        ; 0        ; 0        ;
; Controle:U1_FSM|state.init ; clock_50                        ; 15       ; 15       ; 0        ; 0        ;
; clock_50                   ; Controle:U1_FSM|state.play_FPGA ; 0        ; 0        ; 4        ; 0        ;
; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; 0        ; 0        ; 4        ; 4        ;
; clock_50                   ; Controle:U1_FSM|state.play_user ; 0        ; 0        ; 64       ; 0        ;
; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0        ; 0        ; 64       ; 64       ;
+----------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                        ;
+----------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+---------------------------------+----------+----------+----------+----------+
; clock_50                   ; clock_50                        ; 10       ; 0        ; 0        ; 0        ;
; Controle:U1_FSM|state.init ; clock_50                        ; 15       ; 15       ; 0        ; 0        ;
; clock_50                   ; Controle:U1_FSM|state.play_FPGA ; 0        ; 0        ; 4        ; 0        ;
; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_FPGA ; 0        ; 0        ; 4        ; 4        ;
; clock_50                   ; Controle:U1_FSM|state.play_user ; 0        ; 0        ; 64       ; 0        ;
; Controle:U1_FSM|state.init ; Controle:U1_FSM|state.play_user ; 0        ; 0        ; 64       ; 64       ;
+----------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 14    ; 14   ;
; Unconstrained Input Port Paths  ; 31    ; 31   ;
; Unconstrained Output Ports      ; 42    ; 42   ;
; Unconstrained Output Port Paths ; 122   ; 122  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Jun 25 17:41:06 2024
Info: Command: quartus_sta genius_prj -c Topo
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 141 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Topo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_50 clock_50
    Info (332105): create_clock -period 1.000 -name Controle:U1_FSM|state.play_user Controle:U1_FSM|state.play_user
    Info (332105): create_clock -period 1.000 -name Controle:U1_FSM|state.play_FPGA Controle:U1_FSM|state.play_FPGA
    Info (332105): create_clock -period 1.000 -name Controle:U1_FSM|state.init Controle:U1_FSM|state.init
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.486
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.486             -33.044 clock_50 
    Info (332119):    -2.621             -52.722 Controle:U1_FSM|state.play_FPGA 
    Info (332119):    -1.120             -32.983 Controle:U1_FSM|state.play_user 
    Info (332119):    -0.929              -6.837 Controle:U1_FSM|state.init 
Info (332146): Worst-case hold slack is -0.247
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.247              -1.129 clock_50 
    Info (332119):     0.029               0.000 Controle:U1_FSM|state.play_user 
    Info (332119):     0.187               0.000 Controle:U1_FSM|state.init 
    Info (332119):     0.242               0.000 Controle:U1_FSM|state.play_FPGA 
Info (332146): Worst-case recovery slack is -1.963
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.963              -6.445 Controle:U1_FSM|state.play_FPGA 
    Info (332119):    -1.460             -72.480 Controle:U1_FSM|state.play_user 
    Info (332119):    -1.110             -10.026 clock_50 
Info (332146): Worst-case removal slack is -1.577
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.577             -90.013 Controle:U1_FSM|state.play_user 
    Info (332119):    -1.237              -4.298 Controle:U1_FSM|state.play_FPGA 
    Info (332119):    -0.360              -2.288 clock_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -33.000 clock_50 
    Info (332119):     0.347               0.000 Controle:U1_FSM|state.play_FPGA 
    Info (332119):     0.347               0.000 Controle:U1_FSM|state.play_user 
    Info (332119):     0.421               0.000 Controle:U1_FSM|state.init 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.982
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.982             -27.487 clock_50 
    Info (332119):    -2.287             -41.197 Controle:U1_FSM|state.play_FPGA 
    Info (332119):    -0.925             -24.101 Controle:U1_FSM|state.play_user 
    Info (332119):    -0.837              -6.205 Controle:U1_FSM|state.init 
Info (332146): Worst-case hold slack is -0.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.225              -1.096 clock_50 
    Info (332119):     0.117               0.000 Controle:U1_FSM|state.play_user 
    Info (332119):     0.232               0.000 Controle:U1_FSM|state.play_FPGA 
    Info (332119):     0.307               0.000 Controle:U1_FSM|state.init 
Info (332146): Worst-case recovery slack is -1.797
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.797              -5.961 Controle:U1_FSM|state.play_FPGA 
    Info (332119):    -1.382             -68.376 Controle:U1_FSM|state.play_user 
    Info (332119):    -0.887              -7.531 clock_50 
Info (332146): Worst-case removal slack is -1.345
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.345             -77.656 Controle:U1_FSM|state.play_user 
    Info (332119):    -1.072              -3.715 Controle:U1_FSM|state.play_FPGA 
    Info (332119):    -0.360              -2.436 clock_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -33.000 clock_50 
    Info (332119):     0.370               0.000 Controle:U1_FSM|state.init 
    Info (332119):     0.409               0.000 Controle:U1_FSM|state.play_FPGA 
    Info (332119):     0.432               0.000 Controle:U1_FSM|state.play_user 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.831
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.831             -10.841 clock_50 
    Info (332119):    -1.261             -10.744 Controle:U1_FSM|state.play_FPGA 
    Info (332119):    -0.224              -0.918 Controle:U1_FSM|state.play_user 
    Info (332119):    -0.077              -0.304 Controle:U1_FSM|state.init 
Info (332146): Worst-case hold slack is -0.221
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.221              -1.039 clock_50 
    Info (332119):     0.038               0.000 Controle:U1_FSM|state.init 
    Info (332119):     0.063               0.000 Controle:U1_FSM|state.play_user 
    Info (332119):     0.123               0.000 Controle:U1_FSM|state.play_FPGA 
Info (332146): Worst-case recovery slack is -0.854
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.854              -2.612 Controle:U1_FSM|state.play_FPGA 
    Info (332119):    -0.604             -25.940 Controle:U1_FSM|state.play_user 
    Info (332119):    -0.208              -1.223 clock_50 
Info (332146): Worst-case removal slack is -0.984
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.984             -57.055 Controle:U1_FSM|state.play_user 
    Info (332119):    -0.795              -2.823 Controle:U1_FSM|state.play_FPGA 
    Info (332119):    -0.288              -2.173 clock_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -34.395 clock_50 
    Info (332119):     0.328               0.000 Controle:U1_FSM|state.play_user 
    Info (332119):     0.344               0.000 Controle:U1_FSM|state.play_FPGA 
    Info (332119):     0.428               0.000 Controle:U1_FSM|state.init 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4622 megabytes
    Info: Processing ended: Tue Jun 25 17:41:07 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


