#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Aug 10 17:30:24 2023
# Process ID: 6748
# Current directory: D:/Study/Xlinx/FPGA/uart
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14080 D:\Study\Xlinx\FPGA\uart\uart.xpr
# Log file: D:/Study/Xlinx/FPGA/uart/vivado.log
# Journal file: D:/Study/Xlinx/FPGA/uart\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Study/Xlinx/FPGA/uart/uart.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/SoftWare/Vivado/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 843.770 ; gain = 158.227
update_compile_order -fileset sources_1
launch_simulation -install_path D:/SoftWare/Modelsim/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study/Xlinx/FPGA/uart/uart.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/SoftWare/Modelsim/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/SoftWare/Vivado/Library/modelsim.ini' copied to run dir:'D:/Study/Xlinx/FPGA/uart/uart.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SIM_uart_drive_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Study/Xlinx/FPGA/uart/uart.sim/sim_1/behav/modelsim'
Reading D:/SoftWare/Modelsim/tcl/vsim/pref.tcl

# 10.7

# do {SIM_uart_drive_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 17:31:05 on Aug 10,2023
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../uart.srcs/sources_1/ip/clk_50M" ../../../../uart.srcs/sources_1/new/clk_dev.v ../../../../uart.srcs/sources_1/new/rst_gen.v ../../../../uart.srcs/sources_1/new/uart_drive.v ../../../../uart.srcs/sources_1/new/uart_rx.v ../../../../uart.srcs/sources_1/new/uart_tx.v ../../../../uart.srcs/sim_1/new/SIM_uart_drive_TB.v 
# -- Skipping module clk_div
# -- Skipping module rst_gen
# -- Skipping module uart_drive
# -- Skipping module uart_rx
# -- Skipping module uart_tx
# -- Skipping module SIM_uart_drive_TB
# 
# Top level modules:
# 	SIM_uart_drive_TB
# End time: 17:31:05 on Aug 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 17:31:05 on Aug 10,2023
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 17:31:05 on Aug 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Study/Xlinx/FPGA/uart/uart.sim/sim_1/behav/modelsim'
Program launched (PID=21516)
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug 10 17:31:52 2023...
