{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1577288822570 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1577288822581 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 25 17:47:02 2019 " "Processing started: Wed Dec 25 17:47:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1577288822581 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288822581 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BattleCity -c BattleCity " "Command: quartus_map --read_settings_files=on --write_settings_files=off BattleCity -c BattleCity" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288822581 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1577288823170 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1577288823170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/one_sec_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/one_sec_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 one_sec_counter " "Found entity 1: one_sec_counter" {  } { { "RTL/VGA/one_sec_counter.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/one_sec_counter.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/seg7/seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/seg7/seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7 " "Found entity 1: SEG7" {  } { { "RTL/Seg7/SEG7.SV" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/Seg7/SEG7.SV" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/top_mss_demo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/top_mss_demo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_MSS_DEMO " "Found entity 1: TOP_MSS_DEMO" {  } { { "RTL/MSS/TOP_MSS_DEMO.bdf" "" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/MSS/TOP_MSS_DEMO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/tonedecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/tonedecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ToneDecoder " "Found entity 1: ToneDecoder" {  } { { "RTL/MSS/ToneDecoder.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/MSS/ToneDecoder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/sintable.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/sintable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sintable " "Found entity 1: sintable" {  } { { "RTL/MSS/SinTable.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/MSS/SinTable.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/prescaler.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/prescaler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "RTL/MSS/prescaler.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/MSS/prescaler.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/data_conversion.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/data_conversion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_conversion " "Found entity 1: data_conversion" {  } { { "RTL/MSS/data_conversion.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/MSS/data_conversion.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/addr_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/addr_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_counter " "Found entity 1: addr_counter" {  } { { "RTL/MSS/addr_counter.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/MSS/addr_counter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/top_kbd_demoall.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/top_kbd_demoall.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_KBD_DEMOALL " "Found entity 1: TOP_KBD_DEMOALL" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834025 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "random.sv(23) " "Verilog HDL information at random.sv(23): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1577288834027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/random.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834027 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lpf.sv(42) " "Verilog HDL information at lpf.sv(42): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARD/lpf.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/lpf.sv" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1577288834027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/lpf.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/lpf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lpf " "Found entity 1: lpf" {  } { { "RTL/KEYBOARD/lpf.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/lpf.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/keytoggle_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/keytoggle_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyToggle_decoder " "Found entity 1: keyToggle_decoder" {  } { { "RTL/KEYBOARD/keyToggle_decoder.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/keyToggle_decoder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/keypad_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/keypad_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyPad_decoder " "Found entity 1: keyPad_decoder" {  } { { "RTL/KEYBOARD/keyPad_decoder.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/keyPad_decoder.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/kbdintf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/kbdintf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 KBDINTF " "Found entity 1: KBDINTF" {  } { { "RTL/KEYBOARD/KBDINTF.bdf" "" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/KBDINTF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834036 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "byterec.sv(68) " "Verilog HDL information at byterec.sv(68): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/byterec.sv" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1577288834038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/byterec.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/byterec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 byterec " "Found entity 1: byterec" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/byterec.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/bitrec.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/bitrec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitrec " "Found entity 1: bitrec" {  } { { "RTL/KEYBOARD/bitrec.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/bitrec.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio_codec_controller/audio_codec_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio_codec_controller/audio_codec_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec_controller " "Found entity 1: audio_codec_controller" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/VGA_Controller.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/top_vga.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/top_vga.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_VGA " "Found entity 1: TOP_VGA" {  } { { "RTL/VGA/TOP_VGA.bdf" "" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834103 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "square_object.sv(38) " "Verilog HDL information at square_object.sv(38): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/square_object.sv" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1577288834103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/square_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/square_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_object " "Found entity 1: square_object" {  } { { "RTL/VGA/square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/square_object.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/smileyface_move.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/smileyface_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smileyface_move " "Found entity 1: smileyface_move" {  } { { "RTL/VGA/smileyface_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/smileyface_move.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/smileybitmap4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/smileybitmap4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smileyBitMap4Bit " "Found entity 1: smileyBitMap4Bit" {  } { { "RTL/VGA/smileyBitMap4Bit.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/smileyBitMap4Bit.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/smileybitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/smileybitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smileyBitMap " "Found entity 1: smileyBitMap" {  } { { "RTL/VGA/smileyBitMap.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/smileyBitMap.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/objects_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 objects_mux " "Found entity 1: objects_mux" {  } { { "RTL/VGA/objects_mux.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/objects_mux.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/numbersbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/numbersbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NumbersBitMap " "Found entity 1: NumbersBitMap" {  } { { "RTL/VGA/NumbersBitMap.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/NumbersBitMap.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/game_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/game_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_controller " "Found entity 1: game_controller" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/game_controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/back_ground_draw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_draw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 back_ground_draw " "Found entity 1: back_ground_draw" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/back_ground_draw.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const_0.v 1 1 " "Found 1 design units, including 1 entities, in source file const_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Const_0 " "Found entity 1: Const_0" {  } { { "Const_0.v" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/Const_0.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/tank_move.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/tank_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tank_move " "Found entity 1: tank_move" {  } { { "RTL/VGA/tank_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/tank_move.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "middlex.v 1 1 " "Found 1 design units, including 1 entities, in source file middlex.v" { { "Info" "ISGN_ENTITY_NAME" "1 MiddleX " "Found entity 1: MiddleX" {  } { { "MiddleX.v" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/MiddleX.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "middley.v 1 1 " "Found 1 design units, including 1 entities, in source file middley.v" { { "Info" "ISGN_ENTITY_NAME" "1 MiddleY " "Found entity 1: MiddleY" {  } { { "MiddleY.v" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/MiddleY.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/missle_move.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/missle_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 missle_move " "Found entity 1: missle_move" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tankdirconst.v 1 1 " "Found 1 design units, including 1 entities, in source file tankdirconst.v" { { "Info" "ISGN_ENTITY_NAME" "1 tankDirConst " "Found entity 1: tankDirConst" {  } { { "tankDirConst.v" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/tankDirConst.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834134 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tank_square_object.sv(39) " "Verilog HDL information at tank_square_object.sv(39): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/tank_square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/tank_square_object.sv" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1577288834134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/tank_square_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/tank_square_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tank_square_object " "Found entity 1: tank_square_object" {  } { { "RTL/VGA/tank_square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/tank_square_object.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834134 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bricks_matrix.sv(55) " "Verilog HDL information at bricks_matrix.sv(55): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/bricks_matrix.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/bricks_matrix.sv" 55 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1577288834134 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bricks_matrix.sv(119) " "Verilog HDL information at bricks_matrix.sv(119): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/bricks_matrix.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/bricks_matrix.sv" 119 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1577288834134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/bricks_matrix.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/bricks_matrix.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bricks_matrix " "Found entity 1: bricks_matrix" {  } { { "RTL/VGA/bricks_matrix.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/bricks_matrix.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixx.v 1 1 " "Found 1 design units, including 1 entities, in source file matrixx.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrixX " "Found entity 1: matrixX" {  } { { "matrixX.v" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/matrixX.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixy.v 1 1 " "Found 1 design units, including 1 entities, in source file matrixy.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrixY " "Found entity 1: matrixY" {  } { { "matrixY.v" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/matrixY.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/bricks_contorller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/bricks_contorller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bricks_controller " "Found entity 1: bricks_controller" {  } { { "RTL/VGA/bricks_contorller.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/bricks_contorller.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/brickbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/brickbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 brickBitMap " "Found entity 1: brickBitMap" {  } { { "RTL/VGA/brickBitMap.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/brickBitMap.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/tankbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/tankbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tankBitMap " "Found entity 1: tankBitMap" {  } { { "RTL/VGA/tankBitMap.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/tankBitMap.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/misslebitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/misslebitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 missleBitMap " "Found entity 1: missleBitMap" {  } { { "RTL/VGA/missleBitMap.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missleBitMap.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/hit_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/hit_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hit_detection " "Found entity 1: hit_detection" {  } { { "RTL/VGA/hit_detection.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/hit_detection.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const_1.v 1 1 " "Found 1 design units, including 1 entities, in source file const_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONST_1 " "Found entity 1: CONST_1" {  } { { "CONST_1.v" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/CONST_1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834156 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "randomCheck.sv(31) " "Verilog HDL information at randomCheck.sv(31): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/randomCheck.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/randomCheck.sv" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1577288834156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/randomcheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/randomcheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 randomCheck " "Found entity 1: randomCheck" {  } { { "RTL/VGA/randomCheck.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/randomCheck.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834172 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "timer.sv(15) " "Verilog HDL information at timer.sv(15): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/timer.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/timer.sv" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1577288834172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "RTL/VGA/timer.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/timer.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const_5.v 1 1 " "Found 1 design units, including 1 entities, in source file const_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 const_5 " "Found entity 1: const_5" {  } { { "const_5.v" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/const_5.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const_4.v 1 1 " "Found 1 design units, including 1 entities, in source file const_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 const_4 " "Found entity 1: const_4" {  } { { "const_4.v" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/const_4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834172 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "election_house.sv(40) " "Verilog HDL information at election_house.sv(40): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/election_house.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/election_house.sv" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1577288834172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/election_house.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/election_house.sv" { { "Info" "ISGN_ENTITY_NAME" "1 election_house " "Found entity 1: election_house" {  } { { "RTL/VGA/election_house.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/election_house.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834172 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "election_house_counter.sv(31) " "Verilog HDL information at election_house_counter.sv(31): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/election_house_counter.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/election_house_counter.sv" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1577288834172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/election_house_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/election_house_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 election_house_counter " "Found entity 1: election_house_counter" {  } { { "RTL/VGA/election_house_counter.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/election_house_counter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288834172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288834172 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nor_code byterec.sv(35) " "Verilog HDL Implicit Net warning at byterec.sv(35): created implicit net for \"nor_code\"" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/byterec.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288834172 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ext_code byterec.sv(36) " "Verilog HDL Implicit Net warning at byterec.sv(36): created implicit net for \"ext_code\"" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/byterec.sv" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288834172 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rel_code byterec.sv(37) " "Verilog HDL Implicit Net warning at byterec.sv(37): created implicit net for \"rel_code\"" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/byterec.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288834172 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_VGA " "Elaborating entity \"TOP_VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1577288834272 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "tank_square_object inst20 " "Block or symbol \"tank_square_object\" of instance \"inst20\" overlaps another block or symbol" {  } { { "RTL/VGA/TOP_VGA.bdf" "" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { -24 912 1136 152 "inst20" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1577288834334 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "tank_square_object inst27 " "Block or symbol \"tank_square_object\" of instance \"inst27\" overlaps another block or symbol" {  } { { "RTL/VGA/TOP_VGA.bdf" "" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { -16 2448 2672 160 "inst27" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1577288834334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:inst " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:inst\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 544 2560 2776 784 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288834388 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(58) " "Verilog HDL assignment warning at VGA_Controller.sv(58): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/VGA_Controller.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288834388 "|TOP_VGA|VGA_Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(59) " "Verilog HDL assignment warning at VGA_Controller.sv(59): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/VGA_Controller.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288834388 "|TOP_VGA|VGA_Controller:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "objects_mux objects_mux:inst13 " "Elaborating entity \"objects_mux\" for hierarchy \"objects_mux:inst13\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst13" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 544 2184 2440 976 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288834388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tankBitMap tankBitMap:inst25 " "Elaborating entity \"tankBitMap\" for hierarchy \"tankBitMap:inst25\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst25" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { -56 1264 1488 88 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288834403 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1577288834573 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1577288834573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tank_square_object tank_square_object:inst20 " "Elaborating entity \"tank_square_object\" for hierarchy \"tank_square_object:inst20\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst20" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { -24 912 1136 152 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288834588 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 tank_square_object.sv(62) " "Verilog HDL assignment warning at tank_square_object.sv(62): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/tank_square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/tank_square_object.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288834588 "|TOP_VGA|tank_square_object:inst20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 tank_square_object.sv(68) " "Verilog HDL assignment warning at tank_square_object.sv(68): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/tank_square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/tank_square_object.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288834588 "|TOP_VGA|tank_square_object:inst20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 tank_square_object.sv(71) " "Verilog HDL assignment warning at tank_square_object.sv(71): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/tank_square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/tank_square_object.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288834588 "|TOP_VGA|tank_square_object:inst20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 tank_square_object.sv(72) " "Verilog HDL assignment warning at tank_square_object.sv(72): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/tank_square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/tank_square_object.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288834588 "|TOP_VGA|tank_square_object:inst20"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tank_move tank_move:inst15 " "Elaborating entity \"tank_move\" for hierarchy \"tank_move:inst15\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst15" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 56 568 816 232 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288834604 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tank_move.sv(114) " "Verilog HDL Case Statement information at tank_move.sv(114): all case item expressions in this case statement are onehot" {  } { { "RTL/VGA/tank_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/tank_move.sv" 114 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1577288834604 "|TOP_VGA|tank_move:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 tank_move.sv(128) " "Verilog HDL assignment warning at tank_move.sv(128): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/tank_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/tank_move.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288834604 "|TOP_VGA|tank_move:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 tank_move.sv(129) " "Verilog HDL assignment warning at tank_move.sv(129): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/tank_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/tank_move.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288834604 "|TOP_VGA|tank_move:inst15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hit_detection hit_detection:inst33 " "Elaborating entity \"hit_detection\" for hierarchy \"hit_detection:inst33\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst33" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 600 -304 -16 1064 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288834620 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 hit_detection.sv(88) " "Verilog HDL assignment warning at hit_detection.sv(88): truncated value with size 32 to match size of target (5)" {  } { { "RTL/VGA/hit_detection.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/hit_detection.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288834620 "|TOP_VGA|hit_detection:inst33"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hit_detection.sv(89) " "Verilog HDL assignment warning at hit_detection.sv(89): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/hit_detection.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/hit_detection.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288834620 "|TOP_VGA|hit_detection:inst33"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object square_object:inst11 " "Elaborating entity \"square_object\" for hierarchy \"square_object:inst11\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst11" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { -480 1016 1240 -336 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288834673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "missle_move missle_move:inst7 " "Elaborating entity \"missle_move\" for hierarchy \"missle_move:inst7\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst7" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { -360 568 808 -184 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288834673 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 missle_move.sv(120) " "Verilog HDL assignment warning at missle_move.sv(120): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288834673 "|TOP_VGA|missle_move:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 missle_move.sv(121) " "Verilog HDL assignment warning at missle_move.sv(121): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/missle_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/missle_move.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288834673 "|TOP_VGA|missle_move:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP_KBD_DEMOALL TOP_KBD_DEMOALL:inst8 " "Elaborating entity \"TOP_KBD_DEMOALL\" for hierarchy \"TOP_KBD_DEMOALL:inst8\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst8" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { -472 -360 -152 -184 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288834704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyPad_decoder TOP_KBD_DEMOALL:inst8\|keyPad_decoder:inst2 " "Elaborating entity \"keyPad_decoder\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|keyPad_decoder:inst2\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "inst2" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 416 360 560 560 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288834704 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 keyPad_decoder.sv(39) " "Verilog HDL assignment warning at keyPad_decoder.sv(39): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARD/keyPad_decoder.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/keyPad_decoder.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288834704 "|TOP_VGA|TOP_KBD_DEMOALL:inst8|keyPad_decoder:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KBDINTF TOP_KBD_DEMOALL:inst8\|KBDINTF:inst4 " "Elaborating entity \"KBDINTF\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|KBDINTF:inst4\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "inst4" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 208 360 560 336 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288834735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byterec TOP_KBD_DEMOALL:inst8\|KBDINTF:inst4\|byterec:inst3 " "Elaborating entity \"byterec\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|KBDINTF:inst4\|byterec:inst3\"" {  } { { "RTL/KEYBOARD/KBDINTF.bdf" "inst3" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/KBDINTF.bdf" { { 48 896 1088 160 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288834735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitrec TOP_KBD_DEMOALL:inst8\|KBDINTF:inst4\|bitrec:inst4 " "Elaborating entity \"bitrec\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|KBDINTF:inst4\|bitrec:inst4\"" {  } { { "RTL/KEYBOARD/KBDINTF.bdf" "inst4" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/KBDINTF.bdf" { { 136 536 704 248 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288834751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpf TOP_KBD_DEMOALL:inst8\|KBDINTF:inst4\|lpf:inst5 " "Elaborating entity \"lpf\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|KBDINTF:inst4\|lpf:inst5\"" {  } { { "RTL/KEYBOARD/KBDINTF.bdf" "inst5" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/KBDINTF.bdf" { { 136 304 456 248 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288834758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyToggle_decoder TOP_KBD_DEMOALL:inst8\|keyToggle_decoder:inst3 " "Elaborating entity \"keyToggle_decoder\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|keyToggle_decoder:inst3\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "inst3" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 296 920 1160 440 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288834758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyToggle_decoder TOP_KBD_DEMOALL:inst8\|keyToggle_decoder:inst1 " "Elaborating entity \"keyToggle_decoder\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|keyToggle_decoder:inst1\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "inst1" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 96 920 1160 240 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288834773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyToggle_decoder TOP_KBD_DEMOALL:inst8\|keyToggle_decoder:inst5 " "Elaborating entity \"keyToggle_decoder\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|keyToggle_decoder:inst5\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "inst5" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 488 912 1152 632 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288834773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyToggle_decoder TOP_KBD_DEMOALL:inst8\|keyToggle_decoder:inst6 " "Elaborating entity \"keyToggle_decoder\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|keyToggle_decoder:inst6\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "inst6" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 688 912 1152 832 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288834789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyToggle_decoder TOP_KBD_DEMOALL:inst8\|keyToggle_decoder:inst11 " "Elaborating entity \"keyToggle_decoder\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|keyToggle_decoder:inst11\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "inst11" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 1752 896 1136 1896 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288834789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyToggle_decoder TOP_KBD_DEMOALL:inst8\|keyToggle_decoder:inst7 " "Elaborating entity \"keyToggle_decoder\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|keyToggle_decoder:inst7\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "inst7" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 912 904 1144 1056 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288834789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyToggle_decoder TOP_KBD_DEMOALL:inst8\|keyToggle_decoder:inst8 " "Elaborating entity \"keyToggle_decoder\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|keyToggle_decoder:inst8\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "inst8" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 1160 904 1144 1304 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288834804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyToggle_decoder TOP_KBD_DEMOALL:inst8\|keyToggle_decoder:inst9 " "Elaborating entity \"keyToggle_decoder\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|keyToggle_decoder:inst9\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "inst9" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 1360 904 1144 1504 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288834804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyToggle_decoder TOP_KBD_DEMOALL:inst8\|keyToggle_decoder:inst10 " "Elaborating entity \"keyToggle_decoder\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|keyToggle_decoder:inst10\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "inst10" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 1552 896 1136 1696 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288834804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyToggle_decoder TOP_KBD_DEMOALL:inst8\|keyToggle_decoder:inst12 " "Elaborating entity \"keyToggle_decoder\" for hierarchy \"TOP_KBD_DEMOALL:inst8\|keyToggle_decoder:inst12\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "inst12" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 1976 888 1128 2120 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288834820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tank_move tank_move:inst23 " "Elaborating entity \"tank_move\" for hierarchy \"tank_move:inst23\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst23" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 64 2104 2352 240 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288834820 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tank_move.sv(114) " "Verilog HDL Case Statement information at tank_move.sv(114): all case item expressions in this case statement are onehot" {  } { { "RTL/VGA/tank_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/tank_move.sv" 114 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1577288834820 "|TOP_VGA|tank_move:inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 tank_move.sv(128) " "Verilog HDL assignment warning at tank_move.sv(128): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/tank_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/tank_move.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288834820 "|TOP_VGA|tank_move:inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 tank_move.sv(129) " "Verilog HDL assignment warning at tank_move.sv(129): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/tank_move.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/tank_move.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288834820 "|TOP_VGA|tank_move:inst23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONST_1 CONST_1:inst34 " "Elaborating entity \"CONST_1\" for hierarchy \"CONST_1:inst34\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst34" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 112 2656 2768 160 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288834858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant CONST_1:inst34\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"CONST_1:inst34\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "CONST_1.v" "LPM_CONSTANT_component" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/CONST_1.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288834889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CONST_1:inst34\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"CONST_1:inst34\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "CONST_1.v" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/CONST_1.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288834889 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CONST_1:inst34\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"CONST_1:inst34\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577288834889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577288834889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577288834889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577288834889 ""}  } { { "CONST_1.v" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/CONST_1.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1577288834889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brickBitMap brickBitMap:inst24 " "Elaborating entity \"brickBitMap\" for hierarchy \"brickBitMap:inst24\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst24" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 24 -48 176 168 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288834889 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1577288837275 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1577288837275 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors3 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors3\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1577288837275 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors4 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors4\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1577288837275 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors5 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors5\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1577288837275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bricks_matrix bricks_matrix:inst22 " "Elaborating entity \"bricks_matrix\" for hierarchy \"bricks_matrix:inst22\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst22" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 56 -464 -208 264 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288837304 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 bricks_matrix.sv(144) " "Verilog HDL assignment warning at bricks_matrix.sv(144): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/bricks_matrix.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/bricks_matrix.sv" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288837349 "|TOP_VGA|bricks_matrix:inst22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 bricks_matrix.sv(145) " "Verilog HDL assignment warning at bricks_matrix.sv(145): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/bricks_matrix.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/bricks_matrix.sv" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288837365 "|TOP_VGA|bricks_matrix:inst22"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "bricks_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"bricks_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1577288837534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrixX matrixX:inst6 " "Elaborating entity \"matrixX\" for hierarchy \"matrixX:inst6\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst6" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 128 -776 -664 176 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288837581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant matrixX:inst6\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"matrixX:inst6\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "matrixX.v" "LPM_CONSTANT_component" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/matrixX.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288837597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "matrixX:inst6\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"matrixX:inst6\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "matrixX.v" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/matrixX.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288837597 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "matrixX:inst6\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"matrixX:inst6\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 16 " "Parameter \"lpm_cvalue\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577288837597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577288837597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577288837597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577288837597 ""}  } { { "matrixX.v" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/matrixX.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1577288837597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrixY matrixY:inst17 " "Elaborating entity \"matrixY\" for hierarchy \"matrixY:inst17\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst17" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 184 -736 -624 232 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288837613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomCheck randomCheck:inst28 " "Elaborating entity \"randomCheck\" for hierarchy \"randomCheck:inst28\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst28" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 1360 -8 240 1568 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288837613 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 randomCheck.sv(27) " "Verilog HDL assignment warning at randomCheck.sv(27): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/randomCheck.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/randomCheck.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288837613 "|TOP_VGA|randomCheck:inst28"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 randomCheck.sv(28) " "Verilog HDL assignment warning at randomCheck.sv(28): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/randomCheck.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/randomCheck.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288837613 "|TOP_VGA|randomCheck:inst28"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "newRandom randomCheck.sv(31) " "Verilog HDL Always Construct warning at randomCheck.sv(31): inferring latch(es) for variable \"newRandom\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/VGA/randomCheck.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/randomCheck.sv" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1577288837613 "|TOP_VGA|randomCheck:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newRandom randomCheck.sv(31) " "Inferred latch for \"newRandom\" at randomCheck.sv(31)" {  } { { "RTL/VGA/randomCheck.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/randomCheck.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288837628 "|TOP_VGA|randomCheck:inst28"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_sec_counter one_sec_counter:inst44 " "Elaborating entity \"one_sec_counter\" for hierarchy \"one_sec_counter:inst44\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst44" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 1480 -1032 -872 1592 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288837635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Const_0 Const_0:inst45 " "Elaborating entity \"Const_0\" for hierarchy \"Const_0:inst45\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst45" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 1520 -1192 -1080 1568 "inst45" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288837650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Const_0:inst45\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"Const_0:inst45\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "Const_0.v" "LPM_CONSTANT_component" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/Const_0.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288837650 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Const_0:inst45\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"Const_0:inst45\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "Const_0.v" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/Const_0.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288837666 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Const_0:inst45\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"Const_0:inst45\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577288837666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=a1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=a1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577288837666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577288837666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577288837666 ""}  } { { "Const_0.v" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/Const_0.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1577288837666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_v58.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_v58.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_v58 " "Found entity 1: lpm_constant_v58" {  } { { "db/lpm_constant_v58.tdf" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/db/lpm_constant_v58.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577288837682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288837682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_v58 Const_0:inst45\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_v58:ag " "Elaborating entity \"lpm_constant_v58\" for hierarchy \"Const_0:inst45\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_v58:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288837682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Const_0:inst45\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_v58:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Const_0:inst45\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_v58:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_v58.tdf" "mgl_prim1" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/db/lpm_constant_v58.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288838299 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Const_0:inst45\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_v58:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"Const_0:inst45\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_v58:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_v58.tdf" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/db/lpm_constant_v58.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288838315 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Const_0:inst45\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_v58:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"Const_0:inst45\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_v58:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0 " "Parameter \"CVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577288838315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577288838315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577288838315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1630601216 " "Parameter \"NODE_NAME\" = \"1630601216\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577288838315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577288838315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 1 " "Parameter \"SHIFT_COUNT_BITS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577288838315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 1 " "Parameter \"WIDTH_WORD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577288838315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577288838315 ""}  } { { "db/lpm_constant_v58.tdf" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/db/lpm_constant_v58.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1577288838315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Const_0:inst45\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_v58:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Const_0:inst45\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_v58:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288838468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Const_0:inst45\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_v58:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Const_0:inst45\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_v58:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288838616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr Const_0:inst45\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_v58:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"Const_0:inst45\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_v58:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\constant_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288838738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:inst18 " "Elaborating entity \"timer\" for hierarchy \"timer:inst18\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst18" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 1448 -736 -592 1560 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288838801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:inst1 " "Elaborating entity \"random\" for hierarchy \"random:inst1\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst1" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 1296 -432 -192 1408 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288838801 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 random.sv(25) " "Verilog HDL assignment warning at random.sv(25): truncated value with size 32 to match size of target (5)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288838801 "|TOP_VGA|random:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 random.sv(26) " "Verilog HDL assignment warning at random.sv(26): truncated value with size 32 to match size of target (5)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288838801 "|TOP_VGA|random:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 random.sv(32) " "Verilog HDL assignment warning at random.sv(32): truncated value with size 32 to match size of target (5)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288838801 "|TOP_VGA|random:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 random.sv(34) " "Verilog HDL assignment warning at random.sv(34): truncated value with size 32 to match size of target (5)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288838801 "|TOP_VGA|random:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:inst41 " "Elaborating entity \"random\" for hierarchy \"random:inst41\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst41" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 1584 -440 -200 1696 "inst41" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288838816 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 random.sv(25) " "Verilog HDL assignment warning at random.sv(25): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288838816 "|TOP_VGA|random:inst41"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 random.sv(26) " "Verilog HDL assignment warning at random.sv(26): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288838816 "|TOP_VGA|random:inst41"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 random.sv(32) " "Verilog HDL assignment warning at random.sv(32): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288838816 "|TOP_VGA|random:inst41"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 random.sv(34) " "Verilog HDL assignment warning at random.sv(34): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288838816 "|TOP_VGA|random:inst41"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object square_object:inst37 " "Elaborating entity \"square_object\" for hierarchy \"square_object:inst37\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst37" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 1312 512 736 1456 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288838838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:inst67 " "Elaborating entity \"timer\" for hierarchy \"timer:inst67\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst67" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 2120 -832 -688 2232 "inst67" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288838838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:inst5 " "Elaborating entity \"random\" for hierarchy \"random:inst5\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst5" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 1968 -440 -200 2080 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288838854 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 random.sv(25) " "Verilog HDL assignment warning at random.sv(25): truncated value with size 32 to match size of target (5)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288838854 "|TOP_VGA|random:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 random.sv(26) " "Verilog HDL assignment warning at random.sv(26): truncated value with size 32 to match size of target (5)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288838854 "|TOP_VGA|random:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 random.sv(32) " "Verilog HDL assignment warning at random.sv(32): truncated value with size 32 to match size of target (5)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288838854 "|TOP_VGA|random:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 random.sv(34) " "Verilog HDL assignment warning at random.sv(34): truncated value with size 32 to match size of target (5)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288838854 "|TOP_VGA|random:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:inst48 " "Elaborating entity \"random\" for hierarchy \"random:inst48\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst48" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 2256 -448 -208 2368 "inst48" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288838854 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 random.sv(25) " "Verilog HDL assignment warning at random.sv(25): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288838854 "|TOP_VGA|random:inst48"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 random.sv(26) " "Verilog HDL assignment warning at random.sv(26): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288838854 "|TOP_VGA|random:inst48"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 random.sv(32) " "Verilog HDL assignment warning at random.sv(32): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288838854 "|TOP_VGA|random:inst48"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 random.sv(34) " "Verilog HDL assignment warning at random.sv(34): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288838854 "|TOP_VGA|random:inst48"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object square_object:inst46 " "Elaborating entity \"square_object\" for hierarchy \"square_object:inst46\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst46" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 1984 504 728 2128 "inst46" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288838870 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 square_object.sv(24) " "Verilog HDL assignment warning at square_object.sv(24): truncated value with size 9 to match size of target (8)" {  } { { "RTL/VGA/square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/square_object.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288838870 "|TOP_VGA|square_object:inst46"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:inst57 " "Elaborating entity \"random\" for hierarchy \"random:inst57\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst57" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 2728 -440 -200 2840 "inst57" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288838885 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 random.sv(25) " "Verilog HDL assignment warning at random.sv(25): truncated value with size 32 to match size of target (5)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288838885 "|TOP_VGA|random:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 random.sv(26) " "Verilog HDL assignment warning at random.sv(26): truncated value with size 32 to match size of target (5)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288838885 "|TOP_VGA|random:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 random.sv(32) " "Verilog HDL assignment warning at random.sv(32): truncated value with size 32 to match size of target (5)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288838885 "|TOP_VGA|random:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 random.sv(34) " "Verilog HDL assignment warning at random.sv(34): truncated value with size 32 to match size of target (5)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288838885 "|TOP_VGA|random:inst57"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:inst56 " "Elaborating entity \"random\" for hierarchy \"random:inst56\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst56" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 3016 -448 -208 3128 "inst56" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288838901 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 random.sv(25) " "Verilog HDL assignment warning at random.sv(25): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288838901 "|TOP_VGA|random:inst56"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 random.sv(26) " "Verilog HDL assignment warning at random.sv(26): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288838901 "|TOP_VGA|random:inst56"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 random.sv(32) " "Verilog HDL assignment warning at random.sv(32): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288838901 "|TOP_VGA|random:inst56"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 random.sv(34) " "Verilog HDL assignment warning at random.sv(34): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288838901 "|TOP_VGA|random:inst56"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object square_object:inst55 " "Elaborating entity \"square_object\" for hierarchy \"square_object:inst55\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst55" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 2744 504 728 2888 "inst55" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288838917 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 square_object.sv(24) " "Verilog HDL assignment warning at square_object.sv(24): truncated value with size 9 to match size of target (8)" {  } { { "RTL/VGA/square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/square_object.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288838917 "|TOP_VGA|square_object:inst55"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:inst66 " "Elaborating entity \"timer\" for hierarchy \"timer:inst66\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst66" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 3768 -856 -712 3880 "inst66" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288838917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:inst64 " "Elaborating entity \"random\" for hierarchy \"random:inst64\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst64" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 3496 -440 -200 3608 "inst64" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288838932 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 random.sv(25) " "Verilog HDL assignment warning at random.sv(25): truncated value with size 32 to match size of target (5)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288838939 "|TOP_VGA|random:inst64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 random.sv(26) " "Verilog HDL assignment warning at random.sv(26): truncated value with size 32 to match size of target (5)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288838939 "|TOP_VGA|random:inst64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 random.sv(32) " "Verilog HDL assignment warning at random.sv(32): truncated value with size 32 to match size of target (5)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288838939 "|TOP_VGA|random:inst64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 random.sv(34) " "Verilog HDL assignment warning at random.sv(34): truncated value with size 32 to match size of target (5)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288838939 "|TOP_VGA|random:inst64"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:inst65 " "Elaborating entity \"random\" for hierarchy \"random:inst65\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst65" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 3784 -448 -208 3896 "inst65" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288838939 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 random.sv(25) " "Verilog HDL assignment warning at random.sv(25): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288838939 "|TOP_VGA|random:inst65"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 random.sv(26) " "Verilog HDL assignment warning at random.sv(26): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288838939 "|TOP_VGA|random:inst65"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 random.sv(32) " "Verilog HDL assignment warning at random.sv(32): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288838939 "|TOP_VGA|random:inst65"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 random.sv(34) " "Verilog HDL assignment warning at random.sv(34): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/KEYBOARD/random.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288838939 "|TOP_VGA|random:inst65"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object square_object:inst63 " "Elaborating entity \"square_object\" for hierarchy \"square_object:inst63\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst63" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 3512 504 728 3656 "inst63" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288838954 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 square_object.sv(24) " "Verilog HDL assignment warning at square_object.sv(24): truncated value with size 9 to match size of target (8)" {  } { { "RTL/VGA/square_object.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/square_object.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288838954 "|TOP_VGA|square_object:inst63"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "election_house election_house:inst68 " "Elaborating entity \"election_house\" for hierarchy \"election_house:inst68\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst68" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 4264 -352 -96 4440 "inst68" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288838970 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 election_house.sv(54) " "Verilog HDL assignment warning at election_house.sv(54): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/election_house.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/election_house.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288838970 "|TOP_VGA|election_house:inst68"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 election_house.sv(55) " "Verilog HDL assignment warning at election_house.sv(55): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/election_house.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/election_house.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577288838970 "|TOP_VGA|election_house:inst68"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "election_house_counter election_house_counter:inst69 " "Elaborating entity \"election_house_counter\" for hierarchy \"election_house_counter:inst69\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst69" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 4248 264 496 4392 "inst69" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288838986 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coolDownInSOF election_house_counter.sv(27) " "Verilog HDL or VHDL warning at election_house_counter.sv(27): object \"coolDownInSOF\" assigned a value but never read" {  } { { "RTL/VGA/election_house_counter.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/election_house_counter.sv" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1577288838986 "|TOP_VGA|election_house_counter:inst69"}
{ "Error" "EVRFX_VERI_MIX_BLOCK_NON_BLOCK" "counterTank1 election_house_counter.sv(24) " "Verilog HDL error at election_house_counter.sv(24): variable \"counterTank1\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" {  } { { "RTL/VGA/election_house_counter.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/election_house_counter.sv" 24 0 0 } }  } 0 10110 "Verilog HDL error at %2!s!: variable \"%1!s!\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" 0 0 "Analysis & Synthesis" 0 -1 1577288838986 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tank1Bonus election_house_counter.sv(31) " "Verilog HDL Always Construct warning at election_house_counter.sv(31): inferring latch(es) for variable \"tank1Bonus\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/VGA/election_house_counter.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/election_house_counter.sv" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1577288838986 "|TOP_VGA|election_house_counter:inst69"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tank2Bonus election_house_counter.sv(31) " "Verilog HDL Always Construct warning at election_house_counter.sv(31): inferring latch(es) for variable \"tank2Bonus\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/VGA/election_house_counter.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/election_house_counter.sv" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1577288838986 "|TOP_VGA|election_house_counter:inst69"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag election_house_counter.sv(31) " "Verilog HDL Always Construct warning at election_house_counter.sv(31): inferring latch(es) for variable \"flag\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/VGA/election_house_counter.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/election_house_counter.sv" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1577288838986 "|TOP_VGA|election_house_counter:inst69"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coolingDown election_house_counter.sv(31) " "Verilog HDL Always Construct warning at election_house_counter.sv(31): inferring latch(es) for variable \"coolingDown\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/VGA/election_house_counter.sv" "" { Text "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/election_house_counter.sv" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1577288838986 "|TOP_VGA|election_house_counter:inst69"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "election_house_counter:inst69 " "Can't elaborate user hierarchy \"election_house_counter:inst69\"" {  } { { "RTL/VGA/TOP_VGA.bdf" "inst69" { Schematic "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/RTL/VGA/TOP_VGA.bdf" { { 4248 264 496 4392 "inst69" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577288838986 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aviv_/Documents/SVProject/BattleCity_restored/output_files/BattleCity.map.smsg " "Generated suppressed messages file C:/Users/aviv_/Documents/SVProject/BattleCity_restored/output_files/BattleCity.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288839139 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 68 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 68 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4892 " "Peak virtual memory: 4892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1577288839540 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 25 17:47:19 2019 " "Processing ended: Wed Dec 25 17:47:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1577288839540 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1577288839540 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1577288839540 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288839540 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 68 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 68 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1577288840236 ""}
