
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.426377                       # Number of seconds simulated
sim_ticks                                426376936500                       # Number of ticks simulated
final_tick                               926477016500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 381236                       # Simulator instruction rate (inst/s)
host_op_rate                                   381236                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               54183474                       # Simulator tick rate (ticks/s)
host_mem_usage                                2207704                       # Number of bytes of host memory used
host_seconds                                  7869.13                       # Real time elapsed on the host
sim_insts                                  3000000002                       # Number of instructions simulated
sim_ops                                    3000000002                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst       170368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      3564480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3734848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       170368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        170368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      3065472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3065472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         2662                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        55695                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               58357                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         47898                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              47898                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       399571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data      8359927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               8759498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       399571                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           399571                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         7189582                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7189582                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         7189582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       399571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data      8359927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             15949080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       58357                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                      47898                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                     58357                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                    47898                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                    3734848                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                 3065472                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd              3734848                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr              3065472                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                     10                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0                3800                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1                3681                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2                3248                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3                3802                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4                3806                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5                3286                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6                3231                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7                3487                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8                3746                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9                3254                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10               3175                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11               3557                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12               4063                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13               4431                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14               3803                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15               3977                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0                3158                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1                2787                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2                2819                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3                3085                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4                2901                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5                2735                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6                2787                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7                2999                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8                3028                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9                2937                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10               2818                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11               3093                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12               3243                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13               3404                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14               3020                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15               3084                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  426231292500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                 58357                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6                47898                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                   44744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3049                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                    1721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                    2080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                    2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                    2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                    2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                    2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                    2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                    2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                    2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                    2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                   2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                   2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                   2082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                   2082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                   2082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        42539                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    159.800654                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   117.057684                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   208.126508                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64           19263     45.28%     45.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128          10587     24.89%     70.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192           6887     16.19%     86.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256           2103      4.94%     91.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320            829      1.95%     93.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384            855      2.01%     95.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448            338      0.79%     96.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512            306      0.72%     96.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576            219      0.51%     97.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640            169      0.40%     97.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704            118      0.28%     97.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768            118      0.28%     98.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832             77      0.18%     98.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896             53      0.12%     98.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960             49      0.12%     98.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024            42      0.10%     98.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088            47      0.11%     98.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152            42      0.10%     98.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216            25      0.06%     99.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280            36      0.08%     99.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344            21      0.05%     99.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408            28      0.07%     99.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472            67      0.16%     99.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536            84      0.20%     99.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600            19      0.04%     99.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664            13      0.03%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728             9      0.02%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792            40      0.09%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856            10      0.02%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920             9      0.02%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984             8      0.02%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048            14      0.03%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112             6      0.01%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176             4      0.01%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240             2      0.00%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304             6      0.01%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368             4      0.01%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432             3      0.01%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496             1      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560             7      0.02%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624             2      0.00%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688             1      0.00%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752             2      0.00%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816             2      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880             1      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944             3      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072             1      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200             1      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264             1      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328             2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584             1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840             1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4864             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6144             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        42539                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                   1734636500                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat              3086262750                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                  291735000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                1059891250                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     29729.66                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  18165.31                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                52894.97                       # Average memory access latency
system.mem_ctrls.avgRdBW                         8.76                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                         7.19                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                 8.76                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                 7.19                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.12                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.01                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      11.84                       # Average write queue length over time
system.mem_ctrls.readRowHits                    42449                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   21245                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                44.35                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    4011399.86                       # Average gap between requests
system.membus.throughput                     15949080                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq               26974                       # Transaction distribution
system.membus.trans_dist::ReadResp              26974                       # Transaction distribution
system.membus.trans_dist::Writeback             47898                       # Transaction distribution
system.membus.trans_dist::ReadExReq             31383                       # Transaction distribution
system.membus.trans_dist::ReadExResp            31383                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       164612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 164612                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port      6800320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total             6800320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                6800320                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy           244719500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          276604750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       196180700                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    139873044                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      4907327                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    137704659                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       128735922                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     93.486976                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        22178996                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        33026                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            627179824                       # DTB read hits
system.switch_cpus.dtb.read_misses             648052                       # DTB read misses
system.switch_cpus.dtb.read_acv                   208                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        627827876                       # DTB read accesses
system.switch_cpus.dtb.write_hits           160076562                       # DTB write hits
system.switch_cpus.dtb.write_misses            116858                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       160193420                       # DTB write accesses
system.switch_cpus.dtb.data_hits            787256386                       # DTB hits
system.switch_cpus.dtb.data_misses             764910                       # DTB misses
system.switch_cpus.dtb.data_acv                   208                       # DTB access violations
system.switch_cpus.dtb.data_accesses        788021296                       # DTB accesses
system.switch_cpus.itb.fetch_hits           250445689                       # ITB hits
system.switch_cpus.itb.fetch_misses              3434                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       250449123                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                   12                       # Number of system calls
system.switch_cpus.numCycles                852753875                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    257592711                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2228621130                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           196180700                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    150914918                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             383909364                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        21614836                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      192398530                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles          803                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        21282                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          148                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         250445689                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1809565                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    850076138                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.621672                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.375833                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        466166774     54.84%     54.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         36791124      4.33%     59.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         34581893      4.07%     63.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         22211545      2.61%     65.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         36081614      4.24%     70.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         16937838      1.99%     72.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         19241050      2.26%     74.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         32944761      3.88%     78.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        185119539     21.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    850076138                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.230055                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.613440                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        286588895                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     166914140                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         352896003                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      27708113                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       15968986                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     23646188                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        201077                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2209321111                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        252094                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       15968986                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        300403504                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         7403454                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     96769994                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         366958298                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      62571901                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2191727275                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          2450                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         154966                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      47380219                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1803035979                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3076046424                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   3029849026                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups     46197398                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1683770652                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        119265304                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      8249133                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          568                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         172047757                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    638241913                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    166810514                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     27412487                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     17988015                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2117319614                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         1097                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2076050842                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      1091338                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    116347563                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     77628062                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          105                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    850076138                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.442194                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.017891                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    196719570     23.14%     23.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    130177140     15.31%     38.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    137565017     16.18%     54.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    129380402     15.22%     69.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    100241418     11.79%     81.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     83111270      9.78%     91.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     47586123      5.60%     97.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     21797882      2.56%     99.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      3497316      0.41%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    850076138                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         5525052     24.01%     24.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult           2375      0.01%     24.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     24.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd           632      0.00%     24.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp          1065      0.00%     24.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             1      0.00%     24.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult          115      0.00%     24.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv            11      0.00%     24.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt          122      0.00%     24.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     24.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     24.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     24.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     24.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     24.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     24.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     24.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     24.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     24.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     24.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     24.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     24.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     24.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     24.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     24.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     24.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     24.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     24.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     24.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       13793715     59.95%     83.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       3683724     16.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass      4114445      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1248770513     60.15%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      9408641      0.45%     60.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     60.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     12033742      0.58%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp       390369      0.02%     61.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      6513044      0.31%     61.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult       189026      0.01%     61.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      2062007      0.10%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt          373      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    631633322     30.42%     92.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    160935360      7.75%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2076050842                       # Type of FU issued
system.switch_cpus.iq.rate                   2.434525                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            23006812                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011082                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   4956255684                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   2197760876                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2023223072                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     70020287                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     36118358                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     34812475                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2059889079                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        35054130                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     24746606                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     30595193                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       140557                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       213632                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      9799980                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         3279                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        41911                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       15968986                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         1881594                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        190910                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2160192680                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      2627846                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     638241913                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    166810514                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          568                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         137321                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         18417                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       213632                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      3441968                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1642097                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      5084065                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2066133327                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     627838796                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      9917514                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              42871969                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            788032257                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        180885613                       # Number of branches executed
system.switch_cpus.iew.exec_stores          160193461                       # Number of stores executed
system.switch_cpus.iew.exec_rate             2.422895                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2060972486                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2058035547                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1276323316                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1537705521                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               2.413399                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.830018                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    108822297                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls          992                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      4723013                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    834107152                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.445435                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.740051                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    284283090     34.08%     34.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    161538025     19.37%     53.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     88054087     10.56%     64.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     49641414      5.95%     69.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     59268692      7.11%     77.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     41860000      5.02%     82.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     31426422      3.77%     85.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     26032036      3.12%     88.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     92003386     11.03%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    834107152                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2039755081                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2039755081                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              764657250                       # Number of memory references committed
system.switch_cpus.commit.loads             607646718                       # Number of loads committed
system.switch_cpus.commit.membars                 490                       # Number of memory barriers committed
system.switch_cpus.commit.branches          174173711                       # Number of branches committed
system.switch_cpus.commit.fp_insts           34393396                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1970245725                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     20001689                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      92003386                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           2885727403                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4313149730                       # The number of ROB writes
system.switch_cpus.timesIdled                   38209                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 2677737                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.426377                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.426377                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       2.345343                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.345343                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2928456772                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1709623981                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads          25178744                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         23517325                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         4344114                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        2058202                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1                 0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2                 0                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1                  0                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2                  0                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                          0                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                 1852954031                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2                    0                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3         959317.973302                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          959317.973302                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            1677.560000                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                     58357                       # number of replacements
system.l2.tags.tagsinuse                 32395.166454                       # Cycle average of tags in use
system.l2.tags.total_refs                     5750035                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     90736                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     63.371043                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              646482763500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    23174.627730                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1160.330285                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  6480.258218                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        972.157626                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        607.792594                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.707234                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.035410                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.197762                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.029668                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.018548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988622                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst       387664                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      1923175                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2310839                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          2439371                       # number of Writeback hits
system.l2.Writeback_hits::total               2439371                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       905060                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                905060                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        387664                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       2828235                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3215899                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       387664                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      2828235                       # number of overall hits
system.l2.overall_hits::total                 3215899                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         2662                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        24312                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 26974                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data        31383                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               31383                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         2662                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        55695                       # number of demand (read+write) misses
system.l2.demand_misses::total                  58357                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         2662                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        55695                       # number of overall misses
system.l2.overall_misses::total                 58357                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    223058250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   1855743000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2078801250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   3137437000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3137437000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    223058250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   4993180000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5216238250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    223058250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   4993180000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5216238250                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       390326                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      1947487                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2337813                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      2439371                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           2439371                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       936443                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            936443                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       390326                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      2883930                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3274256                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       390326                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      2883930                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3274256                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.006820                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.012484                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.011538                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.033513                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.033513                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.006820                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.019312                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.017823                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.006820                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.019312                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.017823                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 83793.482344                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 76330.330701                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 77066.851412                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 99972.501036                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99972.501036                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 83793.482344                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 89652.212946                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89384.962387                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 83793.482344                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 89652.212946                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89384.962387                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                47898                       # number of writebacks
system.l2.writebacks::total                     47898                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         2662                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        24312                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            26974                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        31383                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          31383                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         2662                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        55695                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             58357                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         2662                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        55695                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            58357                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    192495750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data   1576578000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1769073750                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   2777241000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2777241000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    192495750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   4353819000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4546314750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    192495750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   4353819000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4546314750                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.006820                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.012484                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.011538                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.033513                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.033513                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.006820                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.019312                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.017823                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.006820                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.019312                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.017823                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 72312.453043                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 64847.729516                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 65584.405353                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 88495.076952                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88495.076952                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 72312.453043                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 78172.528952                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77905.217026                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 72312.453043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 78172.528952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77905.217026                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   857626275                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            2337813                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2337813                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          2439371                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           936443                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          936442                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       780652                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8207230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8987882                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     24980864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    340691200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          365672064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             365672064                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         5296184500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         586680385                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4339198960                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         1852954032                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 6311231.294488                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  6311231.294488                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg      52.818200                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements            390326                       # number of replacements
system.cpu.icache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           378619160                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            391350                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            967.469426                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   946.102188                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst    77.897812                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.923928                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.076072                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    250046234                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       250046234                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    250046234                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        250046234                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    250046234                       # number of overall hits
system.cpu.icache.overall_hits::total       250046234                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       399452                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        399452                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       399452                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         399452                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       399452                       # number of overall misses
system.cpu.icache.overall_misses::total        399452                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   3445029922                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3445029922                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   3445029922                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3445029922                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   3445029922                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3445029922                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    250445686                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    250445686                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    250445686                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    250445686                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    250445686                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    250445686                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.001595                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001595                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.001595                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001595                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.001595                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001595                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst  8624.390220                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8624.390220                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst  8624.390220                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8624.390220                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst  8624.390220                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8624.390220                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2100                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          637                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                63                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    33.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          637                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         9126                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         9126                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         9126                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         9126                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         9126                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         9126                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       390326                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       390326                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       390326                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       390326                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       390326                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       390326                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   2559863612                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2559863612                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   2559863612                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2559863612                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   2559863612                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2559863612                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.001559                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001559                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.001559                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001559                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.001559                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001559                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst  6558.270810                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  6558.270810                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst  6558.270810                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  6558.270810                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst  6558.270810                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  6558.270810                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3         1852954033                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3 19137123.558742                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  19137123.558742                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      52.818200                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           2883929                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           753322364                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2884953                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            261.121191                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1022.209782                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     1.790218                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.998252                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.001748                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    597974443                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       597974443                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    154363960                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      154363960                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data          488                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          488                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data          490                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          490                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    752338403                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        752338403                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    752338403                       # number of overall hits
system.cpu.dcache.overall_hits::total       752338403                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      4424203                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       4424203                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      2646082                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2646082                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      7070285                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        7070285                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      7070285                       # number of overall misses
system.cpu.dcache.overall_misses::total       7070285                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  34063234208                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  34063234208                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  28232635171                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  28232635171                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data        40500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        40500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  62295869379                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  62295869379                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  62295869379                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  62295869379                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    602398646                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    602398646                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    157010042                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    157010042                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data          493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data          490                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          490                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    759408688                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    759408688                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    759408688                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    759408688                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.007344                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007344                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.016853                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016853                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.010142                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.010142                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.009310                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009310                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.009310                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009310                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  7699.292778                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7699.292778                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 10669.599495                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 10669.599495                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data         8100                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         8100                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  8810.941762                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8810.941762                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  8810.941762                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8810.941762                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       311782                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2672                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             25380                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              40                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.284555                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    66.800000                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2439371                       # number of writebacks
system.cpu.dcache.writebacks::total           2439371                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      2476614                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2476614                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      1709745                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1709745                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      4186359                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4186359                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      4186359                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4186359                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      1947589                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1947589                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       936337                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       936337                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      2883926                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2883926                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      2883926                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2883926                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  13697891539                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13697891539                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   8807619478                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8807619478                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  22505511017                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22505511017                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  22505511017                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22505511017                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.003233                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003233                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.005964                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005964                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.008114                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.008114                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.003798                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003798                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.003798                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003798                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  7033.255753                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  7033.255753                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  9406.463141                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  9406.463141                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         6000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  7803.775484                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  7803.775484                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  7803.775484                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  7803.775484                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
