<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.rcuk.ac.uk/api"><gtr:projectComposition><gtr:collaborations><gtr:collaborator url="http://gtr.rcuk.ac.uk:80/organisation/4A179E2C-FB5E-4836-AA80-6301F4DD5AB6"><gtr:id>4A179E2C-FB5E-4836-AA80-6301F4DD5AB6</gtr:id><gtr:name>University of Sydney</gtr:name><gtr:address><gtr:line1>University of Sydney</gtr:line1><gtr:region>Outside UK</gtr:region><gtr:country>Australia</gtr:country></gtr:address></gtr:collaborator><gtr:collaborator url="http://gtr.rcuk.ac.uk:80/organisation/06A47732-3224-405B-B41B-17AE33112299"><gtr:id>06A47732-3224-405B-B41B-17AE33112299</gtr:id><gtr:name>ESTEC</gtr:name><gtr:address><gtr:line1>ESTEC</gtr:line1><gtr:line2>Keplerlaan 1, PO Box 299</gtr:line2><gtr:line4>Noordwijk</gtr:line4><gtr:postCode>2200 AG</gtr:postCode><gtr:region>Outside UK</gtr:region><gtr:country>Netherlands</gtr:country></gtr:address></gtr:collaborator></gtr:collaborations><gtr:leadResearchOrganisation url="http://gtr.rcuk.ac.uk:80/organisation/4A348A76-B2D0-4DDD-804A-CE735A6D3798"><gtr:id>4A348A76-B2D0-4DDD-804A-CE735A6D3798</gtr:id><gtr:name>University of Bristol</gtr:name><gtr:department>Electrical and Electronic Engineering</gtr:department><gtr:address><gtr:line1>Senate House</gtr:line1><gtr:line4>Bristol</gtr:line4><gtr:line5>Avon</gtr:line5><gtr:postCode>BS8 1TH</gtr:postCode><gtr:region>South West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/4A348A76-B2D0-4DDD-804A-CE735A6D3798"><gtr:id>4A348A76-B2D0-4DDD-804A-CE735A6D3798</gtr:id><gtr:name>University of Bristol</gtr:name><gtr:address><gtr:line1>Senate House</gtr:line1><gtr:line4>Bristol</gtr:line4><gtr:line5>Avon</gtr:line5><gtr:postCode>BS8 1TH</gtr:postCode><gtr:region>South West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/4A179E2C-FB5E-4836-AA80-6301F4DD5AB6"><gtr:id>4A179E2C-FB5E-4836-AA80-6301F4DD5AB6</gtr:id><gtr:name>University of Sydney</gtr:name><gtr:address><gtr:line1>University of Sydney</gtr:line1><gtr:region>Outside UK</gtr:region><gtr:country>Australia</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>COLLABORATOR</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/06A47732-3224-405B-B41B-17AE33112299"><gtr:id>06A47732-3224-405B-B41B-17AE33112299</gtr:id><gtr:name>ESTEC</gtr:name><gtr:address><gtr:line1>ESTEC</gtr:line1><gtr:line2>Keplerlaan 1, PO Box 299</gtr:line2><gtr:line4>Noordwijk</gtr:line4><gtr:postCode>2200 AG</gtr:postCode><gtr:region>Outside UK</gtr:region><gtr:country>Netherlands</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>COLLABORATOR</gtr:name></gtr:role><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/68E35059-9942-4627-AAE5-C9BEFF11AA50"><gtr:id>68E35059-9942-4627-AAE5-C9BEFF11AA50</gtr:id><gtr:name>BTG International Ltd</gtr:name><gtr:address><gtr:line1>5 Fleet Place</gtr:line1><gtr:line2>Limeburner Lane</gtr:line2><gtr:postCode>EC4M 7RD</gtr:postCode><gtr:region>Unknown</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/BFF94DF6-69C9-4461-92B1-B51398EC08C3"><gtr:id>BFF94DF6-69C9-4461-92B1-B51398EC08C3</gtr:id><gtr:name>Granada</gtr:name><gtr:address><gtr:line1>Granada (bristol) Ltd</gtr:line1><gtr:line2>1 Whiteladies Road</gtr:line2><gtr:line4>Bristol</gtr:line4><gtr:postCode>BS8 1NU</gtr:postCode><gtr:region>South West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/A9D5E8B7-3D69-470A-A929-6E229C609057"><gtr:id>A9D5E8B7-3D69-470A-A929-6E229C609057</gtr:id><gtr:firstName>Jose</gtr:firstName><gtr:surname>Nunez-Yanez</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/60D5ACA5-CD46-4D4F-B79D-0F574E16F291"><gtr:id>60D5ACA5-CD46-4D4F-B79D-0F574E16F291</gtr:id><gtr:firstName>David</gtr:firstName><gtr:surname>Bull</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/861DC744-FFFA-4D15-B827-C652F7F7BB58"><gtr:id>861DC744-FFFA-4D15-B827-C652F7F7BB58</gtr:id><gtr:firstName>Nishan</gtr:firstName><gtr:surname>Canagarajah</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.rcuk.ac.uk:80/projects?ref=EP%2FD011639%2F1"><gtr:id>D2E7AA2C-D7AA-4426-AF96-B63696295607</gtr:id><gtr:title>Dynamically Reconfigurable Hardware Architectures for Context-Based Statistical Compression of Visual and Data Content</gtr:title><gtr:status>Closed</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/D011639/1</gtr:grantReference><gtr:abstractText>The purpose of this work is to investigate algorithms and hardware architectures for context-based statistical lossless compression of visual and data content using dynamically reconfigurable hardware to support optimal modelling strategies for each data and compression type. Entropy coding of the modelling output will be performed using a statically configured arithmetic coding engine. The current trend of network convergence where visual and data content are transmitted along the same physical channel suggests a technology capable of delivering optimal compression ratios and fast adaptation to the nature of the content will become increasingly important. These are the two key concepts that will drive this research effort. Context-based statistical compression differs fundamentally from dictionary-based compression as used in popular algorithms such as the ZIP family and it is recognised as being able to offer superior compression ratios to these. However, this has been only achieved with complex software algorithms that require considerable amounts of memory capacity and have very low throughputs in the range of thousands of CPU cycles per byte. This means that power-hungry Pentium 4 class microprocessors running at GHz rates are needed to provide the required computing power to run these advanced statistical algorithms and even these CPUs will find difficult to support applications such as telemedicine where still images, video and scientific data would require lossless real-time compression with high bandwidths. Other applications such as data, video and image transmission in space require the performance to be achieved in an energy and silicon efficient platform. To achieve the demands set by these applications we propose the first universal lossless compression hardware core combining context-based variable-order statistical modelling and arithmetic coding. At present, there are no practical hardware realisations of these techniques, since no satisfactory solutions have yet been proposed for a viable architecture.</gtr:abstractText><gtr:fund><gtr:end>2009-02-21</gtr:end><gtr:funder url="http://gtr.rcuk.ac.uk:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2006-02-22</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>166019</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs><gtr:collaborationOutput><gtr:collaboratingOrganisation>ESA - ESTEC</gtr:collaboratingOrganisation><gtr:country>Netherlands, Kingdom of the</gtr:country><gtr:description>ESA - ESTEC</gtr:description><gtr:id>376FA558-C2EE-4A1D-8CBB-EBD56B8E491D</gtr:id><gtr:sector>Public</gtr:sector><gtr:start>2006-01-01</gtr:start></gtr:collaborationOutput><gtr:collaborationOutput><gtr:collaboratingOrganisation>University of Sydney</gtr:collaboratingOrganisation><gtr:country>Australia, Commonwealth of</gtr:country><gtr:description>Sydney</gtr:description><gtr:id>34715EDE-CC35-4689-9452-DC0F52B4121F</gtr:id><gtr:impact>A phd is currently developing the ideas introduced in this collaboration further with the objective of creating a commecial product in the area of high-performance lossless data compression.</gtr:impact><gtr:partnerContribution>financial data analysis systems</gtr:partnerContribution><gtr:piContribution>Development of data compression technology</gtr:piContribution><gtr:sector>Academic/University</gtr:sector><gtr:start>2014-01-01</gtr:start></gtr:collaborationOutput></gtr:collaborationOutputs><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs><gtr:furtherFundingOutput><gtr:amountPounds>50000</gtr:amountPounds><gtr:country>France, French Republic</gtr:country><gtr:currCode>GBP</gtr:currCode><gtr:currCountryCode>United Kingdom</gtr:currCountryCode><gtr:currLang>en_GB</gtr:currLang><gtr:description>Dynamically reconfigurable hardware for statistical loss1ess compression in Space applications</gtr:description><gtr:end>2010-11-02</gtr:end><gtr:fundingOrg>European Space Agency (ESA)</gtr:fundingOrg><gtr:id>B3D4DDFC-5D7E-48BD-9700-2327D15095F9</gtr:id><gtr:sector>Public</gtr:sector><gtr:start>2010-04-01</gtr:start></gtr:furtherFundingOutput><gtr:furtherFundingOutput><gtr:amountPounds>50000</gtr:amountPounds><gtr:country>France, French Republic</gtr:country><gtr:currCode>GBP</gtr:currCode><gtr:currCountryCode>United Kingdom</gtr:currCountryCode><gtr:currLang>en_GB</gtr:currLang><gtr:description>Dynamically reconfigurable hardware for statistical loss1ess compression in Space applications</gtr:description><gtr:end>2010-11-02</gtr:end><gtr:fundingOrg>European Space Agency (ESA)</gtr:fundingOrg><gtr:id>AB2CDF49-8D48-4F75-ABBD-F8C0BAD2C30B</gtr:id><gtr:sector>Public</gtr:sector><gtr:start>2010-04-01</gtr:start></gtr:furtherFundingOutput></gtr:furtherFundingOutputs><gtr:impactSummaryOutputs><gtr:impactSummaryOutput><gtr:description>The data compression has been used by different entities such as Intel and the European Space Agency to evaluate the benefits of this new type of algorithms compared with the current versions. A high-speed version is currently being developed to be used in financial computing systems</gtr:description><gtr:firstYearOfImpact>2010</gtr:firstYearOfImpact><gtr:id>CC700869-3884-408B-B45C-FF520D52D744</gtr:id><gtr:impactTypes><gtr:impactType>Cultural,Societal</gtr:impactType></gtr:impactTypes><gtr:sector>Digital/Communication/Information Technologies (including Software),Electronics,Financial Services, and Management Consultancy</gtr:sector></gtr:impactSummaryOutput></gtr:impactSummaryOutputs><gtr:intellectualPropertyOutputs/><gtr:keyFindingsOutput><gtr:description>The project demonstrated a hardware-amenable statistical modelling technique for lossless visual and data compression that combines predictive coding, context-based modelling and arithmetic coding. THe hardware included an universal arithmetic coding engine able to support probability data obtained from both visual and general data modelling engines. 



A dynamic reconfigurable platform that supports both modelling engines and the common entropy coding module.

was developed. This allow the architecture to change as different data types were being compressed. The resulting system could deliver better compression than current algorithms at a lower energy and area profiles.</gtr:description><gtr:exploitationPathways>Data compression is of interest to many commercial organizations. Exploitation routes are being explored. The research was proposed to the European Space Agency that funded farther development trough their innovation triangle initiative. A prototype was built that demonstrated the potential of the technology using standard FPGAs. The results were demonstrated to ESA. A currently ongoing project is using the data compression engines originally developed to demonstrate how the energy of a generic computing system can be lowered by transmitting data in compressed state. A collaboration is on-going with Sydney University exploring how to use this data compression technologies in financial computing applications.</gtr:exploitationPathways><gtr:id>5417D3A1-51D0-4667-9923-D8254FC4878A</gtr:id><gtr:sectors><gtr:sector>Healthcare</gtr:sector></gtr:sectors><gtr:url>http://seis.bris.ac.uk/~eejlny/reconf.htm</gtr:url></gtr:keyFindingsOutput><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/1326C3BC-87FF-495F-BA9F-3EE87DFAB540"><gtr:id>1326C3BC-87FF-495F-BA9F-3EE87DFAB540</gtr:id><gtr:title>Reconfigurable Computing: Architectures, Tools and Applications</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/7771ec39b9bd63d704f50fabca5f24ae"><gtr:id>7771ec39b9bd63d704f50fabca5f24ae</gtr:id><gtr:otherNames>Chen X</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2008-01-01</gtr:date><gtr:isbn>978-3-540-78609-2</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/82EA43A6-A406-458C-AE51-A52826DC3D90"><gtr:id>82EA43A6-A406-458C-AE51-A52826DC3D90</gtr:id><gtr:title>Statistical Lossless Compression of Space Imagery and General Data in a Reconfigurable Architecture</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/5c8a2e05ac33ca9a1f5bd5a950b758ec"><gtr:id>5c8a2e05ac33ca9a1f5bd5a950b758ec</gtr:id><gtr:otherNames>Nunez-Yanez J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2008-01-01</gtr:date><gtr:isbn>978-0-7695-3166-3</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/AF97FDE3-F574-43D1-B452-A38D08C86D55"><gtr:id>AF97FDE3-F574-43D1-B452-A38D08C86D55</gtr:id><gtr:title>Backward Adaptive Pixel-based Fast Predictive Motion Estimation</gtr:title><gtr:parentPublicationTitle>IEEE Signal Processing Letters</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/b7979784627b3ab6d94f53c93018d584"><gtr:id>b7979784627b3ab6d94f53c93018d584</gtr:id><gtr:otherNames>Xiaolin Chen</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/5F469A47-E92D-4552-AB90-DA5CAF31FC7B"><gtr:id>5F469A47-E92D-4552-AB90-DA5CAF31FC7B</gtr:id><gtr:title>Lossless video compression based on backward adaptive pixel-based fast motion estimation</gtr:title><gtr:parentPublicationTitle>Signal Processing: Image Communication</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/7771ec39b9bd63d704f50fabca5f24ae"><gtr:id>7771ec39b9bd63d704f50fabca5f24ae</gtr:id><gtr:otherNames>Chen X</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/7BA0A89F-7A37-4442-A3D8-D3244BD5157C"><gtr:id>7BA0A89F-7A37-4442-A3D8-D3244BD5157C</gtr:id><gtr:title>Algorithm-Architecture Matching for Signal and Image Processing</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/7771ec39b9bd63d704f50fabca5f24ae"><gtr:id>7771ec39b9bd63d704f50fabca5f24ae</gtr:id><gtr:otherNames>Chen X</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:isbn>978-90-481-9964-8</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/325CC4D3-A60C-4B8B-B6B5-52B176E7A7C0"><gtr:id>325CC4D3-A60C-4B8B-B6B5-52B176E7A7C0</gtr:id><gtr:title>Hardware Assisted Rate Distortion Optimization with Embedded CABAC Accelerator for the H.264 Advanced Video Codec</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Consumer Electronics</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/5c8a2e05ac33ca9a1f5bd5a950b758ec"><gtr:id>5c8a2e05ac33ca9a1f5bd5a950b758ec</gtr:id><gtr:otherNames>Nunez-Yanez J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2006-01-01</gtr:date></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/D011639/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>12FC01EE-4952-4AE4-883A-D3E83A89C5C6</gtr:id><gtr:percentage>50</gtr:percentage><gtr:text>Digital Signal Processing</gtr:text></gtr:researchTopic><gtr:researchTopic><gtr:id>0F8B7B13-F2F5-42B3-95C6-EF12D7877319</gtr:id><gtr:percentage>50</gtr:percentage><gtr:text>Multimedia</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>