{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730830931430 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730830931431 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  5 19:22:11 2024 " "Processing started: Tue Nov  5 19:22:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730830931431 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830931431 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projekt2 -c projekt2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off projekt2 -c projekt2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830931431 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730830931999 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730830931999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-rtl " "Found design unit 1: pwm-rtl" {  } { { "pwm.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/pwm.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830941333 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/pwm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830941333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-rtl " "Found design unit 1: Counter-rtl" {  } { { "Counter.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Counter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830941336 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Counter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830941336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "distance_calculation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file distance_calculation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Distance_calculator-Behavioral " "Found design unit 1: Distance_calculator-Behavioral" {  } { { "Distance_Calculation.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Distance_Calculation.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830941339 ""} { "Info" "ISGN_ENTITY_NAME" "1 Distance_calculator " "Found entity 1: Distance_calculator" {  } { { "Distance_Calculation.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Distance_Calculation.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830941339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triggergenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file triggergenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Trigger_Generator-Behavioral " "Found design unit 1: Trigger_Generator-Behavioral" {  } { { "TriggerGenerator.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/TriggerGenerator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830941343 ""} { "Info" "ISGN_ENTITY_NAME" "1 Trigger_Generator " "Found entity 1: Trigger_Generator" {  } { { "TriggerGenerator.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/TriggerGenerator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830941343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "range_sensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file range_sensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Range_Sensor-Behavioral " "Found design unit 1: Range_Sensor-Behavioral" {  } { { "Range_Sensor.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Range_Sensor.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830941346 ""} { "Info" "ISGN_ENTITY_NAME" "1 Range_Sensor " "Found entity 1: Range_Sensor" {  } { { "Range_Sensor.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Range_Sensor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830941346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segmentdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segmentdecoder-Behavioral " "Found design unit 1: segmentdecoder-Behavioral" {  } { { "segmentdecoder.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdecoder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830941350 ""} { "Info" "ISGN_ENTITY_NAME" "1 segmentdecoder " "Found entity 1: segmentdecoder" {  } { { "segmentdecoder.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdecoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830941350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-Behavioral " "Found design unit 1: clock_divider-Behavioral" {  } { { "clock_divider.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/clock_divider.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830941353 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/clock_divider.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830941353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentdriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segmentdriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segmentdriver-Behavioral " "Found design unit 1: segmentdriver-Behavioral" {  } { { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830941357 ""} { "Info" "ISGN_ENTITY_NAME" "1 segmentdriver " "Found entity 1: segmentdriver" {  } { { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830941357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sine_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sine_rom-rtl " "Found design unit 1: sine_rom-rtl" {  } { { "sine_rom.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/sine_rom.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830941360 ""} { "Info" "ISGN_ENTITY_NAME" "1 sine_rom " "Found entity 1: sine_rom" {  } { { "sine_rom.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/sine_rom.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830941360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file servo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Servo-str " "Found design unit 1: Servo-str" {  } { { "Servo.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Servo.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830941363 ""} { "Info" "ISGN_ENTITY_NAME" "1 Servo " "Found entity 1: Servo" {  } { { "Servo.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Servo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830941363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDRAM-behavioral " "Found design unit 1: SDRAM-behavioral" {  } { { "SDRAM.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/SDRAM.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830941366 ""} { "Info" "ISGN_ENTITY_NAME" "1 SDRAM " "Found entity 1: SDRAM" {  } { { "SDRAM.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/SDRAM.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830941366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_design.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_design.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top_design-behavioral " "Found design unit 1: Top_design-behavioral" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830941369 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top_design " "Found entity 1: Top_design" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830941369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941369 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_design " "Elaborating entity \"Top_design\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730830941623 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dram_clk Top_design.vhd(35) " "VHDL Signal Declaration warning at Top_design.vhd(35): used implicit default value for signal \"dram_clk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1730830941627 "|Top_design"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_ram_ctrl_addr Top_design.vhd(246) " "VHDL Process Statement warning at Top_design.vhd(246): signal \"wr_ram_ctrl_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 246 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730830941627 "|Top_design"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_ram_ctrl_data Top_design.vhd(247) " "VHDL Process Statement warning at Top_design.vhd(247): signal \"wr_ram_ctrl_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730830941627 "|Top_design"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_ram_ctrl_we Top_design.vhd(248) " "VHDL Process Statement warning at Top_design.vhd(248): signal \"wr_ram_ctrl_we\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730830941627 "|Top_design"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_ram_ctrl_req Top_design.vhd(249) " "VHDL Process Statement warning at Top_design.vhd(249): signal \"wr_ram_ctrl_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730830941627 "|Top_design"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_ram_ctrl_addr Top_design.vhd(251) " "VHDL Process Statement warning at Top_design.vhd(251): signal \"rd_ram_ctrl_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730830941627 "|Top_design"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_ram_ctrl_we Top_design.vhd(253) " "VHDL Process Statement warning at Top_design.vhd(253): signal \"rd_ram_ctrl_we\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 253 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730830941627 "|Top_design"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_ram_ctrl_req Top_design.vhd(254) " "VHDL Process Statement warning at Top_design.vhd(254): signal \"rd_ram_ctrl_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 254 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730830941627 "|Top_design"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ram_ctrl_addr Top_design.vhd(243) " "VHDL Process Statement warning at Top_design.vhd(243): inferring latch(es) for signal or variable \"ram_ctrl_addr\", which holds its previous value in one or more paths through the process" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1730830941627 "|Top_design"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ram_ctrl_data Top_design.vhd(243) " "VHDL Process Statement warning at Top_design.vhd(243): inferring latch(es) for signal or variable \"ram_ctrl_data\", which holds its previous value in one or more paths through the process" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1730830941627 "|Top_design"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ram_ctrl_we Top_design.vhd(243) " "VHDL Process Statement warning at Top_design.vhd(243): inferring latch(es) for signal or variable \"ram_ctrl_we\", which holds its previous value in one or more paths through the process" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1730830941627 "|Top_design"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ram_ctrl_req Top_design.vhd(243) " "VHDL Process Statement warning at Top_design.vhd(243): inferring latch(es) for signal or variable \"ram_ctrl_req\", which holds its previous value in one or more paths through the process" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1730830941627 "|Top_design"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset Top_design.vhd(261) " "VHDL Process Statement warning at Top_design.vhd(261): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730830941627 "|Top_design"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "main_state Top_design.vhd(261) " "VHDL Process Statement warning at Top_design.vhd(261): signal \"main_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730830941627 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_req Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_req\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941627 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_we Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_we\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941627 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[0\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[0\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941627 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[1\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[1\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941627 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[2\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[2\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941627 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[3\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[3\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941627 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[4\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[4\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941627 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[5\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[5\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941628 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[6\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[6\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941628 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[7\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[7\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941628 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[8\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[8\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941628 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[9\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[9\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941628 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[10\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[10\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941628 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[11\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[11\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941628 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[12\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[12\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941628 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[13\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[13\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941628 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[14\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[14\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941628 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[15\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[15\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941628 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[16\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[16\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941628 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[17\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[17\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941628 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[18\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[18\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941628 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[19\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[19\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941628 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[20\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[20\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941628 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[21\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[21\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941628 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[22\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[22\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941628 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[23\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[23\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941628 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[24\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[24\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941628 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[25\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[25\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941628 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[26\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[26\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941628 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[27\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[27\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941628 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[28\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[28\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941628 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[29\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[29\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941628 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[30\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[30\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941628 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[31\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[31\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941628 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_addr\[0\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_addr\[0\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941628 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_addr\[1\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_addr\[1\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941628 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_addr\[2\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_addr\[2\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941628 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_addr\[3\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_addr\[3\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941628 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_addr\[4\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_addr\[4\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941628 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_addr\[5\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_addr\[5\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941629 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_addr\[6\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_addr\[6\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941629 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_addr\[7\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_addr\[7\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941629 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_addr\[8\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_addr\[8\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941629 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_addr\[9\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_addr\[9\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941629 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_addr\[10\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_addr\[10\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941629 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_addr\[11\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_addr\[11\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941629 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_addr\[12\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_addr\[12\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941629 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_addr\[13\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_addr\[13\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941629 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_addr\[14\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_addr\[14\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941629 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_addr\[15\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_addr\[15\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941629 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_addr\[16\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_addr\[16\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941629 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_addr\[17\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_addr\[17\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941629 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_addr\[18\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_addr\[18\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941629 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_addr\[19\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_addr\[19\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941629 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_addr\[20\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_addr\[20\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941629 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_addr\[21\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_addr\[21\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941629 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_addr\[22\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_addr\[22\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830941629 "|Top_design"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Range_Sensor Range_Sensor:rangesensor " "Elaborating entity \"Range_Sensor\" for hierarchy \"Range_Sensor:rangesensor\"" {  } { { "Top_design.vhd" "rangesensor" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830941630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Trigger_Generator Range_Sensor:rangesensor\|Trigger_Generator:trig_generator " "Elaborating entity \"Trigger_Generator\" for hierarchy \"Range_Sensor:rangesensor\|Trigger_Generator:trig_generator\"" {  } { { "Range_Sensor.vhd" "trig_generator" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Range_Sensor.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830941631 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outputCounter TriggerGenerator.vhd(47) " "VHDL Process Statement warning at TriggerGenerator.vhd(47): signal \"outputCounter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TriggerGenerator.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/TriggerGenerator.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730830941632 "|Top_design|Range_Sensor:rangesensor|Trigger_Generator:trig_generator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outputCounter TriggerGenerator.vhd(54) " "VHDL Process Statement warning at TriggerGenerator.vhd(54): signal \"outputCounter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TriggerGenerator.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/TriggerGenerator.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730830941632 "|Top_design|Range_Sensor:rangesensor|Trigger_Generator:trig_generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Range_Sensor:rangesensor\|Trigger_Generator:trig_generator\|Counter:trigg " "Elaborating entity \"Counter\" for hierarchy \"Range_Sensor:rangesensor\|Trigger_Generator:trig_generator\|Counter:trigg\"" {  } { { "TriggerGenerator.vhd" "trigg" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/TriggerGenerator.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830941633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Distance_calculator Range_Sensor:rangesensor\|Distance_calculator:Pulse_width " "Elaborating entity \"Distance_calculator\" for hierarchy \"Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\"" {  } { { "Range_Sensor.vhd" "Pulse_width" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Range_Sensor.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830941635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|Counter:Counter_pulse " "Elaborating entity \"Counter\" for hierarchy \"Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|Counter:Counter_pulse\"" {  } { { "Distance_Calculation.vhd" "Counter_pulse" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Distance_Calculation.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830941636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmentdriver segmentdriver:segment_driver " "Elaborating entity \"segmentdriver\" for hierarchy \"segmentdriver:segment_driver\"" {  } { { "Top_design.vhd" "segment_driver" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830941638 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "display segmentdriver.vhd(52) " "VHDL Signal Declaration warning at segmentdriver.vhd(52): used explicit default value for signal \"display\" because signal was never assigned a value" {  } { { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 52 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1730830941639 "|Range_Sensor|segmentdriver:uut2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hundreds segmentdriver.vhd(53) " "VHDL Signal Declaration warning at segmentdriver.vhd(53): used explicit default value for signal \"hundreds\" because signal was never assigned a value" {  } { { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 53 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1730830941639 "|Range_Sensor|segmentdriver:uut2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tens segmentdriver.vhd(54) " "VHDL Signal Declaration warning at segmentdriver.vhd(54): used explicit default value for signal \"tens\" because signal was never assigned a value" {  } { { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 54 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1730830941639 "|Range_Sensor|segmentdriver:uut2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ones segmentdriver.vhd(55) " "VHDL Signal Declaration warning at segmentdriver.vhd(55): used explicit default value for signal \"ones\" because signal was never assigned a value" {  } { { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 55 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1730830941639 "|Range_Sensor|segmentdriver:uut2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmentdecoder segmentdriver:segment_driver\|segmentdecoder:uut " "Elaborating entity \"segmentdecoder\" for hierarchy \"segmentdriver:segment_driver\|segmentdecoder:uut\"" {  } { { "segmentdriver.vhd" "uut" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830941640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider segmentdriver:segment_driver\|clock_divider:uut1 " "Elaborating entity \"clock_divider\" for hierarchy \"segmentdriver:segment_driver\|clock_divider:uut1\"" {  } { { "segmentdriver.vhd" "uut1" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830941641 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable clock_divider.vhd(27) " "VHDL Process Statement warning at clock_divider.vhd(27): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_divider.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/clock_divider.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730830941642 "|topDesign|segmentdriver:uut2|clock_divider:uut1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Servo Servo:servo_pwm " "Elaborating entity \"Servo\" for hierarchy \"Servo:servo_pwm\"" {  } { { "Top_design.vhd" "servo_pwm" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830941643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "pwm Servo:servo_pwm\|pwm:SERVO A:rtl " "Elaborating entity \"pwm\" using architecture \"A:rtl\" for hierarchy \"Servo:servo_pwm\|pwm:SERVO\"" {  } { { "Servo.vhd" "SERVO" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Servo.vhd" 43 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830941656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Counter Servo:servo_pwm\|Counter:COUNTER A:rtl " "Elaborating entity \"Counter\" using architecture \"A:rtl\" for hierarchy \"Servo:servo_pwm\|Counter:COUNTER\"" {  } { { "Servo.vhd" "COUNTER" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Servo.vhd" 59 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830941667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sine_rom Servo:servo_pwm\|sine_rom:SINE_ROM A:rtl " "Elaborating entity \"sine_rom\" using architecture \"A:rtl\" for hierarchy \"Servo:servo_pwm\|sine_rom:SINE_ROM\"" {  } { { "Servo.vhd" "SINE_ROM" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Servo.vhd" 71 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830941669 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "NEGATIVE math_real_vhdl1993.vhd(3004) " "VHDL Variable Declaration warning at math_real_vhdl1993.vhd(3004): used initial value expression for variable \"NEGATIVE\" because variable was never assigned a value" {  } { { "ieee/1993/math_real_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/vhdl/ieee/1993/math_real_vhdl1993.vhd" 3004 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1730830941671 "|Range_Sensor|Servo:servo_pwm|sine_rom:SINE_ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM SDRAM:sdram_controller_instance " "Elaborating entity \"SDRAM\" for hierarchy \"SDRAM:sdram_controller_instance\"" {  } { { "Top_design.vhd" "sdram_controller_instance" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830941673 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[0\]~0 " "Converted tri-state buffer \"ram_ctrl_data\[0\]~0\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830941902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[1\]~1 " "Converted tri-state buffer \"ram_ctrl_data\[1\]~1\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830941902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[2\]~2 " "Converted tri-state buffer \"ram_ctrl_data\[2\]~2\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830941902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[3\]~3 " "Converted tri-state buffer \"ram_ctrl_data\[3\]~3\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830941902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[4\]~4 " "Converted tri-state buffer \"ram_ctrl_data\[4\]~4\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830941902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[5\]~5 " "Converted tri-state buffer \"ram_ctrl_data\[5\]~5\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830941902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[6\]~6 " "Converted tri-state buffer \"ram_ctrl_data\[6\]~6\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830941902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[7\]~7 " "Converted tri-state buffer \"ram_ctrl_data\[7\]~7\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830941902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[8\]~8 " "Converted tri-state buffer \"ram_ctrl_data\[8\]~8\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830941902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[9\]~9 " "Converted tri-state buffer \"ram_ctrl_data\[9\]~9\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830941902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[10\]~10 " "Converted tri-state buffer \"ram_ctrl_data\[10\]~10\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830941902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[11\]~11 " "Converted tri-state buffer \"ram_ctrl_data\[11\]~11\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830941902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[12\]~12 " "Converted tri-state buffer \"ram_ctrl_data\[12\]~12\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830941902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[13\]~13 " "Converted tri-state buffer \"ram_ctrl_data\[13\]~13\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830941902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[14\]~14 " "Converted tri-state buffer \"ram_ctrl_data\[14\]~14\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830941902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[15\]~15 " "Converted tri-state buffer \"ram_ctrl_data\[15\]~15\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830941902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[16\]~16 " "Converted tri-state buffer \"ram_ctrl_data\[16\]~16\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830941902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[17\]~17 " "Converted tri-state buffer \"ram_ctrl_data\[17\]~17\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830941902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[18\]~18 " "Converted tri-state buffer \"ram_ctrl_data\[18\]~18\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830941902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[19\]~19 " "Converted tri-state buffer \"ram_ctrl_data\[19\]~19\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830941902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[20\]~20 " "Converted tri-state buffer \"ram_ctrl_data\[20\]~20\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830941902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[21\]~21 " "Converted tri-state buffer \"ram_ctrl_data\[21\]~21\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830941902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[22\]~22 " "Converted tri-state buffer \"ram_ctrl_data\[22\]~22\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830941902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[23\]~23 " "Converted tri-state buffer \"ram_ctrl_data\[23\]~23\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830941902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[24\]~24 " "Converted tri-state buffer \"ram_ctrl_data\[24\]~24\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830941902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[25\]~25 " "Converted tri-state buffer \"ram_ctrl_data\[25\]~25\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830941902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[26\]~26 " "Converted tri-state buffer \"ram_ctrl_data\[26\]~26\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830941902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[27\]~27 " "Converted tri-state buffer \"ram_ctrl_data\[27\]~27\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830941902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[28\]~28 " "Converted tri-state buffer \"ram_ctrl_data\[28\]~28\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830941902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[29\]~29 " "Converted tri-state buffer \"ram_ctrl_data\[29\]~29\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830941902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[30\]~30 " "Converted tri-state buffer \"ram_ctrl_data\[30\]~30\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830941902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[31\]~31 " "Converted tri-state buffer \"ram_ctrl_data\[31\]~31\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830941902 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1730830941902 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "Servo:servo_pwm\|sine_rom:SINE_ROM\|Mux7_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Servo:servo_pwm\|sine_rom:SINE_ROM\|Mux7_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730830942229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730830942229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730830942229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730830942229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730830942229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730830942229 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE projekt2.Top_design0.rtl.mif " "Parameter INIT_FILE set to projekt2.Top_design0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730830942229 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730830942229 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1730830942229 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "segmentdriver:segment_driver\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"segmentdriver:segment_driver\|Div1\"" {  } { { "segmentdriver.vhd" "Div1" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730830942230 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "segmentdriver:segment_driver\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"segmentdriver:segment_driver\|Div0\"" {  } { { "segmentdriver.vhd" "Div0" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730830942230 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|Div0\"" {  } { { "Distance_Calculation.vhd" "Div0" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Distance_Calculation.vhd" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730830942230 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|Div1\"" {  } { { "Distance_Calculation.vhd" "Div1" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Distance_Calculation.vhd" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730830942230 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "segmentdriver:segment_driver\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"segmentdriver:segment_driver\|Mult0\"" {  } { { "segmentdriver.vhd" "Mult0" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730830942230 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Servo:servo_pwm\|pwm:SERVO\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Servo:servo_pwm\|pwm:SERVO\|Mult0\"" {  } { { "pwm.vhd" "Mult0" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/pwm.vhd" 90 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730830942230 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1730830942230 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Servo:servo_pwm\|sine_rom:SINE_ROM\|altsyncram:Mux7_rtl_0 " "Elaborated megafunction instantiation \"Servo:servo_pwm\|sine_rom:SINE_ROM\|altsyncram:Mux7_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830942295 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Servo:servo_pwm\|sine_rom:SINE_ROM\|altsyncram:Mux7_rtl_0 " "Instantiated megafunction \"Servo:servo_pwm\|sine_rom:SINE_ROM\|altsyncram:Mux7_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830942295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830942295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830942295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830942295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830942295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830942295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE projekt2.Top_design0.rtl.mif " "Parameter \"INIT_FILE\" = \"projekt2.Top_design0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830942295 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730830942295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kvv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kvv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kvv " "Found entity 1: altsyncram_kvv" {  } { { "db/altsyncram_kvv.tdf" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/altsyncram_kvv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830942344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830942344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "segmentdriver:segment_driver\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"segmentdriver:segment_driver\|lpm_divide:Div1\"" {  } { { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830942377 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "segmentdriver:segment_driver\|lpm_divide:Div1 " "Instantiated megafunction \"segmentdriver:segment_driver\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830942377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830942377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830942377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830942377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830942377 ""}  } { { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730830942377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_o0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_o0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_o0p " "Found entity 1: lpm_divide_o0p" {  } { { "db/lpm_divide_o0p.tdf" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/lpm_divide_o0p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830942422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830942422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_jbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_jbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_jbg " "Found entity 1: abs_divider_jbg" {  } { { "db/abs_divider_jbg.tdf" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/abs_divider_jbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830942440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830942440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/alt_u_div_47f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830942463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830942463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830942512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830942512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830942562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830942562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2v9 " "Found entity 1: lpm_abs_2v9" {  } { { "db/lpm_abs_2v9.tdf" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/lpm_abs_2v9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830942578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830942578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_h0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_h0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_h0a " "Found entity 1: lpm_abs_h0a" {  } { { "db/lpm_abs_h0a.tdf" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/lpm_abs_h0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830942595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830942595 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "segmentdriver:segment_driver\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"segmentdriver:segment_driver\|lpm_divide:Div0\"" {  } { { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830942603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "segmentdriver:segment_driver\|lpm_divide:Div0 " "Instantiated megafunction \"segmentdriver:segment_driver\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830942603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830942603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830942603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830942603 ""}  } { { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730830942603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nhm " "Found entity 1: lpm_divide_nhm" {  } { { "db/lpm_divide_nhm.tdf" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/lpm_divide_nhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830942661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830942661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830942682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830942682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/alt_u_div_i4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830942711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830942711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|lpm_divide:Div0\"" {  } { { "Distance_Calculation.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Distance_Calculation.vhd" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830942721 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|lpm_divide:Div0 " "Instantiated megafunction \"Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 23 " "Parameter \"LPM_WIDTHN\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830942722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830942722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830942722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830942722 ""}  } { { "Distance_Calculation.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Distance_Calculation.vhd" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730830942722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jm " "Found entity 1: lpm_divide_2jm" {  } { { "db/lpm_divide_2jm.tdf" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/lpm_divide_2jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830942772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830942772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830942790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830942790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/alt_u_div_87f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830942825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830942825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|lpm_divide:Div1\"" {  } { { "Distance_Calculation.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Distance_Calculation.vhd" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830942843 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|lpm_divide:Div1 " "Instantiated megafunction \"Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 23 " "Parameter \"LPM_WIDTHN\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830942843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830942843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830942843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830942843 ""}  } { { "Distance_Calculation.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Distance_Calculation.vhd" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730830942843 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "segmentdriver:segment_driver\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"segmentdriver:segment_driver\|lpm_mult:Mult0\"" {  } { { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830942885 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "segmentdriver:segment_driver\|lpm_mult:Mult0 " "Instantiated megafunction \"segmentdriver:segment_driver\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830942886 ""}  } { { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730830942886 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "segmentdriver:segment_driver\|lpm_mult:Mult0\|multcore:mult_core segmentdriver:segment_driver\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"segmentdriver:segment_driver\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"segmentdriver:segment_driver\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 55 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830942932 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "segmentdriver:segment_driver\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder segmentdriver:segment_driver\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"segmentdriver:segment_driver\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"segmentdriver:segment_driver\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 55 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830942956 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "segmentdriver:segment_driver\|lpm_mult:Mult0\|altshift:external_latency_ffs segmentdriver:segment_driver\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"segmentdriver:segment_driver\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"segmentdriver:segment_driver\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 55 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830942977 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Servo:servo_pwm\|pwm:SERVO\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Servo:servo_pwm\|pwm:SERVO\|lpm_mult:Mult0\"" {  } { { "pwm.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/pwm.vhd" 90 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830942984 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Servo:servo_pwm\|pwm:SERVO\|lpm_mult:Mult0 " "Instantiated megafunction \"Servo:servo_pwm\|pwm:SERVO\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830942985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830942985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830942985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830942985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830942985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830942985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830942985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830942985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830942985 ""}  } { { "pwm.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/pwm.vhd" 90 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730830942985 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Servo:servo_pwm\|pwm:SERVO\|lpm_mult:Mult0\|multcore:mult_core Servo:servo_pwm\|pwm:SERVO\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Servo:servo_pwm\|pwm:SERVO\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Servo:servo_pwm\|pwm:SERVO\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "pwm.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/pwm.vhd" 90 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830942988 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Servo:servo_pwm\|pwm:SERVO\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder Servo:servo_pwm\|pwm:SERVO\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Servo:servo_pwm\|pwm:SERVO\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Servo:servo_pwm\|pwm:SERVO\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "pwm.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/pwm.vhd" 90 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830942991 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Servo:servo_pwm\|pwm:SERVO\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Servo:servo_pwm\|pwm:SERVO\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Servo:servo_pwm\|pwm:SERVO\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Servo:servo_pwm\|pwm:SERVO\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "pwm.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/pwm.vhd" 90 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830943025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/add_sub_mgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830943072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830943072 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Servo:servo_pwm\|pwm:SERVO\|lpm_mult:Mult0\|altshift:external_latency_ffs Servo:servo_pwm\|pwm:SERVO\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Servo:servo_pwm\|pwm:SERVO\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Servo:servo_pwm\|pwm:SERVO\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "pwm.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/pwm.vhd" 90 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830943075 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "11 " "Ignored 11 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "11 " "Ignored 11 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1730830943492 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1730830943492 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_addr\[8\] " "Latch ram_ctrl_addr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830943497 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830943497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_req " "Latch ram_ctrl_req has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830943497 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830943497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_addr\[0\] " "Latch ram_ctrl_addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830943497 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830943497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_addr\[9\] " "Latch ram_ctrl_addr\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830943497 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830943497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_addr\[1\] " "Latch ram_ctrl_addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830943497 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830943497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_addr\[10\] " "Latch ram_ctrl_addr\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830943497 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830943497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_addr\[2\] " "Latch ram_ctrl_addr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830943497 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830943497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_addr\[11\] " "Latch ram_ctrl_addr\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830943497 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830943497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_addr\[3\] " "Latch ram_ctrl_addr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830943497 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830943497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_addr\[12\] " "Latch ram_ctrl_addr\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830943497 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830943497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_addr\[4\] " "Latch ram_ctrl_addr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830943497 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830943497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_addr\[13\] " "Latch ram_ctrl_addr\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830943498 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830943498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_addr\[5\] " "Latch ram_ctrl_addr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830943498 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830943498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_addr\[14\] " "Latch ram_ctrl_addr\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830943498 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830943498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_addr\[6\] " "Latch ram_ctrl_addr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830943498 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830943498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_addr\[15\] " "Latch ram_ctrl_addr\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830943498 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830943498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_addr\[7\] " "Latch ram_ctrl_addr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830943498 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830943498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_addr\[16\] " "Latch ram_ctrl_addr\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830943498 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830943498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_addr\[17\] " "Latch ram_ctrl_addr\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830943498 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830943498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_addr\[18\] " "Latch ram_ctrl_addr\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830943498 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830943498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_addr\[19\] " "Latch ram_ctrl_addr\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830943498 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830943498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_addr\[20\] " "Latch ram_ctrl_addr\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830943498 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830943498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_addr\[21\] " "Latch ram_ctrl_addr\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830943498 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830943498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_we " "Latch ram_ctrl_we has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830943498 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 164 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830943498 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SDRAM.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/SDRAM.vhd" 287 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1730830943503 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1730830943503 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dram_dqm\[0\] GND " "Pin \"dram_dqm\[0\]\" is stuck at GND" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730830943878 "|Top_design|dram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_dqm\[1\] GND " "Pin \"dram_dqm\[1\]\" is stuck at GND" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730830943878 "|Top_design|dram_dqm[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_clk GND " "Pin \"dram_clk\" is stuck at GND" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730830943878 "|Top_design|dram_clk"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1730830943878 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1730830943976 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1730830944665 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~14 " "Logic cell \"Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~14\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_11_result_int\[0\]~14" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/alt_u_div_87f.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730830944687 ""} { "Info" "ISCL_SCL_CELL_NAME" "Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~14 " "Logic cell \"Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~14\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~14" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/alt_u_div_87f.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730830944687 ""} { "Info" "ISCL_SCL_CELL_NAME" "Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~14 " "Logic cell \"Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~14\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~14" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/alt_u_div_87f.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730830944687 ""} { "Info" "ISCL_SCL_CELL_NAME" "Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~14 " "Logic cell \"Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~14\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~14" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/alt_u_div_87f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730830944687 ""} { "Info" "ISCL_SCL_CELL_NAME" "Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~14 " "Logic cell \"Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~14\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~14" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/alt_u_div_87f.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730830944687 ""} { "Info" "ISCL_SCL_CELL_NAME" "Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~14 " "Logic cell \"Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~14\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_17_result_int\[0\]~14" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/alt_u_div_87f.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730830944687 ""} { "Info" "ISCL_SCL_CELL_NAME" "Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~14 " "Logic cell \"Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~14\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_20_result_int\[0\]~14" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/alt_u_div_87f.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730830944687 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1730830944687 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1730830945044 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830945044 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1521 " "Implemented 1521 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730830945206 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730830945206 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1730830945206 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1453 " "Implemented 1453 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730830945206 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1730830945206 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730830945206 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 108 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730830945240 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  5 19:22:25 2024 " "Processing ended: Tue Nov  5 19:22:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730830945240 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730830945240 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730830945240 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830945240 ""}
