# Universal-Verification-Methdology-
(UVM) SystemVerilog Hardware semiconductor


**What is UVM ?**

- The Universal Verification Methodology (UVM) is a standardized methodology for verifying integrated circuit designs.

**What is this repository about?**

- This repository consists of my UVM learning material and hardware testbench codes written in SystemVerilog


**References:** :notebook_with_decorative_cover:
:book:
:open_book:
:blue_book:
:books:
:closed_book:
:green_book:
:orange_book:
:notebook:
:page_with_curl:
:page_facing_up:

- Verification Academy (https://verificationacademy.com/)
- Doulus (https://www.doulos.com/)

