{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590804072461 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590804072466 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 30 03:01:12 2020 " "Processing started: Sat May 30 03:01:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590804072466 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590804072466 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project_Fase1 -c Project_Fase1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project_Fase1 -c Project_Fase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590804072466 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1590804072929 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1590804072929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_fase1_visual.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project_fase1_visual.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Project_Fase1_Visual " "Found entity 1: Project_Fase1_Visual" {  } { { "Project_Fase1_Visual.bdf" "" { Schematic "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1_Visual.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804081620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590804081620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_fase1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project_fase1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Project_Fase1-Structural " "Found design unit 1: Project_Fase1-Structural" {  } { { "Project_Fase1.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804082109 ""} { "Info" "ISGN_ENTITY_NAME" "1 Project_Fase1 " "Found entity 1: Project_Fase1" {  } { { "Project_Fase1.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804082109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590804082109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2_1_8b-Behavioral " "Found design unit 1: Mux2_1_8b-Behavioral" {  } { { "Mux2_1_8b.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Mux2_1_8b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804082115 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1_8b " "Found entity 1: Mux2_1_8b" {  } { { "Mux2_1_8b.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Mux2_1_8b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804082115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590804082115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend_7b_to_8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend_7b_to_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend_7b_to_8b-Behavioral " "Found design unit 1: SignExtend_7b_to_8b-Behavioral" {  } { { "SignExtend_7b_to_8b.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/SignExtend_7b_to_8b.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804082121 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend_7b_to_8b " "Found entity 1: SignExtend_7b_to_8b" {  } { { "SignExtend_7b_to_8b.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/SignExtend_7b_to_8b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804082121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590804082121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmemory_256_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dmemory_256_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMemory_256_8-Behavioral " "Found design unit 1: DMemory_256_8-Behavioral" {  } { { "DMemory_256_8.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/DMemory_256_8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804082126 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMemory_256_8 " "Found entity 1: DMemory_256_8" {  } { { "DMemory_256_8.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/DMemory_256_8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804082126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590804082126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU8-Behavioral " "Found design unit 1: ALU8-Behavioral" {  } { { "ALU8.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/ALU8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804082131 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU8 " "Found entity 1: ALU8" {  } { { "ALU8.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/ALU8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804082131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590804082131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_8b_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1_8b_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2_1_8b_Tb-Stimulus " "Found design unit 1: Mux2_1_8b_Tb-Stimulus" {  } { { "Mux2_1_8b_Tb.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Mux2_1_8b_Tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804082137 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1_8b_Tb " "Found entity 1: Mux2_1_8b_Tb" {  } { { "Mux2_1_8b_Tb.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Mux2_1_8b_Tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804082137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590804082137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend_7b_to_8b_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend_7b_to_8b_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend_7b_to_8b_Tb-Stimulus " "Found design unit 1: SignExtend_7b_to_8b_Tb-Stimulus" {  } { { "SignExtend_7b_to_8b_Tb.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/SignExtend_7b_to_8b_Tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804082143 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend_7b_to_8b_Tb " "Found entity 1: SignExtend_7b_to_8b_Tb" {  } { { "SignExtend_7b_to_8b_Tb.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/SignExtend_7b_to_8b_Tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804082143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590804082143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu8_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu8_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU8_tB-Stimulus " "Found design unit 1: ALU8_tB-Stimulus" {  } { { "ALU8_Tb.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/ALU8_Tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804082148 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU8_Tb " "Found entity 1: ALU8_Tb" {  } { { "ALU8_Tb.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/ALU8_Tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804082148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590804082148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imemory_16_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imemory_16_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IMemory_16_16-Behavioral " "Found design unit 1: IMemory_16_16-Behavioral" {  } { { "IMemory_16_16.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/IMemory_16_16.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804082154 ""} { "Info" "ISGN_ENTITY_NAME" "1 IMemory_16_16 " "Found entity 1: IMemory_16_16" {  } { { "IMemory_16_16.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/IMemory_16_16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804082154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590804082154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmemory_256_8_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dmemory_256_8_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMemory_256_8_Tb-Stimulus " "Found design unit 1: DMemory_256_8_Tb-Stimulus" {  } { { "DMemory_256_8_Tb.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/DMemory_256_8_Tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804082159 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMemory_256_8_Tb " "Found entity 1: DMemory_256_8_Tb" {  } { { "DMemory_256_8_Tb.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/DMemory_256_8_Tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804082159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590804082159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter_12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programcounter_12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounter_12-Behavioral " "Found design unit 1: ProgramCounter_12-Behavioral" {  } { { "ProgramCounter_12.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/ProgramCounter_12.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804082165 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter_12 " "Found entity 1: ProgramCounter_12" {  } { { "ProgramCounter_12.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/ProgramCounter_12.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804082165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590804082165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter_12_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programcounter_12_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounter_12_Tb-Stimulus " "Found design unit 1: ProgramCounter_12_Tb-Stimulus" {  } { { "ProgramCounter_12_Tb.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/ProgramCounter_12_Tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804082170 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter_12_Tb " "Found entity 1: ProgramCounter_12_Tb" {  } { { "ProgramCounter_12_Tb.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/ProgramCounter_12_Tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804082170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590804082170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imemory_16_16_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imemory_16_16_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IMemory_16_16_Tb-Stimulus " "Found design unit 1: IMemory_16_16_Tb-Stimulus" {  } { { "IMemory_16_16_Tb.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/IMemory_16_16_Tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804082176 ""} { "Info" "ISGN_ENTITY_NAME" "1 IMemory_16_16_Tb " "Found entity 1: IMemory_16_16_Tb" {  } { { "IMemory_16_16_Tb.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/IMemory_16_16_Tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804082176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590804082176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterN-Behavioral " "Found design unit 1: RegisterN-Behavioral" {  } { { "RegisterN.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/RegisterN.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804082181 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterN " "Found entity 1: RegisterN" {  } { { "RegisterN.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/RegisterN.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804082181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590804082181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registers8-Behavioral " "Found design unit 1: Registers8-Behavioral" {  } { { "Registers8.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Registers8.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804082187 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registers8 " "Found entity 1: Registers8" {  } { { "Registers8.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Registers8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804082187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590804082187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_fase1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project_fase1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Project_Fase1_Tb-Stimulus " "Found design unit 1: Project_Fase1_Tb-Stimulus" {  } { { "Project_Fase1_Tb.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1_Tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804082192 ""} { "Info" "ISGN_ENTITY_NAME" "1 Project_Fase1_Tb " "Found entity 1: Project_Fase1_Tb" {  } { { "Project_Fase1_Tb.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1_Tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804082192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590804082192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers8_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers8_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registers8_Tb-Stimulus " "Found design unit 1: Registers8_Tb-Stimulus" {  } { { "Registers8_Tb.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Registers8_Tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804082197 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registers8_Tb " "Found entity 1: Registers8_Tb" {  } { { "Registers8_Tb.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Registers8_Tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804082197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590804082197 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project_Fase1 " "Elaborating entity \"Project_Fase1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1590804082251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ProgramCounter_12 ProgramCounter_12:programcounter_12 A:behavioral " "Elaborating entity \"ProgramCounter_12\" using architecture \"A:behavioral\" for hierarchy \"ProgramCounter_12:programcounter_12\"" {  } { { "Project_Fase1.vhd" "programcounter_12" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd" 32 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590804082282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "IMemory_16_16 IMemory_16_16:imemory A:behavioral " "Elaborating entity \"IMemory_16_16\" using architecture \"A:behavioral\" for hierarchy \"IMemory_16_16:imemory\"" {  } { { "Project_Fase1.vhd" "imemory" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd" 38 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590804082285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mux2_1_8b Mux2_1_8b:mux2_1_8b_1 A:behavioral " "Elaborating entity \"Mux2_1_8b\" using architecture \"A:behavioral\" for hierarchy \"Mux2_1_8b:mux2_1_8b_1\"" {  } { { "Project_Fase1.vhd" "mux2_1_8b_1" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd" 46 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590804082288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Registers8 Registers8:registers8 A:behavioral " "Elaborating entity \"Registers8\" using architecture \"A:behavioral\" for hierarchy \"Registers8:registers8\"" {  } { { "Project_Fase1.vhd" "registers8" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd" 53 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590804082291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SignExtend_7b_to_8b SignExtend_7b_to_8b:signextend_7b_to_8b A:behavioral " "Elaborating entity \"SignExtend_7b_to_8b\" using architecture \"A:behavioral\" for hierarchy \"SignExtend_7b_to_8b:signextend_7b_to_8b\"" {  } { { "Project_Fase1.vhd" "signextend_7b_to_8b" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd" 66 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590804082295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mux2_1_8b Mux2_1_8b:mux2_1_8b_2 A:behavioral " "Elaborating entity \"Mux2_1_8b\" using architecture \"A:behavioral\" for hierarchy \"Mux2_1_8b:mux2_1_8b_2\"" {  } { { "Project_Fase1.vhd" "mux2_1_8b_2" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd" 72 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590804082297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DMemory_256_8 DMemory_256_8:dmemory_256_8 A:behavioral " "Elaborating entity \"DMemory_256_8\" using architecture \"A:behavioral\" for hierarchy \"DMemory_256_8:dmemory_256_8\"" {  } { { "Project_Fase1.vhd" "dmemory_256_8" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd" 88 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590804082300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ALU8 ALU8:alu8 A:behavioral " "Elaborating entity \"ALU8\" using architecture \"A:behavioral\" for hierarchy \"ALU8:alu8\"" {  } { { "Project_Fase1.vhd" "alu8" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd" 97 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590804082303 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "func\[3\] GND " "Pin \"func\[3\]\" is stuck at GND" {  } { { "Project_Fase1.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590804082782 "|Project_Fase1|func[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1590804082782 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1590804082850 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1590804083331 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590804083331 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RegDst " "No output dependent on input pin \"RegDst\"" {  } { { "Project_Fase1.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590804083411 "|Project_Fase1|RegDst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RegWr " "No output dependent on input pin \"RegWr\"" {  } { { "Project_Fase1.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590804083411 "|Project_Fase1|RegWr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUSrc " "No output dependent on input pin \"ALUSrc\"" {  } { { "Project_Fase1.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590804083411 "|Project_Fase1|ALUSrc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MemWr " "No output dependent on input pin \"MemWr\"" {  } { { "Project_Fase1.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590804083411 "|Project_Fase1|MemWr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MemToReg " "No output dependent on input pin \"MemToReg\"" {  } { { "Project_Fase1.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590804083411 "|Project_Fase1|MemToReg"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOp\[0\] " "No output dependent on input pin \"ALUOp\[0\]\"" {  } { { "Project_Fase1.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590804083411 "|Project_Fase1|ALUOp[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOp\[1\] " "No output dependent on input pin \"ALUOp\[1\]\"" {  } { { "Project_Fase1.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590804083411 "|Project_Fase1|ALUOp[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOp\[2\] " "No output dependent on input pin \"ALUOp\[2\]\"" {  } { { "Project_Fase1.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590804083411 "|Project_Fase1|ALUOp[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOp\[3\] " "No output dependent on input pin \"ALUOp\[3\]\"" {  } { { "Project_Fase1.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590804083411 "|Project_Fase1|ALUOp[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1590804083411 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1590804083411 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1590804083411 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1590804083411 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1590804083411 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590804083460 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 30 03:01:23 2020 " "Processing ended: Sat May 30 03:01:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590804083460 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590804083460 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590804083460 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1590804083460 ""}
