# EE309-IITB_RISC
A 6-stage single fetch pipelined processor based on IITB-RISC architecture (see Project 1 file) simulated and tested on FPGA

Download and unzip PMIST.zip to simulate on Quartus.
