Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.61 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.61 secs
 
--> Reading design: motherBoard.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "motherBoard.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "motherBoard"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : motherBoard
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "rectRenderer.v" in library work
Compiling verilog file "digitRenderer.v" in library work
Module <RectRenderer> compiled
Compiling verilog file "numberRenderer.v" in library work
Module <DigitRenderer> compiled
Compiling verilog file "registerRenderer.v" in library work
Module <NumberRenderer> compiled
Compiling verilog file "registerHeapRenderer.v" in library work
Module <registerRenderer> compiled
Compiling verilog file "IFRenderer.v" in library work
Module <RegisterHeapRenderer> compiled
Compiling verilog file "VGAEngine.v" in library work
Module <IFRenderer> compiled
Compiling verilog file "utils.v" in library work
Module <VGAEngine> compiled
Module <flipflop> compiled
Module <muxCombine> compiled
Module <mux_B_buffered> compiled
Compiling verilog file "renderer.v" in library work
Module <byPass> compiled
Compiling verilog file "register.v" in library work
Module <Renderer> compiled
Compiling verilog file "PCadder.v" in library work
Module <Register> compiled
Compiling verilog file "memory.v" in library work
Module <PCadder> compiled
Compiling verilog file "memAddressCalculator.v" in library work
Module <Memory> compiled
Compiling verilog file "instructReader.v" in library work
Module <memAddressCalculator> compiled
Compiling verilog file "instructDecoder.v" in library work
Module <instructionReader> compiled
Compiling verilog file "alu.v" in library work
Module <instructionDecoder> compiled
Compiling verilog file "serialPort.v" in library work
Module <alu> compiled
Compiling verilog file "SerialConn2.v" in library work
Module <serialConn> compiled
Compiling verilog file "memoryMapping.v" in library work
Module <serialConn2> compiled
Compiling verilog file "memoryController.v" in library work
Module <memoryMapping> compiled
Compiling verilog file "graphicCard.v" in library work
Module <memoryController> compiled
Compiling verilog file "cpu.v" in library work
Module <GraphicCard> compiled
Compiling verilog file "motherBoard.v" in library work
Module <cpu> compiled
Module <motherBoard> compiled
No errors in compilation
Analysis of file <"motherBoard.prj"> succeeded.
 
WARNING:HDLParsers:3607 - Unit work/uart2 is now defined in a different file.  It was defined in "G:/GitHub/makeacomputer/uart2.vhd", and is now defined in "G:/GitHub/mac/uart2.vhd".
WARNING:HDLParsers:3607 - Unit work/uart2/v1 is now defined in a different file.  It was defined in "G:/GitHub/makeacomputer/uart2.vhd", and is now defined in "G:/GitHub/mac/uart2.vhd".
WARNING:HDLParsers:3607 - Unit work/clkcon is now defined in a different file.  It was defined in "G:/GitHub/makeacomputer/clkcon.vhd", and is now defined in "G:/GitHub/mac/clkcon.vhd".
WARNING:HDLParsers:3607 - Unit work/clkcon/v1 is now defined in a different file.  It was defined in "G:/GitHub/makeacomputer/clkcon.vhd", and is now defined in "G:/GitHub/mac/clkcon.vhd".
WARNING:HDLParsers:3607 - Unit work/rcvr is now defined in a different file.  It was defined in "G:/GitHub/makeacomputer/rcvr.vhd", and is now defined in "G:/GitHub/mac/rcvr.vhd".
WARNING:HDLParsers:3607 - Unit work/rcvr/v1 is now defined in a different file.  It was defined in "G:/GitHub/makeacomputer/rcvr.vhd", and is now defined in "G:/GitHub/mac/rcvr.vhd".
WARNING:HDLParsers:3607 - Unit work/txmit is now defined in a different file.  It was defined in "G:/GitHub/makeacomputer/txmit.vhd", and is now defined in "G:/GitHub/mac/txmit.vhd".
WARNING:HDLParsers:3607 - Unit work/txmit/v1 is now defined in a different file.  It was defined in "G:/GitHub/makeacomputer/txmit.vhd", and is now defined in "G:/GitHub/mac/txmit.vhd".
Compiling vhdl file "G:/GitHub/mac/txmit.vhd" in Library work.
Architecture v1 of Entity txmit is up to date.
Compiling vhdl file "G:/GitHub/mac/rcvr.vhd" in Library work.
Architecture v1 of Entity rcvr is up to date.
Compiling vhdl file "G:/GitHub/mac/clkcon.vhd" in Library work.
Architecture v1 of Entity clkcon is up to date.
Compiling vhdl file "G:/GitHub/mac/uart2.vhd" in Library work.
Architecture v1 of Entity uart2 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <motherBoard> in library <work>.

Analyzing hierarchy for module <cpu> in library <work>.

Analyzing hierarchy for module <GraphicCard> in library <work>.

Analyzing hierarchy for module <memoryMapping> in library <work> with parameters.
	RAM = "000"
	SERIALPORT_DATA_1 = "010"
	SERIALPORT_DATA_2 = "110"
	SERIALPORT_STATE_1 = "011"
	SERIALPORT_STATE_2 = "111"

Analyzing hierarchy for module <memoryController> in library <work>.

Analyzing hierarchy for module <serialConn> in library <work> with parameters.
	IDLE = "00"
	MODE_READ = "10"
	MODE_WRITE = "01"
	READ = "10"
	READ_IDLE = "11"
	WRITE = "01"

Analyzing hierarchy for module <serialConn2> in library <work> with parameters.
	IDLE = "00"
	MODE_READ = "10"
	MODE_WRITE = "01"
	READ = "10"
	READ_IDLE = "11"
	WRITE = "01"

Analyzing hierarchy for entity <uart2> in library <work> (architecture <v1>).

Analyzing hierarchy for module <PCadder> in library <work> with parameters.
	DB = "110"
	EQZ = "001"
	IDLE = "000"
	JUMP = "101"
	NEZ = "010"
	TEQZ = "011"
	TNEZ = "100"

Analyzing hierarchy for module <instructionReader> in library <work>.

Analyzing hierarchy for module <instructionDecoder> in library <work> with parameters.
	DB = "110"
	EQZ = "001"
	IDLE = "000"
	JUMP = "101"
	NEZ = "010"
	TEQZ = "011"
	TNEZ = "100"

Analyzing hierarchy for module <Register> in library <work>.

Analyzing hierarchy for module <flipflop> in library <work> with parameters.
	width = "00000000000000000000000000010000"

Analyzing hierarchy for module <flipflop> in library <work> with parameters.
	width = "00000000000000000000000000000100"

Analyzing hierarchy for module <flipflop> in library <work> with parameters.
	width = "00000000000000000000000000000010"

Analyzing hierarchy for module <alu> in library <work>.

Analyzing hierarchy for module <memAddressCalculator> in library <work>.

Analyzing hierarchy for module <mux_B_buffered> in library <work> with parameters.
	width = "00000000000000000000000000010000"

Analyzing hierarchy for module <byPass> in library <work>.

Analyzing hierarchy for module <VGAEngine> in library <work> with parameters.
	H_BACK_PORCH = "00000000000000000000000000110000"
	H_FRONT_PORCH = "00000000000000000000000000010000"
	H_RESULOTION = "00000000000000000000001010000000"
	H_SYNC_PULSE = "00000000000000000000000001100000"
	H_TOTAL = "00000000000000000000001100100000"
	V_BACK_PORCH = "00000000000000000000000000100001"
	V_FRONT_PORCH = "00000000000000000000000000001010"
	V_RESULOTION = "00000000000000000000000111100000"
	V_SYNC_PULSE = "00000000000000000000000000000010"
	V_TOTAL = "00000000000000000000001000001101"

Analyzing hierarchy for module <Renderer> in library <work>.

Analyzing hierarchy for module <Memory> in library <work> with parameters.
	IDLE = "00"
	READ = "10"
	WRITE = "01"

Analyzing hierarchy for entity <txmit> in library <work> (architecture <v1>).

Analyzing hierarchy for entity <rcvr> in library <work> (architecture <v1>).

Analyzing hierarchy for entity <clkcon> in library <work> (architecture <v1>).

Analyzing hierarchy for module <RegisterHeapRenderer> in library <work> with parameters.
	deltaY = "00000000000000000000000000111100"

Analyzing hierarchy for module <IFRenderer> in library <work>.

Analyzing hierarchy for module <registerRenderer> in library <work>.

Analyzing hierarchy for module <DigitRenderer> in library <work>.

Analyzing hierarchy for module <NumberRenderer> in library <work>.

Analyzing hierarchy for module <RectRenderer> in library <work>.

Analyzing hierarchy for module <DigitRenderer> in library <work>.

Analyzing hierarchy for module <RectRenderer> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <motherBoard>.
Module <motherBoard> is correct for synthesis.
 
Analyzing module <cpu> in library <work>.
WARNING:Xst:863 - "cpu.v" line 96: Name conflict (<Y_conflict_EX> and <Y_CONFLICT_EX>, renaming Y_conflict_EX as y_conflict_ex_rnm0).
Module <cpu> is correct for synthesis.
 
Analyzing module <PCadder> in library <work>.
	DB = 3'b110
	EQZ = 3'b001
	IDLE = 3'b000
	JUMP = 3'b101
	NEZ = 3'b010
	TEQZ = 3'b011
	TNEZ = 3'b100
Module <PCadder> is correct for synthesis.
 
Analyzing module <instructionReader> in library <work>.
Module <instructionReader> is correct for synthesis.
 
Analyzing module <instructionDecoder> in library <work>.
	DB = 3'b110
	EQZ = 3'b001
	IDLE = 3'b000
	JUMP = 3'b101
	NEZ = 3'b010
	TEQZ = 3'b011
	TNEZ = 3'b100
Module <instructionDecoder> is correct for synthesis.
 
Analyzing module <Register> in library <work>.
Module <Register> is correct for synthesis.
 
Analyzing module <flipflop.1> in library <work>.
	width = 32'sb00000000000000000000000000010000
Module <flipflop.1> is correct for synthesis.
 
Analyzing module <flipflop.2> in library <work>.
	width = 32'sb00000000000000000000000000000100
Module <flipflop.2> is correct for synthesis.
 
Analyzing module <flipflop.3> in library <work>.
	width = 32'sb00000000000000000000000000000010
Module <flipflop.3> is correct for synthesis.
 
Analyzing module <alu> in library <work>.
Module <alu> is correct for synthesis.
 
Analyzing module <memAddressCalculator> in library <work>.
Module <memAddressCalculator> is correct for synthesis.
 
Analyzing module <mux_B_buffered> in library <work>.
	width = 32'sb00000000000000000000000000010000
Module <mux_B_buffered> is correct for synthesis.
 
Analyzing module <byPass> in library <work>.
Module <byPass> is correct for synthesis.
 
Analyzing module <GraphicCard> in library <work>.
Module <GraphicCard> is correct for synthesis.
 
Analyzing module <VGAEngine> in library <work>.
	H_BACK_PORCH = 32'sb00000000000000000000000000110000
	H_FRONT_PORCH = 32'sb00000000000000000000000000010000
	H_RESULOTION = 32'sb00000000000000000000001010000000
	H_SYNC_PULSE = 32'sb00000000000000000000000001100000
	H_TOTAL = 32'sb00000000000000000000001100100000
	V_BACK_PORCH = 32'sb00000000000000000000000000100001
	V_FRONT_PORCH = 32'sb00000000000000000000000000001010
	V_RESULOTION = 32'sb00000000000000000000000111100000
	V_SYNC_PULSE = 32'sb00000000000000000000000000000010
	V_TOTAL = 32'sb00000000000000000000001000001101
Module <VGAEngine> is correct for synthesis.
 
Analyzing module <Renderer> in library <work>.
Module <Renderer> is correct for synthesis.
 
Analyzing module <RegisterHeapRenderer> in library <work>.
	deltaY = 32'sb00000000000000000000000000111100
Module <RegisterHeapRenderer> is correct for synthesis.
 
Analyzing module <IFRenderer> in library <work>.
Module <IFRenderer> is correct for synthesis.
 
Analyzing module <registerRenderer> in library <work>.
Module <registerRenderer> is correct for synthesis.
 
Analyzing module <NumberRenderer> in library <work>.
Module <NumberRenderer> is correct for synthesis.
 
Analyzing module <DigitRenderer> in library <work>.
Module <DigitRenderer> is correct for synthesis.
 
Analyzing module <RectRenderer> in library <work>.
Module <RectRenderer> is correct for synthesis.
 
Analyzing module <memoryMapping> in library <work>.
	RAM = 3'b000
	SERIALPORT_DATA_1 = 3'b010
	SERIALPORT_DATA_2 = 3'b110
	SERIALPORT_STATE_1 = 3'b011
	SERIALPORT_STATE_2 = 3'b111
Module <memoryMapping> is correct for synthesis.
 
Analyzing module <memoryController> in library <work>.
Module <memoryController> is correct for synthesis.
 
Analyzing module <Memory> in library <work>.
	IDLE = 2'b00
	READ = 2'b10
	WRITE = 2'b01
Module <Memory> is correct for synthesis.
 
Analyzing module <serialConn> in library <work>.
	IDLE = 2'b00
	MODE_READ = 2'b10
	MODE_WRITE = 2'b01
	READ = 2'b10
	READ_IDLE = 2'b11
	WRITE = 2'b01
Module <serialConn> is correct for synthesis.
 
Analyzing module <serialConn2> in library <work>.
	IDLE = 2'b00
	MODE_READ = 2'b10
	MODE_WRITE = 2'b01
	READ = 2'b10
	READ_IDLE = 2'b11
	WRITE = 2'b01
Module <serialConn2> is correct for synthesis.
 
Analyzing Entity <uart2> in library <work> (Architecture <v1>).
Entity <uart2> analyzed. Unit <uart2> generated.

Analyzing Entity <txmit> in library <work> (Architecture <v1>).
WARNING:Xst:819 - "G:/GitHub/mac/txmit.vhd" line 112: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <wrn>
Entity <txmit> analyzed. Unit <txmit> generated.

Analyzing Entity <rcvr> in library <work> (Architecture <v1>).
Entity <rcvr> analyzed. Unit <rcvr> generated.

Analyzing Entity <clkcon> in library <work> (Architecture <v1>).
Entity <clkcon> analyzed. Unit <clkcon> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
