-------------------------------------------------------------------------------
-- Title       : MSE Mandelbrot Top Level
-- Project     : MSE Mandelbrot
-------------------------------------------------------------------------------
-- File        : mse_mandelbrot.vhd
-- Authors     : Joachim Schmidt
-- Company     : Hepia
-- Created     : 26.02.2018
-- Last update : 26.02.2018
-- Platform    : Vivado (synthesis)
-- Standard    : VHDL'08
-------------------------------------------------------------------------------
-- Description: 
-------------------------------------------------------------------------------
-- Copyright (c) 2018 Hepia, Geneve
-------------------------------------------------------------------------------
-- Revisions  :
-- Date        Version  Author  Description
-- 26.02.2018   0.0      SCJ      Created
-------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

library UNISIM;
use UNISIM.vcomponents.all;

library work;
use work.hdmi_interface_pkg.all;

entity mse_mandelbrot is

    generic (
        C_CHANNEL_NUMBER : integer := 4);

    port (
        ClkSys100MhzxC : in    std_logic;
        RstxR          : in    std_logic;
        -- HDMI
        HdmiTxRsclxSO  : out   std_logic;
        HdmiTxRsdaxSIO : inout std_logic;
        HdmiTxHpdxSI   : in    std_logic;
        HdmiTxCecxSIO  : inout std_logic;
        HdmiTxClkPxSO  : out   std_logic;
        HdmiTxClkNxSO  : out   std_logic;
        HdmiTxPxDO     : out   std_logic_vector((C_CHANNEL_NUMBER - 2) downto 0);
        HdmiTxNxDO     : out   std_logic_vector((C_CHANNEL_NUMBER - 2) downto 0));

end entity mse_mandelbrot;

architecture rtl of mse_mandelbrot is

    ---------------------------------------------------------------------------
    -- Resolution configuration
    ---------------------------------------------------------------------------
    -- Possible resolutions
    --
    -- 1024x768
    -- 1024x600
    -- 800x600
    -- 640x480

    -- constant C_VGA_CONFIG : t_VgaConfig := C_1024x768_VGACONFIG;
    constant C_VGA_CONFIG : t_VgaConfig := C_1024x600_VGACONFIG;
    -- constant C_VGA_CONFIG : t_VgaConfig := C_800x600_VGACONFIG;
    -- constant C_VGA_CONFIG : t_VgaConfig := C_640x480_VGACONFIG;

    -- constant C_RESOLUTION : string := "1024x768";
    constant C_RESOLUTION : string := "1024x600";
    -- constant C_RESOLUTION : string := "800x600";
    -- constant C_RESOLUTION : string := "640x480";
    ---------------------------------------------------------------------------
    -- 
    ---------------------------------------------------------------------------

    constant C_DATA_SIZE                        : integer := 16;
    constant C_PIXEL_SIZE                       : integer := 8;
    constant C_BRAM_VIDEO_MEMORY_ADDR_SIZE      : integer := 20;
    constant C_BRAM_VIDEO_MEMORY_HIGH_ADDR_SIZE : integer := 10;
    constant C_BRAM_VIDEO_MEMORY_LOW_ADDR_SIZE  : integer := 10;
    constant C_BRAM_VIDEO_MEMORY_DATA_SIZE      : integer := 9;
    
    constant C_COMMA_SIZE					    : integer := 12;
    constant C_SCREEN_RES 						: integer := 10;
    constant C_MAX_INTER   						: integer := 100;
    constant C_X_SIZE   						: integer := 1024;
	constant C_Y_SIZE							: integer := 600;
	constant C_SIZE_INTER						: integer := 7;
	
    component hdmi is
        generic (
            C_CHANNEL_NUMBER : integer;
            C_DATA_SIZE      : integer;
            C_PIXEL_SIZE     : integer;
            C_VGA_CONFIG     : t_VgaConfig;
            C_RESOLUTION     : string);
        port (
            ClkSys100MhzxC : in    std_logic;
            RstxR          : in    std_logic;
            PllLockedxSO   : out   std_logic;
            ClkVgaxCO      : out   std_logic;
            HCountxDO      : out   std_logic_vector((C_DATA_SIZE - 1) downto 0);
            VCountxDO      : out   std_logic_vector((C_DATA_SIZE - 1) downto 0);
            VidOnxSO       : out   std_logic;
            DataxDI        : in    std_logic_vector(((C_PIXEL_SIZE * 3) - 1) downto 0);
            HdmiTxRsclxSO  : out   std_logic;
            HdmiTxRsdaxSIO : inout std_logic;
            HdmiTxHpdxSI   : in    std_logic;
            HdmiTxCecxSIO  : inout std_logic;
            HdmiTxClkPxSO  : out   std_logic;
            HdmiTxClkNxSO  : out   std_logic;
            HdmiTxPxDO     : out   std_logic_vector((C_CHANNEL_NUMBER - 2) downto 0);
            HdmiTxNxDO     : out   std_logic_vector((C_CHANNEL_NUMBER - 2) downto 0));
    end component hdmi;

--    component image_generator is
--        generic (
--            C_DATA_SIZE  : integer;
--            C_PIXEL_SIZE : integer;
--            C_VGA_CONFIG : t_VgaConfig);
--        port (
--            ClkVgaxC     : in  std_logic;
--            RstxRA       : in  std_logic;
--            PllLockedxSI : in  std_logic;
--            HCountxDI    : in  std_logic_vector((C_DATA_SIZE - 1) downto 0);
--            VCountxDI    : in  std_logic_vector((C_DATA_SIZE - 1) downto 0);
--            VidOnxSI     : in  std_logic;
--            DataxDO      : out std_logic_vector(((C_PIXEL_SIZE * 3) - 1) downto 0));
--    end component image_generator;

	component ComplexValueGenerator is
		generic
		  (SIZE        : integer;  -- Taille en bits de nombre au format virgule fixe
		   COMMA       : integer;  -- Nombre de bits après la virgule
		   X_SIZE      : integer;  -- Taille en X (Nombre de pixel) de la fractale �  afficher
		   Y_SIZE      : integer;  -- Taille en Y (Nombre de pixel) de la fractale �  afficher
		   SCREEN_RES  : integer    -- Nombre de bit pour les vecteurs X et Y de la position du pixel
		  );   
		port
		  (clk         : in  std_logic;
		   reset       : in  std_logic;
		   -- interface avec le module MandelbrotMiddleware
		   next_value  : in  std_logic;
		   c_real      : out std_logic_vector (SIZE-1 downto 0);
		   c_imaginary : out std_logic_vector (SIZE-1 downto 0);
		   X_screen    : out std_logic_vector (SCREEN_RES-1 downto 0);
		   Y_screen    : out std_logic_vector (SCREEN_RES-1 downto 0)
		   );
	end component ComplexValueGenerator;

	---------------------------------------------------------------------------
    -- Calculator 
    ---------------------------------------------------------------------------
	component mandelbrot_calculator is
		generic (comma	: integer := 12;	-- nombres de bits après la virgule
			max_iter	: integer := 100;
			SIZE		: integer := 16;
			SCREEN_RES 	: integer := 10);
		port (
			clk 		: in 	std_logic;
			rst 		: in 	std_logic;
			ready		: out	std_logic;
			start		: in 	std_logic;
			finished	: out	std_logic;
			c_real		: in	std_logic_vector(SIZE-1 downto 0);
			c_imaginary	: in 	std_logic_vector(SIZE-1 downto 0);
			z_real		: out 	std_logic_vector(SIZE-1 downto 0);
			z_imaginary	: out 	std_logic_vector(SIZE-1 downto 0);
			iterations	: out 	std_logic_vector(7-1 downto 0);
			
			x_screen_i  : in std_logic_vector (SCREEN_RES-1 downto 0);
			y_screen_i  : in std_logic_vector (SCREEN_RES-1 downto 0);
			x_screen_o  : out std_logic_vector (SCREEN_RES-1 downto 0);
			y_screen_o  : out std_logic_vector (SCREEN_RES-1 downto 0)
		);
	end component mandelbrot_calculator;
	
	---------------------------------------------------------------------------
	-- RAM Dual Port 
	---------------------------------------------------------------------------
	component ram_dual_port is
		port (
			clka 	: IN 	STD_LOGIC;
			wea 	: IN 	STD_LOGIC_VECTOR(0 DOWNTO 0);
			addra 	: IN 	STD_LOGIC_VECTOR(19 DOWNTO 0);
			dina 	: IN 	STD_LOGIC_VECTOR(6 DOWNTO 0);
			clkb 	: IN 	STD_LOGIC;
			addrb 	: IN 	STD_LOGIC_VECTOR(19 DOWNTO 0);
			doutb 	: OUT 	STD_LOGIC_VECTOR(6 DOWNTO 0)
		);
	end component ram_dual_port;
	
    -- Pll Locked
    signal PllLockedxS    : std_logic                                           := '0';
    signal RstPllLockedxS : std_logic                                           := '0';
    -- Clocks
    signal ClkVgaxC       : std_logic                                           := '0';
    -- VGA
    signal HCountxD       : std_logic_vector((C_DATA_SIZE - 1) downto 0)        := (others => '0');
    signal VCountxD       : std_logic_vector((C_DATA_SIZE - 1) downto 0)        := (others => '0');
    signal VidOnxS        : std_logic                                           := '0';
    -- Others
    signal DataxD         : std_logic_vector(((C_PIXEL_SIZE * 3) - 1) downto 0) := (others => '0');
    signal HdmiSourcexD   : t_HdmiSource                                        := C_NO_HDMI_SOURCE;

	-- Calculator
	signal finished_s 		: std_logic										:= '0' ;
	signal ready_cal_s 		: std_logic										:= '0' ;
	signal start_cal_s		: std_logic										:= '0' ;-- Je sais pas a quoi il sert
	signal x_screen_cal_s	: std_logic_vector (C_SCREEN_RES-1 downto 0)	:= (others => '0');
	signal y_screen_cal_s	: std_logic_vector (C_SCREEN_RES-1 downto 0)	:= (others => '0');
	signal z_real_s			: std_logic_vector(C_DATA_SIZE-1 downto 0)		:= (others => '0');
	signal z_imaginary_s	: std_logic_vector(C_DATA_SIZE-1 downto 0)		:= (others => '0');
	signal iterations_s		: std_logic_vector(C_SIZE_INTER-1 downto 0)				:= (others => '0');
	
	-- Complex Value Generator
	signal c_real_s     	: std_logic_vector (C_DATA_SIZE-1 downto 0)		:= (others => '0');
	signal c_imaginary_s 	: std_logic_vector (C_DATA_SIZE-1 downto 0)		:= (others => '0');
	signal X_screen_gen_s   : std_logic_vector (C_SCREEN_RES-1 downto 0)	:= (others => '0');
	signal Y_screen_gen_s   : std_logic_vector (C_SCREEN_RES-1 downto 0)	:= (others => '0');
   	
   	-- RAM Dual Port
   	signal doutb_ram_s		: std_logic_vector (C_SIZE_INTER-1 downto 0)	:= (others => '0');
   	signal wea_ram_s		: std_logic_vector (0 downto 0)					:= (others => '1');

    -- Debug signals

    -- attribute mark_debug                               : string;
    -- attribute mark_debug of HCountxD                   : signal is "true";
    -- attribute mark_debug of VCountxD                   : signal is "true";
    -- attribute mark_debug of DataImGen2BramMVxD         : signal is "true";
    -- attribute mark_debug of DataBramMV2HdmixD          : signal is "true";
    -- attribute mark_debug of BramVideoMemoryWriteAddrxD : signal is "true";
    -- attribute mark_debug of BramVideoMemoryReadAddrxD  : signal is "true";
    -- attribute mark_debug of BramVideoMemoryWriteDataxD : signal is "true";
    -- attribute mark_debug of BramVideoMemoryReadDataxD  : signal is "true";

    -- attribute keep                               : string;
    -- attribute keep of HCountxD                   : signal is "true";
    -- attribute keep of VCountxD                   : signal is "true";
    -- attribute keep of DataImGen2BramMVxD         : signal is "true";
    -- attribute keep of DataBramMV2HdmixD          : signal is "true";
    -- attribute keep of BramVideoMemoryWriteAddrxD : signal is "true";
    -- attribute keep of BramVideoMemoryReadAddrxD  : signal is "true";
    -- attribute keep of BramVideoMemoryWriteDataxD : signal is "true";
    -- attribute keep of BramVideoMemoryReadDataxD  : signal is "true";

begin  -- architecture rtl

    -- Asynchronous statements

    assert ((C_VGA_CONFIG = C_640x480_VGACONFIG) and (C_RESOLUTION = "640x480"))
        or ((C_VGA_CONFIG = C_800x600_VGACONFIG) and (C_RESOLUTION = "800x600"))
        or ((C_VGA_CONFIG = C_1024x600_VGACONFIG) and (C_RESOLUTION = "1024x600"))
        or ((C_VGA_CONFIG = C_1024x768_VGACONFIG) and (C_RESOLUTION = "1024x768"))
        report "Not supported resolution!" severity failure;

    HdmiSourceOutxB : block is
    begin  -- block HdmiSourceOutxB

        HdmiTxRsclxAS : HdmiTxRsclxSO                           <= HdmiSourcexD.HdmiSourceOutxD.HdmiTxRsclxS;
        HdmiTxRsdaxAS : HdmiTxRsdaxSIO                          <= HdmiSourcexD.HdmiSourceInOutxS.HdmiTxRsdaxS;
        HdmiTxHpdxAS  : HdmiSourcexD.HdmiSourceInxS.HdmiTxHpdxS <= HdmiTxHpdxSI;
        HdmiTxCecxAS  : HdmiTxCecxSIO                           <= HdmiSourcexD.HdmiSourceInOutxS.HdmiTxCecxS;
        HdmiTxClkPxAS : HdmiTxClkPxSO                           <= HdmiSourcexD.HdmiSourceOutxD.HdmiTxClkPxS;
        HdmiTxClkNxAS : HdmiTxClkNxSO                           <= HdmiSourcexD.HdmiSourceOutxD.HdmiTxClkNxS;
        HdmiTxPxAS    : HdmiTxPxDO                              <= HdmiSourcexD.HdmiSourceOutxD.HdmiTxPxD;
        HdmiTxNxAS    : HdmiTxNxDO                              <= HdmiSourcexD.HdmiSourceOutxD.HdmiTxNxD;

    end block HdmiSourceOutxB;

    ---------------------------------------------------------------------------
    -- HDMI Interface
    ---------------------------------------------------------------------------
    HdmixI : entity work.hdmi
        generic map (
            C_CHANNEL_NUMBER => C_CHANNEL_NUMBER,
            C_DATA_SIZE      => C_DATA_SIZE,
            C_PIXEL_SIZE     => C_PIXEL_SIZE,
            C_VGA_CONFIG     => C_VGA_CONFIG,
            C_RESOLUTION     => C_RESOLUTION)
        port map (
            ClkSys100MhzxC => ClkSys100MhzxC,
            RstxR          => RstxR,
            PllLockedxSO   => PllLockedxS,
            ClkVgaxCO      => ClkVgaxC,
            HCountxDO      => HCountxD,
            VCountxDO      => VCountxD,
            VidOnxSO       => VidOnxS,
            DataxDI        => doutb_ram_s & '0' & doutb_ram_s & '0' & doutb_ram_s & '0', -- modification
            HdmiTxRsclxSO  => HdmiSourcexD.HdmiSourceOutxD.HdmiTxRsclxS,
            HdmiTxRsdaxSIO => HdmiSourcexD.HdmiSourceInOutxS.HdmiTxRsdaxS,
            HdmiTxHpdxSI   => HdmiSourcexD.HdmiSourceInxS.HdmiTxHpdxS,
            HdmiTxCecxSIO  => HdmiSourcexD.HdmiSourceInOutxS.HdmiTxCecxS,
            HdmiTxClkPxSO  => HdmiSourcexD.HdmiSourceOutxD.HdmiTxClkPxS,
            HdmiTxClkNxSO  => HdmiSourcexD.HdmiSourceOutxD.HdmiTxClkNxS,
            HdmiTxPxDO     => HdmiSourcexD.HdmiSourceOutxD.HdmiTxPxD,
            HdmiTxNxDO     => HdmiSourcexD.HdmiSourceOutxD.HdmiTxNxD);

    RstPllLockedxB : block is
    begin  -- block RstPllLockedxB

        RstPllLockedxAS : RstPllLockedxS <= not PllLockedxS;

    end block RstPllLockedxB;

--    ImageGeneratorxB : block is
--    begin  -- block ImageGeneratorxB

--        ---------------------------------------------------------------------------
--        -- Image generator example
--        ---------------------------------------------------------------------------
--        ImageGeneratorxI : entity work.image_generator
--            generic map (
--                C_DATA_SIZE  => C_DATA_SIZE,
--                C_PIXEL_SIZE => C_PIXEL_SIZE,
--                C_VGA_CONFIG => C_VGA_CONFIG)
--            port map (
--                ClkVgaxC     => ClkVgaxC,
--                RstxRA       => RstPllLockedxS,
--                PllLockedxSI => PllLockedxS,
--                HCountxDI    => HCountxD,
--                VCountxDI    => VCountxD,
--                VidOnxSI     => VidOnxS,
--                DataxDO      => DataxD);

--    end block ImageGeneratorxB;

    ComplexValueGeneratorxB : block is
    begin  -- block ImageGeneratorxB

        ---------------------------------------------------------------------------
        -- Complex Value Generator
        ---------------------------------------------------------------------------
        ComplexValueGeneratorxI : entity work.ComplexValueGenerator
            generic map (
                SIZE  		=> C_DATA_SIZE,
                SCREEN_RES 	=> C_SCREEN_RES,
                COMMA		=> C_COMMA_SIZE,
                X_SIZE   	=> C_X_SIZE,	
				Y_SIZE		=> C_Y_SIZE)
            port map (
              	clk         => ClkSys100MhzxC,
               	reset       => RstxR,
              	 -- interface avec le module MandelbrotMiddleware
              	next_value  => finished_s,
               	c_real      => c_real_s,
               	c_imaginary => c_imaginary_s,
               	X_screen    => X_screen_gen_s,
               	Y_screen    => Y_screen_gen_s);

    end block ComplexValueGeneratorxB;


    mandelbrot_calculatorxB : block is
    begin  -- block ImageGeneratorxB

        ---------------------------------------------------------------------------
        -- Complex Value Generator
        ---------------------------------------------------------------------------
        mandelbrot_calculatorxI : entity work.mandelbrot_calculator
            generic map (
                comma  		=> C_COMMA_SIZE,
                max_iter 	=> C_MAX_INTER,
                SIZE		=> C_DATA_SIZE,
                SCREEN_RES  => C_SCREEN_RES,
                SIZE_INTER	=> C_SIZE_INTER)
            port map (
 				clk 		=> ClkSys100MhzxC,
            	rst 		=> RstxR,
            	ready		=> ready_cal_s,
            	start		=> ready_cal_s, --start_cal_s,
            	finished	=> finished_s,
            	c_real		=> c_real_s,
            	c_imaginary	=> c_imaginary_s,
            	z_real		=> z_real_s,
            	z_imaginary	=> z_imaginary_s,
            	iterations	=> iterations_s,
            	x_screen_i  => X_screen_gen_s,
            	y_screen_i  => Y_screen_gen_s,
            	x_screen_o  => x_screen_cal_s,
            	y_screen_o  => y_screen_cal_s
            	);

    end block mandelbrot_calculatorxB;
    
    ram_dual_portxB : block is
    begin  -- block ImageGeneratorxB

		wea_ram_s(0) <= finished_s;
        ---------------------------------------------------------------------------
        -- Complex Value Generator
        ---------------------------------------------------------------------------
        ram_dual_portxI : ram_dual_port
            port map (
 				clka 	=> ClkSys100MhzxC,
            	wea		=> wea_ram_s,
            	addra	=> y_screen_cal_s & x_screen_cal_s,
            	dina	=> iterations_s,
            	clkb	=> ClkVgaxC,
            	addrb	=> VCountxD(9 downto 0) & HCountxD(9 downto 0),
            	doutb	=> doutb_ram_s
            	);

    end block ram_dual_portxB;
    
end architecture rtl;
