

================================================================
== Vivado HLS Report for 'getTotalCurrent'
================================================================
* Date:           Thu Jan  9 23:44:28 2020

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        solution
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.76|        4.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   21|   21|   21|   21|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     41|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     25|    1847|   2822|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     20|
|Register         |        -|      -|     409|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     25|    2256|   2883|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     11|       2|      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+------+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF |  LUT |
    +---------------------------+----------------------+---------+-------+-----+------+
    |GapJunctionIP_dadzec_U191  |GapJunctionIP_dadzec  |        0|      3|  687|  1071|
    |GapJunctionIP_dmuAem_U192  |GapJunctionIP_dmuAem  |        0|     11|  416|   599|
    |GapJunctionIP_dmuAem_U193  |GapJunctionIP_dmuAem  |        0|     11|  416|   599|
    |GapJunctionIP_fpeyd2_U189  |GapJunctionIP_fpeyd2  |        0|      0|  100|   138|
    |GapJunctionIP_fpeyd2_U190  |GapJunctionIP_fpeyd2  |        0|      0|  100|   138|
    |GapJunctionIP_fptxdS_U188  |GapJunctionIP_fptxdS  |        0|      0|  128|   277|
    +---------------------------+----------------------+---------+-------+-----+------+
    |Total                      |                      |        0|     25| 1847|  2822|
    +---------------------------+----------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |r_V_fu_134_p2       |     +    |      0|  0|  28|          28|           2|
    |output_r_TLAST      |    and   |      0|  0|   1|           1|           1|
    |tmp_10_i_fu_144_p2  |   icmp   |      0|  0|  10|          28|          28|
    |tmp_i_fu_124_p2     |   icmp   |      0|  0|   2|           3|           2|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  41|          60|          33|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  18|         23|    1|         23|
    |ap_sig_ioackin_output_r_TREADY  |   1|          2|    1|          2|
    |output_r_TDATA_blk_n            |   1|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  20|         27|    3|         27|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |F_temp_data_load_reg_170        |  32|   0|   32|          0|
    |V_temp_data_load_reg_175        |  32|   0|   32|          0|
    |ap_CS_fsm                       |  22|   0|   22|          0|
    |ap_reg_ioackin_output_r_TREADY  |   1|   0|    1|          0|
    |tmp_10_i_reg_205                |   1|   0|    1|          0|
    |tmp_1_reg_190                   |  64|   0|   64|          0|
    |tmp_2_reg_185                   |  64|   0|   64|          0|
    |tmp_3_reg_195                   |  64|   0|   64|          0|
    |tmp_4_reg_200                   |  64|   0|   64|          0|
    |tmp_i_reg_165                   |   1|   0|    1|          0|
    |tmp_s_reg_180                   |  64|   0|   64|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 409|   0|  409|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+---------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+---------------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |         getTotalCurrent         | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |         getTotalCurrent         | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |         getTotalCurrent         | return value |
|ap_done                          | out |    1| ap_ctrl_hs |         getTotalCurrent         | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |         getTotalCurrent         | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |         getTotalCurrent         | return value |
|row_V                            |  in |    3|   ap_none  |              row_V              |    scalar    |
|output_r_TDATA                   | out |   32|    axis    |             I_V_data            |    pointer   |
|output_r_TVALID                  | out |    1|    axis    |           I_V_tlast_V           |    pointer   |
|output_r_TREADY                  |  in |    1|    axis    |           I_V_tlast_V           |    pointer   |
|output_r_TLAST                   | out |    1|    axis    |           I_V_tlast_V           |    pointer   |
|RowOfBlocks_V_read               |  in |   26|   ap_none  |        RowOfBlocks_V_read       |    scalar    |
|simConfig_rowsToSimulate_V_read  |  in |   27|   ap_none  | simConfig_rowsToSimulate_V_read |    scalar    |
|F_temp_data_address0             | out |    2|  ap_memory |           F_temp_data           |     array    |
|F_temp_data_ce0                  | out |    1|  ap_memory |           F_temp_data           |     array    |
|F_temp_data_q0                   |  in |   32|  ap_memory |           F_temp_data           |     array    |
|V_temp_data_address0             | out |    2|  ap_memory |           V_temp_data           |     array    |
|V_temp_data_ce0                  | out |    1|  ap_memory |           V_temp_data           |     array    |
|V_temp_data_q0                   |  in |   32|  ap_memory |           V_temp_data           |     array    |
+---------------------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 22
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: row_V_read (11)  [1/1] 0.00ns
_ifconv:3  %row_V_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %row_V)

ST_1: tmp (12)  [1/1] 0.00ns  loc: modules/I_calc/I_calc.cpp:43
_ifconv:4  %tmp = zext i3 %row_V_read to i64

ST_1: F_temp_data_addr (13)  [1/1] 0.00ns  loc: modules/I_calc/I_calc.cpp:43
_ifconv:5  %F_temp_data_addr = getelementptr [4 x float]* %F_temp_data, i64 0, i64 %tmp

ST_1: F_temp_data_load (14)  [2/2] 2.39ns  loc: modules/I_calc/I_calc.cpp:43
_ifconv:6  %F_temp_data_load = load float* %F_temp_data_addr, align 4

ST_1: V_temp_data_addr (17)  [1/1] 0.00ns  loc: modules/I_calc/I_calc.cpp:43
_ifconv:9  %V_temp_data_addr = getelementptr [4 x float]* %V_temp_data, i64 0, i64 %tmp

ST_1: V_temp_data_load (18)  [2/2] 2.39ns  loc: modules/I_calc/I_calc.cpp:43
_ifconv:10  %V_temp_data_load = load float* %V_temp_data_addr, align 4

ST_1: tmp_i (23)  [1/1] 1.62ns  loc: modules/I_calc/I_calc.cpp:34->modules/I_calc/I_calc.cpp:44
_ifconv:15  %tmp_i = icmp eq i3 %row_V_read, 3


 <State 2>: 2.39ns
ST_2: F_temp_data_load (14)  [1/2] 2.39ns  loc: modules/I_calc/I_calc.cpp:43
_ifconv:6  %F_temp_data_load = load float* %F_temp_data_addr, align 4

ST_2: V_temp_data_load (18)  [1/2] 2.39ns  loc: modules/I_calc/I_calc.cpp:43
_ifconv:10  %V_temp_data_load = load float* %V_temp_data_addr, align 4


 <State 3>: 5.55ns
ST_3: tmp_s (15)  [1/1] 5.55ns  loc: modules/I_calc/I_calc.cpp:43
_ifconv:7  %tmp_s = fpext float %F_temp_data_load to double

ST_3: tmp_2 (19)  [1/1] 5.55ns  loc: modules/I_calc/I_calc.cpp:43
_ifconv:11  %tmp_2 = fpext float %V_temp_data_load to double


 <State 4>: 5.39ns
ST_4: tmp_1 (16)  [9/9] 5.39ns  loc: modules/I_calc/I_calc.cpp:43
_ifconv:8  %tmp_1 = fmul double %tmp_s, 8.000000e-01

ST_4: tmp_3 (20)  [9/9] 5.39ns  loc: modules/I_calc/I_calc.cpp:43
_ifconv:12  %tmp_3 = fmul double %tmp_2, 2.000000e-01


 <State 5>: 5.39ns
ST_5: tmp_1 (16)  [8/9] 5.39ns  loc: modules/I_calc/I_calc.cpp:43
_ifconv:8  %tmp_1 = fmul double %tmp_s, 8.000000e-01

ST_5: tmp_3 (20)  [8/9] 5.39ns  loc: modules/I_calc/I_calc.cpp:43
_ifconv:12  %tmp_3 = fmul double %tmp_2, 2.000000e-01


 <State 6>: 5.39ns
ST_6: tmp_1 (16)  [7/9] 5.39ns  loc: modules/I_calc/I_calc.cpp:43
_ifconv:8  %tmp_1 = fmul double %tmp_s, 8.000000e-01

ST_6: tmp_3 (20)  [7/9] 5.39ns  loc: modules/I_calc/I_calc.cpp:43
_ifconv:12  %tmp_3 = fmul double %tmp_2, 2.000000e-01


 <State 7>: 5.39ns
ST_7: tmp_1 (16)  [6/9] 5.39ns  loc: modules/I_calc/I_calc.cpp:43
_ifconv:8  %tmp_1 = fmul double %tmp_s, 8.000000e-01

ST_7: tmp_3 (20)  [6/9] 5.39ns  loc: modules/I_calc/I_calc.cpp:43
_ifconv:12  %tmp_3 = fmul double %tmp_2, 2.000000e-01


 <State 8>: 5.39ns
ST_8: tmp_1 (16)  [5/9] 5.39ns  loc: modules/I_calc/I_calc.cpp:43
_ifconv:8  %tmp_1 = fmul double %tmp_s, 8.000000e-01

ST_8: tmp_3 (20)  [5/9] 5.39ns  loc: modules/I_calc/I_calc.cpp:43
_ifconv:12  %tmp_3 = fmul double %tmp_2, 2.000000e-01


 <State 9>: 5.39ns
ST_9: tmp_1 (16)  [4/9] 5.39ns  loc: modules/I_calc/I_calc.cpp:43
_ifconv:8  %tmp_1 = fmul double %tmp_s, 8.000000e-01

ST_9: tmp_3 (20)  [4/9] 5.39ns  loc: modules/I_calc/I_calc.cpp:43
_ifconv:12  %tmp_3 = fmul double %tmp_2, 2.000000e-01


 <State 10>: 5.39ns
ST_10: tmp_1 (16)  [3/9] 5.39ns  loc: modules/I_calc/I_calc.cpp:43
_ifconv:8  %tmp_1 = fmul double %tmp_s, 8.000000e-01

ST_10: tmp_3 (20)  [3/9] 5.39ns  loc: modules/I_calc/I_calc.cpp:43
_ifconv:12  %tmp_3 = fmul double %tmp_2, 2.000000e-01


 <State 11>: 5.39ns
ST_11: tmp_1 (16)  [2/9] 5.39ns  loc: modules/I_calc/I_calc.cpp:43
_ifconv:8  %tmp_1 = fmul double %tmp_s, 8.000000e-01

ST_11: tmp_3 (20)  [2/9] 5.39ns  loc: modules/I_calc/I_calc.cpp:43
_ifconv:12  %tmp_3 = fmul double %tmp_2, 2.000000e-01


 <State 12>: 5.39ns
ST_12: tmp_1 (16)  [1/9] 5.39ns  loc: modules/I_calc/I_calc.cpp:43
_ifconv:8  %tmp_1 = fmul double %tmp_s, 8.000000e-01

ST_12: tmp_3 (20)  [1/9] 5.39ns  loc: modules/I_calc/I_calc.cpp:43
_ifconv:12  %tmp_3 = fmul double %tmp_2, 2.000000e-01


 <State 13>: 5.76ns
ST_13: tmp_4 (21)  [8/8] 5.76ns  loc: modules/I_calc/I_calc.cpp:43
_ifconv:13  %tmp_4 = fadd double %tmp_1, %tmp_3


 <State 14>: 5.76ns
ST_14: tmp_4 (21)  [7/8] 5.76ns  loc: modules/I_calc/I_calc.cpp:43
_ifconv:13  %tmp_4 = fadd double %tmp_1, %tmp_3


 <State 15>: 5.76ns
ST_15: tmp_4 (21)  [6/8] 5.76ns  loc: modules/I_calc/I_calc.cpp:43
_ifconv:13  %tmp_4 = fadd double %tmp_1, %tmp_3


 <State 16>: 5.76ns
ST_16: tmp_4 (21)  [5/8] 5.76ns  loc: modules/I_calc/I_calc.cpp:43
_ifconv:13  %tmp_4 = fadd double %tmp_1, %tmp_3


 <State 17>: 5.76ns
ST_17: tmp_4 (21)  [4/8] 5.76ns  loc: modules/I_calc/I_calc.cpp:43
_ifconv:13  %tmp_4 = fadd double %tmp_1, %tmp_3


 <State 18>: 5.76ns
ST_18: tmp_4 (21)  [3/8] 5.76ns  loc: modules/I_calc/I_calc.cpp:43
_ifconv:13  %tmp_4 = fadd double %tmp_1, %tmp_3


 <State 19>: 5.76ns
ST_19: tmp_4 (21)  [2/8] 5.76ns  loc: modules/I_calc/I_calc.cpp:43
_ifconv:13  %tmp_4 = fadd double %tmp_1, %tmp_3


 <State 20>: 5.76ns
ST_20: tmp_4 (21)  [1/8] 5.76ns  loc: modules/I_calc/I_calc.cpp:43
_ifconv:13  %tmp_4 = fadd double %tmp_1, %tmp_3


 <State 21>: 5.20ns
ST_21: simConfig_rowsToSimu (9)  [1/1] 0.00ns
_ifconv:1  %simConfig_rowsToSimu = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %simConfig_rowsToSimulate_V_read)

ST_21: RowOfBlocks_V_read_1 (10)  [1/1] 0.00ns
_ifconv:2  %RowOfBlocks_V_read_1 = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %RowOfBlocks_V_read)

ST_21: tmp_data (22)  [2/2] 5.20ns  loc: modules/I_calc/I_calc.cpp:43
_ifconv:14  %tmp_data = fptrunc double %tmp_4 to float

ST_21: lhs_V_i_cast (24)  [1/1] 0.00ns  loc: modules/I_calc/I_calc.cpp:35->modules/I_calc/I_calc.cpp:44
_ifconv:16  %lhs_V_i_cast = sext i27 %simConfig_rowsToSimu to i28

ST_21: r_V (25)  [1/1] 2.32ns  loc: modules/I_calc/I_calc.cpp:35->modules/I_calc/I_calc.cpp:44
_ifconv:17  %r_V = add i28 %lhs_V_i_cast, -1

ST_21: tmp_i_cast (26)  [1/1] 0.00ns  loc: modules/I_calc/I_calc.cpp:35->modules/I_calc/I_calc.cpp:44
_ifconv:18  %tmp_i_cast = zext i26 %RowOfBlocks_V_read_1 to i28

ST_21: tmp_10_i (27)  [1/1] 2.46ns  loc: modules/I_calc/I_calc.cpp:35->modules/I_calc/I_calc.cpp:44
_ifconv:19  %tmp_10_i = icmp eq i28 %tmp_i_cast, %r_V


 <State 22>: 5.20ns
ST_22: StgValue_67 (8)  [1/1] 0.00ns
_ifconv:0  call void (...)* @_ssdm_op_SpecInterface(float* %I_V_data, i1* %I_V_tlast_V, [5 x i8]* @p_str993, i32 0, i32 0, [5 x i8]* @p_str1094, i32 0, i32 0, [1 x i8]* @p_str286, [1 x i8]* @p_str286, [1 x i8]* @p_str286, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str286, [1 x i8]* @p_str286) nounwind

ST_22: tmp_data (22)  [1/2] 5.20ns  loc: modules/I_calc/I_calc.cpp:43
_ifconv:14  %tmp_data = fptrunc double %tmp_4 to float

ST_22: tmp_tlast_V (28)  [1/1] 1.37ns  loc: modules/I_calc/I_calc.cpp:45
_ifconv:20  %tmp_tlast_V = and i1 %tmp_i, %tmp_10_i

ST_22: StgValue_70 (29)  [1/1] 0.00ns  loc: modules/I_calc/I_calc.cpp:45
_ifconv:21  call void @_ssdm_op_Write.axis.volatile.floatP.i1P(float* %I_V_data, i1* %I_V_tlast_V, float %tmp_data, i1 %tmp_tlast_V)

ST_22: StgValue_71 (30)  [1/1] 0.00ns
_ifconv:22  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ row_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ I_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ I_V_tlast_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ RowOfBlocks_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ simConfig_rowsToSimulate_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ F_temp_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ V_temp_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
row_V_read           (read         ) [ 00000000000000000000000]
tmp                  (zext         ) [ 00000000000000000000000]
F_temp_data_addr     (getelementptr) [ 00100000000000000000000]
V_temp_data_addr     (getelementptr) [ 00100000000000000000000]
tmp_i                (icmp         ) [ 00111111111111111111111]
F_temp_data_load     (load         ) [ 00010000000000000000000]
V_temp_data_load     (load         ) [ 00010000000000000000000]
tmp_s                (fpext        ) [ 00001111111110000000000]
tmp_2                (fpext        ) [ 00001111111110000000000]
tmp_1                (dmul         ) [ 00000000000001111111100]
tmp_3                (dmul         ) [ 00000000000001111111100]
tmp_4                (dadd         ) [ 00000000000000000000011]
simConfig_rowsToSimu (read         ) [ 00000000000000000000000]
RowOfBlocks_V_read_1 (read         ) [ 00000000000000000000000]
lhs_V_i_cast         (sext         ) [ 00000000000000000000000]
r_V                  (add          ) [ 00000000000000000000000]
tmp_i_cast           (zext         ) [ 00000000000000000000000]
tmp_10_i             (icmp         ) [ 00000000000000000000001]
StgValue_67          (specinterface) [ 00000000000000000000000]
tmp_data             (fptrunc      ) [ 00000000000000000000000]
tmp_tlast_V          (and          ) [ 00000000000000000000000]
StgValue_70          (write        ) [ 00000000000000000000000]
StgValue_71          (ret          ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="row_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="I_V_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="I_V_data"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="I_V_tlast_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="I_V_tlast_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="RowOfBlocks_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RowOfBlocks_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="simConfig_rowsToSimulate_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_rowsToSimulate_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="F_temp_data">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_temp_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="V_temp_data">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_temp_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i27"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i26"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str993"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1094"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str286"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.floatP.i1P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="row_V_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="3" slack="0"/>
<pin id="44" dir="0" index="1" bw="3" slack="0"/>
<pin id="45" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="row_V_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="simConfig_rowsToSimu_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="27" slack="0"/>
<pin id="50" dir="0" index="1" bw="27" slack="0"/>
<pin id="51" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="simConfig_rowsToSimu/21 "/>
</bind>
</comp>

<comp id="54" class="1004" name="RowOfBlocks_V_read_1_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="26" slack="0"/>
<pin id="56" dir="0" index="1" bw="26" slack="0"/>
<pin id="57" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="RowOfBlocks_V_read_1/21 "/>
</bind>
</comp>

<comp id="60" class="1004" name="StgValue_70_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="0" index="2" bw="1" slack="0"/>
<pin id="64" dir="0" index="3" bw="32" slack="0"/>
<pin id="65" dir="0" index="4" bw="1" slack="0"/>
<pin id="66" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_70/22 "/>
</bind>
</comp>

<comp id="70" class="1004" name="F_temp_data_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="3" slack="0"/>
<pin id="74" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="F_temp_data_addr/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="2" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="80" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="F_temp_data_load/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="V_temp_data_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="3" slack="0"/>
<pin id="86" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_temp_data_addr/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="2" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="92" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="V_temp_data_load/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="1"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="tmp_data/21 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_s_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="1"/>
<pin id="100" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="tmp_2_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="1"/>
<pin id="103" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="1"/>
<pin id="106" dir="0" index="1" bw="64" slack="1"/>
<pin id="107" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="tmp_4/13 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="1"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="64" slack="1"/>
<pin id="115" dir="0" index="1" bw="64" slack="0"/>
<pin id="116" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="3" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_i_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="3" slack="0"/>
<pin id="126" dir="0" index="1" bw="3" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="21"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="lhs_V_i_cast_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="27" slack="0"/>
<pin id="132" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_i_cast/21 "/>
</bind>
</comp>

<comp id="134" class="1004" name="r_V_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="27" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/21 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_i_cast_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="26" slack="0"/>
<pin id="142" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/21 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_10_i_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="28" slack="0"/>
<pin id="146" dir="0" index="1" bw="28" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10_i/21 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_tlast_V_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="21"/>
<pin id="152" dir="0" index="1" bw="1" slack="1"/>
<pin id="153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_tlast_V/22 "/>
</bind>
</comp>

<comp id="155" class="1005" name="F_temp_data_addr_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="2" slack="1"/>
<pin id="157" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="F_temp_data_addr "/>
</bind>
</comp>

<comp id="160" class="1005" name="V_temp_data_addr_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="2" slack="1"/>
<pin id="162" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="V_temp_data_addr "/>
</bind>
</comp>

<comp id="165" class="1005" name="tmp_i_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="21"/>
<pin id="167" dir="1" index="1" bw="1" slack="21"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="170" class="1005" name="F_temp_data_load_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="F_temp_data_load "/>
</bind>
</comp>

<comp id="175" class="1005" name="V_temp_data_load_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="1"/>
<pin id="177" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="V_temp_data_load "/>
</bind>
</comp>

<comp id="180" class="1005" name="tmp_s_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="1"/>
<pin id="182" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="185" class="1005" name="tmp_2_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="64" slack="1"/>
<pin id="187" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="190" class="1005" name="tmp_1_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="1"/>
<pin id="192" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="195" class="1005" name="tmp_3_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="1"/>
<pin id="197" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="200" class="1005" name="tmp_4_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="1"/>
<pin id="202" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="205" class="1005" name="tmp_10_i_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="14" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="24" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="26" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="67"><net_src comp="40" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="16" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="97"><net_src comp="94" pin="1"/><net_sink comp="60" pin=3"/></net>

<net id="112"><net_src comp="20" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="121"><net_src comp="42" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="123"><net_src comp="118" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="128"><net_src comp="42" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="48" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="28" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="143"><net_src comp="54" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="134" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="150" pin="2"/><net_sink comp="60" pin=4"/></net>

<net id="158"><net_src comp="70" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="163"><net_src comp="82" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="168"><net_src comp="124" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="173"><net_src comp="77" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="178"><net_src comp="89" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="183"><net_src comp="98" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="188"><net_src comp="101" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="193"><net_src comp="108" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="198"><net_src comp="113" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="203"><net_src comp="104" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="208"><net_src comp="144" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="150" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: I_V_data | {22 }
	Port: I_V_tlast_V | {22 }
 - Input state : 
	Port: getTotalCurrent : row_V | {1 }
	Port: getTotalCurrent : I_V_data | {}
	Port: getTotalCurrent : I_V_tlast_V | {}
	Port: getTotalCurrent : RowOfBlocks_V_read | {21 }
	Port: getTotalCurrent : simConfig_rowsToSimulate_V_read | {21 }
	Port: getTotalCurrent : F_temp_data | {1 2 }
	Port: getTotalCurrent : V_temp_data | {1 2 }
  - Chain level:
	State 1
		F_temp_data_addr : 1
		F_temp_data_load : 2
		V_temp_data_addr : 1
		V_temp_data_load : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		r_V : 1
		tmp_10_i : 2
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|   dmul   |            grp_fu_108           |    11   |   416   |   599   |
|          |            grp_fu_113           |    11   |   416   |   599   |
|----------|---------------------------------|---------|---------|---------|
|   dadd   |            grp_fu_104           |    3    |   687   |   1071  |
|----------|---------------------------------|---------|---------|---------|
|   fpext  |           tmp_s_fu_98           |    0    |   100   |   138   |
|          |           tmp_2_fu_101          |    0    |   100   |   138   |
|----------|---------------------------------|---------|---------|---------|
|  fptrunc |            grp_fu_94            |    0    |   128   |   277   |
|----------|---------------------------------|---------|---------|---------|
|    add   |            r_V_fu_134           |    0    |    0    |    27   |
|----------|---------------------------------|---------|---------|---------|
|   icmp   |           tmp_i_fu_124          |    0    |    0    |    2    |
|          |         tmp_10_i_fu_144         |    0    |    0    |    10   |
|----------|---------------------------------|---------|---------|---------|
|    and   |        tmp_tlast_V_fu_150       |    0    |    0    |    1    |
|----------|---------------------------------|---------|---------|---------|
|          |      row_V_read_read_fu_42      |    0    |    0    |    0    |
|   read   | simConfig_rowsToSimu_read_fu_48 |    0    |    0    |    0    |
|          | RowOfBlocks_V_read_1_read_fu_54 |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   write  |     StgValue_70_write_fu_60     |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   zext   |            tmp_fu_118           |    0    |    0    |    0    |
|          |        tmp_i_cast_fu_140        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   sext   |       lhs_V_i_cast_fu_130       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    25   |   1847  |   2862  |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|F_temp_data_addr_reg_155|    2   |
|F_temp_data_load_reg_170|   32   |
|V_temp_data_addr_reg_160|    2   |
|V_temp_data_load_reg_175|   32   |
|    tmp_10_i_reg_205    |    1   |
|      tmp_1_reg_190     |   64   |
|      tmp_2_reg_185     |   64   |
|      tmp_3_reg_195     |   64   |
|      tmp_4_reg_200     |   64   |
|      tmp_i_reg_165     |    1   |
|      tmp_s_reg_180     |   64   |
+------------------------+--------+
|          Total         |   390  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_77 |  p0  |   2  |   2  |    4   ||    2    |
| grp_access_fu_89 |  p0  |   2  |   2  |    4   ||    2    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    8   ||  3.142  ||    4    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   25   |    -   |  1847  |  2862  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |    4   |
|  Register |    -   |    -   |   390  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   25   |    3   |  2237  |  2866  |
+-----------+--------+--------+--------+--------+
