Setup Margin (ns),Hold Margin (ns),Rmin Etch Delay (ns),Rmax Etch Delay (ns),Fmin Etch Delay (ns),Fmax Etch Delay (ns),Transfer Net,Driver,Receiver,Corner,Column,Ac Noise,Ac Noise Source,$T1:DELAY,PATTERN,Simulation
2.897,3.633,0.233,0.949,0.301,1.403,ADR,designator1,designator2,SSSE,,0.00V,tnet,2in,default_clock,designator1_ssse_2\designator1_ssse_2.csd
2.799,3.804,0.404,1.136,0.533,1.501,ADR,designator1,designator2,SSSE,,0.00V,tnet,3in,default_clock,designator1_ssse_3\designator1_ssse_3.csd
2.739,3.931,0.531,1.276,0.664,1.561,ADR,designator1,designator2,SSSE,,0.00V,tnet,4in,default_clock,designator1_ssse_4\designator1_ssse_4.csd
2.593,4.127,0.727,1.456,0.825,1.707,ADR,designator1,designator2,SSSE,,0.00V,tnet,5in,default_clock,designator1_ssse_5\designator1_ssse_5.csd
2.410,4.381,0.981,1.675,1.065,1.890,ADR,designator1,designator2,SSSE,,0.00V,tnet,6in,default_clock,designator1_ssse_6\designator1_ssse_6.csd
5.786,1.597,0.197,0.514,0.199,0.492,ADR,designator1,designator2,FFFE,,0.00V,tnet,2in,default_clock,designator1_fffe_2\designator1_fffe_2.csd
5.640,1.731,0.336,0.660,0.331,0.649,ADR,designator1,designator2,FFFE,,0.00V,tnet,3in,default_clock,designator1_fffe_3\designator1_fffe_3.csd
5.457,1.931,0.532,0.843,0.531,0.840,ADR,designator1,designator2,FFFE,,0.00V,tnet,4in,default_clock,designator1_fffe_4\designator1_fffe_4.csd
5.287,2.096,0.696,1.005,0.704,1.013,ADR,designator1,designator2,FFFE,,0.00V,tnet,5in,default_clock,designator1_fffe_5\designator1_fffe_5.csd
5.155,2.224,0.824,1.145,0.825,1.128,ADR,designator1,designator2,FFFE,,0.00V,tnet,6in,default_clock,designator1_fffe_6\designator1_fffe_6.csd
2.909,3.633,0.233,0.950,0.303,1.391,CS,designator1,designator2,SSSE,,0.00V,tnet,2in,default_clock,designator1_ssse_2\designator1_ssse_2.csd
2.746,3.804,0.404,1.139,0.535,1.554,CS,designator1,designator2,SSSE,,0.00V,tnet,3in,default_clock,designator1_ssse_3\designator1_ssse_3.csd
2.731,3.933,0.533,1.277,0.667,1.569,CS,designator1,designator2,SSSE,,0.00V,tnet,4in,default_clock,designator1_ssse_4\designator1_ssse_4.csd
2.585,4.121,0.721,1.459,0.824,1.715,CS,designator1,designator2,SSSE,,0.00V,tnet,5in,default_clock,designator1_ssse_5\designator1_ssse_5.csd
2.405,4.387,0.987,1.677,1.067,1.895,CS,designator1,designator2,SSSE,,0.00V,tnet,6in,default_clock,designator1_ssse_6\designator1_ssse_6.csd
5.790,1.587,0.187,0.510,0.195,0.485,CS,designator1,designator2,FFFE,,0.00V,tnet,2in,default_clock,designator1_fffe_2\designator1_fffe_2.csd
5.633,1.729,0.329,0.667,0.330,0.642,CS,designator1,designator2,FFFE,,0.00V,tnet,3in,default_clock,designator1_fffe_3\designator1_fffe_3.csd
5.463,1.924,0.524,0.837,0.529,0.830,CS,designator1,designator2,FFFE,,0.00V,tnet,4in,default_clock,designator1_fffe_4\designator1_fffe_4.csd
5.294,2.075,0.675,1.003,0.699,1.006,CS,designator1,designator2,FFFE,,0.00V,tnet,5in,default_clock,designator1_fffe_5\designator1_fffe_5.csd
5.167,2.213,0.813,1.133,0.817,1.122,CS,designator1,designator2,FFFE,,0.00V,tnet,6in,default_clock,designator1_fffe_6\designator1_fffe_6.csd
3.500,3.328,-0.072,0.530,-0.031,0.800,DQ,designator1,designator2,SSSE,,0.00V,tnet,2in,default_data,designator1_ssse_2\designator1_ssse_2.csd
3.420,3.518,0.118,0.717,0.166,0.880,DQ,designator1,designator2,SSSE,,0.00V,tnet,3in,default_data,designator1_ssse_3\designator1_ssse_3.csd
3.186,3.727,0.327,0.930,0.369,1.114,DQ,designator1,designator2,SSSE,,0.00V,tnet,4in,default_data,designator1_ssse_4\designator1_ssse_4.csd
2.954,3.920,0.520,1.130,0.566,1.346,DQ,designator1,designator2,SSSE,,0.00V,tnet,5in,default_data,designator1_ssse_5\designator1_ssse_5.csd
2.797,4.021,0.621,1.310,0.683,1.503,DQ,designator1,designator2,SSSE,,0.00V,tnet,6in,default_data,designator1_ssse_6\designator1_ssse_6.csd
6.041,1.357,0.003,0.259,-0.043,0.193,DQ,designator1,designator2,FFFE,,0.00V,tnet,2in,default_data,designator1_fffe_2\designator1_fffe_2.csd
5.876,1.517,0.165,0.424,0.117,0.354,DQ,designator1,designator2,FFFE,,0.00V,tnet,3in,default_data,designator1_fffe_3\designator1_fffe_3.csd
5.720,1.679,0.325,0.580,0.279,0.519,DQ,designator1,designator2,FFFE,,0.00V,tnet,4in,default_data,designator1_fffe_4\designator1_fffe_4.csd
5.535,1.833,0.487,0.765,0.433,0.677,DQ,designator1,designator2,FFFE,,0.00V,tnet,5in,default_data,designator1_fffe_5\designator1_fffe_5.csd
5.374,2.007,0.653,0.926,0.607,0.886,DQ,designator1,designator2,FFFE,,0.00V,tnet,6in,default_data,designator1_fffe_6\designator1_fffe_6.csd
3.665,3.219,-0.181,0.397,-0.168,0.635,DQM,designator1,designator2,SSSE,,0.00V,tnet,2in,default_data,designator1_ssse_2\designator1_ssse_2.csd
3.524,3.404,0.004,0.603,0.048,0.776,DQM,designator1,designator2,SSSE,,0.00V,tnet,3in,default_data,designator1_ssse_3\designator1_ssse_3.csd
3.339,3.612,0.212,0.783,0.244,0.961,DQM,designator1,designator2,SSSE,,0.00V,tnet,4in,default_data,designator1_ssse_4\designator1_ssse_4.csd
3.096,3.809,0.409,1.019,0.443,1.204,DQM,designator1,designator2,SSSE,,0.00V,tnet,5in,default_data,designator1_ssse_5\designator1_ssse_5.csd
2.901,3.961,0.561,1.182,0.621,1.399,DQM,designator1,designator2,SSSE,,0.00V,tnet,6in,default_data,designator1_ssse_6\designator1_ssse_6.csd
6.141,1.267,-0.086,0.159,-0.133,0.088,DQM,designator1,designator2,FFFE,,0.00V,tnet,2in,default_data,designator1_fffe_2\designator1_fffe_2.csd
5.978,1.426,0.074,0.322,0.026,0.251,DQM,designator1,designator2,FFFE,,0.00V,tnet,3in,default_data,designator1_fffe_3\designator1_fffe_3.csd
5.804,1.589,0.240,0.496,0.189,0.424,DQM,designator1,designator2,FFFE,,0.00V,tnet,4in,default_data,designator1_fffe_4\designator1_fffe_4.csd
5.654,1.729,0.380,0.646,0.329,0.574,DQM,designator1,designator2,FFFE,,0.00V,tnet,5in,default_data,designator1_fffe_5\designator1_fffe_5.csd
5.491,1.907,0.561,0.809,0.507,0.735,DQM,designator1,designator2,FFFE,,0.00V,tnet,6in,default_data,designator1_fffe_6\designator1_fffe_6.csd
2.631,3.722,0.322,1.315,0.460,1.669,WE,designator1,designator2,SSSE,,0.00V,tnet,2in,default_clock,designator1_ssse_2\designator1_ssse_2.csd
2.391,3.912,0.512,1.492,0.646,1.909,WE,designator1,designator2,SSSE,,0.00V,tnet,3in,default_clock,designator1_ssse_3\designator1_ssse_3.csd
2.221,4.112,0.712,1.660,0.844,2.079,WE,designator1,designator2,SSSE,,0.00V,tnet,4in,default_clock,designator1_ssse_4\designator1_ssse_4.csd
2.065,4.313,0.913,1.850,1.038,2.235,WE,designator1,designator2,SSSE,,0.00V,tnet,5in,default_clock,designator1_ssse_5\designator1_ssse_5.csd
1.897,4.512,1.112,2.050,1.225,2.403,WE,designator1,designator2,SSSE,,0.00V,tnet,6in,default_clock,designator1_ssse_6\designator1_ssse_6.csd
5.574,1.638,0.238,0.644,0.264,0.726,WE,designator1,designator2,FFFE,,0.00V,tnet,2in,default_clock,designator1_fffe_2\designator1_fffe_2.csd
5.408,1.801,0.401,0.806,0.425,0.892,WE,designator1,designator2,FFFE,,0.00V,tnet,3in,default_clock,designator1_fffe_3\designator1_fffe_3.csd
5.246,1.963,0.563,0.970,0.587,1.054,WE,designator1,designator2,FFFE,,0.00V,tnet,4in,default_clock,designator1_fffe_4\designator1_fffe_4.csd
5.084,2.125,0.725,1.132,0.749,1.216,WE,designator1,designator2,FFFE,,0.00V,tnet,5in,default_clock,designator1_fffe_5\designator1_fffe_5.csd
4.923,2.283,0.883,1.291,0.909,1.377,WE,designator1,designator2,FFFE,,0.00V,tnet,6in,default_clock,designator1_fffe_6\designator1_fffe_6.csd
