#!/usr/bin/env python3

# config.py script converts the defines in a file to Verilog defines
# To call this script in a Verilog file it should follow one of the following patterns:
#   `include "config_{name}.vs" // {file to read}
