<?xml version="1.0" encoding="utf-8"?><html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd"><head><title>SSF</title></head>
<body>
<p><a NAME="SSF">"SSF"<p></p>
</a></p>
<p><a HREF="#TG_PL">INTERFACE: TG_PL</a></p>
<p><a HREF="#TG_PRG">INTERFACE: TG_PRG</a></p>
<p><a HREF="#TG">INTERFACE: TG</a></p>
<p><a HREF="#TG_MAIN">INTERFACE: TG_MAIN</a></p>
<p><a HREF="#BITMAP40">INTERFACE: BITMAP40</a></p>
<p><a HREF="#BITMAP64">INTERFACE: BITMAP64</a></p>
<p><a HREF="#BITMAP20">INTERFACE: BITMAP20</a></p>
<p><a HREF="#BITMAP32">INTERFACE: BITMAP32</a></p>
<p><a HREF="#BITMAP16">INTERFACE: BITMAP16</a></p>
<p><a HREF="#BITMAP12">INTERFACE: BITMAP12</a></p>
<p><a HREF="#ReadClient">INTERFACE: ReadClient</a></p>
<p><a HREF="#WriteClient">INTERFACE: WriteClient</a></p>
<p><a HREF="#ClientIF">INTERFACE: ClientIF</a></p>
<p><a HREF="#BETG">INTERFACE: BETG</a></p>
<p><a HREF="#SSF">INTERFACE: SSF</a></p>
<p><a NAME="TG_PL"><p></p>
<a HREF="#SSF">TG_PL</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>TG_PL</p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><h1>X</h1>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [12:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="TG_PL_X_start">start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [25:13]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="TG_PL_X_end">end</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:26]</p>
</td>
<td><p>%%</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="TG_PL_RSVDx0_b26"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="TG_PL_Y">Y</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="TG_PL_Y_start">start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="TG_PL_Y_end">end</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Horizontal and Vertical Start and End values for a plane</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:24]</p>
</td>
<td><p>%%</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="TG_PL_RSVDx4_b24"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="TG_PRG"><p></p>
<a HREF="#SSF">TG_PRG</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>TG_PRG</p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="TG_PRG_CTRL">CTRL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="TG_PRG_CTRL_mode">mode</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Generates the hcnt and vcnt with the sref. The different modes programmable are : 0 = free running mode, 1 = sync mode, 2= Semi sync mode</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="TG_PRG_CTRL_lwin">lwin</a></p>
</td>
<td><p>0xF</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Used in generation of lock sync and lock active for resetting hcnt and vcnt in TG</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [21:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="TG_PRG_CTRL_frst">frst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Position during vertical blanking time at which frame reset is generated</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:22]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>10</p>
</td>
<td><p><a NAME="TG_PRG_CTRL_freeze">freeze</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Freeze controls for TG; this register should be used by SW when it wants to modify the plane position/size registers so that HW does not pick-up the intermediate values written.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="TG_PRG_CTRL1">CTRL1</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="TG_PRG_CTRL1_sync_ctrl">sync_ctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>To provide low latency for pass-through where the latency requirement is less than one frame<p></p>
[0] : Enable Bit. For low latency pass-through, enable this bit to 1’b1. Default it is zero.<p></p>
[1] : The SW will get active video start event from Cypress and then it will program SYNC bit SYNC_CTRL[1] to 1’b1 in VPP for low latency graphics (RGB) pass through.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [10:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>9</p>
</td>
<td><p><a NAME="TG_PRG_CTRL1_res_change_en">res_change_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable bits for dynamic resolution change of registers used for generating timing signals<p></p>
[0] – enable bit for Htotal/Vtotal programmable register<p></p>
[1] - enable bit for VX programmable register<p></p>
[2] - enable bit for Hsync (start & end) programmable register<p></p>
[3] - enable bit for Vsync (startY & endY) programmable register<p></p>
[4] - enable bit for Plane0 (startX & endX) programmable register<p></p>
[5] - enable bit for Plane0 (startY & endY) programmable register<p></p>
[6] - enable bit for Field (startX & endX) programmable register<p></p>
[7] - enable bit for Field (startY & endY) programmable register<p></p>
[8] - enable bit for Vsync (startX & endX) programmable register</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:11]</p>
</td>
<td><p>%%</p>
</td>
<td><p>21</p>
</td>
<td><p><a NAME="TG_PRG_RSVDx4_b11"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00008</p>
</td>
<td><p><a NAME="TG_PRG_Total">Total</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="TG_PRG_Total_vertical">vertical</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vertical Total values (in lines).</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [24:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="TG_PRG_Total_horizontal">horizontal</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Horizontal Total values (in pixels)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:25]</p>
</td>
<td><p>%%</p>
</td>
<td><p>7</p>
</td>
<td><p><a NAME="TG_PRG_RSVDx8_b25"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0000C</p>
</td>
<td><p><a NAME="TG_PRG_Initial">Initial</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [12:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="TG_PRG_Initial_xi">xi</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Initial Horizontal position value</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [24:13]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="TG_PRG_Initial_yi">yi</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Initial Vertical position value</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:25]</p>
</td>
<td><p>%%</p>
</td>
<td><p>7</p>
</td>
<td><p><a NAME="TG_PRG_RSVDxC_b25"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00010</p>
</td>
<td><p><a NAME="TG_PRG_HSYNC">HSYNC</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [12:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="TG_PRG_HSYNC_h_start">h_start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Horizontal Start value indicated for Hsync position</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [25:13]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="TG_PRG_HSYNC_h_end">h_end</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Horizontal End value indicated for Hsync position</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:26]</p>
</td>
<td><p>%%</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="TG_PRG_RSVDx10_b26"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00014</p>
</td>
<td><p><a NAME="TG_PRG_VSYNC">VSYNC</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="TG_PRG_VSYNC_v_start">v_start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vertical Start value indicated for Vsync position</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="TG_PRG_VSYNC_v_end">v_end</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vertical End value indicated for Vsync position</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:24]</p>
</td>
<td><p>%%</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="TG_PRG_RSVDx14_b24"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00018</p>
</td>
<td><p><a NAME="TG_PRG_VS">VS</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [12:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="TG_PRG_VS_h_start">h_start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Horizontal Start value indicated for Vsync position</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [25:13]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="TG_PRG_VS_h_end">h_end</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Horizontal End value indicated for Vsync position</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:26]</p>
</td>
<td><p>%%</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="TG_PRG_RSVDx18_b26"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0001C</p>
</td>
<td><p><a NAME="TG_PRG_FT">FT</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="TG_PRG_FT_frame">frame</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Frame total value</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:8]</p>
</td>
<td><p>%%</p>
</td>
<td><p>24</p>
</td>
<td><p><a NAME="TG_PRG_RSVDx1C_b8"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00020</p>
</td>
<td><p><a NAME="TG_PRG_VX">VX</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [12:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="TG_PRG_VX_vx">vx</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Horizontal positions at which vertical active data</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:13]</p>
</td>
<td><p>%%</p>
</td>
<td><p>19</p>
</td>
<td><p><a NAME="TG_PRG_RSVDx20_b13"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="TG"><p></p>
<a HREF="#SSF">TG</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>TG</p>
</td>
<td><p>biu</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Register specification of interface Timing Generator<p></p>
There are two counters in the timing generator module. hCntr (from 1 to SIZE_X) and vCntr (from 1 to SIZE_Y).<p></p>
When start, the initial value will be loaded to the xCnt and yCnt</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="TG_INIT">INIT</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_INIT_Y">Y</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Initial Y value which will be used to load Y counter when tg is enabled.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_INIT_X">X</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Initial X value which will be used to load X counter when tg is enabled.<p></p>
A whole frame scan size.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="TG_SIZE">SIZE</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_SIZE_Y">Y</a></p>
</td>
<td><p>0x465</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Total scan lines per frame.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_SIZE_X">X</a></p>
</td>
<td><p>0x898</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Total scan clock cycles per line.<p></p>
Hsync</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00008</p>
</td>
<td><p><a NAME="TG_HS">HS</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_HS_FE">FE</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hsync front edge. The first pixel position of hsync pulse.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_HS_BE">BE</a></p>
</td>
<td><p>0x2C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hsync back edge. The last pixel position of hsync pulse.<p></p>
HS = hCntr >=FE & hCntr< =BE<p></p>
HBlanking</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0000C</p>
</td>
<td><p><a NAME="TG_HB">HB</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_HB_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_HB_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148<p></p>
HB = hCntr >=FE || hCntr< =BE.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00010</p>
</td>
<td><p><a NAME="TG_HB_CR">HB_CR</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_HB_CR_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_HB_CR_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148<p></p>
HB_CR = hCntr >=FE || hCntr< =BE.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00014</p>
</td>
<td><p><a NAME="TG_HB_CR2">HB_CR2</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_HB_CR2_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1<p></p>
Note : to be programmed with different value (only when cropping is required). Else to be programmed same as HB FE (above register)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_HB_CR2_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148<p></p>
Note : to be programmed with different value (only when cropping is required). Else to be programmed same as HB BE (above register)<p></p>
HB = hCntr >=FE || hCntr< =BE.<p></p>
VS0 defines the first first pixel position of the first VSYNC (progressive or interlace mode) pulse.<p></p>
For example<p></p>
1080i60, the VTP is the last pixel of the last line. So set both VLCNT0 and VPCNT0 to 0.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00018</p>
</td>
<td><p><a NAME="TG_VS0">VS0</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VS0_FE">FE</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vsync pulse front edge.<p></p>
Vsync will be asserted at the beginning of this line.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VS0_BE">BE</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vsync pulse back edge.<p></p>
Vsycn pulse will be de-asserted after the end of this line.<p></p>
Vsync = (vCntr >=FE & vCntr< =BE)<p></p>
Vsync pulse 1<p></p>
defines the first pixel position of the second vSync pulse. For example<p></p>
1080i60, the VTP is pixel 1100 of line 563. So set both VLCNT2="563." and VPCNT2 to 1100.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0001C</p>
</td>
<td><p><a NAME="TG_VS1">VS1</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VS1_FE">FE</a></p>
</td>
<td><p>0x233</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vsync pulse 1 front edge line position.<p></p>
Vsync pulse 1 will be asserted at the middle of this line.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VS1_BE">BE</a></p>
</td>
<td><p>0x238</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vsync pulse 1 back edge line position.<p></p>
Vsync pulse 1 will be de-asserted at the middle of this line.<p></p>
Vsync1 = (vCntr >=FE & hCntr >SIZEX/2) & (vCntr< =BE & hCntr< =SIZEX/2)<p></p>
Vertical blanking.<p></p>
VB0 parameter definietion</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00020</p>
</td>
<td><p><a NAME="TG_VB0">VB0</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VB0_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank front edge line position<p></p>
The first line of the vertical blanking.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VB0_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank back edge line position<p></p>
the last line number of the vertical blanking<p></p>
The default value is used for 1080p case.<p></p>
Vblank0 = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00024</p>
</td>
<td><p><a NAME="TG_VB0_CR">VB0_CR</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VB0_CR_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank front edge line position<p></p>
The first line of the vertical blanking.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VB0_CR_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank back edge line position<p></p>
the last line number of the vertical blanking<p></p>
The default value is used for 1080p case.<p></p>
Vblank0_CR = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00028</p>
</td>
<td><p><a NAME="TG_VB0_CR2">VB0_CR2</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VB0_CR2_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank front edge line position<p></p>
The first line of the vertical blanking.<p></p>
Note : to be programmed with different value only when cropping is required. Else to be programmed same as VB0 FE (above register)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VB0_CR2_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank back edge line position<p></p>
the last line number of the vertical blanking<p></p>
The default value is used for 1080p case.<p></p>
Note : to be programmed with different value only when cropping is required. Else to be programmed same as VB0 BE (above register)<p></p>
Vblank0 = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0002C</p>
</td>
<td><p><a NAME="TG_VB1">VB1</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VB1_FE">FE</a></p>
</td>
<td><p>0x231</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank front edge line postion<p></p>
The first line number of VB1.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_VB1_BE">BE</a></p>
</td>
<td><p>0x247</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank back edge line postion<p></p>
the last line numer of VB1.<p></p>
VB1 = (vCntr >=FE & vCntr< =BE)<p></p>
SCAN mode</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00030</p>
</td>
<td><p><a NAME="TG_SCAN">SCAN</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="TG_SCAN_MODE">MODE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>PROG</p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>INTER</p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Frame done interrupt position</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:1]</p>
</td>
<td><p>%%</p>
</td>
<td><p>31</p>
</td>
<td><p><a NAME="TG_RSVDx30_b1"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00034</p>
</td>
<td><p><a NAME="TG_INTPOS">INTPOS</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_INTPOS_FRAME">FRAME</a></p>
</td>
<td><p>0x465</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Frame interrupt status will be set at the end of this line.<p></p>
Program 0 to this register will disable frame interrupt.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_INTPOS_FIELD">FIELD</a></p>
</td>
<td><p>0x233</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Field interrupt status will be set at the end of this line.<p></p>
Program 0 to this register will disable field interrupt.<p></p>
MODE</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00038</p>
</td>
<td><p><a NAME="TG_MODE">MODE</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="TG_MODE_EN">EN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>MASTER</p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>SLAVE</p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>In master mode, TG drive the control signal.<p></p>
In slave mode, TG take the external hsync and vsync, it generate the internal sync and blank signal based on the programmed register and external hsync and vsync.<p></p>
HREF input for slave mode.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:1]</p>
</td>
<td><p>%%</p>
</td>
<td><p>31</p>
</td>
<td><p><a NAME="TG_RSVDx38_b1"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0003C</p>
</td>
<td><p><a NAME="TG_HVREF">HVREF</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="TG_HVREF_SEL">SEL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>SYNC</p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>BLANK</p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>In slave mode, tg will sync to the external tg generated HREF/VREF which could be HSYBC/VSYNC or HBLANK/VBLANK. Currently only HSYNC/VSYNC is supported.<p></p>
HSYNC and VSYNC have to be come in pair.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="TG_HVREF_POL">POL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>NEG_PULSE</p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>POS_PULSE</p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0 : indicate the input HREF/VREF are negative pulses<p></p>
1: indicate the input HREF/VREFare positive pulses.<p></p>
HREF and VREF have to be the same polarity.<p></p>
End of TG register group</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:2]</p>
</td>
<td><p>%%</p>
</td>
<td><p>30</p>
</td>
<td><p><a NAME="TG_RSVDx3C_b2"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="TG_MAIN"><p></p>
<a HREF="#SSF">TG_MAIN</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>TG_MAIN</p>
</td>
<td><p>biu</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Register specification of interface Timing Generator used in Main Video Plane (BL and EL)<p></p>
There are two counters in the timing generator module. hCntr (from 1 to SIZE_X) and vCntr (from 1 to SIZE_Y).<p></p>
When start, the initial value will be loaded to the xCnt and yCnt</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="TG_MAIN_INIT">INIT</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_INIT_Y">Y</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Initial Y value which will be used to load Y counter when tg is enabled.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_INIT_X">X</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Initial X value which will be used to load X counter when tg is enabled.<p></p>
A whole frame scan size.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="TG_MAIN_SIZE">SIZE</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_SIZE_Y">Y</a></p>
</td>
<td><p>0x465</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Total scan lines per frame.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_SIZE_X">X</a></p>
</td>
<td><p>0x898</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Total scan clock cycles per line.<p></p>
Hsync</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00008</p>
</td>
<td><p><a NAME="TG_MAIN_HS">HS</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_HS_FE">FE</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hsync front edge. The first pixel position of hsync pulse.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_HS_BE">BE</a></p>
</td>
<td><p>0x2C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hsync back edge. The last pixel position of hsync pulse.<p></p>
HS = hCntr >=FE & hCntr< =BE<p></p>
HBlanking</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0000C</p>
</td>
<td><p><a NAME="TG_MAIN_HB">HB</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_HB_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1<p></p>
[Used for Base Plane]</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_HB_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148<p></p>
[Used for Base Plane]<p></p>
HB = hCntr >=FE || hCntr< =BE.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00010</p>
</td>
<td><p><a NAME="TG_MAIN_HB_Y">HB_Y</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_HB_Y_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1<p></p>
[Used for Luma Input Crop Plane]</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_HB_Y_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148<p></p>
[Used for Luma Input Crop Plane]<p></p>
HB_Y = hCntr >=FE || hCntr< =BE.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00014</p>
</td>
<td><p><a NAME="TG_MAIN_HB_C">HB_C</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_HB_C_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1<p></p>
[Used for Croma Input Crop Plane]</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_HB_C_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148<p></p>
[Used for Croma Input Crop Plane]<p></p>
HB_C = hCntr >=FE || hCntr< =BE.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00018</p>
</td>
<td><p><a NAME="TG_MAIN_HB_OUT">HB_OUT</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_HB_OUT_FE">FE</a></p>
</td>
<td><p>0x841</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank front edge. The first pixel position of the hBlank pulse. SIZEX-HFP = 2200-88+1<p></p>
[Used for DETILE-UPS420 Output, downstream logic will work on this DE]</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_HB_OUT_BE">BE</a></p>
</td>
<td><p>0xC0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hblank back edge. The last pixel position of the hBlank pulse. HPW + HBP = 44+148<p></p>
[Used for DETILE-UPS420 Output, downstream logic will work on this DE]<p></p>
HB_OUT = hCntr >=FE || hCntr< =BE.<p></p>
VS0 defines the first first pixel position of the first VSYNC (progressive or interlace mode) pulse.<p></p>
For example<p></p>
1080i60, the VTP is the last pixel of the last line. So set both VLCNT0 and VPCNT0 to 0.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0001C</p>
</td>
<td><p><a NAME="TG_MAIN_VS0">VS0</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VS0_FE">FE</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vsync pulse front edge.<p></p>
Vsync will be asserted at the beginning of this line.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VS0_BE">BE</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vsync pulse back edge.<p></p>
Vsycn pulse will be de-asserted after the end of this line.<p></p>
Vsync = (vCntr >=FE & vCntr< =BE)<p></p>
Vsync pulse 1<p></p>
defines the first pixel position of the second vSync pulse. For example<p></p>
1080i60, the VTP is pixel 1100 of line 563. So set both VLCNT2="563." and VPCNT2 to 1100.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00020</p>
</td>
<td><p><a NAME="TG_MAIN_VS1">VS1</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VS1_FE">FE</a></p>
</td>
<td><p>0x233</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vsync pulse 1 front edge line position.<p></p>
Vsync pulse 1 will be asserted at the middle of this line.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VS1_BE">BE</a></p>
</td>
<td><p>0x238</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vsync pulse 1 back edge line position.<p></p>
Vsync pulse 1 will be de-asserted at the middle of this line.<p></p>
Vsync1 = (vCntr >=FE & hCntr >SIZEX/2) & (vCntr< =BE & hCntr< =SIZEX/2)<p></p>
Vertical blanking.<p></p>
VB0 parameter definietion</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00024</p>
</td>
<td><p><a NAME="TG_MAIN_VB0">VB0</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VB0_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank front edge line position<p></p>
The first line of the vertical blanking.<p></p>
[Used for Base Plane]</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VB0_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank back edge line position<p></p>
the last line number of the vertical blanking<p></p>
The default value is used for 1080p case.<p></p>
[Used for Base Plane]<p></p>
Vblank0 = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00028</p>
</td>
<td><p><a NAME="TG_MAIN_VB0_Y">VB0_Y</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VB0_Y_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank front edge line position<p></p>
The first line of the vertical blanking.<p></p>
[Used for Luma Input Crop Plane]</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VB0_Y_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank back edge line position<p></p>
the last line number of the vertical blanking<p></p>
The default value is used for 1080p case.<p></p>
[Used for Croma Input Crop Plane]<p></p>
Vblank0_CR = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0002C</p>
</td>
<td><p><a NAME="TG_MAIN_VB0_C">VB0_C</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VB0_C_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VB0_C_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank back edge line position<p></p>
the last line number of the vertical blanking<p></p>
The default value is used for 1080p case.<p></p>
[Used for Croma Input Crop Plane]<p></p>
Vblank0 = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00030</p>
</td>
<td><p><a NAME="TG_MAIN_VB0_OUT">VB0_OUT</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VB0_OUT_FE">FE</a></p>
</td>
<td><p>0x462</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank front edge line position<p></p>
The first line of the vertical blanking.<p></p>
[Used for DETILE-UPS420 Output, downstream logic will work on this DE]</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VB0_OUT_BE">BE</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank back edge line position<p></p>
the last line number of the vertical blanking<p></p>
The default value is used for 1080p case.<p></p>
[Used for DETILE-UPS420 Output, downstream logic will work on this DE]<p></p>
Vblank0 = vCntr >=FE || vCntr< =BE</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00034</p>
</td>
<td><p><a NAME="TG_MAIN_VB1">VB1</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VB1_FE">FE</a></p>
</td>
<td><p>0x231</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank front edge line postion<p></p>
The first line number of VB1.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_VB1_BE">BE</a></p>
</td>
<td><p>0x247</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vblank back edge line postion<p></p>
the last line numer of VB1.<p></p>
VB1 = (vCntr >=FE & vCntr< =BE)<p></p>
SCAN mode</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00038</p>
</td>
<td><p><a NAME="TG_MAIN_SCAN">SCAN</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="TG_MAIN_SCAN_MODE">MODE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>PROG</p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>INTER</p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Frame done interrupt position</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:1]</p>
</td>
<td><p>%%</p>
</td>
<td><p>31</p>
</td>
<td><p><a NAME="TG_MAIN_RSVDx38_b1"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0003C</p>
</td>
<td><p><a NAME="TG_MAIN_INTPOS">INTPOS</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_INTPOS_FRAME">FRAME</a></p>
</td>
<td><p>0x465</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Frame interrupt status will be set at the end of this line.<p></p>
Program 0 to this register will disable frame interrupt.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="TG_MAIN_INTPOS_FIELD">FIELD</a></p>
</td>
<td><p>0x233</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Field interrupt status will be set at the end of this line.<p></p>
Program 0 to this register will disable field interrupt.<p></p>
MODE</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00040</p>
</td>
<td><p><a NAME="TG_MAIN_MODE">MODE</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="TG_MAIN_MODE_EN">EN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>MASTER</p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>SLAVE</p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>In master mode, TG drive the control signal.<p></p>
In slave mode, TG take the external hsync and vsync, it generate the internal sync and blank signal based on the programmed register and external hsync and vsync.<p></p>
HREF input for slave mode.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:1]</p>
</td>
<td><p>%%</p>
</td>
<td><p>31</p>
</td>
<td><p><a NAME="TG_MAIN_RSVDx40_b1"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00044</p>
</td>
<td><p><a NAME="TG_MAIN_HVREF">HVREF</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="TG_MAIN_HVREF_SEL">SEL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>SYNC</p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>BLANK</p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>In slave mode, tg will sync to the external tg generated HREF/VREF which could be HSYBC/VSYNC or HBLANK/VBLANK. Currently only HSYNC/VSYNC is supported.<p></p>
HSYNC and VSYNC have to be come in pair.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="TG_MAIN_HVREF_POL">POL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>NEG_PULSE</p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>POS_PULSE</p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0 : indicate the input HREF/VREF are negative pulses<p></p>
1: indicate the input HREF/VREFare positive pulses.<p></p>
HREF and VREF have to be the same polarity.<p></p>
End of TG register group</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:2]</p>
</td>
<td><p>%%</p>
</td>
<td><p>30</p>
</td>
<td><p><a NAME="TG_MAIN_RSVDx44_b2"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="BITMAP40"><p></p>
<a HREF="#SSF">BITMAP40</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>BITMAP40</p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="BITMAP40_SEL">SEL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS0">BIT_POS0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS1">BIT_POS1</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS2">BIT_POS2</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS3">BIT_POS3</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS4">BIT_POS4</a></p>
</td>
<td><p>0x4</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP40_RSVDx0_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS5">BIT_POS5</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS6">BIT_POS6</a></p>
</td>
<td><p>0x6</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS7">BIT_POS7</a></p>
</td>
<td><p>0x7</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS8">BIT_POS8</a></p>
</td>
<td><p>0x8</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS9">BIT_POS9</a></p>
</td>
<td><p>0x9</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP40_RSVDx4_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS10">BIT_POS10</a></p>
</td>
<td><p>0xA</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS11">BIT_POS11</a></p>
</td>
<td><p>0xB</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS12">BIT_POS12</a></p>
</td>
<td><p>0xC</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS13">BIT_POS13</a></p>
</td>
<td><p>0xD</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS14">BIT_POS14</a></p>
</td>
<td><p>0xE</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP40_RSVDx8_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS15">BIT_POS15</a></p>
</td>
<td><p>0xF</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS16">BIT_POS16</a></p>
</td>
<td><p>0x10</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS17">BIT_POS17</a></p>
</td>
<td><p>0x11</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS18">BIT_POS18</a></p>
</td>
<td><p>0x12</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS19">BIT_POS19</a></p>
</td>
<td><p>0x13</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP40_RSVDxC_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS20">BIT_POS20</a></p>
</td>
<td><p>0x14</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS21">BIT_POS21</a></p>
</td>
<td><p>0x15</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS22">BIT_POS22</a></p>
</td>
<td><p>0x16</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS23">BIT_POS23</a></p>
</td>
<td><p>0x17</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS24">BIT_POS24</a></p>
</td>
<td><p>0x18</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP40_RSVDx10_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS25">BIT_POS25</a></p>
</td>
<td><p>0x19</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS26">BIT_POS26</a></p>
</td>
<td><p>0x1A</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS27">BIT_POS27</a></p>
</td>
<td><p>0x1B</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS28">BIT_POS28</a></p>
</td>
<td><p>0x1C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS29">BIT_POS29</a></p>
</td>
<td><p>0x1D</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP40_RSVDx14_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS30">BIT_POS30</a></p>
</td>
<td><p>0x1E</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS31">BIT_POS31</a></p>
</td>
<td><p>0x1F</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS32">BIT_POS32</a></p>
</td>
<td><p>0x20</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS33">BIT_POS33</a></p>
</td>
<td><p>0x21</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS34">BIT_POS34</a></p>
</td>
<td><p>0x22</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP40_RSVDx18_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS35">BIT_POS35</a></p>
</td>
<td><p>0x23</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS36">BIT_POS36</a></p>
</td>
<td><p>0x24</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS37">BIT_POS37</a></p>
</td>
<td><p>0x25</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS38">BIT_POS38</a></p>
</td>
<td><p>0x26</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP40_SEL_BIT_POS39">BIT_POS39</a></p>
</td>
<td><p>0x27</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Specifies mapping of new bit locations within 40 bit data from Read Client which need to be used to form pixels for Inverse Scan mode.<p></p>
Normal dHub data order:<p></p>
{Y3,Cr2,Y2,Cb2,Y1,Cr0,Y0,Cb0} First pixel in LSB<p></p>
Inverse Scan dHub data order:<p></p>
{Y3,Cr2,Y2,Cb2,Y1,Cr0,Y0,Cb0} First pixel in MSB<p></p>
Following different data orders can be generated to be presented to first UPS in the pipe.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP40_RSVDx1C_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="BITMAP64"><p></p>
<a HREF="#SSF">BITMAP64</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>BITMAP64</p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="BITMAP64_SEL">SEL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS0">BIT_POS0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS1">BIT_POS1</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS2">BIT_POS2</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS3">BIT_POS3</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS4">BIT_POS4</a></p>
</td>
<td><p>0x4</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP64_RSVDx0_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS5">BIT_POS5</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS6">BIT_POS6</a></p>
</td>
<td><p>0x6</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS7">BIT_POS7</a></p>
</td>
<td><p>0x7</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS8">BIT_POS8</a></p>
</td>
<td><p>0x8</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS9">BIT_POS9</a></p>
</td>
<td><p>0x9</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP64_RSVDx4_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS10">BIT_POS10</a></p>
</td>
<td><p>0xA</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS11">BIT_POS11</a></p>
</td>
<td><p>0xB</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS12">BIT_POS12</a></p>
</td>
<td><p>0xC</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS13">BIT_POS13</a></p>
</td>
<td><p>0xD</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS14">BIT_POS14</a></p>
</td>
<td><p>0xE</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP64_RSVDx8_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS15">BIT_POS15</a></p>
</td>
<td><p>0xF</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS16">BIT_POS16</a></p>
</td>
<td><p>0x10</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS17">BIT_POS17</a></p>
</td>
<td><p>0x11</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS18">BIT_POS18</a></p>
</td>
<td><p>0x12</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS19">BIT_POS19</a></p>
</td>
<td><p>0x13</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP64_RSVDxC_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS20">BIT_POS20</a></p>
</td>
<td><p>0x14</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS21">BIT_POS21</a></p>
</td>
<td><p>0x15</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS22">BIT_POS22</a></p>
</td>
<td><p>0x16</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS23">BIT_POS23</a></p>
</td>
<td><p>0x17</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS24">BIT_POS24</a></p>
</td>
<td><p>0x18</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP64_RSVDx10_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS25">BIT_POS25</a></p>
</td>
<td><p>0x19</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS26">BIT_POS26</a></p>
</td>
<td><p>0x1A</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS27">BIT_POS27</a></p>
</td>
<td><p>0x1B</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS28">BIT_POS28</a></p>
</td>
<td><p>0x1C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS29">BIT_POS29</a></p>
</td>
<td><p>0x1D</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP64_RSVDx14_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS30">BIT_POS30</a></p>
</td>
<td><p>0x1E</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS31">BIT_POS31</a></p>
</td>
<td><p>0x1F</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS32">BIT_POS32</a></p>
</td>
<td><p>0x20</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS33">BIT_POS33</a></p>
</td>
<td><p>0x21</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS34">BIT_POS34</a></p>
</td>
<td><p>0x22</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP64_RSVDx18_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS35">BIT_POS35</a></p>
</td>
<td><p>0x23</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS36">BIT_POS36</a></p>
</td>
<td><p>0x24</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS37">BIT_POS37</a></p>
</td>
<td><p>0x25</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS38">BIT_POS38</a></p>
</td>
<td><p>0x26</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS39">BIT_POS39</a></p>
</td>
<td><p>0x27</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP64_RSVDx1C_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS40">BIT_POS40</a></p>
</td>
<td><p>0x28</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS41">BIT_POS41</a></p>
</td>
<td><p>0x29</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS42">BIT_POS42</a></p>
</td>
<td><p>0x2A</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS43">BIT_POS43</a></p>
</td>
<td><p>0x2B</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS44">BIT_POS44</a></p>
</td>
<td><p>0x2C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP64_RSVDx20_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS45">BIT_POS45</a></p>
</td>
<td><p>0x2D</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS46">BIT_POS46</a></p>
</td>
<td><p>0x2E</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS47">BIT_POS47</a></p>
</td>
<td><p>0x2F</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS48">BIT_POS48</a></p>
</td>
<td><p>0x30</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS49">BIT_POS49</a></p>
</td>
<td><p>0x31</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP64_RSVDx24_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS50">BIT_POS50</a></p>
</td>
<td><p>0x32</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS51">BIT_POS51</a></p>
</td>
<td><p>0x33</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS52">BIT_POS52</a></p>
</td>
<td><p>0x34</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS53">BIT_POS53</a></p>
</td>
<td><p>0x35</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS54">BIT_POS54</a></p>
</td>
<td><p>0x36</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP64_RSVDx28_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS55">BIT_POS55</a></p>
</td>
<td><p>0x37</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS56">BIT_POS56</a></p>
</td>
<td><p>0x38</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS57">BIT_POS57</a></p>
</td>
<td><p>0x39</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS58">BIT_POS58</a></p>
</td>
<td><p>0x3A</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS59">BIT_POS59</a></p>
</td>
<td><p>0x3B</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP64_RSVDx2C_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS60">BIT_POS60</a></p>
</td>
<td><p>0x3C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS61">BIT_POS61</a></p>
</td>
<td><p>0x3D</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS62">BIT_POS62</a></p>
</td>
<td><p>0x3E</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="BITMAP64_SEL_BIT_POS63">BIT_POS63</a></p>
</td>
<td><p>0x3F</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Specifies mapping of new bit locations within 64 bit data from Read Client which need to be used to form pixels in different format as required by downstream</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:24]</p>
</td>
<td><p>%%</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="BITMAP64_RSVDx30_b24"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="BITMAP20"><p></p>
<a HREF="#SSF">BITMAP20</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>BITMAP20</p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="BITMAP20_SEL">SEL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS0">BIT_POS0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS1">BIT_POS1</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [14:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS2">BIT_POS2</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [19:15]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS3">BIT_POS3</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [24:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS4">BIT_POS4</a></p>
</td>
<td><p>0x4</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:25]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS5">BIT_POS5</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP20_RSVDx0_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS6">BIT_POS6</a></p>
</td>
<td><p>0x6</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS7">BIT_POS7</a></p>
</td>
<td><p>0x7</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [14:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS8">BIT_POS8</a></p>
</td>
<td><p>0x8</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [19:15]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS9">BIT_POS9</a></p>
</td>
<td><p>0x9</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [24:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS10">BIT_POS10</a></p>
</td>
<td><p>0xA</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:25]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS11">BIT_POS11</a></p>
</td>
<td><p>0xB</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP20_RSVDx4_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS12">BIT_POS12</a></p>
</td>
<td><p>0xC</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS13">BIT_POS13</a></p>
</td>
<td><p>0xD</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [14:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS14">BIT_POS14</a></p>
</td>
<td><p>0xE</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [19:15]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS15">BIT_POS15</a></p>
</td>
<td><p>0xF</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [24:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS16">BIT_POS16</a></p>
</td>
<td><p>0x10</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:25]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS17">BIT_POS17</a></p>
</td>
<td><p>0x11</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP20_RSVDx8_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS18">BIT_POS18</a></p>
</td>
<td><p>0x12</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP20_SEL_BIT_POS19">BIT_POS19</a></p>
</td>
<td><p>0x13</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Specifies mapping of new bit locations within 20 bit data from Read Client which need to be used to form pixels for Inverse Scan mode.<p></p>
Normal dHub data order:<p></p>
{Y3,Cr2,Y2,Cb2,Y1,Cr0,Y0,Cb0} First pixel in LSB<p></p>
Inverse Scan dHub data order:<p></p>
{Y3,Cr2,Y2,Cb2,Y1,Cr0,Y0,Cb0} First pixel in MSB<p></p>
Following different data orders can be generated to be presented to first UPS in the pipe.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:10]</p>
</td>
<td><p>%%</p>
</td>
<td><p>22</p>
</td>
<td><p><a NAME="BITMAP20_RSVDxC_b10"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="BITMAP32"><p></p>
<a HREF="#SSF">BITMAP32</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>BITMAP32</p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="BITMAP32_SEL">SEL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS0">BIT_POS0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS1">BIT_POS1</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [14:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS2">BIT_POS2</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [19:15]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS3">BIT_POS3</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [24:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS4">BIT_POS4</a></p>
</td>
<td><p>0x4</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:25]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS5">BIT_POS5</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP32_RSVDx0_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS6">BIT_POS6</a></p>
</td>
<td><p>0x6</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS7">BIT_POS7</a></p>
</td>
<td><p>0x7</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [14:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS8">BIT_POS8</a></p>
</td>
<td><p>0x8</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [19:15]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS9">BIT_POS9</a></p>
</td>
<td><p>0x9</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [24:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS10">BIT_POS10</a></p>
</td>
<td><p>0xA</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:25]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS11">BIT_POS11</a></p>
</td>
<td><p>0xB</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP32_RSVDx4_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS12">BIT_POS12</a></p>
</td>
<td><p>0xC</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS13">BIT_POS13</a></p>
</td>
<td><p>0xD</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [14:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS14">BIT_POS14</a></p>
</td>
<td><p>0xE</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [19:15]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS15">BIT_POS15</a></p>
</td>
<td><p>0xF</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [24:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS16">BIT_POS16</a></p>
</td>
<td><p>0x10</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:25]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS17">BIT_POS17</a></p>
</td>
<td><p>0x11</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP32_RSVDx8_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS18">BIT_POS18</a></p>
</td>
<td><p>0x12</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS19">BIT_POS19</a></p>
</td>
<td><p>0x13</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [14:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS20">BIT_POS20</a></p>
</td>
<td><p>0x14</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [19:15]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS21">BIT_POS21</a></p>
</td>
<td><p>0x15</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [24:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS22">BIT_POS22</a></p>
</td>
<td><p>0x16</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:25]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS23">BIT_POS23</a></p>
</td>
<td><p>0x17</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP32_RSVDxC_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS24">BIT_POS24</a></p>
</td>
<td><p>0x18</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS25">BIT_POS25</a></p>
</td>
<td><p>0x19</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [14:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS26">BIT_POS26</a></p>
</td>
<td><p>0x1A</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [19:15]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS27">BIT_POS27</a></p>
</td>
<td><p>0x1B</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [24:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS28">BIT_POS28</a></p>
</td>
<td><p>0x1C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:25]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS29">BIT_POS29</a></p>
</td>
<td><p>0x1D</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:30]</p>
</td>
<td><p>%%</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="BITMAP32_RSVDx10_b30"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS30">BIT_POS30</a></p>
</td>
<td><p>0x1E</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="BITMAP32_SEL_BIT_POS31">BIT_POS31</a></p>
</td>
<td><p>0x1F</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Specifies mapping of 32 bit data from Read Client which need to be used to form pixels for Inverse Scan mode.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:10]</p>
</td>
<td><p>%%</p>
</td>
<td><p>22</p>
</td>
<td><p><a NAME="BITMAP32_RSVDx14_b10"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="BITMAP16"><p></p>
<a HREF="#SSF">BITMAP16</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>BITMAP16</p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="BITMAP16_SEL">SEL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS0">BIT_POS0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS1">BIT_POS1</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS2">BIT_POS2</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS3">BIT_POS3</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [19:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS4">BIT_POS4</a></p>
</td>
<td><p>0x4</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS5">BIT_POS5</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [27:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS6">BIT_POS6</a></p>
</td>
<td><p>0x6</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:28]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS7">BIT_POS7</a></p>
</td>
<td><p>0x7</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS8">BIT_POS8</a></p>
</td>
<td><p>0x8</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS9">BIT_POS9</a></p>
</td>
<td><p>0x9</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS10">BIT_POS10</a></p>
</td>
<td><p>0xA</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS11">BIT_POS11</a></p>
</td>
<td><p>0xB</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [19:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS12">BIT_POS12</a></p>
</td>
<td><p>0xC</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS13">BIT_POS13</a></p>
</td>
<td><p>0xD</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [27:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS14">BIT_POS14</a></p>
</td>
<td><p>0xE</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:28]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP16_SEL_BIT_POS15">BIT_POS15</a></p>
</td>
<td><p>0xF</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Specifies mapping of new bit locations within 16 bit data from Read Client which need to be used to form pixels for Inverse Scan mode.<p></p>
Normal dHub data order:<p></p>
{Y3,Cr2,Y2,Cb2,Y1,Cr0,Y0,Cb0} First pixel in LSB<p></p>
Inverse Scan dHub data order:<p></p>
{Y3,Cr2,Y2,Cb2,Y1,Cr0,Y0,Cb0} First pixel in MSB<p></p>
Following different data orders can be generated to be presented to first UPS in the pipe.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="BITMAP12"><p></p>
<a HREF="#SSF">BITMAP12</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>BITMAP12</p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="BITMAP12_SEL">SEL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS0">BIT_POS0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS1">BIT_POS1</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS2">BIT_POS2</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS3">BIT_POS3</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [19:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS4">BIT_POS4</a></p>
</td>
<td><p>0x4</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS5">BIT_POS5</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [27:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS6">BIT_POS6</a></p>
</td>
<td><p>0x6</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:28]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS7">BIT_POS7</a></p>
</td>
<td><p>0x7</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS8">BIT_POS8</a></p>
</td>
<td><p>0x8</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS9">BIT_POS9</a></p>
</td>
<td><p>0x9</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS10">BIT_POS10</a></p>
</td>
<td><p>0xA</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="BITMAP12_SEL_BIT_POS11">BIT_POS11</a></p>
</td>
<td><p>0xB</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Specifies mapping of new bit locations within 12 bit data from Read Client which need to be used to form pixels for Inverse Scan mode.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%%</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="BITMAP12_RSVDx4_b16"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="ReadClient"><p></p>
<a HREF="#SSF">ReadClient</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>ReadClient</p>
</td>
<td><p>biu</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="ReadClient_Rd">Rd</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ReadClient_Rd_start">start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Start bit for the respective clients.<p></p>
0 : No effect on hardware.<p></p>
1 : start the client.<p></p>
The write 1 to this register is used to kick the hardware.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ReadClient_Rd_clear">clear</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0 : Don't clear, normal state.<p></p>
1 : Clear the asynchronous FIFO between the respective client and dHub.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:2]</p>
</td>
<td><p>%%</p>
</td>
<td><p>30</p>
</td>
<td><p><a NAME="ReadClient_RSVDx0_b2"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="ReadClient_Word">Word</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>32</p>
</td>
<td><p><a NAME="ReadClient_Word_tot">tot</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Specifies the total number of 128-bit words that have to be fetched from DDR for read Client. Should be programmed as:<p></p>
ceil( ohres*ovres*16 / 128 )<p></p>
Note : In case of resolution which is not integer multiple of 128, word total should be programmed as follows :<p></p>
For eg if ohres = 116, then (ohres*24/128) = 21.75. Then word total should be (22*ovres)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00008</p>
</td>
<td><p><a NAME="ReadClient_NonStdRes">NonStdRes</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ReadClient_NonStdRes_enable">enable</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable for Read Client when resolution is not integer multiple of 16</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [13:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="ReadClient_NonStdRes_pixlineTot">pixlineTot</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Total number of pixels in a line (for Read Client)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:14]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="ReadClient_NonStdRes_flushCnt">flushCnt</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Counter to determine the ready status of Read Client after end of line (only used when NonStdRes_enable = 1)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:18]</p>
</td>
<td><p>%%</p>
</td>
<td><p>14</p>
</td>
<td><p><a NAME="ReadClient_RSVDx8_b18"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0000C</p>
</td>
<td><p><a NAME="ReadClient_pack">pack</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="ReadClient_pack_Sel">Sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>PackSel values for following Read Client's<p></p>
[A] DEINT Read Client0<p></p>
[0000] : 20 bit unpacking<p></p>
[0001] : 8 bit unpacking<p></p>
[0010] : 10 bit unpacking<p></p>
[0011] : 10 bit unpacking [for V4H6 format]<p></p>
[remaining] : unused/invalid<p></p>
[B] DEINT Read Client1<p></p>
[0000] : 20 bit unpacking<p></p>
[0001] : 8 bit unpacking<p></p>
[0010] : 10 bit unpacking<p></p>
[0011] : 10 bit unpacking [for V4H6 format]<p></p>
[remaining] : unused/invalid<p></p>
[C] PIP/GFX0 Read Client 1 (for Croma channel)<p></p>
[0000] : 8 bit unpacking<p></p>
[0001] : 10 bit unpacking<p></p>
[0010] : 10 bit unpacking [for V4H6 format]<p></p>
[remaining] : unused/invalid<p></p>
Note : based on above (A, B or C) program packSel accordingly</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:4]</p>
</td>
<td><p>%%</p>
</td>
<td><p>28</p>
</td>
<td><p><a NAME="ReadClient_RSVDxC_b4"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="WriteClient"><p></p>
<a HREF="#SSF">WriteClient</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>WriteClient</p>
</td>
<td><p>biu</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="WriteClient_Wr">Wr</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="WriteClient_Wr_start">start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Start bit for the respective clients.<p></p>
0 : No effect on hardware.<p></p>
1 : start the client.<p></p>
The write 1 to this register is used to kick the hardware.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="WriteClient_Wr_clear">clear</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0 : Don't clear, normal state.<p></p>
1 : Clear the asynchronous FIFO between the respective client and dHub.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:2]</p>
</td>
<td><p>%%</p>
</td>
<td><p>30</p>
</td>
<td><p><a NAME="WriteClient_RSVDx0_b2"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="WriteClient_pix">pix</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>32</p>
</td>
<td><p><a NAME="WriteClient_pix_tot">tot</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Specifies the total number of pixels expected from input to write client. This is used to generate flush in Write client to write the partially formed 128-bit data (if any) to DDR.<p></p>
Should be programmed with (ovres*ohres).</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00008</p>
</td>
<td><p><a NAME="WriteClient_NonStdRes">NonStdRes</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="WriteClient_NonStdRes_enable">enable</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable for Read Client when resolution is not integer multiple of 16</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [13:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="WriteClient_NonStdRes_pixlineTot">pixlineTot</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Total number of pixels in a line (for Write Client)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:14]</p>
</td>
<td><p>%%</p>
</td>
<td><p>18</p>
</td>
<td><p><a NAME="WriteClient_RSVDx8_b14"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0000C</p>
</td>
<td><p><a NAME="WriteClient_pack">pack</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="WriteClient_pack_Sel">Sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>PackSel for Write Client<p></p>
[0000] : 8 bit packing<p></p>
[0001] : 10 bit packing<p></p>
[0010] : 12 bit packing<p></p>
[0011] : 15 bit packing<p></p>
[0100] : 16 bit packing<p></p>
[0101] : 20 bit packing<p></p>
[0110] : 24 bit packing<p></p>
[0111] : 30 bit packing<p></p>
[1000] : 32 bit packing</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:4]</p>
</td>
<td><p>%%</p>
</td>
<td><p>28</p>
</td>
<td><p><a NAME="WriteClient_RSVDxC_b4"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="ClientIF"><p></p>
<a HREF="#SSF">ClientIF</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>ClientIF</p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="ClientIF_MR0">MR0</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_MR0_start">start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Start bit for the respective clients.<p></p>
0 : No effect on hardware.<p></p>
1 : start the client.<p></p>
The write 1 to this register is used to kick the hardware.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_MR0_clear">clear</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0 : Don't clear, normal state.<p></p>
1 : Clear the asynchronous FIFO between the respective client and dHub.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:2]</p>
</td>
<td><p>%%</p>
</td>
<td><p>30</p>
</td>
<td><p><a NAME="ClientIF_RSVDx0_b2"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="ClientIF_MR0_word">MR0_word</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>32</p>
</td>
<td><p><a NAME="ClientIF_MR0_word_tot">tot</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Specifies the total number of 128-bit words that have to be fetched from DDR for R0 read Client. Should be programmed as:<p></p>
ceil( ohres*ovres*16 / 128 )<p></p>
Note0 : In case of resolution which is not integer multiple of 128, word total should be programmed as follows :<p></p>
For eg if ohres = 116, then (ohres*24/128) = 21.75. Then word total should be (22*ovres). Where '24' = no of bits in a pixel<p></p>
Note1 : In case of DETILE UPS420 10Bit Mode 0, word total should be programmed as<p></p>
(ihres*ivres*NoB*16/15)/128 where NoB = 10</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00008</p>
</td>
<td><p><a NAME="ClientIF_MR1">MR1</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_MR1_start">start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Start bit for the respective clients.<p></p>
0 : No effect on hardware.<p></p>
1 : start the client.<p></p>
The write 1 to this register is used to kick the hardware.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_MR1_clear">clear</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0 : Don't clear, normal state.<p></p>
1 : Clear the asynchronous FIFO between the respective client and dHub.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:2]</p>
</td>
<td><p>%%</p>
</td>
<td><p>30</p>
</td>
<td><p><a NAME="ClientIF_RSVDx8_b2"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0000C</p>
</td>
<td><p><a NAME="ClientIF_MR1_word">MR1_word</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>32</p>
</td>
<td><p><a NAME="ClientIF_MR1_word_tot">tot</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Specifies the total number of 128-bit words that have to be fetched from DDR for R1 read Client. Should be programmed as:<p></p>
ceil( ohres*ovres*16 / 128 )<p></p>
Note : In case of resolution which is not integer multiple of 128, word total should be programmed as follows :<p></p>
For eg if ohres = 116, then (ohres*24/128) = 21.75. Then word total should be (22*ovres). Where '24' = no of bits in a pixel<p></p>
Note1 : In case of DETILE UPS420 10Bit Mode 0, word total should be programmed as<p></p>
(ihres*ivres*NoB*16/15)/(128*2) where NoB = 10</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00010</p>
</td>
<td><p><a NAME="ClientIF_CTRL0">CTRL0</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_CTRL0_CLKEN_Main0">CLKEN_Main0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>1: Take care of rdy from MainR0 while generating clken for mainPl<p></p>
0 : don't consider rdy from MainR0<p></p>
Make this bit 1 whenever read client of MainR0 is turned-on. Otherwise, make it zero.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_CTRL0_CLKEN_Main1">CLKEN_Main1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>1: Take care of rdy from MainR1 while generating clken for mainPl<p></p>
0 : don't consider rdy from MainR1<p></p>
Make this bit 1 whenever read client of MainR1 is turned-on. Otherwise, make it zero.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [2:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_CTRL0_rdmain_initval0">rdmain_initval0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Initiallization value for read Mask for Main RdClient1 (420SP)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:3]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_CTRL0_rdmain_initval1">rdmain_initval1</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Initiallization value for read Mask for Main RdClient1 (420SP)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_CTRL0_rdm_mask_sftrst">rdm_mask_sftrst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Soft reset to initialize read mask. Write 1 to initialize read mask with rdMainMaskInitVal0</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [8:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="ClientIF_CTRL0_packSel_MR0">packSel_MR0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>PackSel for Main Read Client (R0)<p></p>
[0000] : 8 bit unpacking<p></p>
[0001] : 10 bit unpacking<p></p>
[0010] : 16 bit unpacking<p></p>
[0011]: 10 bit unpacking [for Tile Format 10Bit V4H6]<p></p>
[0100] : 20 Bit unpacking [for YUV422 10bpc]<p></p>
[0101] : 32 Bit unpacking [for YUV_444_10b DWA, ARGB32, and ARGB2101010 formats]<p></p>
[0110] : 24 Bit unpacking[for YUV444 8bpc]<p></p>
[0111] : 30 Bit unpacking[for YUV444 10bpc]</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [10:9]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="ClientIF_CTRL0_packSel_MR1">packSel_MR1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>PackSel for Main Read Client (R1)<p></p>
[00] : 8 bit unpacking<p></p>
[01] : 10 bit unpacking<p></p>
[10] : 10 bit unpacking [for Tile Format 10Bit V4H6]<p></p>
[11] : 16 bit unpacking</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:11]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_CTRL0_ups420_idataSelM">ups420_idataSelM</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Input Data Select for UPS 420-422. Default it is 16bit YC from Read Client R0 – for MAIN Plane</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [12:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_CTRL0_read_sel_420SP">read_sel_420SP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Read select from read client (R1) for 420 SP format case</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:13]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>3</p>
</td>
<td><p><a NAME="ClientIF_CTRL0_ups420_idat_ctrl">ups420_idat_ctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Data control enable for ups420_422<p></p>
[000] : Input data is 10 bpc (YUV420, YUV444, RGB101010)<p></p>
[001] : Input data is 8bpc(YUV420, YUV444, RGB888)<p></p>
[010] : For DV TEST path (8bpc)<p></p>
[011] : For DV TEST path (10bpc)<p></p>
[100] : Input data is YUV 422 8bpc<p></p>
[101] : Input data is YUV 422 10bpc<p></p>
[110] : Not Used<p></p>
[111] : Input data is ARGB2101010 /ARGB8888/ YUV444 DWA</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%%</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="ClientIF_RSVDx10_b16"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00014</p>
</td>
<td><p><a NAME="ClientIF_DUMMY">DUMMY</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>32</p>
</td>
<td><p><a NAME="ClientIF_DUMMY_dummy">dummy</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Can be used for ECO (left intentionally) to match register space with BG4CT-VPP</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00018</p>
</td>
<td><p><a NAME="ClientIF_CTRL2">CTRL2</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_CTRL2_nonStdResEn_MR0">nonStdResEn_MR0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable for Main Read Client 0 when resolution is not integer multiple of 16</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [13:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="ClientIF_CTRL2_pixlineTot_MR0">pixlineTot_MR0</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Total number of pixels in a line (for Main Read Client 0)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:14]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="ClientIF_CTRL2_flushCnt_MR0">flushCnt_MR0</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Counter to determine the ready status of Main Read Client 0 after end of line (only used when nonStdResEn_MR0 = 1)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:18]</p>
</td>
<td><p>%%</p>
</td>
<td><p>14</p>
</td>
<td><p><a NAME="ClientIF_RSVDx18_b18"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0001C</p>
</td>
<td><p><a NAME="ClientIF_CTRL3">CTRL3</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ClientIF_CTRL3_nonStdResEn_MR1">nonStdResEn_MR1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable for Main Read Client 1 when resolution is not integer multiple of 16</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [13:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="ClientIF_CTRL3_pixlineTot_MR1">pixlineTot_MR1</a></p>
</td>
<td><p>0x64</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Total number of pixels in a line (for Main Read Client 1)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:14]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="ClientIF_CTRL3_flushCnt_MR1">flushCnt_MR1</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Counter to determine the ready status of Main Read Client 1 after end of line (only used when nonStdResEn_MR1 = 1)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:18]</p>
</td>
<td><p>%%</p>
</td>
<td><p>14</p>
</td>
<td><p><a NAME="ClientIF_RSVDx1C_b18"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00020</p>
</td>
<td><p><a NAME="ClientIF_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#ReadClient">$ReadClient</a></p>
</td>
<td><p><a NAME="ClientIF_RdClientVmxVm">RdClientVmxVm</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Read Client for VmxVm DMA I/F registers</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="BETG"><p></p>
<a HREF="#SSF">BETG</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>BETG</p>
</td>
<td><p>biu</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL0">PL0</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 0 Related registers (for Base Plane)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00008</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL1">PL1</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 1 Related registers (for Main plane)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00010</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL2">PL2</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 2 Related registers (for PIP/Graphics1 Plane)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00018</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL3">PL3</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 3 Related registers (for Graphics2 Plane)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00020</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL4">PL4</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 4 Related registers (for FIX0 Plane)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00028</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL5">PL5</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 5 Related registers (for FIX1 Plane)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00030</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL6">PL6</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 6 Related registers (for FIX2 Plane)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00038</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL7">PL7</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 7 Related registers (for FIX3 Plane)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00040</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL8">PL8</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 8 Related registers (for overlay output read)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00048</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL1_CR">PL1_CR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 1 Crop Related registers (for taking cropped input of Main Plane as Overlay Input)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00050</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL2_CR">PL2_CR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 2 Crop Related registers (for taking cropped input of PIP/Graphics1 Plane as Overlay Input)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00058</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL3_CR">PL3_CR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 3 Crop Related registers (for taking cropped input of Graphics-2 Plane as Overlay Input)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00060</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL4_CR">PL4_CR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 4 Crop Related registers</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00068</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL5_CR">PL5_CR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 5 Crop Related registers</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00070</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL6_CR">PL6_CR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 6 Crop Related registers</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00078</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL7_CR">PL7_CR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 7 Crop Related registers</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00080</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL8_CR">PL8_CR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Plane 8 Crop Related registers</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00088</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PL">$TG_PL</a></p>
</td>
<td><p><a NAME="BETG_PL_FLD">PL_FLD</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Field Related registers</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00090</p>
</td>
<td><p><a NAME="BETG_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_PRG">$TG_PRG</a></p>
</td>
<td><p><a NAME="BETG_TG_PRG">TG_PRG</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Timing Generator programming registers</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="SSF"><p></p>
<a HREF="#SSF">SSF</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>SSF</p>
</td>
<td><p>biu</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="SSF_CFG0">CFG0</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG0_bitmap30_en">bitmap30_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable bit for bitmap30. Default disable. Write 1 to enable bitmap.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG0_tgEof_en">tgEof_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Tg end of frame signal enable for clearing start mask. Write 1 to enable tgEof for clearing start_mask to Asynchronous FIFO in ISP pipe.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [2:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG0_reserved_bit1">reserved_bit1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>reserved</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:3]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG0_reserved_bit2">reserved_bit2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>reserved</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG0_reserved_bit3">reserved_bit3</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>reserved</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG0_reserved_bit4">reserved_bit4</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>reserved</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [6:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG0_Lemp_ctrl">Lemp_ctrl</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Left input fifo empty based control.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:7]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG0_Remp_ctrl">Remp_ctrl</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Right input fifo empty based control</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [8:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG0_Lhalt_format_ctrl">Lhalt_format_ctrl</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Control flow based on halt from edpi formatter Left</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:9]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG0_Rhalt_format_ctrl">Rhalt_format_ctrl</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Control floe based on halt from edpiformatter Right</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [10:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG0_Lhalt_dpi_ctrl">Lhalt_dpi_ctrl</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Control fow based on dpi halt from Left</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:11]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG0_Rhalt_dpi_ctrl">Rhalt_dpi_ctrl</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Control fow based on dpi halt from Right</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [12:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG0_yuv_420_row_trigger_L_ctrl">yuv_420_row_trigger_L_ctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Clken generation control for Yuv 420 row planar mode based on software trigger fpr Lpipe</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [13:13]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG0_yuv_420_row_trigger_R_ctrl">yuv_420_row_trigger_R_ctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Clken generation control for Yuv 420 row planar mode based on software trigger fpr Rpipe</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:14]</p>
</td>
<td><p>%%</p>
</td>
<td><p>18</p>
</td>
<td><p><a NAME="SSF_RSVDx0_b14"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="SSF_CFG1">CFG1</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG1_right_shiftL">right_shiftL</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Right shift control for left frame<p></p>
1:enable<p></p>
0:disable</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG1_right_shiftR">right_shiftR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Right shift control for right frame<p></p>
1:enable<p></p>
0:disable</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [2:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG1_left_shiftL">left_shiftL</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Left shift control for left frame<p></p>
1:enable<p></p>
0:disable</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:3]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG1_left_shiftR">left_shiftR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Left shift control for right frame<p></p>
1:enable<p></p>
0:disable</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG1_shiftmode">shiftmode</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Shiftmode<p></p>
1:enable only shift mode. Same data will go to both fifo<p></p>
0:disable</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG1_edpi_cmdmodeL">edpi_cmdmodeL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>edpi_cmdmodeL<p></p>
1:enable<p></p>
0:disable</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [6:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG1_edpi_cmdmodeR">edpi_cmdmodeR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>edpi_cmdmodeR<p></p>
1:enable<p></p>
0:disable</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:7]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG1_input_mask_pol_sel">input_mask_pol_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Polarity selection for frame masking for input frame in alternate frame mode.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [8:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG1_output_mask_pol_sel">output_mask_pol_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Polarity selection for frame masking for output frame in alternate frame mode.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:9]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG1_alternate_frame_en">alternate_frame_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable alternate frame mode.<p></p>
1: enabled<p></p>
0: disabled</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [10:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG1_halt_enL0">halt_enL0</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Controls halt generation for upstream path based on input Lfifo full.<p></p>
1: enabled<p></p>
0: disabled</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:11]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG1_halt_enR0">halt_enR0</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Controls halt generation for upstream path based on input Rfifo full.<p></p>
1: enabled<p></p>
0: disabled</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [12:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG1_halt_enL1">halt_enL1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Controls halt generation for upstream path based on Lfifo full generated for yuv422 and 420 row planar modes.<p></p>
1: enabled<p></p>
0: disabled</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [13:13]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG1_halt_enR1">halt_enR1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Controls halt generation for upstream path based on Rfifo full generated for yuv422 and 420 row planar modes.<p></p>
1: enabled<p></p>
0: disabled</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:14]</p>
</td>
<td><p>%%</p>
</td>
<td><p>18</p>
</td>
<td><p><a NAME="SSF_RSVDx4_b14"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00008</p>
</td>
<td><p><a NAME="SSF_CFG2">CFG2</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [10:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>11</p>
</td>
<td><p><a NAME="SSF_CFG2_Lactive_window">Lactive_window</a></p>
</td>
<td><p>0x3C0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Left window hcount end value</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [21:11]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>11</p>
</td>
<td><p><a NAME="SSF_CFG2_Ractive_window">Ractive_window</a></p>
</td>
<td><p>0x3C0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Right window hcount start value</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:22]</p>
</td>
<td><p>%%</p>
</td>
<td><p>10</p>
</td>
<td><p><a NAME="SSF_RSVDx8_b22"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0000C</p>
</td>
<td><p><a NAME="SSF_CFG3">CFG3</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>32</p>
</td>
<td><p><a NAME="SSF_CFG3_Lfifo_pixtot">Lfifo_pixtot</a></p>
</td>
<td><p>0x2580</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Left frame total pix count</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00010</p>
</td>
<td><p><a NAME="SSF_CFG4">CFG4</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>32</p>
</td>
<td><p><a NAME="SSF_CFG4_Rfifo_pixtot">Rfifo_pixtot</a></p>
</td>
<td><p>0x2580</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Right frame total pix coutn</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00014</p>
</td>
<td><p><a NAME="SSF_CFG5">CFG5</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG5_edpi_modeL">edpi_modeL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Control to enable edpi mode for DSI</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG5_edpi_modeR">edpi_modeR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Control to enable edpi mode for DSI</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [2:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG5_clken_ctrl1L">clken_ctrl1L</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0: Dpi request to SSF is controlled using DSI PHY physhutdownz/phyrstz/phystopstateclklane<p></p>
1: Dpi request to SSF is not controlled using DSI PHY physhutdownz/phyrstz/phystopstateclklane</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:3]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG5_clken_ctrl2L">clken_ctrl2L</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0: Dpi request to SSF is controlled using DSI halt<p></p>
1: Dpi request to SSF is not controlled using DSI halt</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG5_clken_ctrl3L">clken_ctrl3L</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0: Dpi request to SSF is controlled using DSI tear<p></p>
1: Dpi request to SSF is not controlled using DSI tear</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG5_clken_ctrl1R">clken_ctrl1R</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0: Dpi request to SSF is controlled using DSI PHY physhutdownz/phyrstz/phystopstateclklane<p></p>
1: Dpi request to SSF is not controlled using DSI PHY physhutdownz/phyrstz/phystopstateclklane</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [6:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG5_clken_ctrl2R">clken_ctrl2R</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0: Dpi request to SSF is controlled using DSI halt<p></p>
1: Dpi request to SSF is not controlled using DSI halt</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:7]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG5_clken_ctrl3R">clken_ctrl3R</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0: Dpi request to SSF is controlled using DSI tear<p></p>
1: Dpi request to SSF is not controlled using DSI tear</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [8:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG5_dpivsync_polL">dpivsync_polL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>dpivsync polarity control. Write 1 to make output port dpivsync active-low.<p></p>
1: inverted<p></p>
0: 1:1</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:9]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG5_dpihsync_polL">dpihsync_polL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>dpihsync polarity polarity control. Write 1 to make output port dpihsync active-low.<p></p>
1: inverted<p></p>
0: 1:1</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [10:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG5_dpidataen_polL">dpidataen_polL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>dpidataen polarity control. Write 1 to make output port dpidataen active-low.<p></p>
1: inverted<p></p>
0: 1:1</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:11]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG5_tear_sftrstL">tear_sftrstL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Soft reset control to clear tear_wait -timeout</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [12:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG5_tear_sftrstR">tear_sftrstR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Soft reset control to clear tear_wait -timeout</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [13:13]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG5_tear_request_pulseL">tear_request_pulseL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>activate Tearing Effect</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [14:14]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG5_updatecfg_pulseL">updatecfg_pulseL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>This signal is used to indicate that the next frame will have new video configuration</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:15]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG5_tear_request_pulseR">tear_request_pulseR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>activate Tearing Effect</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [16:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG5_updatecfg_pulseR">updatecfg_pulseR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>This signal is used to indicate that the next frame will have new video configuration</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:17]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG5_colormodeL">colormodeL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Control Signal. It is used to switch between normal color and reduced color mode.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [18:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG5_shutdnL">shutdnL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Control Signal. It is used to shutdown the display.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [19:19]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG5_colormodeR">colormodeR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Control Signal. It is used to switch between normal color and reduced color mode.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [20:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG5_shutdnR">shutdnR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Control Signal. It is used to shutdown the display.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [21:21]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG5_dpishutd_polL">dpishutd_polL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>dpihshutd polarity control. Write 1 to make output port dpishutd active-low.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [22:22]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG5_dpishutd_polR">dpishutd_polR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>dpihshutd polarity control. Write 1 to make output port dpishutd active-low.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:23]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG5_dpicolorm_polL">dpicolorm_polL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>dpicolorm polarity control. Write 1 to make output port dpicolorm active-low.<p></p>
ABOVE REGISTER BIT SHOULD ONLY BE CONFIGURED BEFORE DSI HOST + DPHY POWER-UP PROGRAMMING SEQUENCE</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [24:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG5_dpicolorm_polR">dpicolorm_polR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>dpicolorm polarity control. Write 1 to make output port dpicolorm active-low.<p></p>
ABOVE REGISTER BIT SHOULD ONLY BE CONFIGURED BEFORE DSI HOST + DPHY POWER-UP PROGRAMMING SEQUENCE</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [25:25]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG5_dpivsync_polR">dpivsync_polR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>polarity selection<p></p>
1: inverted<p></p>
0: 1:1</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [26:26]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG5_dpihsync_polR">dpihsync_polR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>polarity selection<p></p>
1: inverted<p></p>
0: 1:1</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [27:27]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG5_dpidataen_polR">dpidataen_polR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>polarity selection<p></p>
1: inverted<p></p>
0: 1:1</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:28]</p>
</td>
<td><p>%%</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="SSF_RSVDx14_b28"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00018</p>
</td>
<td><p><a NAME="SSF_CFG6">CFG6</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [10:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>11</p>
</td>
<td><p><a NAME="SSF_CFG6_Lshift_value">Lshift_value</a></p>
</td>
<td><p>0x10</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Shift value for left frame</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [21:11]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>11</p>
</td>
<td><p><a NAME="SSF_CFG6_Rshift_value">Rshift_value</a></p>
</td>
<td><p>0x10</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Shift value for right frame</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:22]</p>
</td>
<td><p>%%</p>
</td>
<td><p>10</p>
</td>
<td><p><a NAME="SSF_RSVDx18_b22"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0001C</p>
</td>
<td><p><a NAME="SSF_CFG7">CFG7</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [10:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>11</p>
</td>
<td><p><a NAME="SSF_CFG7_db_Lshift_value">db_Lshift_value</a></p>
</td>
<td><p>0x10</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Shift value for left frame</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [21:11]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>11</p>
</td>
<td><p><a NAME="SSF_CFG7_db_Rshift_value">db_Rshift_value</a></p>
</td>
<td><p>0x10</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Shift value for right frame</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:22]</p>
</td>
<td><p>%%</p>
</td>
<td><p>10</p>
</td>
<td><p><a NAME="SSF_RSVDx1C_b22"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00020</p>
</td>
<td><p><a NAME="SSF_CFG8">CFG8</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG8_bitmap30L_en">bitmap30L_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable bit for bitmap30. Default disable. Write 1 to enable bitmap.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG8_bitmap30R_en">bitmap30R_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable bit for bitmap30. Default disable. Write 1 to enable bitmap.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="SSF_CFG8_imodeL">imodeL</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Selection for different format support<p></p>
1: 420<p></p>
2: 36-bit 2 cycle output<p></p>
0,3: rest of the formats</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG8_cbcr_selL">cbcr_selL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Selection for chrma sample collection across 2 clock cycle. Programming will depend on how dns422to420 is giving output LSB/MSB of chroma<p></p>
If input is LSB and then MSB in consecutive cycles. Then 8-bit output will be as follows<p></p>
1: {MSB, LSB}<p></p>
0: {LSB, MSB}</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG8_pix_toggle_pol_selL">pix_toggle_pol_selL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>reserved</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [6:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG8_pix_toggle_init_valL">pix_toggle_init_valL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>reserved</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:7]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG8_line_toggle_pol_selL">line_toggle_pol_selL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>reserved</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [8:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG8_line_toggle_init_valL">line_toggle_init_valL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>reserved</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:9]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG8_out_420_selL">out_420_selL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>reserved</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="SSF_CFG8_imodeR">imodeR</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Selection for different format support<p></p>
1: 420<p></p>
2: 36-bit 2 cycle output<p></p>
0,3: rest of the formats</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [12:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG8_cbcr_selR">cbcr_selR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Selection for chrma sample collection across 2 clock cycle. Programming will depend on how dns422to420 is giving output LSB/MSB of chroma<p></p>
If input is LSB and then MSB in consecutive cycles. Then 8-bit output will be as follows<p></p>
1: {MSB, LSB}<p></p>
0: {LSB, MSB}</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [13:13]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG8_pix_toggle_pol_selR">pix_toggle_pol_selR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>reserved</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [14:14]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG8_pix_toggle_init_valR">pix_toggle_init_valR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>reserved</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:15]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG8_line_toggle_pol_selR">line_toggle_pol_selR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>reserved</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [16:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG8_line_toggle_init_valR">line_toggle_init_valR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>reserved</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:17]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG8_out_420_selR">out_420_selR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>reserved</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:18]</p>
</td>
<td><p>%%</p>
</td>
<td><p>14</p>
</td>
<td><p><a NAME="SSF_RSVDx20_b18"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00024</p>
</td>
<td><p><a NAME="SSF_CFG9">CFG9</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [10:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>11</p>
</td>
<td><p><a NAME="SSF_CFG9_zb_Lshift_value">zb_Lshift_value</a></p>
</td>
<td><p>0x10</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Shift value for left frame</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [21:11]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>11</p>
</td>
<td><p><a NAME="SSF_CFG9_zb_Rshift_value">zb_Rshift_value</a></p>
</td>
<td><p>0x10</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Shift value for right frame</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:22]</p>
</td>
<td><p>%%</p>
</td>
<td><p>10</p>
</td>
<td><p><a NAME="SSF_RSVDx24_b22"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00028</p>
</td>
<td><p><a NAME="SSF_CFG10">CFG10</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [10:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>11</p>
</td>
<td><p><a NAME="SSF_CFG10_db_out_Lshift_value">db_out_Lshift_value</a></p>
</td>
<td><p>0x10</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Shift value for left frame</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [21:11]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>11</p>
</td>
<td><p><a NAME="SSF_CFG10_db_out_Rshift_value">db_out_Rshift_value</a></p>
</td>
<td><p>0x10</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Shift value for right frame</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:22]</p>
</td>
<td><p>%%</p>
</td>
<td><p>10</p>
</td>
<td><p><a NAME="SSF_RSVDx28_b22"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0002C</p>
</td>
<td><p><a NAME="SSF_CFG11">CFG11</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="SSF_CFG11_DEPTH_L">DEPTH_L</a></p>
</td>
<td><p>0x780</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Write pointer depth for Left memory</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="SSF_CFG11_DEPTH_RP_L">DEPTH_RP_L</a></p>
</td>
<td><p>0x280</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Write pointer depth for Left memory</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:24]</p>
</td>
<td><p>%%</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="SSF_RSVDx2C_b24"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00030</p>
</td>
<td><p><a NAME="SSF_CFG12">CFG12</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="SSF_CFG12_DEPTH_R">DEPTH_R</a></p>
</td>
<td><p>0x780</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Write pointer depth for Right memory</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="SSF_CFG12_DEPTH_RP_R">DEPTH_RP_R</a></p>
</td>
<td><p>0x280</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Write pointer depth for Right memory</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:24]</p>
</td>
<td><p>%%</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="SSF_RSVDx30_b24"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00034</p>
</td>
<td><p><a NAME="SSF_CFG13">CFG13</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="SSF_CFG13_AECNT_L">AECNT_L</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Data count threshold to generate read hold signal for left memory bank</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="SSF_CFG13_AFCNT_L">AFCNT_L</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Data count threshold to generate write hold signal for left memory bank</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [27:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="SSF_CFG13_write_hold_clear_TH_L">write_hold_clear_TH_L</a></p>
</td>
<td><p>0x280</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Write pointer initialization threshold value for left memory bank.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:28]</p>
</td>
<td><p>%%</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="SSF_RSVDx34_b28"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00038</p>
</td>
<td><p><a NAME="SSF_CFG14">CFG14</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="SSF_CFG14_AECNT_R">AECNT_R</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Data count threshold to generate read hold signal for right memory bank</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="SSF_CFG14_AFCNT_R">AFCNT_R</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Data count threshold to generate wrtie hold signal for right memory bank</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [27:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="SSF_CFG14_write_hold_clear_TH_R">write_hold_clear_TH_R</a></p>
</td>
<td><p>0x280</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Write pointer initialization threshold value for right memory bank.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:28]</p>
</td>
<td><p>%%</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="SSF_RSVDx38_b28"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0003C</p>
</td>
<td><p><a NAME="SSF_CFG15">CFG15</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="SSF_CFG15_max_wr_fold_L">max_wr_fold_L</a></p>
</td>
<td><p>0x6</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Memory banks to be used for consecutive writes on each cock cycles to facilitate parallel reads .<p></p>
6: for yuv422 row planar mode or linear mode(default).<p></p>
Rest: reserved</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="SSF_CFG15_max_rd_fold_L">max_rd_fold_L</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Memory banks to be used for consecutive reads on each cock cycles to facilitate parallel reads .<p></p>
2: for yuv422 row planar mode luma fetch(default).<p></p>
Rest: reserved</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [6:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG15_yonly_mode_L">yonly_mode_L</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable luma only mode.<p></p>
1: enabled<p></p>
0: disabled</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [10:7]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="SSF_CFG15_max_wr_fold_R">max_wr_fold_R</a></p>
</td>
<td><p>0x6</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Memory banks to be used for consecutive writes on each cock cycles to facilitate parallel reads .<p></p>
6: for yuv422 row planar mode or linear mode(default).<p></p>
Rest: reserved</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [12:11]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="SSF_CFG15_max_rd_fold_R">max_rd_fold_R</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Memory banks to be used for consecutive reads on each cock cycles to facilitate parallel reads .<p></p>
2: for yuv422 row planar mode luma fetch(default).<p></p>
Rest: reserved</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [13:13]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG15_yonly_mode_R">yonly_mode_R</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable luma only mode.<p></p>
1: enabled<p></p>
0: disabled</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [14:14]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG15_linear_L">linear_L</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable linear memory operation mode.<p></p>
1: enabled<p></p>
0: disabled</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:15]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG15_linear_R">linear_R</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable linear memory operation mode.<p></p>
1: enabled<p></p>
0: disabled</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [16:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG15_swap_mem_placement_L">swap_mem_placement_L</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Memory arrangement order control.<p></p>
1: (6, 5, 4, 3, 2, 1) (default)<p></p>
0: (1, 2, 3, 4, 5, 6)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:17]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG15_swap_mem_placement_R">swap_mem_placement_R</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Memory arrangement order control.<p></p>
1: (6, 5, 4, 3, 2, 1) (default)<p></p>
0: (1, 2, 3, 4, 5, 6)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [18:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG15_pftch_en">pftch_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable prefetch in case of delayed memory writes.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:19]</p>
</td>
<td><p>%%</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="SSF_RSVDx3C_b19"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00040</p>
</td>
<td><p><a NAME="SSF_CFG16">CFG16</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>10</p>
</td>
<td><p><a NAME="SSF_CFG16_cb_max_L">cb_max_L</a></p>
</td>
<td><p>0x140</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Chroma Cb total pixels count value in case of 422 row planar mdoe</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [19:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>10</p>
</td>
<td><p><a NAME="SSF_CFG16_cr_max_L">cr_max_L</a></p>
</td>
<td><p>0x140</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Chroma Cr total pixels count value in case of 422 row planar mdoe</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [30:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>11</p>
</td>
<td><p><a NAME="SSF_CFG16_y_max_L">y_max_L</a></p>
</td>
<td><p>0x280</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Luma total pixels count value in case of 422 row planar mdoe</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:31]</p>
</td>
<td><p>%%</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_RSVDx40_b31"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00044</p>
</td>
<td><p><a NAME="SSF_CFG17">CFG17</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>10</p>
</td>
<td><p><a NAME="SSF_CFG17_cb_max_R">cb_max_R</a></p>
</td>
<td><p>0x140</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Chroma Cb total pixels count value in case of 422 row planar mdoe</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [19:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>10</p>
</td>
<td><p><a NAME="SSF_CFG17_cr_max_R">cr_max_R</a></p>
</td>
<td><p>0x140</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Chroma Cr total pixels count value in case of 422 row planar mdoe</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [30:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>11</p>
</td>
<td><p><a NAME="SSF_CFG17_y_max_R">y_max_R</a></p>
</td>
<td><p>0x280</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Luma total pixels count value in case of 422 row planar mdoe</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:31]</p>
</td>
<td><p>%%</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_RSVDx44_b31"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00048</p>
</td>
<td><p><a NAME="SSF_CFG18">CFG18</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG18_yuv_420_row_en">yuv_420_row_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>YUV 420 row planar mode</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG18_yuv_420_toggle_pol_sel">yuv_420_toggle_pol_sel</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>End of line based toggled signal selection to cotnrol YcbCr or only Y transfer.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [12:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>11</p>
</td>
<td><p><a NAME="SSF_CFG18_mem_index_max_L_reg">mem_index_max_L_reg</a></p>
</td>
<td><p>0x140</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Maximum memory depth in split mode operaiton</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:13]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>11</p>
</td>
<td><p><a NAME="SSF_CFG18_mem_index_max_R_reg">mem_index_max_R_reg</a></p>
</td>
<td><p>0x140</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Maximum memory depth in split mode operaiton</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [24:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG18_yuv420_copy_sample_enL">yuv420_copy_sample_enL</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>YUV 420 output co[y sample enable bit. This allow data to be held for 2 clock cycles with high enable bit.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [25:25]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG18_yuv420_copy_sample_enR">yuv420_copy_sample_enR</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>YUV 420 output co[y sample enable bit. This allow data to be held for 2 clock cycles with high enable bit.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:26]</p>
</td>
<td><p>%%</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="SSF_RSVDx48_b26"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0004C</p>
</td>
<td><p><a NAME="SSF_CFG19">CFG19</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG19_L_fifo_clear">L_fifo_clear</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Lfifo clear</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG19_R_fifo_clear">R_fifo_clear</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Rfifo clear</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [2:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG19_yuv_420_row_trigger_L">yuv_420_row_trigger_L</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Trigger signal for yuv 420 mode transfer</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:3]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG19_yuv_420_row_trigger_R">yuv_420_row_trigger_R</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Trigger signal for yuv 420 mode transfer</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG19_fifo_flushL">fifo_flushL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Left input fifo flush</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG19_fifo_flushR">fifo_flushR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Right input fifo flush</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [6:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG19_tg_start">tg_start</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Start bit for input tg<p></p>
0 : No effect on hardware.<p></p>
1 : start the client.<p></p>
The write 1 to this register is used to kick the hardware.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:7]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG19_tg_clear">tg_clear</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Clear bit for input tg.<p></p>
0 : Don't clear, normal state.<p></p>
1 : Clear tg</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:8]</p>
</td>
<td><p>%%</p>
</td>
<td><p>24</p>
</td>
<td><p><a NAME="SSF_RSVDx4C_b8"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00050</p>
</td>
<td><p><a NAME="SSF_CFG20">CFG20</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [10:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>11</p>
</td>
<td><p><a NAME="SSF_CFG20_mem_index_max_last_L_reg">mem_index_max_last_L_reg</a></p>
</td>
<td><p>0xD2</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Maximum memory depth in split mode operation. This is applicable for last memory in case horizontal resolution not multiple of 6 in case of linear mode.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [21:11]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>11</p>
</td>
<td><p><a NAME="SSF_CFG20_mem_index_max_last_R_reg">mem_index_max_last_R_reg</a></p>
</td>
<td><p>0xD2</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Maximum memory depth in split mode operation. This is applicable for last memory in case horizontal resolution not multiple of 6 in case of linear mode.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [22:22]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG20_en_wrptr_reset1_L">en_wrptr_reset1_L</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable memory write pointer reset based on read pointer</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:23]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG20_en_wrptr_reset2_L">en_wrptr_reset2_L</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable memory write pointer reset based on Right memory end.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [24:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG20_en_wrptr_reset1_R">en_wrptr_reset1_R</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable memory write pointer reset based on read pointer</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [25:25]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG20_en_wrptr_reset2_R">en_wrptr_reset2_R</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable memory write pointer reset based on Right memory end.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [26:26]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG20_yuv420_video_en_L_reg">yuv420_video_en_L_reg</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable Support for 420 video mode using split memory mechanism for Tx1</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [27:27]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG20_yuv420_video_en_R_reg">yuv420_video_en_R_reg</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable Support for 420 video mode using split memory mechanism for Tx2</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [28:28]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG20_yuv420_video_chroma_swap_L_reg">yuv420_video_chroma_swap_L_reg</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Swap bit for MSB/LSB arrangement for 420 video mode using split memory mechanism for Tx1<p></p>
1: (4-bit chroma from second cycle, 4-bit chroma from first cycle)<p></p>
0: (4-bit chroma from first cycle, 3-bit chroma from second cycle)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:29]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG20_yuv420_video_chroma_swap_R_reg">yuv420_video_chroma_swap_R_reg</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Swap bit for MSB/LSB arrangement for 420 video mode using split memory mechanism for Tx2<p></p>
1: (4-bit chroma from second cycle, 4-bit chroma from first cycle)<p></p>
0: (4-bit chroma from first cycle, 3-bit chroma from second cycle)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [30:30]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG20_yuv420_video_luma_swap_L_reg">yuv420_video_luma_swap_L_reg</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Swap bit for luma for 420 video mode for Tx1<p></p>
1: {luma cyncle2, luma cycle 1}<p></p>
0: {luma cyncle1, luma cycle 2}</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:31]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG20_yuv420_video_luma_swap_R_reg">yuv420_video_luma_swap_R_reg</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Swap bit for luma for 420 video mode for Tx2<p></p>
1: {luma cyncle2, luma cycle 1}<p></p>
0: {luma cyncle1, luma cycle 2}</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00054</p>
</td>
<td><p><a NAME="SSF_CFG21">CFG21</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [21:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>22</p>
</td>
<td><p><a NAME="SSF_CFG21_dsitedelayL">dsitedelayL</a></p>
</td>
<td><p>0xA</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Dsi tearing effect delay for left</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [22:22]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG21_dsi_te_in_selL">dsi_te_in_selL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Dsi left TE source selection<p></p>
1: from IO<p></p>
0: from dsi</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:23]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG21_dsi_te_in_senseL">dsi_te_in_senseL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Dsi left TE polarity selection<p></p>
1: inverted<p></p>
0: non inverted</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [24:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG21_dsi_te_enableL">dsi_te_enableL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Dsi left TE enable</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [25:25]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG21_dsi_te_in_selR">dsi_te_in_selR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Dsi left TE source selection<p></p>
1: from IO<p></p>
0: from dsi</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [26:26]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG21_dsi_te_in_senseR">dsi_te_in_senseR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Dsi left TE polarity selection<p></p>
1: inverted<p></p>
0: non inverted</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [27:27]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG21_dsi_te_enableR">dsi_te_enableR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Dsi Right TE enable</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [28:28]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG21_dsi_tectrlL_ctrl">dsi_tectrlL_ctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>TG enable generation based on TE wait completed signal from DSI Left</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [29:29]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG21_dsi_tectrlR_ctrl">dsi_tectrlR_ctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>TG enable generation based on TE wait completed signal from DSI Right</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [30:30]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG21_dsi_tectrlL_clken_ctrl">dsi_tectrlL_clken_ctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>TG clken generation based on TE wait signal from DSI Left</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:31]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG21_dsi_tectrlR_clken_ctrl">dsi_tectrlR_clken_ctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>TG clken generation based on TE wait signal from DSI Right</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00058</p>
</td>
<td><p><a NAME="SSF_CFG22">CFG22</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [21:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>22</p>
</td>
<td><p><a NAME="SSF_CFG22_dsitedelayR">dsitedelayR</a></p>
</td>
<td><p>0xA</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Dsi tearing effect delay for right</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [22:22]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG22_dsi_left_frame_en">dsi_left_frame_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Wounding bit for Tx1</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:23]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG22_dsi_right_frame_en">dsi_right_frame_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Wounding bit for Tx2</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [24:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG22_alternate_frame_wounding_en">alternate_frame_wounding_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Alternate frame wounding enable</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [25:25]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG22_wptr_flrst_enL">wptr_flrst_enL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable write pointer reset using flush for L</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [26:26]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG22_wptr_flrst_enR">wptr_flrst_enR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable write pointer reset using flush for R</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:27]</p>
</td>
<td><p>%%</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="SSF_RSVDx58_b27"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0005C</p>
</td>
<td><p><a NAME="SSF_CFG23">CFG23</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG23_cg_ctrl1">cg_ctrl1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>cg_ctrl1</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG23_cg_ctrl2">cg_ctrl2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>cg_ctrl2</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [2:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG23_cg_ctrl3">cg_ctrl3</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>cg_ctrl3</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:3]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG23_switch_LR">switch_LR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Switch L/R connections to DSI TX1/2.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG23_bypass_main_fifo">bypass_main_fifo</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable bit for main fifo L and R bypass.<p></p>
Only supported cases in bypass mode will 444/422 RGB/YUV without any data packing/formating. In this mode expected data at input of this small fifo is continuous to match output rate as we dont have full line storage to counter long processing delays/bubbles in the line.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="SSF_CFG23_bypass_main_fifo_drain_countL">bypass_main_fifo_drain_countL</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Pixel count value to drain pixels from fifo once fifo data read reaches frame end and empt signal from fifo is flagged. This is to allow data read completion and continuation of TG blanking in case of main fifo bypass case.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [14:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="SSF_CFG23_bypass_main_fifo_drain_countR">bypass_main_fifo_drain_countR</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Pixel count value to drain pixels from fifo once fifo data read reaches frame end and empt signal from fifo is flagged. This is to allow data read completion and continuation of TG blanking in case of main fifo bypass case.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:15]</p>
</td>
<td><p>%%</p>
</td>
<td><p>17</p>
</td>
<td><p><a NAME="SSF_RSVDx5C_b15"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00060</p>
</td>
<td><p><a NAME="SSF_CFG24">CFG24</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG24_Lfifo_clkout_auto_clkgating_en">Lfifo_clkout_auto_clkgating_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Lfifo_clkout_auto_clkgating_en</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG24_Lfifo_clkin_auto_clkgating_en">Lfifo_clkin_auto_clkgating_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Lfifo_clkin_auto_clkgating_en</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [2:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG24_Lfifo_clkout_front_porch_en">Lfifo_clkout_front_porch_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Lfifo_clkout_front_porch_en</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:3]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG24_Lfifo_clkout_back_porch_en">Lfifo_clkout_back_porch_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Lfifo_clkout_back_porch_en</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG24_LRfifo_clkout_hde_blank_en">LRfifo_clkout_hde_blank_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>LRfifo_clkout_hde_blank_en</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG24_Rfifo_clkout_auto_clkgating_en">Rfifo_clkout_auto_clkgating_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Rfifo_clkout_auto_clkgating_en</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [6:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG24_Rfifo_clkin_auto_clkgating_en">Rfifo_clkin_auto_clkgating_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Rfifo_clkin_auto_clkgating_en</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:7]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG24_Rfifo_clkout_front_porch_en">Rfifo_clkout_front_porch_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Rfifo_clkout_front_porch_en</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [8:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG24_Rfifo_clkout_back_porch_en">Rfifo_clkout_back_porch_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Rfifo_clkout_back_porch_en</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:9]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG24_LRfifo_clkin_ivde_blank_en">LRfifo_clkin_ivde_blank_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>LRfifo_clkin_ivde_blank_en</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [10:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG24_Lfifo_clkin_fifo_full_en">Lfifo_clkin_fifo_full_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Lfifo_clkin_fifo_full_en</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:11]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG24_Rfifo_clkin_fifo_full_en">Rfifo_clkin_fifo_full_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Rfifo_clkin_fifo_full_en</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [12:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG24_Lfifo_clkout_clkgating_en">Lfifo_clkout_clkgating_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Lfifo_clkout_clkgating_en</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [13:13]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG24_Rfifo_clkout_clkgating_en">Rfifo_clkout_clkgating_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Rfifo_clkout_clkgating_en</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [14:14]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG24_Lfifo_clkin_clkgating_en">Lfifo_clkin_clkgating_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Lfifo_clkin_clkgating_en</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:15]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG24_Rfifo_clkin_clkgating_en">Rfifo_clkin_clkgating_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Rfifo_clkin_clkgating_en</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [16:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG24_Lbypass_fifo_clkgating_en">Lbypass_fifo_clkgating_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Lbypass_fifo_clkgating_en</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:17]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_CFG24_Rbypass_fifo_clkgating_en">Rbypass_fifo_clkgating_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Rbypass_fifo_clkgating_en</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:18]</p>
</td>
<td><p>%%</p>
</td>
<td><p>14</p>
</td>
<td><p><a NAME="SSF_RSVDx60_b18"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00064</p>
</td>
<td><p><a NAME="SSF_FE_intr_PTR_L">FE_intr_PTR_L</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="SSF_FE_intr_PTR_L_Y">Y</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Line number</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="SSF_FE_intr_PTR_L_X">X</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Pixel number</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00068</p>
</td>
<td><p><a NAME="SSF_FE_intr_PTR_R">FE_intr_PTR_R</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="SSF_FE_intr_PTR_R_Y">Y</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Line number</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="SSF_FE_intr_PTR_R_X">X</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Pixel number</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0006C</p>
</td>
<td><p><a NAME="SSF_TPOINT0">TPOINT0</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="SSF_TPOINT0_TPOINT0_CTL">TPOINT0_CTL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>TPOINT0_CTL</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="SSF_TPOINT0_TPOINT1_CTL">TPOINT1_CTL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>TPOINT1_CTL</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="SSF_TPOINT0_TPOINT2_CTL">TPOINT2_CTL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>TPOINT2_CTL</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="SSF_TPOINT0_TPOINT3_CTL">TPOINT3_CTL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>TPOINT3_CTL</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00070</p>
</td>
<td><p><a NAME="SSF_TPOINT1">TPOINT1</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="SSF_TPOINT1_TPOINT0_CTL">TPOINT0_CTL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>TPOINT0_CTL</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="SSF_TPOINT1_TPOINT1_CTL">TPOINT1_CTL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>TPOINT1_CTL</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="SSF_TPOINT1_TPOINT2_CTL">TPOINT2_CTL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>TPOINT2_CTL</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="SSF_TPOINT1_TPOINT3_CTL">TPOINT3_CTL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>TPOINT3_CTL</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00074</p>
</td>
<td><p><a NAME="SSF_STATUS0">STATUS0</a></p>
</td>
<td COLSPAN="5"><p>(R-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_STATUS0_dsitewaitL">dsitewaitL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>dsitewaitL</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SSF_STATUS0_dsitewaitR">dsitewaitR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>dsitewaitR</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:2]</p>
</td>
<td><p>%%</p>
</td>
<td><p>30</p>
</td>
<td><p><a NAME="SSF_RSVDx74_b2"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00078</p>
</td>
<td><p><a NAME="SSF_STATUS1">STATUS1</a></p>
</td>
<td COLSPAN="5"><p>(R-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="SSF_STATUS1_ssftg_hCnt">ssftg_hCnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hcount status for TG</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="SSF_STATUS1_ssftg_vCnt">ssftg_vCnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Vcount status for TG</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0007C</p>
</td>
<td><p><a NAME="SSF_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#BITMAP32">$BITMAP32</a></p>
</td>
<td><p><a NAME="SSF_BITMAP32L">BITMAP32L</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>BITMAP registers for mapping 32bits of pixel data before giving to Pipe<p></p>
Default [1:1] mapping.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00094</p>
</td>
<td><p><a NAME="SSF_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#BITMAP32">$BITMAP32</a></p>
</td>
<td><p><a NAME="SSF_BITMAP32R">BITMAP32R</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>BITMAP registers for mapping 32bits of pixel data before giving to Pipe<p></p>
Default [1:1] mapping.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x000AC</p>
</td>
<td><p><a NAME="SSF_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#TG_MAIN">$TG_MAIN</a></p>
</td>
<td><p><a NAME="SSF_SSF_TG">SSF_TG</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>OVPDNSCL Pipe input TG related registers<p></p>
End of SSF definition.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
</body></html>