{
  "module_name": "intel_mg_phy_regs.h",
  "hash_id": "d855b1abc1e965b05577439f9ad2bd108c7621ec5efa3647a712771d2209977c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/display/intel_mg_phy_regs.h",
  "human_readable_source": " \n \n\n#ifndef __INTEL_MG_PHY_REGS__\n#define __INTEL_MG_PHY_REGS__\n\n#include \"intel_display_reg_defs.h\"\n\n#define MG_PHY_PORT_LN(ln, tc_port, ln0p1, ln0p2, ln1p1) \\\n\t_MMIO(_PORT(tc_port, ln0p1, ln0p2) + (ln) * ((ln1p1) - (ln0p1)))\n\n#define MG_TX_LINK_PARAMS_TX1LN0_PORT1\t\t0x16812C\n#define MG_TX_LINK_PARAMS_TX1LN1_PORT1\t\t0x16852C\n#define MG_TX_LINK_PARAMS_TX1LN0_PORT2\t\t0x16912C\n#define MG_TX_LINK_PARAMS_TX1LN1_PORT2\t\t0x16952C\n#define MG_TX1_LINK_PARAMS(ln, tc_port) \\\n\tMG_PHY_PORT_LN(ln, tc_port, MG_TX_LINK_PARAMS_TX1LN0_PORT1, \\\n\t\t       MG_TX_LINK_PARAMS_TX1LN0_PORT2, \\\n\t\t       MG_TX_LINK_PARAMS_TX1LN1_PORT1)\n\n#define MG_TX_LINK_PARAMS_TX2LN0_PORT1\t\t0x1680AC\n#define MG_TX_LINK_PARAMS_TX2LN1_PORT1\t\t0x1684AC\n#define MG_TX_LINK_PARAMS_TX2LN0_PORT2\t\t0x1690AC\n#define MG_TX_LINK_PARAMS_TX2LN1_PORT2\t\t0x1694AC\n#define MG_TX2_LINK_PARAMS(ln, tc_port) \\\n\tMG_PHY_PORT_LN(ln, tc_port, MG_TX_LINK_PARAMS_TX2LN0_PORT1, \\\n\t\t       MG_TX_LINK_PARAMS_TX2LN0_PORT2, \\\n\t\t       MG_TX_LINK_PARAMS_TX2LN1_PORT1)\n#define   CRI_USE_FS32\t\t\t(1 << 5)\n\n#define MG_TX_PISO_READLOAD_TX1LN0_PORT1\t\t0x16814C\n#define MG_TX_PISO_READLOAD_TX1LN1_PORT1\t\t0x16854C\n#define MG_TX_PISO_READLOAD_TX1LN0_PORT2\t\t0x16914C\n#define MG_TX_PISO_READLOAD_TX1LN1_PORT2\t\t0x16954C\n#define MG_TX1_PISO_READLOAD(ln, tc_port) \\\n\tMG_PHY_PORT_LN(ln, tc_port, MG_TX_PISO_READLOAD_TX1LN0_PORT1, \\\n\t\t       MG_TX_PISO_READLOAD_TX1LN0_PORT2, \\\n\t\t       MG_TX_PISO_READLOAD_TX1LN1_PORT1)\n\n#define MG_TX_PISO_READLOAD_TX2LN0_PORT1\t\t0x1680CC\n#define MG_TX_PISO_READLOAD_TX2LN1_PORT1\t\t0x1684CC\n#define MG_TX_PISO_READLOAD_TX2LN0_PORT2\t\t0x1690CC\n#define MG_TX_PISO_READLOAD_TX2LN1_PORT2\t\t0x1694CC\n#define MG_TX2_PISO_READLOAD(ln, tc_port) \\\n\tMG_PHY_PORT_LN(ln, tc_port, MG_TX_PISO_READLOAD_TX2LN0_PORT1, \\\n\t\t       MG_TX_PISO_READLOAD_TX2LN0_PORT2, \\\n\t\t       MG_TX_PISO_READLOAD_TX2LN1_PORT1)\n#define   CRI_CALCINIT\t\t\t\t\t(1 << 1)\n\n#define MG_TX_SWINGCTRL_TX1LN0_PORT1\t\t0x168148\n#define MG_TX_SWINGCTRL_TX1LN1_PORT1\t\t0x168548\n#define MG_TX_SWINGCTRL_TX1LN0_PORT2\t\t0x169148\n#define MG_TX_SWINGCTRL_TX1LN1_PORT2\t\t0x169548\n#define MG_TX1_SWINGCTRL(ln, tc_port) \\\n\tMG_PHY_PORT_LN(ln, tc_port, MG_TX_SWINGCTRL_TX1LN0_PORT1, \\\n\t\t       MG_TX_SWINGCTRL_TX1LN0_PORT2, \\\n\t\t       MG_TX_SWINGCTRL_TX1LN1_PORT1)\n\n#define MG_TX_SWINGCTRL_TX2LN0_PORT1\t\t0x1680C8\n#define MG_TX_SWINGCTRL_TX2LN1_PORT1\t\t0x1684C8\n#define MG_TX_SWINGCTRL_TX2LN0_PORT2\t\t0x1690C8\n#define MG_TX_SWINGCTRL_TX2LN1_PORT2\t\t0x1694C8\n#define MG_TX2_SWINGCTRL(ln, tc_port) \\\n\tMG_PHY_PORT_LN(ln, tc_port, MG_TX_SWINGCTRL_TX2LN0_PORT1, \\\n\t\t       MG_TX_SWINGCTRL_TX2LN0_PORT2, \\\n\t\t       MG_TX_SWINGCTRL_TX2LN1_PORT1)\n#define   CRI_TXDEEMPH_OVERRIDE_17_12(x)\t\t((x) << 0)\n#define   CRI_TXDEEMPH_OVERRIDE_17_12_MASK\t\t(0x3F << 0)\n\n#define MG_TX_DRVCTRL_TX1LN0_TXPORT1\t\t\t0x168144\n#define MG_TX_DRVCTRL_TX1LN1_TXPORT1\t\t\t0x168544\n#define MG_TX_DRVCTRL_TX1LN0_TXPORT2\t\t\t0x169144\n#define MG_TX_DRVCTRL_TX1LN1_TXPORT2\t\t\t0x169544\n#define MG_TX_DRVCTRL_TX1LN0_TXPORT3\t\t\t0x16A144\n#define MG_TX_DRVCTRL_TX1LN1_TXPORT3\t\t\t0x16A544\n#define MG_TX_DRVCTRL_TX1LN0_TXPORT4\t\t\t0x16B144\n#define MG_TX_DRVCTRL_TX1LN1_TXPORT4\t\t\t0x16B544\n#define MG_TX1_DRVCTRL(ln, tc_port) \\\n\tMG_PHY_PORT_LN(ln, tc_port, MG_TX_DRVCTRL_TX1LN0_TXPORT1, \\\n\t\t       MG_TX_DRVCTRL_TX1LN0_TXPORT2, \\\n\t\t       MG_TX_DRVCTRL_TX1LN1_TXPORT1)\n\n#define MG_TX_DRVCTRL_TX2LN0_PORT1\t\t\t0x1680C4\n#define MG_TX_DRVCTRL_TX2LN1_PORT1\t\t\t0x1684C4\n#define MG_TX_DRVCTRL_TX2LN0_PORT2\t\t\t0x1690C4\n#define MG_TX_DRVCTRL_TX2LN1_PORT2\t\t\t0x1694C4\n#define MG_TX2_DRVCTRL(ln, tc_port) \\\n\tMG_PHY_PORT_LN(ln, tc_port, MG_TX_DRVCTRL_TX2LN0_PORT1, \\\n\t\t       MG_TX_DRVCTRL_TX2LN0_PORT2, \\\n\t\t       MG_TX_DRVCTRL_TX2LN1_PORT1)\n#define   CRI_TXDEEMPH_OVERRIDE_11_6(x)\t\t\t((x) << 24)\n#define   CRI_TXDEEMPH_OVERRIDE_11_6_MASK\t\t(0x3F << 24)\n#define   CRI_TXDEEMPH_OVERRIDE_EN\t\t\t(1 << 22)\n#define   CRI_TXDEEMPH_OVERRIDE_5_0(x)\t\t\t((x) << 16)\n#define   CRI_TXDEEMPH_OVERRIDE_5_0_MASK\t\t(0x3F << 16)\n#define   CRI_LOADGEN_SEL(x)\t\t\t\t((x) << 12)\n#define   CRI_LOADGEN_SEL_MASK\t\t\t\t(0x3 << 12)\n\n#define MG_CLKHUB_LN0_PORT1\t\t\t0x16839C\n#define MG_CLKHUB_LN1_PORT1\t\t\t0x16879C\n#define MG_CLKHUB_LN0_PORT2\t\t\t0x16939C\n#define MG_CLKHUB_LN1_PORT2\t\t\t0x16979C\n#define MG_CLKHUB(ln, tc_port) \\\n\tMG_PHY_PORT_LN(ln, tc_port, MG_CLKHUB_LN0_PORT1, \\\n\t\t       MG_CLKHUB_LN0_PORT2, \\\n\t\t       MG_CLKHUB_LN1_PORT1)\n#define   CFG_LOW_RATE_LKREN_EN\t\t\t\t(1 << 11)\n\n#define MG_TX_DCC_TX1LN0_PORT1\t\t\t0x168110\n#define MG_TX_DCC_TX1LN1_PORT1\t\t\t0x168510\n#define MG_TX_DCC_TX1LN0_PORT2\t\t\t0x169110\n#define MG_TX_DCC_TX1LN1_PORT2\t\t\t0x169510\n#define MG_TX1_DCC(ln, tc_port) \\\n\tMG_PHY_PORT_LN(ln, tc_port, MG_TX_DCC_TX1LN0_PORT1, \\\n\t\t       MG_TX_DCC_TX1LN0_PORT2, \\\n\t\t       MG_TX_DCC_TX1LN1_PORT1)\n#define MG_TX_DCC_TX2LN0_PORT1\t\t\t0x168090\n#define MG_TX_DCC_TX2LN1_PORT1\t\t\t0x168490\n#define MG_TX_DCC_TX2LN0_PORT2\t\t\t0x169090\n#define MG_TX_DCC_TX2LN1_PORT2\t\t\t0x169490\n#define MG_TX2_DCC(ln, tc_port) \\\n\tMG_PHY_PORT_LN(ln, tc_port, MG_TX_DCC_TX2LN0_PORT1, \\\n\t\t       MG_TX_DCC_TX2LN0_PORT2, \\\n\t\t       MG_TX_DCC_TX2LN1_PORT1)\n#define   CFG_AMI_CK_DIV_OVERRIDE_VAL(x)\t((x) << 25)\n#define   CFG_AMI_CK_DIV_OVERRIDE_VAL_MASK\t(0x3 << 25)\n#define   CFG_AMI_CK_DIV_OVERRIDE_EN\t\t(1 << 24)\n\n#define MG_DP_MODE_LN0_ACU_PORT1\t\t\t0x1683A0\n#define MG_DP_MODE_LN1_ACU_PORT1\t\t\t0x1687A0\n#define MG_DP_MODE_LN0_ACU_PORT2\t\t\t0x1693A0\n#define MG_DP_MODE_LN1_ACU_PORT2\t\t\t0x1697A0\n#define MG_DP_MODE(ln, tc_port)\t\\\n\tMG_PHY_PORT_LN(ln, tc_port, MG_DP_MODE_LN0_ACU_PORT1, \\\n\t\t       MG_DP_MODE_LN0_ACU_PORT2, \\\n\t\t       MG_DP_MODE_LN1_ACU_PORT1)\n#define   MG_DP_MODE_CFG_DP_X2_MODE\t\t\t(1 << 7)\n#define   MG_DP_MODE_CFG_DP_X1_MODE\t\t\t(1 << 6)\n\n#define FIA1_BASE\t\t\t0x163000\n#define FIA2_BASE\t\t\t0x16E000\n#define FIA3_BASE\t\t\t0x16F000\n#define _FIA(fia)\t\t\t_PICK_EVEN_2RANGES((fia), 1,\t\t\\\n\t\t\t\t\t\t\t   FIA1_BASE, FIA1_BASE,\\\n\t\t\t\t\t\t\t   FIA2_BASE, FIA3_BASE)\n#define _MMIO_FIA(fia, off)\t\t_MMIO(_FIA(fia) + (off))\n\n \n#define PORT_TX_DFLEXDPMLE1(fia)\t\t_MMIO_FIA((fia),  0x008C0)\n#define   DFLEXDPMLE1_DPMLETC_MASK(idx)\t\t(0xf << (4 * (idx)))\n#define   DFLEXDPMLE1_DPMLETC_ML0(idx)\t\t(1 << (4 * (idx)))\n#define   DFLEXDPMLE1_DPMLETC_ML1_0(idx)\t(3 << (4 * (idx)))\n#define   DFLEXDPMLE1_DPMLETC_ML3(idx)\t\t(8 << (4 * (idx)))\n#define   DFLEXDPMLE1_DPMLETC_ML3_2(idx)\t(12 << (4 * (idx)))\n#define   DFLEXDPMLE1_DPMLETC_ML3_0(idx)\t(15 << (4 * (idx)))\n\n#define _MG_REFCLKIN_CTL_PORT1\t\t\t\t0x16892C\n#define _MG_REFCLKIN_CTL_PORT2\t\t\t\t0x16992C\n#define   MG_REFCLKIN_CTL_OD_2_MUX(x)\t\t\t((x) << 8)\n#define   MG_REFCLKIN_CTL_OD_2_MUX_MASK\t\t\t(0x7 << 8)\n#define MG_REFCLKIN_CTL(tc_port) _MMIO_PORT((tc_port), \\\n\t\t\t\t\t    _MG_REFCLKIN_CTL_PORT1, \\\n\t\t\t\t\t    _MG_REFCLKIN_CTL_PORT2)\n\n#define _MG_CLKTOP2_CORECLKCTL1_PORT1\t\t\t0x1688D8\n#define _MG_CLKTOP2_CORECLKCTL1_PORT2\t\t\t0x1698D8\n#define   MG_CLKTOP2_CORECLKCTL1_B_DIVRATIO(x)\t\t((x) << 16)\n#define   MG_CLKTOP2_CORECLKCTL1_B_DIVRATIO_MASK\t(0xff << 16)\n#define   MG_CLKTOP2_CORECLKCTL1_A_DIVRATIO(x)\t\t((x) << 8)\n#define   MG_CLKTOP2_CORECLKCTL1_A_DIVRATIO_MASK\t(0xff << 8)\n#define MG_CLKTOP2_CORECLKCTL1(tc_port) _MMIO_PORT((tc_port), \\\n\t\t\t\t\t\t   _MG_CLKTOP2_CORECLKCTL1_PORT1, \\\n\t\t\t\t\t\t   _MG_CLKTOP2_CORECLKCTL1_PORT2)\n\n#define _MG_CLKTOP2_HSCLKCTL_PORT1\t\t\t0x1688D4\n#define _MG_CLKTOP2_HSCLKCTL_PORT2\t\t\t0x1698D4\n#define   MG_CLKTOP2_HSCLKCTL_CORE_INPUTSEL(x)\t\t((x) << 16)\n#define   MG_CLKTOP2_HSCLKCTL_CORE_INPUTSEL_MASK\t(0x1 << 16)\n#define   MG_CLKTOP2_HSCLKCTL_TLINEDRV_CLKSEL(x)\t((x) << 14)\n#define   MG_CLKTOP2_HSCLKCTL_TLINEDRV_CLKSEL_MASK\t(0x3 << 14)\n#define   MG_CLKTOP2_HSCLKCTL_HSDIV_RATIO_MASK\t\t(0x3 << 12)\n#define   MG_CLKTOP2_HSCLKCTL_HSDIV_RATIO_2\t\t(0 << 12)\n#define   MG_CLKTOP2_HSCLKCTL_HSDIV_RATIO_3\t\t(1 << 12)\n#define   MG_CLKTOP2_HSCLKCTL_HSDIV_RATIO_5\t\t(2 << 12)\n#define   MG_CLKTOP2_HSCLKCTL_HSDIV_RATIO_7\t\t(3 << 12)\n#define   MG_CLKTOP2_HSCLKCTL_DSDIV_RATIO(x)\t\t((x) << 8)\n#define   MG_CLKTOP2_HSCLKCTL_DSDIV_RATIO_SHIFT\t\t8\n#define   MG_CLKTOP2_HSCLKCTL_DSDIV_RATIO_MASK\t\t(0xf << 8)\n#define MG_CLKTOP2_HSCLKCTL(tc_port) _MMIO_PORT((tc_port), \\\n\t\t\t\t\t\t_MG_CLKTOP2_HSCLKCTL_PORT1, \\\n\t\t\t\t\t\t_MG_CLKTOP2_HSCLKCTL_PORT2)\n\n#define _MG_PLL_DIV0_PORT1\t\t\t\t0x168A00\n#define _MG_PLL_DIV0_PORT2\t\t\t\t0x169A00\n#define   MG_PLL_DIV0_FRACNEN_H\t\t\t\t(1 << 30)\n#define   MG_PLL_DIV0_FBDIV_FRAC_MASK\t\t\t(0x3fffff << 8)\n#define   MG_PLL_DIV0_FBDIV_FRAC_SHIFT\t\t\t8\n#define   MG_PLL_DIV0_FBDIV_FRAC(x)\t\t\t((x) << 8)\n#define   MG_PLL_DIV0_FBDIV_INT_MASK\t\t\t(0xff << 0)\n#define   MG_PLL_DIV0_FBDIV_INT(x)\t\t\t((x) << 0)\n#define MG_PLL_DIV0(tc_port) _MMIO_PORT((tc_port), _MG_PLL_DIV0_PORT1, \\\n\t\t\t\t\t_MG_PLL_DIV0_PORT2)\n\n#define _MG_PLL_DIV1_PORT1\t\t\t\t0x168A04\n#define _MG_PLL_DIV1_PORT2\t\t\t\t0x169A04\n#define   MG_PLL_DIV1_IREF_NDIVRATIO(x)\t\t\t((x) << 16)\n#define   MG_PLL_DIV1_DITHER_DIV_1\t\t\t(0 << 12)\n#define   MG_PLL_DIV1_DITHER_DIV_2\t\t\t(1 << 12)\n#define   MG_PLL_DIV1_DITHER_DIV_4\t\t\t(2 << 12)\n#define   MG_PLL_DIV1_DITHER_DIV_8\t\t\t(3 << 12)\n#define   MG_PLL_DIV1_NDIVRATIO(x)\t\t\t((x) << 4)\n#define   MG_PLL_DIV1_FBPREDIV_MASK\t\t\t(0xf << 0)\n#define   MG_PLL_DIV1_FBPREDIV(x)\t\t\t((x) << 0)\n#define MG_PLL_DIV1(tc_port) _MMIO_PORT((tc_port), _MG_PLL_DIV1_PORT1, \\\n\t\t\t\t\t_MG_PLL_DIV1_PORT2)\n\n#define _MG_PLL_LF_PORT1\t\t\t\t0x168A08\n#define _MG_PLL_LF_PORT2\t\t\t\t0x169A08\n#define   MG_PLL_LF_TDCTARGETCNT(x)\t\t\t((x) << 24)\n#define   MG_PLL_LF_AFCCNTSEL_256\t\t\t(0 << 20)\n#define   MG_PLL_LF_AFCCNTSEL_512\t\t\t(1 << 20)\n#define   MG_PLL_LF_GAINCTRL(x)\t\t\t\t((x) << 16)\n#define   MG_PLL_LF_INT_COEFF(x)\t\t\t((x) << 8)\n#define   MG_PLL_LF_PROP_COEFF(x)\t\t\t((x) << 0)\n#define MG_PLL_LF(tc_port) _MMIO_PORT((tc_port), _MG_PLL_LF_PORT1, \\\n\t\t\t\t      _MG_PLL_LF_PORT2)\n\n#define _MG_PLL_FRAC_LOCK_PORT1\t\t\t\t0x168A0C\n#define _MG_PLL_FRAC_LOCK_PORT2\t\t\t\t0x169A0C\n#define   MG_PLL_FRAC_LOCK_TRUELOCK_CRIT_32\t\t(1 << 18)\n#define   MG_PLL_FRAC_LOCK_EARLYLOCK_CRIT_32\t\t(1 << 16)\n#define   MG_PLL_FRAC_LOCK_LOCKTHRESH(x)\t\t((x) << 11)\n#define   MG_PLL_FRAC_LOCK_DCODITHEREN\t\t\t(1 << 10)\n#define   MG_PLL_FRAC_LOCK_FEEDFWRDCAL_EN\t\t(1 << 8)\n#define   MG_PLL_FRAC_LOCK_FEEDFWRDGAIN(x)\t\t((x) << 0)\n#define MG_PLL_FRAC_LOCK(tc_port) _MMIO_PORT((tc_port), \\\n\t\t\t\t\t     _MG_PLL_FRAC_LOCK_PORT1, \\\n\t\t\t\t\t     _MG_PLL_FRAC_LOCK_PORT2)\n\n#define _MG_PLL_SSC_PORT1\t\t\t\t0x168A10\n#define _MG_PLL_SSC_PORT2\t\t\t\t0x169A10\n#define   MG_PLL_SSC_EN\t\t\t\t\t(1 << 28)\n#define   MG_PLL_SSC_TYPE(x)\t\t\t\t((x) << 26)\n#define   MG_PLL_SSC_STEPLENGTH(x)\t\t\t((x) << 16)\n#define   MG_PLL_SSC_STEPNUM(x)\t\t\t\t((x) << 10)\n#define   MG_PLL_SSC_FLLEN\t\t\t\t(1 << 9)\n#define   MG_PLL_SSC_STEPSIZE(x)\t\t\t((x) << 0)\n#define MG_PLL_SSC(tc_port) _MMIO_PORT((tc_port), _MG_PLL_SSC_PORT1, \\\n\t\t\t\t       _MG_PLL_SSC_PORT2)\n\n#define _MG_PLL_BIAS_PORT1\t\t\t\t0x168A14\n#define _MG_PLL_BIAS_PORT2\t\t\t\t0x169A14\n#define   MG_PLL_BIAS_BIAS_GB_SEL(x)\t\t\t((x) << 30)\n#define   MG_PLL_BIAS_BIAS_GB_SEL_MASK\t\t\t(0x3 << 30)\n#define   MG_PLL_BIAS_INIT_DCOAMP(x)\t\t\t((x) << 24)\n#define   MG_PLL_BIAS_INIT_DCOAMP_MASK\t\t\t(0x3f << 24)\n#define   MG_PLL_BIAS_BIAS_BONUS(x)\t\t\t((x) << 16)\n#define   MG_PLL_BIAS_BIAS_BONUS_MASK\t\t\t(0xff << 16)\n#define   MG_PLL_BIAS_BIASCAL_EN\t\t\t(1 << 15)\n#define   MG_PLL_BIAS_CTRIM(x)\t\t\t\t((x) << 8)\n#define   MG_PLL_BIAS_CTRIM_MASK\t\t\t(0x1f << 8)\n#define   MG_PLL_BIAS_VREF_RDAC(x)\t\t\t((x) << 5)\n#define   MG_PLL_BIAS_VREF_RDAC_MASK\t\t\t(0x7 << 5)\n#define   MG_PLL_BIAS_IREFTRIM(x)\t\t\t((x) << 0)\n#define   MG_PLL_BIAS_IREFTRIM_MASK\t\t\t(0x1f << 0)\n#define MG_PLL_BIAS(tc_port) _MMIO_PORT((tc_port), _MG_PLL_BIAS_PORT1, \\\n\t\t\t\t\t_MG_PLL_BIAS_PORT2)\n\n#define _MG_PLL_TDC_COLDST_BIAS_PORT1\t\t\t0x168A18\n#define _MG_PLL_TDC_COLDST_BIAS_PORT2\t\t\t0x169A18\n#define   MG_PLL_TDC_COLDST_IREFINT_EN\t\t\t(1 << 27)\n#define   MG_PLL_TDC_COLDST_REFBIAS_START_PULSE_W(x)\t((x) << 17)\n#define   MG_PLL_TDC_COLDST_COLDSTART\t\t\t(1 << 16)\n#define   MG_PLL_TDC_TDCOVCCORR_EN\t\t\t(1 << 2)\n#define   MG_PLL_TDC_TDCSEL(x)\t\t\t\t((x) << 0)\n#define MG_PLL_TDC_COLDST_BIAS(tc_port) _MMIO_PORT((tc_port), \\\n\t\t\t\t\t\t   _MG_PLL_TDC_COLDST_BIAS_PORT1, \\\n\t\t\t\t\t\t   _MG_PLL_TDC_COLDST_BIAS_PORT2)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}