## Technique Learning Note

Welcome to my blogï¼  
I will update my technical learning notes here.
Recent Interests:
* Verilog 
* IC Design

## ğŸ“š Recent Posts
<!-- posts:start -->
- **[ğŸ“Œ Ripple-Carry Adder](docs/day6.md)**  
  Category: `Verilog` Â· Day6
- **[ğŸ“Œ Module shift + Mux](docs/day5.md)**  
  Category: `Verilog` Â· Day5
- **[ğŸ“Œ Module shift](docs/day4.md)**  
  Category: `Verilog` Â· Day4
- **[ğŸ“Œ Instantiate Module](docs/day3.md)**  
  Category: `Verilog` Â· Day3
- **[ğŸ“Œ Vector Replication](docs/day2.md)**  
  Category: `Verilog` Â· Day2
- **[ğŸ“Œ Generate](docs/day1.md)**  
  Category: `Verilog` Â· Day1
<!-- posts:end -->
