<stg><name>loadSlidingWindow</name>


<trans_list>

<trans id="1742" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1781" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1782" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1780" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1747" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1748" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1749" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1751" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1753" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1754" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1755" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1756" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1778" from="10" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1758" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1759" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1760" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1761" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1762" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1763" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1764" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1765" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1766" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1767" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1768" from="20" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1770" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1771" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1772" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1773" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1774" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1775" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1776" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1777" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_11, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_10, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_9, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_8, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_7, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_6, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_5, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_4, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_3, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_2, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_1, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_0, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_11, void @empty_33, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_10, void @empty_33, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_9, void @empty_33, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_8, void @empty_33, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_7, void @empty_33, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_6, void @empty_33, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_5, void @empty_33, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_4, void @empty_33, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_3, void @empty_33, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_2, void @empty_33, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_1, void @empty_33, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_0, void @empty_33, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="64">
<![CDATA[
:24 %samples_0_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_0_sample_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="12" op_0_bw="64">
<![CDATA[
:25 %samples_1_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_1_sample_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="64">
<![CDATA[
:26 %samples_2_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_2_sample_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="12" op_0_bw="64">
<![CDATA[
:27 %samples_3_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_3_sample_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="12" op_0_bw="64">
<![CDATA[
:28 %samples_4_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_4_sample_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="12" op_0_bw="64">
<![CDATA[
:29 %samples_5_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_5_sample_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="12" op_0_bw="64">
<![CDATA[
:30 %samples_6_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_6_sample_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="12" op_0_bw="64">
<![CDATA[
:31 %samples_7_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_7_sample_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="12" op_0_bw="64">
<![CDATA[
:32 %samples_8_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_8_sample_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="64">
<![CDATA[
:33 %samples_9_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_9_sample_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="64">
<![CDATA[
:34 %samples_10_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_10_sample_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="12" op_0_bw="64">
<![CDATA[
:35 %samples_11_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_11_sample_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="20" op_0_bw="64">
<![CDATA[
:36 %samples_0_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_0_timestamp_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="20" op_0_bw="64">
<![CDATA[
:37 %samples_1_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_1_timestamp_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="20" op_0_bw="64">
<![CDATA[
:38 %samples_2_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_2_timestamp_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="20" op_0_bw="64">
<![CDATA[
:39 %samples_3_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_3_timestamp_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="20" op_0_bw="64">
<![CDATA[
:40 %samples_4_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_4_timestamp_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="20" op_0_bw="64">
<![CDATA[
:41 %samples_5_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_5_timestamp_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="20" op_0_bw="64">
<![CDATA[
:42 %samples_6_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_6_timestamp_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="20" op_0_bw="64">
<![CDATA[
:43 %samples_7_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_7_timestamp_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="20" op_0_bw="64">
<![CDATA[
:44 %samples_8_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_8_timestamp_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="20" op_0_bw="64">
<![CDATA[
:45 %samples_9_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_9_timestamp_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="20" op_0_bw="64">
<![CDATA[
:46 %samples_10_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_10_timestamp_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="20" op_0_bw="64">
<![CDATA[
:47 %samples_11_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_11_timestamp_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="64">
<![CDATA[
:48 %sample_period_samples_0_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="64">
<![CDATA[
:49 %sample_period_samples_1_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="12" op_0_bw="64">
<![CDATA[
:50 %sample_period_samples_2_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="12" op_0_bw="64">
<![CDATA[
:51 %sample_period_samples_3_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="12" op_0_bw="64">
<![CDATA[
:52 %sample_period_samples_4_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="12" op_0_bw="64">
<![CDATA[
:53 %sample_period_samples_5_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="12" op_0_bw="64">
<![CDATA[
:54 %sample_period_samples_6_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="12" op_0_bw="64">
<![CDATA[
:55 %sample_period_samples_7_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="12" op_0_bw="64">
<![CDATA[
:56 %sample_period_samples_8_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="12" op_0_bw="64">
<![CDATA[
:57 %sample_period_samples_9_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="64">
<![CDATA[
:58 %sample_period_samples_10_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="64">
<![CDATA[
:59 %sample_period_samples_11_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="20" op_0_bw="64">
<![CDATA[
:60 %sample_period_samples_0_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="20" op_0_bw="64">
<![CDATA[
:61 %sample_period_samples_1_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="20" op_0_bw="64">
<![CDATA[
:62 %sample_period_samples_2_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="20" op_0_bw="64">
<![CDATA[
:63 %sample_period_samples_3_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="20" op_0_bw="64">
<![CDATA[
:64 %sample_period_samples_4_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="20" op_0_bw="64">
<![CDATA[
:65 %sample_period_samples_5_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="20" op_0_bw="64">
<![CDATA[
:66 %sample_period_samples_6_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="20" op_0_bw="64">
<![CDATA[
:67 %sample_period_samples_7_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="20" op_0_bw="64">
<![CDATA[
:68 %sample_period_samples_8_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="20" op_0_bw="64">
<![CDATA[
:69 %sample_period_samples_9_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="20" op_0_bw="64">
<![CDATA[
:70 %sample_period_samples_10_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="20" op_0_bw="64">
<![CDATA[
:71 %sample_period_samples_11_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
:72 %br_ln84 = br void

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %i = phi i4 %add_ln84, void %.split16, i4 0, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %add_ln84 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln84"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %icmp_ln84 = icmp_eq  i4 %i, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln84"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln84 = br i1 %icmp_ln84, void %.split16, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="3" op_0_bw="4">
<![CDATA[
.split16:2 %trunc_ln87 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln87"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="3">
<![CDATA[
.split16:3 %zext_ln87 = zext i3 %trunc_ln87

]]></Node>
<StgValue><ssdm name="zext_ln87"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:4 %buffer_in_0_addr = getelementptr i32 %buffer_in_0, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="buffer_in_0_addr"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="3">
<![CDATA[
.split16:5 %buffer_in_0_load = load i3 %buffer_in_0_addr

]]></Node>
<StgValue><ssdm name="buffer_in_0_load"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:6 %buffer_in_1_addr = getelementptr i32 %buffer_in_1, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="buffer_in_1_addr"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="3">
<![CDATA[
.split16:7 %buffer_in_1_load = load i3 %buffer_in_1_addr

]]></Node>
<StgValue><ssdm name="buffer_in_1_load"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:8 %buffer_in_2_addr = getelementptr i32 %buffer_in_2, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="buffer_in_2_addr"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="3">
<![CDATA[
.split16:9 %buffer_in_2_load = load i3 %buffer_in_2_addr

]]></Node>
<StgValue><ssdm name="buffer_in_2_load"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:10 %buffer_in_3_addr = getelementptr i32 %buffer_in_3, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="buffer_in_3_addr"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="3">
<![CDATA[
.split16:11 %buffer_in_3_load = load i3 %buffer_in_3_addr

]]></Node>
<StgValue><ssdm name="buffer_in_3_load"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:12 %buffer_in_4_addr = getelementptr i32 %buffer_in_4, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="buffer_in_4_addr"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="3">
<![CDATA[
.split16:13 %buffer_in_4_load = load i3 %buffer_in_4_addr

]]></Node>
<StgValue><ssdm name="buffer_in_4_load"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:14 %buffer_in_5_addr = getelementptr i32 %buffer_in_5, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="buffer_in_5_addr"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="3">
<![CDATA[
.split16:15 %buffer_in_5_load = load i3 %buffer_in_5_addr

]]></Node>
<StgValue><ssdm name="buffer_in_5_load"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:16 %buffer_in_6_addr = getelementptr i32 %buffer_in_6, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="buffer_in_6_addr"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="3">
<![CDATA[
.split16:17 %buffer_in_6_load = load i3 %buffer_in_6_addr

]]></Node>
<StgValue><ssdm name="buffer_in_6_load"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:18 %buffer_in_7_addr = getelementptr i32 %buffer_in_7, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="buffer_in_7_addr"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="3">
<![CDATA[
.split16:19 %buffer_in_7_load = load i3 %buffer_in_7_addr

]]></Node>
<StgValue><ssdm name="buffer_in_7_load"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:20 %buffer_in_8_addr = getelementptr i32 %buffer_in_8, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="buffer_in_8_addr"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="3">
<![CDATA[
.split16:21 %buffer_in_8_load = load i3 %buffer_in_8_addr

]]></Node>
<StgValue><ssdm name="buffer_in_8_load"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:22 %buffer_in_9_addr = getelementptr i32 %buffer_in_9, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="buffer_in_9_addr"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="3">
<![CDATA[
.split16:23 %buffer_in_9_load = load i3 %buffer_in_9_addr

]]></Node>
<StgValue><ssdm name="buffer_in_9_load"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:24 %buffer_in_10_addr = getelementptr i32 %buffer_in_10, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="buffer_in_10_addr"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="3">
<![CDATA[
.split16:25 %buffer_in_10_load = load i3 %buffer_in_10_addr

]]></Node>
<StgValue><ssdm name="buffer_in_10_load"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:26 %buffer_in_11_addr = getelementptr i32 %buffer_in_11, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="buffer_in_11_addr"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="3">
<![CDATA[
.split16:27 %buffer_in_11_load = load i3 %buffer_in_11_addr

]]></Node>
<StgValue><ssdm name="buffer_in_11_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="4">
<![CDATA[
.split16:0 %i_cast = zext i4 %i

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split16:1 %specloopname_ln86 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln86"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="3">
<![CDATA[
.split16:5 %buffer_in_0_load = load i3 %buffer_in_0_addr

]]></Node>
<StgValue><ssdm name="buffer_in_0_load"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="3">
<![CDATA[
.split16:7 %buffer_in_1_load = load i3 %buffer_in_1_addr

]]></Node>
<StgValue><ssdm name="buffer_in_1_load"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="3">
<![CDATA[
.split16:9 %buffer_in_2_load = load i3 %buffer_in_2_addr

]]></Node>
<StgValue><ssdm name="buffer_in_2_load"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="3">
<![CDATA[
.split16:11 %buffer_in_3_load = load i3 %buffer_in_3_addr

]]></Node>
<StgValue><ssdm name="buffer_in_3_load"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="3">
<![CDATA[
.split16:13 %buffer_in_4_load = load i3 %buffer_in_4_addr

]]></Node>
<StgValue><ssdm name="buffer_in_4_load"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="3">
<![CDATA[
.split16:15 %buffer_in_5_load = load i3 %buffer_in_5_addr

]]></Node>
<StgValue><ssdm name="buffer_in_5_load"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="3">
<![CDATA[
.split16:17 %buffer_in_6_load = load i3 %buffer_in_6_addr

]]></Node>
<StgValue><ssdm name="buffer_in_6_load"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="3">
<![CDATA[
.split16:19 %buffer_in_7_load = load i3 %buffer_in_7_addr

]]></Node>
<StgValue><ssdm name="buffer_in_7_load"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="3">
<![CDATA[
.split16:21 %buffer_in_8_load = load i3 %buffer_in_8_addr

]]></Node>
<StgValue><ssdm name="buffer_in_8_load"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="3">
<![CDATA[
.split16:23 %buffer_in_9_load = load i3 %buffer_in_9_addr

]]></Node>
<StgValue><ssdm name="buffer_in_9_load"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="3">
<![CDATA[
.split16:25 %buffer_in_10_load = load i3 %buffer_in_10_addr

]]></Node>
<StgValue><ssdm name="buffer_in_10_load"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="3">
<![CDATA[
.split16:27 %buffer_in_11_load = load i3 %buffer_in_11_addr

]]></Node>
<StgValue><ssdm name="buffer_in_11_load"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="12" op_0_bw="32">
<![CDATA[
.split16:28 %trunc_ln302 = trunc i32 %buffer_in_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln302"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:29 %trunc_ln302_1 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_0_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_1"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="12" op_0_bw="32">
<![CDATA[
.split16:30 %trunc_ln302_2 = trunc i32 %buffer_in_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_2"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:31 %trunc_ln302_s = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_1_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_s"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="12" op_0_bw="32">
<![CDATA[
.split16:32 %trunc_ln302_3 = trunc i32 %buffer_in_2_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_3"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:33 %trunc_ln302_4 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_2_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_4"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="12" op_0_bw="32">
<![CDATA[
.split16:34 %trunc_ln302_5 = trunc i32 %buffer_in_3_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_5"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:35 %trunc_ln302_6 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_3_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_6"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="12" op_0_bw="32">
<![CDATA[
.split16:36 %trunc_ln302_7 = trunc i32 %buffer_in_4_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_7"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:37 %trunc_ln302_8 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_4_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_8"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="12" op_0_bw="32">
<![CDATA[
.split16:38 %trunc_ln302_9 = trunc i32 %buffer_in_5_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_9"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:39 %trunc_ln302_10 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_5_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_10"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="12" op_0_bw="32">
<![CDATA[
.split16:40 %trunc_ln302_11 = trunc i32 %buffer_in_6_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_11"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:41 %trunc_ln302_12 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_6_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_12"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="12" op_0_bw="32">
<![CDATA[
.split16:42 %trunc_ln302_13 = trunc i32 %buffer_in_7_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_13"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:43 %trunc_ln302_14 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_7_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_14"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="12" op_0_bw="32">
<![CDATA[
.split16:44 %trunc_ln302_15 = trunc i32 %buffer_in_8_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_15"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:45 %trunc_ln302_16 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_8_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_16"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="12" op_0_bw="32">
<![CDATA[
.split16:46 %trunc_ln302_17 = trunc i32 %buffer_in_9_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_17"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:47 %trunc_ln302_18 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_9_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_18"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="12" op_0_bw="32">
<![CDATA[
.split16:48 %trunc_ln302_19 = trunc i32 %buffer_in_10_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_19"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:49 %trunc_ln302_20 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_10_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_20"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="12" op_0_bw="32">
<![CDATA[
.split16:50 %trunc_ln302_21 = trunc i32 %buffer_in_11_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_21"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:51 %trunc_ln302_22 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_11_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_22"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:52 %samples_0_sample_V_addr = getelementptr i12 %samples_0_sample_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_0_sample_V_addr"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split16:53 %store_ln113 = store i12 %trunc_ln302, i3 %samples_0_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:54 %samples_1_sample_V_addr = getelementptr i12 %samples_1_sample_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_1_sample_V_addr"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split16:55 %store_ln113 = store i12 %trunc_ln302_2, i3 %samples_1_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:56 %samples_2_sample_V_addr = getelementptr i12 %samples_2_sample_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_2_sample_V_addr"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split16:57 %store_ln113 = store i12 %trunc_ln302_3, i3 %samples_2_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:58 %samples_3_sample_V_addr = getelementptr i12 %samples_3_sample_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_3_sample_V_addr"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split16:59 %store_ln113 = store i12 %trunc_ln302_5, i3 %samples_3_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:60 %samples_4_sample_V_addr = getelementptr i12 %samples_4_sample_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_4_sample_V_addr"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split16:61 %store_ln113 = store i12 %trunc_ln302_7, i3 %samples_4_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:62 %samples_5_sample_V_addr = getelementptr i12 %samples_5_sample_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_5_sample_V_addr"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split16:63 %store_ln113 = store i12 %trunc_ln302_9, i3 %samples_5_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:64 %samples_6_sample_V_addr = getelementptr i12 %samples_6_sample_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_6_sample_V_addr"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split16:65 %store_ln113 = store i12 %trunc_ln302_11, i3 %samples_6_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:66 %samples_7_sample_V_addr = getelementptr i12 %samples_7_sample_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_7_sample_V_addr"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split16:67 %store_ln113 = store i12 %trunc_ln302_13, i3 %samples_7_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:68 %samples_8_sample_V_addr = getelementptr i12 %samples_8_sample_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_8_sample_V_addr"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split16:69 %store_ln113 = store i12 %trunc_ln302_15, i3 %samples_8_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:70 %samples_9_sample_V_addr = getelementptr i12 %samples_9_sample_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_9_sample_V_addr"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split16:71 %store_ln113 = store i12 %trunc_ln302_17, i3 %samples_9_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:72 %samples_10_sample_V_addr = getelementptr i12 %samples_10_sample_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_10_sample_V_addr"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split16:73 %store_ln113 = store i12 %trunc_ln302_19, i3 %samples_10_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:74 %samples_11_sample_V_addr = getelementptr i12 %samples_11_sample_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_11_sample_V_addr"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split16:75 %store_ln113 = store i12 %trunc_ln302_21, i3 %samples_11_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:76 %samples_0_timestamp_V_addr = getelementptr i20 %samples_0_timestamp_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_0_timestamp_V_addr"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split16:77 %store_ln113 = store i20 %trunc_ln302_1, i3 %samples_0_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:78 %samples_1_timestamp_V_addr = getelementptr i20 %samples_1_timestamp_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_1_timestamp_V_addr"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split16:79 %store_ln113 = store i20 %trunc_ln302_s, i3 %samples_1_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:80 %samples_2_timestamp_V_addr = getelementptr i20 %samples_2_timestamp_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_2_timestamp_V_addr"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split16:81 %store_ln113 = store i20 %trunc_ln302_4, i3 %samples_2_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:82 %samples_3_timestamp_V_addr = getelementptr i20 %samples_3_timestamp_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_3_timestamp_V_addr"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split16:83 %store_ln113 = store i20 %trunc_ln302_6, i3 %samples_3_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:84 %samples_4_timestamp_V_addr = getelementptr i20 %samples_4_timestamp_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_4_timestamp_V_addr"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split16:85 %store_ln113 = store i20 %trunc_ln302_8, i3 %samples_4_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:86 %samples_5_timestamp_V_addr = getelementptr i20 %samples_5_timestamp_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_5_timestamp_V_addr"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split16:87 %store_ln113 = store i20 %trunc_ln302_10, i3 %samples_5_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:88 %samples_6_timestamp_V_addr = getelementptr i20 %samples_6_timestamp_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_6_timestamp_V_addr"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split16:89 %store_ln113 = store i20 %trunc_ln302_12, i3 %samples_6_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:90 %samples_7_timestamp_V_addr = getelementptr i20 %samples_7_timestamp_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_7_timestamp_V_addr"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split16:91 %store_ln113 = store i20 %trunc_ln302_14, i3 %samples_7_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:92 %samples_8_timestamp_V_addr = getelementptr i20 %samples_8_timestamp_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_8_timestamp_V_addr"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split16:93 %store_ln113 = store i20 %trunc_ln302_16, i3 %samples_8_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:94 %samples_9_timestamp_V_addr = getelementptr i20 %samples_9_timestamp_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_9_timestamp_V_addr"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split16:95 %store_ln113 = store i20 %trunc_ln302_18, i3 %samples_9_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:96 %samples_10_timestamp_V_addr = getelementptr i20 %samples_10_timestamp_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_10_timestamp_V_addr"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split16:97 %store_ln113 = store i20 %trunc_ln302_20, i3 %samples_10_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:98 %samples_11_timestamp_V_addr = getelementptr i20 %samples_11_timestamp_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_11_timestamp_V_addr"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split16:99 %store_ln113 = store i20 %trunc_ln302_22, i3 %samples_11_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0">
<![CDATA[
.split16:100 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln19 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0 %i_1 = phi i4 %add_ln19, void %.split, i4 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1 %add_ln19 = add i4 %i_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="4">
<![CDATA[
.preheader:2 %zext_ln19 = zext i4 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3 %icmp_ln19 = icmp_eq  i4 %i_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5 %br_ln19 = br i1 %icmp_ln19, void %.split, void %_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1 %samples_0_sample_V_addr_1 = getelementptr i12 %samples_0_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_0_sample_V_addr_1"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="12" op_0_bw="3">
<![CDATA[
.split:2 %samples_0_sample_V_load = load i3 %samples_0_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_0_sample_V_load"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3 %samples_1_sample_V_addr_1 = getelementptr i12 %samples_1_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_1_sample_V_addr_1"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="12" op_0_bw="3">
<![CDATA[
.split:4 %samples_1_sample_V_load = load i3 %samples_1_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_1_sample_V_load"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:5 %samples_2_sample_V_addr_1 = getelementptr i12 %samples_2_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_2_sample_V_addr_1"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="12" op_0_bw="3">
<![CDATA[
.split:6 %samples_2_sample_V_load = load i3 %samples_2_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_2_sample_V_load"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:7 %samples_3_sample_V_addr_1 = getelementptr i12 %samples_3_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_3_sample_V_addr_1"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="12" op_0_bw="3">
<![CDATA[
.split:8 %samples_3_sample_V_load = load i3 %samples_3_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_3_sample_V_load"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:9 %samples_4_sample_V_addr_1 = getelementptr i12 %samples_4_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_4_sample_V_addr_1"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="12" op_0_bw="3">
<![CDATA[
.split:10 %samples_4_sample_V_load = load i3 %samples_4_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_4_sample_V_load"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:11 %samples_5_sample_V_addr_1 = getelementptr i12 %samples_5_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_5_sample_V_addr_1"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="12" op_0_bw="3">
<![CDATA[
.split:12 %samples_5_sample_V_load = load i3 %samples_5_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_5_sample_V_load"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:13 %samples_6_sample_V_addr_1 = getelementptr i12 %samples_6_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_6_sample_V_addr_1"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="12" op_0_bw="3">
<![CDATA[
.split:14 %samples_6_sample_V_load = load i3 %samples_6_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_6_sample_V_load"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:15 %samples_7_sample_V_addr_1 = getelementptr i12 %samples_7_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_7_sample_V_addr_1"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="12" op_0_bw="3">
<![CDATA[
.split:16 %samples_7_sample_V_load = load i3 %samples_7_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_7_sample_V_load"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:17 %samples_8_sample_V_addr_1 = getelementptr i12 %samples_8_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_8_sample_V_addr_1"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="12" op_0_bw="3">
<![CDATA[
.split:18 %samples_8_sample_V_load = load i3 %samples_8_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_8_sample_V_load"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:19 %samples_9_sample_V_addr_1 = getelementptr i12 %samples_9_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_9_sample_V_addr_1"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="12" op_0_bw="3">
<![CDATA[
.split:20 %samples_9_sample_V_load = load i3 %samples_9_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_9_sample_V_load"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:21 %samples_10_sample_V_addr_1 = getelementptr i12 %samples_10_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_10_sample_V_addr_1"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="12" op_0_bw="3">
<![CDATA[
.split:22 %samples_10_sample_V_load = load i3 %samples_10_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_10_sample_V_load"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:23 %samples_11_sample_V_addr_1 = getelementptr i12 %samples_11_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_11_sample_V_addr_1"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="12" op_0_bw="3">
<![CDATA[
.split:24 %samples_11_sample_V_load = load i3 %samples_11_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_11_sample_V_load"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:25 %samples_0_timestamp_V_addr_1 = getelementptr i20 %samples_0_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_0_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="20" op_0_bw="3">
<![CDATA[
.split:26 %samples_0_timestamp_V_load = load i3 %samples_0_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_0_timestamp_V_load"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:27 %samples_1_timestamp_V_addr_1 = getelementptr i20 %samples_1_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_1_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="20" op_0_bw="3">
<![CDATA[
.split:28 %samples_1_timestamp_V_load = load i3 %samples_1_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_1_timestamp_V_load"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:29 %samples_2_timestamp_V_addr_1 = getelementptr i20 %samples_2_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_2_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="20" op_0_bw="3">
<![CDATA[
.split:30 %samples_2_timestamp_V_load = load i3 %samples_2_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_2_timestamp_V_load"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:31 %samples_3_timestamp_V_addr_1 = getelementptr i20 %samples_3_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_3_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="20" op_0_bw="3">
<![CDATA[
.split:32 %samples_3_timestamp_V_load = load i3 %samples_3_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_3_timestamp_V_load"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:33 %samples_4_timestamp_V_addr_1 = getelementptr i20 %samples_4_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_4_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="20" op_0_bw="3">
<![CDATA[
.split:34 %samples_4_timestamp_V_load = load i3 %samples_4_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_4_timestamp_V_load"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:35 %samples_5_timestamp_V_addr_1 = getelementptr i20 %samples_5_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_5_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="20" op_0_bw="3">
<![CDATA[
.split:36 %samples_5_timestamp_V_load = load i3 %samples_5_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_5_timestamp_V_load"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:37 %samples_6_timestamp_V_addr_1 = getelementptr i20 %samples_6_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_6_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="20" op_0_bw="3">
<![CDATA[
.split:38 %samples_6_timestamp_V_load = load i3 %samples_6_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_6_timestamp_V_load"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:39 %samples_7_timestamp_V_addr_1 = getelementptr i20 %samples_7_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_7_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="20" op_0_bw="3">
<![CDATA[
.split:40 %samples_7_timestamp_V_load = load i3 %samples_7_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_7_timestamp_V_load"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:41 %samples_8_timestamp_V_addr_1 = getelementptr i20 %samples_8_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_8_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="20" op_0_bw="3">
<![CDATA[
.split:42 %samples_8_timestamp_V_load = load i3 %samples_8_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_8_timestamp_V_load"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:43 %samples_9_timestamp_V_addr_1 = getelementptr i20 %samples_9_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_9_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="20" op_0_bw="3">
<![CDATA[
.split:44 %samples_9_timestamp_V_load = load i3 %samples_9_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_9_timestamp_V_load"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:45 %samples_10_timestamp_V_addr_1 = getelementptr i20 %samples_10_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_10_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="20" op_0_bw="3">
<![CDATA[
.split:46 %samples_10_timestamp_V_load = load i3 %samples_10_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_10_timestamp_V_load"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:47 %samples_11_timestamp_V_addr_1 = getelementptr i20 %samples_11_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_11_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="20" op_0_bw="3">
<![CDATA[
.split:48 %samples_11_timestamp_V_load = load i3 %samples_11_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_11_timestamp_V_load"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:0 %sample_period_samples_0_sample_V_addr = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:1 %sample_period_samples_0_sample_V_load = load i3 %sample_period_samples_0_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:2 %sample_period_samples_1_sample_V_addr = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:3 %sample_period_samples_1_sample_V_load = load i3 %sample_period_samples_1_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:4 %sample_period_samples_2_sample_V_addr = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:5 %sample_period_samples_2_sample_V_load = load i3 %sample_period_samples_2_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:6 %sample_period_samples_3_sample_V_addr = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:7 %sample_period_samples_3_sample_V_load = load i3 %sample_period_samples_3_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:8 %sample_period_samples_4_sample_V_addr = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:9 %sample_period_samples_4_sample_V_load = load i3 %sample_period_samples_4_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:10 %sample_period_samples_5_sample_V_addr = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:11 %sample_period_samples_5_sample_V_load = load i3 %sample_period_samples_5_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:12 %sample_period_samples_6_sample_V_addr = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:13 %sample_period_samples_6_sample_V_load = load i3 %sample_period_samples_6_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:14 %sample_period_samples_7_sample_V_addr = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:15 %sample_period_samples_7_sample_V_load = load i3 %sample_period_samples_7_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:16 %sample_period_samples_8_sample_V_addr = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:17 %sample_period_samples_8_sample_V_load = load i3 %sample_period_samples_8_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:18 %sample_period_samples_9_sample_V_addr = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:19 %sample_period_samples_9_sample_V_load = load i3 %sample_period_samples_9_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:20 %sample_period_samples_10_sample_V_addr = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:21 %sample_period_samples_10_sample_V_load = load i3 %sample_period_samples_10_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:22 %sample_period_samples_11_sample_V_addr = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:23 %sample_period_samples_11_sample_V_load = load i3 %sample_period_samples_11_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:24 %sample_period_samples_0_timestamp_V_addr = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:25 %sample_period_samples_0_timestamp_V_load = load i3 %sample_period_samples_0_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:26 %sample_period_samples_1_timestamp_V_addr = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:27 %sample_period_samples_1_timestamp_V_load = load i3 %sample_period_samples_1_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:28 %sample_period_samples_2_timestamp_V_addr = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:29 %sample_period_samples_2_timestamp_V_load = load i3 %sample_period_samples_2_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:30 %sample_period_samples_3_timestamp_V_addr = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:31 %sample_period_samples_3_timestamp_V_load = load i3 %sample_period_samples_3_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:32 %sample_period_samples_4_timestamp_V_addr = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:33 %sample_period_samples_4_timestamp_V_load = load i3 %sample_period_samples_4_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:34 %sample_period_samples_5_timestamp_V_addr = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:35 %sample_period_samples_5_timestamp_V_load = load i3 %sample_period_samples_5_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:36 %sample_period_samples_6_timestamp_V_addr = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:37 %sample_period_samples_6_timestamp_V_load = load i3 %sample_period_samples_6_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:38 %sample_period_samples_7_timestamp_V_addr = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:39 %sample_period_samples_7_timestamp_V_load = load i3 %sample_period_samples_7_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:40 %sample_period_samples_8_timestamp_V_addr = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:41 %sample_period_samples_8_timestamp_V_load = load i3 %sample_period_samples_8_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:42 %sample_period_samples_9_timestamp_V_addr = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:43 %sample_period_samples_9_timestamp_V_load = load i3 %sample_period_samples_9_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:44 %sample_period_samples_10_timestamp_V_addr = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:45 %sample_period_samples_10_timestamp_V_load = load i3 %sample_period_samples_10_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:46 %sample_period_samples_11_timestamp_V_addr = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:47 %sample_period_samples_11_timestamp_V_load = load i3 %sample_period_samples_11_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:48 %sample_period_samples_0_sample_V_addr_1 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_1"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:49 %sample_period_samples_0_sample_V_load_1 = load i3 %sample_period_samples_0_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_1"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:50 %sample_period_samples_1_sample_V_addr_1 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_1"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:51 %sample_period_samples_1_sample_V_load_1 = load i3 %sample_period_samples_1_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_1"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:52 %sample_period_samples_2_sample_V_addr_1 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_1"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:53 %sample_period_samples_2_sample_V_load_1 = load i3 %sample_period_samples_2_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_1"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:54 %sample_period_samples_3_sample_V_addr_1 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_1"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:55 %sample_period_samples_3_sample_V_load_1 = load i3 %sample_period_samples_3_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_1"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:56 %sample_period_samples_4_sample_V_addr_1 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_1"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:57 %sample_period_samples_4_sample_V_load_1 = load i3 %sample_period_samples_4_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_1"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:58 %sample_period_samples_5_sample_V_addr_1 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_1"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:59 %sample_period_samples_5_sample_V_load_1 = load i3 %sample_period_samples_5_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_1"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:60 %sample_period_samples_6_sample_V_addr_1 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_1"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:61 %sample_period_samples_6_sample_V_load_1 = load i3 %sample_period_samples_6_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_1"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:62 %sample_period_samples_7_sample_V_addr_1 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_1"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:63 %sample_period_samples_7_sample_V_load_1 = load i3 %sample_period_samples_7_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_1"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:64 %sample_period_samples_8_sample_V_addr_1 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_1"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:65 %sample_period_samples_8_sample_V_load_1 = load i3 %sample_period_samples_8_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_1"/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:66 %sample_period_samples_9_sample_V_addr_1 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_1"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:67 %sample_period_samples_9_sample_V_load_1 = load i3 %sample_period_samples_9_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_1"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:68 %sample_period_samples_10_sample_V_addr_1 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_1"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:69 %sample_period_samples_10_sample_V_load_1 = load i3 %sample_period_samples_10_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_1"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:70 %sample_period_samples_11_sample_V_addr_1 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_1"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:71 %sample_period_samples_11_sample_V_load_1 = load i3 %sample_period_samples_11_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_1"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:72 %sample_period_samples_0_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:73 %sample_period_samples_0_timestamp_V_load_1 = load i3 %sample_period_samples_0_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:74 %sample_period_samples_1_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:75 %sample_period_samples_1_timestamp_V_load_1 = load i3 %sample_period_samples_1_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:76 %sample_period_samples_2_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:77 %sample_period_samples_2_timestamp_V_load_1 = load i3 %sample_period_samples_2_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:78 %sample_period_samples_3_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:79 %sample_period_samples_3_timestamp_V_load_1 = load i3 %sample_period_samples_3_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:80 %sample_period_samples_4_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:81 %sample_period_samples_4_timestamp_V_load_1 = load i3 %sample_period_samples_4_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:82 %sample_period_samples_5_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:83 %sample_period_samples_5_timestamp_V_load_1 = load i3 %sample_period_samples_5_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:84 %sample_period_samples_6_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:85 %sample_period_samples_6_timestamp_V_load_1 = load i3 %sample_period_samples_6_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:86 %sample_period_samples_7_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:87 %sample_period_samples_7_timestamp_V_load_1 = load i3 %sample_period_samples_7_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:88 %sample_period_samples_8_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:89 %sample_period_samples_8_timestamp_V_load_1 = load i3 %sample_period_samples_8_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:90 %sample_period_samples_9_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:91 %sample_period_samples_9_timestamp_V_load_1 = load i3 %sample_period_samples_9_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:92 %sample_period_samples_10_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:93 %sample_period_samples_10_timestamp_V_load_1 = load i3 %sample_period_samples_10_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:94 %sample_period_samples_11_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:95 %sample_period_samples_11_timestamp_V_load_1 = load i3 %sample_period_samples_11_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="373" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="12" op_0_bw="3">
<![CDATA[
.split:2 %samples_0_sample_V_load = load i3 %samples_0_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_0_sample_V_load"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="12" op_0_bw="3">
<![CDATA[
.split:4 %samples_1_sample_V_load = load i3 %samples_1_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_1_sample_V_load"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="12" op_0_bw="3">
<![CDATA[
.split:6 %samples_2_sample_V_load = load i3 %samples_2_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_2_sample_V_load"/></StgValue>
</operation>

<operation id="377" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="12" op_0_bw="3">
<![CDATA[
.split:8 %samples_3_sample_V_load = load i3 %samples_3_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_3_sample_V_load"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="12" op_0_bw="3">
<![CDATA[
.split:10 %samples_4_sample_V_load = load i3 %samples_4_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_4_sample_V_load"/></StgValue>
</operation>

<operation id="379" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="12" op_0_bw="3">
<![CDATA[
.split:12 %samples_5_sample_V_load = load i3 %samples_5_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_5_sample_V_load"/></StgValue>
</operation>

<operation id="380" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="12" op_0_bw="3">
<![CDATA[
.split:14 %samples_6_sample_V_load = load i3 %samples_6_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_6_sample_V_load"/></StgValue>
</operation>

<operation id="381" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="12" op_0_bw="3">
<![CDATA[
.split:16 %samples_7_sample_V_load = load i3 %samples_7_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_7_sample_V_load"/></StgValue>
</operation>

<operation id="382" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="12" op_0_bw="3">
<![CDATA[
.split:18 %samples_8_sample_V_load = load i3 %samples_8_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_8_sample_V_load"/></StgValue>
</operation>

<operation id="383" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="12" op_0_bw="3">
<![CDATA[
.split:20 %samples_9_sample_V_load = load i3 %samples_9_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_9_sample_V_load"/></StgValue>
</operation>

<operation id="384" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="12" op_0_bw="3">
<![CDATA[
.split:22 %samples_10_sample_V_load = load i3 %samples_10_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_10_sample_V_load"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="12" op_0_bw="3">
<![CDATA[
.split:24 %samples_11_sample_V_load = load i3 %samples_11_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_11_sample_V_load"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="20" op_0_bw="3">
<![CDATA[
.split:26 %samples_0_timestamp_V_load = load i3 %samples_0_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_0_timestamp_V_load"/></StgValue>
</operation>

<operation id="387" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="20" op_0_bw="3">
<![CDATA[
.split:28 %samples_1_timestamp_V_load = load i3 %samples_1_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_1_timestamp_V_load"/></StgValue>
</operation>

<operation id="388" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="20" op_0_bw="3">
<![CDATA[
.split:30 %samples_2_timestamp_V_load = load i3 %samples_2_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_2_timestamp_V_load"/></StgValue>
</operation>

<operation id="389" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="20" op_0_bw="3">
<![CDATA[
.split:32 %samples_3_timestamp_V_load = load i3 %samples_3_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_3_timestamp_V_load"/></StgValue>
</operation>

<operation id="390" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="20" op_0_bw="3">
<![CDATA[
.split:34 %samples_4_timestamp_V_load = load i3 %samples_4_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_4_timestamp_V_load"/></StgValue>
</operation>

<operation id="391" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="20" op_0_bw="3">
<![CDATA[
.split:36 %samples_5_timestamp_V_load = load i3 %samples_5_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_5_timestamp_V_load"/></StgValue>
</operation>

<operation id="392" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="20" op_0_bw="3">
<![CDATA[
.split:38 %samples_6_timestamp_V_load = load i3 %samples_6_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_6_timestamp_V_load"/></StgValue>
</operation>

<operation id="393" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="20" op_0_bw="3">
<![CDATA[
.split:40 %samples_7_timestamp_V_load = load i3 %samples_7_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_7_timestamp_V_load"/></StgValue>
</operation>

<operation id="394" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="20" op_0_bw="3">
<![CDATA[
.split:42 %samples_8_timestamp_V_load = load i3 %samples_8_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_8_timestamp_V_load"/></StgValue>
</operation>

<operation id="395" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="20" op_0_bw="3">
<![CDATA[
.split:44 %samples_9_timestamp_V_load = load i3 %samples_9_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_9_timestamp_V_load"/></StgValue>
</operation>

<operation id="396" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="20" op_0_bw="3">
<![CDATA[
.split:46 %samples_10_timestamp_V_load = load i3 %samples_10_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_10_timestamp_V_load"/></StgValue>
</operation>

<operation id="397" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="20" op_0_bw="3">
<![CDATA[
.split:48 %samples_11_timestamp_V_load = load i3 %samples_11_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_11_timestamp_V_load"/></StgValue>
</operation>

<operation id="398" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:49 %sample_period_samples_0_sample_V_addr_8 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_8"/></StgValue>
</operation>

<operation id="399" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split:50 %store_ln24 = store i12 %samples_0_sample_V_load, i3 %sample_period_samples_0_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="400" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:51 %sample_period_samples_1_sample_V_addr_8 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_8"/></StgValue>
</operation>

<operation id="401" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split:52 %store_ln24 = store i12 %samples_1_sample_V_load, i3 %sample_period_samples_1_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="402" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:53 %sample_period_samples_2_sample_V_addr_8 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_8"/></StgValue>
</operation>

<operation id="403" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split:54 %store_ln24 = store i12 %samples_2_sample_V_load, i3 %sample_period_samples_2_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="404" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:55 %sample_period_samples_3_sample_V_addr_8 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_8"/></StgValue>
</operation>

<operation id="405" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split:56 %store_ln24 = store i12 %samples_3_sample_V_load, i3 %sample_period_samples_3_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="406" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:57 %sample_period_samples_4_sample_V_addr_8 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_8"/></StgValue>
</operation>

<operation id="407" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split:58 %store_ln24 = store i12 %samples_4_sample_V_load, i3 %sample_period_samples_4_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="408" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:59 %sample_period_samples_5_sample_V_addr_8 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_8"/></StgValue>
</operation>

<operation id="409" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split:60 %store_ln24 = store i12 %samples_5_sample_V_load, i3 %sample_period_samples_5_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="410" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:61 %sample_period_samples_6_sample_V_addr_8 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_8"/></StgValue>
</operation>

<operation id="411" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split:62 %store_ln24 = store i12 %samples_6_sample_V_load, i3 %sample_period_samples_6_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="412" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:63 %sample_period_samples_7_sample_V_addr_8 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_8"/></StgValue>
</operation>

<operation id="413" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split:64 %store_ln24 = store i12 %samples_7_sample_V_load, i3 %sample_period_samples_7_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="414" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:65 %sample_period_samples_8_sample_V_addr_8 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_8"/></StgValue>
</operation>

<operation id="415" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split:66 %store_ln24 = store i12 %samples_8_sample_V_load, i3 %sample_period_samples_8_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="416" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:67 %sample_period_samples_9_sample_V_addr_8 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_8"/></StgValue>
</operation>

<operation id="417" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split:68 %store_ln24 = store i12 %samples_9_sample_V_load, i3 %sample_period_samples_9_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="418" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:69 %sample_period_samples_10_sample_V_addr_8 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_8"/></StgValue>
</operation>

<operation id="419" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split:70 %store_ln24 = store i12 %samples_10_sample_V_load, i3 %sample_period_samples_10_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="420" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:71 %sample_period_samples_11_sample_V_addr_8 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_8"/></StgValue>
</operation>

<operation id="421" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split:72 %store_ln24 = store i12 %samples_11_sample_V_load, i3 %sample_period_samples_11_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="422" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:73 %sample_period_samples_0_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="423" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split:74 %store_ln24 = store i20 %samples_0_timestamp_V_load, i3 %sample_period_samples_0_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="424" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:75 %sample_period_samples_1_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="425" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split:76 %store_ln24 = store i20 %samples_1_timestamp_V_load, i3 %sample_period_samples_1_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="426" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:77 %sample_period_samples_2_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="427" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split:78 %store_ln24 = store i20 %samples_2_timestamp_V_load, i3 %sample_period_samples_2_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="428" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:79 %sample_period_samples_3_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="429" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split:80 %store_ln24 = store i20 %samples_3_timestamp_V_load, i3 %sample_period_samples_3_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="430" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:81 %sample_period_samples_4_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="431" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split:82 %store_ln24 = store i20 %samples_4_timestamp_V_load, i3 %sample_period_samples_4_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="432" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:83 %sample_period_samples_5_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="433" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split:84 %store_ln24 = store i20 %samples_5_timestamp_V_load, i3 %sample_period_samples_5_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="434" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:85 %sample_period_samples_6_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="435" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split:86 %store_ln24 = store i20 %samples_6_timestamp_V_load, i3 %sample_period_samples_6_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="436" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:87 %sample_period_samples_7_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="437" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split:88 %store_ln24 = store i20 %samples_7_timestamp_V_load, i3 %sample_period_samples_7_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="438" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:89 %sample_period_samples_8_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="439" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split:90 %store_ln24 = store i20 %samples_8_timestamp_V_load, i3 %sample_period_samples_8_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="440" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:91 %sample_period_samples_9_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="441" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split:92 %store_ln24 = store i20 %samples_9_timestamp_V_load, i3 %sample_period_samples_9_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="442" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:93 %sample_period_samples_10_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="443" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split:94 %store_ln24 = store i20 %samples_10_timestamp_V_load, i3 %sample_period_samples_10_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="444" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:95 %sample_period_samples_11_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="445" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split:96 %store_ln24 = store i20 %samples_11_timestamp_V_load, i3 %sample_period_samples_11_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="446" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0">
<![CDATA[
.split:97 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="447" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:1 %sample_period_samples_0_sample_V_load = load i3 %sample_period_samples_0_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load"/></StgValue>
</operation>

<operation id="448" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:3 %sample_period_samples_1_sample_V_load = load i3 %sample_period_samples_1_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load"/></StgValue>
</operation>

<operation id="449" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:5 %sample_period_samples_2_sample_V_load = load i3 %sample_period_samples_2_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load"/></StgValue>
</operation>

<operation id="450" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:7 %sample_period_samples_3_sample_V_load = load i3 %sample_period_samples_3_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load"/></StgValue>
</operation>

<operation id="451" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:9 %sample_period_samples_4_sample_V_load = load i3 %sample_period_samples_4_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load"/></StgValue>
</operation>

<operation id="452" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:11 %sample_period_samples_5_sample_V_load = load i3 %sample_period_samples_5_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load"/></StgValue>
</operation>

<operation id="453" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:13 %sample_period_samples_6_sample_V_load = load i3 %sample_period_samples_6_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load"/></StgValue>
</operation>

<operation id="454" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:15 %sample_period_samples_7_sample_V_load = load i3 %sample_period_samples_7_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load"/></StgValue>
</operation>

<operation id="455" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:17 %sample_period_samples_8_sample_V_load = load i3 %sample_period_samples_8_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load"/></StgValue>
</operation>

<operation id="456" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:19 %sample_period_samples_9_sample_V_load = load i3 %sample_period_samples_9_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load"/></StgValue>
</operation>

<operation id="457" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:21 %sample_period_samples_10_sample_V_load = load i3 %sample_period_samples_10_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load"/></StgValue>
</operation>

<operation id="458" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:23 %sample_period_samples_11_sample_V_load = load i3 %sample_period_samples_11_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load"/></StgValue>
</operation>

<operation id="459" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:25 %sample_period_samples_0_timestamp_V_load = load i3 %sample_period_samples_0_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load"/></StgValue>
</operation>

<operation id="460" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:27 %sample_period_samples_1_timestamp_V_load = load i3 %sample_period_samples_1_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load"/></StgValue>
</operation>

<operation id="461" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:29 %sample_period_samples_2_timestamp_V_load = load i3 %sample_period_samples_2_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load"/></StgValue>
</operation>

<operation id="462" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:31 %sample_period_samples_3_timestamp_V_load = load i3 %sample_period_samples_3_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load"/></StgValue>
</operation>

<operation id="463" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:33 %sample_period_samples_4_timestamp_V_load = load i3 %sample_period_samples_4_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load"/></StgValue>
</operation>

<operation id="464" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:35 %sample_period_samples_5_timestamp_V_load = load i3 %sample_period_samples_5_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load"/></StgValue>
</operation>

<operation id="465" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:37 %sample_period_samples_6_timestamp_V_load = load i3 %sample_period_samples_6_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load"/></StgValue>
</operation>

<operation id="466" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:39 %sample_period_samples_7_timestamp_V_load = load i3 %sample_period_samples_7_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load"/></StgValue>
</operation>

<operation id="467" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:41 %sample_period_samples_8_timestamp_V_load = load i3 %sample_period_samples_8_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load"/></StgValue>
</operation>

<operation id="468" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:43 %sample_period_samples_9_timestamp_V_load = load i3 %sample_period_samples_9_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load"/></StgValue>
</operation>

<operation id="469" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:45 %sample_period_samples_10_timestamp_V_load = load i3 %sample_period_samples_10_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load"/></StgValue>
</operation>

<operation id="470" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:47 %sample_period_samples_11_timestamp_V_load = load i3 %sample_period_samples_11_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load"/></StgValue>
</operation>

<operation id="471" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:49 %sample_period_samples_0_sample_V_load_1 = load i3 %sample_period_samples_0_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_1"/></StgValue>
</operation>

<operation id="472" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:51 %sample_period_samples_1_sample_V_load_1 = load i3 %sample_period_samples_1_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_1"/></StgValue>
</operation>

<operation id="473" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:53 %sample_period_samples_2_sample_V_load_1 = load i3 %sample_period_samples_2_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_1"/></StgValue>
</operation>

<operation id="474" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:55 %sample_period_samples_3_sample_V_load_1 = load i3 %sample_period_samples_3_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_1"/></StgValue>
</operation>

<operation id="475" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:57 %sample_period_samples_4_sample_V_load_1 = load i3 %sample_period_samples_4_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_1"/></StgValue>
</operation>

<operation id="476" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:59 %sample_period_samples_5_sample_V_load_1 = load i3 %sample_period_samples_5_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_1"/></StgValue>
</operation>

<operation id="477" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:61 %sample_period_samples_6_sample_V_load_1 = load i3 %sample_period_samples_6_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_1"/></StgValue>
</operation>

<operation id="478" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:63 %sample_period_samples_7_sample_V_load_1 = load i3 %sample_period_samples_7_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_1"/></StgValue>
</operation>

<operation id="479" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:65 %sample_period_samples_8_sample_V_load_1 = load i3 %sample_period_samples_8_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_1"/></StgValue>
</operation>

<operation id="480" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:67 %sample_period_samples_9_sample_V_load_1 = load i3 %sample_period_samples_9_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_1"/></StgValue>
</operation>

<operation id="481" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:69 %sample_period_samples_10_sample_V_load_1 = load i3 %sample_period_samples_10_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_1"/></StgValue>
</operation>

<operation id="482" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:71 %sample_period_samples_11_sample_V_load_1 = load i3 %sample_period_samples_11_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_1"/></StgValue>
</operation>

<operation id="483" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:73 %sample_period_samples_0_timestamp_V_load_1 = load i3 %sample_period_samples_0_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="484" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:75 %sample_period_samples_1_timestamp_V_load_1 = load i3 %sample_period_samples_1_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="485" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:77 %sample_period_samples_2_timestamp_V_load_1 = load i3 %sample_period_samples_2_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="486" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:79 %sample_period_samples_3_timestamp_V_load_1 = load i3 %sample_period_samples_3_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="487" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:81 %sample_period_samples_4_timestamp_V_load_1 = load i3 %sample_period_samples_4_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="488" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:83 %sample_period_samples_5_timestamp_V_load_1 = load i3 %sample_period_samples_5_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="489" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:85 %sample_period_samples_6_timestamp_V_load_1 = load i3 %sample_period_samples_6_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="490" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:87 %sample_period_samples_7_timestamp_V_load_1 = load i3 %sample_period_samples_7_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="491" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:89 %sample_period_samples_8_timestamp_V_load_1 = load i3 %sample_period_samples_8_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="492" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:91 %sample_period_samples_9_timestamp_V_load_1 = load i3 %sample_period_samples_9_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="493" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:93 %sample_period_samples_10_timestamp_V_load_1 = load i3 %sample_period_samples_10_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="494" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:95 %sample_period_samples_11_timestamp_V_load_1 = load i3 %sample_period_samples_11_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="495" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:96 %sample_period_samples_0_sample_V_addr_2 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_2"/></StgValue>
</operation>

<operation id="496" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:97 %sample_period_samples_0_sample_V_load_2 = load i3 %sample_period_samples_0_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_2"/></StgValue>
</operation>

<operation id="497" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:98 %sample_period_samples_1_sample_V_addr_2 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_2"/></StgValue>
</operation>

<operation id="498" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:99 %sample_period_samples_1_sample_V_load_2 = load i3 %sample_period_samples_1_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_2"/></StgValue>
</operation>

<operation id="499" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:100 %sample_period_samples_2_sample_V_addr_2 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_2"/></StgValue>
</operation>

<operation id="500" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:101 %sample_period_samples_2_sample_V_load_2 = load i3 %sample_period_samples_2_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_2"/></StgValue>
</operation>

<operation id="501" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:102 %sample_period_samples_3_sample_V_addr_2 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_2"/></StgValue>
</operation>

<operation id="502" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:103 %sample_period_samples_3_sample_V_load_2 = load i3 %sample_period_samples_3_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_2"/></StgValue>
</operation>

<operation id="503" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:104 %sample_period_samples_4_sample_V_addr_2 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_2"/></StgValue>
</operation>

<operation id="504" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:105 %sample_period_samples_4_sample_V_load_2 = load i3 %sample_period_samples_4_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_2"/></StgValue>
</operation>

<operation id="505" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:106 %sample_period_samples_5_sample_V_addr_2 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_2"/></StgValue>
</operation>

<operation id="506" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:107 %sample_period_samples_5_sample_V_load_2 = load i3 %sample_period_samples_5_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_2"/></StgValue>
</operation>

<operation id="507" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:108 %sample_period_samples_6_sample_V_addr_2 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_2"/></StgValue>
</operation>

<operation id="508" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:109 %sample_period_samples_6_sample_V_load_2 = load i3 %sample_period_samples_6_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_2"/></StgValue>
</operation>

<operation id="509" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:110 %sample_period_samples_7_sample_V_addr_2 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_2"/></StgValue>
</operation>

<operation id="510" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:111 %sample_period_samples_7_sample_V_load_2 = load i3 %sample_period_samples_7_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_2"/></StgValue>
</operation>

<operation id="511" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:112 %sample_period_samples_8_sample_V_addr_2 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_2"/></StgValue>
</operation>

<operation id="512" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:113 %sample_period_samples_8_sample_V_load_2 = load i3 %sample_period_samples_8_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_2"/></StgValue>
</operation>

<operation id="513" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:114 %sample_period_samples_9_sample_V_addr_2 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_2"/></StgValue>
</operation>

<operation id="514" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:115 %sample_period_samples_9_sample_V_load_2 = load i3 %sample_period_samples_9_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_2"/></StgValue>
</operation>

<operation id="515" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:116 %sample_period_samples_10_sample_V_addr_2 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_2"/></StgValue>
</operation>

<operation id="516" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:117 %sample_period_samples_10_sample_V_load_2 = load i3 %sample_period_samples_10_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_2"/></StgValue>
</operation>

<operation id="517" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:118 %sample_period_samples_11_sample_V_addr_2 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_2"/></StgValue>
</operation>

<operation id="518" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:119 %sample_period_samples_11_sample_V_load_2 = load i3 %sample_period_samples_11_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_2"/></StgValue>
</operation>

<operation id="519" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:120 %sample_period_samples_0_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="520" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:121 %sample_period_samples_0_timestamp_V_load_2 = load i3 %sample_period_samples_0_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="521" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:122 %sample_period_samples_1_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="522" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:123 %sample_period_samples_1_timestamp_V_load_2 = load i3 %sample_period_samples_1_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="523" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:124 %sample_period_samples_2_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="524" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:125 %sample_period_samples_2_timestamp_V_load_2 = load i3 %sample_period_samples_2_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="525" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:126 %sample_period_samples_3_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="526" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:127 %sample_period_samples_3_timestamp_V_load_2 = load i3 %sample_period_samples_3_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="527" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:128 %sample_period_samples_4_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="528" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:129 %sample_period_samples_4_timestamp_V_load_2 = load i3 %sample_period_samples_4_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="529" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:130 %sample_period_samples_5_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="530" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:131 %sample_period_samples_5_timestamp_V_load_2 = load i3 %sample_period_samples_5_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="531" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:132 %sample_period_samples_6_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="532" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:133 %sample_period_samples_6_timestamp_V_load_2 = load i3 %sample_period_samples_6_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="533" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:134 %sample_period_samples_7_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="534" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:135 %sample_period_samples_7_timestamp_V_load_2 = load i3 %sample_period_samples_7_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="535" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:136 %sample_period_samples_8_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="536" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:137 %sample_period_samples_8_timestamp_V_load_2 = load i3 %sample_period_samples_8_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="537" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:138 %sample_period_samples_9_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="538" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:139 %sample_period_samples_9_timestamp_V_load_2 = load i3 %sample_period_samples_9_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="539" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:140 %sample_period_samples_10_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="540" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:141 %sample_period_samples_10_timestamp_V_load_2 = load i3 %sample_period_samples_10_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="541" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:142 %sample_period_samples_11_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="542" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:143 %sample_period_samples_11_timestamp_V_load_2 = load i3 %sample_period_samples_11_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="543" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:144 %sample_period_samples_0_sample_V_addr_3 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_3"/></StgValue>
</operation>

<operation id="544" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:145 %sample_period_samples_0_sample_V_load_3 = load i3 %sample_period_samples_0_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_3"/></StgValue>
</operation>

<operation id="545" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:146 %sample_period_samples_1_sample_V_addr_3 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_3"/></StgValue>
</operation>

<operation id="546" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:147 %sample_period_samples_1_sample_V_load_3 = load i3 %sample_period_samples_1_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_3"/></StgValue>
</operation>

<operation id="547" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:148 %sample_period_samples_2_sample_V_addr_3 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_3"/></StgValue>
</operation>

<operation id="548" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:149 %sample_period_samples_2_sample_V_load_3 = load i3 %sample_period_samples_2_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_3"/></StgValue>
</operation>

<operation id="549" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:150 %sample_period_samples_3_sample_V_addr_3 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_3"/></StgValue>
</operation>

<operation id="550" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:151 %sample_period_samples_3_sample_V_load_3 = load i3 %sample_period_samples_3_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_3"/></StgValue>
</operation>

<operation id="551" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:152 %sample_period_samples_4_sample_V_addr_3 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_3"/></StgValue>
</operation>

<operation id="552" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:153 %sample_period_samples_4_sample_V_load_3 = load i3 %sample_period_samples_4_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_3"/></StgValue>
</operation>

<operation id="553" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:154 %sample_period_samples_5_sample_V_addr_3 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_3"/></StgValue>
</operation>

<operation id="554" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:155 %sample_period_samples_5_sample_V_load_3 = load i3 %sample_period_samples_5_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_3"/></StgValue>
</operation>

<operation id="555" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:156 %sample_period_samples_6_sample_V_addr_3 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_3"/></StgValue>
</operation>

<operation id="556" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:157 %sample_period_samples_6_sample_V_load_3 = load i3 %sample_period_samples_6_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_3"/></StgValue>
</operation>

<operation id="557" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:158 %sample_period_samples_7_sample_V_addr_3 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_3"/></StgValue>
</operation>

<operation id="558" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:159 %sample_period_samples_7_sample_V_load_3 = load i3 %sample_period_samples_7_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_3"/></StgValue>
</operation>

<operation id="559" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:160 %sample_period_samples_8_sample_V_addr_3 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_3"/></StgValue>
</operation>

<operation id="560" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:161 %sample_period_samples_8_sample_V_load_3 = load i3 %sample_period_samples_8_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_3"/></StgValue>
</operation>

<operation id="561" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:162 %sample_period_samples_9_sample_V_addr_3 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_3"/></StgValue>
</operation>

<operation id="562" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:163 %sample_period_samples_9_sample_V_load_3 = load i3 %sample_period_samples_9_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_3"/></StgValue>
</operation>

<operation id="563" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:164 %sample_period_samples_10_sample_V_addr_3 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_3"/></StgValue>
</operation>

<operation id="564" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:165 %sample_period_samples_10_sample_V_load_3 = load i3 %sample_period_samples_10_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_3"/></StgValue>
</operation>

<operation id="565" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:166 %sample_period_samples_11_sample_V_addr_3 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_3"/></StgValue>
</operation>

<operation id="566" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:167 %sample_period_samples_11_sample_V_load_3 = load i3 %sample_period_samples_11_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_3"/></StgValue>
</operation>

<operation id="567" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:168 %sample_period_samples_0_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="568" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:169 %sample_period_samples_0_timestamp_V_load_3 = load i3 %sample_period_samples_0_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="569" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:170 %sample_period_samples_1_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="570" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:171 %sample_period_samples_1_timestamp_V_load_3 = load i3 %sample_period_samples_1_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="571" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:172 %sample_period_samples_2_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="572" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:173 %sample_period_samples_2_timestamp_V_load_3 = load i3 %sample_period_samples_2_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="573" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:174 %sample_period_samples_3_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="574" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:175 %sample_period_samples_3_timestamp_V_load_3 = load i3 %sample_period_samples_3_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="575" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:176 %sample_period_samples_4_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="576" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:177 %sample_period_samples_4_timestamp_V_load_3 = load i3 %sample_period_samples_4_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="577" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:178 %sample_period_samples_5_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="578" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:179 %sample_period_samples_5_timestamp_V_load_3 = load i3 %sample_period_samples_5_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="579" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:180 %sample_period_samples_6_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="580" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:181 %sample_period_samples_6_timestamp_V_load_3 = load i3 %sample_period_samples_6_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="581" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:182 %sample_period_samples_7_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="582" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:183 %sample_period_samples_7_timestamp_V_load_3 = load i3 %sample_period_samples_7_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="583" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:184 %sample_period_samples_8_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="584" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:185 %sample_period_samples_8_timestamp_V_load_3 = load i3 %sample_period_samples_8_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="585" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:186 %sample_period_samples_9_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="586" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:187 %sample_period_samples_9_timestamp_V_load_3 = load i3 %sample_period_samples_9_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="587" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:188 %sample_period_samples_10_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="588" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:189 %sample_period_samples_10_timestamp_V_load_3 = load i3 %sample_period_samples_10_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="589" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:190 %sample_period_samples_11_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="590" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:191 %sample_period_samples_11_timestamp_V_load_3 = load i3 %sample_period_samples_11_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="591" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:97 %sample_period_samples_0_sample_V_load_2 = load i3 %sample_period_samples_0_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_2"/></StgValue>
</operation>

<operation id="592" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:99 %sample_period_samples_1_sample_V_load_2 = load i3 %sample_period_samples_1_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_2"/></StgValue>
</operation>

<operation id="593" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:101 %sample_period_samples_2_sample_V_load_2 = load i3 %sample_period_samples_2_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_2"/></StgValue>
</operation>

<operation id="594" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:103 %sample_period_samples_3_sample_V_load_2 = load i3 %sample_period_samples_3_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_2"/></StgValue>
</operation>

<operation id="595" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:105 %sample_period_samples_4_sample_V_load_2 = load i3 %sample_period_samples_4_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_2"/></StgValue>
</operation>

<operation id="596" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:107 %sample_period_samples_5_sample_V_load_2 = load i3 %sample_period_samples_5_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_2"/></StgValue>
</operation>

<operation id="597" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:109 %sample_period_samples_6_sample_V_load_2 = load i3 %sample_period_samples_6_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_2"/></StgValue>
</operation>

<operation id="598" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:111 %sample_period_samples_7_sample_V_load_2 = load i3 %sample_period_samples_7_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_2"/></StgValue>
</operation>

<operation id="599" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:113 %sample_period_samples_8_sample_V_load_2 = load i3 %sample_period_samples_8_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_2"/></StgValue>
</operation>

<operation id="600" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:115 %sample_period_samples_9_sample_V_load_2 = load i3 %sample_period_samples_9_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_2"/></StgValue>
</operation>

<operation id="601" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:117 %sample_period_samples_10_sample_V_load_2 = load i3 %sample_period_samples_10_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_2"/></StgValue>
</operation>

<operation id="602" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:119 %sample_period_samples_11_sample_V_load_2 = load i3 %sample_period_samples_11_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_2"/></StgValue>
</operation>

<operation id="603" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:121 %sample_period_samples_0_timestamp_V_load_2 = load i3 %sample_period_samples_0_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="604" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:123 %sample_period_samples_1_timestamp_V_load_2 = load i3 %sample_period_samples_1_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="605" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:125 %sample_period_samples_2_timestamp_V_load_2 = load i3 %sample_period_samples_2_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="606" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:127 %sample_period_samples_3_timestamp_V_load_2 = load i3 %sample_period_samples_3_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="607" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:129 %sample_period_samples_4_timestamp_V_load_2 = load i3 %sample_period_samples_4_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="608" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:131 %sample_period_samples_5_timestamp_V_load_2 = load i3 %sample_period_samples_5_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="609" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:133 %sample_period_samples_6_timestamp_V_load_2 = load i3 %sample_period_samples_6_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="610" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:135 %sample_period_samples_7_timestamp_V_load_2 = load i3 %sample_period_samples_7_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="611" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:137 %sample_period_samples_8_timestamp_V_load_2 = load i3 %sample_period_samples_8_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="612" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:139 %sample_period_samples_9_timestamp_V_load_2 = load i3 %sample_period_samples_9_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="613" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:141 %sample_period_samples_10_timestamp_V_load_2 = load i3 %sample_period_samples_10_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="614" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:143 %sample_period_samples_11_timestamp_V_load_2 = load i3 %sample_period_samples_11_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="615" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:145 %sample_period_samples_0_sample_V_load_3 = load i3 %sample_period_samples_0_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_3"/></StgValue>
</operation>

<operation id="616" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:147 %sample_period_samples_1_sample_V_load_3 = load i3 %sample_period_samples_1_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_3"/></StgValue>
</operation>

<operation id="617" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:149 %sample_period_samples_2_sample_V_load_3 = load i3 %sample_period_samples_2_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_3"/></StgValue>
</operation>

<operation id="618" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:151 %sample_period_samples_3_sample_V_load_3 = load i3 %sample_period_samples_3_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_3"/></StgValue>
</operation>

<operation id="619" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:153 %sample_period_samples_4_sample_V_load_3 = load i3 %sample_period_samples_4_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_3"/></StgValue>
</operation>

<operation id="620" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:155 %sample_period_samples_5_sample_V_load_3 = load i3 %sample_period_samples_5_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_3"/></StgValue>
</operation>

<operation id="621" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:157 %sample_period_samples_6_sample_V_load_3 = load i3 %sample_period_samples_6_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_3"/></StgValue>
</operation>

<operation id="622" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:159 %sample_period_samples_7_sample_V_load_3 = load i3 %sample_period_samples_7_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_3"/></StgValue>
</operation>

<operation id="623" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:161 %sample_period_samples_8_sample_V_load_3 = load i3 %sample_period_samples_8_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_3"/></StgValue>
</operation>

<operation id="624" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:163 %sample_period_samples_9_sample_V_load_3 = load i3 %sample_period_samples_9_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_3"/></StgValue>
</operation>

<operation id="625" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:165 %sample_period_samples_10_sample_V_load_3 = load i3 %sample_period_samples_10_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_3"/></StgValue>
</operation>

<operation id="626" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:167 %sample_period_samples_11_sample_V_load_3 = load i3 %sample_period_samples_11_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_3"/></StgValue>
</operation>

<operation id="627" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:169 %sample_period_samples_0_timestamp_V_load_3 = load i3 %sample_period_samples_0_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="628" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:171 %sample_period_samples_1_timestamp_V_load_3 = load i3 %sample_period_samples_1_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="629" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:173 %sample_period_samples_2_timestamp_V_load_3 = load i3 %sample_period_samples_2_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="630" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:175 %sample_period_samples_3_timestamp_V_load_3 = load i3 %sample_period_samples_3_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="631" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:177 %sample_period_samples_4_timestamp_V_load_3 = load i3 %sample_period_samples_4_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="632" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:179 %sample_period_samples_5_timestamp_V_load_3 = load i3 %sample_period_samples_5_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="633" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:181 %sample_period_samples_6_timestamp_V_load_3 = load i3 %sample_period_samples_6_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="634" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:183 %sample_period_samples_7_timestamp_V_load_3 = load i3 %sample_period_samples_7_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="635" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:185 %sample_period_samples_8_timestamp_V_load_3 = load i3 %sample_period_samples_8_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="636" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:187 %sample_period_samples_9_timestamp_V_load_3 = load i3 %sample_period_samples_9_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="637" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:189 %sample_period_samples_10_timestamp_V_load_3 = load i3 %sample_period_samples_10_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="638" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:191 %sample_period_samples_11_timestamp_V_load_3 = load i3 %sample_period_samples_11_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="639" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:192 %sample_period_samples_0_sample_V_addr_4 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_4"/></StgValue>
</operation>

<operation id="640" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:193 %sample_period_samples_0_sample_V_load_4 = load i3 %sample_period_samples_0_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_4"/></StgValue>
</operation>

<operation id="641" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:194 %sample_period_samples_1_sample_V_addr_4 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_4"/></StgValue>
</operation>

<operation id="642" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:195 %sample_period_samples_1_sample_V_load_4 = load i3 %sample_period_samples_1_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_4"/></StgValue>
</operation>

<operation id="643" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:196 %sample_period_samples_2_sample_V_addr_4 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_4"/></StgValue>
</operation>

<operation id="644" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:197 %sample_period_samples_2_sample_V_load_4 = load i3 %sample_period_samples_2_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_4"/></StgValue>
</operation>

<operation id="645" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:198 %sample_period_samples_3_sample_V_addr_4 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_4"/></StgValue>
</operation>

<operation id="646" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:199 %sample_period_samples_3_sample_V_load_4 = load i3 %sample_period_samples_3_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_4"/></StgValue>
</operation>

<operation id="647" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:200 %sample_period_samples_4_sample_V_addr_4 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_4"/></StgValue>
</operation>

<operation id="648" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:201 %sample_period_samples_4_sample_V_load_4 = load i3 %sample_period_samples_4_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_4"/></StgValue>
</operation>

<operation id="649" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:202 %sample_period_samples_5_sample_V_addr_4 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_4"/></StgValue>
</operation>

<operation id="650" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:203 %sample_period_samples_5_sample_V_load_4 = load i3 %sample_period_samples_5_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_4"/></StgValue>
</operation>

<operation id="651" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:204 %sample_period_samples_6_sample_V_addr_4 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_4"/></StgValue>
</operation>

<operation id="652" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:205 %sample_period_samples_6_sample_V_load_4 = load i3 %sample_period_samples_6_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_4"/></StgValue>
</operation>

<operation id="653" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:206 %sample_period_samples_7_sample_V_addr_4 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_4"/></StgValue>
</operation>

<operation id="654" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:207 %sample_period_samples_7_sample_V_load_4 = load i3 %sample_period_samples_7_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_4"/></StgValue>
</operation>

<operation id="655" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:208 %sample_period_samples_8_sample_V_addr_4 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_4"/></StgValue>
</operation>

<operation id="656" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:209 %sample_period_samples_8_sample_V_load_4 = load i3 %sample_period_samples_8_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_4"/></StgValue>
</operation>

<operation id="657" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:210 %sample_period_samples_9_sample_V_addr_4 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_4"/></StgValue>
</operation>

<operation id="658" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:211 %sample_period_samples_9_sample_V_load_4 = load i3 %sample_period_samples_9_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_4"/></StgValue>
</operation>

<operation id="659" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:212 %sample_period_samples_10_sample_V_addr_4 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_4"/></StgValue>
</operation>

<operation id="660" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:213 %sample_period_samples_10_sample_V_load_4 = load i3 %sample_period_samples_10_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_4"/></StgValue>
</operation>

<operation id="661" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:214 %sample_period_samples_11_sample_V_addr_4 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_4"/></StgValue>
</operation>

<operation id="662" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:215 %sample_period_samples_11_sample_V_load_4 = load i3 %sample_period_samples_11_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_4"/></StgValue>
</operation>

<operation id="663" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:216 %sample_period_samples_0_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="664" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:217 %sample_period_samples_0_timestamp_V_load_4 = load i3 %sample_period_samples_0_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="665" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:218 %sample_period_samples_1_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="666" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:219 %sample_period_samples_1_timestamp_V_load_4 = load i3 %sample_period_samples_1_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="667" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:220 %sample_period_samples_2_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="668" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:221 %sample_period_samples_2_timestamp_V_load_4 = load i3 %sample_period_samples_2_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="669" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:222 %sample_period_samples_3_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="670" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:223 %sample_period_samples_3_timestamp_V_load_4 = load i3 %sample_period_samples_3_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="671" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:224 %sample_period_samples_4_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="672" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:225 %sample_period_samples_4_timestamp_V_load_4 = load i3 %sample_period_samples_4_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="673" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:226 %sample_period_samples_5_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="674" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:227 %sample_period_samples_5_timestamp_V_load_4 = load i3 %sample_period_samples_5_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="675" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:228 %sample_period_samples_6_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="676" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:229 %sample_period_samples_6_timestamp_V_load_4 = load i3 %sample_period_samples_6_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="677" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:230 %sample_period_samples_7_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="678" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:231 %sample_period_samples_7_timestamp_V_load_4 = load i3 %sample_period_samples_7_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="679" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:232 %sample_period_samples_8_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="680" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:233 %sample_period_samples_8_timestamp_V_load_4 = load i3 %sample_period_samples_8_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="681" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:234 %sample_period_samples_9_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="682" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:235 %sample_period_samples_9_timestamp_V_load_4 = load i3 %sample_period_samples_9_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="683" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:236 %sample_period_samples_10_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="684" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:237 %sample_period_samples_10_timestamp_V_load_4 = load i3 %sample_period_samples_10_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="685" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:238 %sample_period_samples_11_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="686" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:239 %sample_period_samples_11_timestamp_V_load_4 = load i3 %sample_period_samples_11_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="687" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:240 %sample_period_samples_0_sample_V_addr_5 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_5"/></StgValue>
</operation>

<operation id="688" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:241 %sample_period_samples_0_sample_V_load_5 = load i3 %sample_period_samples_0_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_5"/></StgValue>
</operation>

<operation id="689" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:242 %sample_period_samples_1_sample_V_addr_5 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_5"/></StgValue>
</operation>

<operation id="690" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:243 %sample_period_samples_1_sample_V_load_5 = load i3 %sample_period_samples_1_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_5"/></StgValue>
</operation>

<operation id="691" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:244 %sample_period_samples_2_sample_V_addr_5 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_5"/></StgValue>
</operation>

<operation id="692" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:245 %sample_period_samples_2_sample_V_load_5 = load i3 %sample_period_samples_2_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_5"/></StgValue>
</operation>

<operation id="693" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:246 %sample_period_samples_3_sample_V_addr_5 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_5"/></StgValue>
</operation>

<operation id="694" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:247 %sample_period_samples_3_sample_V_load_5 = load i3 %sample_period_samples_3_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_5"/></StgValue>
</operation>

<operation id="695" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:248 %sample_period_samples_4_sample_V_addr_5 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_5"/></StgValue>
</operation>

<operation id="696" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:249 %sample_period_samples_4_sample_V_load_5 = load i3 %sample_period_samples_4_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_5"/></StgValue>
</operation>

<operation id="697" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:250 %sample_period_samples_5_sample_V_addr_5 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_5"/></StgValue>
</operation>

<operation id="698" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:251 %sample_period_samples_5_sample_V_load_5 = load i3 %sample_period_samples_5_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_5"/></StgValue>
</operation>

<operation id="699" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:252 %sample_period_samples_6_sample_V_addr_5 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_5"/></StgValue>
</operation>

<operation id="700" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:253 %sample_period_samples_6_sample_V_load_5 = load i3 %sample_period_samples_6_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_5"/></StgValue>
</operation>

<operation id="701" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:254 %sample_period_samples_7_sample_V_addr_5 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_5"/></StgValue>
</operation>

<operation id="702" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:255 %sample_period_samples_7_sample_V_load_5 = load i3 %sample_period_samples_7_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_5"/></StgValue>
</operation>

<operation id="703" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:256 %sample_period_samples_8_sample_V_addr_5 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_5"/></StgValue>
</operation>

<operation id="704" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:257 %sample_period_samples_8_sample_V_load_5 = load i3 %sample_period_samples_8_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_5"/></StgValue>
</operation>

<operation id="705" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:258 %sample_period_samples_9_sample_V_addr_5 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_5"/></StgValue>
</operation>

<operation id="706" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:259 %sample_period_samples_9_sample_V_load_5 = load i3 %sample_period_samples_9_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_5"/></StgValue>
</operation>

<operation id="707" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:260 %sample_period_samples_10_sample_V_addr_5 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_5"/></StgValue>
</operation>

<operation id="708" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:261 %sample_period_samples_10_sample_V_load_5 = load i3 %sample_period_samples_10_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_5"/></StgValue>
</operation>

<operation id="709" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:262 %sample_period_samples_11_sample_V_addr_5 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_5"/></StgValue>
</operation>

<operation id="710" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:263 %sample_period_samples_11_sample_V_load_5 = load i3 %sample_period_samples_11_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_5"/></StgValue>
</operation>

<operation id="711" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:264 %sample_period_samples_0_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="712" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:265 %sample_period_samples_0_timestamp_V_load_5 = load i3 %sample_period_samples_0_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="713" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:266 %sample_period_samples_1_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="714" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:267 %sample_period_samples_1_timestamp_V_load_5 = load i3 %sample_period_samples_1_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="715" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:268 %sample_period_samples_2_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="716" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:269 %sample_period_samples_2_timestamp_V_load_5 = load i3 %sample_period_samples_2_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="717" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:270 %sample_period_samples_3_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="718" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:271 %sample_period_samples_3_timestamp_V_load_5 = load i3 %sample_period_samples_3_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="719" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:272 %sample_period_samples_4_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="720" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:273 %sample_period_samples_4_timestamp_V_load_5 = load i3 %sample_period_samples_4_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="721" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:274 %sample_period_samples_5_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="722" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:275 %sample_period_samples_5_timestamp_V_load_5 = load i3 %sample_period_samples_5_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="723" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:276 %sample_period_samples_6_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="724" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:277 %sample_period_samples_6_timestamp_V_load_5 = load i3 %sample_period_samples_6_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="725" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:278 %sample_period_samples_7_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="726" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:279 %sample_period_samples_7_timestamp_V_load_5 = load i3 %sample_period_samples_7_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="727" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:280 %sample_period_samples_8_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="728" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:281 %sample_period_samples_8_timestamp_V_load_5 = load i3 %sample_period_samples_8_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="729" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:282 %sample_period_samples_9_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="730" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:283 %sample_period_samples_9_timestamp_V_load_5 = load i3 %sample_period_samples_9_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="731" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:284 %sample_period_samples_10_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="732" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:285 %sample_period_samples_10_timestamp_V_load_5 = load i3 %sample_period_samples_10_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="733" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:286 %sample_period_samples_11_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="734" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:287 %sample_period_samples_11_timestamp_V_load_5 = load i3 %sample_period_samples_11_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_5"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="735" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:193 %sample_period_samples_0_sample_V_load_4 = load i3 %sample_period_samples_0_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_4"/></StgValue>
</operation>

<operation id="736" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:195 %sample_period_samples_1_sample_V_load_4 = load i3 %sample_period_samples_1_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_4"/></StgValue>
</operation>

<operation id="737" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:197 %sample_period_samples_2_sample_V_load_4 = load i3 %sample_period_samples_2_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_4"/></StgValue>
</operation>

<operation id="738" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:199 %sample_period_samples_3_sample_V_load_4 = load i3 %sample_period_samples_3_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_4"/></StgValue>
</operation>

<operation id="739" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:201 %sample_period_samples_4_sample_V_load_4 = load i3 %sample_period_samples_4_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_4"/></StgValue>
</operation>

<operation id="740" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:203 %sample_period_samples_5_sample_V_load_4 = load i3 %sample_period_samples_5_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_4"/></StgValue>
</operation>

<operation id="741" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:205 %sample_period_samples_6_sample_V_load_4 = load i3 %sample_period_samples_6_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_4"/></StgValue>
</operation>

<operation id="742" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:207 %sample_period_samples_7_sample_V_load_4 = load i3 %sample_period_samples_7_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_4"/></StgValue>
</operation>

<operation id="743" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:209 %sample_period_samples_8_sample_V_load_4 = load i3 %sample_period_samples_8_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_4"/></StgValue>
</operation>

<operation id="744" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:211 %sample_period_samples_9_sample_V_load_4 = load i3 %sample_period_samples_9_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_4"/></StgValue>
</operation>

<operation id="745" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:213 %sample_period_samples_10_sample_V_load_4 = load i3 %sample_period_samples_10_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_4"/></StgValue>
</operation>

<operation id="746" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:215 %sample_period_samples_11_sample_V_load_4 = load i3 %sample_period_samples_11_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_4"/></StgValue>
</operation>

<operation id="747" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:217 %sample_period_samples_0_timestamp_V_load_4 = load i3 %sample_period_samples_0_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="748" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:219 %sample_period_samples_1_timestamp_V_load_4 = load i3 %sample_period_samples_1_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="749" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:221 %sample_period_samples_2_timestamp_V_load_4 = load i3 %sample_period_samples_2_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="750" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:223 %sample_period_samples_3_timestamp_V_load_4 = load i3 %sample_period_samples_3_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="751" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:225 %sample_period_samples_4_timestamp_V_load_4 = load i3 %sample_period_samples_4_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="752" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:227 %sample_period_samples_5_timestamp_V_load_4 = load i3 %sample_period_samples_5_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="753" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:229 %sample_period_samples_6_timestamp_V_load_4 = load i3 %sample_period_samples_6_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="754" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:231 %sample_period_samples_7_timestamp_V_load_4 = load i3 %sample_period_samples_7_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="755" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:233 %sample_period_samples_8_timestamp_V_load_4 = load i3 %sample_period_samples_8_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="756" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:235 %sample_period_samples_9_timestamp_V_load_4 = load i3 %sample_period_samples_9_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="757" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:237 %sample_period_samples_10_timestamp_V_load_4 = load i3 %sample_period_samples_10_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="758" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:239 %sample_period_samples_11_timestamp_V_load_4 = load i3 %sample_period_samples_11_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="759" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:241 %sample_period_samples_0_sample_V_load_5 = load i3 %sample_period_samples_0_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_5"/></StgValue>
</operation>

<operation id="760" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:243 %sample_period_samples_1_sample_V_load_5 = load i3 %sample_period_samples_1_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_5"/></StgValue>
</operation>

<operation id="761" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:245 %sample_period_samples_2_sample_V_load_5 = load i3 %sample_period_samples_2_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_5"/></StgValue>
</operation>

<operation id="762" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:247 %sample_period_samples_3_sample_V_load_5 = load i3 %sample_period_samples_3_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_5"/></StgValue>
</operation>

<operation id="763" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:249 %sample_period_samples_4_sample_V_load_5 = load i3 %sample_period_samples_4_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_5"/></StgValue>
</operation>

<operation id="764" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:251 %sample_period_samples_5_sample_V_load_5 = load i3 %sample_period_samples_5_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_5"/></StgValue>
</operation>

<operation id="765" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:253 %sample_period_samples_6_sample_V_load_5 = load i3 %sample_period_samples_6_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_5"/></StgValue>
</operation>

<operation id="766" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:255 %sample_period_samples_7_sample_V_load_5 = load i3 %sample_period_samples_7_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_5"/></StgValue>
</operation>

<operation id="767" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:257 %sample_period_samples_8_sample_V_load_5 = load i3 %sample_period_samples_8_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_5"/></StgValue>
</operation>

<operation id="768" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:259 %sample_period_samples_9_sample_V_load_5 = load i3 %sample_period_samples_9_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_5"/></StgValue>
</operation>

<operation id="769" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:261 %sample_period_samples_10_sample_V_load_5 = load i3 %sample_period_samples_10_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_5"/></StgValue>
</operation>

<operation id="770" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:263 %sample_period_samples_11_sample_V_load_5 = load i3 %sample_period_samples_11_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_5"/></StgValue>
</operation>

<operation id="771" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:265 %sample_period_samples_0_timestamp_V_load_5 = load i3 %sample_period_samples_0_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="772" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:267 %sample_period_samples_1_timestamp_V_load_5 = load i3 %sample_period_samples_1_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="773" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:269 %sample_period_samples_2_timestamp_V_load_5 = load i3 %sample_period_samples_2_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="774" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:271 %sample_period_samples_3_timestamp_V_load_5 = load i3 %sample_period_samples_3_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="775" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:273 %sample_period_samples_4_timestamp_V_load_5 = load i3 %sample_period_samples_4_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="776" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:275 %sample_period_samples_5_timestamp_V_load_5 = load i3 %sample_period_samples_5_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="777" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:277 %sample_period_samples_6_timestamp_V_load_5 = load i3 %sample_period_samples_6_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="778" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:279 %sample_period_samples_7_timestamp_V_load_5 = load i3 %sample_period_samples_7_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="779" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:281 %sample_period_samples_8_timestamp_V_load_5 = load i3 %sample_period_samples_8_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="780" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:283 %sample_period_samples_9_timestamp_V_load_5 = load i3 %sample_period_samples_9_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="781" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:285 %sample_period_samples_10_timestamp_V_load_5 = load i3 %sample_period_samples_10_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="782" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:287 %sample_period_samples_11_timestamp_V_load_5 = load i3 %sample_period_samples_11_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="783" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:288 %sample_period_samples_0_sample_V_addr_6 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_6"/></StgValue>
</operation>

<operation id="784" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:289 %sample_period_samples_0_sample_V_load_6 = load i3 %sample_period_samples_0_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_6"/></StgValue>
</operation>

<operation id="785" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:290 %sample_period_samples_1_sample_V_addr_6 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_6"/></StgValue>
</operation>

<operation id="786" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:291 %sample_period_samples_1_sample_V_load_6 = load i3 %sample_period_samples_1_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_6"/></StgValue>
</operation>

<operation id="787" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:292 %sample_period_samples_2_sample_V_addr_6 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_6"/></StgValue>
</operation>

<operation id="788" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:293 %sample_period_samples_2_sample_V_load_6 = load i3 %sample_period_samples_2_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_6"/></StgValue>
</operation>

<operation id="789" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:294 %sample_period_samples_3_sample_V_addr_6 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_6"/></StgValue>
</operation>

<operation id="790" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:295 %sample_period_samples_3_sample_V_load_6 = load i3 %sample_period_samples_3_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_6"/></StgValue>
</operation>

<operation id="791" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:296 %sample_period_samples_4_sample_V_addr_6 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_6"/></StgValue>
</operation>

<operation id="792" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:297 %sample_period_samples_4_sample_V_load_6 = load i3 %sample_period_samples_4_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_6"/></StgValue>
</operation>

<operation id="793" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:298 %sample_period_samples_5_sample_V_addr_6 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_6"/></StgValue>
</operation>

<operation id="794" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:299 %sample_period_samples_5_sample_V_load_6 = load i3 %sample_period_samples_5_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_6"/></StgValue>
</operation>

<operation id="795" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:300 %sample_period_samples_6_sample_V_addr_6 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_6"/></StgValue>
</operation>

<operation id="796" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:301 %sample_period_samples_6_sample_V_load_6 = load i3 %sample_period_samples_6_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_6"/></StgValue>
</operation>

<operation id="797" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:302 %sample_period_samples_7_sample_V_addr_6 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_6"/></StgValue>
</operation>

<operation id="798" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:303 %sample_period_samples_7_sample_V_load_6 = load i3 %sample_period_samples_7_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_6"/></StgValue>
</operation>

<operation id="799" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:304 %sample_period_samples_8_sample_V_addr_6 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_6"/></StgValue>
</operation>

<operation id="800" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:305 %sample_period_samples_8_sample_V_load_6 = load i3 %sample_period_samples_8_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_6"/></StgValue>
</operation>

<operation id="801" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:306 %sample_period_samples_9_sample_V_addr_6 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_6"/></StgValue>
</operation>

<operation id="802" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:307 %sample_period_samples_9_sample_V_load_6 = load i3 %sample_period_samples_9_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_6"/></StgValue>
</operation>

<operation id="803" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:308 %sample_period_samples_10_sample_V_addr_6 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_6"/></StgValue>
</operation>

<operation id="804" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:309 %sample_period_samples_10_sample_V_load_6 = load i3 %sample_period_samples_10_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_6"/></StgValue>
</operation>

<operation id="805" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:310 %sample_period_samples_11_sample_V_addr_6 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_6"/></StgValue>
</operation>

<operation id="806" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:311 %sample_period_samples_11_sample_V_load_6 = load i3 %sample_period_samples_11_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_6"/></StgValue>
</operation>

<operation id="807" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:312 %sample_period_samples_0_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="808" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:313 %sample_period_samples_0_timestamp_V_load_6 = load i3 %sample_period_samples_0_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="809" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:314 %sample_period_samples_1_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="810" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:315 %sample_period_samples_1_timestamp_V_load_6 = load i3 %sample_period_samples_1_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="811" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:316 %sample_period_samples_2_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="812" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:317 %sample_period_samples_2_timestamp_V_load_6 = load i3 %sample_period_samples_2_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="813" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:318 %sample_period_samples_3_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="814" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:319 %sample_period_samples_3_timestamp_V_load_6 = load i3 %sample_period_samples_3_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="815" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:320 %sample_period_samples_4_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="816" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:321 %sample_period_samples_4_timestamp_V_load_6 = load i3 %sample_period_samples_4_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="817" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:322 %sample_period_samples_5_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="818" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:323 %sample_period_samples_5_timestamp_V_load_6 = load i3 %sample_period_samples_5_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="819" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:324 %sample_period_samples_6_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="820" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:325 %sample_period_samples_6_timestamp_V_load_6 = load i3 %sample_period_samples_6_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="821" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:326 %sample_period_samples_7_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="822" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:327 %sample_period_samples_7_timestamp_V_load_6 = load i3 %sample_period_samples_7_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="823" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:328 %sample_period_samples_8_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="824" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:329 %sample_period_samples_8_timestamp_V_load_6 = load i3 %sample_period_samples_8_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="825" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:330 %sample_period_samples_9_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="826" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:331 %sample_period_samples_9_timestamp_V_load_6 = load i3 %sample_period_samples_9_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="827" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:332 %sample_period_samples_10_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="828" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:333 %sample_period_samples_10_timestamp_V_load_6 = load i3 %sample_period_samples_10_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="829" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:334 %sample_period_samples_11_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="830" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:335 %sample_period_samples_11_timestamp_V_load_6 = load i3 %sample_period_samples_11_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="831" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:336 %sample_period_samples_0_sample_V_addr_7 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_7"/></StgValue>
</operation>

<operation id="832" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:337 %sample_period_samples_0_sample_V_load_7 = load i3 %sample_period_samples_0_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_7"/></StgValue>
</operation>

<operation id="833" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:338 %sample_period_samples_1_sample_V_addr_7 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_7"/></StgValue>
</operation>

<operation id="834" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:339 %sample_period_samples_1_sample_V_load_7 = load i3 %sample_period_samples_1_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_7"/></StgValue>
</operation>

<operation id="835" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:340 %sample_period_samples_2_sample_V_addr_7 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_7"/></StgValue>
</operation>

<operation id="836" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:341 %sample_period_samples_2_sample_V_load_7 = load i3 %sample_period_samples_2_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_7"/></StgValue>
</operation>

<operation id="837" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:342 %sample_period_samples_3_sample_V_addr_7 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_7"/></StgValue>
</operation>

<operation id="838" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:343 %sample_period_samples_3_sample_V_load_7 = load i3 %sample_period_samples_3_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_7"/></StgValue>
</operation>

<operation id="839" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:344 %sample_period_samples_4_sample_V_addr_7 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_7"/></StgValue>
</operation>

<operation id="840" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:345 %sample_period_samples_4_sample_V_load_7 = load i3 %sample_period_samples_4_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_7"/></StgValue>
</operation>

<operation id="841" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:346 %sample_period_samples_5_sample_V_addr_7 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_7"/></StgValue>
</operation>

<operation id="842" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:347 %sample_period_samples_5_sample_V_load_7 = load i3 %sample_period_samples_5_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_7"/></StgValue>
</operation>

<operation id="843" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:348 %sample_period_samples_6_sample_V_addr_7 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_7"/></StgValue>
</operation>

<operation id="844" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:349 %sample_period_samples_6_sample_V_load_7 = load i3 %sample_period_samples_6_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_7"/></StgValue>
</operation>

<operation id="845" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:350 %sample_period_samples_7_sample_V_addr_7 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_7"/></StgValue>
</operation>

<operation id="846" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:351 %sample_period_samples_7_sample_V_load_7 = load i3 %sample_period_samples_7_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_7"/></StgValue>
</operation>

<operation id="847" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:352 %sample_period_samples_8_sample_V_addr_7 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_7"/></StgValue>
</operation>

<operation id="848" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:353 %sample_period_samples_8_sample_V_load_7 = load i3 %sample_period_samples_8_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_7"/></StgValue>
</operation>

<operation id="849" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:354 %sample_period_samples_9_sample_V_addr_7 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_7"/></StgValue>
</operation>

<operation id="850" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:355 %sample_period_samples_9_sample_V_load_7 = load i3 %sample_period_samples_9_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_7"/></StgValue>
</operation>

<operation id="851" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:356 %sample_period_samples_10_sample_V_addr_7 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_7"/></StgValue>
</operation>

<operation id="852" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:357 %sample_period_samples_10_sample_V_load_7 = load i3 %sample_period_samples_10_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_7"/></StgValue>
</operation>

<operation id="853" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:358 %sample_period_samples_11_sample_V_addr_7 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_7"/></StgValue>
</operation>

<operation id="854" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:359 %sample_period_samples_11_sample_V_load_7 = load i3 %sample_period_samples_11_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_7"/></StgValue>
</operation>

<operation id="855" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:360 %sample_period_samples_0_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="856" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:361 %sample_period_samples_0_timestamp_V_load_7 = load i3 %sample_period_samples_0_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="857" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:362 %sample_period_samples_1_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="858" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:363 %sample_period_samples_1_timestamp_V_load_7 = load i3 %sample_period_samples_1_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="859" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:364 %sample_period_samples_2_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="860" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:365 %sample_period_samples_2_timestamp_V_load_7 = load i3 %sample_period_samples_2_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="861" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:366 %sample_period_samples_3_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="862" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:367 %sample_period_samples_3_timestamp_V_load_7 = load i3 %sample_period_samples_3_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="863" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:368 %sample_period_samples_4_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="864" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:369 %sample_period_samples_4_timestamp_V_load_7 = load i3 %sample_period_samples_4_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="865" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:370 %sample_period_samples_5_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="866" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:371 %sample_period_samples_5_timestamp_V_load_7 = load i3 %sample_period_samples_5_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="867" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:372 %sample_period_samples_6_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="868" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:373 %sample_period_samples_6_timestamp_V_load_7 = load i3 %sample_period_samples_6_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="869" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:374 %sample_period_samples_7_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="870" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:375 %sample_period_samples_7_timestamp_V_load_7 = load i3 %sample_period_samples_7_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="871" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:376 %sample_period_samples_8_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="872" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:377 %sample_period_samples_8_timestamp_V_load_7 = load i3 %sample_period_samples_8_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="873" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:378 %sample_period_samples_9_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="874" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:379 %sample_period_samples_9_timestamp_V_load_7 = load i3 %sample_period_samples_9_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="875" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:380 %sample_period_samples_10_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="876" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:381 %sample_period_samples_10_timestamp_V_load_7 = load i3 %sample_period_samples_10_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="877" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:382 %sample_period_samples_11_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="878" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:383 %sample_period_samples_11_timestamp_V_load_7 = load i3 %sample_period_samples_11_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="879" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:289 %sample_period_samples_0_sample_V_load_6 = load i3 %sample_period_samples_0_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_6"/></StgValue>
</operation>

<operation id="880" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:291 %sample_period_samples_1_sample_V_load_6 = load i3 %sample_period_samples_1_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_6"/></StgValue>
</operation>

<operation id="881" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:293 %sample_period_samples_2_sample_V_load_6 = load i3 %sample_period_samples_2_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_6"/></StgValue>
</operation>

<operation id="882" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:295 %sample_period_samples_3_sample_V_load_6 = load i3 %sample_period_samples_3_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_6"/></StgValue>
</operation>

<operation id="883" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:297 %sample_period_samples_4_sample_V_load_6 = load i3 %sample_period_samples_4_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_6"/></StgValue>
</operation>

<operation id="884" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:299 %sample_period_samples_5_sample_V_load_6 = load i3 %sample_period_samples_5_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_6"/></StgValue>
</operation>

<operation id="885" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:301 %sample_period_samples_6_sample_V_load_6 = load i3 %sample_period_samples_6_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_6"/></StgValue>
</operation>

<operation id="886" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:303 %sample_period_samples_7_sample_V_load_6 = load i3 %sample_period_samples_7_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_6"/></StgValue>
</operation>

<operation id="887" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:305 %sample_period_samples_8_sample_V_load_6 = load i3 %sample_period_samples_8_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_6"/></StgValue>
</operation>

<operation id="888" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:307 %sample_period_samples_9_sample_V_load_6 = load i3 %sample_period_samples_9_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_6"/></StgValue>
</operation>

<operation id="889" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:309 %sample_period_samples_10_sample_V_load_6 = load i3 %sample_period_samples_10_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_6"/></StgValue>
</operation>

<operation id="890" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:311 %sample_period_samples_11_sample_V_load_6 = load i3 %sample_period_samples_11_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_6"/></StgValue>
</operation>

<operation id="891" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:313 %sample_period_samples_0_timestamp_V_load_6 = load i3 %sample_period_samples_0_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="892" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:315 %sample_period_samples_1_timestamp_V_load_6 = load i3 %sample_period_samples_1_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="893" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:317 %sample_period_samples_2_timestamp_V_load_6 = load i3 %sample_period_samples_2_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="894" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:319 %sample_period_samples_3_timestamp_V_load_6 = load i3 %sample_period_samples_3_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="895" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:321 %sample_period_samples_4_timestamp_V_load_6 = load i3 %sample_period_samples_4_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="896" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:323 %sample_period_samples_5_timestamp_V_load_6 = load i3 %sample_period_samples_5_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="897" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:325 %sample_period_samples_6_timestamp_V_load_6 = load i3 %sample_period_samples_6_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="898" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:327 %sample_period_samples_7_timestamp_V_load_6 = load i3 %sample_period_samples_7_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="899" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:329 %sample_period_samples_8_timestamp_V_load_6 = load i3 %sample_period_samples_8_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="900" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:331 %sample_period_samples_9_timestamp_V_load_6 = load i3 %sample_period_samples_9_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="901" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:333 %sample_period_samples_10_timestamp_V_load_6 = load i3 %sample_period_samples_10_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="902" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:335 %sample_period_samples_11_timestamp_V_load_6 = load i3 %sample_period_samples_11_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="903" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:337 %sample_period_samples_0_sample_V_load_7 = load i3 %sample_period_samples_0_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_7"/></StgValue>
</operation>

<operation id="904" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:339 %sample_period_samples_1_sample_V_load_7 = load i3 %sample_period_samples_1_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_7"/></StgValue>
</operation>

<operation id="905" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:341 %sample_period_samples_2_sample_V_load_7 = load i3 %sample_period_samples_2_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_7"/></StgValue>
</operation>

<operation id="906" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:343 %sample_period_samples_3_sample_V_load_7 = load i3 %sample_period_samples_3_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_7"/></StgValue>
</operation>

<operation id="907" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:345 %sample_period_samples_4_sample_V_load_7 = load i3 %sample_period_samples_4_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_7"/></StgValue>
</operation>

<operation id="908" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:347 %sample_period_samples_5_sample_V_load_7 = load i3 %sample_period_samples_5_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_7"/></StgValue>
</operation>

<operation id="909" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:349 %sample_period_samples_6_sample_V_load_7 = load i3 %sample_period_samples_6_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_7"/></StgValue>
</operation>

<operation id="910" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:351 %sample_period_samples_7_sample_V_load_7 = load i3 %sample_period_samples_7_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_7"/></StgValue>
</operation>

<operation id="911" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:353 %sample_period_samples_8_sample_V_load_7 = load i3 %sample_period_samples_8_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_7"/></StgValue>
</operation>

<operation id="912" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:355 %sample_period_samples_9_sample_V_load_7 = load i3 %sample_period_samples_9_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_7"/></StgValue>
</operation>

<operation id="913" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:357 %sample_period_samples_10_sample_V_load_7 = load i3 %sample_period_samples_10_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_7"/></StgValue>
</operation>

<operation id="914" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:359 %sample_period_samples_11_sample_V_load_7 = load i3 %sample_period_samples_11_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_7"/></StgValue>
</operation>

<operation id="915" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:361 %sample_period_samples_0_timestamp_V_load_7 = load i3 %sample_period_samples_0_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="916" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:363 %sample_period_samples_1_timestamp_V_load_7 = load i3 %sample_period_samples_1_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="917" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:365 %sample_period_samples_2_timestamp_V_load_7 = load i3 %sample_period_samples_2_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="918" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:367 %sample_period_samples_3_timestamp_V_load_7 = load i3 %sample_period_samples_3_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="919" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:369 %sample_period_samples_4_timestamp_V_load_7 = load i3 %sample_period_samples_4_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="920" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:371 %sample_period_samples_5_timestamp_V_load_7 = load i3 %sample_period_samples_5_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="921" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:373 %sample_period_samples_6_timestamp_V_load_7 = load i3 %sample_period_samples_6_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="922" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:375 %sample_period_samples_7_timestamp_V_load_7 = load i3 %sample_period_samples_7_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="923" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:377 %sample_period_samples_8_timestamp_V_load_7 = load i3 %sample_period_samples_8_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="924" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:379 %sample_period_samples_9_timestamp_V_load_7 = load i3 %sample_period_samples_9_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="925" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:381 %sample_period_samples_10_timestamp_V_load_7 = load i3 %sample_period_samples_10_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="926" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:383 %sample_period_samples_11_timestamp_V_load_7 = load i3 %sample_period_samples_11_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="927" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:384 %sliding_window_size_load = load i32 %sliding_window_size_s

]]></Node>
<StgValue><ssdm name="sliding_window_size_load"/></StgValue>
</operation>

<operation id="928" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:385 %icmp_ln52 = icmp_eq  i32 %sliding_window_size_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="929" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="6" op_0_bw="6">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:386 %sliding_window_front_ptr_load = load i6 %sliding_window_front_ptr_s

]]></Node>
<StgValue><ssdm name="sliding_window_front_ptr_load"/></StgValue>
</operation>

<operation id="930" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="7" op_0_bw="6">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:387 %sext_ln52 = sext i6 %sliding_window_front_ptr_load

]]></Node>
<StgValue><ssdm name="sext_ln52"/></StgValue>
</operation>

<operation id="931" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:388 %br_ln52 = br i1 %icmp_ln52, void, void

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="932" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0 %add_ln61 = add i7 %sext_ln52, i7 1

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="933" st_id="10" stage="11" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %new_front_ptr = srem i7 %add_ln61, i7 20

]]></Node>
<StgValue><ssdm name="new_front_ptr"/></StgValue>
</operation>

<operation id="934" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="64" op_0_bw="6">
<![CDATA[
:0 %zext_ln54 = zext i6 %sliding_window_front_ptr_load

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="935" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %sliding_window_buffer_samples_sample_V_0_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_0, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_0_addr"/></StgValue>
</operation>

<operation id="936" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:2 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="937" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %sliding_window_buffer_samples_sample_V_0_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_1, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_1_addr"/></StgValue>
</operation>

<operation id="938" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:4 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="939" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %sliding_window_buffer_samples_sample_V_0_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_2, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_2_addr"/></StgValue>
</operation>

<operation id="940" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:6 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="941" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %sliding_window_buffer_samples_sample_V_0_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_3, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_3_addr"/></StgValue>
</operation>

<operation id="942" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:8 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="943" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %sliding_window_buffer_samples_sample_V_0_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_4, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_4_addr"/></StgValue>
</operation>

<operation id="944" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:10 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="945" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %sliding_window_buffer_samples_sample_V_0_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_5, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_5_addr"/></StgValue>
</operation>

<operation id="946" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:12 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="947" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %sliding_window_buffer_samples_sample_V_0_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_6, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_6_addr"/></StgValue>
</operation>

<operation id="948" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:14 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="949" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %sliding_window_buffer_samples_sample_V_0_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_7, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_7_addr"/></StgValue>
</operation>

<operation id="950" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:16 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="951" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17 %sliding_window_buffer_samples_sample_V_0_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_8, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_8_addr"/></StgValue>
</operation>

<operation id="952" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:18 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="953" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19 %sliding_window_buffer_samples_sample_V_0_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_9, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_9_addr"/></StgValue>
</operation>

<operation id="954" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:20 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="955" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21 %sliding_window_buffer_samples_sample_V_0_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_10, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_10_addr"/></StgValue>
</operation>

<operation id="956" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:22 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="957" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23 %sliding_window_buffer_samples_sample_V_0_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_11, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_11_addr"/></StgValue>
</operation>

<operation id="958" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:24 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="959" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25 %sliding_window_buffer_samples_timestamp_V_0_0_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_0, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_0_addr"/></StgValue>
</operation>

<operation id="960" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:26 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="961" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27 %sliding_window_buffer_samples_timestamp_V_0_1_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_1, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_1_addr"/></StgValue>
</operation>

<operation id="962" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:28 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="963" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29 %sliding_window_buffer_samples_timestamp_V_0_2_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_2, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_2_addr"/></StgValue>
</operation>

<operation id="964" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:30 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="965" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31 %sliding_window_buffer_samples_timestamp_V_0_3_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_3, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_3_addr"/></StgValue>
</operation>

<operation id="966" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:32 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="967" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33 %sliding_window_buffer_samples_timestamp_V_0_4_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_4, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_4_addr"/></StgValue>
</operation>

<operation id="968" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:34 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="969" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35 %sliding_window_buffer_samples_timestamp_V_0_5_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_5, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_5_addr"/></StgValue>
</operation>

<operation id="970" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:36 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="971" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37 %sliding_window_buffer_samples_timestamp_V_0_6_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_6, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_6_addr"/></StgValue>
</operation>

<operation id="972" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:38 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="973" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39 %sliding_window_buffer_samples_timestamp_V_0_7_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_7, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_7_addr"/></StgValue>
</operation>

<operation id="974" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:40 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="975" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41 %sliding_window_buffer_samples_timestamp_V_0_8_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_8, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_8_addr"/></StgValue>
</operation>

<operation id="976" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:42 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="977" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43 %sliding_window_buffer_samples_timestamp_V_0_9_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_9, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_9_addr"/></StgValue>
</operation>

<operation id="978" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:44 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="979" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45 %sliding_window_buffer_samples_timestamp_V_0_10_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_10, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_10_addr"/></StgValue>
</operation>

<operation id="980" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:46 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="981" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47 %sliding_window_buffer_samples_timestamp_V_0_11_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_11, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_11_addr"/></StgValue>
</operation>

<operation id="982" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:48 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="983" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49 %sliding_window_buffer_samples_sample_V_1_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_0, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_0_addr"/></StgValue>
</operation>

<operation id="984" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:50 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="985" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51 %sliding_window_buffer_samples_sample_V_1_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_1, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_1_addr"/></StgValue>
</operation>

<operation id="986" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:52 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="987" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53 %sliding_window_buffer_samples_sample_V_1_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_2, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_2_addr"/></StgValue>
</operation>

<operation id="988" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:54 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="989" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55 %sliding_window_buffer_samples_sample_V_1_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_3, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_3_addr"/></StgValue>
</operation>

<operation id="990" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:56 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="991" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57 %sliding_window_buffer_samples_sample_V_1_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_4, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_4_addr"/></StgValue>
</operation>

<operation id="992" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:58 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="993" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59 %sliding_window_buffer_samples_sample_V_1_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_5, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_5_addr"/></StgValue>
</operation>

<operation id="994" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:60 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="995" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61 %sliding_window_buffer_samples_sample_V_1_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_6, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_6_addr"/></StgValue>
</operation>

<operation id="996" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:62 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="997" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63 %sliding_window_buffer_samples_sample_V_1_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_7, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_7_addr"/></StgValue>
</operation>

<operation id="998" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:64 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="999" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65 %sliding_window_buffer_samples_sample_V_1_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_8, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_8_addr"/></StgValue>
</operation>

<operation id="1000" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:66 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1001" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67 %sliding_window_buffer_samples_sample_V_1_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_9, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_9_addr"/></StgValue>
</operation>

<operation id="1002" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:68 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1003" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69 %sliding_window_buffer_samples_sample_V_1_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_10, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_10_addr"/></StgValue>
</operation>

<operation id="1004" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:70 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1005" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71 %sliding_window_buffer_samples_sample_V_1_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_11, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_11_addr"/></StgValue>
</operation>

<operation id="1006" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:72 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1007" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73 %sliding_window_buffer_samples_timestamp_V_1_0_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_0, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_0_addr"/></StgValue>
</operation>

<operation id="1008" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:74 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1009" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75 %sliding_window_buffer_samples_timestamp_V_1_1_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_1, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_1_addr"/></StgValue>
</operation>

<operation id="1010" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:76 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1011" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77 %sliding_window_buffer_samples_timestamp_V_1_2_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_2, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_2_addr"/></StgValue>
</operation>

<operation id="1012" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:78 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1013" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79 %sliding_window_buffer_samples_timestamp_V_1_3_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_3, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_3_addr"/></StgValue>
</operation>

<operation id="1014" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:80 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1015" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81 %sliding_window_buffer_samples_timestamp_V_1_4_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_4, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_4_addr"/></StgValue>
</operation>

<operation id="1016" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:82 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1017" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:83 %sliding_window_buffer_samples_timestamp_V_1_5_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_5, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_5_addr"/></StgValue>
</operation>

<operation id="1018" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:84 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1019" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:85 %sliding_window_buffer_samples_timestamp_V_1_6_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_6, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_6_addr"/></StgValue>
</operation>

<operation id="1020" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:86 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1021" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:87 %sliding_window_buffer_samples_timestamp_V_1_7_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_7, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_7_addr"/></StgValue>
</operation>

<operation id="1022" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:88 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1023" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:89 %sliding_window_buffer_samples_timestamp_V_1_8_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_8, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_8_addr"/></StgValue>
</operation>

<operation id="1024" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:90 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1025" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91 %sliding_window_buffer_samples_timestamp_V_1_9_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_9, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_9_addr"/></StgValue>
</operation>

<operation id="1026" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:92 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1027" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:93 %sliding_window_buffer_samples_timestamp_V_1_10_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_10, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_10_addr"/></StgValue>
</operation>

<operation id="1028" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:94 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1029" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:95 %sliding_window_buffer_samples_timestamp_V_1_11_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_11, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_11_addr"/></StgValue>
</operation>

<operation id="1030" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:96 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1031" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:97 %sliding_window_buffer_samples_sample_V_2_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_0, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_0_addr"/></StgValue>
</operation>

<operation id="1032" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:98 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1033" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:99 %sliding_window_buffer_samples_sample_V_2_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_1, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_1_addr"/></StgValue>
</operation>

<operation id="1034" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:100 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1035" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:101 %sliding_window_buffer_samples_sample_V_2_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_2, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_2_addr"/></StgValue>
</operation>

<operation id="1036" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:102 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1037" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:103 %sliding_window_buffer_samples_sample_V_2_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_3, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_3_addr"/></StgValue>
</operation>

<operation id="1038" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:104 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1039" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:105 %sliding_window_buffer_samples_sample_V_2_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_4, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_4_addr"/></StgValue>
</operation>

<operation id="1040" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:106 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1041" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:107 %sliding_window_buffer_samples_sample_V_2_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_5, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_5_addr"/></StgValue>
</operation>

<operation id="1042" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:108 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1043" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:109 %sliding_window_buffer_samples_sample_V_2_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_6, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_6_addr"/></StgValue>
</operation>

<operation id="1044" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:110 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1045" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:111 %sliding_window_buffer_samples_sample_V_2_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_7, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_7_addr"/></StgValue>
</operation>

<operation id="1046" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:112 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1047" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:113 %sliding_window_buffer_samples_sample_V_2_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_8, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_8_addr"/></StgValue>
</operation>

<operation id="1048" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:114 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1049" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:115 %sliding_window_buffer_samples_sample_V_2_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_9, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_9_addr"/></StgValue>
</operation>

<operation id="1050" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:116 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1051" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:117 %sliding_window_buffer_samples_sample_V_2_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_10, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_10_addr"/></StgValue>
</operation>

<operation id="1052" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:118 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1053" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:119 %sliding_window_buffer_samples_sample_V_2_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_11, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_11_addr"/></StgValue>
</operation>

<operation id="1054" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:120 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1055" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:121 %sliding_window_buffer_samples_timestamp_V_2_0_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_0, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_0_addr"/></StgValue>
</operation>

<operation id="1056" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:122 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1057" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:123 %sliding_window_buffer_samples_timestamp_V_2_1_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_1, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_1_addr"/></StgValue>
</operation>

<operation id="1058" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:124 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1059" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:125 %sliding_window_buffer_samples_timestamp_V_2_2_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_2, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_2_addr"/></StgValue>
</operation>

<operation id="1060" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:126 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1061" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:127 %sliding_window_buffer_samples_timestamp_V_2_3_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_3, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_3_addr"/></StgValue>
</operation>

<operation id="1062" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:128 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1063" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:129 %sliding_window_buffer_samples_timestamp_V_2_4_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_4, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_4_addr"/></StgValue>
</operation>

<operation id="1064" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:130 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1065" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:131 %sliding_window_buffer_samples_timestamp_V_2_5_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_5, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_5_addr"/></StgValue>
</operation>

<operation id="1066" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:132 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1067" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:133 %sliding_window_buffer_samples_timestamp_V_2_6_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_6, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_6_addr"/></StgValue>
</operation>

<operation id="1068" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:134 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1069" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:135 %sliding_window_buffer_samples_timestamp_V_2_7_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_7, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_7_addr"/></StgValue>
</operation>

<operation id="1070" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:136 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1071" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:137 %sliding_window_buffer_samples_timestamp_V_2_8_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_8, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_8_addr"/></StgValue>
</operation>

<operation id="1072" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:138 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1073" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:139 %sliding_window_buffer_samples_timestamp_V_2_9_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_9, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_9_addr"/></StgValue>
</operation>

<operation id="1074" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:140 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1075" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:141 %sliding_window_buffer_samples_timestamp_V_2_10_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_10, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_10_addr"/></StgValue>
</operation>

<operation id="1076" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:142 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1077" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:143 %sliding_window_buffer_samples_timestamp_V_2_11_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_11, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_11_addr"/></StgValue>
</operation>

<operation id="1078" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:144 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1079" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:145 %sliding_window_buffer_samples_sample_V_3_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_0, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_0_addr"/></StgValue>
</operation>

<operation id="1080" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:146 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1081" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:147 %sliding_window_buffer_samples_sample_V_3_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_1, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_1_addr"/></StgValue>
</operation>

<operation id="1082" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:148 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1083" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:149 %sliding_window_buffer_samples_sample_V_3_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_2, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_2_addr"/></StgValue>
</operation>

<operation id="1084" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:150 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1085" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:151 %sliding_window_buffer_samples_sample_V_3_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_3, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_3_addr"/></StgValue>
</operation>

<operation id="1086" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:152 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1087" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:153 %sliding_window_buffer_samples_sample_V_3_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_4, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_4_addr"/></StgValue>
</operation>

<operation id="1088" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:154 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1089" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:155 %sliding_window_buffer_samples_sample_V_3_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_5, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_5_addr"/></StgValue>
</operation>

<operation id="1090" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:156 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1091" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:157 %sliding_window_buffer_samples_sample_V_3_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_6, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_6_addr"/></StgValue>
</operation>

<operation id="1092" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:158 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1093" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:159 %sliding_window_buffer_samples_sample_V_3_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_7, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_7_addr"/></StgValue>
</operation>

<operation id="1094" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:160 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1095" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:161 %sliding_window_buffer_samples_sample_V_3_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_8, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_8_addr"/></StgValue>
</operation>

<operation id="1096" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:162 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1097" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:163 %sliding_window_buffer_samples_sample_V_3_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_9, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_9_addr"/></StgValue>
</operation>

<operation id="1098" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:164 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1099" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:165 %sliding_window_buffer_samples_sample_V_3_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_10, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_10_addr"/></StgValue>
</operation>

<operation id="1100" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:166 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1101" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:167 %sliding_window_buffer_samples_sample_V_3_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_11, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_11_addr"/></StgValue>
</operation>

<operation id="1102" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:168 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1103" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:169 %sliding_window_buffer_samples_timestamp_V_3_0_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_0, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_0_addr"/></StgValue>
</operation>

<operation id="1104" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:170 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1105" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:171 %sliding_window_buffer_samples_timestamp_V_3_1_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_1, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_1_addr"/></StgValue>
</operation>

<operation id="1106" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:172 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:173 %sliding_window_buffer_samples_timestamp_V_3_2_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_2, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_2_addr"/></StgValue>
</operation>

<operation id="1108" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:174 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1109" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:175 %sliding_window_buffer_samples_timestamp_V_3_3_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_3, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_3_addr"/></StgValue>
</operation>

<operation id="1110" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:176 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1111" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:177 %sliding_window_buffer_samples_timestamp_V_3_4_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_4, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_4_addr"/></StgValue>
</operation>

<operation id="1112" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:178 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:179 %sliding_window_buffer_samples_timestamp_V_3_5_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_5, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_5_addr"/></StgValue>
</operation>

<operation id="1114" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:180 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:181 %sliding_window_buffer_samples_timestamp_V_3_6_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_6, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_6_addr"/></StgValue>
</operation>

<operation id="1116" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:182 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1117" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:183 %sliding_window_buffer_samples_timestamp_V_3_7_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_7, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_7_addr"/></StgValue>
</operation>

<operation id="1118" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:184 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1119" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:185 %sliding_window_buffer_samples_timestamp_V_3_8_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_8, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_8_addr"/></StgValue>
</operation>

<operation id="1120" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:186 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:187 %sliding_window_buffer_samples_timestamp_V_3_9_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_9, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_9_addr"/></StgValue>
</operation>

<operation id="1122" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:188 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:189 %sliding_window_buffer_samples_timestamp_V_3_10_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_10, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_10_addr"/></StgValue>
</operation>

<operation id="1124" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:190 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:191 %sliding_window_buffer_samples_timestamp_V_3_11_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_11, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_11_addr"/></StgValue>
</operation>

<operation id="1126" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:192 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:193 %sliding_window_buffer_samples_sample_V_4_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_0, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_0_addr"/></StgValue>
</operation>

<operation id="1128" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:194 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1129" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:195 %sliding_window_buffer_samples_sample_V_4_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_1, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_1_addr"/></StgValue>
</operation>

<operation id="1130" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:196 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:197 %sliding_window_buffer_samples_sample_V_4_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_2, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_2_addr"/></StgValue>
</operation>

<operation id="1132" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:198 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:199 %sliding_window_buffer_samples_sample_V_4_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_3, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_3_addr"/></StgValue>
</operation>

<operation id="1134" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:200 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1135" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:201 %sliding_window_buffer_samples_sample_V_4_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_4, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_4_addr"/></StgValue>
</operation>

<operation id="1136" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:202 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:203 %sliding_window_buffer_samples_sample_V_4_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_5, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_5_addr"/></StgValue>
</operation>

<operation id="1138" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:204 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:205 %sliding_window_buffer_samples_sample_V_4_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_6, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_6_addr"/></StgValue>
</operation>

<operation id="1140" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:206 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:207 %sliding_window_buffer_samples_sample_V_4_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_7, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_7_addr"/></StgValue>
</operation>

<operation id="1142" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:208 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:209 %sliding_window_buffer_samples_sample_V_4_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_8, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_8_addr"/></StgValue>
</operation>

<operation id="1144" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:210 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1145" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:211 %sliding_window_buffer_samples_sample_V_4_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_9, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_9_addr"/></StgValue>
</operation>

<operation id="1146" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:212 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:213 %sliding_window_buffer_samples_sample_V_4_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_10, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_10_addr"/></StgValue>
</operation>

<operation id="1148" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:214 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:215 %sliding_window_buffer_samples_sample_V_4_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_11, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_11_addr"/></StgValue>
</operation>

<operation id="1150" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:216 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:217 %sliding_window_buffer_samples_timestamp_V_4_0_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_0, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_0_addr"/></StgValue>
</operation>

<operation id="1152" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:218 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:219 %sliding_window_buffer_samples_timestamp_V_4_1_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_1, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_1_addr"/></StgValue>
</operation>

<operation id="1154" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:220 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:221 %sliding_window_buffer_samples_timestamp_V_4_2_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_2, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_2_addr"/></StgValue>
</operation>

<operation id="1156" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:222 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:223 %sliding_window_buffer_samples_timestamp_V_4_3_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_3, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_3_addr"/></StgValue>
</operation>

<operation id="1158" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:224 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1159" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:225 %sliding_window_buffer_samples_timestamp_V_4_4_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_4, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_4_addr"/></StgValue>
</operation>

<operation id="1160" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:226 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:227 %sliding_window_buffer_samples_timestamp_V_4_5_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_5, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_5_addr"/></StgValue>
</operation>

<operation id="1162" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:228 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1163" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:229 %sliding_window_buffer_samples_timestamp_V_4_6_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_6, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_6_addr"/></StgValue>
</operation>

<operation id="1164" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:230 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:231 %sliding_window_buffer_samples_timestamp_V_4_7_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_7, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_7_addr"/></StgValue>
</operation>

<operation id="1166" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:232 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:233 %sliding_window_buffer_samples_timestamp_V_4_8_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_8, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_8_addr"/></StgValue>
</operation>

<operation id="1168" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:234 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:235 %sliding_window_buffer_samples_timestamp_V_4_9_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_9, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_9_addr"/></StgValue>
</operation>

<operation id="1170" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:236 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:237 %sliding_window_buffer_samples_timestamp_V_4_10_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_10, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_10_addr"/></StgValue>
</operation>

<operation id="1172" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:238 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:239 %sliding_window_buffer_samples_timestamp_V_4_11_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_11, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_11_addr"/></StgValue>
</operation>

<operation id="1174" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:240 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:241 %sliding_window_buffer_samples_sample_V_5_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_0, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_0_addr"/></StgValue>
</operation>

<operation id="1176" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:242 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:243 %sliding_window_buffer_samples_sample_V_5_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_1, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_1_addr"/></StgValue>
</operation>

<operation id="1178" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:244 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1179" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:245 %sliding_window_buffer_samples_sample_V_5_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_2, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_2_addr"/></StgValue>
</operation>

<operation id="1180" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:246 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:247 %sliding_window_buffer_samples_sample_V_5_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_3, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_3_addr"/></StgValue>
</operation>

<operation id="1182" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:248 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1183" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:249 %sliding_window_buffer_samples_sample_V_5_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_4, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_4_addr"/></StgValue>
</operation>

<operation id="1184" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:250 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:251 %sliding_window_buffer_samples_sample_V_5_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_5, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_5_addr"/></StgValue>
</operation>

<operation id="1186" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:252 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:253 %sliding_window_buffer_samples_sample_V_5_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_6, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_6_addr"/></StgValue>
</operation>

<operation id="1188" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:254 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:255 %sliding_window_buffer_samples_sample_V_5_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_7, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_7_addr"/></StgValue>
</operation>

<operation id="1190" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:256 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:257 %sliding_window_buffer_samples_sample_V_5_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_8, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_8_addr"/></StgValue>
</operation>

<operation id="1192" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:258 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:259 %sliding_window_buffer_samples_sample_V_5_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_9, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_9_addr"/></StgValue>
</operation>

<operation id="1194" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:260 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:261 %sliding_window_buffer_samples_sample_V_5_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_10, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_10_addr"/></StgValue>
</operation>

<operation id="1196" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:262 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1197" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:263 %sliding_window_buffer_samples_sample_V_5_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_11, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_11_addr"/></StgValue>
</operation>

<operation id="1198" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:264 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:265 %sliding_window_buffer_samples_timestamp_V_5_0_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_0, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_0_addr"/></StgValue>
</operation>

<operation id="1200" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:266 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:267 %sliding_window_buffer_samples_timestamp_V_5_1_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_1, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_1_addr"/></StgValue>
</operation>

<operation id="1202" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:268 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:269 %sliding_window_buffer_samples_timestamp_V_5_2_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_2, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_2_addr"/></StgValue>
</operation>

<operation id="1204" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:270 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1205" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:271 %sliding_window_buffer_samples_timestamp_V_5_3_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_3, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_3_addr"/></StgValue>
</operation>

<operation id="1206" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:272 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:273 %sliding_window_buffer_samples_timestamp_V_5_4_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_4, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_4_addr"/></StgValue>
</operation>

<operation id="1208" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:274 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:275 %sliding_window_buffer_samples_timestamp_V_5_5_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_5, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_5_addr"/></StgValue>
</operation>

<operation id="1210" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:276 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:277 %sliding_window_buffer_samples_timestamp_V_5_6_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_6, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_6_addr"/></StgValue>
</operation>

<operation id="1212" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:278 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1213" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:279 %sliding_window_buffer_samples_timestamp_V_5_7_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_7, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_7_addr"/></StgValue>
</operation>

<operation id="1214" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:280 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1215" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:281 %sliding_window_buffer_samples_timestamp_V_5_8_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_8, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_8_addr"/></StgValue>
</operation>

<operation id="1216" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:282 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1217" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:283 %sliding_window_buffer_samples_timestamp_V_5_9_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_9, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_9_addr"/></StgValue>
</operation>

<operation id="1218" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:284 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1219" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:285 %sliding_window_buffer_samples_timestamp_V_5_10_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_10, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_10_addr"/></StgValue>
</operation>

<operation id="1220" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:286 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1221" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:287 %sliding_window_buffer_samples_timestamp_V_5_11_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_11, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_11_addr"/></StgValue>
</operation>

<operation id="1222" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:288 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1223" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:289 %sliding_window_buffer_samples_sample_V_6_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_0, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_0_addr"/></StgValue>
</operation>

<operation id="1224" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:290 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1225" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:291 %sliding_window_buffer_samples_sample_V_6_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_1, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_1_addr"/></StgValue>
</operation>

<operation id="1226" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:292 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1227" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:293 %sliding_window_buffer_samples_sample_V_6_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_2, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_2_addr"/></StgValue>
</operation>

<operation id="1228" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:294 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1229" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:295 %sliding_window_buffer_samples_sample_V_6_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_3, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_3_addr"/></StgValue>
</operation>

<operation id="1230" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:296 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1231" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:297 %sliding_window_buffer_samples_sample_V_6_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_4, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_4_addr"/></StgValue>
</operation>

<operation id="1232" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:298 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1233" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:299 %sliding_window_buffer_samples_sample_V_6_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_5, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_5_addr"/></StgValue>
</operation>

<operation id="1234" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:300 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1235" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:301 %sliding_window_buffer_samples_sample_V_6_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_6, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_6_addr"/></StgValue>
</operation>

<operation id="1236" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:302 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1237" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:303 %sliding_window_buffer_samples_sample_V_6_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_7, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_7_addr"/></StgValue>
</operation>

<operation id="1238" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:304 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1239" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:305 %sliding_window_buffer_samples_sample_V_6_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_8, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_8_addr"/></StgValue>
</operation>

<operation id="1240" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:306 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1241" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:307 %sliding_window_buffer_samples_sample_V_6_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_9, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_9_addr"/></StgValue>
</operation>

<operation id="1242" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:308 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1243" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:309 %sliding_window_buffer_samples_sample_V_6_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_10, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_10_addr"/></StgValue>
</operation>

<operation id="1244" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:310 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1245" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:311 %sliding_window_buffer_samples_sample_V_6_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_11, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_11_addr"/></StgValue>
</operation>

<operation id="1246" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:312 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1247" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:313 %sliding_window_buffer_samples_timestamp_V_6_0_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_0, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_0_addr"/></StgValue>
</operation>

<operation id="1248" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:314 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1249" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:315 %sliding_window_buffer_samples_timestamp_V_6_1_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_1, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_1_addr"/></StgValue>
</operation>

<operation id="1250" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:316 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1251" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:317 %sliding_window_buffer_samples_timestamp_V_6_2_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_2, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_2_addr"/></StgValue>
</operation>

<operation id="1252" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:318 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1253" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:319 %sliding_window_buffer_samples_timestamp_V_6_3_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_3, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_3_addr"/></StgValue>
</operation>

<operation id="1254" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:320 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1255" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:321 %sliding_window_buffer_samples_timestamp_V_6_4_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_4, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_4_addr"/></StgValue>
</operation>

<operation id="1256" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:322 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1257" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:323 %sliding_window_buffer_samples_timestamp_V_6_5_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_5, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_5_addr"/></StgValue>
</operation>

<operation id="1258" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:324 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1259" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:325 %sliding_window_buffer_samples_timestamp_V_6_6_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_6, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_6_addr"/></StgValue>
</operation>

<operation id="1260" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:326 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1261" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:327 %sliding_window_buffer_samples_timestamp_V_6_7_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_7, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_7_addr"/></StgValue>
</operation>

<operation id="1262" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:328 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1263" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:329 %sliding_window_buffer_samples_timestamp_V_6_8_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_8, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_8_addr"/></StgValue>
</operation>

<operation id="1264" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:330 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1265" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:331 %sliding_window_buffer_samples_timestamp_V_6_9_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_9, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_9_addr"/></StgValue>
</operation>

<operation id="1266" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:332 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1267" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:333 %sliding_window_buffer_samples_timestamp_V_6_10_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_10, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_10_addr"/></StgValue>
</operation>

<operation id="1268" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:334 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1269" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:335 %sliding_window_buffer_samples_timestamp_V_6_11_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_11, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_11_addr"/></StgValue>
</operation>

<operation id="1270" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:336 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1271" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:337 %sliding_window_buffer_samples_sample_V_7_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_0, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_0_addr"/></StgValue>
</operation>

<operation id="1272" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:338 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1273" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:339 %sliding_window_buffer_samples_sample_V_7_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_1, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_1_addr"/></StgValue>
</operation>

<operation id="1274" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:340 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1275" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:341 %sliding_window_buffer_samples_sample_V_7_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_2, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_2_addr"/></StgValue>
</operation>

<operation id="1276" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:342 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1277" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:343 %sliding_window_buffer_samples_sample_V_7_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_3, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_3_addr"/></StgValue>
</operation>

<operation id="1278" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:344 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1279" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:345 %sliding_window_buffer_samples_sample_V_7_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_4, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_4_addr"/></StgValue>
</operation>

<operation id="1280" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:346 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1281" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:347 %sliding_window_buffer_samples_sample_V_7_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_5, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_5_addr"/></StgValue>
</operation>

<operation id="1282" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:348 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1283" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:349 %sliding_window_buffer_samples_sample_V_7_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_6, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_6_addr"/></StgValue>
</operation>

<operation id="1284" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:350 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1285" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:351 %sliding_window_buffer_samples_sample_V_7_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_7, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_7_addr"/></StgValue>
</operation>

<operation id="1286" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:352 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1287" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:353 %sliding_window_buffer_samples_sample_V_7_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_8, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_8_addr"/></StgValue>
</operation>

<operation id="1288" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:354 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1289" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:355 %sliding_window_buffer_samples_sample_V_7_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_9, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_9_addr"/></StgValue>
</operation>

<operation id="1290" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:356 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1291" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:357 %sliding_window_buffer_samples_sample_V_7_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_10, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_10_addr"/></StgValue>
</operation>

<operation id="1292" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:358 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1293" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:359 %sliding_window_buffer_samples_sample_V_7_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_11, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_11_addr"/></StgValue>
</operation>

<operation id="1294" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:360 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1295" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:361 %sliding_window_buffer_samples_timestamp_V_7_0_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_0, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_0_addr"/></StgValue>
</operation>

<operation id="1296" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:362 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1297" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:363 %sliding_window_buffer_samples_timestamp_V_7_1_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_1, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_1_addr"/></StgValue>
</operation>

<operation id="1298" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:364 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1299" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:365 %sliding_window_buffer_samples_timestamp_V_7_2_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_2, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_2_addr"/></StgValue>
</operation>

<operation id="1300" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:366 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1301" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:367 %sliding_window_buffer_samples_timestamp_V_7_3_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_3, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_3_addr"/></StgValue>
</operation>

<operation id="1302" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:368 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1303" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:369 %sliding_window_buffer_samples_timestamp_V_7_4_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_4, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_4_addr"/></StgValue>
</operation>

<operation id="1304" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:370 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1305" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:371 %sliding_window_buffer_samples_timestamp_V_7_5_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_5, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_5_addr"/></StgValue>
</operation>

<operation id="1306" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:372 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1307" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:373 %sliding_window_buffer_samples_timestamp_V_7_6_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_6, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_6_addr"/></StgValue>
</operation>

<operation id="1308" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:374 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1309" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:375 %sliding_window_buffer_samples_timestamp_V_7_7_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_7, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_7_addr"/></StgValue>
</operation>

<operation id="1310" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:376 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1311" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:377 %sliding_window_buffer_samples_timestamp_V_7_8_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_8, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_8_addr"/></StgValue>
</operation>

<operation id="1312" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:378 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1313" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:379 %sliding_window_buffer_samples_timestamp_V_7_9_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_9, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_9_addr"/></StgValue>
</operation>

<operation id="1314" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:380 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1315" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:381 %sliding_window_buffer_samples_timestamp_V_7_10_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_10, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_10_addr"/></StgValue>
</operation>

<operation id="1316" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:382 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1317" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:383 %sliding_window_buffer_samples_timestamp_V_7_11_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_11, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_11_addr"/></StgValue>
</operation>

<operation id="1318" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:384 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1319" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:385 %store_ln55 = store i32 1, i32 %sliding_window_size_s

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="1320" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="0" op_0_bw="0">
<![CDATA[
:386 %br_ln57 = br void %_ZN12CyclicBufferI12SamplePeriodILi8EELi20EE4PushES1_.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="1321" st_id="11" stage="10" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %new_front_ptr = srem i7 %add_ln61, i7 20

]]></Node>
<StgValue><ssdm name="new_front_ptr"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="1322" st_id="12" stage="9" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %new_front_ptr = srem i7 %add_ln61, i7 20

]]></Node>
<StgValue><ssdm name="new_front_ptr"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="1323" st_id="13" stage="8" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %new_front_ptr = srem i7 %add_ln61, i7 20

]]></Node>
<StgValue><ssdm name="new_front_ptr"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="1324" st_id="14" stage="7" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %new_front_ptr = srem i7 %add_ln61, i7 20

]]></Node>
<StgValue><ssdm name="new_front_ptr"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="1325" st_id="15" stage="6" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %new_front_ptr = srem i7 %add_ln61, i7 20

]]></Node>
<StgValue><ssdm name="new_front_ptr"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1326" st_id="16" stage="5" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %new_front_ptr = srem i7 %add_ln61, i7 20

]]></Node>
<StgValue><ssdm name="new_front_ptr"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1327" st_id="17" stage="4" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %new_front_ptr = srem i7 %add_ln61, i7 20

]]></Node>
<StgValue><ssdm name="new_front_ptr"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1328" st_id="18" stage="3" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %new_front_ptr = srem i7 %add_ln61, i7 20

]]></Node>
<StgValue><ssdm name="new_front_ptr"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1329" st_id="19" stage="2" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %new_front_ptr = srem i7 %add_ln61, i7 20

]]></Node>
<StgValue><ssdm name="new_front_ptr"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1330" st_id="20" stage="1" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %new_front_ptr = srem i7 %add_ln61, i7 20

]]></Node>
<StgValue><ssdm name="new_front_ptr"/></StgValue>
</operation>

<operation id="1331" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="6" op_0_bw="6">
<![CDATA[
:2 %trunc_ln61 = trunc i6 %new_front_ptr

]]></Node>
<StgValue><ssdm name="trunc_ln61"/></StgValue>
</operation>

<operation id="1332" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="6" op_0_bw="6">
<![CDATA[
:3 %sliding_window_back_ptr_load = load i6 %sliding_window_back_ptr_s

]]></Node>
<StgValue><ssdm name="sliding_window_back_ptr_load"/></StgValue>
</operation>

<operation id="1333" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4 %icmp_ln63 = icmp_eq  i6 %trunc_ln61, i6 %sliding_window_back_ptr_load

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="1334" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln63 = br i1 %icmp_ln63, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="1335" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0 %add_ln65 = add i6 %trunc_ln61, i6 1

]]></Node>
<StgValue><ssdm name="add_ln65"/></StgValue>
</operation>

<operation id="1336" st_id="20" stage="10" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %srem_ln65 = srem i6 %add_ln65, i6 20

]]></Node>
<StgValue><ssdm name="srem_ln65"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1337" st_id="21" stage="9" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %srem_ln65 = srem i6 %add_ln65, i6 20

]]></Node>
<StgValue><ssdm name="srem_ln65"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1338" st_id="22" stage="8" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %srem_ln65 = srem i6 %add_ln65, i6 20

]]></Node>
<StgValue><ssdm name="srem_ln65"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1339" st_id="23" stage="7" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %srem_ln65 = srem i6 %add_ln65, i6 20

]]></Node>
<StgValue><ssdm name="srem_ln65"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1340" st_id="24" stage="6" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %srem_ln65 = srem i6 %add_ln65, i6 20

]]></Node>
<StgValue><ssdm name="srem_ln65"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1341" st_id="25" stage="5" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %srem_ln65 = srem i6 %add_ln65, i6 20

]]></Node>
<StgValue><ssdm name="srem_ln65"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1342" st_id="26" stage="4" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %srem_ln65 = srem i6 %add_ln65, i6 20

]]></Node>
<StgValue><ssdm name="srem_ln65"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1343" st_id="27" stage="3" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %srem_ln65 = srem i6 %add_ln65, i6 20

]]></Node>
<StgValue><ssdm name="srem_ln65"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1344" st_id="28" stage="2" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %srem_ln65 = srem i6 %add_ln65, i6 20

]]></Node>
<StgValue><ssdm name="srem_ln65"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1345" st_id="29" stage="1" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %srem_ln65 = srem i6 %add_ln65, i6 20

]]></Node>
<StgValue><ssdm name="srem_ln65"/></StgValue>
</operation>

<operation id="1346" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0">
<![CDATA[
:2 %store_ln65 = store i6 %srem_ln65, i6 %sliding_window_back_ptr_s

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1347" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln67 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="1348" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:0 %icmp_ln69 = icmp_slt  i32 %sliding_window_size_load, i32 20

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="1349" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:1 %br_ln69 = br i1 %icmp_ln69, void %._crit_edge1, void

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1350" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln71 = add i32 %sliding_window_size_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="1351" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:1 %store_ln71 = store i32 %add_ln71, i32 %sliding_window_size_s

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="1352" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln73 = br void %._crit_edge1

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="1353" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="5" op_0_bw="6">
<![CDATA[
._crit_edge1:0 %trunc_ln75 = trunc i6 %new_front_ptr

]]></Node>
<StgValue><ssdm name="trunc_ln75"/></StgValue>
</operation>

<operation id="1354" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge1:1 %zext_ln75 = zext i5 %trunc_ln75

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="1355" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:2 %sliding_window_buffer_samples_sample_V_0_0_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_0, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_0_addr_1"/></StgValue>
</operation>

<operation id="1356" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:3 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1357" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:4 %sliding_window_buffer_samples_sample_V_0_1_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_1, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_1_addr_1"/></StgValue>
</operation>

<operation id="1358" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:5 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1359" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:6 %sliding_window_buffer_samples_sample_V_0_2_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_2, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_2_addr_1"/></StgValue>
</operation>

<operation id="1360" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:7 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1361" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:8 %sliding_window_buffer_samples_sample_V_0_3_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_3, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_3_addr_1"/></StgValue>
</operation>

<operation id="1362" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:9 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1363" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:10 %sliding_window_buffer_samples_sample_V_0_4_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_4, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_4_addr_1"/></StgValue>
</operation>

<operation id="1364" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:11 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1365" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:12 %sliding_window_buffer_samples_sample_V_0_5_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_5, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_5_addr_1"/></StgValue>
</operation>

<operation id="1366" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:13 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1367" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:14 %sliding_window_buffer_samples_sample_V_0_6_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_6, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_6_addr_1"/></StgValue>
</operation>

<operation id="1368" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:15 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1369" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:16 %sliding_window_buffer_samples_sample_V_0_7_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_7, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_7_addr_1"/></StgValue>
</operation>

<operation id="1370" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:17 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1371" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:18 %sliding_window_buffer_samples_sample_V_0_8_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_8, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_8_addr_1"/></StgValue>
</operation>

<operation id="1372" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:19 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1373" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:20 %sliding_window_buffer_samples_sample_V_0_9_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_9, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_9_addr_1"/></StgValue>
</operation>

<operation id="1374" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:21 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1375" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:22 %sliding_window_buffer_samples_sample_V_0_10_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_10, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_10_addr_1"/></StgValue>
</operation>

<operation id="1376" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:23 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1377" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:24 %sliding_window_buffer_samples_sample_V_0_11_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_11, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_11_addr_1"/></StgValue>
</operation>

<operation id="1378" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:25 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load, i5 %sliding_window_buffer_samples_sample_V_0_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1379" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:26 %sliding_window_buffer_samples_timestamp_V_0_0_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_0, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_0_addr_1"/></StgValue>
</operation>

<operation id="1380" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:27 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1381" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:28 %sliding_window_buffer_samples_timestamp_V_0_1_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_1, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_1_addr_1"/></StgValue>
</operation>

<operation id="1382" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:29 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1383" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:30 %sliding_window_buffer_samples_timestamp_V_0_2_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_2, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_2_addr_1"/></StgValue>
</operation>

<operation id="1384" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:31 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1385" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:32 %sliding_window_buffer_samples_timestamp_V_0_3_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_3, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_3_addr_1"/></StgValue>
</operation>

<operation id="1386" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:33 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1387" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:34 %sliding_window_buffer_samples_timestamp_V_0_4_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_4, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_4_addr_1"/></StgValue>
</operation>

<operation id="1388" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:35 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1389" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:36 %sliding_window_buffer_samples_timestamp_V_0_5_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_5, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_5_addr_1"/></StgValue>
</operation>

<operation id="1390" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:37 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1391" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:38 %sliding_window_buffer_samples_timestamp_V_0_6_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_6, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_6_addr_1"/></StgValue>
</operation>

<operation id="1392" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:39 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1393" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:40 %sliding_window_buffer_samples_timestamp_V_0_7_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_7, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_7_addr_1"/></StgValue>
</operation>

<operation id="1394" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:41 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1395" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:42 %sliding_window_buffer_samples_timestamp_V_0_8_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_8, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_8_addr_1"/></StgValue>
</operation>

<operation id="1396" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:43 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1397" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:44 %sliding_window_buffer_samples_timestamp_V_0_9_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_9, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_9_addr_1"/></StgValue>
</operation>

<operation id="1398" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:45 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1399" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:46 %sliding_window_buffer_samples_timestamp_V_0_10_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_10, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_10_addr_1"/></StgValue>
</operation>

<operation id="1400" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:47 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1401" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:48 %sliding_window_buffer_samples_timestamp_V_0_11_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_11, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_11_addr_1"/></StgValue>
</operation>

<operation id="1402" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:49 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load, i5 %sliding_window_buffer_samples_timestamp_V_0_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1403" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:50 %sliding_window_buffer_samples_sample_V_1_0_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_0, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_0_addr_1"/></StgValue>
</operation>

<operation id="1404" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:51 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1405" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:52 %sliding_window_buffer_samples_sample_V_1_1_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_1, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_1_addr_1"/></StgValue>
</operation>

<operation id="1406" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:53 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1407" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:54 %sliding_window_buffer_samples_sample_V_1_2_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_2, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_2_addr_1"/></StgValue>
</operation>

<operation id="1408" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:55 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1409" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:56 %sliding_window_buffer_samples_sample_V_1_3_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_3, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_3_addr_1"/></StgValue>
</operation>

<operation id="1410" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:57 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1411" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:58 %sliding_window_buffer_samples_sample_V_1_4_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_4, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_4_addr_1"/></StgValue>
</operation>

<operation id="1412" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:59 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1413" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:60 %sliding_window_buffer_samples_sample_V_1_5_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_5, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_5_addr_1"/></StgValue>
</operation>

<operation id="1414" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:61 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1415" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:62 %sliding_window_buffer_samples_sample_V_1_6_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_6, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_6_addr_1"/></StgValue>
</operation>

<operation id="1416" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:63 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1417" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:64 %sliding_window_buffer_samples_sample_V_1_7_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_7, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_7_addr_1"/></StgValue>
</operation>

<operation id="1418" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:65 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1419" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:66 %sliding_window_buffer_samples_sample_V_1_8_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_8, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_8_addr_1"/></StgValue>
</operation>

<operation id="1420" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:67 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1421" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:68 %sliding_window_buffer_samples_sample_V_1_9_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_9, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_9_addr_1"/></StgValue>
</operation>

<operation id="1422" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:69 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1423" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:70 %sliding_window_buffer_samples_sample_V_1_10_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_10, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_10_addr_1"/></StgValue>
</operation>

<operation id="1424" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:71 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1425" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:72 %sliding_window_buffer_samples_sample_V_1_11_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_11, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_11_addr_1"/></StgValue>
</operation>

<operation id="1426" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:73 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_1, i5 %sliding_window_buffer_samples_sample_V_1_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1427" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:74 %sliding_window_buffer_samples_timestamp_V_1_0_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_0, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_0_addr_1"/></StgValue>
</operation>

<operation id="1428" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:75 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1429" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:76 %sliding_window_buffer_samples_timestamp_V_1_1_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_1, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_1_addr_1"/></StgValue>
</operation>

<operation id="1430" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:77 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1431" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:78 %sliding_window_buffer_samples_timestamp_V_1_2_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_2, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_2_addr_1"/></StgValue>
</operation>

<operation id="1432" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:79 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1433" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:80 %sliding_window_buffer_samples_timestamp_V_1_3_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_3, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_3_addr_1"/></StgValue>
</operation>

<operation id="1434" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:81 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1435" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:82 %sliding_window_buffer_samples_timestamp_V_1_4_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_4, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_4_addr_1"/></StgValue>
</operation>

<operation id="1436" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:83 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1437" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:84 %sliding_window_buffer_samples_timestamp_V_1_5_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_5, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_5_addr_1"/></StgValue>
</operation>

<operation id="1438" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:85 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1439" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:86 %sliding_window_buffer_samples_timestamp_V_1_6_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_6, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_6_addr_1"/></StgValue>
</operation>

<operation id="1440" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:87 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1441" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:88 %sliding_window_buffer_samples_timestamp_V_1_7_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_7, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_7_addr_1"/></StgValue>
</operation>

<operation id="1442" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:89 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1443" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:90 %sliding_window_buffer_samples_timestamp_V_1_8_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_8, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_8_addr_1"/></StgValue>
</operation>

<operation id="1444" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:91 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1445" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:92 %sliding_window_buffer_samples_timestamp_V_1_9_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_9, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_9_addr_1"/></StgValue>
</operation>

<operation id="1446" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:93 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1447" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:94 %sliding_window_buffer_samples_timestamp_V_1_10_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_10, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_10_addr_1"/></StgValue>
</operation>

<operation id="1448" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:95 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1449" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:96 %sliding_window_buffer_samples_timestamp_V_1_11_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_11, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_11_addr_1"/></StgValue>
</operation>

<operation id="1450" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:97 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_1, i5 %sliding_window_buffer_samples_timestamp_V_1_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1451" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:98 %sliding_window_buffer_samples_sample_V_2_0_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_0, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_0_addr_1"/></StgValue>
</operation>

<operation id="1452" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:99 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1453" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:100 %sliding_window_buffer_samples_sample_V_2_1_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_1, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_1_addr_1"/></StgValue>
</operation>

<operation id="1454" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:101 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1455" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:102 %sliding_window_buffer_samples_sample_V_2_2_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_2, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_2_addr_1"/></StgValue>
</operation>

<operation id="1456" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:103 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1457" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:104 %sliding_window_buffer_samples_sample_V_2_3_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_3, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_3_addr_1"/></StgValue>
</operation>

<operation id="1458" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:105 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1459" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:106 %sliding_window_buffer_samples_sample_V_2_4_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_4, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_4_addr_1"/></StgValue>
</operation>

<operation id="1460" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:107 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1461" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:108 %sliding_window_buffer_samples_sample_V_2_5_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_5, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_5_addr_1"/></StgValue>
</operation>

<operation id="1462" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:109 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1463" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:110 %sliding_window_buffer_samples_sample_V_2_6_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_6, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_6_addr_1"/></StgValue>
</operation>

<operation id="1464" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:111 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1465" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:112 %sliding_window_buffer_samples_sample_V_2_7_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_7, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_7_addr_1"/></StgValue>
</operation>

<operation id="1466" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:113 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1467" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:114 %sliding_window_buffer_samples_sample_V_2_8_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_8, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_8_addr_1"/></StgValue>
</operation>

<operation id="1468" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:115 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1469" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:116 %sliding_window_buffer_samples_sample_V_2_9_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_9, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_9_addr_1"/></StgValue>
</operation>

<operation id="1470" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:117 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1471" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:118 %sliding_window_buffer_samples_sample_V_2_10_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_10, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_10_addr_1"/></StgValue>
</operation>

<operation id="1472" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:119 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1473" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:120 %sliding_window_buffer_samples_sample_V_2_11_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_11, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_11_addr_1"/></StgValue>
</operation>

<operation id="1474" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:121 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_2, i5 %sliding_window_buffer_samples_sample_V_2_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1475" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:122 %sliding_window_buffer_samples_timestamp_V_2_0_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_0, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_0_addr_1"/></StgValue>
</operation>

<operation id="1476" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:123 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1477" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:124 %sliding_window_buffer_samples_timestamp_V_2_1_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_1, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_1_addr_1"/></StgValue>
</operation>

<operation id="1478" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:125 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1479" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:126 %sliding_window_buffer_samples_timestamp_V_2_2_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_2, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_2_addr_1"/></StgValue>
</operation>

<operation id="1480" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:127 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1481" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:128 %sliding_window_buffer_samples_timestamp_V_2_3_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_3, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_3_addr_1"/></StgValue>
</operation>

<operation id="1482" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:129 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1483" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:130 %sliding_window_buffer_samples_timestamp_V_2_4_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_4, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_4_addr_1"/></StgValue>
</operation>

<operation id="1484" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:131 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1485" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:132 %sliding_window_buffer_samples_timestamp_V_2_5_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_5, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_5_addr_1"/></StgValue>
</operation>

<operation id="1486" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:133 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1487" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:134 %sliding_window_buffer_samples_timestamp_V_2_6_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_6, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_6_addr_1"/></StgValue>
</operation>

<operation id="1488" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:135 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1489" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:136 %sliding_window_buffer_samples_timestamp_V_2_7_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_7, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_7_addr_1"/></StgValue>
</operation>

<operation id="1490" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:137 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1491" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:138 %sliding_window_buffer_samples_timestamp_V_2_8_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_8, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_8_addr_1"/></StgValue>
</operation>

<operation id="1492" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:139 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1493" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:140 %sliding_window_buffer_samples_timestamp_V_2_9_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_9, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_9_addr_1"/></StgValue>
</operation>

<operation id="1494" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:141 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1495" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:142 %sliding_window_buffer_samples_timestamp_V_2_10_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_10, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_10_addr_1"/></StgValue>
</operation>

<operation id="1496" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:143 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1497" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:144 %sliding_window_buffer_samples_timestamp_V_2_11_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_11, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_11_addr_1"/></StgValue>
</operation>

<operation id="1498" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:145 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_2, i5 %sliding_window_buffer_samples_timestamp_V_2_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1499" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:146 %sliding_window_buffer_samples_sample_V_3_0_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_0, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_0_addr_1"/></StgValue>
</operation>

<operation id="1500" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:147 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1501" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:148 %sliding_window_buffer_samples_sample_V_3_1_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_1, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_1_addr_1"/></StgValue>
</operation>

<operation id="1502" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:149 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1503" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:150 %sliding_window_buffer_samples_sample_V_3_2_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_2, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_2_addr_1"/></StgValue>
</operation>

<operation id="1504" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:151 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1505" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:152 %sliding_window_buffer_samples_sample_V_3_3_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_3, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_3_addr_1"/></StgValue>
</operation>

<operation id="1506" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:153 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1507" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:154 %sliding_window_buffer_samples_sample_V_3_4_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_4, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_4_addr_1"/></StgValue>
</operation>

<operation id="1508" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:155 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1509" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:156 %sliding_window_buffer_samples_sample_V_3_5_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_5, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_5_addr_1"/></StgValue>
</operation>

<operation id="1510" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:157 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1511" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:158 %sliding_window_buffer_samples_sample_V_3_6_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_6, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_6_addr_1"/></StgValue>
</operation>

<operation id="1512" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:159 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1513" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:160 %sliding_window_buffer_samples_sample_V_3_7_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_7, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_7_addr_1"/></StgValue>
</operation>

<operation id="1514" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:161 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1515" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:162 %sliding_window_buffer_samples_sample_V_3_8_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_8, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_8_addr_1"/></StgValue>
</operation>

<operation id="1516" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:163 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1517" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:164 %sliding_window_buffer_samples_sample_V_3_9_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_9, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_9_addr_1"/></StgValue>
</operation>

<operation id="1518" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:165 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1519" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:166 %sliding_window_buffer_samples_sample_V_3_10_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_10, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_10_addr_1"/></StgValue>
</operation>

<operation id="1520" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:167 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1521" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:168 %sliding_window_buffer_samples_sample_V_3_11_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_11, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_11_addr_1"/></StgValue>
</operation>

<operation id="1522" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:169 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_3, i5 %sliding_window_buffer_samples_sample_V_3_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1523" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:170 %sliding_window_buffer_samples_timestamp_V_3_0_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_0, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_0_addr_1"/></StgValue>
</operation>

<operation id="1524" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:171 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1525" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:172 %sliding_window_buffer_samples_timestamp_V_3_1_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_1, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_1_addr_1"/></StgValue>
</operation>

<operation id="1526" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:173 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1527" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:174 %sliding_window_buffer_samples_timestamp_V_3_2_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_2, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_2_addr_1"/></StgValue>
</operation>

<operation id="1528" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:175 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1529" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:176 %sliding_window_buffer_samples_timestamp_V_3_3_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_3, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_3_addr_1"/></StgValue>
</operation>

<operation id="1530" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:177 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1531" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:178 %sliding_window_buffer_samples_timestamp_V_3_4_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_4, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_4_addr_1"/></StgValue>
</operation>

<operation id="1532" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:179 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1533" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:180 %sliding_window_buffer_samples_timestamp_V_3_5_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_5, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_5_addr_1"/></StgValue>
</operation>

<operation id="1534" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:181 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1535" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:182 %sliding_window_buffer_samples_timestamp_V_3_6_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_6, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_6_addr_1"/></StgValue>
</operation>

<operation id="1536" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:183 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1537" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:184 %sliding_window_buffer_samples_timestamp_V_3_7_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_7, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_7_addr_1"/></StgValue>
</operation>

<operation id="1538" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:185 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1539" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:186 %sliding_window_buffer_samples_timestamp_V_3_8_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_8, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_8_addr_1"/></StgValue>
</operation>

<operation id="1540" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:187 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1541" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:188 %sliding_window_buffer_samples_timestamp_V_3_9_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_9, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_9_addr_1"/></StgValue>
</operation>

<operation id="1542" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:189 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1543" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:190 %sliding_window_buffer_samples_timestamp_V_3_10_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_10, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_10_addr_1"/></StgValue>
</operation>

<operation id="1544" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:191 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1545" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:192 %sliding_window_buffer_samples_timestamp_V_3_11_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_11, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_11_addr_1"/></StgValue>
</operation>

<operation id="1546" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:193 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_3, i5 %sliding_window_buffer_samples_timestamp_V_3_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1547" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:194 %sliding_window_buffer_samples_sample_V_4_0_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_0, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_0_addr_1"/></StgValue>
</operation>

<operation id="1548" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:195 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1549" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:196 %sliding_window_buffer_samples_sample_V_4_1_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_1, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_1_addr_1"/></StgValue>
</operation>

<operation id="1550" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:197 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1551" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:198 %sliding_window_buffer_samples_sample_V_4_2_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_2, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_2_addr_1"/></StgValue>
</operation>

<operation id="1552" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:199 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1553" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:200 %sliding_window_buffer_samples_sample_V_4_3_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_3, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_3_addr_1"/></StgValue>
</operation>

<operation id="1554" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:201 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1555" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:202 %sliding_window_buffer_samples_sample_V_4_4_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_4, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_4_addr_1"/></StgValue>
</operation>

<operation id="1556" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:203 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1557" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:204 %sliding_window_buffer_samples_sample_V_4_5_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_5, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_5_addr_1"/></StgValue>
</operation>

<operation id="1558" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:205 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1559" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:206 %sliding_window_buffer_samples_sample_V_4_6_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_6, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_6_addr_1"/></StgValue>
</operation>

<operation id="1560" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:207 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1561" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:208 %sliding_window_buffer_samples_sample_V_4_7_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_7, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_7_addr_1"/></StgValue>
</operation>

<operation id="1562" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:209 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1563" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:210 %sliding_window_buffer_samples_sample_V_4_8_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_8, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_8_addr_1"/></StgValue>
</operation>

<operation id="1564" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:211 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1565" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:212 %sliding_window_buffer_samples_sample_V_4_9_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_9, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_9_addr_1"/></StgValue>
</operation>

<operation id="1566" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:213 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1567" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:214 %sliding_window_buffer_samples_sample_V_4_10_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_10, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_10_addr_1"/></StgValue>
</operation>

<operation id="1568" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:215 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1569" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:216 %sliding_window_buffer_samples_sample_V_4_11_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_11, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_11_addr_1"/></StgValue>
</operation>

<operation id="1570" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:217 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_4, i5 %sliding_window_buffer_samples_sample_V_4_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1571" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:218 %sliding_window_buffer_samples_timestamp_V_4_0_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_0, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_0_addr_1"/></StgValue>
</operation>

<operation id="1572" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:219 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1573" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:220 %sliding_window_buffer_samples_timestamp_V_4_1_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_1, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_1_addr_1"/></StgValue>
</operation>

<operation id="1574" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:221 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1575" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:222 %sliding_window_buffer_samples_timestamp_V_4_2_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_2, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_2_addr_1"/></StgValue>
</operation>

<operation id="1576" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:223 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1577" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:224 %sliding_window_buffer_samples_timestamp_V_4_3_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_3, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_3_addr_1"/></StgValue>
</operation>

<operation id="1578" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:225 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1579" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:226 %sliding_window_buffer_samples_timestamp_V_4_4_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_4, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_4_addr_1"/></StgValue>
</operation>

<operation id="1580" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:227 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1581" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:228 %sliding_window_buffer_samples_timestamp_V_4_5_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_5, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_5_addr_1"/></StgValue>
</operation>

<operation id="1582" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:229 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1583" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:230 %sliding_window_buffer_samples_timestamp_V_4_6_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_6, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_6_addr_1"/></StgValue>
</operation>

<operation id="1584" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:231 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1585" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:232 %sliding_window_buffer_samples_timestamp_V_4_7_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_7, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_7_addr_1"/></StgValue>
</operation>

<operation id="1586" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:233 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1587" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:234 %sliding_window_buffer_samples_timestamp_V_4_8_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_8, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_8_addr_1"/></StgValue>
</operation>

<operation id="1588" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:235 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1589" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:236 %sliding_window_buffer_samples_timestamp_V_4_9_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_9, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_9_addr_1"/></StgValue>
</operation>

<operation id="1590" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:237 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1591" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:238 %sliding_window_buffer_samples_timestamp_V_4_10_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_10, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_10_addr_1"/></StgValue>
</operation>

<operation id="1592" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:239 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1593" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:240 %sliding_window_buffer_samples_timestamp_V_4_11_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_11, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_11_addr_1"/></StgValue>
</operation>

<operation id="1594" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:241 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_4, i5 %sliding_window_buffer_samples_timestamp_V_4_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1595" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:242 %sliding_window_buffer_samples_sample_V_5_0_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_0, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_0_addr_1"/></StgValue>
</operation>

<operation id="1596" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:243 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1597" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:244 %sliding_window_buffer_samples_sample_V_5_1_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_1, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_1_addr_1"/></StgValue>
</operation>

<operation id="1598" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:245 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1599" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:246 %sliding_window_buffer_samples_sample_V_5_2_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_2, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_2_addr_1"/></StgValue>
</operation>

<operation id="1600" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:247 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1601" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:248 %sliding_window_buffer_samples_sample_V_5_3_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_3, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_3_addr_1"/></StgValue>
</operation>

<operation id="1602" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:249 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1603" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:250 %sliding_window_buffer_samples_sample_V_5_4_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_4, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_4_addr_1"/></StgValue>
</operation>

<operation id="1604" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:251 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1605" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:252 %sliding_window_buffer_samples_sample_V_5_5_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_5, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_5_addr_1"/></StgValue>
</operation>

<operation id="1606" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:253 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1607" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:254 %sliding_window_buffer_samples_sample_V_5_6_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_6, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_6_addr_1"/></StgValue>
</operation>

<operation id="1608" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:255 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1609" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:256 %sliding_window_buffer_samples_sample_V_5_7_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_7, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_7_addr_1"/></StgValue>
</operation>

<operation id="1610" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:257 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1611" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:258 %sliding_window_buffer_samples_sample_V_5_8_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_8, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_8_addr_1"/></StgValue>
</operation>

<operation id="1612" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:259 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1613" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:260 %sliding_window_buffer_samples_sample_V_5_9_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_9, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_9_addr_1"/></StgValue>
</operation>

<operation id="1614" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:261 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1615" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:262 %sliding_window_buffer_samples_sample_V_5_10_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_10, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_10_addr_1"/></StgValue>
</operation>

<operation id="1616" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:263 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1617" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:264 %sliding_window_buffer_samples_sample_V_5_11_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_11, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_11_addr_1"/></StgValue>
</operation>

<operation id="1618" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:265 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_5, i5 %sliding_window_buffer_samples_sample_V_5_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1619" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:266 %sliding_window_buffer_samples_timestamp_V_5_0_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_0, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_0_addr_1"/></StgValue>
</operation>

<operation id="1620" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:267 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1621" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:268 %sliding_window_buffer_samples_timestamp_V_5_1_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_1, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_1_addr_1"/></StgValue>
</operation>

<operation id="1622" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:269 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1623" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:270 %sliding_window_buffer_samples_timestamp_V_5_2_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_2, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_2_addr_1"/></StgValue>
</operation>

<operation id="1624" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:271 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1625" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:272 %sliding_window_buffer_samples_timestamp_V_5_3_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_3, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_3_addr_1"/></StgValue>
</operation>

<operation id="1626" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:273 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1627" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:274 %sliding_window_buffer_samples_timestamp_V_5_4_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_4, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_4_addr_1"/></StgValue>
</operation>

<operation id="1628" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:275 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1629" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:276 %sliding_window_buffer_samples_timestamp_V_5_5_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_5, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_5_addr_1"/></StgValue>
</operation>

<operation id="1630" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:277 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1631" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:278 %sliding_window_buffer_samples_timestamp_V_5_6_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_6, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_6_addr_1"/></StgValue>
</operation>

<operation id="1632" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:279 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1633" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:280 %sliding_window_buffer_samples_timestamp_V_5_7_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_7, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_7_addr_1"/></StgValue>
</operation>

<operation id="1634" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:281 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1635" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:282 %sliding_window_buffer_samples_timestamp_V_5_8_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_8, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_8_addr_1"/></StgValue>
</operation>

<operation id="1636" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:283 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1637" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:284 %sliding_window_buffer_samples_timestamp_V_5_9_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_9, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_9_addr_1"/></StgValue>
</operation>

<operation id="1638" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:285 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1639" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:286 %sliding_window_buffer_samples_timestamp_V_5_10_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_10, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_10_addr_1"/></StgValue>
</operation>

<operation id="1640" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:287 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1641" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:288 %sliding_window_buffer_samples_timestamp_V_5_11_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_11, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_11_addr_1"/></StgValue>
</operation>

<operation id="1642" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:289 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_5, i5 %sliding_window_buffer_samples_timestamp_V_5_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1643" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:290 %sliding_window_buffer_samples_sample_V_6_0_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_0, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_0_addr_1"/></StgValue>
</operation>

<operation id="1644" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:291 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1645" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:292 %sliding_window_buffer_samples_sample_V_6_1_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_1, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_1_addr_1"/></StgValue>
</operation>

<operation id="1646" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:293 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1647" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:294 %sliding_window_buffer_samples_sample_V_6_2_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_2, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_2_addr_1"/></StgValue>
</operation>

<operation id="1648" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:295 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1649" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:296 %sliding_window_buffer_samples_sample_V_6_3_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_3, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_3_addr_1"/></StgValue>
</operation>

<operation id="1650" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:297 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1651" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:298 %sliding_window_buffer_samples_sample_V_6_4_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_4, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_4_addr_1"/></StgValue>
</operation>

<operation id="1652" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:299 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1653" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:300 %sliding_window_buffer_samples_sample_V_6_5_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_5, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_5_addr_1"/></StgValue>
</operation>

<operation id="1654" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:301 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1655" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:302 %sliding_window_buffer_samples_sample_V_6_6_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_6, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_6_addr_1"/></StgValue>
</operation>

<operation id="1656" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:303 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1657" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:304 %sliding_window_buffer_samples_sample_V_6_7_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_7, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_7_addr_1"/></StgValue>
</operation>

<operation id="1658" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:305 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1659" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:306 %sliding_window_buffer_samples_sample_V_6_8_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_8, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_8_addr_1"/></StgValue>
</operation>

<operation id="1660" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:307 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1661" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:308 %sliding_window_buffer_samples_sample_V_6_9_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_9, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_9_addr_1"/></StgValue>
</operation>

<operation id="1662" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:309 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1663" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:310 %sliding_window_buffer_samples_sample_V_6_10_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_10, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_10_addr_1"/></StgValue>
</operation>

<operation id="1664" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:311 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1665" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:312 %sliding_window_buffer_samples_sample_V_6_11_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_11, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_11_addr_1"/></StgValue>
</operation>

<operation id="1666" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:313 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_6, i5 %sliding_window_buffer_samples_sample_V_6_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1667" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:314 %sliding_window_buffer_samples_timestamp_V_6_0_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_0, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_0_addr_1"/></StgValue>
</operation>

<operation id="1668" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:315 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1669" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:316 %sliding_window_buffer_samples_timestamp_V_6_1_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_1, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_1_addr_1"/></StgValue>
</operation>

<operation id="1670" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:317 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1671" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:318 %sliding_window_buffer_samples_timestamp_V_6_2_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_2, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_2_addr_1"/></StgValue>
</operation>

<operation id="1672" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:319 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1673" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:320 %sliding_window_buffer_samples_timestamp_V_6_3_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_3, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_3_addr_1"/></StgValue>
</operation>

<operation id="1674" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:321 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1675" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:322 %sliding_window_buffer_samples_timestamp_V_6_4_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_4, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_4_addr_1"/></StgValue>
</operation>

<operation id="1676" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:323 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1677" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:324 %sliding_window_buffer_samples_timestamp_V_6_5_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_5, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_5_addr_1"/></StgValue>
</operation>

<operation id="1678" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:325 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1679" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:326 %sliding_window_buffer_samples_timestamp_V_6_6_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_6, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_6_addr_1"/></StgValue>
</operation>

<operation id="1680" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:327 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1681" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:328 %sliding_window_buffer_samples_timestamp_V_6_7_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_7, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_7_addr_1"/></StgValue>
</operation>

<operation id="1682" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:329 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1683" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:330 %sliding_window_buffer_samples_timestamp_V_6_8_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_8, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_8_addr_1"/></StgValue>
</operation>

<operation id="1684" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:331 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1685" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:332 %sliding_window_buffer_samples_timestamp_V_6_9_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_9, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_9_addr_1"/></StgValue>
</operation>

<operation id="1686" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:333 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1687" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:334 %sliding_window_buffer_samples_timestamp_V_6_10_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_10, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_10_addr_1"/></StgValue>
</operation>

<operation id="1688" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:335 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1689" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:336 %sliding_window_buffer_samples_timestamp_V_6_11_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_11, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_11_addr_1"/></StgValue>
</operation>

<operation id="1690" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:337 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_6, i5 %sliding_window_buffer_samples_timestamp_V_6_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1691" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:338 %sliding_window_buffer_samples_sample_V_7_0_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_0, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_0_addr_1"/></StgValue>
</operation>

<operation id="1692" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:339 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1693" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:340 %sliding_window_buffer_samples_sample_V_7_1_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_1, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_1_addr_1"/></StgValue>
</operation>

<operation id="1694" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:341 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1695" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:342 %sliding_window_buffer_samples_sample_V_7_2_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_2, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_2_addr_1"/></StgValue>
</operation>

<operation id="1696" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:343 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1697" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:344 %sliding_window_buffer_samples_sample_V_7_3_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_3, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_3_addr_1"/></StgValue>
</operation>

<operation id="1698" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:345 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1699" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:346 %sliding_window_buffer_samples_sample_V_7_4_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_4, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_4_addr_1"/></StgValue>
</operation>

<operation id="1700" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:347 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1701" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:348 %sliding_window_buffer_samples_sample_V_7_5_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_5, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_5_addr_1"/></StgValue>
</operation>

<operation id="1702" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:349 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1703" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:350 %sliding_window_buffer_samples_sample_V_7_6_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_6, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_6_addr_1"/></StgValue>
</operation>

<operation id="1704" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:351 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1705" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:352 %sliding_window_buffer_samples_sample_V_7_7_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_7, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_7_addr_1"/></StgValue>
</operation>

<operation id="1706" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:353 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1707" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:354 %sliding_window_buffer_samples_sample_V_7_8_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_8, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_8_addr_1"/></StgValue>
</operation>

<operation id="1708" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:355 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1709" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:356 %sliding_window_buffer_samples_sample_V_7_9_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_9, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_9_addr_1"/></StgValue>
</operation>

<operation id="1710" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:357 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1711" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:358 %sliding_window_buffer_samples_sample_V_7_10_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_10, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_10_addr_1"/></StgValue>
</operation>

<operation id="1712" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:359 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1713" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:360 %sliding_window_buffer_samples_sample_V_7_11_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_11, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_11_addr_1"/></StgValue>
</operation>

<operation id="1714" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge1:361 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_7, i5 %sliding_window_buffer_samples_sample_V_7_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1715" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:362 %sliding_window_buffer_samples_timestamp_V_7_0_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_0, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_0_addr_1"/></StgValue>
</operation>

<operation id="1716" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:363 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1717" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:364 %sliding_window_buffer_samples_timestamp_V_7_1_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_1, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_1_addr_1"/></StgValue>
</operation>

<operation id="1718" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:365 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1719" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:366 %sliding_window_buffer_samples_timestamp_V_7_2_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_2, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_2_addr_1"/></StgValue>
</operation>

<operation id="1720" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:367 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1721" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:368 %sliding_window_buffer_samples_timestamp_V_7_3_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_3, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_3_addr_1"/></StgValue>
</operation>

<operation id="1722" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:369 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1723" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:370 %sliding_window_buffer_samples_timestamp_V_7_4_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_4, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_4_addr_1"/></StgValue>
</operation>

<operation id="1724" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:371 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1725" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:372 %sliding_window_buffer_samples_timestamp_V_7_5_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_5, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_5_addr_1"/></StgValue>
</operation>

<operation id="1726" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:373 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1727" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:374 %sliding_window_buffer_samples_timestamp_V_7_6_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_6, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_6_addr_1"/></StgValue>
</operation>

<operation id="1728" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:375 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1729" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:376 %sliding_window_buffer_samples_timestamp_V_7_7_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_7, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_7_addr_1"/></StgValue>
</operation>

<operation id="1730" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:377 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1731" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:378 %sliding_window_buffer_samples_timestamp_V_7_8_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_8, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_8_addr_1"/></StgValue>
</operation>

<operation id="1732" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:379 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1733" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:380 %sliding_window_buffer_samples_timestamp_V_7_9_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_9, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_9_addr_1"/></StgValue>
</operation>

<operation id="1734" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:381 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1735" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:382 %sliding_window_buffer_samples_timestamp_V_7_10_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_10, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_10_addr_1"/></StgValue>
</operation>

<operation id="1736" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:383 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1737" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:384 %sliding_window_buffer_samples_timestamp_V_7_11_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_11, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_11_addr_1"/></StgValue>
</operation>

<operation id="1738" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge1:385 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_7, i5 %sliding_window_buffer_samples_timestamp_V_7_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1739" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0">
<![CDATA[
._crit_edge1:386 %store_ln76 = store i6 %trunc_ln61, i6 %sliding_window_front_ptr_s

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="1740" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1:387 %br_ln78 = br void %_ZN12CyclicBufferI12SamplePeriodILi8EELi20EE4PushES1_.exit

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="1741" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="0">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi20EE4PushES1_.exit:0 %ret_ln121 = ret

]]></Node>
<StgValue><ssdm name="ret_ln121"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="1783" name="buffer_in_0" dir="0" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="buffer_in_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="1784" name="buffer_in_1" dir="0" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="buffer_in_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="1785" name="buffer_in_2" dir="0" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="buffer_in_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="1786" name="buffer_in_3" dir="0" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="buffer_in_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="1787" name="buffer_in_4" dir="0" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="buffer_in_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="1788" name="buffer_in_5" dir="0" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="buffer_in_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="1789" name="buffer_in_6" dir="0" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="buffer_in_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="1790" name="buffer_in_7" dir="0" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="buffer_in_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="1791" name="buffer_in_8" dir="0" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="buffer_in_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="1792" name="buffer_in_9" dir="0" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="buffer_in_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="1793" name="buffer_in_10" dir="0" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="buffer_in_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="1794" name="buffer_in_11" dir="0" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="buffer_in_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="1795" name="sliding_window_size_s" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="sliding_window_size_s"/></StgValue>
</port>
<port id="1796" name="sliding_window_front_ptr_s" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="sliding_window_front_ptr_s"/></StgValue>
</port>
<port id="1797" name="sliding_window_buffer_samples_sample_V_0_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1798" name="sliding_window_buffer_samples_sample_V_0_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1799" name="sliding_window_buffer_samples_sample_V_0_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1800" name="sliding_window_buffer_samples_sample_V_0_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1801" name="sliding_window_buffer_samples_sample_V_0_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1802" name="sliding_window_buffer_samples_sample_V_0_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1803" name="sliding_window_buffer_samples_sample_V_0_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1804" name="sliding_window_buffer_samples_sample_V_0_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1805" name="sliding_window_buffer_samples_sample_V_0_8" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1806" name="sliding_window_buffer_samples_sample_V_0_9" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1807" name="sliding_window_buffer_samples_sample_V_0_10" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1808" name="sliding_window_buffer_samples_sample_V_0_11" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1809" name="sliding_window_buffer_samples_timestamp_V_0_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1810" name="sliding_window_buffer_samples_timestamp_V_0_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1811" name="sliding_window_buffer_samples_timestamp_V_0_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1812" name="sliding_window_buffer_samples_timestamp_V_0_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1813" name="sliding_window_buffer_samples_timestamp_V_0_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1814" name="sliding_window_buffer_samples_timestamp_V_0_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1815" name="sliding_window_buffer_samples_timestamp_V_0_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1816" name="sliding_window_buffer_samples_timestamp_V_0_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1817" name="sliding_window_buffer_samples_timestamp_V_0_8" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1818" name="sliding_window_buffer_samples_timestamp_V_0_9" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1819" name="sliding_window_buffer_samples_timestamp_V_0_10" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1820" name="sliding_window_buffer_samples_timestamp_V_0_11" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1821" name="sliding_window_buffer_samples_sample_V_1_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1822" name="sliding_window_buffer_samples_sample_V_1_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1823" name="sliding_window_buffer_samples_sample_V_1_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1824" name="sliding_window_buffer_samples_sample_V_1_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1825" name="sliding_window_buffer_samples_sample_V_1_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1826" name="sliding_window_buffer_samples_sample_V_1_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1827" name="sliding_window_buffer_samples_sample_V_1_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1828" name="sliding_window_buffer_samples_sample_V_1_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1829" name="sliding_window_buffer_samples_sample_V_1_8" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1830" name="sliding_window_buffer_samples_sample_V_1_9" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1831" name="sliding_window_buffer_samples_sample_V_1_10" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1832" name="sliding_window_buffer_samples_sample_V_1_11" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1833" name="sliding_window_buffer_samples_timestamp_V_1_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1834" name="sliding_window_buffer_samples_timestamp_V_1_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1835" name="sliding_window_buffer_samples_timestamp_V_1_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1836" name="sliding_window_buffer_samples_timestamp_V_1_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1837" name="sliding_window_buffer_samples_timestamp_V_1_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1838" name="sliding_window_buffer_samples_timestamp_V_1_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1839" name="sliding_window_buffer_samples_timestamp_V_1_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1840" name="sliding_window_buffer_samples_timestamp_V_1_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1841" name="sliding_window_buffer_samples_timestamp_V_1_8" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1842" name="sliding_window_buffer_samples_timestamp_V_1_9" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1843" name="sliding_window_buffer_samples_timestamp_V_1_10" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1844" name="sliding_window_buffer_samples_timestamp_V_1_11" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1845" name="sliding_window_buffer_samples_sample_V_2_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1846" name="sliding_window_buffer_samples_sample_V_2_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1847" name="sliding_window_buffer_samples_sample_V_2_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1848" name="sliding_window_buffer_samples_sample_V_2_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1849" name="sliding_window_buffer_samples_sample_V_2_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1850" name="sliding_window_buffer_samples_sample_V_2_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1851" name="sliding_window_buffer_samples_sample_V_2_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1852" name="sliding_window_buffer_samples_sample_V_2_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1853" name="sliding_window_buffer_samples_sample_V_2_8" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1854" name="sliding_window_buffer_samples_sample_V_2_9" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1855" name="sliding_window_buffer_samples_sample_V_2_10" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1856" name="sliding_window_buffer_samples_sample_V_2_11" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1857" name="sliding_window_buffer_samples_timestamp_V_2_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1858" name="sliding_window_buffer_samples_timestamp_V_2_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1859" name="sliding_window_buffer_samples_timestamp_V_2_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1860" name="sliding_window_buffer_samples_timestamp_V_2_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1861" name="sliding_window_buffer_samples_timestamp_V_2_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1862" name="sliding_window_buffer_samples_timestamp_V_2_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1863" name="sliding_window_buffer_samples_timestamp_V_2_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1864" name="sliding_window_buffer_samples_timestamp_V_2_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1865" name="sliding_window_buffer_samples_timestamp_V_2_8" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1866" name="sliding_window_buffer_samples_timestamp_V_2_9" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1867" name="sliding_window_buffer_samples_timestamp_V_2_10" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1868" name="sliding_window_buffer_samples_timestamp_V_2_11" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1869" name="sliding_window_buffer_samples_sample_V_3_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1870" name="sliding_window_buffer_samples_sample_V_3_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1871" name="sliding_window_buffer_samples_sample_V_3_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1872" name="sliding_window_buffer_samples_sample_V_3_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1873" name="sliding_window_buffer_samples_sample_V_3_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1874" name="sliding_window_buffer_samples_sample_V_3_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1875" name="sliding_window_buffer_samples_sample_V_3_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1876" name="sliding_window_buffer_samples_sample_V_3_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1877" name="sliding_window_buffer_samples_sample_V_3_8" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1878" name="sliding_window_buffer_samples_sample_V_3_9" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1879" name="sliding_window_buffer_samples_sample_V_3_10" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1880" name="sliding_window_buffer_samples_sample_V_3_11" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1881" name="sliding_window_buffer_samples_timestamp_V_3_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1882" name="sliding_window_buffer_samples_timestamp_V_3_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1883" name="sliding_window_buffer_samples_timestamp_V_3_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1884" name="sliding_window_buffer_samples_timestamp_V_3_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1885" name="sliding_window_buffer_samples_timestamp_V_3_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1886" name="sliding_window_buffer_samples_timestamp_V_3_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1887" name="sliding_window_buffer_samples_timestamp_V_3_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1888" name="sliding_window_buffer_samples_timestamp_V_3_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1889" name="sliding_window_buffer_samples_timestamp_V_3_8" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1890" name="sliding_window_buffer_samples_timestamp_V_3_9" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1891" name="sliding_window_buffer_samples_timestamp_V_3_10" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1892" name="sliding_window_buffer_samples_timestamp_V_3_11" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1893" name="sliding_window_buffer_samples_sample_V_4_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1894" name="sliding_window_buffer_samples_sample_V_4_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1895" name="sliding_window_buffer_samples_sample_V_4_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1896" name="sliding_window_buffer_samples_sample_V_4_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1897" name="sliding_window_buffer_samples_sample_V_4_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1898" name="sliding_window_buffer_samples_sample_V_4_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1899" name="sliding_window_buffer_samples_sample_V_4_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1900" name="sliding_window_buffer_samples_sample_V_4_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1901" name="sliding_window_buffer_samples_sample_V_4_8" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1902" name="sliding_window_buffer_samples_sample_V_4_9" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1903" name="sliding_window_buffer_samples_sample_V_4_10" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1904" name="sliding_window_buffer_samples_sample_V_4_11" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1905" name="sliding_window_buffer_samples_timestamp_V_4_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1906" name="sliding_window_buffer_samples_timestamp_V_4_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1907" name="sliding_window_buffer_samples_timestamp_V_4_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1908" name="sliding_window_buffer_samples_timestamp_V_4_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1909" name="sliding_window_buffer_samples_timestamp_V_4_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1910" name="sliding_window_buffer_samples_timestamp_V_4_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1911" name="sliding_window_buffer_samples_timestamp_V_4_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1912" name="sliding_window_buffer_samples_timestamp_V_4_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1913" name="sliding_window_buffer_samples_timestamp_V_4_8" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1914" name="sliding_window_buffer_samples_timestamp_V_4_9" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1915" name="sliding_window_buffer_samples_timestamp_V_4_10" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1916" name="sliding_window_buffer_samples_timestamp_V_4_11" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1917" name="sliding_window_buffer_samples_sample_V_5_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1918" name="sliding_window_buffer_samples_sample_V_5_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1919" name="sliding_window_buffer_samples_sample_V_5_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1920" name="sliding_window_buffer_samples_sample_V_5_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1921" name="sliding_window_buffer_samples_sample_V_5_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1922" name="sliding_window_buffer_samples_sample_V_5_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1923" name="sliding_window_buffer_samples_sample_V_5_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1924" name="sliding_window_buffer_samples_sample_V_5_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1925" name="sliding_window_buffer_samples_sample_V_5_8" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1926" name="sliding_window_buffer_samples_sample_V_5_9" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1927" name="sliding_window_buffer_samples_sample_V_5_10" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1928" name="sliding_window_buffer_samples_sample_V_5_11" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1929" name="sliding_window_buffer_samples_timestamp_V_5_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1930" name="sliding_window_buffer_samples_timestamp_V_5_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1931" name="sliding_window_buffer_samples_timestamp_V_5_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1932" name="sliding_window_buffer_samples_timestamp_V_5_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1933" name="sliding_window_buffer_samples_timestamp_V_5_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1934" name="sliding_window_buffer_samples_timestamp_V_5_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1935" name="sliding_window_buffer_samples_timestamp_V_5_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1936" name="sliding_window_buffer_samples_timestamp_V_5_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1937" name="sliding_window_buffer_samples_timestamp_V_5_8" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1938" name="sliding_window_buffer_samples_timestamp_V_5_9" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1939" name="sliding_window_buffer_samples_timestamp_V_5_10" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1940" name="sliding_window_buffer_samples_timestamp_V_5_11" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1941" name="sliding_window_buffer_samples_sample_V_6_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1942" name="sliding_window_buffer_samples_sample_V_6_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1943" name="sliding_window_buffer_samples_sample_V_6_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1944" name="sliding_window_buffer_samples_sample_V_6_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1945" name="sliding_window_buffer_samples_sample_V_6_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1946" name="sliding_window_buffer_samples_sample_V_6_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1947" name="sliding_window_buffer_samples_sample_V_6_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1948" name="sliding_window_buffer_samples_sample_V_6_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1949" name="sliding_window_buffer_samples_sample_V_6_8" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1950" name="sliding_window_buffer_samples_sample_V_6_9" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1951" name="sliding_window_buffer_samples_sample_V_6_10" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1952" name="sliding_window_buffer_samples_sample_V_6_11" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1953" name="sliding_window_buffer_samples_timestamp_V_6_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1954" name="sliding_window_buffer_samples_timestamp_V_6_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1955" name="sliding_window_buffer_samples_timestamp_V_6_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1956" name="sliding_window_buffer_samples_timestamp_V_6_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1957" name="sliding_window_buffer_samples_timestamp_V_6_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1958" name="sliding_window_buffer_samples_timestamp_V_6_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1959" name="sliding_window_buffer_samples_timestamp_V_6_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1960" name="sliding_window_buffer_samples_timestamp_V_6_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1961" name="sliding_window_buffer_samples_timestamp_V_6_8" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1962" name="sliding_window_buffer_samples_timestamp_V_6_9" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1963" name="sliding_window_buffer_samples_timestamp_V_6_10" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1964" name="sliding_window_buffer_samples_timestamp_V_6_11" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1965" name="sliding_window_buffer_samples_sample_V_7_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1966" name="sliding_window_buffer_samples_sample_V_7_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1967" name="sliding_window_buffer_samples_sample_V_7_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1968" name="sliding_window_buffer_samples_sample_V_7_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1969" name="sliding_window_buffer_samples_sample_V_7_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1970" name="sliding_window_buffer_samples_sample_V_7_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1971" name="sliding_window_buffer_samples_sample_V_7_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1972" name="sliding_window_buffer_samples_sample_V_7_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1973" name="sliding_window_buffer_samples_sample_V_7_8" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1974" name="sliding_window_buffer_samples_sample_V_7_9" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1975" name="sliding_window_buffer_samples_sample_V_7_10" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1976" name="sliding_window_buffer_samples_sample_V_7_11" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1977" name="sliding_window_buffer_samples_timestamp_V_7_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1978" name="sliding_window_buffer_samples_timestamp_V_7_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1979" name="sliding_window_buffer_samples_timestamp_V_7_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1980" name="sliding_window_buffer_samples_timestamp_V_7_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1981" name="sliding_window_buffer_samples_timestamp_V_7_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1982" name="sliding_window_buffer_samples_timestamp_V_7_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1983" name="sliding_window_buffer_samples_timestamp_V_7_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1984" name="sliding_window_buffer_samples_timestamp_V_7_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1985" name="sliding_window_buffer_samples_timestamp_V_7_8" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1986" name="sliding_window_buffer_samples_timestamp_V_7_9" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1987" name="sliding_window_buffer_samples_timestamp_V_7_10" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1988" name="sliding_window_buffer_samples_timestamp_V_7_11" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1989" name="sliding_window_back_ptr_s" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="sliding_window_back_ptr_s"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="1991" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="1990" toId="30">
</dataflow>
<dataflow id="1992" from="buffer_in_11" to="specmemcore_ln0" fromId="1794" toId="30">
</dataflow>
<dataflow id="1994" from="StgValue_1993" to="specmemcore_ln0" fromId="1993" toId="30">
</dataflow>
<dataflow id="1996" from="StgValue_1995" to="specmemcore_ln0" fromId="1995" toId="30">
</dataflow>
<dataflow id="1998" from="StgValue_1997" to="specmemcore_ln0" fromId="1997" toId="30">
</dataflow>
<dataflow id="1999" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="1990" toId="31">
</dataflow>
<dataflow id="2000" from="buffer_in_10" to="specmemcore_ln0" fromId="1793" toId="31">
</dataflow>
<dataflow id="2001" from="StgValue_1993" to="specmemcore_ln0" fromId="1993" toId="31">
</dataflow>
<dataflow id="2002" from="StgValue_1995" to="specmemcore_ln0" fromId="1995" toId="31">
</dataflow>
<dataflow id="2003" from="StgValue_1997" to="specmemcore_ln0" fromId="1997" toId="31">
</dataflow>
<dataflow id="2004" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="1990" toId="32">
</dataflow>
<dataflow id="2005" from="buffer_in_9" to="specmemcore_ln0" fromId="1792" toId="32">
</dataflow>
<dataflow id="2006" from="StgValue_1993" to="specmemcore_ln0" fromId="1993" toId="32">
</dataflow>
<dataflow id="2007" from="StgValue_1995" to="specmemcore_ln0" fromId="1995" toId="32">
</dataflow>
<dataflow id="2008" from="StgValue_1997" to="specmemcore_ln0" fromId="1997" toId="32">
</dataflow>
<dataflow id="2009" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="1990" toId="33">
</dataflow>
<dataflow id="2010" from="buffer_in_8" to="specmemcore_ln0" fromId="1791" toId="33">
</dataflow>
<dataflow id="2011" from="StgValue_1993" to="specmemcore_ln0" fromId="1993" toId="33">
</dataflow>
<dataflow id="2012" from="StgValue_1995" to="specmemcore_ln0" fromId="1995" toId="33">
</dataflow>
<dataflow id="2013" from="StgValue_1997" to="specmemcore_ln0" fromId="1997" toId="33">
</dataflow>
<dataflow id="2014" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="1990" toId="34">
</dataflow>
<dataflow id="2015" from="buffer_in_7" to="specmemcore_ln0" fromId="1790" toId="34">
</dataflow>
<dataflow id="2016" from="StgValue_1993" to="specmemcore_ln0" fromId="1993" toId="34">
</dataflow>
<dataflow id="2017" from="StgValue_1995" to="specmemcore_ln0" fromId="1995" toId="34">
</dataflow>
<dataflow id="2018" from="StgValue_1997" to="specmemcore_ln0" fromId="1997" toId="34">
</dataflow>
<dataflow id="2019" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="1990" toId="35">
</dataflow>
<dataflow id="2020" from="buffer_in_6" to="specmemcore_ln0" fromId="1789" toId="35">
</dataflow>
<dataflow id="2021" from="StgValue_1993" to="specmemcore_ln0" fromId="1993" toId="35">
</dataflow>
<dataflow id="2022" from="StgValue_1995" to="specmemcore_ln0" fromId="1995" toId="35">
</dataflow>
<dataflow id="2023" from="StgValue_1997" to="specmemcore_ln0" fromId="1997" toId="35">
</dataflow>
<dataflow id="2024" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="1990" toId="36">
</dataflow>
<dataflow id="2025" from="buffer_in_5" to="specmemcore_ln0" fromId="1788" toId="36">
</dataflow>
<dataflow id="2026" from="StgValue_1993" to="specmemcore_ln0" fromId="1993" toId="36">
</dataflow>
<dataflow id="2027" from="StgValue_1995" to="specmemcore_ln0" fromId="1995" toId="36">
</dataflow>
<dataflow id="2028" from="StgValue_1997" to="specmemcore_ln0" fromId="1997" toId="36">
</dataflow>
<dataflow id="2029" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="1990" toId="37">
</dataflow>
<dataflow id="2030" from="buffer_in_4" to="specmemcore_ln0" fromId="1787" toId="37">
</dataflow>
<dataflow id="2031" from="StgValue_1993" to="specmemcore_ln0" fromId="1993" toId="37">
</dataflow>
<dataflow id="2032" from="StgValue_1995" to="specmemcore_ln0" fromId="1995" toId="37">
</dataflow>
<dataflow id="2033" from="StgValue_1997" to="specmemcore_ln0" fromId="1997" toId="37">
</dataflow>
<dataflow id="2034" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="1990" toId="38">
</dataflow>
<dataflow id="2035" from="buffer_in_3" to="specmemcore_ln0" fromId="1786" toId="38">
</dataflow>
<dataflow id="2036" from="StgValue_1993" to="specmemcore_ln0" fromId="1993" toId="38">
</dataflow>
<dataflow id="2037" from="StgValue_1995" to="specmemcore_ln0" fromId="1995" toId="38">
</dataflow>
<dataflow id="2038" from="StgValue_1997" to="specmemcore_ln0" fromId="1997" toId="38">
</dataflow>
<dataflow id="2039" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="1990" toId="39">
</dataflow>
<dataflow id="2040" from="buffer_in_2" to="specmemcore_ln0" fromId="1785" toId="39">
</dataflow>
<dataflow id="2041" from="StgValue_1993" to="specmemcore_ln0" fromId="1993" toId="39">
</dataflow>
<dataflow id="2042" from="StgValue_1995" to="specmemcore_ln0" fromId="1995" toId="39">
</dataflow>
<dataflow id="2043" from="StgValue_1997" to="specmemcore_ln0" fromId="1997" toId="39">
</dataflow>
<dataflow id="2044" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="1990" toId="40">
</dataflow>
<dataflow id="2045" from="buffer_in_1" to="specmemcore_ln0" fromId="1784" toId="40">
</dataflow>
<dataflow id="2046" from="StgValue_1993" to="specmemcore_ln0" fromId="1993" toId="40">
</dataflow>
<dataflow id="2047" from="StgValue_1995" to="specmemcore_ln0" fromId="1995" toId="40">
</dataflow>
<dataflow id="2048" from="StgValue_1997" to="specmemcore_ln0" fromId="1997" toId="40">
</dataflow>
<dataflow id="2049" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="1990" toId="41">
</dataflow>
<dataflow id="2050" from="buffer_in_0" to="specmemcore_ln0" fromId="1783" toId="41">
</dataflow>
<dataflow id="2051" from="StgValue_1993" to="specmemcore_ln0" fromId="1993" toId="41">
</dataflow>
<dataflow id="2052" from="StgValue_1995" to="specmemcore_ln0" fromId="1995" toId="41">
</dataflow>
<dataflow id="2053" from="StgValue_1997" to="specmemcore_ln0" fromId="1997" toId="41">
</dataflow>
<dataflow id="2055" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2054" toId="42">
</dataflow>
<dataflow id="2056" from="buffer_in_11" to="specinterface_ln0" fromId="1794" toId="42">
</dataflow>
<dataflow id="2058" from="empty_33" to="specinterface_ln0" fromId="2057" toId="42">
</dataflow>
<dataflow id="2060" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="42">
</dataflow>
<dataflow id="2061" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="42">
</dataflow>
<dataflow id="2063" from="empty_39" to="specinterface_ln0" fromId="2062" toId="42">
</dataflow>
<dataflow id="2065" from="StgValue_2064" to="specinterface_ln0" fromId="2064" toId="42">
</dataflow>
<dataflow id="2066" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="42">
</dataflow>
<dataflow id="2067" from="empty_39" to="specinterface_ln0" fromId="2062" toId="42">
</dataflow>
<dataflow id="2068" from="empty_39" to="specinterface_ln0" fromId="2062" toId="42">
</dataflow>
<dataflow id="2069" from="empty_39" to="specinterface_ln0" fromId="2062" toId="42">
</dataflow>
<dataflow id="2070" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="42">
</dataflow>
<dataflow id="2071" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="42">
</dataflow>
<dataflow id="2072" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="42">
</dataflow>
<dataflow id="2073" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="42">
</dataflow>
<dataflow id="2074" from="empty_39" to="specinterface_ln0" fromId="2062" toId="42">
</dataflow>
<dataflow id="2075" from="empty_39" to="specinterface_ln0" fromId="2062" toId="42">
</dataflow>
<dataflow id="2076" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2054" toId="43">
</dataflow>
<dataflow id="2077" from="buffer_in_10" to="specinterface_ln0" fromId="1793" toId="43">
</dataflow>
<dataflow id="2078" from="empty_33" to="specinterface_ln0" fromId="2057" toId="43">
</dataflow>
<dataflow id="2079" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="43">
</dataflow>
<dataflow id="2080" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="43">
</dataflow>
<dataflow id="2081" from="empty_39" to="specinterface_ln0" fromId="2062" toId="43">
</dataflow>
<dataflow id="2082" from="StgValue_2064" to="specinterface_ln0" fromId="2064" toId="43">
</dataflow>
<dataflow id="2083" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="43">
</dataflow>
<dataflow id="2084" from="empty_39" to="specinterface_ln0" fromId="2062" toId="43">
</dataflow>
<dataflow id="2085" from="empty_39" to="specinterface_ln0" fromId="2062" toId="43">
</dataflow>
<dataflow id="2086" from="empty_39" to="specinterface_ln0" fromId="2062" toId="43">
</dataflow>
<dataflow id="2087" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="43">
</dataflow>
<dataflow id="2088" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="43">
</dataflow>
<dataflow id="2089" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="43">
</dataflow>
<dataflow id="2090" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="43">
</dataflow>
<dataflow id="2091" from="empty_39" to="specinterface_ln0" fromId="2062" toId="43">
</dataflow>
<dataflow id="2092" from="empty_39" to="specinterface_ln0" fromId="2062" toId="43">
</dataflow>
<dataflow id="2093" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2054" toId="44">
</dataflow>
<dataflow id="2094" from="buffer_in_9" to="specinterface_ln0" fromId="1792" toId="44">
</dataflow>
<dataflow id="2095" from="empty_33" to="specinterface_ln0" fromId="2057" toId="44">
</dataflow>
<dataflow id="2096" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="44">
</dataflow>
<dataflow id="2097" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="44">
</dataflow>
<dataflow id="2098" from="empty_39" to="specinterface_ln0" fromId="2062" toId="44">
</dataflow>
<dataflow id="2099" from="StgValue_2064" to="specinterface_ln0" fromId="2064" toId="44">
</dataflow>
<dataflow id="2100" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="44">
</dataflow>
<dataflow id="2101" from="empty_39" to="specinterface_ln0" fromId="2062" toId="44">
</dataflow>
<dataflow id="2102" from="empty_39" to="specinterface_ln0" fromId="2062" toId="44">
</dataflow>
<dataflow id="2103" from="empty_39" to="specinterface_ln0" fromId="2062" toId="44">
</dataflow>
<dataflow id="2104" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="44">
</dataflow>
<dataflow id="2105" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="44">
</dataflow>
<dataflow id="2106" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="44">
</dataflow>
<dataflow id="2107" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="44">
</dataflow>
<dataflow id="2108" from="empty_39" to="specinterface_ln0" fromId="2062" toId="44">
</dataflow>
<dataflow id="2109" from="empty_39" to="specinterface_ln0" fromId="2062" toId="44">
</dataflow>
<dataflow id="2110" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2054" toId="45">
</dataflow>
<dataflow id="2111" from="buffer_in_8" to="specinterface_ln0" fromId="1791" toId="45">
</dataflow>
<dataflow id="2112" from="empty_33" to="specinterface_ln0" fromId="2057" toId="45">
</dataflow>
<dataflow id="2113" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="45">
</dataflow>
<dataflow id="2114" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="45">
</dataflow>
<dataflow id="2115" from="empty_39" to="specinterface_ln0" fromId="2062" toId="45">
</dataflow>
<dataflow id="2116" from="StgValue_2064" to="specinterface_ln0" fromId="2064" toId="45">
</dataflow>
<dataflow id="2117" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="45">
</dataflow>
<dataflow id="2118" from="empty_39" to="specinterface_ln0" fromId="2062" toId="45">
</dataflow>
<dataflow id="2119" from="empty_39" to="specinterface_ln0" fromId="2062" toId="45">
</dataflow>
<dataflow id="2120" from="empty_39" to="specinterface_ln0" fromId="2062" toId="45">
</dataflow>
<dataflow id="2121" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="45">
</dataflow>
<dataflow id="2122" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="45">
</dataflow>
<dataflow id="2123" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="45">
</dataflow>
<dataflow id="2124" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="45">
</dataflow>
<dataflow id="2125" from="empty_39" to="specinterface_ln0" fromId="2062" toId="45">
</dataflow>
<dataflow id="2126" from="empty_39" to="specinterface_ln0" fromId="2062" toId="45">
</dataflow>
<dataflow id="2127" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2054" toId="46">
</dataflow>
<dataflow id="2128" from="buffer_in_7" to="specinterface_ln0" fromId="1790" toId="46">
</dataflow>
<dataflow id="2129" from="empty_33" to="specinterface_ln0" fromId="2057" toId="46">
</dataflow>
<dataflow id="2130" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="46">
</dataflow>
<dataflow id="2131" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="46">
</dataflow>
<dataflow id="2132" from="empty_39" to="specinterface_ln0" fromId="2062" toId="46">
</dataflow>
<dataflow id="2133" from="StgValue_2064" to="specinterface_ln0" fromId="2064" toId="46">
</dataflow>
<dataflow id="2134" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="46">
</dataflow>
<dataflow id="2135" from="empty_39" to="specinterface_ln0" fromId="2062" toId="46">
</dataflow>
<dataflow id="2136" from="empty_39" to="specinterface_ln0" fromId="2062" toId="46">
</dataflow>
<dataflow id="2137" from="empty_39" to="specinterface_ln0" fromId="2062" toId="46">
</dataflow>
<dataflow id="2138" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="46">
</dataflow>
<dataflow id="2139" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="46">
</dataflow>
<dataflow id="2140" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="46">
</dataflow>
<dataflow id="2141" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="46">
</dataflow>
<dataflow id="2142" from="empty_39" to="specinterface_ln0" fromId="2062" toId="46">
</dataflow>
<dataflow id="2143" from="empty_39" to="specinterface_ln0" fromId="2062" toId="46">
</dataflow>
<dataflow id="2144" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2054" toId="47">
</dataflow>
<dataflow id="2145" from="buffer_in_6" to="specinterface_ln0" fromId="1789" toId="47">
</dataflow>
<dataflow id="2146" from="empty_33" to="specinterface_ln0" fromId="2057" toId="47">
</dataflow>
<dataflow id="2147" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="47">
</dataflow>
<dataflow id="2148" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="47">
</dataflow>
<dataflow id="2149" from="empty_39" to="specinterface_ln0" fromId="2062" toId="47">
</dataflow>
<dataflow id="2150" from="StgValue_2064" to="specinterface_ln0" fromId="2064" toId="47">
</dataflow>
<dataflow id="2151" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="47">
</dataflow>
<dataflow id="2152" from="empty_39" to="specinterface_ln0" fromId="2062" toId="47">
</dataflow>
<dataflow id="2153" from="empty_39" to="specinterface_ln0" fromId="2062" toId="47">
</dataflow>
<dataflow id="2154" from="empty_39" to="specinterface_ln0" fromId="2062" toId="47">
</dataflow>
<dataflow id="2155" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="47">
</dataflow>
<dataflow id="2156" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="47">
</dataflow>
<dataflow id="2157" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="47">
</dataflow>
<dataflow id="2158" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="47">
</dataflow>
<dataflow id="2159" from="empty_39" to="specinterface_ln0" fromId="2062" toId="47">
</dataflow>
<dataflow id="2160" from="empty_39" to="specinterface_ln0" fromId="2062" toId="47">
</dataflow>
<dataflow id="2161" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2054" toId="48">
</dataflow>
<dataflow id="2162" from="buffer_in_5" to="specinterface_ln0" fromId="1788" toId="48">
</dataflow>
<dataflow id="2163" from="empty_33" to="specinterface_ln0" fromId="2057" toId="48">
</dataflow>
<dataflow id="2164" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="48">
</dataflow>
<dataflow id="2165" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="48">
</dataflow>
<dataflow id="2166" from="empty_39" to="specinterface_ln0" fromId="2062" toId="48">
</dataflow>
<dataflow id="2167" from="StgValue_2064" to="specinterface_ln0" fromId="2064" toId="48">
</dataflow>
<dataflow id="2168" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="48">
</dataflow>
<dataflow id="2169" from="empty_39" to="specinterface_ln0" fromId="2062" toId="48">
</dataflow>
<dataflow id="2170" from="empty_39" to="specinterface_ln0" fromId="2062" toId="48">
</dataflow>
<dataflow id="2171" from="empty_39" to="specinterface_ln0" fromId="2062" toId="48">
</dataflow>
<dataflow id="2172" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="48">
</dataflow>
<dataflow id="2173" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="48">
</dataflow>
<dataflow id="2174" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="48">
</dataflow>
<dataflow id="2175" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="48">
</dataflow>
<dataflow id="2176" from="empty_39" to="specinterface_ln0" fromId="2062" toId="48">
</dataflow>
<dataflow id="2177" from="empty_39" to="specinterface_ln0" fromId="2062" toId="48">
</dataflow>
<dataflow id="2178" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2054" toId="49">
</dataflow>
<dataflow id="2179" from="buffer_in_4" to="specinterface_ln0" fromId="1787" toId="49">
</dataflow>
<dataflow id="2180" from="empty_33" to="specinterface_ln0" fromId="2057" toId="49">
</dataflow>
<dataflow id="2181" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="49">
</dataflow>
<dataflow id="2182" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="49">
</dataflow>
<dataflow id="2183" from="empty_39" to="specinterface_ln0" fromId="2062" toId="49">
</dataflow>
<dataflow id="2184" from="StgValue_2064" to="specinterface_ln0" fromId="2064" toId="49">
</dataflow>
<dataflow id="2185" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="49">
</dataflow>
<dataflow id="2186" from="empty_39" to="specinterface_ln0" fromId="2062" toId="49">
</dataflow>
<dataflow id="2187" from="empty_39" to="specinterface_ln0" fromId="2062" toId="49">
</dataflow>
<dataflow id="2188" from="empty_39" to="specinterface_ln0" fromId="2062" toId="49">
</dataflow>
<dataflow id="2189" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="49">
</dataflow>
<dataflow id="2190" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="49">
</dataflow>
<dataflow id="2191" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="49">
</dataflow>
<dataflow id="2192" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="49">
</dataflow>
<dataflow id="2193" from="empty_39" to="specinterface_ln0" fromId="2062" toId="49">
</dataflow>
<dataflow id="2194" from="empty_39" to="specinterface_ln0" fromId="2062" toId="49">
</dataflow>
<dataflow id="2195" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2054" toId="50">
</dataflow>
<dataflow id="2196" from="buffer_in_3" to="specinterface_ln0" fromId="1786" toId="50">
</dataflow>
<dataflow id="2197" from="empty_33" to="specinterface_ln0" fromId="2057" toId="50">
</dataflow>
<dataflow id="2198" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="50">
</dataflow>
<dataflow id="2199" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="50">
</dataflow>
<dataflow id="2200" from="empty_39" to="specinterface_ln0" fromId="2062" toId="50">
</dataflow>
<dataflow id="2201" from="StgValue_2064" to="specinterface_ln0" fromId="2064" toId="50">
</dataflow>
<dataflow id="2202" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="50">
</dataflow>
<dataflow id="2203" from="empty_39" to="specinterface_ln0" fromId="2062" toId="50">
</dataflow>
<dataflow id="2204" from="empty_39" to="specinterface_ln0" fromId="2062" toId="50">
</dataflow>
<dataflow id="2205" from="empty_39" to="specinterface_ln0" fromId="2062" toId="50">
</dataflow>
<dataflow id="2206" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="50">
</dataflow>
<dataflow id="2207" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="50">
</dataflow>
<dataflow id="2208" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="50">
</dataflow>
<dataflow id="2209" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="50">
</dataflow>
<dataflow id="2210" from="empty_39" to="specinterface_ln0" fromId="2062" toId="50">
</dataflow>
<dataflow id="2211" from="empty_39" to="specinterface_ln0" fromId="2062" toId="50">
</dataflow>
<dataflow id="2212" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2054" toId="51">
</dataflow>
<dataflow id="2213" from="buffer_in_2" to="specinterface_ln0" fromId="1785" toId="51">
</dataflow>
<dataflow id="2214" from="empty_33" to="specinterface_ln0" fromId="2057" toId="51">
</dataflow>
<dataflow id="2215" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="51">
</dataflow>
<dataflow id="2216" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="51">
</dataflow>
<dataflow id="2217" from="empty_39" to="specinterface_ln0" fromId="2062" toId="51">
</dataflow>
<dataflow id="2218" from="StgValue_2064" to="specinterface_ln0" fromId="2064" toId="51">
</dataflow>
<dataflow id="2219" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="51">
</dataflow>
<dataflow id="2220" from="empty_39" to="specinterface_ln0" fromId="2062" toId="51">
</dataflow>
<dataflow id="2221" from="empty_39" to="specinterface_ln0" fromId="2062" toId="51">
</dataflow>
<dataflow id="2222" from="empty_39" to="specinterface_ln0" fromId="2062" toId="51">
</dataflow>
<dataflow id="2223" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="51">
</dataflow>
<dataflow id="2224" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="51">
</dataflow>
<dataflow id="2225" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="51">
</dataflow>
<dataflow id="2226" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="51">
</dataflow>
<dataflow id="2227" from="empty_39" to="specinterface_ln0" fromId="2062" toId="51">
</dataflow>
<dataflow id="2228" from="empty_39" to="specinterface_ln0" fromId="2062" toId="51">
</dataflow>
<dataflow id="2229" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2054" toId="52">
</dataflow>
<dataflow id="2230" from="buffer_in_1" to="specinterface_ln0" fromId="1784" toId="52">
</dataflow>
<dataflow id="2231" from="empty_33" to="specinterface_ln0" fromId="2057" toId="52">
</dataflow>
<dataflow id="2232" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="52">
</dataflow>
<dataflow id="2233" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="52">
</dataflow>
<dataflow id="2234" from="empty_39" to="specinterface_ln0" fromId="2062" toId="52">
</dataflow>
<dataflow id="2235" from="StgValue_2064" to="specinterface_ln0" fromId="2064" toId="52">
</dataflow>
<dataflow id="2236" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="52">
</dataflow>
<dataflow id="2237" from="empty_39" to="specinterface_ln0" fromId="2062" toId="52">
</dataflow>
<dataflow id="2238" from="empty_39" to="specinterface_ln0" fromId="2062" toId="52">
</dataflow>
<dataflow id="2239" from="empty_39" to="specinterface_ln0" fromId="2062" toId="52">
</dataflow>
<dataflow id="2240" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="52">
</dataflow>
<dataflow id="2241" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="52">
</dataflow>
<dataflow id="2242" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="52">
</dataflow>
<dataflow id="2243" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="52">
</dataflow>
<dataflow id="2244" from="empty_39" to="specinterface_ln0" fromId="2062" toId="52">
</dataflow>
<dataflow id="2245" from="empty_39" to="specinterface_ln0" fromId="2062" toId="52">
</dataflow>
<dataflow id="2246" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2054" toId="53">
</dataflow>
<dataflow id="2247" from="buffer_in_0" to="specinterface_ln0" fromId="1783" toId="53">
</dataflow>
<dataflow id="2248" from="empty_33" to="specinterface_ln0" fromId="2057" toId="53">
</dataflow>
<dataflow id="2249" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="53">
</dataflow>
<dataflow id="2250" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="53">
</dataflow>
<dataflow id="2251" from="empty_39" to="specinterface_ln0" fromId="2062" toId="53">
</dataflow>
<dataflow id="2252" from="StgValue_2064" to="specinterface_ln0" fromId="2064" toId="53">
</dataflow>
<dataflow id="2253" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="53">
</dataflow>
<dataflow id="2254" from="empty_39" to="specinterface_ln0" fromId="2062" toId="53">
</dataflow>
<dataflow id="2255" from="empty_39" to="specinterface_ln0" fromId="2062" toId="53">
</dataflow>
<dataflow id="2256" from="empty_39" to="specinterface_ln0" fromId="2062" toId="53">
</dataflow>
<dataflow id="2257" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="53">
</dataflow>
<dataflow id="2258" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="53">
</dataflow>
<dataflow id="2259" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="53">
</dataflow>
<dataflow id="2260" from="StgValue_2059" to="specinterface_ln0" fromId="2059" toId="53">
</dataflow>
<dataflow id="2261" from="empty_39" to="specinterface_ln0" fromId="2062" toId="53">
</dataflow>
<dataflow id="2262" from="empty_39" to="specinterface_ln0" fromId="2062" toId="53">
</dataflow>
<dataflow id="2264" from="StgValue_2263" to="samples_0_sample_V" fromId="2263" toId="54">
</dataflow>
<dataflow id="2265" from="StgValue_2263" to="samples_1_sample_V" fromId="2263" toId="55">
</dataflow>
<dataflow id="2266" from="StgValue_2263" to="samples_2_sample_V" fromId="2263" toId="56">
</dataflow>
<dataflow id="2267" from="StgValue_2263" to="samples_3_sample_V" fromId="2263" toId="57">
</dataflow>
<dataflow id="2268" from="StgValue_2263" to="samples_4_sample_V" fromId="2263" toId="58">
</dataflow>
<dataflow id="2269" from="StgValue_2263" to="samples_5_sample_V" fromId="2263" toId="59">
</dataflow>
<dataflow id="2270" from="StgValue_2263" to="samples_6_sample_V" fromId="2263" toId="60">
</dataflow>
<dataflow id="2271" from="StgValue_2263" to="samples_7_sample_V" fromId="2263" toId="61">
</dataflow>
<dataflow id="2272" from="StgValue_2263" to="samples_8_sample_V" fromId="2263" toId="62">
</dataflow>
<dataflow id="2273" from="StgValue_2263" to="samples_9_sample_V" fromId="2263" toId="63">
</dataflow>
<dataflow id="2274" from="StgValue_2263" to="samples_10_sample_V" fromId="2263" toId="64">
</dataflow>
<dataflow id="2275" from="StgValue_2263" to="samples_11_sample_V" fromId="2263" toId="65">
</dataflow>
<dataflow id="2276" from="StgValue_2263" to="samples_0_timestamp_V" fromId="2263" toId="66">
</dataflow>
<dataflow id="2277" from="StgValue_2263" to="samples_1_timestamp_V" fromId="2263" toId="67">
</dataflow>
<dataflow id="2278" from="StgValue_2263" to="samples_2_timestamp_V" fromId="2263" toId="68">
</dataflow>
<dataflow id="2279" from="StgValue_2263" to="samples_3_timestamp_V" fromId="2263" toId="69">
</dataflow>
<dataflow id="2280" from="StgValue_2263" to="samples_4_timestamp_V" fromId="2263" toId="70">
</dataflow>
<dataflow id="2281" from="StgValue_2263" to="samples_5_timestamp_V" fromId="2263" toId="71">
</dataflow>
<dataflow id="2282" from="StgValue_2263" to="samples_6_timestamp_V" fromId="2263" toId="72">
</dataflow>
<dataflow id="2283" from="StgValue_2263" to="samples_7_timestamp_V" fromId="2263" toId="73">
</dataflow>
<dataflow id="2284" from="StgValue_2263" to="samples_8_timestamp_V" fromId="2263" toId="74">
</dataflow>
<dataflow id="2285" from="StgValue_2263" to="samples_9_timestamp_V" fromId="2263" toId="75">
</dataflow>
<dataflow id="2286" from="StgValue_2263" to="samples_10_timestamp_V" fromId="2263" toId="76">
</dataflow>
<dataflow id="2287" from="StgValue_2263" to="samples_11_timestamp_V" fromId="2263" toId="77">
</dataflow>
<dataflow id="2288" from="StgValue_2263" to="sample_period_samples_0_sample_V" fromId="2263" toId="78">
</dataflow>
<dataflow id="2289" from="StgValue_2263" to="sample_period_samples_1_sample_V" fromId="2263" toId="79">
</dataflow>
<dataflow id="2290" from="StgValue_2263" to="sample_period_samples_2_sample_V" fromId="2263" toId="80">
</dataflow>
<dataflow id="2291" from="StgValue_2263" to="sample_period_samples_3_sample_V" fromId="2263" toId="81">
</dataflow>
<dataflow id="2292" from="StgValue_2263" to="sample_period_samples_4_sample_V" fromId="2263" toId="82">
</dataflow>
<dataflow id="2293" from="StgValue_2263" to="sample_period_samples_5_sample_V" fromId="2263" toId="83">
</dataflow>
<dataflow id="2294" from="StgValue_2263" to="sample_period_samples_6_sample_V" fromId="2263" toId="84">
</dataflow>
<dataflow id="2295" from="StgValue_2263" to="sample_period_samples_7_sample_V" fromId="2263" toId="85">
</dataflow>
<dataflow id="2296" from="StgValue_2263" to="sample_period_samples_8_sample_V" fromId="2263" toId="86">
</dataflow>
<dataflow id="2297" from="StgValue_2263" to="sample_period_samples_9_sample_V" fromId="2263" toId="87">
</dataflow>
<dataflow id="2298" from="StgValue_2263" to="sample_period_samples_10_sample_V" fromId="2263" toId="88">
</dataflow>
<dataflow id="2299" from="StgValue_2263" to="sample_period_samples_11_sample_V" fromId="2263" toId="89">
</dataflow>
<dataflow id="2300" from="StgValue_2263" to="sample_period_samples_0_timestamp_V" fromId="2263" toId="90">
</dataflow>
<dataflow id="2301" from="StgValue_2263" to="sample_period_samples_1_timestamp_V" fromId="2263" toId="91">
</dataflow>
<dataflow id="2302" from="StgValue_2263" to="sample_period_samples_2_timestamp_V" fromId="2263" toId="92">
</dataflow>
<dataflow id="2303" from="StgValue_2263" to="sample_period_samples_3_timestamp_V" fromId="2263" toId="93">
</dataflow>
<dataflow id="2304" from="StgValue_2263" to="sample_period_samples_4_timestamp_V" fromId="2263" toId="94">
</dataflow>
<dataflow id="2305" from="StgValue_2263" to="sample_period_samples_5_timestamp_V" fromId="2263" toId="95">
</dataflow>
<dataflow id="2306" from="StgValue_2263" to="sample_period_samples_6_timestamp_V" fromId="2263" toId="96">
</dataflow>
<dataflow id="2307" from="StgValue_2263" to="sample_period_samples_7_timestamp_V" fromId="2263" toId="97">
</dataflow>
<dataflow id="2308" from="StgValue_2263" to="sample_period_samples_8_timestamp_V" fromId="2263" toId="98">
</dataflow>
<dataflow id="2309" from="StgValue_2263" to="sample_period_samples_9_timestamp_V" fromId="2263" toId="99">
</dataflow>
<dataflow id="2310" from="StgValue_2263" to="sample_period_samples_10_timestamp_V" fromId="2263" toId="100">
</dataflow>
<dataflow id="2311" from="StgValue_2263" to="sample_period_samples_11_timestamp_V" fromId="2263" toId="101">
</dataflow>
<dataflow id="2312" from="add_ln84" to="i" fromId="104" toId="103">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2313" from="br_ln0" to="i" fromId="221" toId="103">
<BackEdge/>
</dataflow>
<dataflow id="2315" from="StgValue_2314" to="i" fromId="2314" toId="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2316" from="br_ln84" to="i" fromId="102" toId="103">
</dataflow>
<dataflow id="2317" from="i" to="add_ln84" fromId="103" toId="104">
</dataflow>
<dataflow id="2319" from="StgValue_2318" to="add_ln84" fromId="2318" toId="104">
</dataflow>
<dataflow id="2321" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="2320" toId="105">
</dataflow>
<dataflow id="2322" from="StgValue_2064" to="specpipeline_ln0" fromId="2064" toId="105">
</dataflow>
<dataflow id="2323" from="StgValue_2059" to="specpipeline_ln0" fromId="2059" toId="105">
</dataflow>
<dataflow id="2325" from="StgValue_2324" to="specpipeline_ln0" fromId="2324" toId="105">
</dataflow>
<dataflow id="2326" from="StgValue_2059" to="specpipeline_ln0" fromId="2059" toId="105">
</dataflow>
<dataflow id="2328" from="p_str" to="specpipeline_ln0" fromId="2327" toId="105">
</dataflow>
<dataflow id="2329" from="i" to="icmp_ln84" fromId="103" toId="106">
</dataflow>
<dataflow id="2331" from="StgValue_2330" to="icmp_ln84" fromId="2330" toId="106">
</dataflow>
<dataflow id="2333" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="2332" toId="107">
</dataflow>
<dataflow id="2335" from="StgValue_2334" to="speclooptripcount_ln0" fromId="2334" toId="107">
</dataflow>
<dataflow id="2336" from="StgValue_2334" to="speclooptripcount_ln0" fromId="2334" toId="107">
</dataflow>
<dataflow id="2337" from="StgValue_2334" to="speclooptripcount_ln0" fromId="2334" toId="107">
</dataflow>
<dataflow id="2338" from="icmp_ln84" to="br_ln84" fromId="106" toId="108">
</dataflow>
<dataflow id="2339" from="i" to="trunc_ln87" fromId="103" toId="109">
</dataflow>
<dataflow id="2340" from="trunc_ln87" to="zext_ln87" fromId="109" toId="110">
</dataflow>
<dataflow id="2341" from="buffer_in_0" to="buffer_in_0_addr" fromId="1783" toId="111">
</dataflow>
<dataflow id="2343" from="StgValue_2342" to="buffer_in_0_addr" fromId="2342" toId="111">
</dataflow>
<dataflow id="2344" from="zext_ln87" to="buffer_in_0_addr" fromId="110" toId="111">
</dataflow>
<dataflow id="2345" from="buffer_in_0_addr" to="buffer_in_0_load" fromId="111" toId="112">
</dataflow>
<dataflow id="2346" from="buffer_in_1" to="buffer_in_1_addr" fromId="1784" toId="113">
</dataflow>
<dataflow id="2347" from="StgValue_2342" to="buffer_in_1_addr" fromId="2342" toId="113">
</dataflow>
<dataflow id="2348" from="zext_ln87" to="buffer_in_1_addr" fromId="110" toId="113">
</dataflow>
<dataflow id="2349" from="buffer_in_1_addr" to="buffer_in_1_load" fromId="113" toId="114">
</dataflow>
<dataflow id="2350" from="buffer_in_2" to="buffer_in_2_addr" fromId="1785" toId="115">
</dataflow>
<dataflow id="2351" from="StgValue_2342" to="buffer_in_2_addr" fromId="2342" toId="115">
</dataflow>
<dataflow id="2352" from="zext_ln87" to="buffer_in_2_addr" fromId="110" toId="115">
</dataflow>
<dataflow id="2353" from="buffer_in_2_addr" to="buffer_in_2_load" fromId="115" toId="116">
</dataflow>
<dataflow id="2354" from="buffer_in_3" to="buffer_in_3_addr" fromId="1786" toId="117">
</dataflow>
<dataflow id="2355" from="StgValue_2342" to="buffer_in_3_addr" fromId="2342" toId="117">
</dataflow>
<dataflow id="2356" from="zext_ln87" to="buffer_in_3_addr" fromId="110" toId="117">
</dataflow>
<dataflow id="2357" from="buffer_in_3_addr" to="buffer_in_3_load" fromId="117" toId="118">
</dataflow>
<dataflow id="2358" from="buffer_in_4" to="buffer_in_4_addr" fromId="1787" toId="119">
</dataflow>
<dataflow id="2359" from="StgValue_2342" to="buffer_in_4_addr" fromId="2342" toId="119">
</dataflow>
<dataflow id="2360" from="zext_ln87" to="buffer_in_4_addr" fromId="110" toId="119">
</dataflow>
<dataflow id="2361" from="buffer_in_4_addr" to="buffer_in_4_load" fromId="119" toId="120">
</dataflow>
<dataflow id="2362" from="buffer_in_5" to="buffer_in_5_addr" fromId="1788" toId="121">
</dataflow>
<dataflow id="2363" from="StgValue_2342" to="buffer_in_5_addr" fromId="2342" toId="121">
</dataflow>
<dataflow id="2364" from="zext_ln87" to="buffer_in_5_addr" fromId="110" toId="121">
</dataflow>
<dataflow id="2365" from="buffer_in_5_addr" to="buffer_in_5_load" fromId="121" toId="122">
</dataflow>
<dataflow id="2366" from="buffer_in_6" to="buffer_in_6_addr" fromId="1789" toId="123">
</dataflow>
<dataflow id="2367" from="StgValue_2342" to="buffer_in_6_addr" fromId="2342" toId="123">
</dataflow>
<dataflow id="2368" from="zext_ln87" to="buffer_in_6_addr" fromId="110" toId="123">
</dataflow>
<dataflow id="2369" from="buffer_in_6_addr" to="buffer_in_6_load" fromId="123" toId="124">
</dataflow>
<dataflow id="2370" from="buffer_in_7" to="buffer_in_7_addr" fromId="1790" toId="125">
</dataflow>
<dataflow id="2371" from="StgValue_2342" to="buffer_in_7_addr" fromId="2342" toId="125">
</dataflow>
<dataflow id="2372" from="zext_ln87" to="buffer_in_7_addr" fromId="110" toId="125">
</dataflow>
<dataflow id="2373" from="buffer_in_7_addr" to="buffer_in_7_load" fromId="125" toId="126">
</dataflow>
<dataflow id="2374" from="buffer_in_8" to="buffer_in_8_addr" fromId="1791" toId="127">
</dataflow>
<dataflow id="2375" from="StgValue_2342" to="buffer_in_8_addr" fromId="2342" toId="127">
</dataflow>
<dataflow id="2376" from="zext_ln87" to="buffer_in_8_addr" fromId="110" toId="127">
</dataflow>
<dataflow id="2377" from="buffer_in_8_addr" to="buffer_in_8_load" fromId="127" toId="128">
</dataflow>
<dataflow id="2378" from="buffer_in_9" to="buffer_in_9_addr" fromId="1792" toId="129">
</dataflow>
<dataflow id="2379" from="StgValue_2342" to="buffer_in_9_addr" fromId="2342" toId="129">
</dataflow>
<dataflow id="2380" from="zext_ln87" to="buffer_in_9_addr" fromId="110" toId="129">
</dataflow>
<dataflow id="2381" from="buffer_in_9_addr" to="buffer_in_9_load" fromId="129" toId="130">
</dataflow>
<dataflow id="2382" from="buffer_in_10" to="buffer_in_10_addr" fromId="1793" toId="131">
</dataflow>
<dataflow id="2383" from="StgValue_2342" to="buffer_in_10_addr" fromId="2342" toId="131">
</dataflow>
<dataflow id="2384" from="zext_ln87" to="buffer_in_10_addr" fromId="110" toId="131">
</dataflow>
<dataflow id="2385" from="buffer_in_10_addr" to="buffer_in_10_load" fromId="131" toId="132">
</dataflow>
<dataflow id="2386" from="buffer_in_11" to="buffer_in_11_addr" fromId="1794" toId="133">
</dataflow>
<dataflow id="2387" from="StgValue_2342" to="buffer_in_11_addr" fromId="2342" toId="133">
</dataflow>
<dataflow id="2388" from="zext_ln87" to="buffer_in_11_addr" fromId="110" toId="133">
</dataflow>
<dataflow id="2389" from="buffer_in_11_addr" to="buffer_in_11_load" fromId="133" toId="134">
</dataflow>
<dataflow id="2390" from="i" to="i_cast" fromId="103" toId="135">
</dataflow>
<dataflow id="2392" from="_ssdm_op_SpecLoopName" to="specloopname_ln86" fromId="2391" toId="136">
</dataflow>
<dataflow id="2394" from="empty_17" to="specloopname_ln86" fromId="2393" toId="136">
</dataflow>
<dataflow id="2395" from="buffer_in_0_addr" to="buffer_in_0_load" fromId="111" toId="137">
</dataflow>
<dataflow id="2396" from="buffer_in_1_addr" to="buffer_in_1_load" fromId="113" toId="138">
</dataflow>
<dataflow id="2397" from="buffer_in_2_addr" to="buffer_in_2_load" fromId="115" toId="139">
</dataflow>
<dataflow id="2398" from="buffer_in_3_addr" to="buffer_in_3_load" fromId="117" toId="140">
</dataflow>
<dataflow id="2399" from="buffer_in_4_addr" to="buffer_in_4_load" fromId="119" toId="141">
</dataflow>
<dataflow id="2400" from="buffer_in_5_addr" to="buffer_in_5_load" fromId="121" toId="142">
</dataflow>
<dataflow id="2401" from="buffer_in_6_addr" to="buffer_in_6_load" fromId="123" toId="143">
</dataflow>
<dataflow id="2402" from="buffer_in_7_addr" to="buffer_in_7_load" fromId="125" toId="144">
</dataflow>
<dataflow id="2403" from="buffer_in_8_addr" to="buffer_in_8_load" fromId="127" toId="145">
</dataflow>
<dataflow id="2404" from="buffer_in_9_addr" to="buffer_in_9_load" fromId="129" toId="146">
</dataflow>
<dataflow id="2405" from="buffer_in_10_addr" to="buffer_in_10_load" fromId="131" toId="147">
</dataflow>
<dataflow id="2406" from="buffer_in_11_addr" to="buffer_in_11_load" fromId="133" toId="148">
</dataflow>
<dataflow id="2407" from="buffer_in_0_load" to="trunc_ln302" fromId="137" toId="149">
</dataflow>
<dataflow id="2409" from="_ssdm_op_PartSelect.i20.i32.i32.i32" to="trunc_ln302_1" fromId="2408" toId="150">
</dataflow>
<dataflow id="2410" from="buffer_in_0_load" to="trunc_ln302_1" fromId="137" toId="150">
</dataflow>
<dataflow id="2412" from="StgValue_2411" to="trunc_ln302_1" fromId="2411" toId="150">
</dataflow>
<dataflow id="2414" from="StgValue_2413" to="trunc_ln302_1" fromId="2413" toId="150">
</dataflow>
<dataflow id="2415" from="buffer_in_1_load" to="trunc_ln302_2" fromId="138" toId="151">
</dataflow>
<dataflow id="2416" from="_ssdm_op_PartSelect.i20.i32.i32.i32" to="trunc_ln302_s" fromId="2408" toId="152">
</dataflow>
<dataflow id="2417" from="buffer_in_1_load" to="trunc_ln302_s" fromId="138" toId="152">
</dataflow>
<dataflow id="2418" from="StgValue_2411" to="trunc_ln302_s" fromId="2411" toId="152">
</dataflow>
<dataflow id="2419" from="StgValue_2413" to="trunc_ln302_s" fromId="2413" toId="152">
</dataflow>
<dataflow id="2420" from="buffer_in_2_load" to="trunc_ln302_3" fromId="139" toId="153">
</dataflow>
<dataflow id="2421" from="_ssdm_op_PartSelect.i20.i32.i32.i32" to="trunc_ln302_4" fromId="2408" toId="154">
</dataflow>
<dataflow id="2422" from="buffer_in_2_load" to="trunc_ln302_4" fromId="139" toId="154">
</dataflow>
<dataflow id="2423" from="StgValue_2411" to="trunc_ln302_4" fromId="2411" toId="154">
</dataflow>
<dataflow id="2424" from="StgValue_2413" to="trunc_ln302_4" fromId="2413" toId="154">
</dataflow>
<dataflow id="2425" from="buffer_in_3_load" to="trunc_ln302_5" fromId="140" toId="155">
</dataflow>
<dataflow id="2426" from="_ssdm_op_PartSelect.i20.i32.i32.i32" to="trunc_ln302_6" fromId="2408" toId="156">
</dataflow>
<dataflow id="2427" from="buffer_in_3_load" to="trunc_ln302_6" fromId="140" toId="156">
</dataflow>
<dataflow id="2428" from="StgValue_2411" to="trunc_ln302_6" fromId="2411" toId="156">
</dataflow>
<dataflow id="2429" from="StgValue_2413" to="trunc_ln302_6" fromId="2413" toId="156">
</dataflow>
<dataflow id="2430" from="buffer_in_4_load" to="trunc_ln302_7" fromId="141" toId="157">
</dataflow>
<dataflow id="2431" from="_ssdm_op_PartSelect.i20.i32.i32.i32" to="trunc_ln302_8" fromId="2408" toId="158">
</dataflow>
<dataflow id="2432" from="buffer_in_4_load" to="trunc_ln302_8" fromId="141" toId="158">
</dataflow>
<dataflow id="2433" from="StgValue_2411" to="trunc_ln302_8" fromId="2411" toId="158">
</dataflow>
<dataflow id="2434" from="StgValue_2413" to="trunc_ln302_8" fromId="2413" toId="158">
</dataflow>
<dataflow id="2435" from="buffer_in_5_load" to="trunc_ln302_9" fromId="142" toId="159">
</dataflow>
<dataflow id="2436" from="_ssdm_op_PartSelect.i20.i32.i32.i32" to="trunc_ln302_10" fromId="2408" toId="160">
</dataflow>
<dataflow id="2437" from="buffer_in_5_load" to="trunc_ln302_10" fromId="142" toId="160">
</dataflow>
<dataflow id="2438" from="StgValue_2411" to="trunc_ln302_10" fromId="2411" toId="160">
</dataflow>
<dataflow id="2439" from="StgValue_2413" to="trunc_ln302_10" fromId="2413" toId="160">
</dataflow>
<dataflow id="2440" from="buffer_in_6_load" to="trunc_ln302_11" fromId="143" toId="161">
</dataflow>
<dataflow id="2441" from="_ssdm_op_PartSelect.i20.i32.i32.i32" to="trunc_ln302_12" fromId="2408" toId="162">
</dataflow>
<dataflow id="2442" from="buffer_in_6_load" to="trunc_ln302_12" fromId="143" toId="162">
</dataflow>
<dataflow id="2443" from="StgValue_2411" to="trunc_ln302_12" fromId="2411" toId="162">
</dataflow>
<dataflow id="2444" from="StgValue_2413" to="trunc_ln302_12" fromId="2413" toId="162">
</dataflow>
<dataflow id="2445" from="buffer_in_7_load" to="trunc_ln302_13" fromId="144" toId="163">
</dataflow>
<dataflow id="2446" from="_ssdm_op_PartSelect.i20.i32.i32.i32" to="trunc_ln302_14" fromId="2408" toId="164">
</dataflow>
<dataflow id="2447" from="buffer_in_7_load" to="trunc_ln302_14" fromId="144" toId="164">
</dataflow>
<dataflow id="2448" from="StgValue_2411" to="trunc_ln302_14" fromId="2411" toId="164">
</dataflow>
<dataflow id="2449" from="StgValue_2413" to="trunc_ln302_14" fromId="2413" toId="164">
</dataflow>
<dataflow id="2450" from="buffer_in_8_load" to="trunc_ln302_15" fromId="145" toId="165">
</dataflow>
<dataflow id="2451" from="_ssdm_op_PartSelect.i20.i32.i32.i32" to="trunc_ln302_16" fromId="2408" toId="166">
</dataflow>
<dataflow id="2452" from="buffer_in_8_load" to="trunc_ln302_16" fromId="145" toId="166">
</dataflow>
<dataflow id="2453" from="StgValue_2411" to="trunc_ln302_16" fromId="2411" toId="166">
</dataflow>
<dataflow id="2454" from="StgValue_2413" to="trunc_ln302_16" fromId="2413" toId="166">
</dataflow>
<dataflow id="2455" from="buffer_in_9_load" to="trunc_ln302_17" fromId="146" toId="167">
</dataflow>
<dataflow id="2456" from="_ssdm_op_PartSelect.i20.i32.i32.i32" to="trunc_ln302_18" fromId="2408" toId="168">
</dataflow>
<dataflow id="2457" from="buffer_in_9_load" to="trunc_ln302_18" fromId="146" toId="168">
</dataflow>
<dataflow id="2458" from="StgValue_2411" to="trunc_ln302_18" fromId="2411" toId="168">
</dataflow>
<dataflow id="2459" from="StgValue_2413" to="trunc_ln302_18" fromId="2413" toId="168">
</dataflow>
<dataflow id="2460" from="buffer_in_10_load" to="trunc_ln302_19" fromId="147" toId="169">
</dataflow>
<dataflow id="2461" from="_ssdm_op_PartSelect.i20.i32.i32.i32" to="trunc_ln302_20" fromId="2408" toId="170">
</dataflow>
<dataflow id="2462" from="buffer_in_10_load" to="trunc_ln302_20" fromId="147" toId="170">
</dataflow>
<dataflow id="2463" from="StgValue_2411" to="trunc_ln302_20" fromId="2411" toId="170">
</dataflow>
<dataflow id="2464" from="StgValue_2413" to="trunc_ln302_20" fromId="2413" toId="170">
</dataflow>
<dataflow id="2465" from="buffer_in_11_load" to="trunc_ln302_21" fromId="148" toId="171">
</dataflow>
<dataflow id="2466" from="_ssdm_op_PartSelect.i20.i32.i32.i32" to="trunc_ln302_22" fromId="2408" toId="172">
</dataflow>
<dataflow id="2467" from="buffer_in_11_load" to="trunc_ln302_22" fromId="148" toId="172">
</dataflow>
<dataflow id="2468" from="StgValue_2411" to="trunc_ln302_22" fromId="2411" toId="172">
</dataflow>
<dataflow id="2469" from="StgValue_2413" to="trunc_ln302_22" fromId="2413" toId="172">
</dataflow>
<dataflow id="2470" from="samples_0_sample_V" to="samples_0_sample_V_addr" fromId="54" toId="173">
</dataflow>
<dataflow id="2471" from="StgValue_2342" to="samples_0_sample_V_addr" fromId="2342" toId="173">
</dataflow>
<dataflow id="2472" from="i_cast" to="samples_0_sample_V_addr" fromId="135" toId="173">
</dataflow>
<dataflow id="2473" from="trunc_ln302" to="store_ln113" fromId="149" toId="174">
</dataflow>
<dataflow id="2474" from="samples_0_sample_V_addr" to="store_ln113" fromId="173" toId="174">
</dataflow>
<dataflow id="2475" from="samples_1_sample_V" to="samples_1_sample_V_addr" fromId="55" toId="175">
</dataflow>
<dataflow id="2476" from="StgValue_2342" to="samples_1_sample_V_addr" fromId="2342" toId="175">
</dataflow>
<dataflow id="2477" from="i_cast" to="samples_1_sample_V_addr" fromId="135" toId="175">
</dataflow>
<dataflow id="2478" from="trunc_ln302_2" to="store_ln113" fromId="151" toId="176">
</dataflow>
<dataflow id="2479" from="samples_1_sample_V_addr" to="store_ln113" fromId="175" toId="176">
</dataflow>
<dataflow id="2480" from="samples_2_sample_V" to="samples_2_sample_V_addr" fromId="56" toId="177">
</dataflow>
<dataflow id="2481" from="StgValue_2342" to="samples_2_sample_V_addr" fromId="2342" toId="177">
</dataflow>
<dataflow id="2482" from="i_cast" to="samples_2_sample_V_addr" fromId="135" toId="177">
</dataflow>
<dataflow id="2483" from="trunc_ln302_3" to="store_ln113" fromId="153" toId="178">
</dataflow>
<dataflow id="2484" from="samples_2_sample_V_addr" to="store_ln113" fromId="177" toId="178">
</dataflow>
<dataflow id="2485" from="samples_3_sample_V" to="samples_3_sample_V_addr" fromId="57" toId="179">
</dataflow>
<dataflow id="2486" from="StgValue_2342" to="samples_3_sample_V_addr" fromId="2342" toId="179">
</dataflow>
<dataflow id="2487" from="i_cast" to="samples_3_sample_V_addr" fromId="135" toId="179">
</dataflow>
<dataflow id="2488" from="trunc_ln302_5" to="store_ln113" fromId="155" toId="180">
</dataflow>
<dataflow id="2489" from="samples_3_sample_V_addr" to="store_ln113" fromId="179" toId="180">
</dataflow>
<dataflow id="2490" from="samples_4_sample_V" to="samples_4_sample_V_addr" fromId="58" toId="181">
</dataflow>
<dataflow id="2491" from="StgValue_2342" to="samples_4_sample_V_addr" fromId="2342" toId="181">
</dataflow>
<dataflow id="2492" from="i_cast" to="samples_4_sample_V_addr" fromId="135" toId="181">
</dataflow>
<dataflow id="2493" from="trunc_ln302_7" to="store_ln113" fromId="157" toId="182">
</dataflow>
<dataflow id="2494" from="samples_4_sample_V_addr" to="store_ln113" fromId="181" toId="182">
</dataflow>
<dataflow id="2495" from="samples_5_sample_V" to="samples_5_sample_V_addr" fromId="59" toId="183">
</dataflow>
<dataflow id="2496" from="StgValue_2342" to="samples_5_sample_V_addr" fromId="2342" toId="183">
</dataflow>
<dataflow id="2497" from="i_cast" to="samples_5_sample_V_addr" fromId="135" toId="183">
</dataflow>
<dataflow id="2498" from="trunc_ln302_9" to="store_ln113" fromId="159" toId="184">
</dataflow>
<dataflow id="2499" from="samples_5_sample_V_addr" to="store_ln113" fromId="183" toId="184">
</dataflow>
<dataflow id="2500" from="samples_6_sample_V" to="samples_6_sample_V_addr" fromId="60" toId="185">
</dataflow>
<dataflow id="2501" from="StgValue_2342" to="samples_6_sample_V_addr" fromId="2342" toId="185">
</dataflow>
<dataflow id="2502" from="i_cast" to="samples_6_sample_V_addr" fromId="135" toId="185">
</dataflow>
<dataflow id="2503" from="trunc_ln302_11" to="store_ln113" fromId="161" toId="186">
</dataflow>
<dataflow id="2504" from="samples_6_sample_V_addr" to="store_ln113" fromId="185" toId="186">
</dataflow>
<dataflow id="2505" from="samples_7_sample_V" to="samples_7_sample_V_addr" fromId="61" toId="187">
</dataflow>
<dataflow id="2506" from="StgValue_2342" to="samples_7_sample_V_addr" fromId="2342" toId="187">
</dataflow>
<dataflow id="2507" from="i_cast" to="samples_7_sample_V_addr" fromId="135" toId="187">
</dataflow>
<dataflow id="2508" from="trunc_ln302_13" to="store_ln113" fromId="163" toId="188">
</dataflow>
<dataflow id="2509" from="samples_7_sample_V_addr" to="store_ln113" fromId="187" toId="188">
</dataflow>
<dataflow id="2510" from="samples_8_sample_V" to="samples_8_sample_V_addr" fromId="62" toId="189">
</dataflow>
<dataflow id="2511" from="StgValue_2342" to="samples_8_sample_V_addr" fromId="2342" toId="189">
</dataflow>
<dataflow id="2512" from="i_cast" to="samples_8_sample_V_addr" fromId="135" toId="189">
</dataflow>
<dataflow id="2513" from="trunc_ln302_15" to="store_ln113" fromId="165" toId="190">
</dataflow>
<dataflow id="2514" from="samples_8_sample_V_addr" to="store_ln113" fromId="189" toId="190">
</dataflow>
<dataflow id="2515" from="samples_9_sample_V" to="samples_9_sample_V_addr" fromId="63" toId="191">
</dataflow>
<dataflow id="2516" from="StgValue_2342" to="samples_9_sample_V_addr" fromId="2342" toId="191">
</dataflow>
<dataflow id="2517" from="i_cast" to="samples_9_sample_V_addr" fromId="135" toId="191">
</dataflow>
<dataflow id="2518" from="trunc_ln302_17" to="store_ln113" fromId="167" toId="192">
</dataflow>
<dataflow id="2519" from="samples_9_sample_V_addr" to="store_ln113" fromId="191" toId="192">
</dataflow>
<dataflow id="2520" from="samples_10_sample_V" to="samples_10_sample_V_addr" fromId="64" toId="193">
</dataflow>
<dataflow id="2521" from="StgValue_2342" to="samples_10_sample_V_addr" fromId="2342" toId="193">
</dataflow>
<dataflow id="2522" from="i_cast" to="samples_10_sample_V_addr" fromId="135" toId="193">
</dataflow>
<dataflow id="2523" from="trunc_ln302_19" to="store_ln113" fromId="169" toId="194">
</dataflow>
<dataflow id="2524" from="samples_10_sample_V_addr" to="store_ln113" fromId="193" toId="194">
</dataflow>
<dataflow id="2525" from="samples_11_sample_V" to="samples_11_sample_V_addr" fromId="65" toId="195">
</dataflow>
<dataflow id="2526" from="StgValue_2342" to="samples_11_sample_V_addr" fromId="2342" toId="195">
</dataflow>
<dataflow id="2527" from="i_cast" to="samples_11_sample_V_addr" fromId="135" toId="195">
</dataflow>
<dataflow id="2528" from="trunc_ln302_21" to="store_ln113" fromId="171" toId="196">
</dataflow>
<dataflow id="2529" from="samples_11_sample_V_addr" to="store_ln113" fromId="195" toId="196">
</dataflow>
<dataflow id="2530" from="samples_0_timestamp_V" to="samples_0_timestamp_V_addr" fromId="66" toId="197">
</dataflow>
<dataflow id="2531" from="StgValue_2342" to="samples_0_timestamp_V_addr" fromId="2342" toId="197">
</dataflow>
<dataflow id="2532" from="i_cast" to="samples_0_timestamp_V_addr" fromId="135" toId="197">
</dataflow>
<dataflow id="2533" from="trunc_ln302_1" to="store_ln113" fromId="150" toId="198">
</dataflow>
<dataflow id="2534" from="samples_0_timestamp_V_addr" to="store_ln113" fromId="197" toId="198">
</dataflow>
<dataflow id="2535" from="samples_1_timestamp_V" to="samples_1_timestamp_V_addr" fromId="67" toId="199">
</dataflow>
<dataflow id="2536" from="StgValue_2342" to="samples_1_timestamp_V_addr" fromId="2342" toId="199">
</dataflow>
<dataflow id="2537" from="i_cast" to="samples_1_timestamp_V_addr" fromId="135" toId="199">
</dataflow>
<dataflow id="2538" from="trunc_ln302_s" to="store_ln113" fromId="152" toId="200">
</dataflow>
<dataflow id="2539" from="samples_1_timestamp_V_addr" to="store_ln113" fromId="199" toId="200">
</dataflow>
<dataflow id="2540" from="samples_2_timestamp_V" to="samples_2_timestamp_V_addr" fromId="68" toId="201">
</dataflow>
<dataflow id="2541" from="StgValue_2342" to="samples_2_timestamp_V_addr" fromId="2342" toId="201">
</dataflow>
<dataflow id="2542" from="i_cast" to="samples_2_timestamp_V_addr" fromId="135" toId="201">
</dataflow>
<dataflow id="2543" from="trunc_ln302_4" to="store_ln113" fromId="154" toId="202">
</dataflow>
<dataflow id="2544" from="samples_2_timestamp_V_addr" to="store_ln113" fromId="201" toId="202">
</dataflow>
<dataflow id="2545" from="samples_3_timestamp_V" to="samples_3_timestamp_V_addr" fromId="69" toId="203">
</dataflow>
<dataflow id="2546" from="StgValue_2342" to="samples_3_timestamp_V_addr" fromId="2342" toId="203">
</dataflow>
<dataflow id="2547" from="i_cast" to="samples_3_timestamp_V_addr" fromId="135" toId="203">
</dataflow>
<dataflow id="2548" from="trunc_ln302_6" to="store_ln113" fromId="156" toId="204">
</dataflow>
<dataflow id="2549" from="samples_3_timestamp_V_addr" to="store_ln113" fromId="203" toId="204">
</dataflow>
<dataflow id="2550" from="samples_4_timestamp_V" to="samples_4_timestamp_V_addr" fromId="70" toId="205">
</dataflow>
<dataflow id="2551" from="StgValue_2342" to="samples_4_timestamp_V_addr" fromId="2342" toId="205">
</dataflow>
<dataflow id="2552" from="i_cast" to="samples_4_timestamp_V_addr" fromId="135" toId="205">
</dataflow>
<dataflow id="2553" from="trunc_ln302_8" to="store_ln113" fromId="158" toId="206">
</dataflow>
<dataflow id="2554" from="samples_4_timestamp_V_addr" to="store_ln113" fromId="205" toId="206">
</dataflow>
<dataflow id="2555" from="samples_5_timestamp_V" to="samples_5_timestamp_V_addr" fromId="71" toId="207">
</dataflow>
<dataflow id="2556" from="StgValue_2342" to="samples_5_timestamp_V_addr" fromId="2342" toId="207">
</dataflow>
<dataflow id="2557" from="i_cast" to="samples_5_timestamp_V_addr" fromId="135" toId="207">
</dataflow>
<dataflow id="2558" from="trunc_ln302_10" to="store_ln113" fromId="160" toId="208">
</dataflow>
<dataflow id="2559" from="samples_5_timestamp_V_addr" to="store_ln113" fromId="207" toId="208">
</dataflow>
<dataflow id="2560" from="samples_6_timestamp_V" to="samples_6_timestamp_V_addr" fromId="72" toId="209">
</dataflow>
<dataflow id="2561" from="StgValue_2342" to="samples_6_timestamp_V_addr" fromId="2342" toId="209">
</dataflow>
<dataflow id="2562" from="i_cast" to="samples_6_timestamp_V_addr" fromId="135" toId="209">
</dataflow>
<dataflow id="2563" from="trunc_ln302_12" to="store_ln113" fromId="162" toId="210">
</dataflow>
<dataflow id="2564" from="samples_6_timestamp_V_addr" to="store_ln113" fromId="209" toId="210">
</dataflow>
<dataflow id="2565" from="samples_7_timestamp_V" to="samples_7_timestamp_V_addr" fromId="73" toId="211">
</dataflow>
<dataflow id="2566" from="StgValue_2342" to="samples_7_timestamp_V_addr" fromId="2342" toId="211">
</dataflow>
<dataflow id="2567" from="i_cast" to="samples_7_timestamp_V_addr" fromId="135" toId="211">
</dataflow>
<dataflow id="2568" from="trunc_ln302_14" to="store_ln113" fromId="164" toId="212">
</dataflow>
<dataflow id="2569" from="samples_7_timestamp_V_addr" to="store_ln113" fromId="211" toId="212">
</dataflow>
<dataflow id="2570" from="samples_8_timestamp_V" to="samples_8_timestamp_V_addr" fromId="74" toId="213">
</dataflow>
<dataflow id="2571" from="StgValue_2342" to="samples_8_timestamp_V_addr" fromId="2342" toId="213">
</dataflow>
<dataflow id="2572" from="i_cast" to="samples_8_timestamp_V_addr" fromId="135" toId="213">
</dataflow>
<dataflow id="2573" from="trunc_ln302_16" to="store_ln113" fromId="166" toId="214">
</dataflow>
<dataflow id="2574" from="samples_8_timestamp_V_addr" to="store_ln113" fromId="213" toId="214">
</dataflow>
<dataflow id="2575" from="samples_9_timestamp_V" to="samples_9_timestamp_V_addr" fromId="75" toId="215">
</dataflow>
<dataflow id="2576" from="StgValue_2342" to="samples_9_timestamp_V_addr" fromId="2342" toId="215">
</dataflow>
<dataflow id="2577" from="i_cast" to="samples_9_timestamp_V_addr" fromId="135" toId="215">
</dataflow>
<dataflow id="2578" from="trunc_ln302_18" to="store_ln113" fromId="168" toId="216">
</dataflow>
<dataflow id="2579" from="samples_9_timestamp_V_addr" to="store_ln113" fromId="215" toId="216">
</dataflow>
<dataflow id="2580" from="samples_10_timestamp_V" to="samples_10_timestamp_V_addr" fromId="76" toId="217">
</dataflow>
<dataflow id="2581" from="StgValue_2342" to="samples_10_timestamp_V_addr" fromId="2342" toId="217">
</dataflow>
<dataflow id="2582" from="i_cast" to="samples_10_timestamp_V_addr" fromId="135" toId="217">
</dataflow>
<dataflow id="2583" from="trunc_ln302_20" to="store_ln113" fromId="170" toId="218">
</dataflow>
<dataflow id="2584" from="samples_10_timestamp_V_addr" to="store_ln113" fromId="217" toId="218">
</dataflow>
<dataflow id="2585" from="samples_11_timestamp_V" to="samples_11_timestamp_V_addr" fromId="77" toId="219">
</dataflow>
<dataflow id="2586" from="StgValue_2342" to="samples_11_timestamp_V_addr" fromId="2342" toId="219">
</dataflow>
<dataflow id="2587" from="i_cast" to="samples_11_timestamp_V_addr" fromId="135" toId="219">
</dataflow>
<dataflow id="2588" from="trunc_ln302_22" to="store_ln113" fromId="172" toId="220">
</dataflow>
<dataflow id="2589" from="samples_11_timestamp_V_addr" to="store_ln113" fromId="219" toId="220">
</dataflow>
<dataflow id="2590" from="add_ln19" to="i_1" fromId="224" toId="223">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2591" from="br_ln0" to="i_1" fromId="446" toId="223">
<BackEdge/>
</dataflow>
<dataflow id="2592" from="StgValue_2314" to="i_1" fromId="2314" toId="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2593" from="br_ln19" to="i_1" fromId="222" toId="223">
</dataflow>
<dataflow id="2594" from="i_1" to="add_ln19" fromId="223" toId="224">
</dataflow>
<dataflow id="2595" from="StgValue_2318" to="add_ln19" fromId="2318" toId="224">
</dataflow>
<dataflow id="2596" from="i_1" to="zext_ln19" fromId="223" toId="225">
</dataflow>
<dataflow id="2597" from="i_1" to="icmp_ln19" fromId="223" toId="226">
</dataflow>
<dataflow id="2598" from="StgValue_2330" to="icmp_ln19" fromId="2330" toId="226">
</dataflow>
<dataflow id="2599" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="2332" toId="227">
</dataflow>
<dataflow id="2600" from="StgValue_2334" to="speclooptripcount_ln0" fromId="2334" toId="227">
</dataflow>
<dataflow id="2601" from="StgValue_2334" to="speclooptripcount_ln0" fromId="2334" toId="227">
</dataflow>
<dataflow id="2602" from="StgValue_2334" to="speclooptripcount_ln0" fromId="2334" toId="227">
</dataflow>
<dataflow id="2603" from="icmp_ln19" to="br_ln19" fromId="226" toId="228">
</dataflow>
<dataflow id="2604" from="samples_0_sample_V" to="samples_0_sample_V_addr_1" fromId="54" toId="229">
</dataflow>
<dataflow id="2605" from="StgValue_2342" to="samples_0_sample_V_addr_1" fromId="2342" toId="229">
</dataflow>
<dataflow id="2606" from="zext_ln19" to="samples_0_sample_V_addr_1" fromId="225" toId="229">
</dataflow>
<dataflow id="2607" from="samples_0_sample_V_addr_1" to="samples_0_sample_V_load" fromId="229" toId="230">
</dataflow>
<dataflow id="2608" from="samples_1_sample_V" to="samples_1_sample_V_addr_1" fromId="55" toId="231">
</dataflow>
<dataflow id="2609" from="StgValue_2342" to="samples_1_sample_V_addr_1" fromId="2342" toId="231">
</dataflow>
<dataflow id="2610" from="zext_ln19" to="samples_1_sample_V_addr_1" fromId="225" toId="231">
</dataflow>
<dataflow id="2611" from="samples_1_sample_V_addr_1" to="samples_1_sample_V_load" fromId="231" toId="232">
</dataflow>
<dataflow id="2612" from="samples_2_sample_V" to="samples_2_sample_V_addr_1" fromId="56" toId="233">
</dataflow>
<dataflow id="2613" from="StgValue_2342" to="samples_2_sample_V_addr_1" fromId="2342" toId="233">
</dataflow>
<dataflow id="2614" from="zext_ln19" to="samples_2_sample_V_addr_1" fromId="225" toId="233">
</dataflow>
<dataflow id="2615" from="samples_2_sample_V_addr_1" to="samples_2_sample_V_load" fromId="233" toId="234">
</dataflow>
<dataflow id="2616" from="samples_3_sample_V" to="samples_3_sample_V_addr_1" fromId="57" toId="235">
</dataflow>
<dataflow id="2617" from="StgValue_2342" to="samples_3_sample_V_addr_1" fromId="2342" toId="235">
</dataflow>
<dataflow id="2618" from="zext_ln19" to="samples_3_sample_V_addr_1" fromId="225" toId="235">
</dataflow>
<dataflow id="2619" from="samples_3_sample_V_addr_1" to="samples_3_sample_V_load" fromId="235" toId="236">
</dataflow>
<dataflow id="2620" from="samples_4_sample_V" to="samples_4_sample_V_addr_1" fromId="58" toId="237">
</dataflow>
<dataflow id="2621" from="StgValue_2342" to="samples_4_sample_V_addr_1" fromId="2342" toId="237">
</dataflow>
<dataflow id="2622" from="zext_ln19" to="samples_4_sample_V_addr_1" fromId="225" toId="237">
</dataflow>
<dataflow id="2623" from="samples_4_sample_V_addr_1" to="samples_4_sample_V_load" fromId="237" toId="238">
</dataflow>
<dataflow id="2624" from="samples_5_sample_V" to="samples_5_sample_V_addr_1" fromId="59" toId="239">
</dataflow>
<dataflow id="2625" from="StgValue_2342" to="samples_5_sample_V_addr_1" fromId="2342" toId="239">
</dataflow>
<dataflow id="2626" from="zext_ln19" to="samples_5_sample_V_addr_1" fromId="225" toId="239">
</dataflow>
<dataflow id="2627" from="samples_5_sample_V_addr_1" to="samples_5_sample_V_load" fromId="239" toId="240">
</dataflow>
<dataflow id="2628" from="samples_6_sample_V" to="samples_6_sample_V_addr_1" fromId="60" toId="241">
</dataflow>
<dataflow id="2629" from="StgValue_2342" to="samples_6_sample_V_addr_1" fromId="2342" toId="241">
</dataflow>
<dataflow id="2630" from="zext_ln19" to="samples_6_sample_V_addr_1" fromId="225" toId="241">
</dataflow>
<dataflow id="2631" from="samples_6_sample_V_addr_1" to="samples_6_sample_V_load" fromId="241" toId="242">
</dataflow>
<dataflow id="2632" from="samples_7_sample_V" to="samples_7_sample_V_addr_1" fromId="61" toId="243">
</dataflow>
<dataflow id="2633" from="StgValue_2342" to="samples_7_sample_V_addr_1" fromId="2342" toId="243">
</dataflow>
<dataflow id="2634" from="zext_ln19" to="samples_7_sample_V_addr_1" fromId="225" toId="243">
</dataflow>
<dataflow id="2635" from="samples_7_sample_V_addr_1" to="samples_7_sample_V_load" fromId="243" toId="244">
</dataflow>
<dataflow id="2636" from="samples_8_sample_V" to="samples_8_sample_V_addr_1" fromId="62" toId="245">
</dataflow>
<dataflow id="2637" from="StgValue_2342" to="samples_8_sample_V_addr_1" fromId="2342" toId="245">
</dataflow>
<dataflow id="2638" from="zext_ln19" to="samples_8_sample_V_addr_1" fromId="225" toId="245">
</dataflow>
<dataflow id="2639" from="samples_8_sample_V_addr_1" to="samples_8_sample_V_load" fromId="245" toId="246">
</dataflow>
<dataflow id="2640" from="samples_9_sample_V" to="samples_9_sample_V_addr_1" fromId="63" toId="247">
</dataflow>
<dataflow id="2641" from="StgValue_2342" to="samples_9_sample_V_addr_1" fromId="2342" toId="247">
</dataflow>
<dataflow id="2642" from="zext_ln19" to="samples_9_sample_V_addr_1" fromId="225" toId="247">
</dataflow>
<dataflow id="2643" from="samples_9_sample_V_addr_1" to="samples_9_sample_V_load" fromId="247" toId="248">
</dataflow>
<dataflow id="2644" from="samples_10_sample_V" to="samples_10_sample_V_addr_1" fromId="64" toId="249">
</dataflow>
<dataflow id="2645" from="StgValue_2342" to="samples_10_sample_V_addr_1" fromId="2342" toId="249">
</dataflow>
<dataflow id="2646" from="zext_ln19" to="samples_10_sample_V_addr_1" fromId="225" toId="249">
</dataflow>
<dataflow id="2647" from="samples_10_sample_V_addr_1" to="samples_10_sample_V_load" fromId="249" toId="250">
</dataflow>
<dataflow id="2648" from="samples_11_sample_V" to="samples_11_sample_V_addr_1" fromId="65" toId="251">
</dataflow>
<dataflow id="2649" from="StgValue_2342" to="samples_11_sample_V_addr_1" fromId="2342" toId="251">
</dataflow>
<dataflow id="2650" from="zext_ln19" to="samples_11_sample_V_addr_1" fromId="225" toId="251">
</dataflow>
<dataflow id="2651" from="samples_11_sample_V_addr_1" to="samples_11_sample_V_load" fromId="251" toId="252">
</dataflow>
<dataflow id="2652" from="samples_0_timestamp_V" to="samples_0_timestamp_V_addr_1" fromId="66" toId="253">
</dataflow>
<dataflow id="2653" from="StgValue_2342" to="samples_0_timestamp_V_addr_1" fromId="2342" toId="253">
</dataflow>
<dataflow id="2654" from="zext_ln19" to="samples_0_timestamp_V_addr_1" fromId="225" toId="253">
</dataflow>
<dataflow id="2655" from="samples_0_timestamp_V_addr_1" to="samples_0_timestamp_V_load" fromId="253" toId="254">
</dataflow>
<dataflow id="2656" from="samples_1_timestamp_V" to="samples_1_timestamp_V_addr_1" fromId="67" toId="255">
</dataflow>
<dataflow id="2657" from="StgValue_2342" to="samples_1_timestamp_V_addr_1" fromId="2342" toId="255">
</dataflow>
<dataflow id="2658" from="zext_ln19" to="samples_1_timestamp_V_addr_1" fromId="225" toId="255">
</dataflow>
<dataflow id="2659" from="samples_1_timestamp_V_addr_1" to="samples_1_timestamp_V_load" fromId="255" toId="256">
</dataflow>
<dataflow id="2660" from="samples_2_timestamp_V" to="samples_2_timestamp_V_addr_1" fromId="68" toId="257">
</dataflow>
<dataflow id="2661" from="StgValue_2342" to="samples_2_timestamp_V_addr_1" fromId="2342" toId="257">
</dataflow>
<dataflow id="2662" from="zext_ln19" to="samples_2_timestamp_V_addr_1" fromId="225" toId="257">
</dataflow>
<dataflow id="2663" from="samples_2_timestamp_V_addr_1" to="samples_2_timestamp_V_load" fromId="257" toId="258">
</dataflow>
<dataflow id="2664" from="samples_3_timestamp_V" to="samples_3_timestamp_V_addr_1" fromId="69" toId="259">
</dataflow>
<dataflow id="2665" from="StgValue_2342" to="samples_3_timestamp_V_addr_1" fromId="2342" toId="259">
</dataflow>
<dataflow id="2666" from="zext_ln19" to="samples_3_timestamp_V_addr_1" fromId="225" toId="259">
</dataflow>
<dataflow id="2667" from="samples_3_timestamp_V_addr_1" to="samples_3_timestamp_V_load" fromId="259" toId="260">
</dataflow>
<dataflow id="2668" from="samples_4_timestamp_V" to="samples_4_timestamp_V_addr_1" fromId="70" toId="261">
</dataflow>
<dataflow id="2669" from="StgValue_2342" to="samples_4_timestamp_V_addr_1" fromId="2342" toId="261">
</dataflow>
<dataflow id="2670" from="zext_ln19" to="samples_4_timestamp_V_addr_1" fromId="225" toId="261">
</dataflow>
<dataflow id="2671" from="samples_4_timestamp_V_addr_1" to="samples_4_timestamp_V_load" fromId="261" toId="262">
</dataflow>
<dataflow id="2672" from="samples_5_timestamp_V" to="samples_5_timestamp_V_addr_1" fromId="71" toId="263">
</dataflow>
<dataflow id="2673" from="StgValue_2342" to="samples_5_timestamp_V_addr_1" fromId="2342" toId="263">
</dataflow>
<dataflow id="2674" from="zext_ln19" to="samples_5_timestamp_V_addr_1" fromId="225" toId="263">
</dataflow>
<dataflow id="2675" from="samples_5_timestamp_V_addr_1" to="samples_5_timestamp_V_load" fromId="263" toId="264">
</dataflow>
<dataflow id="2676" from="samples_6_timestamp_V" to="samples_6_timestamp_V_addr_1" fromId="72" toId="265">
</dataflow>
<dataflow id="2677" from="StgValue_2342" to="samples_6_timestamp_V_addr_1" fromId="2342" toId="265">
</dataflow>
<dataflow id="2678" from="zext_ln19" to="samples_6_timestamp_V_addr_1" fromId="225" toId="265">
</dataflow>
<dataflow id="2679" from="samples_6_timestamp_V_addr_1" to="samples_6_timestamp_V_load" fromId="265" toId="266">
</dataflow>
<dataflow id="2680" from="samples_7_timestamp_V" to="samples_7_timestamp_V_addr_1" fromId="73" toId="267">
</dataflow>
<dataflow id="2681" from="StgValue_2342" to="samples_7_timestamp_V_addr_1" fromId="2342" toId="267">
</dataflow>
<dataflow id="2682" from="zext_ln19" to="samples_7_timestamp_V_addr_1" fromId="225" toId="267">
</dataflow>
<dataflow id="2683" from="samples_7_timestamp_V_addr_1" to="samples_7_timestamp_V_load" fromId="267" toId="268">
</dataflow>
<dataflow id="2684" from="samples_8_timestamp_V" to="samples_8_timestamp_V_addr_1" fromId="74" toId="269">
</dataflow>
<dataflow id="2685" from="StgValue_2342" to="samples_8_timestamp_V_addr_1" fromId="2342" toId="269">
</dataflow>
<dataflow id="2686" from="zext_ln19" to="samples_8_timestamp_V_addr_1" fromId="225" toId="269">
</dataflow>
<dataflow id="2687" from="samples_8_timestamp_V_addr_1" to="samples_8_timestamp_V_load" fromId="269" toId="270">
</dataflow>
<dataflow id="2688" from="samples_9_timestamp_V" to="samples_9_timestamp_V_addr_1" fromId="75" toId="271">
</dataflow>
<dataflow id="2689" from="StgValue_2342" to="samples_9_timestamp_V_addr_1" fromId="2342" toId="271">
</dataflow>
<dataflow id="2690" from="zext_ln19" to="samples_9_timestamp_V_addr_1" fromId="225" toId="271">
</dataflow>
<dataflow id="2691" from="samples_9_timestamp_V_addr_1" to="samples_9_timestamp_V_load" fromId="271" toId="272">
</dataflow>
<dataflow id="2692" from="samples_10_timestamp_V" to="samples_10_timestamp_V_addr_1" fromId="76" toId="273">
</dataflow>
<dataflow id="2693" from="StgValue_2342" to="samples_10_timestamp_V_addr_1" fromId="2342" toId="273">
</dataflow>
<dataflow id="2694" from="zext_ln19" to="samples_10_timestamp_V_addr_1" fromId="225" toId="273">
</dataflow>
<dataflow id="2695" from="samples_10_timestamp_V_addr_1" to="samples_10_timestamp_V_load" fromId="273" toId="274">
</dataflow>
<dataflow id="2696" from="samples_11_timestamp_V" to="samples_11_timestamp_V_addr_1" fromId="77" toId="275">
</dataflow>
<dataflow id="2697" from="StgValue_2342" to="samples_11_timestamp_V_addr_1" fromId="2342" toId="275">
</dataflow>
<dataflow id="2698" from="zext_ln19" to="samples_11_timestamp_V_addr_1" fromId="225" toId="275">
</dataflow>
<dataflow id="2699" from="samples_11_timestamp_V_addr_1" to="samples_11_timestamp_V_load" fromId="275" toId="276">
</dataflow>
<dataflow id="2700" from="sample_period_samples_0_sample_V" to="sample_period_samples_0_sample_V_addr" fromId="78" toId="277">
</dataflow>
<dataflow id="2701" from="StgValue_2342" to="sample_period_samples_0_sample_V_addr" fromId="2342" toId="277">
</dataflow>
<dataflow id="2702" from="StgValue_2342" to="sample_period_samples_0_sample_V_addr" fromId="2342" toId="277">
</dataflow>
<dataflow id="2703" from="sample_period_samples_0_sample_V_addr" to="sample_period_samples_0_sample_V_load" fromId="277" toId="278">
</dataflow>
<dataflow id="2704" from="sample_period_samples_1_sample_V" to="sample_period_samples_1_sample_V_addr" fromId="79" toId="279">
</dataflow>
<dataflow id="2705" from="StgValue_2342" to="sample_period_samples_1_sample_V_addr" fromId="2342" toId="279">
</dataflow>
<dataflow id="2706" from="StgValue_2342" to="sample_period_samples_1_sample_V_addr" fromId="2342" toId="279">
</dataflow>
<dataflow id="2707" from="sample_period_samples_1_sample_V_addr" to="sample_period_samples_1_sample_V_load" fromId="279" toId="280">
</dataflow>
<dataflow id="2708" from="sample_period_samples_2_sample_V" to="sample_period_samples_2_sample_V_addr" fromId="80" toId="281">
</dataflow>
<dataflow id="2709" from="StgValue_2342" to="sample_period_samples_2_sample_V_addr" fromId="2342" toId="281">
</dataflow>
<dataflow id="2710" from="StgValue_2342" to="sample_period_samples_2_sample_V_addr" fromId="2342" toId="281">
</dataflow>
<dataflow id="2711" from="sample_period_samples_2_sample_V_addr" to="sample_period_samples_2_sample_V_load" fromId="281" toId="282">
</dataflow>
<dataflow id="2712" from="sample_period_samples_3_sample_V" to="sample_period_samples_3_sample_V_addr" fromId="81" toId="283">
</dataflow>
<dataflow id="2713" from="StgValue_2342" to="sample_period_samples_3_sample_V_addr" fromId="2342" toId="283">
</dataflow>
<dataflow id="2714" from="StgValue_2342" to="sample_period_samples_3_sample_V_addr" fromId="2342" toId="283">
</dataflow>
<dataflow id="2715" from="sample_period_samples_3_sample_V_addr" to="sample_period_samples_3_sample_V_load" fromId="283" toId="284">
</dataflow>
<dataflow id="2716" from="sample_period_samples_4_sample_V" to="sample_period_samples_4_sample_V_addr" fromId="82" toId="285">
</dataflow>
<dataflow id="2717" from="StgValue_2342" to="sample_period_samples_4_sample_V_addr" fromId="2342" toId="285">
</dataflow>
<dataflow id="2718" from="StgValue_2342" to="sample_period_samples_4_sample_V_addr" fromId="2342" toId="285">
</dataflow>
<dataflow id="2719" from="sample_period_samples_4_sample_V_addr" to="sample_period_samples_4_sample_V_load" fromId="285" toId="286">
</dataflow>
<dataflow id="2720" from="sample_period_samples_5_sample_V" to="sample_period_samples_5_sample_V_addr" fromId="83" toId="287">
</dataflow>
<dataflow id="2721" from="StgValue_2342" to="sample_period_samples_5_sample_V_addr" fromId="2342" toId="287">
</dataflow>
<dataflow id="2722" from="StgValue_2342" to="sample_period_samples_5_sample_V_addr" fromId="2342" toId="287">
</dataflow>
<dataflow id="2723" from="sample_period_samples_5_sample_V_addr" to="sample_period_samples_5_sample_V_load" fromId="287" toId="288">
</dataflow>
<dataflow id="2724" from="sample_period_samples_6_sample_V" to="sample_period_samples_6_sample_V_addr" fromId="84" toId="289">
</dataflow>
<dataflow id="2725" from="StgValue_2342" to="sample_period_samples_6_sample_V_addr" fromId="2342" toId="289">
</dataflow>
<dataflow id="2726" from="StgValue_2342" to="sample_period_samples_6_sample_V_addr" fromId="2342" toId="289">
</dataflow>
<dataflow id="2727" from="sample_period_samples_6_sample_V_addr" to="sample_period_samples_6_sample_V_load" fromId="289" toId="290">
</dataflow>
<dataflow id="2728" from="sample_period_samples_7_sample_V" to="sample_period_samples_7_sample_V_addr" fromId="85" toId="291">
</dataflow>
<dataflow id="2729" from="StgValue_2342" to="sample_period_samples_7_sample_V_addr" fromId="2342" toId="291">
</dataflow>
<dataflow id="2730" from="StgValue_2342" to="sample_period_samples_7_sample_V_addr" fromId="2342" toId="291">
</dataflow>
<dataflow id="2731" from="sample_period_samples_7_sample_V_addr" to="sample_period_samples_7_sample_V_load" fromId="291" toId="292">
</dataflow>
<dataflow id="2732" from="sample_period_samples_8_sample_V" to="sample_period_samples_8_sample_V_addr" fromId="86" toId="293">
</dataflow>
<dataflow id="2733" from="StgValue_2342" to="sample_period_samples_8_sample_V_addr" fromId="2342" toId="293">
</dataflow>
<dataflow id="2734" from="StgValue_2342" to="sample_period_samples_8_sample_V_addr" fromId="2342" toId="293">
</dataflow>
<dataflow id="2735" from="sample_period_samples_8_sample_V_addr" to="sample_period_samples_8_sample_V_load" fromId="293" toId="294">
</dataflow>
<dataflow id="2736" from="sample_period_samples_9_sample_V" to="sample_period_samples_9_sample_V_addr" fromId="87" toId="295">
</dataflow>
<dataflow id="2737" from="StgValue_2342" to="sample_period_samples_9_sample_V_addr" fromId="2342" toId="295">
</dataflow>
<dataflow id="2738" from="StgValue_2342" to="sample_period_samples_9_sample_V_addr" fromId="2342" toId="295">
</dataflow>
<dataflow id="2739" from="sample_period_samples_9_sample_V_addr" to="sample_period_samples_9_sample_V_load" fromId="295" toId="296">
</dataflow>
<dataflow id="2740" from="sample_period_samples_10_sample_V" to="sample_period_samples_10_sample_V_addr" fromId="88" toId="297">
</dataflow>
<dataflow id="2741" from="StgValue_2342" to="sample_period_samples_10_sample_V_addr" fromId="2342" toId="297">
</dataflow>
<dataflow id="2742" from="StgValue_2342" to="sample_period_samples_10_sample_V_addr" fromId="2342" toId="297">
</dataflow>
<dataflow id="2743" from="sample_period_samples_10_sample_V_addr" to="sample_period_samples_10_sample_V_load" fromId="297" toId="298">
</dataflow>
<dataflow id="2744" from="sample_period_samples_11_sample_V" to="sample_period_samples_11_sample_V_addr" fromId="89" toId="299">
</dataflow>
<dataflow id="2745" from="StgValue_2342" to="sample_period_samples_11_sample_V_addr" fromId="2342" toId="299">
</dataflow>
<dataflow id="2746" from="StgValue_2342" to="sample_period_samples_11_sample_V_addr" fromId="2342" toId="299">
</dataflow>
<dataflow id="2747" from="sample_period_samples_11_sample_V_addr" to="sample_period_samples_11_sample_V_load" fromId="299" toId="300">
</dataflow>
<dataflow id="2748" from="sample_period_samples_0_timestamp_V" to="sample_period_samples_0_timestamp_V_addr" fromId="90" toId="301">
</dataflow>
<dataflow id="2749" from="StgValue_2342" to="sample_period_samples_0_timestamp_V_addr" fromId="2342" toId="301">
</dataflow>
<dataflow id="2750" from="StgValue_2342" to="sample_period_samples_0_timestamp_V_addr" fromId="2342" toId="301">
</dataflow>
<dataflow id="2751" from="sample_period_samples_0_timestamp_V_addr" to="sample_period_samples_0_timestamp_V_load" fromId="301" toId="302">
</dataflow>
<dataflow id="2752" from="sample_period_samples_1_timestamp_V" to="sample_period_samples_1_timestamp_V_addr" fromId="91" toId="303">
</dataflow>
<dataflow id="2753" from="StgValue_2342" to="sample_period_samples_1_timestamp_V_addr" fromId="2342" toId="303">
</dataflow>
<dataflow id="2754" from="StgValue_2342" to="sample_period_samples_1_timestamp_V_addr" fromId="2342" toId="303">
</dataflow>
<dataflow id="2755" from="sample_period_samples_1_timestamp_V_addr" to="sample_period_samples_1_timestamp_V_load" fromId="303" toId="304">
</dataflow>
<dataflow id="2756" from="sample_period_samples_2_timestamp_V" to="sample_period_samples_2_timestamp_V_addr" fromId="92" toId="305">
</dataflow>
<dataflow id="2757" from="StgValue_2342" to="sample_period_samples_2_timestamp_V_addr" fromId="2342" toId="305">
</dataflow>
<dataflow id="2758" from="StgValue_2342" to="sample_period_samples_2_timestamp_V_addr" fromId="2342" toId="305">
</dataflow>
<dataflow id="2759" from="sample_period_samples_2_timestamp_V_addr" to="sample_period_samples_2_timestamp_V_load" fromId="305" toId="306">
</dataflow>
<dataflow id="2760" from="sample_period_samples_3_timestamp_V" to="sample_period_samples_3_timestamp_V_addr" fromId="93" toId="307">
</dataflow>
<dataflow id="2761" from="StgValue_2342" to="sample_period_samples_3_timestamp_V_addr" fromId="2342" toId="307">
</dataflow>
<dataflow id="2762" from="StgValue_2342" to="sample_period_samples_3_timestamp_V_addr" fromId="2342" toId="307">
</dataflow>
<dataflow id="2763" from="sample_period_samples_3_timestamp_V_addr" to="sample_period_samples_3_timestamp_V_load" fromId="307" toId="308">
</dataflow>
<dataflow id="2764" from="sample_period_samples_4_timestamp_V" to="sample_period_samples_4_timestamp_V_addr" fromId="94" toId="309">
</dataflow>
<dataflow id="2765" from="StgValue_2342" to="sample_period_samples_4_timestamp_V_addr" fromId="2342" toId="309">
</dataflow>
<dataflow id="2766" from="StgValue_2342" to="sample_period_samples_4_timestamp_V_addr" fromId="2342" toId="309">
</dataflow>
<dataflow id="2767" from="sample_period_samples_4_timestamp_V_addr" to="sample_period_samples_4_timestamp_V_load" fromId="309" toId="310">
</dataflow>
<dataflow id="2768" from="sample_period_samples_5_timestamp_V" to="sample_period_samples_5_timestamp_V_addr" fromId="95" toId="311">
</dataflow>
<dataflow id="2769" from="StgValue_2342" to="sample_period_samples_5_timestamp_V_addr" fromId="2342" toId="311">
</dataflow>
<dataflow id="2770" from="StgValue_2342" to="sample_period_samples_5_timestamp_V_addr" fromId="2342" toId="311">
</dataflow>
<dataflow id="2771" from="sample_period_samples_5_timestamp_V_addr" to="sample_period_samples_5_timestamp_V_load" fromId="311" toId="312">
</dataflow>
<dataflow id="2772" from="sample_period_samples_6_timestamp_V" to="sample_period_samples_6_timestamp_V_addr" fromId="96" toId="313">
</dataflow>
<dataflow id="2773" from="StgValue_2342" to="sample_period_samples_6_timestamp_V_addr" fromId="2342" toId="313">
</dataflow>
<dataflow id="2774" from="StgValue_2342" to="sample_period_samples_6_timestamp_V_addr" fromId="2342" toId="313">
</dataflow>
<dataflow id="2775" from="sample_period_samples_6_timestamp_V_addr" to="sample_period_samples_6_timestamp_V_load" fromId="313" toId="314">
</dataflow>
<dataflow id="2776" from="sample_period_samples_7_timestamp_V" to="sample_period_samples_7_timestamp_V_addr" fromId="97" toId="315">
</dataflow>
<dataflow id="2777" from="StgValue_2342" to="sample_period_samples_7_timestamp_V_addr" fromId="2342" toId="315">
</dataflow>
<dataflow id="2778" from="StgValue_2342" to="sample_period_samples_7_timestamp_V_addr" fromId="2342" toId="315">
</dataflow>
<dataflow id="2779" from="sample_period_samples_7_timestamp_V_addr" to="sample_period_samples_7_timestamp_V_load" fromId="315" toId="316">
</dataflow>
<dataflow id="2780" from="sample_period_samples_8_timestamp_V" to="sample_period_samples_8_timestamp_V_addr" fromId="98" toId="317">
</dataflow>
<dataflow id="2781" from="StgValue_2342" to="sample_period_samples_8_timestamp_V_addr" fromId="2342" toId="317">
</dataflow>
<dataflow id="2782" from="StgValue_2342" to="sample_period_samples_8_timestamp_V_addr" fromId="2342" toId="317">
</dataflow>
<dataflow id="2783" from="sample_period_samples_8_timestamp_V_addr" to="sample_period_samples_8_timestamp_V_load" fromId="317" toId="318">
</dataflow>
<dataflow id="2784" from="sample_period_samples_9_timestamp_V" to="sample_period_samples_9_timestamp_V_addr" fromId="99" toId="319">
</dataflow>
<dataflow id="2785" from="StgValue_2342" to="sample_period_samples_9_timestamp_V_addr" fromId="2342" toId="319">
</dataflow>
<dataflow id="2786" from="StgValue_2342" to="sample_period_samples_9_timestamp_V_addr" fromId="2342" toId="319">
</dataflow>
<dataflow id="2787" from="sample_period_samples_9_timestamp_V_addr" to="sample_period_samples_9_timestamp_V_load" fromId="319" toId="320">
</dataflow>
<dataflow id="2788" from="sample_period_samples_10_timestamp_V" to="sample_period_samples_10_timestamp_V_addr" fromId="100" toId="321">
</dataflow>
<dataflow id="2789" from="StgValue_2342" to="sample_period_samples_10_timestamp_V_addr" fromId="2342" toId="321">
</dataflow>
<dataflow id="2790" from="StgValue_2342" to="sample_period_samples_10_timestamp_V_addr" fromId="2342" toId="321">
</dataflow>
<dataflow id="2791" from="sample_period_samples_10_timestamp_V_addr" to="sample_period_samples_10_timestamp_V_load" fromId="321" toId="322">
</dataflow>
<dataflow id="2792" from="sample_period_samples_11_timestamp_V" to="sample_period_samples_11_timestamp_V_addr" fromId="101" toId="323">
</dataflow>
<dataflow id="2793" from="StgValue_2342" to="sample_period_samples_11_timestamp_V_addr" fromId="2342" toId="323">
</dataflow>
<dataflow id="2794" from="StgValue_2342" to="sample_period_samples_11_timestamp_V_addr" fromId="2342" toId="323">
</dataflow>
<dataflow id="2795" from="sample_period_samples_11_timestamp_V_addr" to="sample_period_samples_11_timestamp_V_load" fromId="323" toId="324">
</dataflow>
<dataflow id="2796" from="sample_period_samples_0_sample_V" to="sample_period_samples_0_sample_V_addr_1" fromId="78" toId="325">
</dataflow>
<dataflow id="2797" from="StgValue_2342" to="sample_period_samples_0_sample_V_addr_1" fromId="2342" toId="325">
</dataflow>
<dataflow id="2798" from="StgValue_2263" to="sample_period_samples_0_sample_V_addr_1" fromId="2263" toId="325">
</dataflow>
<dataflow id="2799" from="sample_period_samples_0_sample_V_addr_1" to="sample_period_samples_0_sample_V_load_1" fromId="325" toId="326">
</dataflow>
<dataflow id="2800" from="sample_period_samples_1_sample_V" to="sample_period_samples_1_sample_V_addr_1" fromId="79" toId="327">
</dataflow>
<dataflow id="2801" from="StgValue_2342" to="sample_period_samples_1_sample_V_addr_1" fromId="2342" toId="327">
</dataflow>
<dataflow id="2802" from="StgValue_2263" to="sample_period_samples_1_sample_V_addr_1" fromId="2263" toId="327">
</dataflow>
<dataflow id="2803" from="sample_period_samples_1_sample_V_addr_1" to="sample_period_samples_1_sample_V_load_1" fromId="327" toId="328">
</dataflow>
<dataflow id="2804" from="sample_period_samples_2_sample_V" to="sample_period_samples_2_sample_V_addr_1" fromId="80" toId="329">
</dataflow>
<dataflow id="2805" from="StgValue_2342" to="sample_period_samples_2_sample_V_addr_1" fromId="2342" toId="329">
</dataflow>
<dataflow id="2806" from="StgValue_2263" to="sample_period_samples_2_sample_V_addr_1" fromId="2263" toId="329">
</dataflow>
<dataflow id="2807" from="sample_period_samples_2_sample_V_addr_1" to="sample_period_samples_2_sample_V_load_1" fromId="329" toId="330">
</dataflow>
<dataflow id="2808" from="sample_period_samples_3_sample_V" to="sample_period_samples_3_sample_V_addr_1" fromId="81" toId="331">
</dataflow>
<dataflow id="2809" from="StgValue_2342" to="sample_period_samples_3_sample_V_addr_1" fromId="2342" toId="331">
</dataflow>
<dataflow id="2810" from="StgValue_2263" to="sample_period_samples_3_sample_V_addr_1" fromId="2263" toId="331">
</dataflow>
<dataflow id="2811" from="sample_period_samples_3_sample_V_addr_1" to="sample_period_samples_3_sample_V_load_1" fromId="331" toId="332">
</dataflow>
<dataflow id="2812" from="sample_period_samples_4_sample_V" to="sample_period_samples_4_sample_V_addr_1" fromId="82" toId="333">
</dataflow>
<dataflow id="2813" from="StgValue_2342" to="sample_period_samples_4_sample_V_addr_1" fromId="2342" toId="333">
</dataflow>
<dataflow id="2814" from="StgValue_2263" to="sample_period_samples_4_sample_V_addr_1" fromId="2263" toId="333">
</dataflow>
<dataflow id="2815" from="sample_period_samples_4_sample_V_addr_1" to="sample_period_samples_4_sample_V_load_1" fromId="333" toId="334">
</dataflow>
<dataflow id="2816" from="sample_period_samples_5_sample_V" to="sample_period_samples_5_sample_V_addr_1" fromId="83" toId="335">
</dataflow>
<dataflow id="2817" from="StgValue_2342" to="sample_period_samples_5_sample_V_addr_1" fromId="2342" toId="335">
</dataflow>
<dataflow id="2818" from="StgValue_2263" to="sample_period_samples_5_sample_V_addr_1" fromId="2263" toId="335">
</dataflow>
<dataflow id="2819" from="sample_period_samples_5_sample_V_addr_1" to="sample_period_samples_5_sample_V_load_1" fromId="335" toId="336">
</dataflow>
<dataflow id="2820" from="sample_period_samples_6_sample_V" to="sample_period_samples_6_sample_V_addr_1" fromId="84" toId="337">
</dataflow>
<dataflow id="2821" from="StgValue_2342" to="sample_period_samples_6_sample_V_addr_1" fromId="2342" toId="337">
</dataflow>
<dataflow id="2822" from="StgValue_2263" to="sample_period_samples_6_sample_V_addr_1" fromId="2263" toId="337">
</dataflow>
<dataflow id="2823" from="sample_period_samples_6_sample_V_addr_1" to="sample_period_samples_6_sample_V_load_1" fromId="337" toId="338">
</dataflow>
<dataflow id="2824" from="sample_period_samples_7_sample_V" to="sample_period_samples_7_sample_V_addr_1" fromId="85" toId="339">
</dataflow>
<dataflow id="2825" from="StgValue_2342" to="sample_period_samples_7_sample_V_addr_1" fromId="2342" toId="339">
</dataflow>
<dataflow id="2826" from="StgValue_2263" to="sample_period_samples_7_sample_V_addr_1" fromId="2263" toId="339">
</dataflow>
<dataflow id="2827" from="sample_period_samples_7_sample_V_addr_1" to="sample_period_samples_7_sample_V_load_1" fromId="339" toId="340">
</dataflow>
<dataflow id="2828" from="sample_period_samples_8_sample_V" to="sample_period_samples_8_sample_V_addr_1" fromId="86" toId="341">
</dataflow>
<dataflow id="2829" from="StgValue_2342" to="sample_period_samples_8_sample_V_addr_1" fromId="2342" toId="341">
</dataflow>
<dataflow id="2830" from="StgValue_2263" to="sample_period_samples_8_sample_V_addr_1" fromId="2263" toId="341">
</dataflow>
<dataflow id="2831" from="sample_period_samples_8_sample_V_addr_1" to="sample_period_samples_8_sample_V_load_1" fromId="341" toId="342">
</dataflow>
<dataflow id="2832" from="sample_period_samples_9_sample_V" to="sample_period_samples_9_sample_V_addr_1" fromId="87" toId="343">
</dataflow>
<dataflow id="2833" from="StgValue_2342" to="sample_period_samples_9_sample_V_addr_1" fromId="2342" toId="343">
</dataflow>
<dataflow id="2834" from="StgValue_2263" to="sample_period_samples_9_sample_V_addr_1" fromId="2263" toId="343">
</dataflow>
<dataflow id="2835" from="sample_period_samples_9_sample_V_addr_1" to="sample_period_samples_9_sample_V_load_1" fromId="343" toId="344">
</dataflow>
<dataflow id="2836" from="sample_period_samples_10_sample_V" to="sample_period_samples_10_sample_V_addr_1" fromId="88" toId="345">
</dataflow>
<dataflow id="2837" from="StgValue_2342" to="sample_period_samples_10_sample_V_addr_1" fromId="2342" toId="345">
</dataflow>
<dataflow id="2838" from="StgValue_2263" to="sample_period_samples_10_sample_V_addr_1" fromId="2263" toId="345">
</dataflow>
<dataflow id="2839" from="sample_period_samples_10_sample_V_addr_1" to="sample_period_samples_10_sample_V_load_1" fromId="345" toId="346">
</dataflow>
<dataflow id="2840" from="sample_period_samples_11_sample_V" to="sample_period_samples_11_sample_V_addr_1" fromId="89" toId="347">
</dataflow>
<dataflow id="2841" from="StgValue_2342" to="sample_period_samples_11_sample_V_addr_1" fromId="2342" toId="347">
</dataflow>
<dataflow id="2842" from="StgValue_2263" to="sample_period_samples_11_sample_V_addr_1" fromId="2263" toId="347">
</dataflow>
<dataflow id="2843" from="sample_period_samples_11_sample_V_addr_1" to="sample_period_samples_11_sample_V_load_1" fromId="347" toId="348">
</dataflow>
<dataflow id="2844" from="sample_period_samples_0_timestamp_V" to="sample_period_samples_0_timestamp_V_addr_1" fromId="90" toId="349">
</dataflow>
<dataflow id="2845" from="StgValue_2342" to="sample_period_samples_0_timestamp_V_addr_1" fromId="2342" toId="349">
</dataflow>
<dataflow id="2846" from="StgValue_2263" to="sample_period_samples_0_timestamp_V_addr_1" fromId="2263" toId="349">
</dataflow>
<dataflow id="2847" from="sample_period_samples_0_timestamp_V_addr_1" to="sample_period_samples_0_timestamp_V_load_1" fromId="349" toId="350">
</dataflow>
<dataflow id="2848" from="sample_period_samples_1_timestamp_V" to="sample_period_samples_1_timestamp_V_addr_1" fromId="91" toId="351">
</dataflow>
<dataflow id="2849" from="StgValue_2342" to="sample_period_samples_1_timestamp_V_addr_1" fromId="2342" toId="351">
</dataflow>
<dataflow id="2850" from="StgValue_2263" to="sample_period_samples_1_timestamp_V_addr_1" fromId="2263" toId="351">
</dataflow>
<dataflow id="2851" from="sample_period_samples_1_timestamp_V_addr_1" to="sample_period_samples_1_timestamp_V_load_1" fromId="351" toId="352">
</dataflow>
<dataflow id="2852" from="sample_period_samples_2_timestamp_V" to="sample_period_samples_2_timestamp_V_addr_1" fromId="92" toId="353">
</dataflow>
<dataflow id="2853" from="StgValue_2342" to="sample_period_samples_2_timestamp_V_addr_1" fromId="2342" toId="353">
</dataflow>
<dataflow id="2854" from="StgValue_2263" to="sample_period_samples_2_timestamp_V_addr_1" fromId="2263" toId="353">
</dataflow>
<dataflow id="2855" from="sample_period_samples_2_timestamp_V_addr_1" to="sample_period_samples_2_timestamp_V_load_1" fromId="353" toId="354">
</dataflow>
<dataflow id="2856" from="sample_period_samples_3_timestamp_V" to="sample_period_samples_3_timestamp_V_addr_1" fromId="93" toId="355">
</dataflow>
<dataflow id="2857" from="StgValue_2342" to="sample_period_samples_3_timestamp_V_addr_1" fromId="2342" toId="355">
</dataflow>
<dataflow id="2858" from="StgValue_2263" to="sample_period_samples_3_timestamp_V_addr_1" fromId="2263" toId="355">
</dataflow>
<dataflow id="2859" from="sample_period_samples_3_timestamp_V_addr_1" to="sample_period_samples_3_timestamp_V_load_1" fromId="355" toId="356">
</dataflow>
<dataflow id="2860" from="sample_period_samples_4_timestamp_V" to="sample_period_samples_4_timestamp_V_addr_1" fromId="94" toId="357">
</dataflow>
<dataflow id="2861" from="StgValue_2342" to="sample_period_samples_4_timestamp_V_addr_1" fromId="2342" toId="357">
</dataflow>
<dataflow id="2862" from="StgValue_2263" to="sample_period_samples_4_timestamp_V_addr_1" fromId="2263" toId="357">
</dataflow>
<dataflow id="2863" from="sample_period_samples_4_timestamp_V_addr_1" to="sample_period_samples_4_timestamp_V_load_1" fromId="357" toId="358">
</dataflow>
<dataflow id="2864" from="sample_period_samples_5_timestamp_V" to="sample_period_samples_5_timestamp_V_addr_1" fromId="95" toId="359">
</dataflow>
<dataflow id="2865" from="StgValue_2342" to="sample_period_samples_5_timestamp_V_addr_1" fromId="2342" toId="359">
</dataflow>
<dataflow id="2866" from="StgValue_2263" to="sample_period_samples_5_timestamp_V_addr_1" fromId="2263" toId="359">
</dataflow>
<dataflow id="2867" from="sample_period_samples_5_timestamp_V_addr_1" to="sample_period_samples_5_timestamp_V_load_1" fromId="359" toId="360">
</dataflow>
<dataflow id="2868" from="sample_period_samples_6_timestamp_V" to="sample_period_samples_6_timestamp_V_addr_1" fromId="96" toId="361">
</dataflow>
<dataflow id="2869" from="StgValue_2342" to="sample_period_samples_6_timestamp_V_addr_1" fromId="2342" toId="361">
</dataflow>
<dataflow id="2870" from="StgValue_2263" to="sample_period_samples_6_timestamp_V_addr_1" fromId="2263" toId="361">
</dataflow>
<dataflow id="2871" from="sample_period_samples_6_timestamp_V_addr_1" to="sample_period_samples_6_timestamp_V_load_1" fromId="361" toId="362">
</dataflow>
<dataflow id="2872" from="sample_period_samples_7_timestamp_V" to="sample_period_samples_7_timestamp_V_addr_1" fromId="97" toId="363">
</dataflow>
<dataflow id="2873" from="StgValue_2342" to="sample_period_samples_7_timestamp_V_addr_1" fromId="2342" toId="363">
</dataflow>
<dataflow id="2874" from="StgValue_2263" to="sample_period_samples_7_timestamp_V_addr_1" fromId="2263" toId="363">
</dataflow>
<dataflow id="2875" from="sample_period_samples_7_timestamp_V_addr_1" to="sample_period_samples_7_timestamp_V_load_1" fromId="363" toId="364">
</dataflow>
<dataflow id="2876" from="sample_period_samples_8_timestamp_V" to="sample_period_samples_8_timestamp_V_addr_1" fromId="98" toId="365">
</dataflow>
<dataflow id="2877" from="StgValue_2342" to="sample_period_samples_8_timestamp_V_addr_1" fromId="2342" toId="365">
</dataflow>
<dataflow id="2878" from="StgValue_2263" to="sample_period_samples_8_timestamp_V_addr_1" fromId="2263" toId="365">
</dataflow>
<dataflow id="2879" from="sample_period_samples_8_timestamp_V_addr_1" to="sample_period_samples_8_timestamp_V_load_1" fromId="365" toId="366">
</dataflow>
<dataflow id="2880" from="sample_period_samples_9_timestamp_V" to="sample_period_samples_9_timestamp_V_addr_1" fromId="99" toId="367">
</dataflow>
<dataflow id="2881" from="StgValue_2342" to="sample_period_samples_9_timestamp_V_addr_1" fromId="2342" toId="367">
</dataflow>
<dataflow id="2882" from="StgValue_2263" to="sample_period_samples_9_timestamp_V_addr_1" fromId="2263" toId="367">
</dataflow>
<dataflow id="2883" from="sample_period_samples_9_timestamp_V_addr_1" to="sample_period_samples_9_timestamp_V_load_1" fromId="367" toId="368">
</dataflow>
<dataflow id="2884" from="sample_period_samples_10_timestamp_V" to="sample_period_samples_10_timestamp_V_addr_1" fromId="100" toId="369">
</dataflow>
<dataflow id="2885" from="StgValue_2342" to="sample_period_samples_10_timestamp_V_addr_1" fromId="2342" toId="369">
</dataflow>
<dataflow id="2886" from="StgValue_2263" to="sample_period_samples_10_timestamp_V_addr_1" fromId="2263" toId="369">
</dataflow>
<dataflow id="2887" from="sample_period_samples_10_timestamp_V_addr_1" to="sample_period_samples_10_timestamp_V_load_1" fromId="369" toId="370">
</dataflow>
<dataflow id="2888" from="sample_period_samples_11_timestamp_V" to="sample_period_samples_11_timestamp_V_addr_1" fromId="101" toId="371">
</dataflow>
<dataflow id="2889" from="StgValue_2342" to="sample_period_samples_11_timestamp_V_addr_1" fromId="2342" toId="371">
</dataflow>
<dataflow id="2890" from="StgValue_2263" to="sample_period_samples_11_timestamp_V_addr_1" fromId="2263" toId="371">
</dataflow>
<dataflow id="2891" from="sample_period_samples_11_timestamp_V_addr_1" to="sample_period_samples_11_timestamp_V_load_1" fromId="371" toId="372">
</dataflow>
<dataflow id="2892" from="_ssdm_op_SpecLoopName" to="specloopname_ln19" fromId="2391" toId="373">
</dataflow>
<dataflow id="2894" from="empty_4" to="specloopname_ln19" fromId="2893" toId="373">
</dataflow>
<dataflow id="2895" from="samples_0_sample_V_addr_1" to="samples_0_sample_V_load" fromId="229" toId="374">
</dataflow>
<dataflow id="2896" from="samples_1_sample_V_addr_1" to="samples_1_sample_V_load" fromId="231" toId="375">
</dataflow>
<dataflow id="2897" from="samples_2_sample_V_addr_1" to="samples_2_sample_V_load" fromId="233" toId="376">
</dataflow>
<dataflow id="2898" from="samples_3_sample_V_addr_1" to="samples_3_sample_V_load" fromId="235" toId="377">
</dataflow>
<dataflow id="2899" from="samples_4_sample_V_addr_1" to="samples_4_sample_V_load" fromId="237" toId="378">
</dataflow>
<dataflow id="2900" from="samples_5_sample_V_addr_1" to="samples_5_sample_V_load" fromId="239" toId="379">
</dataflow>
<dataflow id="2901" from="samples_6_sample_V_addr_1" to="samples_6_sample_V_load" fromId="241" toId="380">
</dataflow>
<dataflow id="2902" from="samples_7_sample_V_addr_1" to="samples_7_sample_V_load" fromId="243" toId="381">
</dataflow>
<dataflow id="2903" from="samples_8_sample_V_addr_1" to="samples_8_sample_V_load" fromId="245" toId="382">
</dataflow>
<dataflow id="2904" from="samples_9_sample_V_addr_1" to="samples_9_sample_V_load" fromId="247" toId="383">
</dataflow>
<dataflow id="2905" from="samples_10_sample_V_addr_1" to="samples_10_sample_V_load" fromId="249" toId="384">
</dataflow>
<dataflow id="2906" from="samples_11_sample_V_addr_1" to="samples_11_sample_V_load" fromId="251" toId="385">
</dataflow>
<dataflow id="2907" from="samples_0_timestamp_V_addr_1" to="samples_0_timestamp_V_load" fromId="253" toId="386">
</dataflow>
<dataflow id="2908" from="samples_1_timestamp_V_addr_1" to="samples_1_timestamp_V_load" fromId="255" toId="387">
</dataflow>
<dataflow id="2909" from="samples_2_timestamp_V_addr_1" to="samples_2_timestamp_V_load" fromId="257" toId="388">
</dataflow>
<dataflow id="2910" from="samples_3_timestamp_V_addr_1" to="samples_3_timestamp_V_load" fromId="259" toId="389">
</dataflow>
<dataflow id="2911" from="samples_4_timestamp_V_addr_1" to="samples_4_timestamp_V_load" fromId="261" toId="390">
</dataflow>
<dataflow id="2912" from="samples_5_timestamp_V_addr_1" to="samples_5_timestamp_V_load" fromId="263" toId="391">
</dataflow>
<dataflow id="2913" from="samples_6_timestamp_V_addr_1" to="samples_6_timestamp_V_load" fromId="265" toId="392">
</dataflow>
<dataflow id="2914" from="samples_7_timestamp_V_addr_1" to="samples_7_timestamp_V_load" fromId="267" toId="393">
</dataflow>
<dataflow id="2915" from="samples_8_timestamp_V_addr_1" to="samples_8_timestamp_V_load" fromId="269" toId="394">
</dataflow>
<dataflow id="2916" from="samples_9_timestamp_V_addr_1" to="samples_9_timestamp_V_load" fromId="271" toId="395">
</dataflow>
<dataflow id="2917" from="samples_10_timestamp_V_addr_1" to="samples_10_timestamp_V_load" fromId="273" toId="396">
</dataflow>
<dataflow id="2918" from="samples_11_timestamp_V_addr_1" to="samples_11_timestamp_V_load" fromId="275" toId="397">
</dataflow>
<dataflow id="2919" from="sample_period_samples_0_sample_V" to="sample_period_samples_0_sample_V_addr_8" fromId="78" toId="398">
</dataflow>
<dataflow id="2920" from="StgValue_2342" to="sample_period_samples_0_sample_V_addr_8" fromId="2342" toId="398">
</dataflow>
<dataflow id="2921" from="zext_ln19" to="sample_period_samples_0_sample_V_addr_8" fromId="225" toId="398">
</dataflow>
<dataflow id="2922" from="samples_0_sample_V_load" to="store_ln24" fromId="374" toId="399">
</dataflow>
<dataflow id="2923" from="sample_period_samples_0_sample_V_addr_8" to="store_ln24" fromId="398" toId="399">
</dataflow>
<dataflow id="2924" from="sample_period_samples_1_sample_V" to="sample_period_samples_1_sample_V_addr_8" fromId="79" toId="400">
</dataflow>
<dataflow id="2925" from="StgValue_2342" to="sample_period_samples_1_sample_V_addr_8" fromId="2342" toId="400">
</dataflow>
<dataflow id="2926" from="zext_ln19" to="sample_period_samples_1_sample_V_addr_8" fromId="225" toId="400">
</dataflow>
<dataflow id="2927" from="samples_1_sample_V_load" to="store_ln24" fromId="375" toId="401">
</dataflow>
<dataflow id="2928" from="sample_period_samples_1_sample_V_addr_8" to="store_ln24" fromId="400" toId="401">
</dataflow>
<dataflow id="2929" from="sample_period_samples_2_sample_V" to="sample_period_samples_2_sample_V_addr_8" fromId="80" toId="402">
</dataflow>
<dataflow id="2930" from="StgValue_2342" to="sample_period_samples_2_sample_V_addr_8" fromId="2342" toId="402">
</dataflow>
<dataflow id="2931" from="zext_ln19" to="sample_period_samples_2_sample_V_addr_8" fromId="225" toId="402">
</dataflow>
<dataflow id="2932" from="samples_2_sample_V_load" to="store_ln24" fromId="376" toId="403">
</dataflow>
<dataflow id="2933" from="sample_period_samples_2_sample_V_addr_8" to="store_ln24" fromId="402" toId="403">
</dataflow>
<dataflow id="2934" from="sample_period_samples_3_sample_V" to="sample_period_samples_3_sample_V_addr_8" fromId="81" toId="404">
</dataflow>
<dataflow id="2935" from="StgValue_2342" to="sample_period_samples_3_sample_V_addr_8" fromId="2342" toId="404">
</dataflow>
<dataflow id="2936" from="zext_ln19" to="sample_period_samples_3_sample_V_addr_8" fromId="225" toId="404">
</dataflow>
<dataflow id="2937" from="samples_3_sample_V_load" to="store_ln24" fromId="377" toId="405">
</dataflow>
<dataflow id="2938" from="sample_period_samples_3_sample_V_addr_8" to="store_ln24" fromId="404" toId="405">
</dataflow>
<dataflow id="2939" from="sample_period_samples_4_sample_V" to="sample_period_samples_4_sample_V_addr_8" fromId="82" toId="406">
</dataflow>
<dataflow id="2940" from="StgValue_2342" to="sample_period_samples_4_sample_V_addr_8" fromId="2342" toId="406">
</dataflow>
<dataflow id="2941" from="zext_ln19" to="sample_period_samples_4_sample_V_addr_8" fromId="225" toId="406">
</dataflow>
<dataflow id="2942" from="samples_4_sample_V_load" to="store_ln24" fromId="378" toId="407">
</dataflow>
<dataflow id="2943" from="sample_period_samples_4_sample_V_addr_8" to="store_ln24" fromId="406" toId="407">
</dataflow>
<dataflow id="2944" from="sample_period_samples_5_sample_V" to="sample_period_samples_5_sample_V_addr_8" fromId="83" toId="408">
</dataflow>
<dataflow id="2945" from="StgValue_2342" to="sample_period_samples_5_sample_V_addr_8" fromId="2342" toId="408">
</dataflow>
<dataflow id="2946" from="zext_ln19" to="sample_period_samples_5_sample_V_addr_8" fromId="225" toId="408">
</dataflow>
<dataflow id="2947" from="samples_5_sample_V_load" to="store_ln24" fromId="379" toId="409">
</dataflow>
<dataflow id="2948" from="sample_period_samples_5_sample_V_addr_8" to="store_ln24" fromId="408" toId="409">
</dataflow>
<dataflow id="2949" from="sample_period_samples_6_sample_V" to="sample_period_samples_6_sample_V_addr_8" fromId="84" toId="410">
</dataflow>
<dataflow id="2950" from="StgValue_2342" to="sample_period_samples_6_sample_V_addr_8" fromId="2342" toId="410">
</dataflow>
<dataflow id="2951" from="zext_ln19" to="sample_period_samples_6_sample_V_addr_8" fromId="225" toId="410">
</dataflow>
<dataflow id="2952" from="samples_6_sample_V_load" to="store_ln24" fromId="380" toId="411">
</dataflow>
<dataflow id="2953" from="sample_period_samples_6_sample_V_addr_8" to="store_ln24" fromId="410" toId="411">
</dataflow>
<dataflow id="2954" from="sample_period_samples_7_sample_V" to="sample_period_samples_7_sample_V_addr_8" fromId="85" toId="412">
</dataflow>
<dataflow id="2955" from="StgValue_2342" to="sample_period_samples_7_sample_V_addr_8" fromId="2342" toId="412">
</dataflow>
<dataflow id="2956" from="zext_ln19" to="sample_period_samples_7_sample_V_addr_8" fromId="225" toId="412">
</dataflow>
<dataflow id="2957" from="samples_7_sample_V_load" to="store_ln24" fromId="381" toId="413">
</dataflow>
<dataflow id="2958" from="sample_period_samples_7_sample_V_addr_8" to="store_ln24" fromId="412" toId="413">
</dataflow>
<dataflow id="2959" from="sample_period_samples_8_sample_V" to="sample_period_samples_8_sample_V_addr_8" fromId="86" toId="414">
</dataflow>
<dataflow id="2960" from="StgValue_2342" to="sample_period_samples_8_sample_V_addr_8" fromId="2342" toId="414">
</dataflow>
<dataflow id="2961" from="zext_ln19" to="sample_period_samples_8_sample_V_addr_8" fromId="225" toId="414">
</dataflow>
<dataflow id="2962" from="samples_8_sample_V_load" to="store_ln24" fromId="382" toId="415">
</dataflow>
<dataflow id="2963" from="sample_period_samples_8_sample_V_addr_8" to="store_ln24" fromId="414" toId="415">
</dataflow>
<dataflow id="2964" from="sample_period_samples_9_sample_V" to="sample_period_samples_9_sample_V_addr_8" fromId="87" toId="416">
</dataflow>
<dataflow id="2965" from="StgValue_2342" to="sample_period_samples_9_sample_V_addr_8" fromId="2342" toId="416">
</dataflow>
<dataflow id="2966" from="zext_ln19" to="sample_period_samples_9_sample_V_addr_8" fromId="225" toId="416">
</dataflow>
<dataflow id="2967" from="samples_9_sample_V_load" to="store_ln24" fromId="383" toId="417">
</dataflow>
<dataflow id="2968" from="sample_period_samples_9_sample_V_addr_8" to="store_ln24" fromId="416" toId="417">
</dataflow>
<dataflow id="2969" from="sample_period_samples_10_sample_V" to="sample_period_samples_10_sample_V_addr_8" fromId="88" toId="418">
</dataflow>
<dataflow id="2970" from="StgValue_2342" to="sample_period_samples_10_sample_V_addr_8" fromId="2342" toId="418">
</dataflow>
<dataflow id="2971" from="zext_ln19" to="sample_period_samples_10_sample_V_addr_8" fromId="225" toId="418">
</dataflow>
<dataflow id="2972" from="samples_10_sample_V_load" to="store_ln24" fromId="384" toId="419">
</dataflow>
<dataflow id="2973" from="sample_period_samples_10_sample_V_addr_8" to="store_ln24" fromId="418" toId="419">
</dataflow>
<dataflow id="2974" from="sample_period_samples_11_sample_V" to="sample_period_samples_11_sample_V_addr_8" fromId="89" toId="420">
</dataflow>
<dataflow id="2975" from="StgValue_2342" to="sample_period_samples_11_sample_V_addr_8" fromId="2342" toId="420">
</dataflow>
<dataflow id="2976" from="zext_ln19" to="sample_period_samples_11_sample_V_addr_8" fromId="225" toId="420">
</dataflow>
<dataflow id="2977" from="samples_11_sample_V_load" to="store_ln24" fromId="385" toId="421">
</dataflow>
<dataflow id="2978" from="sample_period_samples_11_sample_V_addr_8" to="store_ln24" fromId="420" toId="421">
</dataflow>
<dataflow id="2979" from="sample_period_samples_0_timestamp_V" to="sample_period_samples_0_timestamp_V_addr_8" fromId="90" toId="422">
</dataflow>
<dataflow id="2980" from="StgValue_2342" to="sample_period_samples_0_timestamp_V_addr_8" fromId="2342" toId="422">
</dataflow>
<dataflow id="2981" from="zext_ln19" to="sample_period_samples_0_timestamp_V_addr_8" fromId="225" toId="422">
</dataflow>
<dataflow id="2982" from="samples_0_timestamp_V_load" to="store_ln24" fromId="386" toId="423">
</dataflow>
<dataflow id="2983" from="sample_period_samples_0_timestamp_V_addr_8" to="store_ln24" fromId="422" toId="423">
</dataflow>
<dataflow id="2984" from="sample_period_samples_1_timestamp_V" to="sample_period_samples_1_timestamp_V_addr_8" fromId="91" toId="424">
</dataflow>
<dataflow id="2985" from="StgValue_2342" to="sample_period_samples_1_timestamp_V_addr_8" fromId="2342" toId="424">
</dataflow>
<dataflow id="2986" from="zext_ln19" to="sample_period_samples_1_timestamp_V_addr_8" fromId="225" toId="424">
</dataflow>
<dataflow id="2987" from="samples_1_timestamp_V_load" to="store_ln24" fromId="387" toId="425">
</dataflow>
<dataflow id="2988" from="sample_period_samples_1_timestamp_V_addr_8" to="store_ln24" fromId="424" toId="425">
</dataflow>
<dataflow id="2989" from="sample_period_samples_2_timestamp_V" to="sample_period_samples_2_timestamp_V_addr_8" fromId="92" toId="426">
</dataflow>
<dataflow id="2990" from="StgValue_2342" to="sample_period_samples_2_timestamp_V_addr_8" fromId="2342" toId="426">
</dataflow>
<dataflow id="2991" from="zext_ln19" to="sample_period_samples_2_timestamp_V_addr_8" fromId="225" toId="426">
</dataflow>
<dataflow id="2992" from="samples_2_timestamp_V_load" to="store_ln24" fromId="388" toId="427">
</dataflow>
<dataflow id="2993" from="sample_period_samples_2_timestamp_V_addr_8" to="store_ln24" fromId="426" toId="427">
</dataflow>
<dataflow id="2994" from="sample_period_samples_3_timestamp_V" to="sample_period_samples_3_timestamp_V_addr_8" fromId="93" toId="428">
</dataflow>
<dataflow id="2995" from="StgValue_2342" to="sample_period_samples_3_timestamp_V_addr_8" fromId="2342" toId="428">
</dataflow>
<dataflow id="2996" from="zext_ln19" to="sample_period_samples_3_timestamp_V_addr_8" fromId="225" toId="428">
</dataflow>
<dataflow id="2997" from="samples_3_timestamp_V_load" to="store_ln24" fromId="389" toId="429">
</dataflow>
<dataflow id="2998" from="sample_period_samples_3_timestamp_V_addr_8" to="store_ln24" fromId="428" toId="429">
</dataflow>
<dataflow id="2999" from="sample_period_samples_4_timestamp_V" to="sample_period_samples_4_timestamp_V_addr_8" fromId="94" toId="430">
</dataflow>
<dataflow id="3000" from="StgValue_2342" to="sample_period_samples_4_timestamp_V_addr_8" fromId="2342" toId="430">
</dataflow>
<dataflow id="3001" from="zext_ln19" to="sample_period_samples_4_timestamp_V_addr_8" fromId="225" toId="430">
</dataflow>
<dataflow id="3002" from="samples_4_timestamp_V_load" to="store_ln24" fromId="390" toId="431">
</dataflow>
<dataflow id="3003" from="sample_period_samples_4_timestamp_V_addr_8" to="store_ln24" fromId="430" toId="431">
</dataflow>
<dataflow id="3004" from="sample_period_samples_5_timestamp_V" to="sample_period_samples_5_timestamp_V_addr_8" fromId="95" toId="432">
</dataflow>
<dataflow id="3005" from="StgValue_2342" to="sample_period_samples_5_timestamp_V_addr_8" fromId="2342" toId="432">
</dataflow>
<dataflow id="3006" from="zext_ln19" to="sample_period_samples_5_timestamp_V_addr_8" fromId="225" toId="432">
</dataflow>
<dataflow id="3007" from="samples_5_timestamp_V_load" to="store_ln24" fromId="391" toId="433">
</dataflow>
<dataflow id="3008" from="sample_period_samples_5_timestamp_V_addr_8" to="store_ln24" fromId="432" toId="433">
</dataflow>
<dataflow id="3009" from="sample_period_samples_6_timestamp_V" to="sample_period_samples_6_timestamp_V_addr_8" fromId="96" toId="434">
</dataflow>
<dataflow id="3010" from="StgValue_2342" to="sample_period_samples_6_timestamp_V_addr_8" fromId="2342" toId="434">
</dataflow>
<dataflow id="3011" from="zext_ln19" to="sample_period_samples_6_timestamp_V_addr_8" fromId="225" toId="434">
</dataflow>
<dataflow id="3012" from="samples_6_timestamp_V_load" to="store_ln24" fromId="392" toId="435">
</dataflow>
<dataflow id="3013" from="sample_period_samples_6_timestamp_V_addr_8" to="store_ln24" fromId="434" toId="435">
</dataflow>
<dataflow id="3014" from="sample_period_samples_7_timestamp_V" to="sample_period_samples_7_timestamp_V_addr_8" fromId="97" toId="436">
</dataflow>
<dataflow id="3015" from="StgValue_2342" to="sample_period_samples_7_timestamp_V_addr_8" fromId="2342" toId="436">
</dataflow>
<dataflow id="3016" from="zext_ln19" to="sample_period_samples_7_timestamp_V_addr_8" fromId="225" toId="436">
</dataflow>
<dataflow id="3017" from="samples_7_timestamp_V_load" to="store_ln24" fromId="393" toId="437">
</dataflow>
<dataflow id="3018" from="sample_period_samples_7_timestamp_V_addr_8" to="store_ln24" fromId="436" toId="437">
</dataflow>
<dataflow id="3019" from="sample_period_samples_8_timestamp_V" to="sample_period_samples_8_timestamp_V_addr_8" fromId="98" toId="438">
</dataflow>
<dataflow id="3020" from="StgValue_2342" to="sample_period_samples_8_timestamp_V_addr_8" fromId="2342" toId="438">
</dataflow>
<dataflow id="3021" from="zext_ln19" to="sample_period_samples_8_timestamp_V_addr_8" fromId="225" toId="438">
</dataflow>
<dataflow id="3022" from="samples_8_timestamp_V_load" to="store_ln24" fromId="394" toId="439">
</dataflow>
<dataflow id="3023" from="sample_period_samples_8_timestamp_V_addr_8" to="store_ln24" fromId="438" toId="439">
</dataflow>
<dataflow id="3024" from="sample_period_samples_9_timestamp_V" to="sample_period_samples_9_timestamp_V_addr_8" fromId="99" toId="440">
</dataflow>
<dataflow id="3025" from="StgValue_2342" to="sample_period_samples_9_timestamp_V_addr_8" fromId="2342" toId="440">
</dataflow>
<dataflow id="3026" from="zext_ln19" to="sample_period_samples_9_timestamp_V_addr_8" fromId="225" toId="440">
</dataflow>
<dataflow id="3027" from="samples_9_timestamp_V_load" to="store_ln24" fromId="395" toId="441">
</dataflow>
<dataflow id="3028" from="sample_period_samples_9_timestamp_V_addr_8" to="store_ln24" fromId="440" toId="441">
</dataflow>
<dataflow id="3029" from="sample_period_samples_10_timestamp_V" to="sample_period_samples_10_timestamp_V_addr_8" fromId="100" toId="442">
</dataflow>
<dataflow id="3030" from="StgValue_2342" to="sample_period_samples_10_timestamp_V_addr_8" fromId="2342" toId="442">
</dataflow>
<dataflow id="3031" from="zext_ln19" to="sample_period_samples_10_timestamp_V_addr_8" fromId="225" toId="442">
</dataflow>
<dataflow id="3032" from="samples_10_timestamp_V_load" to="store_ln24" fromId="396" toId="443">
</dataflow>
<dataflow id="3033" from="sample_period_samples_10_timestamp_V_addr_8" to="store_ln24" fromId="442" toId="443">
</dataflow>
<dataflow id="3034" from="sample_period_samples_11_timestamp_V" to="sample_period_samples_11_timestamp_V_addr_8" fromId="101" toId="444">
</dataflow>
<dataflow id="3035" from="StgValue_2342" to="sample_period_samples_11_timestamp_V_addr_8" fromId="2342" toId="444">
</dataflow>
<dataflow id="3036" from="zext_ln19" to="sample_period_samples_11_timestamp_V_addr_8" fromId="225" toId="444">
</dataflow>
<dataflow id="3037" from="samples_11_timestamp_V_load" to="store_ln24" fromId="397" toId="445">
</dataflow>
<dataflow id="3038" from="sample_period_samples_11_timestamp_V_addr_8" to="store_ln24" fromId="444" toId="445">
</dataflow>
<dataflow id="3039" from="sample_period_samples_0_sample_V_addr" to="sample_period_samples_0_sample_V_load" fromId="277" toId="447">
</dataflow>
<dataflow id="3040" from="sample_period_samples_1_sample_V_addr" to="sample_period_samples_1_sample_V_load" fromId="279" toId="448">
</dataflow>
<dataflow id="3041" from="sample_period_samples_2_sample_V_addr" to="sample_period_samples_2_sample_V_load" fromId="281" toId="449">
</dataflow>
<dataflow id="3042" from="sample_period_samples_3_sample_V_addr" to="sample_period_samples_3_sample_V_load" fromId="283" toId="450">
</dataflow>
<dataflow id="3043" from="sample_period_samples_4_sample_V_addr" to="sample_period_samples_4_sample_V_load" fromId="285" toId="451">
</dataflow>
<dataflow id="3044" from="sample_period_samples_5_sample_V_addr" to="sample_period_samples_5_sample_V_load" fromId="287" toId="452">
</dataflow>
<dataflow id="3045" from="sample_period_samples_6_sample_V_addr" to="sample_period_samples_6_sample_V_load" fromId="289" toId="453">
</dataflow>
<dataflow id="3046" from="sample_period_samples_7_sample_V_addr" to="sample_period_samples_7_sample_V_load" fromId="291" toId="454">
</dataflow>
<dataflow id="3047" from="sample_period_samples_8_sample_V_addr" to="sample_period_samples_8_sample_V_load" fromId="293" toId="455">
</dataflow>
<dataflow id="3048" from="sample_period_samples_9_sample_V_addr" to="sample_period_samples_9_sample_V_load" fromId="295" toId="456">
</dataflow>
<dataflow id="3049" from="sample_period_samples_10_sample_V_addr" to="sample_period_samples_10_sample_V_load" fromId="297" toId="457">
</dataflow>
<dataflow id="3050" from="sample_period_samples_11_sample_V_addr" to="sample_period_samples_11_sample_V_load" fromId="299" toId="458">
</dataflow>
<dataflow id="3051" from="sample_period_samples_0_timestamp_V_addr" to="sample_period_samples_0_timestamp_V_load" fromId="301" toId="459">
</dataflow>
<dataflow id="3052" from="sample_period_samples_1_timestamp_V_addr" to="sample_period_samples_1_timestamp_V_load" fromId="303" toId="460">
</dataflow>
<dataflow id="3053" from="sample_period_samples_2_timestamp_V_addr" to="sample_period_samples_2_timestamp_V_load" fromId="305" toId="461">
</dataflow>
<dataflow id="3054" from="sample_period_samples_3_timestamp_V_addr" to="sample_period_samples_3_timestamp_V_load" fromId="307" toId="462">
</dataflow>
<dataflow id="3055" from="sample_period_samples_4_timestamp_V_addr" to="sample_period_samples_4_timestamp_V_load" fromId="309" toId="463">
</dataflow>
<dataflow id="3056" from="sample_period_samples_5_timestamp_V_addr" to="sample_period_samples_5_timestamp_V_load" fromId="311" toId="464">
</dataflow>
<dataflow id="3057" from="sample_period_samples_6_timestamp_V_addr" to="sample_period_samples_6_timestamp_V_load" fromId="313" toId="465">
</dataflow>
<dataflow id="3058" from="sample_period_samples_7_timestamp_V_addr" to="sample_period_samples_7_timestamp_V_load" fromId="315" toId="466">
</dataflow>
<dataflow id="3059" from="sample_period_samples_8_timestamp_V_addr" to="sample_period_samples_8_timestamp_V_load" fromId="317" toId="467">
</dataflow>
<dataflow id="3060" from="sample_period_samples_9_timestamp_V_addr" to="sample_period_samples_9_timestamp_V_load" fromId="319" toId="468">
</dataflow>
<dataflow id="3061" from="sample_period_samples_10_timestamp_V_addr" to="sample_period_samples_10_timestamp_V_load" fromId="321" toId="469">
</dataflow>
<dataflow id="3062" from="sample_period_samples_11_timestamp_V_addr" to="sample_period_samples_11_timestamp_V_load" fromId="323" toId="470">
</dataflow>
<dataflow id="3063" from="sample_period_samples_0_sample_V_addr_1" to="sample_period_samples_0_sample_V_load_1" fromId="325" toId="471">
</dataflow>
<dataflow id="3064" from="sample_period_samples_1_sample_V_addr_1" to="sample_period_samples_1_sample_V_load_1" fromId="327" toId="472">
</dataflow>
<dataflow id="3065" from="sample_period_samples_2_sample_V_addr_1" to="sample_period_samples_2_sample_V_load_1" fromId="329" toId="473">
</dataflow>
<dataflow id="3066" from="sample_period_samples_3_sample_V_addr_1" to="sample_period_samples_3_sample_V_load_1" fromId="331" toId="474">
</dataflow>
<dataflow id="3067" from="sample_period_samples_4_sample_V_addr_1" to="sample_period_samples_4_sample_V_load_1" fromId="333" toId="475">
</dataflow>
<dataflow id="3068" from="sample_period_samples_5_sample_V_addr_1" to="sample_period_samples_5_sample_V_load_1" fromId="335" toId="476">
</dataflow>
<dataflow id="3069" from="sample_period_samples_6_sample_V_addr_1" to="sample_period_samples_6_sample_V_load_1" fromId="337" toId="477">
</dataflow>
<dataflow id="3070" from="sample_period_samples_7_sample_V_addr_1" to="sample_period_samples_7_sample_V_load_1" fromId="339" toId="478">
</dataflow>
<dataflow id="3071" from="sample_period_samples_8_sample_V_addr_1" to="sample_period_samples_8_sample_V_load_1" fromId="341" toId="479">
</dataflow>
<dataflow id="3072" from="sample_period_samples_9_sample_V_addr_1" to="sample_period_samples_9_sample_V_load_1" fromId="343" toId="480">
</dataflow>
<dataflow id="3073" from="sample_period_samples_10_sample_V_addr_1" to="sample_period_samples_10_sample_V_load_1" fromId="345" toId="481">
</dataflow>
<dataflow id="3074" from="sample_period_samples_11_sample_V_addr_1" to="sample_period_samples_11_sample_V_load_1" fromId="347" toId="482">
</dataflow>
<dataflow id="3075" from="sample_period_samples_0_timestamp_V_addr_1" to="sample_period_samples_0_timestamp_V_load_1" fromId="349" toId="483">
</dataflow>
<dataflow id="3076" from="sample_period_samples_1_timestamp_V_addr_1" to="sample_period_samples_1_timestamp_V_load_1" fromId="351" toId="484">
</dataflow>
<dataflow id="3077" from="sample_period_samples_2_timestamp_V_addr_1" to="sample_period_samples_2_timestamp_V_load_1" fromId="353" toId="485">
</dataflow>
<dataflow id="3078" from="sample_period_samples_3_timestamp_V_addr_1" to="sample_period_samples_3_timestamp_V_load_1" fromId="355" toId="486">
</dataflow>
<dataflow id="3079" from="sample_period_samples_4_timestamp_V_addr_1" to="sample_period_samples_4_timestamp_V_load_1" fromId="357" toId="487">
</dataflow>
<dataflow id="3080" from="sample_period_samples_5_timestamp_V_addr_1" to="sample_period_samples_5_timestamp_V_load_1" fromId="359" toId="488">
</dataflow>
<dataflow id="3081" from="sample_period_samples_6_timestamp_V_addr_1" to="sample_period_samples_6_timestamp_V_load_1" fromId="361" toId="489">
</dataflow>
<dataflow id="3082" from="sample_period_samples_7_timestamp_V_addr_1" to="sample_period_samples_7_timestamp_V_load_1" fromId="363" toId="490">
</dataflow>
<dataflow id="3083" from="sample_period_samples_8_timestamp_V_addr_1" to="sample_period_samples_8_timestamp_V_load_1" fromId="365" toId="491">
</dataflow>
<dataflow id="3084" from="sample_period_samples_9_timestamp_V_addr_1" to="sample_period_samples_9_timestamp_V_load_1" fromId="367" toId="492">
</dataflow>
<dataflow id="3085" from="sample_period_samples_10_timestamp_V_addr_1" to="sample_period_samples_10_timestamp_V_load_1" fromId="369" toId="493">
</dataflow>
<dataflow id="3086" from="sample_period_samples_11_timestamp_V_addr_1" to="sample_period_samples_11_timestamp_V_load_1" fromId="371" toId="494">
</dataflow>
<dataflow id="3087" from="sample_period_samples_0_sample_V" to="sample_period_samples_0_sample_V_addr_2" fromId="78" toId="495">
</dataflow>
<dataflow id="3088" from="StgValue_2342" to="sample_period_samples_0_sample_V_addr_2" fromId="2342" toId="495">
</dataflow>
<dataflow id="3090" from="StgValue_3089" to="sample_period_samples_0_sample_V_addr_2" fromId="3089" toId="495">
</dataflow>
<dataflow id="3091" from="sample_period_samples_0_sample_V_addr_2" to="sample_period_samples_0_sample_V_load_2" fromId="495" toId="496">
</dataflow>
<dataflow id="3092" from="sample_period_samples_1_sample_V" to="sample_period_samples_1_sample_V_addr_2" fromId="79" toId="497">
</dataflow>
<dataflow id="3093" from="StgValue_2342" to="sample_period_samples_1_sample_V_addr_2" fromId="2342" toId="497">
</dataflow>
<dataflow id="3094" from="StgValue_3089" to="sample_period_samples_1_sample_V_addr_2" fromId="3089" toId="497">
</dataflow>
<dataflow id="3095" from="sample_period_samples_1_sample_V_addr_2" to="sample_period_samples_1_sample_V_load_2" fromId="497" toId="498">
</dataflow>
<dataflow id="3096" from="sample_period_samples_2_sample_V" to="sample_period_samples_2_sample_V_addr_2" fromId="80" toId="499">
</dataflow>
<dataflow id="3097" from="StgValue_2342" to="sample_period_samples_2_sample_V_addr_2" fromId="2342" toId="499">
</dataflow>
<dataflow id="3098" from="StgValue_3089" to="sample_period_samples_2_sample_V_addr_2" fromId="3089" toId="499">
</dataflow>
<dataflow id="3099" from="sample_period_samples_2_sample_V_addr_2" to="sample_period_samples_2_sample_V_load_2" fromId="499" toId="500">
</dataflow>
<dataflow id="3100" from="sample_period_samples_3_sample_V" to="sample_period_samples_3_sample_V_addr_2" fromId="81" toId="501">
</dataflow>
<dataflow id="3101" from="StgValue_2342" to="sample_period_samples_3_sample_V_addr_2" fromId="2342" toId="501">
</dataflow>
<dataflow id="3102" from="StgValue_3089" to="sample_period_samples_3_sample_V_addr_2" fromId="3089" toId="501">
</dataflow>
<dataflow id="3103" from="sample_period_samples_3_sample_V_addr_2" to="sample_period_samples_3_sample_V_load_2" fromId="501" toId="502">
</dataflow>
<dataflow id="3104" from="sample_period_samples_4_sample_V" to="sample_period_samples_4_sample_V_addr_2" fromId="82" toId="503">
</dataflow>
<dataflow id="3105" from="StgValue_2342" to="sample_period_samples_4_sample_V_addr_2" fromId="2342" toId="503">
</dataflow>
<dataflow id="3106" from="StgValue_3089" to="sample_period_samples_4_sample_V_addr_2" fromId="3089" toId="503">
</dataflow>
<dataflow id="3107" from="sample_period_samples_4_sample_V_addr_2" to="sample_period_samples_4_sample_V_load_2" fromId="503" toId="504">
</dataflow>
<dataflow id="3108" from="sample_period_samples_5_sample_V" to="sample_period_samples_5_sample_V_addr_2" fromId="83" toId="505">
</dataflow>
<dataflow id="3109" from="StgValue_2342" to="sample_period_samples_5_sample_V_addr_2" fromId="2342" toId="505">
</dataflow>
<dataflow id="3110" from="StgValue_3089" to="sample_period_samples_5_sample_V_addr_2" fromId="3089" toId="505">
</dataflow>
<dataflow id="3111" from="sample_period_samples_5_sample_V_addr_2" to="sample_period_samples_5_sample_V_load_2" fromId="505" toId="506">
</dataflow>
<dataflow id="3112" from="sample_period_samples_6_sample_V" to="sample_period_samples_6_sample_V_addr_2" fromId="84" toId="507">
</dataflow>
<dataflow id="3113" from="StgValue_2342" to="sample_period_samples_6_sample_V_addr_2" fromId="2342" toId="507">
</dataflow>
<dataflow id="3114" from="StgValue_3089" to="sample_period_samples_6_sample_V_addr_2" fromId="3089" toId="507">
</dataflow>
<dataflow id="3115" from="sample_period_samples_6_sample_V_addr_2" to="sample_period_samples_6_sample_V_load_2" fromId="507" toId="508">
</dataflow>
<dataflow id="3116" from="sample_period_samples_7_sample_V" to="sample_period_samples_7_sample_V_addr_2" fromId="85" toId="509">
</dataflow>
<dataflow id="3117" from="StgValue_2342" to="sample_period_samples_7_sample_V_addr_2" fromId="2342" toId="509">
</dataflow>
<dataflow id="3118" from="StgValue_3089" to="sample_period_samples_7_sample_V_addr_2" fromId="3089" toId="509">
</dataflow>
<dataflow id="3119" from="sample_period_samples_7_sample_V_addr_2" to="sample_period_samples_7_sample_V_load_2" fromId="509" toId="510">
</dataflow>
<dataflow id="3120" from="sample_period_samples_8_sample_V" to="sample_period_samples_8_sample_V_addr_2" fromId="86" toId="511">
</dataflow>
<dataflow id="3121" from="StgValue_2342" to="sample_period_samples_8_sample_V_addr_2" fromId="2342" toId="511">
</dataflow>
<dataflow id="3122" from="StgValue_3089" to="sample_period_samples_8_sample_V_addr_2" fromId="3089" toId="511">
</dataflow>
<dataflow id="3123" from="sample_period_samples_8_sample_V_addr_2" to="sample_period_samples_8_sample_V_load_2" fromId="511" toId="512">
</dataflow>
<dataflow id="3124" from="sample_period_samples_9_sample_V" to="sample_period_samples_9_sample_V_addr_2" fromId="87" toId="513">
</dataflow>
<dataflow id="3125" from="StgValue_2342" to="sample_period_samples_9_sample_V_addr_2" fromId="2342" toId="513">
</dataflow>
<dataflow id="3126" from="StgValue_3089" to="sample_period_samples_9_sample_V_addr_2" fromId="3089" toId="513">
</dataflow>
<dataflow id="3127" from="sample_period_samples_9_sample_V_addr_2" to="sample_period_samples_9_sample_V_load_2" fromId="513" toId="514">
</dataflow>
<dataflow id="3128" from="sample_period_samples_10_sample_V" to="sample_period_samples_10_sample_V_addr_2" fromId="88" toId="515">
</dataflow>
<dataflow id="3129" from="StgValue_2342" to="sample_period_samples_10_sample_V_addr_2" fromId="2342" toId="515">
</dataflow>
<dataflow id="3130" from="StgValue_3089" to="sample_period_samples_10_sample_V_addr_2" fromId="3089" toId="515">
</dataflow>
<dataflow id="3131" from="sample_period_samples_10_sample_V_addr_2" to="sample_period_samples_10_sample_V_load_2" fromId="515" toId="516">
</dataflow>
<dataflow id="3132" from="sample_period_samples_11_sample_V" to="sample_period_samples_11_sample_V_addr_2" fromId="89" toId="517">
</dataflow>
<dataflow id="3133" from="StgValue_2342" to="sample_period_samples_11_sample_V_addr_2" fromId="2342" toId="517">
</dataflow>
<dataflow id="3134" from="StgValue_3089" to="sample_period_samples_11_sample_V_addr_2" fromId="3089" toId="517">
</dataflow>
<dataflow id="3135" from="sample_period_samples_11_sample_V_addr_2" to="sample_period_samples_11_sample_V_load_2" fromId="517" toId="518">
</dataflow>
<dataflow id="3136" from="sample_period_samples_0_timestamp_V" to="sample_period_samples_0_timestamp_V_addr_2" fromId="90" toId="519">
</dataflow>
<dataflow id="3137" from="StgValue_2342" to="sample_period_samples_0_timestamp_V_addr_2" fromId="2342" toId="519">
</dataflow>
<dataflow id="3138" from="StgValue_3089" to="sample_period_samples_0_timestamp_V_addr_2" fromId="3089" toId="519">
</dataflow>
<dataflow id="3139" from="sample_period_samples_0_timestamp_V_addr_2" to="sample_period_samples_0_timestamp_V_load_2" fromId="519" toId="520">
</dataflow>
<dataflow id="3140" from="sample_period_samples_1_timestamp_V" to="sample_period_samples_1_timestamp_V_addr_2" fromId="91" toId="521">
</dataflow>
<dataflow id="3141" from="StgValue_2342" to="sample_period_samples_1_timestamp_V_addr_2" fromId="2342" toId="521">
</dataflow>
<dataflow id="3142" from="StgValue_3089" to="sample_period_samples_1_timestamp_V_addr_2" fromId="3089" toId="521">
</dataflow>
<dataflow id="3143" from="sample_period_samples_1_timestamp_V_addr_2" to="sample_period_samples_1_timestamp_V_load_2" fromId="521" toId="522">
</dataflow>
<dataflow id="3144" from="sample_period_samples_2_timestamp_V" to="sample_period_samples_2_timestamp_V_addr_2" fromId="92" toId="523">
</dataflow>
<dataflow id="3145" from="StgValue_2342" to="sample_period_samples_2_timestamp_V_addr_2" fromId="2342" toId="523">
</dataflow>
<dataflow id="3146" from="StgValue_3089" to="sample_period_samples_2_timestamp_V_addr_2" fromId="3089" toId="523">
</dataflow>
<dataflow id="3147" from="sample_period_samples_2_timestamp_V_addr_2" to="sample_period_samples_2_timestamp_V_load_2" fromId="523" toId="524">
</dataflow>
<dataflow id="3148" from="sample_period_samples_3_timestamp_V" to="sample_period_samples_3_timestamp_V_addr_2" fromId="93" toId="525">
</dataflow>
<dataflow id="3149" from="StgValue_2342" to="sample_period_samples_3_timestamp_V_addr_2" fromId="2342" toId="525">
</dataflow>
<dataflow id="3150" from="StgValue_3089" to="sample_period_samples_3_timestamp_V_addr_2" fromId="3089" toId="525">
</dataflow>
<dataflow id="3151" from="sample_period_samples_3_timestamp_V_addr_2" to="sample_period_samples_3_timestamp_V_load_2" fromId="525" toId="526">
</dataflow>
<dataflow id="3152" from="sample_period_samples_4_timestamp_V" to="sample_period_samples_4_timestamp_V_addr_2" fromId="94" toId="527">
</dataflow>
<dataflow id="3153" from="StgValue_2342" to="sample_period_samples_4_timestamp_V_addr_2" fromId="2342" toId="527">
</dataflow>
<dataflow id="3154" from="StgValue_3089" to="sample_period_samples_4_timestamp_V_addr_2" fromId="3089" toId="527">
</dataflow>
<dataflow id="3155" from="sample_period_samples_4_timestamp_V_addr_2" to="sample_period_samples_4_timestamp_V_load_2" fromId="527" toId="528">
</dataflow>
<dataflow id="3156" from="sample_period_samples_5_timestamp_V" to="sample_period_samples_5_timestamp_V_addr_2" fromId="95" toId="529">
</dataflow>
<dataflow id="3157" from="StgValue_2342" to="sample_period_samples_5_timestamp_V_addr_2" fromId="2342" toId="529">
</dataflow>
<dataflow id="3158" from="StgValue_3089" to="sample_period_samples_5_timestamp_V_addr_2" fromId="3089" toId="529">
</dataflow>
<dataflow id="3159" from="sample_period_samples_5_timestamp_V_addr_2" to="sample_period_samples_5_timestamp_V_load_2" fromId="529" toId="530">
</dataflow>
<dataflow id="3160" from="sample_period_samples_6_timestamp_V" to="sample_period_samples_6_timestamp_V_addr_2" fromId="96" toId="531">
</dataflow>
<dataflow id="3161" from="StgValue_2342" to="sample_period_samples_6_timestamp_V_addr_2" fromId="2342" toId="531">
</dataflow>
<dataflow id="3162" from="StgValue_3089" to="sample_period_samples_6_timestamp_V_addr_2" fromId="3089" toId="531">
</dataflow>
<dataflow id="3163" from="sample_period_samples_6_timestamp_V_addr_2" to="sample_period_samples_6_timestamp_V_load_2" fromId="531" toId="532">
</dataflow>
<dataflow id="3164" from="sample_period_samples_7_timestamp_V" to="sample_period_samples_7_timestamp_V_addr_2" fromId="97" toId="533">
</dataflow>
<dataflow id="3165" from="StgValue_2342" to="sample_period_samples_7_timestamp_V_addr_2" fromId="2342" toId="533">
</dataflow>
<dataflow id="3166" from="StgValue_3089" to="sample_period_samples_7_timestamp_V_addr_2" fromId="3089" toId="533">
</dataflow>
<dataflow id="3167" from="sample_period_samples_7_timestamp_V_addr_2" to="sample_period_samples_7_timestamp_V_load_2" fromId="533" toId="534">
</dataflow>
<dataflow id="3168" from="sample_period_samples_8_timestamp_V" to="sample_period_samples_8_timestamp_V_addr_2" fromId="98" toId="535">
</dataflow>
<dataflow id="3169" from="StgValue_2342" to="sample_period_samples_8_timestamp_V_addr_2" fromId="2342" toId="535">
</dataflow>
<dataflow id="3170" from="StgValue_3089" to="sample_period_samples_8_timestamp_V_addr_2" fromId="3089" toId="535">
</dataflow>
<dataflow id="3171" from="sample_period_samples_8_timestamp_V_addr_2" to="sample_period_samples_8_timestamp_V_load_2" fromId="535" toId="536">
</dataflow>
<dataflow id="3172" from="sample_period_samples_9_timestamp_V" to="sample_period_samples_9_timestamp_V_addr_2" fromId="99" toId="537">
</dataflow>
<dataflow id="3173" from="StgValue_2342" to="sample_period_samples_9_timestamp_V_addr_2" fromId="2342" toId="537">
</dataflow>
<dataflow id="3174" from="StgValue_3089" to="sample_period_samples_9_timestamp_V_addr_2" fromId="3089" toId="537">
</dataflow>
<dataflow id="3175" from="sample_period_samples_9_timestamp_V_addr_2" to="sample_period_samples_9_timestamp_V_load_2" fromId="537" toId="538">
</dataflow>
<dataflow id="3176" from="sample_period_samples_10_timestamp_V" to="sample_period_samples_10_timestamp_V_addr_2" fromId="100" toId="539">
</dataflow>
<dataflow id="3177" from="StgValue_2342" to="sample_period_samples_10_timestamp_V_addr_2" fromId="2342" toId="539">
</dataflow>
<dataflow id="3178" from="StgValue_3089" to="sample_period_samples_10_timestamp_V_addr_2" fromId="3089" toId="539">
</dataflow>
<dataflow id="3179" from="sample_period_samples_10_timestamp_V_addr_2" to="sample_period_samples_10_timestamp_V_load_2" fromId="539" toId="540">
</dataflow>
<dataflow id="3180" from="sample_period_samples_11_timestamp_V" to="sample_period_samples_11_timestamp_V_addr_2" fromId="101" toId="541">
</dataflow>
<dataflow id="3181" from="StgValue_2342" to="sample_period_samples_11_timestamp_V_addr_2" fromId="2342" toId="541">
</dataflow>
<dataflow id="3182" from="StgValue_3089" to="sample_period_samples_11_timestamp_V_addr_2" fromId="3089" toId="541">
</dataflow>
<dataflow id="3183" from="sample_period_samples_11_timestamp_V_addr_2" to="sample_period_samples_11_timestamp_V_load_2" fromId="541" toId="542">
</dataflow>
<dataflow id="3184" from="sample_period_samples_0_sample_V" to="sample_period_samples_0_sample_V_addr_3" fromId="78" toId="543">
</dataflow>
<dataflow id="3185" from="StgValue_2342" to="sample_period_samples_0_sample_V_addr_3" fromId="2342" toId="543">
</dataflow>
<dataflow id="3187" from="StgValue_3186" to="sample_period_samples_0_sample_V_addr_3" fromId="3186" toId="543">
</dataflow>
<dataflow id="3188" from="sample_period_samples_0_sample_V_addr_3" to="sample_period_samples_0_sample_V_load_3" fromId="543" toId="544">
</dataflow>
<dataflow id="3189" from="sample_period_samples_1_sample_V" to="sample_period_samples_1_sample_V_addr_3" fromId="79" toId="545">
</dataflow>
<dataflow id="3190" from="StgValue_2342" to="sample_period_samples_1_sample_V_addr_3" fromId="2342" toId="545">
</dataflow>
<dataflow id="3191" from="StgValue_3186" to="sample_period_samples_1_sample_V_addr_3" fromId="3186" toId="545">
</dataflow>
<dataflow id="3192" from="sample_period_samples_1_sample_V_addr_3" to="sample_period_samples_1_sample_V_load_3" fromId="545" toId="546">
</dataflow>
<dataflow id="3193" from="sample_period_samples_2_sample_V" to="sample_period_samples_2_sample_V_addr_3" fromId="80" toId="547">
</dataflow>
<dataflow id="3194" from="StgValue_2342" to="sample_period_samples_2_sample_V_addr_3" fromId="2342" toId="547">
</dataflow>
<dataflow id="3195" from="StgValue_3186" to="sample_period_samples_2_sample_V_addr_3" fromId="3186" toId="547">
</dataflow>
<dataflow id="3196" from="sample_period_samples_2_sample_V_addr_3" to="sample_period_samples_2_sample_V_load_3" fromId="547" toId="548">
</dataflow>
<dataflow id="3197" from="sample_period_samples_3_sample_V" to="sample_period_samples_3_sample_V_addr_3" fromId="81" toId="549">
</dataflow>
<dataflow id="3198" from="StgValue_2342" to="sample_period_samples_3_sample_V_addr_3" fromId="2342" toId="549">
</dataflow>
<dataflow id="3199" from="StgValue_3186" to="sample_period_samples_3_sample_V_addr_3" fromId="3186" toId="549">
</dataflow>
<dataflow id="3200" from="sample_period_samples_3_sample_V_addr_3" to="sample_period_samples_3_sample_V_load_3" fromId="549" toId="550">
</dataflow>
<dataflow id="3201" from="sample_period_samples_4_sample_V" to="sample_period_samples_4_sample_V_addr_3" fromId="82" toId="551">
</dataflow>
<dataflow id="3202" from="StgValue_2342" to="sample_period_samples_4_sample_V_addr_3" fromId="2342" toId="551">
</dataflow>
<dataflow id="3203" from="StgValue_3186" to="sample_period_samples_4_sample_V_addr_3" fromId="3186" toId="551">
</dataflow>
<dataflow id="3204" from="sample_period_samples_4_sample_V_addr_3" to="sample_period_samples_4_sample_V_load_3" fromId="551" toId="552">
</dataflow>
<dataflow id="3205" from="sample_period_samples_5_sample_V" to="sample_period_samples_5_sample_V_addr_3" fromId="83" toId="553">
</dataflow>
<dataflow id="3206" from="StgValue_2342" to="sample_period_samples_5_sample_V_addr_3" fromId="2342" toId="553">
</dataflow>
<dataflow id="3207" from="StgValue_3186" to="sample_period_samples_5_sample_V_addr_3" fromId="3186" toId="553">
</dataflow>
<dataflow id="3208" from="sample_period_samples_5_sample_V_addr_3" to="sample_period_samples_5_sample_V_load_3" fromId="553" toId="554">
</dataflow>
<dataflow id="3209" from="sample_period_samples_6_sample_V" to="sample_period_samples_6_sample_V_addr_3" fromId="84" toId="555">
</dataflow>
<dataflow id="3210" from="StgValue_2342" to="sample_period_samples_6_sample_V_addr_3" fromId="2342" toId="555">
</dataflow>
<dataflow id="3211" from="StgValue_3186" to="sample_period_samples_6_sample_V_addr_3" fromId="3186" toId="555">
</dataflow>
<dataflow id="3212" from="sample_period_samples_6_sample_V_addr_3" to="sample_period_samples_6_sample_V_load_3" fromId="555" toId="556">
</dataflow>
<dataflow id="3213" from="sample_period_samples_7_sample_V" to="sample_period_samples_7_sample_V_addr_3" fromId="85" toId="557">
</dataflow>
<dataflow id="3214" from="StgValue_2342" to="sample_period_samples_7_sample_V_addr_3" fromId="2342" toId="557">
</dataflow>
<dataflow id="3215" from="StgValue_3186" to="sample_period_samples_7_sample_V_addr_3" fromId="3186" toId="557">
</dataflow>
<dataflow id="3216" from="sample_period_samples_7_sample_V_addr_3" to="sample_period_samples_7_sample_V_load_3" fromId="557" toId="558">
</dataflow>
<dataflow id="3217" from="sample_period_samples_8_sample_V" to="sample_period_samples_8_sample_V_addr_3" fromId="86" toId="559">
</dataflow>
<dataflow id="3218" from="StgValue_2342" to="sample_period_samples_8_sample_V_addr_3" fromId="2342" toId="559">
</dataflow>
<dataflow id="3219" from="StgValue_3186" to="sample_period_samples_8_sample_V_addr_3" fromId="3186" toId="559">
</dataflow>
<dataflow id="3220" from="sample_period_samples_8_sample_V_addr_3" to="sample_period_samples_8_sample_V_load_3" fromId="559" toId="560">
</dataflow>
<dataflow id="3221" from="sample_period_samples_9_sample_V" to="sample_period_samples_9_sample_V_addr_3" fromId="87" toId="561">
</dataflow>
<dataflow id="3222" from="StgValue_2342" to="sample_period_samples_9_sample_V_addr_3" fromId="2342" toId="561">
</dataflow>
<dataflow id="3223" from="StgValue_3186" to="sample_period_samples_9_sample_V_addr_3" fromId="3186" toId="561">
</dataflow>
<dataflow id="3224" from="sample_period_samples_9_sample_V_addr_3" to="sample_period_samples_9_sample_V_load_3" fromId="561" toId="562">
</dataflow>
<dataflow id="3225" from="sample_period_samples_10_sample_V" to="sample_period_samples_10_sample_V_addr_3" fromId="88" toId="563">
</dataflow>
<dataflow id="3226" from="StgValue_2342" to="sample_period_samples_10_sample_V_addr_3" fromId="2342" toId="563">
</dataflow>
<dataflow id="3227" from="StgValue_3186" to="sample_period_samples_10_sample_V_addr_3" fromId="3186" toId="563">
</dataflow>
<dataflow id="3228" from="sample_period_samples_10_sample_V_addr_3" to="sample_period_samples_10_sample_V_load_3" fromId="563" toId="564">
</dataflow>
<dataflow id="3229" from="sample_period_samples_11_sample_V" to="sample_period_samples_11_sample_V_addr_3" fromId="89" toId="565">
</dataflow>
<dataflow id="3230" from="StgValue_2342" to="sample_period_samples_11_sample_V_addr_3" fromId="2342" toId="565">
</dataflow>
<dataflow id="3231" from="StgValue_3186" to="sample_period_samples_11_sample_V_addr_3" fromId="3186" toId="565">
</dataflow>
<dataflow id="3232" from="sample_period_samples_11_sample_V_addr_3" to="sample_period_samples_11_sample_V_load_3" fromId="565" toId="566">
</dataflow>
<dataflow id="3233" from="sample_period_samples_0_timestamp_V" to="sample_period_samples_0_timestamp_V_addr_3" fromId="90" toId="567">
</dataflow>
<dataflow id="3234" from="StgValue_2342" to="sample_period_samples_0_timestamp_V_addr_3" fromId="2342" toId="567">
</dataflow>
<dataflow id="3235" from="StgValue_3186" to="sample_period_samples_0_timestamp_V_addr_3" fromId="3186" toId="567">
</dataflow>
<dataflow id="3236" from="sample_period_samples_0_timestamp_V_addr_3" to="sample_period_samples_0_timestamp_V_load_3" fromId="567" toId="568">
</dataflow>
<dataflow id="3237" from="sample_period_samples_1_timestamp_V" to="sample_period_samples_1_timestamp_V_addr_3" fromId="91" toId="569">
</dataflow>
<dataflow id="3238" from="StgValue_2342" to="sample_period_samples_1_timestamp_V_addr_3" fromId="2342" toId="569">
</dataflow>
<dataflow id="3239" from="StgValue_3186" to="sample_period_samples_1_timestamp_V_addr_3" fromId="3186" toId="569">
</dataflow>
<dataflow id="3240" from="sample_period_samples_1_timestamp_V_addr_3" to="sample_period_samples_1_timestamp_V_load_3" fromId="569" toId="570">
</dataflow>
<dataflow id="3241" from="sample_period_samples_2_timestamp_V" to="sample_period_samples_2_timestamp_V_addr_3" fromId="92" toId="571">
</dataflow>
<dataflow id="3242" from="StgValue_2342" to="sample_period_samples_2_timestamp_V_addr_3" fromId="2342" toId="571">
</dataflow>
<dataflow id="3243" from="StgValue_3186" to="sample_period_samples_2_timestamp_V_addr_3" fromId="3186" toId="571">
</dataflow>
<dataflow id="3244" from="sample_period_samples_2_timestamp_V_addr_3" to="sample_period_samples_2_timestamp_V_load_3" fromId="571" toId="572">
</dataflow>
<dataflow id="3245" from="sample_period_samples_3_timestamp_V" to="sample_period_samples_3_timestamp_V_addr_3" fromId="93" toId="573">
</dataflow>
<dataflow id="3246" from="StgValue_2342" to="sample_period_samples_3_timestamp_V_addr_3" fromId="2342" toId="573">
</dataflow>
<dataflow id="3247" from="StgValue_3186" to="sample_period_samples_3_timestamp_V_addr_3" fromId="3186" toId="573">
</dataflow>
<dataflow id="3248" from="sample_period_samples_3_timestamp_V_addr_3" to="sample_period_samples_3_timestamp_V_load_3" fromId="573" toId="574">
</dataflow>
<dataflow id="3249" from="sample_period_samples_4_timestamp_V" to="sample_period_samples_4_timestamp_V_addr_3" fromId="94" toId="575">
</dataflow>
<dataflow id="3250" from="StgValue_2342" to="sample_period_samples_4_timestamp_V_addr_3" fromId="2342" toId="575">
</dataflow>
<dataflow id="3251" from="StgValue_3186" to="sample_period_samples_4_timestamp_V_addr_3" fromId="3186" toId="575">
</dataflow>
<dataflow id="3252" from="sample_period_samples_4_timestamp_V_addr_3" to="sample_period_samples_4_timestamp_V_load_3" fromId="575" toId="576">
</dataflow>
<dataflow id="3253" from="sample_period_samples_5_timestamp_V" to="sample_period_samples_5_timestamp_V_addr_3" fromId="95" toId="577">
</dataflow>
<dataflow id="3254" from="StgValue_2342" to="sample_period_samples_5_timestamp_V_addr_3" fromId="2342" toId="577">
</dataflow>
<dataflow id="3255" from="StgValue_3186" to="sample_period_samples_5_timestamp_V_addr_3" fromId="3186" toId="577">
</dataflow>
<dataflow id="3256" from="sample_period_samples_5_timestamp_V_addr_3" to="sample_period_samples_5_timestamp_V_load_3" fromId="577" toId="578">
</dataflow>
<dataflow id="3257" from="sample_period_samples_6_timestamp_V" to="sample_period_samples_6_timestamp_V_addr_3" fromId="96" toId="579">
</dataflow>
<dataflow id="3258" from="StgValue_2342" to="sample_period_samples_6_timestamp_V_addr_3" fromId="2342" toId="579">
</dataflow>
<dataflow id="3259" from="StgValue_3186" to="sample_period_samples_6_timestamp_V_addr_3" fromId="3186" toId="579">
</dataflow>
<dataflow id="3260" from="sample_period_samples_6_timestamp_V_addr_3" to="sample_period_samples_6_timestamp_V_load_3" fromId="579" toId="580">
</dataflow>
<dataflow id="3261" from="sample_period_samples_7_timestamp_V" to="sample_period_samples_7_timestamp_V_addr_3" fromId="97" toId="581">
</dataflow>
<dataflow id="3262" from="StgValue_2342" to="sample_period_samples_7_timestamp_V_addr_3" fromId="2342" toId="581">
</dataflow>
<dataflow id="3263" from="StgValue_3186" to="sample_period_samples_7_timestamp_V_addr_3" fromId="3186" toId="581">
</dataflow>
<dataflow id="3264" from="sample_period_samples_7_timestamp_V_addr_3" to="sample_period_samples_7_timestamp_V_load_3" fromId="581" toId="582">
</dataflow>
<dataflow id="3265" from="sample_period_samples_8_timestamp_V" to="sample_period_samples_8_timestamp_V_addr_3" fromId="98" toId="583">
</dataflow>
<dataflow id="3266" from="StgValue_2342" to="sample_period_samples_8_timestamp_V_addr_3" fromId="2342" toId="583">
</dataflow>
<dataflow id="3267" from="StgValue_3186" to="sample_period_samples_8_timestamp_V_addr_3" fromId="3186" toId="583">
</dataflow>
<dataflow id="3268" from="sample_period_samples_8_timestamp_V_addr_3" to="sample_period_samples_8_timestamp_V_load_3" fromId="583" toId="584">
</dataflow>
<dataflow id="3269" from="sample_period_samples_9_timestamp_V" to="sample_period_samples_9_timestamp_V_addr_3" fromId="99" toId="585">
</dataflow>
<dataflow id="3270" from="StgValue_2342" to="sample_period_samples_9_timestamp_V_addr_3" fromId="2342" toId="585">
</dataflow>
<dataflow id="3271" from="StgValue_3186" to="sample_period_samples_9_timestamp_V_addr_3" fromId="3186" toId="585">
</dataflow>
<dataflow id="3272" from="sample_period_samples_9_timestamp_V_addr_3" to="sample_period_samples_9_timestamp_V_load_3" fromId="585" toId="586">
</dataflow>
<dataflow id="3273" from="sample_period_samples_10_timestamp_V" to="sample_period_samples_10_timestamp_V_addr_3" fromId="100" toId="587">
</dataflow>
<dataflow id="3274" from="StgValue_2342" to="sample_period_samples_10_timestamp_V_addr_3" fromId="2342" toId="587">
</dataflow>
<dataflow id="3275" from="StgValue_3186" to="sample_period_samples_10_timestamp_V_addr_3" fromId="3186" toId="587">
</dataflow>
<dataflow id="3276" from="sample_period_samples_10_timestamp_V_addr_3" to="sample_period_samples_10_timestamp_V_load_3" fromId="587" toId="588">
</dataflow>
<dataflow id="3277" from="sample_period_samples_11_timestamp_V" to="sample_period_samples_11_timestamp_V_addr_3" fromId="101" toId="589">
</dataflow>
<dataflow id="3278" from="StgValue_2342" to="sample_period_samples_11_timestamp_V_addr_3" fromId="2342" toId="589">
</dataflow>
<dataflow id="3279" from="StgValue_3186" to="sample_period_samples_11_timestamp_V_addr_3" fromId="3186" toId="589">
</dataflow>
<dataflow id="3280" from="sample_period_samples_11_timestamp_V_addr_3" to="sample_period_samples_11_timestamp_V_load_3" fromId="589" toId="590">
</dataflow>
<dataflow id="3281" from="sample_period_samples_0_sample_V_addr_2" to="sample_period_samples_0_sample_V_load_2" fromId="495" toId="591">
</dataflow>
<dataflow id="3282" from="sample_period_samples_1_sample_V_addr_2" to="sample_period_samples_1_sample_V_load_2" fromId="497" toId="592">
</dataflow>
<dataflow id="3283" from="sample_period_samples_2_sample_V_addr_2" to="sample_period_samples_2_sample_V_load_2" fromId="499" toId="593">
</dataflow>
<dataflow id="3284" from="sample_period_samples_3_sample_V_addr_2" to="sample_period_samples_3_sample_V_load_2" fromId="501" toId="594">
</dataflow>
<dataflow id="3285" from="sample_period_samples_4_sample_V_addr_2" to="sample_period_samples_4_sample_V_load_2" fromId="503" toId="595">
</dataflow>
<dataflow id="3286" from="sample_period_samples_5_sample_V_addr_2" to="sample_period_samples_5_sample_V_load_2" fromId="505" toId="596">
</dataflow>
<dataflow id="3287" from="sample_period_samples_6_sample_V_addr_2" to="sample_period_samples_6_sample_V_load_2" fromId="507" toId="597">
</dataflow>
<dataflow id="3288" from="sample_period_samples_7_sample_V_addr_2" to="sample_period_samples_7_sample_V_load_2" fromId="509" toId="598">
</dataflow>
<dataflow id="3289" from="sample_period_samples_8_sample_V_addr_2" to="sample_period_samples_8_sample_V_load_2" fromId="511" toId="599">
</dataflow>
<dataflow id="3290" from="sample_period_samples_9_sample_V_addr_2" to="sample_period_samples_9_sample_V_load_2" fromId="513" toId="600">
</dataflow>
<dataflow id="3291" from="sample_period_samples_10_sample_V_addr_2" to="sample_period_samples_10_sample_V_load_2" fromId="515" toId="601">
</dataflow>
<dataflow id="3292" from="sample_period_samples_11_sample_V_addr_2" to="sample_period_samples_11_sample_V_load_2" fromId="517" toId="602">
</dataflow>
<dataflow id="3293" from="sample_period_samples_0_timestamp_V_addr_2" to="sample_period_samples_0_timestamp_V_load_2" fromId="519" toId="603">
</dataflow>
<dataflow id="3294" from="sample_period_samples_1_timestamp_V_addr_2" to="sample_period_samples_1_timestamp_V_load_2" fromId="521" toId="604">
</dataflow>
<dataflow id="3295" from="sample_period_samples_2_timestamp_V_addr_2" to="sample_period_samples_2_timestamp_V_load_2" fromId="523" toId="605">
</dataflow>
<dataflow id="3296" from="sample_period_samples_3_timestamp_V_addr_2" to="sample_period_samples_3_timestamp_V_load_2" fromId="525" toId="606">
</dataflow>
<dataflow id="3297" from="sample_period_samples_4_timestamp_V_addr_2" to="sample_period_samples_4_timestamp_V_load_2" fromId="527" toId="607">
</dataflow>
<dataflow id="3298" from="sample_period_samples_5_timestamp_V_addr_2" to="sample_period_samples_5_timestamp_V_load_2" fromId="529" toId="608">
</dataflow>
<dataflow id="3299" from="sample_period_samples_6_timestamp_V_addr_2" to="sample_period_samples_6_timestamp_V_load_2" fromId="531" toId="609">
</dataflow>
<dataflow id="3300" from="sample_period_samples_7_timestamp_V_addr_2" to="sample_period_samples_7_timestamp_V_load_2" fromId="533" toId="610">
</dataflow>
<dataflow id="3301" from="sample_period_samples_8_timestamp_V_addr_2" to="sample_period_samples_8_timestamp_V_load_2" fromId="535" toId="611">
</dataflow>
<dataflow id="3302" from="sample_period_samples_9_timestamp_V_addr_2" to="sample_period_samples_9_timestamp_V_load_2" fromId="537" toId="612">
</dataflow>
<dataflow id="3303" from="sample_period_samples_10_timestamp_V_addr_2" to="sample_period_samples_10_timestamp_V_load_2" fromId="539" toId="613">
</dataflow>
<dataflow id="3304" from="sample_period_samples_11_timestamp_V_addr_2" to="sample_period_samples_11_timestamp_V_load_2" fromId="541" toId="614">
</dataflow>
<dataflow id="3305" from="sample_period_samples_0_sample_V_addr_3" to="sample_period_samples_0_sample_V_load_3" fromId="543" toId="615">
</dataflow>
<dataflow id="3306" from="sample_period_samples_1_sample_V_addr_3" to="sample_period_samples_1_sample_V_load_3" fromId="545" toId="616">
</dataflow>
<dataflow id="3307" from="sample_period_samples_2_sample_V_addr_3" to="sample_period_samples_2_sample_V_load_3" fromId="547" toId="617">
</dataflow>
<dataflow id="3308" from="sample_period_samples_3_sample_V_addr_3" to="sample_period_samples_3_sample_V_load_3" fromId="549" toId="618">
</dataflow>
<dataflow id="3309" from="sample_period_samples_4_sample_V_addr_3" to="sample_period_samples_4_sample_V_load_3" fromId="551" toId="619">
</dataflow>
<dataflow id="3310" from="sample_period_samples_5_sample_V_addr_3" to="sample_period_samples_5_sample_V_load_3" fromId="553" toId="620">
</dataflow>
<dataflow id="3311" from="sample_period_samples_6_sample_V_addr_3" to="sample_period_samples_6_sample_V_load_3" fromId="555" toId="621">
</dataflow>
<dataflow id="3312" from="sample_period_samples_7_sample_V_addr_3" to="sample_period_samples_7_sample_V_load_3" fromId="557" toId="622">
</dataflow>
<dataflow id="3313" from="sample_period_samples_8_sample_V_addr_3" to="sample_period_samples_8_sample_V_load_3" fromId="559" toId="623">
</dataflow>
<dataflow id="3314" from="sample_period_samples_9_sample_V_addr_3" to="sample_period_samples_9_sample_V_load_3" fromId="561" toId="624">
</dataflow>
<dataflow id="3315" from="sample_period_samples_10_sample_V_addr_3" to="sample_period_samples_10_sample_V_load_3" fromId="563" toId="625">
</dataflow>
<dataflow id="3316" from="sample_period_samples_11_sample_V_addr_3" to="sample_period_samples_11_sample_V_load_3" fromId="565" toId="626">
</dataflow>
<dataflow id="3317" from="sample_period_samples_0_timestamp_V_addr_3" to="sample_period_samples_0_timestamp_V_load_3" fromId="567" toId="627">
</dataflow>
<dataflow id="3318" from="sample_period_samples_1_timestamp_V_addr_3" to="sample_period_samples_1_timestamp_V_load_3" fromId="569" toId="628">
</dataflow>
<dataflow id="3319" from="sample_period_samples_2_timestamp_V_addr_3" to="sample_period_samples_2_timestamp_V_load_3" fromId="571" toId="629">
</dataflow>
<dataflow id="3320" from="sample_period_samples_3_timestamp_V_addr_3" to="sample_period_samples_3_timestamp_V_load_3" fromId="573" toId="630">
</dataflow>
<dataflow id="3321" from="sample_period_samples_4_timestamp_V_addr_3" to="sample_period_samples_4_timestamp_V_load_3" fromId="575" toId="631">
</dataflow>
<dataflow id="3322" from="sample_period_samples_5_timestamp_V_addr_3" to="sample_period_samples_5_timestamp_V_load_3" fromId="577" toId="632">
</dataflow>
<dataflow id="3323" from="sample_period_samples_6_timestamp_V_addr_3" to="sample_period_samples_6_timestamp_V_load_3" fromId="579" toId="633">
</dataflow>
<dataflow id="3324" from="sample_period_samples_7_timestamp_V_addr_3" to="sample_period_samples_7_timestamp_V_load_3" fromId="581" toId="634">
</dataflow>
<dataflow id="3325" from="sample_period_samples_8_timestamp_V_addr_3" to="sample_period_samples_8_timestamp_V_load_3" fromId="583" toId="635">
</dataflow>
<dataflow id="3326" from="sample_period_samples_9_timestamp_V_addr_3" to="sample_period_samples_9_timestamp_V_load_3" fromId="585" toId="636">
</dataflow>
<dataflow id="3327" from="sample_period_samples_10_timestamp_V_addr_3" to="sample_period_samples_10_timestamp_V_load_3" fromId="587" toId="637">
</dataflow>
<dataflow id="3328" from="sample_period_samples_11_timestamp_V_addr_3" to="sample_period_samples_11_timestamp_V_load_3" fromId="589" toId="638">
</dataflow>
<dataflow id="3329" from="sample_period_samples_0_sample_V" to="sample_period_samples_0_sample_V_addr_4" fromId="78" toId="639">
</dataflow>
<dataflow id="3330" from="StgValue_2342" to="sample_period_samples_0_sample_V_addr_4" fromId="2342" toId="639">
</dataflow>
<dataflow id="3332" from="StgValue_3331" to="sample_period_samples_0_sample_V_addr_4" fromId="3331" toId="639">
</dataflow>
<dataflow id="3333" from="sample_period_samples_0_sample_V_addr_4" to="sample_period_samples_0_sample_V_load_4" fromId="639" toId="640">
</dataflow>
<dataflow id="3334" from="sample_period_samples_1_sample_V" to="sample_period_samples_1_sample_V_addr_4" fromId="79" toId="641">
</dataflow>
<dataflow id="3335" from="StgValue_2342" to="sample_period_samples_1_sample_V_addr_4" fromId="2342" toId="641">
</dataflow>
<dataflow id="3336" from="StgValue_3331" to="sample_period_samples_1_sample_V_addr_4" fromId="3331" toId="641">
</dataflow>
<dataflow id="3337" from="sample_period_samples_1_sample_V_addr_4" to="sample_period_samples_1_sample_V_load_4" fromId="641" toId="642">
</dataflow>
<dataflow id="3338" from="sample_period_samples_2_sample_V" to="sample_period_samples_2_sample_V_addr_4" fromId="80" toId="643">
</dataflow>
<dataflow id="3339" from="StgValue_2342" to="sample_period_samples_2_sample_V_addr_4" fromId="2342" toId="643">
</dataflow>
<dataflow id="3340" from="StgValue_3331" to="sample_period_samples_2_sample_V_addr_4" fromId="3331" toId="643">
</dataflow>
<dataflow id="3341" from="sample_period_samples_2_sample_V_addr_4" to="sample_period_samples_2_sample_V_load_4" fromId="643" toId="644">
</dataflow>
<dataflow id="3342" from="sample_period_samples_3_sample_V" to="sample_period_samples_3_sample_V_addr_4" fromId="81" toId="645">
</dataflow>
<dataflow id="3343" from="StgValue_2342" to="sample_period_samples_3_sample_V_addr_4" fromId="2342" toId="645">
</dataflow>
<dataflow id="3344" from="StgValue_3331" to="sample_period_samples_3_sample_V_addr_4" fromId="3331" toId="645">
</dataflow>
<dataflow id="3345" from="sample_period_samples_3_sample_V_addr_4" to="sample_period_samples_3_sample_V_load_4" fromId="645" toId="646">
</dataflow>
<dataflow id="3346" from="sample_period_samples_4_sample_V" to="sample_period_samples_4_sample_V_addr_4" fromId="82" toId="647">
</dataflow>
<dataflow id="3347" from="StgValue_2342" to="sample_period_samples_4_sample_V_addr_4" fromId="2342" toId="647">
</dataflow>
<dataflow id="3348" from="StgValue_3331" to="sample_period_samples_4_sample_V_addr_4" fromId="3331" toId="647">
</dataflow>
<dataflow id="3349" from="sample_period_samples_4_sample_V_addr_4" to="sample_period_samples_4_sample_V_load_4" fromId="647" toId="648">
</dataflow>
<dataflow id="3350" from="sample_period_samples_5_sample_V" to="sample_period_samples_5_sample_V_addr_4" fromId="83" toId="649">
</dataflow>
<dataflow id="3351" from="StgValue_2342" to="sample_period_samples_5_sample_V_addr_4" fromId="2342" toId="649">
</dataflow>
<dataflow id="3352" from="StgValue_3331" to="sample_period_samples_5_sample_V_addr_4" fromId="3331" toId="649">
</dataflow>
<dataflow id="3353" from="sample_period_samples_5_sample_V_addr_4" to="sample_period_samples_5_sample_V_load_4" fromId="649" toId="650">
</dataflow>
<dataflow id="3354" from="sample_period_samples_6_sample_V" to="sample_period_samples_6_sample_V_addr_4" fromId="84" toId="651">
</dataflow>
<dataflow id="3355" from="StgValue_2342" to="sample_period_samples_6_sample_V_addr_4" fromId="2342" toId="651">
</dataflow>
<dataflow id="3356" from="StgValue_3331" to="sample_period_samples_6_sample_V_addr_4" fromId="3331" toId="651">
</dataflow>
<dataflow id="3357" from="sample_period_samples_6_sample_V_addr_4" to="sample_period_samples_6_sample_V_load_4" fromId="651" toId="652">
</dataflow>
<dataflow id="3358" from="sample_period_samples_7_sample_V" to="sample_period_samples_7_sample_V_addr_4" fromId="85" toId="653">
</dataflow>
<dataflow id="3359" from="StgValue_2342" to="sample_period_samples_7_sample_V_addr_4" fromId="2342" toId="653">
</dataflow>
<dataflow id="3360" from="StgValue_3331" to="sample_period_samples_7_sample_V_addr_4" fromId="3331" toId="653">
</dataflow>
<dataflow id="3361" from="sample_period_samples_7_sample_V_addr_4" to="sample_period_samples_7_sample_V_load_4" fromId="653" toId="654">
</dataflow>
<dataflow id="3362" from="sample_period_samples_8_sample_V" to="sample_period_samples_8_sample_V_addr_4" fromId="86" toId="655">
</dataflow>
<dataflow id="3363" from="StgValue_2342" to="sample_period_samples_8_sample_V_addr_4" fromId="2342" toId="655">
</dataflow>
<dataflow id="3364" from="StgValue_3331" to="sample_period_samples_8_sample_V_addr_4" fromId="3331" toId="655">
</dataflow>
<dataflow id="3365" from="sample_period_samples_8_sample_V_addr_4" to="sample_period_samples_8_sample_V_load_4" fromId="655" toId="656">
</dataflow>
<dataflow id="3366" from="sample_period_samples_9_sample_V" to="sample_period_samples_9_sample_V_addr_4" fromId="87" toId="657">
</dataflow>
<dataflow id="3367" from="StgValue_2342" to="sample_period_samples_9_sample_V_addr_4" fromId="2342" toId="657">
</dataflow>
<dataflow id="3368" from="StgValue_3331" to="sample_period_samples_9_sample_V_addr_4" fromId="3331" toId="657">
</dataflow>
<dataflow id="3369" from="sample_period_samples_9_sample_V_addr_4" to="sample_period_samples_9_sample_V_load_4" fromId="657" toId="658">
</dataflow>
<dataflow id="3370" from="sample_period_samples_10_sample_V" to="sample_period_samples_10_sample_V_addr_4" fromId="88" toId="659">
</dataflow>
<dataflow id="3371" from="StgValue_2342" to="sample_period_samples_10_sample_V_addr_4" fromId="2342" toId="659">
</dataflow>
<dataflow id="3372" from="StgValue_3331" to="sample_period_samples_10_sample_V_addr_4" fromId="3331" toId="659">
</dataflow>
<dataflow id="3373" from="sample_period_samples_10_sample_V_addr_4" to="sample_period_samples_10_sample_V_load_4" fromId="659" toId="660">
</dataflow>
<dataflow id="3374" from="sample_period_samples_11_sample_V" to="sample_period_samples_11_sample_V_addr_4" fromId="89" toId="661">
</dataflow>
<dataflow id="3375" from="StgValue_2342" to="sample_period_samples_11_sample_V_addr_4" fromId="2342" toId="661">
</dataflow>
<dataflow id="3376" from="StgValue_3331" to="sample_period_samples_11_sample_V_addr_4" fromId="3331" toId="661">
</dataflow>
<dataflow id="3377" from="sample_period_samples_11_sample_V_addr_4" to="sample_period_samples_11_sample_V_load_4" fromId="661" toId="662">
</dataflow>
<dataflow id="3378" from="sample_period_samples_0_timestamp_V" to="sample_period_samples_0_timestamp_V_addr_4" fromId="90" toId="663">
</dataflow>
<dataflow id="3379" from="StgValue_2342" to="sample_period_samples_0_timestamp_V_addr_4" fromId="2342" toId="663">
</dataflow>
<dataflow id="3380" from="StgValue_3331" to="sample_period_samples_0_timestamp_V_addr_4" fromId="3331" toId="663">
</dataflow>
<dataflow id="3381" from="sample_period_samples_0_timestamp_V_addr_4" to="sample_period_samples_0_timestamp_V_load_4" fromId="663" toId="664">
</dataflow>
<dataflow id="3382" from="sample_period_samples_1_timestamp_V" to="sample_period_samples_1_timestamp_V_addr_4" fromId="91" toId="665">
</dataflow>
<dataflow id="3383" from="StgValue_2342" to="sample_period_samples_1_timestamp_V_addr_4" fromId="2342" toId="665">
</dataflow>
<dataflow id="3384" from="StgValue_3331" to="sample_period_samples_1_timestamp_V_addr_4" fromId="3331" toId="665">
</dataflow>
<dataflow id="3385" from="sample_period_samples_1_timestamp_V_addr_4" to="sample_period_samples_1_timestamp_V_load_4" fromId="665" toId="666">
</dataflow>
<dataflow id="3386" from="sample_period_samples_2_timestamp_V" to="sample_period_samples_2_timestamp_V_addr_4" fromId="92" toId="667">
</dataflow>
<dataflow id="3387" from="StgValue_2342" to="sample_period_samples_2_timestamp_V_addr_4" fromId="2342" toId="667">
</dataflow>
<dataflow id="3388" from="StgValue_3331" to="sample_period_samples_2_timestamp_V_addr_4" fromId="3331" toId="667">
</dataflow>
<dataflow id="3389" from="sample_period_samples_2_timestamp_V_addr_4" to="sample_period_samples_2_timestamp_V_load_4" fromId="667" toId="668">
</dataflow>
<dataflow id="3390" from="sample_period_samples_3_timestamp_V" to="sample_period_samples_3_timestamp_V_addr_4" fromId="93" toId="669">
</dataflow>
<dataflow id="3391" from="StgValue_2342" to="sample_period_samples_3_timestamp_V_addr_4" fromId="2342" toId="669">
</dataflow>
<dataflow id="3392" from="StgValue_3331" to="sample_period_samples_3_timestamp_V_addr_4" fromId="3331" toId="669">
</dataflow>
<dataflow id="3393" from="sample_period_samples_3_timestamp_V_addr_4" to="sample_period_samples_3_timestamp_V_load_4" fromId="669" toId="670">
</dataflow>
<dataflow id="3394" from="sample_period_samples_4_timestamp_V" to="sample_period_samples_4_timestamp_V_addr_4" fromId="94" toId="671">
</dataflow>
<dataflow id="3395" from="StgValue_2342" to="sample_period_samples_4_timestamp_V_addr_4" fromId="2342" toId="671">
</dataflow>
<dataflow id="3396" from="StgValue_3331" to="sample_period_samples_4_timestamp_V_addr_4" fromId="3331" toId="671">
</dataflow>
<dataflow id="3397" from="sample_period_samples_4_timestamp_V_addr_4" to="sample_period_samples_4_timestamp_V_load_4" fromId="671" toId="672">
</dataflow>
<dataflow id="3398" from="sample_period_samples_5_timestamp_V" to="sample_period_samples_5_timestamp_V_addr_4" fromId="95" toId="673">
</dataflow>
<dataflow id="3399" from="StgValue_2342" to="sample_period_samples_5_timestamp_V_addr_4" fromId="2342" toId="673">
</dataflow>
<dataflow id="3400" from="StgValue_3331" to="sample_period_samples_5_timestamp_V_addr_4" fromId="3331" toId="673">
</dataflow>
<dataflow id="3401" from="sample_period_samples_5_timestamp_V_addr_4" to="sample_period_samples_5_timestamp_V_load_4" fromId="673" toId="674">
</dataflow>
<dataflow id="3402" from="sample_period_samples_6_timestamp_V" to="sample_period_samples_6_timestamp_V_addr_4" fromId="96" toId="675">
</dataflow>
<dataflow id="3403" from="StgValue_2342" to="sample_period_samples_6_timestamp_V_addr_4" fromId="2342" toId="675">
</dataflow>
<dataflow id="3404" from="StgValue_3331" to="sample_period_samples_6_timestamp_V_addr_4" fromId="3331" toId="675">
</dataflow>
<dataflow id="3405" from="sample_period_samples_6_timestamp_V_addr_4" to="sample_period_samples_6_timestamp_V_load_4" fromId="675" toId="676">
</dataflow>
<dataflow id="3406" from="sample_period_samples_7_timestamp_V" to="sample_period_samples_7_timestamp_V_addr_4" fromId="97" toId="677">
</dataflow>
<dataflow id="3407" from="StgValue_2342" to="sample_period_samples_7_timestamp_V_addr_4" fromId="2342" toId="677">
</dataflow>
<dataflow id="3408" from="StgValue_3331" to="sample_period_samples_7_timestamp_V_addr_4" fromId="3331" toId="677">
</dataflow>
<dataflow id="3409" from="sample_period_samples_7_timestamp_V_addr_4" to="sample_period_samples_7_timestamp_V_load_4" fromId="677" toId="678">
</dataflow>
<dataflow id="3410" from="sample_period_samples_8_timestamp_V" to="sample_period_samples_8_timestamp_V_addr_4" fromId="98" toId="679">
</dataflow>
<dataflow id="3411" from="StgValue_2342" to="sample_period_samples_8_timestamp_V_addr_4" fromId="2342" toId="679">
</dataflow>
<dataflow id="3412" from="StgValue_3331" to="sample_period_samples_8_timestamp_V_addr_4" fromId="3331" toId="679">
</dataflow>
<dataflow id="3413" from="sample_period_samples_8_timestamp_V_addr_4" to="sample_period_samples_8_timestamp_V_load_4" fromId="679" toId="680">
</dataflow>
<dataflow id="3414" from="sample_period_samples_9_timestamp_V" to="sample_period_samples_9_timestamp_V_addr_4" fromId="99" toId="681">
</dataflow>
<dataflow id="3415" from="StgValue_2342" to="sample_period_samples_9_timestamp_V_addr_4" fromId="2342" toId="681">
</dataflow>
<dataflow id="3416" from="StgValue_3331" to="sample_period_samples_9_timestamp_V_addr_4" fromId="3331" toId="681">
</dataflow>
<dataflow id="3417" from="sample_period_samples_9_timestamp_V_addr_4" to="sample_period_samples_9_timestamp_V_load_4" fromId="681" toId="682">
</dataflow>
<dataflow id="3418" from="sample_period_samples_10_timestamp_V" to="sample_period_samples_10_timestamp_V_addr_4" fromId="100" toId="683">
</dataflow>
<dataflow id="3419" from="StgValue_2342" to="sample_period_samples_10_timestamp_V_addr_4" fromId="2342" toId="683">
</dataflow>
<dataflow id="3420" from="StgValue_3331" to="sample_period_samples_10_timestamp_V_addr_4" fromId="3331" toId="683">
</dataflow>
<dataflow id="3421" from="sample_period_samples_10_timestamp_V_addr_4" to="sample_period_samples_10_timestamp_V_load_4" fromId="683" toId="684">
</dataflow>
<dataflow id="3422" from="sample_period_samples_11_timestamp_V" to="sample_period_samples_11_timestamp_V_addr_4" fromId="101" toId="685">
</dataflow>
<dataflow id="3423" from="StgValue_2342" to="sample_period_samples_11_timestamp_V_addr_4" fromId="2342" toId="685">
</dataflow>
<dataflow id="3424" from="StgValue_3331" to="sample_period_samples_11_timestamp_V_addr_4" fromId="3331" toId="685">
</dataflow>
<dataflow id="3425" from="sample_period_samples_11_timestamp_V_addr_4" to="sample_period_samples_11_timestamp_V_load_4" fromId="685" toId="686">
</dataflow>
<dataflow id="3426" from="sample_period_samples_0_sample_V" to="sample_period_samples_0_sample_V_addr_5" fromId="78" toId="687">
</dataflow>
<dataflow id="3427" from="StgValue_2342" to="sample_period_samples_0_sample_V_addr_5" fromId="2342" toId="687">
</dataflow>
<dataflow id="3429" from="StgValue_3428" to="sample_period_samples_0_sample_V_addr_5" fromId="3428" toId="687">
</dataflow>
<dataflow id="3430" from="sample_period_samples_0_sample_V_addr_5" to="sample_period_samples_0_sample_V_load_5" fromId="687" toId="688">
</dataflow>
<dataflow id="3431" from="sample_period_samples_1_sample_V" to="sample_period_samples_1_sample_V_addr_5" fromId="79" toId="689">
</dataflow>
<dataflow id="3432" from="StgValue_2342" to="sample_period_samples_1_sample_V_addr_5" fromId="2342" toId="689">
</dataflow>
<dataflow id="3433" from="StgValue_3428" to="sample_period_samples_1_sample_V_addr_5" fromId="3428" toId="689">
</dataflow>
<dataflow id="3434" from="sample_period_samples_1_sample_V_addr_5" to="sample_period_samples_1_sample_V_load_5" fromId="689" toId="690">
</dataflow>
<dataflow id="3435" from="sample_period_samples_2_sample_V" to="sample_period_samples_2_sample_V_addr_5" fromId="80" toId="691">
</dataflow>
<dataflow id="3436" from="StgValue_2342" to="sample_period_samples_2_sample_V_addr_5" fromId="2342" toId="691">
</dataflow>
<dataflow id="3437" from="StgValue_3428" to="sample_period_samples_2_sample_V_addr_5" fromId="3428" toId="691">
</dataflow>
<dataflow id="3438" from="sample_period_samples_2_sample_V_addr_5" to="sample_period_samples_2_sample_V_load_5" fromId="691" toId="692">
</dataflow>
<dataflow id="3439" from="sample_period_samples_3_sample_V" to="sample_period_samples_3_sample_V_addr_5" fromId="81" toId="693">
</dataflow>
<dataflow id="3440" from="StgValue_2342" to="sample_period_samples_3_sample_V_addr_5" fromId="2342" toId="693">
</dataflow>
<dataflow id="3441" from="StgValue_3428" to="sample_period_samples_3_sample_V_addr_5" fromId="3428" toId="693">
</dataflow>
<dataflow id="3442" from="sample_period_samples_3_sample_V_addr_5" to="sample_period_samples_3_sample_V_load_5" fromId="693" toId="694">
</dataflow>
<dataflow id="3443" from="sample_period_samples_4_sample_V" to="sample_period_samples_4_sample_V_addr_5" fromId="82" toId="695">
</dataflow>
<dataflow id="3444" from="StgValue_2342" to="sample_period_samples_4_sample_V_addr_5" fromId="2342" toId="695">
</dataflow>
<dataflow id="3445" from="StgValue_3428" to="sample_period_samples_4_sample_V_addr_5" fromId="3428" toId="695">
</dataflow>
<dataflow id="3446" from="sample_period_samples_4_sample_V_addr_5" to="sample_period_samples_4_sample_V_load_5" fromId="695" toId="696">
</dataflow>
<dataflow id="3447" from="sample_period_samples_5_sample_V" to="sample_period_samples_5_sample_V_addr_5" fromId="83" toId="697">
</dataflow>
<dataflow id="3448" from="StgValue_2342" to="sample_period_samples_5_sample_V_addr_5" fromId="2342" toId="697">
</dataflow>
<dataflow id="3449" from="StgValue_3428" to="sample_period_samples_5_sample_V_addr_5" fromId="3428" toId="697">
</dataflow>
<dataflow id="3450" from="sample_period_samples_5_sample_V_addr_5" to="sample_period_samples_5_sample_V_load_5" fromId="697" toId="698">
</dataflow>
<dataflow id="3451" from="sample_period_samples_6_sample_V" to="sample_period_samples_6_sample_V_addr_5" fromId="84" toId="699">
</dataflow>
<dataflow id="3452" from="StgValue_2342" to="sample_period_samples_6_sample_V_addr_5" fromId="2342" toId="699">
</dataflow>
<dataflow id="3453" from="StgValue_3428" to="sample_period_samples_6_sample_V_addr_5" fromId="3428" toId="699">
</dataflow>
<dataflow id="3454" from="sample_period_samples_6_sample_V_addr_5" to="sample_period_samples_6_sample_V_load_5" fromId="699" toId="700">
</dataflow>
<dataflow id="3455" from="sample_period_samples_7_sample_V" to="sample_period_samples_7_sample_V_addr_5" fromId="85" toId="701">
</dataflow>
<dataflow id="3456" from="StgValue_2342" to="sample_period_samples_7_sample_V_addr_5" fromId="2342" toId="701">
</dataflow>
<dataflow id="3457" from="StgValue_3428" to="sample_period_samples_7_sample_V_addr_5" fromId="3428" toId="701">
</dataflow>
<dataflow id="3458" from="sample_period_samples_7_sample_V_addr_5" to="sample_period_samples_7_sample_V_load_5" fromId="701" toId="702">
</dataflow>
<dataflow id="3459" from="sample_period_samples_8_sample_V" to="sample_period_samples_8_sample_V_addr_5" fromId="86" toId="703">
</dataflow>
<dataflow id="3460" from="StgValue_2342" to="sample_period_samples_8_sample_V_addr_5" fromId="2342" toId="703">
</dataflow>
<dataflow id="3461" from="StgValue_3428" to="sample_period_samples_8_sample_V_addr_5" fromId="3428" toId="703">
</dataflow>
<dataflow id="3462" from="sample_period_samples_8_sample_V_addr_5" to="sample_period_samples_8_sample_V_load_5" fromId="703" toId="704">
</dataflow>
<dataflow id="3463" from="sample_period_samples_9_sample_V" to="sample_period_samples_9_sample_V_addr_5" fromId="87" toId="705">
</dataflow>
<dataflow id="3464" from="StgValue_2342" to="sample_period_samples_9_sample_V_addr_5" fromId="2342" toId="705">
</dataflow>
<dataflow id="3465" from="StgValue_3428" to="sample_period_samples_9_sample_V_addr_5" fromId="3428" toId="705">
</dataflow>
<dataflow id="3466" from="sample_period_samples_9_sample_V_addr_5" to="sample_period_samples_9_sample_V_load_5" fromId="705" toId="706">
</dataflow>
<dataflow id="3467" from="sample_period_samples_10_sample_V" to="sample_period_samples_10_sample_V_addr_5" fromId="88" toId="707">
</dataflow>
<dataflow id="3468" from="StgValue_2342" to="sample_period_samples_10_sample_V_addr_5" fromId="2342" toId="707">
</dataflow>
<dataflow id="3469" from="StgValue_3428" to="sample_period_samples_10_sample_V_addr_5" fromId="3428" toId="707">
</dataflow>
<dataflow id="3470" from="sample_period_samples_10_sample_V_addr_5" to="sample_period_samples_10_sample_V_load_5" fromId="707" toId="708">
</dataflow>
<dataflow id="3471" from="sample_period_samples_11_sample_V" to="sample_period_samples_11_sample_V_addr_5" fromId="89" toId="709">
</dataflow>
<dataflow id="3472" from="StgValue_2342" to="sample_period_samples_11_sample_V_addr_5" fromId="2342" toId="709">
</dataflow>
<dataflow id="3473" from="StgValue_3428" to="sample_period_samples_11_sample_V_addr_5" fromId="3428" toId="709">
</dataflow>
<dataflow id="3474" from="sample_period_samples_11_sample_V_addr_5" to="sample_period_samples_11_sample_V_load_5" fromId="709" toId="710">
</dataflow>
<dataflow id="3475" from="sample_period_samples_0_timestamp_V" to="sample_period_samples_0_timestamp_V_addr_5" fromId="90" toId="711">
</dataflow>
<dataflow id="3476" from="StgValue_2342" to="sample_period_samples_0_timestamp_V_addr_5" fromId="2342" toId="711">
</dataflow>
<dataflow id="3477" from="StgValue_3428" to="sample_period_samples_0_timestamp_V_addr_5" fromId="3428" toId="711">
</dataflow>
<dataflow id="3478" from="sample_period_samples_0_timestamp_V_addr_5" to="sample_period_samples_0_timestamp_V_load_5" fromId="711" toId="712">
</dataflow>
<dataflow id="3479" from="sample_period_samples_1_timestamp_V" to="sample_period_samples_1_timestamp_V_addr_5" fromId="91" toId="713">
</dataflow>
<dataflow id="3480" from="StgValue_2342" to="sample_period_samples_1_timestamp_V_addr_5" fromId="2342" toId="713">
</dataflow>
<dataflow id="3481" from="StgValue_3428" to="sample_period_samples_1_timestamp_V_addr_5" fromId="3428" toId="713">
</dataflow>
<dataflow id="3482" from="sample_period_samples_1_timestamp_V_addr_5" to="sample_period_samples_1_timestamp_V_load_5" fromId="713" toId="714">
</dataflow>
<dataflow id="3483" from="sample_period_samples_2_timestamp_V" to="sample_period_samples_2_timestamp_V_addr_5" fromId="92" toId="715">
</dataflow>
<dataflow id="3484" from="StgValue_2342" to="sample_period_samples_2_timestamp_V_addr_5" fromId="2342" toId="715">
</dataflow>
<dataflow id="3485" from="StgValue_3428" to="sample_period_samples_2_timestamp_V_addr_5" fromId="3428" toId="715">
</dataflow>
<dataflow id="3486" from="sample_period_samples_2_timestamp_V_addr_5" to="sample_period_samples_2_timestamp_V_load_5" fromId="715" toId="716">
</dataflow>
<dataflow id="3487" from="sample_period_samples_3_timestamp_V" to="sample_period_samples_3_timestamp_V_addr_5" fromId="93" toId="717">
</dataflow>
<dataflow id="3488" from="StgValue_2342" to="sample_period_samples_3_timestamp_V_addr_5" fromId="2342" toId="717">
</dataflow>
<dataflow id="3489" from="StgValue_3428" to="sample_period_samples_3_timestamp_V_addr_5" fromId="3428" toId="717">
</dataflow>
<dataflow id="3490" from="sample_period_samples_3_timestamp_V_addr_5" to="sample_period_samples_3_timestamp_V_load_5" fromId="717" toId="718">
</dataflow>
<dataflow id="3491" from="sample_period_samples_4_timestamp_V" to="sample_period_samples_4_timestamp_V_addr_5" fromId="94" toId="719">
</dataflow>
<dataflow id="3492" from="StgValue_2342" to="sample_period_samples_4_timestamp_V_addr_5" fromId="2342" toId="719">
</dataflow>
<dataflow id="3493" from="StgValue_3428" to="sample_period_samples_4_timestamp_V_addr_5" fromId="3428" toId="719">
</dataflow>
<dataflow id="3494" from="sample_period_samples_4_timestamp_V_addr_5" to="sample_period_samples_4_timestamp_V_load_5" fromId="719" toId="720">
</dataflow>
<dataflow id="3495" from="sample_period_samples_5_timestamp_V" to="sample_period_samples_5_timestamp_V_addr_5" fromId="95" toId="721">
</dataflow>
<dataflow id="3496" from="StgValue_2342" to="sample_period_samples_5_timestamp_V_addr_5" fromId="2342" toId="721">
</dataflow>
<dataflow id="3497" from="StgValue_3428" to="sample_period_samples_5_timestamp_V_addr_5" fromId="3428" toId="721">
</dataflow>
<dataflow id="3498" from="sample_period_samples_5_timestamp_V_addr_5" to="sample_period_samples_5_timestamp_V_load_5" fromId="721" toId="722">
</dataflow>
<dataflow id="3499" from="sample_period_samples_6_timestamp_V" to="sample_period_samples_6_timestamp_V_addr_5" fromId="96" toId="723">
</dataflow>
<dataflow id="3500" from="StgValue_2342" to="sample_period_samples_6_timestamp_V_addr_5" fromId="2342" toId="723">
</dataflow>
<dataflow id="3501" from="StgValue_3428" to="sample_period_samples_6_timestamp_V_addr_5" fromId="3428" toId="723">
</dataflow>
<dataflow id="3502" from="sample_period_samples_6_timestamp_V_addr_5" to="sample_period_samples_6_timestamp_V_load_5" fromId="723" toId="724">
</dataflow>
<dataflow id="3503" from="sample_period_samples_7_timestamp_V" to="sample_period_samples_7_timestamp_V_addr_5" fromId="97" toId="725">
</dataflow>
<dataflow id="3504" from="StgValue_2342" to="sample_period_samples_7_timestamp_V_addr_5" fromId="2342" toId="725">
</dataflow>
<dataflow id="3505" from="StgValue_3428" to="sample_period_samples_7_timestamp_V_addr_5" fromId="3428" toId="725">
</dataflow>
<dataflow id="3506" from="sample_period_samples_7_timestamp_V_addr_5" to="sample_period_samples_7_timestamp_V_load_5" fromId="725" toId="726">
</dataflow>
<dataflow id="3507" from="sample_period_samples_8_timestamp_V" to="sample_period_samples_8_timestamp_V_addr_5" fromId="98" toId="727">
</dataflow>
<dataflow id="3508" from="StgValue_2342" to="sample_period_samples_8_timestamp_V_addr_5" fromId="2342" toId="727">
</dataflow>
<dataflow id="3509" from="StgValue_3428" to="sample_period_samples_8_timestamp_V_addr_5" fromId="3428" toId="727">
</dataflow>
<dataflow id="3510" from="sample_period_samples_8_timestamp_V_addr_5" to="sample_period_samples_8_timestamp_V_load_5" fromId="727" toId="728">
</dataflow>
<dataflow id="3511" from="sample_period_samples_9_timestamp_V" to="sample_period_samples_9_timestamp_V_addr_5" fromId="99" toId="729">
</dataflow>
<dataflow id="3512" from="StgValue_2342" to="sample_period_samples_9_timestamp_V_addr_5" fromId="2342" toId="729">
</dataflow>
<dataflow id="3513" from="StgValue_3428" to="sample_period_samples_9_timestamp_V_addr_5" fromId="3428" toId="729">
</dataflow>
<dataflow id="3514" from="sample_period_samples_9_timestamp_V_addr_5" to="sample_period_samples_9_timestamp_V_load_5" fromId="729" toId="730">
</dataflow>
<dataflow id="3515" from="sample_period_samples_10_timestamp_V" to="sample_period_samples_10_timestamp_V_addr_5" fromId="100" toId="731">
</dataflow>
<dataflow id="3516" from="StgValue_2342" to="sample_period_samples_10_timestamp_V_addr_5" fromId="2342" toId="731">
</dataflow>
<dataflow id="3517" from="StgValue_3428" to="sample_period_samples_10_timestamp_V_addr_5" fromId="3428" toId="731">
</dataflow>
<dataflow id="3518" from="sample_period_samples_10_timestamp_V_addr_5" to="sample_period_samples_10_timestamp_V_load_5" fromId="731" toId="732">
</dataflow>
<dataflow id="3519" from="sample_period_samples_11_timestamp_V" to="sample_period_samples_11_timestamp_V_addr_5" fromId="101" toId="733">
</dataflow>
<dataflow id="3520" from="StgValue_2342" to="sample_period_samples_11_timestamp_V_addr_5" fromId="2342" toId="733">
</dataflow>
<dataflow id="3521" from="StgValue_3428" to="sample_period_samples_11_timestamp_V_addr_5" fromId="3428" toId="733">
</dataflow>
<dataflow id="3522" from="sample_period_samples_11_timestamp_V_addr_5" to="sample_period_samples_11_timestamp_V_load_5" fromId="733" toId="734">
</dataflow>
<dataflow id="3523" from="sample_period_samples_0_sample_V_addr_4" to="sample_period_samples_0_sample_V_load_4" fromId="639" toId="735">
</dataflow>
<dataflow id="3524" from="sample_period_samples_1_sample_V_addr_4" to="sample_period_samples_1_sample_V_load_4" fromId="641" toId="736">
</dataflow>
<dataflow id="3525" from="sample_period_samples_2_sample_V_addr_4" to="sample_period_samples_2_sample_V_load_4" fromId="643" toId="737">
</dataflow>
<dataflow id="3526" from="sample_period_samples_3_sample_V_addr_4" to="sample_period_samples_3_sample_V_load_4" fromId="645" toId="738">
</dataflow>
<dataflow id="3527" from="sample_period_samples_4_sample_V_addr_4" to="sample_period_samples_4_sample_V_load_4" fromId="647" toId="739">
</dataflow>
<dataflow id="3528" from="sample_period_samples_5_sample_V_addr_4" to="sample_period_samples_5_sample_V_load_4" fromId="649" toId="740">
</dataflow>
<dataflow id="3529" from="sample_period_samples_6_sample_V_addr_4" to="sample_period_samples_6_sample_V_load_4" fromId="651" toId="741">
</dataflow>
<dataflow id="3530" from="sample_period_samples_7_sample_V_addr_4" to="sample_period_samples_7_sample_V_load_4" fromId="653" toId="742">
</dataflow>
<dataflow id="3531" from="sample_period_samples_8_sample_V_addr_4" to="sample_period_samples_8_sample_V_load_4" fromId="655" toId="743">
</dataflow>
<dataflow id="3532" from="sample_period_samples_9_sample_V_addr_4" to="sample_period_samples_9_sample_V_load_4" fromId="657" toId="744">
</dataflow>
<dataflow id="3533" from="sample_period_samples_10_sample_V_addr_4" to="sample_period_samples_10_sample_V_load_4" fromId="659" toId="745">
</dataflow>
<dataflow id="3534" from="sample_period_samples_11_sample_V_addr_4" to="sample_period_samples_11_sample_V_load_4" fromId="661" toId="746">
</dataflow>
<dataflow id="3535" from="sample_period_samples_0_timestamp_V_addr_4" to="sample_period_samples_0_timestamp_V_load_4" fromId="663" toId="747">
</dataflow>
<dataflow id="3536" from="sample_period_samples_1_timestamp_V_addr_4" to="sample_period_samples_1_timestamp_V_load_4" fromId="665" toId="748">
</dataflow>
<dataflow id="3537" from="sample_period_samples_2_timestamp_V_addr_4" to="sample_period_samples_2_timestamp_V_load_4" fromId="667" toId="749">
</dataflow>
<dataflow id="3538" from="sample_period_samples_3_timestamp_V_addr_4" to="sample_period_samples_3_timestamp_V_load_4" fromId="669" toId="750">
</dataflow>
<dataflow id="3539" from="sample_period_samples_4_timestamp_V_addr_4" to="sample_period_samples_4_timestamp_V_load_4" fromId="671" toId="751">
</dataflow>
<dataflow id="3540" from="sample_period_samples_5_timestamp_V_addr_4" to="sample_period_samples_5_timestamp_V_load_4" fromId="673" toId="752">
</dataflow>
<dataflow id="3541" from="sample_period_samples_6_timestamp_V_addr_4" to="sample_period_samples_6_timestamp_V_load_4" fromId="675" toId="753">
</dataflow>
<dataflow id="3542" from="sample_period_samples_7_timestamp_V_addr_4" to="sample_period_samples_7_timestamp_V_load_4" fromId="677" toId="754">
</dataflow>
<dataflow id="3543" from="sample_period_samples_8_timestamp_V_addr_4" to="sample_period_samples_8_timestamp_V_load_4" fromId="679" toId="755">
</dataflow>
<dataflow id="3544" from="sample_period_samples_9_timestamp_V_addr_4" to="sample_period_samples_9_timestamp_V_load_4" fromId="681" toId="756">
</dataflow>
<dataflow id="3545" from="sample_period_samples_10_timestamp_V_addr_4" to="sample_period_samples_10_timestamp_V_load_4" fromId="683" toId="757">
</dataflow>
<dataflow id="3546" from="sample_period_samples_11_timestamp_V_addr_4" to="sample_period_samples_11_timestamp_V_load_4" fromId="685" toId="758">
</dataflow>
<dataflow id="3547" from="sample_period_samples_0_sample_V_addr_5" to="sample_period_samples_0_sample_V_load_5" fromId="687" toId="759">
</dataflow>
<dataflow id="3548" from="sample_period_samples_1_sample_V_addr_5" to="sample_period_samples_1_sample_V_load_5" fromId="689" toId="760">
</dataflow>
<dataflow id="3549" from="sample_period_samples_2_sample_V_addr_5" to="sample_period_samples_2_sample_V_load_5" fromId="691" toId="761">
</dataflow>
<dataflow id="3550" from="sample_period_samples_3_sample_V_addr_5" to="sample_period_samples_3_sample_V_load_5" fromId="693" toId="762">
</dataflow>
<dataflow id="3551" from="sample_period_samples_4_sample_V_addr_5" to="sample_period_samples_4_sample_V_load_5" fromId="695" toId="763">
</dataflow>
<dataflow id="3552" from="sample_period_samples_5_sample_V_addr_5" to="sample_period_samples_5_sample_V_load_5" fromId="697" toId="764">
</dataflow>
<dataflow id="3553" from="sample_period_samples_6_sample_V_addr_5" to="sample_period_samples_6_sample_V_load_5" fromId="699" toId="765">
</dataflow>
<dataflow id="3554" from="sample_period_samples_7_sample_V_addr_5" to="sample_period_samples_7_sample_V_load_5" fromId="701" toId="766">
</dataflow>
<dataflow id="3555" from="sample_period_samples_8_sample_V_addr_5" to="sample_period_samples_8_sample_V_load_5" fromId="703" toId="767">
</dataflow>
<dataflow id="3556" from="sample_period_samples_9_sample_V_addr_5" to="sample_period_samples_9_sample_V_load_5" fromId="705" toId="768">
</dataflow>
<dataflow id="3557" from="sample_period_samples_10_sample_V_addr_5" to="sample_period_samples_10_sample_V_load_5" fromId="707" toId="769">
</dataflow>
<dataflow id="3558" from="sample_period_samples_11_sample_V_addr_5" to="sample_period_samples_11_sample_V_load_5" fromId="709" toId="770">
</dataflow>
<dataflow id="3559" from="sample_period_samples_0_timestamp_V_addr_5" to="sample_period_samples_0_timestamp_V_load_5" fromId="711" toId="771">
</dataflow>
<dataflow id="3560" from="sample_period_samples_1_timestamp_V_addr_5" to="sample_period_samples_1_timestamp_V_load_5" fromId="713" toId="772">
</dataflow>
<dataflow id="3561" from="sample_period_samples_2_timestamp_V_addr_5" to="sample_period_samples_2_timestamp_V_load_5" fromId="715" toId="773">
</dataflow>
<dataflow id="3562" from="sample_period_samples_3_timestamp_V_addr_5" to="sample_period_samples_3_timestamp_V_load_5" fromId="717" toId="774">
</dataflow>
<dataflow id="3563" from="sample_period_samples_4_timestamp_V_addr_5" to="sample_period_samples_4_timestamp_V_load_5" fromId="719" toId="775">
</dataflow>
<dataflow id="3564" from="sample_period_samples_5_timestamp_V_addr_5" to="sample_period_samples_5_timestamp_V_load_5" fromId="721" toId="776">
</dataflow>
<dataflow id="3565" from="sample_period_samples_6_timestamp_V_addr_5" to="sample_period_samples_6_timestamp_V_load_5" fromId="723" toId="777">
</dataflow>
<dataflow id="3566" from="sample_period_samples_7_timestamp_V_addr_5" to="sample_period_samples_7_timestamp_V_load_5" fromId="725" toId="778">
</dataflow>
<dataflow id="3567" from="sample_period_samples_8_timestamp_V_addr_5" to="sample_period_samples_8_timestamp_V_load_5" fromId="727" toId="779">
</dataflow>
<dataflow id="3568" from="sample_period_samples_9_timestamp_V_addr_5" to="sample_period_samples_9_timestamp_V_load_5" fromId="729" toId="780">
</dataflow>
<dataflow id="3569" from="sample_period_samples_10_timestamp_V_addr_5" to="sample_period_samples_10_timestamp_V_load_5" fromId="731" toId="781">
</dataflow>
<dataflow id="3570" from="sample_period_samples_11_timestamp_V_addr_5" to="sample_period_samples_11_timestamp_V_load_5" fromId="733" toId="782">
</dataflow>
<dataflow id="3571" from="sample_period_samples_0_sample_V" to="sample_period_samples_0_sample_V_addr_6" fromId="78" toId="783">
</dataflow>
<dataflow id="3572" from="StgValue_2342" to="sample_period_samples_0_sample_V_addr_6" fromId="2342" toId="783">
</dataflow>
<dataflow id="3574" from="StgValue_3573" to="sample_period_samples_0_sample_V_addr_6" fromId="3573" toId="783">
</dataflow>
<dataflow id="3575" from="sample_period_samples_0_sample_V_addr_6" to="sample_period_samples_0_sample_V_load_6" fromId="783" toId="784">
</dataflow>
<dataflow id="3576" from="sample_period_samples_1_sample_V" to="sample_period_samples_1_sample_V_addr_6" fromId="79" toId="785">
</dataflow>
<dataflow id="3577" from="StgValue_2342" to="sample_period_samples_1_sample_V_addr_6" fromId="2342" toId="785">
</dataflow>
<dataflow id="3578" from="StgValue_3573" to="sample_period_samples_1_sample_V_addr_6" fromId="3573" toId="785">
</dataflow>
<dataflow id="3579" from="sample_period_samples_1_sample_V_addr_6" to="sample_period_samples_1_sample_V_load_6" fromId="785" toId="786">
</dataflow>
<dataflow id="3580" from="sample_period_samples_2_sample_V" to="sample_period_samples_2_sample_V_addr_6" fromId="80" toId="787">
</dataflow>
<dataflow id="3581" from="StgValue_2342" to="sample_period_samples_2_sample_V_addr_6" fromId="2342" toId="787">
</dataflow>
<dataflow id="3582" from="StgValue_3573" to="sample_period_samples_2_sample_V_addr_6" fromId="3573" toId="787">
</dataflow>
<dataflow id="3583" from="sample_period_samples_2_sample_V_addr_6" to="sample_period_samples_2_sample_V_load_6" fromId="787" toId="788">
</dataflow>
<dataflow id="3584" from="sample_period_samples_3_sample_V" to="sample_period_samples_3_sample_V_addr_6" fromId="81" toId="789">
</dataflow>
<dataflow id="3585" from="StgValue_2342" to="sample_period_samples_3_sample_V_addr_6" fromId="2342" toId="789">
</dataflow>
<dataflow id="3586" from="StgValue_3573" to="sample_period_samples_3_sample_V_addr_6" fromId="3573" toId="789">
</dataflow>
<dataflow id="3587" from="sample_period_samples_3_sample_V_addr_6" to="sample_period_samples_3_sample_V_load_6" fromId="789" toId="790">
</dataflow>
<dataflow id="3588" from="sample_period_samples_4_sample_V" to="sample_period_samples_4_sample_V_addr_6" fromId="82" toId="791">
</dataflow>
<dataflow id="3589" from="StgValue_2342" to="sample_period_samples_4_sample_V_addr_6" fromId="2342" toId="791">
</dataflow>
<dataflow id="3590" from="StgValue_3573" to="sample_period_samples_4_sample_V_addr_6" fromId="3573" toId="791">
</dataflow>
<dataflow id="3591" from="sample_period_samples_4_sample_V_addr_6" to="sample_period_samples_4_sample_V_load_6" fromId="791" toId="792">
</dataflow>
<dataflow id="3592" from="sample_period_samples_5_sample_V" to="sample_period_samples_5_sample_V_addr_6" fromId="83" toId="793">
</dataflow>
<dataflow id="3593" from="StgValue_2342" to="sample_period_samples_5_sample_V_addr_6" fromId="2342" toId="793">
</dataflow>
<dataflow id="3594" from="StgValue_3573" to="sample_period_samples_5_sample_V_addr_6" fromId="3573" toId="793">
</dataflow>
<dataflow id="3595" from="sample_period_samples_5_sample_V_addr_6" to="sample_period_samples_5_sample_V_load_6" fromId="793" toId="794">
</dataflow>
<dataflow id="3596" from="sample_period_samples_6_sample_V" to="sample_period_samples_6_sample_V_addr_6" fromId="84" toId="795">
</dataflow>
<dataflow id="3597" from="StgValue_2342" to="sample_period_samples_6_sample_V_addr_6" fromId="2342" toId="795">
</dataflow>
<dataflow id="3598" from="StgValue_3573" to="sample_period_samples_6_sample_V_addr_6" fromId="3573" toId="795">
</dataflow>
<dataflow id="3599" from="sample_period_samples_6_sample_V_addr_6" to="sample_period_samples_6_sample_V_load_6" fromId="795" toId="796">
</dataflow>
<dataflow id="3600" from="sample_period_samples_7_sample_V" to="sample_period_samples_7_sample_V_addr_6" fromId="85" toId="797">
</dataflow>
<dataflow id="3601" from="StgValue_2342" to="sample_period_samples_7_sample_V_addr_6" fromId="2342" toId="797">
</dataflow>
<dataflow id="3602" from="StgValue_3573" to="sample_period_samples_7_sample_V_addr_6" fromId="3573" toId="797">
</dataflow>
<dataflow id="3603" from="sample_period_samples_7_sample_V_addr_6" to="sample_period_samples_7_sample_V_load_6" fromId="797" toId="798">
</dataflow>
<dataflow id="3604" from="sample_period_samples_8_sample_V" to="sample_period_samples_8_sample_V_addr_6" fromId="86" toId="799">
</dataflow>
<dataflow id="3605" from="StgValue_2342" to="sample_period_samples_8_sample_V_addr_6" fromId="2342" toId="799">
</dataflow>
<dataflow id="3606" from="StgValue_3573" to="sample_period_samples_8_sample_V_addr_6" fromId="3573" toId="799">
</dataflow>
<dataflow id="3607" from="sample_period_samples_8_sample_V_addr_6" to="sample_period_samples_8_sample_V_load_6" fromId="799" toId="800">
</dataflow>
<dataflow id="3608" from="sample_period_samples_9_sample_V" to="sample_period_samples_9_sample_V_addr_6" fromId="87" toId="801">
</dataflow>
<dataflow id="3609" from="StgValue_2342" to="sample_period_samples_9_sample_V_addr_6" fromId="2342" toId="801">
</dataflow>
<dataflow id="3610" from="StgValue_3573" to="sample_period_samples_9_sample_V_addr_6" fromId="3573" toId="801">
</dataflow>
<dataflow id="3611" from="sample_period_samples_9_sample_V_addr_6" to="sample_period_samples_9_sample_V_load_6" fromId="801" toId="802">
</dataflow>
<dataflow id="3612" from="sample_period_samples_10_sample_V" to="sample_period_samples_10_sample_V_addr_6" fromId="88" toId="803">
</dataflow>
<dataflow id="3613" from="StgValue_2342" to="sample_period_samples_10_sample_V_addr_6" fromId="2342" toId="803">
</dataflow>
<dataflow id="3614" from="StgValue_3573" to="sample_period_samples_10_sample_V_addr_6" fromId="3573" toId="803">
</dataflow>
<dataflow id="3615" from="sample_period_samples_10_sample_V_addr_6" to="sample_period_samples_10_sample_V_load_6" fromId="803" toId="804">
</dataflow>
<dataflow id="3616" from="sample_period_samples_11_sample_V" to="sample_period_samples_11_sample_V_addr_6" fromId="89" toId="805">
</dataflow>
<dataflow id="3617" from="StgValue_2342" to="sample_period_samples_11_sample_V_addr_6" fromId="2342" toId="805">
</dataflow>
<dataflow id="3618" from="StgValue_3573" to="sample_period_samples_11_sample_V_addr_6" fromId="3573" toId="805">
</dataflow>
<dataflow id="3619" from="sample_period_samples_11_sample_V_addr_6" to="sample_period_samples_11_sample_V_load_6" fromId="805" toId="806">
</dataflow>
<dataflow id="3620" from="sample_period_samples_0_timestamp_V" to="sample_period_samples_0_timestamp_V_addr_6" fromId="90" toId="807">
</dataflow>
<dataflow id="3621" from="StgValue_2342" to="sample_period_samples_0_timestamp_V_addr_6" fromId="2342" toId="807">
</dataflow>
<dataflow id="3622" from="StgValue_3573" to="sample_period_samples_0_timestamp_V_addr_6" fromId="3573" toId="807">
</dataflow>
<dataflow id="3623" from="sample_period_samples_0_timestamp_V_addr_6" to="sample_period_samples_0_timestamp_V_load_6" fromId="807" toId="808">
</dataflow>
<dataflow id="3624" from="sample_period_samples_1_timestamp_V" to="sample_period_samples_1_timestamp_V_addr_6" fromId="91" toId="809">
</dataflow>
<dataflow id="3625" from="StgValue_2342" to="sample_period_samples_1_timestamp_V_addr_6" fromId="2342" toId="809">
</dataflow>
<dataflow id="3626" from="StgValue_3573" to="sample_period_samples_1_timestamp_V_addr_6" fromId="3573" toId="809">
</dataflow>
<dataflow id="3627" from="sample_period_samples_1_timestamp_V_addr_6" to="sample_period_samples_1_timestamp_V_load_6" fromId="809" toId="810">
</dataflow>
<dataflow id="3628" from="sample_period_samples_2_timestamp_V" to="sample_period_samples_2_timestamp_V_addr_6" fromId="92" toId="811">
</dataflow>
<dataflow id="3629" from="StgValue_2342" to="sample_period_samples_2_timestamp_V_addr_6" fromId="2342" toId="811">
</dataflow>
<dataflow id="3630" from="StgValue_3573" to="sample_period_samples_2_timestamp_V_addr_6" fromId="3573" toId="811">
</dataflow>
<dataflow id="3631" from="sample_period_samples_2_timestamp_V_addr_6" to="sample_period_samples_2_timestamp_V_load_6" fromId="811" toId="812">
</dataflow>
<dataflow id="3632" from="sample_period_samples_3_timestamp_V" to="sample_period_samples_3_timestamp_V_addr_6" fromId="93" toId="813">
</dataflow>
<dataflow id="3633" from="StgValue_2342" to="sample_period_samples_3_timestamp_V_addr_6" fromId="2342" toId="813">
</dataflow>
<dataflow id="3634" from="StgValue_3573" to="sample_period_samples_3_timestamp_V_addr_6" fromId="3573" toId="813">
</dataflow>
<dataflow id="3635" from="sample_period_samples_3_timestamp_V_addr_6" to="sample_period_samples_3_timestamp_V_load_6" fromId="813" toId="814">
</dataflow>
<dataflow id="3636" from="sample_period_samples_4_timestamp_V" to="sample_period_samples_4_timestamp_V_addr_6" fromId="94" toId="815">
</dataflow>
<dataflow id="3637" from="StgValue_2342" to="sample_period_samples_4_timestamp_V_addr_6" fromId="2342" toId="815">
</dataflow>
<dataflow id="3638" from="StgValue_3573" to="sample_period_samples_4_timestamp_V_addr_6" fromId="3573" toId="815">
</dataflow>
<dataflow id="3639" from="sample_period_samples_4_timestamp_V_addr_6" to="sample_period_samples_4_timestamp_V_load_6" fromId="815" toId="816">
</dataflow>
<dataflow id="3640" from="sample_period_samples_5_timestamp_V" to="sample_period_samples_5_timestamp_V_addr_6" fromId="95" toId="817">
</dataflow>
<dataflow id="3641" from="StgValue_2342" to="sample_period_samples_5_timestamp_V_addr_6" fromId="2342" toId="817">
</dataflow>
<dataflow id="3642" from="StgValue_3573" to="sample_period_samples_5_timestamp_V_addr_6" fromId="3573" toId="817">
</dataflow>
<dataflow id="3643" from="sample_period_samples_5_timestamp_V_addr_6" to="sample_period_samples_5_timestamp_V_load_6" fromId="817" toId="818">
</dataflow>
<dataflow id="3644" from="sample_period_samples_6_timestamp_V" to="sample_period_samples_6_timestamp_V_addr_6" fromId="96" toId="819">
</dataflow>
<dataflow id="3645" from="StgValue_2342" to="sample_period_samples_6_timestamp_V_addr_6" fromId="2342" toId="819">
</dataflow>
<dataflow id="3646" from="StgValue_3573" to="sample_period_samples_6_timestamp_V_addr_6" fromId="3573" toId="819">
</dataflow>
<dataflow id="3647" from="sample_period_samples_6_timestamp_V_addr_6" to="sample_period_samples_6_timestamp_V_load_6" fromId="819" toId="820">
</dataflow>
<dataflow id="3648" from="sample_period_samples_7_timestamp_V" to="sample_period_samples_7_timestamp_V_addr_6" fromId="97" toId="821">
</dataflow>
<dataflow id="3649" from="StgValue_2342" to="sample_period_samples_7_timestamp_V_addr_6" fromId="2342" toId="821">
</dataflow>
<dataflow id="3650" from="StgValue_3573" to="sample_period_samples_7_timestamp_V_addr_6" fromId="3573" toId="821">
</dataflow>
<dataflow id="3651" from="sample_period_samples_7_timestamp_V_addr_6" to="sample_period_samples_7_timestamp_V_load_6" fromId="821" toId="822">
</dataflow>
<dataflow id="3652" from="sample_period_samples_8_timestamp_V" to="sample_period_samples_8_timestamp_V_addr_6" fromId="98" toId="823">
</dataflow>
<dataflow id="3653" from="StgValue_2342" to="sample_period_samples_8_timestamp_V_addr_6" fromId="2342" toId="823">
</dataflow>
<dataflow id="3654" from="StgValue_3573" to="sample_period_samples_8_timestamp_V_addr_6" fromId="3573" toId="823">
</dataflow>
<dataflow id="3655" from="sample_period_samples_8_timestamp_V_addr_6" to="sample_period_samples_8_timestamp_V_load_6" fromId="823" toId="824">
</dataflow>
<dataflow id="3656" from="sample_period_samples_9_timestamp_V" to="sample_period_samples_9_timestamp_V_addr_6" fromId="99" toId="825">
</dataflow>
<dataflow id="3657" from="StgValue_2342" to="sample_period_samples_9_timestamp_V_addr_6" fromId="2342" toId="825">
</dataflow>
<dataflow id="3658" from="StgValue_3573" to="sample_period_samples_9_timestamp_V_addr_6" fromId="3573" toId="825">
</dataflow>
<dataflow id="3659" from="sample_period_samples_9_timestamp_V_addr_6" to="sample_period_samples_9_timestamp_V_load_6" fromId="825" toId="826">
</dataflow>
<dataflow id="3660" from="sample_period_samples_10_timestamp_V" to="sample_period_samples_10_timestamp_V_addr_6" fromId="100" toId="827">
</dataflow>
<dataflow id="3661" from="StgValue_2342" to="sample_period_samples_10_timestamp_V_addr_6" fromId="2342" toId="827">
</dataflow>
<dataflow id="3662" from="StgValue_3573" to="sample_period_samples_10_timestamp_V_addr_6" fromId="3573" toId="827">
</dataflow>
<dataflow id="3663" from="sample_period_samples_10_timestamp_V_addr_6" to="sample_period_samples_10_timestamp_V_load_6" fromId="827" toId="828">
</dataflow>
<dataflow id="3664" from="sample_period_samples_11_timestamp_V" to="sample_period_samples_11_timestamp_V_addr_6" fromId="101" toId="829">
</dataflow>
<dataflow id="3665" from="StgValue_2342" to="sample_period_samples_11_timestamp_V_addr_6" fromId="2342" toId="829">
</dataflow>
<dataflow id="3666" from="StgValue_3573" to="sample_period_samples_11_timestamp_V_addr_6" fromId="3573" toId="829">
</dataflow>
<dataflow id="3667" from="sample_period_samples_11_timestamp_V_addr_6" to="sample_period_samples_11_timestamp_V_load_6" fromId="829" toId="830">
</dataflow>
<dataflow id="3668" from="sample_period_samples_0_sample_V" to="sample_period_samples_0_sample_V_addr_7" fromId="78" toId="831">
</dataflow>
<dataflow id="3669" from="StgValue_2342" to="sample_period_samples_0_sample_V_addr_7" fromId="2342" toId="831">
</dataflow>
<dataflow id="3671" from="StgValue_3670" to="sample_period_samples_0_sample_V_addr_7" fromId="3670" toId="831">
</dataflow>
<dataflow id="3672" from="sample_period_samples_0_sample_V_addr_7" to="sample_period_samples_0_sample_V_load_7" fromId="831" toId="832">
</dataflow>
<dataflow id="3673" from="sample_period_samples_1_sample_V" to="sample_period_samples_1_sample_V_addr_7" fromId="79" toId="833">
</dataflow>
<dataflow id="3674" from="StgValue_2342" to="sample_period_samples_1_sample_V_addr_7" fromId="2342" toId="833">
</dataflow>
<dataflow id="3675" from="StgValue_3670" to="sample_period_samples_1_sample_V_addr_7" fromId="3670" toId="833">
</dataflow>
<dataflow id="3676" from="sample_period_samples_1_sample_V_addr_7" to="sample_period_samples_1_sample_V_load_7" fromId="833" toId="834">
</dataflow>
<dataflow id="3677" from="sample_period_samples_2_sample_V" to="sample_period_samples_2_sample_V_addr_7" fromId="80" toId="835">
</dataflow>
<dataflow id="3678" from="StgValue_2342" to="sample_period_samples_2_sample_V_addr_7" fromId="2342" toId="835">
</dataflow>
<dataflow id="3679" from="StgValue_3670" to="sample_period_samples_2_sample_V_addr_7" fromId="3670" toId="835">
</dataflow>
<dataflow id="3680" from="sample_period_samples_2_sample_V_addr_7" to="sample_period_samples_2_sample_V_load_7" fromId="835" toId="836">
</dataflow>
<dataflow id="3681" from="sample_period_samples_3_sample_V" to="sample_period_samples_3_sample_V_addr_7" fromId="81" toId="837">
</dataflow>
<dataflow id="3682" from="StgValue_2342" to="sample_period_samples_3_sample_V_addr_7" fromId="2342" toId="837">
</dataflow>
<dataflow id="3683" from="StgValue_3670" to="sample_period_samples_3_sample_V_addr_7" fromId="3670" toId="837">
</dataflow>
<dataflow id="3684" from="sample_period_samples_3_sample_V_addr_7" to="sample_period_samples_3_sample_V_load_7" fromId="837" toId="838">
</dataflow>
<dataflow id="3685" from="sample_period_samples_4_sample_V" to="sample_period_samples_4_sample_V_addr_7" fromId="82" toId="839">
</dataflow>
<dataflow id="3686" from="StgValue_2342" to="sample_period_samples_4_sample_V_addr_7" fromId="2342" toId="839">
</dataflow>
<dataflow id="3687" from="StgValue_3670" to="sample_period_samples_4_sample_V_addr_7" fromId="3670" toId="839">
</dataflow>
<dataflow id="3688" from="sample_period_samples_4_sample_V_addr_7" to="sample_period_samples_4_sample_V_load_7" fromId="839" toId="840">
</dataflow>
<dataflow id="3689" from="sample_period_samples_5_sample_V" to="sample_period_samples_5_sample_V_addr_7" fromId="83" toId="841">
</dataflow>
<dataflow id="3690" from="StgValue_2342" to="sample_period_samples_5_sample_V_addr_7" fromId="2342" toId="841">
</dataflow>
<dataflow id="3691" from="StgValue_3670" to="sample_period_samples_5_sample_V_addr_7" fromId="3670" toId="841">
</dataflow>
<dataflow id="3692" from="sample_period_samples_5_sample_V_addr_7" to="sample_period_samples_5_sample_V_load_7" fromId="841" toId="842">
</dataflow>
<dataflow id="3693" from="sample_period_samples_6_sample_V" to="sample_period_samples_6_sample_V_addr_7" fromId="84" toId="843">
</dataflow>
<dataflow id="3694" from="StgValue_2342" to="sample_period_samples_6_sample_V_addr_7" fromId="2342" toId="843">
</dataflow>
<dataflow id="3695" from="StgValue_3670" to="sample_period_samples_6_sample_V_addr_7" fromId="3670" toId="843">
</dataflow>
<dataflow id="3696" from="sample_period_samples_6_sample_V_addr_7" to="sample_period_samples_6_sample_V_load_7" fromId="843" toId="844">
</dataflow>
<dataflow id="3697" from="sample_period_samples_7_sample_V" to="sample_period_samples_7_sample_V_addr_7" fromId="85" toId="845">
</dataflow>
<dataflow id="3698" from="StgValue_2342" to="sample_period_samples_7_sample_V_addr_7" fromId="2342" toId="845">
</dataflow>
<dataflow id="3699" from="StgValue_3670" to="sample_period_samples_7_sample_V_addr_7" fromId="3670" toId="845">
</dataflow>
<dataflow id="3700" from="sample_period_samples_7_sample_V_addr_7" to="sample_period_samples_7_sample_V_load_7" fromId="845" toId="846">
</dataflow>
<dataflow id="3701" from="sample_period_samples_8_sample_V" to="sample_period_samples_8_sample_V_addr_7" fromId="86" toId="847">
</dataflow>
<dataflow id="3702" from="StgValue_2342" to="sample_period_samples_8_sample_V_addr_7" fromId="2342" toId="847">
</dataflow>
<dataflow id="3703" from="StgValue_3670" to="sample_period_samples_8_sample_V_addr_7" fromId="3670" toId="847">
</dataflow>
<dataflow id="3704" from="sample_period_samples_8_sample_V_addr_7" to="sample_period_samples_8_sample_V_load_7" fromId="847" toId="848">
</dataflow>
<dataflow id="3705" from="sample_period_samples_9_sample_V" to="sample_period_samples_9_sample_V_addr_7" fromId="87" toId="849">
</dataflow>
<dataflow id="3706" from="StgValue_2342" to="sample_period_samples_9_sample_V_addr_7" fromId="2342" toId="849">
</dataflow>
<dataflow id="3707" from="StgValue_3670" to="sample_period_samples_9_sample_V_addr_7" fromId="3670" toId="849">
</dataflow>
<dataflow id="3708" from="sample_period_samples_9_sample_V_addr_7" to="sample_period_samples_9_sample_V_load_7" fromId="849" toId="850">
</dataflow>
<dataflow id="3709" from="sample_period_samples_10_sample_V" to="sample_period_samples_10_sample_V_addr_7" fromId="88" toId="851">
</dataflow>
<dataflow id="3710" from="StgValue_2342" to="sample_period_samples_10_sample_V_addr_7" fromId="2342" toId="851">
</dataflow>
<dataflow id="3711" from="StgValue_3670" to="sample_period_samples_10_sample_V_addr_7" fromId="3670" toId="851">
</dataflow>
<dataflow id="3712" from="sample_period_samples_10_sample_V_addr_7" to="sample_period_samples_10_sample_V_load_7" fromId="851" toId="852">
</dataflow>
<dataflow id="3713" from="sample_period_samples_11_sample_V" to="sample_period_samples_11_sample_V_addr_7" fromId="89" toId="853">
</dataflow>
<dataflow id="3714" from="StgValue_2342" to="sample_period_samples_11_sample_V_addr_7" fromId="2342" toId="853">
</dataflow>
<dataflow id="3715" from="StgValue_3670" to="sample_period_samples_11_sample_V_addr_7" fromId="3670" toId="853">
</dataflow>
<dataflow id="3716" from="sample_period_samples_11_sample_V_addr_7" to="sample_period_samples_11_sample_V_load_7" fromId="853" toId="854">
</dataflow>
<dataflow id="3717" from="sample_period_samples_0_timestamp_V" to="sample_period_samples_0_timestamp_V_addr_7" fromId="90" toId="855">
</dataflow>
<dataflow id="3718" from="StgValue_2342" to="sample_period_samples_0_timestamp_V_addr_7" fromId="2342" toId="855">
</dataflow>
<dataflow id="3719" from="StgValue_3670" to="sample_period_samples_0_timestamp_V_addr_7" fromId="3670" toId="855">
</dataflow>
<dataflow id="3720" from="sample_period_samples_0_timestamp_V_addr_7" to="sample_period_samples_0_timestamp_V_load_7" fromId="855" toId="856">
</dataflow>
<dataflow id="3721" from="sample_period_samples_1_timestamp_V" to="sample_period_samples_1_timestamp_V_addr_7" fromId="91" toId="857">
</dataflow>
<dataflow id="3722" from="StgValue_2342" to="sample_period_samples_1_timestamp_V_addr_7" fromId="2342" toId="857">
</dataflow>
<dataflow id="3723" from="StgValue_3670" to="sample_period_samples_1_timestamp_V_addr_7" fromId="3670" toId="857">
</dataflow>
<dataflow id="3724" from="sample_period_samples_1_timestamp_V_addr_7" to="sample_period_samples_1_timestamp_V_load_7" fromId="857" toId="858">
</dataflow>
<dataflow id="3725" from="sample_period_samples_2_timestamp_V" to="sample_period_samples_2_timestamp_V_addr_7" fromId="92" toId="859">
</dataflow>
<dataflow id="3726" from="StgValue_2342" to="sample_period_samples_2_timestamp_V_addr_7" fromId="2342" toId="859">
</dataflow>
<dataflow id="3727" from="StgValue_3670" to="sample_period_samples_2_timestamp_V_addr_7" fromId="3670" toId="859">
</dataflow>
<dataflow id="3728" from="sample_period_samples_2_timestamp_V_addr_7" to="sample_period_samples_2_timestamp_V_load_7" fromId="859" toId="860">
</dataflow>
<dataflow id="3729" from="sample_period_samples_3_timestamp_V" to="sample_period_samples_3_timestamp_V_addr_7" fromId="93" toId="861">
</dataflow>
<dataflow id="3730" from="StgValue_2342" to="sample_period_samples_3_timestamp_V_addr_7" fromId="2342" toId="861">
</dataflow>
<dataflow id="3731" from="StgValue_3670" to="sample_period_samples_3_timestamp_V_addr_7" fromId="3670" toId="861">
</dataflow>
<dataflow id="3732" from="sample_period_samples_3_timestamp_V_addr_7" to="sample_period_samples_3_timestamp_V_load_7" fromId="861" toId="862">
</dataflow>
<dataflow id="3733" from="sample_period_samples_4_timestamp_V" to="sample_period_samples_4_timestamp_V_addr_7" fromId="94" toId="863">
</dataflow>
<dataflow id="3734" from="StgValue_2342" to="sample_period_samples_4_timestamp_V_addr_7" fromId="2342" toId="863">
</dataflow>
<dataflow id="3735" from="StgValue_3670" to="sample_period_samples_4_timestamp_V_addr_7" fromId="3670" toId="863">
</dataflow>
<dataflow id="3736" from="sample_period_samples_4_timestamp_V_addr_7" to="sample_period_samples_4_timestamp_V_load_7" fromId="863" toId="864">
</dataflow>
<dataflow id="3737" from="sample_period_samples_5_timestamp_V" to="sample_period_samples_5_timestamp_V_addr_7" fromId="95" toId="865">
</dataflow>
<dataflow id="3738" from="StgValue_2342" to="sample_period_samples_5_timestamp_V_addr_7" fromId="2342" toId="865">
</dataflow>
<dataflow id="3739" from="StgValue_3670" to="sample_period_samples_5_timestamp_V_addr_7" fromId="3670" toId="865">
</dataflow>
<dataflow id="3740" from="sample_period_samples_5_timestamp_V_addr_7" to="sample_period_samples_5_timestamp_V_load_7" fromId="865" toId="866">
</dataflow>
<dataflow id="3741" from="sample_period_samples_6_timestamp_V" to="sample_period_samples_6_timestamp_V_addr_7" fromId="96" toId="867">
</dataflow>
<dataflow id="3742" from="StgValue_2342" to="sample_period_samples_6_timestamp_V_addr_7" fromId="2342" toId="867">
</dataflow>
<dataflow id="3743" from="StgValue_3670" to="sample_period_samples_6_timestamp_V_addr_7" fromId="3670" toId="867">
</dataflow>
<dataflow id="3744" from="sample_period_samples_6_timestamp_V_addr_7" to="sample_period_samples_6_timestamp_V_load_7" fromId="867" toId="868">
</dataflow>
<dataflow id="3745" from="sample_period_samples_7_timestamp_V" to="sample_period_samples_7_timestamp_V_addr_7" fromId="97" toId="869">
</dataflow>
<dataflow id="3746" from="StgValue_2342" to="sample_period_samples_7_timestamp_V_addr_7" fromId="2342" toId="869">
</dataflow>
<dataflow id="3747" from="StgValue_3670" to="sample_period_samples_7_timestamp_V_addr_7" fromId="3670" toId="869">
</dataflow>
<dataflow id="3748" from="sample_period_samples_7_timestamp_V_addr_7" to="sample_period_samples_7_timestamp_V_load_7" fromId="869" toId="870">
</dataflow>
<dataflow id="3749" from="sample_period_samples_8_timestamp_V" to="sample_period_samples_8_timestamp_V_addr_7" fromId="98" toId="871">
</dataflow>
<dataflow id="3750" from="StgValue_2342" to="sample_period_samples_8_timestamp_V_addr_7" fromId="2342" toId="871">
</dataflow>
<dataflow id="3751" from="StgValue_3670" to="sample_period_samples_8_timestamp_V_addr_7" fromId="3670" toId="871">
</dataflow>
<dataflow id="3752" from="sample_period_samples_8_timestamp_V_addr_7" to="sample_period_samples_8_timestamp_V_load_7" fromId="871" toId="872">
</dataflow>
<dataflow id="3753" from="sample_period_samples_9_timestamp_V" to="sample_period_samples_9_timestamp_V_addr_7" fromId="99" toId="873">
</dataflow>
<dataflow id="3754" from="StgValue_2342" to="sample_period_samples_9_timestamp_V_addr_7" fromId="2342" toId="873">
</dataflow>
<dataflow id="3755" from="StgValue_3670" to="sample_period_samples_9_timestamp_V_addr_7" fromId="3670" toId="873">
</dataflow>
<dataflow id="3756" from="sample_period_samples_9_timestamp_V_addr_7" to="sample_period_samples_9_timestamp_V_load_7" fromId="873" toId="874">
</dataflow>
<dataflow id="3757" from="sample_period_samples_10_timestamp_V" to="sample_period_samples_10_timestamp_V_addr_7" fromId="100" toId="875">
</dataflow>
<dataflow id="3758" from="StgValue_2342" to="sample_period_samples_10_timestamp_V_addr_7" fromId="2342" toId="875">
</dataflow>
<dataflow id="3759" from="StgValue_3670" to="sample_period_samples_10_timestamp_V_addr_7" fromId="3670" toId="875">
</dataflow>
<dataflow id="3760" from="sample_period_samples_10_timestamp_V_addr_7" to="sample_period_samples_10_timestamp_V_load_7" fromId="875" toId="876">
</dataflow>
<dataflow id="3761" from="sample_period_samples_11_timestamp_V" to="sample_period_samples_11_timestamp_V_addr_7" fromId="101" toId="877">
</dataflow>
<dataflow id="3762" from="StgValue_2342" to="sample_period_samples_11_timestamp_V_addr_7" fromId="2342" toId="877">
</dataflow>
<dataflow id="3763" from="StgValue_3670" to="sample_period_samples_11_timestamp_V_addr_7" fromId="3670" toId="877">
</dataflow>
<dataflow id="3764" from="sample_period_samples_11_timestamp_V_addr_7" to="sample_period_samples_11_timestamp_V_load_7" fromId="877" toId="878">
</dataflow>
<dataflow id="3765" from="sample_period_samples_0_sample_V_addr_6" to="sample_period_samples_0_sample_V_load_6" fromId="783" toId="879">
</dataflow>
<dataflow id="3766" from="sample_period_samples_1_sample_V_addr_6" to="sample_period_samples_1_sample_V_load_6" fromId="785" toId="880">
</dataflow>
<dataflow id="3767" from="sample_period_samples_2_sample_V_addr_6" to="sample_period_samples_2_sample_V_load_6" fromId="787" toId="881">
</dataflow>
<dataflow id="3768" from="sample_period_samples_3_sample_V_addr_6" to="sample_period_samples_3_sample_V_load_6" fromId="789" toId="882">
</dataflow>
<dataflow id="3769" from="sample_period_samples_4_sample_V_addr_6" to="sample_period_samples_4_sample_V_load_6" fromId="791" toId="883">
</dataflow>
<dataflow id="3770" from="sample_period_samples_5_sample_V_addr_6" to="sample_period_samples_5_sample_V_load_6" fromId="793" toId="884">
</dataflow>
<dataflow id="3771" from="sample_period_samples_6_sample_V_addr_6" to="sample_period_samples_6_sample_V_load_6" fromId="795" toId="885">
</dataflow>
<dataflow id="3772" from="sample_period_samples_7_sample_V_addr_6" to="sample_period_samples_7_sample_V_load_6" fromId="797" toId="886">
</dataflow>
<dataflow id="3773" from="sample_period_samples_8_sample_V_addr_6" to="sample_period_samples_8_sample_V_load_6" fromId="799" toId="887">
</dataflow>
<dataflow id="3774" from="sample_period_samples_9_sample_V_addr_6" to="sample_period_samples_9_sample_V_load_6" fromId="801" toId="888">
</dataflow>
<dataflow id="3775" from="sample_period_samples_10_sample_V_addr_6" to="sample_period_samples_10_sample_V_load_6" fromId="803" toId="889">
</dataflow>
<dataflow id="3776" from="sample_period_samples_11_sample_V_addr_6" to="sample_period_samples_11_sample_V_load_6" fromId="805" toId="890">
</dataflow>
<dataflow id="3777" from="sample_period_samples_0_timestamp_V_addr_6" to="sample_period_samples_0_timestamp_V_load_6" fromId="807" toId="891">
</dataflow>
<dataflow id="3778" from="sample_period_samples_1_timestamp_V_addr_6" to="sample_period_samples_1_timestamp_V_load_6" fromId="809" toId="892">
</dataflow>
<dataflow id="3779" from="sample_period_samples_2_timestamp_V_addr_6" to="sample_period_samples_2_timestamp_V_load_6" fromId="811" toId="893">
</dataflow>
<dataflow id="3780" from="sample_period_samples_3_timestamp_V_addr_6" to="sample_period_samples_3_timestamp_V_load_6" fromId="813" toId="894">
</dataflow>
<dataflow id="3781" from="sample_period_samples_4_timestamp_V_addr_6" to="sample_period_samples_4_timestamp_V_load_6" fromId="815" toId="895">
</dataflow>
<dataflow id="3782" from="sample_period_samples_5_timestamp_V_addr_6" to="sample_period_samples_5_timestamp_V_load_6" fromId="817" toId="896">
</dataflow>
<dataflow id="3783" from="sample_period_samples_6_timestamp_V_addr_6" to="sample_period_samples_6_timestamp_V_load_6" fromId="819" toId="897">
</dataflow>
<dataflow id="3784" from="sample_period_samples_7_timestamp_V_addr_6" to="sample_period_samples_7_timestamp_V_load_6" fromId="821" toId="898">
</dataflow>
<dataflow id="3785" from="sample_period_samples_8_timestamp_V_addr_6" to="sample_period_samples_8_timestamp_V_load_6" fromId="823" toId="899">
</dataflow>
<dataflow id="3786" from="sample_period_samples_9_timestamp_V_addr_6" to="sample_period_samples_9_timestamp_V_load_6" fromId="825" toId="900">
</dataflow>
<dataflow id="3787" from="sample_period_samples_10_timestamp_V_addr_6" to="sample_period_samples_10_timestamp_V_load_6" fromId="827" toId="901">
</dataflow>
<dataflow id="3788" from="sample_period_samples_11_timestamp_V_addr_6" to="sample_period_samples_11_timestamp_V_load_6" fromId="829" toId="902">
</dataflow>
<dataflow id="3789" from="sample_period_samples_0_sample_V_addr_7" to="sample_period_samples_0_sample_V_load_7" fromId="831" toId="903">
</dataflow>
<dataflow id="3790" from="sample_period_samples_1_sample_V_addr_7" to="sample_period_samples_1_sample_V_load_7" fromId="833" toId="904">
</dataflow>
<dataflow id="3791" from="sample_period_samples_2_sample_V_addr_7" to="sample_period_samples_2_sample_V_load_7" fromId="835" toId="905">
</dataflow>
<dataflow id="3792" from="sample_period_samples_3_sample_V_addr_7" to="sample_period_samples_3_sample_V_load_7" fromId="837" toId="906">
</dataflow>
<dataflow id="3793" from="sample_period_samples_4_sample_V_addr_7" to="sample_period_samples_4_sample_V_load_7" fromId="839" toId="907">
</dataflow>
<dataflow id="3794" from="sample_period_samples_5_sample_V_addr_7" to="sample_period_samples_5_sample_V_load_7" fromId="841" toId="908">
</dataflow>
<dataflow id="3795" from="sample_period_samples_6_sample_V_addr_7" to="sample_period_samples_6_sample_V_load_7" fromId="843" toId="909">
</dataflow>
<dataflow id="3796" from="sample_period_samples_7_sample_V_addr_7" to="sample_period_samples_7_sample_V_load_7" fromId="845" toId="910">
</dataflow>
<dataflow id="3797" from="sample_period_samples_8_sample_V_addr_7" to="sample_period_samples_8_sample_V_load_7" fromId="847" toId="911">
</dataflow>
<dataflow id="3798" from="sample_period_samples_9_sample_V_addr_7" to="sample_period_samples_9_sample_V_load_7" fromId="849" toId="912">
</dataflow>
<dataflow id="3799" from="sample_period_samples_10_sample_V_addr_7" to="sample_period_samples_10_sample_V_load_7" fromId="851" toId="913">
</dataflow>
<dataflow id="3800" from="sample_period_samples_11_sample_V_addr_7" to="sample_period_samples_11_sample_V_load_7" fromId="853" toId="914">
</dataflow>
<dataflow id="3801" from="sample_period_samples_0_timestamp_V_addr_7" to="sample_period_samples_0_timestamp_V_load_7" fromId="855" toId="915">
</dataflow>
<dataflow id="3802" from="sample_period_samples_1_timestamp_V_addr_7" to="sample_period_samples_1_timestamp_V_load_7" fromId="857" toId="916">
</dataflow>
<dataflow id="3803" from="sample_period_samples_2_timestamp_V_addr_7" to="sample_period_samples_2_timestamp_V_load_7" fromId="859" toId="917">
</dataflow>
<dataflow id="3804" from="sample_period_samples_3_timestamp_V_addr_7" to="sample_period_samples_3_timestamp_V_load_7" fromId="861" toId="918">
</dataflow>
<dataflow id="3805" from="sample_period_samples_4_timestamp_V_addr_7" to="sample_period_samples_4_timestamp_V_load_7" fromId="863" toId="919">
</dataflow>
<dataflow id="3806" from="sample_period_samples_5_timestamp_V_addr_7" to="sample_period_samples_5_timestamp_V_load_7" fromId="865" toId="920">
</dataflow>
<dataflow id="3807" from="sample_period_samples_6_timestamp_V_addr_7" to="sample_period_samples_6_timestamp_V_load_7" fromId="867" toId="921">
</dataflow>
<dataflow id="3808" from="sample_period_samples_7_timestamp_V_addr_7" to="sample_period_samples_7_timestamp_V_load_7" fromId="869" toId="922">
</dataflow>
<dataflow id="3809" from="sample_period_samples_8_timestamp_V_addr_7" to="sample_period_samples_8_timestamp_V_load_7" fromId="871" toId="923">
</dataflow>
<dataflow id="3810" from="sample_period_samples_9_timestamp_V_addr_7" to="sample_period_samples_9_timestamp_V_load_7" fromId="873" toId="924">
</dataflow>
<dataflow id="3811" from="sample_period_samples_10_timestamp_V_addr_7" to="sample_period_samples_10_timestamp_V_load_7" fromId="875" toId="925">
</dataflow>
<dataflow id="3812" from="sample_period_samples_11_timestamp_V_addr_7" to="sample_period_samples_11_timestamp_V_load_7" fromId="877" toId="926">
</dataflow>
<dataflow id="3813" from="sliding_window_size_s" to="sliding_window_size_load" fromId="1795" toId="927">
</dataflow>
<dataflow id="3814" from="sliding_window_size_load" to="icmp_ln52" fromId="927" toId="928">
</dataflow>
<dataflow id="3815" from="StgValue_2059" to="icmp_ln52" fromId="2059" toId="928">
</dataflow>
<dataflow id="3816" from="sliding_window_front_ptr_s" to="sliding_window_front_ptr_load" fromId="1796" toId="929">
</dataflow>
<dataflow id="3817" from="sliding_window_front_ptr_load" to="sext_ln52" fromId="929" toId="930">
</dataflow>
<dataflow id="3818" from="icmp_ln52" to="br_ln52" fromId="928" toId="931">
</dataflow>
<dataflow id="3819" from="sext_ln52" to="add_ln61" fromId="930" toId="932">
</dataflow>
<dataflow id="3821" from="StgValue_3820" to="add_ln61" fromId="3820" toId="932">
</dataflow>
<dataflow id="3822" from="add_ln61" to="new_front_ptr" fromId="932" toId="933">
</dataflow>
<dataflow id="3824" from="StgValue_3823" to="new_front_ptr" fromId="3823" toId="933">
</dataflow>
<dataflow id="3825" from="sliding_window_front_ptr_load" to="zext_ln54" fromId="929" toId="934">
</dataflow>
<dataflow id="3826" from="sliding_window_buffer_samples_sample_V_0_0" to="sliding_window_buffer_samples_sample_V_0_0_addr" fromId="1797" toId="935">
</dataflow>
<dataflow id="3827" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_0_0_addr" fromId="2342" toId="935">
</dataflow>
<dataflow id="3828" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_0_0_addr" fromId="934" toId="935">
</dataflow>
<dataflow id="3829" from="sample_period_samples_0_sample_V_load" to="store_ln54" fromId="447" toId="936">
</dataflow>
<dataflow id="3830" from="sliding_window_buffer_samples_sample_V_0_0_addr" to="store_ln54" fromId="935" toId="936">
</dataflow>
<dataflow id="3831" from="sliding_window_buffer_samples_sample_V_0_1" to="sliding_window_buffer_samples_sample_V_0_1_addr" fromId="1798" toId="937">
</dataflow>
<dataflow id="3832" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_0_1_addr" fromId="2342" toId="937">
</dataflow>
<dataflow id="3833" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_0_1_addr" fromId="934" toId="937">
</dataflow>
<dataflow id="3834" from="sample_period_samples_1_sample_V_load" to="store_ln54" fromId="448" toId="938">
</dataflow>
<dataflow id="3835" from="sliding_window_buffer_samples_sample_V_0_1_addr" to="store_ln54" fromId="937" toId="938">
</dataflow>
<dataflow id="3836" from="sliding_window_buffer_samples_sample_V_0_2" to="sliding_window_buffer_samples_sample_V_0_2_addr" fromId="1799" toId="939">
</dataflow>
<dataflow id="3837" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_0_2_addr" fromId="2342" toId="939">
</dataflow>
<dataflow id="3838" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_0_2_addr" fromId="934" toId="939">
</dataflow>
<dataflow id="3839" from="sample_period_samples_2_sample_V_load" to="store_ln54" fromId="449" toId="940">
</dataflow>
<dataflow id="3840" from="sliding_window_buffer_samples_sample_V_0_2_addr" to="store_ln54" fromId="939" toId="940">
</dataflow>
<dataflow id="3841" from="sliding_window_buffer_samples_sample_V_0_3" to="sliding_window_buffer_samples_sample_V_0_3_addr" fromId="1800" toId="941">
</dataflow>
<dataflow id="3842" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_0_3_addr" fromId="2342" toId="941">
</dataflow>
<dataflow id="3843" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_0_3_addr" fromId="934" toId="941">
</dataflow>
<dataflow id="3844" from="sample_period_samples_3_sample_V_load" to="store_ln54" fromId="450" toId="942">
</dataflow>
<dataflow id="3845" from="sliding_window_buffer_samples_sample_V_0_3_addr" to="store_ln54" fromId="941" toId="942">
</dataflow>
<dataflow id="3846" from="sliding_window_buffer_samples_sample_V_0_4" to="sliding_window_buffer_samples_sample_V_0_4_addr" fromId="1801" toId="943">
</dataflow>
<dataflow id="3847" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_0_4_addr" fromId="2342" toId="943">
</dataflow>
<dataflow id="3848" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_0_4_addr" fromId="934" toId="943">
</dataflow>
<dataflow id="3849" from="sample_period_samples_4_sample_V_load" to="store_ln54" fromId="451" toId="944">
</dataflow>
<dataflow id="3850" from="sliding_window_buffer_samples_sample_V_0_4_addr" to="store_ln54" fromId="943" toId="944">
</dataflow>
<dataflow id="3851" from="sliding_window_buffer_samples_sample_V_0_5" to="sliding_window_buffer_samples_sample_V_0_5_addr" fromId="1802" toId="945">
</dataflow>
<dataflow id="3852" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_0_5_addr" fromId="2342" toId="945">
</dataflow>
<dataflow id="3853" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_0_5_addr" fromId="934" toId="945">
</dataflow>
<dataflow id="3854" from="sample_period_samples_5_sample_V_load" to="store_ln54" fromId="452" toId="946">
</dataflow>
<dataflow id="3855" from="sliding_window_buffer_samples_sample_V_0_5_addr" to="store_ln54" fromId="945" toId="946">
</dataflow>
<dataflow id="3856" from="sliding_window_buffer_samples_sample_V_0_6" to="sliding_window_buffer_samples_sample_V_0_6_addr" fromId="1803" toId="947">
</dataflow>
<dataflow id="3857" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_0_6_addr" fromId="2342" toId="947">
</dataflow>
<dataflow id="3858" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_0_6_addr" fromId="934" toId="947">
</dataflow>
<dataflow id="3859" from="sample_period_samples_6_sample_V_load" to="store_ln54" fromId="453" toId="948">
</dataflow>
<dataflow id="3860" from="sliding_window_buffer_samples_sample_V_0_6_addr" to="store_ln54" fromId="947" toId="948">
</dataflow>
<dataflow id="3861" from="sliding_window_buffer_samples_sample_V_0_7" to="sliding_window_buffer_samples_sample_V_0_7_addr" fromId="1804" toId="949">
</dataflow>
<dataflow id="3862" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_0_7_addr" fromId="2342" toId="949">
</dataflow>
<dataflow id="3863" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_0_7_addr" fromId="934" toId="949">
</dataflow>
<dataflow id="3864" from="sample_period_samples_7_sample_V_load" to="store_ln54" fromId="454" toId="950">
</dataflow>
<dataflow id="3865" from="sliding_window_buffer_samples_sample_V_0_7_addr" to="store_ln54" fromId="949" toId="950">
</dataflow>
<dataflow id="3866" from="sliding_window_buffer_samples_sample_V_0_8" to="sliding_window_buffer_samples_sample_V_0_8_addr" fromId="1805" toId="951">
</dataflow>
<dataflow id="3867" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_0_8_addr" fromId="2342" toId="951">
</dataflow>
<dataflow id="3868" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_0_8_addr" fromId="934" toId="951">
</dataflow>
<dataflow id="3869" from="sample_period_samples_8_sample_V_load" to="store_ln54" fromId="455" toId="952">
</dataflow>
<dataflow id="3870" from="sliding_window_buffer_samples_sample_V_0_8_addr" to="store_ln54" fromId="951" toId="952">
</dataflow>
<dataflow id="3871" from="sliding_window_buffer_samples_sample_V_0_9" to="sliding_window_buffer_samples_sample_V_0_9_addr" fromId="1806" toId="953">
</dataflow>
<dataflow id="3872" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_0_9_addr" fromId="2342" toId="953">
</dataflow>
<dataflow id="3873" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_0_9_addr" fromId="934" toId="953">
</dataflow>
<dataflow id="3874" from="sample_period_samples_9_sample_V_load" to="store_ln54" fromId="456" toId="954">
</dataflow>
<dataflow id="3875" from="sliding_window_buffer_samples_sample_V_0_9_addr" to="store_ln54" fromId="953" toId="954">
</dataflow>
<dataflow id="3876" from="sliding_window_buffer_samples_sample_V_0_10" to="sliding_window_buffer_samples_sample_V_0_10_addr" fromId="1807" toId="955">
</dataflow>
<dataflow id="3877" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_0_10_addr" fromId="2342" toId="955">
</dataflow>
<dataflow id="3878" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_0_10_addr" fromId="934" toId="955">
</dataflow>
<dataflow id="3879" from="sample_period_samples_10_sample_V_load" to="store_ln54" fromId="457" toId="956">
</dataflow>
<dataflow id="3880" from="sliding_window_buffer_samples_sample_V_0_10_addr" to="store_ln54" fromId="955" toId="956">
</dataflow>
<dataflow id="3881" from="sliding_window_buffer_samples_sample_V_0_11" to="sliding_window_buffer_samples_sample_V_0_11_addr" fromId="1808" toId="957">
</dataflow>
<dataflow id="3882" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_0_11_addr" fromId="2342" toId="957">
</dataflow>
<dataflow id="3883" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_0_11_addr" fromId="934" toId="957">
</dataflow>
<dataflow id="3884" from="sample_period_samples_11_sample_V_load" to="store_ln54" fromId="458" toId="958">
</dataflow>
<dataflow id="3885" from="sliding_window_buffer_samples_sample_V_0_11_addr" to="store_ln54" fromId="957" toId="958">
</dataflow>
<dataflow id="3886" from="sliding_window_buffer_samples_timestamp_V_0_0" to="sliding_window_buffer_samples_timestamp_V_0_0_addr" fromId="1809" toId="959">
</dataflow>
<dataflow id="3887" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_0_0_addr" fromId="2342" toId="959">
</dataflow>
<dataflow id="3888" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_0_0_addr" fromId="934" toId="959">
</dataflow>
<dataflow id="3889" from="sample_period_samples_0_timestamp_V_load" to="store_ln54" fromId="459" toId="960">
</dataflow>
<dataflow id="3890" from="sliding_window_buffer_samples_timestamp_V_0_0_addr" to="store_ln54" fromId="959" toId="960">
</dataflow>
<dataflow id="3891" from="sliding_window_buffer_samples_timestamp_V_0_1" to="sliding_window_buffer_samples_timestamp_V_0_1_addr" fromId="1810" toId="961">
</dataflow>
<dataflow id="3892" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_0_1_addr" fromId="2342" toId="961">
</dataflow>
<dataflow id="3893" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_0_1_addr" fromId="934" toId="961">
</dataflow>
<dataflow id="3894" from="sample_period_samples_1_timestamp_V_load" to="store_ln54" fromId="460" toId="962">
</dataflow>
<dataflow id="3895" from="sliding_window_buffer_samples_timestamp_V_0_1_addr" to="store_ln54" fromId="961" toId="962">
</dataflow>
<dataflow id="3896" from="sliding_window_buffer_samples_timestamp_V_0_2" to="sliding_window_buffer_samples_timestamp_V_0_2_addr" fromId="1811" toId="963">
</dataflow>
<dataflow id="3897" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_0_2_addr" fromId="2342" toId="963">
</dataflow>
<dataflow id="3898" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_0_2_addr" fromId="934" toId="963">
</dataflow>
<dataflow id="3899" from="sample_period_samples_2_timestamp_V_load" to="store_ln54" fromId="461" toId="964">
</dataflow>
<dataflow id="3900" from="sliding_window_buffer_samples_timestamp_V_0_2_addr" to="store_ln54" fromId="963" toId="964">
</dataflow>
<dataflow id="3901" from="sliding_window_buffer_samples_timestamp_V_0_3" to="sliding_window_buffer_samples_timestamp_V_0_3_addr" fromId="1812" toId="965">
</dataflow>
<dataflow id="3902" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_0_3_addr" fromId="2342" toId="965">
</dataflow>
<dataflow id="3903" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_0_3_addr" fromId="934" toId="965">
</dataflow>
<dataflow id="3904" from="sample_period_samples_3_timestamp_V_load" to="store_ln54" fromId="462" toId="966">
</dataflow>
<dataflow id="3905" from="sliding_window_buffer_samples_timestamp_V_0_3_addr" to="store_ln54" fromId="965" toId="966">
</dataflow>
<dataflow id="3906" from="sliding_window_buffer_samples_timestamp_V_0_4" to="sliding_window_buffer_samples_timestamp_V_0_4_addr" fromId="1813" toId="967">
</dataflow>
<dataflow id="3907" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_0_4_addr" fromId="2342" toId="967">
</dataflow>
<dataflow id="3908" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_0_4_addr" fromId="934" toId="967">
</dataflow>
<dataflow id="3909" from="sample_period_samples_4_timestamp_V_load" to="store_ln54" fromId="463" toId="968">
</dataflow>
<dataflow id="3910" from="sliding_window_buffer_samples_timestamp_V_0_4_addr" to="store_ln54" fromId="967" toId="968">
</dataflow>
<dataflow id="3911" from="sliding_window_buffer_samples_timestamp_V_0_5" to="sliding_window_buffer_samples_timestamp_V_0_5_addr" fromId="1814" toId="969">
</dataflow>
<dataflow id="3912" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_0_5_addr" fromId="2342" toId="969">
</dataflow>
<dataflow id="3913" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_0_5_addr" fromId="934" toId="969">
</dataflow>
<dataflow id="3914" from="sample_period_samples_5_timestamp_V_load" to="store_ln54" fromId="464" toId="970">
</dataflow>
<dataflow id="3915" from="sliding_window_buffer_samples_timestamp_V_0_5_addr" to="store_ln54" fromId="969" toId="970">
</dataflow>
<dataflow id="3916" from="sliding_window_buffer_samples_timestamp_V_0_6" to="sliding_window_buffer_samples_timestamp_V_0_6_addr" fromId="1815" toId="971">
</dataflow>
<dataflow id="3917" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_0_6_addr" fromId="2342" toId="971">
</dataflow>
<dataflow id="3918" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_0_6_addr" fromId="934" toId="971">
</dataflow>
<dataflow id="3919" from="sample_period_samples_6_timestamp_V_load" to="store_ln54" fromId="465" toId="972">
</dataflow>
<dataflow id="3920" from="sliding_window_buffer_samples_timestamp_V_0_6_addr" to="store_ln54" fromId="971" toId="972">
</dataflow>
<dataflow id="3921" from="sliding_window_buffer_samples_timestamp_V_0_7" to="sliding_window_buffer_samples_timestamp_V_0_7_addr" fromId="1816" toId="973">
</dataflow>
<dataflow id="3922" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_0_7_addr" fromId="2342" toId="973">
</dataflow>
<dataflow id="3923" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_0_7_addr" fromId="934" toId="973">
</dataflow>
<dataflow id="3924" from="sample_period_samples_7_timestamp_V_load" to="store_ln54" fromId="466" toId="974">
</dataflow>
<dataflow id="3925" from="sliding_window_buffer_samples_timestamp_V_0_7_addr" to="store_ln54" fromId="973" toId="974">
</dataflow>
<dataflow id="3926" from="sliding_window_buffer_samples_timestamp_V_0_8" to="sliding_window_buffer_samples_timestamp_V_0_8_addr" fromId="1817" toId="975">
</dataflow>
<dataflow id="3927" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_0_8_addr" fromId="2342" toId="975">
</dataflow>
<dataflow id="3928" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_0_8_addr" fromId="934" toId="975">
</dataflow>
<dataflow id="3929" from="sample_period_samples_8_timestamp_V_load" to="store_ln54" fromId="467" toId="976">
</dataflow>
<dataflow id="3930" from="sliding_window_buffer_samples_timestamp_V_0_8_addr" to="store_ln54" fromId="975" toId="976">
</dataflow>
<dataflow id="3931" from="sliding_window_buffer_samples_timestamp_V_0_9" to="sliding_window_buffer_samples_timestamp_V_0_9_addr" fromId="1818" toId="977">
</dataflow>
<dataflow id="3932" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_0_9_addr" fromId="2342" toId="977">
</dataflow>
<dataflow id="3933" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_0_9_addr" fromId="934" toId="977">
</dataflow>
<dataflow id="3934" from="sample_period_samples_9_timestamp_V_load" to="store_ln54" fromId="468" toId="978">
</dataflow>
<dataflow id="3935" from="sliding_window_buffer_samples_timestamp_V_0_9_addr" to="store_ln54" fromId="977" toId="978">
</dataflow>
<dataflow id="3936" from="sliding_window_buffer_samples_timestamp_V_0_10" to="sliding_window_buffer_samples_timestamp_V_0_10_addr" fromId="1819" toId="979">
</dataflow>
<dataflow id="3937" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_0_10_addr" fromId="2342" toId="979">
</dataflow>
<dataflow id="3938" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_0_10_addr" fromId="934" toId="979">
</dataflow>
<dataflow id="3939" from="sample_period_samples_10_timestamp_V_load" to="store_ln54" fromId="469" toId="980">
</dataflow>
<dataflow id="3940" from="sliding_window_buffer_samples_timestamp_V_0_10_addr" to="store_ln54" fromId="979" toId="980">
</dataflow>
<dataflow id="3941" from="sliding_window_buffer_samples_timestamp_V_0_11" to="sliding_window_buffer_samples_timestamp_V_0_11_addr" fromId="1820" toId="981">
</dataflow>
<dataflow id="3942" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_0_11_addr" fromId="2342" toId="981">
</dataflow>
<dataflow id="3943" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_0_11_addr" fromId="934" toId="981">
</dataflow>
<dataflow id="3944" from="sample_period_samples_11_timestamp_V_load" to="store_ln54" fromId="470" toId="982">
</dataflow>
<dataflow id="3945" from="sliding_window_buffer_samples_timestamp_V_0_11_addr" to="store_ln54" fromId="981" toId="982">
</dataflow>
<dataflow id="3946" from="sliding_window_buffer_samples_sample_V_1_0" to="sliding_window_buffer_samples_sample_V_1_0_addr" fromId="1821" toId="983">
</dataflow>
<dataflow id="3947" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_1_0_addr" fromId="2342" toId="983">
</dataflow>
<dataflow id="3948" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_1_0_addr" fromId="934" toId="983">
</dataflow>
<dataflow id="3949" from="sample_period_samples_0_sample_V_load_1" to="store_ln54" fromId="471" toId="984">
</dataflow>
<dataflow id="3950" from="sliding_window_buffer_samples_sample_V_1_0_addr" to="store_ln54" fromId="983" toId="984">
</dataflow>
<dataflow id="3951" from="sliding_window_buffer_samples_sample_V_1_1" to="sliding_window_buffer_samples_sample_V_1_1_addr" fromId="1822" toId="985">
</dataflow>
<dataflow id="3952" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_1_1_addr" fromId="2342" toId="985">
</dataflow>
<dataflow id="3953" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_1_1_addr" fromId="934" toId="985">
</dataflow>
<dataflow id="3954" from="sample_period_samples_1_sample_V_load_1" to="store_ln54" fromId="472" toId="986">
</dataflow>
<dataflow id="3955" from="sliding_window_buffer_samples_sample_V_1_1_addr" to="store_ln54" fromId="985" toId="986">
</dataflow>
<dataflow id="3956" from="sliding_window_buffer_samples_sample_V_1_2" to="sliding_window_buffer_samples_sample_V_1_2_addr" fromId="1823" toId="987">
</dataflow>
<dataflow id="3957" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_1_2_addr" fromId="2342" toId="987">
</dataflow>
<dataflow id="3958" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_1_2_addr" fromId="934" toId="987">
</dataflow>
<dataflow id="3959" from="sample_period_samples_2_sample_V_load_1" to="store_ln54" fromId="473" toId="988">
</dataflow>
<dataflow id="3960" from="sliding_window_buffer_samples_sample_V_1_2_addr" to="store_ln54" fromId="987" toId="988">
</dataflow>
<dataflow id="3961" from="sliding_window_buffer_samples_sample_V_1_3" to="sliding_window_buffer_samples_sample_V_1_3_addr" fromId="1824" toId="989">
</dataflow>
<dataflow id="3962" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_1_3_addr" fromId="2342" toId="989">
</dataflow>
<dataflow id="3963" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_1_3_addr" fromId="934" toId="989">
</dataflow>
<dataflow id="3964" from="sample_period_samples_3_sample_V_load_1" to="store_ln54" fromId="474" toId="990">
</dataflow>
<dataflow id="3965" from="sliding_window_buffer_samples_sample_V_1_3_addr" to="store_ln54" fromId="989" toId="990">
</dataflow>
<dataflow id="3966" from="sliding_window_buffer_samples_sample_V_1_4" to="sliding_window_buffer_samples_sample_V_1_4_addr" fromId="1825" toId="991">
</dataflow>
<dataflow id="3967" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_1_4_addr" fromId="2342" toId="991">
</dataflow>
<dataflow id="3968" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_1_4_addr" fromId="934" toId="991">
</dataflow>
<dataflow id="3969" from="sample_period_samples_4_sample_V_load_1" to="store_ln54" fromId="475" toId="992">
</dataflow>
<dataflow id="3970" from="sliding_window_buffer_samples_sample_V_1_4_addr" to="store_ln54" fromId="991" toId="992">
</dataflow>
<dataflow id="3971" from="sliding_window_buffer_samples_sample_V_1_5" to="sliding_window_buffer_samples_sample_V_1_5_addr" fromId="1826" toId="993">
</dataflow>
<dataflow id="3972" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_1_5_addr" fromId="2342" toId="993">
</dataflow>
<dataflow id="3973" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_1_5_addr" fromId="934" toId="993">
</dataflow>
<dataflow id="3974" from="sample_period_samples_5_sample_V_load_1" to="store_ln54" fromId="476" toId="994">
</dataflow>
<dataflow id="3975" from="sliding_window_buffer_samples_sample_V_1_5_addr" to="store_ln54" fromId="993" toId="994">
</dataflow>
<dataflow id="3976" from="sliding_window_buffer_samples_sample_V_1_6" to="sliding_window_buffer_samples_sample_V_1_6_addr" fromId="1827" toId="995">
</dataflow>
<dataflow id="3977" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_1_6_addr" fromId="2342" toId="995">
</dataflow>
<dataflow id="3978" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_1_6_addr" fromId="934" toId="995">
</dataflow>
<dataflow id="3979" from="sample_period_samples_6_sample_V_load_1" to="store_ln54" fromId="477" toId="996">
</dataflow>
<dataflow id="3980" from="sliding_window_buffer_samples_sample_V_1_6_addr" to="store_ln54" fromId="995" toId="996">
</dataflow>
<dataflow id="3981" from="sliding_window_buffer_samples_sample_V_1_7" to="sliding_window_buffer_samples_sample_V_1_7_addr" fromId="1828" toId="997">
</dataflow>
<dataflow id="3982" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_1_7_addr" fromId="2342" toId="997">
</dataflow>
<dataflow id="3983" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_1_7_addr" fromId="934" toId="997">
</dataflow>
<dataflow id="3984" from="sample_period_samples_7_sample_V_load_1" to="store_ln54" fromId="478" toId="998">
</dataflow>
<dataflow id="3985" from="sliding_window_buffer_samples_sample_V_1_7_addr" to="store_ln54" fromId="997" toId="998">
</dataflow>
<dataflow id="3986" from="sliding_window_buffer_samples_sample_V_1_8" to="sliding_window_buffer_samples_sample_V_1_8_addr" fromId="1829" toId="999">
</dataflow>
<dataflow id="3987" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_1_8_addr" fromId="2342" toId="999">
</dataflow>
<dataflow id="3988" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_1_8_addr" fromId="934" toId="999">
</dataflow>
<dataflow id="3989" from="sample_period_samples_8_sample_V_load_1" to="store_ln54" fromId="479" toId="1000">
</dataflow>
<dataflow id="3990" from="sliding_window_buffer_samples_sample_V_1_8_addr" to="store_ln54" fromId="999" toId="1000">
</dataflow>
<dataflow id="3991" from="sliding_window_buffer_samples_sample_V_1_9" to="sliding_window_buffer_samples_sample_V_1_9_addr" fromId="1830" toId="1001">
</dataflow>
<dataflow id="3992" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_1_9_addr" fromId="2342" toId="1001">
</dataflow>
<dataflow id="3993" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_1_9_addr" fromId="934" toId="1001">
</dataflow>
<dataflow id="3994" from="sample_period_samples_9_sample_V_load_1" to="store_ln54" fromId="480" toId="1002">
</dataflow>
<dataflow id="3995" from="sliding_window_buffer_samples_sample_V_1_9_addr" to="store_ln54" fromId="1001" toId="1002">
</dataflow>
<dataflow id="3996" from="sliding_window_buffer_samples_sample_V_1_10" to="sliding_window_buffer_samples_sample_V_1_10_addr" fromId="1831" toId="1003">
</dataflow>
<dataflow id="3997" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_1_10_addr" fromId="2342" toId="1003">
</dataflow>
<dataflow id="3998" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_1_10_addr" fromId="934" toId="1003">
</dataflow>
<dataflow id="3999" from="sample_period_samples_10_sample_V_load_1" to="store_ln54" fromId="481" toId="1004">
</dataflow>
<dataflow id="4000" from="sliding_window_buffer_samples_sample_V_1_10_addr" to="store_ln54" fromId="1003" toId="1004">
</dataflow>
<dataflow id="4001" from="sliding_window_buffer_samples_sample_V_1_11" to="sliding_window_buffer_samples_sample_V_1_11_addr" fromId="1832" toId="1005">
</dataflow>
<dataflow id="4002" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_1_11_addr" fromId="2342" toId="1005">
</dataflow>
<dataflow id="4003" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_1_11_addr" fromId="934" toId="1005">
</dataflow>
<dataflow id="4004" from="sample_period_samples_11_sample_V_load_1" to="store_ln54" fromId="482" toId="1006">
</dataflow>
<dataflow id="4005" from="sliding_window_buffer_samples_sample_V_1_11_addr" to="store_ln54" fromId="1005" toId="1006">
</dataflow>
<dataflow id="4006" from="sliding_window_buffer_samples_timestamp_V_1_0" to="sliding_window_buffer_samples_timestamp_V_1_0_addr" fromId="1833" toId="1007">
</dataflow>
<dataflow id="4007" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_1_0_addr" fromId="2342" toId="1007">
</dataflow>
<dataflow id="4008" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_1_0_addr" fromId="934" toId="1007">
</dataflow>
<dataflow id="4009" from="sample_period_samples_0_timestamp_V_load_1" to="store_ln54" fromId="483" toId="1008">
</dataflow>
<dataflow id="4010" from="sliding_window_buffer_samples_timestamp_V_1_0_addr" to="store_ln54" fromId="1007" toId="1008">
</dataflow>
<dataflow id="4011" from="sliding_window_buffer_samples_timestamp_V_1_1" to="sliding_window_buffer_samples_timestamp_V_1_1_addr" fromId="1834" toId="1009">
</dataflow>
<dataflow id="4012" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_1_1_addr" fromId="2342" toId="1009">
</dataflow>
<dataflow id="4013" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_1_1_addr" fromId="934" toId="1009">
</dataflow>
<dataflow id="4014" from="sample_period_samples_1_timestamp_V_load_1" to="store_ln54" fromId="484" toId="1010">
</dataflow>
<dataflow id="4015" from="sliding_window_buffer_samples_timestamp_V_1_1_addr" to="store_ln54" fromId="1009" toId="1010">
</dataflow>
<dataflow id="4016" from="sliding_window_buffer_samples_timestamp_V_1_2" to="sliding_window_buffer_samples_timestamp_V_1_2_addr" fromId="1835" toId="1011">
</dataflow>
<dataflow id="4017" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_1_2_addr" fromId="2342" toId="1011">
</dataflow>
<dataflow id="4018" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_1_2_addr" fromId="934" toId="1011">
</dataflow>
<dataflow id="4019" from="sample_period_samples_2_timestamp_V_load_1" to="store_ln54" fromId="485" toId="1012">
</dataflow>
<dataflow id="4020" from="sliding_window_buffer_samples_timestamp_V_1_2_addr" to="store_ln54" fromId="1011" toId="1012">
</dataflow>
<dataflow id="4021" from="sliding_window_buffer_samples_timestamp_V_1_3" to="sliding_window_buffer_samples_timestamp_V_1_3_addr" fromId="1836" toId="1013">
</dataflow>
<dataflow id="4022" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_1_3_addr" fromId="2342" toId="1013">
</dataflow>
<dataflow id="4023" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_1_3_addr" fromId="934" toId="1013">
</dataflow>
<dataflow id="4024" from="sample_period_samples_3_timestamp_V_load_1" to="store_ln54" fromId="486" toId="1014">
</dataflow>
<dataflow id="4025" from="sliding_window_buffer_samples_timestamp_V_1_3_addr" to="store_ln54" fromId="1013" toId="1014">
</dataflow>
<dataflow id="4026" from="sliding_window_buffer_samples_timestamp_V_1_4" to="sliding_window_buffer_samples_timestamp_V_1_4_addr" fromId="1837" toId="1015">
</dataflow>
<dataflow id="4027" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_1_4_addr" fromId="2342" toId="1015">
</dataflow>
<dataflow id="4028" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_1_4_addr" fromId="934" toId="1015">
</dataflow>
<dataflow id="4029" from="sample_period_samples_4_timestamp_V_load_1" to="store_ln54" fromId="487" toId="1016">
</dataflow>
<dataflow id="4030" from="sliding_window_buffer_samples_timestamp_V_1_4_addr" to="store_ln54" fromId="1015" toId="1016">
</dataflow>
<dataflow id="4031" from="sliding_window_buffer_samples_timestamp_V_1_5" to="sliding_window_buffer_samples_timestamp_V_1_5_addr" fromId="1838" toId="1017">
</dataflow>
<dataflow id="4032" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_1_5_addr" fromId="2342" toId="1017">
</dataflow>
<dataflow id="4033" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_1_5_addr" fromId="934" toId="1017">
</dataflow>
<dataflow id="4034" from="sample_period_samples_5_timestamp_V_load_1" to="store_ln54" fromId="488" toId="1018">
</dataflow>
<dataflow id="4035" from="sliding_window_buffer_samples_timestamp_V_1_5_addr" to="store_ln54" fromId="1017" toId="1018">
</dataflow>
<dataflow id="4036" from="sliding_window_buffer_samples_timestamp_V_1_6" to="sliding_window_buffer_samples_timestamp_V_1_6_addr" fromId="1839" toId="1019">
</dataflow>
<dataflow id="4037" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_1_6_addr" fromId="2342" toId="1019">
</dataflow>
<dataflow id="4038" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_1_6_addr" fromId="934" toId="1019">
</dataflow>
<dataflow id="4039" from="sample_period_samples_6_timestamp_V_load_1" to="store_ln54" fromId="489" toId="1020">
</dataflow>
<dataflow id="4040" from="sliding_window_buffer_samples_timestamp_V_1_6_addr" to="store_ln54" fromId="1019" toId="1020">
</dataflow>
<dataflow id="4041" from="sliding_window_buffer_samples_timestamp_V_1_7" to="sliding_window_buffer_samples_timestamp_V_1_7_addr" fromId="1840" toId="1021">
</dataflow>
<dataflow id="4042" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_1_7_addr" fromId="2342" toId="1021">
</dataflow>
<dataflow id="4043" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_1_7_addr" fromId="934" toId="1021">
</dataflow>
<dataflow id="4044" from="sample_period_samples_7_timestamp_V_load_1" to="store_ln54" fromId="490" toId="1022">
</dataflow>
<dataflow id="4045" from="sliding_window_buffer_samples_timestamp_V_1_7_addr" to="store_ln54" fromId="1021" toId="1022">
</dataflow>
<dataflow id="4046" from="sliding_window_buffer_samples_timestamp_V_1_8" to="sliding_window_buffer_samples_timestamp_V_1_8_addr" fromId="1841" toId="1023">
</dataflow>
<dataflow id="4047" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_1_8_addr" fromId="2342" toId="1023">
</dataflow>
<dataflow id="4048" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_1_8_addr" fromId="934" toId="1023">
</dataflow>
<dataflow id="4049" from="sample_period_samples_8_timestamp_V_load_1" to="store_ln54" fromId="491" toId="1024">
</dataflow>
<dataflow id="4050" from="sliding_window_buffer_samples_timestamp_V_1_8_addr" to="store_ln54" fromId="1023" toId="1024">
</dataflow>
<dataflow id="4051" from="sliding_window_buffer_samples_timestamp_V_1_9" to="sliding_window_buffer_samples_timestamp_V_1_9_addr" fromId="1842" toId="1025">
</dataflow>
<dataflow id="4052" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_1_9_addr" fromId="2342" toId="1025">
</dataflow>
<dataflow id="4053" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_1_9_addr" fromId="934" toId="1025">
</dataflow>
<dataflow id="4054" from="sample_period_samples_9_timestamp_V_load_1" to="store_ln54" fromId="492" toId="1026">
</dataflow>
<dataflow id="4055" from="sliding_window_buffer_samples_timestamp_V_1_9_addr" to="store_ln54" fromId="1025" toId="1026">
</dataflow>
<dataflow id="4056" from="sliding_window_buffer_samples_timestamp_V_1_10" to="sliding_window_buffer_samples_timestamp_V_1_10_addr" fromId="1843" toId="1027">
</dataflow>
<dataflow id="4057" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_1_10_addr" fromId="2342" toId="1027">
</dataflow>
<dataflow id="4058" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_1_10_addr" fromId="934" toId="1027">
</dataflow>
<dataflow id="4059" from="sample_period_samples_10_timestamp_V_load_1" to="store_ln54" fromId="493" toId="1028">
</dataflow>
<dataflow id="4060" from="sliding_window_buffer_samples_timestamp_V_1_10_addr" to="store_ln54" fromId="1027" toId="1028">
</dataflow>
<dataflow id="4061" from="sliding_window_buffer_samples_timestamp_V_1_11" to="sliding_window_buffer_samples_timestamp_V_1_11_addr" fromId="1844" toId="1029">
</dataflow>
<dataflow id="4062" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_1_11_addr" fromId="2342" toId="1029">
</dataflow>
<dataflow id="4063" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_1_11_addr" fromId="934" toId="1029">
</dataflow>
<dataflow id="4064" from="sample_period_samples_11_timestamp_V_load_1" to="store_ln54" fromId="494" toId="1030">
</dataflow>
<dataflow id="4065" from="sliding_window_buffer_samples_timestamp_V_1_11_addr" to="store_ln54" fromId="1029" toId="1030">
</dataflow>
<dataflow id="4066" from="sliding_window_buffer_samples_sample_V_2_0" to="sliding_window_buffer_samples_sample_V_2_0_addr" fromId="1845" toId="1031">
</dataflow>
<dataflow id="4067" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_2_0_addr" fromId="2342" toId="1031">
</dataflow>
<dataflow id="4068" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_2_0_addr" fromId="934" toId="1031">
</dataflow>
<dataflow id="4069" from="sample_period_samples_0_sample_V_load_2" to="store_ln54" fromId="591" toId="1032">
</dataflow>
<dataflow id="4070" from="sliding_window_buffer_samples_sample_V_2_0_addr" to="store_ln54" fromId="1031" toId="1032">
</dataflow>
<dataflow id="4071" from="sliding_window_buffer_samples_sample_V_2_1" to="sliding_window_buffer_samples_sample_V_2_1_addr" fromId="1846" toId="1033">
</dataflow>
<dataflow id="4072" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_2_1_addr" fromId="2342" toId="1033">
</dataflow>
<dataflow id="4073" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_2_1_addr" fromId="934" toId="1033">
</dataflow>
<dataflow id="4074" from="sample_period_samples_1_sample_V_load_2" to="store_ln54" fromId="592" toId="1034">
</dataflow>
<dataflow id="4075" from="sliding_window_buffer_samples_sample_V_2_1_addr" to="store_ln54" fromId="1033" toId="1034">
</dataflow>
<dataflow id="4076" from="sliding_window_buffer_samples_sample_V_2_2" to="sliding_window_buffer_samples_sample_V_2_2_addr" fromId="1847" toId="1035">
</dataflow>
<dataflow id="4077" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_2_2_addr" fromId="2342" toId="1035">
</dataflow>
<dataflow id="4078" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_2_2_addr" fromId="934" toId="1035">
</dataflow>
<dataflow id="4079" from="sample_period_samples_2_sample_V_load_2" to="store_ln54" fromId="593" toId="1036">
</dataflow>
<dataflow id="4080" from="sliding_window_buffer_samples_sample_V_2_2_addr" to="store_ln54" fromId="1035" toId="1036">
</dataflow>
<dataflow id="4081" from="sliding_window_buffer_samples_sample_V_2_3" to="sliding_window_buffer_samples_sample_V_2_3_addr" fromId="1848" toId="1037">
</dataflow>
<dataflow id="4082" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_2_3_addr" fromId="2342" toId="1037">
</dataflow>
<dataflow id="4083" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_2_3_addr" fromId="934" toId="1037">
</dataflow>
<dataflow id="4084" from="sample_period_samples_3_sample_V_load_2" to="store_ln54" fromId="594" toId="1038">
</dataflow>
<dataflow id="4085" from="sliding_window_buffer_samples_sample_V_2_3_addr" to="store_ln54" fromId="1037" toId="1038">
</dataflow>
<dataflow id="4086" from="sliding_window_buffer_samples_sample_V_2_4" to="sliding_window_buffer_samples_sample_V_2_4_addr" fromId="1849" toId="1039">
</dataflow>
<dataflow id="4087" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_2_4_addr" fromId="2342" toId="1039">
</dataflow>
<dataflow id="4088" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_2_4_addr" fromId="934" toId="1039">
</dataflow>
<dataflow id="4089" from="sample_period_samples_4_sample_V_load_2" to="store_ln54" fromId="595" toId="1040">
</dataflow>
<dataflow id="4090" from="sliding_window_buffer_samples_sample_V_2_4_addr" to="store_ln54" fromId="1039" toId="1040">
</dataflow>
<dataflow id="4091" from="sliding_window_buffer_samples_sample_V_2_5" to="sliding_window_buffer_samples_sample_V_2_5_addr" fromId="1850" toId="1041">
</dataflow>
<dataflow id="4092" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_2_5_addr" fromId="2342" toId="1041">
</dataflow>
<dataflow id="4093" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_2_5_addr" fromId="934" toId="1041">
</dataflow>
<dataflow id="4094" from="sample_period_samples_5_sample_V_load_2" to="store_ln54" fromId="596" toId="1042">
</dataflow>
<dataflow id="4095" from="sliding_window_buffer_samples_sample_V_2_5_addr" to="store_ln54" fromId="1041" toId="1042">
</dataflow>
<dataflow id="4096" from="sliding_window_buffer_samples_sample_V_2_6" to="sliding_window_buffer_samples_sample_V_2_6_addr" fromId="1851" toId="1043">
</dataflow>
<dataflow id="4097" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_2_6_addr" fromId="2342" toId="1043">
</dataflow>
<dataflow id="4098" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_2_6_addr" fromId="934" toId="1043">
</dataflow>
<dataflow id="4099" from="sample_period_samples_6_sample_V_load_2" to="store_ln54" fromId="597" toId="1044">
</dataflow>
<dataflow id="4100" from="sliding_window_buffer_samples_sample_V_2_6_addr" to="store_ln54" fromId="1043" toId="1044">
</dataflow>
<dataflow id="4101" from="sliding_window_buffer_samples_sample_V_2_7" to="sliding_window_buffer_samples_sample_V_2_7_addr" fromId="1852" toId="1045">
</dataflow>
<dataflow id="4102" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_2_7_addr" fromId="2342" toId="1045">
</dataflow>
<dataflow id="4103" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_2_7_addr" fromId="934" toId="1045">
</dataflow>
<dataflow id="4104" from="sample_period_samples_7_sample_V_load_2" to="store_ln54" fromId="598" toId="1046">
</dataflow>
<dataflow id="4105" from="sliding_window_buffer_samples_sample_V_2_7_addr" to="store_ln54" fromId="1045" toId="1046">
</dataflow>
<dataflow id="4106" from="sliding_window_buffer_samples_sample_V_2_8" to="sliding_window_buffer_samples_sample_V_2_8_addr" fromId="1853" toId="1047">
</dataflow>
<dataflow id="4107" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_2_8_addr" fromId="2342" toId="1047">
</dataflow>
<dataflow id="4108" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_2_8_addr" fromId="934" toId="1047">
</dataflow>
<dataflow id="4109" from="sample_period_samples_8_sample_V_load_2" to="store_ln54" fromId="599" toId="1048">
</dataflow>
<dataflow id="4110" from="sliding_window_buffer_samples_sample_V_2_8_addr" to="store_ln54" fromId="1047" toId="1048">
</dataflow>
<dataflow id="4111" from="sliding_window_buffer_samples_sample_V_2_9" to="sliding_window_buffer_samples_sample_V_2_9_addr" fromId="1854" toId="1049">
</dataflow>
<dataflow id="4112" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_2_9_addr" fromId="2342" toId="1049">
</dataflow>
<dataflow id="4113" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_2_9_addr" fromId="934" toId="1049">
</dataflow>
<dataflow id="4114" from="sample_period_samples_9_sample_V_load_2" to="store_ln54" fromId="600" toId="1050">
</dataflow>
<dataflow id="4115" from="sliding_window_buffer_samples_sample_V_2_9_addr" to="store_ln54" fromId="1049" toId="1050">
</dataflow>
<dataflow id="4116" from="sliding_window_buffer_samples_sample_V_2_10" to="sliding_window_buffer_samples_sample_V_2_10_addr" fromId="1855" toId="1051">
</dataflow>
<dataflow id="4117" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_2_10_addr" fromId="2342" toId="1051">
</dataflow>
<dataflow id="4118" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_2_10_addr" fromId="934" toId="1051">
</dataflow>
<dataflow id="4119" from="sample_period_samples_10_sample_V_load_2" to="store_ln54" fromId="601" toId="1052">
</dataflow>
<dataflow id="4120" from="sliding_window_buffer_samples_sample_V_2_10_addr" to="store_ln54" fromId="1051" toId="1052">
</dataflow>
<dataflow id="4121" from="sliding_window_buffer_samples_sample_V_2_11" to="sliding_window_buffer_samples_sample_V_2_11_addr" fromId="1856" toId="1053">
</dataflow>
<dataflow id="4122" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_2_11_addr" fromId="2342" toId="1053">
</dataflow>
<dataflow id="4123" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_2_11_addr" fromId="934" toId="1053">
</dataflow>
<dataflow id="4124" from="sample_period_samples_11_sample_V_load_2" to="store_ln54" fromId="602" toId="1054">
</dataflow>
<dataflow id="4125" from="sliding_window_buffer_samples_sample_V_2_11_addr" to="store_ln54" fromId="1053" toId="1054">
</dataflow>
<dataflow id="4126" from="sliding_window_buffer_samples_timestamp_V_2_0" to="sliding_window_buffer_samples_timestamp_V_2_0_addr" fromId="1857" toId="1055">
</dataflow>
<dataflow id="4127" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_2_0_addr" fromId="2342" toId="1055">
</dataflow>
<dataflow id="4128" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_2_0_addr" fromId="934" toId="1055">
</dataflow>
<dataflow id="4129" from="sample_period_samples_0_timestamp_V_load_2" to="store_ln54" fromId="603" toId="1056">
</dataflow>
<dataflow id="4130" from="sliding_window_buffer_samples_timestamp_V_2_0_addr" to="store_ln54" fromId="1055" toId="1056">
</dataflow>
<dataflow id="4131" from="sliding_window_buffer_samples_timestamp_V_2_1" to="sliding_window_buffer_samples_timestamp_V_2_1_addr" fromId="1858" toId="1057">
</dataflow>
<dataflow id="4132" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_2_1_addr" fromId="2342" toId="1057">
</dataflow>
<dataflow id="4133" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_2_1_addr" fromId="934" toId="1057">
</dataflow>
<dataflow id="4134" from="sample_period_samples_1_timestamp_V_load_2" to="store_ln54" fromId="604" toId="1058">
</dataflow>
<dataflow id="4135" from="sliding_window_buffer_samples_timestamp_V_2_1_addr" to="store_ln54" fromId="1057" toId="1058">
</dataflow>
<dataflow id="4136" from="sliding_window_buffer_samples_timestamp_V_2_2" to="sliding_window_buffer_samples_timestamp_V_2_2_addr" fromId="1859" toId="1059">
</dataflow>
<dataflow id="4137" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_2_2_addr" fromId="2342" toId="1059">
</dataflow>
<dataflow id="4138" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_2_2_addr" fromId="934" toId="1059">
</dataflow>
<dataflow id="4139" from="sample_period_samples_2_timestamp_V_load_2" to="store_ln54" fromId="605" toId="1060">
</dataflow>
<dataflow id="4140" from="sliding_window_buffer_samples_timestamp_V_2_2_addr" to="store_ln54" fromId="1059" toId="1060">
</dataflow>
<dataflow id="4141" from="sliding_window_buffer_samples_timestamp_V_2_3" to="sliding_window_buffer_samples_timestamp_V_2_3_addr" fromId="1860" toId="1061">
</dataflow>
<dataflow id="4142" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_2_3_addr" fromId="2342" toId="1061">
</dataflow>
<dataflow id="4143" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_2_3_addr" fromId="934" toId="1061">
</dataflow>
<dataflow id="4144" from="sample_period_samples_3_timestamp_V_load_2" to="store_ln54" fromId="606" toId="1062">
</dataflow>
<dataflow id="4145" from="sliding_window_buffer_samples_timestamp_V_2_3_addr" to="store_ln54" fromId="1061" toId="1062">
</dataflow>
<dataflow id="4146" from="sliding_window_buffer_samples_timestamp_V_2_4" to="sliding_window_buffer_samples_timestamp_V_2_4_addr" fromId="1861" toId="1063">
</dataflow>
<dataflow id="4147" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_2_4_addr" fromId="2342" toId="1063">
</dataflow>
<dataflow id="4148" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_2_4_addr" fromId="934" toId="1063">
</dataflow>
<dataflow id="4149" from="sample_period_samples_4_timestamp_V_load_2" to="store_ln54" fromId="607" toId="1064">
</dataflow>
<dataflow id="4150" from="sliding_window_buffer_samples_timestamp_V_2_4_addr" to="store_ln54" fromId="1063" toId="1064">
</dataflow>
<dataflow id="4151" from="sliding_window_buffer_samples_timestamp_V_2_5" to="sliding_window_buffer_samples_timestamp_V_2_5_addr" fromId="1862" toId="1065">
</dataflow>
<dataflow id="4152" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_2_5_addr" fromId="2342" toId="1065">
</dataflow>
<dataflow id="4153" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_2_5_addr" fromId="934" toId="1065">
</dataflow>
<dataflow id="4154" from="sample_period_samples_5_timestamp_V_load_2" to="store_ln54" fromId="608" toId="1066">
</dataflow>
<dataflow id="4155" from="sliding_window_buffer_samples_timestamp_V_2_5_addr" to="store_ln54" fromId="1065" toId="1066">
</dataflow>
<dataflow id="4156" from="sliding_window_buffer_samples_timestamp_V_2_6" to="sliding_window_buffer_samples_timestamp_V_2_6_addr" fromId="1863" toId="1067">
</dataflow>
<dataflow id="4157" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_2_6_addr" fromId="2342" toId="1067">
</dataflow>
<dataflow id="4158" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_2_6_addr" fromId="934" toId="1067">
</dataflow>
<dataflow id="4159" from="sample_period_samples_6_timestamp_V_load_2" to="store_ln54" fromId="609" toId="1068">
</dataflow>
<dataflow id="4160" from="sliding_window_buffer_samples_timestamp_V_2_6_addr" to="store_ln54" fromId="1067" toId="1068">
</dataflow>
<dataflow id="4161" from="sliding_window_buffer_samples_timestamp_V_2_7" to="sliding_window_buffer_samples_timestamp_V_2_7_addr" fromId="1864" toId="1069">
</dataflow>
<dataflow id="4162" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_2_7_addr" fromId="2342" toId="1069">
</dataflow>
<dataflow id="4163" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_2_7_addr" fromId="934" toId="1069">
</dataflow>
<dataflow id="4164" from="sample_period_samples_7_timestamp_V_load_2" to="store_ln54" fromId="610" toId="1070">
</dataflow>
<dataflow id="4165" from="sliding_window_buffer_samples_timestamp_V_2_7_addr" to="store_ln54" fromId="1069" toId="1070">
</dataflow>
<dataflow id="4166" from="sliding_window_buffer_samples_timestamp_V_2_8" to="sliding_window_buffer_samples_timestamp_V_2_8_addr" fromId="1865" toId="1071">
</dataflow>
<dataflow id="4167" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_2_8_addr" fromId="2342" toId="1071">
</dataflow>
<dataflow id="4168" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_2_8_addr" fromId="934" toId="1071">
</dataflow>
<dataflow id="4169" from="sample_period_samples_8_timestamp_V_load_2" to="store_ln54" fromId="611" toId="1072">
</dataflow>
<dataflow id="4170" from="sliding_window_buffer_samples_timestamp_V_2_8_addr" to="store_ln54" fromId="1071" toId="1072">
</dataflow>
<dataflow id="4171" from="sliding_window_buffer_samples_timestamp_V_2_9" to="sliding_window_buffer_samples_timestamp_V_2_9_addr" fromId="1866" toId="1073">
</dataflow>
<dataflow id="4172" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_2_9_addr" fromId="2342" toId="1073">
</dataflow>
<dataflow id="4173" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_2_9_addr" fromId="934" toId="1073">
</dataflow>
<dataflow id="4174" from="sample_period_samples_9_timestamp_V_load_2" to="store_ln54" fromId="612" toId="1074">
</dataflow>
<dataflow id="4175" from="sliding_window_buffer_samples_timestamp_V_2_9_addr" to="store_ln54" fromId="1073" toId="1074">
</dataflow>
<dataflow id="4176" from="sliding_window_buffer_samples_timestamp_V_2_10" to="sliding_window_buffer_samples_timestamp_V_2_10_addr" fromId="1867" toId="1075">
</dataflow>
<dataflow id="4177" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_2_10_addr" fromId="2342" toId="1075">
</dataflow>
<dataflow id="4178" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_2_10_addr" fromId="934" toId="1075">
</dataflow>
<dataflow id="4179" from="sample_period_samples_10_timestamp_V_load_2" to="store_ln54" fromId="613" toId="1076">
</dataflow>
<dataflow id="4180" from="sliding_window_buffer_samples_timestamp_V_2_10_addr" to="store_ln54" fromId="1075" toId="1076">
</dataflow>
<dataflow id="4181" from="sliding_window_buffer_samples_timestamp_V_2_11" to="sliding_window_buffer_samples_timestamp_V_2_11_addr" fromId="1868" toId="1077">
</dataflow>
<dataflow id="4182" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_2_11_addr" fromId="2342" toId="1077">
</dataflow>
<dataflow id="4183" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_2_11_addr" fromId="934" toId="1077">
</dataflow>
<dataflow id="4184" from="sample_period_samples_11_timestamp_V_load_2" to="store_ln54" fromId="614" toId="1078">
</dataflow>
<dataflow id="4185" from="sliding_window_buffer_samples_timestamp_V_2_11_addr" to="store_ln54" fromId="1077" toId="1078">
</dataflow>
<dataflow id="4186" from="sliding_window_buffer_samples_sample_V_3_0" to="sliding_window_buffer_samples_sample_V_3_0_addr" fromId="1869" toId="1079">
</dataflow>
<dataflow id="4187" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_3_0_addr" fromId="2342" toId="1079">
</dataflow>
<dataflow id="4188" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_3_0_addr" fromId="934" toId="1079">
</dataflow>
<dataflow id="4189" from="sample_period_samples_0_sample_V_load_3" to="store_ln54" fromId="615" toId="1080">
</dataflow>
<dataflow id="4190" from="sliding_window_buffer_samples_sample_V_3_0_addr" to="store_ln54" fromId="1079" toId="1080">
</dataflow>
<dataflow id="4191" from="sliding_window_buffer_samples_sample_V_3_1" to="sliding_window_buffer_samples_sample_V_3_1_addr" fromId="1870" toId="1081">
</dataflow>
<dataflow id="4192" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_3_1_addr" fromId="2342" toId="1081">
</dataflow>
<dataflow id="4193" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_3_1_addr" fromId="934" toId="1081">
</dataflow>
<dataflow id="4194" from="sample_period_samples_1_sample_V_load_3" to="store_ln54" fromId="616" toId="1082">
</dataflow>
<dataflow id="4195" from="sliding_window_buffer_samples_sample_V_3_1_addr" to="store_ln54" fromId="1081" toId="1082">
</dataflow>
<dataflow id="4196" from="sliding_window_buffer_samples_sample_V_3_2" to="sliding_window_buffer_samples_sample_V_3_2_addr" fromId="1871" toId="1083">
</dataflow>
<dataflow id="4197" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_3_2_addr" fromId="2342" toId="1083">
</dataflow>
<dataflow id="4198" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_3_2_addr" fromId="934" toId="1083">
</dataflow>
<dataflow id="4199" from="sample_period_samples_2_sample_V_load_3" to="store_ln54" fromId="617" toId="1084">
</dataflow>
<dataflow id="4200" from="sliding_window_buffer_samples_sample_V_3_2_addr" to="store_ln54" fromId="1083" toId="1084">
</dataflow>
<dataflow id="4201" from="sliding_window_buffer_samples_sample_V_3_3" to="sliding_window_buffer_samples_sample_V_3_3_addr" fromId="1872" toId="1085">
</dataflow>
<dataflow id="4202" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_3_3_addr" fromId="2342" toId="1085">
</dataflow>
<dataflow id="4203" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_3_3_addr" fromId="934" toId="1085">
</dataflow>
<dataflow id="4204" from="sample_period_samples_3_sample_V_load_3" to="store_ln54" fromId="618" toId="1086">
</dataflow>
<dataflow id="4205" from="sliding_window_buffer_samples_sample_V_3_3_addr" to="store_ln54" fromId="1085" toId="1086">
</dataflow>
<dataflow id="4206" from="sliding_window_buffer_samples_sample_V_3_4" to="sliding_window_buffer_samples_sample_V_3_4_addr" fromId="1873" toId="1087">
</dataflow>
<dataflow id="4207" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_3_4_addr" fromId="2342" toId="1087">
</dataflow>
<dataflow id="4208" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_3_4_addr" fromId="934" toId="1087">
</dataflow>
<dataflow id="4209" from="sample_period_samples_4_sample_V_load_3" to="store_ln54" fromId="619" toId="1088">
</dataflow>
<dataflow id="4210" from="sliding_window_buffer_samples_sample_V_3_4_addr" to="store_ln54" fromId="1087" toId="1088">
</dataflow>
<dataflow id="4211" from="sliding_window_buffer_samples_sample_V_3_5" to="sliding_window_buffer_samples_sample_V_3_5_addr" fromId="1874" toId="1089">
</dataflow>
<dataflow id="4212" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_3_5_addr" fromId="2342" toId="1089">
</dataflow>
<dataflow id="4213" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_3_5_addr" fromId="934" toId="1089">
</dataflow>
<dataflow id="4214" from="sample_period_samples_5_sample_V_load_3" to="store_ln54" fromId="620" toId="1090">
</dataflow>
<dataflow id="4215" from="sliding_window_buffer_samples_sample_V_3_5_addr" to="store_ln54" fromId="1089" toId="1090">
</dataflow>
<dataflow id="4216" from="sliding_window_buffer_samples_sample_V_3_6" to="sliding_window_buffer_samples_sample_V_3_6_addr" fromId="1875" toId="1091">
</dataflow>
<dataflow id="4217" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_3_6_addr" fromId="2342" toId="1091">
</dataflow>
<dataflow id="4218" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_3_6_addr" fromId="934" toId="1091">
</dataflow>
<dataflow id="4219" from="sample_period_samples_6_sample_V_load_3" to="store_ln54" fromId="621" toId="1092">
</dataflow>
<dataflow id="4220" from="sliding_window_buffer_samples_sample_V_3_6_addr" to="store_ln54" fromId="1091" toId="1092">
</dataflow>
<dataflow id="4221" from="sliding_window_buffer_samples_sample_V_3_7" to="sliding_window_buffer_samples_sample_V_3_7_addr" fromId="1876" toId="1093">
</dataflow>
<dataflow id="4222" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_3_7_addr" fromId="2342" toId="1093">
</dataflow>
<dataflow id="4223" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_3_7_addr" fromId="934" toId="1093">
</dataflow>
<dataflow id="4224" from="sample_period_samples_7_sample_V_load_3" to="store_ln54" fromId="622" toId="1094">
</dataflow>
<dataflow id="4225" from="sliding_window_buffer_samples_sample_V_3_7_addr" to="store_ln54" fromId="1093" toId="1094">
</dataflow>
<dataflow id="4226" from="sliding_window_buffer_samples_sample_V_3_8" to="sliding_window_buffer_samples_sample_V_3_8_addr" fromId="1877" toId="1095">
</dataflow>
<dataflow id="4227" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_3_8_addr" fromId="2342" toId="1095">
</dataflow>
<dataflow id="4228" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_3_8_addr" fromId="934" toId="1095">
</dataflow>
<dataflow id="4229" from="sample_period_samples_8_sample_V_load_3" to="store_ln54" fromId="623" toId="1096">
</dataflow>
<dataflow id="4230" from="sliding_window_buffer_samples_sample_V_3_8_addr" to="store_ln54" fromId="1095" toId="1096">
</dataflow>
<dataflow id="4231" from="sliding_window_buffer_samples_sample_V_3_9" to="sliding_window_buffer_samples_sample_V_3_9_addr" fromId="1878" toId="1097">
</dataflow>
<dataflow id="4232" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_3_9_addr" fromId="2342" toId="1097">
</dataflow>
<dataflow id="4233" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_3_9_addr" fromId="934" toId="1097">
</dataflow>
<dataflow id="4234" from="sample_period_samples_9_sample_V_load_3" to="store_ln54" fromId="624" toId="1098">
</dataflow>
<dataflow id="4235" from="sliding_window_buffer_samples_sample_V_3_9_addr" to="store_ln54" fromId="1097" toId="1098">
</dataflow>
<dataflow id="4236" from="sliding_window_buffer_samples_sample_V_3_10" to="sliding_window_buffer_samples_sample_V_3_10_addr" fromId="1879" toId="1099">
</dataflow>
<dataflow id="4237" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_3_10_addr" fromId="2342" toId="1099">
</dataflow>
<dataflow id="4238" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_3_10_addr" fromId="934" toId="1099">
</dataflow>
<dataflow id="4239" from="sample_period_samples_10_sample_V_load_3" to="store_ln54" fromId="625" toId="1100">
</dataflow>
<dataflow id="4240" from="sliding_window_buffer_samples_sample_V_3_10_addr" to="store_ln54" fromId="1099" toId="1100">
</dataflow>
<dataflow id="4241" from="sliding_window_buffer_samples_sample_V_3_11" to="sliding_window_buffer_samples_sample_V_3_11_addr" fromId="1880" toId="1101">
</dataflow>
<dataflow id="4242" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_3_11_addr" fromId="2342" toId="1101">
</dataflow>
<dataflow id="4243" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_3_11_addr" fromId="934" toId="1101">
</dataflow>
<dataflow id="4244" from="sample_period_samples_11_sample_V_load_3" to="store_ln54" fromId="626" toId="1102">
</dataflow>
<dataflow id="4245" from="sliding_window_buffer_samples_sample_V_3_11_addr" to="store_ln54" fromId="1101" toId="1102">
</dataflow>
<dataflow id="4246" from="sliding_window_buffer_samples_timestamp_V_3_0" to="sliding_window_buffer_samples_timestamp_V_3_0_addr" fromId="1881" toId="1103">
</dataflow>
<dataflow id="4247" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_3_0_addr" fromId="2342" toId="1103">
</dataflow>
<dataflow id="4248" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_3_0_addr" fromId="934" toId="1103">
</dataflow>
<dataflow id="4249" from="sample_period_samples_0_timestamp_V_load_3" to="store_ln54" fromId="627" toId="1104">
</dataflow>
<dataflow id="4250" from="sliding_window_buffer_samples_timestamp_V_3_0_addr" to="store_ln54" fromId="1103" toId="1104">
</dataflow>
<dataflow id="4251" from="sliding_window_buffer_samples_timestamp_V_3_1" to="sliding_window_buffer_samples_timestamp_V_3_1_addr" fromId="1882" toId="1105">
</dataflow>
<dataflow id="4252" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_3_1_addr" fromId="2342" toId="1105">
</dataflow>
<dataflow id="4253" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_3_1_addr" fromId="934" toId="1105">
</dataflow>
<dataflow id="4254" from="sample_period_samples_1_timestamp_V_load_3" to="store_ln54" fromId="628" toId="1106">
</dataflow>
<dataflow id="4255" from="sliding_window_buffer_samples_timestamp_V_3_1_addr" to="store_ln54" fromId="1105" toId="1106">
</dataflow>
<dataflow id="4256" from="sliding_window_buffer_samples_timestamp_V_3_2" to="sliding_window_buffer_samples_timestamp_V_3_2_addr" fromId="1883" toId="1107">
</dataflow>
<dataflow id="4257" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_3_2_addr" fromId="2342" toId="1107">
</dataflow>
<dataflow id="4258" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_3_2_addr" fromId="934" toId="1107">
</dataflow>
<dataflow id="4259" from="sample_period_samples_2_timestamp_V_load_3" to="store_ln54" fromId="629" toId="1108">
</dataflow>
<dataflow id="4260" from="sliding_window_buffer_samples_timestamp_V_3_2_addr" to="store_ln54" fromId="1107" toId="1108">
</dataflow>
<dataflow id="4261" from="sliding_window_buffer_samples_timestamp_V_3_3" to="sliding_window_buffer_samples_timestamp_V_3_3_addr" fromId="1884" toId="1109">
</dataflow>
<dataflow id="4262" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_3_3_addr" fromId="2342" toId="1109">
</dataflow>
<dataflow id="4263" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_3_3_addr" fromId="934" toId="1109">
</dataflow>
<dataflow id="4264" from="sample_period_samples_3_timestamp_V_load_3" to="store_ln54" fromId="630" toId="1110">
</dataflow>
<dataflow id="4265" from="sliding_window_buffer_samples_timestamp_V_3_3_addr" to="store_ln54" fromId="1109" toId="1110">
</dataflow>
<dataflow id="4266" from="sliding_window_buffer_samples_timestamp_V_3_4" to="sliding_window_buffer_samples_timestamp_V_3_4_addr" fromId="1885" toId="1111">
</dataflow>
<dataflow id="4267" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_3_4_addr" fromId="2342" toId="1111">
</dataflow>
<dataflow id="4268" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_3_4_addr" fromId="934" toId="1111">
</dataflow>
<dataflow id="4269" from="sample_period_samples_4_timestamp_V_load_3" to="store_ln54" fromId="631" toId="1112">
</dataflow>
<dataflow id="4270" from="sliding_window_buffer_samples_timestamp_V_3_4_addr" to="store_ln54" fromId="1111" toId="1112">
</dataflow>
<dataflow id="4271" from="sliding_window_buffer_samples_timestamp_V_3_5" to="sliding_window_buffer_samples_timestamp_V_3_5_addr" fromId="1886" toId="1113">
</dataflow>
<dataflow id="4272" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_3_5_addr" fromId="2342" toId="1113">
</dataflow>
<dataflow id="4273" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_3_5_addr" fromId="934" toId="1113">
</dataflow>
<dataflow id="4274" from="sample_period_samples_5_timestamp_V_load_3" to="store_ln54" fromId="632" toId="1114">
</dataflow>
<dataflow id="4275" from="sliding_window_buffer_samples_timestamp_V_3_5_addr" to="store_ln54" fromId="1113" toId="1114">
</dataflow>
<dataflow id="4276" from="sliding_window_buffer_samples_timestamp_V_3_6" to="sliding_window_buffer_samples_timestamp_V_3_6_addr" fromId="1887" toId="1115">
</dataflow>
<dataflow id="4277" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_3_6_addr" fromId="2342" toId="1115">
</dataflow>
<dataflow id="4278" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_3_6_addr" fromId="934" toId="1115">
</dataflow>
<dataflow id="4279" from="sample_period_samples_6_timestamp_V_load_3" to="store_ln54" fromId="633" toId="1116">
</dataflow>
<dataflow id="4280" from="sliding_window_buffer_samples_timestamp_V_3_6_addr" to="store_ln54" fromId="1115" toId="1116">
</dataflow>
<dataflow id="4281" from="sliding_window_buffer_samples_timestamp_V_3_7" to="sliding_window_buffer_samples_timestamp_V_3_7_addr" fromId="1888" toId="1117">
</dataflow>
<dataflow id="4282" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_3_7_addr" fromId="2342" toId="1117">
</dataflow>
<dataflow id="4283" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_3_7_addr" fromId="934" toId="1117">
</dataflow>
<dataflow id="4284" from="sample_period_samples_7_timestamp_V_load_3" to="store_ln54" fromId="634" toId="1118">
</dataflow>
<dataflow id="4285" from="sliding_window_buffer_samples_timestamp_V_3_7_addr" to="store_ln54" fromId="1117" toId="1118">
</dataflow>
<dataflow id="4286" from="sliding_window_buffer_samples_timestamp_V_3_8" to="sliding_window_buffer_samples_timestamp_V_3_8_addr" fromId="1889" toId="1119">
</dataflow>
<dataflow id="4287" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_3_8_addr" fromId="2342" toId="1119">
</dataflow>
<dataflow id="4288" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_3_8_addr" fromId="934" toId="1119">
</dataflow>
<dataflow id="4289" from="sample_period_samples_8_timestamp_V_load_3" to="store_ln54" fromId="635" toId="1120">
</dataflow>
<dataflow id="4290" from="sliding_window_buffer_samples_timestamp_V_3_8_addr" to="store_ln54" fromId="1119" toId="1120">
</dataflow>
<dataflow id="4291" from="sliding_window_buffer_samples_timestamp_V_3_9" to="sliding_window_buffer_samples_timestamp_V_3_9_addr" fromId="1890" toId="1121">
</dataflow>
<dataflow id="4292" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_3_9_addr" fromId="2342" toId="1121">
</dataflow>
<dataflow id="4293" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_3_9_addr" fromId="934" toId="1121">
</dataflow>
<dataflow id="4294" from="sample_period_samples_9_timestamp_V_load_3" to="store_ln54" fromId="636" toId="1122">
</dataflow>
<dataflow id="4295" from="sliding_window_buffer_samples_timestamp_V_3_9_addr" to="store_ln54" fromId="1121" toId="1122">
</dataflow>
<dataflow id="4296" from="sliding_window_buffer_samples_timestamp_V_3_10" to="sliding_window_buffer_samples_timestamp_V_3_10_addr" fromId="1891" toId="1123">
</dataflow>
<dataflow id="4297" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_3_10_addr" fromId="2342" toId="1123">
</dataflow>
<dataflow id="4298" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_3_10_addr" fromId="934" toId="1123">
</dataflow>
<dataflow id="4299" from="sample_period_samples_10_timestamp_V_load_3" to="store_ln54" fromId="637" toId="1124">
</dataflow>
<dataflow id="4300" from="sliding_window_buffer_samples_timestamp_V_3_10_addr" to="store_ln54" fromId="1123" toId="1124">
</dataflow>
<dataflow id="4301" from="sliding_window_buffer_samples_timestamp_V_3_11" to="sliding_window_buffer_samples_timestamp_V_3_11_addr" fromId="1892" toId="1125">
</dataflow>
<dataflow id="4302" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_3_11_addr" fromId="2342" toId="1125">
</dataflow>
<dataflow id="4303" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_3_11_addr" fromId="934" toId="1125">
</dataflow>
<dataflow id="4304" from="sample_period_samples_11_timestamp_V_load_3" to="store_ln54" fromId="638" toId="1126">
</dataflow>
<dataflow id="4305" from="sliding_window_buffer_samples_timestamp_V_3_11_addr" to="store_ln54" fromId="1125" toId="1126">
</dataflow>
<dataflow id="4306" from="sliding_window_buffer_samples_sample_V_4_0" to="sliding_window_buffer_samples_sample_V_4_0_addr" fromId="1893" toId="1127">
</dataflow>
<dataflow id="4307" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_4_0_addr" fromId="2342" toId="1127">
</dataflow>
<dataflow id="4308" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_4_0_addr" fromId="934" toId="1127">
</dataflow>
<dataflow id="4309" from="sample_period_samples_0_sample_V_load_4" to="store_ln54" fromId="735" toId="1128">
</dataflow>
<dataflow id="4310" from="sliding_window_buffer_samples_sample_V_4_0_addr" to="store_ln54" fromId="1127" toId="1128">
</dataflow>
<dataflow id="4311" from="sliding_window_buffer_samples_sample_V_4_1" to="sliding_window_buffer_samples_sample_V_4_1_addr" fromId="1894" toId="1129">
</dataflow>
<dataflow id="4312" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_4_1_addr" fromId="2342" toId="1129">
</dataflow>
<dataflow id="4313" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_4_1_addr" fromId="934" toId="1129">
</dataflow>
<dataflow id="4314" from="sample_period_samples_1_sample_V_load_4" to="store_ln54" fromId="736" toId="1130">
</dataflow>
<dataflow id="4315" from="sliding_window_buffer_samples_sample_V_4_1_addr" to="store_ln54" fromId="1129" toId="1130">
</dataflow>
<dataflow id="4316" from="sliding_window_buffer_samples_sample_V_4_2" to="sliding_window_buffer_samples_sample_V_4_2_addr" fromId="1895" toId="1131">
</dataflow>
<dataflow id="4317" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_4_2_addr" fromId="2342" toId="1131">
</dataflow>
<dataflow id="4318" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_4_2_addr" fromId="934" toId="1131">
</dataflow>
<dataflow id="4319" from="sample_period_samples_2_sample_V_load_4" to="store_ln54" fromId="737" toId="1132">
</dataflow>
<dataflow id="4320" from="sliding_window_buffer_samples_sample_V_4_2_addr" to="store_ln54" fromId="1131" toId="1132">
</dataflow>
<dataflow id="4321" from="sliding_window_buffer_samples_sample_V_4_3" to="sliding_window_buffer_samples_sample_V_4_3_addr" fromId="1896" toId="1133">
</dataflow>
<dataflow id="4322" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_4_3_addr" fromId="2342" toId="1133">
</dataflow>
<dataflow id="4323" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_4_3_addr" fromId="934" toId="1133">
</dataflow>
<dataflow id="4324" from="sample_period_samples_3_sample_V_load_4" to="store_ln54" fromId="738" toId="1134">
</dataflow>
<dataflow id="4325" from="sliding_window_buffer_samples_sample_V_4_3_addr" to="store_ln54" fromId="1133" toId="1134">
</dataflow>
<dataflow id="4326" from="sliding_window_buffer_samples_sample_V_4_4" to="sliding_window_buffer_samples_sample_V_4_4_addr" fromId="1897" toId="1135">
</dataflow>
<dataflow id="4327" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_4_4_addr" fromId="2342" toId="1135">
</dataflow>
<dataflow id="4328" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_4_4_addr" fromId="934" toId="1135">
</dataflow>
<dataflow id="4329" from="sample_period_samples_4_sample_V_load_4" to="store_ln54" fromId="739" toId="1136">
</dataflow>
<dataflow id="4330" from="sliding_window_buffer_samples_sample_V_4_4_addr" to="store_ln54" fromId="1135" toId="1136">
</dataflow>
<dataflow id="4331" from="sliding_window_buffer_samples_sample_V_4_5" to="sliding_window_buffer_samples_sample_V_4_5_addr" fromId="1898" toId="1137">
</dataflow>
<dataflow id="4332" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_4_5_addr" fromId="2342" toId="1137">
</dataflow>
<dataflow id="4333" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_4_5_addr" fromId="934" toId="1137">
</dataflow>
<dataflow id="4334" from="sample_period_samples_5_sample_V_load_4" to="store_ln54" fromId="740" toId="1138">
</dataflow>
<dataflow id="4335" from="sliding_window_buffer_samples_sample_V_4_5_addr" to="store_ln54" fromId="1137" toId="1138">
</dataflow>
<dataflow id="4336" from="sliding_window_buffer_samples_sample_V_4_6" to="sliding_window_buffer_samples_sample_V_4_6_addr" fromId="1899" toId="1139">
</dataflow>
<dataflow id="4337" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_4_6_addr" fromId="2342" toId="1139">
</dataflow>
<dataflow id="4338" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_4_6_addr" fromId="934" toId="1139">
</dataflow>
<dataflow id="4339" from="sample_period_samples_6_sample_V_load_4" to="store_ln54" fromId="741" toId="1140">
</dataflow>
<dataflow id="4340" from="sliding_window_buffer_samples_sample_V_4_6_addr" to="store_ln54" fromId="1139" toId="1140">
</dataflow>
<dataflow id="4341" from="sliding_window_buffer_samples_sample_V_4_7" to="sliding_window_buffer_samples_sample_V_4_7_addr" fromId="1900" toId="1141">
</dataflow>
<dataflow id="4342" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_4_7_addr" fromId="2342" toId="1141">
</dataflow>
<dataflow id="4343" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_4_7_addr" fromId="934" toId="1141">
</dataflow>
<dataflow id="4344" from="sample_period_samples_7_sample_V_load_4" to="store_ln54" fromId="742" toId="1142">
</dataflow>
<dataflow id="4345" from="sliding_window_buffer_samples_sample_V_4_7_addr" to="store_ln54" fromId="1141" toId="1142">
</dataflow>
<dataflow id="4346" from="sliding_window_buffer_samples_sample_V_4_8" to="sliding_window_buffer_samples_sample_V_4_8_addr" fromId="1901" toId="1143">
</dataflow>
<dataflow id="4347" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_4_8_addr" fromId="2342" toId="1143">
</dataflow>
<dataflow id="4348" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_4_8_addr" fromId="934" toId="1143">
</dataflow>
<dataflow id="4349" from="sample_period_samples_8_sample_V_load_4" to="store_ln54" fromId="743" toId="1144">
</dataflow>
<dataflow id="4350" from="sliding_window_buffer_samples_sample_V_4_8_addr" to="store_ln54" fromId="1143" toId="1144">
</dataflow>
<dataflow id="4351" from="sliding_window_buffer_samples_sample_V_4_9" to="sliding_window_buffer_samples_sample_V_4_9_addr" fromId="1902" toId="1145">
</dataflow>
<dataflow id="4352" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_4_9_addr" fromId="2342" toId="1145">
</dataflow>
<dataflow id="4353" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_4_9_addr" fromId="934" toId="1145">
</dataflow>
<dataflow id="4354" from="sample_period_samples_9_sample_V_load_4" to="store_ln54" fromId="744" toId="1146">
</dataflow>
<dataflow id="4355" from="sliding_window_buffer_samples_sample_V_4_9_addr" to="store_ln54" fromId="1145" toId="1146">
</dataflow>
<dataflow id="4356" from="sliding_window_buffer_samples_sample_V_4_10" to="sliding_window_buffer_samples_sample_V_4_10_addr" fromId="1903" toId="1147">
</dataflow>
<dataflow id="4357" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_4_10_addr" fromId="2342" toId="1147">
</dataflow>
<dataflow id="4358" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_4_10_addr" fromId="934" toId="1147">
</dataflow>
<dataflow id="4359" from="sample_period_samples_10_sample_V_load_4" to="store_ln54" fromId="745" toId="1148">
</dataflow>
<dataflow id="4360" from="sliding_window_buffer_samples_sample_V_4_10_addr" to="store_ln54" fromId="1147" toId="1148">
</dataflow>
<dataflow id="4361" from="sliding_window_buffer_samples_sample_V_4_11" to="sliding_window_buffer_samples_sample_V_4_11_addr" fromId="1904" toId="1149">
</dataflow>
<dataflow id="4362" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_4_11_addr" fromId="2342" toId="1149">
</dataflow>
<dataflow id="4363" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_4_11_addr" fromId="934" toId="1149">
</dataflow>
<dataflow id="4364" from="sample_period_samples_11_sample_V_load_4" to="store_ln54" fromId="746" toId="1150">
</dataflow>
<dataflow id="4365" from="sliding_window_buffer_samples_sample_V_4_11_addr" to="store_ln54" fromId="1149" toId="1150">
</dataflow>
<dataflow id="4366" from="sliding_window_buffer_samples_timestamp_V_4_0" to="sliding_window_buffer_samples_timestamp_V_4_0_addr" fromId="1905" toId="1151">
</dataflow>
<dataflow id="4367" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_4_0_addr" fromId="2342" toId="1151">
</dataflow>
<dataflow id="4368" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_4_0_addr" fromId="934" toId="1151">
</dataflow>
<dataflow id="4369" from="sample_period_samples_0_timestamp_V_load_4" to="store_ln54" fromId="747" toId="1152">
</dataflow>
<dataflow id="4370" from="sliding_window_buffer_samples_timestamp_V_4_0_addr" to="store_ln54" fromId="1151" toId="1152">
</dataflow>
<dataflow id="4371" from="sliding_window_buffer_samples_timestamp_V_4_1" to="sliding_window_buffer_samples_timestamp_V_4_1_addr" fromId="1906" toId="1153">
</dataflow>
<dataflow id="4372" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_4_1_addr" fromId="2342" toId="1153">
</dataflow>
<dataflow id="4373" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_4_1_addr" fromId="934" toId="1153">
</dataflow>
<dataflow id="4374" from="sample_period_samples_1_timestamp_V_load_4" to="store_ln54" fromId="748" toId="1154">
</dataflow>
<dataflow id="4375" from="sliding_window_buffer_samples_timestamp_V_4_1_addr" to="store_ln54" fromId="1153" toId="1154">
</dataflow>
<dataflow id="4376" from="sliding_window_buffer_samples_timestamp_V_4_2" to="sliding_window_buffer_samples_timestamp_V_4_2_addr" fromId="1907" toId="1155">
</dataflow>
<dataflow id="4377" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_4_2_addr" fromId="2342" toId="1155">
</dataflow>
<dataflow id="4378" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_4_2_addr" fromId="934" toId="1155">
</dataflow>
<dataflow id="4379" from="sample_period_samples_2_timestamp_V_load_4" to="store_ln54" fromId="749" toId="1156">
</dataflow>
<dataflow id="4380" from="sliding_window_buffer_samples_timestamp_V_4_2_addr" to="store_ln54" fromId="1155" toId="1156">
</dataflow>
<dataflow id="4381" from="sliding_window_buffer_samples_timestamp_V_4_3" to="sliding_window_buffer_samples_timestamp_V_4_3_addr" fromId="1908" toId="1157">
</dataflow>
<dataflow id="4382" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_4_3_addr" fromId="2342" toId="1157">
</dataflow>
<dataflow id="4383" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_4_3_addr" fromId="934" toId="1157">
</dataflow>
<dataflow id="4384" from="sample_period_samples_3_timestamp_V_load_4" to="store_ln54" fromId="750" toId="1158">
</dataflow>
<dataflow id="4385" from="sliding_window_buffer_samples_timestamp_V_4_3_addr" to="store_ln54" fromId="1157" toId="1158">
</dataflow>
<dataflow id="4386" from="sliding_window_buffer_samples_timestamp_V_4_4" to="sliding_window_buffer_samples_timestamp_V_4_4_addr" fromId="1909" toId="1159">
</dataflow>
<dataflow id="4387" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_4_4_addr" fromId="2342" toId="1159">
</dataflow>
<dataflow id="4388" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_4_4_addr" fromId="934" toId="1159">
</dataflow>
<dataflow id="4389" from="sample_period_samples_4_timestamp_V_load_4" to="store_ln54" fromId="751" toId="1160">
</dataflow>
<dataflow id="4390" from="sliding_window_buffer_samples_timestamp_V_4_4_addr" to="store_ln54" fromId="1159" toId="1160">
</dataflow>
<dataflow id="4391" from="sliding_window_buffer_samples_timestamp_V_4_5" to="sliding_window_buffer_samples_timestamp_V_4_5_addr" fromId="1910" toId="1161">
</dataflow>
<dataflow id="4392" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_4_5_addr" fromId="2342" toId="1161">
</dataflow>
<dataflow id="4393" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_4_5_addr" fromId="934" toId="1161">
</dataflow>
<dataflow id="4394" from="sample_period_samples_5_timestamp_V_load_4" to="store_ln54" fromId="752" toId="1162">
</dataflow>
<dataflow id="4395" from="sliding_window_buffer_samples_timestamp_V_4_5_addr" to="store_ln54" fromId="1161" toId="1162">
</dataflow>
<dataflow id="4396" from="sliding_window_buffer_samples_timestamp_V_4_6" to="sliding_window_buffer_samples_timestamp_V_4_6_addr" fromId="1911" toId="1163">
</dataflow>
<dataflow id="4397" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_4_6_addr" fromId="2342" toId="1163">
</dataflow>
<dataflow id="4398" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_4_6_addr" fromId="934" toId="1163">
</dataflow>
<dataflow id="4399" from="sample_period_samples_6_timestamp_V_load_4" to="store_ln54" fromId="753" toId="1164">
</dataflow>
<dataflow id="4400" from="sliding_window_buffer_samples_timestamp_V_4_6_addr" to="store_ln54" fromId="1163" toId="1164">
</dataflow>
<dataflow id="4401" from="sliding_window_buffer_samples_timestamp_V_4_7" to="sliding_window_buffer_samples_timestamp_V_4_7_addr" fromId="1912" toId="1165">
</dataflow>
<dataflow id="4402" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_4_7_addr" fromId="2342" toId="1165">
</dataflow>
<dataflow id="4403" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_4_7_addr" fromId="934" toId="1165">
</dataflow>
<dataflow id="4404" from="sample_period_samples_7_timestamp_V_load_4" to="store_ln54" fromId="754" toId="1166">
</dataflow>
<dataflow id="4405" from="sliding_window_buffer_samples_timestamp_V_4_7_addr" to="store_ln54" fromId="1165" toId="1166">
</dataflow>
<dataflow id="4406" from="sliding_window_buffer_samples_timestamp_V_4_8" to="sliding_window_buffer_samples_timestamp_V_4_8_addr" fromId="1913" toId="1167">
</dataflow>
<dataflow id="4407" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_4_8_addr" fromId="2342" toId="1167">
</dataflow>
<dataflow id="4408" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_4_8_addr" fromId="934" toId="1167">
</dataflow>
<dataflow id="4409" from="sample_period_samples_8_timestamp_V_load_4" to="store_ln54" fromId="755" toId="1168">
</dataflow>
<dataflow id="4410" from="sliding_window_buffer_samples_timestamp_V_4_8_addr" to="store_ln54" fromId="1167" toId="1168">
</dataflow>
<dataflow id="4411" from="sliding_window_buffer_samples_timestamp_V_4_9" to="sliding_window_buffer_samples_timestamp_V_4_9_addr" fromId="1914" toId="1169">
</dataflow>
<dataflow id="4412" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_4_9_addr" fromId="2342" toId="1169">
</dataflow>
<dataflow id="4413" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_4_9_addr" fromId="934" toId="1169">
</dataflow>
<dataflow id="4414" from="sample_period_samples_9_timestamp_V_load_4" to="store_ln54" fromId="756" toId="1170">
</dataflow>
<dataflow id="4415" from="sliding_window_buffer_samples_timestamp_V_4_9_addr" to="store_ln54" fromId="1169" toId="1170">
</dataflow>
<dataflow id="4416" from="sliding_window_buffer_samples_timestamp_V_4_10" to="sliding_window_buffer_samples_timestamp_V_4_10_addr" fromId="1915" toId="1171">
</dataflow>
<dataflow id="4417" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_4_10_addr" fromId="2342" toId="1171">
</dataflow>
<dataflow id="4418" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_4_10_addr" fromId="934" toId="1171">
</dataflow>
<dataflow id="4419" from="sample_period_samples_10_timestamp_V_load_4" to="store_ln54" fromId="757" toId="1172">
</dataflow>
<dataflow id="4420" from="sliding_window_buffer_samples_timestamp_V_4_10_addr" to="store_ln54" fromId="1171" toId="1172">
</dataflow>
<dataflow id="4421" from="sliding_window_buffer_samples_timestamp_V_4_11" to="sliding_window_buffer_samples_timestamp_V_4_11_addr" fromId="1916" toId="1173">
</dataflow>
<dataflow id="4422" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_4_11_addr" fromId="2342" toId="1173">
</dataflow>
<dataflow id="4423" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_4_11_addr" fromId="934" toId="1173">
</dataflow>
<dataflow id="4424" from="sample_period_samples_11_timestamp_V_load_4" to="store_ln54" fromId="758" toId="1174">
</dataflow>
<dataflow id="4425" from="sliding_window_buffer_samples_timestamp_V_4_11_addr" to="store_ln54" fromId="1173" toId="1174">
</dataflow>
<dataflow id="4426" from="sliding_window_buffer_samples_sample_V_5_0" to="sliding_window_buffer_samples_sample_V_5_0_addr" fromId="1917" toId="1175">
</dataflow>
<dataflow id="4427" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_5_0_addr" fromId="2342" toId="1175">
</dataflow>
<dataflow id="4428" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_5_0_addr" fromId="934" toId="1175">
</dataflow>
<dataflow id="4429" from="sample_period_samples_0_sample_V_load_5" to="store_ln54" fromId="759" toId="1176">
</dataflow>
<dataflow id="4430" from="sliding_window_buffer_samples_sample_V_5_0_addr" to="store_ln54" fromId="1175" toId="1176">
</dataflow>
<dataflow id="4431" from="sliding_window_buffer_samples_sample_V_5_1" to="sliding_window_buffer_samples_sample_V_5_1_addr" fromId="1918" toId="1177">
</dataflow>
<dataflow id="4432" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_5_1_addr" fromId="2342" toId="1177">
</dataflow>
<dataflow id="4433" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_5_1_addr" fromId="934" toId="1177">
</dataflow>
<dataflow id="4434" from="sample_period_samples_1_sample_V_load_5" to="store_ln54" fromId="760" toId="1178">
</dataflow>
<dataflow id="4435" from="sliding_window_buffer_samples_sample_V_5_1_addr" to="store_ln54" fromId="1177" toId="1178">
</dataflow>
<dataflow id="4436" from="sliding_window_buffer_samples_sample_V_5_2" to="sliding_window_buffer_samples_sample_V_5_2_addr" fromId="1919" toId="1179">
</dataflow>
<dataflow id="4437" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_5_2_addr" fromId="2342" toId="1179">
</dataflow>
<dataflow id="4438" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_5_2_addr" fromId="934" toId="1179">
</dataflow>
<dataflow id="4439" from="sample_period_samples_2_sample_V_load_5" to="store_ln54" fromId="761" toId="1180">
</dataflow>
<dataflow id="4440" from="sliding_window_buffer_samples_sample_V_5_2_addr" to="store_ln54" fromId="1179" toId="1180">
</dataflow>
<dataflow id="4441" from="sliding_window_buffer_samples_sample_V_5_3" to="sliding_window_buffer_samples_sample_V_5_3_addr" fromId="1920" toId="1181">
</dataflow>
<dataflow id="4442" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_5_3_addr" fromId="2342" toId="1181">
</dataflow>
<dataflow id="4443" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_5_3_addr" fromId="934" toId="1181">
</dataflow>
<dataflow id="4444" from="sample_period_samples_3_sample_V_load_5" to="store_ln54" fromId="762" toId="1182">
</dataflow>
<dataflow id="4445" from="sliding_window_buffer_samples_sample_V_5_3_addr" to="store_ln54" fromId="1181" toId="1182">
</dataflow>
<dataflow id="4446" from="sliding_window_buffer_samples_sample_V_5_4" to="sliding_window_buffer_samples_sample_V_5_4_addr" fromId="1921" toId="1183">
</dataflow>
<dataflow id="4447" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_5_4_addr" fromId="2342" toId="1183">
</dataflow>
<dataflow id="4448" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_5_4_addr" fromId="934" toId="1183">
</dataflow>
<dataflow id="4449" from="sample_period_samples_4_sample_V_load_5" to="store_ln54" fromId="763" toId="1184">
</dataflow>
<dataflow id="4450" from="sliding_window_buffer_samples_sample_V_5_4_addr" to="store_ln54" fromId="1183" toId="1184">
</dataflow>
<dataflow id="4451" from="sliding_window_buffer_samples_sample_V_5_5" to="sliding_window_buffer_samples_sample_V_5_5_addr" fromId="1922" toId="1185">
</dataflow>
<dataflow id="4452" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_5_5_addr" fromId="2342" toId="1185">
</dataflow>
<dataflow id="4453" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_5_5_addr" fromId="934" toId="1185">
</dataflow>
<dataflow id="4454" from="sample_period_samples_5_sample_V_load_5" to="store_ln54" fromId="764" toId="1186">
</dataflow>
<dataflow id="4455" from="sliding_window_buffer_samples_sample_V_5_5_addr" to="store_ln54" fromId="1185" toId="1186">
</dataflow>
<dataflow id="4456" from="sliding_window_buffer_samples_sample_V_5_6" to="sliding_window_buffer_samples_sample_V_5_6_addr" fromId="1923" toId="1187">
</dataflow>
<dataflow id="4457" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_5_6_addr" fromId="2342" toId="1187">
</dataflow>
<dataflow id="4458" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_5_6_addr" fromId="934" toId="1187">
</dataflow>
<dataflow id="4459" from="sample_period_samples_6_sample_V_load_5" to="store_ln54" fromId="765" toId="1188">
</dataflow>
<dataflow id="4460" from="sliding_window_buffer_samples_sample_V_5_6_addr" to="store_ln54" fromId="1187" toId="1188">
</dataflow>
<dataflow id="4461" from="sliding_window_buffer_samples_sample_V_5_7" to="sliding_window_buffer_samples_sample_V_5_7_addr" fromId="1924" toId="1189">
</dataflow>
<dataflow id="4462" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_5_7_addr" fromId="2342" toId="1189">
</dataflow>
<dataflow id="4463" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_5_7_addr" fromId="934" toId="1189">
</dataflow>
<dataflow id="4464" from="sample_period_samples_7_sample_V_load_5" to="store_ln54" fromId="766" toId="1190">
</dataflow>
<dataflow id="4465" from="sliding_window_buffer_samples_sample_V_5_7_addr" to="store_ln54" fromId="1189" toId="1190">
</dataflow>
<dataflow id="4466" from="sliding_window_buffer_samples_sample_V_5_8" to="sliding_window_buffer_samples_sample_V_5_8_addr" fromId="1925" toId="1191">
</dataflow>
<dataflow id="4467" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_5_8_addr" fromId="2342" toId="1191">
</dataflow>
<dataflow id="4468" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_5_8_addr" fromId="934" toId="1191">
</dataflow>
<dataflow id="4469" from="sample_period_samples_8_sample_V_load_5" to="store_ln54" fromId="767" toId="1192">
</dataflow>
<dataflow id="4470" from="sliding_window_buffer_samples_sample_V_5_8_addr" to="store_ln54" fromId="1191" toId="1192">
</dataflow>
<dataflow id="4471" from="sliding_window_buffer_samples_sample_V_5_9" to="sliding_window_buffer_samples_sample_V_5_9_addr" fromId="1926" toId="1193">
</dataflow>
<dataflow id="4472" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_5_9_addr" fromId="2342" toId="1193">
</dataflow>
<dataflow id="4473" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_5_9_addr" fromId="934" toId="1193">
</dataflow>
<dataflow id="4474" from="sample_period_samples_9_sample_V_load_5" to="store_ln54" fromId="768" toId="1194">
</dataflow>
<dataflow id="4475" from="sliding_window_buffer_samples_sample_V_5_9_addr" to="store_ln54" fromId="1193" toId="1194">
</dataflow>
<dataflow id="4476" from="sliding_window_buffer_samples_sample_V_5_10" to="sliding_window_buffer_samples_sample_V_5_10_addr" fromId="1927" toId="1195">
</dataflow>
<dataflow id="4477" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_5_10_addr" fromId="2342" toId="1195">
</dataflow>
<dataflow id="4478" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_5_10_addr" fromId="934" toId="1195">
</dataflow>
<dataflow id="4479" from="sample_period_samples_10_sample_V_load_5" to="store_ln54" fromId="769" toId="1196">
</dataflow>
<dataflow id="4480" from="sliding_window_buffer_samples_sample_V_5_10_addr" to="store_ln54" fromId="1195" toId="1196">
</dataflow>
<dataflow id="4481" from="sliding_window_buffer_samples_sample_V_5_11" to="sliding_window_buffer_samples_sample_V_5_11_addr" fromId="1928" toId="1197">
</dataflow>
<dataflow id="4482" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_5_11_addr" fromId="2342" toId="1197">
</dataflow>
<dataflow id="4483" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_5_11_addr" fromId="934" toId="1197">
</dataflow>
<dataflow id="4484" from="sample_period_samples_11_sample_V_load_5" to="store_ln54" fromId="770" toId="1198">
</dataflow>
<dataflow id="4485" from="sliding_window_buffer_samples_sample_V_5_11_addr" to="store_ln54" fromId="1197" toId="1198">
</dataflow>
<dataflow id="4486" from="sliding_window_buffer_samples_timestamp_V_5_0" to="sliding_window_buffer_samples_timestamp_V_5_0_addr" fromId="1929" toId="1199">
</dataflow>
<dataflow id="4487" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_5_0_addr" fromId="2342" toId="1199">
</dataflow>
<dataflow id="4488" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_5_0_addr" fromId="934" toId="1199">
</dataflow>
<dataflow id="4489" from="sample_period_samples_0_timestamp_V_load_5" to="store_ln54" fromId="771" toId="1200">
</dataflow>
<dataflow id="4490" from="sliding_window_buffer_samples_timestamp_V_5_0_addr" to="store_ln54" fromId="1199" toId="1200">
</dataflow>
<dataflow id="4491" from="sliding_window_buffer_samples_timestamp_V_5_1" to="sliding_window_buffer_samples_timestamp_V_5_1_addr" fromId="1930" toId="1201">
</dataflow>
<dataflow id="4492" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_5_1_addr" fromId="2342" toId="1201">
</dataflow>
<dataflow id="4493" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_5_1_addr" fromId="934" toId="1201">
</dataflow>
<dataflow id="4494" from="sample_period_samples_1_timestamp_V_load_5" to="store_ln54" fromId="772" toId="1202">
</dataflow>
<dataflow id="4495" from="sliding_window_buffer_samples_timestamp_V_5_1_addr" to="store_ln54" fromId="1201" toId="1202">
</dataflow>
<dataflow id="4496" from="sliding_window_buffer_samples_timestamp_V_5_2" to="sliding_window_buffer_samples_timestamp_V_5_2_addr" fromId="1931" toId="1203">
</dataflow>
<dataflow id="4497" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_5_2_addr" fromId="2342" toId="1203">
</dataflow>
<dataflow id="4498" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_5_2_addr" fromId="934" toId="1203">
</dataflow>
<dataflow id="4499" from="sample_period_samples_2_timestamp_V_load_5" to="store_ln54" fromId="773" toId="1204">
</dataflow>
<dataflow id="4500" from="sliding_window_buffer_samples_timestamp_V_5_2_addr" to="store_ln54" fromId="1203" toId="1204">
</dataflow>
<dataflow id="4501" from="sliding_window_buffer_samples_timestamp_V_5_3" to="sliding_window_buffer_samples_timestamp_V_5_3_addr" fromId="1932" toId="1205">
</dataflow>
<dataflow id="4502" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_5_3_addr" fromId="2342" toId="1205">
</dataflow>
<dataflow id="4503" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_5_3_addr" fromId="934" toId="1205">
</dataflow>
<dataflow id="4504" from="sample_period_samples_3_timestamp_V_load_5" to="store_ln54" fromId="774" toId="1206">
</dataflow>
<dataflow id="4505" from="sliding_window_buffer_samples_timestamp_V_5_3_addr" to="store_ln54" fromId="1205" toId="1206">
</dataflow>
<dataflow id="4506" from="sliding_window_buffer_samples_timestamp_V_5_4" to="sliding_window_buffer_samples_timestamp_V_5_4_addr" fromId="1933" toId="1207">
</dataflow>
<dataflow id="4507" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_5_4_addr" fromId="2342" toId="1207">
</dataflow>
<dataflow id="4508" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_5_4_addr" fromId="934" toId="1207">
</dataflow>
<dataflow id="4509" from="sample_period_samples_4_timestamp_V_load_5" to="store_ln54" fromId="775" toId="1208">
</dataflow>
<dataflow id="4510" from="sliding_window_buffer_samples_timestamp_V_5_4_addr" to="store_ln54" fromId="1207" toId="1208">
</dataflow>
<dataflow id="4511" from="sliding_window_buffer_samples_timestamp_V_5_5" to="sliding_window_buffer_samples_timestamp_V_5_5_addr" fromId="1934" toId="1209">
</dataflow>
<dataflow id="4512" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_5_5_addr" fromId="2342" toId="1209">
</dataflow>
<dataflow id="4513" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_5_5_addr" fromId="934" toId="1209">
</dataflow>
<dataflow id="4514" from="sample_period_samples_5_timestamp_V_load_5" to="store_ln54" fromId="776" toId="1210">
</dataflow>
<dataflow id="4515" from="sliding_window_buffer_samples_timestamp_V_5_5_addr" to="store_ln54" fromId="1209" toId="1210">
</dataflow>
<dataflow id="4516" from="sliding_window_buffer_samples_timestamp_V_5_6" to="sliding_window_buffer_samples_timestamp_V_5_6_addr" fromId="1935" toId="1211">
</dataflow>
<dataflow id="4517" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_5_6_addr" fromId="2342" toId="1211">
</dataflow>
<dataflow id="4518" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_5_6_addr" fromId="934" toId="1211">
</dataflow>
<dataflow id="4519" from="sample_period_samples_6_timestamp_V_load_5" to="store_ln54" fromId="777" toId="1212">
</dataflow>
<dataflow id="4520" from="sliding_window_buffer_samples_timestamp_V_5_6_addr" to="store_ln54" fromId="1211" toId="1212">
</dataflow>
<dataflow id="4521" from="sliding_window_buffer_samples_timestamp_V_5_7" to="sliding_window_buffer_samples_timestamp_V_5_7_addr" fromId="1936" toId="1213">
</dataflow>
<dataflow id="4522" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_5_7_addr" fromId="2342" toId="1213">
</dataflow>
<dataflow id="4523" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_5_7_addr" fromId="934" toId="1213">
</dataflow>
<dataflow id="4524" from="sample_period_samples_7_timestamp_V_load_5" to="store_ln54" fromId="778" toId="1214">
</dataflow>
<dataflow id="4525" from="sliding_window_buffer_samples_timestamp_V_5_7_addr" to="store_ln54" fromId="1213" toId="1214">
</dataflow>
<dataflow id="4526" from="sliding_window_buffer_samples_timestamp_V_5_8" to="sliding_window_buffer_samples_timestamp_V_5_8_addr" fromId="1937" toId="1215">
</dataflow>
<dataflow id="4527" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_5_8_addr" fromId="2342" toId="1215">
</dataflow>
<dataflow id="4528" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_5_8_addr" fromId="934" toId="1215">
</dataflow>
<dataflow id="4529" from="sample_period_samples_8_timestamp_V_load_5" to="store_ln54" fromId="779" toId="1216">
</dataflow>
<dataflow id="4530" from="sliding_window_buffer_samples_timestamp_V_5_8_addr" to="store_ln54" fromId="1215" toId="1216">
</dataflow>
<dataflow id="4531" from="sliding_window_buffer_samples_timestamp_V_5_9" to="sliding_window_buffer_samples_timestamp_V_5_9_addr" fromId="1938" toId="1217">
</dataflow>
<dataflow id="4532" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_5_9_addr" fromId="2342" toId="1217">
</dataflow>
<dataflow id="4533" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_5_9_addr" fromId="934" toId="1217">
</dataflow>
<dataflow id="4534" from="sample_period_samples_9_timestamp_V_load_5" to="store_ln54" fromId="780" toId="1218">
</dataflow>
<dataflow id="4535" from="sliding_window_buffer_samples_timestamp_V_5_9_addr" to="store_ln54" fromId="1217" toId="1218">
</dataflow>
<dataflow id="4536" from="sliding_window_buffer_samples_timestamp_V_5_10" to="sliding_window_buffer_samples_timestamp_V_5_10_addr" fromId="1939" toId="1219">
</dataflow>
<dataflow id="4537" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_5_10_addr" fromId="2342" toId="1219">
</dataflow>
<dataflow id="4538" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_5_10_addr" fromId="934" toId="1219">
</dataflow>
<dataflow id="4539" from="sample_period_samples_10_timestamp_V_load_5" to="store_ln54" fromId="781" toId="1220">
</dataflow>
<dataflow id="4540" from="sliding_window_buffer_samples_timestamp_V_5_10_addr" to="store_ln54" fromId="1219" toId="1220">
</dataflow>
<dataflow id="4541" from="sliding_window_buffer_samples_timestamp_V_5_11" to="sliding_window_buffer_samples_timestamp_V_5_11_addr" fromId="1940" toId="1221">
</dataflow>
<dataflow id="4542" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_5_11_addr" fromId="2342" toId="1221">
</dataflow>
<dataflow id="4543" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_5_11_addr" fromId="934" toId="1221">
</dataflow>
<dataflow id="4544" from="sample_period_samples_11_timestamp_V_load_5" to="store_ln54" fromId="782" toId="1222">
</dataflow>
<dataflow id="4545" from="sliding_window_buffer_samples_timestamp_V_5_11_addr" to="store_ln54" fromId="1221" toId="1222">
</dataflow>
<dataflow id="4546" from="sliding_window_buffer_samples_sample_V_6_0" to="sliding_window_buffer_samples_sample_V_6_0_addr" fromId="1941" toId="1223">
</dataflow>
<dataflow id="4547" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_6_0_addr" fromId="2342" toId="1223">
</dataflow>
<dataflow id="4548" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_6_0_addr" fromId="934" toId="1223">
</dataflow>
<dataflow id="4549" from="sample_period_samples_0_sample_V_load_6" to="store_ln54" fromId="879" toId="1224">
</dataflow>
<dataflow id="4550" from="sliding_window_buffer_samples_sample_V_6_0_addr" to="store_ln54" fromId="1223" toId="1224">
</dataflow>
<dataflow id="4551" from="sliding_window_buffer_samples_sample_V_6_1" to="sliding_window_buffer_samples_sample_V_6_1_addr" fromId="1942" toId="1225">
</dataflow>
<dataflow id="4552" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_6_1_addr" fromId="2342" toId="1225">
</dataflow>
<dataflow id="4553" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_6_1_addr" fromId="934" toId="1225">
</dataflow>
<dataflow id="4554" from="sample_period_samples_1_sample_V_load_6" to="store_ln54" fromId="880" toId="1226">
</dataflow>
<dataflow id="4555" from="sliding_window_buffer_samples_sample_V_6_1_addr" to="store_ln54" fromId="1225" toId="1226">
</dataflow>
<dataflow id="4556" from="sliding_window_buffer_samples_sample_V_6_2" to="sliding_window_buffer_samples_sample_V_6_2_addr" fromId="1943" toId="1227">
</dataflow>
<dataflow id="4557" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_6_2_addr" fromId="2342" toId="1227">
</dataflow>
<dataflow id="4558" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_6_2_addr" fromId="934" toId="1227">
</dataflow>
<dataflow id="4559" from="sample_period_samples_2_sample_V_load_6" to="store_ln54" fromId="881" toId="1228">
</dataflow>
<dataflow id="4560" from="sliding_window_buffer_samples_sample_V_6_2_addr" to="store_ln54" fromId="1227" toId="1228">
</dataflow>
<dataflow id="4561" from="sliding_window_buffer_samples_sample_V_6_3" to="sliding_window_buffer_samples_sample_V_6_3_addr" fromId="1944" toId="1229">
</dataflow>
<dataflow id="4562" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_6_3_addr" fromId="2342" toId="1229">
</dataflow>
<dataflow id="4563" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_6_3_addr" fromId="934" toId="1229">
</dataflow>
<dataflow id="4564" from="sample_period_samples_3_sample_V_load_6" to="store_ln54" fromId="882" toId="1230">
</dataflow>
<dataflow id="4565" from="sliding_window_buffer_samples_sample_V_6_3_addr" to="store_ln54" fromId="1229" toId="1230">
</dataflow>
<dataflow id="4566" from="sliding_window_buffer_samples_sample_V_6_4" to="sliding_window_buffer_samples_sample_V_6_4_addr" fromId="1945" toId="1231">
</dataflow>
<dataflow id="4567" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_6_4_addr" fromId="2342" toId="1231">
</dataflow>
<dataflow id="4568" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_6_4_addr" fromId="934" toId="1231">
</dataflow>
<dataflow id="4569" from="sample_period_samples_4_sample_V_load_6" to="store_ln54" fromId="883" toId="1232">
</dataflow>
<dataflow id="4570" from="sliding_window_buffer_samples_sample_V_6_4_addr" to="store_ln54" fromId="1231" toId="1232">
</dataflow>
<dataflow id="4571" from="sliding_window_buffer_samples_sample_V_6_5" to="sliding_window_buffer_samples_sample_V_6_5_addr" fromId="1946" toId="1233">
</dataflow>
<dataflow id="4572" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_6_5_addr" fromId="2342" toId="1233">
</dataflow>
<dataflow id="4573" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_6_5_addr" fromId="934" toId="1233">
</dataflow>
<dataflow id="4574" from="sample_period_samples_5_sample_V_load_6" to="store_ln54" fromId="884" toId="1234">
</dataflow>
<dataflow id="4575" from="sliding_window_buffer_samples_sample_V_6_5_addr" to="store_ln54" fromId="1233" toId="1234">
</dataflow>
<dataflow id="4576" from="sliding_window_buffer_samples_sample_V_6_6" to="sliding_window_buffer_samples_sample_V_6_6_addr" fromId="1947" toId="1235">
</dataflow>
<dataflow id="4577" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_6_6_addr" fromId="2342" toId="1235">
</dataflow>
<dataflow id="4578" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_6_6_addr" fromId="934" toId="1235">
</dataflow>
<dataflow id="4579" from="sample_period_samples_6_sample_V_load_6" to="store_ln54" fromId="885" toId="1236">
</dataflow>
<dataflow id="4580" from="sliding_window_buffer_samples_sample_V_6_6_addr" to="store_ln54" fromId="1235" toId="1236">
</dataflow>
<dataflow id="4581" from="sliding_window_buffer_samples_sample_V_6_7" to="sliding_window_buffer_samples_sample_V_6_7_addr" fromId="1948" toId="1237">
</dataflow>
<dataflow id="4582" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_6_7_addr" fromId="2342" toId="1237">
</dataflow>
<dataflow id="4583" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_6_7_addr" fromId="934" toId="1237">
</dataflow>
<dataflow id="4584" from="sample_period_samples_7_sample_V_load_6" to="store_ln54" fromId="886" toId="1238">
</dataflow>
<dataflow id="4585" from="sliding_window_buffer_samples_sample_V_6_7_addr" to="store_ln54" fromId="1237" toId="1238">
</dataflow>
<dataflow id="4586" from="sliding_window_buffer_samples_sample_V_6_8" to="sliding_window_buffer_samples_sample_V_6_8_addr" fromId="1949" toId="1239">
</dataflow>
<dataflow id="4587" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_6_8_addr" fromId="2342" toId="1239">
</dataflow>
<dataflow id="4588" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_6_8_addr" fromId="934" toId="1239">
</dataflow>
<dataflow id="4589" from="sample_period_samples_8_sample_V_load_6" to="store_ln54" fromId="887" toId="1240">
</dataflow>
<dataflow id="4590" from="sliding_window_buffer_samples_sample_V_6_8_addr" to="store_ln54" fromId="1239" toId="1240">
</dataflow>
<dataflow id="4591" from="sliding_window_buffer_samples_sample_V_6_9" to="sliding_window_buffer_samples_sample_V_6_9_addr" fromId="1950" toId="1241">
</dataflow>
<dataflow id="4592" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_6_9_addr" fromId="2342" toId="1241">
</dataflow>
<dataflow id="4593" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_6_9_addr" fromId="934" toId="1241">
</dataflow>
<dataflow id="4594" from="sample_period_samples_9_sample_V_load_6" to="store_ln54" fromId="888" toId="1242">
</dataflow>
<dataflow id="4595" from="sliding_window_buffer_samples_sample_V_6_9_addr" to="store_ln54" fromId="1241" toId="1242">
</dataflow>
<dataflow id="4596" from="sliding_window_buffer_samples_sample_V_6_10" to="sliding_window_buffer_samples_sample_V_6_10_addr" fromId="1951" toId="1243">
</dataflow>
<dataflow id="4597" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_6_10_addr" fromId="2342" toId="1243">
</dataflow>
<dataflow id="4598" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_6_10_addr" fromId="934" toId="1243">
</dataflow>
<dataflow id="4599" from="sample_period_samples_10_sample_V_load_6" to="store_ln54" fromId="889" toId="1244">
</dataflow>
<dataflow id="4600" from="sliding_window_buffer_samples_sample_V_6_10_addr" to="store_ln54" fromId="1243" toId="1244">
</dataflow>
<dataflow id="4601" from="sliding_window_buffer_samples_sample_V_6_11" to="sliding_window_buffer_samples_sample_V_6_11_addr" fromId="1952" toId="1245">
</dataflow>
<dataflow id="4602" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_6_11_addr" fromId="2342" toId="1245">
</dataflow>
<dataflow id="4603" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_6_11_addr" fromId="934" toId="1245">
</dataflow>
<dataflow id="4604" from="sample_period_samples_11_sample_V_load_6" to="store_ln54" fromId="890" toId="1246">
</dataflow>
<dataflow id="4605" from="sliding_window_buffer_samples_sample_V_6_11_addr" to="store_ln54" fromId="1245" toId="1246">
</dataflow>
<dataflow id="4606" from="sliding_window_buffer_samples_timestamp_V_6_0" to="sliding_window_buffer_samples_timestamp_V_6_0_addr" fromId="1953" toId="1247">
</dataflow>
<dataflow id="4607" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_6_0_addr" fromId="2342" toId="1247">
</dataflow>
<dataflow id="4608" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_6_0_addr" fromId="934" toId="1247">
</dataflow>
<dataflow id="4609" from="sample_period_samples_0_timestamp_V_load_6" to="store_ln54" fromId="891" toId="1248">
</dataflow>
<dataflow id="4610" from="sliding_window_buffer_samples_timestamp_V_6_0_addr" to="store_ln54" fromId="1247" toId="1248">
</dataflow>
<dataflow id="4611" from="sliding_window_buffer_samples_timestamp_V_6_1" to="sliding_window_buffer_samples_timestamp_V_6_1_addr" fromId="1954" toId="1249">
</dataflow>
<dataflow id="4612" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_6_1_addr" fromId="2342" toId="1249">
</dataflow>
<dataflow id="4613" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_6_1_addr" fromId="934" toId="1249">
</dataflow>
<dataflow id="4614" from="sample_period_samples_1_timestamp_V_load_6" to="store_ln54" fromId="892" toId="1250">
</dataflow>
<dataflow id="4615" from="sliding_window_buffer_samples_timestamp_V_6_1_addr" to="store_ln54" fromId="1249" toId="1250">
</dataflow>
<dataflow id="4616" from="sliding_window_buffer_samples_timestamp_V_6_2" to="sliding_window_buffer_samples_timestamp_V_6_2_addr" fromId="1955" toId="1251">
</dataflow>
<dataflow id="4617" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_6_2_addr" fromId="2342" toId="1251">
</dataflow>
<dataflow id="4618" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_6_2_addr" fromId="934" toId="1251">
</dataflow>
<dataflow id="4619" from="sample_period_samples_2_timestamp_V_load_6" to="store_ln54" fromId="893" toId="1252">
</dataflow>
<dataflow id="4620" from="sliding_window_buffer_samples_timestamp_V_6_2_addr" to="store_ln54" fromId="1251" toId="1252">
</dataflow>
<dataflow id="4621" from="sliding_window_buffer_samples_timestamp_V_6_3" to="sliding_window_buffer_samples_timestamp_V_6_3_addr" fromId="1956" toId="1253">
</dataflow>
<dataflow id="4622" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_6_3_addr" fromId="2342" toId="1253">
</dataflow>
<dataflow id="4623" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_6_3_addr" fromId="934" toId="1253">
</dataflow>
<dataflow id="4624" from="sample_period_samples_3_timestamp_V_load_6" to="store_ln54" fromId="894" toId="1254">
</dataflow>
<dataflow id="4625" from="sliding_window_buffer_samples_timestamp_V_6_3_addr" to="store_ln54" fromId="1253" toId="1254">
</dataflow>
<dataflow id="4626" from="sliding_window_buffer_samples_timestamp_V_6_4" to="sliding_window_buffer_samples_timestamp_V_6_4_addr" fromId="1957" toId="1255">
</dataflow>
<dataflow id="4627" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_6_4_addr" fromId="2342" toId="1255">
</dataflow>
<dataflow id="4628" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_6_4_addr" fromId="934" toId="1255">
</dataflow>
<dataflow id="4629" from="sample_period_samples_4_timestamp_V_load_6" to="store_ln54" fromId="895" toId="1256">
</dataflow>
<dataflow id="4630" from="sliding_window_buffer_samples_timestamp_V_6_4_addr" to="store_ln54" fromId="1255" toId="1256">
</dataflow>
<dataflow id="4631" from="sliding_window_buffer_samples_timestamp_V_6_5" to="sliding_window_buffer_samples_timestamp_V_6_5_addr" fromId="1958" toId="1257">
</dataflow>
<dataflow id="4632" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_6_5_addr" fromId="2342" toId="1257">
</dataflow>
<dataflow id="4633" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_6_5_addr" fromId="934" toId="1257">
</dataflow>
<dataflow id="4634" from="sample_period_samples_5_timestamp_V_load_6" to="store_ln54" fromId="896" toId="1258">
</dataflow>
<dataflow id="4635" from="sliding_window_buffer_samples_timestamp_V_6_5_addr" to="store_ln54" fromId="1257" toId="1258">
</dataflow>
<dataflow id="4636" from="sliding_window_buffer_samples_timestamp_V_6_6" to="sliding_window_buffer_samples_timestamp_V_6_6_addr" fromId="1959" toId="1259">
</dataflow>
<dataflow id="4637" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_6_6_addr" fromId="2342" toId="1259">
</dataflow>
<dataflow id="4638" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_6_6_addr" fromId="934" toId="1259">
</dataflow>
<dataflow id="4639" from="sample_period_samples_6_timestamp_V_load_6" to="store_ln54" fromId="897" toId="1260">
</dataflow>
<dataflow id="4640" from="sliding_window_buffer_samples_timestamp_V_6_6_addr" to="store_ln54" fromId="1259" toId="1260">
</dataflow>
<dataflow id="4641" from="sliding_window_buffer_samples_timestamp_V_6_7" to="sliding_window_buffer_samples_timestamp_V_6_7_addr" fromId="1960" toId="1261">
</dataflow>
<dataflow id="4642" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_6_7_addr" fromId="2342" toId="1261">
</dataflow>
<dataflow id="4643" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_6_7_addr" fromId="934" toId="1261">
</dataflow>
<dataflow id="4644" from="sample_period_samples_7_timestamp_V_load_6" to="store_ln54" fromId="898" toId="1262">
</dataflow>
<dataflow id="4645" from="sliding_window_buffer_samples_timestamp_V_6_7_addr" to="store_ln54" fromId="1261" toId="1262">
</dataflow>
<dataflow id="4646" from="sliding_window_buffer_samples_timestamp_V_6_8" to="sliding_window_buffer_samples_timestamp_V_6_8_addr" fromId="1961" toId="1263">
</dataflow>
<dataflow id="4647" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_6_8_addr" fromId="2342" toId="1263">
</dataflow>
<dataflow id="4648" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_6_8_addr" fromId="934" toId="1263">
</dataflow>
<dataflow id="4649" from="sample_period_samples_8_timestamp_V_load_6" to="store_ln54" fromId="899" toId="1264">
</dataflow>
<dataflow id="4650" from="sliding_window_buffer_samples_timestamp_V_6_8_addr" to="store_ln54" fromId="1263" toId="1264">
</dataflow>
<dataflow id="4651" from="sliding_window_buffer_samples_timestamp_V_6_9" to="sliding_window_buffer_samples_timestamp_V_6_9_addr" fromId="1962" toId="1265">
</dataflow>
<dataflow id="4652" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_6_9_addr" fromId="2342" toId="1265">
</dataflow>
<dataflow id="4653" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_6_9_addr" fromId="934" toId="1265">
</dataflow>
<dataflow id="4654" from="sample_period_samples_9_timestamp_V_load_6" to="store_ln54" fromId="900" toId="1266">
</dataflow>
<dataflow id="4655" from="sliding_window_buffer_samples_timestamp_V_6_9_addr" to="store_ln54" fromId="1265" toId="1266">
</dataflow>
<dataflow id="4656" from="sliding_window_buffer_samples_timestamp_V_6_10" to="sliding_window_buffer_samples_timestamp_V_6_10_addr" fromId="1963" toId="1267">
</dataflow>
<dataflow id="4657" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_6_10_addr" fromId="2342" toId="1267">
</dataflow>
<dataflow id="4658" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_6_10_addr" fromId="934" toId="1267">
</dataflow>
<dataflow id="4659" from="sample_period_samples_10_timestamp_V_load_6" to="store_ln54" fromId="901" toId="1268">
</dataflow>
<dataflow id="4660" from="sliding_window_buffer_samples_timestamp_V_6_10_addr" to="store_ln54" fromId="1267" toId="1268">
</dataflow>
<dataflow id="4661" from="sliding_window_buffer_samples_timestamp_V_6_11" to="sliding_window_buffer_samples_timestamp_V_6_11_addr" fromId="1964" toId="1269">
</dataflow>
<dataflow id="4662" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_6_11_addr" fromId="2342" toId="1269">
</dataflow>
<dataflow id="4663" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_6_11_addr" fromId="934" toId="1269">
</dataflow>
<dataflow id="4664" from="sample_period_samples_11_timestamp_V_load_6" to="store_ln54" fromId="902" toId="1270">
</dataflow>
<dataflow id="4665" from="sliding_window_buffer_samples_timestamp_V_6_11_addr" to="store_ln54" fromId="1269" toId="1270">
</dataflow>
<dataflow id="4666" from="sliding_window_buffer_samples_sample_V_7_0" to="sliding_window_buffer_samples_sample_V_7_0_addr" fromId="1965" toId="1271">
</dataflow>
<dataflow id="4667" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_7_0_addr" fromId="2342" toId="1271">
</dataflow>
<dataflow id="4668" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_7_0_addr" fromId="934" toId="1271">
</dataflow>
<dataflow id="4669" from="sample_period_samples_0_sample_V_load_7" to="store_ln54" fromId="903" toId="1272">
</dataflow>
<dataflow id="4670" from="sliding_window_buffer_samples_sample_V_7_0_addr" to="store_ln54" fromId="1271" toId="1272">
</dataflow>
<dataflow id="4671" from="sliding_window_buffer_samples_sample_V_7_1" to="sliding_window_buffer_samples_sample_V_7_1_addr" fromId="1966" toId="1273">
</dataflow>
<dataflow id="4672" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_7_1_addr" fromId="2342" toId="1273">
</dataflow>
<dataflow id="4673" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_7_1_addr" fromId="934" toId="1273">
</dataflow>
<dataflow id="4674" from="sample_period_samples_1_sample_V_load_7" to="store_ln54" fromId="904" toId="1274">
</dataflow>
<dataflow id="4675" from="sliding_window_buffer_samples_sample_V_7_1_addr" to="store_ln54" fromId="1273" toId="1274">
</dataflow>
<dataflow id="4676" from="sliding_window_buffer_samples_sample_V_7_2" to="sliding_window_buffer_samples_sample_V_7_2_addr" fromId="1967" toId="1275">
</dataflow>
<dataflow id="4677" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_7_2_addr" fromId="2342" toId="1275">
</dataflow>
<dataflow id="4678" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_7_2_addr" fromId="934" toId="1275">
</dataflow>
<dataflow id="4679" from="sample_period_samples_2_sample_V_load_7" to="store_ln54" fromId="905" toId="1276">
</dataflow>
<dataflow id="4680" from="sliding_window_buffer_samples_sample_V_7_2_addr" to="store_ln54" fromId="1275" toId="1276">
</dataflow>
<dataflow id="4681" from="sliding_window_buffer_samples_sample_V_7_3" to="sliding_window_buffer_samples_sample_V_7_3_addr" fromId="1968" toId="1277">
</dataflow>
<dataflow id="4682" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_7_3_addr" fromId="2342" toId="1277">
</dataflow>
<dataflow id="4683" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_7_3_addr" fromId="934" toId="1277">
</dataflow>
<dataflow id="4684" from="sample_period_samples_3_sample_V_load_7" to="store_ln54" fromId="906" toId="1278">
</dataflow>
<dataflow id="4685" from="sliding_window_buffer_samples_sample_V_7_3_addr" to="store_ln54" fromId="1277" toId="1278">
</dataflow>
<dataflow id="4686" from="sliding_window_buffer_samples_sample_V_7_4" to="sliding_window_buffer_samples_sample_V_7_4_addr" fromId="1969" toId="1279">
</dataflow>
<dataflow id="4687" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_7_4_addr" fromId="2342" toId="1279">
</dataflow>
<dataflow id="4688" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_7_4_addr" fromId="934" toId="1279">
</dataflow>
<dataflow id="4689" from="sample_period_samples_4_sample_V_load_7" to="store_ln54" fromId="907" toId="1280">
</dataflow>
<dataflow id="4690" from="sliding_window_buffer_samples_sample_V_7_4_addr" to="store_ln54" fromId="1279" toId="1280">
</dataflow>
<dataflow id="4691" from="sliding_window_buffer_samples_sample_V_7_5" to="sliding_window_buffer_samples_sample_V_7_5_addr" fromId="1970" toId="1281">
</dataflow>
<dataflow id="4692" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_7_5_addr" fromId="2342" toId="1281">
</dataflow>
<dataflow id="4693" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_7_5_addr" fromId="934" toId="1281">
</dataflow>
<dataflow id="4694" from="sample_period_samples_5_sample_V_load_7" to="store_ln54" fromId="908" toId="1282">
</dataflow>
<dataflow id="4695" from="sliding_window_buffer_samples_sample_V_7_5_addr" to="store_ln54" fromId="1281" toId="1282">
</dataflow>
<dataflow id="4696" from="sliding_window_buffer_samples_sample_V_7_6" to="sliding_window_buffer_samples_sample_V_7_6_addr" fromId="1971" toId="1283">
</dataflow>
<dataflow id="4697" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_7_6_addr" fromId="2342" toId="1283">
</dataflow>
<dataflow id="4698" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_7_6_addr" fromId="934" toId="1283">
</dataflow>
<dataflow id="4699" from="sample_period_samples_6_sample_V_load_7" to="store_ln54" fromId="909" toId="1284">
</dataflow>
<dataflow id="4700" from="sliding_window_buffer_samples_sample_V_7_6_addr" to="store_ln54" fromId="1283" toId="1284">
</dataflow>
<dataflow id="4701" from="sliding_window_buffer_samples_sample_V_7_7" to="sliding_window_buffer_samples_sample_V_7_7_addr" fromId="1972" toId="1285">
</dataflow>
<dataflow id="4702" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_7_7_addr" fromId="2342" toId="1285">
</dataflow>
<dataflow id="4703" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_7_7_addr" fromId="934" toId="1285">
</dataflow>
<dataflow id="4704" from="sample_period_samples_7_sample_V_load_7" to="store_ln54" fromId="910" toId="1286">
</dataflow>
<dataflow id="4705" from="sliding_window_buffer_samples_sample_V_7_7_addr" to="store_ln54" fromId="1285" toId="1286">
</dataflow>
<dataflow id="4706" from="sliding_window_buffer_samples_sample_V_7_8" to="sliding_window_buffer_samples_sample_V_7_8_addr" fromId="1973" toId="1287">
</dataflow>
<dataflow id="4707" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_7_8_addr" fromId="2342" toId="1287">
</dataflow>
<dataflow id="4708" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_7_8_addr" fromId="934" toId="1287">
</dataflow>
<dataflow id="4709" from="sample_period_samples_8_sample_V_load_7" to="store_ln54" fromId="911" toId="1288">
</dataflow>
<dataflow id="4710" from="sliding_window_buffer_samples_sample_V_7_8_addr" to="store_ln54" fromId="1287" toId="1288">
</dataflow>
<dataflow id="4711" from="sliding_window_buffer_samples_sample_V_7_9" to="sliding_window_buffer_samples_sample_V_7_9_addr" fromId="1974" toId="1289">
</dataflow>
<dataflow id="4712" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_7_9_addr" fromId="2342" toId="1289">
</dataflow>
<dataflow id="4713" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_7_9_addr" fromId="934" toId="1289">
</dataflow>
<dataflow id="4714" from="sample_period_samples_9_sample_V_load_7" to="store_ln54" fromId="912" toId="1290">
</dataflow>
<dataflow id="4715" from="sliding_window_buffer_samples_sample_V_7_9_addr" to="store_ln54" fromId="1289" toId="1290">
</dataflow>
<dataflow id="4716" from="sliding_window_buffer_samples_sample_V_7_10" to="sliding_window_buffer_samples_sample_V_7_10_addr" fromId="1975" toId="1291">
</dataflow>
<dataflow id="4717" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_7_10_addr" fromId="2342" toId="1291">
</dataflow>
<dataflow id="4718" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_7_10_addr" fromId="934" toId="1291">
</dataflow>
<dataflow id="4719" from="sample_period_samples_10_sample_V_load_7" to="store_ln54" fromId="913" toId="1292">
</dataflow>
<dataflow id="4720" from="sliding_window_buffer_samples_sample_V_7_10_addr" to="store_ln54" fromId="1291" toId="1292">
</dataflow>
<dataflow id="4721" from="sliding_window_buffer_samples_sample_V_7_11" to="sliding_window_buffer_samples_sample_V_7_11_addr" fromId="1976" toId="1293">
</dataflow>
<dataflow id="4722" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_7_11_addr" fromId="2342" toId="1293">
</dataflow>
<dataflow id="4723" from="zext_ln54" to="sliding_window_buffer_samples_sample_V_7_11_addr" fromId="934" toId="1293">
</dataflow>
<dataflow id="4724" from="sample_period_samples_11_sample_V_load_7" to="store_ln54" fromId="914" toId="1294">
</dataflow>
<dataflow id="4725" from="sliding_window_buffer_samples_sample_V_7_11_addr" to="store_ln54" fromId="1293" toId="1294">
</dataflow>
<dataflow id="4726" from="sliding_window_buffer_samples_timestamp_V_7_0" to="sliding_window_buffer_samples_timestamp_V_7_0_addr" fromId="1977" toId="1295">
</dataflow>
<dataflow id="4727" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_7_0_addr" fromId="2342" toId="1295">
</dataflow>
<dataflow id="4728" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_7_0_addr" fromId="934" toId="1295">
</dataflow>
<dataflow id="4729" from="sample_period_samples_0_timestamp_V_load_7" to="store_ln54" fromId="915" toId="1296">
</dataflow>
<dataflow id="4730" from="sliding_window_buffer_samples_timestamp_V_7_0_addr" to="store_ln54" fromId="1295" toId="1296">
</dataflow>
<dataflow id="4731" from="sliding_window_buffer_samples_timestamp_V_7_1" to="sliding_window_buffer_samples_timestamp_V_7_1_addr" fromId="1978" toId="1297">
</dataflow>
<dataflow id="4732" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_7_1_addr" fromId="2342" toId="1297">
</dataflow>
<dataflow id="4733" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_7_1_addr" fromId="934" toId="1297">
</dataflow>
<dataflow id="4734" from="sample_period_samples_1_timestamp_V_load_7" to="store_ln54" fromId="916" toId="1298">
</dataflow>
<dataflow id="4735" from="sliding_window_buffer_samples_timestamp_V_7_1_addr" to="store_ln54" fromId="1297" toId="1298">
</dataflow>
<dataflow id="4736" from="sliding_window_buffer_samples_timestamp_V_7_2" to="sliding_window_buffer_samples_timestamp_V_7_2_addr" fromId="1979" toId="1299">
</dataflow>
<dataflow id="4737" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_7_2_addr" fromId="2342" toId="1299">
</dataflow>
<dataflow id="4738" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_7_2_addr" fromId="934" toId="1299">
</dataflow>
<dataflow id="4739" from="sample_period_samples_2_timestamp_V_load_7" to="store_ln54" fromId="917" toId="1300">
</dataflow>
<dataflow id="4740" from="sliding_window_buffer_samples_timestamp_V_7_2_addr" to="store_ln54" fromId="1299" toId="1300">
</dataflow>
<dataflow id="4741" from="sliding_window_buffer_samples_timestamp_V_7_3" to="sliding_window_buffer_samples_timestamp_V_7_3_addr" fromId="1980" toId="1301">
</dataflow>
<dataflow id="4742" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_7_3_addr" fromId="2342" toId="1301">
</dataflow>
<dataflow id="4743" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_7_3_addr" fromId="934" toId="1301">
</dataflow>
<dataflow id="4744" from="sample_period_samples_3_timestamp_V_load_7" to="store_ln54" fromId="918" toId="1302">
</dataflow>
<dataflow id="4745" from="sliding_window_buffer_samples_timestamp_V_7_3_addr" to="store_ln54" fromId="1301" toId="1302">
</dataflow>
<dataflow id="4746" from="sliding_window_buffer_samples_timestamp_V_7_4" to="sliding_window_buffer_samples_timestamp_V_7_4_addr" fromId="1981" toId="1303">
</dataflow>
<dataflow id="4747" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_7_4_addr" fromId="2342" toId="1303">
</dataflow>
<dataflow id="4748" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_7_4_addr" fromId="934" toId="1303">
</dataflow>
<dataflow id="4749" from="sample_period_samples_4_timestamp_V_load_7" to="store_ln54" fromId="919" toId="1304">
</dataflow>
<dataflow id="4750" from="sliding_window_buffer_samples_timestamp_V_7_4_addr" to="store_ln54" fromId="1303" toId="1304">
</dataflow>
<dataflow id="4751" from="sliding_window_buffer_samples_timestamp_V_7_5" to="sliding_window_buffer_samples_timestamp_V_7_5_addr" fromId="1982" toId="1305">
</dataflow>
<dataflow id="4752" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_7_5_addr" fromId="2342" toId="1305">
</dataflow>
<dataflow id="4753" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_7_5_addr" fromId="934" toId="1305">
</dataflow>
<dataflow id="4754" from="sample_period_samples_5_timestamp_V_load_7" to="store_ln54" fromId="920" toId="1306">
</dataflow>
<dataflow id="4755" from="sliding_window_buffer_samples_timestamp_V_7_5_addr" to="store_ln54" fromId="1305" toId="1306">
</dataflow>
<dataflow id="4756" from="sliding_window_buffer_samples_timestamp_V_7_6" to="sliding_window_buffer_samples_timestamp_V_7_6_addr" fromId="1983" toId="1307">
</dataflow>
<dataflow id="4757" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_7_6_addr" fromId="2342" toId="1307">
</dataflow>
<dataflow id="4758" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_7_6_addr" fromId="934" toId="1307">
</dataflow>
<dataflow id="4759" from="sample_period_samples_6_timestamp_V_load_7" to="store_ln54" fromId="921" toId="1308">
</dataflow>
<dataflow id="4760" from="sliding_window_buffer_samples_timestamp_V_7_6_addr" to="store_ln54" fromId="1307" toId="1308">
</dataflow>
<dataflow id="4761" from="sliding_window_buffer_samples_timestamp_V_7_7" to="sliding_window_buffer_samples_timestamp_V_7_7_addr" fromId="1984" toId="1309">
</dataflow>
<dataflow id="4762" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_7_7_addr" fromId="2342" toId="1309">
</dataflow>
<dataflow id="4763" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_7_7_addr" fromId="934" toId="1309">
</dataflow>
<dataflow id="4764" from="sample_period_samples_7_timestamp_V_load_7" to="store_ln54" fromId="922" toId="1310">
</dataflow>
<dataflow id="4765" from="sliding_window_buffer_samples_timestamp_V_7_7_addr" to="store_ln54" fromId="1309" toId="1310">
</dataflow>
<dataflow id="4766" from="sliding_window_buffer_samples_timestamp_V_7_8" to="sliding_window_buffer_samples_timestamp_V_7_8_addr" fromId="1985" toId="1311">
</dataflow>
<dataflow id="4767" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_7_8_addr" fromId="2342" toId="1311">
</dataflow>
<dataflow id="4768" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_7_8_addr" fromId="934" toId="1311">
</dataflow>
<dataflow id="4769" from="sample_period_samples_8_timestamp_V_load_7" to="store_ln54" fromId="923" toId="1312">
</dataflow>
<dataflow id="4770" from="sliding_window_buffer_samples_timestamp_V_7_8_addr" to="store_ln54" fromId="1311" toId="1312">
</dataflow>
<dataflow id="4771" from="sliding_window_buffer_samples_timestamp_V_7_9" to="sliding_window_buffer_samples_timestamp_V_7_9_addr" fromId="1986" toId="1313">
</dataflow>
<dataflow id="4772" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_7_9_addr" fromId="2342" toId="1313">
</dataflow>
<dataflow id="4773" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_7_9_addr" fromId="934" toId="1313">
</dataflow>
<dataflow id="4774" from="sample_period_samples_9_timestamp_V_load_7" to="store_ln54" fromId="924" toId="1314">
</dataflow>
<dataflow id="4775" from="sliding_window_buffer_samples_timestamp_V_7_9_addr" to="store_ln54" fromId="1313" toId="1314">
</dataflow>
<dataflow id="4776" from="sliding_window_buffer_samples_timestamp_V_7_10" to="sliding_window_buffer_samples_timestamp_V_7_10_addr" fromId="1987" toId="1315">
</dataflow>
<dataflow id="4777" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_7_10_addr" fromId="2342" toId="1315">
</dataflow>
<dataflow id="4778" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_7_10_addr" fromId="934" toId="1315">
</dataflow>
<dataflow id="4779" from="sample_period_samples_10_timestamp_V_load_7" to="store_ln54" fromId="925" toId="1316">
</dataflow>
<dataflow id="4780" from="sliding_window_buffer_samples_timestamp_V_7_10_addr" to="store_ln54" fromId="1315" toId="1316">
</dataflow>
<dataflow id="4781" from="sliding_window_buffer_samples_timestamp_V_7_11" to="sliding_window_buffer_samples_timestamp_V_7_11_addr" fromId="1988" toId="1317">
</dataflow>
<dataflow id="4782" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_7_11_addr" fromId="2342" toId="1317">
</dataflow>
<dataflow id="4783" from="zext_ln54" to="sliding_window_buffer_samples_timestamp_V_7_11_addr" fromId="934" toId="1317">
</dataflow>
<dataflow id="4784" from="sample_period_samples_11_timestamp_V_load_7" to="store_ln54" fromId="926" toId="1318">
</dataflow>
<dataflow id="4785" from="sliding_window_buffer_samples_timestamp_V_7_11_addr" to="store_ln54" fromId="1317" toId="1318">
</dataflow>
<dataflow id="4786" from="StgValue_2324" to="store_ln55" fromId="2324" toId="1319">
</dataflow>
<dataflow id="4787" from="sliding_window_size_s" to="store_ln55" fromId="1795" toId="1319">
</dataflow>
<dataflow id="4788" from="add_ln61" to="new_front_ptr" fromId="932" toId="1321">
</dataflow>
<dataflow id="4789" from="StgValue_3823" to="new_front_ptr" fromId="3823" toId="1321">
</dataflow>
<dataflow id="4790" from="add_ln61" to="new_front_ptr" fromId="932" toId="1322">
</dataflow>
<dataflow id="4791" from="StgValue_3823" to="new_front_ptr" fromId="3823" toId="1322">
</dataflow>
<dataflow id="4792" from="add_ln61" to="new_front_ptr" fromId="932" toId="1323">
</dataflow>
<dataflow id="4793" from="StgValue_3823" to="new_front_ptr" fromId="3823" toId="1323">
</dataflow>
<dataflow id="4794" from="add_ln61" to="new_front_ptr" fromId="932" toId="1324">
</dataflow>
<dataflow id="4795" from="StgValue_3823" to="new_front_ptr" fromId="3823" toId="1324">
</dataflow>
<dataflow id="4796" from="add_ln61" to="new_front_ptr" fromId="932" toId="1325">
</dataflow>
<dataflow id="4797" from="StgValue_3823" to="new_front_ptr" fromId="3823" toId="1325">
</dataflow>
<dataflow id="4798" from="add_ln61" to="new_front_ptr" fromId="932" toId="1326">
</dataflow>
<dataflow id="4799" from="StgValue_3823" to="new_front_ptr" fromId="3823" toId="1326">
</dataflow>
<dataflow id="4800" from="add_ln61" to="new_front_ptr" fromId="932" toId="1327">
</dataflow>
<dataflow id="4801" from="StgValue_3823" to="new_front_ptr" fromId="3823" toId="1327">
</dataflow>
<dataflow id="4802" from="add_ln61" to="new_front_ptr" fromId="932" toId="1328">
</dataflow>
<dataflow id="4803" from="StgValue_3823" to="new_front_ptr" fromId="3823" toId="1328">
</dataflow>
<dataflow id="4804" from="add_ln61" to="new_front_ptr" fromId="932" toId="1329">
</dataflow>
<dataflow id="4805" from="StgValue_3823" to="new_front_ptr" fromId="3823" toId="1329">
</dataflow>
<dataflow id="4806" from="add_ln61" to="new_front_ptr" fromId="932" toId="1330">
</dataflow>
<dataflow id="4807" from="StgValue_3823" to="new_front_ptr" fromId="3823" toId="1330">
</dataflow>
<dataflow id="4808" from="new_front_ptr" to="trunc_ln61" fromId="1330" toId="1331">
</dataflow>
<dataflow id="4809" from="sliding_window_back_ptr_s" to="sliding_window_back_ptr_load" fromId="1989" toId="1332">
</dataflow>
<dataflow id="4810" from="trunc_ln61" to="icmp_ln63" fromId="1331" toId="1333">
</dataflow>
<dataflow id="4811" from="sliding_window_back_ptr_load" to="icmp_ln63" fromId="1332" toId="1333">
</dataflow>
<dataflow id="4812" from="icmp_ln63" to="br_ln63" fromId="1333" toId="1334">
</dataflow>
<dataflow id="4813" from="trunc_ln61" to="add_ln65" fromId="1331" toId="1335">
</dataflow>
<dataflow id="4815" from="StgValue_4814" to="add_ln65" fromId="4814" toId="1335">
</dataflow>
<dataflow id="4816" from="add_ln65" to="srem_ln65" fromId="1335" toId="1336">
</dataflow>
<dataflow id="4818" from="StgValue_4817" to="srem_ln65" fromId="4817" toId="1336">
</dataflow>
<dataflow id="4819" from="add_ln65" to="srem_ln65" fromId="1335" toId="1337">
</dataflow>
<dataflow id="4820" from="StgValue_4817" to="srem_ln65" fromId="4817" toId="1337">
</dataflow>
<dataflow id="4821" from="add_ln65" to="srem_ln65" fromId="1335" toId="1338">
</dataflow>
<dataflow id="4822" from="StgValue_4817" to="srem_ln65" fromId="4817" toId="1338">
</dataflow>
<dataflow id="4823" from="add_ln65" to="srem_ln65" fromId="1335" toId="1339">
</dataflow>
<dataflow id="4824" from="StgValue_4817" to="srem_ln65" fromId="4817" toId="1339">
</dataflow>
<dataflow id="4825" from="add_ln65" to="srem_ln65" fromId="1335" toId="1340">
</dataflow>
<dataflow id="4826" from="StgValue_4817" to="srem_ln65" fromId="4817" toId="1340">
</dataflow>
<dataflow id="4827" from="add_ln65" to="srem_ln65" fromId="1335" toId="1341">
</dataflow>
<dataflow id="4828" from="StgValue_4817" to="srem_ln65" fromId="4817" toId="1341">
</dataflow>
<dataflow id="4829" from="add_ln65" to="srem_ln65" fromId="1335" toId="1342">
</dataflow>
<dataflow id="4830" from="StgValue_4817" to="srem_ln65" fromId="4817" toId="1342">
</dataflow>
<dataflow id="4831" from="add_ln65" to="srem_ln65" fromId="1335" toId="1343">
</dataflow>
<dataflow id="4832" from="StgValue_4817" to="srem_ln65" fromId="4817" toId="1343">
</dataflow>
<dataflow id="4833" from="add_ln65" to="srem_ln65" fromId="1335" toId="1344">
</dataflow>
<dataflow id="4834" from="StgValue_4817" to="srem_ln65" fromId="4817" toId="1344">
</dataflow>
<dataflow id="4835" from="add_ln65" to="srem_ln65" fromId="1335" toId="1345">
</dataflow>
<dataflow id="4836" from="StgValue_4817" to="srem_ln65" fromId="4817" toId="1345">
</dataflow>
<dataflow id="4837" from="srem_ln65" to="store_ln65" fromId="1345" toId="1346">
</dataflow>
<dataflow id="4838" from="sliding_window_back_ptr_s" to="store_ln65" fromId="1989" toId="1346">
</dataflow>
<dataflow id="4839" from="sliding_window_size_load" to="icmp_ln69" fromId="927" toId="1348">
</dataflow>
<dataflow id="4841" from="StgValue_4840" to="icmp_ln69" fromId="4840" toId="1348">
</dataflow>
<dataflow id="4842" from="icmp_ln69" to="br_ln69" fromId="1348" toId="1349">
</dataflow>
<dataflow id="4843" from="sliding_window_size_load" to="add_ln71" fromId="927" toId="1350">
</dataflow>
<dataflow id="4844" from="StgValue_2324" to="add_ln71" fromId="2324" toId="1350">
</dataflow>
<dataflow id="4845" from="add_ln71" to="store_ln71" fromId="1350" toId="1351">
</dataflow>
<dataflow id="4846" from="sliding_window_size_s" to="store_ln71" fromId="1795" toId="1351">
</dataflow>
<dataflow id="4847" from="new_front_ptr" to="trunc_ln75" fromId="1330" toId="1353">
</dataflow>
<dataflow id="4848" from="trunc_ln75" to="zext_ln75" fromId="1353" toId="1354">
</dataflow>
<dataflow id="4849" from="sliding_window_buffer_samples_sample_V_0_0" to="sliding_window_buffer_samples_sample_V_0_0_addr_1" fromId="1797" toId="1355">
</dataflow>
<dataflow id="4850" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_0_0_addr_1" fromId="2342" toId="1355">
</dataflow>
<dataflow id="4851" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_0_0_addr_1" fromId="1354" toId="1355">
</dataflow>
<dataflow id="4852" from="sample_period_samples_0_sample_V_load" to="store_ln75" fromId="447" toId="1356">
</dataflow>
<dataflow id="4853" from="sliding_window_buffer_samples_sample_V_0_0_addr_1" to="store_ln75" fromId="1355" toId="1356">
</dataflow>
<dataflow id="4854" from="sliding_window_buffer_samples_sample_V_0_1" to="sliding_window_buffer_samples_sample_V_0_1_addr_1" fromId="1798" toId="1357">
</dataflow>
<dataflow id="4855" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_0_1_addr_1" fromId="2342" toId="1357">
</dataflow>
<dataflow id="4856" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_0_1_addr_1" fromId="1354" toId="1357">
</dataflow>
<dataflow id="4857" from="sample_period_samples_1_sample_V_load" to="store_ln75" fromId="448" toId="1358">
</dataflow>
<dataflow id="4858" from="sliding_window_buffer_samples_sample_V_0_1_addr_1" to="store_ln75" fromId="1357" toId="1358">
</dataflow>
<dataflow id="4859" from="sliding_window_buffer_samples_sample_V_0_2" to="sliding_window_buffer_samples_sample_V_0_2_addr_1" fromId="1799" toId="1359">
</dataflow>
<dataflow id="4860" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_0_2_addr_1" fromId="2342" toId="1359">
</dataflow>
<dataflow id="4861" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_0_2_addr_1" fromId="1354" toId="1359">
</dataflow>
<dataflow id="4862" from="sample_period_samples_2_sample_V_load" to="store_ln75" fromId="449" toId="1360">
</dataflow>
<dataflow id="4863" from="sliding_window_buffer_samples_sample_V_0_2_addr_1" to="store_ln75" fromId="1359" toId="1360">
</dataflow>
<dataflow id="4864" from="sliding_window_buffer_samples_sample_V_0_3" to="sliding_window_buffer_samples_sample_V_0_3_addr_1" fromId="1800" toId="1361">
</dataflow>
<dataflow id="4865" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_0_3_addr_1" fromId="2342" toId="1361">
</dataflow>
<dataflow id="4866" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_0_3_addr_1" fromId="1354" toId="1361">
</dataflow>
<dataflow id="4867" from="sample_period_samples_3_sample_V_load" to="store_ln75" fromId="450" toId="1362">
</dataflow>
<dataflow id="4868" from="sliding_window_buffer_samples_sample_V_0_3_addr_1" to="store_ln75" fromId="1361" toId="1362">
</dataflow>
<dataflow id="4869" from="sliding_window_buffer_samples_sample_V_0_4" to="sliding_window_buffer_samples_sample_V_0_4_addr_1" fromId="1801" toId="1363">
</dataflow>
<dataflow id="4870" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_0_4_addr_1" fromId="2342" toId="1363">
</dataflow>
<dataflow id="4871" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_0_4_addr_1" fromId="1354" toId="1363">
</dataflow>
<dataflow id="4872" from="sample_period_samples_4_sample_V_load" to="store_ln75" fromId="451" toId="1364">
</dataflow>
<dataflow id="4873" from="sliding_window_buffer_samples_sample_V_0_4_addr_1" to="store_ln75" fromId="1363" toId="1364">
</dataflow>
<dataflow id="4874" from="sliding_window_buffer_samples_sample_V_0_5" to="sliding_window_buffer_samples_sample_V_0_5_addr_1" fromId="1802" toId="1365">
</dataflow>
<dataflow id="4875" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_0_5_addr_1" fromId="2342" toId="1365">
</dataflow>
<dataflow id="4876" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_0_5_addr_1" fromId="1354" toId="1365">
</dataflow>
<dataflow id="4877" from="sample_period_samples_5_sample_V_load" to="store_ln75" fromId="452" toId="1366">
</dataflow>
<dataflow id="4878" from="sliding_window_buffer_samples_sample_V_0_5_addr_1" to="store_ln75" fromId="1365" toId="1366">
</dataflow>
<dataflow id="4879" from="sliding_window_buffer_samples_sample_V_0_6" to="sliding_window_buffer_samples_sample_V_0_6_addr_1" fromId="1803" toId="1367">
</dataflow>
<dataflow id="4880" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_0_6_addr_1" fromId="2342" toId="1367">
</dataflow>
<dataflow id="4881" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_0_6_addr_1" fromId="1354" toId="1367">
</dataflow>
<dataflow id="4882" from="sample_period_samples_6_sample_V_load" to="store_ln75" fromId="453" toId="1368">
</dataflow>
<dataflow id="4883" from="sliding_window_buffer_samples_sample_V_0_6_addr_1" to="store_ln75" fromId="1367" toId="1368">
</dataflow>
<dataflow id="4884" from="sliding_window_buffer_samples_sample_V_0_7" to="sliding_window_buffer_samples_sample_V_0_7_addr_1" fromId="1804" toId="1369">
</dataflow>
<dataflow id="4885" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_0_7_addr_1" fromId="2342" toId="1369">
</dataflow>
<dataflow id="4886" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_0_7_addr_1" fromId="1354" toId="1369">
</dataflow>
<dataflow id="4887" from="sample_period_samples_7_sample_V_load" to="store_ln75" fromId="454" toId="1370">
</dataflow>
<dataflow id="4888" from="sliding_window_buffer_samples_sample_V_0_7_addr_1" to="store_ln75" fromId="1369" toId="1370">
</dataflow>
<dataflow id="4889" from="sliding_window_buffer_samples_sample_V_0_8" to="sliding_window_buffer_samples_sample_V_0_8_addr_1" fromId="1805" toId="1371">
</dataflow>
<dataflow id="4890" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_0_8_addr_1" fromId="2342" toId="1371">
</dataflow>
<dataflow id="4891" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_0_8_addr_1" fromId="1354" toId="1371">
</dataflow>
<dataflow id="4892" from="sample_period_samples_8_sample_V_load" to="store_ln75" fromId="455" toId="1372">
</dataflow>
<dataflow id="4893" from="sliding_window_buffer_samples_sample_V_0_8_addr_1" to="store_ln75" fromId="1371" toId="1372">
</dataflow>
<dataflow id="4894" from="sliding_window_buffer_samples_sample_V_0_9" to="sliding_window_buffer_samples_sample_V_0_9_addr_1" fromId="1806" toId="1373">
</dataflow>
<dataflow id="4895" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_0_9_addr_1" fromId="2342" toId="1373">
</dataflow>
<dataflow id="4896" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_0_9_addr_1" fromId="1354" toId="1373">
</dataflow>
<dataflow id="4897" from="sample_period_samples_9_sample_V_load" to="store_ln75" fromId="456" toId="1374">
</dataflow>
<dataflow id="4898" from="sliding_window_buffer_samples_sample_V_0_9_addr_1" to="store_ln75" fromId="1373" toId="1374">
</dataflow>
<dataflow id="4899" from="sliding_window_buffer_samples_sample_V_0_10" to="sliding_window_buffer_samples_sample_V_0_10_addr_1" fromId="1807" toId="1375">
</dataflow>
<dataflow id="4900" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_0_10_addr_1" fromId="2342" toId="1375">
</dataflow>
<dataflow id="4901" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_0_10_addr_1" fromId="1354" toId="1375">
</dataflow>
<dataflow id="4902" from="sample_period_samples_10_sample_V_load" to="store_ln75" fromId="457" toId="1376">
</dataflow>
<dataflow id="4903" from="sliding_window_buffer_samples_sample_V_0_10_addr_1" to="store_ln75" fromId="1375" toId="1376">
</dataflow>
<dataflow id="4904" from="sliding_window_buffer_samples_sample_V_0_11" to="sliding_window_buffer_samples_sample_V_0_11_addr_1" fromId="1808" toId="1377">
</dataflow>
<dataflow id="4905" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_0_11_addr_1" fromId="2342" toId="1377">
</dataflow>
<dataflow id="4906" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_0_11_addr_1" fromId="1354" toId="1377">
</dataflow>
<dataflow id="4907" from="sample_period_samples_11_sample_V_load" to="store_ln75" fromId="458" toId="1378">
</dataflow>
<dataflow id="4908" from="sliding_window_buffer_samples_sample_V_0_11_addr_1" to="store_ln75" fromId="1377" toId="1378">
</dataflow>
<dataflow id="4909" from="sliding_window_buffer_samples_timestamp_V_0_0" to="sliding_window_buffer_samples_timestamp_V_0_0_addr_1" fromId="1809" toId="1379">
</dataflow>
<dataflow id="4910" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_0_0_addr_1" fromId="2342" toId="1379">
</dataflow>
<dataflow id="4911" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_0_0_addr_1" fromId="1354" toId="1379">
</dataflow>
<dataflow id="4912" from="sample_period_samples_0_timestamp_V_load" to="store_ln75" fromId="459" toId="1380">
</dataflow>
<dataflow id="4913" from="sliding_window_buffer_samples_timestamp_V_0_0_addr_1" to="store_ln75" fromId="1379" toId="1380">
</dataflow>
<dataflow id="4914" from="sliding_window_buffer_samples_timestamp_V_0_1" to="sliding_window_buffer_samples_timestamp_V_0_1_addr_1" fromId="1810" toId="1381">
</dataflow>
<dataflow id="4915" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_0_1_addr_1" fromId="2342" toId="1381">
</dataflow>
<dataflow id="4916" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_0_1_addr_1" fromId="1354" toId="1381">
</dataflow>
<dataflow id="4917" from="sample_period_samples_1_timestamp_V_load" to="store_ln75" fromId="460" toId="1382">
</dataflow>
<dataflow id="4918" from="sliding_window_buffer_samples_timestamp_V_0_1_addr_1" to="store_ln75" fromId="1381" toId="1382">
</dataflow>
<dataflow id="4919" from="sliding_window_buffer_samples_timestamp_V_0_2" to="sliding_window_buffer_samples_timestamp_V_0_2_addr_1" fromId="1811" toId="1383">
</dataflow>
<dataflow id="4920" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_0_2_addr_1" fromId="2342" toId="1383">
</dataflow>
<dataflow id="4921" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_0_2_addr_1" fromId="1354" toId="1383">
</dataflow>
<dataflow id="4922" from="sample_period_samples_2_timestamp_V_load" to="store_ln75" fromId="461" toId="1384">
</dataflow>
<dataflow id="4923" from="sliding_window_buffer_samples_timestamp_V_0_2_addr_1" to="store_ln75" fromId="1383" toId="1384">
</dataflow>
<dataflow id="4924" from="sliding_window_buffer_samples_timestamp_V_0_3" to="sliding_window_buffer_samples_timestamp_V_0_3_addr_1" fromId="1812" toId="1385">
</dataflow>
<dataflow id="4925" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_0_3_addr_1" fromId="2342" toId="1385">
</dataflow>
<dataflow id="4926" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_0_3_addr_1" fromId="1354" toId="1385">
</dataflow>
<dataflow id="4927" from="sample_period_samples_3_timestamp_V_load" to="store_ln75" fromId="462" toId="1386">
</dataflow>
<dataflow id="4928" from="sliding_window_buffer_samples_timestamp_V_0_3_addr_1" to="store_ln75" fromId="1385" toId="1386">
</dataflow>
<dataflow id="4929" from="sliding_window_buffer_samples_timestamp_V_0_4" to="sliding_window_buffer_samples_timestamp_V_0_4_addr_1" fromId="1813" toId="1387">
</dataflow>
<dataflow id="4930" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_0_4_addr_1" fromId="2342" toId="1387">
</dataflow>
<dataflow id="4931" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_0_4_addr_1" fromId="1354" toId="1387">
</dataflow>
<dataflow id="4932" from="sample_period_samples_4_timestamp_V_load" to="store_ln75" fromId="463" toId="1388">
</dataflow>
<dataflow id="4933" from="sliding_window_buffer_samples_timestamp_V_0_4_addr_1" to="store_ln75" fromId="1387" toId="1388">
</dataflow>
<dataflow id="4934" from="sliding_window_buffer_samples_timestamp_V_0_5" to="sliding_window_buffer_samples_timestamp_V_0_5_addr_1" fromId="1814" toId="1389">
</dataflow>
<dataflow id="4935" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_0_5_addr_1" fromId="2342" toId="1389">
</dataflow>
<dataflow id="4936" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_0_5_addr_1" fromId="1354" toId="1389">
</dataflow>
<dataflow id="4937" from="sample_period_samples_5_timestamp_V_load" to="store_ln75" fromId="464" toId="1390">
</dataflow>
<dataflow id="4938" from="sliding_window_buffer_samples_timestamp_V_0_5_addr_1" to="store_ln75" fromId="1389" toId="1390">
</dataflow>
<dataflow id="4939" from="sliding_window_buffer_samples_timestamp_V_0_6" to="sliding_window_buffer_samples_timestamp_V_0_6_addr_1" fromId="1815" toId="1391">
</dataflow>
<dataflow id="4940" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_0_6_addr_1" fromId="2342" toId="1391">
</dataflow>
<dataflow id="4941" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_0_6_addr_1" fromId="1354" toId="1391">
</dataflow>
<dataflow id="4942" from="sample_period_samples_6_timestamp_V_load" to="store_ln75" fromId="465" toId="1392">
</dataflow>
<dataflow id="4943" from="sliding_window_buffer_samples_timestamp_V_0_6_addr_1" to="store_ln75" fromId="1391" toId="1392">
</dataflow>
<dataflow id="4944" from="sliding_window_buffer_samples_timestamp_V_0_7" to="sliding_window_buffer_samples_timestamp_V_0_7_addr_1" fromId="1816" toId="1393">
</dataflow>
<dataflow id="4945" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_0_7_addr_1" fromId="2342" toId="1393">
</dataflow>
<dataflow id="4946" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_0_7_addr_1" fromId="1354" toId="1393">
</dataflow>
<dataflow id="4947" from="sample_period_samples_7_timestamp_V_load" to="store_ln75" fromId="466" toId="1394">
</dataflow>
<dataflow id="4948" from="sliding_window_buffer_samples_timestamp_V_0_7_addr_1" to="store_ln75" fromId="1393" toId="1394">
</dataflow>
<dataflow id="4949" from="sliding_window_buffer_samples_timestamp_V_0_8" to="sliding_window_buffer_samples_timestamp_V_0_8_addr_1" fromId="1817" toId="1395">
</dataflow>
<dataflow id="4950" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_0_8_addr_1" fromId="2342" toId="1395">
</dataflow>
<dataflow id="4951" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_0_8_addr_1" fromId="1354" toId="1395">
</dataflow>
<dataflow id="4952" from="sample_period_samples_8_timestamp_V_load" to="store_ln75" fromId="467" toId="1396">
</dataflow>
<dataflow id="4953" from="sliding_window_buffer_samples_timestamp_V_0_8_addr_1" to="store_ln75" fromId="1395" toId="1396">
</dataflow>
<dataflow id="4954" from="sliding_window_buffer_samples_timestamp_V_0_9" to="sliding_window_buffer_samples_timestamp_V_0_9_addr_1" fromId="1818" toId="1397">
</dataflow>
<dataflow id="4955" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_0_9_addr_1" fromId="2342" toId="1397">
</dataflow>
<dataflow id="4956" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_0_9_addr_1" fromId="1354" toId="1397">
</dataflow>
<dataflow id="4957" from="sample_period_samples_9_timestamp_V_load" to="store_ln75" fromId="468" toId="1398">
</dataflow>
<dataflow id="4958" from="sliding_window_buffer_samples_timestamp_V_0_9_addr_1" to="store_ln75" fromId="1397" toId="1398">
</dataflow>
<dataflow id="4959" from="sliding_window_buffer_samples_timestamp_V_0_10" to="sliding_window_buffer_samples_timestamp_V_0_10_addr_1" fromId="1819" toId="1399">
</dataflow>
<dataflow id="4960" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_0_10_addr_1" fromId="2342" toId="1399">
</dataflow>
<dataflow id="4961" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_0_10_addr_1" fromId="1354" toId="1399">
</dataflow>
<dataflow id="4962" from="sample_period_samples_10_timestamp_V_load" to="store_ln75" fromId="469" toId="1400">
</dataflow>
<dataflow id="4963" from="sliding_window_buffer_samples_timestamp_V_0_10_addr_1" to="store_ln75" fromId="1399" toId="1400">
</dataflow>
<dataflow id="4964" from="sliding_window_buffer_samples_timestamp_V_0_11" to="sliding_window_buffer_samples_timestamp_V_0_11_addr_1" fromId="1820" toId="1401">
</dataflow>
<dataflow id="4965" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_0_11_addr_1" fromId="2342" toId="1401">
</dataflow>
<dataflow id="4966" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_0_11_addr_1" fromId="1354" toId="1401">
</dataflow>
<dataflow id="4967" from="sample_period_samples_11_timestamp_V_load" to="store_ln75" fromId="470" toId="1402">
</dataflow>
<dataflow id="4968" from="sliding_window_buffer_samples_timestamp_V_0_11_addr_1" to="store_ln75" fromId="1401" toId="1402">
</dataflow>
<dataflow id="4969" from="sliding_window_buffer_samples_sample_V_1_0" to="sliding_window_buffer_samples_sample_V_1_0_addr_1" fromId="1821" toId="1403">
</dataflow>
<dataflow id="4970" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_1_0_addr_1" fromId="2342" toId="1403">
</dataflow>
<dataflow id="4971" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_1_0_addr_1" fromId="1354" toId="1403">
</dataflow>
<dataflow id="4972" from="sample_period_samples_0_sample_V_load_1" to="store_ln75" fromId="471" toId="1404">
</dataflow>
<dataflow id="4973" from="sliding_window_buffer_samples_sample_V_1_0_addr_1" to="store_ln75" fromId="1403" toId="1404">
</dataflow>
<dataflow id="4974" from="sliding_window_buffer_samples_sample_V_1_1" to="sliding_window_buffer_samples_sample_V_1_1_addr_1" fromId="1822" toId="1405">
</dataflow>
<dataflow id="4975" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_1_1_addr_1" fromId="2342" toId="1405">
</dataflow>
<dataflow id="4976" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_1_1_addr_1" fromId="1354" toId="1405">
</dataflow>
<dataflow id="4977" from="sample_period_samples_1_sample_V_load_1" to="store_ln75" fromId="472" toId="1406">
</dataflow>
<dataflow id="4978" from="sliding_window_buffer_samples_sample_V_1_1_addr_1" to="store_ln75" fromId="1405" toId="1406">
</dataflow>
<dataflow id="4979" from="sliding_window_buffer_samples_sample_V_1_2" to="sliding_window_buffer_samples_sample_V_1_2_addr_1" fromId="1823" toId="1407">
</dataflow>
<dataflow id="4980" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_1_2_addr_1" fromId="2342" toId="1407">
</dataflow>
<dataflow id="4981" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_1_2_addr_1" fromId="1354" toId="1407">
</dataflow>
<dataflow id="4982" from="sample_period_samples_2_sample_V_load_1" to="store_ln75" fromId="473" toId="1408">
</dataflow>
<dataflow id="4983" from="sliding_window_buffer_samples_sample_V_1_2_addr_1" to="store_ln75" fromId="1407" toId="1408">
</dataflow>
<dataflow id="4984" from="sliding_window_buffer_samples_sample_V_1_3" to="sliding_window_buffer_samples_sample_V_1_3_addr_1" fromId="1824" toId="1409">
</dataflow>
<dataflow id="4985" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_1_3_addr_1" fromId="2342" toId="1409">
</dataflow>
<dataflow id="4986" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_1_3_addr_1" fromId="1354" toId="1409">
</dataflow>
<dataflow id="4987" from="sample_period_samples_3_sample_V_load_1" to="store_ln75" fromId="474" toId="1410">
</dataflow>
<dataflow id="4988" from="sliding_window_buffer_samples_sample_V_1_3_addr_1" to="store_ln75" fromId="1409" toId="1410">
</dataflow>
<dataflow id="4989" from="sliding_window_buffer_samples_sample_V_1_4" to="sliding_window_buffer_samples_sample_V_1_4_addr_1" fromId="1825" toId="1411">
</dataflow>
<dataflow id="4990" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_1_4_addr_1" fromId="2342" toId="1411">
</dataflow>
<dataflow id="4991" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_1_4_addr_1" fromId="1354" toId="1411">
</dataflow>
<dataflow id="4992" from="sample_period_samples_4_sample_V_load_1" to="store_ln75" fromId="475" toId="1412">
</dataflow>
<dataflow id="4993" from="sliding_window_buffer_samples_sample_V_1_4_addr_1" to="store_ln75" fromId="1411" toId="1412">
</dataflow>
<dataflow id="4994" from="sliding_window_buffer_samples_sample_V_1_5" to="sliding_window_buffer_samples_sample_V_1_5_addr_1" fromId="1826" toId="1413">
</dataflow>
<dataflow id="4995" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_1_5_addr_1" fromId="2342" toId="1413">
</dataflow>
<dataflow id="4996" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_1_5_addr_1" fromId="1354" toId="1413">
</dataflow>
<dataflow id="4997" from="sample_period_samples_5_sample_V_load_1" to="store_ln75" fromId="476" toId="1414">
</dataflow>
<dataflow id="4998" from="sliding_window_buffer_samples_sample_V_1_5_addr_1" to="store_ln75" fromId="1413" toId="1414">
</dataflow>
<dataflow id="4999" from="sliding_window_buffer_samples_sample_V_1_6" to="sliding_window_buffer_samples_sample_V_1_6_addr_1" fromId="1827" toId="1415">
</dataflow>
<dataflow id="5000" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_1_6_addr_1" fromId="2342" toId="1415">
</dataflow>
<dataflow id="5001" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_1_6_addr_1" fromId="1354" toId="1415">
</dataflow>
<dataflow id="5002" from="sample_period_samples_6_sample_V_load_1" to="store_ln75" fromId="477" toId="1416">
</dataflow>
<dataflow id="5003" from="sliding_window_buffer_samples_sample_V_1_6_addr_1" to="store_ln75" fromId="1415" toId="1416">
</dataflow>
<dataflow id="5004" from="sliding_window_buffer_samples_sample_V_1_7" to="sliding_window_buffer_samples_sample_V_1_7_addr_1" fromId="1828" toId="1417">
</dataflow>
<dataflow id="5005" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_1_7_addr_1" fromId="2342" toId="1417">
</dataflow>
<dataflow id="5006" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_1_7_addr_1" fromId="1354" toId="1417">
</dataflow>
<dataflow id="5007" from="sample_period_samples_7_sample_V_load_1" to="store_ln75" fromId="478" toId="1418">
</dataflow>
<dataflow id="5008" from="sliding_window_buffer_samples_sample_V_1_7_addr_1" to="store_ln75" fromId="1417" toId="1418">
</dataflow>
<dataflow id="5009" from="sliding_window_buffer_samples_sample_V_1_8" to="sliding_window_buffer_samples_sample_V_1_8_addr_1" fromId="1829" toId="1419">
</dataflow>
<dataflow id="5010" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_1_8_addr_1" fromId="2342" toId="1419">
</dataflow>
<dataflow id="5011" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_1_8_addr_1" fromId="1354" toId="1419">
</dataflow>
<dataflow id="5012" from="sample_period_samples_8_sample_V_load_1" to="store_ln75" fromId="479" toId="1420">
</dataflow>
<dataflow id="5013" from="sliding_window_buffer_samples_sample_V_1_8_addr_1" to="store_ln75" fromId="1419" toId="1420">
</dataflow>
<dataflow id="5014" from="sliding_window_buffer_samples_sample_V_1_9" to="sliding_window_buffer_samples_sample_V_1_9_addr_1" fromId="1830" toId="1421">
</dataflow>
<dataflow id="5015" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_1_9_addr_1" fromId="2342" toId="1421">
</dataflow>
<dataflow id="5016" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_1_9_addr_1" fromId="1354" toId="1421">
</dataflow>
<dataflow id="5017" from="sample_period_samples_9_sample_V_load_1" to="store_ln75" fromId="480" toId="1422">
</dataflow>
<dataflow id="5018" from="sliding_window_buffer_samples_sample_V_1_9_addr_1" to="store_ln75" fromId="1421" toId="1422">
</dataflow>
<dataflow id="5019" from="sliding_window_buffer_samples_sample_V_1_10" to="sliding_window_buffer_samples_sample_V_1_10_addr_1" fromId="1831" toId="1423">
</dataflow>
<dataflow id="5020" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_1_10_addr_1" fromId="2342" toId="1423">
</dataflow>
<dataflow id="5021" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_1_10_addr_1" fromId="1354" toId="1423">
</dataflow>
<dataflow id="5022" from="sample_period_samples_10_sample_V_load_1" to="store_ln75" fromId="481" toId="1424">
</dataflow>
<dataflow id="5023" from="sliding_window_buffer_samples_sample_V_1_10_addr_1" to="store_ln75" fromId="1423" toId="1424">
</dataflow>
<dataflow id="5024" from="sliding_window_buffer_samples_sample_V_1_11" to="sliding_window_buffer_samples_sample_V_1_11_addr_1" fromId="1832" toId="1425">
</dataflow>
<dataflow id="5025" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_1_11_addr_1" fromId="2342" toId="1425">
</dataflow>
<dataflow id="5026" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_1_11_addr_1" fromId="1354" toId="1425">
</dataflow>
<dataflow id="5027" from="sample_period_samples_11_sample_V_load_1" to="store_ln75" fromId="482" toId="1426">
</dataflow>
<dataflow id="5028" from="sliding_window_buffer_samples_sample_V_1_11_addr_1" to="store_ln75" fromId="1425" toId="1426">
</dataflow>
<dataflow id="5029" from="sliding_window_buffer_samples_timestamp_V_1_0" to="sliding_window_buffer_samples_timestamp_V_1_0_addr_1" fromId="1833" toId="1427">
</dataflow>
<dataflow id="5030" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_1_0_addr_1" fromId="2342" toId="1427">
</dataflow>
<dataflow id="5031" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_1_0_addr_1" fromId="1354" toId="1427">
</dataflow>
<dataflow id="5032" from="sample_period_samples_0_timestamp_V_load_1" to="store_ln75" fromId="483" toId="1428">
</dataflow>
<dataflow id="5033" from="sliding_window_buffer_samples_timestamp_V_1_0_addr_1" to="store_ln75" fromId="1427" toId="1428">
</dataflow>
<dataflow id="5034" from="sliding_window_buffer_samples_timestamp_V_1_1" to="sliding_window_buffer_samples_timestamp_V_1_1_addr_1" fromId="1834" toId="1429">
</dataflow>
<dataflow id="5035" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_1_1_addr_1" fromId="2342" toId="1429">
</dataflow>
<dataflow id="5036" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_1_1_addr_1" fromId="1354" toId="1429">
</dataflow>
<dataflow id="5037" from="sample_period_samples_1_timestamp_V_load_1" to="store_ln75" fromId="484" toId="1430">
</dataflow>
<dataflow id="5038" from="sliding_window_buffer_samples_timestamp_V_1_1_addr_1" to="store_ln75" fromId="1429" toId="1430">
</dataflow>
<dataflow id="5039" from="sliding_window_buffer_samples_timestamp_V_1_2" to="sliding_window_buffer_samples_timestamp_V_1_2_addr_1" fromId="1835" toId="1431">
</dataflow>
<dataflow id="5040" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_1_2_addr_1" fromId="2342" toId="1431">
</dataflow>
<dataflow id="5041" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_1_2_addr_1" fromId="1354" toId="1431">
</dataflow>
<dataflow id="5042" from="sample_period_samples_2_timestamp_V_load_1" to="store_ln75" fromId="485" toId="1432">
</dataflow>
<dataflow id="5043" from="sliding_window_buffer_samples_timestamp_V_1_2_addr_1" to="store_ln75" fromId="1431" toId="1432">
</dataflow>
<dataflow id="5044" from="sliding_window_buffer_samples_timestamp_V_1_3" to="sliding_window_buffer_samples_timestamp_V_1_3_addr_1" fromId="1836" toId="1433">
</dataflow>
<dataflow id="5045" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_1_3_addr_1" fromId="2342" toId="1433">
</dataflow>
<dataflow id="5046" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_1_3_addr_1" fromId="1354" toId="1433">
</dataflow>
<dataflow id="5047" from="sample_period_samples_3_timestamp_V_load_1" to="store_ln75" fromId="486" toId="1434">
</dataflow>
<dataflow id="5048" from="sliding_window_buffer_samples_timestamp_V_1_3_addr_1" to="store_ln75" fromId="1433" toId="1434">
</dataflow>
<dataflow id="5049" from="sliding_window_buffer_samples_timestamp_V_1_4" to="sliding_window_buffer_samples_timestamp_V_1_4_addr_1" fromId="1837" toId="1435">
</dataflow>
<dataflow id="5050" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_1_4_addr_1" fromId="2342" toId="1435">
</dataflow>
<dataflow id="5051" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_1_4_addr_1" fromId="1354" toId="1435">
</dataflow>
<dataflow id="5052" from="sample_period_samples_4_timestamp_V_load_1" to="store_ln75" fromId="487" toId="1436">
</dataflow>
<dataflow id="5053" from="sliding_window_buffer_samples_timestamp_V_1_4_addr_1" to="store_ln75" fromId="1435" toId="1436">
</dataflow>
<dataflow id="5054" from="sliding_window_buffer_samples_timestamp_V_1_5" to="sliding_window_buffer_samples_timestamp_V_1_5_addr_1" fromId="1838" toId="1437">
</dataflow>
<dataflow id="5055" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_1_5_addr_1" fromId="2342" toId="1437">
</dataflow>
<dataflow id="5056" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_1_5_addr_1" fromId="1354" toId="1437">
</dataflow>
<dataflow id="5057" from="sample_period_samples_5_timestamp_V_load_1" to="store_ln75" fromId="488" toId="1438">
</dataflow>
<dataflow id="5058" from="sliding_window_buffer_samples_timestamp_V_1_5_addr_1" to="store_ln75" fromId="1437" toId="1438">
</dataflow>
<dataflow id="5059" from="sliding_window_buffer_samples_timestamp_V_1_6" to="sliding_window_buffer_samples_timestamp_V_1_6_addr_1" fromId="1839" toId="1439">
</dataflow>
<dataflow id="5060" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_1_6_addr_1" fromId="2342" toId="1439">
</dataflow>
<dataflow id="5061" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_1_6_addr_1" fromId="1354" toId="1439">
</dataflow>
<dataflow id="5062" from="sample_period_samples_6_timestamp_V_load_1" to="store_ln75" fromId="489" toId="1440">
</dataflow>
<dataflow id="5063" from="sliding_window_buffer_samples_timestamp_V_1_6_addr_1" to="store_ln75" fromId="1439" toId="1440">
</dataflow>
<dataflow id="5064" from="sliding_window_buffer_samples_timestamp_V_1_7" to="sliding_window_buffer_samples_timestamp_V_1_7_addr_1" fromId="1840" toId="1441">
</dataflow>
<dataflow id="5065" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_1_7_addr_1" fromId="2342" toId="1441">
</dataflow>
<dataflow id="5066" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_1_7_addr_1" fromId="1354" toId="1441">
</dataflow>
<dataflow id="5067" from="sample_period_samples_7_timestamp_V_load_1" to="store_ln75" fromId="490" toId="1442">
</dataflow>
<dataflow id="5068" from="sliding_window_buffer_samples_timestamp_V_1_7_addr_1" to="store_ln75" fromId="1441" toId="1442">
</dataflow>
<dataflow id="5069" from="sliding_window_buffer_samples_timestamp_V_1_8" to="sliding_window_buffer_samples_timestamp_V_1_8_addr_1" fromId="1841" toId="1443">
</dataflow>
<dataflow id="5070" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_1_8_addr_1" fromId="2342" toId="1443">
</dataflow>
<dataflow id="5071" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_1_8_addr_1" fromId="1354" toId="1443">
</dataflow>
<dataflow id="5072" from="sample_period_samples_8_timestamp_V_load_1" to="store_ln75" fromId="491" toId="1444">
</dataflow>
<dataflow id="5073" from="sliding_window_buffer_samples_timestamp_V_1_8_addr_1" to="store_ln75" fromId="1443" toId="1444">
</dataflow>
<dataflow id="5074" from="sliding_window_buffer_samples_timestamp_V_1_9" to="sliding_window_buffer_samples_timestamp_V_1_9_addr_1" fromId="1842" toId="1445">
</dataflow>
<dataflow id="5075" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_1_9_addr_1" fromId="2342" toId="1445">
</dataflow>
<dataflow id="5076" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_1_9_addr_1" fromId="1354" toId="1445">
</dataflow>
<dataflow id="5077" from="sample_period_samples_9_timestamp_V_load_1" to="store_ln75" fromId="492" toId="1446">
</dataflow>
<dataflow id="5078" from="sliding_window_buffer_samples_timestamp_V_1_9_addr_1" to="store_ln75" fromId="1445" toId="1446">
</dataflow>
<dataflow id="5079" from="sliding_window_buffer_samples_timestamp_V_1_10" to="sliding_window_buffer_samples_timestamp_V_1_10_addr_1" fromId="1843" toId="1447">
</dataflow>
<dataflow id="5080" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_1_10_addr_1" fromId="2342" toId="1447">
</dataflow>
<dataflow id="5081" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_1_10_addr_1" fromId="1354" toId="1447">
</dataflow>
<dataflow id="5082" from="sample_period_samples_10_timestamp_V_load_1" to="store_ln75" fromId="493" toId="1448">
</dataflow>
<dataflow id="5083" from="sliding_window_buffer_samples_timestamp_V_1_10_addr_1" to="store_ln75" fromId="1447" toId="1448">
</dataflow>
<dataflow id="5084" from="sliding_window_buffer_samples_timestamp_V_1_11" to="sliding_window_buffer_samples_timestamp_V_1_11_addr_1" fromId="1844" toId="1449">
</dataflow>
<dataflow id="5085" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_1_11_addr_1" fromId="2342" toId="1449">
</dataflow>
<dataflow id="5086" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_1_11_addr_1" fromId="1354" toId="1449">
</dataflow>
<dataflow id="5087" from="sample_period_samples_11_timestamp_V_load_1" to="store_ln75" fromId="494" toId="1450">
</dataflow>
<dataflow id="5088" from="sliding_window_buffer_samples_timestamp_V_1_11_addr_1" to="store_ln75" fromId="1449" toId="1450">
</dataflow>
<dataflow id="5089" from="sliding_window_buffer_samples_sample_V_2_0" to="sliding_window_buffer_samples_sample_V_2_0_addr_1" fromId="1845" toId="1451">
</dataflow>
<dataflow id="5090" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_2_0_addr_1" fromId="2342" toId="1451">
</dataflow>
<dataflow id="5091" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_2_0_addr_1" fromId="1354" toId="1451">
</dataflow>
<dataflow id="5092" from="sample_period_samples_0_sample_V_load_2" to="store_ln75" fromId="591" toId="1452">
</dataflow>
<dataflow id="5093" from="sliding_window_buffer_samples_sample_V_2_0_addr_1" to="store_ln75" fromId="1451" toId="1452">
</dataflow>
<dataflow id="5094" from="sliding_window_buffer_samples_sample_V_2_1" to="sliding_window_buffer_samples_sample_V_2_1_addr_1" fromId="1846" toId="1453">
</dataflow>
<dataflow id="5095" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_2_1_addr_1" fromId="2342" toId="1453">
</dataflow>
<dataflow id="5096" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_2_1_addr_1" fromId="1354" toId="1453">
</dataflow>
<dataflow id="5097" from="sample_period_samples_1_sample_V_load_2" to="store_ln75" fromId="592" toId="1454">
</dataflow>
<dataflow id="5098" from="sliding_window_buffer_samples_sample_V_2_1_addr_1" to="store_ln75" fromId="1453" toId="1454">
</dataflow>
<dataflow id="5099" from="sliding_window_buffer_samples_sample_V_2_2" to="sliding_window_buffer_samples_sample_V_2_2_addr_1" fromId="1847" toId="1455">
</dataflow>
<dataflow id="5100" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_2_2_addr_1" fromId="2342" toId="1455">
</dataflow>
<dataflow id="5101" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_2_2_addr_1" fromId="1354" toId="1455">
</dataflow>
<dataflow id="5102" from="sample_period_samples_2_sample_V_load_2" to="store_ln75" fromId="593" toId="1456">
</dataflow>
<dataflow id="5103" from="sliding_window_buffer_samples_sample_V_2_2_addr_1" to="store_ln75" fromId="1455" toId="1456">
</dataflow>
<dataflow id="5104" from="sliding_window_buffer_samples_sample_V_2_3" to="sliding_window_buffer_samples_sample_V_2_3_addr_1" fromId="1848" toId="1457">
</dataflow>
<dataflow id="5105" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_2_3_addr_1" fromId="2342" toId="1457">
</dataflow>
<dataflow id="5106" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_2_3_addr_1" fromId="1354" toId="1457">
</dataflow>
<dataflow id="5107" from="sample_period_samples_3_sample_V_load_2" to="store_ln75" fromId="594" toId="1458">
</dataflow>
<dataflow id="5108" from="sliding_window_buffer_samples_sample_V_2_3_addr_1" to="store_ln75" fromId="1457" toId="1458">
</dataflow>
<dataflow id="5109" from="sliding_window_buffer_samples_sample_V_2_4" to="sliding_window_buffer_samples_sample_V_2_4_addr_1" fromId="1849" toId="1459">
</dataflow>
<dataflow id="5110" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_2_4_addr_1" fromId="2342" toId="1459">
</dataflow>
<dataflow id="5111" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_2_4_addr_1" fromId="1354" toId="1459">
</dataflow>
<dataflow id="5112" from="sample_period_samples_4_sample_V_load_2" to="store_ln75" fromId="595" toId="1460">
</dataflow>
<dataflow id="5113" from="sliding_window_buffer_samples_sample_V_2_4_addr_1" to="store_ln75" fromId="1459" toId="1460">
</dataflow>
<dataflow id="5114" from="sliding_window_buffer_samples_sample_V_2_5" to="sliding_window_buffer_samples_sample_V_2_5_addr_1" fromId="1850" toId="1461">
</dataflow>
<dataflow id="5115" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_2_5_addr_1" fromId="2342" toId="1461">
</dataflow>
<dataflow id="5116" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_2_5_addr_1" fromId="1354" toId="1461">
</dataflow>
<dataflow id="5117" from="sample_period_samples_5_sample_V_load_2" to="store_ln75" fromId="596" toId="1462">
</dataflow>
<dataflow id="5118" from="sliding_window_buffer_samples_sample_V_2_5_addr_1" to="store_ln75" fromId="1461" toId="1462">
</dataflow>
<dataflow id="5119" from="sliding_window_buffer_samples_sample_V_2_6" to="sliding_window_buffer_samples_sample_V_2_6_addr_1" fromId="1851" toId="1463">
</dataflow>
<dataflow id="5120" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_2_6_addr_1" fromId="2342" toId="1463">
</dataflow>
<dataflow id="5121" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_2_6_addr_1" fromId="1354" toId="1463">
</dataflow>
<dataflow id="5122" from="sample_period_samples_6_sample_V_load_2" to="store_ln75" fromId="597" toId="1464">
</dataflow>
<dataflow id="5123" from="sliding_window_buffer_samples_sample_V_2_6_addr_1" to="store_ln75" fromId="1463" toId="1464">
</dataflow>
<dataflow id="5124" from="sliding_window_buffer_samples_sample_V_2_7" to="sliding_window_buffer_samples_sample_V_2_7_addr_1" fromId="1852" toId="1465">
</dataflow>
<dataflow id="5125" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_2_7_addr_1" fromId="2342" toId="1465">
</dataflow>
<dataflow id="5126" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_2_7_addr_1" fromId="1354" toId="1465">
</dataflow>
<dataflow id="5127" from="sample_period_samples_7_sample_V_load_2" to="store_ln75" fromId="598" toId="1466">
</dataflow>
<dataflow id="5128" from="sliding_window_buffer_samples_sample_V_2_7_addr_1" to="store_ln75" fromId="1465" toId="1466">
</dataflow>
<dataflow id="5129" from="sliding_window_buffer_samples_sample_V_2_8" to="sliding_window_buffer_samples_sample_V_2_8_addr_1" fromId="1853" toId="1467">
</dataflow>
<dataflow id="5130" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_2_8_addr_1" fromId="2342" toId="1467">
</dataflow>
<dataflow id="5131" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_2_8_addr_1" fromId="1354" toId="1467">
</dataflow>
<dataflow id="5132" from="sample_period_samples_8_sample_V_load_2" to="store_ln75" fromId="599" toId="1468">
</dataflow>
<dataflow id="5133" from="sliding_window_buffer_samples_sample_V_2_8_addr_1" to="store_ln75" fromId="1467" toId="1468">
</dataflow>
<dataflow id="5134" from="sliding_window_buffer_samples_sample_V_2_9" to="sliding_window_buffer_samples_sample_V_2_9_addr_1" fromId="1854" toId="1469">
</dataflow>
<dataflow id="5135" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_2_9_addr_1" fromId="2342" toId="1469">
</dataflow>
<dataflow id="5136" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_2_9_addr_1" fromId="1354" toId="1469">
</dataflow>
<dataflow id="5137" from="sample_period_samples_9_sample_V_load_2" to="store_ln75" fromId="600" toId="1470">
</dataflow>
<dataflow id="5138" from="sliding_window_buffer_samples_sample_V_2_9_addr_1" to="store_ln75" fromId="1469" toId="1470">
</dataflow>
<dataflow id="5139" from="sliding_window_buffer_samples_sample_V_2_10" to="sliding_window_buffer_samples_sample_V_2_10_addr_1" fromId="1855" toId="1471">
</dataflow>
<dataflow id="5140" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_2_10_addr_1" fromId="2342" toId="1471">
</dataflow>
<dataflow id="5141" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_2_10_addr_1" fromId="1354" toId="1471">
</dataflow>
<dataflow id="5142" from="sample_period_samples_10_sample_V_load_2" to="store_ln75" fromId="601" toId="1472">
</dataflow>
<dataflow id="5143" from="sliding_window_buffer_samples_sample_V_2_10_addr_1" to="store_ln75" fromId="1471" toId="1472">
</dataflow>
<dataflow id="5144" from="sliding_window_buffer_samples_sample_V_2_11" to="sliding_window_buffer_samples_sample_V_2_11_addr_1" fromId="1856" toId="1473">
</dataflow>
<dataflow id="5145" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_2_11_addr_1" fromId="2342" toId="1473">
</dataflow>
<dataflow id="5146" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_2_11_addr_1" fromId="1354" toId="1473">
</dataflow>
<dataflow id="5147" from="sample_period_samples_11_sample_V_load_2" to="store_ln75" fromId="602" toId="1474">
</dataflow>
<dataflow id="5148" from="sliding_window_buffer_samples_sample_V_2_11_addr_1" to="store_ln75" fromId="1473" toId="1474">
</dataflow>
<dataflow id="5149" from="sliding_window_buffer_samples_timestamp_V_2_0" to="sliding_window_buffer_samples_timestamp_V_2_0_addr_1" fromId="1857" toId="1475">
</dataflow>
<dataflow id="5150" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_2_0_addr_1" fromId="2342" toId="1475">
</dataflow>
<dataflow id="5151" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_2_0_addr_1" fromId="1354" toId="1475">
</dataflow>
<dataflow id="5152" from="sample_period_samples_0_timestamp_V_load_2" to="store_ln75" fromId="603" toId="1476">
</dataflow>
<dataflow id="5153" from="sliding_window_buffer_samples_timestamp_V_2_0_addr_1" to="store_ln75" fromId="1475" toId="1476">
</dataflow>
<dataflow id="5154" from="sliding_window_buffer_samples_timestamp_V_2_1" to="sliding_window_buffer_samples_timestamp_V_2_1_addr_1" fromId="1858" toId="1477">
</dataflow>
<dataflow id="5155" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_2_1_addr_1" fromId="2342" toId="1477">
</dataflow>
<dataflow id="5156" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_2_1_addr_1" fromId="1354" toId="1477">
</dataflow>
<dataflow id="5157" from="sample_period_samples_1_timestamp_V_load_2" to="store_ln75" fromId="604" toId="1478">
</dataflow>
<dataflow id="5158" from="sliding_window_buffer_samples_timestamp_V_2_1_addr_1" to="store_ln75" fromId="1477" toId="1478">
</dataflow>
<dataflow id="5159" from="sliding_window_buffer_samples_timestamp_V_2_2" to="sliding_window_buffer_samples_timestamp_V_2_2_addr_1" fromId="1859" toId="1479">
</dataflow>
<dataflow id="5160" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_2_2_addr_1" fromId="2342" toId="1479">
</dataflow>
<dataflow id="5161" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_2_2_addr_1" fromId="1354" toId="1479">
</dataflow>
<dataflow id="5162" from="sample_period_samples_2_timestamp_V_load_2" to="store_ln75" fromId="605" toId="1480">
</dataflow>
<dataflow id="5163" from="sliding_window_buffer_samples_timestamp_V_2_2_addr_1" to="store_ln75" fromId="1479" toId="1480">
</dataflow>
<dataflow id="5164" from="sliding_window_buffer_samples_timestamp_V_2_3" to="sliding_window_buffer_samples_timestamp_V_2_3_addr_1" fromId="1860" toId="1481">
</dataflow>
<dataflow id="5165" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_2_3_addr_1" fromId="2342" toId="1481">
</dataflow>
<dataflow id="5166" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_2_3_addr_1" fromId="1354" toId="1481">
</dataflow>
<dataflow id="5167" from="sample_period_samples_3_timestamp_V_load_2" to="store_ln75" fromId="606" toId="1482">
</dataflow>
<dataflow id="5168" from="sliding_window_buffer_samples_timestamp_V_2_3_addr_1" to="store_ln75" fromId="1481" toId="1482">
</dataflow>
<dataflow id="5169" from="sliding_window_buffer_samples_timestamp_V_2_4" to="sliding_window_buffer_samples_timestamp_V_2_4_addr_1" fromId="1861" toId="1483">
</dataflow>
<dataflow id="5170" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_2_4_addr_1" fromId="2342" toId="1483">
</dataflow>
<dataflow id="5171" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_2_4_addr_1" fromId="1354" toId="1483">
</dataflow>
<dataflow id="5172" from="sample_period_samples_4_timestamp_V_load_2" to="store_ln75" fromId="607" toId="1484">
</dataflow>
<dataflow id="5173" from="sliding_window_buffer_samples_timestamp_V_2_4_addr_1" to="store_ln75" fromId="1483" toId="1484">
</dataflow>
<dataflow id="5174" from="sliding_window_buffer_samples_timestamp_V_2_5" to="sliding_window_buffer_samples_timestamp_V_2_5_addr_1" fromId="1862" toId="1485">
</dataflow>
<dataflow id="5175" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_2_5_addr_1" fromId="2342" toId="1485">
</dataflow>
<dataflow id="5176" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_2_5_addr_1" fromId="1354" toId="1485">
</dataflow>
<dataflow id="5177" from="sample_period_samples_5_timestamp_V_load_2" to="store_ln75" fromId="608" toId="1486">
</dataflow>
<dataflow id="5178" from="sliding_window_buffer_samples_timestamp_V_2_5_addr_1" to="store_ln75" fromId="1485" toId="1486">
</dataflow>
<dataflow id="5179" from="sliding_window_buffer_samples_timestamp_V_2_6" to="sliding_window_buffer_samples_timestamp_V_2_6_addr_1" fromId="1863" toId="1487">
</dataflow>
<dataflow id="5180" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_2_6_addr_1" fromId="2342" toId="1487">
</dataflow>
<dataflow id="5181" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_2_6_addr_1" fromId="1354" toId="1487">
</dataflow>
<dataflow id="5182" from="sample_period_samples_6_timestamp_V_load_2" to="store_ln75" fromId="609" toId="1488">
</dataflow>
<dataflow id="5183" from="sliding_window_buffer_samples_timestamp_V_2_6_addr_1" to="store_ln75" fromId="1487" toId="1488">
</dataflow>
<dataflow id="5184" from="sliding_window_buffer_samples_timestamp_V_2_7" to="sliding_window_buffer_samples_timestamp_V_2_7_addr_1" fromId="1864" toId="1489">
</dataflow>
<dataflow id="5185" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_2_7_addr_1" fromId="2342" toId="1489">
</dataflow>
<dataflow id="5186" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_2_7_addr_1" fromId="1354" toId="1489">
</dataflow>
<dataflow id="5187" from="sample_period_samples_7_timestamp_V_load_2" to="store_ln75" fromId="610" toId="1490">
</dataflow>
<dataflow id="5188" from="sliding_window_buffer_samples_timestamp_V_2_7_addr_1" to="store_ln75" fromId="1489" toId="1490">
</dataflow>
<dataflow id="5189" from="sliding_window_buffer_samples_timestamp_V_2_8" to="sliding_window_buffer_samples_timestamp_V_2_8_addr_1" fromId="1865" toId="1491">
</dataflow>
<dataflow id="5190" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_2_8_addr_1" fromId="2342" toId="1491">
</dataflow>
<dataflow id="5191" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_2_8_addr_1" fromId="1354" toId="1491">
</dataflow>
<dataflow id="5192" from="sample_period_samples_8_timestamp_V_load_2" to="store_ln75" fromId="611" toId="1492">
</dataflow>
<dataflow id="5193" from="sliding_window_buffer_samples_timestamp_V_2_8_addr_1" to="store_ln75" fromId="1491" toId="1492">
</dataflow>
<dataflow id="5194" from="sliding_window_buffer_samples_timestamp_V_2_9" to="sliding_window_buffer_samples_timestamp_V_2_9_addr_1" fromId="1866" toId="1493">
</dataflow>
<dataflow id="5195" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_2_9_addr_1" fromId="2342" toId="1493">
</dataflow>
<dataflow id="5196" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_2_9_addr_1" fromId="1354" toId="1493">
</dataflow>
<dataflow id="5197" from="sample_period_samples_9_timestamp_V_load_2" to="store_ln75" fromId="612" toId="1494">
</dataflow>
<dataflow id="5198" from="sliding_window_buffer_samples_timestamp_V_2_9_addr_1" to="store_ln75" fromId="1493" toId="1494">
</dataflow>
<dataflow id="5199" from="sliding_window_buffer_samples_timestamp_V_2_10" to="sliding_window_buffer_samples_timestamp_V_2_10_addr_1" fromId="1867" toId="1495">
</dataflow>
<dataflow id="5200" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_2_10_addr_1" fromId="2342" toId="1495">
</dataflow>
<dataflow id="5201" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_2_10_addr_1" fromId="1354" toId="1495">
</dataflow>
<dataflow id="5202" from="sample_period_samples_10_timestamp_V_load_2" to="store_ln75" fromId="613" toId="1496">
</dataflow>
<dataflow id="5203" from="sliding_window_buffer_samples_timestamp_V_2_10_addr_1" to="store_ln75" fromId="1495" toId="1496">
</dataflow>
<dataflow id="5204" from="sliding_window_buffer_samples_timestamp_V_2_11" to="sliding_window_buffer_samples_timestamp_V_2_11_addr_1" fromId="1868" toId="1497">
</dataflow>
<dataflow id="5205" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_2_11_addr_1" fromId="2342" toId="1497">
</dataflow>
<dataflow id="5206" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_2_11_addr_1" fromId="1354" toId="1497">
</dataflow>
<dataflow id="5207" from="sample_period_samples_11_timestamp_V_load_2" to="store_ln75" fromId="614" toId="1498">
</dataflow>
<dataflow id="5208" from="sliding_window_buffer_samples_timestamp_V_2_11_addr_1" to="store_ln75" fromId="1497" toId="1498">
</dataflow>
<dataflow id="5209" from="sliding_window_buffer_samples_sample_V_3_0" to="sliding_window_buffer_samples_sample_V_3_0_addr_1" fromId="1869" toId="1499">
</dataflow>
<dataflow id="5210" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_3_0_addr_1" fromId="2342" toId="1499">
</dataflow>
<dataflow id="5211" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_3_0_addr_1" fromId="1354" toId="1499">
</dataflow>
<dataflow id="5212" from="sample_period_samples_0_sample_V_load_3" to="store_ln75" fromId="615" toId="1500">
</dataflow>
<dataflow id="5213" from="sliding_window_buffer_samples_sample_V_3_0_addr_1" to="store_ln75" fromId="1499" toId="1500">
</dataflow>
<dataflow id="5214" from="sliding_window_buffer_samples_sample_V_3_1" to="sliding_window_buffer_samples_sample_V_3_1_addr_1" fromId="1870" toId="1501">
</dataflow>
<dataflow id="5215" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_3_1_addr_1" fromId="2342" toId="1501">
</dataflow>
<dataflow id="5216" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_3_1_addr_1" fromId="1354" toId="1501">
</dataflow>
<dataflow id="5217" from="sample_period_samples_1_sample_V_load_3" to="store_ln75" fromId="616" toId="1502">
</dataflow>
<dataflow id="5218" from="sliding_window_buffer_samples_sample_V_3_1_addr_1" to="store_ln75" fromId="1501" toId="1502">
</dataflow>
<dataflow id="5219" from="sliding_window_buffer_samples_sample_V_3_2" to="sliding_window_buffer_samples_sample_V_3_2_addr_1" fromId="1871" toId="1503">
</dataflow>
<dataflow id="5220" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_3_2_addr_1" fromId="2342" toId="1503">
</dataflow>
<dataflow id="5221" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_3_2_addr_1" fromId="1354" toId="1503">
</dataflow>
<dataflow id="5222" from="sample_period_samples_2_sample_V_load_3" to="store_ln75" fromId="617" toId="1504">
</dataflow>
<dataflow id="5223" from="sliding_window_buffer_samples_sample_V_3_2_addr_1" to="store_ln75" fromId="1503" toId="1504">
</dataflow>
<dataflow id="5224" from="sliding_window_buffer_samples_sample_V_3_3" to="sliding_window_buffer_samples_sample_V_3_3_addr_1" fromId="1872" toId="1505">
</dataflow>
<dataflow id="5225" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_3_3_addr_1" fromId="2342" toId="1505">
</dataflow>
<dataflow id="5226" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_3_3_addr_1" fromId="1354" toId="1505">
</dataflow>
<dataflow id="5227" from="sample_period_samples_3_sample_V_load_3" to="store_ln75" fromId="618" toId="1506">
</dataflow>
<dataflow id="5228" from="sliding_window_buffer_samples_sample_V_3_3_addr_1" to="store_ln75" fromId="1505" toId="1506">
</dataflow>
<dataflow id="5229" from="sliding_window_buffer_samples_sample_V_3_4" to="sliding_window_buffer_samples_sample_V_3_4_addr_1" fromId="1873" toId="1507">
</dataflow>
<dataflow id="5230" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_3_4_addr_1" fromId="2342" toId="1507">
</dataflow>
<dataflow id="5231" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_3_4_addr_1" fromId="1354" toId="1507">
</dataflow>
<dataflow id="5232" from="sample_period_samples_4_sample_V_load_3" to="store_ln75" fromId="619" toId="1508">
</dataflow>
<dataflow id="5233" from="sliding_window_buffer_samples_sample_V_3_4_addr_1" to="store_ln75" fromId="1507" toId="1508">
</dataflow>
<dataflow id="5234" from="sliding_window_buffer_samples_sample_V_3_5" to="sliding_window_buffer_samples_sample_V_3_5_addr_1" fromId="1874" toId="1509">
</dataflow>
<dataflow id="5235" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_3_5_addr_1" fromId="2342" toId="1509">
</dataflow>
<dataflow id="5236" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_3_5_addr_1" fromId="1354" toId="1509">
</dataflow>
<dataflow id="5237" from="sample_period_samples_5_sample_V_load_3" to="store_ln75" fromId="620" toId="1510">
</dataflow>
<dataflow id="5238" from="sliding_window_buffer_samples_sample_V_3_5_addr_1" to="store_ln75" fromId="1509" toId="1510">
</dataflow>
<dataflow id="5239" from="sliding_window_buffer_samples_sample_V_3_6" to="sliding_window_buffer_samples_sample_V_3_6_addr_1" fromId="1875" toId="1511">
</dataflow>
<dataflow id="5240" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_3_6_addr_1" fromId="2342" toId="1511">
</dataflow>
<dataflow id="5241" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_3_6_addr_1" fromId="1354" toId="1511">
</dataflow>
<dataflow id="5242" from="sample_period_samples_6_sample_V_load_3" to="store_ln75" fromId="621" toId="1512">
</dataflow>
<dataflow id="5243" from="sliding_window_buffer_samples_sample_V_3_6_addr_1" to="store_ln75" fromId="1511" toId="1512">
</dataflow>
<dataflow id="5244" from="sliding_window_buffer_samples_sample_V_3_7" to="sliding_window_buffer_samples_sample_V_3_7_addr_1" fromId="1876" toId="1513">
</dataflow>
<dataflow id="5245" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_3_7_addr_1" fromId="2342" toId="1513">
</dataflow>
<dataflow id="5246" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_3_7_addr_1" fromId="1354" toId="1513">
</dataflow>
<dataflow id="5247" from="sample_period_samples_7_sample_V_load_3" to="store_ln75" fromId="622" toId="1514">
</dataflow>
<dataflow id="5248" from="sliding_window_buffer_samples_sample_V_3_7_addr_1" to="store_ln75" fromId="1513" toId="1514">
</dataflow>
<dataflow id="5249" from="sliding_window_buffer_samples_sample_V_3_8" to="sliding_window_buffer_samples_sample_V_3_8_addr_1" fromId="1877" toId="1515">
</dataflow>
<dataflow id="5250" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_3_8_addr_1" fromId="2342" toId="1515">
</dataflow>
<dataflow id="5251" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_3_8_addr_1" fromId="1354" toId="1515">
</dataflow>
<dataflow id="5252" from="sample_period_samples_8_sample_V_load_3" to="store_ln75" fromId="623" toId="1516">
</dataflow>
<dataflow id="5253" from="sliding_window_buffer_samples_sample_V_3_8_addr_1" to="store_ln75" fromId="1515" toId="1516">
</dataflow>
<dataflow id="5254" from="sliding_window_buffer_samples_sample_V_3_9" to="sliding_window_buffer_samples_sample_V_3_9_addr_1" fromId="1878" toId="1517">
</dataflow>
<dataflow id="5255" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_3_9_addr_1" fromId="2342" toId="1517">
</dataflow>
<dataflow id="5256" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_3_9_addr_1" fromId="1354" toId="1517">
</dataflow>
<dataflow id="5257" from="sample_period_samples_9_sample_V_load_3" to="store_ln75" fromId="624" toId="1518">
</dataflow>
<dataflow id="5258" from="sliding_window_buffer_samples_sample_V_3_9_addr_1" to="store_ln75" fromId="1517" toId="1518">
</dataflow>
<dataflow id="5259" from="sliding_window_buffer_samples_sample_V_3_10" to="sliding_window_buffer_samples_sample_V_3_10_addr_1" fromId="1879" toId="1519">
</dataflow>
<dataflow id="5260" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_3_10_addr_1" fromId="2342" toId="1519">
</dataflow>
<dataflow id="5261" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_3_10_addr_1" fromId="1354" toId="1519">
</dataflow>
<dataflow id="5262" from="sample_period_samples_10_sample_V_load_3" to="store_ln75" fromId="625" toId="1520">
</dataflow>
<dataflow id="5263" from="sliding_window_buffer_samples_sample_V_3_10_addr_1" to="store_ln75" fromId="1519" toId="1520">
</dataflow>
<dataflow id="5264" from="sliding_window_buffer_samples_sample_V_3_11" to="sliding_window_buffer_samples_sample_V_3_11_addr_1" fromId="1880" toId="1521">
</dataflow>
<dataflow id="5265" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_3_11_addr_1" fromId="2342" toId="1521">
</dataflow>
<dataflow id="5266" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_3_11_addr_1" fromId="1354" toId="1521">
</dataflow>
<dataflow id="5267" from="sample_period_samples_11_sample_V_load_3" to="store_ln75" fromId="626" toId="1522">
</dataflow>
<dataflow id="5268" from="sliding_window_buffer_samples_sample_V_3_11_addr_1" to="store_ln75" fromId="1521" toId="1522">
</dataflow>
<dataflow id="5269" from="sliding_window_buffer_samples_timestamp_V_3_0" to="sliding_window_buffer_samples_timestamp_V_3_0_addr_1" fromId="1881" toId="1523">
</dataflow>
<dataflow id="5270" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_3_0_addr_1" fromId="2342" toId="1523">
</dataflow>
<dataflow id="5271" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_3_0_addr_1" fromId="1354" toId="1523">
</dataflow>
<dataflow id="5272" from="sample_period_samples_0_timestamp_V_load_3" to="store_ln75" fromId="627" toId="1524">
</dataflow>
<dataflow id="5273" from="sliding_window_buffer_samples_timestamp_V_3_0_addr_1" to="store_ln75" fromId="1523" toId="1524">
</dataflow>
<dataflow id="5274" from="sliding_window_buffer_samples_timestamp_V_3_1" to="sliding_window_buffer_samples_timestamp_V_3_1_addr_1" fromId="1882" toId="1525">
</dataflow>
<dataflow id="5275" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_3_1_addr_1" fromId="2342" toId="1525">
</dataflow>
<dataflow id="5276" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_3_1_addr_1" fromId="1354" toId="1525">
</dataflow>
<dataflow id="5277" from="sample_period_samples_1_timestamp_V_load_3" to="store_ln75" fromId="628" toId="1526">
</dataflow>
<dataflow id="5278" from="sliding_window_buffer_samples_timestamp_V_3_1_addr_1" to="store_ln75" fromId="1525" toId="1526">
</dataflow>
<dataflow id="5279" from="sliding_window_buffer_samples_timestamp_V_3_2" to="sliding_window_buffer_samples_timestamp_V_3_2_addr_1" fromId="1883" toId="1527">
</dataflow>
<dataflow id="5280" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_3_2_addr_1" fromId="2342" toId="1527">
</dataflow>
<dataflow id="5281" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_3_2_addr_1" fromId="1354" toId="1527">
</dataflow>
<dataflow id="5282" from="sample_period_samples_2_timestamp_V_load_3" to="store_ln75" fromId="629" toId="1528">
</dataflow>
<dataflow id="5283" from="sliding_window_buffer_samples_timestamp_V_3_2_addr_1" to="store_ln75" fromId="1527" toId="1528">
</dataflow>
<dataflow id="5284" from="sliding_window_buffer_samples_timestamp_V_3_3" to="sliding_window_buffer_samples_timestamp_V_3_3_addr_1" fromId="1884" toId="1529">
</dataflow>
<dataflow id="5285" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_3_3_addr_1" fromId="2342" toId="1529">
</dataflow>
<dataflow id="5286" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_3_3_addr_1" fromId="1354" toId="1529">
</dataflow>
<dataflow id="5287" from="sample_period_samples_3_timestamp_V_load_3" to="store_ln75" fromId="630" toId="1530">
</dataflow>
<dataflow id="5288" from="sliding_window_buffer_samples_timestamp_V_3_3_addr_1" to="store_ln75" fromId="1529" toId="1530">
</dataflow>
<dataflow id="5289" from="sliding_window_buffer_samples_timestamp_V_3_4" to="sliding_window_buffer_samples_timestamp_V_3_4_addr_1" fromId="1885" toId="1531">
</dataflow>
<dataflow id="5290" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_3_4_addr_1" fromId="2342" toId="1531">
</dataflow>
<dataflow id="5291" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_3_4_addr_1" fromId="1354" toId="1531">
</dataflow>
<dataflow id="5292" from="sample_period_samples_4_timestamp_V_load_3" to="store_ln75" fromId="631" toId="1532">
</dataflow>
<dataflow id="5293" from="sliding_window_buffer_samples_timestamp_V_3_4_addr_1" to="store_ln75" fromId="1531" toId="1532">
</dataflow>
<dataflow id="5294" from="sliding_window_buffer_samples_timestamp_V_3_5" to="sliding_window_buffer_samples_timestamp_V_3_5_addr_1" fromId="1886" toId="1533">
</dataflow>
<dataflow id="5295" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_3_5_addr_1" fromId="2342" toId="1533">
</dataflow>
<dataflow id="5296" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_3_5_addr_1" fromId="1354" toId="1533">
</dataflow>
<dataflow id="5297" from="sample_period_samples_5_timestamp_V_load_3" to="store_ln75" fromId="632" toId="1534">
</dataflow>
<dataflow id="5298" from="sliding_window_buffer_samples_timestamp_V_3_5_addr_1" to="store_ln75" fromId="1533" toId="1534">
</dataflow>
<dataflow id="5299" from="sliding_window_buffer_samples_timestamp_V_3_6" to="sliding_window_buffer_samples_timestamp_V_3_6_addr_1" fromId="1887" toId="1535">
</dataflow>
<dataflow id="5300" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_3_6_addr_1" fromId="2342" toId="1535">
</dataflow>
<dataflow id="5301" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_3_6_addr_1" fromId="1354" toId="1535">
</dataflow>
<dataflow id="5302" from="sample_period_samples_6_timestamp_V_load_3" to="store_ln75" fromId="633" toId="1536">
</dataflow>
<dataflow id="5303" from="sliding_window_buffer_samples_timestamp_V_3_6_addr_1" to="store_ln75" fromId="1535" toId="1536">
</dataflow>
<dataflow id="5304" from="sliding_window_buffer_samples_timestamp_V_3_7" to="sliding_window_buffer_samples_timestamp_V_3_7_addr_1" fromId="1888" toId="1537">
</dataflow>
<dataflow id="5305" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_3_7_addr_1" fromId="2342" toId="1537">
</dataflow>
<dataflow id="5306" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_3_7_addr_1" fromId="1354" toId="1537">
</dataflow>
<dataflow id="5307" from="sample_period_samples_7_timestamp_V_load_3" to="store_ln75" fromId="634" toId="1538">
</dataflow>
<dataflow id="5308" from="sliding_window_buffer_samples_timestamp_V_3_7_addr_1" to="store_ln75" fromId="1537" toId="1538">
</dataflow>
<dataflow id="5309" from="sliding_window_buffer_samples_timestamp_V_3_8" to="sliding_window_buffer_samples_timestamp_V_3_8_addr_1" fromId="1889" toId="1539">
</dataflow>
<dataflow id="5310" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_3_8_addr_1" fromId="2342" toId="1539">
</dataflow>
<dataflow id="5311" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_3_8_addr_1" fromId="1354" toId="1539">
</dataflow>
<dataflow id="5312" from="sample_period_samples_8_timestamp_V_load_3" to="store_ln75" fromId="635" toId="1540">
</dataflow>
<dataflow id="5313" from="sliding_window_buffer_samples_timestamp_V_3_8_addr_1" to="store_ln75" fromId="1539" toId="1540">
</dataflow>
<dataflow id="5314" from="sliding_window_buffer_samples_timestamp_V_3_9" to="sliding_window_buffer_samples_timestamp_V_3_9_addr_1" fromId="1890" toId="1541">
</dataflow>
<dataflow id="5315" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_3_9_addr_1" fromId="2342" toId="1541">
</dataflow>
<dataflow id="5316" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_3_9_addr_1" fromId="1354" toId="1541">
</dataflow>
<dataflow id="5317" from="sample_period_samples_9_timestamp_V_load_3" to="store_ln75" fromId="636" toId="1542">
</dataflow>
<dataflow id="5318" from="sliding_window_buffer_samples_timestamp_V_3_9_addr_1" to="store_ln75" fromId="1541" toId="1542">
</dataflow>
<dataflow id="5319" from="sliding_window_buffer_samples_timestamp_V_3_10" to="sliding_window_buffer_samples_timestamp_V_3_10_addr_1" fromId="1891" toId="1543">
</dataflow>
<dataflow id="5320" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_3_10_addr_1" fromId="2342" toId="1543">
</dataflow>
<dataflow id="5321" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_3_10_addr_1" fromId="1354" toId="1543">
</dataflow>
<dataflow id="5322" from="sample_period_samples_10_timestamp_V_load_3" to="store_ln75" fromId="637" toId="1544">
</dataflow>
<dataflow id="5323" from="sliding_window_buffer_samples_timestamp_V_3_10_addr_1" to="store_ln75" fromId="1543" toId="1544">
</dataflow>
<dataflow id="5324" from="sliding_window_buffer_samples_timestamp_V_3_11" to="sliding_window_buffer_samples_timestamp_V_3_11_addr_1" fromId="1892" toId="1545">
</dataflow>
<dataflow id="5325" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_3_11_addr_1" fromId="2342" toId="1545">
</dataflow>
<dataflow id="5326" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_3_11_addr_1" fromId="1354" toId="1545">
</dataflow>
<dataflow id="5327" from="sample_period_samples_11_timestamp_V_load_3" to="store_ln75" fromId="638" toId="1546">
</dataflow>
<dataflow id="5328" from="sliding_window_buffer_samples_timestamp_V_3_11_addr_1" to="store_ln75" fromId="1545" toId="1546">
</dataflow>
<dataflow id="5329" from="sliding_window_buffer_samples_sample_V_4_0" to="sliding_window_buffer_samples_sample_V_4_0_addr_1" fromId="1893" toId="1547">
</dataflow>
<dataflow id="5330" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_4_0_addr_1" fromId="2342" toId="1547">
</dataflow>
<dataflow id="5331" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_4_0_addr_1" fromId="1354" toId="1547">
</dataflow>
<dataflow id="5332" from="sample_period_samples_0_sample_V_load_4" to="store_ln75" fromId="735" toId="1548">
</dataflow>
<dataflow id="5333" from="sliding_window_buffer_samples_sample_V_4_0_addr_1" to="store_ln75" fromId="1547" toId="1548">
</dataflow>
<dataflow id="5334" from="sliding_window_buffer_samples_sample_V_4_1" to="sliding_window_buffer_samples_sample_V_4_1_addr_1" fromId="1894" toId="1549">
</dataflow>
<dataflow id="5335" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_4_1_addr_1" fromId="2342" toId="1549">
</dataflow>
<dataflow id="5336" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_4_1_addr_1" fromId="1354" toId="1549">
</dataflow>
<dataflow id="5337" from="sample_period_samples_1_sample_V_load_4" to="store_ln75" fromId="736" toId="1550">
</dataflow>
<dataflow id="5338" from="sliding_window_buffer_samples_sample_V_4_1_addr_1" to="store_ln75" fromId="1549" toId="1550">
</dataflow>
<dataflow id="5339" from="sliding_window_buffer_samples_sample_V_4_2" to="sliding_window_buffer_samples_sample_V_4_2_addr_1" fromId="1895" toId="1551">
</dataflow>
<dataflow id="5340" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_4_2_addr_1" fromId="2342" toId="1551">
</dataflow>
<dataflow id="5341" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_4_2_addr_1" fromId="1354" toId="1551">
</dataflow>
<dataflow id="5342" from="sample_period_samples_2_sample_V_load_4" to="store_ln75" fromId="737" toId="1552">
</dataflow>
<dataflow id="5343" from="sliding_window_buffer_samples_sample_V_4_2_addr_1" to="store_ln75" fromId="1551" toId="1552">
</dataflow>
<dataflow id="5344" from="sliding_window_buffer_samples_sample_V_4_3" to="sliding_window_buffer_samples_sample_V_4_3_addr_1" fromId="1896" toId="1553">
</dataflow>
<dataflow id="5345" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_4_3_addr_1" fromId="2342" toId="1553">
</dataflow>
<dataflow id="5346" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_4_3_addr_1" fromId="1354" toId="1553">
</dataflow>
<dataflow id="5347" from="sample_period_samples_3_sample_V_load_4" to="store_ln75" fromId="738" toId="1554">
</dataflow>
<dataflow id="5348" from="sliding_window_buffer_samples_sample_V_4_3_addr_1" to="store_ln75" fromId="1553" toId="1554">
</dataflow>
<dataflow id="5349" from="sliding_window_buffer_samples_sample_V_4_4" to="sliding_window_buffer_samples_sample_V_4_4_addr_1" fromId="1897" toId="1555">
</dataflow>
<dataflow id="5350" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_4_4_addr_1" fromId="2342" toId="1555">
</dataflow>
<dataflow id="5351" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_4_4_addr_1" fromId="1354" toId="1555">
</dataflow>
<dataflow id="5352" from="sample_period_samples_4_sample_V_load_4" to="store_ln75" fromId="739" toId="1556">
</dataflow>
<dataflow id="5353" from="sliding_window_buffer_samples_sample_V_4_4_addr_1" to="store_ln75" fromId="1555" toId="1556">
</dataflow>
<dataflow id="5354" from="sliding_window_buffer_samples_sample_V_4_5" to="sliding_window_buffer_samples_sample_V_4_5_addr_1" fromId="1898" toId="1557">
</dataflow>
<dataflow id="5355" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_4_5_addr_1" fromId="2342" toId="1557">
</dataflow>
<dataflow id="5356" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_4_5_addr_1" fromId="1354" toId="1557">
</dataflow>
<dataflow id="5357" from="sample_period_samples_5_sample_V_load_4" to="store_ln75" fromId="740" toId="1558">
</dataflow>
<dataflow id="5358" from="sliding_window_buffer_samples_sample_V_4_5_addr_1" to="store_ln75" fromId="1557" toId="1558">
</dataflow>
<dataflow id="5359" from="sliding_window_buffer_samples_sample_V_4_6" to="sliding_window_buffer_samples_sample_V_4_6_addr_1" fromId="1899" toId="1559">
</dataflow>
<dataflow id="5360" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_4_6_addr_1" fromId="2342" toId="1559">
</dataflow>
<dataflow id="5361" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_4_6_addr_1" fromId="1354" toId="1559">
</dataflow>
<dataflow id="5362" from="sample_period_samples_6_sample_V_load_4" to="store_ln75" fromId="741" toId="1560">
</dataflow>
<dataflow id="5363" from="sliding_window_buffer_samples_sample_V_4_6_addr_1" to="store_ln75" fromId="1559" toId="1560">
</dataflow>
<dataflow id="5364" from="sliding_window_buffer_samples_sample_V_4_7" to="sliding_window_buffer_samples_sample_V_4_7_addr_1" fromId="1900" toId="1561">
</dataflow>
<dataflow id="5365" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_4_7_addr_1" fromId="2342" toId="1561">
</dataflow>
<dataflow id="5366" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_4_7_addr_1" fromId="1354" toId="1561">
</dataflow>
<dataflow id="5367" from="sample_period_samples_7_sample_V_load_4" to="store_ln75" fromId="742" toId="1562">
</dataflow>
<dataflow id="5368" from="sliding_window_buffer_samples_sample_V_4_7_addr_1" to="store_ln75" fromId="1561" toId="1562">
</dataflow>
<dataflow id="5369" from="sliding_window_buffer_samples_sample_V_4_8" to="sliding_window_buffer_samples_sample_V_4_8_addr_1" fromId="1901" toId="1563">
</dataflow>
<dataflow id="5370" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_4_8_addr_1" fromId="2342" toId="1563">
</dataflow>
<dataflow id="5371" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_4_8_addr_1" fromId="1354" toId="1563">
</dataflow>
<dataflow id="5372" from="sample_period_samples_8_sample_V_load_4" to="store_ln75" fromId="743" toId="1564">
</dataflow>
<dataflow id="5373" from="sliding_window_buffer_samples_sample_V_4_8_addr_1" to="store_ln75" fromId="1563" toId="1564">
</dataflow>
<dataflow id="5374" from="sliding_window_buffer_samples_sample_V_4_9" to="sliding_window_buffer_samples_sample_V_4_9_addr_1" fromId="1902" toId="1565">
</dataflow>
<dataflow id="5375" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_4_9_addr_1" fromId="2342" toId="1565">
</dataflow>
<dataflow id="5376" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_4_9_addr_1" fromId="1354" toId="1565">
</dataflow>
<dataflow id="5377" from="sample_period_samples_9_sample_V_load_4" to="store_ln75" fromId="744" toId="1566">
</dataflow>
<dataflow id="5378" from="sliding_window_buffer_samples_sample_V_4_9_addr_1" to="store_ln75" fromId="1565" toId="1566">
</dataflow>
<dataflow id="5379" from="sliding_window_buffer_samples_sample_V_4_10" to="sliding_window_buffer_samples_sample_V_4_10_addr_1" fromId="1903" toId="1567">
</dataflow>
<dataflow id="5380" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_4_10_addr_1" fromId="2342" toId="1567">
</dataflow>
<dataflow id="5381" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_4_10_addr_1" fromId="1354" toId="1567">
</dataflow>
<dataflow id="5382" from="sample_period_samples_10_sample_V_load_4" to="store_ln75" fromId="745" toId="1568">
</dataflow>
<dataflow id="5383" from="sliding_window_buffer_samples_sample_V_4_10_addr_1" to="store_ln75" fromId="1567" toId="1568">
</dataflow>
<dataflow id="5384" from="sliding_window_buffer_samples_sample_V_4_11" to="sliding_window_buffer_samples_sample_V_4_11_addr_1" fromId="1904" toId="1569">
</dataflow>
<dataflow id="5385" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_4_11_addr_1" fromId="2342" toId="1569">
</dataflow>
<dataflow id="5386" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_4_11_addr_1" fromId="1354" toId="1569">
</dataflow>
<dataflow id="5387" from="sample_period_samples_11_sample_V_load_4" to="store_ln75" fromId="746" toId="1570">
</dataflow>
<dataflow id="5388" from="sliding_window_buffer_samples_sample_V_4_11_addr_1" to="store_ln75" fromId="1569" toId="1570">
</dataflow>
<dataflow id="5389" from="sliding_window_buffer_samples_timestamp_V_4_0" to="sliding_window_buffer_samples_timestamp_V_4_0_addr_1" fromId="1905" toId="1571">
</dataflow>
<dataflow id="5390" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_4_0_addr_1" fromId="2342" toId="1571">
</dataflow>
<dataflow id="5391" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_4_0_addr_1" fromId="1354" toId="1571">
</dataflow>
<dataflow id="5392" from="sample_period_samples_0_timestamp_V_load_4" to="store_ln75" fromId="747" toId="1572">
</dataflow>
<dataflow id="5393" from="sliding_window_buffer_samples_timestamp_V_4_0_addr_1" to="store_ln75" fromId="1571" toId="1572">
</dataflow>
<dataflow id="5394" from="sliding_window_buffer_samples_timestamp_V_4_1" to="sliding_window_buffer_samples_timestamp_V_4_1_addr_1" fromId="1906" toId="1573">
</dataflow>
<dataflow id="5395" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_4_1_addr_1" fromId="2342" toId="1573">
</dataflow>
<dataflow id="5396" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_4_1_addr_1" fromId="1354" toId="1573">
</dataflow>
<dataflow id="5397" from="sample_period_samples_1_timestamp_V_load_4" to="store_ln75" fromId="748" toId="1574">
</dataflow>
<dataflow id="5398" from="sliding_window_buffer_samples_timestamp_V_4_1_addr_1" to="store_ln75" fromId="1573" toId="1574">
</dataflow>
<dataflow id="5399" from="sliding_window_buffer_samples_timestamp_V_4_2" to="sliding_window_buffer_samples_timestamp_V_4_2_addr_1" fromId="1907" toId="1575">
</dataflow>
<dataflow id="5400" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_4_2_addr_1" fromId="2342" toId="1575">
</dataflow>
<dataflow id="5401" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_4_2_addr_1" fromId="1354" toId="1575">
</dataflow>
<dataflow id="5402" from="sample_period_samples_2_timestamp_V_load_4" to="store_ln75" fromId="749" toId="1576">
</dataflow>
<dataflow id="5403" from="sliding_window_buffer_samples_timestamp_V_4_2_addr_1" to="store_ln75" fromId="1575" toId="1576">
</dataflow>
<dataflow id="5404" from="sliding_window_buffer_samples_timestamp_V_4_3" to="sliding_window_buffer_samples_timestamp_V_4_3_addr_1" fromId="1908" toId="1577">
</dataflow>
<dataflow id="5405" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_4_3_addr_1" fromId="2342" toId="1577">
</dataflow>
<dataflow id="5406" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_4_3_addr_1" fromId="1354" toId="1577">
</dataflow>
<dataflow id="5407" from="sample_period_samples_3_timestamp_V_load_4" to="store_ln75" fromId="750" toId="1578">
</dataflow>
<dataflow id="5408" from="sliding_window_buffer_samples_timestamp_V_4_3_addr_1" to="store_ln75" fromId="1577" toId="1578">
</dataflow>
<dataflow id="5409" from="sliding_window_buffer_samples_timestamp_V_4_4" to="sliding_window_buffer_samples_timestamp_V_4_4_addr_1" fromId="1909" toId="1579">
</dataflow>
<dataflow id="5410" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_4_4_addr_1" fromId="2342" toId="1579">
</dataflow>
<dataflow id="5411" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_4_4_addr_1" fromId="1354" toId="1579">
</dataflow>
<dataflow id="5412" from="sample_period_samples_4_timestamp_V_load_4" to="store_ln75" fromId="751" toId="1580">
</dataflow>
<dataflow id="5413" from="sliding_window_buffer_samples_timestamp_V_4_4_addr_1" to="store_ln75" fromId="1579" toId="1580">
</dataflow>
<dataflow id="5414" from="sliding_window_buffer_samples_timestamp_V_4_5" to="sliding_window_buffer_samples_timestamp_V_4_5_addr_1" fromId="1910" toId="1581">
</dataflow>
<dataflow id="5415" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_4_5_addr_1" fromId="2342" toId="1581">
</dataflow>
<dataflow id="5416" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_4_5_addr_1" fromId="1354" toId="1581">
</dataflow>
<dataflow id="5417" from="sample_period_samples_5_timestamp_V_load_4" to="store_ln75" fromId="752" toId="1582">
</dataflow>
<dataflow id="5418" from="sliding_window_buffer_samples_timestamp_V_4_5_addr_1" to="store_ln75" fromId="1581" toId="1582">
</dataflow>
<dataflow id="5419" from="sliding_window_buffer_samples_timestamp_V_4_6" to="sliding_window_buffer_samples_timestamp_V_4_6_addr_1" fromId="1911" toId="1583">
</dataflow>
<dataflow id="5420" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_4_6_addr_1" fromId="2342" toId="1583">
</dataflow>
<dataflow id="5421" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_4_6_addr_1" fromId="1354" toId="1583">
</dataflow>
<dataflow id="5422" from="sample_period_samples_6_timestamp_V_load_4" to="store_ln75" fromId="753" toId="1584">
</dataflow>
<dataflow id="5423" from="sliding_window_buffer_samples_timestamp_V_4_6_addr_1" to="store_ln75" fromId="1583" toId="1584">
</dataflow>
<dataflow id="5424" from="sliding_window_buffer_samples_timestamp_V_4_7" to="sliding_window_buffer_samples_timestamp_V_4_7_addr_1" fromId="1912" toId="1585">
</dataflow>
<dataflow id="5425" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_4_7_addr_1" fromId="2342" toId="1585">
</dataflow>
<dataflow id="5426" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_4_7_addr_1" fromId="1354" toId="1585">
</dataflow>
<dataflow id="5427" from="sample_period_samples_7_timestamp_V_load_4" to="store_ln75" fromId="754" toId="1586">
</dataflow>
<dataflow id="5428" from="sliding_window_buffer_samples_timestamp_V_4_7_addr_1" to="store_ln75" fromId="1585" toId="1586">
</dataflow>
<dataflow id="5429" from="sliding_window_buffer_samples_timestamp_V_4_8" to="sliding_window_buffer_samples_timestamp_V_4_8_addr_1" fromId="1913" toId="1587">
</dataflow>
<dataflow id="5430" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_4_8_addr_1" fromId="2342" toId="1587">
</dataflow>
<dataflow id="5431" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_4_8_addr_1" fromId="1354" toId="1587">
</dataflow>
<dataflow id="5432" from="sample_period_samples_8_timestamp_V_load_4" to="store_ln75" fromId="755" toId="1588">
</dataflow>
<dataflow id="5433" from="sliding_window_buffer_samples_timestamp_V_4_8_addr_1" to="store_ln75" fromId="1587" toId="1588">
</dataflow>
<dataflow id="5434" from="sliding_window_buffer_samples_timestamp_V_4_9" to="sliding_window_buffer_samples_timestamp_V_4_9_addr_1" fromId="1914" toId="1589">
</dataflow>
<dataflow id="5435" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_4_9_addr_1" fromId="2342" toId="1589">
</dataflow>
<dataflow id="5436" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_4_9_addr_1" fromId="1354" toId="1589">
</dataflow>
<dataflow id="5437" from="sample_period_samples_9_timestamp_V_load_4" to="store_ln75" fromId="756" toId="1590">
</dataflow>
<dataflow id="5438" from="sliding_window_buffer_samples_timestamp_V_4_9_addr_1" to="store_ln75" fromId="1589" toId="1590">
</dataflow>
<dataflow id="5439" from="sliding_window_buffer_samples_timestamp_V_4_10" to="sliding_window_buffer_samples_timestamp_V_4_10_addr_1" fromId="1915" toId="1591">
</dataflow>
<dataflow id="5440" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_4_10_addr_1" fromId="2342" toId="1591">
</dataflow>
<dataflow id="5441" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_4_10_addr_1" fromId="1354" toId="1591">
</dataflow>
<dataflow id="5442" from="sample_period_samples_10_timestamp_V_load_4" to="store_ln75" fromId="757" toId="1592">
</dataflow>
<dataflow id="5443" from="sliding_window_buffer_samples_timestamp_V_4_10_addr_1" to="store_ln75" fromId="1591" toId="1592">
</dataflow>
<dataflow id="5444" from="sliding_window_buffer_samples_timestamp_V_4_11" to="sliding_window_buffer_samples_timestamp_V_4_11_addr_1" fromId="1916" toId="1593">
</dataflow>
<dataflow id="5445" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_4_11_addr_1" fromId="2342" toId="1593">
</dataflow>
<dataflow id="5446" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_4_11_addr_1" fromId="1354" toId="1593">
</dataflow>
<dataflow id="5447" from="sample_period_samples_11_timestamp_V_load_4" to="store_ln75" fromId="758" toId="1594">
</dataflow>
<dataflow id="5448" from="sliding_window_buffer_samples_timestamp_V_4_11_addr_1" to="store_ln75" fromId="1593" toId="1594">
</dataflow>
<dataflow id="5449" from="sliding_window_buffer_samples_sample_V_5_0" to="sliding_window_buffer_samples_sample_V_5_0_addr_1" fromId="1917" toId="1595">
</dataflow>
<dataflow id="5450" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_5_0_addr_1" fromId="2342" toId="1595">
</dataflow>
<dataflow id="5451" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_5_0_addr_1" fromId="1354" toId="1595">
</dataflow>
<dataflow id="5452" from="sample_period_samples_0_sample_V_load_5" to="store_ln75" fromId="759" toId="1596">
</dataflow>
<dataflow id="5453" from="sliding_window_buffer_samples_sample_V_5_0_addr_1" to="store_ln75" fromId="1595" toId="1596">
</dataflow>
<dataflow id="5454" from="sliding_window_buffer_samples_sample_V_5_1" to="sliding_window_buffer_samples_sample_V_5_1_addr_1" fromId="1918" toId="1597">
</dataflow>
<dataflow id="5455" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_5_1_addr_1" fromId="2342" toId="1597">
</dataflow>
<dataflow id="5456" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_5_1_addr_1" fromId="1354" toId="1597">
</dataflow>
<dataflow id="5457" from="sample_period_samples_1_sample_V_load_5" to="store_ln75" fromId="760" toId="1598">
</dataflow>
<dataflow id="5458" from="sliding_window_buffer_samples_sample_V_5_1_addr_1" to="store_ln75" fromId="1597" toId="1598">
</dataflow>
<dataflow id="5459" from="sliding_window_buffer_samples_sample_V_5_2" to="sliding_window_buffer_samples_sample_V_5_2_addr_1" fromId="1919" toId="1599">
</dataflow>
<dataflow id="5460" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_5_2_addr_1" fromId="2342" toId="1599">
</dataflow>
<dataflow id="5461" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_5_2_addr_1" fromId="1354" toId="1599">
</dataflow>
<dataflow id="5462" from="sample_period_samples_2_sample_V_load_5" to="store_ln75" fromId="761" toId="1600">
</dataflow>
<dataflow id="5463" from="sliding_window_buffer_samples_sample_V_5_2_addr_1" to="store_ln75" fromId="1599" toId="1600">
</dataflow>
<dataflow id="5464" from="sliding_window_buffer_samples_sample_V_5_3" to="sliding_window_buffer_samples_sample_V_5_3_addr_1" fromId="1920" toId="1601">
</dataflow>
<dataflow id="5465" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_5_3_addr_1" fromId="2342" toId="1601">
</dataflow>
<dataflow id="5466" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_5_3_addr_1" fromId="1354" toId="1601">
</dataflow>
<dataflow id="5467" from="sample_period_samples_3_sample_V_load_5" to="store_ln75" fromId="762" toId="1602">
</dataflow>
<dataflow id="5468" from="sliding_window_buffer_samples_sample_V_5_3_addr_1" to="store_ln75" fromId="1601" toId="1602">
</dataflow>
<dataflow id="5469" from="sliding_window_buffer_samples_sample_V_5_4" to="sliding_window_buffer_samples_sample_V_5_4_addr_1" fromId="1921" toId="1603">
</dataflow>
<dataflow id="5470" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_5_4_addr_1" fromId="2342" toId="1603">
</dataflow>
<dataflow id="5471" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_5_4_addr_1" fromId="1354" toId="1603">
</dataflow>
<dataflow id="5472" from="sample_period_samples_4_sample_V_load_5" to="store_ln75" fromId="763" toId="1604">
</dataflow>
<dataflow id="5473" from="sliding_window_buffer_samples_sample_V_5_4_addr_1" to="store_ln75" fromId="1603" toId="1604">
</dataflow>
<dataflow id="5474" from="sliding_window_buffer_samples_sample_V_5_5" to="sliding_window_buffer_samples_sample_V_5_5_addr_1" fromId="1922" toId="1605">
</dataflow>
<dataflow id="5475" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_5_5_addr_1" fromId="2342" toId="1605">
</dataflow>
<dataflow id="5476" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_5_5_addr_1" fromId="1354" toId="1605">
</dataflow>
<dataflow id="5477" from="sample_period_samples_5_sample_V_load_5" to="store_ln75" fromId="764" toId="1606">
</dataflow>
<dataflow id="5478" from="sliding_window_buffer_samples_sample_V_5_5_addr_1" to="store_ln75" fromId="1605" toId="1606">
</dataflow>
<dataflow id="5479" from="sliding_window_buffer_samples_sample_V_5_6" to="sliding_window_buffer_samples_sample_V_5_6_addr_1" fromId="1923" toId="1607">
</dataflow>
<dataflow id="5480" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_5_6_addr_1" fromId="2342" toId="1607">
</dataflow>
<dataflow id="5481" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_5_6_addr_1" fromId="1354" toId="1607">
</dataflow>
<dataflow id="5482" from="sample_period_samples_6_sample_V_load_5" to="store_ln75" fromId="765" toId="1608">
</dataflow>
<dataflow id="5483" from="sliding_window_buffer_samples_sample_V_5_6_addr_1" to="store_ln75" fromId="1607" toId="1608">
</dataflow>
<dataflow id="5484" from="sliding_window_buffer_samples_sample_V_5_7" to="sliding_window_buffer_samples_sample_V_5_7_addr_1" fromId="1924" toId="1609">
</dataflow>
<dataflow id="5485" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_5_7_addr_1" fromId="2342" toId="1609">
</dataflow>
<dataflow id="5486" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_5_7_addr_1" fromId="1354" toId="1609">
</dataflow>
<dataflow id="5487" from="sample_period_samples_7_sample_V_load_5" to="store_ln75" fromId="766" toId="1610">
</dataflow>
<dataflow id="5488" from="sliding_window_buffer_samples_sample_V_5_7_addr_1" to="store_ln75" fromId="1609" toId="1610">
</dataflow>
<dataflow id="5489" from="sliding_window_buffer_samples_sample_V_5_8" to="sliding_window_buffer_samples_sample_V_5_8_addr_1" fromId="1925" toId="1611">
</dataflow>
<dataflow id="5490" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_5_8_addr_1" fromId="2342" toId="1611">
</dataflow>
<dataflow id="5491" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_5_8_addr_1" fromId="1354" toId="1611">
</dataflow>
<dataflow id="5492" from="sample_period_samples_8_sample_V_load_5" to="store_ln75" fromId="767" toId="1612">
</dataflow>
<dataflow id="5493" from="sliding_window_buffer_samples_sample_V_5_8_addr_1" to="store_ln75" fromId="1611" toId="1612">
</dataflow>
<dataflow id="5494" from="sliding_window_buffer_samples_sample_V_5_9" to="sliding_window_buffer_samples_sample_V_5_9_addr_1" fromId="1926" toId="1613">
</dataflow>
<dataflow id="5495" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_5_9_addr_1" fromId="2342" toId="1613">
</dataflow>
<dataflow id="5496" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_5_9_addr_1" fromId="1354" toId="1613">
</dataflow>
<dataflow id="5497" from="sample_period_samples_9_sample_V_load_5" to="store_ln75" fromId="768" toId="1614">
</dataflow>
<dataflow id="5498" from="sliding_window_buffer_samples_sample_V_5_9_addr_1" to="store_ln75" fromId="1613" toId="1614">
</dataflow>
<dataflow id="5499" from="sliding_window_buffer_samples_sample_V_5_10" to="sliding_window_buffer_samples_sample_V_5_10_addr_1" fromId="1927" toId="1615">
</dataflow>
<dataflow id="5500" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_5_10_addr_1" fromId="2342" toId="1615">
</dataflow>
<dataflow id="5501" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_5_10_addr_1" fromId="1354" toId="1615">
</dataflow>
<dataflow id="5502" from="sample_period_samples_10_sample_V_load_5" to="store_ln75" fromId="769" toId="1616">
</dataflow>
<dataflow id="5503" from="sliding_window_buffer_samples_sample_V_5_10_addr_1" to="store_ln75" fromId="1615" toId="1616">
</dataflow>
<dataflow id="5504" from="sliding_window_buffer_samples_sample_V_5_11" to="sliding_window_buffer_samples_sample_V_5_11_addr_1" fromId="1928" toId="1617">
</dataflow>
<dataflow id="5505" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_5_11_addr_1" fromId="2342" toId="1617">
</dataflow>
<dataflow id="5506" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_5_11_addr_1" fromId="1354" toId="1617">
</dataflow>
<dataflow id="5507" from="sample_period_samples_11_sample_V_load_5" to="store_ln75" fromId="770" toId="1618">
</dataflow>
<dataflow id="5508" from="sliding_window_buffer_samples_sample_V_5_11_addr_1" to="store_ln75" fromId="1617" toId="1618">
</dataflow>
<dataflow id="5509" from="sliding_window_buffer_samples_timestamp_V_5_0" to="sliding_window_buffer_samples_timestamp_V_5_0_addr_1" fromId="1929" toId="1619">
</dataflow>
<dataflow id="5510" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_5_0_addr_1" fromId="2342" toId="1619">
</dataflow>
<dataflow id="5511" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_5_0_addr_1" fromId="1354" toId="1619">
</dataflow>
<dataflow id="5512" from="sample_period_samples_0_timestamp_V_load_5" to="store_ln75" fromId="771" toId="1620">
</dataflow>
<dataflow id="5513" from="sliding_window_buffer_samples_timestamp_V_5_0_addr_1" to="store_ln75" fromId="1619" toId="1620">
</dataflow>
<dataflow id="5514" from="sliding_window_buffer_samples_timestamp_V_5_1" to="sliding_window_buffer_samples_timestamp_V_5_1_addr_1" fromId="1930" toId="1621">
</dataflow>
<dataflow id="5515" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_5_1_addr_1" fromId="2342" toId="1621">
</dataflow>
<dataflow id="5516" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_5_1_addr_1" fromId="1354" toId="1621">
</dataflow>
<dataflow id="5517" from="sample_period_samples_1_timestamp_V_load_5" to="store_ln75" fromId="772" toId="1622">
</dataflow>
<dataflow id="5518" from="sliding_window_buffer_samples_timestamp_V_5_1_addr_1" to="store_ln75" fromId="1621" toId="1622">
</dataflow>
<dataflow id="5519" from="sliding_window_buffer_samples_timestamp_V_5_2" to="sliding_window_buffer_samples_timestamp_V_5_2_addr_1" fromId="1931" toId="1623">
</dataflow>
<dataflow id="5520" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_5_2_addr_1" fromId="2342" toId="1623">
</dataflow>
<dataflow id="5521" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_5_2_addr_1" fromId="1354" toId="1623">
</dataflow>
<dataflow id="5522" from="sample_period_samples_2_timestamp_V_load_5" to="store_ln75" fromId="773" toId="1624">
</dataflow>
<dataflow id="5523" from="sliding_window_buffer_samples_timestamp_V_5_2_addr_1" to="store_ln75" fromId="1623" toId="1624">
</dataflow>
<dataflow id="5524" from="sliding_window_buffer_samples_timestamp_V_5_3" to="sliding_window_buffer_samples_timestamp_V_5_3_addr_1" fromId="1932" toId="1625">
</dataflow>
<dataflow id="5525" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_5_3_addr_1" fromId="2342" toId="1625">
</dataflow>
<dataflow id="5526" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_5_3_addr_1" fromId="1354" toId="1625">
</dataflow>
<dataflow id="5527" from="sample_period_samples_3_timestamp_V_load_5" to="store_ln75" fromId="774" toId="1626">
</dataflow>
<dataflow id="5528" from="sliding_window_buffer_samples_timestamp_V_5_3_addr_1" to="store_ln75" fromId="1625" toId="1626">
</dataflow>
<dataflow id="5529" from="sliding_window_buffer_samples_timestamp_V_5_4" to="sliding_window_buffer_samples_timestamp_V_5_4_addr_1" fromId="1933" toId="1627">
</dataflow>
<dataflow id="5530" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_5_4_addr_1" fromId="2342" toId="1627">
</dataflow>
<dataflow id="5531" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_5_4_addr_1" fromId="1354" toId="1627">
</dataflow>
<dataflow id="5532" from="sample_period_samples_4_timestamp_V_load_5" to="store_ln75" fromId="775" toId="1628">
</dataflow>
<dataflow id="5533" from="sliding_window_buffer_samples_timestamp_V_5_4_addr_1" to="store_ln75" fromId="1627" toId="1628">
</dataflow>
<dataflow id="5534" from="sliding_window_buffer_samples_timestamp_V_5_5" to="sliding_window_buffer_samples_timestamp_V_5_5_addr_1" fromId="1934" toId="1629">
</dataflow>
<dataflow id="5535" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_5_5_addr_1" fromId="2342" toId="1629">
</dataflow>
<dataflow id="5536" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_5_5_addr_1" fromId="1354" toId="1629">
</dataflow>
<dataflow id="5537" from="sample_period_samples_5_timestamp_V_load_5" to="store_ln75" fromId="776" toId="1630">
</dataflow>
<dataflow id="5538" from="sliding_window_buffer_samples_timestamp_V_5_5_addr_1" to="store_ln75" fromId="1629" toId="1630">
</dataflow>
<dataflow id="5539" from="sliding_window_buffer_samples_timestamp_V_5_6" to="sliding_window_buffer_samples_timestamp_V_5_6_addr_1" fromId="1935" toId="1631">
</dataflow>
<dataflow id="5540" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_5_6_addr_1" fromId="2342" toId="1631">
</dataflow>
<dataflow id="5541" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_5_6_addr_1" fromId="1354" toId="1631">
</dataflow>
<dataflow id="5542" from="sample_period_samples_6_timestamp_V_load_5" to="store_ln75" fromId="777" toId="1632">
</dataflow>
<dataflow id="5543" from="sliding_window_buffer_samples_timestamp_V_5_6_addr_1" to="store_ln75" fromId="1631" toId="1632">
</dataflow>
<dataflow id="5544" from="sliding_window_buffer_samples_timestamp_V_5_7" to="sliding_window_buffer_samples_timestamp_V_5_7_addr_1" fromId="1936" toId="1633">
</dataflow>
<dataflow id="5545" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_5_7_addr_1" fromId="2342" toId="1633">
</dataflow>
<dataflow id="5546" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_5_7_addr_1" fromId="1354" toId="1633">
</dataflow>
<dataflow id="5547" from="sample_period_samples_7_timestamp_V_load_5" to="store_ln75" fromId="778" toId="1634">
</dataflow>
<dataflow id="5548" from="sliding_window_buffer_samples_timestamp_V_5_7_addr_1" to="store_ln75" fromId="1633" toId="1634">
</dataflow>
<dataflow id="5549" from="sliding_window_buffer_samples_timestamp_V_5_8" to="sliding_window_buffer_samples_timestamp_V_5_8_addr_1" fromId="1937" toId="1635">
</dataflow>
<dataflow id="5550" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_5_8_addr_1" fromId="2342" toId="1635">
</dataflow>
<dataflow id="5551" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_5_8_addr_1" fromId="1354" toId="1635">
</dataflow>
<dataflow id="5552" from="sample_period_samples_8_timestamp_V_load_5" to="store_ln75" fromId="779" toId="1636">
</dataflow>
<dataflow id="5553" from="sliding_window_buffer_samples_timestamp_V_5_8_addr_1" to="store_ln75" fromId="1635" toId="1636">
</dataflow>
<dataflow id="5554" from="sliding_window_buffer_samples_timestamp_V_5_9" to="sliding_window_buffer_samples_timestamp_V_5_9_addr_1" fromId="1938" toId="1637">
</dataflow>
<dataflow id="5555" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_5_9_addr_1" fromId="2342" toId="1637">
</dataflow>
<dataflow id="5556" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_5_9_addr_1" fromId="1354" toId="1637">
</dataflow>
<dataflow id="5557" from="sample_period_samples_9_timestamp_V_load_5" to="store_ln75" fromId="780" toId="1638">
</dataflow>
<dataflow id="5558" from="sliding_window_buffer_samples_timestamp_V_5_9_addr_1" to="store_ln75" fromId="1637" toId="1638">
</dataflow>
<dataflow id="5559" from="sliding_window_buffer_samples_timestamp_V_5_10" to="sliding_window_buffer_samples_timestamp_V_5_10_addr_1" fromId="1939" toId="1639">
</dataflow>
<dataflow id="5560" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_5_10_addr_1" fromId="2342" toId="1639">
</dataflow>
<dataflow id="5561" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_5_10_addr_1" fromId="1354" toId="1639">
</dataflow>
<dataflow id="5562" from="sample_period_samples_10_timestamp_V_load_5" to="store_ln75" fromId="781" toId="1640">
</dataflow>
<dataflow id="5563" from="sliding_window_buffer_samples_timestamp_V_5_10_addr_1" to="store_ln75" fromId="1639" toId="1640">
</dataflow>
<dataflow id="5564" from="sliding_window_buffer_samples_timestamp_V_5_11" to="sliding_window_buffer_samples_timestamp_V_5_11_addr_1" fromId="1940" toId="1641">
</dataflow>
<dataflow id="5565" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_5_11_addr_1" fromId="2342" toId="1641">
</dataflow>
<dataflow id="5566" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_5_11_addr_1" fromId="1354" toId="1641">
</dataflow>
<dataflow id="5567" from="sample_period_samples_11_timestamp_V_load_5" to="store_ln75" fromId="782" toId="1642">
</dataflow>
<dataflow id="5568" from="sliding_window_buffer_samples_timestamp_V_5_11_addr_1" to="store_ln75" fromId="1641" toId="1642">
</dataflow>
<dataflow id="5569" from="sliding_window_buffer_samples_sample_V_6_0" to="sliding_window_buffer_samples_sample_V_6_0_addr_1" fromId="1941" toId="1643">
</dataflow>
<dataflow id="5570" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_6_0_addr_1" fromId="2342" toId="1643">
</dataflow>
<dataflow id="5571" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_6_0_addr_1" fromId="1354" toId="1643">
</dataflow>
<dataflow id="5572" from="sample_period_samples_0_sample_V_load_6" to="store_ln75" fromId="879" toId="1644">
</dataflow>
<dataflow id="5573" from="sliding_window_buffer_samples_sample_V_6_0_addr_1" to="store_ln75" fromId="1643" toId="1644">
</dataflow>
<dataflow id="5574" from="sliding_window_buffer_samples_sample_V_6_1" to="sliding_window_buffer_samples_sample_V_6_1_addr_1" fromId="1942" toId="1645">
</dataflow>
<dataflow id="5575" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_6_1_addr_1" fromId="2342" toId="1645">
</dataflow>
<dataflow id="5576" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_6_1_addr_1" fromId="1354" toId="1645">
</dataflow>
<dataflow id="5577" from="sample_period_samples_1_sample_V_load_6" to="store_ln75" fromId="880" toId="1646">
</dataflow>
<dataflow id="5578" from="sliding_window_buffer_samples_sample_V_6_1_addr_1" to="store_ln75" fromId="1645" toId="1646">
</dataflow>
<dataflow id="5579" from="sliding_window_buffer_samples_sample_V_6_2" to="sliding_window_buffer_samples_sample_V_6_2_addr_1" fromId="1943" toId="1647">
</dataflow>
<dataflow id="5580" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_6_2_addr_1" fromId="2342" toId="1647">
</dataflow>
<dataflow id="5581" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_6_2_addr_1" fromId="1354" toId="1647">
</dataflow>
<dataflow id="5582" from="sample_period_samples_2_sample_V_load_6" to="store_ln75" fromId="881" toId="1648">
</dataflow>
<dataflow id="5583" from="sliding_window_buffer_samples_sample_V_6_2_addr_1" to="store_ln75" fromId="1647" toId="1648">
</dataflow>
<dataflow id="5584" from="sliding_window_buffer_samples_sample_V_6_3" to="sliding_window_buffer_samples_sample_V_6_3_addr_1" fromId="1944" toId="1649">
</dataflow>
<dataflow id="5585" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_6_3_addr_1" fromId="2342" toId="1649">
</dataflow>
<dataflow id="5586" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_6_3_addr_1" fromId="1354" toId="1649">
</dataflow>
<dataflow id="5587" from="sample_period_samples_3_sample_V_load_6" to="store_ln75" fromId="882" toId="1650">
</dataflow>
<dataflow id="5588" from="sliding_window_buffer_samples_sample_V_6_3_addr_1" to="store_ln75" fromId="1649" toId="1650">
</dataflow>
<dataflow id="5589" from="sliding_window_buffer_samples_sample_V_6_4" to="sliding_window_buffer_samples_sample_V_6_4_addr_1" fromId="1945" toId="1651">
</dataflow>
<dataflow id="5590" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_6_4_addr_1" fromId="2342" toId="1651">
</dataflow>
<dataflow id="5591" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_6_4_addr_1" fromId="1354" toId="1651">
</dataflow>
<dataflow id="5592" from="sample_period_samples_4_sample_V_load_6" to="store_ln75" fromId="883" toId="1652">
</dataflow>
<dataflow id="5593" from="sliding_window_buffer_samples_sample_V_6_4_addr_1" to="store_ln75" fromId="1651" toId="1652">
</dataflow>
<dataflow id="5594" from="sliding_window_buffer_samples_sample_V_6_5" to="sliding_window_buffer_samples_sample_V_6_5_addr_1" fromId="1946" toId="1653">
</dataflow>
<dataflow id="5595" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_6_5_addr_1" fromId="2342" toId="1653">
</dataflow>
<dataflow id="5596" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_6_5_addr_1" fromId="1354" toId="1653">
</dataflow>
<dataflow id="5597" from="sample_period_samples_5_sample_V_load_6" to="store_ln75" fromId="884" toId="1654">
</dataflow>
<dataflow id="5598" from="sliding_window_buffer_samples_sample_V_6_5_addr_1" to="store_ln75" fromId="1653" toId="1654">
</dataflow>
<dataflow id="5599" from="sliding_window_buffer_samples_sample_V_6_6" to="sliding_window_buffer_samples_sample_V_6_6_addr_1" fromId="1947" toId="1655">
</dataflow>
<dataflow id="5600" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_6_6_addr_1" fromId="2342" toId="1655">
</dataflow>
<dataflow id="5601" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_6_6_addr_1" fromId="1354" toId="1655">
</dataflow>
<dataflow id="5602" from="sample_period_samples_6_sample_V_load_6" to="store_ln75" fromId="885" toId="1656">
</dataflow>
<dataflow id="5603" from="sliding_window_buffer_samples_sample_V_6_6_addr_1" to="store_ln75" fromId="1655" toId="1656">
</dataflow>
<dataflow id="5604" from="sliding_window_buffer_samples_sample_V_6_7" to="sliding_window_buffer_samples_sample_V_6_7_addr_1" fromId="1948" toId="1657">
</dataflow>
<dataflow id="5605" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_6_7_addr_1" fromId="2342" toId="1657">
</dataflow>
<dataflow id="5606" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_6_7_addr_1" fromId="1354" toId="1657">
</dataflow>
<dataflow id="5607" from="sample_period_samples_7_sample_V_load_6" to="store_ln75" fromId="886" toId="1658">
</dataflow>
<dataflow id="5608" from="sliding_window_buffer_samples_sample_V_6_7_addr_1" to="store_ln75" fromId="1657" toId="1658">
</dataflow>
<dataflow id="5609" from="sliding_window_buffer_samples_sample_V_6_8" to="sliding_window_buffer_samples_sample_V_6_8_addr_1" fromId="1949" toId="1659">
</dataflow>
<dataflow id="5610" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_6_8_addr_1" fromId="2342" toId="1659">
</dataflow>
<dataflow id="5611" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_6_8_addr_1" fromId="1354" toId="1659">
</dataflow>
<dataflow id="5612" from="sample_period_samples_8_sample_V_load_6" to="store_ln75" fromId="887" toId="1660">
</dataflow>
<dataflow id="5613" from="sliding_window_buffer_samples_sample_V_6_8_addr_1" to="store_ln75" fromId="1659" toId="1660">
</dataflow>
<dataflow id="5614" from="sliding_window_buffer_samples_sample_V_6_9" to="sliding_window_buffer_samples_sample_V_6_9_addr_1" fromId="1950" toId="1661">
</dataflow>
<dataflow id="5615" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_6_9_addr_1" fromId="2342" toId="1661">
</dataflow>
<dataflow id="5616" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_6_9_addr_1" fromId="1354" toId="1661">
</dataflow>
<dataflow id="5617" from="sample_period_samples_9_sample_V_load_6" to="store_ln75" fromId="888" toId="1662">
</dataflow>
<dataflow id="5618" from="sliding_window_buffer_samples_sample_V_6_9_addr_1" to="store_ln75" fromId="1661" toId="1662">
</dataflow>
<dataflow id="5619" from="sliding_window_buffer_samples_sample_V_6_10" to="sliding_window_buffer_samples_sample_V_6_10_addr_1" fromId="1951" toId="1663">
</dataflow>
<dataflow id="5620" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_6_10_addr_1" fromId="2342" toId="1663">
</dataflow>
<dataflow id="5621" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_6_10_addr_1" fromId="1354" toId="1663">
</dataflow>
<dataflow id="5622" from="sample_period_samples_10_sample_V_load_6" to="store_ln75" fromId="889" toId="1664">
</dataflow>
<dataflow id="5623" from="sliding_window_buffer_samples_sample_V_6_10_addr_1" to="store_ln75" fromId="1663" toId="1664">
</dataflow>
<dataflow id="5624" from="sliding_window_buffer_samples_sample_V_6_11" to="sliding_window_buffer_samples_sample_V_6_11_addr_1" fromId="1952" toId="1665">
</dataflow>
<dataflow id="5625" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_6_11_addr_1" fromId="2342" toId="1665">
</dataflow>
<dataflow id="5626" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_6_11_addr_1" fromId="1354" toId="1665">
</dataflow>
<dataflow id="5627" from="sample_period_samples_11_sample_V_load_6" to="store_ln75" fromId="890" toId="1666">
</dataflow>
<dataflow id="5628" from="sliding_window_buffer_samples_sample_V_6_11_addr_1" to="store_ln75" fromId="1665" toId="1666">
</dataflow>
<dataflow id="5629" from="sliding_window_buffer_samples_timestamp_V_6_0" to="sliding_window_buffer_samples_timestamp_V_6_0_addr_1" fromId="1953" toId="1667">
</dataflow>
<dataflow id="5630" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_6_0_addr_1" fromId="2342" toId="1667">
</dataflow>
<dataflow id="5631" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_6_0_addr_1" fromId="1354" toId="1667">
</dataflow>
<dataflow id="5632" from="sample_period_samples_0_timestamp_V_load_6" to="store_ln75" fromId="891" toId="1668">
</dataflow>
<dataflow id="5633" from="sliding_window_buffer_samples_timestamp_V_6_0_addr_1" to="store_ln75" fromId="1667" toId="1668">
</dataflow>
<dataflow id="5634" from="sliding_window_buffer_samples_timestamp_V_6_1" to="sliding_window_buffer_samples_timestamp_V_6_1_addr_1" fromId="1954" toId="1669">
</dataflow>
<dataflow id="5635" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_6_1_addr_1" fromId="2342" toId="1669">
</dataflow>
<dataflow id="5636" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_6_1_addr_1" fromId="1354" toId="1669">
</dataflow>
<dataflow id="5637" from="sample_period_samples_1_timestamp_V_load_6" to="store_ln75" fromId="892" toId="1670">
</dataflow>
<dataflow id="5638" from="sliding_window_buffer_samples_timestamp_V_6_1_addr_1" to="store_ln75" fromId="1669" toId="1670">
</dataflow>
<dataflow id="5639" from="sliding_window_buffer_samples_timestamp_V_6_2" to="sliding_window_buffer_samples_timestamp_V_6_2_addr_1" fromId="1955" toId="1671">
</dataflow>
<dataflow id="5640" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_6_2_addr_1" fromId="2342" toId="1671">
</dataflow>
<dataflow id="5641" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_6_2_addr_1" fromId="1354" toId="1671">
</dataflow>
<dataflow id="5642" from="sample_period_samples_2_timestamp_V_load_6" to="store_ln75" fromId="893" toId="1672">
</dataflow>
<dataflow id="5643" from="sliding_window_buffer_samples_timestamp_V_6_2_addr_1" to="store_ln75" fromId="1671" toId="1672">
</dataflow>
<dataflow id="5644" from="sliding_window_buffer_samples_timestamp_V_6_3" to="sliding_window_buffer_samples_timestamp_V_6_3_addr_1" fromId="1956" toId="1673">
</dataflow>
<dataflow id="5645" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_6_3_addr_1" fromId="2342" toId="1673">
</dataflow>
<dataflow id="5646" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_6_3_addr_1" fromId="1354" toId="1673">
</dataflow>
<dataflow id="5647" from="sample_period_samples_3_timestamp_V_load_6" to="store_ln75" fromId="894" toId="1674">
</dataflow>
<dataflow id="5648" from="sliding_window_buffer_samples_timestamp_V_6_3_addr_1" to="store_ln75" fromId="1673" toId="1674">
</dataflow>
<dataflow id="5649" from="sliding_window_buffer_samples_timestamp_V_6_4" to="sliding_window_buffer_samples_timestamp_V_6_4_addr_1" fromId="1957" toId="1675">
</dataflow>
<dataflow id="5650" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_6_4_addr_1" fromId="2342" toId="1675">
</dataflow>
<dataflow id="5651" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_6_4_addr_1" fromId="1354" toId="1675">
</dataflow>
<dataflow id="5652" from="sample_period_samples_4_timestamp_V_load_6" to="store_ln75" fromId="895" toId="1676">
</dataflow>
<dataflow id="5653" from="sliding_window_buffer_samples_timestamp_V_6_4_addr_1" to="store_ln75" fromId="1675" toId="1676">
</dataflow>
<dataflow id="5654" from="sliding_window_buffer_samples_timestamp_V_6_5" to="sliding_window_buffer_samples_timestamp_V_6_5_addr_1" fromId="1958" toId="1677">
</dataflow>
<dataflow id="5655" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_6_5_addr_1" fromId="2342" toId="1677">
</dataflow>
<dataflow id="5656" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_6_5_addr_1" fromId="1354" toId="1677">
</dataflow>
<dataflow id="5657" from="sample_period_samples_5_timestamp_V_load_6" to="store_ln75" fromId="896" toId="1678">
</dataflow>
<dataflow id="5658" from="sliding_window_buffer_samples_timestamp_V_6_5_addr_1" to="store_ln75" fromId="1677" toId="1678">
</dataflow>
<dataflow id="5659" from="sliding_window_buffer_samples_timestamp_V_6_6" to="sliding_window_buffer_samples_timestamp_V_6_6_addr_1" fromId="1959" toId="1679">
</dataflow>
<dataflow id="5660" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_6_6_addr_1" fromId="2342" toId="1679">
</dataflow>
<dataflow id="5661" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_6_6_addr_1" fromId="1354" toId="1679">
</dataflow>
<dataflow id="5662" from="sample_period_samples_6_timestamp_V_load_6" to="store_ln75" fromId="897" toId="1680">
</dataflow>
<dataflow id="5663" from="sliding_window_buffer_samples_timestamp_V_6_6_addr_1" to="store_ln75" fromId="1679" toId="1680">
</dataflow>
<dataflow id="5664" from="sliding_window_buffer_samples_timestamp_V_6_7" to="sliding_window_buffer_samples_timestamp_V_6_7_addr_1" fromId="1960" toId="1681">
</dataflow>
<dataflow id="5665" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_6_7_addr_1" fromId="2342" toId="1681">
</dataflow>
<dataflow id="5666" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_6_7_addr_1" fromId="1354" toId="1681">
</dataflow>
<dataflow id="5667" from="sample_period_samples_7_timestamp_V_load_6" to="store_ln75" fromId="898" toId="1682">
</dataflow>
<dataflow id="5668" from="sliding_window_buffer_samples_timestamp_V_6_7_addr_1" to="store_ln75" fromId="1681" toId="1682">
</dataflow>
<dataflow id="5669" from="sliding_window_buffer_samples_timestamp_V_6_8" to="sliding_window_buffer_samples_timestamp_V_6_8_addr_1" fromId="1961" toId="1683">
</dataflow>
<dataflow id="5670" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_6_8_addr_1" fromId="2342" toId="1683">
</dataflow>
<dataflow id="5671" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_6_8_addr_1" fromId="1354" toId="1683">
</dataflow>
<dataflow id="5672" from="sample_period_samples_8_timestamp_V_load_6" to="store_ln75" fromId="899" toId="1684">
</dataflow>
<dataflow id="5673" from="sliding_window_buffer_samples_timestamp_V_6_8_addr_1" to="store_ln75" fromId="1683" toId="1684">
</dataflow>
<dataflow id="5674" from="sliding_window_buffer_samples_timestamp_V_6_9" to="sliding_window_buffer_samples_timestamp_V_6_9_addr_1" fromId="1962" toId="1685">
</dataflow>
<dataflow id="5675" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_6_9_addr_1" fromId="2342" toId="1685">
</dataflow>
<dataflow id="5676" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_6_9_addr_1" fromId="1354" toId="1685">
</dataflow>
<dataflow id="5677" from="sample_period_samples_9_timestamp_V_load_6" to="store_ln75" fromId="900" toId="1686">
</dataflow>
<dataflow id="5678" from="sliding_window_buffer_samples_timestamp_V_6_9_addr_1" to="store_ln75" fromId="1685" toId="1686">
</dataflow>
<dataflow id="5679" from="sliding_window_buffer_samples_timestamp_V_6_10" to="sliding_window_buffer_samples_timestamp_V_6_10_addr_1" fromId="1963" toId="1687">
</dataflow>
<dataflow id="5680" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_6_10_addr_1" fromId="2342" toId="1687">
</dataflow>
<dataflow id="5681" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_6_10_addr_1" fromId="1354" toId="1687">
</dataflow>
<dataflow id="5682" from="sample_period_samples_10_timestamp_V_load_6" to="store_ln75" fromId="901" toId="1688">
</dataflow>
<dataflow id="5683" from="sliding_window_buffer_samples_timestamp_V_6_10_addr_1" to="store_ln75" fromId="1687" toId="1688">
</dataflow>
<dataflow id="5684" from="sliding_window_buffer_samples_timestamp_V_6_11" to="sliding_window_buffer_samples_timestamp_V_6_11_addr_1" fromId="1964" toId="1689">
</dataflow>
<dataflow id="5685" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_6_11_addr_1" fromId="2342" toId="1689">
</dataflow>
<dataflow id="5686" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_6_11_addr_1" fromId="1354" toId="1689">
</dataflow>
<dataflow id="5687" from="sample_period_samples_11_timestamp_V_load_6" to="store_ln75" fromId="902" toId="1690">
</dataflow>
<dataflow id="5688" from="sliding_window_buffer_samples_timestamp_V_6_11_addr_1" to="store_ln75" fromId="1689" toId="1690">
</dataflow>
<dataflow id="5689" from="sliding_window_buffer_samples_sample_V_7_0" to="sliding_window_buffer_samples_sample_V_7_0_addr_1" fromId="1965" toId="1691">
</dataflow>
<dataflow id="5690" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_7_0_addr_1" fromId="2342" toId="1691">
</dataflow>
<dataflow id="5691" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_7_0_addr_1" fromId="1354" toId="1691">
</dataflow>
<dataflow id="5692" from="sample_period_samples_0_sample_V_load_7" to="store_ln75" fromId="903" toId="1692">
</dataflow>
<dataflow id="5693" from="sliding_window_buffer_samples_sample_V_7_0_addr_1" to="store_ln75" fromId="1691" toId="1692">
</dataflow>
<dataflow id="5694" from="sliding_window_buffer_samples_sample_V_7_1" to="sliding_window_buffer_samples_sample_V_7_1_addr_1" fromId="1966" toId="1693">
</dataflow>
<dataflow id="5695" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_7_1_addr_1" fromId="2342" toId="1693">
</dataflow>
<dataflow id="5696" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_7_1_addr_1" fromId="1354" toId="1693">
</dataflow>
<dataflow id="5697" from="sample_period_samples_1_sample_V_load_7" to="store_ln75" fromId="904" toId="1694">
</dataflow>
<dataflow id="5698" from="sliding_window_buffer_samples_sample_V_7_1_addr_1" to="store_ln75" fromId="1693" toId="1694">
</dataflow>
<dataflow id="5699" from="sliding_window_buffer_samples_sample_V_7_2" to="sliding_window_buffer_samples_sample_V_7_2_addr_1" fromId="1967" toId="1695">
</dataflow>
<dataflow id="5700" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_7_2_addr_1" fromId="2342" toId="1695">
</dataflow>
<dataflow id="5701" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_7_2_addr_1" fromId="1354" toId="1695">
</dataflow>
<dataflow id="5702" from="sample_period_samples_2_sample_V_load_7" to="store_ln75" fromId="905" toId="1696">
</dataflow>
<dataflow id="5703" from="sliding_window_buffer_samples_sample_V_7_2_addr_1" to="store_ln75" fromId="1695" toId="1696">
</dataflow>
<dataflow id="5704" from="sliding_window_buffer_samples_sample_V_7_3" to="sliding_window_buffer_samples_sample_V_7_3_addr_1" fromId="1968" toId="1697">
</dataflow>
<dataflow id="5705" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_7_3_addr_1" fromId="2342" toId="1697">
</dataflow>
<dataflow id="5706" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_7_3_addr_1" fromId="1354" toId="1697">
</dataflow>
<dataflow id="5707" from="sample_period_samples_3_sample_V_load_7" to="store_ln75" fromId="906" toId="1698">
</dataflow>
<dataflow id="5708" from="sliding_window_buffer_samples_sample_V_7_3_addr_1" to="store_ln75" fromId="1697" toId="1698">
</dataflow>
<dataflow id="5709" from="sliding_window_buffer_samples_sample_V_7_4" to="sliding_window_buffer_samples_sample_V_7_4_addr_1" fromId="1969" toId="1699">
</dataflow>
<dataflow id="5710" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_7_4_addr_1" fromId="2342" toId="1699">
</dataflow>
<dataflow id="5711" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_7_4_addr_1" fromId="1354" toId="1699">
</dataflow>
<dataflow id="5712" from="sample_period_samples_4_sample_V_load_7" to="store_ln75" fromId="907" toId="1700">
</dataflow>
<dataflow id="5713" from="sliding_window_buffer_samples_sample_V_7_4_addr_1" to="store_ln75" fromId="1699" toId="1700">
</dataflow>
<dataflow id="5714" from="sliding_window_buffer_samples_sample_V_7_5" to="sliding_window_buffer_samples_sample_V_7_5_addr_1" fromId="1970" toId="1701">
</dataflow>
<dataflow id="5715" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_7_5_addr_1" fromId="2342" toId="1701">
</dataflow>
<dataflow id="5716" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_7_5_addr_1" fromId="1354" toId="1701">
</dataflow>
<dataflow id="5717" from="sample_period_samples_5_sample_V_load_7" to="store_ln75" fromId="908" toId="1702">
</dataflow>
<dataflow id="5718" from="sliding_window_buffer_samples_sample_V_7_5_addr_1" to="store_ln75" fromId="1701" toId="1702">
</dataflow>
<dataflow id="5719" from="sliding_window_buffer_samples_sample_V_7_6" to="sliding_window_buffer_samples_sample_V_7_6_addr_1" fromId="1971" toId="1703">
</dataflow>
<dataflow id="5720" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_7_6_addr_1" fromId="2342" toId="1703">
</dataflow>
<dataflow id="5721" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_7_6_addr_1" fromId="1354" toId="1703">
</dataflow>
<dataflow id="5722" from="sample_period_samples_6_sample_V_load_7" to="store_ln75" fromId="909" toId="1704">
</dataflow>
<dataflow id="5723" from="sliding_window_buffer_samples_sample_V_7_6_addr_1" to="store_ln75" fromId="1703" toId="1704">
</dataflow>
<dataflow id="5724" from="sliding_window_buffer_samples_sample_V_7_7" to="sliding_window_buffer_samples_sample_V_7_7_addr_1" fromId="1972" toId="1705">
</dataflow>
<dataflow id="5725" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_7_7_addr_1" fromId="2342" toId="1705">
</dataflow>
<dataflow id="5726" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_7_7_addr_1" fromId="1354" toId="1705">
</dataflow>
<dataflow id="5727" from="sample_period_samples_7_sample_V_load_7" to="store_ln75" fromId="910" toId="1706">
</dataflow>
<dataflow id="5728" from="sliding_window_buffer_samples_sample_V_7_7_addr_1" to="store_ln75" fromId="1705" toId="1706">
</dataflow>
<dataflow id="5729" from="sliding_window_buffer_samples_sample_V_7_8" to="sliding_window_buffer_samples_sample_V_7_8_addr_1" fromId="1973" toId="1707">
</dataflow>
<dataflow id="5730" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_7_8_addr_1" fromId="2342" toId="1707">
</dataflow>
<dataflow id="5731" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_7_8_addr_1" fromId="1354" toId="1707">
</dataflow>
<dataflow id="5732" from="sample_period_samples_8_sample_V_load_7" to="store_ln75" fromId="911" toId="1708">
</dataflow>
<dataflow id="5733" from="sliding_window_buffer_samples_sample_V_7_8_addr_1" to="store_ln75" fromId="1707" toId="1708">
</dataflow>
<dataflow id="5734" from="sliding_window_buffer_samples_sample_V_7_9" to="sliding_window_buffer_samples_sample_V_7_9_addr_1" fromId="1974" toId="1709">
</dataflow>
<dataflow id="5735" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_7_9_addr_1" fromId="2342" toId="1709">
</dataflow>
<dataflow id="5736" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_7_9_addr_1" fromId="1354" toId="1709">
</dataflow>
<dataflow id="5737" from="sample_period_samples_9_sample_V_load_7" to="store_ln75" fromId="912" toId="1710">
</dataflow>
<dataflow id="5738" from="sliding_window_buffer_samples_sample_V_7_9_addr_1" to="store_ln75" fromId="1709" toId="1710">
</dataflow>
<dataflow id="5739" from="sliding_window_buffer_samples_sample_V_7_10" to="sliding_window_buffer_samples_sample_V_7_10_addr_1" fromId="1975" toId="1711">
</dataflow>
<dataflow id="5740" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_7_10_addr_1" fromId="2342" toId="1711">
</dataflow>
<dataflow id="5741" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_7_10_addr_1" fromId="1354" toId="1711">
</dataflow>
<dataflow id="5742" from="sample_period_samples_10_sample_V_load_7" to="store_ln75" fromId="913" toId="1712">
</dataflow>
<dataflow id="5743" from="sliding_window_buffer_samples_sample_V_7_10_addr_1" to="store_ln75" fromId="1711" toId="1712">
</dataflow>
<dataflow id="5744" from="sliding_window_buffer_samples_sample_V_7_11" to="sliding_window_buffer_samples_sample_V_7_11_addr_1" fromId="1976" toId="1713">
</dataflow>
<dataflow id="5745" from="StgValue_2342" to="sliding_window_buffer_samples_sample_V_7_11_addr_1" fromId="2342" toId="1713">
</dataflow>
<dataflow id="5746" from="zext_ln75" to="sliding_window_buffer_samples_sample_V_7_11_addr_1" fromId="1354" toId="1713">
</dataflow>
<dataflow id="5747" from="sample_period_samples_11_sample_V_load_7" to="store_ln75" fromId="914" toId="1714">
</dataflow>
<dataflow id="5748" from="sliding_window_buffer_samples_sample_V_7_11_addr_1" to="store_ln75" fromId="1713" toId="1714">
</dataflow>
<dataflow id="5749" from="sliding_window_buffer_samples_timestamp_V_7_0" to="sliding_window_buffer_samples_timestamp_V_7_0_addr_1" fromId="1977" toId="1715">
</dataflow>
<dataflow id="5750" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_7_0_addr_1" fromId="2342" toId="1715">
</dataflow>
<dataflow id="5751" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_7_0_addr_1" fromId="1354" toId="1715">
</dataflow>
<dataflow id="5752" from="sample_period_samples_0_timestamp_V_load_7" to="store_ln75" fromId="915" toId="1716">
</dataflow>
<dataflow id="5753" from="sliding_window_buffer_samples_timestamp_V_7_0_addr_1" to="store_ln75" fromId="1715" toId="1716">
</dataflow>
<dataflow id="5754" from="sliding_window_buffer_samples_timestamp_V_7_1" to="sliding_window_buffer_samples_timestamp_V_7_1_addr_1" fromId="1978" toId="1717">
</dataflow>
<dataflow id="5755" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_7_1_addr_1" fromId="2342" toId="1717">
</dataflow>
<dataflow id="5756" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_7_1_addr_1" fromId="1354" toId="1717">
</dataflow>
<dataflow id="5757" from="sample_period_samples_1_timestamp_V_load_7" to="store_ln75" fromId="916" toId="1718">
</dataflow>
<dataflow id="5758" from="sliding_window_buffer_samples_timestamp_V_7_1_addr_1" to="store_ln75" fromId="1717" toId="1718">
</dataflow>
<dataflow id="5759" from="sliding_window_buffer_samples_timestamp_V_7_2" to="sliding_window_buffer_samples_timestamp_V_7_2_addr_1" fromId="1979" toId="1719">
</dataflow>
<dataflow id="5760" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_7_2_addr_1" fromId="2342" toId="1719">
</dataflow>
<dataflow id="5761" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_7_2_addr_1" fromId="1354" toId="1719">
</dataflow>
<dataflow id="5762" from="sample_period_samples_2_timestamp_V_load_7" to="store_ln75" fromId="917" toId="1720">
</dataflow>
<dataflow id="5763" from="sliding_window_buffer_samples_timestamp_V_7_2_addr_1" to="store_ln75" fromId="1719" toId="1720">
</dataflow>
<dataflow id="5764" from="sliding_window_buffer_samples_timestamp_V_7_3" to="sliding_window_buffer_samples_timestamp_V_7_3_addr_1" fromId="1980" toId="1721">
</dataflow>
<dataflow id="5765" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_7_3_addr_1" fromId="2342" toId="1721">
</dataflow>
<dataflow id="5766" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_7_3_addr_1" fromId="1354" toId="1721">
</dataflow>
<dataflow id="5767" from="sample_period_samples_3_timestamp_V_load_7" to="store_ln75" fromId="918" toId="1722">
</dataflow>
<dataflow id="5768" from="sliding_window_buffer_samples_timestamp_V_7_3_addr_1" to="store_ln75" fromId="1721" toId="1722">
</dataflow>
<dataflow id="5769" from="sliding_window_buffer_samples_timestamp_V_7_4" to="sliding_window_buffer_samples_timestamp_V_7_4_addr_1" fromId="1981" toId="1723">
</dataflow>
<dataflow id="5770" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_7_4_addr_1" fromId="2342" toId="1723">
</dataflow>
<dataflow id="5771" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_7_4_addr_1" fromId="1354" toId="1723">
</dataflow>
<dataflow id="5772" from="sample_period_samples_4_timestamp_V_load_7" to="store_ln75" fromId="919" toId="1724">
</dataflow>
<dataflow id="5773" from="sliding_window_buffer_samples_timestamp_V_7_4_addr_1" to="store_ln75" fromId="1723" toId="1724">
</dataflow>
<dataflow id="5774" from="sliding_window_buffer_samples_timestamp_V_7_5" to="sliding_window_buffer_samples_timestamp_V_7_5_addr_1" fromId="1982" toId="1725">
</dataflow>
<dataflow id="5775" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_7_5_addr_1" fromId="2342" toId="1725">
</dataflow>
<dataflow id="5776" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_7_5_addr_1" fromId="1354" toId="1725">
</dataflow>
<dataflow id="5777" from="sample_period_samples_5_timestamp_V_load_7" to="store_ln75" fromId="920" toId="1726">
</dataflow>
<dataflow id="5778" from="sliding_window_buffer_samples_timestamp_V_7_5_addr_1" to="store_ln75" fromId="1725" toId="1726">
</dataflow>
<dataflow id="5779" from="sliding_window_buffer_samples_timestamp_V_7_6" to="sliding_window_buffer_samples_timestamp_V_7_6_addr_1" fromId="1983" toId="1727">
</dataflow>
<dataflow id="5780" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_7_6_addr_1" fromId="2342" toId="1727">
</dataflow>
<dataflow id="5781" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_7_6_addr_1" fromId="1354" toId="1727">
</dataflow>
<dataflow id="5782" from="sample_period_samples_6_timestamp_V_load_7" to="store_ln75" fromId="921" toId="1728">
</dataflow>
<dataflow id="5783" from="sliding_window_buffer_samples_timestamp_V_7_6_addr_1" to="store_ln75" fromId="1727" toId="1728">
</dataflow>
<dataflow id="5784" from="sliding_window_buffer_samples_timestamp_V_7_7" to="sliding_window_buffer_samples_timestamp_V_7_7_addr_1" fromId="1984" toId="1729">
</dataflow>
<dataflow id="5785" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_7_7_addr_1" fromId="2342" toId="1729">
</dataflow>
<dataflow id="5786" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_7_7_addr_1" fromId="1354" toId="1729">
</dataflow>
<dataflow id="5787" from="sample_period_samples_7_timestamp_V_load_7" to="store_ln75" fromId="922" toId="1730">
</dataflow>
<dataflow id="5788" from="sliding_window_buffer_samples_timestamp_V_7_7_addr_1" to="store_ln75" fromId="1729" toId="1730">
</dataflow>
<dataflow id="5789" from="sliding_window_buffer_samples_timestamp_V_7_8" to="sliding_window_buffer_samples_timestamp_V_7_8_addr_1" fromId="1985" toId="1731">
</dataflow>
<dataflow id="5790" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_7_8_addr_1" fromId="2342" toId="1731">
</dataflow>
<dataflow id="5791" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_7_8_addr_1" fromId="1354" toId="1731">
</dataflow>
<dataflow id="5792" from="sample_period_samples_8_timestamp_V_load_7" to="store_ln75" fromId="923" toId="1732">
</dataflow>
<dataflow id="5793" from="sliding_window_buffer_samples_timestamp_V_7_8_addr_1" to="store_ln75" fromId="1731" toId="1732">
</dataflow>
<dataflow id="5794" from="sliding_window_buffer_samples_timestamp_V_7_9" to="sliding_window_buffer_samples_timestamp_V_7_9_addr_1" fromId="1986" toId="1733">
</dataflow>
<dataflow id="5795" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_7_9_addr_1" fromId="2342" toId="1733">
</dataflow>
<dataflow id="5796" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_7_9_addr_1" fromId="1354" toId="1733">
</dataflow>
<dataflow id="5797" from="sample_period_samples_9_timestamp_V_load_7" to="store_ln75" fromId="924" toId="1734">
</dataflow>
<dataflow id="5798" from="sliding_window_buffer_samples_timestamp_V_7_9_addr_1" to="store_ln75" fromId="1733" toId="1734">
</dataflow>
<dataflow id="5799" from="sliding_window_buffer_samples_timestamp_V_7_10" to="sliding_window_buffer_samples_timestamp_V_7_10_addr_1" fromId="1987" toId="1735">
</dataflow>
<dataflow id="5800" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_7_10_addr_1" fromId="2342" toId="1735">
</dataflow>
<dataflow id="5801" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_7_10_addr_1" fromId="1354" toId="1735">
</dataflow>
<dataflow id="5802" from="sample_period_samples_10_timestamp_V_load_7" to="store_ln75" fromId="925" toId="1736">
</dataflow>
<dataflow id="5803" from="sliding_window_buffer_samples_timestamp_V_7_10_addr_1" to="store_ln75" fromId="1735" toId="1736">
</dataflow>
<dataflow id="5804" from="sliding_window_buffer_samples_timestamp_V_7_11" to="sliding_window_buffer_samples_timestamp_V_7_11_addr_1" fromId="1988" toId="1737">
</dataflow>
<dataflow id="5805" from="StgValue_2342" to="sliding_window_buffer_samples_timestamp_V_7_11_addr_1" fromId="2342" toId="1737">
</dataflow>
<dataflow id="5806" from="zext_ln75" to="sliding_window_buffer_samples_timestamp_V_7_11_addr_1" fromId="1354" toId="1737">
</dataflow>
<dataflow id="5807" from="sample_period_samples_11_timestamp_V_load_7" to="store_ln75" fromId="926" toId="1738">
</dataflow>
<dataflow id="5808" from="sliding_window_buffer_samples_timestamp_V_7_11_addr_1" to="store_ln75" fromId="1737" toId="1738">
</dataflow>
<dataflow id="5809" from="trunc_ln61" to="store_ln76" fromId="1331" toId="1739">
</dataflow>
<dataflow id="5810" from="sliding_window_front_ptr_s" to="store_ln76" fromId="1796" toId="1739">
</dataflow>
<dataflow id="5811" from="icmp_ln84" to="StgValue_2" fromId="106" toId="2">
</dataflow>
<dataflow id="5812" from="icmp_ln84" to="StgValue_3" fromId="106" toId="3">
</dataflow>
<dataflow id="5813" from="icmp_ln19" to="StgValue_5" fromId="226" toId="5">
</dataflow>
<dataflow id="5814" from="icmp_ln52" to="StgValue_10" fromId="928" toId="10">
</dataflow>
<dataflow id="5815" from="icmp_ln63" to="StgValue_20" fromId="1333" toId="20">
</dataflow>
<dataflow id="5816" from="icmp_ln52" to="StgValue_29" fromId="928" toId="29">
</dataflow>
<dataflow id="5817" from="icmp_ln63" to="StgValue_29" fromId="1333" toId="29">
</dataflow>
<dataflow id="5818" from="icmp_ln69" to="StgValue_29" fromId="1348" toId="29">
</dataflow>
</dataflows>


</stg>
