<dec f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.h' l='33' type='void llvm::ARMRegisterBankInfo::ARMRegisterBankInfo(const llvm::TargetRegisterInfo &amp; TRI)'/>
<def f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='132' ll='175' type='void llvm::ARMRegisterBankInfo::ARMRegisterBankInfo(const llvm::TargetRegisterInfo &amp; TRI)'/>
<use f='llvm/llvm/lib/Target/ARM/ARMSubtarget.cpp' l='116' u='c' c='_ZN4llvm12ARMSubtargetC1ERKNS_6TripleERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESB_RKNS_20ARMBaseTargetMachineEbb'/>
