ISim log file
Running: D:\KGP Semesters\SEM 5\COA LAB\COA-Lab-22\Assignments\Assign 6\KGP_RISC\KGP_RISC_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/KGP Semesters/SEM 5/COA LAB/COA-Lab-22/Assignments/Assign 6/KGP_RISC/KGP_RISC_tb_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "D:/KGP Semesters/SEM 5/COA LAB/COA-Lab-22/Assignments/Assign 6/KGP_RISC/register_file.v" Line 22.  For instance reg_store/mux/, width 32 of formal port a0 is not equal to width 5 of actual signal rs.
WARNING: File "D:/KGP Semesters/SEM 5/COA LAB/COA-Lab-22/Assignments/Assign 6/KGP_RISC/register_file.v" Line 23.  For instance reg_store/mux/, width 32 of formal port a1 is not equal to width 5 of actual signal rt.
WARNING:  For instance reg_store/mux/, width 32 of formal port a2 is not equal to width 5 of actual constant.
WARNING: File "D:/KGP Semesters/SEM 5/COA LAB/COA-Lab-22/Assignments/Assign 6/KGP_RISC/register_file.v" Line 33.  For instance reg_store/mux/, width 32 of formal port out is not equal to width 5 of actual signal muxOut.
WARNING:  For instance alu/add/, width 1 of formal port cin is not equal to width 32 of actual constant.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
