// Custom testbench

`timescale 1ns / 1ps

module counter_tb;
reg clk;
reg nreset;
reg up_down;
wire [3:0] counter;

counter cnt1(.clk(clk), .nreset(nreset), .up_down(up_down), .counter(counter));

  initial begin

    $dumpfile ("counter_tb.vcd");
    $dumpvars (0, counter_tb);
forever #10 clk = ~clk;
end
 initial begin
assign up_down = 1'b1;
assign nreset = 1'b0;
clk = 1'b0;
#30;
assign nreset = 1'b1;
#20;
#100;
assign up_down = 1'b0;
#30;
#50 $finish;
  end

endmodule
