multiline_comment|/*&n; *&n; * BRIEF MODULE DESCRIPTION&n; *&t;Galileo EV96100 board specific pci support.&n; *&n; * Copyright 2000 MontaVista Software Inc.&n; * Author: MontaVista Software, Inc.&n; *         &t;ppopov@mvista.com or source@mvista.com&n; *&n; * This file was derived from Carsten Langgaard&squot;s&n; * arch/mips/mips-boards/generic/pci.c&n; *&n; * Carsten Langgaard, carstenl@mips.com&n; * Copyright (C) 1999,2000 MIPS Technologies, Inc.  All rights reserved.&n; *&n; *  This program is free software; you can redistribute  it and/or modify it&n; *  under  the terms of  the GNU General  Public License as published by the&n; *  Free Software Foundation;  either version 2 of the  License, or (at your&n; *  option) any later version.&n; *&n; *  THIS  SOFTWARE  IS PROVIDED   ``AS  IS&squot;&squot; AND   ANY  EXPRESS OR IMPLIED&n; *  WARRANTIES,   INCLUDING, BUT NOT  LIMITED  TO, THE IMPLIED WARRANTIES OF&n; *  MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  IN&n; *  NO  EVENT  SHALL   THE AUTHOR  BE    LIABLE FOR ANY   DIRECT, INDIRECT,&n; *  INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT&n; *  NOT LIMITED   TO, PROCUREMENT OF  SUBSTITUTE GOODS  OR SERVICES; LOSS OF&n; *  USE, DATA,  OR PROFITS; OR  BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON&n; *  ANY THEORY OF LIABILITY, WHETHER IN  CONTRACT, STRICT LIABILITY, OR TORT&n; *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF&n; *  THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.&n; *&n; *  You should have received a copy of the  GNU General Public License along&n; *  with this program; if not, write  to the Free Software Foundation, Inc.,&n; *  675 Mass Ave, Cambridge, MA 02139, USA.&n; */
macro_line|#include &lt;linux/types.h&gt;
macro_line|#include &lt;linux/pci.h&gt;
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;asm/delay.h&gt;
macro_line|#include &lt;asm/gt64120.h&gt;
macro_line|#include &lt;asm/galileo-boards/ev96100.h&gt;
DECL|macro|PCI_ACCESS_READ
mdefine_line|#define PCI_ACCESS_READ  0
DECL|macro|PCI_ACCESS_WRITE
mdefine_line|#define PCI_ACCESS_WRITE 1
DECL|function|gt96100_config_access
r_static
r_int
r_static
id|gt96100_config_access
c_func
(paren
r_int
r_char
id|access_type
comma
r_struct
id|pci_bus
op_star
id|bus
comma
r_int
r_int
id|devfn
comma
r_int
id|where
comma
id|u32
op_star
id|data
)paren
(brace
r_int
r_char
id|bus
op_assign
id|bus-&gt;number
suffix:semicolon
id|u32
id|intr
suffix:semicolon
multiline_comment|/*&n;&t; * Because of a bug in the galileo (for slot 31).&n;&t; */
r_if
c_cond
(paren
id|bus
op_eq
l_int|0
op_logical_and
id|devfn
op_ge
id|PCI_DEVFN
c_func
(paren
l_int|31
comma
l_int|0
)paren
)paren
r_return
id|PCIBIOS_DEVICE_NOT_FOUND
suffix:semicolon
multiline_comment|/* Clear cause register bits */
id|GT_WRITE
c_func
(paren
id|GT_INTRCAUSE_OFS
comma
op_complement
(paren
id|GT_INTRCAUSE_MASABORT0_BIT
op_or
id|GT_INTRCAUSE_TARABORT0_BIT
)paren
)paren
suffix:semicolon
multiline_comment|/* Setup address */
id|GT_WRITE
c_func
(paren
id|GT_PCI0_CFGADDR_OFS
comma
(paren
id|bus
op_lshift
id|GT_PCI0_CFGADDR_BUSNUM_SHF
)paren
op_or
(paren
id|devfn
op_lshift
id|GT_PCI0_CFGADDR_FUNCTNUM_SHF
)paren
op_or
(paren
(paren
id|where
op_div
l_int|4
)paren
op_lshift
id|GT_PCI0_CFGADDR_REGNUM_SHF
)paren
op_or
id|GT_PCI0_CFGADDR_CONFIGEN_BIT
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|2
)paren
suffix:semicolon
r_if
c_cond
(paren
id|access_type
op_eq
id|PCI_ACCESS_WRITE
)paren
(brace
r_if
c_cond
(paren
id|devfn
op_ne
l_int|0
)paren
op_star
id|data
op_assign
id|le32_to_cpu
c_func
(paren
op_star
id|data
)paren
suffix:semicolon
id|GT_WRITE
c_func
(paren
id|GT_PCI0_CFGDATA_OFS
comma
op_star
id|data
)paren
suffix:semicolon
)brace
r_else
(brace
op_star
id|data
op_assign
id|GT_READ
c_func
(paren
id|GT_PCI0_CFGDATA_OFS
)paren
suffix:semicolon
r_if
c_cond
(paren
id|devfn
op_ne
l_int|0
)paren
op_star
id|data
op_assign
id|le32_to_cpu
c_func
(paren
op_star
id|data
)paren
suffix:semicolon
)brace
id|udelay
c_func
(paren
l_int|2
)paren
suffix:semicolon
multiline_comment|/* Check for master or target abort */
id|intr
op_assign
id|GT_READ
c_func
(paren
id|GT_INTRCAUSE_OFS
)paren
suffix:semicolon
r_if
c_cond
(paren
id|intr
op_amp
(paren
id|GT_INTRCAUSE_MASABORT0_BIT
op_or
id|GT_INTRCAUSE_TARABORT0_BIT
)paren
)paren
(brace
multiline_comment|/* Error occured */
multiline_comment|/* Clear bits */
id|GT_WRITE
c_func
(paren
id|GT_INTRCAUSE_OFS
comma
op_complement
(paren
id|GT_INTRCAUSE_MASABORT0_BIT
op_or
id|GT_INTRCAUSE_TARABORT0_BIT
)paren
)paren
suffix:semicolon
r_return
op_minus
l_int|1
suffix:semicolon
)brace
r_return
l_int|0
suffix:semicolon
)brace
multiline_comment|/*&n; * We can&squot;t address 8 and 16 bit words directly.  Instead we have to&n; * read/write a 32bit word and mask/modify the data we actually want.&n; */
DECL|function|gt96100_pcibios_read
r_static
r_int
id|gt96100_pcibios_read
c_func
(paren
r_struct
id|pci_bus
op_star
id|bus
comma
r_int
r_int
id|devfn
comma
r_int
id|where
comma
r_int
id|size
comma
id|u32
op_star
id|val
)paren
(brace
id|u32
id|data
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|gt96100_config_access
c_func
(paren
id|PCI_ACCESS_READ
comma
id|bus
comma
id|devfn
comma
id|where
comma
op_amp
id|data
)paren
)paren
r_return
id|PCIBIOS_DEVICE_NOT_FOUND
suffix:semicolon
r_switch
c_cond
(paren
id|size
)paren
(brace
r_case
l_int|1
suffix:colon
op_star
id|val
op_assign
(paren
id|data
op_rshift
(paren
(paren
id|where
op_amp
l_int|3
)paren
op_lshift
l_int|3
)paren
)paren
op_amp
l_int|0xff
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|2
suffix:colon
op_star
id|val
op_assign
(paren
id|data
op_rshift
(paren
(paren
id|where
op_amp
l_int|3
)paren
op_lshift
l_int|3
)paren
)paren
op_amp
l_int|0xffff
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|4
suffix:colon
op_star
id|val
op_assign
id|data
suffix:semicolon
r_break
suffix:semicolon
)brace
r_return
id|PCIBIOS_SUCCESSFUL
suffix:semicolon
)brace
DECL|function|gt96100_pcibios_write
r_static
r_int
id|gt96100_pcibios_write
c_func
(paren
r_struct
id|pci_bus
op_star
id|bus
comma
r_int
r_int
id|devfn
comma
r_int
id|where
comma
r_int
id|size
comma
id|u32
id|val
)paren
(brace
id|u32
id|data
op_assign
l_int|0
suffix:semicolon
r_switch
c_cond
(paren
id|size
)paren
(brace
r_case
l_int|1
suffix:colon
r_if
c_cond
(paren
id|gt96100_config_access
c_func
(paren
id|PCI_ACCESS_READ
comma
id|bus
comma
id|devfn
comma
id|where
comma
op_amp
id|data
)paren
)paren
r_return
op_minus
l_int|1
suffix:semicolon
id|data
op_assign
(paren
id|data
op_amp
op_complement
(paren
l_int|0xff
op_lshift
(paren
(paren
id|where
op_amp
l_int|3
)paren
op_lshift
l_int|3
)paren
)paren
)paren
op_or
(paren
id|val
op_lshift
(paren
(paren
id|where
op_amp
l_int|3
)paren
op_lshift
l_int|3
)paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|gt96100_config_access
c_func
(paren
id|PCI_ACCESS_WRITE
comma
id|bus
comma
id|devfn
comma
id|where
comma
op_amp
id|data
)paren
)paren
r_return
op_minus
l_int|1
suffix:semicolon
r_return
id|PCIBIOS_SUCCESSFUL
suffix:semicolon
r_case
l_int|2
suffix:colon
r_if
c_cond
(paren
id|gt96100_config_access
c_func
(paren
id|PCI_ACCESS_READ
comma
id|bus
comma
id|devfn
comma
id|where
comma
op_amp
id|data
)paren
)paren
r_return
op_minus
l_int|1
suffix:semicolon
id|data
op_assign
(paren
id|data
op_amp
op_complement
(paren
l_int|0xffff
op_lshift
(paren
(paren
id|where
op_amp
l_int|3
)paren
op_lshift
l_int|3
)paren
)paren
)paren
op_or
(paren
id|val
op_lshift
(paren
(paren
id|where
op_amp
l_int|3
)paren
op_lshift
l_int|3
)paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|gt96100_config_access
c_func
(paren
id|PCI_ACCESS_WRITE
comma
id|dev
comma
id|where
comma
op_amp
id|data
)paren
)paren
r_return
op_minus
l_int|1
suffix:semicolon
r_return
id|PCIBIOS_SUCCESSFUL
suffix:semicolon
r_case
l_int|4
suffix:colon
r_if
c_cond
(paren
id|gt96100_config_access
c_func
(paren
id|PCI_ACCESS_WRITE
comma
id|dev
comma
id|where
comma
op_amp
id|val
)paren
)paren
r_return
op_minus
l_int|1
suffix:semicolon
r_return
id|PCIBIOS_SUCCESSFUL
suffix:semicolon
)brace
)brace
DECL|variable|gt96100_pci_ops
r_struct
id|pci_ops
id|gt96100_pci_ops
op_assign
(brace
dot
id|read
op_assign
id|gt96100_pcibios_read
comma
dot
id|write
op_assign
id|gt96100_pcibios_write
)brace
suffix:semicolon
eof
