
*** Running vivado
    with args -log FibonacciCounter.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FibonacciCounter.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source FibonacciCounter.tcl -notrace
Command: synth_design -top FibonacciCounter -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13332 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 356.879 ; gain = 99.504
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FibonacciCounter' [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/FibonacciCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'reg_nb' [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/reg_nb.v:32]
	Parameter n bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_nb' (1#1) [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/reg_nb.v:32]
INFO: [Synth 8-6157] synthesizing module 'mux_2t1_nb' [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/mux_2t1_nb.v:33]
	Parameter n bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_2t1_nb' (2#1) [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/mux_2t1_nb.v:33]
INFO: [Synth 8-6157] synthesizing module 'rca_nb' [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/rca_nb.v:35]
	Parameter n bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rca_nb' (3#1) [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/rca_nb.v:35]
WARNING: [Synth 8-689] width (32) of port connection 'co' does not match port width (1) of module 'rca_nb' [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/FibonacciCounter.v:109]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/FibonacciCounter.v:109]
WARNING: [Synth 8-689] width (32) of port connection 'co' does not match port width (1) of module 'rca_nb' [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/FibonacciCounter.v:117]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/FibonacciCounter.v:117]
WARNING: [Synth 8-689] width (32) of port connection 'co' does not match port width (1) of module 'rca_nb' [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/FibonacciCounter.v:125]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/FibonacciCounter.v:125]
INFO: [Synth 8-6157] synthesizing module 'comp_nb' [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/comp_nb.v:34]
	Parameter n bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'comp_nb' (4#1) [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/comp_nb.v:34]
WARNING: [Synth 8-689] width (6) of port connection 'a' does not match port width (16) of module 'comp_nb' [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/FibonacciCounter.v:131]
WARNING: [Synth 8-689] width (32) of port connection 'eq' does not match port width (1) of module 'comp_nb' [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/FibonacciCounter.v:133]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/FibonacciCounter.v:133]
WARNING: [Synth 8-689] width (32) of port connection 'lt' does not match port width (1) of module 'comp_nb' [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/FibonacciCounter.v:135]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/FibonacciCounter.v:135]
WARNING: [Synth 8-689] width (6) of port connection 'a' does not match port width (16) of module 'comp_nb' [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/FibonacciCounter.v:139]
WARNING: [Synth 8-689] width (32) of port connection 'eq' does not match port width (1) of module 'comp_nb' [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/FibonacciCounter.v:141]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/FibonacciCounter.v:141]
WARNING: [Synth 8-689] width (32) of port connection 'lt' does not match port width (1) of module 'comp_nb' [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/FibonacciCounter.v:143]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/FibonacciCounter.v:143]
INFO: [Synth 8-6157] synthesizing module 'nb_twos_comp' [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/nb_twos_comp.v:30]
	Parameter n bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nb_twos_comp' (5#1) [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/nb_twos_comp.v:30]
INFO: [Synth 8-6157] synthesizing module 'cntr_up_clr_nb' [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/cntr_up_clr_nb.v:33]
	Parameter n bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cntr_up_clr_nb' (6#1) [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/cntr_up_clr_nb.v:33]
WARNING: [Synth 8-689] width (32) of port connection 'rco' does not match port width (1) of module 'cntr_up_clr_nb' [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/FibonacciCounter.v:165]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/FibonacciCounter.v:165]
INFO: [Synth 8-6157] synthesizing module 'my_fsm' [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/my_fsm.v:23]
	Parameter st_A bound to: 0 - type: integer 
	Parameter st_B bound to: 1 - type: integer 
WARNING: [Synth 8-567] referenced signal 'btn' should be on the sensitivity list [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/my_fsm.v:39]
INFO: [Synth 8-6155] done synthesizing module 'my_fsm' (7#1) [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/my_fsm.v:23]
INFO: [Synth 8-6157] synthesizing module 'univ_sseg' [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/univ_sseg.v:78]
INFO: [Synth 8-6157] synthesizing module 'cnt_convert_14b' [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/univ_sseg.v:271]
INFO: [Synth 8-226] default block is never used [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/univ_sseg.v:290]
INFO: [Synth 8-6155] done synthesizing module 'cnt_convert_14b' (8#1) [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/univ_sseg.v:271]
INFO: [Synth 8-6157] synthesizing module 'cnt_convert_7b' [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/univ_sseg.v:369]
WARNING: [Synth 8-567] referenced signal 'cnt' should be on the sensitivity list [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/univ_sseg.v:383]
INFO: [Synth 8-6155] done synthesizing module 'cnt_convert_7b' (9#1) [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/univ_sseg.v:369]
INFO: [Synth 8-6157] synthesizing module 'clk_divder' [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/univ_sseg.v:254]
	Parameter n bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divder' (10#1) [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/univ_sseg.v:254]
INFO: [Synth 8-226] default block is never used [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/univ_sseg.v:125]
INFO: [Synth 8-226] default block is never used [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/univ_sseg.v:141]
INFO: [Synth 8-226] default block is never used [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/univ_sseg.v:153]
INFO: [Synth 8-226] default block is never used [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/univ_sseg.v:165]
INFO: [Synth 8-226] default block is never used [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/univ_sseg.v:177]
INFO: [Synth 8-226] default block is never used [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/univ_sseg.v:189]
INFO: [Synth 8-6155] done synthesizing module 'univ_sseg' (11#1) [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/univ_sseg.v:78]
WARNING: [Synth 8-689] width (10) of port connection 'cnt1' does not match port width (14) of module 'univ_sseg' [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/FibonacciCounter.v:174]
INFO: [Synth 8-6157] synthesizing module 'clk_divider_nbit' [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/clk_divider_nbit.v:30]
	Parameter n bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider_nbit' (12#1) [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/clk_divider_nbit.v:30]
INFO: [Synth 8-6157] synthesizing module 'clk_divider_nbit__parameterized0' [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/clk_divider_nbit.v:30]
	Parameter n bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider_nbit__parameterized0' (12#1) [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/clk_divider_nbit.v:30]
INFO: [Synth 8-6155] done synthesizing module 'FibonacciCounter' (13#1) [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/sources_1/new/FibonacciCounter.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 411.508 ; gain = 154.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 411.508 ; gain = 154.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 411.508 ; gain = 154.133
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/constrs_1/new/Const1.xdc]
Finished Parsing XDC File [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/constrs_1/new/Const1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/staro/Desktop/Lab_12/Lab_12.srcs/constrs_1/new/Const1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FibonacciCounter_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FibonacciCounter_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 747.469 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 747.469 ; gain = 490.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 747.469 ; gain = 490.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 747.469 ; gain = 490.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 747.469 ; gain = 490.094
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'MY_DIV2' (clk_divider_nbit__parameterized0) to 'MY_DIV3'
INFO: [Synth 8-223] decloning instance 'MY_DIV2' (clk_divider_nbit__parameterized0) to 'MY_DIV4'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 18    
	   3 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 14    
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     14 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module reg_nb 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module mux_2t1_nb 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module rca_nb 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 1     
Module cntr_up_clr_nb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module my_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cnt_convert_14b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 18    
	   2 Input      4 Bit       Adders := 7     
+---Muxes : 
	   4 Input     14 Bit        Muxes := 1     
Module cnt_convert_7b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 7     
Module univ_sseg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 747.469 ; gain = 490.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 747.469 ; gain = 490.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 823.973 ; gain = 566.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 826.145 ; gain = 568.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 826.145 ; gain = 568.770
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 826.145 ; gain = 568.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 826.145 ; gain = 568.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 826.145 ; gain = 568.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 826.145 ; gain = 568.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 826.145 ; gain = 568.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    55|
|3     |LUT1   |    88|
|4     |LUT2   |    82|
|5     |LUT3   |    32|
|6     |LUT4   |    93|
|7     |LUT5   |    42|
|8     |LUT6   |    90|
|9     |FDCE   |     6|
|10    |FDRE   |    63|
|11    |IBUF   |     2|
|12    |OBUF   |    13|
+------+-------+------+

Report Instance Areas: 
+------+---------------+-----------------+------+
|      |Instance       |Module           |Cells |
+------+---------------+-----------------+------+
|1     |top            |                 |   567|
|2     |  MY_CNTR      |cntr_up_clr_nb   |    19|
|3     |  MY_DIV1      |clk_divider_nbit |    34|
|4     |  MY_RCA1      |rca_nb           |     3|
|5     |  MY_RCA2      |rca_nb_0         |    11|
|6     |  MY_RCA3      |rca_nb_1         |     9|
|7     |  MY_REG1      |reg_nb           |   406|
|8     |  MY_REG2      |reg_nb_2         |    24|
|9     |  my_FSM       |my_fsm           |     1|
|10    |  my_univ_sseg |univ_sseg        |    30|
|11    |    CC_14      |cnt_convert_14b  |     3|
|12    |    CLK_DIV    |clk_divder       |    19|
+------+---------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 826.145 ; gain = 568.770
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 826.145 ; gain = 232.809
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 826.145 ; gain = 568.770
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 826.145 ; gain = 581.594
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/staro/Desktop/Lab_12/Lab_12.runs/synth_1/FibonacciCounter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FibonacciCounter_utilization_synth.rpt -pb FibonacciCounter_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 826.145 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec  3 00:06:09 2019...
