 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : i2c_master_top
Version: W-2024.09-SP2
Date   : Tue May 13 14:24:28 2025
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MAX
	Extraction derating : 125/125/125

Information: Percent of Arnoldi-based delays = 17.79%

Information: Percent of CCS-based delays =  6.00%

  Startpoint: byte_controller/bit_controller/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  byte_controller/bit_controller/cnt_reg[0]/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  byte_controller/bit_controller/cnt_reg[0]/Q (DFFARX1_RVT)
                                                          0.18       0.18 f
  byte_controller/bit_controller/sub_219/A[0] (i2c_master_bit_ctrl_DW01_dec_0_DW01_dec_1)
                                                          0.00       0.18 f
  byte_controller/bit_controller/sub_219/U43/Y (OR2X1_RVT)
                                                          0.07 &     0.26 f
  byte_controller/bit_controller/sub_219/U42/Y (OR2X1_RVT)
                                                          0.08 &     0.33 f
  byte_controller/bit_controller/sub_219/U41/Y (OR2X1_RVT)
                                                          0.08 &     0.41 f
  byte_controller/bit_controller/sub_219/U40/Y (OR2X1_RVT)
                                                          0.08 &     0.49 f
  byte_controller/bit_controller/sub_219/U39/Y (OR2X1_RVT)
                                                          0.08 &     0.56 f
  byte_controller/bit_controller/sub_219/U38/Y (OR2X1_RVT)
                                                          0.08 &     0.64 f
  byte_controller/bit_controller/sub_219/U37/Y (OR2X1_RVT)
                                                          0.08 &     0.72 f
  byte_controller/bit_controller/sub_219/U36/Y (OR2X1_RVT)
                                                          0.08 &     0.80 f
  byte_controller/bit_controller/sub_219/U35/Y (OR2X1_RVT)
                                                          0.08 &     0.88 f
  byte_controller/bit_controller/sub_219/U34/Y (OR2X1_RVT)
                                                          0.07 &     0.95 f
  byte_controller/bit_controller/sub_219/U32/Y (OR2X1_RVT)
                                                          0.07 &     1.03 f
  byte_controller/bit_controller/sub_219/U30/Y (OR2X1_RVT)
                                                          0.08 &     1.10 f
  byte_controller/bit_controller/sub_219/U28/Y (OR2X1_RVT)
                                                          0.07 &     1.18 f
  byte_controller/bit_controller/sub_219/U25/Y (OR2X1_RVT)
                                                          0.07 &     1.24 f
  byte_controller/bit_controller/sub_219/U24/Y (XNOR2X1_RVT)
                                                          0.11 &     1.35 r
  byte_controller/bit_controller/sub_219/SUM[15] (i2c_master_bit_ctrl_DW01_dec_0_DW01_dec_1)
                                                          0.00       1.35 r
  byte_controller/bit_controller/U31/Y (AO222X1_RVT)      0.12 &     1.47 r
  byte_controller/bit_controller/cnt_reg[15]/D (DFFARX1_RVT)
                                                          0.00 &     1.47 r
  data arrival time                                                  1.47

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  byte_controller/bit_controller/cnt_reg[15]/CLK (DFFARX1_RVT)
                                                          0.00       9.80 r
  library setup time                                     -0.08       9.72
  data required time                                                 9.72
  --------------------------------------------------------------------------
  data required time                                                 9.72
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                        8.25


  Startpoint: byte_controller/bit_controller/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  byte_controller/bit_controller/cnt_reg[0]/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  byte_controller/bit_controller/cnt_reg[0]/Q (DFFARX1_RVT)
                                                          0.18       0.18 f
  byte_controller/bit_controller/sub_219/A[0] (i2c_master_bit_ctrl_DW01_dec_0_DW01_dec_1)
                                                          0.00       0.18 f
  byte_controller/bit_controller/sub_219/U43/Y (OR2X1_RVT)
                                                          0.07 &     0.26 f
  byte_controller/bit_controller/sub_219/U42/Y (OR2X1_RVT)
                                                          0.08 &     0.33 f
  byte_controller/bit_controller/sub_219/U41/Y (OR2X1_RVT)
                                                          0.08 &     0.41 f
  byte_controller/bit_controller/sub_219/U40/Y (OR2X1_RVT)
                                                          0.08 &     0.49 f
  byte_controller/bit_controller/sub_219/U39/Y (OR2X1_RVT)
                                                          0.08 &     0.56 f
  byte_controller/bit_controller/sub_219/U38/Y (OR2X1_RVT)
                                                          0.08 &     0.64 f
  byte_controller/bit_controller/sub_219/U37/Y (OR2X1_RVT)
                                                          0.08 &     0.72 f
  byte_controller/bit_controller/sub_219/U36/Y (OR2X1_RVT)
                                                          0.08 &     0.80 f
  byte_controller/bit_controller/sub_219/U35/Y (OR2X1_RVT)
                                                          0.08 &     0.88 f
  byte_controller/bit_controller/sub_219/U34/Y (OR2X1_RVT)
                                                          0.07 &     0.95 f
  byte_controller/bit_controller/sub_219/U32/Y (OR2X1_RVT)
                                                          0.07 &     1.03 f
  byte_controller/bit_controller/sub_219/U30/Y (OR2X1_RVT)
                                                          0.08 &     1.10 f
  byte_controller/bit_controller/sub_219/U28/Y (OR2X1_RVT)
                                                          0.07 &     1.18 f
  byte_controller/bit_controller/sub_219/U1/Y (INVX1_RVT)
                                                          0.03 &     1.21 r
  byte_controller/bit_controller/sub_219/U26/Y (XOR2X1_RVT)
                                                          0.13 &     1.34 f
  byte_controller/bit_controller/sub_219/SUM[14] (i2c_master_bit_ctrl_DW01_dec_0_DW01_dec_1)
                                                          0.00       1.34 f
  byte_controller/bit_controller/U32/Y (AO222X1_RVT)      0.10 &     1.44 f
  byte_controller/bit_controller/cnt_reg[14]/D (DFFARX1_RVT)
                                                          0.00 &     1.44 f
  data arrival time                                                  1.44

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  byte_controller/bit_controller/cnt_reg[14]/CLK (DFFARX1_RVT)
                                                          0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        8.30


  Startpoint: byte_controller/bit_controller/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  byte_controller/bit_controller/cnt_reg[0]/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  byte_controller/bit_controller/cnt_reg[0]/Q (DFFARX1_RVT)
                                                          0.18       0.18 f
  byte_controller/bit_controller/sub_219/A[0] (i2c_master_bit_ctrl_DW01_dec_0_DW01_dec_1)
                                                          0.00       0.18 f
  byte_controller/bit_controller/sub_219/U43/Y (OR2X1_RVT)
                                                          0.07 &     0.26 f
  byte_controller/bit_controller/sub_219/U42/Y (OR2X1_RVT)
                                                          0.08 &     0.33 f
  byte_controller/bit_controller/sub_219/U41/Y (OR2X1_RVT)
                                                          0.08 &     0.41 f
  byte_controller/bit_controller/sub_219/U40/Y (OR2X1_RVT)
                                                          0.08 &     0.49 f
  byte_controller/bit_controller/sub_219/U39/Y (OR2X1_RVT)
                                                          0.08 &     0.56 f
  byte_controller/bit_controller/sub_219/U38/Y (OR2X1_RVT)
                                                          0.08 &     0.64 f
  byte_controller/bit_controller/sub_219/U37/Y (OR2X1_RVT)
                                                          0.08 &     0.72 f
  byte_controller/bit_controller/sub_219/U36/Y (OR2X1_RVT)
                                                          0.08 &     0.80 f
  byte_controller/bit_controller/sub_219/U35/Y (OR2X1_RVT)
                                                          0.08 &     0.88 f
  byte_controller/bit_controller/sub_219/U34/Y (OR2X1_RVT)
                                                          0.07 &     0.95 f
  byte_controller/bit_controller/sub_219/U32/Y (OR2X1_RVT)
                                                          0.07 &     1.03 f
  byte_controller/bit_controller/sub_219/U30/Y (OR2X1_RVT)
                                                          0.08 &     1.10 f
  byte_controller/bit_controller/sub_219/U28/Y (OR2X1_RVT)
                                                          0.07 &     1.18 f
  byte_controller/bit_controller/sub_219/U1/Y (INVX1_RVT)
                                                          0.03 &     1.21 r
  byte_controller/bit_controller/sub_219/U27/Y (AO21X1_RVT)
                                                          0.05 &     1.26 r
  byte_controller/bit_controller/sub_219/SUM[13] (i2c_master_bit_ctrl_DW01_dec_0_DW01_dec_1)
                                                          0.00       1.26 r
  byte_controller/bit_controller/U33/Y (AO222X1_RVT)      0.12 &     1.38 r
  byte_controller/bit_controller/cnt_reg[13]/D (DFFARX1_RVT)
                                                          0.00 &     1.38 r
  data arrival time                                                  1.38

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  byte_controller/bit_controller/cnt_reg[13]/CLK (DFFARX1_RVT)
                                                          0.00       9.80 r
  library setup time                                     -0.08       9.72
  data required time                                                 9.72
  --------------------------------------------------------------------------
  data required time                                                 9.72
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        8.34


  Startpoint: byte_controller/bit_controller/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  byte_controller/bit_controller/cnt_reg[0]/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  byte_controller/bit_controller/cnt_reg[0]/Q (DFFARX1_RVT)
                                                          0.18       0.18 f
  byte_controller/bit_controller/sub_219/A[0] (i2c_master_bit_ctrl_DW01_dec_0_DW01_dec_1)
                                                          0.00       0.18 f
  byte_controller/bit_controller/sub_219/U43/Y (OR2X1_RVT)
                                                          0.07 &     0.26 f
  byte_controller/bit_controller/sub_219/U42/Y (OR2X1_RVT)
                                                          0.08 &     0.33 f
  byte_controller/bit_controller/sub_219/U41/Y (OR2X1_RVT)
                                                          0.08 &     0.41 f
  byte_controller/bit_controller/sub_219/U40/Y (OR2X1_RVT)
                                                          0.08 &     0.49 f
  byte_controller/bit_controller/sub_219/U39/Y (OR2X1_RVT)
                                                          0.08 &     0.56 f
  byte_controller/bit_controller/sub_219/U38/Y (OR2X1_RVT)
                                                          0.08 &     0.64 f
  byte_controller/bit_controller/sub_219/U37/Y (OR2X1_RVT)
                                                          0.08 &     0.72 f
  byte_controller/bit_controller/sub_219/U36/Y (OR2X1_RVT)
                                                          0.08 &     0.80 f
  byte_controller/bit_controller/sub_219/U35/Y (OR2X1_RVT)
                                                          0.08 &     0.88 f
  byte_controller/bit_controller/sub_219/U34/Y (OR2X1_RVT)
                                                          0.07 &     0.95 f
  byte_controller/bit_controller/sub_219/U32/Y (OR2X1_RVT)
                                                          0.07 &     1.03 f
  byte_controller/bit_controller/sub_219/U30/Y (OR2X1_RVT)
                                                          0.08 &     1.10 f
  byte_controller/bit_controller/sub_219/U2/Y (INVX1_RVT)
                                                          0.03 &     1.13 r
  byte_controller/bit_controller/sub_219/U29/Y (AO21X1_RVT)
                                                          0.05 &     1.18 r
  byte_controller/bit_controller/sub_219/SUM[12] (i2c_master_bit_ctrl_DW01_dec_0_DW01_dec_1)
                                                          0.00       1.18 r
  byte_controller/bit_controller/U34/Y (AO222X1_RVT)      0.11 &     1.29 r
  byte_controller/bit_controller/cnt_reg[12]/D (DFFARX1_RVT)
                                                          0.00 &     1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  byte_controller/bit_controller/cnt_reg[12]/CLK (DFFARX1_RVT)
                                                          0.00       9.80 r
  library setup time                                     -0.07       9.73
  data required time                                                 9.73
  --------------------------------------------------------------------------
  data required time                                                 9.73
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        8.44


  Startpoint: byte_controller/bit_controller/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  byte_controller/bit_controller/cnt_reg[0]/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  byte_controller/bit_controller/cnt_reg[0]/Q (DFFARX1_RVT)
                                                          0.18       0.18 f
  byte_controller/bit_controller/sub_219/A[0] (i2c_master_bit_ctrl_DW01_dec_0_DW01_dec_1)
                                                          0.00       0.18 f
  byte_controller/bit_controller/sub_219/U43/Y (OR2X1_RVT)
                                                          0.07 &     0.26 f
  byte_controller/bit_controller/sub_219/U42/Y (OR2X1_RVT)
                                                          0.08 &     0.33 f
  byte_controller/bit_controller/sub_219/U41/Y (OR2X1_RVT)
                                                          0.08 &     0.41 f
  byte_controller/bit_controller/sub_219/U40/Y (OR2X1_RVT)
                                                          0.08 &     0.49 f
  byte_controller/bit_controller/sub_219/U39/Y (OR2X1_RVT)
                                                          0.08 &     0.56 f
  byte_controller/bit_controller/sub_219/U38/Y (OR2X1_RVT)
                                                          0.08 &     0.64 f
  byte_controller/bit_controller/sub_219/U37/Y (OR2X1_RVT)
                                                          0.08 &     0.72 f
  byte_controller/bit_controller/sub_219/U36/Y (OR2X1_RVT)
                                                          0.08 &     0.80 f
  byte_controller/bit_controller/sub_219/U35/Y (OR2X1_RVT)
                                                          0.08 &     0.88 f
  byte_controller/bit_controller/sub_219/U34/Y (OR2X1_RVT)
                                                          0.07 &     0.95 f
  byte_controller/bit_controller/sub_219/U32/Y (OR2X1_RVT)
                                                          0.07 &     1.03 f
  byte_controller/bit_controller/sub_219/U3/Y (INVX1_RVT)
                                                          0.03 &     1.05 r
  byte_controller/bit_controller/sub_219/U31/Y (AO21X1_RVT)
                                                          0.05 &     1.10 r
  byte_controller/bit_controller/sub_219/SUM[11] (i2c_master_bit_ctrl_DW01_dec_0_DW01_dec_1)
                                                          0.00       1.10 r
  byte_controller/bit_controller/U35/Y (AO222X1_RVT)      0.11 &     1.21 r
  byte_controller/bit_controller/cnt_reg[11]/D (DFFARX1_RVT)
                                                          0.00 &     1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  byte_controller/bit_controller/cnt_reg[11]/CLK (DFFARX1_RVT)
                                                          0.00       9.80 r
  library setup time                                     -0.07       9.73
  data required time                                                 9.73
  --------------------------------------------------------------------------
  data required time                                                 9.73
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        8.51


  Startpoint: byte_controller/bit_controller/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  byte_controller/bit_controller/cnt_reg[0]/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  byte_controller/bit_controller/cnt_reg[0]/Q (DFFARX1_RVT)
                                                          0.18       0.18 f
  byte_controller/bit_controller/sub_219/A[0] (i2c_master_bit_ctrl_DW01_dec_0_DW01_dec_1)
                                                          0.00       0.18 f
  byte_controller/bit_controller/sub_219/U43/Y (OR2X1_RVT)
                                                          0.07 &     0.26 f
  byte_controller/bit_controller/sub_219/U42/Y (OR2X1_RVT)
                                                          0.08 &     0.33 f
  byte_controller/bit_controller/sub_219/U41/Y (OR2X1_RVT)
                                                          0.08 &     0.41 f
  byte_controller/bit_controller/sub_219/U40/Y (OR2X1_RVT)
                                                          0.08 &     0.49 f
  byte_controller/bit_controller/sub_219/U39/Y (OR2X1_RVT)
                                                          0.08 &     0.56 f
  byte_controller/bit_controller/sub_219/U38/Y (OR2X1_RVT)
                                                          0.08 &     0.64 f
  byte_controller/bit_controller/sub_219/U37/Y (OR2X1_RVT)
                                                          0.08 &     0.72 f
  byte_controller/bit_controller/sub_219/U36/Y (OR2X1_RVT)
                                                          0.08 &     0.80 f
  byte_controller/bit_controller/sub_219/U35/Y (OR2X1_RVT)
                                                          0.08 &     0.88 f
  byte_controller/bit_controller/sub_219/U34/Y (OR2X1_RVT)
                                                          0.07 &     0.95 f
  byte_controller/bit_controller/sub_219/U4/Y (INVX1_RVT)
                                                          0.03 &     0.98 r
  byte_controller/bit_controller/sub_219/U33/Y (AO21X1_RVT)
                                                          0.05 &     1.03 r
  byte_controller/bit_controller/sub_219/SUM[10] (i2c_master_bit_ctrl_DW01_dec_0_DW01_dec_1)
                                                          0.00       1.03 r
  byte_controller/bit_controller/U36/Y (AO222X1_RVT)      0.11 &     1.14 r
  byte_controller/bit_controller/cnt_reg[10]/D (DFFARX1_RVT)
                                                          0.00 &     1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  byte_controller/bit_controller/cnt_reg[10]/CLK (DFFARX1_RVT)
                                                          0.00       9.80 r
  library setup time                                     -0.07       9.73
  data required time                                                 9.73
  --------------------------------------------------------------------------
  data required time                                                 9.73
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        8.59


  Startpoint: byte_controller/bit_controller/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  byte_controller/bit_controller/cnt_reg[0]/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  byte_controller/bit_controller/cnt_reg[0]/Q (DFFARX1_RVT)
                                                          0.18       0.18 f
  byte_controller/bit_controller/sub_219/A[0] (i2c_master_bit_ctrl_DW01_dec_0_DW01_dec_1)
                                                          0.00       0.18 f
  byte_controller/bit_controller/sub_219/U43/Y (OR2X1_RVT)
                                                          0.07 &     0.26 f
  byte_controller/bit_controller/sub_219/U42/Y (OR2X1_RVT)
                                                          0.08 &     0.33 f
  byte_controller/bit_controller/sub_219/U41/Y (OR2X1_RVT)
                                                          0.08 &     0.41 f
  byte_controller/bit_controller/sub_219/U40/Y (OR2X1_RVT)
                                                          0.08 &     0.49 f
  byte_controller/bit_controller/sub_219/U39/Y (OR2X1_RVT)
                                                          0.08 &     0.56 f
  byte_controller/bit_controller/sub_219/U38/Y (OR2X1_RVT)
                                                          0.08 &     0.64 f
  byte_controller/bit_controller/sub_219/U37/Y (OR2X1_RVT)
                                                          0.08 &     0.72 f
  byte_controller/bit_controller/sub_219/U36/Y (OR2X1_RVT)
                                                          0.08 &     0.80 f
  byte_controller/bit_controller/sub_219/U35/Y (OR2X1_RVT)
                                                          0.08 &     0.88 f
  byte_controller/bit_controller/sub_219/U5/Y (INVX1_RVT)
                                                          0.03 &     0.90 r
  byte_controller/bit_controller/sub_219/U15/Y (AO21X1_RVT)
                                                          0.05 &     0.95 r
  byte_controller/bit_controller/sub_219/SUM[9] (i2c_master_bit_ctrl_DW01_dec_0_DW01_dec_1)
                                                          0.00       0.95 r
  byte_controller/bit_controller/U37/Y (AO222X1_RVT)      0.11 &     1.06 r
  byte_controller/bit_controller/cnt_reg[9]/D (DFFARX1_RVT)
                                                          0.00 &     1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  byte_controller/bit_controller/cnt_reg[9]/CLK (DFFARX1_RVT)
                                                          0.00       9.80 r
  library setup time                                     -0.07       9.73
  data required time                                                 9.73
  --------------------------------------------------------------------------
  data required time                                                 9.73
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        8.66


  Startpoint: byte_controller/bit_controller/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  byte_controller/bit_controller/cnt_reg[0]/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  byte_controller/bit_controller/cnt_reg[0]/Q (DFFARX1_RVT)
                                                          0.18       0.18 f
  byte_controller/bit_controller/sub_219/A[0] (i2c_master_bit_ctrl_DW01_dec_0_DW01_dec_1)
                                                          0.00       0.18 f
  byte_controller/bit_controller/sub_219/U43/Y (OR2X1_RVT)
                                                          0.07 &     0.26 f
  byte_controller/bit_controller/sub_219/U42/Y (OR2X1_RVT)
                                                          0.08 &     0.33 f
  byte_controller/bit_controller/sub_219/U41/Y (OR2X1_RVT)
                                                          0.08 &     0.41 f
  byte_controller/bit_controller/sub_219/U40/Y (OR2X1_RVT)
                                                          0.08 &     0.49 f
  byte_controller/bit_controller/sub_219/U39/Y (OR2X1_RVT)
                                                          0.08 &     0.56 f
  byte_controller/bit_controller/sub_219/U38/Y (OR2X1_RVT)
                                                          0.08 &     0.64 f
  byte_controller/bit_controller/sub_219/U37/Y (OR2X1_RVT)
                                                          0.08 &     0.72 f
  byte_controller/bit_controller/sub_219/U36/Y (OR2X1_RVT)
                                                          0.08 &     0.80 f
  byte_controller/bit_controller/sub_219/U6/Y (INVX1_RVT)
                                                          0.03 &     0.83 r
  byte_controller/bit_controller/sub_219/U16/Y (AO21X1_RVT)
                                                          0.05 &     0.88 r
  byte_controller/bit_controller/sub_219/SUM[8] (i2c_master_bit_ctrl_DW01_dec_0_DW01_dec_1)
                                                          0.00       0.88 r
  byte_controller/bit_controller/U38/Y (AO222X1_RVT)      0.11 &     0.99 r
  byte_controller/bit_controller/cnt_reg[8]/D (DFFARX1_RVT)
                                                          0.00 &     0.99 r
  data arrival time                                                  0.99

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  byte_controller/bit_controller/cnt_reg[8]/CLK (DFFARX1_RVT)
                                                          0.00       9.80 r
  library setup time                                     -0.07       9.73
  data required time                                                 9.73
  --------------------------------------------------------------------------
  data required time                                                 9.73
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        8.74


  Startpoint: byte_controller/bit_controller/al_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  byte_controller/bit_controller/al_reg/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  byte_controller/bit_controller/al_reg/Q (DFFARX1_RVT)
                                                          0.20       0.20 f
  byte_controller/bit_controller/U27/Y (OR2X1_RVT)        0.10 &     0.30 f
  byte_controller/bit_controller/U120/Y (INVX0_RVT)       0.07 &     0.37 r
  byte_controller/bit_controller/U103/Y (NAND2X0_RVT)     0.12 &     0.49 f
  byte_controller/bit_controller/U16/Y (NAND2X0_RVT)      0.12 &     0.60 r
  byte_controller/bit_controller/U2/Y (INVX2_RVT)         0.08 &     0.68 f
  byte_controller/bit_controller/U17/Y (AND3X1_RVT)       0.11 &     0.79 f
  byte_controller/bit_controller/U29/Y (AND4X1_RVT)       0.11 &     0.90 f
  byte_controller/bit_controller/U28/Y (AO21X1_RVT)       0.06 &     0.96 f
  byte_controller/bit_controller/c_state_reg[13]/D (DFFARX1_RVT)
                                                          0.00 &     0.96 f
  data arrival time                                                  0.96

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  byte_controller/bit_controller/c_state_reg[13]/CLK (DFFARX1_RVT)
                                                          0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        8.78


  Startpoint: byte_controller/bit_controller/al_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  byte_controller/bit_controller/al_reg/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  byte_controller/bit_controller/al_reg/Q (DFFARX1_RVT)
                                                          0.20       0.20 f
  byte_controller/bit_controller/U27/Y (OR2X1_RVT)        0.10 &     0.30 f
  byte_controller/bit_controller/U120/Y (INVX0_RVT)       0.07 &     0.37 r
  byte_controller/bit_controller/U103/Y (NAND2X0_RVT)     0.12 &     0.49 f
  byte_controller/bit_controller/U16/Y (NAND2X0_RVT)      0.12 &     0.60 r
  byte_controller/bit_controller/U2/Y (INVX2_RVT)         0.08 &     0.68 f
  byte_controller/bit_controller/U17/Y (AND3X1_RVT)       0.11 &     0.79 f
  byte_controller/bit_controller/U26/Y (AND4X1_RVT)       0.11 &     0.90 f
  byte_controller/bit_controller/U25/Y (AO21X1_RVT)       0.06 &     0.96 f
  byte_controller/bit_controller/c_state_reg[0]/D (DFFARX1_RVT)
                                                          0.00 &     0.96 f
  data arrival time                                                  0.96

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  byte_controller/bit_controller/c_state_reg[0]/CLK (DFFARX1_RVT)
                                                          0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        8.78


1
