// Seed: 325011763
module module_0 (
    output uwire id_0,
    input tri1 id_1,
    input tri1 id_2,
    input wand id_3,
    input supply1 id_4,
    output wire id_5
);
  wire id_7;
  assign module_1.id_16 = 0;
endmodule
module module_0 (
    input wor id_0,
    output tri1 id_1,
    output logic id_2,
    input supply0 id_3,
    output tri0 id_4,
    input tri1 id_5,
    output uwire id_6,
    input supply1 id_7,
    output uwire id_8,
    input supply0 id_9,
    input tri id_10,
    output wor module_1,
    input wire id_12,
    input supply0 id_13,
    input tri0 id_14,
    output tri1 id_15,
    input supply1 id_16,
    output tri0 id_17
);
  assign id_6 = id_5;
  initial begin : LABEL_0
    id_2 <= id_9;
  end
  supply1 id_19;
  ;
  module_0 modCall_1 (
      id_4,
      id_12,
      id_0,
      id_3,
      id_14,
      id_17
  );
  assign id_19 = id_5 !== id_16;
  assign id_19 = id_13;
  assign id_19 = -1;
endmodule
