/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [9:0] _01_;
  wire [2:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [8:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  reg [8:0] celloutsig_0_25z;
  wire [10:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_47z;
  wire [4:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [13:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_7z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[158] ? in_data[173] : in_data[152];
  assign celloutsig_0_7z = ~(celloutsig_0_3z | celloutsig_0_0z[1]);
  assign celloutsig_0_5z = ~((celloutsig_0_2z | celloutsig_0_1z) & (celloutsig_0_2z | celloutsig_0_3z));
  assign celloutsig_0_6z = celloutsig_0_4z ^ celloutsig_0_5z;
  assign celloutsig_0_3z = ~(celloutsig_0_2z ^ in_data[36]);
  assign celloutsig_0_59z = ~(celloutsig_0_47z[3] ^ celloutsig_0_48z[1]);
  assign celloutsig_1_18z = ~(in_data[156] ^ celloutsig_1_3z);
  reg [9:0] _09_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _09_ <= 10'h000;
    else _09_ <= { in_data[75], celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_16z };
  assign { _00_, _01_[8:0] } = _09_;
  assign celloutsig_1_4z = in_data[180:174] & { in_data[167:163], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_8z = { celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z } & in_data[78:69];
  assign celloutsig_0_27z = { _01_[8:3], celloutsig_0_11z, celloutsig_0_17z } & { celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_0_10z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_3z } / { 1'h1, celloutsig_0_8z[6:0], celloutsig_0_7z };
  assign celloutsig_1_3z = celloutsig_1_2z[12:7] === { celloutsig_1_2z[8:5], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_2z = { celloutsig_0_0z[2:1], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } >= { in_data[93:92], celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_10z[8:3], celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_8z } > in_data[32:7];
  assign celloutsig_1_17z = in_data[178:172] && { celloutsig_1_7z[5:0], celloutsig_1_1z };
  assign celloutsig_0_9z = { in_data[29:25], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z } && { in_data[86:76], celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_1z = { in_data[88:79], celloutsig_0_0z } && { in_data[16:10], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_11z = ! { celloutsig_0_8z[3:0], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_14z = in_data[135:128] < in_data[168:161];
  assign celloutsig_1_19z = { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_17z, celloutsig_1_1z } < { celloutsig_1_7z[1:0], celloutsig_1_3z, celloutsig_1_14z };
  assign celloutsig_0_13z = celloutsig_0_8z[8:0] % { 1'h1, in_data[85:79], celloutsig_0_4z };
  assign celloutsig_0_30z = { celloutsig_0_13z[3], celloutsig_0_0z, celloutsig_0_9z } % { 1'h1, celloutsig_0_10z[5:2] };
  assign celloutsig_1_2z = { in_data[155:144], celloutsig_1_0z, celloutsig_1_1z } % { 1'h1, in_data[112:104], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_17z = celloutsig_0_10z[7:4] % { 1'h1, celloutsig_0_13z[1:0], celloutsig_0_3z };
  assign celloutsig_1_7z = celloutsig_1_4z * celloutsig_1_2z[6:0];
  assign celloutsig_1_1z = { in_data[149], celloutsig_1_0z } != in_data[160:159];
  assign celloutsig_0_4z = | celloutsig_0_0z;
  assign celloutsig_0_16z = | { in_data[45:38], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_0_0z = in_data[75:73] <<< in_data[88:86];
  assign celloutsig_0_48z = { celloutsig_0_10z[8:5], celloutsig_0_7z } <<< celloutsig_0_25z[7:3];
  assign celloutsig_0_47z = celloutsig_0_30z[4:1] ~^ { _01_[7:5], celloutsig_0_9z };
  assign celloutsig_0_58z = celloutsig_0_27z[4:2] ~^ { celloutsig_0_10z[8:7], celloutsig_0_15z };
  always_latch
    if (clkin_data[32]) celloutsig_0_25z = 9'h000;
    else if (!celloutsig_1_18z) celloutsig_0_25z = celloutsig_0_8z[9:1];
  assign _01_[9] = _00_;
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_58z, celloutsig_0_59z };
endmodule
